
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e5e8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ecc  0800e6f8  0800e6f8  0001e6f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080105c4  080105c4  000205c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  080105cc  080105cc  000205cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080105d4  080105d4  000205d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009f8  20000000  080105d8  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000e30  200009f8  08010fd0  000309f8  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001828  08010fd0  00031828  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000309f8  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001d74c  00000000  00000000  00030a21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004e91  00000000  00000000  0004e16d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000016c8  00000000  00000000  00053000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000014f8  00000000  00000000  000546c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0001b500  00000000  00000000  00055bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001a9ce  00000000  00000000  000710c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00083812  00000000  00000000  0008ba8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  0010f2a0  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000075ac  00000000  00000000  0010f2f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200009f8 	.word	0x200009f8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800e6e0 	.word	0x0800e6e0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200009fc 	.word	0x200009fc
 800014c:	0800e6e0 	.word	0x0800e6e0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf6:	2afd      	cmp	r2, #253	; 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	; 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	; 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	; 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__aeabi_ldivmod>:
 8000f44:	b97b      	cbnz	r3, 8000f66 <__aeabi_ldivmod+0x22>
 8000f46:	b972      	cbnz	r2, 8000f66 <__aeabi_ldivmod+0x22>
 8000f48:	2900      	cmp	r1, #0
 8000f4a:	bfbe      	ittt	lt
 8000f4c:	2000      	movlt	r0, #0
 8000f4e:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000f52:	e006      	blt.n	8000f62 <__aeabi_ldivmod+0x1e>
 8000f54:	bf08      	it	eq
 8000f56:	2800      	cmpeq	r0, #0
 8000f58:	bf1c      	itt	ne
 8000f5a:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000f5e:	f04f 30ff 	movne.w	r0, #4294967295
 8000f62:	f000 b9b9 	b.w	80012d8 <__aeabi_idiv0>
 8000f66:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f6a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f6e:	2900      	cmp	r1, #0
 8000f70:	db09      	blt.n	8000f86 <__aeabi_ldivmod+0x42>
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	db1a      	blt.n	8000fac <__aeabi_ldivmod+0x68>
 8000f76:	f000 f84d 	bl	8001014 <__udivmoddi4>
 8000f7a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f7e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f82:	b004      	add	sp, #16
 8000f84:	4770      	bx	lr
 8000f86:	4240      	negs	r0, r0
 8000f88:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	db1b      	blt.n	8000fc8 <__aeabi_ldivmod+0x84>
 8000f90:	f000 f840 	bl	8001014 <__udivmoddi4>
 8000f94:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f9c:	b004      	add	sp, #16
 8000f9e:	4240      	negs	r0, r0
 8000fa0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000fa4:	4252      	negs	r2, r2
 8000fa6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000faa:	4770      	bx	lr
 8000fac:	4252      	negs	r2, r2
 8000fae:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000fb2:	f000 f82f 	bl	8001014 <__udivmoddi4>
 8000fb6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fbe:	b004      	add	sp, #16
 8000fc0:	4240      	negs	r0, r0
 8000fc2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000fc6:	4770      	bx	lr
 8000fc8:	4252      	negs	r2, r2
 8000fca:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000fce:	f000 f821 	bl	8001014 <__udivmoddi4>
 8000fd2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fd6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fda:	b004      	add	sp, #16
 8000fdc:	4252      	negs	r2, r2
 8000fde:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000fe2:	4770      	bx	lr

08000fe4 <__aeabi_uldivmod>:
 8000fe4:	b953      	cbnz	r3, 8000ffc <__aeabi_uldivmod+0x18>
 8000fe6:	b94a      	cbnz	r2, 8000ffc <__aeabi_uldivmod+0x18>
 8000fe8:	2900      	cmp	r1, #0
 8000fea:	bf08      	it	eq
 8000fec:	2800      	cmpeq	r0, #0
 8000fee:	bf1c      	itt	ne
 8000ff0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ff4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ff8:	f000 b96e 	b.w	80012d8 <__aeabi_idiv0>
 8000ffc:	f1ad 0c08 	sub.w	ip, sp, #8
 8001000:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001004:	f000 f806 	bl	8001014 <__udivmoddi4>
 8001008:	f8dd e004 	ldr.w	lr, [sp, #4]
 800100c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001010:	b004      	add	sp, #16
 8001012:	4770      	bx	lr

08001014 <__udivmoddi4>:
 8001014:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001018:	9e08      	ldr	r6, [sp, #32]
 800101a:	460d      	mov	r5, r1
 800101c:	4604      	mov	r4, r0
 800101e:	468e      	mov	lr, r1
 8001020:	2b00      	cmp	r3, #0
 8001022:	f040 8083 	bne.w	800112c <__udivmoddi4+0x118>
 8001026:	428a      	cmp	r2, r1
 8001028:	4617      	mov	r7, r2
 800102a:	d947      	bls.n	80010bc <__udivmoddi4+0xa8>
 800102c:	fab2 f382 	clz	r3, r2
 8001030:	b14b      	cbz	r3, 8001046 <__udivmoddi4+0x32>
 8001032:	f1c3 0120 	rsb	r1, r3, #32
 8001036:	fa05 fe03 	lsl.w	lr, r5, r3
 800103a:	fa20 f101 	lsr.w	r1, r0, r1
 800103e:	409f      	lsls	r7, r3
 8001040:	ea41 0e0e 	orr.w	lr, r1, lr
 8001044:	409c      	lsls	r4, r3
 8001046:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800104a:	fbbe fcf8 	udiv	ip, lr, r8
 800104e:	fa1f f987 	uxth.w	r9, r7
 8001052:	fb08 e21c 	mls	r2, r8, ip, lr
 8001056:	fb0c f009 	mul.w	r0, ip, r9
 800105a:	0c21      	lsrs	r1, r4, #16
 800105c:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8001060:	4290      	cmp	r0, r2
 8001062:	d90a      	bls.n	800107a <__udivmoddi4+0x66>
 8001064:	18ba      	adds	r2, r7, r2
 8001066:	f10c 31ff 	add.w	r1, ip, #4294967295
 800106a:	f080 8118 	bcs.w	800129e <__udivmoddi4+0x28a>
 800106e:	4290      	cmp	r0, r2
 8001070:	f240 8115 	bls.w	800129e <__udivmoddi4+0x28a>
 8001074:	f1ac 0c02 	sub.w	ip, ip, #2
 8001078:	443a      	add	r2, r7
 800107a:	1a12      	subs	r2, r2, r0
 800107c:	fbb2 f0f8 	udiv	r0, r2, r8
 8001080:	fb08 2210 	mls	r2, r8, r0, r2
 8001084:	fb00 f109 	mul.w	r1, r0, r9
 8001088:	b2a4      	uxth	r4, r4
 800108a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800108e:	42a1      	cmp	r1, r4
 8001090:	d909      	bls.n	80010a6 <__udivmoddi4+0x92>
 8001092:	193c      	adds	r4, r7, r4
 8001094:	f100 32ff 	add.w	r2, r0, #4294967295
 8001098:	f080 8103 	bcs.w	80012a2 <__udivmoddi4+0x28e>
 800109c:	42a1      	cmp	r1, r4
 800109e:	f240 8100 	bls.w	80012a2 <__udivmoddi4+0x28e>
 80010a2:	3802      	subs	r0, #2
 80010a4:	443c      	add	r4, r7
 80010a6:	1a64      	subs	r4, r4, r1
 80010a8:	2100      	movs	r1, #0
 80010aa:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80010ae:	b11e      	cbz	r6, 80010b8 <__udivmoddi4+0xa4>
 80010b0:	2200      	movs	r2, #0
 80010b2:	40dc      	lsrs	r4, r3
 80010b4:	e9c6 4200 	strd	r4, r2, [r6]
 80010b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010bc:	b902      	cbnz	r2, 80010c0 <__udivmoddi4+0xac>
 80010be:	deff      	udf	#255	; 0xff
 80010c0:	fab2 f382 	clz	r3, r2
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d14f      	bne.n	8001168 <__udivmoddi4+0x154>
 80010c8:	1a8d      	subs	r5, r1, r2
 80010ca:	2101      	movs	r1, #1
 80010cc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80010d0:	fa1f f882 	uxth.w	r8, r2
 80010d4:	fbb5 fcfe 	udiv	ip, r5, lr
 80010d8:	fb0e 551c 	mls	r5, lr, ip, r5
 80010dc:	fb08 f00c 	mul.w	r0, r8, ip
 80010e0:	0c22      	lsrs	r2, r4, #16
 80010e2:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 80010e6:	42a8      	cmp	r0, r5
 80010e8:	d907      	bls.n	80010fa <__udivmoddi4+0xe6>
 80010ea:	197d      	adds	r5, r7, r5
 80010ec:	f10c 32ff 	add.w	r2, ip, #4294967295
 80010f0:	d202      	bcs.n	80010f8 <__udivmoddi4+0xe4>
 80010f2:	42a8      	cmp	r0, r5
 80010f4:	f200 80e9 	bhi.w	80012ca <__udivmoddi4+0x2b6>
 80010f8:	4694      	mov	ip, r2
 80010fa:	1a2d      	subs	r5, r5, r0
 80010fc:	fbb5 f0fe 	udiv	r0, r5, lr
 8001100:	fb0e 5510 	mls	r5, lr, r0, r5
 8001104:	fb08 f800 	mul.w	r8, r8, r0
 8001108:	b2a4      	uxth	r4, r4
 800110a:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800110e:	45a0      	cmp	r8, r4
 8001110:	d907      	bls.n	8001122 <__udivmoddi4+0x10e>
 8001112:	193c      	adds	r4, r7, r4
 8001114:	f100 32ff 	add.w	r2, r0, #4294967295
 8001118:	d202      	bcs.n	8001120 <__udivmoddi4+0x10c>
 800111a:	45a0      	cmp	r8, r4
 800111c:	f200 80d9 	bhi.w	80012d2 <__udivmoddi4+0x2be>
 8001120:	4610      	mov	r0, r2
 8001122:	eba4 0408 	sub.w	r4, r4, r8
 8001126:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800112a:	e7c0      	b.n	80010ae <__udivmoddi4+0x9a>
 800112c:	428b      	cmp	r3, r1
 800112e:	d908      	bls.n	8001142 <__udivmoddi4+0x12e>
 8001130:	2e00      	cmp	r6, #0
 8001132:	f000 80b1 	beq.w	8001298 <__udivmoddi4+0x284>
 8001136:	2100      	movs	r1, #0
 8001138:	e9c6 0500 	strd	r0, r5, [r6]
 800113c:	4608      	mov	r0, r1
 800113e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001142:	fab3 f183 	clz	r1, r3
 8001146:	2900      	cmp	r1, #0
 8001148:	d14b      	bne.n	80011e2 <__udivmoddi4+0x1ce>
 800114a:	42ab      	cmp	r3, r5
 800114c:	d302      	bcc.n	8001154 <__udivmoddi4+0x140>
 800114e:	4282      	cmp	r2, r0
 8001150:	f200 80b9 	bhi.w	80012c6 <__udivmoddi4+0x2b2>
 8001154:	1a84      	subs	r4, r0, r2
 8001156:	eb65 0303 	sbc.w	r3, r5, r3
 800115a:	2001      	movs	r0, #1
 800115c:	469e      	mov	lr, r3
 800115e:	2e00      	cmp	r6, #0
 8001160:	d0aa      	beq.n	80010b8 <__udivmoddi4+0xa4>
 8001162:	e9c6 4e00 	strd	r4, lr, [r6]
 8001166:	e7a7      	b.n	80010b8 <__udivmoddi4+0xa4>
 8001168:	409f      	lsls	r7, r3
 800116a:	f1c3 0220 	rsb	r2, r3, #32
 800116e:	40d1      	lsrs	r1, r2
 8001170:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001174:	fbb1 f0fe 	udiv	r0, r1, lr
 8001178:	fa1f f887 	uxth.w	r8, r7
 800117c:	fb0e 1110 	mls	r1, lr, r0, r1
 8001180:	fa24 f202 	lsr.w	r2, r4, r2
 8001184:	409d      	lsls	r5, r3
 8001186:	fb00 fc08 	mul.w	ip, r0, r8
 800118a:	432a      	orrs	r2, r5
 800118c:	0c15      	lsrs	r5, r2, #16
 800118e:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8001192:	45ac      	cmp	ip, r5
 8001194:	fa04 f403 	lsl.w	r4, r4, r3
 8001198:	d909      	bls.n	80011ae <__udivmoddi4+0x19a>
 800119a:	197d      	adds	r5, r7, r5
 800119c:	f100 31ff 	add.w	r1, r0, #4294967295
 80011a0:	f080 808f 	bcs.w	80012c2 <__udivmoddi4+0x2ae>
 80011a4:	45ac      	cmp	ip, r5
 80011a6:	f240 808c 	bls.w	80012c2 <__udivmoddi4+0x2ae>
 80011aa:	3802      	subs	r0, #2
 80011ac:	443d      	add	r5, r7
 80011ae:	eba5 050c 	sub.w	r5, r5, ip
 80011b2:	fbb5 f1fe 	udiv	r1, r5, lr
 80011b6:	fb0e 5c11 	mls	ip, lr, r1, r5
 80011ba:	fb01 f908 	mul.w	r9, r1, r8
 80011be:	b295      	uxth	r5, r2
 80011c0:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80011c4:	45a9      	cmp	r9, r5
 80011c6:	d907      	bls.n	80011d8 <__udivmoddi4+0x1c4>
 80011c8:	197d      	adds	r5, r7, r5
 80011ca:	f101 32ff 	add.w	r2, r1, #4294967295
 80011ce:	d274      	bcs.n	80012ba <__udivmoddi4+0x2a6>
 80011d0:	45a9      	cmp	r9, r5
 80011d2:	d972      	bls.n	80012ba <__udivmoddi4+0x2a6>
 80011d4:	3902      	subs	r1, #2
 80011d6:	443d      	add	r5, r7
 80011d8:	eba5 0509 	sub.w	r5, r5, r9
 80011dc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80011e0:	e778      	b.n	80010d4 <__udivmoddi4+0xc0>
 80011e2:	f1c1 0720 	rsb	r7, r1, #32
 80011e6:	408b      	lsls	r3, r1
 80011e8:	fa22 fc07 	lsr.w	ip, r2, r7
 80011ec:	ea4c 0c03 	orr.w	ip, ip, r3
 80011f0:	fa25 f407 	lsr.w	r4, r5, r7
 80011f4:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80011f8:	fbb4 f9fe 	udiv	r9, r4, lr
 80011fc:	fa1f f88c 	uxth.w	r8, ip
 8001200:	fb0e 4419 	mls	r4, lr, r9, r4
 8001204:	fa20 f307 	lsr.w	r3, r0, r7
 8001208:	fb09 fa08 	mul.w	sl, r9, r8
 800120c:	408d      	lsls	r5, r1
 800120e:	431d      	orrs	r5, r3
 8001210:	0c2b      	lsrs	r3, r5, #16
 8001212:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8001216:	45a2      	cmp	sl, r4
 8001218:	fa02 f201 	lsl.w	r2, r2, r1
 800121c:	fa00 f301 	lsl.w	r3, r0, r1
 8001220:	d909      	bls.n	8001236 <__udivmoddi4+0x222>
 8001222:	eb1c 0404 	adds.w	r4, ip, r4
 8001226:	f109 30ff 	add.w	r0, r9, #4294967295
 800122a:	d248      	bcs.n	80012be <__udivmoddi4+0x2aa>
 800122c:	45a2      	cmp	sl, r4
 800122e:	d946      	bls.n	80012be <__udivmoddi4+0x2aa>
 8001230:	f1a9 0902 	sub.w	r9, r9, #2
 8001234:	4464      	add	r4, ip
 8001236:	eba4 040a 	sub.w	r4, r4, sl
 800123a:	fbb4 f0fe 	udiv	r0, r4, lr
 800123e:	fb0e 4410 	mls	r4, lr, r0, r4
 8001242:	fb00 fa08 	mul.w	sl, r0, r8
 8001246:	b2ad      	uxth	r5, r5
 8001248:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 800124c:	45a2      	cmp	sl, r4
 800124e:	d908      	bls.n	8001262 <__udivmoddi4+0x24e>
 8001250:	eb1c 0404 	adds.w	r4, ip, r4
 8001254:	f100 35ff 	add.w	r5, r0, #4294967295
 8001258:	d22d      	bcs.n	80012b6 <__udivmoddi4+0x2a2>
 800125a:	45a2      	cmp	sl, r4
 800125c:	d92b      	bls.n	80012b6 <__udivmoddi4+0x2a2>
 800125e:	3802      	subs	r0, #2
 8001260:	4464      	add	r4, ip
 8001262:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001266:	fba0 8902 	umull	r8, r9, r0, r2
 800126a:	eba4 040a 	sub.w	r4, r4, sl
 800126e:	454c      	cmp	r4, r9
 8001270:	46c6      	mov	lr, r8
 8001272:	464d      	mov	r5, r9
 8001274:	d319      	bcc.n	80012aa <__udivmoddi4+0x296>
 8001276:	d016      	beq.n	80012a6 <__udivmoddi4+0x292>
 8001278:	b15e      	cbz	r6, 8001292 <__udivmoddi4+0x27e>
 800127a:	ebb3 020e 	subs.w	r2, r3, lr
 800127e:	eb64 0405 	sbc.w	r4, r4, r5
 8001282:	fa04 f707 	lsl.w	r7, r4, r7
 8001286:	fa22 f301 	lsr.w	r3, r2, r1
 800128a:	431f      	orrs	r7, r3
 800128c:	40cc      	lsrs	r4, r1
 800128e:	e9c6 7400 	strd	r7, r4, [r6]
 8001292:	2100      	movs	r1, #0
 8001294:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001298:	4631      	mov	r1, r6
 800129a:	4630      	mov	r0, r6
 800129c:	e70c      	b.n	80010b8 <__udivmoddi4+0xa4>
 800129e:	468c      	mov	ip, r1
 80012a0:	e6eb      	b.n	800107a <__udivmoddi4+0x66>
 80012a2:	4610      	mov	r0, r2
 80012a4:	e6ff      	b.n	80010a6 <__udivmoddi4+0x92>
 80012a6:	4543      	cmp	r3, r8
 80012a8:	d2e6      	bcs.n	8001278 <__udivmoddi4+0x264>
 80012aa:	ebb8 0e02 	subs.w	lr, r8, r2
 80012ae:	eb69 050c 	sbc.w	r5, r9, ip
 80012b2:	3801      	subs	r0, #1
 80012b4:	e7e0      	b.n	8001278 <__udivmoddi4+0x264>
 80012b6:	4628      	mov	r0, r5
 80012b8:	e7d3      	b.n	8001262 <__udivmoddi4+0x24e>
 80012ba:	4611      	mov	r1, r2
 80012bc:	e78c      	b.n	80011d8 <__udivmoddi4+0x1c4>
 80012be:	4681      	mov	r9, r0
 80012c0:	e7b9      	b.n	8001236 <__udivmoddi4+0x222>
 80012c2:	4608      	mov	r0, r1
 80012c4:	e773      	b.n	80011ae <__udivmoddi4+0x19a>
 80012c6:	4608      	mov	r0, r1
 80012c8:	e749      	b.n	800115e <__udivmoddi4+0x14a>
 80012ca:	f1ac 0c02 	sub.w	ip, ip, #2
 80012ce:	443d      	add	r5, r7
 80012d0:	e713      	b.n	80010fa <__udivmoddi4+0xe6>
 80012d2:	3802      	subs	r0, #2
 80012d4:	443c      	add	r4, r7
 80012d6:	e724      	b.n	8001122 <__udivmoddi4+0x10e>

080012d8 <__aeabi_idiv0>:
 80012d8:	4770      	bx	lr
 80012da:	bf00      	nop

080012dc <process_ms>:

static volatile bool_e flag_10ms;
static volatile uint32_t t = 0;

static void process_ms(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	af00      	add	r7, sp, #0
	static uint32_t t10ms = 0;
	t10ms = (t10ms + 1)%10;		//incrmentation de la variable t10ms (modulo 10 !)
 80012e0:	4b10      	ldr	r3, [pc, #64]	; (8001324 <process_ms+0x48>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	1c59      	adds	r1, r3, #1
 80012e6:	4b10      	ldr	r3, [pc, #64]	; (8001328 <process_ms+0x4c>)
 80012e8:	fba3 2301 	umull	r2, r3, r3, r1
 80012ec:	08da      	lsrs	r2, r3, #3
 80012ee:	4613      	mov	r3, r2
 80012f0:	009b      	lsls	r3, r3, #2
 80012f2:	4413      	add	r3, r2
 80012f4:	005b      	lsls	r3, r3, #1
 80012f6:	1aca      	subs	r2, r1, r3
 80012f8:	4b0a      	ldr	r3, [pc, #40]	; (8001324 <process_ms+0x48>)
 80012fa:	601a      	str	r2, [r3, #0]
	if(!t10ms)
 80012fc:	4b09      	ldr	r3, [pc, #36]	; (8001324 <process_ms+0x48>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d102      	bne.n	800130a <process_ms+0x2e>
		flag_10ms = TRUE; //toutes les 10ms, on lve ce flag.
 8001304:	4b09      	ldr	r3, [pc, #36]	; (800132c <process_ms+0x50>)
 8001306:	2201      	movs	r2, #1
 8001308:	601a      	str	r2, [r3, #0]
	if(t)
 800130a:	4b09      	ldr	r3, [pc, #36]	; (8001330 <process_ms+0x54>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d004      	beq.n	800131c <process_ms+0x40>
		t--;
 8001312:	4b07      	ldr	r3, [pc, #28]	; (8001330 <process_ms+0x54>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	3b01      	subs	r3, #1
 8001318:	4a05      	ldr	r2, [pc, #20]	; (8001330 <process_ms+0x54>)
 800131a:	6013      	str	r3, [r2, #0]
}
 800131c:	bf00      	nop
 800131e:	46bd      	mov	sp, r7
 8001320:	bc80      	pop	{r7}
 8001322:	4770      	bx	lr
 8001324:	20000a34 	.word	0x20000a34
 8001328:	cccccccd 	.word	0xcccccccd
 800132c:	20000a2c 	.word	0x20000a2c
 8001330:	20000a30 	.word	0x20000a30

08001334 <BUTTON_add>:

void BUTTON_add(uint8_t id, GPIO_TypeDef * GPIO, uint16_t PIN)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b084      	sub	sp, #16
 8001338:	af02      	add	r7, sp, #8
 800133a:	4603      	mov	r3, r0
 800133c:	6039      	str	r1, [r7, #0]
 800133e:	71fb      	strb	r3, [r7, #7]
 8001340:	4613      	mov	r3, r2
 8001342:	80bb      	strh	r3, [r7, #4]
	//for(uint8_t i = 0; i<NB_BUTTONS; i++)
	//{
		if(buttons[id].state == BUTTON_STATE_INEXISTANT)
 8001344:	79fb      	ldrb	r3, [r7, #7]
 8001346:	4a16      	ldr	r2, [pc, #88]	; (80013a0 <BUTTON_add+0x6c>)
 8001348:	00db      	lsls	r3, r3, #3
 800134a:	4413      	add	r3, r2
 800134c:	799b      	ldrb	r3, [r3, #6]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d121      	bne.n	8001396 <BUTTON_add+0x62>
		{
			//*id = i;
			buttons[id].state = INIT;
 8001352:	79fb      	ldrb	r3, [r7, #7]
 8001354:	4a12      	ldr	r2, [pc, #72]	; (80013a0 <BUTTON_add+0x6c>)
 8001356:	00db      	lsls	r3, r3, #3
 8001358:	4413      	add	r3, r2
 800135a:	2201      	movs	r2, #1
 800135c:	719a      	strb	r2, [r3, #6]
			buttons[id].GPIO = GPIO;
 800135e:	79fb      	ldrb	r3, [r7, #7]
 8001360:	490f      	ldr	r1, [pc, #60]	; (80013a0 <BUTTON_add+0x6c>)
 8001362:	683a      	ldr	r2, [r7, #0]
 8001364:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
			buttons[id].PIN  = PIN;
 8001368:	79fb      	ldrb	r3, [r7, #7]
 800136a:	4a0d      	ldr	r2, [pc, #52]	; (80013a0 <BUTTON_add+0x6c>)
 800136c:	00db      	lsls	r3, r3, #3
 800136e:	4413      	add	r3, r2
 8001370:	88ba      	ldrh	r2, [r7, #4]
 8001372:	809a      	strh	r2, [r3, #4]
			buttons[id].button_event = BUTTON_EVENT_NONE;
 8001374:	79fb      	ldrb	r3, [r7, #7]
 8001376:	4a0a      	ldr	r2, [pc, #40]	; (80013a0 <BUTTON_add+0x6c>)
 8001378:	00db      	lsls	r3, r3, #3
 800137a:	4413      	add	r3, r2
 800137c:	2200      	movs	r2, #0
 800137e:	71da      	strb	r2, [r3, #7]

			BSP_GPIO_PinCfg(GPIO, PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 8001380:	88b9      	ldrh	r1, [r7, #4]
 8001382:	2303      	movs	r3, #3
 8001384:	9300      	str	r3, [sp, #0]
 8001386:	2301      	movs	r3, #1
 8001388:	2200      	movs	r2, #0
 800138a:	6838      	ldr	r0, [r7, #0]
 800138c:	f001 fefc 	bl	8003188 <BSP_GPIO_PinCfg>

			Systick_add_callback_function(&process_ms);
 8001390:	4804      	ldr	r0, [pc, #16]	; (80013a4 <BUTTON_add+0x70>)
 8001392:	f003 fc1b 	bl	8004bcc <Systick_add_callback_function>
		}
	//}
}
 8001396:	bf00      	nop
 8001398:	3708      	adds	r7, #8
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	20000a14 	.word	0x20000a14
 80013a4:	080012dd 	.word	0x080012dd

080013a8 <BUTTON_state_machine>:
	Elle doit tre appele en boucle trs rgulirement.
	Prcondition : avoir appel auparavant BUTTON_init();
	Si un appui vient d'tre fait, elle renverra BUTTON_EVENT_SHORT_PRESS ou BUTTON_EVENT_LONG_PRESS
*/
void BUTTON_state_machine(uint8_t id)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b084      	sub	sp, #16
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	4603      	mov	r3, r0
 80013b0:	71fb      	strb	r3, [r7, #7]
	if (flag_10ms)
 80013b2:	4b4c      	ldr	r3, [pc, #304]	; (80014e4 <BUTTON_state_machine+0x13c>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	f000 8087 	beq.w	80014ca <BUTTON_state_machine+0x122>
	{
		bool_e current_button;
		flag_10ms = FALSE;
 80013bc:	4b49      	ldr	r3, [pc, #292]	; (80014e4 <BUTTON_state_machine+0x13c>)
 80013be:	2200      	movs	r2, #0
 80013c0:	601a      	str	r2, [r3, #0]

			current_button = !HAL_GPIO_ReadPin(buttons[id].GPIO, buttons[id].PIN);
 80013c2:	79fb      	ldrb	r3, [r7, #7]
 80013c4:	4a48      	ldr	r2, [pc, #288]	; (80014e8 <BUTTON_state_machine+0x140>)
 80013c6:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80013ca:	79fb      	ldrb	r3, [r7, #7]
 80013cc:	4946      	ldr	r1, [pc, #280]	; (80014e8 <BUTTON_state_machine+0x140>)
 80013ce:	00db      	lsls	r3, r3, #3
 80013d0:	440b      	add	r3, r1
 80013d2:	889b      	ldrh	r3, [r3, #4]
 80013d4:	4619      	mov	r1, r3
 80013d6:	4610      	mov	r0, r2
 80013d8:	f005 fc0a 	bl	8006bf0 <HAL_GPIO_ReadPin>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	bf0c      	ite	eq
 80013e2:	2301      	moveq	r3, #1
 80013e4:	2300      	movne	r3, #0
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	60fb      	str	r3, [r7, #12]

			switch(buttons[id].state)
 80013ea:	79fb      	ldrb	r3, [r7, #7]
 80013ec:	4a3e      	ldr	r2, [pc, #248]	; (80014e8 <BUTTON_state_machine+0x140>)
 80013ee:	00db      	lsls	r3, r3, #3
 80013f0:	4413      	add	r3, r2
 80013f2:	799b      	ldrb	r3, [r3, #6]
 80013f4:	2b04      	cmp	r3, #4
 80013f6:	d861      	bhi.n	80014bc <BUTTON_state_machine+0x114>
 80013f8:	a201      	add	r2, pc, #4	; (adr r2, 8001400 <BUTTON_state_machine+0x58>)
 80013fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013fe:	bf00      	nop
 8001400:	080014cf 	.word	0x080014cf
 8001404:	08001415 	.word	0x08001415
 8001408:	08001423 	.word	0x08001423
 800140c:	08001449 	.word	0x08001449
 8001410:	0800149f 	.word	0x0800149f
			{
				case BUTTON_STATE_INEXISTANT:
					break;
				case INIT:
					buttons[id].state = WAIT_BUTTON;
 8001414:	79fb      	ldrb	r3, [r7, #7]
 8001416:	4a34      	ldr	r2, [pc, #208]	; (80014e8 <BUTTON_state_machine+0x140>)
 8001418:	00db      	lsls	r3, r3, #3
 800141a:	4413      	add	r3, r2
 800141c:	2202      	movs	r2, #2
 800141e:	719a      	strb	r2, [r3, #6]
					break;
 8001420:	e05c      	b.n	80014dc <BUTTON_state_machine+0x134>
				case WAIT_BUTTON:
					if(current_button)
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d054      	beq.n	80014d2 <BUTTON_state_machine+0x12a>
					{
						printf("[%d] button pressed\n", id);
 8001428:	79fb      	ldrb	r3, [r7, #7]
 800142a:	4619      	mov	r1, r3
 800142c:	482f      	ldr	r0, [pc, #188]	; (80014ec <BUTTON_state_machine+0x144>)
 800142e:	f007 fa81 	bl	8008934 <printf>
						t=LONG_PRESS_DURATION;
 8001432:	4b2f      	ldr	r3, [pc, #188]	; (80014f0 <BUTTON_state_machine+0x148>)
 8001434:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001438:	601a      	str	r2, [r3, #0]
						buttons[id].state = BUTTON_PRESSED;
 800143a:	79fb      	ldrb	r3, [r7, #7]
 800143c:	4a2a      	ldr	r2, [pc, #168]	; (80014e8 <BUTTON_state_machine+0x140>)
 800143e:	00db      	lsls	r3, r3, #3
 8001440:	4413      	add	r3, r2
 8001442:	2203      	movs	r2, #3
 8001444:	719a      	strb	r2, [r3, #6]
					}
					break;
 8001446:	e044      	b.n	80014d2 <BUTTON_state_machine+0x12a>
				case BUTTON_PRESSED:
					if(t==0)
 8001448:	4b29      	ldr	r3, [pc, #164]	; (80014f0 <BUTTON_state_machine+0x148>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d111      	bne.n	8001474 <BUTTON_state_machine+0xcc>
					{
						buttons[id].button_event = BUTTON_EVENT_LONG_PRESS;
 8001450:	79fb      	ldrb	r3, [r7, #7]
 8001452:	4a25      	ldr	r2, [pc, #148]	; (80014e8 <BUTTON_state_machine+0x140>)
 8001454:	00db      	lsls	r3, r3, #3
 8001456:	4413      	add	r3, r2
 8001458:	2202      	movs	r2, #2
 800145a:	71da      	strb	r2, [r3, #7]
						printf("[%d] long press event\n", id);
 800145c:	79fb      	ldrb	r3, [r7, #7]
 800145e:	4619      	mov	r1, r3
 8001460:	4824      	ldr	r0, [pc, #144]	; (80014f4 <BUTTON_state_machine+0x14c>)
 8001462:	f007 fa67 	bl	8008934 <printf>
						buttons[id].state = WAIT_RELEASE;						}
 8001466:	79fb      	ldrb	r3, [r7, #7]
 8001468:	4a1f      	ldr	r2, [pc, #124]	; (80014e8 <BUTTON_state_machine+0x140>)
 800146a:	00db      	lsls	r3, r3, #3
 800146c:	4413      	add	r3, r2
 800146e:	2204      	movs	r2, #4
 8001470:	719a      	strb	r2, [r3, #6]
					{
						buttons[id].button_event = BUTTON_EVENT_SHORT_PRESS;
						printf("[%d] short press event\n", id);
						buttons[id].state = WAIT_BUTTON;
					}
					break;
 8001472:	e030      	b.n	80014d6 <BUTTON_state_machine+0x12e>
					else if(!current_button)
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d12d      	bne.n	80014d6 <BUTTON_state_machine+0x12e>
						buttons[id].button_event = BUTTON_EVENT_SHORT_PRESS;
 800147a:	79fb      	ldrb	r3, [r7, #7]
 800147c:	4a1a      	ldr	r2, [pc, #104]	; (80014e8 <BUTTON_state_machine+0x140>)
 800147e:	00db      	lsls	r3, r3, #3
 8001480:	4413      	add	r3, r2
 8001482:	2201      	movs	r2, #1
 8001484:	71da      	strb	r2, [r3, #7]
						printf("[%d] short press event\n", id);
 8001486:	79fb      	ldrb	r3, [r7, #7]
 8001488:	4619      	mov	r1, r3
 800148a:	481b      	ldr	r0, [pc, #108]	; (80014f8 <BUTTON_state_machine+0x150>)
 800148c:	f007 fa52 	bl	8008934 <printf>
						buttons[id].state = WAIT_BUTTON;
 8001490:	79fb      	ldrb	r3, [r7, #7]
 8001492:	4a15      	ldr	r2, [pc, #84]	; (80014e8 <BUTTON_state_machine+0x140>)
 8001494:	00db      	lsls	r3, r3, #3
 8001496:	4413      	add	r3, r2
 8001498:	2202      	movs	r2, #2
 800149a:	719a      	strb	r2, [r3, #6]
					break;
 800149c:	e01b      	b.n	80014d6 <BUTTON_state_machine+0x12e>

				case WAIT_RELEASE:
					if(!current_button)
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d11a      	bne.n	80014da <BUTTON_state_machine+0x132>
					{
						printf("[%d] release button after long press\n", id);
 80014a4:	79fb      	ldrb	r3, [r7, #7]
 80014a6:	4619      	mov	r1, r3
 80014a8:	4814      	ldr	r0, [pc, #80]	; (80014fc <BUTTON_state_machine+0x154>)
 80014aa:	f007 fa43 	bl	8008934 <printf>
						buttons[id].state = WAIT_BUTTON;
 80014ae:	79fb      	ldrb	r3, [r7, #7]
 80014b0:	4a0d      	ldr	r2, [pc, #52]	; (80014e8 <BUTTON_state_machine+0x140>)
 80014b2:	00db      	lsls	r3, r3, #3
 80014b4:	4413      	add	r3, r2
 80014b6:	2202      	movs	r2, #2
 80014b8:	719a      	strb	r2, [r3, #6]
					}
					break;
 80014ba:	e00e      	b.n	80014da <BUTTON_state_machine+0x132>
				default:
					buttons[id].state = INIT;
 80014bc:	79fb      	ldrb	r3, [r7, #7]
 80014be:	4a0a      	ldr	r2, [pc, #40]	; (80014e8 <BUTTON_state_machine+0x140>)
 80014c0:	00db      	lsls	r3, r3, #3
 80014c2:	4413      	add	r3, r2
 80014c4:	2201      	movs	r2, #1
 80014c6:	719a      	strb	r2, [r3, #6]
					break;
 80014c8:	e008      	b.n	80014dc <BUTTON_state_machine+0x134>
			}
	}
 80014ca:	bf00      	nop
 80014cc:	e006      	b.n	80014dc <BUTTON_state_machine+0x134>
					break;
 80014ce:	bf00      	nop
 80014d0:	e004      	b.n	80014dc <BUTTON_state_machine+0x134>
					break;
 80014d2:	bf00      	nop
 80014d4:	e002      	b.n	80014dc <BUTTON_state_machine+0x134>
					break;
 80014d6:	bf00      	nop
 80014d8:	e000      	b.n	80014dc <BUTTON_state_machine+0x134>
					break;
 80014da:	bf00      	nop
}
 80014dc:	bf00      	nop
 80014de:	3710      	adds	r7, #16
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	20000a2c 	.word	0x20000a2c
 80014e8:	20000a14 	.word	0x20000a14
 80014ec:	0800e6f8 	.word	0x0800e6f8
 80014f0:	20000a30 	.word	0x20000a30
 80014f4:	0800e710 	.word	0x0800e710
 80014f8:	0800e728 	.word	0x0800e728
 80014fc:	0800e740 	.word	0x0800e740

08001500 <BUTTON_getEvent>:

button_event_e BUTTON_getEvent(uint8_t id)
{
 8001500:	b480      	push	{r7}
 8001502:	b085      	sub	sp, #20
 8001504:	af00      	add	r7, sp, #0
 8001506:	4603      	mov	r3, r0
 8001508:	71fb      	strb	r3, [r7, #7]
	button_event_e ret = buttons[id].button_event;
 800150a:	79fb      	ldrb	r3, [r7, #7]
 800150c:	4a08      	ldr	r2, [pc, #32]	; (8001530 <BUTTON_getEvent+0x30>)
 800150e:	00db      	lsls	r3, r3, #3
 8001510:	4413      	add	r3, r2
 8001512:	79db      	ldrb	r3, [r3, #7]
 8001514:	73fb      	strb	r3, [r7, #15]
	buttons[id].button_event = BUTTON_EVENT_NONE;
 8001516:	79fb      	ldrb	r3, [r7, #7]
 8001518:	4a05      	ldr	r2, [pc, #20]	; (8001530 <BUTTON_getEvent+0x30>)
 800151a:	00db      	lsls	r3, r3, #3
 800151c:	4413      	add	r3, r2
 800151e:	2200      	movs	r2, #0
 8001520:	71da      	strb	r2, [r3, #7]
	return ret;
 8001522:	7bfb      	ldrb	r3, [r7, #15]
}
 8001524:	4618      	mov	r0, r3
 8001526:	3714      	adds	r7, #20
 8001528:	46bd      	mov	sp, r7
 800152a:	bc80      	pop	{r7}
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	20000a14 	.word	0x20000a14

08001534 <ELECTROVANNE_Add>:
}electrovanne_t;

electrovanne_t electrovannes[NUMBER_ELECTROVANNE];

void ELECTROVANNE_Add(uint8_t id, GPIO_TypeDef * GPIO, uint16_t PIN)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b084      	sub	sp, #16
 8001538:	af02      	add	r7, sp, #8
 800153a:	4603      	mov	r3, r0
 800153c:	6039      	str	r1, [r7, #0]
 800153e:	71fb      	strb	r3, [r7, #7]
 8001540:	4613      	mov	r3, r2
 8001542:	80bb      	strh	r3, [r7, #4]
	electrovannes[id].GPIO = GPIO;
 8001544:	79fa      	ldrb	r2, [r7, #7]
 8001546:	490f      	ldr	r1, [pc, #60]	; (8001584 <ELECTROVANNE_Add+0x50>)
 8001548:	4613      	mov	r3, r2
 800154a:	005b      	lsls	r3, r3, #1
 800154c:	4413      	add	r3, r2
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	440b      	add	r3, r1
 8001552:	683a      	ldr	r2, [r7, #0]
 8001554:	601a      	str	r2, [r3, #0]
	electrovannes[id].PIN = PIN;
 8001556:	79fa      	ldrb	r2, [r7, #7]
 8001558:	490a      	ldr	r1, [pc, #40]	; (8001584 <ELECTROVANNE_Add+0x50>)
 800155a:	4613      	mov	r3, r2
 800155c:	005b      	lsls	r3, r3, #1
 800155e:	4413      	add	r3, r2
 8001560:	009b      	lsls	r3, r3, #2
 8001562:	440b      	add	r3, r1
 8001564:	3304      	adds	r3, #4
 8001566:	88ba      	ldrh	r2, [r7, #4]
 8001568:	801a      	strh	r2, [r3, #0]

	BSP_GPIO_PinCfg(GPIO, PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 800156a:	88b9      	ldrh	r1, [r7, #4]
 800156c:	2303      	movs	r3, #3
 800156e:	9300      	str	r3, [sp, #0]
 8001570:	2300      	movs	r3, #0
 8001572:	2201      	movs	r2, #1
 8001574:	6838      	ldr	r0, [r7, #0]
 8001576:	f001 fe07 	bl	8003188 <BSP_GPIO_PinCfg>
}
 800157a:	bf00      	nop
 800157c:	3708      	adds	r7, #8
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	20001160 	.word	0x20001160

08001588 <ELECTROVANNE_Set>:

void ELECTROVANNE_Set(uint8_t id, bool_e state)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	4603      	mov	r3, r0
 8001590:	6039      	str	r1, [r7, #0]
 8001592:	71fb      	strb	r3, [r7, #7]
	electrovannes[id].state = state;
 8001594:	79fa      	ldrb	r2, [r7, #7]
 8001596:	4911      	ldr	r1, [pc, #68]	; (80015dc <ELECTROVANNE_Set+0x54>)
 8001598:	4613      	mov	r3, r2
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	4413      	add	r3, r2
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	440b      	add	r3, r1
 80015a2:	3308      	adds	r3, #8
 80015a4:	683a      	ldr	r2, [r7, #0]
 80015a6:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(electrovannes[id].GPIO, electrovannes[id].PIN, state);
 80015a8:	79fa      	ldrb	r2, [r7, #7]
 80015aa:	490c      	ldr	r1, [pc, #48]	; (80015dc <ELECTROVANNE_Set+0x54>)
 80015ac:	4613      	mov	r3, r2
 80015ae:	005b      	lsls	r3, r3, #1
 80015b0:	4413      	add	r3, r2
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	440b      	add	r3, r1
 80015b6:	6818      	ldr	r0, [r3, #0]
 80015b8:	79fa      	ldrb	r2, [r7, #7]
 80015ba:	4908      	ldr	r1, [pc, #32]	; (80015dc <ELECTROVANNE_Set+0x54>)
 80015bc:	4613      	mov	r3, r2
 80015be:	005b      	lsls	r3, r3, #1
 80015c0:	4413      	add	r3, r2
 80015c2:	009b      	lsls	r3, r3, #2
 80015c4:	440b      	add	r3, r1
 80015c6:	3304      	adds	r3, #4
 80015c8:	881b      	ldrh	r3, [r3, #0]
 80015ca:	683a      	ldr	r2, [r7, #0]
 80015cc:	b2d2      	uxtb	r2, r2
 80015ce:	4619      	mov	r1, r3
 80015d0:	f005 fb25 	bl	8006c1e <HAL_GPIO_WritePin>
}
 80015d4:	bf00      	nop
 80015d6:	3708      	adds	r7, #8
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	20001160 	.word	0x20001160

080015e0 <ELECTROVANNE_GetState>:

bool_e ELECTROVANNE_GetState(uint8_t id)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b083      	sub	sp, #12
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	4603      	mov	r3, r0
 80015e8:	71fb      	strb	r3, [r7, #7]
	return electrovannes[id].state;
 80015ea:	79fa      	ldrb	r2, [r7, #7]
 80015ec:	4906      	ldr	r1, [pc, #24]	; (8001608 <ELECTROVANNE_GetState+0x28>)
 80015ee:	4613      	mov	r3, r2
 80015f0:	005b      	lsls	r3, r3, #1
 80015f2:	4413      	add	r3, r2
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	440b      	add	r3, r1
 80015f8:	3308      	adds	r3, #8
 80015fa:	681b      	ldr	r3, [r3, #0]
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	370c      	adds	r7, #12
 8001600:	46bd      	mov	sp, r7
 8001602:	bc80      	pop	{r7}
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	20001160 	.word	0x20001160

0800160c <HCSR04_Init>:
#include "hcsr04.h"

#define PERIOD_MEASURE			100

void HCSR04_Init(uint8_t * id, GPIO_TypeDef * TRIG_GPIO, uint16_t TRIG_PIN, GPIO_TypeDef * ECHO_GPIO, uint16_t ECHO_PIN)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b086      	sub	sp, #24
 8001610:	af02      	add	r7, sp, #8
 8001612:	60f8      	str	r0, [r7, #12]
 8001614:	60b9      	str	r1, [r7, #8]
 8001616:	603b      	str	r3, [r7, #0]
 8001618:	4613      	mov	r3, r2
 800161a:	80fb      	strh	r3, [r7, #6]
	HCSR04_add(id, TRIG_GPIO, TRIG_PIN, ECHO_GPIO, ECHO_PIN);
 800161c:	88fa      	ldrh	r2, [r7, #6]
 800161e:	8b3b      	ldrh	r3, [r7, #24]
 8001620:	9300      	str	r3, [sp, #0]
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	68b9      	ldr	r1, [r7, #8]
 8001626:	68f8      	ldr	r0, [r7, #12]
 8001628:	f000 ffb0 	bl	800258c <HCSR04_add>
}
 800162c:	bf00      	nop
 800162e:	3710      	adds	r7, #16
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}

08001634 <HCSR04_GetDistance>:

bool_e HCSR04_GetDistance(uint8_t id_sensor, uint16_t * distance)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	4603      	mov	r3, r0
 800163c:	6039      	str	r1, [r7, #0]
 800163e:	71fb      	strb	r3, [r7, #7]
		LAUNCH_MEASURE,
		WAIT_DURING_MEASURE,
		WAIT_BEFORE_NEXT_MEASURE
	}state_e;

	bool_e ret = FALSE;
 8001640:	2300      	movs	r3, #0
 8001642:	60fb      	str	r3, [r7, #12]

	static state_e state = LAUNCH_MEASURE;
	static uint32_t tlocal;

	switch(state)
 8001644:	4b2d      	ldr	r3, [pc, #180]	; (80016fc <HCSR04_GetDistance+0xc8>)
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	2b02      	cmp	r3, #2
 800164a:	d041      	beq.n	80016d0 <HCSR04_GetDistance+0x9c>
 800164c:	2b02      	cmp	r3, #2
 800164e:	dc4b      	bgt.n	80016e8 <HCSR04_GetDistance+0xb4>
 8001650:	2b00      	cmp	r3, #0
 8001652:	d002      	beq.n	800165a <HCSR04_GetDistance+0x26>
 8001654:	2b01      	cmp	r3, #1
 8001656:	d00d      	beq.n	8001674 <HCSR04_GetDistance+0x40>
		case WAIT_BEFORE_NEXT_MEASURE:
			if(HAL_GetTick() > tlocal + PERIOD_MEASURE)
				state = LAUNCH_MEASURE;
			break;
		default:
			break;
 8001658:	e046      	b.n	80016e8 <HCSR04_GetDistance+0xb4>
			HCSR04_run_measure(id_sensor);
 800165a:	79fb      	ldrb	r3, [r7, #7]
 800165c:	4618      	mov	r0, r3
 800165e:	f000 fffd 	bl	800265c <HCSR04_run_measure>
			tlocal = HAL_GetTick();
 8001662:	f004 f9cf 	bl	8005a04 <HAL_GetTick>
 8001666:	4603      	mov	r3, r0
 8001668:	4a25      	ldr	r2, [pc, #148]	; (8001700 <HCSR04_GetDistance+0xcc>)
 800166a:	6013      	str	r3, [r2, #0]
			state = WAIT_DURING_MEASURE;
 800166c:	4b23      	ldr	r3, [pc, #140]	; (80016fc <HCSR04_GetDistance+0xc8>)
 800166e:	2201      	movs	r2, #1
 8001670:	701a      	strb	r2, [r3, #0]
			break;
 8001672:	e03e      	b.n	80016f2 <HCSR04_GetDistance+0xbe>
			switch(HCSR04_get_value(id_sensor, distance))
 8001674:	79fb      	ldrb	r3, [r7, #7]
 8001676:	6839      	ldr	r1, [r7, #0]
 8001678:	4618      	mov	r0, r3
 800167a:	f001 f9fb 	bl	8002a74 <HCSR04_get_value>
 800167e:	4603      	mov	r3, r0
 8001680:	2b03      	cmp	r3, #3
 8001682:	d833      	bhi.n	80016ec <HCSR04_GetDistance+0xb8>
 8001684:	a201      	add	r2, pc, #4	; (adr r2, 800168c <HCSR04_GetDistance+0x58>)
 8001686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800168a:	bf00      	nop
 800168c:	0800169d 	.word	0x0800169d
 8001690:	080016a9 	.word	0x080016a9
 8001694:	080016cd 	.word	0x080016cd
 8001698:	080016bb 	.word	0x080016bb
					state = WAIT_BEFORE_NEXT_MEASURE;
 800169c:	4b17      	ldr	r3, [pc, #92]	; (80016fc <HCSR04_GetDistance+0xc8>)
 800169e:	2202      	movs	r2, #2
 80016a0:	701a      	strb	r2, [r3, #0]
					ret = TRUE;
 80016a2:	2301      	movs	r3, #1
 80016a4:	60fb      	str	r3, [r7, #12]
					break;
 80016a6:	e012      	b.n	80016ce <HCSR04_GetDistance+0x9a>
					printf("sensor %d - erreur ou mesure non lance\n", id_sensor);
 80016a8:	79fb      	ldrb	r3, [r7, #7]
 80016aa:	4619      	mov	r1, r3
 80016ac:	4815      	ldr	r0, [pc, #84]	; (8001704 <HCSR04_GetDistance+0xd0>)
 80016ae:	f007 f941 	bl	8008934 <printf>
					state = WAIT_BEFORE_NEXT_MEASURE;
 80016b2:	4b12      	ldr	r3, [pc, #72]	; (80016fc <HCSR04_GetDistance+0xc8>)
 80016b4:	2202      	movs	r2, #2
 80016b6:	701a      	strb	r2, [r3, #0]
					break;
 80016b8:	e009      	b.n	80016ce <HCSR04_GetDistance+0x9a>
					printf("sensor %d - timeout\n", id_sensor);
 80016ba:	79fb      	ldrb	r3, [r7, #7]
 80016bc:	4619      	mov	r1, r3
 80016be:	4812      	ldr	r0, [pc, #72]	; (8001708 <HCSR04_GetDistance+0xd4>)
 80016c0:	f007 f938 	bl	8008934 <printf>
					state = WAIT_BEFORE_NEXT_MEASURE;
 80016c4:	4b0d      	ldr	r3, [pc, #52]	; (80016fc <HCSR04_GetDistance+0xc8>)
 80016c6:	2202      	movs	r2, #2
 80016c8:	701a      	strb	r2, [r3, #0]
					break;
 80016ca:	e000      	b.n	80016ce <HCSR04_GetDistance+0x9a>
					break;
 80016cc:	bf00      	nop
			break;
 80016ce:	e00d      	b.n	80016ec <HCSR04_GetDistance+0xb8>
			if(HAL_GetTick() > tlocal + PERIOD_MEASURE)
 80016d0:	f004 f998 	bl	8005a04 <HAL_GetTick>
 80016d4:	4602      	mov	r2, r0
 80016d6:	4b0a      	ldr	r3, [pc, #40]	; (8001700 <HCSR04_GetDistance+0xcc>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	3364      	adds	r3, #100	; 0x64
 80016dc:	429a      	cmp	r2, r3
 80016de:	d907      	bls.n	80016f0 <HCSR04_GetDistance+0xbc>
				state = LAUNCH_MEASURE;
 80016e0:	4b06      	ldr	r3, [pc, #24]	; (80016fc <HCSR04_GetDistance+0xc8>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	701a      	strb	r2, [r3, #0]
			break;
 80016e6:	e003      	b.n	80016f0 <HCSR04_GetDistance+0xbc>
			break;
 80016e8:	bf00      	nop
 80016ea:	e002      	b.n	80016f2 <HCSR04_GetDistance+0xbe>
			break;
 80016ec:	bf00      	nop
 80016ee:	e000      	b.n	80016f2 <HCSR04_GetDistance+0xbe>
			break;
 80016f0:	bf00      	nop
	}

	return ret;
 80016f2:	68fb      	ldr	r3, [r7, #12]
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3710      	adds	r7, #16
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	20000a38 	.word	0x20000a38
 8001700:	20000a3c 	.word	0x20000a3c
 8001704:	0800e768 	.word	0x0800e768
 8001708:	0800e794 	.word	0x0800e794

0800170c <mode_auto>:
state_mode_auto mode_auto(uint16_t profondeur_pourcentage);



state_mode_auto mode_auto(uint16_t profondeur_pourcentage)
{
 800170c:	b480      	push	{r7}
 800170e:	b085      	sub	sp, #20
 8001710:	af00      	add	r7, sp, #0
 8001712:	4603      	mov	r3, r0
 8001714:	80fb      	strh	r3, [r7, #6]
	state_mode_auto ret;
	ret = OK;
 8001716:	2300      	movs	r3, #0
 8001718:	73fb      	strb	r3, [r7, #15]
	return ret;
 800171a:	7bfb      	ldrb	r3, [r7, #15]
}
 800171c:	4618      	mov	r0, r3
 800171e:	3714      	adds	r7, #20
 8001720:	46bd      	mov	sp, r7
 8001722:	bc80      	pop	{r7}
 8001724:	4770      	bx	lr
	...

08001728 <process_ms>:

static volatile uint32_t t = 0;
static volatile bool_e flag_5s;

static void process_ms(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
	static uint32_t t5s = 0;
	t5s = (t5s + 1)%5000;
 800172c:	4b10      	ldr	r3, [pc, #64]	; (8001770 <process_ms+0x48>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	1c5a      	adds	r2, r3, #1
 8001732:	4b10      	ldr	r3, [pc, #64]	; (8001774 <process_ms+0x4c>)
 8001734:	fba3 1302 	umull	r1, r3, r3, r2
 8001738:	0b1b      	lsrs	r3, r3, #12
 800173a:	f241 3188 	movw	r1, #5000	; 0x1388
 800173e:	fb01 f303 	mul.w	r3, r1, r3
 8001742:	1ad3      	subs	r3, r2, r3
 8001744:	4a0a      	ldr	r2, [pc, #40]	; (8001770 <process_ms+0x48>)
 8001746:	6013      	str	r3, [r2, #0]
	if(!t5s)
 8001748:	4b09      	ldr	r3, [pc, #36]	; (8001770 <process_ms+0x48>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d102      	bne.n	8001756 <process_ms+0x2e>
		flag_5s = TRUE;
 8001750:	4b09      	ldr	r3, [pc, #36]	; (8001778 <process_ms+0x50>)
 8001752:	2201      	movs	r2, #1
 8001754:	601a      	str	r2, [r3, #0]
	if(t)
 8001756:	4b09      	ldr	r3, [pc, #36]	; (800177c <process_ms+0x54>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d004      	beq.n	8001768 <process_ms+0x40>
		t--;
 800175e:	4b07      	ldr	r3, [pc, #28]	; (800177c <process_ms+0x54>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	3b01      	subs	r3, #1
 8001764:	4a05      	ldr	r2, [pc, #20]	; (800177c <process_ms+0x54>)
 8001766:	6013      	str	r3, [r2, #0]
}
 8001768:	bf00      	nop
 800176a:	46bd      	mov	sp, r7
 800176c:	bc80      	pop	{r7}
 800176e:	4770      	bx	lr
 8001770:	20000a48 	.word	0x20000a48
 8001774:	d1b71759 	.word	0xd1b71759
 8001778:	20000a44 	.word	0x20000a44
 800177c:	20000a40 	.word	0x20000a40

08001780 <main>:


int main(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premire tape de la fonction main().
	HAL_Init();
 8001784:	f004 f8e6 	bl	8005954 <HAL_Init>

	//Initialisation de l'UART2  la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
		//Attention, les pins PA2 et PA3 ne sont pas relies jusqu'au connecteur de la Nucleo.
		//Ces broches sont rediriges vers la sonde de dbogage, la liaison UART tant ensuite encapsule sur l'USB vers le PC de dveloppement.
	//UART_init(UART2_ID,115200);
	UART_init(UART1_ID,115200);
 8001788:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800178c:	2000      	movs	r0, #0
 800178e:	f002 fca1 	bl	80040d4 <UART_init>

	//"Indique que les printf sortent vers le priphrique UART2."
	//SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
	SYS_set_std_usart(UART1_ID, UART1_ID, UART1_ID);
 8001792:	2200      	movs	r2, #0
 8001794:	2100      	movs	r1, #0
 8001796:	2000      	movs	r0, #0
 8001798:	f002 f82c 	bl	80037f4 <SYS_set_std_usart>


	//On ajoute la fonction process_ms  la liste des fonctions appeles automatiquement chaque ms par la routine d'interruption du priphrique SYSTICK
	Systick_add_callback_function(&process_ms);
 800179c:	4808      	ldr	r0, [pc, #32]	; (80017c0 <main+0x40>)
 800179e:	f003 fa15 	bl	8004bcc <Systick_add_callback_function>

	while(1)	//boucle de tche de fond
	{
		BUTTON_state_machine(ID_BUTTON_H);
 80017a2:	2000      	movs	r0, #0
 80017a4:	f7ff fe00 	bl	80013a8 <BUTTON_state_machine>
		BUTTON_state_machine(ID_BUTTON_B);
 80017a8:	2001      	movs	r0, #1
 80017aa:	f7ff fdfd 	bl	80013a8 <BUTTON_state_machine>
		BUTTON_state_machine(ID_BUTTON_E);
 80017ae:	2002      	movs	r0, #2
 80017b0:	f7ff fdfa 	bl	80013a8 <BUTTON_state_machine>
		HCSR04_process_main();
 80017b4:	f001 f85e 	bl	8002874 <HCSR04_process_main>
		state_machine();
 80017b8:	f000 f804 	bl	80017c4 <state_machine>
		BUTTON_state_machine(ID_BUTTON_H);
 80017bc:	e7f1      	b.n	80017a2 <main+0x22>
 80017be:	bf00      	nop
 80017c0:	08001729 	.word	0x08001729

080017c4 <state_machine>:
	}
}

static void state_machine(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b088      	sub	sp, #32
 80017c8:	af02      	add	r7, sp, #8
		ANNONCE,
	}state_e;

	static state_e state = INIT;
	static state_e previous_state = INIT;
	bool_e entrance = (state!=previous_state)?TRUE:FALSE;
 80017ca:	4bad      	ldr	r3, [pc, #692]	; (8001a80 <state_machine+0x2bc>)
 80017cc:	781a      	ldrb	r2, [r3, #0]
 80017ce:	4bad      	ldr	r3, [pc, #692]	; (8001a84 <state_machine+0x2c0>)
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	429a      	cmp	r2, r3
 80017d4:	bf14      	ite	ne
 80017d6:	2301      	movne	r3, #1
 80017d8:	2300      	moveq	r3, #0
 80017da:	b2db      	uxtb	r3, r3
 80017dc:	617b      	str	r3, [r7, #20]

	button_event_e button_H = BUTTON_getEvent(ID_BUTTON_H);
 80017de:	2000      	movs	r0, #0
 80017e0:	f7ff fe8e 	bl	8001500 <BUTTON_getEvent>
 80017e4:	4603      	mov	r3, r0
 80017e6:	74fb      	strb	r3, [r7, #19]
	button_event_e button_B = BUTTON_getEvent(ID_BUTTON_B);
 80017e8:	2001      	movs	r0, #1
 80017ea:	f7ff fe89 	bl	8001500 <BUTTON_getEvent>
 80017ee:	4603      	mov	r3, r0
 80017f0:	74bb      	strb	r3, [r7, #18]
	button_event_e button_E = BUTTON_getEvent(ID_BUTTON_E);
 80017f2:	2002      	movs	r0, #2
 80017f4:	f7ff fe84 	bl	8001500 <BUTTON_getEvent>
 80017f8:	4603      	mov	r3, r0
 80017fa:	747b      	strb	r3, [r7, #17]

	bool_e state_electrovanne_cuve = ELECTROVANNE_GetState(ID_ELECTROVANNE_CUVE);
 80017fc:	2000      	movs	r0, #0
 80017fe:	f7ff feef 	bl	80015e0 <ELECTROVANNE_GetState>
 8001802:	60f8      	str	r0, [r7, #12]
	bool_e state_electrovanne_eau = ELECTROVANNE_GetState(ID_ELECTROVANNE_EAU);
 8001804:	2001      	movs	r0, #1
 8001806:	f7ff feeb 	bl	80015e0 <ELECTROVANNE_GetState>
 800180a:	60b8      	str	r0, [r7, #8]
	static uint8_t id_sensor;
	static uint16_t profondeur_pourcentage;
	uint16_t distance;
	static float eau_temperature;

	if (HCSR04_GetDistance(id_sensor, &distance))
 800180c:	4b9e      	ldr	r3, [pc, #632]	; (8001a88 <state_machine+0x2c4>)
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	1dba      	adds	r2, r7, #6
 8001812:	4611      	mov	r1, r2
 8001814:	4618      	mov	r0, r3
 8001816:	f7ff ff0d 	bl	8001634 <HCSR04_GetDistance>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d00e      	beq.n	800183e <state_machine+0x7a>
		profondeur_pourcentage = (uint16_t) ((PROFONDEUR_CUVE - distance) * 100 / PROFONDEUR_CUVE);
 8001820:	4b9a      	ldr	r3, [pc, #616]	; (8001a8c <state_machine+0x2c8>)
 8001822:	881b      	ldrh	r3, [r3, #0]
 8001824:	461a      	mov	r2, r3
 8001826:	88fb      	ldrh	r3, [r7, #6]
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	2264      	movs	r2, #100	; 0x64
 800182c:	fb02 f303 	mul.w	r3, r2, r3
 8001830:	4a96      	ldr	r2, [pc, #600]	; (8001a8c <state_machine+0x2c8>)
 8001832:	8812      	ldrh	r2, [r2, #0]
 8001834:	fb93 f3f2 	sdiv	r3, r3, r2
 8001838:	b29a      	uxth	r2, r3
 800183a:	4b95      	ldr	r3, [pc, #596]	; (8001a90 <state_machine+0x2cc>)
 800183c:	801a      	strh	r2, [r3, #0]

	if (flag_5s)
 800183e:	4b95      	ldr	r3, [pc, #596]	; (8001a94 <state_machine+0x2d0>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d00d      	beq.n	8001862 <state_machine+0x9e>
	{
		MCP9701_GetTemperature(&eau_temperature);
 8001846:	4894      	ldr	r0, [pc, #592]	; (8001a98 <state_machine+0x2d4>)
 8001848:	f000 f9e2 	bl	8001c10 <MCP9701_GetTemperature>
		TFT_InformationsSensors_Update(profondeur_pourcentage, state_electrovanne_cuve, state_electrovanne_eau, eau_temperature);
 800184c:	4b90      	ldr	r3, [pc, #576]	; (8001a90 <state_machine+0x2cc>)
 800184e:	8818      	ldrh	r0, [r3, #0]
 8001850:	4b91      	ldr	r3, [pc, #580]	; (8001a98 <state_machine+0x2d4>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	68ba      	ldr	r2, [r7, #8]
 8001856:	68f9      	ldr	r1, [r7, #12]
 8001858:	f000 fbb8 	bl	8001fcc <TFT_InformationsSensors_Update>
		flag_5s = FALSE;
 800185c:	4b8d      	ldr	r3, [pc, #564]	; (8001a94 <state_machine+0x2d0>)
 800185e:	2200      	movs	r2, #0
 8001860:	601a      	str	r2, [r3, #0]
	}

	static uint8_t mode_chosing;
	static uint8_t current_mode;

	switch(state)
 8001862:	4b87      	ldr	r3, [pc, #540]	; (8001a80 <state_machine+0x2bc>)
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	2b05      	cmp	r3, #5
 8001868:	f200 817e 	bhi.w	8001b68 <state_machine+0x3a4>
 800186c:	a201      	add	r2, pc, #4	; (adr r2, 8001874 <state_machine+0xb0>)
 800186e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001872:	bf00      	nop
 8001874:	0800188d 	.word	0x0800188d
 8001878:	08001901 	.word	0x08001901
 800187c:	080019f1 	.word	0x080019f1
 8001880:	08001a2f 	.word	0x08001a2f
 8001884:	08001b41 	.word	0x08001b41
 8001888:	08001b4f 	.word	0x08001b4f
	{
		case INIT :
			// Ecran TFT
			TFT_Init();
 800188c:	f000 fcba 	bl	8002204 <TFT_Init>

			// HCSRO4
			HCSR04_Init(&id_sensor, GPIOB, GPIO_PIN_6, GPIOB, GPIO_PIN_7);
 8001890:	2380      	movs	r3, #128	; 0x80
 8001892:	9300      	str	r3, [sp, #0]
 8001894:	4b81      	ldr	r3, [pc, #516]	; (8001a9c <state_machine+0x2d8>)
 8001896:	2240      	movs	r2, #64	; 0x40
 8001898:	4980      	ldr	r1, [pc, #512]	; (8001a9c <state_machine+0x2d8>)
 800189a:	487b      	ldr	r0, [pc, #492]	; (8001a88 <state_machine+0x2c4>)
 800189c:	f7ff feb6 	bl	800160c <HCSR04_Init>

			// Electrovannes
			ELECTROVANNE_Add(ID_ELECTROVANNE_CUVE, ELECTROVANNE0_GPIO, ELECTROVANNE0_PIN);
 80018a0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018a4:	497d      	ldr	r1, [pc, #500]	; (8001a9c <state_machine+0x2d8>)
 80018a6:	2000      	movs	r0, #0
 80018a8:	f7ff fe44 	bl	8001534 <ELECTROVANNE_Add>
			ELECTROVANNE_Add(ID_ELECTROVANNE_EAU, ELECTROVANNE1_GPIO, ELECTROVANNE1_PIN);
 80018ac:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018b0:	497a      	ldr	r1, [pc, #488]	; (8001a9c <state_machine+0x2d8>)
 80018b2:	2001      	movs	r0, #1
 80018b4:	f7ff fe3e 	bl	8001534 <ELECTROVANNE_Add>
			ELECTROVANNE_Set(ID_ELECTROVANNE_CUVE, FALSE);
 80018b8:	2100      	movs	r1, #0
 80018ba:	2000      	movs	r0, #0
 80018bc:	f7ff fe64 	bl	8001588 <ELECTROVANNE_Set>
			ELECTROVANNE_Set(ID_ELECTROVANNE_EAU, TRUE);
 80018c0:	2101      	movs	r1, #1
 80018c2:	2001      	movs	r0, #1
 80018c4:	f7ff fe60 	bl	8001588 <ELECTROVANNE_Set>

			// Boutons
			BUTTON_add(0, BUTTON_U_GPIO, BUTTON_U_PIN);
 80018c8:	2202      	movs	r2, #2
 80018ca:	4975      	ldr	r1, [pc, #468]	; (8001aa0 <state_machine+0x2dc>)
 80018cc:	2000      	movs	r0, #0
 80018ce:	f7ff fd31 	bl	8001334 <BUTTON_add>
			BUTTON_add(1, BUTTON_D_GPIO, BUTTON_D_PIN);
 80018d2:	2201      	movs	r2, #1
 80018d4:	4972      	ldr	r1, [pc, #456]	; (8001aa0 <state_machine+0x2dc>)
 80018d6:	2001      	movs	r0, #1
 80018d8:	f7ff fd2c 	bl	8001334 <BUTTON_add>
			BUTTON_add(2, BUTTON_R_GPIO, BUTTON_R_PIN);
 80018dc:	2204      	movs	r2, #4
 80018de:	4970      	ldr	r1, [pc, #448]	; (8001aa0 <state_machine+0x2dc>)
 80018e0:	2002      	movs	r0, #2
 80018e2:	f7ff fd27 	bl	8001334 <BUTTON_add>

			// MCP9701
			MCP9701_Init();
 80018e6:	f000 f987 	bl	8001bf8 <MCP9701_Init>

			current_mode = 1;
 80018ea:	4b6e      	ldr	r3, [pc, #440]	; (8001aa4 <state_machine+0x2e0>)
 80018ec:	2201      	movs	r2, #1
 80018ee:	701a      	strb	r2, [r3, #0]

			previous_state = state;
 80018f0:	4b63      	ldr	r3, [pc, #396]	; (8001a80 <state_machine+0x2bc>)
 80018f2:	781a      	ldrb	r2, [r3, #0]
 80018f4:	4b63      	ldr	r3, [pc, #396]	; (8001a84 <state_machine+0x2c0>)
 80018f6:	701a      	strb	r2, [r3, #0]
			state = ACCUEIL;
 80018f8:	4b61      	ldr	r3, [pc, #388]	; (8001a80 <state_machine+0x2bc>)
 80018fa:	2201      	movs	r2, #1
 80018fc:	701a      	strb	r2, [r3, #0]

			break;
 80018fe:	e13c      	b.n	8001b7a <state_machine+0x3b6>

		case ACCUEIL:

			if (entrance)
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d017      	beq.n	8001936 <state_machine+0x172>
			{
				mode_chosing = 0;
 8001906:	4b68      	ldr	r3, [pc, #416]	; (8001aa8 <state_machine+0x2e4>)
 8001908:	2200      	movs	r2, #0
 800190a:	701a      	strb	r2, [r3, #0]
				TFT_Acceuil();
 800190c:	f000 fc88 	bl	8002220 <TFT_Acceuil>
				TFT_Acceuil_Update(1, current_mode, mode_chosing);
 8001910:	4b64      	ldr	r3, [pc, #400]	; (8001aa4 <state_machine+0x2e0>)
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	4a64      	ldr	r2, [pc, #400]	; (8001aa8 <state_machine+0x2e4>)
 8001916:	7812      	ldrb	r2, [r2, #0]
 8001918:	4619      	mov	r1, r3
 800191a:	2001      	movs	r0, #1
 800191c:	f000 fd12 	bl	8002344 <TFT_Acceuil_Update>
				TFT_Acceuil_Update(2, current_mode, mode_chosing);
 8001920:	4b60      	ldr	r3, [pc, #384]	; (8001aa4 <state_machine+0x2e0>)
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	4a60      	ldr	r2, [pc, #384]	; (8001aa8 <state_machine+0x2e4>)
 8001926:	7812      	ldrb	r2, [r2, #0]
 8001928:	4619      	mov	r1, r3
 800192a:	2002      	movs	r0, #2
 800192c:	f000 fd0a 	bl	8002344 <TFT_Acceuil_Update>
				previous_state = ACCUEIL;
 8001930:	4b54      	ldr	r3, [pc, #336]	; (8001a84 <state_machine+0x2c0>)
 8001932:	2201      	movs	r2, #1
 8001934:	701a      	strb	r2, [r3, #0]
			}

			if (current_mode == MODE_AUTO)
 8001936:	4b5b      	ldr	r3, [pc, #364]	; (8001aa4 <state_machine+0x2e0>)
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	2b02      	cmp	r3, #2
 800193c:	d102      	bne.n	8001944 <state_machine+0x180>
			{
				state = MODE_AUTO;
 800193e:	4b50      	ldr	r3, [pc, #320]	; (8001a80 <state_machine+0x2bc>)
 8001940:	2202      	movs	r2, #2
 8001942:	701a      	strb	r2, [r3, #0]
			}

			static state_e mode[3] = {MODE_AUTO, MODE_MANUEL, PARAMETRES};

			if (button_H == BUTTON_EVENT_SHORT_PRESS)
 8001944:	7cfb      	ldrb	r3, [r7, #19]
 8001946:	2b01      	cmp	r3, #1
 8001948:	d117      	bne.n	800197a <state_machine+0x1b6>
			{
				mode_chosing = (uint8_t) ((mode_chosing+2) % 3);
 800194a:	4b57      	ldr	r3, [pc, #348]	; (8001aa8 <state_machine+0x2e4>)
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	1c9a      	adds	r2, r3, #2
 8001950:	4b56      	ldr	r3, [pc, #344]	; (8001aac <state_machine+0x2e8>)
 8001952:	fb83 3102 	smull	r3, r1, r3, r2
 8001956:	17d3      	asrs	r3, r2, #31
 8001958:	1ac9      	subs	r1, r1, r3
 800195a:	460b      	mov	r3, r1
 800195c:	005b      	lsls	r3, r3, #1
 800195e:	440b      	add	r3, r1
 8001960:	1ad1      	subs	r1, r2, r3
 8001962:	b2ca      	uxtb	r2, r1
 8001964:	4b50      	ldr	r3, [pc, #320]	; (8001aa8 <state_machine+0x2e4>)
 8001966:	701a      	strb	r2, [r3, #0]
				TFT_Acceuil_Update(2, current_mode, mode_chosing);
 8001968:	4b4e      	ldr	r3, [pc, #312]	; (8001aa4 <state_machine+0x2e0>)
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	4a4e      	ldr	r2, [pc, #312]	; (8001aa8 <state_machine+0x2e4>)
 800196e:	7812      	ldrb	r2, [r2, #0]
 8001970:	4619      	mov	r1, r3
 8001972:	2002      	movs	r0, #2
 8001974:	f000 fce6 	bl	8002344 <TFT_Acceuil_Update>
				}
				state = mode[mode_chosing];
			}


			break;
 8001978:	e0fa      	b.n	8001b70 <state_machine+0x3ac>
			else if (button_B == BUTTON_EVENT_SHORT_PRESS)
 800197a:	7cbb      	ldrb	r3, [r7, #18]
 800197c:	2b01      	cmp	r3, #1
 800197e:	d117      	bne.n	80019b0 <state_machine+0x1ec>
				mode_chosing = (uint8_t) ((mode_chosing+1) % 3);
 8001980:	4b49      	ldr	r3, [pc, #292]	; (8001aa8 <state_machine+0x2e4>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	1c5a      	adds	r2, r3, #1
 8001986:	4b49      	ldr	r3, [pc, #292]	; (8001aac <state_machine+0x2e8>)
 8001988:	fb83 3102 	smull	r3, r1, r3, r2
 800198c:	17d3      	asrs	r3, r2, #31
 800198e:	1ac9      	subs	r1, r1, r3
 8001990:	460b      	mov	r3, r1
 8001992:	005b      	lsls	r3, r3, #1
 8001994:	440b      	add	r3, r1
 8001996:	1ad1      	subs	r1, r2, r3
 8001998:	b2ca      	uxtb	r2, r1
 800199a:	4b43      	ldr	r3, [pc, #268]	; (8001aa8 <state_machine+0x2e4>)
 800199c:	701a      	strb	r2, [r3, #0]
				TFT_Acceuil_Update(2, current_mode, mode_chosing);
 800199e:	4b41      	ldr	r3, [pc, #260]	; (8001aa4 <state_machine+0x2e0>)
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	4a41      	ldr	r2, [pc, #260]	; (8001aa8 <state_machine+0x2e4>)
 80019a4:	7812      	ldrb	r2, [r2, #0]
 80019a6:	4619      	mov	r1, r3
 80019a8:	2002      	movs	r0, #2
 80019aa:	f000 fccb 	bl	8002344 <TFT_Acceuil_Update>
			break;
 80019ae:	e0df      	b.n	8001b70 <state_machine+0x3ac>
			else if (button_E == BUTTON_EVENT_SHORT_PRESS)
 80019b0:	7c7b      	ldrb	r3, [r7, #17]
 80019b2:	2b01      	cmp	r3, #1
 80019b4:	f040 80dc 	bne.w	8001b70 <state_machine+0x3ac>
				if (mode_chosing == 0 || mode_chosing == 1)
 80019b8:	4b3b      	ldr	r3, [pc, #236]	; (8001aa8 <state_machine+0x2e4>)
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d003      	beq.n	80019c8 <state_machine+0x204>
 80019c0:	4b39      	ldr	r3, [pc, #228]	; (8001aa8 <state_machine+0x2e4>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	d10b      	bne.n	80019e0 <state_machine+0x21c>
					current_mode = mode_chosing;
 80019c8:	4b37      	ldr	r3, [pc, #220]	; (8001aa8 <state_machine+0x2e4>)
 80019ca:	781a      	ldrb	r2, [r3, #0]
 80019cc:	4b35      	ldr	r3, [pc, #212]	; (8001aa4 <state_machine+0x2e0>)
 80019ce:	701a      	strb	r2, [r3, #0]
					TFT_Acceuil_Update(1, current_mode, mode_chosing);
 80019d0:	4b34      	ldr	r3, [pc, #208]	; (8001aa4 <state_machine+0x2e0>)
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	4a34      	ldr	r2, [pc, #208]	; (8001aa8 <state_machine+0x2e4>)
 80019d6:	7812      	ldrb	r2, [r2, #0]
 80019d8:	4619      	mov	r1, r3
 80019da:	2001      	movs	r0, #1
 80019dc:	f000 fcb2 	bl	8002344 <TFT_Acceuil_Update>
				state = mode[mode_chosing];
 80019e0:	4b31      	ldr	r3, [pc, #196]	; (8001aa8 <state_machine+0x2e4>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	461a      	mov	r2, r3
 80019e6:	4b32      	ldr	r3, [pc, #200]	; (8001ab0 <state_machine+0x2ec>)
 80019e8:	5c9a      	ldrb	r2, [r3, r2]
 80019ea:	4b25      	ldr	r3, [pc, #148]	; (8001a80 <state_machine+0x2bc>)
 80019ec:	701a      	strb	r2, [r3, #0]
			break;
 80019ee:	e0bf      	b.n	8001b70 <state_machine+0x3ac>

		case MODE_AUTO:
			// Message disant que le mode auto a t activ. On fait un rajout sur le l'cran, on ne le
			// reinitialise pas.
			if (entrance)
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d007      	beq.n	8001a06 <state_machine+0x242>
			{
				TFT_Annonce("Activation", "Mode Automatique");
 80019f6:	492f      	ldr	r1, [pc, #188]	; (8001ab4 <state_machine+0x2f0>)
 80019f8:	482f      	ldr	r0, [pc, #188]	; (8001ab8 <state_machine+0x2f4>)
 80019fa:	f000 fd83 	bl	8002504 <TFT_Annonce>
				state = ANNONCE;
 80019fe:	4b20      	ldr	r3, [pc, #128]	; (8001a80 <state_machine+0x2bc>)
 8001a00:	2205      	movs	r2, #5
 8001a02:	701a      	strb	r2, [r3, #0]
				default:
					break;
				}
			}

			break ;
 8001a04:	e0b9      	b.n	8001b7a <state_machine+0x3b6>
				switch (mode_auto(profondeur_pourcentage))
 8001a06:	4b22      	ldr	r3, [pc, #136]	; (8001a90 <state_machine+0x2cc>)
 8001a08:	881b      	ldrh	r3, [r3, #0]
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f7ff fe7e 	bl	800170c <mode_auto>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	d005      	beq.n	8001a22 <state_machine+0x25e>
 8001a16:	2b02      	cmp	r3, #2
 8001a18:	dc05      	bgt.n	8001a26 <state_machine+0x262>
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d005      	beq.n	8001a2a <state_machine+0x266>
 8001a1e:	2b01      	cmp	r3, #1
					break;
 8001a20:	e004      	b.n	8001a2c <state_machine+0x268>
					break;
 8001a22:	bf00      	nop
 8001a24:	e0a9      	b.n	8001b7a <state_machine+0x3b6>
					break;
 8001a26:	bf00      	nop
 8001a28:	e0a7      	b.n	8001b7a <state_machine+0x3b6>
					break;
 8001a2a:	bf00      	nop
			break ;
 8001a2c:	e0a5      	b.n	8001b7a <state_machine+0x3b6>

		case MODE_MANUEL:

			if (entrance)
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d00c      	beq.n	8001a4e <state_machine+0x28a>
			{
				mode_chosing = 0;
 8001a34:	4b1c      	ldr	r3, [pc, #112]	; (8001aa8 <state_machine+0x2e4>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	701a      	strb	r2, [r3, #0]
				TFT_Mode_Manuel();
 8001a3a:	f000 fcd9 	bl	80023f0 <TFT_Mode_Manuel>
				TFT_Mode_Manual_Update(mode_chosing);
 8001a3e:	4b1a      	ldr	r3, [pc, #104]	; (8001aa8 <state_machine+0x2e4>)
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	4618      	mov	r0, r3
 8001a44:	f000 fd46 	bl	80024d4 <TFT_Mode_Manual_Update>
				previous_state = MODE_MANUEL;
 8001a48:	4b0e      	ldr	r3, [pc, #56]	; (8001a84 <state_machine+0x2c0>)
 8001a4a:	2203      	movs	r2, #3
 8001a4c:	701a      	strb	r2, [r3, #0]
			}

			if (button_H == BUTTON_EVENT_SHORT_PRESS)
 8001a4e:	7cfb      	ldrb	r3, [r7, #19]
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d133      	bne.n	8001abc <state_machine+0x2f8>
			{
				mode_chosing = (uint8_t) ((mode_chosing+2) % 3);
 8001a54:	4b14      	ldr	r3, [pc, #80]	; (8001aa8 <state_machine+0x2e4>)
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	1c9a      	adds	r2, r3, #2
 8001a5a:	4b14      	ldr	r3, [pc, #80]	; (8001aac <state_machine+0x2e8>)
 8001a5c:	fb83 3102 	smull	r3, r1, r3, r2
 8001a60:	17d3      	asrs	r3, r2, #31
 8001a62:	1ac9      	subs	r1, r1, r3
 8001a64:	460b      	mov	r3, r1
 8001a66:	005b      	lsls	r3, r3, #1
 8001a68:	440b      	add	r3, r1
 8001a6a:	1ad1      	subs	r1, r2, r3
 8001a6c:	b2ca      	uxtb	r2, r1
 8001a6e:	4b0e      	ldr	r3, [pc, #56]	; (8001aa8 <state_machine+0x2e4>)
 8001a70:	701a      	strb	r2, [r3, #0]
				TFT_Mode_Manual_Update(mode_chosing);
 8001a72:	4b0d      	ldr	r3, [pc, #52]	; (8001aa8 <state_machine+0x2e4>)
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	4618      	mov	r0, r3
 8001a78:	f000 fd2c 	bl	80024d4 <TFT_Mode_Manual_Update>
						state = ACCUEIL;
						break;
				}
			}

			break;
 8001a7c:	e07a      	b.n	8001b74 <state_machine+0x3b0>
 8001a7e:	bf00      	nop
 8001a80:	20000a4c 	.word	0x20000a4c
 8001a84:	20000a4d 	.word	0x20000a4d
 8001a88:	20000a4e 	.word	0x20000a4e
 8001a8c:	20000000 	.word	0x20000000
 8001a90:	20000a50 	.word	0x20000a50
 8001a94:	20000a44 	.word	0x20000a44
 8001a98:	20000a54 	.word	0x20000a54
 8001a9c:	40010c00 	.word	0x40010c00
 8001aa0:	40010800 	.word	0x40010800
 8001aa4:	20000a58 	.word	0x20000a58
 8001aa8:	20000a59 	.word	0x20000a59
 8001aac:	55555556 	.word	0x55555556
 8001ab0:	20000004 	.word	0x20000004
 8001ab4:	0800e7ac 	.word	0x0800e7ac
 8001ab8:	0800e7c0 	.word	0x0800e7c0
			else if (button_B == BUTTON_EVENT_SHORT_PRESS)
 8001abc:	7cbb      	ldrb	r3, [r7, #18]
 8001abe:	2b01      	cmp	r3, #1
 8001ac0:	d114      	bne.n	8001aec <state_machine+0x328>
				mode_chosing = (uint8_t) ((mode_chosing+1) % 3);
 8001ac2:	4b30      	ldr	r3, [pc, #192]	; (8001b84 <state_machine+0x3c0>)
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	1c5a      	adds	r2, r3, #1
 8001ac8:	4b2f      	ldr	r3, [pc, #188]	; (8001b88 <state_machine+0x3c4>)
 8001aca:	fb83 3102 	smull	r3, r1, r3, r2
 8001ace:	17d3      	asrs	r3, r2, #31
 8001ad0:	1ac9      	subs	r1, r1, r3
 8001ad2:	460b      	mov	r3, r1
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	440b      	add	r3, r1
 8001ad8:	1ad1      	subs	r1, r2, r3
 8001ada:	b2ca      	uxtb	r2, r1
 8001adc:	4b29      	ldr	r3, [pc, #164]	; (8001b84 <state_machine+0x3c0>)
 8001ade:	701a      	strb	r2, [r3, #0]
				TFT_Mode_Manual_Update(mode_chosing);
 8001ae0:	4b28      	ldr	r3, [pc, #160]	; (8001b84 <state_machine+0x3c0>)
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f000 fcf5 	bl	80024d4 <TFT_Mode_Manual_Update>
			break;
 8001aea:	e043      	b.n	8001b74 <state_machine+0x3b0>
			else if (button_E == BUTTON_EVENT_SHORT_PRESS)
 8001aec:	7c7b      	ldrb	r3, [r7, #17]
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	d124      	bne.n	8001b3c <state_machine+0x378>
				switch (mode_chosing)
 8001af2:	4b24      	ldr	r3, [pc, #144]	; (8001b84 <state_machine+0x3c0>)
 8001af4:	781b      	ldrb	r3, [r3, #0]
 8001af6:	2b02      	cmp	r3, #2
 8001af8:	d01c      	beq.n	8001b34 <state_machine+0x370>
 8001afa:	2b02      	cmp	r3, #2
 8001afc:	dc3a      	bgt.n	8001b74 <state_machine+0x3b0>
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d002      	beq.n	8001b08 <state_machine+0x344>
 8001b02:	2b01      	cmp	r3, #1
 8001b04:	d00b      	beq.n	8001b1e <state_machine+0x35a>
			break;
 8001b06:	e035      	b.n	8001b74 <state_machine+0x3b0>
						ELECTROVANNE_Set(ID_ELECTROVANNE_CUVE, !state_electrovanne_cuve);
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	bf0c      	ite	eq
 8001b0e:	2301      	moveq	r3, #1
 8001b10:	2300      	movne	r3, #0
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	4619      	mov	r1, r3
 8001b16:	2000      	movs	r0, #0
 8001b18:	f7ff fd36 	bl	8001588 <ELECTROVANNE_Set>
						break;
 8001b1c:	e00f      	b.n	8001b3e <state_machine+0x37a>
						ELECTROVANNE_Set(ID_ELECTROVANNE_EAU, !state_electrovanne_eau);
 8001b1e:	68bb      	ldr	r3, [r7, #8]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	bf0c      	ite	eq
 8001b24:	2301      	moveq	r3, #1
 8001b26:	2300      	movne	r3, #0
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	2001      	movs	r0, #1
 8001b2e:	f7ff fd2b 	bl	8001588 <ELECTROVANNE_Set>
						break;
 8001b32:	e004      	b.n	8001b3e <state_machine+0x37a>
						state = ACCUEIL;
 8001b34:	4b15      	ldr	r3, [pc, #84]	; (8001b8c <state_machine+0x3c8>)
 8001b36:	2201      	movs	r2, #1
 8001b38:	701a      	strb	r2, [r3, #0]
						break;
 8001b3a:	e000      	b.n	8001b3e <state_machine+0x37a>
			}
 8001b3c:	bf00      	nop
			break;
 8001b3e:	e019      	b.n	8001b74 <state_machine+0x3b0>

		case PARAMETRES:

			printf("coucou mode parametre");
 8001b40:	4813      	ldr	r0, [pc, #76]	; (8001b90 <state_machine+0x3cc>)
 8001b42:	f006 fef7 	bl	8008934 <printf>
			// modifier la taille de la cuve
			// modifier les paramtres du mode auto
			// activer ou desac des alertes

			state = ACCUEIL;
 8001b46:	4b11      	ldr	r3, [pc, #68]	; (8001b8c <state_machine+0x3c8>)
 8001b48:	2201      	movs	r2, #1
 8001b4a:	701a      	strb	r2, [r3, #0]
			break;
 8001b4c:	e015      	b.n	8001b7a <state_machine+0x3b6>

		case ANNONCE:
			if (entrance)
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d002      	beq.n	8001b5a <state_machine+0x396>
				previous_state = ANNONCE;
 8001b54:	4b0f      	ldr	r3, [pc, #60]	; (8001b94 <state_machine+0x3d0>)
 8001b56:	2205      	movs	r2, #5
 8001b58:	701a      	strb	r2, [r3, #0]
			if (button_E == BUTTON_EVENT_SHORT_PRESS)
 8001b5a:	7c7b      	ldrb	r3, [r7, #17]
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d10b      	bne.n	8001b78 <state_machine+0x3b4>
				state = ACCUEIL;
 8001b60:	4b0a      	ldr	r3, [pc, #40]	; (8001b8c <state_machine+0x3c8>)
 8001b62:	2201      	movs	r2, #1
 8001b64:	701a      	strb	r2, [r3, #0]
			break;
 8001b66:	e007      	b.n	8001b78 <state_machine+0x3b4>

		default:
			state = ACCUEIL;
 8001b68:	4b08      	ldr	r3, [pc, #32]	; (8001b8c <state_machine+0x3c8>)
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	701a      	strb	r2, [r3, #0]
	}

}
 8001b6e:	e004      	b.n	8001b7a <state_machine+0x3b6>
			break;
 8001b70:	bf00      	nop
 8001b72:	e002      	b.n	8001b7a <state_machine+0x3b6>
			break;
 8001b74:	bf00      	nop
 8001b76:	e000      	b.n	8001b7a <state_machine+0x3b6>
			break;
 8001b78:	bf00      	nop
}
 8001b7a:	bf00      	nop
 8001b7c:	3718      	adds	r7, #24
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	20000a59 	.word	0x20000a59
 8001b88:	55555556 	.word	0x55555556
 8001b8c:	20000a4c 	.word	0x20000a4c
 8001b90:	0800e7cc 	.word	0x0800e7cc
 8001b94:	20000a4d 	.word	0x20000a4d

08001b98 <ADC_process_1ms>:

void ADC_process_1ms(void);
float Conversion_TensionToTemp(float tension);

void ADC_process_1ms(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
	if(t)
 8001b9c:	4b07      	ldr	r3, [pc, #28]	; (8001bbc <ADC_process_1ms+0x24>)
 8001b9e:	881b      	ldrh	r3, [r3, #0]
 8001ba0:	b29b      	uxth	r3, r3
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d006      	beq.n	8001bb4 <ADC_process_1ms+0x1c>
		t--;
 8001ba6:	4b05      	ldr	r3, [pc, #20]	; (8001bbc <ADC_process_1ms+0x24>)
 8001ba8:	881b      	ldrh	r3, [r3, #0]
 8001baa:	b29b      	uxth	r3, r3
 8001bac:	3b01      	subs	r3, #1
 8001bae:	b29a      	uxth	r2, r3
 8001bb0:	4b02      	ldr	r3, [pc, #8]	; (8001bbc <ADC_process_1ms+0x24>)
 8001bb2:	801a      	strh	r2, [r3, #0]
}
 8001bb4:	bf00      	nop
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bc80      	pop	{r7}
 8001bba:	4770      	bx	lr
 8001bbc:	20000a5a 	.word	0x20000a5a

08001bc0 <Conversion_TensionToTemp>:

float Conversion_TensionToTemp(float tension)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b086      	sub	sp, #24
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
    // Caractristiques du MCP9701
    const float tension_zero_degres = 400.0;  // 500 mV  0C
 8001bc8:	4b09      	ldr	r3, [pc, #36]	; (8001bf0 <Conversion_TensionToTemp+0x30>)
 8001bca:	617b      	str	r3, [r7, #20]
    const float pente_mV_par_degre = 19.5;    // 10 mV/C
 8001bcc:	4b09      	ldr	r3, [pc, #36]	; (8001bf4 <Conversion_TensionToTemp+0x34>)
 8001bce:	613b      	str	r3, [r7, #16]

    // Calcul de la temprature en degrs Celsius
    float temperature = (tension - tension_zero_degres) / pente_mV_par_degre;
 8001bd0:	6979      	ldr	r1, [r7, #20]
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f7fe ff5c 	bl	8000a90 <__aeabi_fsub>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	6939      	ldr	r1, [r7, #16]
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f7ff f915 	bl	8000e0c <__aeabi_fdiv>
 8001be2:	4603      	mov	r3, r0
 8001be4:	60fb      	str	r3, [r7, #12]

    return temperature;
 8001be6:	68fb      	ldr	r3, [r7, #12]
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3718      	adds	r7, #24
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	43c80000 	.word	0x43c80000
 8001bf4:	419c0000 	.word	0x419c0000

08001bf8 <MCP9701_Init>:

void MCP9701_Init()
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
	ADC_init();
 8001bfc:	f000 ffbe 	bl	8002b7c <ADC_init>
	Systick_add_callback_function(ADC_process_1ms);
 8001c00:	4802      	ldr	r0, [pc, #8]	; (8001c0c <MCP9701_Init+0x14>)
 8001c02:	f002 ffe3 	bl	8004bcc <Systick_add_callback_function>
}
 8001c06:	bf00      	nop
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	08001b99 	.word	0x08001b99

08001c10 <MCP9701_GetTemperature>:

void MCP9701_GetTemperature (float * temperature)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
	int16_t value;
	int16_t millivolt;
	float temp;

	if(!t)
 8001c18:	4b1a      	ldr	r3, [pc, #104]	; (8001c84 <MCP9701_GetTemperature+0x74>)
 8001c1a:	881b      	ldrh	r3, [r3, #0]
 8001c1c:	b29b      	uxth	r3, r3
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d12b      	bne.n	8001c7a <MCP9701_GetTemperature+0x6a>
	{
		t = 400;
 8001c22:	4b18      	ldr	r3, [pc, #96]	; (8001c84 <MCP9701_GetTemperature+0x74>)
 8001c24:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001c28:	801a      	strh	r2, [r3, #0]
		value = ADC_getValue(ID_temperature);
 8001c2a:	4b17      	ldr	r3, [pc, #92]	; (8001c88 <MCP9701_GetTemperature+0x78>)
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f001 f848 	bl	8002cc4 <ADC_getValue>
 8001c34:	4603      	mov	r3, r0
 8001c36:	81fb      	strh	r3, [r7, #14]
		millivolt = (int16_t)((((int32_t)value)*3300)/4096);
 8001c38:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c3c:	f640 42e4 	movw	r2, #3300	; 0xce4
 8001c40:	fb02 f303 	mul.w	r3, r2, r3
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	da01      	bge.n	8001c4c <MCP9701_GetTemperature+0x3c>
 8001c48:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001c4c:	131b      	asrs	r3, r3, #12
 8001c4e:	81bb      	strh	r3, [r7, #12]
		//printf("Temp (mV) : %1d.%03dV \n ",millivolt/1000, millivolt%1000);
		temp = Conversion_TensionToTemp ((float) millivolt);
 8001c50:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7fe ffd1 	bl	8000bfc <__aeabi_i2f>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f7ff ffaf 	bl	8001bc0 <Conversion_TensionToTemp>
 8001c62:	60b8      	str	r0, [r7, #8]
		*temperature = temp;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	68ba      	ldr	r2, [r7, #8]
 8001c68:	601a      	str	r2, [r3, #0]
		printf("Temp (degre) : %.1f\n", temp);
 8001c6a:	68b8      	ldr	r0, [r7, #8]
 8001c6c:	f7fe fbdc 	bl	8000428 <__aeabi_f2d>
 8001c70:	4602      	mov	r2, r0
 8001c72:	460b      	mov	r3, r1
 8001c74:	4805      	ldr	r0, [pc, #20]	; (8001c8c <MCP9701_GetTemperature+0x7c>)
 8001c76:	f006 fe5d 	bl	8008934 <printf>
	}
}
 8001c7a:	bf00      	nop
 8001c7c:	3710      	adds	r7, #16
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	20000a5a 	.word	0x20000a5a
 8001c88:	20000007 	.word	0x20000007
 8001c8c:	0800e7e4 	.word	0x0800e7e4

08001c90 <displayDynamicLine>:
void updateSelectedMenu(uint8_t ids[], uint8_t id_modeselected);

DynamicLine_t Screens_Addresse [NB_MAX_PARAMETERS];

void displayDynamicLine(DynamicLine_t pDynamicLine)
{
 8001c90:	b084      	sub	sp, #16
 8001c92:	b5b0      	push	{r4, r5, r7, lr}
 8001c94:	b082      	sub	sp, #8
 8001c96:	af02      	add	r7, sp, #8
 8001c98:	f107 0410 	add.w	r4, r7, #16
 8001c9c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	Screens_Addresse[pDynamicLine.id] = pDynamicLine;
 8001ca0:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	4a14      	ldr	r2, [pc, #80]	; (8001cf8 <displayDynamicLine+0x68>)
 8001ca8:	460b      	mov	r3, r1
 8001caa:	00db      	lsls	r3, r3, #3
 8001cac:	1a5b      	subs	r3, r3, r1
 8001cae:	00db      	lsls	r3, r3, #3
 8001cb0:	4413      	add	r3, r2
 8001cb2:	461d      	mov	r5, r3
 8001cb4:	f107 0410 	add.w	r4, r7, #16
 8001cb8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001cbc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cbe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001cc0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cc2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001cc4:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001cc8:	e885 0003 	stmia.w	r5, {r0, r1}

    ILI9341_Puts(pDynamicLine.position_x, pDynamicLine.position_y, pDynamicLine.text,
 8001ccc:	8a38      	ldrh	r0, [r7, #16]
 8001cce:	8a79      	ldrh	r1, [r7, #18]
 8001cd0:	6bfd      	ldr	r5, [r7, #60]	; 0x3c
 8001cd2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001cd6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8001cda:	f107 0414 	add.w	r4, r7, #20
 8001cde:	9201      	str	r2, [sp, #4]
 8001ce0:	9300      	str	r3, [sp, #0]
 8001ce2:	462b      	mov	r3, r5
 8001ce4:	4622      	mov	r2, r4
 8001ce6:	f003 fa81 	bl	80051ec <ILI9341_Puts>
                     pDynamicLine.font, pDynamicLine.foreground, pDynamicLine.background);
}
 8001cea:	bf00      	nop
 8001cec:	46bd      	mov	sp, r7
 8001cee:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001cf2:	b004      	add	sp, #16
 8001cf4:	4770      	bx	lr
 8001cf6:	bf00      	nop
 8001cf8:	20001178 	.word	0x20001178

08001cfc <updateDynamicLine_Text>:

void updateDynamicLine_Text(DynamicLine_t pDynamicLine, char * new_text)
{
 8001cfc:	b084      	sub	sp, #16
 8001cfe:	b5b0      	push	{r4, r5, r7, lr}
 8001d00:	b08a      	sub	sp, #40	; 0x28
 8001d02:	af0a      	add	r7, sp, #40	; 0x28
 8001d04:	f107 0410 	add.w	r4, r7, #16
 8001d08:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	sprintf(pDynamicLine.text, "                                   ");
 8001d0c:	f107 0314 	add.w	r3, r7, #20
 8001d10:	491b      	ldr	r1, [pc, #108]	; (8001d80 <updateDynamicLine_Text+0x84>)
 8001d12:	4618      	mov	r0, r3
 8001d14:	f006 ff0c 	bl	8008b30 <sprintf>
	snprintf(pDynamicLine.text, sizeof(pDynamicLine.text), "%s", new_text);
 8001d18:	f107 0014 	add.w	r0, r7, #20
 8001d1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d1e:	4a19      	ldr	r2, [pc, #100]	; (8001d84 <updateDynamicLine_Text+0x88>)
 8001d20:	2128      	movs	r1, #40	; 0x28
 8001d22:	f006 fed1 	bl	8008ac8 <snprintf>
	Screens_Addresse[pDynamicLine.id] = pDynamicLine;
 8001d26:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	4a16      	ldr	r2, [pc, #88]	; (8001d88 <updateDynamicLine_Text+0x8c>)
 8001d2e:	460b      	mov	r3, r1
 8001d30:	00db      	lsls	r3, r3, #3
 8001d32:	1a5b      	subs	r3, r3, r1
 8001d34:	00db      	lsls	r3, r3, #3
 8001d36:	4413      	add	r3, r2
 8001d38:	461d      	mov	r5, r3
 8001d3a:	f107 0410 	add.w	r4, r7, #16
 8001d3e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d40:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d42:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d44:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d46:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d48:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d4a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001d4e:	e885 0003 	stmia.w	r5, {r0, r1}
	displayDynamicLine(pDynamicLine);
 8001d52:	466d      	mov	r5, sp
 8001d54:	f107 0420 	add.w	r4, r7, #32
 8001d58:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d5a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d5c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d5e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d60:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001d64:	e885 0003 	stmia.w	r5, {r0, r1}
 8001d68:	f107 0310 	add.w	r3, r7, #16
 8001d6c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d6e:	f7ff ff8f 	bl	8001c90 <displayDynamicLine>
}
 8001d72:	bf00      	nop
 8001d74:	46bd      	mov	sp, r7
 8001d76:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001d7a:	b004      	add	sp, #16
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	0800e80c 	.word	0x0800e80c
 8001d84:	0800e830 	.word	0x0800e830
 8001d88:	20001178 	.word	0x20001178

08001d8c <updateDynamicLine_Foreground>:


void updateDynamicLine_Foreground(DynamicLine_t pDynamicLine, uint16_t newForeground)
{
 8001d8c:	b084      	sub	sp, #16
 8001d8e:	b5b0      	push	{r4, r5, r7, lr}
 8001d90:	b08a      	sub	sp, #40	; 0x28
 8001d92:	af0a      	add	r7, sp, #40	; 0x28
 8001d94:	f107 0410 	add.w	r4, r7, #16
 8001d98:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	pDynamicLine.foreground = newForeground;
 8001d9c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8001da0:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
	Screens_Addresse[pDynamicLine.id] = pDynamicLine;
 8001da4:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001da8:	4619      	mov	r1, r3
 8001daa:	4a14      	ldr	r2, [pc, #80]	; (8001dfc <updateDynamicLine_Foreground+0x70>)
 8001dac:	460b      	mov	r3, r1
 8001dae:	00db      	lsls	r3, r3, #3
 8001db0:	1a5b      	subs	r3, r3, r1
 8001db2:	00db      	lsls	r3, r3, #3
 8001db4:	4413      	add	r3, r2
 8001db6:	461d      	mov	r5, r3
 8001db8:	f107 0410 	add.w	r4, r7, #16
 8001dbc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001dbe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001dc0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001dc2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001dc4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001dc6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001dc8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001dcc:	e885 0003 	stmia.w	r5, {r0, r1}
	displayDynamicLine(pDynamicLine);
 8001dd0:	466d      	mov	r5, sp
 8001dd2:	f107 0420 	add.w	r4, r7, #32
 8001dd6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001dd8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001dda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ddc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001dde:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001de2:	e885 0003 	stmia.w	r5, {r0, r1}
 8001de6:	f107 0310 	add.w	r3, r7, #16
 8001dea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001dec:	f7ff ff50 	bl	8001c90 <displayDynamicLine>
}
 8001df0:	bf00      	nop
 8001df2:	46bd      	mov	sp, r7
 8001df4:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001df8:	b004      	add	sp, #16
 8001dfa:	4770      	bx	lr
 8001dfc:	20001178 	.word	0x20001178

08001e00 <updateDynamicLine_Background>:

void updateDynamicLine_Background(DynamicLine_t pDynamicLine, uint16_t newBackground)
{
 8001e00:	b084      	sub	sp, #16
 8001e02:	b5b0      	push	{r4, r5, r7, lr}
 8001e04:	b08a      	sub	sp, #40	; 0x28
 8001e06:	af0a      	add	r7, sp, #40	; 0x28
 8001e08:	f107 0410 	add.w	r4, r7, #16
 8001e0c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	pDynamicLine.background = newBackground;
 8001e10:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8001e14:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	Screens_Addresse[pDynamicLine.id] = pDynamicLine;
 8001e18:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	4a14      	ldr	r2, [pc, #80]	; (8001e70 <updateDynamicLine_Background+0x70>)
 8001e20:	460b      	mov	r3, r1
 8001e22:	00db      	lsls	r3, r3, #3
 8001e24:	1a5b      	subs	r3, r3, r1
 8001e26:	00db      	lsls	r3, r3, #3
 8001e28:	4413      	add	r3, r2
 8001e2a:	461d      	mov	r5, r3
 8001e2c:	f107 0410 	add.w	r4, r7, #16
 8001e30:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e32:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e34:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e36:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e38:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e3a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e3c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001e40:	e885 0003 	stmia.w	r5, {r0, r1}
	displayDynamicLine(pDynamicLine);
 8001e44:	466d      	mov	r5, sp
 8001e46:	f107 0420 	add.w	r4, r7, #32
 8001e4a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e4c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e4e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e50:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e52:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001e56:	e885 0003 	stmia.w	r5, {r0, r1}
 8001e5a:	f107 0310 	add.w	r3, r7, #16
 8001e5e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001e60:	f7ff ff16 	bl	8001c90 <displayDynamicLine>
}
 8001e64:	bf00      	nop
 8001e66:	46bd      	mov	sp, r7
 8001e68:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001e6c:	b004      	add	sp, #16
 8001e6e:	4770      	bx	lr
 8001e70:	20001178 	.word	0x20001178

08001e74 <displayTitle>:

void displayTitle()
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b084      	sub	sp, #16
 8001e78:	af04      	add	r7, sp, #16
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 8001e7a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001e7e:	f003 f8fd 	bl	800507c <ILI9341_Fill>
	ILI9341_PutBigs(100, 20, "HYDRESEO", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE, 2, 2);
 8001e82:	2302      	movs	r3, #2
 8001e84:	9303      	str	r3, [sp, #12]
 8001e86:	2302      	movs	r3, #2
 8001e88:	9302      	str	r3, [sp, #8]
 8001e8a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e8e:	9301      	str	r3, [sp, #4]
 8001e90:	2300      	movs	r3, #0
 8001e92:	9300      	str	r3, [sp, #0]
 8001e94:	4b08      	ldr	r3, [pc, #32]	; (8001eb8 <displayTitle+0x44>)
 8001e96:	4a09      	ldr	r2, [pc, #36]	; (8001ebc <displayTitle+0x48>)
 8001e98:	2114      	movs	r1, #20
 8001e9a:	2064      	movs	r0, #100	; 0x64
 8001e9c:	f003 fa1a 	bl	80052d4 <ILI9341_PutBigs>
	ILI9341_DrawLine(0, 50, 400, 50, ILI9341_COLOR_BLACK);
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	9300      	str	r3, [sp, #0]
 8001ea4:	2332      	movs	r3, #50	; 0x32
 8001ea6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001eaa:	2132      	movs	r1, #50	; 0x32
 8001eac:	2000      	movs	r0, #0
 8001eae:	f003 fc39 	bl	8005724 <ILI9341_DrawLine>
}
 8001eb2:	bf00      	nop
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	2000002c 	.word	0x2000002c
 8001ebc:	0800e834 	.word	0x0800e834

08001ec0 <displayInformationsSensors>:

void displayInformationsSensors()
{
 8001ec0:	b5b0      	push	{r4, r5, r7, lr}
 8001ec2:	b0c2      	sub	sp, #264	; 0x108
 8001ec4:	af0a      	add	r7, sp, #40	; 0x28
	DynamicLine_t niveau_cuve = {30,170, "Niveau de la cuve :", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE, 4};
 8001ec6:	4b3d      	ldr	r3, [pc, #244]	; (8001fbc <displayInformationsSensors+0xfc>)
 8001ec8:	f107 04a8 	add.w	r4, r7, #168	; 0xa8
 8001ecc:	461d      	mov	r5, r3
 8001ece:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ed0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ed2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ed4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ed6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ed8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001eda:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001ede:	e884 0003 	stmia.w	r4, {r0, r1}
	DynamicLine_t electrovanne_EP = {30,185, "Electrovanne Cuve :", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE, 5};
 8001ee2:	4b37      	ldr	r3, [pc, #220]	; (8001fc0 <displayInformationsSensors+0x100>)
 8001ee4:	f107 0470 	add.w	r4, r7, #112	; 0x70
 8001ee8:	461d      	mov	r5, r3
 8001eea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001eec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001eee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ef0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ef2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ef4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ef6:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001efa:	e884 0003 	stmia.w	r4, {r0, r1}
	DynamicLine_t electrovanne_EC = {30,200, "Electrovanne Eau :", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE, 6};
 8001efe:	4b31      	ldr	r3, [pc, #196]	; (8001fc4 <displayInformationsSensors+0x104>)
 8001f00:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8001f04:	461d      	mov	r5, r3
 8001f06:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f08:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f0e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f10:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f12:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001f16:	e884 0003 	stmia.w	r4, {r0, r1}
	DynamicLine_t temp_eau = {30,215, "Temperature Eau:", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE, 7};
 8001f1a:	4b2b      	ldr	r3, [pc, #172]	; (8001fc8 <displayInformationsSensors+0x108>)
 8001f1c:	463c      	mov	r4, r7
 8001f1e:	461d      	mov	r5, r3
 8001f20:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f22:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f28:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f2a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f2c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001f30:	e884 0003 	stmia.w	r4, {r0, r1}

	displayDynamicLine(niveau_cuve);
 8001f34:	466d      	mov	r5, sp
 8001f36:	f107 04b8 	add.w	r4, r7, #184	; 0xb8
 8001f3a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f3c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f3e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f40:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f42:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001f46:	e885 0003 	stmia.w	r5, {r0, r1}
 8001f4a:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001f4e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001f50:	f7ff fe9e 	bl	8001c90 <displayDynamicLine>
	displayDynamicLine(electrovanne_EP);
 8001f54:	466d      	mov	r5, sp
 8001f56:	f107 0480 	add.w	r4, r7, #128	; 0x80
 8001f5a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f5c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f5e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f60:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f62:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001f66:	e885 0003 	stmia.w	r5, {r0, r1}
 8001f6a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001f6e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001f70:	f7ff fe8e 	bl	8001c90 <displayDynamicLine>
	displayDynamicLine(electrovanne_EC);
 8001f74:	466d      	mov	r5, sp
 8001f76:	f107 0448 	add.w	r4, r7, #72	; 0x48
 8001f7a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f7c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f7e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f80:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f82:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001f86:	e885 0003 	stmia.w	r5, {r0, r1}
 8001f8a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001f8e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001f90:	f7ff fe7e 	bl	8001c90 <displayDynamicLine>
	displayDynamicLine(temp_eau);
 8001f94:	466d      	mov	r5, sp
 8001f96:	f107 0410 	add.w	r4, r7, #16
 8001f9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f9c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001fa0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001fa2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001fa6:	e885 0003 	stmia.w	r5, {r0, r1}
 8001faa:	463b      	mov	r3, r7
 8001fac:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001fae:	f7ff fe6f 	bl	8001c90 <displayDynamicLine>
}
 8001fb2:	bf00      	nop
 8001fb4:	37e0      	adds	r7, #224	; 0xe0
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bdb0      	pop	{r4, r5, r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	0800e840 	.word	0x0800e840
 8001fc0:	0800e878 	.word	0x0800e878
 8001fc4:	0800e8b0 	.word	0x0800e8b0
 8001fc8:	0800e8e8 	.word	0x0800e8e8

08001fcc <TFT_InformationsSensors_Update>:

void TFT_InformationsSensors_Update(uint16_t water_level, bool_e EC_state, bool_e EP_state, float eau_temperature)
{
 8001fcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fce:	b0b7      	sub	sp, #220	; 0xdc
 8001fd0:	af0c      	add	r7, sp, #48	; 0x30
 8001fd2:	60b9      	str	r1, [r7, #8]
 8001fd4:	607a      	str	r2, [r7, #4]
 8001fd6:	603b      	str	r3, [r7, #0]
 8001fd8:	4603      	mov	r3, r0
 8001fda:	81fb      	strh	r3, [r7, #14]
	char water_level_char [30];
	char EP_state_char [40];
	char EC_state_char [40];
	char eau_temperature_char [30];

	sprintf(water_level_char, "Niveau de la cuve : %d%%", water_level);
 8001fdc:	89fa      	ldrh	r2, [r7, #14]
 8001fde:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001fe2:	4941      	ldr	r1, [pc, #260]	; (80020e8 <TFT_InformationsSensors_Update+0x11c>)
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f006 fda3 	bl	8008b30 <sprintf>
	updateDynamicLine_Text(Screens_Addresse[4], water_level_char);
 8001fea:	4e40      	ldr	r6, [pc, #256]	; (80020ec <TFT_InformationsSensors_Update+0x120>)
 8001fec:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001ff0:	930a      	str	r3, [sp, #40]	; 0x28
 8001ff2:	466d      	mov	r5, sp
 8001ff4:	f106 04f0 	add.w	r4, r6, #240	; 0xf0
 8001ff8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ffa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ffc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ffe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002000:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002004:	e885 0003 	stmia.w	r5, {r0, r1}
 8002008:	f106 03e0 	add.w	r3, r6, #224	; 0xe0
 800200c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800200e:	f7ff fe75 	bl	8001cfc <updateDynamicLine_Text>

	char * state [2] = {"Fermee", "Ouverte"};
 8002012:	4a37      	ldr	r2, [pc, #220]	; (80020f0 <TFT_InformationsSensors_Update+0x124>)
 8002014:	f107 0310 	add.w	r3, r7, #16
 8002018:	e892 0003 	ldmia.w	r2, {r0, r1}
 800201c:	e883 0003 	stmia.w	r3, {r0, r1}

	sprintf(EC_state_char, "Electrovanne Cuve : %s ", state[EC_state]);
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002028:	4413      	add	r3, r2
 800202a:	f853 2c98 	ldr.w	r2, [r3, #-152]
 800202e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002032:	4930      	ldr	r1, [pc, #192]	; (80020f4 <TFT_InformationsSensors_Update+0x128>)
 8002034:	4618      	mov	r0, r3
 8002036:	f006 fd7b 	bl	8008b30 <sprintf>
	updateDynamicLine_Text(Screens_Addresse[5], EC_state_char);
 800203a:	4e2c      	ldr	r6, [pc, #176]	; (80020ec <TFT_InformationsSensors_Update+0x120>)
 800203c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002040:	930a      	str	r3, [sp, #40]	; 0x28
 8002042:	466d      	mov	r5, sp
 8002044:	f506 7494 	add.w	r4, r6, #296	; 0x128
 8002048:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800204a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800204c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800204e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002050:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002054:	e885 0003 	stmia.w	r5, {r0, r1}
 8002058:	f506 738c 	add.w	r3, r6, #280	; 0x118
 800205c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800205e:	f7ff fe4d 	bl	8001cfc <updateDynamicLine_Text>

	sprintf(EP_state_char, "Electrovanne Eau Courante : %s ", state[EP_state]);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800206a:	4413      	add	r3, r2
 800206c:	f853 2c98 	ldr.w	r2, [r3, #-152]
 8002070:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002074:	4920      	ldr	r1, [pc, #128]	; (80020f8 <TFT_InformationsSensors_Update+0x12c>)
 8002076:	4618      	mov	r0, r3
 8002078:	f006 fd5a 	bl	8008b30 <sprintf>
	updateDynamicLine_Text(Screens_Addresse[6], EP_state_char);
 800207c:	4e1b      	ldr	r6, [pc, #108]	; (80020ec <TFT_InformationsSensors_Update+0x120>)
 800207e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002082:	930a      	str	r3, [sp, #40]	; 0x28
 8002084:	466d      	mov	r5, sp
 8002086:	f506 74b0 	add.w	r4, r6, #352	; 0x160
 800208a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800208c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800208e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002090:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002092:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002096:	e885 0003 	stmia.w	r5, {r0, r1}
 800209a:	f506 73a8 	add.w	r3, r6, #336	; 0x150
 800209e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80020a0:	f7ff fe2c 	bl	8001cfc <updateDynamicLine_Text>

	sprintf(eau_temperature_char, "Temperature Eau : %.1f", eau_temperature);
 80020a4:	6838      	ldr	r0, [r7, #0]
 80020a6:	f7fe f9bf 	bl	8000428 <__aeabi_f2d>
 80020aa:	4602      	mov	r2, r0
 80020ac:	460b      	mov	r3, r1
 80020ae:	f107 0018 	add.w	r0, r7, #24
 80020b2:	4912      	ldr	r1, [pc, #72]	; (80020fc <TFT_InformationsSensors_Update+0x130>)
 80020b4:	f006 fd3c 	bl	8008b30 <sprintf>
	updateDynamicLine_Text(Screens_Addresse[7], eau_temperature_char);
 80020b8:	4e0c      	ldr	r6, [pc, #48]	; (80020ec <TFT_InformationsSensors_Update+0x120>)
 80020ba:	f107 0318 	add.w	r3, r7, #24
 80020be:	930a      	str	r3, [sp, #40]	; 0x28
 80020c0:	466d      	mov	r5, sp
 80020c2:	f506 74cc 	add.w	r4, r6, #408	; 0x198
 80020c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020ce:	e894 0003 	ldmia.w	r4, {r0, r1}
 80020d2:	e885 0003 	stmia.w	r5, {r0, r1}
 80020d6:	f506 73c4 	add.w	r3, r6, #392	; 0x188
 80020da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80020dc:	f7ff fe0e 	bl	8001cfc <updateDynamicLine_Text>
}
 80020e0:	bf00      	nop
 80020e2:	37ac      	adds	r7, #172	; 0xac
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020e8:	0800e920 	.word	0x0800e920
 80020ec:	20001178 	.word	0x20001178
 80020f0:	0800e98c 	.word	0x0800e98c
 80020f4:	0800e93c 	.word	0x0800e93c
 80020f8:	0800e954 	.word	0x0800e954
 80020fc:	0800e974 	.word	0x0800e974

08002100 <updateSelectedMenu>:

void updateSelectedMenu(uint8_t ids[], uint8_t id_modeselected)
{
 8002100:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002102:	b091      	sub	sp, #68	; 0x44
 8002104:	af0c      	add	r7, sp, #48	; 0x30
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	460b      	mov	r3, r1
 800210a:	70fb      	strb	r3, [r7, #3]
	for (uint8_t i = 1 ; i < ids[0] ; i++)
 800210c:	2301      	movs	r3, #1
 800210e:	73fb      	strb	r3, [r7, #15]
 8002110:	e03b      	b.n	800218a <updateSelectedMenu+0x8a>
	{
		updateDynamicLine_Foreground(Screens_Addresse[ids[i]], ILI9341_COLOR_BLACK);
 8002112:	7bfb      	ldrb	r3, [r7, #15]
 8002114:	687a      	ldr	r2, [r7, #4]
 8002116:	4413      	add	r3, r2
 8002118:	781b      	ldrb	r3, [r3, #0]
 800211a:	4619      	mov	r1, r3
 800211c:	4a38      	ldr	r2, [pc, #224]	; (8002200 <updateSelectedMenu+0x100>)
 800211e:	460b      	mov	r3, r1
 8002120:	00db      	lsls	r3, r3, #3
 8002122:	1a5b      	subs	r3, r3, r1
 8002124:	00db      	lsls	r3, r3, #3
 8002126:	18d6      	adds	r6, r2, r3
 8002128:	2300      	movs	r3, #0
 800212a:	930a      	str	r3, [sp, #40]	; 0x28
 800212c:	466d      	mov	r5, sp
 800212e:	f106 0410 	add.w	r4, r6, #16
 8002132:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002134:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002136:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002138:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800213a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800213e:	e885 0003 	stmia.w	r5, {r0, r1}
 8002142:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002146:	f7ff fe21 	bl	8001d8c <updateDynamicLine_Foreground>
		updateDynamicLine_Background(Screens_Addresse[ids[i]], ILI9341_COLOR_WHITE);
 800214a:	7bfb      	ldrb	r3, [r7, #15]
 800214c:	687a      	ldr	r2, [r7, #4]
 800214e:	4413      	add	r3, r2
 8002150:	781b      	ldrb	r3, [r3, #0]
 8002152:	4619      	mov	r1, r3
 8002154:	4a2a      	ldr	r2, [pc, #168]	; (8002200 <updateSelectedMenu+0x100>)
 8002156:	460b      	mov	r3, r1
 8002158:	00db      	lsls	r3, r3, #3
 800215a:	1a5b      	subs	r3, r3, r1
 800215c:	00db      	lsls	r3, r3, #3
 800215e:	18d6      	adds	r6, r2, r3
 8002160:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002164:	930a      	str	r3, [sp, #40]	; 0x28
 8002166:	466d      	mov	r5, sp
 8002168:	f106 0410 	add.w	r4, r6, #16
 800216c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800216e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002170:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002172:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002174:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002178:	e885 0003 	stmia.w	r5, {r0, r1}
 800217c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002180:	f7ff fe3e 	bl	8001e00 <updateDynamicLine_Background>
	for (uint8_t i = 1 ; i < ids[0] ; i++)
 8002184:	7bfb      	ldrb	r3, [r7, #15]
 8002186:	3301      	adds	r3, #1
 8002188:	73fb      	strb	r3, [r7, #15]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	7bfa      	ldrb	r2, [r7, #15]
 8002190:	429a      	cmp	r2, r3
 8002192:	d3be      	bcc.n	8002112 <updateSelectedMenu+0x12>
	}
	updateDynamicLine_Foreground(Screens_Addresse[id_modeselected], ILI9341_COLOR_WHITE);
 8002194:	78fa      	ldrb	r2, [r7, #3]
 8002196:	491a      	ldr	r1, [pc, #104]	; (8002200 <updateSelectedMenu+0x100>)
 8002198:	4613      	mov	r3, r2
 800219a:	00db      	lsls	r3, r3, #3
 800219c:	1a9b      	subs	r3, r3, r2
 800219e:	00db      	lsls	r3, r3, #3
 80021a0:	18ce      	adds	r6, r1, r3
 80021a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021a6:	930a      	str	r3, [sp, #40]	; 0x28
 80021a8:	466d      	mov	r5, sp
 80021aa:	f106 0410 	add.w	r4, r6, #16
 80021ae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021b0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021b6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80021ba:	e885 0003 	stmia.w	r5, {r0, r1}
 80021be:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80021c2:	f7ff fde3 	bl	8001d8c <updateDynamicLine_Foreground>
	updateDynamicLine_Background(Screens_Addresse[id_modeselected], ILI9341_COLOR_GRAY);
 80021c6:	78fa      	ldrb	r2, [r7, #3]
 80021c8:	490d      	ldr	r1, [pc, #52]	; (8002200 <updateSelectedMenu+0x100>)
 80021ca:	4613      	mov	r3, r2
 80021cc:	00db      	lsls	r3, r3, #3
 80021ce:	1a9b      	subs	r3, r3, r2
 80021d0:	00db      	lsls	r3, r3, #3
 80021d2:	18ce      	adds	r6, r1, r3
 80021d4:	f647 33ef 	movw	r3, #31727	; 0x7bef
 80021d8:	930a      	str	r3, [sp, #40]	; 0x28
 80021da:	466d      	mov	r5, sp
 80021dc:	f106 0410 	add.w	r4, r6, #16
 80021e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021e8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80021ec:	e885 0003 	stmia.w	r5, {r0, r1}
 80021f0:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80021f4:	f7ff fe04 	bl	8001e00 <updateDynamicLine_Background>
}
 80021f8:	bf00      	nop
 80021fa:	3714      	adds	r7, #20
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002200:	20001178 	.word	0x20001178

08002204 <TFT_Init>:


void TFT_Init(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
	ILI9341_Init();
 8002208:	f002 fd0a 	bl	8004c20 <ILI9341_Init>
	ILI9341_Rotate(ILI9341_Orientation_Landscape_2);
 800220c:	2003      	movs	r0, #3
 800220e:	f002 ffab 	bl	8005168 <ILI9341_Rotate>
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 8002212:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002216:	f002 ff31 	bl	800507c <ILI9341_Fill>
}
 800221a:	bf00      	nop
 800221c:	bd80      	pop	{r7, pc}
	...

08002220 <TFT_Acceuil>:

void TFT_Acceuil()
{
 8002220:	b5b0      	push	{r4, r5, r7, lr}
 8002222:	b0c2      	sub	sp, #264	; 0x108
 8002224:	af0a      	add	r7, sp, #40	; 0x28
	DynamicLine_t mode_actif = {30, 60, "Mode actif :", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE, 0};
 8002226:	4b43      	ldr	r3, [pc, #268]	; (8002334 <TFT_Acceuil+0x114>)
 8002228:	f107 04a8 	add.w	r4, r7, #168	; 0xa8
 800222c:	461d      	mov	r5, r3
 800222e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002230:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002232:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002234:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002236:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002238:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800223a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800223e:	e884 0003 	stmia.w	r4, {r0, r1}
	DynamicLine_t mode_auto = {30,90, " - Mode Auto", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE, 1};
 8002242:	4b3d      	ldr	r3, [pc, #244]	; (8002338 <TFT_Acceuil+0x118>)
 8002244:	f107 0470 	add.w	r4, r7, #112	; 0x70
 8002248:	461d      	mov	r5, r3
 800224a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800224c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800224e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002250:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002252:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002254:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002256:	e895 0003 	ldmia.w	r5, {r0, r1}
 800225a:	e884 0003 	stmia.w	r4, {r0, r1}
	DynamicLine_t mode_manuel = {30,110, " - Mode Manuel", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE, 2};
 800225e:	4b37      	ldr	r3, [pc, #220]	; (800233c <TFT_Acceuil+0x11c>)
 8002260:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8002264:	461d      	mov	r5, r3
 8002266:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002268:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800226a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800226c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800226e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002270:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002272:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002276:	e884 0003 	stmia.w	r4, {r0, r1}
	DynamicLine_t mode_off = {30,130, " - Parametres", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE, 3};
 800227a:	4b31      	ldr	r3, [pc, #196]	; (8002340 <TFT_Acceuil+0x120>)
 800227c:	463c      	mov	r4, r7
 800227e:	461d      	mov	r5, r3
 8002280:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002282:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002284:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002286:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002288:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800228a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800228c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002290:	e884 0003 	stmia.w	r4, {r0, r1}

	displayTitle();
 8002294:	f7ff fdee 	bl	8001e74 <displayTitle>

	displayDynamicLine(mode_actif);
 8002298:	466d      	mov	r5, sp
 800229a:	f107 04b8 	add.w	r4, r7, #184	; 0xb8
 800229e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022a6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80022aa:	e885 0003 	stmia.w	r5, {r0, r1}
 80022ae:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80022b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80022b4:	f7ff fcec 	bl	8001c90 <displayDynamicLine>
	displayDynamicLine(mode_auto);
 80022b8:	466d      	mov	r5, sp
 80022ba:	f107 0480 	add.w	r4, r7, #128	; 0x80
 80022be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022c6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80022ca:	e885 0003 	stmia.w	r5, {r0, r1}
 80022ce:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80022d2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80022d4:	f7ff fcdc 	bl	8001c90 <displayDynamicLine>
	displayDynamicLine(mode_manuel);
 80022d8:	466d      	mov	r5, sp
 80022da:	f107 0448 	add.w	r4, r7, #72	; 0x48
 80022de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022e6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80022ea:	e885 0003 	stmia.w	r5, {r0, r1}
 80022ee:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80022f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80022f4:	f7ff fccc 	bl	8001c90 <displayDynamicLine>
	displayDynamicLine(mode_off);
 80022f8:	466d      	mov	r5, sp
 80022fa:	f107 0410 	add.w	r4, r7, #16
 80022fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002300:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002302:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002304:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002306:	e894 0003 	ldmia.w	r4, {r0, r1}
 800230a:	e885 0003 	stmia.w	r5, {r0, r1}
 800230e:	463b      	mov	r3, r7
 8002310:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002312:	f7ff fcbd 	bl	8001c90 <displayDynamicLine>

	ILI9341_DrawLine(0, 160, 400, 160, ILI9341_COLOR_BLACK);
 8002316:	2300      	movs	r3, #0
 8002318:	9300      	str	r3, [sp, #0]
 800231a:	23a0      	movs	r3, #160	; 0xa0
 800231c:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8002320:	21a0      	movs	r1, #160	; 0xa0
 8002322:	2000      	movs	r0, #0
 8002324:	f003 f9fe 	bl	8005724 <ILI9341_DrawLine>

	displayInformationsSensors();
 8002328:	f7ff fdca 	bl	8001ec0 <displayInformationsSensors>
}
 800232c:	bf00      	nop
 800232e:	37e0      	adds	r7, #224	; 0xe0
 8002330:	46bd      	mov	sp, r7
 8002332:	bdb0      	pop	{r4, r5, r7, pc}
 8002334:	0800e994 	.word	0x0800e994
 8002338:	0800e9cc 	.word	0x0800e9cc
 800233c:	0800ea04 	.word	0x0800ea04
 8002340:	0800ea3c 	.word	0x0800ea3c

08002344 <TFT_Acceuil_Update>:

void TFT_Acceuil_Update(uint8_t mode, uint8_t current_mode, uint8_t id_mode)
{
 8002344:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002346:	b091      	sub	sp, #68	; 0x44
 8002348:	af0c      	add	r7, sp, #48	; 0x30
 800234a:	4603      	mov	r3, r0
 800234c:	71fb      	strb	r3, [r7, #7]
 800234e:	460b      	mov	r3, r1
 8002350:	71bb      	strb	r3, [r7, #6]
 8002352:	4613      	mov	r3, r2
 8002354:	717b      	strb	r3, [r7, #5]
	uint8_t ids_mode [4] = {4, 1, 2, 3};
 8002356:	4b22      	ldr	r3, [pc, #136]	; (80023e0 <TFT_Acceuil_Update+0x9c>)
 8002358:	60fb      	str	r3, [r7, #12]
	switch (mode)
 800235a:	79fb      	ldrb	r3, [r7, #7]
 800235c:	2b01      	cmp	r3, #1
 800235e:	d002      	beq.n	8002366 <TFT_Acceuil_Update+0x22>
 8002360:	2b02      	cmp	r3, #2
 8002362:	d02d      	beq.n	80023c0 <TFT_Acceuil_Update+0x7c>
			id_mode = (uint8_t) (id_mode +1);
			updateSelectedMenu(ids_mode, id_mode);

			break;
	}
}
 8002364:	e037      	b.n	80023d6 <TFT_Acceuil_Update+0x92>
			switch (current_mode)
 8002366:	79bb      	ldrb	r3, [r7, #6]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d002      	beq.n	8002372 <TFT_Acceuil_Update+0x2e>
 800236c:	2b01      	cmp	r3, #1
 800236e:	d013      	beq.n	8002398 <TFT_Acceuil_Update+0x54>
			break;
 8002370:	e031      	b.n	80023d6 <TFT_Acceuil_Update+0x92>
					updateDynamicLine_Text(Screens_Addresse[0], "Mode actif : Mode Auto  " );
 8002372:	4e1c      	ldr	r6, [pc, #112]	; (80023e4 <TFT_Acceuil_Update+0xa0>)
 8002374:	4b1c      	ldr	r3, [pc, #112]	; (80023e8 <TFT_Acceuil_Update+0xa4>)
 8002376:	930a      	str	r3, [sp, #40]	; 0x28
 8002378:	466d      	mov	r5, sp
 800237a:	f106 0410 	add.w	r4, r6, #16
 800237e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002380:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002382:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002384:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002386:	e894 0003 	ldmia.w	r4, {r0, r1}
 800238a:	e885 0003 	stmia.w	r5, {r0, r1}
 800238e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002392:	f7ff fcb3 	bl	8001cfc <updateDynamicLine_Text>
					break;
 8002396:	e012      	b.n	80023be <TFT_Acceuil_Update+0x7a>
					updateDynamicLine_Text(Screens_Addresse[0], "Mode actif : Mode Manuel" );
 8002398:	4e12      	ldr	r6, [pc, #72]	; (80023e4 <TFT_Acceuil_Update+0xa0>)
 800239a:	4b14      	ldr	r3, [pc, #80]	; (80023ec <TFT_Acceuil_Update+0xa8>)
 800239c:	930a      	str	r3, [sp, #40]	; 0x28
 800239e:	466d      	mov	r5, sp
 80023a0:	f106 0410 	add.w	r4, r6, #16
 80023a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023ac:	e894 0003 	ldmia.w	r4, {r0, r1}
 80023b0:	e885 0003 	stmia.w	r5, {r0, r1}
 80023b4:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80023b8:	f7ff fca0 	bl	8001cfc <updateDynamicLine_Text>
					break;
 80023bc:	bf00      	nop
			break;
 80023be:	e00a      	b.n	80023d6 <TFT_Acceuil_Update+0x92>
			id_mode = (uint8_t) (id_mode +1);
 80023c0:	797b      	ldrb	r3, [r7, #5]
 80023c2:	3301      	adds	r3, #1
 80023c4:	717b      	strb	r3, [r7, #5]
			updateSelectedMenu(ids_mode, id_mode);
 80023c6:	797a      	ldrb	r2, [r7, #5]
 80023c8:	f107 030c 	add.w	r3, r7, #12
 80023cc:	4611      	mov	r1, r2
 80023ce:	4618      	mov	r0, r3
 80023d0:	f7ff fe96 	bl	8002100 <updateSelectedMenu>
			break;
 80023d4:	bf00      	nop
}
 80023d6:	bf00      	nop
 80023d8:	3714      	adds	r7, #20
 80023da:	46bd      	mov	sp, r7
 80023dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023de:	bf00      	nop
 80023e0:	03020104 	.word	0x03020104
 80023e4:	20001178 	.word	0x20001178
 80023e8:	0800ea74 	.word	0x0800ea74
 80023ec:	0800ea90 	.word	0x0800ea90

080023f0 <TFT_Mode_Manuel>:

void TFT_Mode_Manuel()
{
 80023f0:	b5b0      	push	{r4, r5, r7, lr}
 80023f2:	b0b4      	sub	sp, #208	; 0xd0
 80023f4:	af0a      	add	r7, sp, #40	; 0x28
	DynamicLine_t electrovanne_cuve = {30, 70, " - Electrovanne Cuve", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE, 10};
 80023f6:	4b34      	ldr	r3, [pc, #208]	; (80024c8 <TFT_Mode_Manuel+0xd8>)
 80023f8:	f107 0470 	add.w	r4, r7, #112	; 0x70
 80023fc:	461d      	mov	r5, r3
 80023fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002400:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002402:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002404:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002406:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002408:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800240a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800240e:	e884 0003 	stmia.w	r4, {r0, r1}
	DynamicLine_t electrovanne_eau_courante = {30,90, " - Electrovanne Eau", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE, 11};
 8002412:	4b2e      	ldr	r3, [pc, #184]	; (80024cc <TFT_Mode_Manuel+0xdc>)
 8002414:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8002418:	461d      	mov	r5, r3
 800241a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800241c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800241e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002420:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002422:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002424:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002426:	e895 0003 	ldmia.w	r5, {r0, r1}
 800242a:	e884 0003 	stmia.w	r4, {r0, r1}
	DynamicLine_t retour = {30,110, " - Retour", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE, 12};
 800242e:	4b28      	ldr	r3, [pc, #160]	; (80024d0 <TFT_Mode_Manuel+0xe0>)
 8002430:	463c      	mov	r4, r7
 8002432:	461d      	mov	r5, r3
 8002434:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002436:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002438:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800243a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800243c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800243e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002440:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002444:	e884 0003 	stmia.w	r4, {r0, r1}

	displayTitle();
 8002448:	f7ff fd14 	bl	8001e74 <displayTitle>

	displayDynamicLine(electrovanne_cuve);
 800244c:	466d      	mov	r5, sp
 800244e:	f107 0480 	add.w	r4, r7, #128	; 0x80
 8002452:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002454:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002456:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002458:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800245a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800245e:	e885 0003 	stmia.w	r5, {r0, r1}
 8002462:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002466:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002468:	f7ff fc12 	bl	8001c90 <displayDynamicLine>
	displayDynamicLine(electrovanne_eau_courante);
 800246c:	466d      	mov	r5, sp
 800246e:	f107 0448 	add.w	r4, r7, #72	; 0x48
 8002472:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002474:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002476:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002478:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800247a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800247e:	e885 0003 	stmia.w	r5, {r0, r1}
 8002482:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002486:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002488:	f7ff fc02 	bl	8001c90 <displayDynamicLine>
	displayDynamicLine(retour);
 800248c:	466d      	mov	r5, sp
 800248e:	f107 0410 	add.w	r4, r7, #16
 8002492:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002494:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002496:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002498:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800249a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800249e:	e885 0003 	stmia.w	r5, {r0, r1}
 80024a2:	463b      	mov	r3, r7
 80024a4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80024a6:	f7ff fbf3 	bl	8001c90 <displayDynamicLine>

	ILI9341_DrawLine(0, 160, 400, 160, ILI9341_COLOR_BLACK);
 80024aa:	2300      	movs	r3, #0
 80024ac:	9300      	str	r3, [sp, #0]
 80024ae:	23a0      	movs	r3, #160	; 0xa0
 80024b0:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80024b4:	21a0      	movs	r1, #160	; 0xa0
 80024b6:	2000      	movs	r0, #0
 80024b8:	f003 f934 	bl	8005724 <ILI9341_DrawLine>

	displayInformationsSensors();
 80024bc:	f7ff fd00 	bl	8001ec0 <displayInformationsSensors>
}
 80024c0:	bf00      	nop
 80024c2:	37a8      	adds	r7, #168	; 0xa8
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bdb0      	pop	{r4, r5, r7, pc}
 80024c8:	0800eaac 	.word	0x0800eaac
 80024cc:	0800eae4 	.word	0x0800eae4
 80024d0:	0800eb1c 	.word	0x0800eb1c

080024d4 <TFT_Mode_Manual_Update>:

void TFT_Mode_Manual_Update(uint8_t id_mode)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b084      	sub	sp, #16
 80024d8:	af00      	add	r7, sp, #0
 80024da:	4603      	mov	r3, r0
 80024dc:	71fb      	strb	r3, [r7, #7]
	uint8_t ids_mode [4] = {4, 10, 11, 12};
 80024de:	4b08      	ldr	r3, [pc, #32]	; (8002500 <TFT_Mode_Manual_Update+0x2c>)
 80024e0:	60fb      	str	r3, [r7, #12]
	id_mode = (uint8_t) (id_mode + 10);
 80024e2:	79fb      	ldrb	r3, [r7, #7]
 80024e4:	330a      	adds	r3, #10
 80024e6:	71fb      	strb	r3, [r7, #7]
	updateSelectedMenu(ids_mode, id_mode);
 80024e8:	79fa      	ldrb	r2, [r7, #7]
 80024ea:	f107 030c 	add.w	r3, r7, #12
 80024ee:	4611      	mov	r1, r2
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7ff fe05 	bl	8002100 <updateSelectedMenu>
}
 80024f6:	bf00      	nop
 80024f8:	3710      	adds	r7, #16
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	0c0b0a04 	.word	0x0c0b0a04

08002504 <TFT_Annonce>:

void TFT_Annonce (char * ligne1, char * ligne2)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b086      	sub	sp, #24
 8002508:	af04      	add	r7, sp, #16
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	6039      	str	r1, [r7, #0]
	ILI9341_DrawFilledRectangle(200, 100, 600, 400, ILI9341_COLOR_WHITE);
 800250e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002512:	9300      	str	r3, [sp, #0]
 8002514:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8002518:	f44f 7216 	mov.w	r2, #600	; 0x258
 800251c:	2164      	movs	r1, #100	; 0x64
 800251e:	20c8      	movs	r0, #200	; 0xc8
 8002520:	f003 f9e0 	bl	80058e4 <ILI9341_DrawFilledRectangle>
	ILI9341_PutBigs(100, 20, ligne1, &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE, 2, 2);
 8002524:	2302      	movs	r3, #2
 8002526:	9303      	str	r3, [sp, #12]
 8002528:	2302      	movs	r3, #2
 800252a:	9302      	str	r3, [sp, #8]
 800252c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002530:	9301      	str	r3, [sp, #4]
 8002532:	2300      	movs	r3, #0
 8002534:	9300      	str	r3, [sp, #0]
 8002536:	4b12      	ldr	r3, [pc, #72]	; (8002580 <TFT_Annonce+0x7c>)
 8002538:	687a      	ldr	r2, [r7, #4]
 800253a:	2114      	movs	r1, #20
 800253c:	2064      	movs	r0, #100	; 0x64
 800253e:	f002 fec9 	bl	80052d4 <ILI9341_PutBigs>
	ILI9341_PutBigs(100, 20, ligne2, &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE, 2, 2);
 8002542:	2302      	movs	r3, #2
 8002544:	9303      	str	r3, [sp, #12]
 8002546:	2302      	movs	r3, #2
 8002548:	9302      	str	r3, [sp, #8]
 800254a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800254e:	9301      	str	r3, [sp, #4]
 8002550:	2300      	movs	r3, #0
 8002552:	9300      	str	r3, [sp, #0]
 8002554:	4b0a      	ldr	r3, [pc, #40]	; (8002580 <TFT_Annonce+0x7c>)
 8002556:	683a      	ldr	r2, [r7, #0]
 8002558:	2114      	movs	r1, #20
 800255a:	2064      	movs	r0, #100	; 0x64
 800255c:	f002 feba 	bl	80052d4 <ILI9341_PutBigs>

	ILI9341_Puts(100, 20, "OK", &Font_11x18, ILI9341_COLOR_WHITE, ILI9341_COLOR_GRAY);
 8002560:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8002564:	9301      	str	r3, [sp, #4]
 8002566:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800256a:	9300      	str	r3, [sp, #0]
 800256c:	4b05      	ldr	r3, [pc, #20]	; (8002584 <TFT_Annonce+0x80>)
 800256e:	4a06      	ldr	r2, [pc, #24]	; (8002588 <TFT_Annonce+0x84>)
 8002570:	2114      	movs	r1, #20
 8002572:	2064      	movs	r0, #100	; 0x64
 8002574:	f002 fe3a 	bl	80051ec <ILI9341_Puts>
}
 8002578:	bf00      	nop
 800257a:	3708      	adds	r7, #8
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}
 8002580:	2000002c 	.word	0x2000002c
 8002584:	20000038 	.word	0x20000038
 8002588:	0800eb54 	.word	0x0800eb54

0800258c <HCSR04_add>:

/*
 * @pre	il ne peut pas y avoir plusieurs capteurs sur un mme numro de broche (par exemple PA0 et PB0 !)
 */
HAL_StatusTypeDef HCSR04_add(uint8_t * id, GPIO_TypeDef * TRIG_GPIO, uint16_t TRIG_PIN, GPIO_TypeDef * ECHO_GPIO, uint16_t ECHO_PIN)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b088      	sub	sp, #32
 8002590:	af02      	add	r7, sp, #8
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	60b9      	str	r1, [r7, #8]
 8002596:	603b      	str	r3, [r7, #0]
 8002598:	4613      	mov	r3, r2
 800259a:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef ret;
	ret = HAL_ERROR;
 800259c:	2301      	movs	r3, #1
 800259e:	75fb      	strb	r3, [r7, #23]
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 80025a0:	2300      	movs	r3, #0
 80025a2:	75bb      	strb	r3, [r7, #22]
 80025a4:	e04c      	b.n	8002640 <HCSR04_add+0xb4>
	{
		if(sensors[i].state == HCSR04_STATE_INEXISTANT)
 80025a6:	7dbb      	ldrb	r3, [r7, #22]
 80025a8:	4a29      	ldr	r2, [pc, #164]	; (8002650 <HCSR04_add+0xc4>)
 80025aa:	015b      	lsls	r3, r3, #5
 80025ac:	4413      	add	r3, r2
 80025ae:	330e      	adds	r3, #14
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d141      	bne.n	800263a <HCSR04_add+0xae>
		{
			//on a trouv une case libre.
			*id = i;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	7dba      	ldrb	r2, [r7, #22]
 80025ba:	701a      	strb	r2, [r3, #0]
			sensors[i].state = HCSR04_STATE_INITIALIZED;
 80025bc:	7dbb      	ldrb	r3, [r7, #22]
 80025be:	4a24      	ldr	r2, [pc, #144]	; (8002650 <HCSR04_add+0xc4>)
 80025c0:	015b      	lsls	r3, r3, #5
 80025c2:	4413      	add	r3, r2
 80025c4:	330e      	adds	r3, #14
 80025c6:	2201      	movs	r2, #1
 80025c8:	701a      	strb	r2, [r3, #0]
			sensors[i].trig_gpio = TRIG_GPIO;
 80025ca:	7dbb      	ldrb	r3, [r7, #22]
 80025cc:	4a20      	ldr	r2, [pc, #128]	; (8002650 <HCSR04_add+0xc4>)
 80025ce:	015b      	lsls	r3, r3, #5
 80025d0:	4413      	add	r3, r2
 80025d2:	68ba      	ldr	r2, [r7, #8]
 80025d4:	601a      	str	r2, [r3, #0]
			sensors[i].trig_pin = TRIG_PIN;
 80025d6:	7dbb      	ldrb	r3, [r7, #22]
 80025d8:	4a1d      	ldr	r2, [pc, #116]	; (8002650 <HCSR04_add+0xc4>)
 80025da:	015b      	lsls	r3, r3, #5
 80025dc:	4413      	add	r3, r2
 80025de:	3304      	adds	r3, #4
 80025e0:	88fa      	ldrh	r2, [r7, #6]
 80025e2:	801a      	strh	r2, [r3, #0]
			sensors[i].echo_gpio = ECHO_GPIO;
 80025e4:	7dbb      	ldrb	r3, [r7, #22]
 80025e6:	4a1a      	ldr	r2, [pc, #104]	; (8002650 <HCSR04_add+0xc4>)
 80025e8:	015b      	lsls	r3, r3, #5
 80025ea:	4413      	add	r3, r2
 80025ec:	3308      	adds	r3, #8
 80025ee:	683a      	ldr	r2, [r7, #0]
 80025f0:	601a      	str	r2, [r3, #0]
			sensors[i].echo_pin = ECHO_PIN;
 80025f2:	7dbb      	ldrb	r3, [r7, #22]
 80025f4:	4a16      	ldr	r2, [pc, #88]	; (8002650 <HCSR04_add+0xc4>)
 80025f6:	015b      	lsls	r3, r3, #5
 80025f8:	4413      	add	r3, r2
 80025fa:	330c      	adds	r3, #12
 80025fc:	8c3a      	ldrh	r2, [r7, #32]
 80025fe:	801a      	strh	r2, [r3, #0]
			BSP_GPIO_PinCfg(ECHO_GPIO, ECHO_PIN, GPIO_MODE_IT_RISING_FALLING, GPIO_PULLDOWN, GPIO_SPEED_FREQ_HIGH);
 8002600:	8c39      	ldrh	r1, [r7, #32]
 8002602:	2303      	movs	r3, #3
 8002604:	9300      	str	r3, [sp, #0]
 8002606:	2302      	movs	r3, #2
 8002608:	4a12      	ldr	r2, [pc, #72]	; (8002654 <HCSR04_add+0xc8>)
 800260a:	6838      	ldr	r0, [r7, #0]
 800260c:	f000 fdbc 	bl	8003188 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(TRIG_GPIO, TRIG_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8002610:	88f9      	ldrh	r1, [r7, #6]
 8002612:	2303      	movs	r3, #3
 8002614:	9300      	str	r3, [sp, #0]
 8002616:	2300      	movs	r3, #0
 8002618:	2201      	movs	r2, #1
 800261a:	68b8      	ldr	r0, [r7, #8]
 800261c:	f000 fdb4 	bl	8003188 <BSP_GPIO_PinCfg>
			EXTIT_set_callback(&HCSR04_callback, EXTI_gpiopin_to_pin_number(ECHO_PIN), TRUE);
 8002620:	8c3b      	ldrh	r3, [r7, #32]
 8002622:	4618      	mov	r0, r3
 8002624:	f000 fc12 	bl	8002e4c <EXTI_gpiopin_to_pin_number>
 8002628:	4603      	mov	r3, r0
 800262a:	2201      	movs	r2, #1
 800262c:	4619      	mov	r1, r3
 800262e:	480a      	ldr	r0, [pc, #40]	; (8002658 <HCSR04_add+0xcc>)
 8002630:	f000 fba4 	bl	8002d7c <EXTIT_set_callback>
			ret = HAL_OK;
 8002634:	2300      	movs	r3, #0
 8002636:	75fb      	strb	r3, [r7, #23]
			break;
 8002638:	e005      	b.n	8002646 <HCSR04_add+0xba>
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 800263a:	7dbb      	ldrb	r3, [r7, #22]
 800263c:	3301      	adds	r3, #1
 800263e:	75bb      	strb	r3, [r7, #22]
 8002640:	7dbb      	ldrb	r3, [r7, #22]
 8002642:	2b04      	cmp	r3, #4
 8002644:	d9af      	bls.n	80025a6 <HCSR04_add+0x1a>
		}
	}

	return ret;
 8002646:	7dfb      	ldrb	r3, [r7, #23]
}
 8002648:	4618      	mov	r0, r3
 800264a:	3718      	adds	r7, #24
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	20000a5c 	.word	0x20000a5c
 8002654:	10310000 	.word	0x10310000
 8002658:	0800269d 	.word	0x0800269d

0800265c <HCSR04_run_measure>:

static bool_e timer_is_running = FALSE;

void HCSR04_run_measure(uint8_t id)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
 8002662:	4603      	mov	r3, r0
 8002664:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 8002666:	79fb      	ldrb	r3, [r7, #7]
 8002668:	4a0a      	ldr	r2, [pc, #40]	; (8002694 <HCSR04_run_measure+0x38>)
 800266a:	015b      	lsls	r3, r3, #5
 800266c:	4413      	add	r3, r2
 800266e:	330e      	adds	r3, #14
 8002670:	781b      	ldrb	r3, [r3, #0]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d009      	beq.n	800268a <HCSR04_run_measure+0x2e>
	{
		if(!timer_is_running)
 8002676:	4b08      	ldr	r3, [pc, #32]	; (8002698 <HCSR04_run_measure+0x3c>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d101      	bne.n	8002682 <HCSR04_run_measure+0x26>
			HCSR04_RunTimerUs();
 800267e:	f000 f8e1 	bl	8002844 <HCSR04_RunTimerUs>
		HCSR04_trig(id);
 8002682:	79fb      	ldrb	r3, [r7, #7]
 8002684:	4618      	mov	r0, r3
 8002686:	f000 f881 	bl	800278c <HCSR04_trig>
	}
}
 800268a:	bf00      	nop
 800268c:	3708      	adds	r7, #8
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	20000a5c 	.word	0x20000a5c
 8002698:	20000afc 	.word	0x20000afc

0800269c <HCSR04_callback>:

/*
 * @brief Fonction de callback devant tre appele uniquement par les routines d'interruptions.
 */
static void HCSR04_callback(uint16_t pin)
{
 800269c:	b590      	push	{r4, r7, lr}
 800269e:	b085      	sub	sp, #20
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	4603      	mov	r3, r0
 80026a4:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 80026a6:	2300      	movs	r3, #0
 80026a8:	73fb      	strb	r3, [r7, #15]
 80026aa:	e063      	b.n	8002774 <HCSR04_callback+0xd8>
	{
		if(sensors[i].echo_pin == pin)	//trouv !
 80026ac:	7bfb      	ldrb	r3, [r7, #15]
 80026ae:	4a36      	ldr	r2, [pc, #216]	; (8002788 <HCSR04_callback+0xec>)
 80026b0:	015b      	lsls	r3, r3, #5
 80026b2:	4413      	add	r3, r2
 80026b4:	330c      	adds	r3, #12
 80026b6:	881b      	ldrh	r3, [r3, #0]
 80026b8:	88fa      	ldrh	r2, [r7, #6]
 80026ba:	429a      	cmp	r2, r3
 80026bc:	d157      	bne.n	800276e <HCSR04_callback+0xd2>
		{
			if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_RISING)
 80026be:	7bfb      	ldrb	r3, [r7, #15]
 80026c0:	4a31      	ldr	r2, [pc, #196]	; (8002788 <HCSR04_callback+0xec>)
 80026c2:	015b      	lsls	r3, r3, #5
 80026c4:	4413      	add	r3, r2
 80026c6:	330e      	adds	r3, #14
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	2b03      	cmp	r3, #3
 80026cc:	d123      	bne.n	8002716 <HCSR04_callback+0x7a>
			{
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 1)
 80026ce:	7bfb      	ldrb	r3, [r7, #15]
 80026d0:	4a2d      	ldr	r2, [pc, #180]	; (8002788 <HCSR04_callback+0xec>)
 80026d2:	015b      	lsls	r3, r3, #5
 80026d4:	4413      	add	r3, r2
 80026d6:	3308      	adds	r3, #8
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	7bfb      	ldrb	r3, [r7, #15]
 80026dc:	492a      	ldr	r1, [pc, #168]	; (8002788 <HCSR04_callback+0xec>)
 80026de:	015b      	lsls	r3, r3, #5
 80026e0:	440b      	add	r3, r1
 80026e2:	330c      	adds	r3, #12
 80026e4:	881b      	ldrh	r3, [r3, #0]
 80026e6:	4619      	mov	r1, r3
 80026e8:	4610      	mov	r0, r2
 80026ea:	f004 fa81 	bl	8006bf0 <HAL_GPIO_ReadPin>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d143      	bne.n	800277c <HCSR04_callback+0xe0>
				{
					sensors[i].trising = HCSR04_ReadTimerUs();
 80026f4:	7bfc      	ldrb	r4, [r7, #15]
 80026f6:	f000 f89d 	bl	8002834 <HCSR04_ReadTimerUs>
 80026fa:	4602      	mov	r2, r0
 80026fc:	4922      	ldr	r1, [pc, #136]	; (8002788 <HCSR04_callback+0xec>)
 80026fe:	0163      	lsls	r3, r4, #5
 8002700:	440b      	add	r3, r1
 8002702:	3318      	adds	r3, #24
 8002704:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_WAIT_ECHO_FALLING;
 8002706:	7bfb      	ldrb	r3, [r7, #15]
 8002708:	4a1f      	ldr	r2, [pc, #124]	; (8002788 <HCSR04_callback+0xec>)
 800270a:	015b      	lsls	r3, r3, #5
 800270c:	4413      	add	r3, r2
 800270e:	330e      	adds	r3, #14
 8002710:	2204      	movs	r2, #4
 8002712:	701a      	strb	r2, [r3, #0]
				{
					sensors[i].tfalling = HCSR04_ReadTimerUs();
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
				}
			}
			break;
 8002714:	e032      	b.n	800277c <HCSR04_callback+0xe0>
			else if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_FALLING)
 8002716:	7bfb      	ldrb	r3, [r7, #15]
 8002718:	4a1b      	ldr	r2, [pc, #108]	; (8002788 <HCSR04_callback+0xec>)
 800271a:	015b      	lsls	r3, r3, #5
 800271c:	4413      	add	r3, r2
 800271e:	330e      	adds	r3, #14
 8002720:	781b      	ldrb	r3, [r3, #0]
 8002722:	2b04      	cmp	r3, #4
 8002724:	d12a      	bne.n	800277c <HCSR04_callback+0xe0>
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 0)
 8002726:	7bfb      	ldrb	r3, [r7, #15]
 8002728:	4a17      	ldr	r2, [pc, #92]	; (8002788 <HCSR04_callback+0xec>)
 800272a:	015b      	lsls	r3, r3, #5
 800272c:	4413      	add	r3, r2
 800272e:	3308      	adds	r3, #8
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	7bfb      	ldrb	r3, [r7, #15]
 8002734:	4914      	ldr	r1, [pc, #80]	; (8002788 <HCSR04_callback+0xec>)
 8002736:	015b      	lsls	r3, r3, #5
 8002738:	440b      	add	r3, r1
 800273a:	330c      	adds	r3, #12
 800273c:	881b      	ldrh	r3, [r3, #0]
 800273e:	4619      	mov	r1, r3
 8002740:	4610      	mov	r0, r2
 8002742:	f004 fa55 	bl	8006bf0 <HAL_GPIO_ReadPin>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d117      	bne.n	800277c <HCSR04_callback+0xe0>
					sensors[i].tfalling = HCSR04_ReadTimerUs();
 800274c:	7bfc      	ldrb	r4, [r7, #15]
 800274e:	f000 f871 	bl	8002834 <HCSR04_ReadTimerUs>
 8002752:	4602      	mov	r2, r0
 8002754:	490c      	ldr	r1, [pc, #48]	; (8002788 <HCSR04_callback+0xec>)
 8002756:	0163      	lsls	r3, r4, #5
 8002758:	440b      	add	r3, r1
 800275a:	3314      	adds	r3, #20
 800275c:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
 800275e:	7bfb      	ldrb	r3, [r7, #15]
 8002760:	4a09      	ldr	r2, [pc, #36]	; (8002788 <HCSR04_callback+0xec>)
 8002762:	015b      	lsls	r3, r3, #5
 8002764:	4413      	add	r3, r2
 8002766:	330e      	adds	r3, #14
 8002768:	2205      	movs	r2, #5
 800276a:	701a      	strb	r2, [r3, #0]
			break;
 800276c:	e006      	b.n	800277c <HCSR04_callback+0xe0>
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 800276e:	7bfb      	ldrb	r3, [r7, #15]
 8002770:	3301      	adds	r3, #1
 8002772:	73fb      	strb	r3, [r7, #15]
 8002774:	7bfb      	ldrb	r3, [r7, #15]
 8002776:	2b04      	cmp	r3, #4
 8002778:	d998      	bls.n	80026ac <HCSR04_callback+0x10>
		}
	}
}
 800277a:	e000      	b.n	800277e <HCSR04_callback+0xe2>
			break;
 800277c:	bf00      	nop
}
 800277e:	bf00      	nop
 8002780:	3714      	adds	r7, #20
 8002782:	46bd      	mov	sp, r7
 8002784:	bd90      	pop	{r4, r7, pc}
 8002786:	bf00      	nop
 8002788:	20000a5c 	.word	0x20000a5c

0800278c <HCSR04_trig>:



static void HCSR04_trig(uint8_t id)
{
 800278c:	b590      	push	{r4, r7, lr}
 800278e:	b085      	sub	sp, #20
 8002790:	af00      	add	r7, sp, #0
 8002792:	4603      	mov	r3, r0
 8002794:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 8002796:	79fb      	ldrb	r3, [r7, #7]
 8002798:	4a25      	ldr	r2, [pc, #148]	; (8002830 <HCSR04_trig+0xa4>)
 800279a:	015b      	lsls	r3, r3, #5
 800279c:	4413      	add	r3, r2
 800279e:	330e      	adds	r3, #14
 80027a0:	781b      	ldrb	r3, [r3, #0]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d03f      	beq.n	8002826 <HCSR04_trig+0x9a>
	{
		uint32_t tlocal;
		sensors[id].state = HCSR04_STATE_TRIG;
 80027a6:	79fb      	ldrb	r3, [r7, #7]
 80027a8:	4a21      	ldr	r2, [pc, #132]	; (8002830 <HCSR04_trig+0xa4>)
 80027aa:	015b      	lsls	r3, r3, #5
 80027ac:	4413      	add	r3, r2
 80027ae:	330e      	adds	r3, #14
 80027b0:	2202      	movs	r2, #2
 80027b2:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 1);	//trig on
 80027b4:	79fb      	ldrb	r3, [r7, #7]
 80027b6:	4a1e      	ldr	r2, [pc, #120]	; (8002830 <HCSR04_trig+0xa4>)
 80027b8:	015b      	lsls	r3, r3, #5
 80027ba:	4413      	add	r3, r2
 80027bc:	6818      	ldr	r0, [r3, #0]
 80027be:	79fb      	ldrb	r3, [r7, #7]
 80027c0:	4a1b      	ldr	r2, [pc, #108]	; (8002830 <HCSR04_trig+0xa4>)
 80027c2:	015b      	lsls	r3, r3, #5
 80027c4:	4413      	add	r3, r2
 80027c6:	3304      	adds	r3, #4
 80027c8:	881b      	ldrh	r3, [r3, #0]
 80027ca:	2201      	movs	r2, #1
 80027cc:	4619      	mov	r1, r3
 80027ce:	f004 fa26 	bl	8006c1e <HAL_GPIO_WritePin>
		tlocal = HCSR04_ReadTimerUs();
 80027d2:	f000 f82f 	bl	8002834 <HCSR04_ReadTimerUs>
 80027d6:	60f8      	str	r0, [r7, #12]
		while(HCSR04_ReadTimerUs() - tlocal < 10);	//dlai d'au moins 10us
 80027d8:	bf00      	nop
 80027da:	f000 f82b 	bl	8002834 <HCSR04_ReadTimerUs>
 80027de:	4602      	mov	r2, r0
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	1ad3      	subs	r3, r2, r3
 80027e4:	2b09      	cmp	r3, #9
 80027e6:	d9f8      	bls.n	80027da <HCSR04_trig+0x4e>
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 0);	//trig off
 80027e8:	79fb      	ldrb	r3, [r7, #7]
 80027ea:	4a11      	ldr	r2, [pc, #68]	; (8002830 <HCSR04_trig+0xa4>)
 80027ec:	015b      	lsls	r3, r3, #5
 80027ee:	4413      	add	r3, r2
 80027f0:	6818      	ldr	r0, [r3, #0]
 80027f2:	79fb      	ldrb	r3, [r7, #7]
 80027f4:	4a0e      	ldr	r2, [pc, #56]	; (8002830 <HCSR04_trig+0xa4>)
 80027f6:	015b      	lsls	r3, r3, #5
 80027f8:	4413      	add	r3, r2
 80027fa:	3304      	adds	r3, #4
 80027fc:	881b      	ldrh	r3, [r3, #0]
 80027fe:	2200      	movs	r2, #0
 8002800:	4619      	mov	r1, r3
 8002802:	f004 fa0c 	bl	8006c1e <HAL_GPIO_WritePin>
		sensors[id].state = HCSR04_STATE_WAIT_ECHO_RISING;
 8002806:	79fb      	ldrb	r3, [r7, #7]
 8002808:	4a09      	ldr	r2, [pc, #36]	; (8002830 <HCSR04_trig+0xa4>)
 800280a:	015b      	lsls	r3, r3, #5
 800280c:	4413      	add	r3, r2
 800280e:	330e      	adds	r3, #14
 8002810:	2203      	movs	r2, #3
 8002812:	701a      	strb	r2, [r3, #0]
		sensors[id].ttrig = HAL_GetTick();
 8002814:	79fc      	ldrb	r4, [r7, #7]
 8002816:	f003 f8f5 	bl	8005a04 <HAL_GetTick>
 800281a:	4602      	mov	r2, r0
 800281c:	4904      	ldr	r1, [pc, #16]	; (8002830 <HCSR04_trig+0xa4>)
 800281e:	0163      	lsls	r3, r4, #5
 8002820:	440b      	add	r3, r1
 8002822:	3310      	adds	r3, #16
 8002824:	601a      	str	r2, [r3, #0]
	}
}
 8002826:	bf00      	nop
 8002828:	3714      	adds	r7, #20
 800282a:	46bd      	mov	sp, r7
 800282c:	bd90      	pop	{r4, r7, pc}
 800282e:	bf00      	nop
 8002830:	20000a5c 	.word	0x20000a5c

08002834 <HCSR04_ReadTimerUs>:

#define HCSR04_PERIOD_TIMER		(40000)				//on compte jusqu' 40000 * 2.5us = 100ms (soit 34m)
#define HCSR04_PRESCALER_TIMER	(64*10/4)			//on compte des [2.5us] Cette rsolution correspond  0.85mm

static uint32_t HCSR04_ReadTimerUs(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	af00      	add	r7, sp, #0
	return TIMER_read(HCSR04_TIMER);
 8002838:	2000      	movs	r0, #0
 800283a:	f001 faf5 	bl	8003e28 <TIMER_read>
 800283e:	4603      	mov	r3, r0
}
 8002840:	4618      	mov	r0, r3
 8002842:	bd80      	pop	{r7, pc}

08002844 <HCSR04_RunTimerUs>:

static void HCSR04_RunTimerUs(void)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	af00      	add	r7, sp, #0
	TIMER_run_us(HCSR04_TIMER, 10000, FALSE);
 8002848:	2200      	movs	r2, #0
 800284a:	f242 7110 	movw	r1, #10000	; 0x2710
 800284e:	2000      	movs	r0, #0
 8002850:	f001 f9a2 	bl	8003b98 <TIMER_run_us>
	TIMER_set_prescaler(HCSR04_TIMER, HCSR04_PRESCALER_TIMER);
 8002854:	21a0      	movs	r1, #160	; 0xa0
 8002856:	2000      	movs	r0, #0
 8002858:	f001 fb1c 	bl	8003e94 <TIMER_set_prescaler>
	TIMER_set_period(HCSR04_TIMER, HCSR04_PERIOD_TIMER);
 800285c:	f649 4140 	movw	r1, #40000	; 0x9c40
 8002860:	2000      	movs	r0, #0
 8002862:	f001 faf5 	bl	8003e50 <TIMER_set_period>
	timer_is_running = TRUE;
 8002866:	4b02      	ldr	r3, [pc, #8]	; (8002870 <HCSR04_RunTimerUs+0x2c>)
 8002868:	2201      	movs	r2, #1
 800286a:	601a      	str	r2, [r3, #0]
}
 800286c:	bf00      	nop
 800286e:	bd80      	pop	{r7, pc}
 8002870:	20000afc 	.word	0x20000afc

08002874 <HCSR04_process_main>:

void HCSR04_process_main(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b082      	sub	sp, #8
 8002878:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 800287a:	2300      	movs	r3, #0
 800287c:	71fb      	strb	r3, [r7, #7]
 800287e:	e04e      	b.n	800291e <HCSR04_process_main+0xaa>
	{
		switch(sensors[i].state)
 8002880:	79fb      	ldrb	r3, [r7, #7]
 8002882:	4a2b      	ldr	r2, [pc, #172]	; (8002930 <HCSR04_process_main+0xbc>)
 8002884:	015b      	lsls	r3, r3, #5
 8002886:	4413      	add	r3, r2
 8002888:	330e      	adds	r3, #14
 800288a:	781b      	ldrb	r3, [r3, #0]
 800288c:	2b08      	cmp	r3, #8
 800288e:	d840      	bhi.n	8002912 <HCSR04_process_main+0x9e>
 8002890:	a201      	add	r2, pc, #4	; (adr r2, 8002898 <HCSR04_process_main+0x24>)
 8002892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002896:	bf00      	nop
 8002898:	08002913 	.word	0x08002913
 800289c:	08002913 	.word	0x08002913
 80028a0:	08002913 	.word	0x08002913
 80028a4:	080028bd 	.word	0x080028bd
 80028a8:	080028bd 	.word	0x080028bd
 80028ac:	080028e5 	.word	0x080028e5
 80028b0:	08002913 	.word	0x08002913
 80028b4:	08002913 	.word	0x08002913
 80028b8:	08002913 	.word	0x08002913
				//neven happen
				break;
			case HCSR04_STATE_WAIT_ECHO_RISING:	//no break;
			case HCSR04_STATE_WAIT_ECHO_FALLING:
				//on attend l'IT...
				if(HAL_GetTick() - sensors[i].ttrig > HSCR04_TIMEOUT)
 80028bc:	f003 f8a2 	bl	8005a04 <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	79fb      	ldrb	r3, [r7, #7]
 80028c4:	491a      	ldr	r1, [pc, #104]	; (8002930 <HCSR04_process_main+0xbc>)
 80028c6:	015b      	lsls	r3, r3, #5
 80028c8:	440b      	add	r3, r1
 80028ca:	3310      	adds	r3, #16
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	1ad3      	subs	r3, r2, r3
 80028d0:	2b96      	cmp	r3, #150	; 0x96
 80028d2:	d920      	bls.n	8002916 <HCSR04_process_main+0xa2>
				{
					sensors[i].state = HCSR04_STATE_TIMEOUT;
 80028d4:	79fb      	ldrb	r3, [r7, #7]
 80028d6:	4a16      	ldr	r2, [pc, #88]	; (8002930 <HCSR04_process_main+0xbc>)
 80028d8:	015b      	lsls	r3, r3, #5
 80028da:	4413      	add	r3, r2
 80028dc:	330e      	adds	r3, #14
 80028de:	2206      	movs	r2, #6
 80028e0:	701a      	strb	r2, [r3, #0]
				}
				break;
 80028e2:	e018      	b.n	8002916 <HCSR04_process_main+0xa2>
			case HCSR04_STATE_ECHO_RECEIVED:
				//on a correctement reu un echo
				//calcul de la distance...
				if(HCSR04_compute_distance(i) == HAL_OK)
 80028e4:	79fb      	ldrb	r3, [r7, #7]
 80028e6:	4618      	mov	r0, r3
 80028e8:	f000 f824 	bl	8002934 <HCSR04_compute_distance>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d107      	bne.n	8002902 <HCSR04_process_main+0x8e>
					sensors[i].state = HCSR04_STATE_IDLE;
 80028f2:	79fb      	ldrb	r3, [r7, #7]
 80028f4:	4a0e      	ldr	r2, [pc, #56]	; (8002930 <HCSR04_process_main+0xbc>)
 80028f6:	015b      	lsls	r3, r3, #5
 80028f8:	4413      	add	r3, r2
 80028fa:	330e      	adds	r3, #14
 80028fc:	2208      	movs	r2, #8
 80028fe:	701a      	strb	r2, [r3, #0]
				else
					sensors[i].state = HCSR04_STATE_ERROR;
				break;
 8002900:	e00a      	b.n	8002918 <HCSR04_process_main+0xa4>
					sensors[i].state = HCSR04_STATE_ERROR;
 8002902:	79fb      	ldrb	r3, [r7, #7]
 8002904:	4a0a      	ldr	r2, [pc, #40]	; (8002930 <HCSR04_process_main+0xbc>)
 8002906:	015b      	lsls	r3, r3, #5
 8002908:	4413      	add	r3, r2
 800290a:	330e      	adds	r3, #14
 800290c:	2207      	movs	r2, #7
 800290e:	701a      	strb	r2, [r3, #0]
				break;
 8002910:	e002      	b.n	8002918 <HCSR04_process_main+0xa4>
				break;
			case HCSR04_STATE_IDLE:
				//rien  faire, on attend une demande de mesure via HCSR04_run_measure()
				break;
			default:
				break;
 8002912:	bf00      	nop
 8002914:	e000      	b.n	8002918 <HCSR04_process_main+0xa4>
				break;
 8002916:	bf00      	nop
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8002918:	79fb      	ldrb	r3, [r7, #7]
 800291a:	3301      	adds	r3, #1
 800291c:	71fb      	strb	r3, [r7, #7]
 800291e:	79fb      	ldrb	r3, [r7, #7]
 8002920:	2b04      	cmp	r3, #4
 8002922:	d9ad      	bls.n	8002880 <HCSR04_process_main+0xc>
		}
	}
}
 8002924:	bf00      	nop
 8002926:	bf00      	nop
 8002928:	3708      	adds	r7, #8
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	20000a5c 	.word	0x20000a5c

08002934 <HCSR04_compute_distance>:

static HAL_StatusTypeDef HCSR04_compute_distance(uint8_t id)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b084      	sub	sp, #16
 8002938:	af00      	add	r7, sp, #0
 800293a:	4603      	mov	r3, r0
 800293c:	71fb      	strb	r3, [r7, #7]
	uint32_t distance;

	sensors[id].distance = (uint16_t)0;	//hypothse tant qu'on a pas une valeur correcte.
 800293e:	79fb      	ldrb	r3, [r7, #7]
 8002940:	4a48      	ldr	r2, [pc, #288]	; (8002a64 <HCSR04_compute_distance+0x130>)
 8002942:	015b      	lsls	r3, r3, #5
 8002944:	4413      	add	r3, r2
 8002946:	331c      	adds	r3, #28
 8002948:	2200      	movs	r2, #0
 800294a:	801a      	strh	r2, [r3, #0]

	if(sensors[id].state != HCSR04_STATE_ECHO_RECEIVED)
 800294c:	79fb      	ldrb	r3, [r7, #7]
 800294e:	4a45      	ldr	r2, [pc, #276]	; (8002a64 <HCSR04_compute_distance+0x130>)
 8002950:	015b      	lsls	r3, r3, #5
 8002952:	4413      	add	r3, r2
 8002954:	330e      	adds	r3, #14
 8002956:	781b      	ldrb	r3, [r3, #0]
 8002958:	2b05      	cmp	r3, #5
 800295a:	d001      	beq.n	8002960 <HCSR04_compute_distance+0x2c>
		return HAL_ERROR;
 800295c:	2301      	movs	r3, #1
 800295e:	e07d      	b.n	8002a5c <HCSR04_compute_distance+0x128>

	if(sensors[id].tfalling < sensors[id].trising)
 8002960:	79fb      	ldrb	r3, [r7, #7]
 8002962:	4a40      	ldr	r2, [pc, #256]	; (8002a64 <HCSR04_compute_distance+0x130>)
 8002964:	015b      	lsls	r3, r3, #5
 8002966:	4413      	add	r3, r2
 8002968:	3314      	adds	r3, #20
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	79fb      	ldrb	r3, [r7, #7]
 800296e:	493d      	ldr	r1, [pc, #244]	; (8002a64 <HCSR04_compute_distance+0x130>)
 8002970:	015b      	lsls	r3, r3, #5
 8002972:	440b      	add	r3, r1
 8002974:	3318      	adds	r3, #24
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	429a      	cmp	r2, r3
 800297a:	d20e      	bcs.n	800299a <HCSR04_compute_distance+0x66>
		sensors[id].tfalling += HCSR04_PERIOD_TIMER;
 800297c:	79fb      	ldrb	r3, [r7, #7]
 800297e:	4a39      	ldr	r2, [pc, #228]	; (8002a64 <HCSR04_compute_distance+0x130>)
 8002980:	015b      	lsls	r3, r3, #5
 8002982:	4413      	add	r3, r2
 8002984:	3314      	adds	r3, #20
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	79fa      	ldrb	r2, [r7, #7]
 800298a:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 800298e:	3340      	adds	r3, #64	; 0x40
 8002990:	4934      	ldr	r1, [pc, #208]	; (8002a64 <HCSR04_compute_distance+0x130>)
 8002992:	0152      	lsls	r2, r2, #5
 8002994:	440a      	add	r2, r1
 8002996:	3214      	adds	r2, #20
 8002998:	6013      	str	r3, [r2, #0]

	if(sensors[id].tfalling < sensors[id].trising)
 800299a:	79fb      	ldrb	r3, [r7, #7]
 800299c:	4a31      	ldr	r2, [pc, #196]	; (8002a64 <HCSR04_compute_distance+0x130>)
 800299e:	015b      	lsls	r3, r3, #5
 80029a0:	4413      	add	r3, r2
 80029a2:	3314      	adds	r3, #20
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	79fb      	ldrb	r3, [r7, #7]
 80029a8:	492e      	ldr	r1, [pc, #184]	; (8002a64 <HCSR04_compute_distance+0x130>)
 80029aa:	015b      	lsls	r3, r3, #5
 80029ac:	440b      	add	r3, r1
 80029ae:	3318      	adds	r3, #24
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	429a      	cmp	r2, r3
 80029b4:	d201      	bcs.n	80029ba <HCSR04_compute_distance+0x86>
		return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e050      	b.n	8002a5c <HCSR04_compute_distance+0x128>

	distance = sensors[id].tfalling - sensors[id].trising;
 80029ba:	79fb      	ldrb	r3, [r7, #7]
 80029bc:	4a29      	ldr	r2, [pc, #164]	; (8002a64 <HCSR04_compute_distance+0x130>)
 80029be:	015b      	lsls	r3, r3, #5
 80029c0:	4413      	add	r3, r2
 80029c2:	3314      	adds	r3, #20
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	79fb      	ldrb	r3, [r7, #7]
 80029c8:	4926      	ldr	r1, [pc, #152]	; (8002a64 <HCSR04_compute_distance+0x130>)
 80029ca:	015b      	lsls	r3, r3, #5
 80029cc:	440b      	add	r3, r1
 80029ce:	3318      	adds	r3, #24
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	1ad3      	subs	r3, r2, r3
 80029d4:	60fb      	str	r3, [r7, #12]
	distance *=  HCSR04_PRESCALER_TIMER;	//distance est exprim ici en pulses de timer purs
 80029d6:	68fa      	ldr	r2, [r7, #12]
 80029d8:	4613      	mov	r3, r2
 80029da:	009b      	lsls	r3, r3, #2
 80029dc:	4413      	add	r3, r2
 80029de:	015b      	lsls	r3, r3, #5
 80029e0:	60fb      	str	r3, [r7, #12]

	uint32_t freq;
	if(HCSR04_TIMER == TIMER1_ID)
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 80029e2:	f004 fd1d 	bl	8007420 <HAL_RCC_GetPCLK2Freq>
 80029e6:	60b8      	str	r0, [r7, #8]
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 80029e8:	4b1f      	ldr	r3, [pc, #124]	; (8002a68 <HCSR04_compute_distance+0x134>)
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	0adb      	lsrs	r3, r3, #11
 80029ee:	f003 0307 	and.w	r3, r3, #7
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d002      	beq.n	80029fc <HCSR04_compute_distance+0xc8>
			freq *= 2;
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	005b      	lsls	r3, r3, #1
 80029fa:	60bb      	str	r3, [r7, #8]
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
			freq *= 2;
	}
	freq /= 1000000;	//frquence exprime en MHz
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	4a1b      	ldr	r2, [pc, #108]	; (8002a6c <HCSR04_compute_distance+0x138>)
 8002a00:	fba2 2303 	umull	r2, r3, r2, r3
 8002a04:	0c9b      	lsrs	r3, r3, #18
 8002a06:	60bb      	str	r3, [r7, #8]
	if(!freq)
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d101      	bne.n	8002a12 <HCSR04_compute_distance+0xde>
		return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e024      	b.n	8002a5c <HCSR04_compute_distance+0x128>

	distance /= freq;				//[us]
 8002a12:	68fa      	ldr	r2, [r7, #12]
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a1a:	60fb      	str	r3, [r7, #12]
	distance *= US_SPEED_IN_AIR;	//[um]
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8002a22:	fb02 f303 	mul.w	r3, r2, r3
 8002a26:	60fb      	str	r3, [r7, #12]
	distance /= 1000;				//distance aller-retour [mm]
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	4a11      	ldr	r2, [pc, #68]	; (8002a70 <HCSR04_compute_distance+0x13c>)
 8002a2c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a30:	099b      	lsrs	r3, r3, #6
 8002a32:	60fb      	str	r3, [r7, #12]
	distance /= 2;					//distance aller simple [mm]
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	085b      	lsrs	r3, r3, #1
 8002a38:	60fb      	str	r3, [r7, #12]

	if(distance > 5000)//au del 5m, on considre que la distance n'a pas t acquise (ou bien est infinie)
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d901      	bls.n	8002a48 <HCSR04_compute_distance+0x114>
		distance = 0;
 8002a44:	2300      	movs	r3, #0
 8002a46:	60fb      	str	r3, [r7, #12]

	sensors[id].distance = (uint16_t)distance;
 8002a48:	79fb      	ldrb	r3, [r7, #7]
 8002a4a:	68fa      	ldr	r2, [r7, #12]
 8002a4c:	b291      	uxth	r1, r2
 8002a4e:	4a05      	ldr	r2, [pc, #20]	; (8002a64 <HCSR04_compute_distance+0x130>)
 8002a50:	015b      	lsls	r3, r3, #5
 8002a52:	4413      	add	r3, r2
 8002a54:	331c      	adds	r3, #28
 8002a56:	460a      	mov	r2, r1
 8002a58:	801a      	strh	r2, [r3, #0]

	return HAL_OK;
 8002a5a:	2300      	movs	r3, #0
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3710      	adds	r7, #16
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	20000a5c 	.word	0x20000a5c
 8002a68:	40021000 	.word	0x40021000
 8002a6c:	431bde83 	.word	0x431bde83
 8002a70:	10624dd3 	.word	0x10624dd3

08002a74 <HCSR04_get_value>:
 * @ret		HAL_OK si la mesure est disponible et fournie. HAL_ERROR sinon.
 * @pre		le capteur doit avoir t initialis pralablement
 * @pre		distance doit tre un pointeur non NULL
 */
HAL_StatusTypeDef HCSR04_get_value(uint8_t id, uint16_t * distance)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b085      	sub	sp, #20
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	6039      	str	r1, [r7, #0]
 8002a7e:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret = HAL_BUSY;
 8002a80:	2302      	movs	r3, #2
 8002a82:	73fb      	strb	r3, [r7, #15]
	switch(sensors[id].state)
 8002a84:	79fb      	ldrb	r3, [r7, #7]
 8002a86:	4a1b      	ldr	r2, [pc, #108]	; (8002af4 <HCSR04_get_value+0x80>)
 8002a88:	015b      	lsls	r3, r3, #5
 8002a8a:	4413      	add	r3, r2
 8002a8c:	330e      	adds	r3, #14
 8002a8e:	781b      	ldrb	r3, [r3, #0]
 8002a90:	2b08      	cmp	r3, #8
 8002a92:	d826      	bhi.n	8002ae2 <HCSR04_get_value+0x6e>
 8002a94:	a201      	add	r2, pc, #4	; (adr r2, 8002a9c <HCSR04_get_value+0x28>)
 8002a96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a9a:	bf00      	nop
 8002a9c:	08002add 	.word	0x08002add
 8002aa0:	08002add 	.word	0x08002add
 8002aa4:	08002ae3 	.word	0x08002ae3
 8002aa8:	08002ae3 	.word	0x08002ae3
 8002aac:	08002ae3 	.word	0x08002ae3
 8002ab0:	08002ae3 	.word	0x08002ae3
 8002ab4:	08002ad7 	.word	0x08002ad7
 8002ab8:	08002add 	.word	0x08002add
 8002abc:	08002ac1 	.word	0x08002ac1
	{
		case HCSR04_STATE_IDLE:	//on a reu une distance
			*distance = sensors[id].distance;
 8002ac0:	79fb      	ldrb	r3, [r7, #7]
 8002ac2:	4a0c      	ldr	r2, [pc, #48]	; (8002af4 <HCSR04_get_value+0x80>)
 8002ac4:	015b      	lsls	r3, r3, #5
 8002ac6:	4413      	add	r3, r2
 8002ac8:	331c      	adds	r3, #28
 8002aca:	881a      	ldrh	r2, [r3, #0]
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	801a      	strh	r2, [r3, #0]
			ret = HAL_OK;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	73fb      	strb	r3, [r7, #15]
			break;
 8002ad4:	e008      	b.n	8002ae8 <HCSR04_get_value+0x74>
		case HCSR04_STATE_TIMEOUT:
			ret = HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	73fb      	strb	r3, [r7, #15]
			break;
 8002ada:	e005      	b.n	8002ae8 <HCSR04_get_value+0x74>
		case HCSR04_STATE_INEXISTANT:	//no break;		//il est anormal de demander la valeur d'un capteur non initialis
		case HCSR04_STATE_INITIALIZED:	//no break;		//il est anormal de demander la valeur d'un capteur non lanc en mesure.
		case HCSR04_STATE_ERROR:	//erreur interne lors du calcul de distance
			ret = HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	73fb      	strb	r3, [r7, #15]
			break;
 8002ae0:	e002      	b.n	8002ae8 <HCSR04_get_value+0x74>
		default:
			ret = HAL_BUSY;	// tout les autres cas sont 'busy'
 8002ae2:	2302      	movs	r3, #2
 8002ae4:	73fb      	strb	r3, [r7, #15]
			break;
 8002ae6:	bf00      	nop
	}
	return ret;
 8002ae8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3714      	adds	r7, #20
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bc80      	pop	{r7}
 8002af2:	4770      	bx	lr
 8002af4:	20000a5c 	.word	0x20000a5c

08002af8 <PORTS_adc_init>:
 * @func	void PORTS_adc_init(void)
 * @post	A l'issue de l'excution de cette fonction, le tableau adc_id contient pour chaque canal son rang dans le tableau des valeurs mesures (adc_converted_value)
 * @post	Chaque canal non utilis comme analogique a un champ  -1 dans le tableau adc_id.
 */
static void PORTS_adc_init(void)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b086      	sub	sp, #24
 8002afc:	af02      	add	r7, sp, #8
	uint8_t channel;
	ADC_ChannelConfTypeDef sConfig;

	// Initialisation du tableau des id des convertisseurs analogique numrique. Chaque canal non utilis verra sa case  -1.
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8002afe:	2300      	movs	r3, #0
 8002b00:	73fb      	strb	r3, [r7, #15]
 8002b02:	e006      	b.n	8002b12 <PORTS_adc_init+0x1a>
		adc_id[channel] = -1;
 8002b04:	7bfb      	ldrb	r3, [r7, #15]
 8002b06:	4a1a      	ldr	r2, [pc, #104]	; (8002b70 <PORTS_adc_init+0x78>)
 8002b08:	21ff      	movs	r1, #255	; 0xff
 8002b0a:	54d1      	strb	r1, [r2, r3]
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8002b0c:	7bfb      	ldrb	r3, [r7, #15]
 8002b0e:	3301      	adds	r3, #1
 8002b10:	73fb      	strb	r3, [r7, #15]
 8002b12:	7bfb      	ldrb	r3, [r7, #15]
 8002b14:	2b12      	cmp	r3, #18
 8002b16:	d9f5      	bls.n	8002b04 <PORTS_adc_init+0xc>

	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8002b18:	2307      	movs	r3, #7
 8002b1a:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 0;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	607b      	str	r3, [r7, #4]
		sConfig.Rank++;
		sConfig.Channel = ADC_CHANNEL_3;
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
	#endif
	#if	USE_AN4
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_4, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 8002b20:	2301      	movs	r3, #1
 8002b22:	9300      	str	r3, [sp, #0]
 8002b24:	2300      	movs	r3, #0
 8002b26:	2203      	movs	r2, #3
 8002b28:	2110      	movs	r1, #16
 8002b2a:	4812      	ldr	r0, [pc, #72]	; (8002b74 <PORTS_adc_init+0x7c>)
 8002b2c:	f000 fb2c 	bl	8003188 <BSP_GPIO_PinCfg>
		adc_id[ADC_4] = (int8_t)sConfig.Rank;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	b25a      	sxtb	r2, r3
 8002b34:	4b0e      	ldr	r3, [pc, #56]	; (8002b70 <PORTS_adc_init+0x78>)
 8002b36:	711a      	strb	r2, [r3, #4]
		sConfig.Rank++;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	3301      	adds	r3, #1
 8002b3c:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_4;
 8002b3e:	2304      	movs	r3, #4
 8002b40:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8002b42:	463b      	mov	r3, r7
 8002b44:	4619      	mov	r1, r3
 8002b46:	480c      	ldr	r0, [pc, #48]	; (8002b78 <PORTS_adc_init+0x80>)
 8002b48:	f003 f966 	bl	8005e18 <HAL_ADC_ConfigChannel>
		sConfig.Rank++;
		sConfig.Channel = ADC_CHANNEL_16;
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
	#endif
	#if	USE_AN17
		adc_id[ADC_17] = (int8_t)sConfig.Rank;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	b25a      	sxtb	r2, r3
 8002b50:	4b07      	ldr	r3, [pc, #28]	; (8002b70 <PORTS_adc_init+0x78>)
 8002b52:	745a      	strb	r2, [r3, #17]
		sConfig.Rank++;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	3301      	adds	r3, #1
 8002b58:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_17;
 8002b5a:	2311      	movs	r3, #17
 8002b5c:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8002b5e:	463b      	mov	r3, r7
 8002b60:	4619      	mov	r1, r3
 8002b62:	4805      	ldr	r0, [pc, #20]	; (8002b78 <PORTS_adc_init+0x80>)
 8002b64:	f003 f958 	bl	8005e18 <HAL_ADC_ConfigChannel>
	#endif

}
 8002b68:	bf00      	nop
 8002b6a:	3710      	adds	r7, #16
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}
 8002b70:	20000b4c 	.word	0x20000b4c
 8002b74:	40010800 	.word	0x40010800
 8002b78:	20000b60 	.word	0x20000b60

08002b7c <ADC_init>:
 * @brief	Cette fonction initialise le priphrique ADC1, ainsi que le DMA (direct memory access).
 * @func	void ADC_init(void)
 * @post	A l'issue de l'excution de cette fonction, des conversions analogiques sont menes en permanence par l'ADC... et mettent  jour un tableau adc_converted_value que l'on peut consulter.
 */
void ADC_init(void)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b086      	sub	sp, #24
 8002b80:	af00      	add	r7, sp, #0
	__HAL_RCC_ADC1_CLK_ENABLE();
 8002b82:	4b4a      	ldr	r3, [pc, #296]	; (8002cac <ADC_init+0x130>)
 8002b84:	699b      	ldr	r3, [r3, #24]
 8002b86:	4a49      	ldr	r2, [pc, #292]	; (8002cac <ADC_init+0x130>)
 8002b88:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b8c:	6193      	str	r3, [r2, #24]
 8002b8e:	4b47      	ldr	r3, [pc, #284]	; (8002cac <ADC_init+0x130>)
 8002b90:	699b      	ldr	r3, [r3, #24]
 8002b92:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b96:	60bb      	str	r3, [r7, #8]
 8002b98:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_ADC_CONFIG(RCC_ADCPCLK2_DIV6);
 8002b9a:	4b44      	ldr	r3, [pc, #272]	; (8002cac <ADC_init+0x130>)
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002ba2:	4a42      	ldr	r2, [pc, #264]	; (8002cac <ADC_init+0x130>)
 8002ba4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ba8:	6053      	str	r3, [r2, #4]

	//Dclenchements de l'ADC par le TIMER3 (TRGO)
	TIM_HandleTypeDef * htim;
	TIM_MasterConfigTypeDef sMasterConfig;
	TIMER_run_us(TIMER3_ID,1000, FALSE);			//1 mesure par ms. (choix arbitraire, c'est un exemple...vous pouvez changer cette priode de mesure !)
 8002baa:	2200      	movs	r2, #0
 8002bac:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002bb0:	2002      	movs	r0, #2
 8002bb2:	f000 fff1 	bl	8003b98 <TIMER_run_us>
	htim = TIMER_get_phandler(TIMER3_ID);
 8002bb6:	2002      	movs	r0, #2
 8002bb8:	f001 f984 	bl	8003ec4 <TIMER_get_phandler>
 8002bbc:	6178      	str	r0, [r7, #20]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 8002bbe:	2330      	movs	r3, #48	; 0x30
 8002bc0:	60fb      	str	r3, [r7, #12]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002bc2:	2380      	movs	r3, #128	; 0x80
 8002bc4:	613b      	str	r3, [r7, #16]
	HAL_TIMEx_MasterConfigSynchronization(htim, &sMasterConfig);
 8002bc6:	f107 030c 	add.w	r3, r7, #12
 8002bca:	4619      	mov	r1, r3
 8002bcc:	6978      	ldr	r0, [r7, #20]
 8002bce:	f004 ff91 	bl	8007af4 <HAL_TIMEx_MasterConfigSynchronization>
	HAL_TIM_GenerateEvent(htim,TIM_EVENTSOURCE_TRIGGER);
 8002bd2:	2140      	movs	r1, #64	; 0x40
 8002bd4:	6978      	ldr	r0, [r7, #20]
 8002bd6:	f004 ff04 	bl	80079e2 <HAL_TIM_GenerateEvent>
	hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8002bda:	4b35      	ldr	r3, [pc, #212]	; (8002cb0 <ADC_init+0x134>)
 8002bdc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002be0:	61da      	str	r2, [r3, #28]

	// Initialisation de l'ADC1
	hadc.Instance = ADC1;
 8002be2:	4b33      	ldr	r3, [pc, #204]	; (8002cb0 <ADC_init+0x134>)
 8002be4:	4a33      	ldr	r2, [pc, #204]	; (8002cb4 <ADC_init+0x138>)
 8002be6:	601a      	str	r2, [r3, #0]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;					//Alignement a droite des donnees mesurees dans le resultat sur 16 bits.
 8002be8:	4b31      	ldr	r3, [pc, #196]	; (8002cb0 <ADC_init+0x134>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	605a      	str	r2, [r3, #4]
	hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;							//Mode de conversion : ENABLE si plusieurs canaux. DISABLE si un seul canal.
 8002bee:	4b30      	ldr	r3, [pc, #192]	; (8002cb0 <ADC_init+0x134>)
 8002bf0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002bf4:	609a      	str	r2, [r3, #8]
	hadc.Init.ContinuousConvMode = DISABLE;						//Mode continu : ENABLE si mesures en continu. DISABLE si une seule mesure a effectuer.
 8002bf6:	4b2e      	ldr	r3, [pc, #184]	; (8002cb0 <ADC_init+0x134>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	60da      	str	r2, [r3, #12]
	hadc.Init.NbrOfConversion = ADC_NB_OF_CHANNEL_USED;			//Nombre de conversions a effectuer dans un cycle de mesure. (minimum 1, maximum 18).
 8002bfc:	4b2c      	ldr	r3, [pc, #176]	; (8002cb0 <ADC_init+0x134>)
 8002bfe:	2202      	movs	r2, #2
 8002c00:	611a      	str	r2, [r3, #16]
	hadc.Init.DiscontinuousConvMode = DISABLE;
 8002c02:	4b2b      	ldr	r3, [pc, #172]	; (8002cb0 <ADC_init+0x134>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	615a      	str	r2, [r3, #20]
	hadc.Init.NbrOfDiscConversion = 0;
 8002c08:	4b29      	ldr	r3, [pc, #164]	; (8002cb0 <ADC_init+0x134>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	619a      	str	r2, [r3, #24]

	HAL_ADC_Init(&hadc);										//Initialisation de l'ADCx avec la structure remplie
 8002c0e:	4828      	ldr	r0, [pc, #160]	; (8002cb0 <ADC_init+0x134>)
 8002c10:	f002 ff26 	bl	8005a60 <HAL_ADC_Init>

	// Initialisation des ports en analogique.
	PORTS_adc_init();
 8002c14:	f7ff ff70 	bl	8002af8 <PORTS_adc_init>

	//Configuration du DMA.
	__HAL_RCC_DMA1_CLK_ENABLE();
 8002c18:	4b24      	ldr	r3, [pc, #144]	; (8002cac <ADC_init+0x130>)
 8002c1a:	695b      	ldr	r3, [r3, #20]
 8002c1c:	4a23      	ldr	r2, [pc, #140]	; (8002cac <ADC_init+0x130>)
 8002c1e:	f043 0301 	orr.w	r3, r3, #1
 8002c22:	6153      	str	r3, [r2, #20]
 8002c24:	4b21      	ldr	r3, [pc, #132]	; (8002cac <ADC_init+0x130>)
 8002c26:	695b      	ldr	r3, [r3, #20]
 8002c28:	f003 0301 	and.w	r3, r3, #1
 8002c2c:	607b      	str	r3, [r7, #4]
 8002c2e:	687b      	ldr	r3, [r7, #4]
	hdma.Instance = DMA1_Channel1;
 8002c30:	4b21      	ldr	r3, [pc, #132]	; (8002cb8 <ADC_init+0x13c>)
 8002c32:	4a22      	ldr	r2, [pc, #136]	; (8002cbc <ADC_init+0x140>)
 8002c34:	601a      	str	r2, [r3, #0]
	hdma.XferCpltCallback = NULL;
 8002c36:	4b20      	ldr	r3, [pc, #128]	; (8002cb8 <ADC_init+0x13c>)
 8002c38:	2200      	movs	r2, #0
 8002c3a:	629a      	str	r2, [r3, #40]	; 0x28
	hdma.XferErrorCallback = NULL;
 8002c3c:	4b1e      	ldr	r3, [pc, #120]	; (8002cb8 <ADC_init+0x13c>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	631a      	str	r2, [r3, #48]	; 0x30
	hdma.XferHalfCpltCallback = NULL;
 8002c42:	4b1d      	ldr	r3, [pc, #116]	; (8002cb8 <ADC_init+0x13c>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma.Init.Direction = DMA_PERIPH_TO_MEMORY;				//On indique au priphrique DMA qu'il doit copier des donnes d'un priphrique vers la mmoire.
 8002c48:	4b1b      	ldr	r3, [pc, #108]	; (8002cb8 <ADC_init+0x13c>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	605a      	str	r2, [r3, #4]
	hdma.Init.PeriphInc = DMA_PINC_DISABLE;					//A chaque copie, l'adresse source des donnes n'est pas incrmente (il se sert dans le mme registre de l'ADC pour chaque nouvelle donne)
 8002c4e:	4b1a      	ldr	r3, [pc, #104]	; (8002cb8 <ADC_init+0x13c>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	609a      	str	r2, [r3, #8]
	hdma.Init.MemInc = DMA_MINC_ENABLE;						//A chaque copie, l'adresse destination des donnes est  incrmente (il range les donnes en mmoire dans un tableau)
 8002c54:	4b18      	ldr	r3, [pc, #96]	; (8002cb8 <ADC_init+0x13c>)
 8002c56:	2280      	movs	r2, #128	; 0x80
 8002c58:	60da      	str	r2, [r3, #12]
	hdma.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002c5a:	4b17      	ldr	r3, [pc, #92]	; (8002cb8 <ADC_init+0x13c>)
 8002c5c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c60:	611a      	str	r2, [r3, #16]
	hdma.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002c62:	4b15      	ldr	r3, [pc, #84]	; (8002cb8 <ADC_init+0x13c>)
 8002c64:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c68:	615a      	str	r2, [r3, #20]
	hdma.Init.Mode = DMA_CIRCULAR;
 8002c6a:	4b13      	ldr	r3, [pc, #76]	; (8002cb8 <ADC_init+0x13c>)
 8002c6c:	2220      	movs	r2, #32
 8002c6e:	619a      	str	r2, [r3, #24]
	hdma.Init.Priority = DMA_PRIORITY_HIGH;
 8002c70:	4b11      	ldr	r3, [pc, #68]	; (8002cb8 <ADC_init+0x13c>)
 8002c72:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c76:	61da      	str	r2, [r3, #28]
	HAL_DMA_Init(&hdma);
 8002c78:	480f      	ldr	r0, [pc, #60]	; (8002cb8 <ADC_init+0x13c>)
 8002c7a:	f003 fbd1 	bl	8006420 <HAL_DMA_Init>

	// Association entre le handler du DMA et celui de l'ADC
	__HAL_LINKDMA(&hadc, DMA_Handle, hdma);
 8002c7e:	4b0c      	ldr	r3, [pc, #48]	; (8002cb0 <ADC_init+0x134>)
 8002c80:	4a0d      	ldr	r2, [pc, #52]	; (8002cb8 <ADC_init+0x13c>)
 8002c82:	621a      	str	r2, [r3, #32]
 8002c84:	4b0c      	ldr	r3, [pc, #48]	; (8002cb8 <ADC_init+0x13c>)
 8002c86:	4a0a      	ldr	r2, [pc, #40]	; (8002cb0 <ADC_init+0x134>)
 8002c88:	625a      	str	r2, [r3, #36]	; 0x24

	//Configuration des interruptions.
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	2100      	movs	r1, #0
 8002c8e:	200b      	movs	r0, #11
 8002c90:	f003 fb83 	bl	800639a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);				//Si vous souhaitez activer les interruption  chaque fin de remplissage DMA... dcommentez cette ligne.
 8002c94:	200b      	movs	r0, #11
 8002c96:	f003 fb9c 	bl	80063d2 <HAL_NVIC_EnableIRQ>

	//Lancement de l'ADC, avec usage du DMA.
	HAL_ADC_Start_DMA(&hadc,adc_converted_value,ADC_NB_OF_CHANNEL_USED);
 8002c9a:	2202      	movs	r2, #2
 8002c9c:	4908      	ldr	r1, [pc, #32]	; (8002cc0 <ADC_init+0x144>)
 8002c9e:	4804      	ldr	r0, [pc, #16]	; (8002cb0 <ADC_init+0x134>)
 8002ca0:	f002 ffc0 	bl	8005c24 <HAL_ADC_Start_DMA>

}
 8002ca4:	bf00      	nop
 8002ca6:	3718      	adds	r7, #24
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	40021000 	.word	0x40021000
 8002cb0:	20000b60 	.word	0x20000b60
 8002cb4:	40012400 	.word	0x40012400
 8002cb8:	20000b90 	.word	0x20000b90
 8002cbc:	40020008 	.word	0x40020008
 8002cc0:	20000b00 	.word	0x20000b00

08002cc4 <ADC_getValue>:
* @param	channel : un canal de ADC_0  ADC_15
* @retval 	un entier sign sur 16 bits, correspondant  la valeur demande, pouvant aller de 0  4095 (l'ADC mesure sur 12 bits).
* @retval	Cette fonction retourne -1 si l'on demande un canal ADC qui n'a pas t initialis (le define USE_ADCx correspondant est comment)
*/
int16_t ADC_getValue(adc_id_e channel)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b082      	sub	sp, #8
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	4603      	mov	r3, r0
 8002ccc:	71fb      	strb	r3, [r7, #7]
	if(adc_id[channel] == -1 || channel >= ADC_CHANNEL_NB)
 8002cce:	79fb      	ldrb	r3, [r7, #7]
 8002cd0:	4a0d      	ldr	r2, [pc, #52]	; (8002d08 <ADC_getValue+0x44>)
 8002cd2:	56d3      	ldrsb	r3, [r2, r3]
 8002cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cd8:	d002      	beq.n	8002ce0 <ADC_getValue+0x1c>
 8002cda:	79fb      	ldrb	r3, [r7, #7]
 8002cdc:	2b12      	cmp	r3, #18
 8002cde:	d907      	bls.n	8002cf0 <ADC_getValue+0x2c>
	{
		printf("Lecture de la valeur du canal analogique numrique %d : non utilis ou non initialis !\n", channel);
 8002ce0:	79fb      	ldrb	r3, [r7, #7]
 8002ce2:	4619      	mov	r1, r3
 8002ce4:	4809      	ldr	r0, [pc, #36]	; (8002d0c <ADC_getValue+0x48>)
 8002ce6:	f005 fe25 	bl	8008934 <printf>
		return -1;
 8002cea:	f04f 33ff 	mov.w	r3, #4294967295
 8002cee:	e007      	b.n	8002d00 <ADC_getValue+0x3c>
	}
	return (int16_t)adc_converted_value[adc_id[channel]];
 8002cf0:	79fb      	ldrb	r3, [r7, #7]
 8002cf2:	4a05      	ldr	r2, [pc, #20]	; (8002d08 <ADC_getValue+0x44>)
 8002cf4:	56d3      	ldrsb	r3, [r2, r3]
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	4b05      	ldr	r3, [pc, #20]	; (8002d10 <ADC_getValue+0x4c>)
 8002cfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cfe:	b21b      	sxth	r3, r3
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3708      	adds	r7, #8
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	20000b4c 	.word	0x20000b4c
 8002d0c:	0800eb90 	.word	0x0800eb90
 8002d10:	20000b00 	.word	0x20000b00

08002d14 <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 8002d18:	4b07      	ldr	r3, [pc, #28]	; (8002d38 <DMA1_Channel1_IRQHandler+0x24>)
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 8002d1e:	4807      	ldr	r0, [pc, #28]	; (8002d3c <DMA1_Channel1_IRQHandler+0x28>)
 8002d20:	f003 fcae 	bl	8006680 <HAL_DMA_IRQHandler>
	if(callback_function)
 8002d24:	4b06      	ldr	r3, [pc, #24]	; (8002d40 <DMA1_Channel1_IRQHandler+0x2c>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d002      	beq.n	8002d32 <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 8002d2c:	4b04      	ldr	r3, [pc, #16]	; (8002d40 <DMA1_Channel1_IRQHandler+0x2c>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4798      	blx	r3
}
 8002d32:	bf00      	nop
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	20000bd8 	.word	0x20000bd8
 8002d3c:	20000b90 	.word	0x20000b90
 8002d40:	20000bd4 	.word	0x20000bd4

08002d44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	db0b      	blt.n	8002d6e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d56:	79fb      	ldrb	r3, [r7, #7]
 8002d58:	f003 021f 	and.w	r2, r3, #31
 8002d5c:	4906      	ldr	r1, [pc, #24]	; (8002d78 <__NVIC_EnableIRQ+0x34>)
 8002d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d62:	095b      	lsrs	r3, r3, #5
 8002d64:	2001      	movs	r0, #1
 8002d66:	fa00 f202 	lsl.w	r2, r0, r2
 8002d6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d6e:	bf00      	nop
 8002d70:	370c      	adds	r7, #12
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bc80      	pop	{r7}
 8002d76:	4770      	bx	lr
 8002d78:	e000e100 	.word	0xe000e100

08002d7c <EXTIT_set_callback>:

/*
 * @brief cette fonction permet de dclarer une fonction de callback, associe  un numro de broche.
 */
void EXTIT_set_callback(callback_extit_t fun, uint8_t pin_number, bool_e enable)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b084      	sub	sp, #16
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	60f8      	str	r0, [r7, #12]
 8002d84:	460b      	mov	r3, r1
 8002d86:	607a      	str	r2, [r7, #4]
 8002d88:	72fb      	strb	r3, [r7, #11]
	callbacks[pin_number] = fun;
 8002d8a:	7afb      	ldrb	r3, [r7, #11]
 8002d8c:	4907      	ldr	r1, [pc, #28]	; (8002dac <EXTIT_set_callback+0x30>)
 8002d8e:	68fa      	ldr	r2, [r7, #12]
 8002d90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(enable)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d003      	beq.n	8002da2 <EXTIT_set_callback+0x26>
		EXTIT_enable(pin_number);
 8002d9a:	7afb      	ldrb	r3, [r7, #11]
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f000 f807 	bl	8002db0 <EXTIT_enable>
}
 8002da2:	bf00      	nop
 8002da4:	3710      	adds	r7, #16
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	20000bdc 	.word	0x20000bdc

08002db0 <EXTIT_enable>:

/*
 * @brief cette fonction autorise les interruptions externes correspondant au numro de broche demand.
 */
void EXTIT_enable(uint8_t pin_number)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b082      	sub	sp, #8
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	4603      	mov	r3, r0
 8002db8:	71fb      	strb	r3, [r7, #7]
	if(pin_number < 16)
 8002dba:	79fb      	ldrb	r3, [r7, #7]
 8002dbc:	2b0f      	cmp	r3, #15
 8002dbe:	d80c      	bhi.n	8002dda <EXTIT_enable+0x2a>
		BIT_SET(enables, pin_number);
 8002dc0:	79fb      	ldrb	r3, [r7, #7]
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc8:	b21a      	sxth	r2, r3
 8002dca:	4b1f      	ldr	r3, [pc, #124]	; (8002e48 <EXTIT_enable+0x98>)
 8002dcc:	881b      	ldrh	r3, [r3, #0]
 8002dce:	b21b      	sxth	r3, r3
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	b21b      	sxth	r3, r3
 8002dd4:	b29a      	uxth	r2, r3
 8002dd6:	4b1c      	ldr	r3, [pc, #112]	; (8002e48 <EXTIT_enable+0x98>)
 8002dd8:	801a      	strh	r2, [r3, #0]
	switch(pin_number)
 8002dda:	79fb      	ldrb	r3, [r7, #7]
 8002ddc:	2b04      	cmp	r3, #4
 8002dde:	d821      	bhi.n	8002e24 <EXTIT_enable+0x74>
 8002de0:	a201      	add	r2, pc, #4	; (adr r2, 8002de8 <EXTIT_enable+0x38>)
 8002de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002de6:	bf00      	nop
 8002de8:	08002dfd 	.word	0x08002dfd
 8002dec:	08002e05 	.word	0x08002e05
 8002df0:	08002e0d 	.word	0x08002e0d
 8002df4:	08002e15 	.word	0x08002e15
 8002df8:	08002e1d 	.word	0x08002e1d
	{
		case 0:	NVIC_EnableIRQ(EXTI0_IRQn);	break;
 8002dfc:	2006      	movs	r0, #6
 8002dfe:	f7ff ffa1 	bl	8002d44 <__NVIC_EnableIRQ>
 8002e02:	e01d      	b.n	8002e40 <EXTIT_enable+0x90>
		case 1:	NVIC_EnableIRQ(EXTI1_IRQn);	break;
 8002e04:	2007      	movs	r0, #7
 8002e06:	f7ff ff9d 	bl	8002d44 <__NVIC_EnableIRQ>
 8002e0a:	e019      	b.n	8002e40 <EXTIT_enable+0x90>
		case 2:	NVIC_EnableIRQ(EXTI2_IRQn);	break;
 8002e0c:	2008      	movs	r0, #8
 8002e0e:	f7ff ff99 	bl	8002d44 <__NVIC_EnableIRQ>
 8002e12:	e015      	b.n	8002e40 <EXTIT_enable+0x90>
		case 3:	NVIC_EnableIRQ(EXTI3_IRQn);	break;
 8002e14:	2009      	movs	r0, #9
 8002e16:	f7ff ff95 	bl	8002d44 <__NVIC_EnableIRQ>
 8002e1a:	e011      	b.n	8002e40 <EXTIT_enable+0x90>
		case 4:	NVIC_EnableIRQ(EXTI4_IRQn);	break;
 8002e1c:	200a      	movs	r0, #10
 8002e1e:	f7ff ff91 	bl	8002d44 <__NVIC_EnableIRQ>
 8002e22:	e00d      	b.n	8002e40 <EXTIT_enable+0x90>
		default:
			if(pin_number < 10)
 8002e24:	79fb      	ldrb	r3, [r7, #7]
 8002e26:	2b09      	cmp	r3, #9
 8002e28:	d803      	bhi.n	8002e32 <EXTIT_enable+0x82>
				NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002e2a:	2017      	movs	r0, #23
 8002e2c:	f7ff ff8a 	bl	8002d44 <__NVIC_EnableIRQ>
			else if(pin_number < 16)
				NVIC_EnableIRQ(EXTI15_10_IRQn);
			break;
 8002e30:	e005      	b.n	8002e3e <EXTIT_enable+0x8e>
			else if(pin_number < 16)
 8002e32:	79fb      	ldrb	r3, [r7, #7]
 8002e34:	2b0f      	cmp	r3, #15
 8002e36:	d802      	bhi.n	8002e3e <EXTIT_enable+0x8e>
				NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002e38:	2028      	movs	r0, #40	; 0x28
 8002e3a:	f7ff ff83 	bl	8002d44 <__NVIC_EnableIRQ>
			break;
 8002e3e:	bf00      	nop
	}
}
 8002e40:	bf00      	nop
 8002e42:	3708      	adds	r7, #8
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	20000c1c 	.word	0x20000c1c

08002e4c <EXTI_gpiopin_to_pin_number>:
	}
}


uint8_t EXTI_gpiopin_to_pin_number(uint16_t GPIO_PIN_x)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b085      	sub	sp, #20
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	4603      	mov	r3, r0
 8002e54:	80fb      	strh	r3, [r7, #6]
	uint8_t ret = -1;
 8002e56:	23ff      	movs	r3, #255	; 0xff
 8002e58:	73fb      	strb	r3, [r7, #15]
	switch(GPIO_PIN_x)
 8002e5a:	88fb      	ldrh	r3, [r7, #6]
 8002e5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e60:	f000 80b8 	beq.w	8002fd4 <EXTI_gpiopin_to_pin_number+0x188>
 8002e64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e68:	f300 80b7 	bgt.w	8002fda <EXTI_gpiopin_to_pin_number+0x18e>
 8002e6c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002e70:	f000 80ad 	beq.w	8002fce <EXTI_gpiopin_to_pin_number+0x182>
 8002e74:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002e78:	f300 80af 	bgt.w	8002fda <EXTI_gpiopin_to_pin_number+0x18e>
 8002e7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e80:	f000 80a2 	beq.w	8002fc8 <EXTI_gpiopin_to_pin_number+0x17c>
 8002e84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e88:	f300 80a7 	bgt.w	8002fda <EXTI_gpiopin_to_pin_number+0x18e>
 8002e8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e90:	f000 8097 	beq.w	8002fc2 <EXTI_gpiopin_to_pin_number+0x176>
 8002e94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e98:	f300 809f 	bgt.w	8002fda <EXTI_gpiopin_to_pin_number+0x18e>
 8002e9c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ea0:	f000 808c 	beq.w	8002fbc <EXTI_gpiopin_to_pin_number+0x170>
 8002ea4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ea8:	f300 8097 	bgt.w	8002fda <EXTI_gpiopin_to_pin_number+0x18e>
 8002eac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002eb0:	f000 8081 	beq.w	8002fb6 <EXTI_gpiopin_to_pin_number+0x16a>
 8002eb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002eb8:	f300 808f 	bgt.w	8002fda <EXTI_gpiopin_to_pin_number+0x18e>
 8002ebc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ec0:	d076      	beq.n	8002fb0 <EXTI_gpiopin_to_pin_number+0x164>
 8002ec2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ec6:	f300 8088 	bgt.w	8002fda <EXTI_gpiopin_to_pin_number+0x18e>
 8002eca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ece:	d06c      	beq.n	8002faa <EXTI_gpiopin_to_pin_number+0x15e>
 8002ed0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ed4:	f300 8081 	bgt.w	8002fda <EXTI_gpiopin_to_pin_number+0x18e>
 8002ed8:	2b80      	cmp	r3, #128	; 0x80
 8002eda:	d063      	beq.n	8002fa4 <EXTI_gpiopin_to_pin_number+0x158>
 8002edc:	2b80      	cmp	r3, #128	; 0x80
 8002ede:	dc7c      	bgt.n	8002fda <EXTI_gpiopin_to_pin_number+0x18e>
 8002ee0:	2b20      	cmp	r3, #32
 8002ee2:	dc47      	bgt.n	8002f74 <EXTI_gpiopin_to_pin_number+0x128>
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	dd78      	ble.n	8002fda <EXTI_gpiopin_to_pin_number+0x18e>
 8002ee8:	3b01      	subs	r3, #1
 8002eea:	2b1f      	cmp	r3, #31
 8002eec:	d875      	bhi.n	8002fda <EXTI_gpiopin_to_pin_number+0x18e>
 8002eee:	a201      	add	r2, pc, #4	; (adr r2, 8002ef4 <EXTI_gpiopin_to_pin_number+0xa8>)
 8002ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ef4:	08002f7b 	.word	0x08002f7b
 8002ef8:	08002f81 	.word	0x08002f81
 8002efc:	08002fdb 	.word	0x08002fdb
 8002f00:	08002f87 	.word	0x08002f87
 8002f04:	08002fdb 	.word	0x08002fdb
 8002f08:	08002fdb 	.word	0x08002fdb
 8002f0c:	08002fdb 	.word	0x08002fdb
 8002f10:	08002f8d 	.word	0x08002f8d
 8002f14:	08002fdb 	.word	0x08002fdb
 8002f18:	08002fdb 	.word	0x08002fdb
 8002f1c:	08002fdb 	.word	0x08002fdb
 8002f20:	08002fdb 	.word	0x08002fdb
 8002f24:	08002fdb 	.word	0x08002fdb
 8002f28:	08002fdb 	.word	0x08002fdb
 8002f2c:	08002fdb 	.word	0x08002fdb
 8002f30:	08002f93 	.word	0x08002f93
 8002f34:	08002fdb 	.word	0x08002fdb
 8002f38:	08002fdb 	.word	0x08002fdb
 8002f3c:	08002fdb 	.word	0x08002fdb
 8002f40:	08002fdb 	.word	0x08002fdb
 8002f44:	08002fdb 	.word	0x08002fdb
 8002f48:	08002fdb 	.word	0x08002fdb
 8002f4c:	08002fdb 	.word	0x08002fdb
 8002f50:	08002fdb 	.word	0x08002fdb
 8002f54:	08002fdb 	.word	0x08002fdb
 8002f58:	08002fdb 	.word	0x08002fdb
 8002f5c:	08002fdb 	.word	0x08002fdb
 8002f60:	08002fdb 	.word	0x08002fdb
 8002f64:	08002fdb 	.word	0x08002fdb
 8002f68:	08002fdb 	.word	0x08002fdb
 8002f6c:	08002fdb 	.word	0x08002fdb
 8002f70:	08002f99 	.word	0x08002f99
 8002f74:	2b40      	cmp	r3, #64	; 0x40
 8002f76:	d012      	beq.n	8002f9e <EXTI_gpiopin_to_pin_number+0x152>
		case GPIO_PIN_12:	ret = 12;	break;
		case GPIO_PIN_13:	ret = 13;	break;
		case GPIO_PIN_14:	ret = 14;	break;
		case GPIO_PIN_15:	ret = 15;	break;
		default:
			break;
 8002f78:	e02f      	b.n	8002fda <EXTI_gpiopin_to_pin_number+0x18e>
		case GPIO_PIN_0:	ret = 0;	break;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	73fb      	strb	r3, [r7, #15]
 8002f7e:	e02d      	b.n	8002fdc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_1:	ret = 1;	break;
 8002f80:	2301      	movs	r3, #1
 8002f82:	73fb      	strb	r3, [r7, #15]
 8002f84:	e02a      	b.n	8002fdc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_2:	ret = 2;	break;
 8002f86:	2302      	movs	r3, #2
 8002f88:	73fb      	strb	r3, [r7, #15]
 8002f8a:	e027      	b.n	8002fdc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_3:	ret = 3;	break;
 8002f8c:	2303      	movs	r3, #3
 8002f8e:	73fb      	strb	r3, [r7, #15]
 8002f90:	e024      	b.n	8002fdc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_4:	ret = 4;	break;
 8002f92:	2304      	movs	r3, #4
 8002f94:	73fb      	strb	r3, [r7, #15]
 8002f96:	e021      	b.n	8002fdc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_5:	ret = 5;	break;
 8002f98:	2305      	movs	r3, #5
 8002f9a:	73fb      	strb	r3, [r7, #15]
 8002f9c:	e01e      	b.n	8002fdc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_6:	ret = 6;	break;
 8002f9e:	2306      	movs	r3, #6
 8002fa0:	73fb      	strb	r3, [r7, #15]
 8002fa2:	e01b      	b.n	8002fdc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_7:	ret = 7;	break;
 8002fa4:	2307      	movs	r3, #7
 8002fa6:	73fb      	strb	r3, [r7, #15]
 8002fa8:	e018      	b.n	8002fdc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_8:	ret = 8;	break;
 8002faa:	2308      	movs	r3, #8
 8002fac:	73fb      	strb	r3, [r7, #15]
 8002fae:	e015      	b.n	8002fdc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_9:	ret = 9;	break;
 8002fb0:	2309      	movs	r3, #9
 8002fb2:	73fb      	strb	r3, [r7, #15]
 8002fb4:	e012      	b.n	8002fdc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_10:	ret = 10;	break;
 8002fb6:	230a      	movs	r3, #10
 8002fb8:	73fb      	strb	r3, [r7, #15]
 8002fba:	e00f      	b.n	8002fdc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_11:	ret = 11;	break;
 8002fbc:	230b      	movs	r3, #11
 8002fbe:	73fb      	strb	r3, [r7, #15]
 8002fc0:	e00c      	b.n	8002fdc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_12:	ret = 12;	break;
 8002fc2:	230c      	movs	r3, #12
 8002fc4:	73fb      	strb	r3, [r7, #15]
 8002fc6:	e009      	b.n	8002fdc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_13:	ret = 13;	break;
 8002fc8:	230d      	movs	r3, #13
 8002fca:	73fb      	strb	r3, [r7, #15]
 8002fcc:	e006      	b.n	8002fdc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_14:	ret = 14;	break;
 8002fce:	230e      	movs	r3, #14
 8002fd0:	73fb      	strb	r3, [r7, #15]
 8002fd2:	e003      	b.n	8002fdc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_15:	ret = 15;	break;
 8002fd4:	230f      	movs	r3, #15
 8002fd6:	73fb      	strb	r3, [r7, #15]
 8002fd8:	e000      	b.n	8002fdc <EXTI_gpiopin_to_pin_number+0x190>
			break;
 8002fda:	bf00      	nop
	}
	return ret;
 8002fdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3714      	adds	r7, #20
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bc80      	pop	{r7}
 8002fe6:	4770      	bx	lr

08002fe8 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b084      	sub	sp, #16
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	4603      	mov	r3, r0
 8002ff0:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8002ff2:	79fb      	ldrb	r3, [r7, #7]
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffa:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8002ffc:	4b10      	ldr	r3, [pc, #64]	; (8003040 <EXTI_call+0x58>)
 8002ffe:	695a      	ldr	r2, [r3, #20]
 8003000:	89fb      	ldrh	r3, [r7, #14]
 8003002:	4013      	ands	r3, r2
 8003004:	2b00      	cmp	r3, #0
 8003006:	d016      	beq.n	8003036 <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8003008:	4a0d      	ldr	r2, [pc, #52]	; (8003040 <EXTI_call+0x58>)
 800300a:	89fb      	ldrh	r3, [r7, #14]
 800300c:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 800300e:	4b0d      	ldr	r3, [pc, #52]	; (8003044 <EXTI_call+0x5c>)
 8003010:	881a      	ldrh	r2, [r3, #0]
 8003012:	89fb      	ldrh	r3, [r7, #14]
 8003014:	4013      	ands	r3, r2
 8003016:	b29b      	uxth	r3, r3
 8003018:	2b00      	cmp	r3, #0
 800301a:	d00c      	beq.n	8003036 <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 800301c:	79fb      	ldrb	r3, [r7, #7]
 800301e:	4a0a      	ldr	r2, [pc, #40]	; (8003048 <EXTI_call+0x60>)
 8003020:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d006      	beq.n	8003036 <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8003028:	79fb      	ldrb	r3, [r7, #7]
 800302a:	4a07      	ldr	r2, [pc, #28]	; (8003048 <EXTI_call+0x60>)
 800302c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003030:	89fa      	ldrh	r2, [r7, #14]
 8003032:	4610      	mov	r0, r2
 8003034:	4798      	blx	r3
		}
	}
}
 8003036:	bf00      	nop
 8003038:	3710      	adds	r7, #16
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	40010400 	.word	0x40010400
 8003044:	20000c1c 	.word	0x20000c1c
 8003048:	20000bdc 	.word	0x20000bdc

0800304c <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8003050:	2000      	movs	r0, #0
 8003052:	f7ff ffc9 	bl	8002fe8 <EXTI_call>
}
 8003056:	bf00      	nop
 8003058:	bd80      	pop	{r7, pc}

0800305a <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 800305a:	b580      	push	{r7, lr}
 800305c:	af00      	add	r7, sp, #0
	EXTI_call(1);
 800305e:	2001      	movs	r0, #1
 8003060:	f7ff ffc2 	bl	8002fe8 <EXTI_call>
}
 8003064:	bf00      	nop
 8003066:	bd80      	pop	{r7, pc}

08003068 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	af00      	add	r7, sp, #0
	EXTI_call(2);
 800306c:	2002      	movs	r0, #2
 800306e:	f7ff ffbb 	bl	8002fe8 <EXTI_call>
}
 8003072:	bf00      	nop
 8003074:	bd80      	pop	{r7, pc}

08003076 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8003076:	b580      	push	{r7, lr}
 8003078:	af00      	add	r7, sp, #0
	EXTI_call(3);
 800307a:	2003      	movs	r0, #3
 800307c:	f7ff ffb4 	bl	8002fe8 <EXTI_call>
}
 8003080:	bf00      	nop
 8003082:	bd80      	pop	{r7, pc}

08003084 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	af00      	add	r7, sp, #0
	EXTI_call(4);
 8003088:	2004      	movs	r0, #4
 800308a:	f7ff ffad 	bl	8002fe8 <EXTI_call>
}
 800308e:	bf00      	nop
 8003090:	bd80      	pop	{r7, pc}

08003092 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8003092:	b580      	push	{r7, lr}
 8003094:	af00      	add	r7, sp, #0
	EXTI_call(5);
 8003096:	2005      	movs	r0, #5
 8003098:	f7ff ffa6 	bl	8002fe8 <EXTI_call>
	EXTI_call(6);
 800309c:	2006      	movs	r0, #6
 800309e:	f7ff ffa3 	bl	8002fe8 <EXTI_call>
	EXTI_call(7);
 80030a2:	2007      	movs	r0, #7
 80030a4:	f7ff ffa0 	bl	8002fe8 <EXTI_call>
	EXTI_call(8);
 80030a8:	2008      	movs	r0, #8
 80030aa:	f7ff ff9d 	bl	8002fe8 <EXTI_call>
	EXTI_call(9);
 80030ae:	2009      	movs	r0, #9
 80030b0:	f7ff ff9a 	bl	8002fe8 <EXTI_call>
}
 80030b4:	bf00      	nop
 80030b6:	bd80      	pop	{r7, pc}

080030b8 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	af00      	add	r7, sp, #0
	EXTI_call(10);
 80030bc:	200a      	movs	r0, #10
 80030be:	f7ff ff93 	bl	8002fe8 <EXTI_call>
	EXTI_call(11);
 80030c2:	200b      	movs	r0, #11
 80030c4:	f7ff ff90 	bl	8002fe8 <EXTI_call>
	EXTI_call(12);
 80030c8:	200c      	movs	r0, #12
 80030ca:	f7ff ff8d 	bl	8002fe8 <EXTI_call>
	EXTI_call(13);
 80030ce:	200d      	movs	r0, #13
 80030d0:	f7ff ff8a 	bl	8002fe8 <EXTI_call>
	EXTI_call(14);
 80030d4:	200e      	movs	r0, #14
 80030d6:	f7ff ff87 	bl	8002fe8 <EXTI_call>
	EXTI_call(15);
 80030da:	200f      	movs	r0, #15
 80030dc:	f7ff ff84 	bl	8002fe8 <EXTI_call>
}
 80030e0:	bf00      	nop
 80030e2:	bd80      	pop	{r7, pc}

080030e4 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b087      	sub	sp, #28
 80030e8:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 80030ea:	4b26      	ldr	r3, [pc, #152]	; (8003184 <BSP_GPIO_Enable+0xa0>)
 80030ec:	699b      	ldr	r3, [r3, #24]
 80030ee:	4a25      	ldr	r2, [pc, #148]	; (8003184 <BSP_GPIO_Enable+0xa0>)
 80030f0:	f043 0304 	orr.w	r3, r3, #4
 80030f4:	6193      	str	r3, [r2, #24]
 80030f6:	4b23      	ldr	r3, [pc, #140]	; (8003184 <BSP_GPIO_Enable+0xa0>)
 80030f8:	699b      	ldr	r3, [r3, #24]
 80030fa:	f003 0304 	and.w	r3, r3, #4
 80030fe:	617b      	str	r3, [r7, #20]
 8003100:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8003102:	4b20      	ldr	r3, [pc, #128]	; (8003184 <BSP_GPIO_Enable+0xa0>)
 8003104:	699b      	ldr	r3, [r3, #24]
 8003106:	4a1f      	ldr	r2, [pc, #124]	; (8003184 <BSP_GPIO_Enable+0xa0>)
 8003108:	f043 0308 	orr.w	r3, r3, #8
 800310c:	6193      	str	r3, [r2, #24]
 800310e:	4b1d      	ldr	r3, [pc, #116]	; (8003184 <BSP_GPIO_Enable+0xa0>)
 8003110:	699b      	ldr	r3, [r3, #24]
 8003112:	f003 0308 	and.w	r3, r3, #8
 8003116:	613b      	str	r3, [r7, #16]
 8003118:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800311a:	4b1a      	ldr	r3, [pc, #104]	; (8003184 <BSP_GPIO_Enable+0xa0>)
 800311c:	699b      	ldr	r3, [r3, #24]
 800311e:	4a19      	ldr	r2, [pc, #100]	; (8003184 <BSP_GPIO_Enable+0xa0>)
 8003120:	f043 0310 	orr.w	r3, r3, #16
 8003124:	6193      	str	r3, [r2, #24]
 8003126:	4b17      	ldr	r3, [pc, #92]	; (8003184 <BSP_GPIO_Enable+0xa0>)
 8003128:	699b      	ldr	r3, [r3, #24]
 800312a:	f003 0310 	and.w	r3, r3, #16
 800312e:	60fb      	str	r3, [r7, #12]
 8003130:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8003132:	4b14      	ldr	r3, [pc, #80]	; (8003184 <BSP_GPIO_Enable+0xa0>)
 8003134:	699b      	ldr	r3, [r3, #24]
 8003136:	4a13      	ldr	r2, [pc, #76]	; (8003184 <BSP_GPIO_Enable+0xa0>)
 8003138:	f043 0320 	orr.w	r3, r3, #32
 800313c:	6193      	str	r3, [r2, #24]
 800313e:	4b11      	ldr	r3, [pc, #68]	; (8003184 <BSP_GPIO_Enable+0xa0>)
 8003140:	699b      	ldr	r3, [r3, #24]
 8003142:	f003 0320 	and.w	r3, r3, #32
 8003146:	60bb      	str	r3, [r7, #8]
 8003148:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800314a:	4b0e      	ldr	r3, [pc, #56]	; (8003184 <BSP_GPIO_Enable+0xa0>)
 800314c:	699b      	ldr	r3, [r3, #24]
 800314e:	4a0d      	ldr	r2, [pc, #52]	; (8003184 <BSP_GPIO_Enable+0xa0>)
 8003150:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003154:	6193      	str	r3, [r2, #24]
 8003156:	4b0b      	ldr	r3, [pc, #44]	; (8003184 <BSP_GPIO_Enable+0xa0>)
 8003158:	699b      	ldr	r3, [r3, #24]
 800315a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800315e:	607b      	str	r3, [r7, #4]
 8003160:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_AFIO_CLK_ENABLE();
 8003162:	4b08      	ldr	r3, [pc, #32]	; (8003184 <BSP_GPIO_Enable+0xa0>)
 8003164:	699b      	ldr	r3, [r3, #24]
 8003166:	4a07      	ldr	r2, [pc, #28]	; (8003184 <BSP_GPIO_Enable+0xa0>)
 8003168:	f043 0301 	orr.w	r3, r3, #1
 800316c:	6193      	str	r3, [r2, #24]
 800316e:	4b05      	ldr	r3, [pc, #20]	; (8003184 <BSP_GPIO_Enable+0xa0>)
 8003170:	699b      	ldr	r3, [r3, #24]
 8003172:	f003 0301 	and.w	r3, r3, #1
 8003176:	603b      	str	r3, [r7, #0]
 8003178:	683b      	ldr	r3, [r7, #0]
#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
#endif
}
 800317a:	bf00      	nop
 800317c:	371c      	adds	r7, #28
 800317e:	46bd      	mov	sp, r7
 8003180:	bc80      	pop	{r7}
 8003182:	4770      	bx	lr
 8003184:	40021000 	.word	0x40021000

08003188 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b088      	sub	sp, #32
 800318c:	af00      	add	r7, sp, #0
 800318e:	60f8      	str	r0, [r7, #12]
 8003190:	60b9      	str	r1, [r7, #8]
 8003192:	607a      	str	r2, [r7, #4]
 8003194:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 80031a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031a4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 80031a6:	f107 0310 	add.w	r3, r7, #16
 80031aa:	4619      	mov	r1, r3
 80031ac:	68f8      	ldr	r0, [r7, #12]
 80031ae:	f003 fb9b 	bl	80068e8 <HAL_GPIO_Init>
}
 80031b2:	bf00      	nop
 80031b4:	3720      	adds	r7, #32
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
	...

080031bc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80031bc:	b480      	push	{r7}
 80031be:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80031c0:	f3bf 8f4f 	dsb	sy
}
 80031c4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80031c6:	4b06      	ldr	r3, [pc, #24]	; (80031e0 <__NVIC_SystemReset+0x24>)
 80031c8:	68db      	ldr	r3, [r3, #12]
 80031ca:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80031ce:	4904      	ldr	r1, [pc, #16]	; (80031e0 <__NVIC_SystemReset+0x24>)
 80031d0:	4b04      	ldr	r3, [pc, #16]	; (80031e4 <__NVIC_SystemReset+0x28>)
 80031d2:	4313      	orrs	r3, r2
 80031d4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80031d6:	f3bf 8f4f 	dsb	sy
}
 80031da:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80031dc:	bf00      	nop
 80031de:	e7fd      	b.n	80031dc <__NVIC_SystemReset+0x20>
 80031e0:	e000ed00 	.word	0xe000ed00
 80031e4:	05fa0004 	.word	0x05fa0004

080031e8 <SPI_Init>:
/*
 * @brief Initialise le bus SPI
 * @param SPIx indique le SPI utilis (SPI1 ou SPI2)
 */
void SPI_Init(SPI_TypeDef* SPIx)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b08a      	sub	sp, #40	; 0x28
 80031ec:	af02      	add	r7, sp, #8
 80031ee:	6078      	str	r0, [r7, #4]
	assert(SPIx == SPI1 || SPIx == SPI2);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	4a80      	ldr	r2, [pc, #512]	; (80033f4 <SPI_Init+0x20c>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d00a      	beq.n	800320e <SPI_Init+0x26>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	4a7f      	ldr	r2, [pc, #508]	; (80033f8 <SPI_Init+0x210>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d006      	beq.n	800320e <SPI_Init+0x26>
 8003200:	4a7e      	ldr	r2, [pc, #504]	; (80033fc <SPI_Init+0x214>)
 8003202:	211e      	movs	r1, #30
 8003204:	487e      	ldr	r0, [pc, #504]	; (8003400 <SPI_Init+0x218>)
 8003206:	f005 fb95 	bl	8008934 <printf>
 800320a:	f7ff ffd7 	bl	80031bc <__NVIC_SystemReset>

	// SPI_ID = SPI2_ID si SPI2 sinon SPI1_ID
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	4a79      	ldr	r2, [pc, #484]	; (80033f8 <SPI_Init+0x210>)
 8003212:	4293      	cmp	r3, r2
 8003214:	bf0c      	ite	eq
 8003216:	2301      	moveq	r3, #1
 8003218:	2300      	movne	r3, #0
 800321a:	b2db      	uxtb	r3, r3
 800321c:	77fb      	strb	r3, [r7, #31]
	if(id == SPI1_ID)
 800321e:	7ffb      	ldrb	r3, [r7, #31]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d130      	bne.n	8003286 <SPI_Init+0x9e>
	{
		//Enables the clocks and pin configuration
		__HAL_RCC_SPI1_CLK_ENABLE();
 8003224:	4b77      	ldr	r3, [pc, #476]	; (8003404 <SPI_Init+0x21c>)
 8003226:	699b      	ldr	r3, [r3, #24]
 8003228:	4a76      	ldr	r2, [pc, #472]	; (8003404 <SPI_Init+0x21c>)
 800322a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800322e:	6193      	str	r3, [r2, #24]
 8003230:	4b74      	ldr	r3, [pc, #464]	; (8003404 <SPI_Init+0x21c>)
 8003232:	699b      	ldr	r3, [r3, #24]
 8003234:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003238:	61bb      	str	r3, [r7, #24]
 800323a:	69bb      	ldr	r3, [r7, #24]

		#if SPI1_ON_PA5_PA6_PA7
			__HAL_RCC_GPIOA_CLK_ENABLE();
 800323c:	4b71      	ldr	r3, [pc, #452]	; (8003404 <SPI_Init+0x21c>)
 800323e:	699b      	ldr	r3, [r3, #24]
 8003240:	4a70      	ldr	r2, [pc, #448]	; (8003404 <SPI_Init+0x21c>)
 8003242:	f043 0304 	orr.w	r3, r3, #4
 8003246:	6193      	str	r3, [r2, #24]
 8003248:	4b6e      	ldr	r3, [pc, #440]	; (8003404 <SPI_Init+0x21c>)
 800324a:	699b      	ldr	r3, [r3, #24]
 800324c:	f003 0304 	and.w	r3, r3, #4
 8003250:	617b      	str	r3, [r7, #20]
 8003252:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8003254:	2303      	movs	r3, #3
 8003256:	9300      	str	r3, [sp, #0]
 8003258:	2301      	movs	r3, #1
 800325a:	2202      	movs	r2, #2
 800325c:	2120      	movs	r1, #32
 800325e:	486a      	ldr	r0, [pc, #424]	; (8003408 <SPI_Init+0x220>)
 8003260:	f7ff ff92 	bl	8003188 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8003264:	2303      	movs	r3, #3
 8003266:	9300      	str	r3, [sp, #0]
 8003268:	2301      	movs	r3, #1
 800326a:	2200      	movs	r2, #0
 800326c:	2140      	movs	r1, #64	; 0x40
 800326e:	4866      	ldr	r0, [pc, #408]	; (8003408 <SPI_Init+0x220>)
 8003270:	f7ff ff8a 	bl	8003188 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8003274:	2303      	movs	r3, #3
 8003276:	9300      	str	r3, [sp, #0]
 8003278:	2301      	movs	r3, #1
 800327a:	2202      	movs	r2, #2
 800327c:	2180      	movs	r1, #128	; 0x80
 800327e:	4862      	ldr	r0, [pc, #392]	; (8003408 <SPI_Init+0x220>)
 8003280:	f7ff ff82 	bl	8003188 <BSP_GPIO_PinCfg>
 8003284:	e032      	b.n	80032ec <SPI_Init+0x104>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
		#endif
	}
	else
	{
		__HAL_RCC_SPI2_CLK_ENABLE();
 8003286:	4b5f      	ldr	r3, [pc, #380]	; (8003404 <SPI_Init+0x21c>)
 8003288:	69db      	ldr	r3, [r3, #28]
 800328a:	4a5e      	ldr	r2, [pc, #376]	; (8003404 <SPI_Init+0x21c>)
 800328c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003290:	61d3      	str	r3, [r2, #28]
 8003292:	4b5c      	ldr	r3, [pc, #368]	; (8003404 <SPI_Init+0x21c>)
 8003294:	69db      	ldr	r3, [r3, #28]
 8003296:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800329a:	613b      	str	r3, [r7, #16]
 800329c:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 800329e:	4b59      	ldr	r3, [pc, #356]	; (8003404 <SPI_Init+0x21c>)
 80032a0:	699b      	ldr	r3, [r3, #24]
 80032a2:	4a58      	ldr	r2, [pc, #352]	; (8003404 <SPI_Init+0x21c>)
 80032a4:	f043 0308 	orr.w	r3, r3, #8
 80032a8:	6193      	str	r3, [r2, #24]
 80032aa:	4b56      	ldr	r3, [pc, #344]	; (8003404 <SPI_Init+0x21c>)
 80032ac:	699b      	ldr	r3, [r3, #24]
 80032ae:	f003 0308 	and.w	r3, r3, #8
 80032b2:	60fb      	str	r3, [r7, #12]
 80032b4:	68fb      	ldr	r3, [r7, #12]
		//SPI2 sur PB10 et PB11.
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80032b6:	2303      	movs	r3, #3
 80032b8:	9300      	str	r3, [sp, #0]
 80032ba:	2301      	movs	r3, #1
 80032bc:	2202      	movs	r2, #2
 80032be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80032c2:	4852      	ldr	r0, [pc, #328]	; (800340c <SPI_Init+0x224>)
 80032c4:	f7ff ff60 	bl	8003188 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80032c8:	2303      	movs	r3, #3
 80032ca:	9300      	str	r3, [sp, #0]
 80032cc:	2301      	movs	r3, #1
 80032ce:	2200      	movs	r2, #0
 80032d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80032d4:	484d      	ldr	r0, [pc, #308]	; (800340c <SPI_Init+0x224>)
 80032d6:	f7ff ff57 	bl	8003188 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80032da:	2303      	movs	r3, #3
 80032dc:	9300      	str	r3, [sp, #0]
 80032de:	2301      	movs	r3, #1
 80032e0:	2202      	movs	r2, #2
 80032e2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80032e6:	4849      	ldr	r0, [pc, #292]	; (800340c <SPI_Init+0x224>)
 80032e8:	f7ff ff4e 	bl	8003188 <BSP_GPIO_PinCfg>
	}
	//Configuration of the SPIx module
	hSPI[id].Instance = SPIx;
 80032ec:	7ffb      	ldrb	r3, [r7, #31]
 80032ee:	4a48      	ldr	r2, [pc, #288]	; (8003410 <SPI_Init+0x228>)
 80032f0:	2158      	movs	r1, #88	; 0x58
 80032f2:	fb01 f303 	mul.w	r3, r1, r3
 80032f6:	4413      	add	r3, r2
 80032f8:	687a      	ldr	r2, [r7, #4]
 80032fa:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80032fc:	7ffb      	ldrb	r3, [r7, #31]
 80032fe:	4a44      	ldr	r2, [pc, #272]	; (8003410 <SPI_Init+0x228>)
 8003300:	2158      	movs	r1, #88	; 0x58
 8003302:	fb01 f303 	mul.w	r3, r1, r3
 8003306:	4413      	add	r3, r2
 8003308:	331c      	adds	r3, #28
 800330a:	2210      	movs	r2, #16
 800330c:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPhase = SPI_PHASE_1EDGE;
 800330e:	7ffb      	ldrb	r3, [r7, #31]
 8003310:	4a3f      	ldr	r2, [pc, #252]	; (8003410 <SPI_Init+0x228>)
 8003312:	2158      	movs	r1, #88	; 0x58
 8003314:	fb01 f303 	mul.w	r3, r1, r3
 8003318:	4413      	add	r3, r2
 800331a:	3314      	adds	r3, #20
 800331c:	2200      	movs	r2, #0
 800331e:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPolarity = SPI_POLARITY_LOW;
 8003320:	7ffb      	ldrb	r3, [r7, #31]
 8003322:	4a3b      	ldr	r2, [pc, #236]	; (8003410 <SPI_Init+0x228>)
 8003324:	2158      	movs	r1, #88	; 0x58
 8003326:	fb01 f303 	mul.w	r3, r1, r3
 800332a:	4413      	add	r3, r2
 800332c:	3310      	adds	r3, #16
 800332e:	2200      	movs	r2, #0
 8003330:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003332:	7ffb      	ldrb	r3, [r7, #31]
 8003334:	4a36      	ldr	r2, [pc, #216]	; (8003410 <SPI_Init+0x228>)
 8003336:	2158      	movs	r1, #88	; 0x58
 8003338:	fb01 f303 	mul.w	r3, r1, r3
 800333c:	4413      	add	r3, r2
 800333e:	3328      	adds	r3, #40	; 0x28
 8003340:	2200      	movs	r2, #0
 8003342:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCPolynomial = 0;
 8003344:	7ffb      	ldrb	r3, [r7, #31]
 8003346:	4a32      	ldr	r2, [pc, #200]	; (8003410 <SPI_Init+0x228>)
 8003348:	2158      	movs	r1, #88	; 0x58
 800334a:	fb01 f303 	mul.w	r3, r1, r3
 800334e:	4413      	add	r3, r2
 8003350:	332c      	adds	r3, #44	; 0x2c
 8003352:	2200      	movs	r2, #0
 8003354:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8003356:	7ffb      	ldrb	r3, [r7, #31]
 8003358:	4a2d      	ldr	r2, [pc, #180]	; (8003410 <SPI_Init+0x228>)
 800335a:	2158      	movs	r1, #88	; 0x58
 800335c:	fb01 f303 	mul.w	r3, r1, r3
 8003360:	4413      	add	r3, r2
 8003362:	330c      	adds	r3, #12
 8003364:	2200      	movs	r2, #0
 8003366:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Direction = SPI_DIRECTION_2LINES;
 8003368:	7ffb      	ldrb	r3, [r7, #31]
 800336a:	4a29      	ldr	r2, [pc, #164]	; (8003410 <SPI_Init+0x228>)
 800336c:	2158      	movs	r1, #88	; 0x58
 800336e:	fb01 f303 	mul.w	r3, r1, r3
 8003372:	4413      	add	r3, r2
 8003374:	3308      	adds	r3, #8
 8003376:	2200      	movs	r2, #0
 8003378:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.FirstBit = SPI_FIRSTBIT_MSB;
 800337a:	7ffb      	ldrb	r3, [r7, #31]
 800337c:	4a24      	ldr	r2, [pc, #144]	; (8003410 <SPI_Init+0x228>)
 800337e:	2158      	movs	r1, #88	; 0x58
 8003380:	fb01 f303 	mul.w	r3, r1, r3
 8003384:	4413      	add	r3, r2
 8003386:	3320      	adds	r3, #32
 8003388:	2200      	movs	r2, #0
 800338a:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Mode = SPI_MODE_MASTER;
 800338c:	7ffb      	ldrb	r3, [r7, #31]
 800338e:	4a20      	ldr	r2, [pc, #128]	; (8003410 <SPI_Init+0x228>)
 8003390:	2158      	movs	r1, #88	; 0x58
 8003392:	fb01 f303 	mul.w	r3, r1, r3
 8003396:	4413      	add	r3, r2
 8003398:	3304      	adds	r3, #4
 800339a:	f44f 7282 	mov.w	r2, #260	; 0x104
 800339e:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.NSS = SPI_NSS_SOFT;			//Chip select must be manage by software.
 80033a0:	7ffb      	ldrb	r3, [r7, #31]
 80033a2:	4a1b      	ldr	r2, [pc, #108]	; (8003410 <SPI_Init+0x228>)
 80033a4:	2158      	movs	r1, #88	; 0x58
 80033a6:	fb01 f303 	mul.w	r3, r1, r3
 80033aa:	4413      	add	r3, r2
 80033ac:	3318      	adds	r3, #24
 80033ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033b2:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.TIMode = SPI_TIMODE_DISABLE;
 80033b4:	7ffb      	ldrb	r3, [r7, #31]
 80033b6:	4a16      	ldr	r2, [pc, #88]	; (8003410 <SPI_Init+0x228>)
 80033b8:	2158      	movs	r1, #88	; 0x58
 80033ba:	fb01 f303 	mul.w	r3, r1, r3
 80033be:	4413      	add	r3, r2
 80033c0:	3324      	adds	r3, #36	; 0x24
 80033c2:	2200      	movs	r2, #0
 80033c4:	601a      	str	r2, [r3, #0]
	hSPI[id].State = HAL_SPI_STATE_RESET;
 80033c6:	7ffb      	ldrb	r3, [r7, #31]
 80033c8:	4a11      	ldr	r2, [pc, #68]	; (8003410 <SPI_Init+0x228>)
 80033ca:	2158      	movs	r1, #88	; 0x58
 80033cc:	fb01 f303 	mul.w	r3, r1, r3
 80033d0:	4413      	add	r3, r2
 80033d2:	3351      	adds	r3, #81	; 0x51
 80033d4:	2200      	movs	r2, #0
 80033d6:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Init(&hSPI[id]);
 80033d8:	7ffb      	ldrb	r3, [r7, #31]
 80033da:	2258      	movs	r2, #88	; 0x58
 80033dc:	fb02 f303 	mul.w	r3, r2, r3
 80033e0:	4a0b      	ldr	r2, [pc, #44]	; (8003410 <SPI_Init+0x228>)
 80033e2:	4413      	add	r3, r2
 80033e4:	4618      	mov	r0, r3
 80033e6:	f004 fa3d 	bl	8007864 <HAL_SPI_Init>
}
 80033ea:	bf00      	nop
 80033ec:	3720      	adds	r7, #32
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}
 80033f2:	bf00      	nop
 80033f4:	40013000 	.word	0x40013000
 80033f8:	40003800 	.word	0x40003800
 80033fc:	0800ebf0 	.word	0x0800ebf0
 8003400:	0800ec10 	.word	0x0800ec10
 8003404:	40021000 	.word	0x40021000
 8003408:	40010800 	.word	0x40010800
 800340c:	40010c00 	.word	0x40010c00
 8003410:	20000c20 	.word	0x20000c20

08003414 <SPI_WriteNoRegister>:
 * @brief Cette fonction sert  envoyer une donne sur l'un des bus SPI.
 * @param SPIx est le SPI sur lequel envoyer la donne.
 * @param data est la donne  envoyer.
 */
void SPI_WriteNoRegister(SPI_TypeDef* SPIx, uint8_t data)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b084      	sub	sp, #16
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	460b      	mov	r3, r1
 800341e:	70fb      	strb	r3, [r7, #3]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	4a12      	ldr	r2, [pc, #72]	; (800346c <SPI_WriteNoRegister+0x58>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d00a      	beq.n	800343e <SPI_WriteNoRegister+0x2a>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	4a11      	ldr	r2, [pc, #68]	; (8003470 <SPI_WriteNoRegister+0x5c>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d006      	beq.n	800343e <SPI_WriteNoRegister+0x2a>
 8003430:	4a10      	ldr	r2, [pc, #64]	; (8003474 <SPI_WriteNoRegister+0x60>)
 8003432:	217f      	movs	r1, #127	; 0x7f
 8003434:	4810      	ldr	r0, [pc, #64]	; (8003478 <SPI_WriteNoRegister+0x64>)
 8003436:	f005 fa7d 	bl	8008934 <printf>
 800343a:	f7ff febf 	bl	80031bc <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	4a0b      	ldr	r2, [pc, #44]	; (8003470 <SPI_WriteNoRegister+0x5c>)
 8003442:	4293      	cmp	r3, r2
 8003444:	bf0c      	ite	eq
 8003446:	2301      	moveq	r3, #1
 8003448:	2300      	movne	r3, #0
 800344a:	b2db      	uxtb	r3, r3
 800344c:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hSPI[id],&data,1,100);
 800344e:	7bfb      	ldrb	r3, [r7, #15]
 8003450:	2258      	movs	r2, #88	; 0x58
 8003452:	fb02 f303 	mul.w	r3, r2, r3
 8003456:	4a09      	ldr	r2, [pc, #36]	; (800347c <SPI_WriteNoRegister+0x68>)
 8003458:	1898      	adds	r0, r3, r2
 800345a:	1cf9      	adds	r1, r7, #3
 800345c:	2364      	movs	r3, #100	; 0x64
 800345e:	2201      	movs	r2, #1
 8003460:	f004 f819 	bl	8007496 <HAL_SPI_Transmit>
}
 8003464:	bf00      	nop
 8003466:	3710      	adds	r7, #16
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}
 800346c:	40013000 	.word	0x40013000
 8003470:	40003800 	.word	0x40003800
 8003474:	0800ebf0 	.word	0x0800ebf0
 8003478:	0800ec10 	.word	0x0800ec10
 800347c:	20000c20 	.word	0x20000c20

08003480 <SPI_WriteMultiNoRegister>:
 * @param SPIx est le SPI sur lequel envoyer les donnes.
 * @param *data est la donne  envoyer.
 * @param count est le nombre de donnes  envoyer.
 */
void SPI_WriteMultiNoRegister(SPI_TypeDef* SPIx, uint8_t* data, uint16_t count)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b086      	sub	sp, #24
 8003484:	af00      	add	r7, sp, #0
 8003486:	60f8      	str	r0, [r7, #12]
 8003488:	60b9      	str	r1, [r7, #8]
 800348a:	4613      	mov	r3, r2
 800348c:	80fb      	strh	r3, [r7, #6]
	assert(SPIx == SPI1 || SPIx == SPI2);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	4a12      	ldr	r2, [pc, #72]	; (80034dc <SPI_WriteMultiNoRegister+0x5c>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d00a      	beq.n	80034ac <SPI_WriteMultiNoRegister+0x2c>
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	4a11      	ldr	r2, [pc, #68]	; (80034e0 <SPI_WriteMultiNoRegister+0x60>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d006      	beq.n	80034ac <SPI_WriteMultiNoRegister+0x2c>
 800349e:	4a11      	ldr	r2, [pc, #68]	; (80034e4 <SPI_WriteMultiNoRegister+0x64>)
 80034a0:	218c      	movs	r1, #140	; 0x8c
 80034a2:	4811      	ldr	r0, [pc, #68]	; (80034e8 <SPI_WriteMultiNoRegister+0x68>)
 80034a4:	f005 fa46 	bl	8008934 <printf>
 80034a8:	f7ff fe88 	bl	80031bc <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	4a0c      	ldr	r2, [pc, #48]	; (80034e0 <SPI_WriteMultiNoRegister+0x60>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	bf0c      	ite	eq
 80034b4:	2301      	moveq	r3, #1
 80034b6:	2300      	movne	r3, #0
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(&hSPI[id],data,count,100);
 80034bc:	7dfb      	ldrb	r3, [r7, #23]
 80034be:	2258      	movs	r2, #88	; 0x58
 80034c0:	fb02 f303 	mul.w	r3, r2, r3
 80034c4:	4a09      	ldr	r2, [pc, #36]	; (80034ec <SPI_WriteMultiNoRegister+0x6c>)
 80034c6:	1898      	adds	r0, r3, r2
 80034c8:	88fa      	ldrh	r2, [r7, #6]
 80034ca:	2364      	movs	r3, #100	; 0x64
 80034cc:	68b9      	ldr	r1, [r7, #8]
 80034ce:	f003 ffe2 	bl	8007496 <HAL_SPI_Transmit>
}
 80034d2:	bf00      	nop
 80034d4:	3718      	adds	r7, #24
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	40013000 	.word	0x40013000
 80034e0:	40003800 	.word	0x40003800
 80034e4:	0800ebf0 	.word	0x0800ebf0
 80034e8:	0800ec10 	.word	0x0800ec10
 80034ec:	20000c20 	.word	0x20000c20

080034f0 <TM_SPI_SetDataSize>:
 * @param SPIx le SPI dont on veut rgler la taille des donnes.
 * @param DataSize est la taille des donnes :
 * 						TM_SPI_DataSize_8b  pour configurer le SPI en mode 8-bits
 * 						TM_SPI_DataSize_16b pour configurer le SPI en mode 16-bits
 */
TM_SPI_DataSize_t TM_SPI_SetDataSize(SPI_TypeDef* SPIx, TM_SPI_DataSize_t DataSize) {
 80034f0:	b480      	push	{r7}
 80034f2:	b085      	sub	sp, #20
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
 80034f8:	460b      	mov	r3, r1
 80034fa:	70fb      	strb	r3, [r7, #3]
	TM_SPI_DataSize_t status = (SPIx->CR1 & SPI_CR1_DFF) ? TM_SPI_DataSize_16b : TM_SPI_DataSize_8b;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003504:	2b00      	cmp	r3, #0
 8003506:	bf14      	ite	ne
 8003508:	2301      	movne	r3, #1
 800350a:	2300      	moveq	r3, #0
 800350c:	b2db      	uxtb	r3, r3
 800350e:	73fb      	strb	r3, [r7, #15]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	4a1e      	ldr	r2, [pc, #120]	; (800358c <TM_SPI_SetDataSize+0x9c>)
 8003514:	4293      	cmp	r3, r2
 8003516:	bf0c      	ite	eq
 8003518:	2301      	moveq	r3, #1
 800351a:	2300      	movne	r3, #0
 800351c:	b2db      	uxtb	r3, r3
 800351e:	73bb      	strb	r3, [r7, #14]

	/* Disable SPI first */
	SPIx->CR1 &= ~SPI_CR1_SPE;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	601a      	str	r2, [r3, #0]

	/* Set proper value */
	if (DataSize == TM_SPI_DataSize_16b) {
 800352c:	78fb      	ldrb	r3, [r7, #3]
 800352e:	2b01      	cmp	r3, #1
 8003530:	d110      	bne.n	8003554 <TM_SPI_SetDataSize+0x64>
		hSPI[id].Init.DataSize = SPI_DATASIZE_16BIT;
 8003532:	7bbb      	ldrb	r3, [r7, #14]
 8003534:	4a16      	ldr	r2, [pc, #88]	; (8003590 <TM_SPI_SetDataSize+0xa0>)
 8003536:	2158      	movs	r1, #88	; 0x58
 8003538:	fb01 f303 	mul.w	r3, r1, r3
 800353c:	4413      	add	r3, r2
 800353e:	330c      	adds	r3, #12
 8003540:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003544:	601a      	str	r2, [r3, #0]
		/* Set bit for frame */
		SPIx->CR1 |= SPI_CR1_DFF;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	601a      	str	r2, [r3, #0]
 8003552:	e00e      	b.n	8003572 <TM_SPI_SetDataSize+0x82>
	} else {
		hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8003554:	7bbb      	ldrb	r3, [r7, #14]
 8003556:	4a0e      	ldr	r2, [pc, #56]	; (8003590 <TM_SPI_SetDataSize+0xa0>)
 8003558:	2158      	movs	r1, #88	; 0x58
 800355a:	fb01 f303 	mul.w	r3, r1, r3
 800355e:	4413      	add	r3, r2
 8003560:	330c      	adds	r3, #12
 8003562:	2200      	movs	r2, #0
 8003564:	601a      	str	r2, [r3, #0]
		/* Clear bit for frame */
		SPIx->CR1 &= ~SPI_CR1_DFF;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	601a      	str	r2, [r3, #0]
	}

	/* Enable SPI back */
	SPIx->CR1 |= SPI_CR1_SPE;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	601a      	str	r2, [r3, #0]

	/* Return status */
	return status;
 800357e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003580:	4618      	mov	r0, r3
 8003582:	3714      	adds	r7, #20
 8003584:	46bd      	mov	sp, r7
 8003586:	bc80      	pop	{r7}
 8003588:	4770      	bx	lr
 800358a:	bf00      	nop
 800358c:	40003800 	.word	0x40003800
 8003590:	20000c20 	.word	0x20000c20

08003594 <__NVIC_SystemReset>:
{
 8003594:	b480      	push	{r7}
 8003596:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8003598:	f3bf 8f4f 	dsb	sy
}
 800359c:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800359e:	4b06      	ldr	r3, [pc, #24]	; (80035b8 <__NVIC_SystemReset+0x24>)
 80035a0:	68db      	ldr	r3, [r3, #12]
 80035a2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80035a6:	4904      	ldr	r1, [pc, #16]	; (80035b8 <__NVIC_SystemReset+0x24>)
 80035a8:	4b04      	ldr	r3, [pc, #16]	; (80035bc <__NVIC_SystemReset+0x28>)
 80035aa:	4313      	orrs	r3, r2
 80035ac:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80035ae:	f3bf 8f4f 	dsb	sy
}
 80035b2:	bf00      	nop
    __NOP();
 80035b4:	bf00      	nop
 80035b6:	e7fd      	b.n	80035b4 <__NVIC_SystemReset+0x20>
 80035b8:	e000ed00 	.word	0xe000ed00
 80035bc:	05fa0004 	.word	0x05fa0004

080035c0 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 80035c4:	f7ff fd8e 	bl	80030e4 <BSP_GPIO_Enable>

	//Force reset de certains registres qui ne semblent pas tre correctement reset
	GPIOA->CRL = 0x44444444;
 80035c8:	4b25      	ldr	r3, [pc, #148]	; (8003660 <HAL_MspInit+0xa0>)
 80035ca:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80035ce:	601a      	str	r2, [r3, #0]
	GPIOA->CRH = 0x44444444;
 80035d0:	4b23      	ldr	r3, [pc, #140]	; (8003660 <HAL_MspInit+0xa0>)
 80035d2:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80035d6:	605a      	str	r2, [r3, #4]
	GPIOA->ODR = 0x00000000;
 80035d8:	4b21      	ldr	r3, [pc, #132]	; (8003660 <HAL_MspInit+0xa0>)
 80035da:	2200      	movs	r2, #0
 80035dc:	60da      	str	r2, [r3, #12]
	GPIOA->CRL = 0x44444444;
 80035de:	4b20      	ldr	r3, [pc, #128]	; (8003660 <HAL_MspInit+0xa0>)
 80035e0:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80035e4:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 80035e6:	4b1f      	ldr	r3, [pc, #124]	; (8003664 <HAL_MspInit+0xa4>)
 80035e8:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80035ec:	605a      	str	r2, [r3, #4]
	GPIOB->ODR = 0x00000000;
 80035ee:	4b1d      	ldr	r3, [pc, #116]	; (8003664 <HAL_MspInit+0xa4>)
 80035f0:	2200      	movs	r2, #0
 80035f2:	60da      	str	r2, [r3, #12]
	GPIOB->CRL = 0x44444444;
 80035f4:	4b1b      	ldr	r3, [pc, #108]	; (8003664 <HAL_MspInit+0xa4>)
 80035f6:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80035fa:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 80035fc:	4b19      	ldr	r3, [pc, #100]	; (8003664 <HAL_MspInit+0xa4>)
 80035fe:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8003602:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8003604:	4b18      	ldr	r3, [pc, #96]	; (8003668 <HAL_MspInit+0xa8>)
 8003606:	2200      	movs	r2, #0
 8003608:	60da      	str	r2, [r3, #12]
	GPIOC->CRL = 0x44444444;
 800360a:	4b17      	ldr	r3, [pc, #92]	; (8003668 <HAL_MspInit+0xa8>)
 800360c:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8003610:	601a      	str	r2, [r3, #0]
	GPIOC->CRH = 0x44444444;
 8003612:	4b15      	ldr	r3, [pc, #84]	; (8003668 <HAL_MspInit+0xa8>)
 8003614:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8003618:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 800361a:	4b13      	ldr	r3, [pc, #76]	; (8003668 <HAL_MspInit+0xa8>)
 800361c:	2200      	movs	r2, #0
 800361e:	60da      	str	r2, [r3, #12]
	GPIOD->ODR = 0x00000000;
 8003620:	4b12      	ldr	r3, [pc, #72]	; (800366c <HAL_MspInit+0xac>)
 8003622:	2200      	movs	r2, #0
 8003624:	60da      	str	r2, [r3, #12]
	GPIOD->CRL = 0x44444444;
 8003626:	4b11      	ldr	r3, [pc, #68]	; (800366c <HAL_MspInit+0xac>)
 8003628:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800362c:	601a      	str	r2, [r3, #0]
	GPIOD->CRH = 0x44444444;
 800362e:	4b0f      	ldr	r3, [pc, #60]	; (800366c <HAL_MspInit+0xac>)
 8003630:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8003634:	605a      	str	r2, [r3, #4]
	GPIOD->ODR = 0x00000000;
 8003636:	4b0d      	ldr	r3, [pc, #52]	; (800366c <HAL_MspInit+0xac>)
 8003638:	2200      	movs	r2, #0
 800363a:	60da      	str	r2, [r3, #12]
	GPIOE->ODR = 0x00000000;
 800363c:	4b0c      	ldr	r3, [pc, #48]	; (8003670 <HAL_MspInit+0xb0>)
 800363e:	2200      	movs	r2, #0
 8003640:	60da      	str	r2, [r3, #12]
	GPIOE->CRL = 0x44444444;
 8003642:	4b0b      	ldr	r3, [pc, #44]	; (8003670 <HAL_MspInit+0xb0>)
 8003644:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8003648:	601a      	str	r2, [r3, #0]
	GPIOE->CRH = 0x44444444;
 800364a:	4b09      	ldr	r3, [pc, #36]	; (8003670 <HAL_MspInit+0xb0>)
 800364c:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8003650:	605a      	str	r2, [r3, #4]
	GPIOE->ODR = 0x00000000;
 8003652:	4b07      	ldr	r3, [pc, #28]	; (8003670 <HAL_MspInit+0xb0>)
 8003654:	2200      	movs	r2, #0
 8003656:	60da      	str	r2, [r3, #12]

	SYS_ClockConfig();			//Configuration des horloges.
 8003658:	f000 f813 	bl	8003682 <SYS_ClockConfig>
}
 800365c:	bf00      	nop
 800365e:	bd80      	pop	{r7, pc}
 8003660:	40010800 	.word	0x40010800
 8003664:	40010c00 	.word	0x40010c00
 8003668:	40011000 	.word	0x40011000
 800366c:	40011400 	.word	0x40011400
 8003670:	40011800 	.word	0x40011800

08003674 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003678:	2003      	movs	r0, #3
 800367a:	f002 fe83 	bl	8006384 <HAL_NVIC_SetPriorityGrouping>
}
 800367e:	bf00      	nop
 8003680:	bd80      	pop	{r7, pc}

08003682 <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 8003682:	b580      	push	{r7, lr}
 8003684:	b090      	sub	sp, #64	; 0x40
 8003686:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8003688:	f107 0318 	add.w	r3, r7, #24
 800368c:	2228      	movs	r2, #40	; 0x28
 800368e:	2100      	movs	r1, #0
 8003690:	4618      	mov	r0, r3
 8003692:	f005 f93b 	bl	800890c <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 8003696:	2302      	movs	r3, #2
 8003698:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800369a:	2300      	movs	r3, #0
 800369c:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 800369e:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80036a2:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80036a4:	2302      	movs	r3, #2
 80036a6:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80036a8:	2310      	movs	r3, #16
 80036aa:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 80036ac:	2301      	movs	r3, #1
 80036ae:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 80036b0:	2300      	movs	r3, #0
 80036b2:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 80036b4:	2300      	movs	r3, #0
 80036b6:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 80036b8:	f107 0318 	add.w	r3, r7, #24
 80036bc:	4618      	mov	r0, r3
 80036be:	f003 fac7 	bl	8006c50 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80036c2:	2300      	movs	r3, #0
 80036c4:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 80036c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80036ca:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 80036cc:	2300      	movs	r3, #0
 80036ce:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80036d0:	2302      	movs	r3, #2
 80036d2:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 80036d4:	230f      	movs	r3, #15
 80036d6:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 80036d8:	1d3b      	adds	r3, r7, #4
 80036da:	2102      	movs	r1, #2
 80036dc:	4618      	mov	r0, r3
 80036de:	f003 fd37 	bl	8007150 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 80036e2:	f001 f9b5 	bl	8004a50 <SystemCoreClockUpdate>
}
 80036e6:	bf00      	nop
 80036e8:	3740      	adds	r7, #64	; 0x40
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}
	...

080036f0 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b082      	sub	sp, #8
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 80036f8:	2204      	movs	r2, #4
 80036fa:	4902      	ldr	r1, [pc, #8]	; (8003704 <_exit+0x14>)
 80036fc:	2001      	movs	r0, #1
 80036fe:	f000 f8db 	bl	80038b8 <_write>
	while (1) {
 8003702:	e7fe      	b.n	8003702 <_exit+0x12>
 8003704:	0800ec4c 	.word	0x0800ec4c

08003708 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 8003708:	b480      	push	{r7}
 800370a:	b083      	sub	sp, #12
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
 8003710:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003718:	605a      	str	r2, [r3, #4]
	return 0;
 800371a:	2300      	movs	r3, #0
}
 800371c:	4618      	mov	r0, r3
 800371e:	370c      	adds	r7, #12
 8003720:	46bd      	mov	sp, r7
 8003722:	bc80      	pop	{r7}
 8003724:	4770      	bx	lr

08003726 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 8003726:	b480      	push	{r7}
 8003728:	af00      	add	r7, sp, #0
	return 1;
 800372a:	2301      	movs	r3, #1
}
 800372c:	4618      	mov	r0, r3
 800372e:	46bd      	mov	sp, r7
 8003730:	bc80      	pop	{r7}
 8003732:	4770      	bx	lr

08003734 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8003734:	b580      	push	{r7, lr}
 8003736:	b082      	sub	sp, #8
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
 800373c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800373e:	f004 fe71 	bl	8008424 <__errno>
 8003742:	4603      	mov	r3, r0
 8003744:	2216      	movs	r2, #22
 8003746:	601a      	str	r2, [r3, #0]
	return (-1);
 8003748:	f04f 33ff 	mov.w	r3, #4294967295
}
 800374c:	4618      	mov	r0, r3
 800374e:	3708      	adds	r7, #8
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}

08003754 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b084      	sub	sp, #16
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800375c:	4b11      	ldr	r3, [pc, #68]	; (80037a4 <_sbrk+0x50>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d102      	bne.n	800376a <_sbrk+0x16>
		heap_end = &end;
 8003764:	4b0f      	ldr	r3, [pc, #60]	; (80037a4 <_sbrk+0x50>)
 8003766:	4a10      	ldr	r2, [pc, #64]	; (80037a8 <_sbrk+0x54>)
 8003768:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800376a:	4b0e      	ldr	r3, [pc, #56]	; (80037a4 <_sbrk+0x50>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003770:	4b0c      	ldr	r3, [pc, #48]	; (80037a4 <_sbrk+0x50>)
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	4413      	add	r3, r2
 8003778:	466a      	mov	r2, sp
 800377a:	4293      	cmp	r3, r2
 800377c:	d907      	bls.n	800378e <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800377e:	f004 fe51 	bl	8008424 <__errno>
 8003782:	4603      	mov	r3, r0
 8003784:	220c      	movs	r2, #12
 8003786:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8003788:	f04f 33ff 	mov.w	r3, #4294967295
 800378c:	e006      	b.n	800379c <_sbrk+0x48>
	}

	heap_end += incr;
 800378e:	4b05      	ldr	r3, [pc, #20]	; (80037a4 <_sbrk+0x50>)
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4413      	add	r3, r2
 8003796:	4a03      	ldr	r2, [pc, #12]	; (80037a4 <_sbrk+0x50>)
 8003798:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800379a:	68fb      	ldr	r3, [r7, #12]
}
 800379c:	4618      	mov	r0, r3
 800379e:	3710      	adds	r7, #16
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}
 80037a4:	20000cd8 	.word	0x20000cd8
 80037a8:	20001828 	.word	0x20001828

080037ac <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 80037b6:	f004 fe35 	bl	8008424 <__errno>
 80037ba:	4603      	mov	r3, r0
 80037bc:	2200      	movs	r2, #0
 80037be:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 80037c0:	6838      	ldr	r0, [r7, #0]
 80037c2:	f7ff ffc7 	bl	8003754 <_sbrk>
 80037c6:	60f8      	str	r0, [r7, #12]
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037ce:	d10b      	bne.n	80037e8 <_sbrk_r+0x3c>
 80037d0:	f004 fe28 	bl	8008424 <__errno>
 80037d4:	4603      	mov	r3, r0
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d005      	beq.n	80037e8 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 80037dc:	f004 fe22 	bl	8008424 <__errno>
 80037e0:	4603      	mov	r3, r0
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	601a      	str	r2, [r3, #0]
  return ret;
 80037e8:	68fb      	ldr	r3, [r7, #12]
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	3710      	adds	r7, #16
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
	...

080037f4 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b083      	sub	sp, #12
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	4603      	mov	r3, r0
 80037fc:	71fb      	strb	r3, [r7, #7]
 80037fe:	460b      	mov	r3, r1
 8003800:	71bb      	strb	r3, [r7, #6]
 8003802:	4613      	mov	r3, r2
 8003804:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 8003806:	4b08      	ldr	r3, [pc, #32]	; (8003828 <SYS_set_std_usart+0x34>)
 8003808:	4a08      	ldr	r2, [pc, #32]	; (800382c <SYS_set_std_usart+0x38>)
 800380a:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 800380c:	4a08      	ldr	r2, [pc, #32]	; (8003830 <SYS_set_std_usart+0x3c>)
 800380e:	79fb      	ldrb	r3, [r7, #7]
 8003810:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 8003812:	4a08      	ldr	r2, [pc, #32]	; (8003834 <SYS_set_std_usart+0x40>)
 8003814:	79bb      	ldrb	r3, [r7, #6]
 8003816:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8003818:	4a07      	ldr	r2, [pc, #28]	; (8003838 <SYS_set_std_usart+0x44>)
 800381a:	797b      	ldrb	r3, [r7, #5]
 800381c:	7013      	strb	r3, [r2, #0]
}
 800381e:	bf00      	nop
 8003820:	370c      	adds	r7, #12
 8003822:	46bd      	mov	sp, r7
 8003824:	bc80      	pop	{r7}
 8003826:	4770      	bx	lr
 8003828:	20000cd4 	.word	0x20000cd4
 800382c:	e5e0e5e0 	.word	0xe5e0e5e0
 8003830:	20000cd2 	.word	0x20000cd2
 8003834:	20000cd0 	.word	0x20000cd0
 8003838:	20000cd1 	.word	0x20000cd1

0800383c <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 800383c:	b580      	push	{r7, lr}
 800383e:	b088      	sub	sp, #32
 8003840:	af00      	add	r7, sp, #0
 8003842:	60f8      	str	r0, [r7, #12]
 8003844:	60b9      	str	r1, [r7, #8]
 8003846:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8003848:	2300      	movs	r3, #0
 800384a:	61bb      	str	r3, [r7, #24]
	switch (file) {
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d122      	bne.n	8003898 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 8003852:	2300      	movs	r3, #0
 8003854:	61fb      	str	r3, [r7, #28]
 8003856:	e01a      	b.n	800388e <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8003858:	bf00      	nop
 800385a:	4b16      	ldr	r3, [pc, #88]	; (80038b4 <_read+0x78>)
 800385c:	781b      	ldrb	r3, [r3, #0]
 800385e:	4618      	mov	r0, r3
 8003860:	f000 fd08 	bl	8004274 <UART_data_ready>
 8003864:	4603      	mov	r3, r0
 8003866:	2b00      	cmp	r3, #0
 8003868:	d0f7      	beq.n	800385a <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 800386a:	4b12      	ldr	r3, [pc, #72]	; (80038b4 <_read+0x78>)
 800386c:	781b      	ldrb	r3, [r3, #0]
 800386e:	4618      	mov	r0, r3
 8003870:	f000 fd1e 	bl	80042b0 <UART_get_next_byte>
 8003874:	4603      	mov	r3, r0
 8003876:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	1c5a      	adds	r2, r3, #1
 800387c:	60ba      	str	r2, [r7, #8]
 800387e:	7dfa      	ldrb	r2, [r7, #23]
 8003880:	701a      	strb	r2, [r3, #0]
				num++;
 8003882:	69bb      	ldr	r3, [r7, #24]
 8003884:	3301      	adds	r3, #1
 8003886:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 8003888:	69fb      	ldr	r3, [r7, #28]
 800388a:	3301      	adds	r3, #1
 800388c:	61fb      	str	r3, [r7, #28]
 800388e:	69fa      	ldr	r2, [r7, #28]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	429a      	cmp	r2, r3
 8003894:	dbe0      	blt.n	8003858 <_read+0x1c>
			}
			break;
 8003896:	e007      	b.n	80038a8 <_read+0x6c>
		default:
			errno = EBADF;
 8003898:	f004 fdc4 	bl	8008424 <__errno>
 800389c:	4603      	mov	r3, r0
 800389e:	2209      	movs	r2, #9
 80038a0:	601a      	str	r2, [r3, #0]
			return -1;
 80038a2:	f04f 33ff 	mov.w	r3, #4294967295
 80038a6:	e000      	b.n	80038aa <_read+0x6e>
	}
	return num;
 80038a8:	69bb      	ldr	r3, [r7, #24]
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3720      	adds	r7, #32
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	bf00      	nop
 80038b4:	20000cd2 	.word	0x20000cd2

080038b8 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b086      	sub	sp, #24
 80038bc:	af00      	add	r7, sp, #0
 80038be:	60f8      	str	r0, [r7, #12]
 80038c0:	60b9      	str	r1, [r7, #8]
 80038c2:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2b01      	cmp	r3, #1
 80038c8:	d003      	beq.n	80038d2 <_write+0x1a>
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2b02      	cmp	r3, #2
 80038ce:	d014      	beq.n	80038fa <_write+0x42>
 80038d0:	e027      	b.n	8003922 <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 80038d2:	2300      	movs	r3, #0
 80038d4:	617b      	str	r3, [r7, #20]
 80038d6:	e00b      	b.n	80038f0 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 80038d8:	4b18      	ldr	r3, [pc, #96]	; (800393c <_write+0x84>)
 80038da:	7818      	ldrb	r0, [r3, #0]
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	1c5a      	adds	r2, r3, #1
 80038e0:	60ba      	str	r2, [r7, #8]
 80038e2:	781b      	ldrb	r3, [r3, #0]
 80038e4:	4619      	mov	r1, r3
 80038e6:	f000 fd3f 	bl	8004368 <UART_putc>
			for (n = 0; n < len; n++)
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	3301      	adds	r3, #1
 80038ee:	617b      	str	r3, [r7, #20]
 80038f0:	697a      	ldr	r2, [r7, #20]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	429a      	cmp	r2, r3
 80038f6:	dbef      	blt.n	80038d8 <_write+0x20>
#endif
			}
			break;
 80038f8:	e01b      	b.n	8003932 <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 80038fa:	2300      	movs	r3, #0
 80038fc:	617b      	str	r3, [r7, #20]
 80038fe:	e00b      	b.n	8003918 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 8003900:	4b0f      	ldr	r3, [pc, #60]	; (8003940 <_write+0x88>)
 8003902:	7818      	ldrb	r0, [r3, #0]
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	1c5a      	adds	r2, r3, #1
 8003908:	60ba      	str	r2, [r7, #8]
 800390a:	781b      	ldrb	r3, [r3, #0]
 800390c:	4619      	mov	r1, r3
 800390e:	f000 fd2b 	bl	8004368 <UART_putc>
			for (n = 0; n < len; n++)
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	3301      	adds	r3, #1
 8003916:	617b      	str	r3, [r7, #20]
 8003918:	697a      	ldr	r2, [r7, #20]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	429a      	cmp	r2, r3
 800391e:	dbef      	blt.n	8003900 <_write+0x48>
#endif
			}
			break;
 8003920:	e007      	b.n	8003932 <_write+0x7a>
		default:
			errno = EBADF;
 8003922:	f004 fd7f 	bl	8008424 <__errno>
 8003926:	4603      	mov	r3, r0
 8003928:	2209      	movs	r2, #9
 800392a:	601a      	str	r2, [r3, #0]
			return -1;
 800392c:	f04f 33ff 	mov.w	r3, #4294967295
 8003930:	e000      	b.n	8003934 <_write+0x7c>
	}
	return len;
 8003932:	687b      	ldr	r3, [r7, #4]
}
 8003934:	4618      	mov	r0, r3
 8003936:	3718      	adds	r7, #24
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}
 800393c:	20000cd0 	.word	0x20000cd0
 8003940:	20000cd1 	.word	0x20000cd1

08003944 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8003944:	b40f      	push	{r0, r1, r2, r3}
 8003946:	b580      	push	{r7, lr}
 8003948:	b0c2      	sub	sp, #264	; 0x108
 800394a:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 800394c:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8003950:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 8003954:	4638      	mov	r0, r7
 8003956:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800395a:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 800395e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003962:	f007 fd75 	bl	800b450 <vsnprintf>
 8003966:	4603      	mov	r3, r0
 8003968:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 800396c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003970:	2bff      	cmp	r3, #255	; 0xff
 8003972:	d902      	bls.n	800397a <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8003974:	23ff      	movs	r3, #255	; 0xff
 8003976:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 800397a:	463b      	mov	r3, r7
 800397c:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8003980:	4619      	mov	r1, r3
 8003982:	2001      	movs	r0, #1
 8003984:	f000 fd32 	bl	80043ec <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8003988:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 800398c:	4618      	mov	r0, r3
 800398e:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8003992:	46bd      	mov	sp, r7
 8003994:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003998:	b004      	add	sp, #16
 800399a:	4770      	bx	lr

0800399c <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 800399c:	b580      	push	{r7, lr}
 800399e:	b086      	sub	sp, #24
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
 80039a4:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 80039a6:	4b51      	ldr	r3, [pc, #324]	; (8003aec <dump_trap_info+0x150>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a51      	ldr	r2, [pc, #324]	; (8003af0 <dump_trap_info+0x154>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d001      	beq.n	80039b4 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 80039b0:	f7ff fdf0 	bl	8003594 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80039b4:	f3ef 8305 	mrs	r3, IPSR
 80039b8:	60fb      	str	r3, [r7, #12]
  return(result);
 80039ba:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	4619      	mov	r1, r3
 80039c0:	484c      	ldr	r0, [pc, #304]	; (8003af4 <dump_trap_info+0x158>)
 80039c2:	f7ff ffbf 	bl	8003944 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	f003 0308 	and.w	r3, r3, #8
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d003      	beq.n	80039d8 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 80039d0:	4849      	ldr	r0, [pc, #292]	; (8003af8 <dump_trap_info+0x15c>)
 80039d2:	f7ff ffb7 	bl	8003944 <dump_printf>
 80039d6:	e002      	b.n	80039de <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 80039d8:	4848      	ldr	r0, [pc, #288]	; (8003afc <dump_trap_info+0x160>)
 80039da:	f7ff ffb3 	bl	8003944 <dump_printf>

	int offset, i;
	offset = 0;
 80039de:	2300      	movs	r3, #0
 80039e0:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 80039e2:	4847      	ldr	r0, [pc, #284]	; (8003b00 <dump_trap_info+0x164>)
 80039e4:	f7ff ffae 	bl	8003944 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	687a      	ldr	r2, [r7, #4]
 80039ee:	4413      	add	r3, r2
 80039f0:	6819      	ldr	r1, [r3, #0]
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	3301      	adds	r3, #1
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	687a      	ldr	r2, [r7, #4]
 80039fa:	4413      	add	r3, r2
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	461a      	mov	r2, r3
 8003a00:	4840      	ldr	r0, [pc, #256]	; (8003b04 <dump_trap_info+0x168>)
 8003a02:	f7ff ff9f 	bl	8003944 <dump_printf>
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	3302      	adds	r3, #2
 8003a0a:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	687a      	ldr	r2, [r7, #4]
 8003a12:	4413      	add	r3, r2
 8003a14:	6819      	ldr	r1, [r3, #0]
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	3301      	adds	r3, #1
 8003a1a:	009b      	lsls	r3, r3, #2
 8003a1c:	687a      	ldr	r2, [r7, #4]
 8003a1e:	4413      	add	r3, r2
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	461a      	mov	r2, r3
 8003a24:	4838      	ldr	r0, [pc, #224]	; (8003b08 <dump_trap_info+0x16c>)
 8003a26:	f7ff ff8d 	bl	8003944 <dump_printf>
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	3302      	adds	r3, #2
 8003a2e:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	1c5a      	adds	r2, r3, #1
 8003a34:	617a      	str	r2, [r7, #20]
 8003a36:	009b      	lsls	r3, r3, #2
 8003a38:	687a      	ldr	r2, [r7, #4]
 8003a3a:	4413      	add	r3, r2
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4619      	mov	r1, r3
 8003a40:	4832      	ldr	r0, [pc, #200]	; (8003b0c <dump_trap_info+0x170>)
 8003a42:	f7ff ff7f 	bl	8003944 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	1c5a      	adds	r2, r3, #1
 8003a4a:	617a      	str	r2, [r7, #20]
 8003a4c:	009b      	lsls	r3, r3, #2
 8003a4e:	687a      	ldr	r2, [r7, #4]
 8003a50:	4413      	add	r3, r2
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4619      	mov	r1, r3
 8003a56:	482e      	ldr	r0, [pc, #184]	; (8003b10 <dump_trap_info+0x174>)
 8003a58:	f7ff ff74 	bl	8003944 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	1c5a      	adds	r2, r3, #1
 8003a60:	617a      	str	r2, [r7, #20]
 8003a62:	009b      	lsls	r3, r3, #2
 8003a64:	687a      	ldr	r2, [r7, #4]
 8003a66:	4413      	add	r3, r2
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4619      	mov	r1, r3
 8003a6c:	4829      	ldr	r0, [pc, #164]	; (8003b14 <dump_trap_info+0x178>)
 8003a6e:	f7ff ff69 	bl	8003944 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	1c5a      	adds	r2, r3, #1
 8003a76:	617a      	str	r2, [r7, #20]
 8003a78:	009b      	lsls	r3, r3, #2
 8003a7a:	687a      	ldr	r2, [r7, #4]
 8003a7c:	4413      	add	r3, r2
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4619      	mov	r1, r3
 8003a82:	4825      	ldr	r0, [pc, #148]	; (8003b18 <dump_trap_info+0x17c>)
 8003a84:	f7ff ff5e 	bl	8003944 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8003a88:	4824      	ldr	r0, [pc, #144]	; (8003b1c <dump_trap_info+0x180>)
 8003a8a:	f7ff ff5b 	bl	8003944 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8003a8e:	2300      	movs	r3, #0
 8003a90:	613b      	str	r3, [r7, #16]
 8003a92:	e019      	b.n	8003ac8 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	3301      	adds	r3, #1
 8003a98:	f003 0303 	and.w	r3, r3, #3
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d105      	bne.n	8003aac <dump_trap_info+0x110>
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d002      	beq.n	8003aac <dump_trap_info+0x110>
			dump_printf("\n");
 8003aa6:	481e      	ldr	r0, [pc, #120]	; (8003b20 <dump_trap_info+0x184>)
 8003aa8:	f7ff ff4c 	bl	8003944 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	1c5a      	adds	r2, r3, #1
 8003ab0:	617a      	str	r2, [r7, #20]
 8003ab2:	009b      	lsls	r3, r3, #2
 8003ab4:	687a      	ldr	r2, [r7, #4]
 8003ab6:	4413      	add	r3, r2
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4619      	mov	r1, r3
 8003abc:	4819      	ldr	r0, [pc, #100]	; (8003b24 <dump_trap_info+0x188>)
 8003abe:	f7ff ff41 	bl	8003944 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	3301      	adds	r3, #1
 8003ac6:	613b      	str	r3, [r7, #16]
 8003ac8:	693b      	ldr	r3, [r7, #16]
 8003aca:	2b1f      	cmp	r3, #31
 8003acc:	dc06      	bgt.n	8003adc <dump_trap_info+0x140>
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	009b      	lsls	r3, r3, #2
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	4413      	add	r3, r2
 8003ad6:	4a14      	ldr	r2, [pc, #80]	; (8003b28 <dump_trap_info+0x18c>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d3db      	bcc.n	8003a94 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 8003adc:	4810      	ldr	r0, [pc, #64]	; (8003b20 <dump_trap_info+0x184>)
 8003ade:	f7ff ff31 	bl	8003944 <dump_printf>
	dump_printf("END of Fault Handler\n");
 8003ae2:	4812      	ldr	r0, [pc, #72]	; (8003b2c <dump_trap_info+0x190>)
 8003ae4:	f7ff ff2e 	bl	8003944 <dump_printf>
	while(1);
 8003ae8:	e7fe      	b.n	8003ae8 <dump_trap_info+0x14c>
 8003aea:	bf00      	nop
 8003aec:	20000cd4 	.word	0x20000cd4
 8003af0:	e5e0e5e0 	.word	0xe5e0e5e0
 8003af4:	0800ec90 	.word	0x0800ec90
 8003af8:	0800ecb0 	.word	0x0800ecb0
 8003afc:	0800ecc8 	.word	0x0800ecc8
 8003b00:	0800ece4 	.word	0x0800ece4
 8003b04:	0800ecf8 	.word	0x0800ecf8
 8003b08:	0800ed18 	.word	0x0800ed18
 8003b0c:	0800ed38 	.word	0x0800ed38
 8003b10:	0800ed48 	.word	0x0800ed48
 8003b14:	0800ed5c 	.word	0x0800ed5c
 8003b18:	0800ed70 	.word	0x0800ed70
 8003b1c:	0800ed84 	.word	0x0800ed84
 8003b20:	0800ed94 	.word	0x0800ed94
 8003b24:	0800ed98 	.word	0x0800ed98
 8003b28:	20005000 	.word	0x20005000
 8003b2c:	0800eda4 	.word	0x0800eda4

08003b30 <BusFault_Handler>:

//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
__attribute__((naked)) void Fault_Handler(void)
{
	__asm volatile
 8003b30:	f01e 0f04 	tst.w	lr, #4
 8003b34:	bf0c      	ite	eq
 8003b36:	f3ef 8008 	mrseq	r0, MSP
 8003b3a:	f3ef 8009 	mrsne	r0, PSP
 8003b3e:	4671      	mov	r1, lr
 8003b40:	f7ff bf2c 	b.w	800399c <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8003b44:	bf00      	nop
	...

08003b48 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8003b4c:	4802      	ldr	r0, [pc, #8]	; (8003b58 <NMI_Handler+0x10>)
 8003b4e:	f7ff fef9 	bl	8003944 <dump_printf>
}
 8003b52:	bf00      	nop
 8003b54:	bd80      	pop	{r7, pc}
 8003b56:	bf00      	nop
 8003b58:	0800edbc 	.word	0x0800edbc

08003b5c <SVC_Handler>:

void SVC_Handler(void)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8003b60:	4802      	ldr	r0, [pc, #8]	; (8003b6c <SVC_Handler+0x10>)
 8003b62:	f7ff feef 	bl	8003944 <dump_printf>
}
 8003b66:	bf00      	nop
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	bf00      	nop
 8003b6c:	0800edd0 	.word	0x0800edd0

08003b70 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8003b74:	4802      	ldr	r0, [pc, #8]	; (8003b80 <DebugMon_Handler+0x10>)
 8003b76:	f7ff fee5 	bl	8003944 <dump_printf>
}
 8003b7a:	bf00      	nop
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	0800edf0 	.word	0x0800edf0

08003b84 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8003b88:	4802      	ldr	r0, [pc, #8]	; (8003b94 <PendSV_Handler+0x10>)
 8003b8a:	f7ff fedb 	bl	8003944 <dump_printf>
}
 8003b8e:	bf00      	nop
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	0800ee0c 	.word	0x0800ee0c

08003b98 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activs, ses interruptions autorises, et son dcompte lanc.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 8003b98:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003b9c:	b090      	sub	sp, #64	; 0x40
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	60b9      	str	r1, [r7, #8]
 8003ba4:	607a      	str	r2, [r7, #4]
 8003ba6:	73fb      	strb	r3, [r7, #15]
	// On active l'horloge du timer demand.
	switch(timer_id)
 8003ba8:	7bfb      	ldrb	r3, [r7, #15]
 8003baa:	2b03      	cmp	r3, #3
 8003bac:	d83e      	bhi.n	8003c2c <TIMER_run_us+0x94>
 8003bae:	a201      	add	r2, pc, #4	; (adr r2, 8003bb4 <TIMER_run_us+0x1c>)
 8003bb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bb4:	08003bc5 	.word	0x08003bc5
 8003bb8:	08003bdf 	.word	0x08003bdf
 8003bbc:	08003bf9 	.word	0x08003bf9
 8003bc0:	08003c13 	.word	0x08003c13
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 8003bc4:	4b94      	ldr	r3, [pc, #592]	; (8003e18 <TIMER_run_us+0x280>)
 8003bc6:	699b      	ldr	r3, [r3, #24]
 8003bc8:	4a93      	ldr	r2, [pc, #588]	; (8003e18 <TIMER_run_us+0x280>)
 8003bca:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003bce:	6193      	str	r3, [r2, #24]
 8003bd0:	4b91      	ldr	r3, [pc, #580]	; (8003e18 <TIMER_run_us+0x280>)
 8003bd2:	699b      	ldr	r3, [r3, #24]
 8003bd4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003bd8:	61fb      	str	r3, [r7, #28]
 8003bda:	69fb      	ldr	r3, [r7, #28]
			break;
 8003bdc:	e027      	b.n	8003c2e <TIMER_run_us+0x96>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 8003bde:	4b8e      	ldr	r3, [pc, #568]	; (8003e18 <TIMER_run_us+0x280>)
 8003be0:	69db      	ldr	r3, [r3, #28]
 8003be2:	4a8d      	ldr	r2, [pc, #564]	; (8003e18 <TIMER_run_us+0x280>)
 8003be4:	f043 0301 	orr.w	r3, r3, #1
 8003be8:	61d3      	str	r3, [r2, #28]
 8003bea:	4b8b      	ldr	r3, [pc, #556]	; (8003e18 <TIMER_run_us+0x280>)
 8003bec:	69db      	ldr	r3, [r3, #28]
 8003bee:	f003 0301 	and.w	r3, r3, #1
 8003bf2:	61bb      	str	r3, [r7, #24]
 8003bf4:	69bb      	ldr	r3, [r7, #24]
			break;
 8003bf6:	e01a      	b.n	8003c2e <TIMER_run_us+0x96>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 8003bf8:	4b87      	ldr	r3, [pc, #540]	; (8003e18 <TIMER_run_us+0x280>)
 8003bfa:	69db      	ldr	r3, [r3, #28]
 8003bfc:	4a86      	ldr	r2, [pc, #536]	; (8003e18 <TIMER_run_us+0x280>)
 8003bfe:	f043 0302 	orr.w	r3, r3, #2
 8003c02:	61d3      	str	r3, [r2, #28]
 8003c04:	4b84      	ldr	r3, [pc, #528]	; (8003e18 <TIMER_run_us+0x280>)
 8003c06:	69db      	ldr	r3, [r3, #28]
 8003c08:	f003 0302 	and.w	r3, r3, #2
 8003c0c:	617b      	str	r3, [r7, #20]
 8003c0e:	697b      	ldr	r3, [r7, #20]
			break;
 8003c10:	e00d      	b.n	8003c2e <TIMER_run_us+0x96>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 8003c12:	4b81      	ldr	r3, [pc, #516]	; (8003e18 <TIMER_run_us+0x280>)
 8003c14:	69db      	ldr	r3, [r3, #28]
 8003c16:	4a80      	ldr	r2, [pc, #512]	; (8003e18 <TIMER_run_us+0x280>)
 8003c18:	f043 0304 	orr.w	r3, r3, #4
 8003c1c:	61d3      	str	r3, [r2, #28]
 8003c1e:	4b7e      	ldr	r3, [pc, #504]	; (8003e18 <TIMER_run_us+0x280>)
 8003c20:	69db      	ldr	r3, [r3, #28]
 8003c22:	f003 0304 	and.w	r3, r3, #4
 8003c26:	613b      	str	r3, [r7, #16]
 8003c28:	693b      	ldr	r3, [r7, #16]
			break;
 8003c2a:	e000      	b.n	8003c2e <TIMER_run_us+0x96>
		default:
			break;
 8003c2c:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
 8003c2e:	7bfa      	ldrb	r2, [r7, #15]
 8003c30:	7bfb      	ldrb	r3, [r7, #15]
 8003c32:	497a      	ldr	r1, [pc, #488]	; (8003e1c <TIMER_run_us+0x284>)
 8003c34:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003c38:	4979      	ldr	r1, [pc, #484]	; (8003e20 <TIMER_run_us+0x288>)
 8003c3a:	019b      	lsls	r3, r3, #6
 8003c3c:	440b      	add	r3, r1
 8003c3e:	601a      	str	r2, [r3, #0]

	//On dtermine la frquence des vnements compts par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 8003c40:	7bfb      	ldrb	r3, [r7, #15]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d10d      	bne.n	8003c62 <TIMER_run_us+0xca>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 8003c46:	f003 fbeb 	bl	8007420 <HAL_RCC_GetPCLK2Freq>
 8003c4a:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8003c4c:	4b72      	ldr	r3, [pc, #456]	; (8003e18 <TIMER_run_us+0x280>)
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	0adb      	lsrs	r3, r3, #11
 8003c52:	f003 0307 	and.w	r3, r3, #7
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d010      	beq.n	8003c7c <TIMER_run_us+0xe4>
			freq *= 2;
 8003c5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c5c:	005b      	lsls	r3, r3, #1
 8003c5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c60:	e00c      	b.n	8003c7c <TIMER_run_us+0xe4>
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 8003c62:	f003 fbc9 	bl	80073f8 <HAL_RCC_GetPCLK1Freq>
 8003c66:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8003c68:	4b6b      	ldr	r3, [pc, #428]	; (8003e18 <TIMER_run_us+0x280>)
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	0a1b      	lsrs	r3, r3, #8
 8003c6e:	f003 0307 	and.w	r3, r3, #7
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d002      	beq.n	8003c7c <TIMER_run_us+0xe4>
			freq *= 2;
 8003c76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c78:	005b      	lsls	r3, r3, #1
 8003c7a:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 8003c7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c7e:	461a      	mov	r2, r3
 8003c80:	f04f 0300 	mov.w	r3, #0
 8003c84:	a162      	add	r1, pc, #392	; (adr r1, 8003e10 <TIMER_run_us+0x278>)
 8003c86:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003c8a:	f7fd f95b 	bl	8000f44 <__aeabi_ldivmod>
 8003c8e:	4602      	mov	r2, r0
 8003c90:	460b      	mov	r3, r1
 8003c92:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	461c      	mov	r4, r3
 8003c9a:	f04f 0500 	mov.w	r5, #0
 8003c9e:	4622      	mov	r2, r4
 8003ca0:	462b      	mov	r3, r5
 8003ca2:	f04f 0000 	mov.w	r0, #0
 8003ca6:	f04f 0100 	mov.w	r1, #0
 8003caa:	0159      	lsls	r1, r3, #5
 8003cac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003cb0:	0150      	lsls	r0, r2, #5
 8003cb2:	4602      	mov	r2, r0
 8003cb4:	460b      	mov	r3, r1
 8003cb6:	1b12      	subs	r2, r2, r4
 8003cb8:	eb63 0305 	sbc.w	r3, r3, r5
 8003cbc:	f04f 0000 	mov.w	r0, #0
 8003cc0:	f04f 0100 	mov.w	r1, #0
 8003cc4:	0259      	lsls	r1, r3, #9
 8003cc6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003cca:	0250      	lsls	r0, r2, #9
 8003ccc:	4602      	mov	r2, r0
 8003cce:	460b      	mov	r3, r1
 8003cd0:	1912      	adds	r2, r2, r4
 8003cd2:	eb45 0303 	adc.w	r3, r5, r3
 8003cd6:	f04f 0000 	mov.w	r0, #0
 8003cda:	f04f 0100 	mov.w	r1, #0
 8003cde:	0199      	lsls	r1, r3, #6
 8003ce0:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 8003ce4:	0190      	lsls	r0, r2, #6
 8003ce6:	1a80      	subs	r0, r0, r2
 8003ce8:	eb61 0103 	sbc.w	r1, r1, r3
 8003cec:	eb10 0804 	adds.w	r8, r0, r4
 8003cf0:	eb41 0905 	adc.w	r9, r1, r5
 8003cf4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003cf8:	4640      	mov	r0, r8
 8003cfa:	4649      	mov	r1, r9
 8003cfc:	f7fd f972 	bl	8000fe4 <__aeabi_uldivmod>
 8003d00:	4602      	mov	r2, r0
 8003d02:	460b      	mov	r3, r1
 8003d04:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	if(period > 65536)
 8003d08:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	bf08      	it	eq
 8003d10:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8003d14:	d329      	bcc.n	8003d6a <TIMER_run_us+0x1d2>
	{
		uint32_t prescaler = 1;
 8003d16:	2301      	movs	r3, #1
 8003d18:	62fb      	str	r3, [r7, #44]	; 0x2c
		while(period > 65536)
 8003d1a:	e00e      	b.n	8003d3a <TIMER_run_us+0x1a2>
		{
			prescaler *= 2;
 8003d1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d1e:	005b      	lsls	r3, r3, #1
 8003d20:	62fb      	str	r3, [r7, #44]	; 0x2c
			period /= 2;
 8003d22:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003d26:	f04f 0200 	mov.w	r2, #0
 8003d2a:	f04f 0300 	mov.w	r3, #0
 8003d2e:	0842      	lsrs	r2, r0, #1
 8003d30:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8003d34:	084b      	lsrs	r3, r1, #1
 8003d36:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		while(period > 65536)
 8003d3a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	bf08      	it	eq
 8003d42:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8003d46:	d2e9      	bcs.n	8003d1c <TIMER_run_us+0x184>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 8003d48:	7bfb      	ldrb	r3, [r7, #15]
 8003d4a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003d4c:	3a01      	subs	r2, #1
 8003d4e:	4934      	ldr	r1, [pc, #208]	; (8003e20 <TIMER_run_us+0x288>)
 8003d50:	019b      	lsls	r3, r3, #6
 8003d52:	440b      	add	r3, r1
 8003d54:	3304      	adds	r3, #4
 8003d56:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 8003d58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d5a:	7bfb      	ldrb	r3, [r7, #15]
 8003d5c:	3a01      	subs	r2, #1
 8003d5e:	4930      	ldr	r1, [pc, #192]	; (8003e20 <TIMER_run_us+0x288>)
 8003d60:	019b      	lsls	r3, r3, #6
 8003d62:	440b      	add	r3, r1
 8003d64:	330c      	adds	r3, #12
 8003d66:	601a      	str	r2, [r3, #0]
 8003d68:	e00e      	b.n	8003d88 <TIMER_run_us+0x1f0>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 8003d6a:	7bfb      	ldrb	r3, [r7, #15]
 8003d6c:	4a2c      	ldr	r2, [pc, #176]	; (8003e20 <TIMER_run_us+0x288>)
 8003d6e:	019b      	lsls	r3, r3, #6
 8003d70:	4413      	add	r3, r2
 8003d72:	3304      	adds	r3, #4
 8003d74:	2200      	movs	r2, #0
 8003d76:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 8003d78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d7a:	7bfb      	ldrb	r3, [r7, #15]
 8003d7c:	3a01      	subs	r2, #1
 8003d7e:	4928      	ldr	r1, [pc, #160]	; (8003e20 <TIMER_run_us+0x288>)
 8003d80:	019b      	lsls	r3, r3, #6
 8003d82:	440b      	add	r3, r1
 8003d84:	330c      	adds	r3, #12
 8003d86:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d88:	7bfb      	ldrb	r3, [r7, #15]
 8003d8a:	4a25      	ldr	r2, [pc, #148]	; (8003e20 <TIMER_run_us+0x288>)
 8003d8c:	019b      	lsls	r3, r3, #6
 8003d8e:	4413      	add	r3, r2
 8003d90:	3310      	adds	r3, #16
 8003d92:	2200      	movs	r2, #0
 8003d94:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d96:	7bfb      	ldrb	r3, [r7, #15]
 8003d98:	4a21      	ldr	r2, [pc, #132]	; (8003e20 <TIMER_run_us+0x288>)
 8003d9a:	019b      	lsls	r3, r3, #6
 8003d9c:	4413      	add	r3, r2
 8003d9e:	3308      	adds	r3, #8
 8003da0:	2200      	movs	r2, #0
 8003da2:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 8003da4:	7bfb      	ldrb	r3, [r7, #15]
 8003da6:	019b      	lsls	r3, r3, #6
 8003da8:	4a1d      	ldr	r2, [pc, #116]	; (8003e20 <TIMER_run_us+0x288>)
 8003daa:	4413      	add	r3, r2
 8003dac:	4618      	mov	r0, r3
 8003dae:	f003 fdc1 	bl	8007934 <HAL_TIM_Base_Init>

	if(enable_irq)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d011      	beq.n	8003ddc <TIMER_run_us+0x244>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 8003db8:	7bfb      	ldrb	r3, [r7, #15]
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f000 f8fe 	bl	8003fbc <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 8003dc0:	7bfb      	ldrb	r3, [r7, #15]
 8003dc2:	4a18      	ldr	r2, [pc, #96]	; (8003e24 <TIMER_run_us+0x28c>)
 8003dc4:	56d3      	ldrsb	r3, [r2, r3]
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	2104      	movs	r1, #4
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f002 fae5 	bl	800639a <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 8003dd0:	7bfb      	ldrb	r3, [r7, #15]
 8003dd2:	4a14      	ldr	r2, [pc, #80]	; (8003e24 <TIMER_run_us+0x28c>)
 8003dd4:	56d3      	ldrsb	r3, [r2, r3]
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f002 fafb 	bl	80063d2 <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 8003ddc:	7bfb      	ldrb	r3, [r7, #15]
 8003dde:	019b      	lsls	r3, r3, #6
 8003de0:	4a0f      	ldr	r2, [pc, #60]	; (8003e20 <TIMER_run_us+0x288>)
 8003de2:	4413      	add	r3, r2
 8003de4:	4618      	mov	r0, r3
 8003de6:	f003 fdd9 	bl	800799c <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 8003dea:	7bfb      	ldrb	r3, [r7, #15]
 8003dec:	4a0c      	ldr	r2, [pc, #48]	; (8003e20 <TIMER_run_us+0x288>)
 8003dee:	019b      	lsls	r3, r3, #6
 8003df0:	4413      	add	r3, r2
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	7bfb      	ldrb	r3, [r7, #15]
 8003df8:	4909      	ldr	r1, [pc, #36]	; (8003e20 <TIMER_run_us+0x288>)
 8003dfa:	019b      	lsls	r3, r3, #6
 8003dfc:	440b      	add	r3, r1
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f042 0201 	orr.w	r2, r2, #1
 8003e04:	601a      	str	r2, [r3, #0]
}
 8003e06:	bf00      	nop
 8003e08:	3740      	adds	r7, #64	; 0x40
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003e10:	d4a51000 	.word	0xd4a51000
 8003e14:	000000e8 	.word	0x000000e8
 8003e18:	40021000 	.word	0x40021000
 8003e1c:	20000008 	.word	0x20000008
 8003e20:	20000cdc 	.word	0x20000cdc
 8003e24:	0800f0d4 	.word	0x0800f0d4

08003e28 <TIMER_read>:

uint16_t TIMER_read(timer_id_e timer_id)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	4603      	mov	r3, r0
 8003e30:	71fb      	strb	r3, [r7, #7]
	return (uint16_t)(__HAL_TIM_GET_COUNTER(&TIMER_HandleStructure[timer_id]));
 8003e32:	79fb      	ldrb	r3, [r7, #7]
 8003e34:	4a05      	ldr	r2, [pc, #20]	; (8003e4c <TIMER_read+0x24>)
 8003e36:	019b      	lsls	r3, r3, #6
 8003e38:	4413      	add	r3, r2
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e3e:	b29b      	uxth	r3, r3
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	370c      	adds	r7, #12
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bc80      	pop	{r7}
 8003e48:	4770      	bx	lr
 8003e4a:	bf00      	nop
 8003e4c:	20000cdc 	.word	0x20000cdc

08003e50 <TIMER_set_period>:
	__HAL_TIM_SET_COUNTER(&TIMER_HandleStructure[timer_id], counter);
}


void TIMER_set_period(timer_id_e timer_id, uint16_t period)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	4603      	mov	r3, r0
 8003e58:	460a      	mov	r2, r1
 8003e5a:	71fb      	strb	r3, [r7, #7]
 8003e5c:	4613      	mov	r3, r2
 8003e5e:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_AUTORELOAD(&TIMER_HandleStructure[timer_id], period - 1);
 8003e60:	88bb      	ldrh	r3, [r7, #4]
 8003e62:	1e59      	subs	r1, r3, #1
 8003e64:	79fb      	ldrb	r3, [r7, #7]
 8003e66:	4a0a      	ldr	r2, [pc, #40]	; (8003e90 <TIMER_set_period+0x40>)
 8003e68:	019b      	lsls	r3, r3, #6
 8003e6a:	4413      	add	r3, r2
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	460a      	mov	r2, r1
 8003e70:	62da      	str	r2, [r3, #44]	; 0x2c
 8003e72:	88bb      	ldrh	r3, [r7, #4]
 8003e74:	1e5a      	subs	r2, r3, #1
 8003e76:	79fb      	ldrb	r3, [r7, #7]
 8003e78:	4611      	mov	r1, r2
 8003e7a:	4a05      	ldr	r2, [pc, #20]	; (8003e90 <TIMER_set_period+0x40>)
 8003e7c:	019b      	lsls	r3, r3, #6
 8003e7e:	4413      	add	r3, r2
 8003e80:	330c      	adds	r3, #12
 8003e82:	6019      	str	r1, [r3, #0]
}
 8003e84:	bf00      	nop
 8003e86:	370c      	adds	r7, #12
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bc80      	pop	{r7}
 8003e8c:	4770      	bx	lr
 8003e8e:	bf00      	nop
 8003e90:	20000cdc 	.word	0x20000cdc

08003e94 <TIMER_set_prescaler>:

void TIMER_set_prescaler(timer_id_e timer_id, uint16_t prescaler)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b083      	sub	sp, #12
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	460a      	mov	r2, r1
 8003e9e:	71fb      	strb	r3, [r7, #7]
 8003ea0:	4613      	mov	r3, r2
 8003ea2:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_PRESCALER(&TIMER_HandleStructure[timer_id], prescaler - 1);
 8003ea4:	88bb      	ldrh	r3, [r7, #4]
 8003ea6:	1e59      	subs	r1, r3, #1
 8003ea8:	79fb      	ldrb	r3, [r7, #7]
 8003eaa:	4a05      	ldr	r2, [pc, #20]	; (8003ec0 <TIMER_set_prescaler+0x2c>)
 8003eac:	019b      	lsls	r3, r3, #6
 8003eae:	4413      	add	r3, r2
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	460a      	mov	r2, r1
 8003eb4:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003eb6:	bf00      	nop
 8003eb8:	370c      	adds	r7, #12
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bc80      	pop	{r7}
 8003ebe:	4770      	bx	lr
 8003ec0:	20000cdc 	.word	0x20000cdc

08003ec4 <TIMER_get_phandler>:
/**
 * @brief	accesseur sur le handler.
 * @func 	void TIMER_get_phandler(void)
 *///Rcupration de la structure du timer
TIM_HandleTypeDef * TIMER_get_phandler(timer_id_e timer_id)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b083      	sub	sp, #12
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	4603      	mov	r3, r0
 8003ecc:	71fb      	strb	r3, [r7, #7]
	return &TIMER_HandleStructure[timer_id];
 8003ece:	79fb      	ldrb	r3, [r7, #7]
 8003ed0:	019b      	lsls	r3, r3, #6
 8003ed2:	4a03      	ldr	r2, [pc, #12]	; (8003ee0 <TIMER_get_phandler+0x1c>)
 8003ed4:	4413      	add	r3, r2
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	370c      	adds	r7, #12
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bc80      	pop	{r7}
 8003ede:	4770      	bx	lr
 8003ee0:	20000cdc 	.word	0x20000cdc

08003ee4 <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	af00      	add	r7, sp, #0

}
 8003ee8:	bf00      	nop
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bc80      	pop	{r7}
 8003eee:	4770      	bx	lr

08003ef0 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	af00      	add	r7, sp, #0

}
 8003ef4:	bf00      	nop
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bc80      	pop	{r7}
 8003efa:	4770      	bx	lr

08003efc <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8003efc:	b480      	push	{r7}
 8003efe:	af00      	add	r7, sp, #0

}
 8003f00:	bf00      	nop
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bc80      	pop	{r7}
 8003f06:	4770      	bx	lr

08003f08 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	af00      	add	r7, sp, #0

}
 8003f0c:	bf00      	nop
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bc80      	pop	{r7}
 8003f12:	4770      	bx	lr

08003f14 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8003f14:	b580      	push	{r7, lr}
 8003f16:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003f18:	4b07      	ldr	r3, [pc, #28]	; (8003f38 <TIM1_UP_IRQHandler+0x24>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	68db      	ldr	r3, [r3, #12]
 8003f1e:	f003 0301 	and.w	r3, r3, #1
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d106      	bne.n	8003f34 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003f26:	4b04      	ldr	r3, [pc, #16]	; (8003f38 <TIM1_UP_IRQHandler+0x24>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f06f 0201 	mvn.w	r2, #1
 8003f2e:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003f30:	f7ff ffd8 	bl	8003ee4 <TIMER1_user_handler_it>
	}
}
 8003f34:	bf00      	nop
 8003f36:	bd80      	pop	{r7, pc}
 8003f38:	20000cdc 	.word	0x20000cdc

08003f3c <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003f40:	4b07      	ldr	r3, [pc, #28]	; (8003f60 <TIM2_IRQHandler+0x24>)
 8003f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	f003 0301 	and.w	r3, r3, #1
 8003f4a:	2b01      	cmp	r3, #1
 8003f4c:	d106      	bne.n	8003f5c <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003f4e:	4b04      	ldr	r3, [pc, #16]	; (8003f60 <TIM2_IRQHandler+0x24>)
 8003f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f52:	f06f 0201 	mvn.w	r2, #1
 8003f56:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003f58:	f7ff ffca 	bl	8003ef0 <TIMER2_user_handler_it>
	}
}
 8003f5c:	bf00      	nop
 8003f5e:	bd80      	pop	{r7, pc}
 8003f60:	20000cdc 	.word	0x20000cdc

08003f64 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8003f64:	b580      	push	{r7, lr}
 8003f66:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003f68:	4b08      	ldr	r3, [pc, #32]	; (8003f8c <TIM3_IRQHandler+0x28>)
 8003f6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003f6e:	68db      	ldr	r3, [r3, #12]
 8003f70:	f003 0301 	and.w	r3, r3, #1
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d107      	bne.n	8003f88 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003f78:	4b04      	ldr	r3, [pc, #16]	; (8003f8c <TIM3_IRQHandler+0x28>)
 8003f7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003f7e:	f06f 0201 	mvn.w	r2, #1
 8003f82:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003f84:	f7ff ffba 	bl	8003efc <TIMER3_user_handler_it>
	}
}
 8003f88:	bf00      	nop
 8003f8a:	bd80      	pop	{r7, pc}
 8003f8c:	20000cdc 	.word	0x20000cdc

08003f90 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8003f90:	b580      	push	{r7, lr}
 8003f92:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003f94:	4b08      	ldr	r3, [pc, #32]	; (8003fb8 <TIM4_IRQHandler+0x28>)
 8003f96:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003f9a:	68db      	ldr	r3, [r3, #12]
 8003f9c:	f003 0301 	and.w	r3, r3, #1
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	d107      	bne.n	8003fb4 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003fa4:	4b04      	ldr	r3, [pc, #16]	; (8003fb8 <TIM4_IRQHandler+0x28>)
 8003fa6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003faa:	f06f 0201 	mvn.w	r2, #1
 8003fae:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003fb0:	f7ff ffaa 	bl	8003f08 <TIMER4_user_handler_it>
	}
}
 8003fb4:	bf00      	nop
 8003fb6:	bd80      	pop	{r7, pc}
 8003fb8:	20000cdc 	.word	0x20000cdc

08003fbc <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
 8003fbc:	b480      	push	{r7}
 8003fbe:	b083      	sub	sp, #12
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 8003fc6:	79fb      	ldrb	r3, [r7, #7]
 8003fc8:	2b03      	cmp	r3, #3
 8003fca:	d825      	bhi.n	8004018 <clear_it_status+0x5c>
 8003fcc:	a201      	add	r2, pc, #4	; (adr r2, 8003fd4 <clear_it_status+0x18>)
 8003fce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fd2:	bf00      	nop
 8003fd4:	08003fe5 	.word	0x08003fe5
 8003fd8:	08003ff1 	.word	0x08003ff1
 8003fdc:	08003ffd 	.word	0x08003ffd
 8003fe0:	0800400b 	.word	0x0800400b
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 8003fe4:	4b0f      	ldr	r3, [pc, #60]	; (8004024 <clear_it_status+0x68>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f06f 0201 	mvn.w	r2, #1
 8003fec:	611a      	str	r2, [r3, #16]
			break;
 8003fee:	e014      	b.n	800401a <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 8003ff0:	4b0c      	ldr	r3, [pc, #48]	; (8004024 <clear_it_status+0x68>)
 8003ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ff4:	f06f 0201 	mvn.w	r2, #1
 8003ff8:	611a      	str	r2, [r3, #16]
			break;
 8003ffa:	e00e      	b.n	800401a <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 8003ffc:	4b09      	ldr	r3, [pc, #36]	; (8004024 <clear_it_status+0x68>)
 8003ffe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004002:	f06f 0201 	mvn.w	r2, #1
 8004006:	611a      	str	r2, [r3, #16]
			break;
 8004008:	e007      	b.n	800401a <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800400a:	4b06      	ldr	r3, [pc, #24]	; (8004024 <clear_it_status+0x68>)
 800400c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004010:	f06f 0201 	mvn.w	r2, #1
 8004014:	611a      	str	r2, [r3, #16]
			break;
 8004016:	e000      	b.n	800401a <clear_it_status+0x5e>
		default:
			break;
 8004018:	bf00      	nop

	}
}
 800401a:	bf00      	nop
 800401c:	370c      	adds	r7, #12
 800401e:	46bd      	mov	sp, r7
 8004020:	bc80      	pop	{r7}
 8004022:	4770      	bx	lr
 8004024:	20000cdc 	.word	0x20000cdc

08004028 <__NVIC_EnableIRQ>:
{
 8004028:	b480      	push	{r7}
 800402a:	b083      	sub	sp, #12
 800402c:	af00      	add	r7, sp, #0
 800402e:	4603      	mov	r3, r0
 8004030:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004036:	2b00      	cmp	r3, #0
 8004038:	db0b      	blt.n	8004052 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800403a:	79fb      	ldrb	r3, [r7, #7]
 800403c:	f003 021f 	and.w	r2, r3, #31
 8004040:	4906      	ldr	r1, [pc, #24]	; (800405c <__NVIC_EnableIRQ+0x34>)
 8004042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004046:	095b      	lsrs	r3, r3, #5
 8004048:	2001      	movs	r0, #1
 800404a:	fa00 f202 	lsl.w	r2, r0, r2
 800404e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004052:	bf00      	nop
 8004054:	370c      	adds	r7, #12
 8004056:	46bd      	mov	sp, r7
 8004058:	bc80      	pop	{r7}
 800405a:	4770      	bx	lr
 800405c:	e000e100 	.word	0xe000e100

08004060 <__NVIC_DisableIRQ>:
{
 8004060:	b480      	push	{r7}
 8004062:	b083      	sub	sp, #12
 8004064:	af00      	add	r7, sp, #0
 8004066:	4603      	mov	r3, r0
 8004068:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800406a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800406e:	2b00      	cmp	r3, #0
 8004070:	db12      	blt.n	8004098 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004072:	79fb      	ldrb	r3, [r7, #7]
 8004074:	f003 021f 	and.w	r2, r3, #31
 8004078:	490a      	ldr	r1, [pc, #40]	; (80040a4 <__NVIC_DisableIRQ+0x44>)
 800407a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800407e:	095b      	lsrs	r3, r3, #5
 8004080:	2001      	movs	r0, #1
 8004082:	fa00 f202 	lsl.w	r2, r0, r2
 8004086:	3320      	adds	r3, #32
 8004088:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800408c:	f3bf 8f4f 	dsb	sy
}
 8004090:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004092:	f3bf 8f6f 	isb	sy
}
 8004096:	bf00      	nop
}
 8004098:	bf00      	nop
 800409a:	370c      	adds	r7, #12
 800409c:	46bd      	mov	sp, r7
 800409e:	bc80      	pop	{r7}
 80040a0:	4770      	bx	lr
 80040a2:	bf00      	nop
 80040a4:	e000e100 	.word	0xe000e100

080040a8 <__NVIC_SystemReset>:
{
 80040a8:	b480      	push	{r7}
 80040aa:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80040ac:	f3bf 8f4f 	dsb	sy
}
 80040b0:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80040b2:	4b06      	ldr	r3, [pc, #24]	; (80040cc <__NVIC_SystemReset+0x24>)
 80040b4:	68db      	ldr	r3, [r3, #12]
 80040b6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80040ba:	4904      	ldr	r1, [pc, #16]	; (80040cc <__NVIC_SystemReset+0x24>)
 80040bc:	4b04      	ldr	r3, [pc, #16]	; (80040d0 <__NVIC_SystemReset+0x28>)
 80040be:	4313      	orrs	r3, r2
 80040c0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80040c2:	f3bf 8f4f 	dsb	sy
}
 80040c6:	bf00      	nop
    __NOP();
 80040c8:	bf00      	nop
 80040ca:	e7fd      	b.n	80040c8 <__NVIC_SystemReset+0x20>
 80040cc:	e000ed00 	.word	0xe000ed00
 80040d0:	05fa0004 	.word	0x05fa0004

080040d4 <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b082      	sub	sp, #8
 80040d8:	af00      	add	r7, sp, #0
 80040da:	4603      	mov	r3, r0
 80040dc:	6039      	str	r1, [r7, #0]
 80040de:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80040e6:	d806      	bhi.n	80040f6 <UART_init+0x22>
 80040e8:	4a56      	ldr	r2, [pc, #344]	; (8004244 <UART_init+0x170>)
 80040ea:	218a      	movs	r1, #138	; 0x8a
 80040ec:	4856      	ldr	r0, [pc, #344]	; (8004248 <UART_init+0x174>)
 80040ee:	f004 fc21 	bl	8008934 <printf>
 80040f2:	f7ff ffd9 	bl	80040a8 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 80040f6:	79fb      	ldrb	r3, [r7, #7]
 80040f8:	2b02      	cmp	r3, #2
 80040fa:	d906      	bls.n	800410a <UART_init+0x36>
 80040fc:	4a53      	ldr	r2, [pc, #332]	; (800424c <UART_init+0x178>)
 80040fe:	218b      	movs	r1, #139	; 0x8b
 8004100:	4851      	ldr	r0, [pc, #324]	; (8004248 <UART_init+0x174>)
 8004102:	f004 fc17 	bl	8008934 <printf>
 8004106:	f7ff ffcf 	bl	80040a8 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 800410a:	79fb      	ldrb	r3, [r7, #7]
 800410c:	4a50      	ldr	r2, [pc, #320]	; (8004250 <UART_init+0x17c>)
 800410e:	2100      	movs	r1, #0
 8004110:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8004114:	79fb      	ldrb	r3, [r7, #7]
 8004116:	4a4f      	ldr	r2, [pc, #316]	; (8004254 <UART_init+0x180>)
 8004118:	2100      	movs	r1, #0
 800411a:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 800411c:	79fb      	ldrb	r3, [r7, #7]
 800411e:	4a4e      	ldr	r2, [pc, #312]	; (8004258 <UART_init+0x184>)
 8004120:	2100      	movs	r1, #0
 8004122:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8004126:	79fa      	ldrb	r2, [r7, #7]
 8004128:	79fb      	ldrb	r3, [r7, #7]
 800412a:	494c      	ldr	r1, [pc, #304]	; (800425c <UART_init+0x188>)
 800412c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004130:	494b      	ldr	r1, [pc, #300]	; (8004260 <UART_init+0x18c>)
 8004132:	019b      	lsls	r3, r3, #6
 8004134:	440b      	add	r3, r1
 8004136:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8004138:	79fb      	ldrb	r3, [r7, #7]
 800413a:	4a49      	ldr	r2, [pc, #292]	; (8004260 <UART_init+0x18c>)
 800413c:	019b      	lsls	r3, r3, #6
 800413e:	4413      	add	r3, r2
 8004140:	3304      	adds	r3, #4
 8004142:	683a      	ldr	r2, [r7, #0]
 8004144:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 8004146:	79fb      	ldrb	r3, [r7, #7]
 8004148:	4a45      	ldr	r2, [pc, #276]	; (8004260 <UART_init+0x18c>)
 800414a:	019b      	lsls	r3, r3, #6
 800414c:	4413      	add	r3, r2
 800414e:	3308      	adds	r3, #8
 8004150:	2200      	movs	r2, #0
 8004152:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8004154:	79fb      	ldrb	r3, [r7, #7]
 8004156:	4a42      	ldr	r2, [pc, #264]	; (8004260 <UART_init+0x18c>)
 8004158:	019b      	lsls	r3, r3, #6
 800415a:	4413      	add	r3, r2
 800415c:	330c      	adds	r3, #12
 800415e:	2200      	movs	r2, #0
 8004160:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 8004162:	79fb      	ldrb	r3, [r7, #7]
 8004164:	4a3e      	ldr	r2, [pc, #248]	; (8004260 <UART_init+0x18c>)
 8004166:	019b      	lsls	r3, r3, #6
 8004168:	4413      	add	r3, r2
 800416a:	3310      	adds	r3, #16
 800416c:	2200      	movs	r2, #0
 800416e:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8004170:	79fb      	ldrb	r3, [r7, #7]
 8004172:	4a3b      	ldr	r2, [pc, #236]	; (8004260 <UART_init+0x18c>)
 8004174:	019b      	lsls	r3, r3, #6
 8004176:	4413      	add	r3, r2
 8004178:	3318      	adds	r3, #24
 800417a:	2200      	movs	r2, #0
 800417c:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 800417e:	79fb      	ldrb	r3, [r7, #7]
 8004180:	4a37      	ldr	r2, [pc, #220]	; (8004260 <UART_init+0x18c>)
 8004182:	019b      	lsls	r3, r3, #6
 8004184:	4413      	add	r3, r2
 8004186:	3314      	adds	r3, #20
 8004188:	220c      	movs	r2, #12
 800418a:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 800418c:	79fb      	ldrb	r3, [r7, #7]
 800418e:	4a34      	ldr	r2, [pc, #208]	; (8004260 <UART_init+0x18c>)
 8004190:	019b      	lsls	r3, r3, #6
 8004192:	4413      	add	r3, r2
 8004194:	331c      	adds	r3, #28
 8004196:	2200      	movs	r2, #0
 8004198:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 800419a:	79fb      	ldrb	r3, [r7, #7]
 800419c:	019b      	lsls	r3, r3, #6
 800419e:	4a30      	ldr	r2, [pc, #192]	; (8004260 <UART_init+0x18c>)
 80041a0:	4413      	add	r3, r2
 80041a2:	4618      	mov	r0, r3
 80041a4:	f003 fcea 	bl	8007b7c <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 80041a8:	79fb      	ldrb	r3, [r7, #7]
 80041aa:	4a2d      	ldr	r2, [pc, #180]	; (8004260 <UART_init+0x18c>)
 80041ac:	019b      	lsls	r3, r3, #6
 80041ae:	4413      	add	r3, r2
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	68da      	ldr	r2, [r3, #12]
 80041b4:	79fb      	ldrb	r3, [r7, #7]
 80041b6:	492a      	ldr	r1, [pc, #168]	; (8004260 <UART_init+0x18c>)
 80041b8:	019b      	lsls	r3, r3, #6
 80041ba:	440b      	add	r3, r1
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80041c2:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 80041c4:	79fb      	ldrb	r3, [r7, #7]
 80041c6:	4a27      	ldr	r2, [pc, #156]	; (8004264 <UART_init+0x190>)
 80041c8:	56d3      	ldrsb	r3, [r2, r3]
 80041ca:	2201      	movs	r2, #1
 80041cc:	2101      	movs	r1, #1
 80041ce:	4618      	mov	r0, r3
 80041d0:	f002 f8e3 	bl	800639a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80041d4:	79fb      	ldrb	r3, [r7, #7]
 80041d6:	4a23      	ldr	r2, [pc, #140]	; (8004264 <UART_init+0x190>)
 80041d8:	56d3      	ldrsb	r3, [r2, r3]
 80041da:	4618      	mov	r0, r3
 80041dc:	f002 f8f9 	bl	80063d2 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 80041e0:	79fb      	ldrb	r3, [r7, #7]
 80041e2:	019b      	lsls	r3, r3, #6
 80041e4:	4a1e      	ldr	r2, [pc, #120]	; (8004260 <UART_init+0x18c>)
 80041e6:	1898      	adds	r0, r3, r2
 80041e8:	79fb      	ldrb	r3, [r7, #7]
 80041ea:	79fa      	ldrb	r2, [r7, #7]
 80041ec:	4919      	ldr	r1, [pc, #100]	; (8004254 <UART_init+0x180>)
 80041ee:	5c8a      	ldrb	r2, [r1, r2]
 80041f0:	01db      	lsls	r3, r3, #7
 80041f2:	4413      	add	r3, r2
 80041f4:	4a1c      	ldr	r2, [pc, #112]	; (8004268 <UART_init+0x194>)
 80041f6:	4413      	add	r3, r2
 80041f8:	2201      	movs	r2, #1
 80041fa:	4619      	mov	r1, r3
 80041fc:	f003 fd4f 	bl	8007c9e <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8004200:	4b1a      	ldr	r3, [pc, #104]	; (800426c <UART_init+0x198>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	6898      	ldr	r0, [r3, #8]
 8004206:	2300      	movs	r3, #0
 8004208:	2202      	movs	r2, #2
 800420a:	2100      	movs	r1, #0
 800420c:	f004 fba4 	bl	8008958 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8004210:	4b16      	ldr	r3, [pc, #88]	; (800426c <UART_init+0x198>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	68d8      	ldr	r0, [r3, #12]
 8004216:	2300      	movs	r3, #0
 8004218:	2202      	movs	r2, #2
 800421a:	2100      	movs	r1, #0
 800421c:	f004 fb9c 	bl	8008958 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8004220:	4b12      	ldr	r3, [pc, #72]	; (800426c <UART_init+0x198>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	6858      	ldr	r0, [r3, #4]
 8004226:	2300      	movs	r3, #0
 8004228:	2202      	movs	r2, #2
 800422a:	2100      	movs	r1, #0
 800422c:	f004 fb94 	bl	8008958 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8004230:	79fb      	ldrb	r3, [r7, #7]
 8004232:	4a0f      	ldr	r2, [pc, #60]	; (8004270 <UART_init+0x19c>)
 8004234:	2101      	movs	r1, #1
 8004236:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800423a:	bf00      	nop
 800423c:	3708      	adds	r7, #8
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}
 8004242:	bf00      	nop
 8004244:	0800ee34 	.word	0x0800ee34
 8004248:	0800ee44 	.word	0x0800ee44
 800424c:	0800ee80 	.word	0x0800ee80
 8004250:	20001020 	.word	0x20001020
 8004254:	2000101c 	.word	0x2000101c
 8004258:	2000102c 	.word	0x2000102c
 800425c:	20000018 	.word	0x20000018
 8004260:	20000ddc 	.word	0x20000ddc
 8004264:	0800f0d8 	.word	0x0800f0d8
 8004268:	20000e9c 	.word	0x20000e9c
 800426c:	2000004c 	.word	0x2000004c
 8004270:	20001038 	.word	0x20001038

08004274 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b082      	sub	sp, #8
 8004278:	af00      	add	r7, sp, #0
 800427a:	4603      	mov	r3, r0
 800427c:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 800427e:	79fb      	ldrb	r3, [r7, #7]
 8004280:	2b02      	cmp	r3, #2
 8004282:	d906      	bls.n	8004292 <UART_data_ready+0x1e>
 8004284:	4a07      	ldr	r2, [pc, #28]	; (80042a4 <UART_data_ready+0x30>)
 8004286:	21c8      	movs	r1, #200	; 0xc8
 8004288:	4807      	ldr	r0, [pc, #28]	; (80042a8 <UART_data_ready+0x34>)
 800428a:	f004 fb53 	bl	8008934 <printf>
 800428e:	f7ff ff0b 	bl	80040a8 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 8004292:	79fb      	ldrb	r3, [r7, #7]
 8004294:	4a05      	ldr	r2, [pc, #20]	; (80042ac <UART_data_ready+0x38>)
 8004296:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800429a:	4618      	mov	r0, r3
 800429c:	3708      	adds	r7, #8
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	bf00      	nop
 80042a4:	0800ee80 	.word	0x0800ee80
 80042a8:	0800ee44 	.word	0x0800ee44
 80042ac:	2000102c 	.word	0x2000102c

080042b0 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b084      	sub	sp, #16
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	4603      	mov	r3, r0
 80042b8:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 80042ba:	79fb      	ldrb	r3, [r7, #7]
 80042bc:	2b02      	cmp	r3, #2
 80042be:	d906      	bls.n	80042ce <UART_get_next_byte+0x1e>
 80042c0:	4a22      	ldr	r2, [pc, #136]	; (800434c <UART_get_next_byte+0x9c>)
 80042c2:	21d4      	movs	r1, #212	; 0xd4
 80042c4:	4822      	ldr	r0, [pc, #136]	; (8004350 <UART_get_next_byte+0xa0>)
 80042c6:	f004 fb35 	bl	8008934 <printf>
 80042ca:	f7ff feed 	bl	80040a8 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 80042ce:	79fb      	ldrb	r3, [r7, #7]
 80042d0:	4a20      	ldr	r2, [pc, #128]	; (8004354 <UART_get_next_byte+0xa4>)
 80042d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d101      	bne.n	80042de <UART_get_next_byte+0x2e>
		return 0;
 80042da:	2300      	movs	r3, #0
 80042dc:	e031      	b.n	8004342 <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 80042de:	79fa      	ldrb	r2, [r7, #7]
 80042e0:	79fb      	ldrb	r3, [r7, #7]
 80042e2:	491d      	ldr	r1, [pc, #116]	; (8004358 <UART_get_next_byte+0xa8>)
 80042e4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80042e8:	491c      	ldr	r1, [pc, #112]	; (800435c <UART_get_next_byte+0xac>)
 80042ea:	01d2      	lsls	r2, r2, #7
 80042ec:	440a      	add	r2, r1
 80042ee:	4413      	add	r3, r2
 80042f0:	781b      	ldrb	r3, [r3, #0]
 80042f2:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 80042f4:	79fb      	ldrb	r3, [r7, #7]
 80042f6:	4a18      	ldr	r2, [pc, #96]	; (8004358 <UART_get_next_byte+0xa8>)
 80042f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042fc:	1c5a      	adds	r2, r3, #1
 80042fe:	79fb      	ldrb	r3, [r7, #7]
 8004300:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004304:	4914      	ldr	r1, [pc, #80]	; (8004358 <UART_get_next_byte+0xa8>)
 8004306:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 800430a:	79fb      	ldrb	r3, [r7, #7]
 800430c:	4a14      	ldr	r2, [pc, #80]	; (8004360 <UART_get_next_byte+0xb0>)
 800430e:	56d3      	ldrsb	r3, [r2, r3]
 8004310:	4618      	mov	r0, r3
 8004312:	f7ff fea5 	bl	8004060 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8004316:	79fb      	ldrb	r3, [r7, #7]
 8004318:	4a12      	ldr	r2, [pc, #72]	; (8004364 <UART_get_next_byte+0xb4>)
 800431a:	5cd3      	ldrb	r3, [r2, r3]
 800431c:	4619      	mov	r1, r3
 800431e:	79fb      	ldrb	r3, [r7, #7]
 8004320:	4a0d      	ldr	r2, [pc, #52]	; (8004358 <UART_get_next_byte+0xa8>)
 8004322:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004326:	4299      	cmp	r1, r3
 8004328:	d104      	bne.n	8004334 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 800432a:	79fb      	ldrb	r3, [r7, #7]
 800432c:	4a09      	ldr	r2, [pc, #36]	; (8004354 <UART_get_next_byte+0xa4>)
 800432e:	2100      	movs	r1, #0
 8004330:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8004334:	79fb      	ldrb	r3, [r7, #7]
 8004336:	4a0a      	ldr	r2, [pc, #40]	; (8004360 <UART_get_next_byte+0xb0>)
 8004338:	56d3      	ldrsb	r3, [r2, r3]
 800433a:	4618      	mov	r0, r3
 800433c:	f7ff fe74 	bl	8004028 <__NVIC_EnableIRQ>
	return ret;
 8004340:	7bfb      	ldrb	r3, [r7, #15]
}
 8004342:	4618      	mov	r0, r3
 8004344:	3710      	adds	r7, #16
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}
 800434a:	bf00      	nop
 800434c:	0800ee80 	.word	0x0800ee80
 8004350:	0800ee44 	.word	0x0800ee44
 8004354:	2000102c 	.word	0x2000102c
 8004358:	20001020 	.word	0x20001020
 800435c:	20000e9c 	.word	0x20000e9c
 8004360:	0800f0d8 	.word	0x0800f0d8
 8004364:	2000101c 	.word	0x2000101c

08004368 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b084      	sub	sp, #16
 800436c:	af00      	add	r7, sp, #0
 800436e:	4603      	mov	r3, r0
 8004370:	460a      	mov	r2, r1
 8004372:	71fb      	strb	r3, [r7, #7]
 8004374:	4613      	mov	r3, r2
 8004376:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8004378:	79fb      	ldrb	r3, [r7, #7]
 800437a:	2b02      	cmp	r3, #2
 800437c:	d907      	bls.n	800438e <UART_putc+0x26>
 800437e:	4a16      	ldr	r2, [pc, #88]	; (80043d8 <UART_putc+0x70>)
 8004380:	f240 113d 	movw	r1, #317	; 0x13d
 8004384:	4815      	ldr	r0, [pc, #84]	; (80043dc <UART_putc+0x74>)
 8004386:	f004 fad5 	bl	8008934 <printf>
 800438a:	f7ff fe8d 	bl	80040a8 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 800438e:	79fb      	ldrb	r3, [r7, #7]
 8004390:	4a13      	ldr	r2, [pc, #76]	; (80043e0 <UART_putc+0x78>)
 8004392:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d019      	beq.n	80043ce <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 800439a:	79fb      	ldrb	r3, [r7, #7]
 800439c:	4a11      	ldr	r2, [pc, #68]	; (80043e4 <UART_putc+0x7c>)
 800439e:	56d3      	ldrsb	r3, [r2, r3]
 80043a0:	4618      	mov	r0, r3
 80043a2:	f7ff fe5d 	bl	8004060 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 80043a6:	79fb      	ldrb	r3, [r7, #7]
 80043a8:	019b      	lsls	r3, r3, #6
 80043aa:	4a0f      	ldr	r2, [pc, #60]	; (80043e8 <UART_putc+0x80>)
 80043ac:	4413      	add	r3, r2
 80043ae:	1db9      	adds	r1, r7, #6
 80043b0:	2201      	movs	r2, #1
 80043b2:	4618      	mov	r0, r3
 80043b4:	f003 fc2f 	bl	8007c16 <HAL_UART_Transmit_IT>
 80043b8:	4603      	mov	r3, r0
 80043ba:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80043bc:	79fb      	ldrb	r3, [r7, #7]
 80043be:	4a09      	ldr	r2, [pc, #36]	; (80043e4 <UART_putc+0x7c>)
 80043c0:	56d3      	ldrsb	r3, [r2, r3]
 80043c2:	4618      	mov	r0, r3
 80043c4:	f7ff fe30 	bl	8004028 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 80043c8:	7bfb      	ldrb	r3, [r7, #15]
 80043ca:	2b02      	cmp	r3, #2
 80043cc:	d0e5      	beq.n	800439a <UART_putc+0x32>
	}
}
 80043ce:	bf00      	nop
 80043d0:	3710      	adds	r7, #16
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}
 80043d6:	bf00      	nop
 80043d8:	0800ee80 	.word	0x0800ee80
 80043dc:	0800ee44 	.word	0x0800ee44
 80043e0:	20001038 	.word	0x20001038
 80043e4:	0800f0d8 	.word	0x0800f0d8
 80043e8:	20000ddc 	.word	0x20000ddc

080043ec <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 80043ec:	b480      	push	{r7}
 80043ee:	b087      	sub	sp, #28
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	4603      	mov	r3, r0
 80043f4:	60b9      	str	r1, [r7, #8]
 80043f6:	607a      	str	r2, [r7, #4]
 80043f8:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 80043fa:	7bfb      	ldrb	r3, [r7, #15]
 80043fc:	4a13      	ldr	r2, [pc, #76]	; (800444c <UART_impolite_force_puts_on_uart+0x60>)
 80043fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d01d      	beq.n	8004442 <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 8004406:	7bfb      	ldrb	r3, [r7, #15]
 8004408:	4a11      	ldr	r2, [pc, #68]	; (8004450 <UART_impolite_force_puts_on_uart+0x64>)
 800440a:	019b      	lsls	r3, r3, #6
 800440c:	4413      	add	r3, r2
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 8004412:	2300      	movs	r3, #0
 8004414:	617b      	str	r3, [r7, #20]
 8004416:	e010      	b.n	800443a <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8004418:	bf00      	nop
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004422:	2b00      	cmp	r3, #0
 8004424:	d0f9      	beq.n	800441a <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8004426:	68ba      	ldr	r2, [r7, #8]
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	4413      	add	r3, r2
 800442c:	781b      	ldrb	r3, [r3, #0]
 800442e:	461a      	mov	r2, r3
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	3301      	adds	r3, #1
 8004438:	617b      	str	r3, [r7, #20]
 800443a:	697a      	ldr	r2, [r7, #20]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	429a      	cmp	r2, r3
 8004440:	d3ea      	bcc.n	8004418 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 8004442:	bf00      	nop
 8004444:	371c      	adds	r7, #28
 8004446:	46bd      	mov	sp, r7
 8004448:	bc80      	pop	{r7}
 800444a:	4770      	bx	lr
 800444c:	20001038 	.word	0x20001038
 8004450:	20000ddc 	.word	0x20000ddc

08004454 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8004458:	4802      	ldr	r0, [pc, #8]	; (8004464 <USART1_IRQHandler+0x10>)
 800445a:	f003 fc75 	bl	8007d48 <HAL_UART_IRQHandler>
}
 800445e:	bf00      	nop
 8004460:	bd80      	pop	{r7, pc}
 8004462:	bf00      	nop
 8004464:	20000ddc 	.word	0x20000ddc

08004468 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 800446c:	4802      	ldr	r0, [pc, #8]	; (8004478 <USART2_IRQHandler+0x10>)
 800446e:	f003 fc6b 	bl	8007d48 <HAL_UART_IRQHandler>
}
 8004472:	bf00      	nop
 8004474:	bd80      	pop	{r7, pc}
 8004476:	bf00      	nop
 8004478:	20000e1c 	.word	0x20000e1c

0800447c <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8004480:	4802      	ldr	r0, [pc, #8]	; (800448c <USART3_IRQHandler+0x10>)
 8004482:	f003 fc61 	bl	8007d48 <HAL_UART_IRQHandler>
}
 8004486:	bf00      	nop
 8004488:	bd80      	pop	{r7, pc}
 800448a:	bf00      	nop
 800448c:	20000e5c 	.word	0x20000e5c

08004490 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b084      	sub	sp, #16
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a1e      	ldr	r2, [pc, #120]	; (8004518 <HAL_UART_RxCpltCallback+0x88>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d102      	bne.n	80044a8 <HAL_UART_RxCpltCallback+0x18>
 80044a2:	2300      	movs	r3, #0
 80044a4:	73fb      	strb	r3, [r7, #15]
 80044a6:	e00e      	b.n	80044c6 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a1b      	ldr	r2, [pc, #108]	; (800451c <HAL_UART_RxCpltCallback+0x8c>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d102      	bne.n	80044b8 <HAL_UART_RxCpltCallback+0x28>
 80044b2:	2301      	movs	r3, #1
 80044b4:	73fb      	strb	r3, [r7, #15]
 80044b6:	e006      	b.n	80044c6 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a18      	ldr	r2, [pc, #96]	; (8004520 <HAL_UART_RxCpltCallback+0x90>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d126      	bne.n	8004510 <HAL_UART_RxCpltCallback+0x80>
 80044c2:	2302      	movs	r3, #2
 80044c4:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 80044c6:	7bfb      	ldrb	r3, [r7, #15]
 80044c8:	4a16      	ldr	r2, [pc, #88]	; (8004524 <HAL_UART_RxCpltCallback+0x94>)
 80044ca:	2101      	movs	r1, #1
 80044cc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 80044d0:	7bfb      	ldrb	r3, [r7, #15]
 80044d2:	4a15      	ldr	r2, [pc, #84]	; (8004528 <HAL_UART_RxCpltCallback+0x98>)
 80044d4:	5cd3      	ldrb	r3, [r2, r3]
 80044d6:	3301      	adds	r3, #1
 80044d8:	425a      	negs	r2, r3
 80044da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80044de:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80044e2:	bf58      	it	pl
 80044e4:	4253      	negpl	r3, r2
 80044e6:	7bfa      	ldrb	r2, [r7, #15]
 80044e8:	b2d9      	uxtb	r1, r3
 80044ea:	4b0f      	ldr	r3, [pc, #60]	; (8004528 <HAL_UART_RxCpltCallback+0x98>)
 80044ec:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 80044ee:	7bfb      	ldrb	r3, [r7, #15]
 80044f0:	019b      	lsls	r3, r3, #6
 80044f2:	4a0e      	ldr	r2, [pc, #56]	; (800452c <HAL_UART_RxCpltCallback+0x9c>)
 80044f4:	1898      	adds	r0, r3, r2
 80044f6:	7bfb      	ldrb	r3, [r7, #15]
 80044f8:	7bfa      	ldrb	r2, [r7, #15]
 80044fa:	490b      	ldr	r1, [pc, #44]	; (8004528 <HAL_UART_RxCpltCallback+0x98>)
 80044fc:	5c8a      	ldrb	r2, [r1, r2]
 80044fe:	01db      	lsls	r3, r3, #7
 8004500:	4413      	add	r3, r2
 8004502:	4a0b      	ldr	r2, [pc, #44]	; (8004530 <HAL_UART_RxCpltCallback+0xa0>)
 8004504:	4413      	add	r3, r2
 8004506:	2201      	movs	r2, #1
 8004508:	4619      	mov	r1, r3
 800450a:	f003 fbc8 	bl	8007c9e <HAL_UART_Receive_IT>
 800450e:	e000      	b.n	8004512 <HAL_UART_RxCpltCallback+0x82>
	else return;
 8004510:	bf00      	nop
}
 8004512:	3710      	adds	r7, #16
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}
 8004518:	40013800 	.word	0x40013800
 800451c:	40004400 	.word	0x40004400
 8004520:	40004800 	.word	0x40004800
 8004524:	2000102c 	.word	0x2000102c
 8004528:	2000101c 	.word	0x2000101c
 800452c:	20000ddc 	.word	0x20000ddc
 8004530:	20000e9c 	.word	0x20000e9c

08004534 <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b08a      	sub	sp, #40	; 0x28
 8004538:	af02      	add	r7, sp, #8
 800453a:	6078      	str	r0, [r7, #4]
	huart->Instance->SR = 0x00C0;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	22c0      	movs	r2, #192	; 0xc0
 8004542:	601a      	str	r2, [r3, #0]
	huart->Instance->DR = 0x0000;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	2200      	movs	r2, #0
 800454a:	605a      	str	r2, [r3, #4]
	huart->Instance->BRR = 0x0000;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	2200      	movs	r2, #0
 8004552:	609a      	str	r2, [r3, #8]
	huart->Instance->CR1 = 0x0000;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	2200      	movs	r2, #0
 800455a:	60da      	str	r2, [r3, #12]
	huart->Instance->CR2 = 0x0000;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	2200      	movs	r2, #0
 8004562:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 = 0x0000;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	2200      	movs	r2, #0
 800456a:	615a      	str	r2, [r3, #20]
	huart->Instance->GTPR = 0x0000;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	2200      	movs	r2, #0
 8004572:	619a      	str	r2, [r3, #24]
	if(huart->Instance == USART1)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a47      	ldr	r2, [pc, #284]	; (8004698 <HAL_UART_MspInit+0x164>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d12a      	bne.n	80045d4 <HAL_UART_MspInit+0xa0>
	{
		#ifdef UART1_ON_PA9_PA10
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 800457e:	4b47      	ldr	r3, [pc, #284]	; (800469c <HAL_UART_MspInit+0x168>)
 8004580:	699b      	ldr	r3, [r3, #24]
 8004582:	4a46      	ldr	r2, [pc, #280]	; (800469c <HAL_UART_MspInit+0x168>)
 8004584:	f043 0304 	orr.w	r3, r3, #4
 8004588:	6193      	str	r3, [r2, #24]
 800458a:	4b44      	ldr	r3, [pc, #272]	; (800469c <HAL_UART_MspInit+0x168>)
 800458c:	699b      	ldr	r3, [r3, #24]
 800458e:	f003 0304 	and.w	r3, r3, #4
 8004592:	61fb      	str	r3, [r7, #28]
 8004594:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 8004596:	2303      	movs	r3, #3
 8004598:	9300      	str	r3, [sp, #0]
 800459a:	2301      	movs	r3, #1
 800459c:	2202      	movs	r2, #2
 800459e:	f44f 7100 	mov.w	r1, #512	; 0x200
 80045a2:	483f      	ldr	r0, [pc, #252]	; (80046a0 <HAL_UART_MspInit+0x16c>)
 80045a4:	f7fe fdf0 	bl	8003188 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80045a8:	2303      	movs	r3, #3
 80045aa:	9300      	str	r3, [sp, #0]
 80045ac:	2301      	movs	r3, #1
 80045ae:	2200      	movs	r2, #0
 80045b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80045b4:	483a      	ldr	r0, [pc, #232]	; (80046a0 <HAL_UART_MspInit+0x16c>)
 80045b6:	f7fe fde7 	bl	8003188 <BSP_GPIO_PinCfg>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART1_ENABLE();
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 80045ba:	4b38      	ldr	r3, [pc, #224]	; (800469c <HAL_UART_MspInit+0x168>)
 80045bc:	699b      	ldr	r3, [r3, #24]
 80045be:	4a37      	ldr	r2, [pc, #220]	; (800469c <HAL_UART_MspInit+0x168>)
 80045c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80045c4:	6193      	str	r3, [r2, #24]
 80045c6:	4b35      	ldr	r3, [pc, #212]	; (800469c <HAL_UART_MspInit+0x168>)
 80045c8:	699b      	ldr	r3, [r3, #24]
 80045ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045ce:	61bb      	str	r3, [r7, #24]
 80045d0:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 80045d2:	e05c      	b.n	800468e <HAL_UART_MspInit+0x15a>
	else if(huart->Instance == USART2)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a32      	ldr	r2, [pc, #200]	; (80046a4 <HAL_UART_MspInit+0x170>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d128      	bne.n	8004630 <HAL_UART_MspInit+0xfc>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 80045de:	4b2f      	ldr	r3, [pc, #188]	; (800469c <HAL_UART_MspInit+0x168>)
 80045e0:	699b      	ldr	r3, [r3, #24]
 80045e2:	4a2e      	ldr	r2, [pc, #184]	; (800469c <HAL_UART_MspInit+0x168>)
 80045e4:	f043 0304 	orr.w	r3, r3, #4
 80045e8:	6193      	str	r3, [r2, #24]
 80045ea:	4b2c      	ldr	r3, [pc, #176]	; (800469c <HAL_UART_MspInit+0x168>)
 80045ec:	699b      	ldr	r3, [r3, #24]
 80045ee:	f003 0304 	and.w	r3, r3, #4
 80045f2:	617b      	str	r3, [r7, #20]
 80045f4:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 80045f6:	2303      	movs	r3, #3
 80045f8:	9300      	str	r3, [sp, #0]
 80045fa:	2301      	movs	r3, #1
 80045fc:	2202      	movs	r2, #2
 80045fe:	2104      	movs	r1, #4
 8004600:	4827      	ldr	r0, [pc, #156]	; (80046a0 <HAL_UART_MspInit+0x16c>)
 8004602:	f7fe fdc1 	bl	8003188 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8004606:	2303      	movs	r3, #3
 8004608:	9300      	str	r3, [sp, #0]
 800460a:	2301      	movs	r3, #1
 800460c:	2200      	movs	r2, #0
 800460e:	2108      	movs	r1, #8
 8004610:	4823      	ldr	r0, [pc, #140]	; (80046a0 <HAL_UART_MspInit+0x16c>)
 8004612:	f7fe fdb9 	bl	8003188 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 8004616:	4b21      	ldr	r3, [pc, #132]	; (800469c <HAL_UART_MspInit+0x168>)
 8004618:	69db      	ldr	r3, [r3, #28]
 800461a:	4a20      	ldr	r2, [pc, #128]	; (800469c <HAL_UART_MspInit+0x168>)
 800461c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004620:	61d3      	str	r3, [r2, #28]
 8004622:	4b1e      	ldr	r3, [pc, #120]	; (800469c <HAL_UART_MspInit+0x168>)
 8004624:	69db      	ldr	r3, [r3, #28]
 8004626:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800462a:	613b      	str	r3, [r7, #16]
 800462c:	693b      	ldr	r3, [r7, #16]
}
 800462e:	e02e      	b.n	800468e <HAL_UART_MspInit+0x15a>
	else if(huart->Instance == USART3)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a1c      	ldr	r2, [pc, #112]	; (80046a8 <HAL_UART_MspInit+0x174>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d129      	bne.n	800468e <HAL_UART_MspInit+0x15a>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 800463a:	4b18      	ldr	r3, [pc, #96]	; (800469c <HAL_UART_MspInit+0x168>)
 800463c:	699b      	ldr	r3, [r3, #24]
 800463e:	4a17      	ldr	r2, [pc, #92]	; (800469c <HAL_UART_MspInit+0x168>)
 8004640:	f043 0308 	orr.w	r3, r3, #8
 8004644:	6193      	str	r3, [r2, #24]
 8004646:	4b15      	ldr	r3, [pc, #84]	; (800469c <HAL_UART_MspInit+0x168>)
 8004648:	699b      	ldr	r3, [r3, #24]
 800464a:	f003 0308 	and.w	r3, r3, #8
 800464e:	60fb      	str	r3, [r7, #12]
 8004650:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8004652:	2303      	movs	r3, #3
 8004654:	9300      	str	r3, [sp, #0]
 8004656:	2301      	movs	r3, #1
 8004658:	2202      	movs	r2, #2
 800465a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800465e:	4813      	ldr	r0, [pc, #76]	; (80046ac <HAL_UART_MspInit+0x178>)
 8004660:	f7fe fd92 	bl	8003188 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8004664:	2303      	movs	r3, #3
 8004666:	9300      	str	r3, [sp, #0]
 8004668:	2301      	movs	r3, #1
 800466a:	2200      	movs	r2, #0
 800466c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004670:	480e      	ldr	r0, [pc, #56]	; (80046ac <HAL_UART_MspInit+0x178>)
 8004672:	f7fe fd89 	bl	8003188 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 8004676:	4b09      	ldr	r3, [pc, #36]	; (800469c <HAL_UART_MspInit+0x168>)
 8004678:	69db      	ldr	r3, [r3, #28]
 800467a:	4a08      	ldr	r2, [pc, #32]	; (800469c <HAL_UART_MspInit+0x168>)
 800467c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004680:	61d3      	str	r3, [r2, #28]
 8004682:	4b06      	ldr	r3, [pc, #24]	; (800469c <HAL_UART_MspInit+0x168>)
 8004684:	69db      	ldr	r3, [r3, #28]
 8004686:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800468a:	60bb      	str	r3, [r7, #8]
 800468c:	68bb      	ldr	r3, [r7, #8]
}
 800468e:	bf00      	nop
 8004690:	3720      	adds	r7, #32
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}
 8004696:	bf00      	nop
 8004698:	40013800 	.word	0x40013800
 800469c:	40021000 	.word	0x40021000
 80046a0:	40010800 	.word	0x40010800
 80046a4:	40004400 	.word	0x40004400
 80046a8:	40004800 	.word	0x40004800
 80046ac:	40010c00 	.word	0x40010c00

080046b0 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b083      	sub	sp, #12
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046bc:	2b08      	cmp	r3, #8
 80046be:	d106      	bne.n	80046ce <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2222      	movs	r2, #34	; 0x22
 80046ca:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 80046ce:	bf00      	nop
 80046d0:	370c      	adds	r7, #12
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bc80      	pop	{r7}
 80046d6:	4770      	bx	lr

080046d8 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 80046dc:	4b03      	ldr	r3, [pc, #12]	; (80046ec <WWDG_IRQHandler+0x14>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4903      	ldr	r1, [pc, #12]	; (80046f0 <WWDG_IRQHandler+0x18>)
 80046e2:	4618      	mov	r0, r3
 80046e4:	f7ff f92e 	bl	8003944 <dump_printf>
	while(1);
 80046e8:	e7fe      	b.n	80046e8 <WWDG_IRQHandler+0x10>
 80046ea:	bf00      	nop
 80046ec:	20000024 	.word	0x20000024
 80046f0:	0800ef10 	.word	0x0800ef10

080046f4 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 80046f8:	4b03      	ldr	r3, [pc, #12]	; (8004708 <PVD_IRQHandler+0x14>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4903      	ldr	r1, [pc, #12]	; (800470c <PVD_IRQHandler+0x18>)
 80046fe:	4618      	mov	r0, r3
 8004700:	f7ff f920 	bl	8003944 <dump_printf>
	while(1);
 8004704:	e7fe      	b.n	8004704 <PVD_IRQHandler+0x10>
 8004706:	bf00      	nop
 8004708:	20000024 	.word	0x20000024
 800470c:	0800ef18 	.word	0x0800ef18

08004710 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 8004714:	4b03      	ldr	r3, [pc, #12]	; (8004724 <TAMPER_IRQHandler+0x14>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4903      	ldr	r1, [pc, #12]	; (8004728 <TAMPER_IRQHandler+0x18>)
 800471a:	4618      	mov	r0, r3
 800471c:	f7ff f912 	bl	8003944 <dump_printf>
	while(1);
 8004720:	e7fe      	b.n	8004720 <TAMPER_IRQHandler+0x10>
 8004722:	bf00      	nop
 8004724:	20000024 	.word	0x20000024
 8004728:	0800ef1c 	.word	0x0800ef1c

0800472c <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 8004730:	4b03      	ldr	r3, [pc, #12]	; (8004740 <RTC_IRQHandler+0x14>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4903      	ldr	r1, [pc, #12]	; (8004744 <RTC_IRQHandler+0x18>)
 8004736:	4618      	mov	r0, r3
 8004738:	f7ff f904 	bl	8003944 <dump_printf>
	while(1);
 800473c:	e7fe      	b.n	800473c <RTC_IRQHandler+0x10>
 800473e:	bf00      	nop
 8004740:	20000024 	.word	0x20000024
 8004744:	0800ef24 	.word	0x0800ef24

08004748 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 800474c:	4b03      	ldr	r3, [pc, #12]	; (800475c <FLASH_IRQHandler+0x14>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4903      	ldr	r1, [pc, #12]	; (8004760 <FLASH_IRQHandler+0x18>)
 8004752:	4618      	mov	r0, r3
 8004754:	f7ff f8f6 	bl	8003944 <dump_printf>
	while(1);
 8004758:	e7fe      	b.n	8004758 <FLASH_IRQHandler+0x10>
 800475a:	bf00      	nop
 800475c:	20000024 	.word	0x20000024
 8004760:	0800ef28 	.word	0x0800ef28

08004764 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8004768:	4b03      	ldr	r3, [pc, #12]	; (8004778 <RCC_IRQHandler+0x14>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4903      	ldr	r1, [pc, #12]	; (800477c <RCC_IRQHandler+0x18>)
 800476e:	4618      	mov	r0, r3
 8004770:	f7ff f8e8 	bl	8003944 <dump_printf>
	while(1);
 8004774:	e7fe      	b.n	8004774 <RCC_IRQHandler+0x10>
 8004776:	bf00      	nop
 8004778:	20000024 	.word	0x20000024
 800477c:	0800ef30 	.word	0x0800ef30

08004780 <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8004784:	4b03      	ldr	r3, [pc, #12]	; (8004794 <DMA1_Channel2_IRQHandler+0x14>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4903      	ldr	r1, [pc, #12]	; (8004798 <DMA1_Channel2_IRQHandler+0x18>)
 800478a:	4618      	mov	r0, r3
 800478c:	f7ff f8da 	bl	8003944 <dump_printf>
	while(1);
 8004790:	e7fe      	b.n	8004790 <DMA1_Channel2_IRQHandler+0x10>
 8004792:	bf00      	nop
 8004794:	20000024 	.word	0x20000024
 8004798:	0800ef6c 	.word	0x0800ef6c

0800479c <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 80047a0:	4b03      	ldr	r3, [pc, #12]	; (80047b0 <DMA1_Channel3_IRQHandler+0x14>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4903      	ldr	r1, [pc, #12]	; (80047b4 <DMA1_Channel3_IRQHandler+0x18>)
 80047a6:	4618      	mov	r0, r3
 80047a8:	f7ff f8cc 	bl	8003944 <dump_printf>
	while(1);
 80047ac:	e7fe      	b.n	80047ac <DMA1_Channel3_IRQHandler+0x10>
 80047ae:	bf00      	nop
 80047b0:	20000024 	.word	0x20000024
 80047b4:	0800ef7c 	.word	0x0800ef7c

080047b8 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 80047bc:	4b03      	ldr	r3, [pc, #12]	; (80047cc <DMA1_Channel4_IRQHandler+0x14>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4903      	ldr	r1, [pc, #12]	; (80047d0 <DMA1_Channel4_IRQHandler+0x18>)
 80047c2:	4618      	mov	r0, r3
 80047c4:	f7ff f8be 	bl	8003944 <dump_printf>
	while(1);
 80047c8:	e7fe      	b.n	80047c8 <DMA1_Channel4_IRQHandler+0x10>
 80047ca:	bf00      	nop
 80047cc:	20000024 	.word	0x20000024
 80047d0:	0800ef8c 	.word	0x0800ef8c

080047d4 <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 80047d8:	4b03      	ldr	r3, [pc, #12]	; (80047e8 <DMA1_Channel5_IRQHandler+0x14>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4903      	ldr	r1, [pc, #12]	; (80047ec <DMA1_Channel5_IRQHandler+0x18>)
 80047de:	4618      	mov	r0, r3
 80047e0:	f7ff f8b0 	bl	8003944 <dump_printf>
	while(1);
 80047e4:	e7fe      	b.n	80047e4 <DMA1_Channel5_IRQHandler+0x10>
 80047e6:	bf00      	nop
 80047e8:	20000024 	.word	0x20000024
 80047ec:	0800ef9c 	.word	0x0800ef9c

080047f0 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 80047f4:	4b03      	ldr	r3, [pc, #12]	; (8004804 <DMA1_Channel6_IRQHandler+0x14>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4903      	ldr	r1, [pc, #12]	; (8004808 <DMA1_Channel6_IRQHandler+0x18>)
 80047fa:	4618      	mov	r0, r3
 80047fc:	f7ff f8a2 	bl	8003944 <dump_printf>
	while(1);
 8004800:	e7fe      	b.n	8004800 <DMA1_Channel6_IRQHandler+0x10>
 8004802:	bf00      	nop
 8004804:	20000024 	.word	0x20000024
 8004808:	0800efac 	.word	0x0800efac

0800480c <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 8004810:	4b03      	ldr	r3, [pc, #12]	; (8004820 <DMA1_Channel7_IRQHandler+0x14>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4903      	ldr	r1, [pc, #12]	; (8004824 <DMA1_Channel7_IRQHandler+0x18>)
 8004816:	4618      	mov	r0, r3
 8004818:	f7ff f894 	bl	8003944 <dump_printf>
	while(1);
 800481c:	e7fe      	b.n	800481c <DMA1_Channel7_IRQHandler+0x10>
 800481e:	bf00      	nop
 8004820:	20000024 	.word	0x20000024
 8004824:	0800efbc 	.word	0x0800efbc

08004828 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 800482c:	4b03      	ldr	r3, [pc, #12]	; (800483c <ADC1_2_IRQHandler+0x14>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4903      	ldr	r1, [pc, #12]	; (8004840 <ADC1_2_IRQHandler+0x18>)
 8004832:	4618      	mov	r0, r3
 8004834:	f7ff f886 	bl	8003944 <dump_printf>
	while(1);
 8004838:	e7fe      	b.n	8004838 <ADC1_2_IRQHandler+0x10>
 800483a:	bf00      	nop
 800483c:	20000024 	.word	0x20000024
 8004840:	0800efcc 	.word	0x0800efcc

08004844 <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8004848:	4b03      	ldr	r3, [pc, #12]	; (8004858 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4903      	ldr	r1, [pc, #12]	; (800485c <USB_HP_CAN1_TX_IRQHandler+0x18>)
 800484e:	4618      	mov	r0, r3
 8004850:	f7ff f878 	bl	8003944 <dump_printf>
	while(1);
 8004854:	e7fe      	b.n	8004854 <USB_HP_CAN1_TX_IRQHandler+0x10>
 8004856:	bf00      	nop
 8004858:	20000024 	.word	0x20000024
 800485c:	0800efd4 	.word	0x0800efd4

08004860 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8004864:	4b03      	ldr	r3, [pc, #12]	; (8004874 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4903      	ldr	r1, [pc, #12]	; (8004878 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 800486a:	4618      	mov	r0, r3
 800486c:	f7ff f86a 	bl	8003944 <dump_printf>
	while(1);
 8004870:	e7fe      	b.n	8004870 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8004872:	bf00      	nop
 8004874:	20000024 	.word	0x20000024
 8004878:	0800efe4 	.word	0x0800efe4

0800487c <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8004880:	4b03      	ldr	r3, [pc, #12]	; (8004890 <CAN1_RX1_IRQHandler+0x14>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4903      	ldr	r1, [pc, #12]	; (8004894 <CAN1_RX1_IRQHandler+0x18>)
 8004886:	4618      	mov	r0, r3
 8004888:	f7ff f85c 	bl	8003944 <dump_printf>
	while(1);
 800488c:	e7fe      	b.n	800488c <CAN1_RX1_IRQHandler+0x10>
 800488e:	bf00      	nop
 8004890:	20000024 	.word	0x20000024
 8004894:	0800eff4 	.word	0x0800eff4

08004898 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 800489c:	4b03      	ldr	r3, [pc, #12]	; (80048ac <CAN1_SCE_IRQHandler+0x14>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4903      	ldr	r1, [pc, #12]	; (80048b0 <CAN1_SCE_IRQHandler+0x18>)
 80048a2:	4618      	mov	r0, r3
 80048a4:	f7ff f84e 	bl	8003944 <dump_printf>
	while(1);
 80048a8:	e7fe      	b.n	80048a8 <CAN1_SCE_IRQHandler+0x10>
 80048aa:	bf00      	nop
 80048ac:	20000024 	.word	0x20000024
 80048b0:	0800f000 	.word	0x0800f000

080048b4 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 80048b8:	4b03      	ldr	r3, [pc, #12]	; (80048c8 <TIM1_BRK_IRQHandler+0x14>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4903      	ldr	r1, [pc, #12]	; (80048cc <TIM1_BRK_IRQHandler+0x18>)
 80048be:	4618      	mov	r0, r3
 80048c0:	f7ff f840 	bl	8003944 <dump_printf>
	while(1);
 80048c4:	e7fe      	b.n	80048c4 <TIM1_BRK_IRQHandler+0x10>
 80048c6:	bf00      	nop
 80048c8:	20000024 	.word	0x20000024
 80048cc:	0800f014 	.word	0x0800f014

080048d0 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 80048d4:	4b03      	ldr	r3, [pc, #12]	; (80048e4 <TIM1_TRG_COM_IRQHandler+0x14>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4903      	ldr	r1, [pc, #12]	; (80048e8 <TIM1_TRG_COM_IRQHandler+0x18>)
 80048da:	4618      	mov	r0, r3
 80048dc:	f7ff f832 	bl	8003944 <dump_printf>
	while(1);
 80048e0:	e7fe      	b.n	80048e0 <TIM1_TRG_COM_IRQHandler+0x10>
 80048e2:	bf00      	nop
 80048e4:	20000024 	.word	0x20000024
 80048e8:	0800f028 	.word	0x0800f028

080048ec <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 80048f0:	4b03      	ldr	r3, [pc, #12]	; (8004900 <TIM1_CC_IRQHandler+0x14>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4903      	ldr	r1, [pc, #12]	; (8004904 <TIM1_CC_IRQHandler+0x18>)
 80048f6:	4618      	mov	r0, r3
 80048f8:	f7ff f824 	bl	8003944 <dump_printf>
	while(1);
 80048fc:	e7fe      	b.n	80048fc <TIM1_CC_IRQHandler+0x10>
 80048fe:	bf00      	nop
 8004900:	20000024 	.word	0x20000024
 8004904:	0800f038 	.word	0x0800f038

08004908 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 800490c:	4b03      	ldr	r3, [pc, #12]	; (800491c <I2C1_EV_IRQHandler+0x14>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4903      	ldr	r1, [pc, #12]	; (8004920 <I2C1_EV_IRQHandler+0x18>)
 8004912:	4618      	mov	r0, r3
 8004914:	f7ff f816 	bl	8003944 <dump_printf>
	while(1);
 8004918:	e7fe      	b.n	8004918 <I2C1_EV_IRQHandler+0x10>
 800491a:	bf00      	nop
 800491c:	20000024 	.word	0x20000024
 8004920:	0800f058 	.word	0x0800f058

08004924 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8004928:	4b03      	ldr	r3, [pc, #12]	; (8004938 <I2C1_ER_IRQHandler+0x14>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4903      	ldr	r1, [pc, #12]	; (800493c <I2C1_ER_IRQHandler+0x18>)
 800492e:	4618      	mov	r0, r3
 8004930:	f7ff f808 	bl	8003944 <dump_printf>
	while(1);
 8004934:	e7fe      	b.n	8004934 <I2C1_ER_IRQHandler+0x10>
 8004936:	bf00      	nop
 8004938:	20000024 	.word	0x20000024
 800493c:	0800f060 	.word	0x0800f060

08004940 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8004944:	4b03      	ldr	r3, [pc, #12]	; (8004954 <I2C2_EV_IRQHandler+0x14>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4903      	ldr	r1, [pc, #12]	; (8004958 <I2C2_EV_IRQHandler+0x18>)
 800494a:	4618      	mov	r0, r3
 800494c:	f7fe fffa 	bl	8003944 <dump_printf>
	while(1);
 8004950:	e7fe      	b.n	8004950 <I2C2_EV_IRQHandler+0x10>
 8004952:	bf00      	nop
 8004954:	20000024 	.word	0x20000024
 8004958:	0800f068 	.word	0x0800f068

0800495c <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8004960:	4b03      	ldr	r3, [pc, #12]	; (8004970 <I2C2_ER_IRQHandler+0x14>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4903      	ldr	r1, [pc, #12]	; (8004974 <I2C2_ER_IRQHandler+0x18>)
 8004966:	4618      	mov	r0, r3
 8004968:	f7fe ffec 	bl	8003944 <dump_printf>
	while(1);
 800496c:	e7fe      	b.n	800496c <I2C2_ER_IRQHandler+0x10>
 800496e:	bf00      	nop
 8004970:	20000024 	.word	0x20000024
 8004974:	0800f070 	.word	0x0800f070

08004978 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 800497c:	4b03      	ldr	r3, [pc, #12]	; (800498c <SPI1_IRQHandler+0x14>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4903      	ldr	r1, [pc, #12]	; (8004990 <SPI1_IRQHandler+0x18>)
 8004982:	4618      	mov	r0, r3
 8004984:	f7fe ffde 	bl	8003944 <dump_printf>
	while(1);
 8004988:	e7fe      	b.n	8004988 <SPI1_IRQHandler+0x10>
 800498a:	bf00      	nop
 800498c:	20000024 	.word	0x20000024
 8004990:	0800f078 	.word	0x0800f078

08004994 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8004998:	4b03      	ldr	r3, [pc, #12]	; (80049a8 <SPI2_IRQHandler+0x14>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4903      	ldr	r1, [pc, #12]	; (80049ac <SPI2_IRQHandler+0x18>)
 800499e:	4618      	mov	r0, r3
 80049a0:	f7fe ffd0 	bl	8003944 <dump_printf>
	while(1);
 80049a4:	e7fe      	b.n	80049a4 <SPI2_IRQHandler+0x10>
 80049a6:	bf00      	nop
 80049a8:	20000024 	.word	0x20000024
 80049ac:	0800f080 	.word	0x0800f080

080049b0 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 80049b4:	4b03      	ldr	r3, [pc, #12]	; (80049c4 <RTC_Alarm_IRQHandler+0x14>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4903      	ldr	r1, [pc, #12]	; (80049c8 <RTC_Alarm_IRQHandler+0x18>)
 80049ba:	4618      	mov	r0, r3
 80049bc:	f7fe ffc2 	bl	8003944 <dump_printf>
	while(1);
 80049c0:	e7fe      	b.n	80049c0 <RTC_Alarm_IRQHandler+0x10>
 80049c2:	bf00      	nop
 80049c4:	20000024 	.word	0x20000024
 80049c8:	0800f0ac 	.word	0x0800f0ac

080049cc <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 80049d0:	4b03      	ldr	r3, [pc, #12]	; (80049e0 <USBWakeUp_IRQHandler+0x14>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4903      	ldr	r1, [pc, #12]	; (80049e4 <USBWakeUp_IRQHandler+0x18>)
 80049d6:	4618      	mov	r0, r3
 80049d8:	f7fe ffb4 	bl	8003944 <dump_printf>
}
 80049dc:	bf00      	nop
 80049de:	bd80      	pop	{r7, pc}
 80049e0:	20000024 	.word	0x20000024
 80049e4:	0800f0b8 	.word	0x0800f0b8

080049e8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80049e8:	b480      	push	{r7}
 80049ea:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80049ec:	4b15      	ldr	r3, [pc, #84]	; (8004a44 <SystemInit+0x5c>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a14      	ldr	r2, [pc, #80]	; (8004a44 <SystemInit+0x5c>)
 80049f2:	f043 0301 	orr.w	r3, r3, #1
 80049f6:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80049f8:	4b12      	ldr	r3, [pc, #72]	; (8004a44 <SystemInit+0x5c>)
 80049fa:	685a      	ldr	r2, [r3, #4]
 80049fc:	4911      	ldr	r1, [pc, #68]	; (8004a44 <SystemInit+0x5c>)
 80049fe:	4b12      	ldr	r3, [pc, #72]	; (8004a48 <SystemInit+0x60>)
 8004a00:	4013      	ands	r3, r2
 8004a02:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004a04:	4b0f      	ldr	r3, [pc, #60]	; (8004a44 <SystemInit+0x5c>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a0e      	ldr	r2, [pc, #56]	; (8004a44 <SystemInit+0x5c>)
 8004a0a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8004a0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a12:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004a14:	4b0b      	ldr	r3, [pc, #44]	; (8004a44 <SystemInit+0x5c>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4a0a      	ldr	r2, [pc, #40]	; (8004a44 <SystemInit+0x5c>)
 8004a1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a1e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8004a20:	4b08      	ldr	r3, [pc, #32]	; (8004a44 <SystemInit+0x5c>)
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	4a07      	ldr	r2, [pc, #28]	; (8004a44 <SystemInit+0x5c>)
 8004a26:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8004a2a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8004a2c:	4b05      	ldr	r3, [pc, #20]	; (8004a44 <SystemInit+0x5c>)
 8004a2e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8004a32:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8004a34:	4b05      	ldr	r3, [pc, #20]	; (8004a4c <SystemInit+0x64>)
 8004a36:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004a3a:	609a      	str	r2, [r3, #8]
#endif 
}
 8004a3c:	bf00      	nop
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bc80      	pop	{r7}
 8004a42:	4770      	bx	lr
 8004a44:	40021000 	.word	0x40021000
 8004a48:	f8ff0000 	.word	0xf8ff0000
 8004a4c:	e000ed00 	.word	0xe000ed00

08004a50 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b085      	sub	sp, #20
 8004a54:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8004a56:	2300      	movs	r3, #0
 8004a58:	60fb      	str	r3, [r7, #12]
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	60bb      	str	r3, [r7, #8]
 8004a5e:	2300      	movs	r3, #0
 8004a60:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8004a62:	4b2f      	ldr	r3, [pc, #188]	; (8004b20 <SystemCoreClockUpdate+0xd0>)
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	f003 030c 	and.w	r3, r3, #12
 8004a6a:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2b08      	cmp	r3, #8
 8004a70:	d011      	beq.n	8004a96 <SystemCoreClockUpdate+0x46>
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2b08      	cmp	r3, #8
 8004a76:	d83a      	bhi.n	8004aee <SystemCoreClockUpdate+0x9e>
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d003      	beq.n	8004a86 <SystemCoreClockUpdate+0x36>
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	2b04      	cmp	r3, #4
 8004a82:	d004      	beq.n	8004a8e <SystemCoreClockUpdate+0x3e>
 8004a84:	e033      	b.n	8004aee <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8004a86:	4b27      	ldr	r3, [pc, #156]	; (8004b24 <SystemCoreClockUpdate+0xd4>)
 8004a88:	4a27      	ldr	r2, [pc, #156]	; (8004b28 <SystemCoreClockUpdate+0xd8>)
 8004a8a:	601a      	str	r2, [r3, #0]
      break;
 8004a8c:	e033      	b.n	8004af6 <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8004a8e:	4b25      	ldr	r3, [pc, #148]	; (8004b24 <SystemCoreClockUpdate+0xd4>)
 8004a90:	4a25      	ldr	r2, [pc, #148]	; (8004b28 <SystemCoreClockUpdate+0xd8>)
 8004a92:	601a      	str	r2, [r3, #0]
      break;
 8004a94:	e02f      	b.n	8004af6 <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8004a96:	4b22      	ldr	r3, [pc, #136]	; (8004b20 <SystemCoreClockUpdate+0xd0>)
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004a9e:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8004aa0:	4b1f      	ldr	r3, [pc, #124]	; (8004b20 <SystemCoreClockUpdate+0xd0>)
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004aa8:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	0c9b      	lsrs	r3, r3, #18
 8004aae:	3302      	adds	r3, #2
 8004ab0:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d106      	bne.n	8004ac6 <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	4a1c      	ldr	r2, [pc, #112]	; (8004b2c <SystemCoreClockUpdate+0xdc>)
 8004abc:	fb02 f303 	mul.w	r3, r2, r3
 8004ac0:	4a18      	ldr	r2, [pc, #96]	; (8004b24 <SystemCoreClockUpdate+0xd4>)
 8004ac2:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8004ac4:	e017      	b.n	8004af6 <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8004ac6:	4b16      	ldr	r3, [pc, #88]	; (8004b20 <SystemCoreClockUpdate+0xd0>)
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d006      	beq.n	8004ae0 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	4a15      	ldr	r2, [pc, #84]	; (8004b2c <SystemCoreClockUpdate+0xdc>)
 8004ad6:	fb02 f303 	mul.w	r3, r2, r3
 8004ada:	4a12      	ldr	r2, [pc, #72]	; (8004b24 <SystemCoreClockUpdate+0xd4>)
 8004adc:	6013      	str	r3, [r2, #0]
      break;
 8004ade:	e00a      	b.n	8004af6 <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8004ae0:	68bb      	ldr	r3, [r7, #8]
 8004ae2:	4a11      	ldr	r2, [pc, #68]	; (8004b28 <SystemCoreClockUpdate+0xd8>)
 8004ae4:	fb02 f303 	mul.w	r3, r2, r3
 8004ae8:	4a0e      	ldr	r2, [pc, #56]	; (8004b24 <SystemCoreClockUpdate+0xd4>)
 8004aea:	6013      	str	r3, [r2, #0]
      break;
 8004aec:	e003      	b.n	8004af6 <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8004aee:	4b0d      	ldr	r3, [pc, #52]	; (8004b24 <SystemCoreClockUpdate+0xd4>)
 8004af0:	4a0d      	ldr	r2, [pc, #52]	; (8004b28 <SystemCoreClockUpdate+0xd8>)
 8004af2:	601a      	str	r2, [r3, #0]
      break;
 8004af4:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8004af6:	4b0a      	ldr	r3, [pc, #40]	; (8004b20 <SystemCoreClockUpdate+0xd0>)
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	091b      	lsrs	r3, r3, #4
 8004afc:	f003 030f 	and.w	r3, r3, #15
 8004b00:	4a0b      	ldr	r2, [pc, #44]	; (8004b30 <SystemCoreClockUpdate+0xe0>)
 8004b02:	5cd3      	ldrb	r3, [r2, r3]
 8004b04:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8004b06:	4b07      	ldr	r3, [pc, #28]	; (8004b24 <SystemCoreClockUpdate+0xd4>)
 8004b08:	681a      	ldr	r2, [r3, #0]
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	fa22 f303 	lsr.w	r3, r2, r3
 8004b10:	4a04      	ldr	r2, [pc, #16]	; (8004b24 <SystemCoreClockUpdate+0xd4>)
 8004b12:	6013      	str	r3, [r2, #0]
}
 8004b14:	bf00      	nop
 8004b16:	3714      	adds	r7, #20
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bc80      	pop	{r7}
 8004b1c:	4770      	bx	lr
 8004b1e:	bf00      	nop
 8004b20:	40021000 	.word	0x40021000
 8004b24:	20000028 	.word	0x20000028
 8004b28:	007a1200 	.word	0x007a1200
 8004b2c:	003d0900 	.word	0x003d0900
 8004b30:	0800f0dc 	.word	0x0800f0dc

08004b34 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b082      	sub	sp, #8
 8004b38:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	71fb      	strb	r3, [r7, #7]
 8004b3e:	e007      	b.n	8004b50 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8004b40:	79fb      	ldrb	r3, [r7, #7]
 8004b42:	4a0b      	ldr	r2, [pc, #44]	; (8004b70 <Systick_init+0x3c>)
 8004b44:	2100      	movs	r1, #0
 8004b46:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004b4a:	79fb      	ldrb	r3, [r7, #7]
 8004b4c:	3301      	adds	r3, #1
 8004b4e:	71fb      	strb	r3, [r7, #7]
 8004b50:	79fb      	ldrb	r3, [r7, #7]
 8004b52:	2b0f      	cmp	r3, #15
 8004b54:	d9f4      	bls.n	8004b40 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8004b56:	2200      	movs	r2, #0
 8004b58:	2100      	movs	r1, #0
 8004b5a:	f04f 30ff 	mov.w	r0, #4294967295
 8004b5e:	f001 fc1c 	bl	800639a <HAL_NVIC_SetPriority>
	initialized = TRUE;
 8004b62:	4b04      	ldr	r3, [pc, #16]	; (8004b74 <Systick_init+0x40>)
 8004b64:	2201      	movs	r2, #1
 8004b66:	601a      	str	r2, [r3, #0]
}
 8004b68:	bf00      	nop
 8004b6a:	3708      	adds	r7, #8
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}
 8004b70:	20001044 	.word	0x20001044
 8004b74:	20001084 	.word	0x20001084

08004b78 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b082      	sub	sp, #8
 8004b7c:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8004b7e:	f000 ff2f 	bl	80059e0 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8004b82:	f001 fc40 	bl	8006406 <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8004b86:	4b0f      	ldr	r3, [pc, #60]	; (8004bc4 <SysTick_Handler+0x4c>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d101      	bne.n	8004b92 <SysTick_Handler+0x1a>
		Systick_init();
 8004b8e:	f7ff ffd1 	bl	8004b34 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004b92:	2300      	movs	r3, #0
 8004b94:	71fb      	strb	r3, [r7, #7]
 8004b96:	e00d      	b.n	8004bb4 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8004b98:	79fb      	ldrb	r3, [r7, #7]
 8004b9a:	4a0b      	ldr	r2, [pc, #44]	; (8004bc8 <SysTick_Handler+0x50>)
 8004b9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d004      	beq.n	8004bae <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8004ba4:	79fb      	ldrb	r3, [r7, #7]
 8004ba6:	4a08      	ldr	r2, [pc, #32]	; (8004bc8 <SysTick_Handler+0x50>)
 8004ba8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004bac:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004bae:	79fb      	ldrb	r3, [r7, #7]
 8004bb0:	3301      	adds	r3, #1
 8004bb2:	71fb      	strb	r3, [r7, #7]
 8004bb4:	79fb      	ldrb	r3, [r7, #7]
 8004bb6:	2b0f      	cmp	r3, #15
 8004bb8:	d9ee      	bls.n	8004b98 <SysTick_Handler+0x20>
	}
}
 8004bba:	bf00      	nop
 8004bbc:	bf00      	nop
 8004bbe:	3708      	adds	r7, #8
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bd80      	pop	{r7, pc}
 8004bc4:	20001084 	.word	0x20001084
 8004bc8:	20001044 	.word	0x20001044

08004bcc <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b084      	sub	sp, #16
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 8004bd4:	4b10      	ldr	r3, [pc, #64]	; (8004c18 <Systick_add_callback_function+0x4c>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d101      	bne.n	8004be0 <Systick_add_callback_function+0x14>
		Systick_init();
 8004bdc:	f7ff ffaa 	bl	8004b34 <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004be0:	2300      	movs	r3, #0
 8004be2:	73fb      	strb	r3, [r7, #15]
 8004be4:	e00f      	b.n	8004c06 <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 8004be6:	7bfb      	ldrb	r3, [r7, #15]
 8004be8:	4a0c      	ldr	r2, [pc, #48]	; (8004c1c <Systick_add_callback_function+0x50>)
 8004bea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d106      	bne.n	8004c00 <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 8004bf2:	7bfb      	ldrb	r3, [r7, #15]
 8004bf4:	4909      	ldr	r1, [pc, #36]	; (8004c1c <Systick_add_callback_function+0x50>)
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	e006      	b.n	8004c0e <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004c00:	7bfb      	ldrb	r3, [r7, #15]
 8004c02:	3301      	adds	r3, #1
 8004c04:	73fb      	strb	r3, [r7, #15]
 8004c06:	7bfb      	ldrb	r3, [r7, #15]
 8004c08:	2b0f      	cmp	r3, #15
 8004c0a:	d9ec      	bls.n	8004be6 <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 8004c0c:	2300      	movs	r3, #0

}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	3710      	adds	r7, #16
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}
 8004c16:	bf00      	nop
 8004c18:	20001084 	.word	0x20001084
 8004c1c:	20001044 	.word	0x20001044

08004c20 <ILI9341_Init>:
 *         It also initializes external SDRAM
 * @param  None
 * @retval None
 */
void ILI9341_Init(void)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b082      	sub	sp, #8
 8004c24:	af02      	add	r7, sp, #8
	/* Init WRX pin */
	BSP_GPIO_PinCfg(ILI9341_WRX_PORT,ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 8004c26:	2301      	movs	r3, #1
 8004c28:	9300      	str	r3, [sp, #0]
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	2201      	movs	r2, #1
 8004c2e:	2102      	movs	r1, #2
 8004c30:	4818      	ldr	r0, [pc, #96]	; (8004c94 <ILI9341_Init+0x74>)
 8004c32:	f7fe faa9 	bl	8003188 <BSP_GPIO_PinCfg>
	
	/* Init CS pin */
	BSP_GPIO_PinCfg(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 8004c36:	2301      	movs	r3, #1
 8004c38:	9300      	str	r3, [sp, #0]
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	2201      	movs	r2, #1
 8004c3e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004c42:	4814      	ldr	r0, [pc, #80]	; (8004c94 <ILI9341_Init+0x74>)
 8004c44:	f7fe faa0 	bl	8003188 <BSP_GPIO_PinCfg>
	
	/* Init RST pin */
	BSP_GPIO_PinCfg(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_LOW);
 8004c48:	2302      	movs	r3, #2
 8004c4a:	9300      	str	r3, [sp, #0]
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	2201      	movs	r2, #1
 8004c50:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004c54:	480f      	ldr	r0, [pc, #60]	; (8004c94 <ILI9341_Init+0x74>)
 8004c56:	f7fe fa97 	bl	8003188 <BSP_GPIO_PinCfg>


	/* CS high */
	ILI9341_CS_SET();
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004c60:	480c      	ldr	r0, [pc, #48]	; (8004c94 <ILI9341_Init+0x74>)
 8004c62:	f001 ffdc 	bl	8006c1e <HAL_GPIO_WritePin>
	
	/* Init SPI */
	SPI_Init(ILI9341_SPI);
 8004c66:	480c      	ldr	r0, [pc, #48]	; (8004c98 <ILI9341_Init+0x78>)
 8004c68:	f7fe fabe 	bl	80031e8 <SPI_Init>
	
	/* Init DMA for SPI */
	//SPI_DMA_Init(ILI9341_SPI);
	
	/* Init LCD */
	ILI9341_InitLCD();
 8004c6c:	f000 f81a 	bl	8004ca4 <ILI9341_InitLCD>
	
	/* Set default settings */
	ILI9341_x = ILI9341_y = 0;
 8004c70:	4b0a      	ldr	r3, [pc, #40]	; (8004c9c <ILI9341_Init+0x7c>)
 8004c72:	2200      	movs	r2, #0
 8004c74:	801a      	strh	r2, [r3, #0]
 8004c76:	4b09      	ldr	r3, [pc, #36]	; (8004c9c <ILI9341_Init+0x7c>)
 8004c78:	881a      	ldrh	r2, [r3, #0]
 8004c7a:	4b09      	ldr	r3, [pc, #36]	; (8004ca0 <ILI9341_Init+0x80>)
 8004c7c:	801a      	strh	r2, [r3, #0]
	ILI9341_Rotate(ILI9341_Orientation_Portrait_1);
 8004c7e:	2000      	movs	r0, #0
 8004c80:	f000 fa72 	bl	8005168 <ILI9341_Rotate>
	//ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	//Utiliser cette fonction pour modifier l'orientation en paysage
	
	/* Fill with white color */
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 8004c84:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8004c88:	f000 f9f8 	bl	800507c <ILI9341_Fill>
}
 8004c8c:	bf00      	nop
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	bf00      	nop
 8004c94:	40010c00 	.word	0x40010c00
 8004c98:	40013000 	.word	0x40013000
 8004c9c:	20001812 	.word	0x20001812
 8004ca0:	20001808 	.word	0x20001808

08004ca4 <ILI9341_InitLCD>:
/**
 * @brief  Initializes ILI9341 LCD
 * @param  None
 * @retval None
 */
void ILI9341_InitLCD(void) {
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	af00      	add	r7, sp, #0
	/* Force reset */
	ILI9341_RST_RESET();
 8004ca8:	2200      	movs	r2, #0
 8004caa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004cae:	4898      	ldr	r0, [pc, #608]	; (8004f10 <ILI9341_InitLCD+0x26c>)
 8004cb0:	f001 ffb5 	bl	8006c1e <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8004cb4:	2014      	movs	r0, #20
 8004cb6:	f000 feaf 	bl	8005a18 <HAL_Delay>
	ILI9341_RST_SET();
 8004cba:	2201      	movs	r2, #1
 8004cbc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004cc0:	4893      	ldr	r0, [pc, #588]	; (8004f10 <ILI9341_InitLCD+0x26c>)
 8004cc2:	f001 ffac 	bl	8006c1e <HAL_GPIO_WritePin>
	
	/* Delay for RST response */
	HAL_Delay(20);
 8004cc6:	2014      	movs	r0, #20
 8004cc8:	f000 fea6 	bl	8005a18 <HAL_Delay>
	
	/* Software reset */
	ILI9341_SendCommand(ILI9341_RESET);
 8004ccc:	2001      	movs	r0, #1
 8004cce:	f000 f921 	bl	8004f14 <ILI9341_SendCommand>
	HAL_Delay(50);
 8004cd2:	2032      	movs	r0, #50	; 0x32
 8004cd4:	f000 fea0 	bl	8005a18 <HAL_Delay>
	
	// Power control A
	ILI9341_SendCommand(ILI9341_POWERA);
 8004cd8:	20cb      	movs	r0, #203	; 0xcb
 8004cda:	f000 f91b 	bl	8004f14 <ILI9341_SendCommand>
	ILI9341_SendData(0x39);
 8004cde:	2039      	movs	r0, #57	; 0x39
 8004ce0:	f000 f93c 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x2C);
 8004ce4:	202c      	movs	r0, #44	; 0x2c
 8004ce6:	f000 f939 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004cea:	2000      	movs	r0, #0
 8004cec:	f000 f936 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x34);
 8004cf0:	2034      	movs	r0, #52	; 0x34
 8004cf2:	f000 f933 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x02);
 8004cf6:	2002      	movs	r0, #2
 8004cf8:	f000 f930 	bl	8004f5c <ILI9341_SendData>

	// Power control B
	ILI9341_SendCommand(ILI9341_POWERB);
 8004cfc:	20cf      	movs	r0, #207	; 0xcf
 8004cfe:	f000 f909 	bl	8004f14 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004d02:	2000      	movs	r0, #0
 8004d04:	f000 f92a 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8004d08:	20c1      	movs	r0, #193	; 0xc1
 8004d0a:	f000 f927 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x30);
 8004d0e:	2030      	movs	r0, #48	; 0x30
 8004d10:	f000 f924 	bl	8004f5c <ILI9341_SendData>

	// Driver timing control A
	ILI9341_SendCommand(ILI9341_DTCA);
 8004d14:	20e8      	movs	r0, #232	; 0xe8
 8004d16:	f000 f8fd 	bl	8004f14 <ILI9341_SendCommand>
	ILI9341_SendData(0x85);
 8004d1a:	2085      	movs	r0, #133	; 0x85
 8004d1c:	f000 f91e 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004d20:	2000      	movs	r0, #0
 8004d22:	f000 f91b 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x78);
 8004d26:	2078      	movs	r0, #120	; 0x78
 8004d28:	f000 f918 	bl	8004f5c <ILI9341_SendData>

	// Driver timing control B
	ILI9341_SendCommand(ILI9341_DTCB);
 8004d2c:	20ea      	movs	r0, #234	; 0xea
 8004d2e:	f000 f8f1 	bl	8004f14 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004d32:	2000      	movs	r0, #0
 8004d34:	f000 f912 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004d38:	2000      	movs	r0, #0
 8004d3a:	f000 f90f 	bl	8004f5c <ILI9341_SendData>

	// Power on sequence control
	ILI9341_SendCommand(ILI9341_POWER_SEQ);
 8004d3e:	20ed      	movs	r0, #237	; 0xed
 8004d40:	f000 f8e8 	bl	8004f14 <ILI9341_SendCommand>
	ILI9341_SendData(0x64);
 8004d44:	2064      	movs	r0, #100	; 0x64
 8004d46:	f000 f909 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004d4a:	2003      	movs	r0, #3
 8004d4c:	f000 f906 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x12);
 8004d50:	2012      	movs	r0, #18
 8004d52:	f000 f903 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x81);
 8004d56:	2081      	movs	r0, #129	; 0x81
 8004d58:	f000 f900 	bl	8004f5c <ILI9341_SendData>

	// Pump ratio control
	ILI9341_SendCommand(ILI9341_PRC);
 8004d5c:	20f7      	movs	r0, #247	; 0xf7
 8004d5e:	f000 f8d9 	bl	8004f14 <ILI9341_SendCommand>
	ILI9341_SendData(0x20);
 8004d62:	2020      	movs	r0, #32
 8004d64:	f000 f8fa 	bl	8004f5c <ILI9341_SendData>

	// Power control 1
	ILI9341_SendCommand(ILI9341_POWER1);
 8004d68:	20c0      	movs	r0, #192	; 0xc0
 8004d6a:	f000 f8d3 	bl	8004f14 <ILI9341_SendCommand>
	ILI9341_SendData(0x23);
 8004d6e:	2023      	movs	r0, #35	; 0x23
 8004d70:	f000 f8f4 	bl	8004f5c <ILI9341_SendData>

	// Power control 2
	ILI9341_SendCommand(ILI9341_POWER2);
 8004d74:	20c1      	movs	r0, #193	; 0xc1
 8004d76:	f000 f8cd 	bl	8004f14 <ILI9341_SendCommand>
	ILI9341_SendData(0x10);
 8004d7a:	2010      	movs	r0, #16
 8004d7c:	f000 f8ee 	bl	8004f5c <ILI9341_SendData>

	// VCOM control 1
	ILI9341_SendCommand(ILI9341_VCOM1);
 8004d80:	20c5      	movs	r0, #197	; 0xc5
 8004d82:	f000 f8c7 	bl	8004f14 <ILI9341_SendCommand>
	ILI9341_SendData(0x3E);
 8004d86:	203e      	movs	r0, #62	; 0x3e
 8004d88:	f000 f8e8 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x28);
 8004d8c:	2028      	movs	r0, #40	; 0x28
 8004d8e:	f000 f8e5 	bl	8004f5c <ILI9341_SendData>

	// VCOM control 2
	ILI9341_SendCommand(ILI9341_VCOM2);
 8004d92:	20c7      	movs	r0, #199	; 0xc7
 8004d94:	f000 f8be 	bl	8004f14 <ILI9341_SendCommand>
	ILI9341_SendData(0x86);
 8004d98:	2086      	movs	r0, #134	; 0x86
 8004d9a:	f000 f8df 	bl	8004f5c <ILI9341_SendData>

	// Memory access control
	ILI9341_SendCommand(ILI9341_MAC);
 8004d9e:	2036      	movs	r0, #54	; 0x36
 8004da0:	f000 f8b8 	bl	8004f14 <ILI9341_SendCommand>
	ILI9341_SendData(0x48);
 8004da4:	2048      	movs	r0, #72	; 0x48
 8004da6:	f000 f8d9 	bl	8004f5c <ILI9341_SendData>

	// Pixel format set
	ILI9341_SendCommand(ILI9341_PIXEL_FORMAT);
 8004daa:	203a      	movs	r0, #58	; 0x3a
 8004dac:	f000 f8b2 	bl	8004f14 <ILI9341_SendCommand>
	ILI9341_SendData(0x55);
 8004db0:	2055      	movs	r0, #85	; 0x55
 8004db2:	f000 f8d3 	bl	8004f5c <ILI9341_SendData>

	// Frame rate control
	ILI9341_SendCommand(ILI9341_FRC);
 8004db6:	20b1      	movs	r0, #177	; 0xb1
 8004db8:	f000 f8ac 	bl	8004f14 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004dbc:	2000      	movs	r0, #0
 8004dbe:	f000 f8cd 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x18);
 8004dc2:	2018      	movs	r0, #24
 8004dc4:	f000 f8ca 	bl	8004f5c <ILI9341_SendData>

	// Display function control
	ILI9341_SendCommand(ILI9341_DFC);
 8004dc8:	20b6      	movs	r0, #182	; 0xb6
 8004dca:	f000 f8a3 	bl	8004f14 <ILI9341_SendCommand>
	ILI9341_SendData(0x08);
 8004dce:	2008      	movs	r0, #8
 8004dd0:	f000 f8c4 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x82);
 8004dd4:	2082      	movs	r0, #130	; 0x82
 8004dd6:	f000 f8c1 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x27);
 8004dda:	2027      	movs	r0, #39	; 0x27
 8004ddc:	f000 f8be 	bl	8004f5c <ILI9341_SendData>

	// 3Gamma function disable
	ILI9341_SendCommand(ILI9341_3GAMMA_EN);
 8004de0:	20f2      	movs	r0, #242	; 0xf2
 8004de2:	f000 f897 	bl	8004f14 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004de6:	2000      	movs	r0, #0
 8004de8:	f000 f8b8 	bl	8004f5c <ILI9341_SendData>


	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8004dec:	202a      	movs	r0, #42	; 0x2a
 8004dee:	f000 f891 	bl	8004f14 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004df2:	2000      	movs	r0, #0
 8004df4:	f000 f8b2 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004df8:	2000      	movs	r0, #0
 8004dfa:	f000 f8af 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004dfe:	2000      	movs	r0, #0
 8004e00:	f000 f8ac 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0xEF);
 8004e04:	20ef      	movs	r0, #239	; 0xef
 8004e06:	f000 f8a9 	bl	8004f5c <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8004e0a:	202b      	movs	r0, #43	; 0x2b
 8004e0c:	f000 f882 	bl	8004f14 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004e10:	2000      	movs	r0, #0
 8004e12:	f000 f8a3 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004e16:	2000      	movs	r0, #0
 8004e18:	f000 f8a0 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x01);
 8004e1c:	2001      	movs	r0, #1
 8004e1e:	f000 f89d 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x3F);
 8004e22:	203f      	movs	r0, #63	; 0x3f
 8004e24:	f000 f89a 	bl	8004f5c <ILI9341_SendData>

	// Gamma curve selected
	ILI9341_SendCommand(ILI9341_GAMMA);
 8004e28:	2026      	movs	r0, #38	; 0x26
 8004e2a:	f000 f873 	bl	8004f14 <ILI9341_SendCommand>
	ILI9341_SendData(0x01);
 8004e2e:	2001      	movs	r0, #1
 8004e30:	f000 f894 	bl	8004f5c <ILI9341_SendData>

	// Set positive gamma
	ILI9341_SendCommand(ILI9341_PGAMMA);
 8004e34:	20e0      	movs	r0, #224	; 0xe0
 8004e36:	f000 f86d 	bl	8004f14 <ILI9341_SendCommand>
	ILI9341_SendData(0x0F);
 8004e3a:	200f      	movs	r0, #15
 8004e3c:	f000 f88e 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8004e40:	2031      	movs	r0, #49	; 0x31
 8004e42:	f000 f88b 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x2B);
 8004e46:	202b      	movs	r0, #43	; 0x2b
 8004e48:	f000 f888 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8004e4c:	200c      	movs	r0, #12
 8004e4e:	f000 f885 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8004e52:	200e      	movs	r0, #14
 8004e54:	f000 f882 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8004e58:	2008      	movs	r0, #8
 8004e5a:	f000 f87f 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x4E);
 8004e5e:	204e      	movs	r0, #78	; 0x4e
 8004e60:	f000 f87c 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0xF1);
 8004e64:	20f1      	movs	r0, #241	; 0xf1
 8004e66:	f000 f879 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x37);
 8004e6a:	2037      	movs	r0, #55	; 0x37
 8004e6c:	f000 f876 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8004e70:	2007      	movs	r0, #7
 8004e72:	f000 f873 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x10);
 8004e76:	2010      	movs	r0, #16
 8004e78:	f000 f870 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004e7c:	2003      	movs	r0, #3
 8004e7e:	f000 f86d 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8004e82:	200e      	movs	r0, #14
 8004e84:	f000 f86a 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x09);
 8004e88:	2009      	movs	r0, #9
 8004e8a:	f000 f867 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004e8e:	2000      	movs	r0, #0
 8004e90:	f000 f864 	bl	8004f5c <ILI9341_SendData>

	// Set negative gama
	ILI9341_SendCommand(ILI9341_NGAMMA);
 8004e94:	20e1      	movs	r0, #225	; 0xe1
 8004e96:	f000 f83d 	bl	8004f14 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004e9a:	2000      	movs	r0, #0
 8004e9c:	f000 f85e 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8004ea0:	200e      	movs	r0, #14
 8004ea2:	f000 f85b 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x14);
 8004ea6:	2014      	movs	r0, #20
 8004ea8:	f000 f858 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004eac:	2003      	movs	r0, #3
 8004eae:	f000 f855 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x11);
 8004eb2:	2011      	movs	r0, #17
 8004eb4:	f000 f852 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8004eb8:	2007      	movs	r0, #7
 8004eba:	f000 f84f 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8004ebe:	2031      	movs	r0, #49	; 0x31
 8004ec0:	f000 f84c 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8004ec4:	20c1      	movs	r0, #193	; 0xc1
 8004ec6:	f000 f849 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x48);
 8004eca:	2048      	movs	r0, #72	; 0x48
 8004ecc:	f000 f846 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8004ed0:	2008      	movs	r0, #8
 8004ed2:	f000 f843 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8004ed6:	200f      	movs	r0, #15
 8004ed8:	f000 f840 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8004edc:	200c      	movs	r0, #12
 8004ede:	f000 f83d 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8004ee2:	2031      	movs	r0, #49	; 0x31
 8004ee4:	f000 f83a 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x36);
 8004ee8:	2036      	movs	r0, #54	; 0x36
 8004eea:	f000 f837 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8004eee:	200f      	movs	r0, #15
 8004ef0:	f000 f834 	bl	8004f5c <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_SLEEP_OUT);
 8004ef4:	2011      	movs	r0, #17
 8004ef6:	f000 f80d 	bl	8004f14 <ILI9341_SendCommand>

	HAL_Delay(10);
 8004efa:	200a      	movs	r0, #10
 8004efc:	f000 fd8c 	bl	8005a18 <HAL_Delay>

	ILI9341_SendCommand(ILI9341_DISPLAY_ON);
 8004f00:	2029      	movs	r0, #41	; 0x29
 8004f02:	f000 f807 	bl	8004f14 <ILI9341_SendCommand>
	ILI9341_SendCommand(ILI9341_GRAM);
 8004f06:	202c      	movs	r0, #44	; 0x2c
 8004f08:	f000 f804 	bl	8004f14 <ILI9341_SendCommand>
}
 8004f0c:	bf00      	nop
 8004f0e:	bd80      	pop	{r7, pc}
 8004f10:	40010c00 	.word	0x40010c00

08004f14 <ILI9341_SendCommand>:
/**
 * @brief  Sends chosen Command to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendCommand(uint8_t data) {
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b082      	sub	sp, #8
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	71fb      	strb	r3, [r7, #7]
	ILI9341_WRX_RESET();
 8004f1e:	2200      	movs	r2, #0
 8004f20:	2102      	movs	r1, #2
 8004f22:	480c      	ldr	r0, [pc, #48]	; (8004f54 <ILI9341_SendCommand+0x40>)
 8004f24:	f001 fe7b 	bl	8006c1e <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8004f28:	2200      	movs	r2, #0
 8004f2a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004f2e:	4809      	ldr	r0, [pc, #36]	; (8004f54 <ILI9341_SendCommand+0x40>)
 8004f30:	f001 fe75 	bl	8006c1e <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI,data);
 8004f34:	79fb      	ldrb	r3, [r7, #7]
 8004f36:	4619      	mov	r1, r3
 8004f38:	4807      	ldr	r0, [pc, #28]	; (8004f58 <ILI9341_SendCommand+0x44>)
 8004f3a:	f7fe fa6b 	bl	8003414 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004f44:	4803      	ldr	r0, [pc, #12]	; (8004f54 <ILI9341_SendCommand+0x40>)
 8004f46:	f001 fe6a 	bl	8006c1e <HAL_GPIO_WritePin>
}
 8004f4a:	bf00      	nop
 8004f4c:	3708      	adds	r7, #8
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	bf00      	nop
 8004f54:	40010c00 	.word	0x40010c00
 8004f58:	40013000 	.word	0x40013000

08004f5c <ILI9341_SendData>:
/**
 * @brief  Sends chosen Data to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendData(uint8_t data) {
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b082      	sub	sp, #8
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	4603      	mov	r3, r0
 8004f64:	71fb      	strb	r3, [r7, #7]
	//TODO Isnt that redundant
	ILI9341_WRX_SET();
 8004f66:	2201      	movs	r2, #1
 8004f68:	2102      	movs	r1, #2
 8004f6a:	480c      	ldr	r0, [pc, #48]	; (8004f9c <ILI9341_SendData+0x40>)
 8004f6c:	f001 fe57 	bl	8006c1e <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8004f70:	2200      	movs	r2, #0
 8004f72:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004f76:	4809      	ldr	r0, [pc, #36]	; (8004f9c <ILI9341_SendData+0x40>)
 8004f78:	f001 fe51 	bl	8006c1e <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI, data);
 8004f7c:	79fb      	ldrb	r3, [r7, #7]
 8004f7e:	4619      	mov	r1, r3
 8004f80:	4807      	ldr	r0, [pc, #28]	; (8004fa0 <ILI9341_SendData+0x44>)
 8004f82:	f7fe fa47 	bl	8003414 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8004f86:	2201      	movs	r2, #1
 8004f88:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004f8c:	4803      	ldr	r0, [pc, #12]	; (8004f9c <ILI9341_SendData+0x40>)
 8004f8e:	f001 fe46 	bl	8006c1e <HAL_GPIO_WritePin>
}
 8004f92:	bf00      	nop
 8004f94:	3708      	adds	r7, #8
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
 8004f9a:	bf00      	nop
 8004f9c:	40010c00 	.word	0x40010c00
 8004fa0:	40013000 	.word	0x40013000

08004fa4 <ILI9341_DrawPixel>:
 * @param  x: X position for pixel
 * @param  y: Y position for pixel
 * @param  color: Color of pixel
 * @retval None
 */
void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b082      	sub	sp, #8
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	4603      	mov	r3, r0
 8004fac:	80fb      	strh	r3, [r7, #6]
 8004fae:	460b      	mov	r3, r1
 8004fb0:	80bb      	strh	r3, [r7, #4]
 8004fb2:	4613      	mov	r3, r2
 8004fb4:	807b      	strh	r3, [r7, #2]
	ILI9341_SetCursorPosition(x, y, x, y);
 8004fb6:	88bb      	ldrh	r3, [r7, #4]
 8004fb8:	88fa      	ldrh	r2, [r7, #6]
 8004fba:	88b9      	ldrh	r1, [r7, #4]
 8004fbc:	88f8      	ldrh	r0, [r7, #6]
 8004fbe:	f000 f813 	bl	8004fe8 <ILI9341_SetCursorPosition>

	ILI9341_SendCommand(ILI9341_GRAM);
 8004fc2:	202c      	movs	r0, #44	; 0x2c
 8004fc4:	f7ff ffa6 	bl	8004f14 <ILI9341_SendCommand>
	ILI9341_SendData(color >> 8);
 8004fc8:	887b      	ldrh	r3, [r7, #2]
 8004fca:	0a1b      	lsrs	r3, r3, #8
 8004fcc:	b29b      	uxth	r3, r3
 8004fce:	b2db      	uxtb	r3, r3
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	f7ff ffc3 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(color & 0xFF);
 8004fd6:	887b      	ldrh	r3, [r7, #2]
 8004fd8:	b2db      	uxtb	r3, r3
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f7ff ffbe 	bl	8004f5c <ILI9341_SendData>
}
 8004fe0:	bf00      	nop
 8004fe2:	3708      	adds	r7, #8
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}

08004fe8 <ILI9341_SetCursorPosition>:
 * @param  y1: Y coordinate of top left corner of area
 * @param  x2: X coordinate of bottom right of area
 * @param  y2: Y coordinate of bottom right of area
 * @retval None
 */
void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8004fe8:	b590      	push	{r4, r7, lr}
 8004fea:	b083      	sub	sp, #12
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	4604      	mov	r4, r0
 8004ff0:	4608      	mov	r0, r1
 8004ff2:	4611      	mov	r1, r2
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	4623      	mov	r3, r4
 8004ff8:	80fb      	strh	r3, [r7, #6]
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	80bb      	strh	r3, [r7, #4]
 8004ffe:	460b      	mov	r3, r1
 8005000:	807b      	strh	r3, [r7, #2]
 8005002:	4613      	mov	r3, r2
 8005004:	803b      	strh	r3, [r7, #0]
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8005006:	202a      	movs	r0, #42	; 0x2a
 8005008:	f7ff ff84 	bl	8004f14 <ILI9341_SendCommand>
	ILI9341_SendData(x1 >> 8);
 800500c:	88fb      	ldrh	r3, [r7, #6]
 800500e:	0a1b      	lsrs	r3, r3, #8
 8005010:	b29b      	uxth	r3, r3
 8005012:	b2db      	uxtb	r3, r3
 8005014:	4618      	mov	r0, r3
 8005016:	f7ff ffa1 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(x1 & 0xFF);
 800501a:	88fb      	ldrh	r3, [r7, #6]
 800501c:	b2db      	uxtb	r3, r3
 800501e:	4618      	mov	r0, r3
 8005020:	f7ff ff9c 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(x2 >> 8);
 8005024:	887b      	ldrh	r3, [r7, #2]
 8005026:	0a1b      	lsrs	r3, r3, #8
 8005028:	b29b      	uxth	r3, r3
 800502a:	b2db      	uxtb	r3, r3
 800502c:	4618      	mov	r0, r3
 800502e:	f7ff ff95 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(x2 & 0xFF);
 8005032:	887b      	ldrh	r3, [r7, #2]
 8005034:	b2db      	uxtb	r3, r3
 8005036:	4618      	mov	r0, r3
 8005038:	f7ff ff90 	bl	8004f5c <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 800503c:	202b      	movs	r0, #43	; 0x2b
 800503e:	f7ff ff69 	bl	8004f14 <ILI9341_SendCommand>
	ILI9341_SendData(y1 >> 8);
 8005042:	88bb      	ldrh	r3, [r7, #4]
 8005044:	0a1b      	lsrs	r3, r3, #8
 8005046:	b29b      	uxth	r3, r3
 8005048:	b2db      	uxtb	r3, r3
 800504a:	4618      	mov	r0, r3
 800504c:	f7ff ff86 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(y1 & 0xFF);
 8005050:	88bb      	ldrh	r3, [r7, #4]
 8005052:	b2db      	uxtb	r3, r3
 8005054:	4618      	mov	r0, r3
 8005056:	f7ff ff81 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(y2 >> 8);
 800505a:	883b      	ldrh	r3, [r7, #0]
 800505c:	0a1b      	lsrs	r3, r3, #8
 800505e:	b29b      	uxth	r3, r3
 8005060:	b2db      	uxtb	r3, r3
 8005062:	4618      	mov	r0, r3
 8005064:	f7ff ff7a 	bl	8004f5c <ILI9341_SendData>
	ILI9341_SendData(y2 & 0xFF);
 8005068:	883b      	ldrh	r3, [r7, #0]
 800506a:	b2db      	uxtb	r3, r3
 800506c:	4618      	mov	r0, r3
 800506e:	f7ff ff75 	bl	8004f5c <ILI9341_SendData>
}
 8005072:	bf00      	nop
 8005074:	370c      	adds	r7, #12
 8005076:	46bd      	mov	sp, r7
 8005078:	bd90      	pop	{r4, r7, pc}
	...

0800507c <ILI9341_Fill>:
/**
 * @brief  Fills entire LCD with color
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_Fill(uint16_t color) {
 800507c:	b580      	push	{r7, lr}
 800507e:	b084      	sub	sp, #16
 8005080:	af02      	add	r7, sp, #8
 8005082:	4603      	mov	r3, r0
 8005084:	80fb      	strh	r3, [r7, #6]
	/* Fill entire screen */
	ILI9341_INT_Fill(0, 0, ILI9341_Opts.width - 1, ILI9341_Opts.height, color);
 8005086:	4b08      	ldr	r3, [pc, #32]	; (80050a8 <ILI9341_Fill+0x2c>)
 8005088:	881b      	ldrh	r3, [r3, #0]
 800508a:	3b01      	subs	r3, #1
 800508c:	b29a      	uxth	r2, r3
 800508e:	4b06      	ldr	r3, [pc, #24]	; (80050a8 <ILI9341_Fill+0x2c>)
 8005090:	8859      	ldrh	r1, [r3, #2]
 8005092:	88fb      	ldrh	r3, [r7, #6]
 8005094:	9300      	str	r3, [sp, #0]
 8005096:	460b      	mov	r3, r1
 8005098:	2100      	movs	r1, #0
 800509a:	2000      	movs	r0, #0
 800509c:	f000 f806 	bl	80050ac <ILI9341_INT_Fill>
}
 80050a0:	bf00      	nop
 80050a2:	3708      	adds	r7, #8
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}
 80050a8:	2000180c 	.word	0x2000180c

080050ac <ILI9341_INT_Fill>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_INT_Fill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 80050ac:	b590      	push	{r4, r7, lr}
 80050ae:	b087      	sub	sp, #28
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	4604      	mov	r4, r0
 80050b4:	4608      	mov	r0, r1
 80050b6:	4611      	mov	r1, r2
 80050b8:	461a      	mov	r2, r3
 80050ba:	4623      	mov	r3, r4
 80050bc:	80fb      	strh	r3, [r7, #6]
 80050be:	4603      	mov	r3, r0
 80050c0:	80bb      	strh	r3, [r7, #4]
 80050c2:	460b      	mov	r3, r1
 80050c4:	807b      	strh	r3, [r7, #2]
 80050c6:	4613      	mov	r3, r2
 80050c8:	803b      	strh	r3, [r7, #0]
	uint32_t pixels_count;
	uint8_t datas[2];
	datas[1] = HIGHINT(color);
 80050ca:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80050cc:	0a1b      	lsrs	r3, r3, #8
 80050ce:	b29b      	uxth	r3, r3
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	737b      	strb	r3, [r7, #13]
	datas[0] = LOWINT(color);
 80050d4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80050d6:	b2db      	uxtb	r3, r3
 80050d8:	733b      	strb	r3, [r7, #12]

	/* Set cursor position */
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 80050da:	883b      	ldrh	r3, [r7, #0]
 80050dc:	887a      	ldrh	r2, [r7, #2]
 80050de:	88b9      	ldrh	r1, [r7, #4]
 80050e0:	88f8      	ldrh	r0, [r7, #6]
 80050e2:	f7ff ff81 	bl	8004fe8 <ILI9341_SetCursorPosition>

	/* Set command for GRAM data */
	ILI9341_SendCommand(ILI9341_GRAM);
 80050e6:	202c      	movs	r0, #44	; 0x2c
 80050e8:	f7ff ff14 	bl	8004f14 <ILI9341_SendCommand>
	
	/* Calculate pixels count */
	pixels_count = (x1 - x0 + 1) * (y1 - y0 + 1);
 80050ec:	887a      	ldrh	r2, [r7, #2]
 80050ee:	88fb      	ldrh	r3, [r7, #6]
 80050f0:	1ad3      	subs	r3, r2, r3
 80050f2:	3301      	adds	r3, #1
 80050f4:	8839      	ldrh	r1, [r7, #0]
 80050f6:	88ba      	ldrh	r2, [r7, #4]
 80050f8:	1a8a      	subs	r2, r1, r2
 80050fa:	3201      	adds	r2, #1
 80050fc:	fb02 f303 	mul.w	r3, r2, r3
 8005100:	613b      	str	r3, [r7, #16]

	/* Send everything */
	ILI9341_CS_RESET();
 8005102:	2200      	movs	r2, #0
 8005104:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005108:	4815      	ldr	r0, [pc, #84]	; (8005160 <ILI9341_INT_Fill+0xb4>)
 800510a:	f001 fd88 	bl	8006c1e <HAL_GPIO_WritePin>
	ILI9341_WRX_SET();
 800510e:	2201      	movs	r2, #1
 8005110:	2102      	movs	r1, #2
 8005112:	4813      	ldr	r0, [pc, #76]	; (8005160 <ILI9341_INT_Fill+0xb4>)
 8005114:	f001 fd83 	bl	8006c1e <HAL_GPIO_WritePin>
	
	/* Go to 16-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_16b);
 8005118:	2101      	movs	r1, #1
 800511a:	4812      	ldr	r0, [pc, #72]	; (8005164 <ILI9341_INT_Fill+0xb8>)
 800511c:	f7fe f9e8 	bl	80034f0 <TM_SPI_SetDataSize>
	
	/* Send first 65535 bytes, SPI MUST BE IN 16-bit MODE */
	//SPI_DMA_SendHalfWord(ILI9341_SPI, color, (pixels_count > 0xFFFF) ? 0xFFFF : pixels_count);
	uint32_t i;
	for(i=0;i<pixels_count;i++)
 8005120:	2300      	movs	r3, #0
 8005122:	617b      	str	r3, [r7, #20]
 8005124:	e009      	b.n	800513a <ILI9341_INT_Fill+0x8e>
		SPI_WriteMultiNoRegister(ILI9341_SPI, datas, 1);
 8005126:	f107 030c 	add.w	r3, r7, #12
 800512a:	2201      	movs	r2, #1
 800512c:	4619      	mov	r1, r3
 800512e:	480d      	ldr	r0, [pc, #52]	; (8005164 <ILI9341_INT_Fill+0xb8>)
 8005130:	f7fe f9a6 	bl	8003480 <SPI_WriteMultiNoRegister>
	for(i=0;i<pixels_count;i++)
 8005134:	697b      	ldr	r3, [r7, #20]
 8005136:	3301      	adds	r3, #1
 8005138:	617b      	str	r3, [r7, #20]
 800513a:	697a      	ldr	r2, [r7, #20]
 800513c:	693b      	ldr	r3, [r7, #16]
 800513e:	429a      	cmp	r2, r3
 8005140:	d3f1      	bcc.n	8005126 <ILI9341_INT_Fill+0x7a>
		//SPI_DMA_SendHalfWord(ILI9341_SPI, color, pixels_count - 0xFFFF);
		/* Wait till done */
		//while (SPI_DMA_Working(ILI9341_SPI));
	//}
	
	ILI9341_CS_SET();
 8005142:	2201      	movs	r2, #1
 8005144:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005148:	4805      	ldr	r0, [pc, #20]	; (8005160 <ILI9341_INT_Fill+0xb4>)
 800514a:	f001 fd68 	bl	8006c1e <HAL_GPIO_WritePin>

	/* Go back to 8-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_8b);
 800514e:	2100      	movs	r1, #0
 8005150:	4804      	ldr	r0, [pc, #16]	; (8005164 <ILI9341_INT_Fill+0xb8>)
 8005152:	f7fe f9cd 	bl	80034f0 <TM_SPI_SetDataSize>
}
 8005156:	bf00      	nop
 8005158:	371c      	adds	r7, #28
 800515a:	46bd      	mov	sp, r7
 800515c:	bd90      	pop	{r4, r7, pc}
 800515e:	bf00      	nop
 8005160:	40010c00 	.word	0x40010c00
 8005164:	40013000 	.word	0x40013000

08005168 <ILI9341_Rotate>:
/**
 * @brief  Rotates LCD to specific orientation
 * @param  orientation: LCD orientation. This parameter can be a value of @ref ILI9341_Orientation_t enumeration
 * @retval None
 */
void ILI9341_Rotate(ILI9341_Orientation_t orientation) {
 8005168:	b580      	push	{r7, lr}
 800516a:	b082      	sub	sp, #8
 800516c:	af00      	add	r7, sp, #0
 800516e:	4603      	mov	r3, r0
 8005170:	71fb      	strb	r3, [r7, #7]
	ILI9341_SendCommand(ILI9341_MAC);
 8005172:	2036      	movs	r0, #54	; 0x36
 8005174:	f7ff fece 	bl	8004f14 <ILI9341_SendCommand>
		ILI9341_SendData(0x68);
		ILI9341_Opts.width = ILI9341_WIDTH;
		ILI9341_Opts.height = ILI9341_HEIGHT;
		ILI9341_Opts.orientation = ILI9341_Orientation_Portrait_1;
#else
	if (orientation == ILI9341_Orientation_Portrait_1) {
 8005178:	79fb      	ldrb	r3, [r7, #7]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d103      	bne.n	8005186 <ILI9341_Rotate+0x1e>
			ILI9341_SendData(0x58);
 800517e:	2058      	movs	r0, #88	; 0x58
 8005180:	f7ff feec 	bl	8004f5c <ILI9341_SendData>
 8005184:	e013      	b.n	80051ae <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Portrait_2) {
 8005186:	79fb      	ldrb	r3, [r7, #7]
 8005188:	2b01      	cmp	r3, #1
 800518a:	d103      	bne.n	8005194 <ILI9341_Rotate+0x2c>
			ILI9341_SendData(0x88);
 800518c:	2088      	movs	r0, #136	; 0x88
 800518e:	f7ff fee5 	bl	8004f5c <ILI9341_SendData>
 8005192:	e00c      	b.n	80051ae <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_1) {
 8005194:	79fb      	ldrb	r3, [r7, #7]
 8005196:	2b02      	cmp	r3, #2
 8005198:	d103      	bne.n	80051a2 <ILI9341_Rotate+0x3a>
			ILI9341_SendData(0x28);
 800519a:	2028      	movs	r0, #40	; 0x28
 800519c:	f7ff fede 	bl	8004f5c <ILI9341_SendData>
 80051a0:	e005      	b.n	80051ae <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_2) {
 80051a2:	79fb      	ldrb	r3, [r7, #7]
 80051a4:	2b03      	cmp	r3, #3
 80051a6:	d102      	bne.n	80051ae <ILI9341_Rotate+0x46>
			ILI9341_SendData(0xE8);
 80051a8:	20e8      	movs	r0, #232	; 0xe8
 80051aa:	f7ff fed7 	bl	8004f5c <ILI9341_SendData>
		}

	ILI9341_Opts.orientation = orientation;
 80051ae:	4a0e      	ldr	r2, [pc, #56]	; (80051e8 <ILI9341_Rotate+0x80>)
 80051b0:	79fb      	ldrb	r3, [r7, #7]
 80051b2:	7113      	strb	r3, [r2, #4]
	if (orientation == ILI9341_Orientation_Portrait_1 || orientation == ILI9341_Orientation_Portrait_2) {
 80051b4:	79fb      	ldrb	r3, [r7, #7]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d002      	beq.n	80051c0 <ILI9341_Rotate+0x58>
 80051ba:	79fb      	ldrb	r3, [r7, #7]
 80051bc:	2b01      	cmp	r3, #1
 80051be:	d107      	bne.n	80051d0 <ILI9341_Rotate+0x68>
		ILI9341_Opts.width = ILI9341_WIDTH;
 80051c0:	4b09      	ldr	r3, [pc, #36]	; (80051e8 <ILI9341_Rotate+0x80>)
 80051c2:	22f0      	movs	r2, #240	; 0xf0
 80051c4:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_HEIGHT;
 80051c6:	4b08      	ldr	r3, [pc, #32]	; (80051e8 <ILI9341_Rotate+0x80>)
 80051c8:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80051cc:	805a      	strh	r2, [r3, #2]
 80051ce:	e007      	b.n	80051e0 <ILI9341_Rotate+0x78>
	} else {
		ILI9341_Opts.width = ILI9341_HEIGHT;
 80051d0:	4b05      	ldr	r3, [pc, #20]	; (80051e8 <ILI9341_Rotate+0x80>)
 80051d2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80051d6:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_WIDTH;
 80051d8:	4b03      	ldr	r3, [pc, #12]	; (80051e8 <ILI9341_Rotate+0x80>)
 80051da:	22f0      	movs	r2, #240	; 0xf0
 80051dc:	805a      	strh	r2, [r3, #2]
	}
#endif
}
 80051de:	bf00      	nop
 80051e0:	bf00      	nop
 80051e2:	3708      	adds	r7, #8
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}
 80051e8:	2000180c 	.word	0x2000180c

080051ec <ILI9341_Puts>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for string
 * @param  background: Color for string background
 * @retval None
 */
void ILI9341_Puts(uint16_t x, uint16_t y, char *str, FontDef_t *font, uint16_t foreground, uint16_t background) {
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b088      	sub	sp, #32
 80051f0:	af02      	add	r7, sp, #8
 80051f2:	60ba      	str	r2, [r7, #8]
 80051f4:	607b      	str	r3, [r7, #4]
 80051f6:	4603      	mov	r3, r0
 80051f8:	81fb      	strh	r3, [r7, #14]
 80051fa:	460b      	mov	r3, r1
 80051fc:	81bb      	strh	r3, [r7, #12]
	uint16_t startX = x;
 80051fe:	89fb      	ldrh	r3, [r7, #14]
 8005200:	82fb      	strh	r3, [r7, #22]
	
	/* Set X and Y coordinates */
	ILI9341_x = x;
 8005202:	4a31      	ldr	r2, [pc, #196]	; (80052c8 <ILI9341_Puts+0xdc>)
 8005204:	89fb      	ldrh	r3, [r7, #14]
 8005206:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 8005208:	4a30      	ldr	r2, [pc, #192]	; (80052cc <ILI9341_Puts+0xe0>)
 800520a:	89bb      	ldrh	r3, [r7, #12]
 800520c:	8013      	strh	r3, [r2, #0]
	
	while (*str) {
 800520e:	e051      	b.n	80052b4 <ILI9341_Puts+0xc8>
		/* New line */
		if (*str == '\n') {
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	781b      	ldrb	r3, [r3, #0]
 8005214:	2b0a      	cmp	r3, #10
 8005216:	d11d      	bne.n	8005254 <ILI9341_Puts+0x68>
			ILI9341_y += font->FontHeight + 1;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	785b      	ldrb	r3, [r3, #1]
 800521c:	b29a      	uxth	r2, r3
 800521e:	4b2b      	ldr	r3, [pc, #172]	; (80052cc <ILI9341_Puts+0xe0>)
 8005220:	881b      	ldrh	r3, [r3, #0]
 8005222:	4413      	add	r3, r2
 8005224:	b29b      	uxth	r3, r3
 8005226:	3301      	adds	r3, #1
 8005228:	b29a      	uxth	r2, r3
 800522a:	4b28      	ldr	r3, [pc, #160]	; (80052cc <ILI9341_Puts+0xe0>)
 800522c:	801a      	strh	r2, [r3, #0]
			/* if after \n is also \r, than go to the left of the screen */
			if (*(str + 1) == '\r') {
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	3301      	adds	r3, #1
 8005232:	781b      	ldrb	r3, [r3, #0]
 8005234:	2b0d      	cmp	r3, #13
 8005236:	d106      	bne.n	8005246 <ILI9341_Puts+0x5a>
				ILI9341_x = 0;
 8005238:	4b23      	ldr	r3, [pc, #140]	; (80052c8 <ILI9341_Puts+0xdc>)
 800523a:	2200      	movs	r2, #0
 800523c:	801a      	strh	r2, [r3, #0]
				str++;
 800523e:	68bb      	ldr	r3, [r7, #8]
 8005240:	3301      	adds	r3, #1
 8005242:	60bb      	str	r3, [r7, #8]
 8005244:	e002      	b.n	800524c <ILI9341_Puts+0x60>
			} else {
				ILI9341_x = startX;
 8005246:	4a20      	ldr	r2, [pc, #128]	; (80052c8 <ILI9341_Puts+0xdc>)
 8005248:	8afb      	ldrh	r3, [r7, #22]
 800524a:	8013      	strh	r3, [r2, #0]
			}
			str++;
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	3301      	adds	r3, #1
 8005250:	60bb      	str	r3, [r7, #8]
			continue;
 8005252:	e02f      	b.n	80052b4 <ILI9341_Puts+0xc8>
		} else if (*str == '\r') {
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	781b      	ldrb	r3, [r3, #0]
 8005258:	2b0d      	cmp	r3, #13
 800525a:	d103      	bne.n	8005264 <ILI9341_Puts+0x78>
			str++;
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	3301      	adds	r3, #1
 8005260:	60bb      	str	r3, [r7, #8]
			continue;
 8005262:	e027      	b.n	80052b4 <ILI9341_Puts+0xc8>
		}
		if(ILI9341_x > ILI9341_Opts.width - font->FontWidth)
 8005264:	4b18      	ldr	r3, [pc, #96]	; (80052c8 <ILI9341_Puts+0xdc>)
 8005266:	881b      	ldrh	r3, [r3, #0]
 8005268:	461a      	mov	r2, r3
 800526a:	4b19      	ldr	r3, [pc, #100]	; (80052d0 <ILI9341_Puts+0xe4>)
 800526c:	881b      	ldrh	r3, [r3, #0]
 800526e:	4619      	mov	r1, r3
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	781b      	ldrb	r3, [r3, #0]
 8005274:	1acb      	subs	r3, r1, r3
 8005276:	429a      	cmp	r2, r3
 8005278:	dd0d      	ble.n	8005296 <ILI9341_Puts+0xaa>
		{  
			//on passe  la ligne suivante, en s'alignant sous le dbut de la premire ligne
			ILI9341_y += font->FontHeight + 1;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	785b      	ldrb	r3, [r3, #1]
 800527e:	b29a      	uxth	r2, r3
 8005280:	4b12      	ldr	r3, [pc, #72]	; (80052cc <ILI9341_Puts+0xe0>)
 8005282:	881b      	ldrh	r3, [r3, #0]
 8005284:	4413      	add	r3, r2
 8005286:	b29b      	uxth	r3, r3
 8005288:	3301      	adds	r3, #1
 800528a:	b29a      	uxth	r2, r3
 800528c:	4b0f      	ldr	r3, [pc, #60]	; (80052cc <ILI9341_Puts+0xe0>)
 800528e:	801a      	strh	r2, [r3, #0]
			ILI9341_x = startX;
 8005290:	4a0d      	ldr	r2, [pc, #52]	; (80052c8 <ILI9341_Puts+0xdc>)
 8005292:	8afb      	ldrh	r3, [r7, #22]
 8005294:	8013      	strh	r3, [r2, #0]
		}
		/* Put character to LCD */
		ILI9341_Putc(ILI9341_x, ILI9341_y, *str++, font, foreground, background);
 8005296:	4b0c      	ldr	r3, [pc, #48]	; (80052c8 <ILI9341_Puts+0xdc>)
 8005298:	8818      	ldrh	r0, [r3, #0]
 800529a:	4b0c      	ldr	r3, [pc, #48]	; (80052cc <ILI9341_Puts+0xe0>)
 800529c:	8819      	ldrh	r1, [r3, #0]
 800529e:	68bb      	ldr	r3, [r7, #8]
 80052a0:	1c5a      	adds	r2, r3, #1
 80052a2:	60ba      	str	r2, [r7, #8]
 80052a4:	781a      	ldrb	r2, [r3, #0]
 80052a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80052a8:	9301      	str	r3, [sp, #4]
 80052aa:	8c3b      	ldrh	r3, [r7, #32]
 80052ac:	9300      	str	r3, [sp, #0]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	f000 f89a 	bl	80053e8 <ILI9341_Putc>
	while (*str) {
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	781b      	ldrb	r3, [r3, #0]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d1a9      	bne.n	8005210 <ILI9341_Puts+0x24>
	}
}
 80052bc:	bf00      	nop
 80052be:	bf00      	nop
 80052c0:	3718      	adds	r7, #24
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
 80052c6:	bf00      	nop
 80052c8:	20001808 	.word	0x20001808
 80052cc:	20001812 	.word	0x20001812
 80052d0:	2000180c 	.word	0x2000180c

080052d4 <ILI9341_PutBigs>:
 *	@pre : full_in_bigger doit tre infrieur ou gal  bigger.
 *	exemples :
 *		ILI9341_PutBigs(20, 40, "tst4,3",&Font_16x26, ILI9341_COLOR_BLUE,ILI9341_COLOR_BLACK, 4, 3);
 *	 	ILI9341_PutBigs(20, 40, "test2,2",&Font_16x26, ILI9341_COLOR_BLUE,ILI9341_COLOR_BLACK, 2, 2);
 */
void ILI9341_PutBigs(uint16_t x, uint16_t y, char *str, FontDef_t *font, uint16_t foreground, uint16_t background, uint8_t bigger, uint8_t full_in_bigger) {
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b08a      	sub	sp, #40	; 0x28
 80052d8:	af04      	add	r7, sp, #16
 80052da:	60ba      	str	r2, [r7, #8]
 80052dc:	607b      	str	r3, [r7, #4]
 80052de:	4603      	mov	r3, r0
 80052e0:	81fb      	strh	r3, [r7, #14]
 80052e2:	460b      	mov	r3, r1
 80052e4:	81bb      	strh	r3, [r7, #12]
	uint16_t startX = x;
 80052e6:	89fb      	ldrh	r3, [r7, #14]
 80052e8:	82fb      	strh	r3, [r7, #22]

	/* Set X and Y coordinates */
	ILI9341_x = x;
 80052ea:	4a3c      	ldr	r2, [pc, #240]	; (80053dc <ILI9341_PutBigs+0x108>)
 80052ec:	89fb      	ldrh	r3, [r7, #14]
 80052ee:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 80052f0:	4a3b      	ldr	r2, [pc, #236]	; (80053e0 <ILI9341_PutBigs+0x10c>)
 80052f2:	89bb      	ldrh	r3, [r7, #12]
 80052f4:	8013      	strh	r3, [r2, #0]

	while (*str) {
 80052f6:	e068      	b.n	80053ca <ILI9341_PutBigs+0xf6>
		/* New line */
		if (*str == '\n') {
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	781b      	ldrb	r3, [r3, #0]
 80052fc:	2b0a      	cmp	r3, #10
 80052fe:	d123      	bne.n	8005348 <ILI9341_PutBigs+0x74>
			ILI9341_y += font->FontHeight*bigger + bigger;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	785b      	ldrb	r3, [r3, #1]
 8005304:	b29b      	uxth	r3, r3
 8005306:	3301      	adds	r3, #1
 8005308:	b29b      	uxth	r3, r3
 800530a:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800530e:	b292      	uxth	r2, r2
 8005310:	fb02 f303 	mul.w	r3, r2, r3
 8005314:	b29a      	uxth	r2, r3
 8005316:	4b32      	ldr	r3, [pc, #200]	; (80053e0 <ILI9341_PutBigs+0x10c>)
 8005318:	881b      	ldrh	r3, [r3, #0]
 800531a:	4413      	add	r3, r2
 800531c:	b29a      	uxth	r2, r3
 800531e:	4b30      	ldr	r3, [pc, #192]	; (80053e0 <ILI9341_PutBigs+0x10c>)
 8005320:	801a      	strh	r2, [r3, #0]
			/* if after \n is also \r, than go to the left of the screen */
			if (*(str + 1) == '\r') {
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	3301      	adds	r3, #1
 8005326:	781b      	ldrb	r3, [r3, #0]
 8005328:	2b0d      	cmp	r3, #13
 800532a:	d106      	bne.n	800533a <ILI9341_PutBigs+0x66>
				ILI9341_x = 0;
 800532c:	4b2b      	ldr	r3, [pc, #172]	; (80053dc <ILI9341_PutBigs+0x108>)
 800532e:	2200      	movs	r2, #0
 8005330:	801a      	strh	r2, [r3, #0]
				str++;
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	3301      	adds	r3, #1
 8005336:	60bb      	str	r3, [r7, #8]
 8005338:	e002      	b.n	8005340 <ILI9341_PutBigs+0x6c>
			} else {
				ILI9341_x = startX;
 800533a:	4a28      	ldr	r2, [pc, #160]	; (80053dc <ILI9341_PutBigs+0x108>)
 800533c:	8afb      	ldrh	r3, [r7, #22]
 800533e:	8013      	strh	r3, [r2, #0]
			}
			str++;
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	3301      	adds	r3, #1
 8005344:	60bb      	str	r3, [r7, #8]
			continue;
 8005346:	e040      	b.n	80053ca <ILI9341_PutBigs+0xf6>
		} else if (*str == '\r') {
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	781b      	ldrb	r3, [r3, #0]
 800534c:	2b0d      	cmp	r3, #13
 800534e:	d103      	bne.n	8005358 <ILI9341_PutBigs+0x84>
			str++;
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	3301      	adds	r3, #1
 8005354:	60bb      	str	r3, [r7, #8]
			continue;
 8005356:	e038      	b.n	80053ca <ILI9341_PutBigs+0xf6>
		}
		if(ILI9341_x > ILI9341_Opts.width - font->FontWidth*bigger)
 8005358:	4b20      	ldr	r3, [pc, #128]	; (80053dc <ILI9341_PutBigs+0x108>)
 800535a:	881b      	ldrh	r3, [r3, #0]
 800535c:	461a      	mov	r2, r3
 800535e:	4b21      	ldr	r3, [pc, #132]	; (80053e4 <ILI9341_PutBigs+0x110>)
 8005360:	881b      	ldrh	r3, [r3, #0]
 8005362:	4619      	mov	r1, r3
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	781b      	ldrb	r3, [r3, #0]
 8005368:	4618      	mov	r0, r3
 800536a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800536e:	fb03 f300 	mul.w	r3, r3, r0
 8005372:	1acb      	subs	r3, r1, r3
 8005374:	429a      	cmp	r2, r3
 8005376:	dd13      	ble.n	80053a0 <ILI9341_PutBigs+0xcc>
		{
			//on passe  la ligne suivante, en s'alignant sous le dbut de la premire ligne
			ILI9341_y += font->FontHeight*bigger + bigger;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	785b      	ldrb	r3, [r3, #1]
 800537c:	b29b      	uxth	r3, r3
 800537e:	3301      	adds	r3, #1
 8005380:	b29b      	uxth	r3, r3
 8005382:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8005386:	b292      	uxth	r2, r2
 8005388:	fb02 f303 	mul.w	r3, r2, r3
 800538c:	b29a      	uxth	r2, r3
 800538e:	4b14      	ldr	r3, [pc, #80]	; (80053e0 <ILI9341_PutBigs+0x10c>)
 8005390:	881b      	ldrh	r3, [r3, #0]
 8005392:	4413      	add	r3, r2
 8005394:	b29a      	uxth	r2, r3
 8005396:	4b12      	ldr	r3, [pc, #72]	; (80053e0 <ILI9341_PutBigs+0x10c>)
 8005398:	801a      	strh	r2, [r3, #0]
			ILI9341_x = startX;
 800539a:	4a10      	ldr	r2, [pc, #64]	; (80053dc <ILI9341_PutBigs+0x108>)
 800539c:	8afb      	ldrh	r3, [r7, #22]
 800539e:	8013      	strh	r3, [r2, #0]
		}
		/* Put character to LCD */
		ILI9341_PutBigc(ILI9341_x, ILI9341_y, *str++, font, foreground, background, bigger, full_in_bigger);
 80053a0:	4b0e      	ldr	r3, [pc, #56]	; (80053dc <ILI9341_PutBigs+0x108>)
 80053a2:	8818      	ldrh	r0, [r3, #0]
 80053a4:	4b0e      	ldr	r3, [pc, #56]	; (80053e0 <ILI9341_PutBigs+0x10c>)
 80053a6:	8819      	ldrh	r1, [r3, #0]
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	1c5a      	adds	r2, r3, #1
 80053ac:	60ba      	str	r2, [r7, #8]
 80053ae:	781a      	ldrb	r2, [r3, #0]
 80053b0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80053b4:	9303      	str	r3, [sp, #12]
 80053b6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80053ba:	9302      	str	r3, [sp, #8]
 80053bc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80053be:	9301      	str	r3, [sp, #4]
 80053c0:	8c3b      	ldrh	r3, [r7, #32]
 80053c2:	9300      	str	r3, [sp, #0]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	f000 f8bf 	bl	8005548 <ILI9341_PutBigc>
	while (*str) {
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	781b      	ldrb	r3, [r3, #0]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d192      	bne.n	80052f8 <ILI9341_PutBigs+0x24>
	}
}
 80053d2:	bf00      	nop
 80053d4:	bf00      	nop
 80053d6:	3718      	adds	r7, #24
 80053d8:	46bd      	mov	sp, r7
 80053da:	bd80      	pop	{r7, pc}
 80053dc:	20001808 	.word	0x20001808
 80053e0:	20001812 	.word	0x20001812
 80053e4:	2000180c 	.word	0x2000180c

080053e8 <ILI9341_Putc>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for char
 * @param  background: Color for char background
 * @retval None
 */
void ILI9341_Putc(uint16_t x, uint16_t y, char c, FontDef_t *font, uint16_t foreground, uint16_t background) {
 80053e8:	b590      	push	{r4, r7, lr}
 80053ea:	b08d      	sub	sp, #52	; 0x34
 80053ec:	af02      	add	r7, sp, #8
 80053ee:	607b      	str	r3, [r7, #4]
 80053f0:	4603      	mov	r3, r0
 80053f2:	81fb      	strh	r3, [r7, #14]
 80053f4:	460b      	mov	r3, r1
 80053f6:	81bb      	strh	r3, [r7, #12]
 80053f8:	4613      	mov	r3, r2
 80053fa:	72fb      	strb	r3, [r7, #11]
	uint32_t i, b, j;
	/* Set coordinates */
	ILI9341_x = x;
 80053fc:	4a4f      	ldr	r2, [pc, #316]	; (800553c <ILI9341_Putc+0x154>)
 80053fe:	89fb      	ldrh	r3, [r7, #14]
 8005400:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 8005402:	4a4f      	ldr	r2, [pc, #316]	; (8005540 <ILI9341_Putc+0x158>)
 8005404:	89bb      	ldrh	r3, [r7, #12]
 8005406:	8013      	strh	r3, [r2, #0]
	
	if ((ILI9341_x + font->FontWidth) > ILI9341_Opts.width) {
 8005408:	4b4c      	ldr	r3, [pc, #304]	; (800553c <ILI9341_Putc+0x154>)
 800540a:	881b      	ldrh	r3, [r3, #0]
 800540c:	461a      	mov	r2, r3
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	781b      	ldrb	r3, [r3, #0]
 8005412:	4413      	add	r3, r2
 8005414:	4a4b      	ldr	r2, [pc, #300]	; (8005544 <ILI9341_Putc+0x15c>)
 8005416:	8812      	ldrh	r2, [r2, #0]
 8005418:	4293      	cmp	r3, r2
 800541a:	dd0b      	ble.n	8005434 <ILI9341_Putc+0x4c>
		/* If at the end of a line of display, go to new line and set x to 0 position */
		ILI9341_y += font->FontHeight;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	785b      	ldrb	r3, [r3, #1]
 8005420:	b29a      	uxth	r2, r3
 8005422:	4b47      	ldr	r3, [pc, #284]	; (8005540 <ILI9341_Putc+0x158>)
 8005424:	881b      	ldrh	r3, [r3, #0]
 8005426:	4413      	add	r3, r2
 8005428:	b29a      	uxth	r2, r3
 800542a:	4b45      	ldr	r3, [pc, #276]	; (8005540 <ILI9341_Putc+0x158>)
 800542c:	801a      	strh	r2, [r3, #0]
		ILI9341_x = 0;
 800542e:	4b43      	ldr	r3, [pc, #268]	; (800553c <ILI9341_Putc+0x154>)
 8005430:	2200      	movs	r2, #0
 8005432:	801a      	strh	r2, [r3, #0]
	}
	
	/* Draw rectangle for background */
	ILI9341_INT_Fill(ILI9341_x, ILI9341_y, ILI9341_x + font->FontWidth, ILI9341_y + font->FontHeight, background);
 8005434:	4b41      	ldr	r3, [pc, #260]	; (800553c <ILI9341_Putc+0x154>)
 8005436:	8818      	ldrh	r0, [r3, #0]
 8005438:	4b41      	ldr	r3, [pc, #260]	; (8005540 <ILI9341_Putc+0x158>)
 800543a:	8819      	ldrh	r1, [r3, #0]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	781b      	ldrb	r3, [r3, #0]
 8005440:	b29a      	uxth	r2, r3
 8005442:	4b3e      	ldr	r3, [pc, #248]	; (800553c <ILI9341_Putc+0x154>)
 8005444:	881b      	ldrh	r3, [r3, #0]
 8005446:	4413      	add	r3, r2
 8005448:	b29c      	uxth	r4, r3
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	785b      	ldrb	r3, [r3, #1]
 800544e:	b29a      	uxth	r2, r3
 8005450:	4b3b      	ldr	r3, [pc, #236]	; (8005540 <ILI9341_Putc+0x158>)
 8005452:	881b      	ldrh	r3, [r3, #0]
 8005454:	4413      	add	r3, r2
 8005456:	b29a      	uxth	r2, r3
 8005458:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800545a:	9300      	str	r3, [sp, #0]
 800545c:	4613      	mov	r3, r2
 800545e:	4622      	mov	r2, r4
 8005460:	f7ff fe24 	bl	80050ac <ILI9341_INT_Fill>
	

	/* Draw font data */
	for (i = 0; i < font->FontHeight; i++) {
 8005464:	2300      	movs	r3, #0
 8005466:	627b      	str	r3, [r7, #36]	; 0x24
 8005468:	e054      	b.n	8005514 <ILI9341_Putc+0x12c>


		if(font->datasize == 1)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	7a1b      	ldrb	r3, [r3, #8]
 800546e:	2b01      	cmp	r3, #1
 8005470:	d111      	bne.n	8005496 <ILI9341_Putc+0xae>
		{
			uint8_t * data;
			data = (uint8_t *)font->data;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	617b      	str	r3, [r7, #20]
			b = (uint32_t)(data[(c - 32) * font->FontHeight + i]) << 8;
 8005478:	7afb      	ldrb	r3, [r7, #11]
 800547a:	3b20      	subs	r3, #32
 800547c:	687a      	ldr	r2, [r7, #4]
 800547e:	7852      	ldrb	r2, [r2, #1]
 8005480:	fb02 f303 	mul.w	r3, r2, r3
 8005484:	461a      	mov	r2, r3
 8005486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005488:	4413      	add	r3, r2
 800548a:	697a      	ldr	r2, [r7, #20]
 800548c:	4413      	add	r3, r2
 800548e:	781b      	ldrb	r3, [r3, #0]
 8005490:	021b      	lsls	r3, r3, #8
 8005492:	623b      	str	r3, [r7, #32]
 8005494:	e017      	b.n	80054c6 <ILI9341_Putc+0xde>
		}
		else if(font->datasize == 2)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	7a1b      	ldrb	r3, [r3, #8]
 800549a:	2b02      	cmp	r3, #2
 800549c:	d111      	bne.n	80054c2 <ILI9341_Putc+0xda>
		{
			uint16_t * data;
			data = (uint16_t *)font->data;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	61bb      	str	r3, [r7, #24]
			b = data[(c - 32) * font->FontHeight + i];
 80054a4:	7afb      	ldrb	r3, [r7, #11]
 80054a6:	3b20      	subs	r3, #32
 80054a8:	687a      	ldr	r2, [r7, #4]
 80054aa:	7852      	ldrb	r2, [r2, #1]
 80054ac:	fb02 f303 	mul.w	r3, r2, r3
 80054b0:	461a      	mov	r2, r3
 80054b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b4:	4413      	add	r3, r2
 80054b6:	005b      	lsls	r3, r3, #1
 80054b8:	69ba      	ldr	r2, [r7, #24]
 80054ba:	4413      	add	r3, r2
 80054bc:	881b      	ldrh	r3, [r3, #0]
 80054be:	623b      	str	r3, [r7, #32]
 80054c0:	e001      	b.n	80054c6 <ILI9341_Putc+0xde>
		}
		else
			b = 0;	//should never happen
 80054c2:	2300      	movs	r3, #0
 80054c4:	623b      	str	r3, [r7, #32]
		for (j = 0; j < font->FontWidth; j++) {
 80054c6:	2300      	movs	r3, #0
 80054c8:	61fb      	str	r3, [r7, #28]
 80054ca:	e01a      	b.n	8005502 <ILI9341_Putc+0x11a>
			if ((b << j) & 0x8000) {
 80054cc:	6a3a      	ldr	r2, [r7, #32]
 80054ce:	69fb      	ldr	r3, [r7, #28]
 80054d0:	fa02 f303 	lsl.w	r3, r2, r3
 80054d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d00f      	beq.n	80054fc <ILI9341_Putc+0x114>
				ILI9341_DrawPixel(ILI9341_x + j, (ILI9341_y + i), foreground);
 80054dc:	69fb      	ldr	r3, [r7, #28]
 80054de:	b29a      	uxth	r2, r3
 80054e0:	4b16      	ldr	r3, [pc, #88]	; (800553c <ILI9341_Putc+0x154>)
 80054e2:	881b      	ldrh	r3, [r3, #0]
 80054e4:	4413      	add	r3, r2
 80054e6:	b298      	uxth	r0, r3
 80054e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ea:	b29a      	uxth	r2, r3
 80054ec:	4b14      	ldr	r3, [pc, #80]	; (8005540 <ILI9341_Putc+0x158>)
 80054ee:	881b      	ldrh	r3, [r3, #0]
 80054f0:	4413      	add	r3, r2
 80054f2:	b29b      	uxth	r3, r3
 80054f4:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80054f6:	4619      	mov	r1, r3
 80054f8:	f7ff fd54 	bl	8004fa4 <ILI9341_DrawPixel>
		for (j = 0; j < font->FontWidth; j++) {
 80054fc:	69fb      	ldr	r3, [r7, #28]
 80054fe:	3301      	adds	r3, #1
 8005500:	61fb      	str	r3, [r7, #28]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	781b      	ldrb	r3, [r3, #0]
 8005506:	461a      	mov	r2, r3
 8005508:	69fb      	ldr	r3, [r7, #28]
 800550a:	4293      	cmp	r3, r2
 800550c:	d3de      	bcc.n	80054cc <ILI9341_Putc+0xe4>
	for (i = 0; i < font->FontHeight; i++) {
 800550e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005510:	3301      	adds	r3, #1
 8005512:	627b      	str	r3, [r7, #36]	; 0x24
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	785b      	ldrb	r3, [r3, #1]
 8005518:	461a      	mov	r2, r3
 800551a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800551c:	4293      	cmp	r3, r2
 800551e:	d3a4      	bcc.n	800546a <ILI9341_Putc+0x82>
			}
		}
	}
	
	/* Set new pointer */
	ILI9341_x += font->FontWidth;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	781b      	ldrb	r3, [r3, #0]
 8005524:	b29a      	uxth	r2, r3
 8005526:	4b05      	ldr	r3, [pc, #20]	; (800553c <ILI9341_Putc+0x154>)
 8005528:	881b      	ldrh	r3, [r3, #0]
 800552a:	4413      	add	r3, r2
 800552c:	b29a      	uxth	r2, r3
 800552e:	4b03      	ldr	r3, [pc, #12]	; (800553c <ILI9341_Putc+0x154>)
 8005530:	801a      	strh	r2, [r3, #0]
}
 8005532:	bf00      	nop
 8005534:	372c      	adds	r7, #44	; 0x2c
 8005536:	46bd      	mov	sp, r7
 8005538:	bd90      	pop	{r4, r7, pc}
 800553a:	bf00      	nop
 800553c:	20001808 	.word	0x20001808
 8005540:	20001812 	.word	0x20001812
 8005544:	2000180c 	.word	0x2000180c

08005548 <ILI9341_PutBigc>:

/*
 * bigger : amplification de la taille du caractre
 * full_in_bigger : sorte de "pourcentage de remplissage" : mettre la mme valeur que bigger... ou moins (essayez pour voir si a vous plait)
 */
void ILI9341_PutBigc(uint16_t x, uint16_t y, char c, FontDef_t *font, uint16_t foreground, uint16_t background, uint8_t bigger, uint8_t full_in_bigger) {
 8005548:	b590      	push	{r4, r7, lr}
 800554a:	b08f      	sub	sp, #60	; 0x3c
 800554c:	af02      	add	r7, sp, #8
 800554e:	607b      	str	r3, [r7, #4]
 8005550:	4603      	mov	r3, r0
 8005552:	81fb      	strh	r3, [r7, #14]
 8005554:	460b      	mov	r3, r1
 8005556:	81bb      	strh	r3, [r7, #12]
 8005558:	4613      	mov	r3, r2
 800555a:	72fb      	strb	r3, [r7, #11]
	uint32_t i, b, j;
	/* Set coordinates */
	ILI9341_x = x;
 800555c:	4a6e      	ldr	r2, [pc, #440]	; (8005718 <ILI9341_PutBigc+0x1d0>)
 800555e:	89fb      	ldrh	r3, [r7, #14]
 8005560:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 8005562:	4a6e      	ldr	r2, [pc, #440]	; (800571c <ILI9341_PutBigc+0x1d4>)
 8005564:	89bb      	ldrh	r3, [r7, #12]
 8005566:	8013      	strh	r3, [r2, #0]

	if ((ILI9341_x + font->FontWidth) > ILI9341_Opts.width) {
 8005568:	4b6b      	ldr	r3, [pc, #428]	; (8005718 <ILI9341_PutBigc+0x1d0>)
 800556a:	881b      	ldrh	r3, [r3, #0]
 800556c:	461a      	mov	r2, r3
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	781b      	ldrb	r3, [r3, #0]
 8005572:	4413      	add	r3, r2
 8005574:	4a6a      	ldr	r2, [pc, #424]	; (8005720 <ILI9341_PutBigc+0x1d8>)
 8005576:	8812      	ldrh	r2, [r2, #0]
 8005578:	4293      	cmp	r3, r2
 800557a:	dd0b      	ble.n	8005594 <ILI9341_PutBigc+0x4c>
		/* If at the end of a line of display, go to new line and set x to 0 position */
		ILI9341_y += font->FontHeight;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	785b      	ldrb	r3, [r3, #1]
 8005580:	b29a      	uxth	r2, r3
 8005582:	4b66      	ldr	r3, [pc, #408]	; (800571c <ILI9341_PutBigc+0x1d4>)
 8005584:	881b      	ldrh	r3, [r3, #0]
 8005586:	4413      	add	r3, r2
 8005588:	b29a      	uxth	r2, r3
 800558a:	4b64      	ldr	r3, [pc, #400]	; (800571c <ILI9341_PutBigc+0x1d4>)
 800558c:	801a      	strh	r2, [r3, #0]
		ILI9341_x = 0;
 800558e:	4b62      	ldr	r3, [pc, #392]	; (8005718 <ILI9341_PutBigc+0x1d0>)
 8005590:	2200      	movs	r2, #0
 8005592:	801a      	strh	r2, [r3, #0]
	}

	/* Draw rectangle for background */
	ILI9341_INT_Fill(ILI9341_x, ILI9341_y, ILI9341_x + bigger*font->FontWidth, ILI9341_y + bigger*font->FontHeight, background);
 8005594:	4b60      	ldr	r3, [pc, #384]	; (8005718 <ILI9341_PutBigc+0x1d0>)
 8005596:	8818      	ldrh	r0, [r3, #0]
 8005598:	4b60      	ldr	r3, [pc, #384]	; (800571c <ILI9341_PutBigc+0x1d4>)
 800559a:	8819      	ldrh	r1, [r3, #0]
 800559c:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 80055a0:	b29b      	uxth	r3, r3
 80055a2:	687a      	ldr	r2, [r7, #4]
 80055a4:	7812      	ldrb	r2, [r2, #0]
 80055a6:	b292      	uxth	r2, r2
 80055a8:	fb02 f303 	mul.w	r3, r2, r3
 80055ac:	b29a      	uxth	r2, r3
 80055ae:	4b5a      	ldr	r3, [pc, #360]	; (8005718 <ILI9341_PutBigc+0x1d0>)
 80055b0:	881b      	ldrh	r3, [r3, #0]
 80055b2:	4413      	add	r3, r2
 80055b4:	b29c      	uxth	r4, r3
 80055b6:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 80055ba:	b29b      	uxth	r3, r3
 80055bc:	687a      	ldr	r2, [r7, #4]
 80055be:	7852      	ldrb	r2, [r2, #1]
 80055c0:	b292      	uxth	r2, r2
 80055c2:	fb02 f303 	mul.w	r3, r2, r3
 80055c6:	b29a      	uxth	r2, r3
 80055c8:	4b54      	ldr	r3, [pc, #336]	; (800571c <ILI9341_PutBigc+0x1d4>)
 80055ca:	881b      	ldrh	r3, [r3, #0]
 80055cc:	4413      	add	r3, r2
 80055ce:	b29a      	uxth	r2, r3
 80055d0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80055d4:	9300      	str	r3, [sp, #0]
 80055d6:	4613      	mov	r3, r2
 80055d8:	4622      	mov	r2, r4
 80055da:	f7ff fd67 	bl	80050ac <ILI9341_INT_Fill>


	/* Draw font data */
	for (i = 0; i < font->FontHeight; i++) {
 80055de:	2300      	movs	r3, #0
 80055e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80055e2:	e07f      	b.n	80056e4 <ILI9341_PutBigc+0x19c>


		if(font->datasize == 1)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	7a1b      	ldrb	r3, [r3, #8]
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	d111      	bne.n	8005610 <ILI9341_PutBigc+0xc8>
		{
			uint8_t * data;
			data = (uint8_t *)font->data;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	685b      	ldr	r3, [r3, #4]
 80055f0:	617b      	str	r3, [r7, #20]
			b = (uint32_t)(data[(c - 32) * font->FontHeight + i]) << 8;
 80055f2:	7afb      	ldrb	r3, [r7, #11]
 80055f4:	3b20      	subs	r3, #32
 80055f6:	687a      	ldr	r2, [r7, #4]
 80055f8:	7852      	ldrb	r2, [r2, #1]
 80055fa:	fb02 f303 	mul.w	r3, r2, r3
 80055fe:	461a      	mov	r2, r3
 8005600:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005602:	4413      	add	r3, r2
 8005604:	697a      	ldr	r2, [r7, #20]
 8005606:	4413      	add	r3, r2
 8005608:	781b      	ldrb	r3, [r3, #0]
 800560a:	021b      	lsls	r3, r3, #8
 800560c:	62bb      	str	r3, [r7, #40]	; 0x28
 800560e:	e017      	b.n	8005640 <ILI9341_PutBigc+0xf8>
		}
		else if(font->datasize == 2)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	7a1b      	ldrb	r3, [r3, #8]
 8005614:	2b02      	cmp	r3, #2
 8005616:	d111      	bne.n	800563c <ILI9341_PutBigc+0xf4>
		{
			uint16_t * data;
			data = (uint16_t *)font->data;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	61bb      	str	r3, [r7, #24]
			b = data[(c - 32) * font->FontHeight + i];
 800561e:	7afb      	ldrb	r3, [r7, #11]
 8005620:	3b20      	subs	r3, #32
 8005622:	687a      	ldr	r2, [r7, #4]
 8005624:	7852      	ldrb	r2, [r2, #1]
 8005626:	fb02 f303 	mul.w	r3, r2, r3
 800562a:	461a      	mov	r2, r3
 800562c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800562e:	4413      	add	r3, r2
 8005630:	005b      	lsls	r3, r3, #1
 8005632:	69ba      	ldr	r2, [r7, #24]
 8005634:	4413      	add	r3, r2
 8005636:	881b      	ldrh	r3, [r3, #0]
 8005638:	62bb      	str	r3, [r7, #40]	; 0x28
 800563a:	e001      	b.n	8005640 <ILI9341_PutBigc+0xf8>
		}
		else
			b = 0;	//should never happen
 800563c:	2300      	movs	r3, #0
 800563e:	62bb      	str	r3, [r7, #40]	; 0x28

		for (j = 0; j < font->FontWidth; j++)
 8005640:	2300      	movs	r3, #0
 8005642:	627b      	str	r3, [r7, #36]	; 0x24
 8005644:	e045      	b.n	80056d2 <ILI9341_PutBigc+0x18a>
		{
			if ((b << j) & 0x8000)
 8005646:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800564a:	fa02 f303 	lsl.w	r3, r2, r3
 800564e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005652:	2b00      	cmp	r3, #0
 8005654:	d03a      	beq.n	80056cc <ILI9341_PutBigc+0x184>
			{
				uint32_t k, l;

				for(k=0;k<full_in_bigger;k++)
 8005656:	2300      	movs	r3, #0
 8005658:	623b      	str	r3, [r7, #32]
 800565a:	e032      	b.n	80056c2 <ILI9341_PutBigc+0x17a>
					for(l=0;l<full_in_bigger;l++)
 800565c:	2300      	movs	r3, #0
 800565e:	61fb      	str	r3, [r7, #28]
 8005660:	e027      	b.n	80056b2 <ILI9341_PutBigc+0x16a>
						ILI9341_DrawPixel(ILI9341_x + bigger*j+l, (ILI9341_y + bigger*i+k), foreground);
 8005662:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8005666:	b29b      	uxth	r3, r3
 8005668:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800566a:	b292      	uxth	r2, r2
 800566c:	fb02 f303 	mul.w	r3, r2, r3
 8005670:	b29a      	uxth	r2, r3
 8005672:	4b29      	ldr	r3, [pc, #164]	; (8005718 <ILI9341_PutBigc+0x1d0>)
 8005674:	881b      	ldrh	r3, [r3, #0]
 8005676:	4413      	add	r3, r2
 8005678:	b29a      	uxth	r2, r3
 800567a:	69fb      	ldr	r3, [r7, #28]
 800567c:	b29b      	uxth	r3, r3
 800567e:	4413      	add	r3, r2
 8005680:	b298      	uxth	r0, r3
 8005682:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8005686:	b29b      	uxth	r3, r3
 8005688:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800568a:	b292      	uxth	r2, r2
 800568c:	fb02 f303 	mul.w	r3, r2, r3
 8005690:	b29a      	uxth	r2, r3
 8005692:	4b22      	ldr	r3, [pc, #136]	; (800571c <ILI9341_PutBigc+0x1d4>)
 8005694:	881b      	ldrh	r3, [r3, #0]
 8005696:	4413      	add	r3, r2
 8005698:	b29a      	uxth	r2, r3
 800569a:	6a3b      	ldr	r3, [r7, #32]
 800569c:	b29b      	uxth	r3, r3
 800569e:	4413      	add	r3, r2
 80056a0:	b29b      	uxth	r3, r3
 80056a2:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80056a6:	4619      	mov	r1, r3
 80056a8:	f7ff fc7c 	bl	8004fa4 <ILI9341_DrawPixel>
					for(l=0;l<full_in_bigger;l++)
 80056ac:	69fb      	ldr	r3, [r7, #28]
 80056ae:	3301      	adds	r3, #1
 80056b0:	61fb      	str	r3, [r7, #28]
 80056b2:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80056b6:	69fa      	ldr	r2, [r7, #28]
 80056b8:	429a      	cmp	r2, r3
 80056ba:	d3d2      	bcc.n	8005662 <ILI9341_PutBigc+0x11a>
				for(k=0;k<full_in_bigger;k++)
 80056bc:	6a3b      	ldr	r3, [r7, #32]
 80056be:	3301      	adds	r3, #1
 80056c0:	623b      	str	r3, [r7, #32]
 80056c2:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80056c6:	6a3a      	ldr	r2, [r7, #32]
 80056c8:	429a      	cmp	r2, r3
 80056ca:	d3c7      	bcc.n	800565c <ILI9341_PutBigc+0x114>
		for (j = 0; j < font->FontWidth; j++)
 80056cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ce:	3301      	adds	r3, #1
 80056d0:	627b      	str	r3, [r7, #36]	; 0x24
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	781b      	ldrb	r3, [r3, #0]
 80056d6:	461a      	mov	r2, r3
 80056d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056da:	4293      	cmp	r3, r2
 80056dc:	d3b3      	bcc.n	8005646 <ILI9341_PutBigc+0xfe>
	for (i = 0; i < font->FontHeight; i++) {
 80056de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056e0:	3301      	adds	r3, #1
 80056e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	785b      	ldrb	r3, [r3, #1]
 80056e8:	461a      	mov	r2, r3
 80056ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056ec:	4293      	cmp	r3, r2
 80056ee:	f4ff af79 	bcc.w	80055e4 <ILI9341_PutBigc+0x9c>
			}
		}
	}

	/* Set new pointer */
	ILI9341_x += font->FontWidth*bigger;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	781b      	ldrb	r3, [r3, #0]
 80056f6:	b29b      	uxth	r3, r3
 80056f8:	f897 2048 	ldrb.w	r2, [r7, #72]	; 0x48
 80056fc:	b292      	uxth	r2, r2
 80056fe:	fb02 f303 	mul.w	r3, r2, r3
 8005702:	b29a      	uxth	r2, r3
 8005704:	4b04      	ldr	r3, [pc, #16]	; (8005718 <ILI9341_PutBigc+0x1d0>)
 8005706:	881b      	ldrh	r3, [r3, #0]
 8005708:	4413      	add	r3, r2
 800570a:	b29a      	uxth	r2, r3
 800570c:	4b02      	ldr	r3, [pc, #8]	; (8005718 <ILI9341_PutBigc+0x1d0>)
 800570e:	801a      	strh	r2, [r3, #0]
}
 8005710:	bf00      	nop
 8005712:	3734      	adds	r7, #52	; 0x34
 8005714:	46bd      	mov	sp, r7
 8005716:	bd90      	pop	{r4, r7, pc}
 8005718:	20001808 	.word	0x20001808
 800571c:	20001812 	.word	0x20001812
 8005720:	2000180c 	.word	0x2000180c

08005724 <ILI9341_DrawLine>:
 * @param  y1: Y coordinate of ending point
 * @param  color: Line color
 * @retval None
 */
void ILI9341_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
{
 8005724:	b590      	push	{r4, r7, lr}
 8005726:	b08d      	sub	sp, #52	; 0x34
 8005728:	af02      	add	r7, sp, #8
 800572a:	4604      	mov	r4, r0
 800572c:	4608      	mov	r0, r1
 800572e:	4611      	mov	r1, r2
 8005730:	461a      	mov	r2, r3
 8005732:	4623      	mov	r3, r4
 8005734:	80fb      	strh	r3, [r7, #6]
 8005736:	4603      	mov	r3, r0
 8005738:	80bb      	strh	r3, [r7, #4]
 800573a:	460b      	mov	r3, r1
 800573c:	807b      	strh	r3, [r7, #2]
 800573e:	4613      	mov	r3, r2
 8005740:	803b      	strh	r3, [r7, #0]
    //WindowMax();
    int   dx = 0, dy = 0;
 8005742:	2300      	movs	r3, #0
 8005744:	61bb      	str	r3, [r7, #24]
 8005746:	2300      	movs	r3, #0
 8005748:	617b      	str	r3, [r7, #20]
    int   dx_sym = 0, dy_sym = 0;
 800574a:	2300      	movs	r3, #0
 800574c:	627b      	str	r3, [r7, #36]	; 0x24
 800574e:	2300      	movs	r3, #0
 8005750:	623b      	str	r3, [r7, #32]
    int   dx_x2 = 0, dy_x2 = 0;
 8005752:	2300      	movs	r3, #0
 8005754:	613b      	str	r3, [r7, #16]
 8005756:	2300      	movs	r3, #0
 8005758:	60fb      	str	r3, [r7, #12]
    int   di = 0;
 800575a:	2300      	movs	r3, #0
 800575c:	61fb      	str	r3, [r7, #28]


    dx = x1-x0;
 800575e:	887a      	ldrh	r2, [r7, #2]
 8005760:	88fb      	ldrh	r3, [r7, #6]
 8005762:	1ad3      	subs	r3, r2, r3
 8005764:	61bb      	str	r3, [r7, #24]
    dy = y1-y0;
 8005766:	883a      	ldrh	r2, [r7, #0]
 8005768:	88bb      	ldrh	r3, [r7, #4]
 800576a:	1ad3      	subs	r3, r2, r3
 800576c:	617b      	str	r3, [r7, #20]

    if (dx == 0) {        /* vertical line */
 800576e:	69bb      	ldr	r3, [r7, #24]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d117      	bne.n	80057a4 <ILI9341_DrawLine+0x80>
        if (y1 > y0) ILI9341_INT_Fill(x0, y0, x0, y1, color);
 8005774:	883a      	ldrh	r2, [r7, #0]
 8005776:	88bb      	ldrh	r3, [r7, #4]
 8005778:	429a      	cmp	r2, r3
 800577a:	d909      	bls.n	8005790 <ILI9341_DrawLine+0x6c>
 800577c:	883c      	ldrh	r4, [r7, #0]
 800577e:	88fa      	ldrh	r2, [r7, #6]
 8005780:	88b9      	ldrh	r1, [r7, #4]
 8005782:	88f8      	ldrh	r0, [r7, #6]
 8005784:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005786:	9300      	str	r3, [sp, #0]
 8005788:	4623      	mov	r3, r4
 800578a:	f7ff fc8f 	bl	80050ac <ILI9341_INT_Fill>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
        return;
 800578e:	e0a6      	b.n	80058de <ILI9341_DrawLine+0x1ba>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
 8005790:	88bc      	ldrh	r4, [r7, #4]
 8005792:	88fa      	ldrh	r2, [r7, #6]
 8005794:	8839      	ldrh	r1, [r7, #0]
 8005796:	88f8      	ldrh	r0, [r7, #6]
 8005798:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800579a:	9300      	str	r3, [sp, #0]
 800579c:	4623      	mov	r3, r4
 800579e:	f7ff fc85 	bl	80050ac <ILI9341_INT_Fill>
        return;
 80057a2:	e09c      	b.n	80058de <ILI9341_DrawLine+0x1ba>
    }

    if (dx > 0) {
 80057a4:	69bb      	ldr	r3, [r7, #24]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	dd02      	ble.n	80057b0 <ILI9341_DrawLine+0x8c>
        dx_sym = 1;
 80057aa:	2301      	movs	r3, #1
 80057ac:	627b      	str	r3, [r7, #36]	; 0x24
 80057ae:	e002      	b.n	80057b6 <ILI9341_DrawLine+0x92>
    } else {
        dx_sym = -1;
 80057b0:	f04f 33ff 	mov.w	r3, #4294967295
 80057b4:	627b      	str	r3, [r7, #36]	; 0x24
    }
    if (dy == 0) {        /* horizontal line */
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d117      	bne.n	80057ec <ILI9341_DrawLine+0xc8>
        if (x1 > x0) ILI9341_INT_Fill(x0, y0, x1, y0, color);
 80057bc:	887a      	ldrh	r2, [r7, #2]
 80057be:	88fb      	ldrh	r3, [r7, #6]
 80057c0:	429a      	cmp	r2, r3
 80057c2:	d909      	bls.n	80057d8 <ILI9341_DrawLine+0xb4>
 80057c4:	88bc      	ldrh	r4, [r7, #4]
 80057c6:	887a      	ldrh	r2, [r7, #2]
 80057c8:	88b9      	ldrh	r1, [r7, #4]
 80057ca:	88f8      	ldrh	r0, [r7, #6]
 80057cc:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80057ce:	9300      	str	r3, [sp, #0]
 80057d0:	4623      	mov	r3, r4
 80057d2:	f7ff fc6b 	bl	80050ac <ILI9341_INT_Fill>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
        return;
 80057d6:	e082      	b.n	80058de <ILI9341_DrawLine+0x1ba>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
 80057d8:	88bc      	ldrh	r4, [r7, #4]
 80057da:	88fa      	ldrh	r2, [r7, #6]
 80057dc:	88b9      	ldrh	r1, [r7, #4]
 80057de:	8878      	ldrh	r0, [r7, #2]
 80057e0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80057e2:	9300      	str	r3, [sp, #0]
 80057e4:	4623      	mov	r3, r4
 80057e6:	f7ff fc61 	bl	80050ac <ILI9341_INT_Fill>
        return;
 80057ea:	e078      	b.n	80058de <ILI9341_DrawLine+0x1ba>
    }

    if (dy > 0) {
 80057ec:	697b      	ldr	r3, [r7, #20]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	dd02      	ble.n	80057f8 <ILI9341_DrawLine+0xd4>
        dy_sym = 1;
 80057f2:	2301      	movs	r3, #1
 80057f4:	623b      	str	r3, [r7, #32]
 80057f6:	e002      	b.n	80057fe <ILI9341_DrawLine+0xda>
    } else {
        dy_sym = -1;
 80057f8:	f04f 33ff 	mov.w	r3, #4294967295
 80057fc:	623b      	str	r3, [r7, #32]
    }

    dx = dx_sym*dx;
 80057fe:	69bb      	ldr	r3, [r7, #24]
 8005800:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005802:	fb02 f303 	mul.w	r3, r2, r3
 8005806:	61bb      	str	r3, [r7, #24]
    dy = dy_sym*dy;
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	6a3a      	ldr	r2, [r7, #32]
 800580c:	fb02 f303 	mul.w	r3, r2, r3
 8005810:	617b      	str	r3, [r7, #20]

    dx_x2 = dx*2;
 8005812:	69bb      	ldr	r3, [r7, #24]
 8005814:	005b      	lsls	r3, r3, #1
 8005816:	613b      	str	r3, [r7, #16]
    dy_x2 = dy*2;
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	005b      	lsls	r3, r3, #1
 800581c:	60fb      	str	r3, [r7, #12]

    if (dx >= dy) {
 800581e:	69ba      	ldr	r2, [r7, #24]
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	429a      	cmp	r2, r3
 8005824:	db2d      	blt.n	8005882 <ILI9341_DrawLine+0x15e>
        di = dy_x2 - dx;
 8005826:	68fa      	ldr	r2, [r7, #12]
 8005828:	69bb      	ldr	r3, [r7, #24]
 800582a:	1ad3      	subs	r3, r2, r3
 800582c:	61fb      	str	r3, [r7, #28]
        while (x0 != x1) {
 800582e:	e01d      	b.n	800586c <ILI9341_DrawLine+0x148>

        	ILI9341_DrawPixel(x0, y0, color);
 8005830:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8005832:	88b9      	ldrh	r1, [r7, #4]
 8005834:	88fb      	ldrh	r3, [r7, #6]
 8005836:	4618      	mov	r0, r3
 8005838:	f7ff fbb4 	bl	8004fa4 <ILI9341_DrawPixel>
            x0 += dx_sym;
 800583c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800583e:	b29a      	uxth	r2, r3
 8005840:	88fb      	ldrh	r3, [r7, #6]
 8005842:	4413      	add	r3, r2
 8005844:	80fb      	strh	r3, [r7, #6]
            if (di<0) {
 8005846:	69fb      	ldr	r3, [r7, #28]
 8005848:	2b00      	cmp	r3, #0
 800584a:	da04      	bge.n	8005856 <ILI9341_DrawLine+0x132>
                di += dy_x2;
 800584c:	69fa      	ldr	r2, [r7, #28]
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	4413      	add	r3, r2
 8005852:	61fb      	str	r3, [r7, #28]
 8005854:	e00a      	b.n	800586c <ILI9341_DrawLine+0x148>
            } else {
                di += dy_x2 - dx_x2;
 8005856:	68fa      	ldr	r2, [r7, #12]
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	1ad3      	subs	r3, r2, r3
 800585c:	69fa      	ldr	r2, [r7, #28]
 800585e:	4413      	add	r3, r2
 8005860:	61fb      	str	r3, [r7, #28]
                y0 += dy_sym;
 8005862:	6a3b      	ldr	r3, [r7, #32]
 8005864:	b29a      	uxth	r2, r3
 8005866:	88bb      	ldrh	r3, [r7, #4]
 8005868:	4413      	add	r3, r2
 800586a:	80bb      	strh	r3, [r7, #4]
        while (x0 != x1) {
 800586c:	88fa      	ldrh	r2, [r7, #6]
 800586e:	887b      	ldrh	r3, [r7, #2]
 8005870:	429a      	cmp	r2, r3
 8005872:	d1dd      	bne.n	8005830 <ILI9341_DrawLine+0x10c>
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
 8005874:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8005876:	88b9      	ldrh	r1, [r7, #4]
 8005878:	88fb      	ldrh	r3, [r7, #6]
 800587a:	4618      	mov	r0, r3
 800587c:	f7ff fb92 	bl	8004fa4 <ILI9341_DrawPixel>
                x0 += dx_sym;
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
    }
    return;
 8005880:	e02c      	b.n	80058dc <ILI9341_DrawLine+0x1b8>
        di = dx_x2 - dy;
 8005882:	693a      	ldr	r2, [r7, #16]
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	1ad3      	subs	r3, r2, r3
 8005888:	61fb      	str	r3, [r7, #28]
        while (y0 != y1) {
 800588a:	e01d      	b.n	80058c8 <ILI9341_DrawLine+0x1a4>
        	ILI9341_DrawPixel(x0, y0, color);
 800588c:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800588e:	88b9      	ldrh	r1, [r7, #4]
 8005890:	88fb      	ldrh	r3, [r7, #6]
 8005892:	4618      	mov	r0, r3
 8005894:	f7ff fb86 	bl	8004fa4 <ILI9341_DrawPixel>
            y0 += dy_sym;
 8005898:	6a3b      	ldr	r3, [r7, #32]
 800589a:	b29a      	uxth	r2, r3
 800589c:	88bb      	ldrh	r3, [r7, #4]
 800589e:	4413      	add	r3, r2
 80058a0:	80bb      	strh	r3, [r7, #4]
            if (di < 0) {
 80058a2:	69fb      	ldr	r3, [r7, #28]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	da04      	bge.n	80058b2 <ILI9341_DrawLine+0x18e>
                di += dx_x2;
 80058a8:	69fa      	ldr	r2, [r7, #28]
 80058aa:	693b      	ldr	r3, [r7, #16]
 80058ac:	4413      	add	r3, r2
 80058ae:	61fb      	str	r3, [r7, #28]
 80058b0:	e00a      	b.n	80058c8 <ILI9341_DrawLine+0x1a4>
                di += dx_x2 - dy_x2;
 80058b2:	693a      	ldr	r2, [r7, #16]
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	1ad3      	subs	r3, r2, r3
 80058b8:	69fa      	ldr	r2, [r7, #28]
 80058ba:	4413      	add	r3, r2
 80058bc:	61fb      	str	r3, [r7, #28]
                x0 += dx_sym;
 80058be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c0:	b29a      	uxth	r2, r3
 80058c2:	88fb      	ldrh	r3, [r7, #6]
 80058c4:	4413      	add	r3, r2
 80058c6:	80fb      	strh	r3, [r7, #6]
        while (y0 != y1) {
 80058c8:	88ba      	ldrh	r2, [r7, #4]
 80058ca:	883b      	ldrh	r3, [r7, #0]
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d1dd      	bne.n	800588c <ILI9341_DrawLine+0x168>
        ILI9341_DrawPixel(x0, y0, color);
 80058d0:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80058d2:	88b9      	ldrh	r1, [r7, #4]
 80058d4:	88fb      	ldrh	r3, [r7, #6]
 80058d6:	4618      	mov	r0, r3
 80058d8:	f7ff fb64 	bl	8004fa4 <ILI9341_DrawPixel>
    return;
 80058dc:	bf00      	nop
}
 80058de:	372c      	adds	r7, #44	; 0x2c
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bd90      	pop	{r4, r7, pc}

080058e4 <ILI9341_DrawFilledRectangle>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Rectangle color
 * @retval None
 */
void ILI9341_DrawFilledRectangle(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 80058e4:	b590      	push	{r4, r7, lr}
 80058e6:	b087      	sub	sp, #28
 80058e8:	af02      	add	r7, sp, #8
 80058ea:	4604      	mov	r4, r0
 80058ec:	4608      	mov	r0, r1
 80058ee:	4611      	mov	r1, r2
 80058f0:	461a      	mov	r2, r3
 80058f2:	4623      	mov	r3, r4
 80058f4:	80fb      	strh	r3, [r7, #6]
 80058f6:	4603      	mov	r3, r0
 80058f8:	80bb      	strh	r3, [r7, #4]
 80058fa:	460b      	mov	r3, r1
 80058fc:	807b      	strh	r3, [r7, #2]
 80058fe:	4613      	mov	r3, r2
 8005900:	803b      	strh	r3, [r7, #0]
	uint16_t tmp;
	
	/* Check correction */
	if (x0 > x1) {
 8005902:	88fa      	ldrh	r2, [r7, #6]
 8005904:	887b      	ldrh	r3, [r7, #2]
 8005906:	429a      	cmp	r2, r3
 8005908:	d905      	bls.n	8005916 <ILI9341_DrawFilledRectangle+0x32>
		tmp = x0;
 800590a:	88fb      	ldrh	r3, [r7, #6]
 800590c:	81fb      	strh	r3, [r7, #14]
		x0 = x1;
 800590e:	887b      	ldrh	r3, [r7, #2]
 8005910:	80fb      	strh	r3, [r7, #6]
		x1 = tmp;
 8005912:	89fb      	ldrh	r3, [r7, #14]
 8005914:	807b      	strh	r3, [r7, #2]
	}
	if (y0 > y1) {
 8005916:	88ba      	ldrh	r2, [r7, #4]
 8005918:	883b      	ldrh	r3, [r7, #0]
 800591a:	429a      	cmp	r2, r3
 800591c:	d905      	bls.n	800592a <ILI9341_DrawFilledRectangle+0x46>
		tmp = y0;
 800591e:	88bb      	ldrh	r3, [r7, #4]
 8005920:	81fb      	strh	r3, [r7, #14]
		y0 = y1;
 8005922:	883b      	ldrh	r3, [r7, #0]
 8005924:	80bb      	strh	r3, [r7, #4]
		y1 = tmp;
 8005926:	89fb      	ldrh	r3, [r7, #14]
 8005928:	803b      	strh	r3, [r7, #0]
	}
	
	/* Fill rectangle */
	ILI9341_INT_Fill(x0, y0, x1, y1, color);
 800592a:	883c      	ldrh	r4, [r7, #0]
 800592c:	887a      	ldrh	r2, [r7, #2]
 800592e:	88b9      	ldrh	r1, [r7, #4]
 8005930:	88f8      	ldrh	r0, [r7, #6]
 8005932:	8c3b      	ldrh	r3, [r7, #32]
 8005934:	9300      	str	r3, [sp, #0]
 8005936:	4623      	mov	r3, r4
 8005938:	f7ff fbb8 	bl	80050ac <ILI9341_INT_Fill>
	
	/* CS HIGH back */
	ILI9341_CS_SET();
 800593c:	2201      	movs	r2, #1
 800593e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005942:	4803      	ldr	r0, [pc, #12]	; (8005950 <ILI9341_DrawFilledRectangle+0x6c>)
 8005944:	f001 f96b 	bl	8006c1e <HAL_GPIO_WritePin>
}
 8005948:	bf00      	nop
 800594a:	3714      	adds	r7, #20
 800594c:	46bd      	mov	sp, r7
 800594e:	bd90      	pop	{r4, r7, pc}
 8005950:	40010c00 	.word	0x40010c00

08005954 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005958:	4b08      	ldr	r3, [pc, #32]	; (800597c <HAL_Init+0x28>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a07      	ldr	r2, [pc, #28]	; (800597c <HAL_Init+0x28>)
 800595e:	f043 0310 	orr.w	r3, r3, #16
 8005962:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005964:	2003      	movs	r0, #3
 8005966:	f000 fd0d 	bl	8006384 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800596a:	200f      	movs	r0, #15
 800596c:	f000 f808 	bl	8005980 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005970:	f7fd fe26 	bl	80035c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005974:	2300      	movs	r3, #0
}
 8005976:	4618      	mov	r0, r3
 8005978:	bd80      	pop	{r7, pc}
 800597a:	bf00      	nop
 800597c:	40022000 	.word	0x40022000

08005980 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b082      	sub	sp, #8
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005988:	4b12      	ldr	r3, [pc, #72]	; (80059d4 <HAL_InitTick+0x54>)
 800598a:	681a      	ldr	r2, [r3, #0]
 800598c:	4b12      	ldr	r3, [pc, #72]	; (80059d8 <HAL_InitTick+0x58>)
 800598e:	781b      	ldrb	r3, [r3, #0]
 8005990:	4619      	mov	r1, r3
 8005992:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005996:	fbb3 f3f1 	udiv	r3, r3, r1
 800599a:	fbb2 f3f3 	udiv	r3, r2, r3
 800599e:	4618      	mov	r0, r3
 80059a0:	f000 fd25 	bl	80063ee <HAL_SYSTICK_Config>
 80059a4:	4603      	mov	r3, r0
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d001      	beq.n	80059ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80059aa:	2301      	movs	r3, #1
 80059ac:	e00e      	b.n	80059cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2b0f      	cmp	r3, #15
 80059b2:	d80a      	bhi.n	80059ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80059b4:	2200      	movs	r2, #0
 80059b6:	6879      	ldr	r1, [r7, #4]
 80059b8:	f04f 30ff 	mov.w	r0, #4294967295
 80059bc:	f000 fced 	bl	800639a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80059c0:	4a06      	ldr	r2, [pc, #24]	; (80059dc <HAL_InitTick+0x5c>)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80059c6:	2300      	movs	r3, #0
 80059c8:	e000      	b.n	80059cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80059ca:	2301      	movs	r3, #1
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	3708      	adds	r7, #8
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}
 80059d4:	20000028 	.word	0x20000028
 80059d8:	20000048 	.word	0x20000048
 80059dc:	20000044 	.word	0x20000044

080059e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80059e0:	b480      	push	{r7}
 80059e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80059e4:	4b05      	ldr	r3, [pc, #20]	; (80059fc <HAL_IncTick+0x1c>)
 80059e6:	781b      	ldrb	r3, [r3, #0]
 80059e8:	461a      	mov	r2, r3
 80059ea:	4b05      	ldr	r3, [pc, #20]	; (8005a00 <HAL_IncTick+0x20>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4413      	add	r3, r2
 80059f0:	4a03      	ldr	r2, [pc, #12]	; (8005a00 <HAL_IncTick+0x20>)
 80059f2:	6013      	str	r3, [r2, #0]
}
 80059f4:	bf00      	nop
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bc80      	pop	{r7}
 80059fa:	4770      	bx	lr
 80059fc:	20000048 	.word	0x20000048
 8005a00:	20001814 	.word	0x20001814

08005a04 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005a04:	b480      	push	{r7}
 8005a06:	af00      	add	r7, sp, #0
  return uwTick;
 8005a08:	4b02      	ldr	r3, [pc, #8]	; (8005a14 <HAL_GetTick+0x10>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bc80      	pop	{r7}
 8005a12:	4770      	bx	lr
 8005a14:	20001814 	.word	0x20001814

08005a18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b084      	sub	sp, #16
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005a20:	f7ff fff0 	bl	8005a04 <HAL_GetTick>
 8005a24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a30:	d005      	beq.n	8005a3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005a32:	4b0a      	ldr	r3, [pc, #40]	; (8005a5c <HAL_Delay+0x44>)
 8005a34:	781b      	ldrb	r3, [r3, #0]
 8005a36:	461a      	mov	r2, r3
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	4413      	add	r3, r2
 8005a3c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005a3e:	bf00      	nop
 8005a40:	f7ff ffe0 	bl	8005a04 <HAL_GetTick>
 8005a44:	4602      	mov	r2, r0
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	1ad3      	subs	r3, r2, r3
 8005a4a:	68fa      	ldr	r2, [r7, #12]
 8005a4c:	429a      	cmp	r2, r3
 8005a4e:	d8f7      	bhi.n	8005a40 <HAL_Delay+0x28>
  {
  }
}
 8005a50:	bf00      	nop
 8005a52:	bf00      	nop
 8005a54:	3710      	adds	r7, #16
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}
 8005a5a:	bf00      	nop
 8005a5c:	20000048 	.word	0x20000048

08005a60 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b086      	sub	sp, #24
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005a68:	2300      	movs	r3, #0
 8005a6a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8005a70:	2300      	movs	r3, #0
 8005a72:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8005a74:	2300      	movs	r3, #0
 8005a76:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d101      	bne.n	8005a82 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	e0be      	b.n	8005c00 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	689b      	ldr	r3, [r3, #8]
 8005a86:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d109      	bne.n	8005aa4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2200      	movs	r2, #0
 8005a94:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005a9e:	6878      	ldr	r0, [r7, #4]
 8005aa0:	f000 f8b6 	bl	8005c10 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f000 fb01 	bl	80060ac <ADC_ConversionStop_Disable>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ab2:	f003 0310 	and.w	r3, r3, #16
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	f040 8099 	bne.w	8005bee <HAL_ADC_Init+0x18e>
 8005abc:	7dfb      	ldrb	r3, [r7, #23]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	f040 8095 	bne.w	8005bee <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ac8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005acc:	f023 0302 	bic.w	r3, r3, #2
 8005ad0:	f043 0202 	orr.w	r2, r3, #2
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8005ae0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	68db      	ldr	r3, [r3, #12]
 8005ae6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8005ae8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8005aea:	68ba      	ldr	r2, [r7, #8]
 8005aec:	4313      	orrs	r3, r2
 8005aee:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005af8:	d003      	beq.n	8005b02 <HAL_ADC_Init+0xa2>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d102      	bne.n	8005b08 <HAL_ADC_Init+0xa8>
 8005b02:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005b06:	e000      	b.n	8005b0a <HAL_ADC_Init+0xaa>
 8005b08:	2300      	movs	r3, #0
 8005b0a:	693a      	ldr	r2, [r7, #16]
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	695b      	ldr	r3, [r3, #20]
 8005b14:	2b01      	cmp	r3, #1
 8005b16:	d119      	bne.n	8005b4c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	68db      	ldr	r3, [r3, #12]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d109      	bne.n	8005b34 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	699b      	ldr	r3, [r3, #24]
 8005b24:	3b01      	subs	r3, #1
 8005b26:	035a      	lsls	r2, r3, #13
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005b30:	613b      	str	r3, [r7, #16]
 8005b32:	e00b      	b.n	8005b4c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b38:	f043 0220 	orr.w	r2, r3, #32
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b44:	f043 0201 	orr.w	r2, r3, #1
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	685b      	ldr	r3, [r3, #4]
 8005b52:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	693a      	ldr	r2, [r7, #16]
 8005b5c:	430a      	orrs	r2, r1
 8005b5e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	689a      	ldr	r2, [r3, #8]
 8005b66:	4b28      	ldr	r3, [pc, #160]	; (8005c08 <HAL_ADC_Init+0x1a8>)
 8005b68:	4013      	ands	r3, r2
 8005b6a:	687a      	ldr	r2, [r7, #4]
 8005b6c:	6812      	ldr	r2, [r2, #0]
 8005b6e:	68b9      	ldr	r1, [r7, #8]
 8005b70:	430b      	orrs	r3, r1
 8005b72:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	689b      	ldr	r3, [r3, #8]
 8005b78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b7c:	d003      	beq.n	8005b86 <HAL_ADC_Init+0x126>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	2b01      	cmp	r3, #1
 8005b84:	d104      	bne.n	8005b90 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	691b      	ldr	r3, [r3, #16]
 8005b8a:	3b01      	subs	r3, #1
 8005b8c:	051b      	lsls	r3, r3, #20
 8005b8e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b96:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	68fa      	ldr	r2, [r7, #12]
 8005ba0:	430a      	orrs	r2, r1
 8005ba2:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	689a      	ldr	r2, [r3, #8]
 8005baa:	4b18      	ldr	r3, [pc, #96]	; (8005c0c <HAL_ADC_Init+0x1ac>)
 8005bac:	4013      	ands	r3, r2
 8005bae:	68ba      	ldr	r2, [r7, #8]
 8005bb0:	429a      	cmp	r2, r3
 8005bb2:	d10b      	bne.n	8005bcc <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bbe:	f023 0303 	bic.w	r3, r3, #3
 8005bc2:	f043 0201 	orr.w	r2, r3, #1
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005bca:	e018      	b.n	8005bfe <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bd0:	f023 0312 	bic.w	r3, r3, #18
 8005bd4:	f043 0210 	orr.w	r2, r3, #16
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005be0:	f043 0201 	orr.w	r2, r3, #1
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8005be8:	2301      	movs	r3, #1
 8005bea:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005bec:	e007      	b.n	8005bfe <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bf2:	f043 0210 	orr.w	r2, r3, #16
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8005bfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	3718      	adds	r7, #24
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}
 8005c08:	ffe1f7fd 	.word	0xffe1f7fd
 8005c0c:	ff1f0efe 	.word	0xff1f0efe

08005c10 <HAL_ADC_MspInit>:
  * @brief  Initializes the ADC MSP.
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005c10:	b480      	push	{r7}
 8005c12:	b083      	sub	sp, #12
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspInit must be implemented in the user file.
   */ 
}
 8005c18:	bf00      	nop
 8005c1a:	370c      	adds	r7, #12
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bc80      	pop	{r7}
 8005c20:	4770      	bx	lr
	...

08005c24 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b086      	sub	sp, #24
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	60f8      	str	r0, [r7, #12]
 8005c2c:	60b9      	str	r1, [r7, #8]
 8005c2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005c30:	2300      	movs	r3, #0
 8005c32:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a64      	ldr	r2, [pc, #400]	; (8005dcc <HAL_ADC_Start_DMA+0x1a8>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d004      	beq.n	8005c48 <HAL_ADC_Start_DMA+0x24>
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4a63      	ldr	r2, [pc, #396]	; (8005dd0 <HAL_ADC_Start_DMA+0x1ac>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d106      	bne.n	8005c56 <HAL_ADC_Start_DMA+0x32>
 8005c48:	4b60      	ldr	r3, [pc, #384]	; (8005dcc <HAL_ADC_Start_DMA+0x1a8>)
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	f040 80b3 	bne.w	8005dbc <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005c5c:	2b01      	cmp	r3, #1
 8005c5e:	d101      	bne.n	8005c64 <HAL_ADC_Start_DMA+0x40>
 8005c60:	2302      	movs	r3, #2
 8005c62:	e0ae      	b.n	8005dc2 <HAL_ADC_Start_DMA+0x19e>
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2201      	movs	r2, #1
 8005c68:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8005c6c:	68f8      	ldr	r0, [r7, #12]
 8005c6e:	f000 f9cb 	bl	8006008 <ADC_Enable>
 8005c72:	4603      	mov	r3, r0
 8005c74:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8005c76:	7dfb      	ldrb	r3, [r7, #23]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	f040 809a 	bne.w	8005db2 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c82:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005c86:	f023 0301 	bic.w	r3, r3, #1
 8005c8a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a4e      	ldr	r2, [pc, #312]	; (8005dd0 <HAL_ADC_Start_DMA+0x1ac>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d105      	bne.n	8005ca8 <HAL_ADC_Start_DMA+0x84>
 8005c9c:	4b4b      	ldr	r3, [pc, #300]	; (8005dcc <HAL_ADC_Start_DMA+0x1a8>)
 8005c9e:	685b      	ldr	r3, [r3, #4]
 8005ca0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d115      	bne.n	8005cd4 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cac:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d026      	beq.n	8005d10 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cc6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005cca:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005cd2:	e01d      	b.n	8005d10 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cd8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4a39      	ldr	r2, [pc, #228]	; (8005dcc <HAL_ADC_Start_DMA+0x1a8>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d004      	beq.n	8005cf4 <HAL_ADC_Start_DMA+0xd0>
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a38      	ldr	r2, [pc, #224]	; (8005dd0 <HAL_ADC_Start_DMA+0x1ac>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d10d      	bne.n	8005d10 <HAL_ADC_Start_DMA+0xec>
 8005cf4:	4b35      	ldr	r3, [pc, #212]	; (8005dcc <HAL_ADC_Start_DMA+0x1a8>)
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d007      	beq.n	8005d10 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d04:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005d08:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d14:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d006      	beq.n	8005d2a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d20:	f023 0206 	bic.w	r2, r3, #6
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	62da      	str	r2, [r3, #44]	; 0x2c
 8005d28:	e002      	b.n	8005d30 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2200      	movs	r2, #0
 8005d34:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6a1b      	ldr	r3, [r3, #32]
 8005d3c:	4a25      	ldr	r2, [pc, #148]	; (8005dd4 <HAL_ADC_Start_DMA+0x1b0>)
 8005d3e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	6a1b      	ldr	r3, [r3, #32]
 8005d44:	4a24      	ldr	r2, [pc, #144]	; (8005dd8 <HAL_ADC_Start_DMA+0x1b4>)
 8005d46:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	6a1b      	ldr	r3, [r3, #32]
 8005d4c:	4a23      	ldr	r2, [pc, #140]	; (8005ddc <HAL_ADC_Start_DMA+0x1b8>)
 8005d4e:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f06f 0202 	mvn.w	r2, #2
 8005d58:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	689a      	ldr	r2, [r3, #8]
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d68:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	6a18      	ldr	r0, [r3, #32]
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	334c      	adds	r3, #76	; 0x4c
 8005d74:	4619      	mov	r1, r3
 8005d76:	68ba      	ldr	r2, [r7, #8]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	f000 fbab 	bl	80064d4 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	689b      	ldr	r3, [r3, #8]
 8005d84:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8005d88:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8005d8c:	d108      	bne.n	8005da0 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	689a      	ldr	r2, [r3, #8]
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8005d9c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8005d9e:	e00f      	b.n	8005dc0 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	689a      	ldr	r2, [r3, #8]
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005dae:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8005db0:	e006      	b.n	8005dc0 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	2200      	movs	r2, #0
 8005db6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8005dba:	e001      	b.n	8005dc0 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8005dc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	3718      	adds	r7, #24
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bd80      	pop	{r7, pc}
 8005dca:	bf00      	nop
 8005dcc:	40012400 	.word	0x40012400
 8005dd0:	40012800 	.word	0x40012800
 8005dd4:	08006121 	.word	0x08006121
 8005dd8:	0800619d 	.word	0x0800619d
 8005ddc:	080061b9 	.word	0x080061b9

08005de0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b083      	sub	sp, #12
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8005de8:	bf00      	nop
 8005dea:	370c      	adds	r7, #12
 8005dec:	46bd      	mov	sp, r7
 8005dee:	bc80      	pop	{r7}
 8005df0:	4770      	bx	lr

08005df2 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005df2:	b480      	push	{r7}
 8005df4:	b083      	sub	sp, #12
 8005df6:	af00      	add	r7, sp, #0
 8005df8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005dfa:	bf00      	nop
 8005dfc:	370c      	adds	r7, #12
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bc80      	pop	{r7}
 8005e02:	4770      	bx	lr

08005e04 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b083      	sub	sp, #12
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005e0c:	bf00      	nop
 8005e0e:	370c      	adds	r7, #12
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bc80      	pop	{r7}
 8005e14:	4770      	bx	lr
	...

08005e18 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8005e18:	b480      	push	{r7}
 8005e1a:	b085      	sub	sp, #20
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005e22:	2300      	movs	r3, #0
 8005e24:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8005e26:	2300      	movs	r3, #0
 8005e28:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	d101      	bne.n	8005e38 <HAL_ADC_ConfigChannel+0x20>
 8005e34:	2302      	movs	r3, #2
 8005e36:	e0dc      	b.n	8005ff2 <HAL_ADC_ConfigChannel+0x1da>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	2b06      	cmp	r3, #6
 8005e46:	d81c      	bhi.n	8005e82 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	685a      	ldr	r2, [r3, #4]
 8005e52:	4613      	mov	r3, r2
 8005e54:	009b      	lsls	r3, r3, #2
 8005e56:	4413      	add	r3, r2
 8005e58:	3b05      	subs	r3, #5
 8005e5a:	221f      	movs	r2, #31
 8005e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e60:	43db      	mvns	r3, r3
 8005e62:	4019      	ands	r1, r3
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	6818      	ldr	r0, [r3, #0]
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	685a      	ldr	r2, [r3, #4]
 8005e6c:	4613      	mov	r3, r2
 8005e6e:	009b      	lsls	r3, r3, #2
 8005e70:	4413      	add	r3, r2
 8005e72:	3b05      	subs	r3, #5
 8005e74:	fa00 f203 	lsl.w	r2, r0, r3
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	430a      	orrs	r2, r1
 8005e7e:	635a      	str	r2, [r3, #52]	; 0x34
 8005e80:	e03c      	b.n	8005efc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	2b0c      	cmp	r3, #12
 8005e88:	d81c      	bhi.n	8005ec4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	685a      	ldr	r2, [r3, #4]
 8005e94:	4613      	mov	r3, r2
 8005e96:	009b      	lsls	r3, r3, #2
 8005e98:	4413      	add	r3, r2
 8005e9a:	3b23      	subs	r3, #35	; 0x23
 8005e9c:	221f      	movs	r2, #31
 8005e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8005ea2:	43db      	mvns	r3, r3
 8005ea4:	4019      	ands	r1, r3
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	6818      	ldr	r0, [r3, #0]
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	685a      	ldr	r2, [r3, #4]
 8005eae:	4613      	mov	r3, r2
 8005eb0:	009b      	lsls	r3, r3, #2
 8005eb2:	4413      	add	r3, r2
 8005eb4:	3b23      	subs	r3, #35	; 0x23
 8005eb6:	fa00 f203 	lsl.w	r2, r0, r3
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	430a      	orrs	r2, r1
 8005ec0:	631a      	str	r2, [r3, #48]	; 0x30
 8005ec2:	e01b      	b.n	8005efc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	685a      	ldr	r2, [r3, #4]
 8005ece:	4613      	mov	r3, r2
 8005ed0:	009b      	lsls	r3, r3, #2
 8005ed2:	4413      	add	r3, r2
 8005ed4:	3b41      	subs	r3, #65	; 0x41
 8005ed6:	221f      	movs	r2, #31
 8005ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8005edc:	43db      	mvns	r3, r3
 8005ede:	4019      	ands	r1, r3
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	6818      	ldr	r0, [r3, #0]
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	685a      	ldr	r2, [r3, #4]
 8005ee8:	4613      	mov	r3, r2
 8005eea:	009b      	lsls	r3, r3, #2
 8005eec:	4413      	add	r3, r2
 8005eee:	3b41      	subs	r3, #65	; 0x41
 8005ef0:	fa00 f203 	lsl.w	r2, r0, r3
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	430a      	orrs	r2, r1
 8005efa:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	2b09      	cmp	r3, #9
 8005f02:	d91c      	bls.n	8005f3e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	68d9      	ldr	r1, [r3, #12]
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	681a      	ldr	r2, [r3, #0]
 8005f0e:	4613      	mov	r3, r2
 8005f10:	005b      	lsls	r3, r3, #1
 8005f12:	4413      	add	r3, r2
 8005f14:	3b1e      	subs	r3, #30
 8005f16:	2207      	movs	r2, #7
 8005f18:	fa02 f303 	lsl.w	r3, r2, r3
 8005f1c:	43db      	mvns	r3, r3
 8005f1e:	4019      	ands	r1, r3
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	6898      	ldr	r0, [r3, #8]
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	681a      	ldr	r2, [r3, #0]
 8005f28:	4613      	mov	r3, r2
 8005f2a:	005b      	lsls	r3, r3, #1
 8005f2c:	4413      	add	r3, r2
 8005f2e:	3b1e      	subs	r3, #30
 8005f30:	fa00 f203 	lsl.w	r2, r0, r3
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	430a      	orrs	r2, r1
 8005f3a:	60da      	str	r2, [r3, #12]
 8005f3c:	e019      	b.n	8005f72 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	6919      	ldr	r1, [r3, #16]
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	681a      	ldr	r2, [r3, #0]
 8005f48:	4613      	mov	r3, r2
 8005f4a:	005b      	lsls	r3, r3, #1
 8005f4c:	4413      	add	r3, r2
 8005f4e:	2207      	movs	r2, #7
 8005f50:	fa02 f303 	lsl.w	r3, r2, r3
 8005f54:	43db      	mvns	r3, r3
 8005f56:	4019      	ands	r1, r3
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	6898      	ldr	r0, [r3, #8]
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	681a      	ldr	r2, [r3, #0]
 8005f60:	4613      	mov	r3, r2
 8005f62:	005b      	lsls	r3, r3, #1
 8005f64:	4413      	add	r3, r2
 8005f66:	fa00 f203 	lsl.w	r2, r0, r3
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	430a      	orrs	r2, r1
 8005f70:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	2b10      	cmp	r3, #16
 8005f78:	d003      	beq.n	8005f82 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8005f7e:	2b11      	cmp	r3, #17
 8005f80:	d132      	bne.n	8005fe8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a1d      	ldr	r2, [pc, #116]	; (8005ffc <HAL_ADC_ConfigChannel+0x1e4>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d125      	bne.n	8005fd8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d126      	bne.n	8005fe8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	689a      	ldr	r2, [r3, #8]
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005fa8:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	2b10      	cmp	r3, #16
 8005fb0:	d11a      	bne.n	8005fe8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005fb2:	4b13      	ldr	r3, [pc, #76]	; (8006000 <HAL_ADC_ConfigChannel+0x1e8>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a13      	ldr	r2, [pc, #76]	; (8006004 <HAL_ADC_ConfigChannel+0x1ec>)
 8005fb8:	fba2 2303 	umull	r2, r3, r2, r3
 8005fbc:	0c9a      	lsrs	r2, r3, #18
 8005fbe:	4613      	mov	r3, r2
 8005fc0:	009b      	lsls	r3, r3, #2
 8005fc2:	4413      	add	r3, r2
 8005fc4:	005b      	lsls	r3, r3, #1
 8005fc6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005fc8:	e002      	b.n	8005fd0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	3b01      	subs	r3, #1
 8005fce:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d1f9      	bne.n	8005fca <HAL_ADC_ConfigChannel+0x1b2>
 8005fd6:	e007      	b.n	8005fe8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fdc:	f043 0220 	orr.w	r2, r3, #32
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2200      	movs	r2, #0
 8005fec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8005ff0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	3714      	adds	r7, #20
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bc80      	pop	{r7}
 8005ffa:	4770      	bx	lr
 8005ffc:	40012400 	.word	0x40012400
 8006000:	20000028 	.word	0x20000028
 8006004:	431bde83 	.word	0x431bde83

08006008 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b084      	sub	sp, #16
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006010:	2300      	movs	r3, #0
 8006012:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8006014:	2300      	movs	r3, #0
 8006016:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	689b      	ldr	r3, [r3, #8]
 800601e:	f003 0301 	and.w	r3, r3, #1
 8006022:	2b01      	cmp	r3, #1
 8006024:	d039      	beq.n	800609a <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	689a      	ldr	r2, [r3, #8]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f042 0201 	orr.w	r2, r2, #1
 8006034:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006036:	4b1b      	ldr	r3, [pc, #108]	; (80060a4 <ADC_Enable+0x9c>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4a1b      	ldr	r2, [pc, #108]	; (80060a8 <ADC_Enable+0xa0>)
 800603c:	fba2 2303 	umull	r2, r3, r2, r3
 8006040:	0c9b      	lsrs	r3, r3, #18
 8006042:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8006044:	e002      	b.n	800604c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	3b01      	subs	r3, #1
 800604a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d1f9      	bne.n	8006046 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006052:	f7ff fcd7 	bl	8005a04 <HAL_GetTick>
 8006056:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8006058:	e018      	b.n	800608c <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800605a:	f7ff fcd3 	bl	8005a04 <HAL_GetTick>
 800605e:	4602      	mov	r2, r0
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	1ad3      	subs	r3, r2, r3
 8006064:	2b02      	cmp	r3, #2
 8006066:	d911      	bls.n	800608c <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800606c:	f043 0210 	orr.w	r2, r3, #16
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006078:	f043 0201 	orr.w	r2, r3, #1
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2200      	movs	r2, #0
 8006084:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8006088:	2301      	movs	r3, #1
 800608a:	e007      	b.n	800609c <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	689b      	ldr	r3, [r3, #8]
 8006092:	f003 0301 	and.w	r3, r3, #1
 8006096:	2b01      	cmp	r3, #1
 8006098:	d1df      	bne.n	800605a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800609a:	2300      	movs	r3, #0
}
 800609c:	4618      	mov	r0, r3
 800609e:	3710      	adds	r7, #16
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bd80      	pop	{r7, pc}
 80060a4:	20000028 	.word	0x20000028
 80060a8:	431bde83 	.word	0x431bde83

080060ac <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b084      	sub	sp, #16
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80060b4:	2300      	movs	r3, #0
 80060b6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	689b      	ldr	r3, [r3, #8]
 80060be:	f003 0301 	and.w	r3, r3, #1
 80060c2:	2b01      	cmp	r3, #1
 80060c4:	d127      	bne.n	8006116 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	689a      	ldr	r2, [r3, #8]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f022 0201 	bic.w	r2, r2, #1
 80060d4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80060d6:	f7ff fc95 	bl	8005a04 <HAL_GetTick>
 80060da:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80060dc:	e014      	b.n	8006108 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80060de:	f7ff fc91 	bl	8005a04 <HAL_GetTick>
 80060e2:	4602      	mov	r2, r0
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	1ad3      	subs	r3, r2, r3
 80060e8:	2b02      	cmp	r3, #2
 80060ea:	d90d      	bls.n	8006108 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060f0:	f043 0210 	orr.w	r2, r3, #16
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060fc:	f043 0201 	orr.w	r2, r3, #1
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8006104:	2301      	movs	r3, #1
 8006106:	e007      	b.n	8006118 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	689b      	ldr	r3, [r3, #8]
 800610e:	f003 0301 	and.w	r3, r3, #1
 8006112:	2b01      	cmp	r3, #1
 8006114:	d0e3      	beq.n	80060de <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8006116:	2300      	movs	r3, #0
}
 8006118:	4618      	mov	r0, r3
 800611a:	3710      	adds	r7, #16
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}

08006120 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b084      	sub	sp, #16
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800612c:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006132:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006136:	2b00      	cmp	r3, #0
 8006138:	d127      	bne.n	800618a <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800613e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8006150:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8006154:	d115      	bne.n	8006182 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	68db      	ldr	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800615a:	2b00      	cmp	r3, #0
 800615c:	d111      	bne.n	8006182 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006162:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800616e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006172:	2b00      	cmp	r3, #0
 8006174:	d105      	bne.n	8006182 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800617a:	f043 0201 	orr.w	r2, r3, #1
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8006182:	68f8      	ldr	r0, [r7, #12]
 8006184:	f7ff fe2c 	bl	8005de0 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8006188:	e004      	b.n	8006194 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	6a1b      	ldr	r3, [r3, #32]
 800618e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006190:	6878      	ldr	r0, [r7, #4]
 8006192:	4798      	blx	r3
}
 8006194:	bf00      	nop
 8006196:	3710      	adds	r7, #16
 8006198:	46bd      	mov	sp, r7
 800619a:	bd80      	pop	{r7, pc}

0800619c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b084      	sub	sp, #16
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061a8:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80061aa:	68f8      	ldr	r0, [r7, #12]
 80061ac:	f7ff fe21 	bl	8005df2 <HAL_ADC_ConvHalfCpltCallback>
}
 80061b0:	bf00      	nop
 80061b2:	3710      	adds	r7, #16
 80061b4:	46bd      	mov	sp, r7
 80061b6:	bd80      	pop	{r7, pc}

080061b8 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b084      	sub	sp, #16
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c4:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061ca:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061d6:	f043 0204 	orr.w	r2, r3, #4
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 80061de:	68f8      	ldr	r0, [r7, #12]
 80061e0:	f7ff fe10 	bl	8005e04 <HAL_ADC_ErrorCallback>
}
 80061e4:	bf00      	nop
 80061e6:	3710      	adds	r7, #16
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}

080061ec <__NVIC_SetPriorityGrouping>:
{
 80061ec:	b480      	push	{r7}
 80061ee:	b085      	sub	sp, #20
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	f003 0307 	and.w	r3, r3, #7
 80061fa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80061fc:	4b0c      	ldr	r3, [pc, #48]	; (8006230 <__NVIC_SetPriorityGrouping+0x44>)
 80061fe:	68db      	ldr	r3, [r3, #12]
 8006200:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006202:	68ba      	ldr	r2, [r7, #8]
 8006204:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006208:	4013      	ands	r3, r2
 800620a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006214:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006218:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800621c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800621e:	4a04      	ldr	r2, [pc, #16]	; (8006230 <__NVIC_SetPriorityGrouping+0x44>)
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	60d3      	str	r3, [r2, #12]
}
 8006224:	bf00      	nop
 8006226:	3714      	adds	r7, #20
 8006228:	46bd      	mov	sp, r7
 800622a:	bc80      	pop	{r7}
 800622c:	4770      	bx	lr
 800622e:	bf00      	nop
 8006230:	e000ed00 	.word	0xe000ed00

08006234 <__NVIC_GetPriorityGrouping>:
{
 8006234:	b480      	push	{r7}
 8006236:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006238:	4b04      	ldr	r3, [pc, #16]	; (800624c <__NVIC_GetPriorityGrouping+0x18>)
 800623a:	68db      	ldr	r3, [r3, #12]
 800623c:	0a1b      	lsrs	r3, r3, #8
 800623e:	f003 0307 	and.w	r3, r3, #7
}
 8006242:	4618      	mov	r0, r3
 8006244:	46bd      	mov	sp, r7
 8006246:	bc80      	pop	{r7}
 8006248:	4770      	bx	lr
 800624a:	bf00      	nop
 800624c:	e000ed00 	.word	0xe000ed00

08006250 <__NVIC_EnableIRQ>:
{
 8006250:	b480      	push	{r7}
 8006252:	b083      	sub	sp, #12
 8006254:	af00      	add	r7, sp, #0
 8006256:	4603      	mov	r3, r0
 8006258:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800625a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800625e:	2b00      	cmp	r3, #0
 8006260:	db0b      	blt.n	800627a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006262:	79fb      	ldrb	r3, [r7, #7]
 8006264:	f003 021f 	and.w	r2, r3, #31
 8006268:	4906      	ldr	r1, [pc, #24]	; (8006284 <__NVIC_EnableIRQ+0x34>)
 800626a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800626e:	095b      	lsrs	r3, r3, #5
 8006270:	2001      	movs	r0, #1
 8006272:	fa00 f202 	lsl.w	r2, r0, r2
 8006276:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800627a:	bf00      	nop
 800627c:	370c      	adds	r7, #12
 800627e:	46bd      	mov	sp, r7
 8006280:	bc80      	pop	{r7}
 8006282:	4770      	bx	lr
 8006284:	e000e100 	.word	0xe000e100

08006288 <__NVIC_SetPriority>:
{
 8006288:	b480      	push	{r7}
 800628a:	b083      	sub	sp, #12
 800628c:	af00      	add	r7, sp, #0
 800628e:	4603      	mov	r3, r0
 8006290:	6039      	str	r1, [r7, #0]
 8006292:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006294:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006298:	2b00      	cmp	r3, #0
 800629a:	db0a      	blt.n	80062b2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	b2da      	uxtb	r2, r3
 80062a0:	490c      	ldr	r1, [pc, #48]	; (80062d4 <__NVIC_SetPriority+0x4c>)
 80062a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062a6:	0112      	lsls	r2, r2, #4
 80062a8:	b2d2      	uxtb	r2, r2
 80062aa:	440b      	add	r3, r1
 80062ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80062b0:	e00a      	b.n	80062c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	b2da      	uxtb	r2, r3
 80062b6:	4908      	ldr	r1, [pc, #32]	; (80062d8 <__NVIC_SetPriority+0x50>)
 80062b8:	79fb      	ldrb	r3, [r7, #7]
 80062ba:	f003 030f 	and.w	r3, r3, #15
 80062be:	3b04      	subs	r3, #4
 80062c0:	0112      	lsls	r2, r2, #4
 80062c2:	b2d2      	uxtb	r2, r2
 80062c4:	440b      	add	r3, r1
 80062c6:	761a      	strb	r2, [r3, #24]
}
 80062c8:	bf00      	nop
 80062ca:	370c      	adds	r7, #12
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bc80      	pop	{r7}
 80062d0:	4770      	bx	lr
 80062d2:	bf00      	nop
 80062d4:	e000e100 	.word	0xe000e100
 80062d8:	e000ed00 	.word	0xe000ed00

080062dc <NVIC_EncodePriority>:
{
 80062dc:	b480      	push	{r7}
 80062de:	b089      	sub	sp, #36	; 0x24
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	60f8      	str	r0, [r7, #12]
 80062e4:	60b9      	str	r1, [r7, #8]
 80062e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	f003 0307 	and.w	r3, r3, #7
 80062ee:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80062f0:	69fb      	ldr	r3, [r7, #28]
 80062f2:	f1c3 0307 	rsb	r3, r3, #7
 80062f6:	2b04      	cmp	r3, #4
 80062f8:	bf28      	it	cs
 80062fa:	2304      	movcs	r3, #4
 80062fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80062fe:	69fb      	ldr	r3, [r7, #28]
 8006300:	3304      	adds	r3, #4
 8006302:	2b06      	cmp	r3, #6
 8006304:	d902      	bls.n	800630c <NVIC_EncodePriority+0x30>
 8006306:	69fb      	ldr	r3, [r7, #28]
 8006308:	3b03      	subs	r3, #3
 800630a:	e000      	b.n	800630e <NVIC_EncodePriority+0x32>
 800630c:	2300      	movs	r3, #0
 800630e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006310:	f04f 32ff 	mov.w	r2, #4294967295
 8006314:	69bb      	ldr	r3, [r7, #24]
 8006316:	fa02 f303 	lsl.w	r3, r2, r3
 800631a:	43da      	mvns	r2, r3
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	401a      	ands	r2, r3
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006324:	f04f 31ff 	mov.w	r1, #4294967295
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	fa01 f303 	lsl.w	r3, r1, r3
 800632e:	43d9      	mvns	r1, r3
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006334:	4313      	orrs	r3, r2
}
 8006336:	4618      	mov	r0, r3
 8006338:	3724      	adds	r7, #36	; 0x24
 800633a:	46bd      	mov	sp, r7
 800633c:	bc80      	pop	{r7}
 800633e:	4770      	bx	lr

08006340 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b082      	sub	sp, #8
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	3b01      	subs	r3, #1
 800634c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006350:	d301      	bcc.n	8006356 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006352:	2301      	movs	r3, #1
 8006354:	e00f      	b.n	8006376 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006356:	4a0a      	ldr	r2, [pc, #40]	; (8006380 <SysTick_Config+0x40>)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	3b01      	subs	r3, #1
 800635c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800635e:	210f      	movs	r1, #15
 8006360:	f04f 30ff 	mov.w	r0, #4294967295
 8006364:	f7ff ff90 	bl	8006288 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006368:	4b05      	ldr	r3, [pc, #20]	; (8006380 <SysTick_Config+0x40>)
 800636a:	2200      	movs	r2, #0
 800636c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800636e:	4b04      	ldr	r3, [pc, #16]	; (8006380 <SysTick_Config+0x40>)
 8006370:	2207      	movs	r2, #7
 8006372:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006374:	2300      	movs	r3, #0
}
 8006376:	4618      	mov	r0, r3
 8006378:	3708      	adds	r7, #8
 800637a:	46bd      	mov	sp, r7
 800637c:	bd80      	pop	{r7, pc}
 800637e:	bf00      	nop
 8006380:	e000e010 	.word	0xe000e010

08006384 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b082      	sub	sp, #8
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	f7ff ff2d 	bl	80061ec <__NVIC_SetPriorityGrouping>
}
 8006392:	bf00      	nop
 8006394:	3708      	adds	r7, #8
 8006396:	46bd      	mov	sp, r7
 8006398:	bd80      	pop	{r7, pc}

0800639a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800639a:	b580      	push	{r7, lr}
 800639c:	b086      	sub	sp, #24
 800639e:	af00      	add	r7, sp, #0
 80063a0:	4603      	mov	r3, r0
 80063a2:	60b9      	str	r1, [r7, #8]
 80063a4:	607a      	str	r2, [r7, #4]
 80063a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80063a8:	2300      	movs	r3, #0
 80063aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80063ac:	f7ff ff42 	bl	8006234 <__NVIC_GetPriorityGrouping>
 80063b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80063b2:	687a      	ldr	r2, [r7, #4]
 80063b4:	68b9      	ldr	r1, [r7, #8]
 80063b6:	6978      	ldr	r0, [r7, #20]
 80063b8:	f7ff ff90 	bl	80062dc <NVIC_EncodePriority>
 80063bc:	4602      	mov	r2, r0
 80063be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80063c2:	4611      	mov	r1, r2
 80063c4:	4618      	mov	r0, r3
 80063c6:	f7ff ff5f 	bl	8006288 <__NVIC_SetPriority>
}
 80063ca:	bf00      	nop
 80063cc:	3718      	adds	r7, #24
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bd80      	pop	{r7, pc}

080063d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80063d2:	b580      	push	{r7, lr}
 80063d4:	b082      	sub	sp, #8
 80063d6:	af00      	add	r7, sp, #0
 80063d8:	4603      	mov	r3, r0
 80063da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80063dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063e0:	4618      	mov	r0, r3
 80063e2:	f7ff ff35 	bl	8006250 <__NVIC_EnableIRQ>
}
 80063e6:	bf00      	nop
 80063e8:	3708      	adds	r7, #8
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}

080063ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80063ee:	b580      	push	{r7, lr}
 80063f0:	b082      	sub	sp, #8
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f7ff ffa2 	bl	8006340 <SysTick_Config>
 80063fc:	4603      	mov	r3, r0
}
 80063fe:	4618      	mov	r0, r3
 8006400:	3708      	adds	r7, #8
 8006402:	46bd      	mov	sp, r7
 8006404:	bd80      	pop	{r7, pc}

08006406 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8006406:	b580      	push	{r7, lr}
 8006408:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800640a:	f000 f802 	bl	8006412 <HAL_SYSTICK_Callback>
}
 800640e:	bf00      	nop
 8006410:	bd80      	pop	{r7, pc}

08006412 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8006412:	b480      	push	{r7}
 8006414:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8006416:	bf00      	nop
 8006418:	46bd      	mov	sp, r7
 800641a:	bc80      	pop	{r7}
 800641c:	4770      	bx	lr
	...

08006420 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006420:	b480      	push	{r7}
 8006422:	b085      	sub	sp, #20
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006428:	2300      	movs	r3, #0
 800642a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d101      	bne.n	8006436 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8006432:	2301      	movs	r3, #1
 8006434:	e043      	b.n	80064be <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	461a      	mov	r2, r3
 800643c:	4b22      	ldr	r3, [pc, #136]	; (80064c8 <HAL_DMA_Init+0xa8>)
 800643e:	4413      	add	r3, r2
 8006440:	4a22      	ldr	r2, [pc, #136]	; (80064cc <HAL_DMA_Init+0xac>)
 8006442:	fba2 2303 	umull	r2, r3, r2, r3
 8006446:	091b      	lsrs	r3, r3, #4
 8006448:	009a      	lsls	r2, r3, #2
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	4a1f      	ldr	r2, [pc, #124]	; (80064d0 <HAL_DMA_Init+0xb0>)
 8006452:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2202      	movs	r2, #2
 8006458:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800646a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800646e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8006478:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	68db      	ldr	r3, [r3, #12]
 800647e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006484:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	695b      	ldr	r3, [r3, #20]
 800648a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006490:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	69db      	ldr	r3, [r3, #28]
 8006496:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006498:	68fa      	ldr	r2, [r7, #12]
 800649a:	4313      	orrs	r3, r2
 800649c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	68fa      	ldr	r2, [r7, #12]
 80064a4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2200      	movs	r2, #0
 80064aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2201      	movs	r2, #1
 80064b0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2200      	movs	r2, #0
 80064b8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80064bc:	2300      	movs	r3, #0
}
 80064be:	4618      	mov	r0, r3
 80064c0:	3714      	adds	r7, #20
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bc80      	pop	{r7}
 80064c6:	4770      	bx	lr
 80064c8:	bffdfff8 	.word	0xbffdfff8
 80064cc:	cccccccd 	.word	0xcccccccd
 80064d0:	40020000 	.word	0x40020000

080064d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b086      	sub	sp, #24
 80064d8:	af00      	add	r7, sp, #0
 80064da:	60f8      	str	r0, [r7, #12]
 80064dc:	60b9      	str	r1, [r7, #8]
 80064de:	607a      	str	r2, [r7, #4]
 80064e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80064e2:	2300      	movs	r3, #0
 80064e4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80064ec:	2b01      	cmp	r3, #1
 80064ee:	d101      	bne.n	80064f4 <HAL_DMA_Start_IT+0x20>
 80064f0:	2302      	movs	r3, #2
 80064f2:	e04a      	b.n	800658a <HAL_DMA_Start_IT+0xb6>
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	2201      	movs	r2, #1
 80064f8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006502:	2b01      	cmp	r3, #1
 8006504:	d13a      	bne.n	800657c <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	2202      	movs	r2, #2
 800650a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	2200      	movs	r2, #0
 8006512:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f022 0201 	bic.w	r2, r2, #1
 8006522:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	687a      	ldr	r2, [r7, #4]
 8006528:	68b9      	ldr	r1, [r7, #8]
 800652a:	68f8      	ldr	r0, [r7, #12]
 800652c:	f000 f9ae 	bl	800688c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006534:	2b00      	cmp	r3, #0
 8006536:	d008      	beq.n	800654a <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f042 020e 	orr.w	r2, r2, #14
 8006546:	601a      	str	r2, [r3, #0]
 8006548:	e00f      	b.n	800656a <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	681a      	ldr	r2, [r3, #0]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f022 0204 	bic.w	r2, r2, #4
 8006558:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	681a      	ldr	r2, [r3, #0]
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f042 020a 	orr.w	r2, r2, #10
 8006568:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	681a      	ldr	r2, [r3, #0]
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f042 0201 	orr.w	r2, r2, #1
 8006578:	601a      	str	r2, [r3, #0]
 800657a:	e005      	b.n	8006588 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2200      	movs	r2, #0
 8006580:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8006584:	2302      	movs	r3, #2
 8006586:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8006588:	7dfb      	ldrb	r3, [r7, #23]
}
 800658a:	4618      	mov	r0, r3
 800658c:	3718      	adds	r7, #24
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}
	...

08006594 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8006594:	b580      	push	{r7, lr}
 8006596:	b084      	sub	sp, #16
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800659c:	2300      	movs	r3, #0
 800659e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80065a6:	2b02      	cmp	r3, #2
 80065a8:	d005      	beq.n	80065b6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2204      	movs	r2, #4
 80065ae:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80065b0:	2301      	movs	r3, #1
 80065b2:	73fb      	strb	r3, [r7, #15]
 80065b4:	e051      	b.n	800665a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	681a      	ldr	r2, [r3, #0]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f022 020e 	bic.w	r2, r2, #14
 80065c4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	681a      	ldr	r2, [r3, #0]
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f022 0201 	bic.w	r2, r2, #1
 80065d4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4a22      	ldr	r2, [pc, #136]	; (8006664 <HAL_DMA_Abort_IT+0xd0>)
 80065dc:	4293      	cmp	r3, r2
 80065de:	d029      	beq.n	8006634 <HAL_DMA_Abort_IT+0xa0>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	4a20      	ldr	r2, [pc, #128]	; (8006668 <HAL_DMA_Abort_IT+0xd4>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d022      	beq.n	8006630 <HAL_DMA_Abort_IT+0x9c>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4a1f      	ldr	r2, [pc, #124]	; (800666c <HAL_DMA_Abort_IT+0xd8>)
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d01a      	beq.n	800662a <HAL_DMA_Abort_IT+0x96>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	4a1d      	ldr	r2, [pc, #116]	; (8006670 <HAL_DMA_Abort_IT+0xdc>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d012      	beq.n	8006624 <HAL_DMA_Abort_IT+0x90>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	4a1c      	ldr	r2, [pc, #112]	; (8006674 <HAL_DMA_Abort_IT+0xe0>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d00a      	beq.n	800661e <HAL_DMA_Abort_IT+0x8a>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	4a1a      	ldr	r2, [pc, #104]	; (8006678 <HAL_DMA_Abort_IT+0xe4>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d102      	bne.n	8006618 <HAL_DMA_Abort_IT+0x84>
 8006612:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006616:	e00e      	b.n	8006636 <HAL_DMA_Abort_IT+0xa2>
 8006618:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800661c:	e00b      	b.n	8006636 <HAL_DMA_Abort_IT+0xa2>
 800661e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006622:	e008      	b.n	8006636 <HAL_DMA_Abort_IT+0xa2>
 8006624:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006628:	e005      	b.n	8006636 <HAL_DMA_Abort_IT+0xa2>
 800662a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800662e:	e002      	b.n	8006636 <HAL_DMA_Abort_IT+0xa2>
 8006630:	2310      	movs	r3, #16
 8006632:	e000      	b.n	8006636 <HAL_DMA_Abort_IT+0xa2>
 8006634:	2301      	movs	r3, #1
 8006636:	4a11      	ldr	r2, [pc, #68]	; (800667c <HAL_DMA_Abort_IT+0xe8>)
 8006638:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2201      	movs	r2, #1
 800663e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2200      	movs	r2, #0
 8006646:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800664e:	2b00      	cmp	r3, #0
 8006650:	d003      	beq.n	800665a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006656:	6878      	ldr	r0, [r7, #4]
 8006658:	4798      	blx	r3
    } 
  }
  return status;
 800665a:	7bfb      	ldrb	r3, [r7, #15]
}
 800665c:	4618      	mov	r0, r3
 800665e:	3710      	adds	r7, #16
 8006660:	46bd      	mov	sp, r7
 8006662:	bd80      	pop	{r7, pc}
 8006664:	40020008 	.word	0x40020008
 8006668:	4002001c 	.word	0x4002001c
 800666c:	40020030 	.word	0x40020030
 8006670:	40020044 	.word	0x40020044
 8006674:	40020058 	.word	0x40020058
 8006678:	4002006c 	.word	0x4002006c
 800667c:	40020000 	.word	0x40020000

08006680 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006680:	b580      	push	{r7, lr}
 8006682:	b084      	sub	sp, #16
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800669c:	2204      	movs	r2, #4
 800669e:	409a      	lsls	r2, r3
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	4013      	ands	r3, r2
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d04f      	beq.n	8006748 <HAL_DMA_IRQHandler+0xc8>
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	f003 0304 	and.w	r3, r3, #4
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d04a      	beq.n	8006748 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f003 0320 	and.w	r3, r3, #32
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d107      	bne.n	80066d0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	681a      	ldr	r2, [r3, #0]
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f022 0204 	bic.w	r2, r2, #4
 80066ce:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	4a66      	ldr	r2, [pc, #408]	; (8006870 <HAL_DMA_IRQHandler+0x1f0>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d029      	beq.n	800672e <HAL_DMA_IRQHandler+0xae>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4a65      	ldr	r2, [pc, #404]	; (8006874 <HAL_DMA_IRQHandler+0x1f4>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d022      	beq.n	800672a <HAL_DMA_IRQHandler+0xaa>
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	4a63      	ldr	r2, [pc, #396]	; (8006878 <HAL_DMA_IRQHandler+0x1f8>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d01a      	beq.n	8006724 <HAL_DMA_IRQHandler+0xa4>
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	4a62      	ldr	r2, [pc, #392]	; (800687c <HAL_DMA_IRQHandler+0x1fc>)
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d012      	beq.n	800671e <HAL_DMA_IRQHandler+0x9e>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	4a60      	ldr	r2, [pc, #384]	; (8006880 <HAL_DMA_IRQHandler+0x200>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d00a      	beq.n	8006718 <HAL_DMA_IRQHandler+0x98>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	4a5f      	ldr	r2, [pc, #380]	; (8006884 <HAL_DMA_IRQHandler+0x204>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d102      	bne.n	8006712 <HAL_DMA_IRQHandler+0x92>
 800670c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006710:	e00e      	b.n	8006730 <HAL_DMA_IRQHandler+0xb0>
 8006712:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006716:	e00b      	b.n	8006730 <HAL_DMA_IRQHandler+0xb0>
 8006718:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800671c:	e008      	b.n	8006730 <HAL_DMA_IRQHandler+0xb0>
 800671e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006722:	e005      	b.n	8006730 <HAL_DMA_IRQHandler+0xb0>
 8006724:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006728:	e002      	b.n	8006730 <HAL_DMA_IRQHandler+0xb0>
 800672a:	2340      	movs	r3, #64	; 0x40
 800672c:	e000      	b.n	8006730 <HAL_DMA_IRQHandler+0xb0>
 800672e:	2304      	movs	r3, #4
 8006730:	4a55      	ldr	r2, [pc, #340]	; (8006888 <HAL_DMA_IRQHandler+0x208>)
 8006732:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006738:	2b00      	cmp	r3, #0
 800673a:	f000 8094 	beq.w	8006866 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006742:	6878      	ldr	r0, [r7, #4]
 8006744:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8006746:	e08e      	b.n	8006866 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800674c:	2202      	movs	r2, #2
 800674e:	409a      	lsls	r2, r3
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	4013      	ands	r3, r2
 8006754:	2b00      	cmp	r3, #0
 8006756:	d056      	beq.n	8006806 <HAL_DMA_IRQHandler+0x186>
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	f003 0302 	and.w	r3, r3, #2
 800675e:	2b00      	cmp	r3, #0
 8006760:	d051      	beq.n	8006806 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f003 0320 	and.w	r3, r3, #32
 800676c:	2b00      	cmp	r3, #0
 800676e:	d10b      	bne.n	8006788 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	681a      	ldr	r2, [r3, #0]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f022 020a 	bic.w	r2, r2, #10
 800677e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2201      	movs	r2, #1
 8006784:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4a38      	ldr	r2, [pc, #224]	; (8006870 <HAL_DMA_IRQHandler+0x1f0>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d029      	beq.n	80067e6 <HAL_DMA_IRQHandler+0x166>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a37      	ldr	r2, [pc, #220]	; (8006874 <HAL_DMA_IRQHandler+0x1f4>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d022      	beq.n	80067e2 <HAL_DMA_IRQHandler+0x162>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	4a35      	ldr	r2, [pc, #212]	; (8006878 <HAL_DMA_IRQHandler+0x1f8>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d01a      	beq.n	80067dc <HAL_DMA_IRQHandler+0x15c>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4a34      	ldr	r2, [pc, #208]	; (800687c <HAL_DMA_IRQHandler+0x1fc>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d012      	beq.n	80067d6 <HAL_DMA_IRQHandler+0x156>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4a32      	ldr	r2, [pc, #200]	; (8006880 <HAL_DMA_IRQHandler+0x200>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d00a      	beq.n	80067d0 <HAL_DMA_IRQHandler+0x150>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4a31      	ldr	r2, [pc, #196]	; (8006884 <HAL_DMA_IRQHandler+0x204>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d102      	bne.n	80067ca <HAL_DMA_IRQHandler+0x14a>
 80067c4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80067c8:	e00e      	b.n	80067e8 <HAL_DMA_IRQHandler+0x168>
 80067ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80067ce:	e00b      	b.n	80067e8 <HAL_DMA_IRQHandler+0x168>
 80067d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80067d4:	e008      	b.n	80067e8 <HAL_DMA_IRQHandler+0x168>
 80067d6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80067da:	e005      	b.n	80067e8 <HAL_DMA_IRQHandler+0x168>
 80067dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80067e0:	e002      	b.n	80067e8 <HAL_DMA_IRQHandler+0x168>
 80067e2:	2320      	movs	r3, #32
 80067e4:	e000      	b.n	80067e8 <HAL_DMA_IRQHandler+0x168>
 80067e6:	2302      	movs	r3, #2
 80067e8:	4a27      	ldr	r2, [pc, #156]	; (8006888 <HAL_DMA_IRQHandler+0x208>)
 80067ea:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d034      	beq.n	8006866 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006800:	6878      	ldr	r0, [r7, #4]
 8006802:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8006804:	e02f      	b.n	8006866 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800680a:	2208      	movs	r2, #8
 800680c:	409a      	lsls	r2, r3
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	4013      	ands	r3, r2
 8006812:	2b00      	cmp	r3, #0
 8006814:	d028      	beq.n	8006868 <HAL_DMA_IRQHandler+0x1e8>
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	f003 0308 	and.w	r3, r3, #8
 800681c:	2b00      	cmp	r3, #0
 800681e:	d023      	beq.n	8006868 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	681a      	ldr	r2, [r3, #0]
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f022 020e 	bic.w	r2, r2, #14
 800682e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006838:	2101      	movs	r1, #1
 800683a:	fa01 f202 	lsl.w	r2, r1, r2
 800683e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2201      	movs	r2, #1
 8006844:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2201      	movs	r2, #1
 800684a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2200      	movs	r2, #0
 8006852:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800685a:	2b00      	cmp	r3, #0
 800685c:	d004      	beq.n	8006868 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006862:	6878      	ldr	r0, [r7, #4]
 8006864:	4798      	blx	r3
    }
  }
  return;
 8006866:	bf00      	nop
 8006868:	bf00      	nop
}
 800686a:	3710      	adds	r7, #16
 800686c:	46bd      	mov	sp, r7
 800686e:	bd80      	pop	{r7, pc}
 8006870:	40020008 	.word	0x40020008
 8006874:	4002001c 	.word	0x4002001c
 8006878:	40020030 	.word	0x40020030
 800687c:	40020044 	.word	0x40020044
 8006880:	40020058 	.word	0x40020058
 8006884:	4002006c 	.word	0x4002006c
 8006888:	40020000 	.word	0x40020000

0800688c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800688c:	b480      	push	{r7}
 800688e:	b085      	sub	sp, #20
 8006890:	af00      	add	r7, sp, #0
 8006892:	60f8      	str	r0, [r7, #12]
 8006894:	60b9      	str	r1, [r7, #8]
 8006896:	607a      	str	r2, [r7, #4]
 8006898:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068a2:	2101      	movs	r1, #1
 80068a4:	fa01 f202 	lsl.w	r2, r1, r2
 80068a8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	683a      	ldr	r2, [r7, #0]
 80068b0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	685b      	ldr	r3, [r3, #4]
 80068b6:	2b10      	cmp	r3, #16
 80068b8:	d108      	bne.n	80068cc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	687a      	ldr	r2, [r7, #4]
 80068c0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	68ba      	ldr	r2, [r7, #8]
 80068c8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80068ca:	e007      	b.n	80068dc <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	68ba      	ldr	r2, [r7, #8]
 80068d2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	687a      	ldr	r2, [r7, #4]
 80068da:	60da      	str	r2, [r3, #12]
}
 80068dc:	bf00      	nop
 80068de:	3714      	adds	r7, #20
 80068e0:	46bd      	mov	sp, r7
 80068e2:	bc80      	pop	{r7}
 80068e4:	4770      	bx	lr
	...

080068e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80068e8:	b480      	push	{r7}
 80068ea:	b08b      	sub	sp, #44	; 0x2c
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
 80068f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80068f2:	2300      	movs	r3, #0
 80068f4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80068f6:	2300      	movs	r3, #0
 80068f8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80068fa:	e169      	b.n	8006bd0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80068fc:	2201      	movs	r2, #1
 80068fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006900:	fa02 f303 	lsl.w	r3, r2, r3
 8006904:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	69fa      	ldr	r2, [r7, #28]
 800690c:	4013      	ands	r3, r2
 800690e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8006910:	69ba      	ldr	r2, [r7, #24]
 8006912:	69fb      	ldr	r3, [r7, #28]
 8006914:	429a      	cmp	r2, r3
 8006916:	f040 8158 	bne.w	8006bca <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	685b      	ldr	r3, [r3, #4]
 800691e:	4a9a      	ldr	r2, [pc, #616]	; (8006b88 <HAL_GPIO_Init+0x2a0>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d05e      	beq.n	80069e2 <HAL_GPIO_Init+0xfa>
 8006924:	4a98      	ldr	r2, [pc, #608]	; (8006b88 <HAL_GPIO_Init+0x2a0>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d875      	bhi.n	8006a16 <HAL_GPIO_Init+0x12e>
 800692a:	4a98      	ldr	r2, [pc, #608]	; (8006b8c <HAL_GPIO_Init+0x2a4>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d058      	beq.n	80069e2 <HAL_GPIO_Init+0xfa>
 8006930:	4a96      	ldr	r2, [pc, #600]	; (8006b8c <HAL_GPIO_Init+0x2a4>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d86f      	bhi.n	8006a16 <HAL_GPIO_Init+0x12e>
 8006936:	4a96      	ldr	r2, [pc, #600]	; (8006b90 <HAL_GPIO_Init+0x2a8>)
 8006938:	4293      	cmp	r3, r2
 800693a:	d052      	beq.n	80069e2 <HAL_GPIO_Init+0xfa>
 800693c:	4a94      	ldr	r2, [pc, #592]	; (8006b90 <HAL_GPIO_Init+0x2a8>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d869      	bhi.n	8006a16 <HAL_GPIO_Init+0x12e>
 8006942:	4a94      	ldr	r2, [pc, #592]	; (8006b94 <HAL_GPIO_Init+0x2ac>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d04c      	beq.n	80069e2 <HAL_GPIO_Init+0xfa>
 8006948:	4a92      	ldr	r2, [pc, #584]	; (8006b94 <HAL_GPIO_Init+0x2ac>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d863      	bhi.n	8006a16 <HAL_GPIO_Init+0x12e>
 800694e:	4a92      	ldr	r2, [pc, #584]	; (8006b98 <HAL_GPIO_Init+0x2b0>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d046      	beq.n	80069e2 <HAL_GPIO_Init+0xfa>
 8006954:	4a90      	ldr	r2, [pc, #576]	; (8006b98 <HAL_GPIO_Init+0x2b0>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d85d      	bhi.n	8006a16 <HAL_GPIO_Init+0x12e>
 800695a:	2b12      	cmp	r3, #18
 800695c:	d82a      	bhi.n	80069b4 <HAL_GPIO_Init+0xcc>
 800695e:	2b12      	cmp	r3, #18
 8006960:	d859      	bhi.n	8006a16 <HAL_GPIO_Init+0x12e>
 8006962:	a201      	add	r2, pc, #4	; (adr r2, 8006968 <HAL_GPIO_Init+0x80>)
 8006964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006968:	080069e3 	.word	0x080069e3
 800696c:	080069bd 	.word	0x080069bd
 8006970:	080069cf 	.word	0x080069cf
 8006974:	08006a11 	.word	0x08006a11
 8006978:	08006a17 	.word	0x08006a17
 800697c:	08006a17 	.word	0x08006a17
 8006980:	08006a17 	.word	0x08006a17
 8006984:	08006a17 	.word	0x08006a17
 8006988:	08006a17 	.word	0x08006a17
 800698c:	08006a17 	.word	0x08006a17
 8006990:	08006a17 	.word	0x08006a17
 8006994:	08006a17 	.word	0x08006a17
 8006998:	08006a17 	.word	0x08006a17
 800699c:	08006a17 	.word	0x08006a17
 80069a0:	08006a17 	.word	0x08006a17
 80069a4:	08006a17 	.word	0x08006a17
 80069a8:	08006a17 	.word	0x08006a17
 80069ac:	080069c5 	.word	0x080069c5
 80069b0:	080069d9 	.word	0x080069d9
 80069b4:	4a79      	ldr	r2, [pc, #484]	; (8006b9c <HAL_GPIO_Init+0x2b4>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d013      	beq.n	80069e2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80069ba:	e02c      	b.n	8006a16 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	68db      	ldr	r3, [r3, #12]
 80069c0:	623b      	str	r3, [r7, #32]
          break;
 80069c2:	e029      	b.n	8006a18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	68db      	ldr	r3, [r3, #12]
 80069c8:	3304      	adds	r3, #4
 80069ca:	623b      	str	r3, [r7, #32]
          break;
 80069cc:	e024      	b.n	8006a18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	68db      	ldr	r3, [r3, #12]
 80069d2:	3308      	adds	r3, #8
 80069d4:	623b      	str	r3, [r7, #32]
          break;
 80069d6:	e01f      	b.n	8006a18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	68db      	ldr	r3, [r3, #12]
 80069dc:	330c      	adds	r3, #12
 80069de:	623b      	str	r3, [r7, #32]
          break;
 80069e0:	e01a      	b.n	8006a18 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	689b      	ldr	r3, [r3, #8]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d102      	bne.n	80069f0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80069ea:	2304      	movs	r3, #4
 80069ec:	623b      	str	r3, [r7, #32]
          break;
 80069ee:	e013      	b.n	8006a18 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	689b      	ldr	r3, [r3, #8]
 80069f4:	2b01      	cmp	r3, #1
 80069f6:	d105      	bne.n	8006a04 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80069f8:	2308      	movs	r3, #8
 80069fa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	69fa      	ldr	r2, [r7, #28]
 8006a00:	611a      	str	r2, [r3, #16]
          break;
 8006a02:	e009      	b.n	8006a18 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006a04:	2308      	movs	r3, #8
 8006a06:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	69fa      	ldr	r2, [r7, #28]
 8006a0c:	615a      	str	r2, [r3, #20]
          break;
 8006a0e:	e003      	b.n	8006a18 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006a10:	2300      	movs	r3, #0
 8006a12:	623b      	str	r3, [r7, #32]
          break;
 8006a14:	e000      	b.n	8006a18 <HAL_GPIO_Init+0x130>
          break;
 8006a16:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006a18:	69bb      	ldr	r3, [r7, #24]
 8006a1a:	2bff      	cmp	r3, #255	; 0xff
 8006a1c:	d801      	bhi.n	8006a22 <HAL_GPIO_Init+0x13a>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	e001      	b.n	8006a26 <HAL_GPIO_Init+0x13e>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	3304      	adds	r3, #4
 8006a26:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006a28:	69bb      	ldr	r3, [r7, #24]
 8006a2a:	2bff      	cmp	r3, #255	; 0xff
 8006a2c:	d802      	bhi.n	8006a34 <HAL_GPIO_Init+0x14c>
 8006a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a30:	009b      	lsls	r3, r3, #2
 8006a32:	e002      	b.n	8006a3a <HAL_GPIO_Init+0x152>
 8006a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a36:	3b08      	subs	r3, #8
 8006a38:	009b      	lsls	r3, r3, #2
 8006a3a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	210f      	movs	r1, #15
 8006a42:	693b      	ldr	r3, [r7, #16]
 8006a44:	fa01 f303 	lsl.w	r3, r1, r3
 8006a48:	43db      	mvns	r3, r3
 8006a4a:	401a      	ands	r2, r3
 8006a4c:	6a39      	ldr	r1, [r7, #32]
 8006a4e:	693b      	ldr	r3, [r7, #16]
 8006a50:	fa01 f303 	lsl.w	r3, r1, r3
 8006a54:	431a      	orrs	r2, r3
 8006a56:	697b      	ldr	r3, [r7, #20]
 8006a58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	685b      	ldr	r3, [r3, #4]
 8006a5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	f000 80b1 	beq.w	8006bca <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006a68:	4b4d      	ldr	r3, [pc, #308]	; (8006ba0 <HAL_GPIO_Init+0x2b8>)
 8006a6a:	699b      	ldr	r3, [r3, #24]
 8006a6c:	4a4c      	ldr	r2, [pc, #304]	; (8006ba0 <HAL_GPIO_Init+0x2b8>)
 8006a6e:	f043 0301 	orr.w	r3, r3, #1
 8006a72:	6193      	str	r3, [r2, #24]
 8006a74:	4b4a      	ldr	r3, [pc, #296]	; (8006ba0 <HAL_GPIO_Init+0x2b8>)
 8006a76:	699b      	ldr	r3, [r3, #24]
 8006a78:	f003 0301 	and.w	r3, r3, #1
 8006a7c:	60bb      	str	r3, [r7, #8]
 8006a7e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8006a80:	4a48      	ldr	r2, [pc, #288]	; (8006ba4 <HAL_GPIO_Init+0x2bc>)
 8006a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a84:	089b      	lsrs	r3, r3, #2
 8006a86:	3302      	adds	r3, #2
 8006a88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a8c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8006a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a90:	f003 0303 	and.w	r3, r3, #3
 8006a94:	009b      	lsls	r3, r3, #2
 8006a96:	220f      	movs	r2, #15
 8006a98:	fa02 f303 	lsl.w	r3, r2, r3
 8006a9c:	43db      	mvns	r3, r3
 8006a9e:	68fa      	ldr	r2, [r7, #12]
 8006aa0:	4013      	ands	r3, r2
 8006aa2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	4a40      	ldr	r2, [pc, #256]	; (8006ba8 <HAL_GPIO_Init+0x2c0>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d013      	beq.n	8006ad4 <HAL_GPIO_Init+0x1ec>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	4a3f      	ldr	r2, [pc, #252]	; (8006bac <HAL_GPIO_Init+0x2c4>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d00d      	beq.n	8006ad0 <HAL_GPIO_Init+0x1e8>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	4a3e      	ldr	r2, [pc, #248]	; (8006bb0 <HAL_GPIO_Init+0x2c8>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d007      	beq.n	8006acc <HAL_GPIO_Init+0x1e4>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	4a3d      	ldr	r2, [pc, #244]	; (8006bb4 <HAL_GPIO_Init+0x2cc>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d101      	bne.n	8006ac8 <HAL_GPIO_Init+0x1e0>
 8006ac4:	2303      	movs	r3, #3
 8006ac6:	e006      	b.n	8006ad6 <HAL_GPIO_Init+0x1ee>
 8006ac8:	2304      	movs	r3, #4
 8006aca:	e004      	b.n	8006ad6 <HAL_GPIO_Init+0x1ee>
 8006acc:	2302      	movs	r3, #2
 8006ace:	e002      	b.n	8006ad6 <HAL_GPIO_Init+0x1ee>
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	e000      	b.n	8006ad6 <HAL_GPIO_Init+0x1ee>
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ad8:	f002 0203 	and.w	r2, r2, #3
 8006adc:	0092      	lsls	r2, r2, #2
 8006ade:	4093      	lsls	r3, r2
 8006ae0:	68fa      	ldr	r2, [r7, #12]
 8006ae2:	4313      	orrs	r3, r2
 8006ae4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8006ae6:	492f      	ldr	r1, [pc, #188]	; (8006ba4 <HAL_GPIO_Init+0x2bc>)
 8006ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aea:	089b      	lsrs	r3, r3, #2
 8006aec:	3302      	adds	r3, #2
 8006aee:	68fa      	ldr	r2, [r7, #12]
 8006af0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d006      	beq.n	8006b0e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006b00:	4b2d      	ldr	r3, [pc, #180]	; (8006bb8 <HAL_GPIO_Init+0x2d0>)
 8006b02:	681a      	ldr	r2, [r3, #0]
 8006b04:	492c      	ldr	r1, [pc, #176]	; (8006bb8 <HAL_GPIO_Init+0x2d0>)
 8006b06:	69bb      	ldr	r3, [r7, #24]
 8006b08:	4313      	orrs	r3, r2
 8006b0a:	600b      	str	r3, [r1, #0]
 8006b0c:	e006      	b.n	8006b1c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006b0e:	4b2a      	ldr	r3, [pc, #168]	; (8006bb8 <HAL_GPIO_Init+0x2d0>)
 8006b10:	681a      	ldr	r2, [r3, #0]
 8006b12:	69bb      	ldr	r3, [r7, #24]
 8006b14:	43db      	mvns	r3, r3
 8006b16:	4928      	ldr	r1, [pc, #160]	; (8006bb8 <HAL_GPIO_Init+0x2d0>)
 8006b18:	4013      	ands	r3, r2
 8006b1a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	685b      	ldr	r3, [r3, #4]
 8006b20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d006      	beq.n	8006b36 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006b28:	4b23      	ldr	r3, [pc, #140]	; (8006bb8 <HAL_GPIO_Init+0x2d0>)
 8006b2a:	685a      	ldr	r2, [r3, #4]
 8006b2c:	4922      	ldr	r1, [pc, #136]	; (8006bb8 <HAL_GPIO_Init+0x2d0>)
 8006b2e:	69bb      	ldr	r3, [r7, #24]
 8006b30:	4313      	orrs	r3, r2
 8006b32:	604b      	str	r3, [r1, #4]
 8006b34:	e006      	b.n	8006b44 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006b36:	4b20      	ldr	r3, [pc, #128]	; (8006bb8 <HAL_GPIO_Init+0x2d0>)
 8006b38:	685a      	ldr	r2, [r3, #4]
 8006b3a:	69bb      	ldr	r3, [r7, #24]
 8006b3c:	43db      	mvns	r3, r3
 8006b3e:	491e      	ldr	r1, [pc, #120]	; (8006bb8 <HAL_GPIO_Init+0x2d0>)
 8006b40:	4013      	ands	r3, r2
 8006b42:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	685b      	ldr	r3, [r3, #4]
 8006b48:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d006      	beq.n	8006b5e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006b50:	4b19      	ldr	r3, [pc, #100]	; (8006bb8 <HAL_GPIO_Init+0x2d0>)
 8006b52:	689a      	ldr	r2, [r3, #8]
 8006b54:	4918      	ldr	r1, [pc, #96]	; (8006bb8 <HAL_GPIO_Init+0x2d0>)
 8006b56:	69bb      	ldr	r3, [r7, #24]
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	608b      	str	r3, [r1, #8]
 8006b5c:	e006      	b.n	8006b6c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8006b5e:	4b16      	ldr	r3, [pc, #88]	; (8006bb8 <HAL_GPIO_Init+0x2d0>)
 8006b60:	689a      	ldr	r2, [r3, #8]
 8006b62:	69bb      	ldr	r3, [r7, #24]
 8006b64:	43db      	mvns	r3, r3
 8006b66:	4914      	ldr	r1, [pc, #80]	; (8006bb8 <HAL_GPIO_Init+0x2d0>)
 8006b68:	4013      	ands	r3, r2
 8006b6a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	685b      	ldr	r3, [r3, #4]
 8006b70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d021      	beq.n	8006bbc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006b78:	4b0f      	ldr	r3, [pc, #60]	; (8006bb8 <HAL_GPIO_Init+0x2d0>)
 8006b7a:	68da      	ldr	r2, [r3, #12]
 8006b7c:	490e      	ldr	r1, [pc, #56]	; (8006bb8 <HAL_GPIO_Init+0x2d0>)
 8006b7e:	69bb      	ldr	r3, [r7, #24]
 8006b80:	4313      	orrs	r3, r2
 8006b82:	60cb      	str	r3, [r1, #12]
 8006b84:	e021      	b.n	8006bca <HAL_GPIO_Init+0x2e2>
 8006b86:	bf00      	nop
 8006b88:	10320000 	.word	0x10320000
 8006b8c:	10310000 	.word	0x10310000
 8006b90:	10220000 	.word	0x10220000
 8006b94:	10210000 	.word	0x10210000
 8006b98:	10120000 	.word	0x10120000
 8006b9c:	10110000 	.word	0x10110000
 8006ba0:	40021000 	.word	0x40021000
 8006ba4:	40010000 	.word	0x40010000
 8006ba8:	40010800 	.word	0x40010800
 8006bac:	40010c00 	.word	0x40010c00
 8006bb0:	40011000 	.word	0x40011000
 8006bb4:	40011400 	.word	0x40011400
 8006bb8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006bbc:	4b0b      	ldr	r3, [pc, #44]	; (8006bec <HAL_GPIO_Init+0x304>)
 8006bbe:	68da      	ldr	r2, [r3, #12]
 8006bc0:	69bb      	ldr	r3, [r7, #24]
 8006bc2:	43db      	mvns	r3, r3
 8006bc4:	4909      	ldr	r1, [pc, #36]	; (8006bec <HAL_GPIO_Init+0x304>)
 8006bc6:	4013      	ands	r3, r2
 8006bc8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8006bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bcc:	3301      	adds	r3, #1
 8006bce:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	681a      	ldr	r2, [r3, #0]
 8006bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bd6:	fa22 f303 	lsr.w	r3, r2, r3
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	f47f ae8e 	bne.w	80068fc <HAL_GPIO_Init+0x14>
  }
}
 8006be0:	bf00      	nop
 8006be2:	bf00      	nop
 8006be4:	372c      	adds	r7, #44	; 0x2c
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bc80      	pop	{r7}
 8006bea:	4770      	bx	lr
 8006bec:	40010400 	.word	0x40010400

08006bf0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006bf0:	b480      	push	{r7}
 8006bf2:	b085      	sub	sp, #20
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
 8006bf8:	460b      	mov	r3, r1
 8006bfa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	689a      	ldr	r2, [r3, #8]
 8006c00:	887b      	ldrh	r3, [r7, #2]
 8006c02:	4013      	ands	r3, r2
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d002      	beq.n	8006c0e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006c08:	2301      	movs	r3, #1
 8006c0a:	73fb      	strb	r3, [r7, #15]
 8006c0c:	e001      	b.n	8006c12 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006c0e:	2300      	movs	r3, #0
 8006c10:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006c12:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c14:	4618      	mov	r0, r3
 8006c16:	3714      	adds	r7, #20
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	bc80      	pop	{r7}
 8006c1c:	4770      	bx	lr

08006c1e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006c1e:	b480      	push	{r7}
 8006c20:	b083      	sub	sp, #12
 8006c22:	af00      	add	r7, sp, #0
 8006c24:	6078      	str	r0, [r7, #4]
 8006c26:	460b      	mov	r3, r1
 8006c28:	807b      	strh	r3, [r7, #2]
 8006c2a:	4613      	mov	r3, r2
 8006c2c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006c2e:	787b      	ldrb	r3, [r7, #1]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d003      	beq.n	8006c3c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006c34:	887a      	ldrh	r2, [r7, #2]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8006c3a:	e003      	b.n	8006c44 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8006c3c:	887b      	ldrh	r3, [r7, #2]
 8006c3e:	041a      	lsls	r2, r3, #16
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	611a      	str	r2, [r3, #16]
}
 8006c44:	bf00      	nop
 8006c46:	370c      	adds	r7, #12
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	bc80      	pop	{r7}
 8006c4c:	4770      	bx	lr
	...

08006c50 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b086      	sub	sp, #24
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d101      	bne.n	8006c62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006c5e:	2301      	movs	r3, #1
 8006c60:	e26c      	b.n	800713c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f003 0301 	and.w	r3, r3, #1
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	f000 8087 	beq.w	8006d7e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006c70:	4b92      	ldr	r3, [pc, #584]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006c72:	685b      	ldr	r3, [r3, #4]
 8006c74:	f003 030c 	and.w	r3, r3, #12
 8006c78:	2b04      	cmp	r3, #4
 8006c7a:	d00c      	beq.n	8006c96 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006c7c:	4b8f      	ldr	r3, [pc, #572]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	f003 030c 	and.w	r3, r3, #12
 8006c84:	2b08      	cmp	r3, #8
 8006c86:	d112      	bne.n	8006cae <HAL_RCC_OscConfig+0x5e>
 8006c88:	4b8c      	ldr	r3, [pc, #560]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006c8a:	685b      	ldr	r3, [r3, #4]
 8006c8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c94:	d10b      	bne.n	8006cae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c96:	4b89      	ldr	r3, [pc, #548]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d06c      	beq.n	8006d7c <HAL_RCC_OscConfig+0x12c>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	685b      	ldr	r3, [r3, #4]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d168      	bne.n	8006d7c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006caa:	2301      	movs	r3, #1
 8006cac:	e246      	b.n	800713c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	685b      	ldr	r3, [r3, #4]
 8006cb2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006cb6:	d106      	bne.n	8006cc6 <HAL_RCC_OscConfig+0x76>
 8006cb8:	4b80      	ldr	r3, [pc, #512]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	4a7f      	ldr	r2, [pc, #508]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006cbe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006cc2:	6013      	str	r3, [r2, #0]
 8006cc4:	e02e      	b.n	8006d24 <HAL_RCC_OscConfig+0xd4>
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	685b      	ldr	r3, [r3, #4]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d10c      	bne.n	8006ce8 <HAL_RCC_OscConfig+0x98>
 8006cce:	4b7b      	ldr	r3, [pc, #492]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a7a      	ldr	r2, [pc, #488]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006cd4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006cd8:	6013      	str	r3, [r2, #0]
 8006cda:	4b78      	ldr	r3, [pc, #480]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4a77      	ldr	r2, [pc, #476]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006ce0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006ce4:	6013      	str	r3, [r2, #0]
 8006ce6:	e01d      	b.n	8006d24 <HAL_RCC_OscConfig+0xd4>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	685b      	ldr	r3, [r3, #4]
 8006cec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006cf0:	d10c      	bne.n	8006d0c <HAL_RCC_OscConfig+0xbc>
 8006cf2:	4b72      	ldr	r3, [pc, #456]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	4a71      	ldr	r2, [pc, #452]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006cf8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006cfc:	6013      	str	r3, [r2, #0]
 8006cfe:	4b6f      	ldr	r3, [pc, #444]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a6e      	ldr	r2, [pc, #440]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006d04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d08:	6013      	str	r3, [r2, #0]
 8006d0a:	e00b      	b.n	8006d24 <HAL_RCC_OscConfig+0xd4>
 8006d0c:	4b6b      	ldr	r3, [pc, #428]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a6a      	ldr	r2, [pc, #424]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006d12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d16:	6013      	str	r3, [r2, #0]
 8006d18:	4b68      	ldr	r3, [pc, #416]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	4a67      	ldr	r2, [pc, #412]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006d1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006d22:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d013      	beq.n	8006d54 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d2c:	f7fe fe6a 	bl	8005a04 <HAL_GetTick>
 8006d30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d32:	e008      	b.n	8006d46 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006d34:	f7fe fe66 	bl	8005a04 <HAL_GetTick>
 8006d38:	4602      	mov	r2, r0
 8006d3a:	693b      	ldr	r3, [r7, #16]
 8006d3c:	1ad3      	subs	r3, r2, r3
 8006d3e:	2b64      	cmp	r3, #100	; 0x64
 8006d40:	d901      	bls.n	8006d46 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006d42:	2303      	movs	r3, #3
 8006d44:	e1fa      	b.n	800713c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d46:	4b5d      	ldr	r3, [pc, #372]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d0f0      	beq.n	8006d34 <HAL_RCC_OscConfig+0xe4>
 8006d52:	e014      	b.n	8006d7e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d54:	f7fe fe56 	bl	8005a04 <HAL_GetTick>
 8006d58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d5a:	e008      	b.n	8006d6e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006d5c:	f7fe fe52 	bl	8005a04 <HAL_GetTick>
 8006d60:	4602      	mov	r2, r0
 8006d62:	693b      	ldr	r3, [r7, #16]
 8006d64:	1ad3      	subs	r3, r2, r3
 8006d66:	2b64      	cmp	r3, #100	; 0x64
 8006d68:	d901      	bls.n	8006d6e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006d6a:	2303      	movs	r3, #3
 8006d6c:	e1e6      	b.n	800713c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d6e:	4b53      	ldr	r3, [pc, #332]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d1f0      	bne.n	8006d5c <HAL_RCC_OscConfig+0x10c>
 8006d7a:	e000      	b.n	8006d7e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f003 0302 	and.w	r3, r3, #2
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d063      	beq.n	8006e52 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006d8a:	4b4c      	ldr	r3, [pc, #304]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006d8c:	685b      	ldr	r3, [r3, #4]
 8006d8e:	f003 030c 	and.w	r3, r3, #12
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d00b      	beq.n	8006dae <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006d96:	4b49      	ldr	r3, [pc, #292]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006d98:	685b      	ldr	r3, [r3, #4]
 8006d9a:	f003 030c 	and.w	r3, r3, #12
 8006d9e:	2b08      	cmp	r3, #8
 8006da0:	d11c      	bne.n	8006ddc <HAL_RCC_OscConfig+0x18c>
 8006da2:	4b46      	ldr	r3, [pc, #280]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006da4:	685b      	ldr	r3, [r3, #4]
 8006da6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d116      	bne.n	8006ddc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006dae:	4b43      	ldr	r3, [pc, #268]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f003 0302 	and.w	r3, r3, #2
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d005      	beq.n	8006dc6 <HAL_RCC_OscConfig+0x176>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	691b      	ldr	r3, [r3, #16]
 8006dbe:	2b01      	cmp	r3, #1
 8006dc0:	d001      	beq.n	8006dc6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006dc2:	2301      	movs	r3, #1
 8006dc4:	e1ba      	b.n	800713c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006dc6:	4b3d      	ldr	r3, [pc, #244]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	695b      	ldr	r3, [r3, #20]
 8006dd2:	00db      	lsls	r3, r3, #3
 8006dd4:	4939      	ldr	r1, [pc, #228]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006dda:	e03a      	b.n	8006e52 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	691b      	ldr	r3, [r3, #16]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d020      	beq.n	8006e26 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006de4:	4b36      	ldr	r3, [pc, #216]	; (8006ec0 <HAL_RCC_OscConfig+0x270>)
 8006de6:	2201      	movs	r2, #1
 8006de8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006dea:	f7fe fe0b 	bl	8005a04 <HAL_GetTick>
 8006dee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006df0:	e008      	b.n	8006e04 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006df2:	f7fe fe07 	bl	8005a04 <HAL_GetTick>
 8006df6:	4602      	mov	r2, r0
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	1ad3      	subs	r3, r2, r3
 8006dfc:	2b02      	cmp	r3, #2
 8006dfe:	d901      	bls.n	8006e04 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006e00:	2303      	movs	r3, #3
 8006e02:	e19b      	b.n	800713c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e04:	4b2d      	ldr	r3, [pc, #180]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f003 0302 	and.w	r3, r3, #2
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d0f0      	beq.n	8006df2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e10:	4b2a      	ldr	r3, [pc, #168]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	695b      	ldr	r3, [r3, #20]
 8006e1c:	00db      	lsls	r3, r3, #3
 8006e1e:	4927      	ldr	r1, [pc, #156]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006e20:	4313      	orrs	r3, r2
 8006e22:	600b      	str	r3, [r1, #0]
 8006e24:	e015      	b.n	8006e52 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006e26:	4b26      	ldr	r3, [pc, #152]	; (8006ec0 <HAL_RCC_OscConfig+0x270>)
 8006e28:	2200      	movs	r2, #0
 8006e2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e2c:	f7fe fdea 	bl	8005a04 <HAL_GetTick>
 8006e30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e32:	e008      	b.n	8006e46 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e34:	f7fe fde6 	bl	8005a04 <HAL_GetTick>
 8006e38:	4602      	mov	r2, r0
 8006e3a:	693b      	ldr	r3, [r7, #16]
 8006e3c:	1ad3      	subs	r3, r2, r3
 8006e3e:	2b02      	cmp	r3, #2
 8006e40:	d901      	bls.n	8006e46 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006e42:	2303      	movs	r3, #3
 8006e44:	e17a      	b.n	800713c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e46:	4b1d      	ldr	r3, [pc, #116]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f003 0302 	and.w	r3, r3, #2
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d1f0      	bne.n	8006e34 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f003 0308 	and.w	r3, r3, #8
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d03a      	beq.n	8006ed4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	699b      	ldr	r3, [r3, #24]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d019      	beq.n	8006e9a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006e66:	4b17      	ldr	r3, [pc, #92]	; (8006ec4 <HAL_RCC_OscConfig+0x274>)
 8006e68:	2201      	movs	r2, #1
 8006e6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006e6c:	f7fe fdca 	bl	8005a04 <HAL_GetTick>
 8006e70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e72:	e008      	b.n	8006e86 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006e74:	f7fe fdc6 	bl	8005a04 <HAL_GetTick>
 8006e78:	4602      	mov	r2, r0
 8006e7a:	693b      	ldr	r3, [r7, #16]
 8006e7c:	1ad3      	subs	r3, r2, r3
 8006e7e:	2b02      	cmp	r3, #2
 8006e80:	d901      	bls.n	8006e86 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006e82:	2303      	movs	r3, #3
 8006e84:	e15a      	b.n	800713c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e86:	4b0d      	ldr	r3, [pc, #52]	; (8006ebc <HAL_RCC_OscConfig+0x26c>)
 8006e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e8a:	f003 0302 	and.w	r3, r3, #2
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d0f0      	beq.n	8006e74 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006e92:	2001      	movs	r0, #1
 8006e94:	f000 fad8 	bl	8007448 <RCC_Delay>
 8006e98:	e01c      	b.n	8006ed4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006e9a:	4b0a      	ldr	r3, [pc, #40]	; (8006ec4 <HAL_RCC_OscConfig+0x274>)
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ea0:	f7fe fdb0 	bl	8005a04 <HAL_GetTick>
 8006ea4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ea6:	e00f      	b.n	8006ec8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ea8:	f7fe fdac 	bl	8005a04 <HAL_GetTick>
 8006eac:	4602      	mov	r2, r0
 8006eae:	693b      	ldr	r3, [r7, #16]
 8006eb0:	1ad3      	subs	r3, r2, r3
 8006eb2:	2b02      	cmp	r3, #2
 8006eb4:	d908      	bls.n	8006ec8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006eb6:	2303      	movs	r3, #3
 8006eb8:	e140      	b.n	800713c <HAL_RCC_OscConfig+0x4ec>
 8006eba:	bf00      	nop
 8006ebc:	40021000 	.word	0x40021000
 8006ec0:	42420000 	.word	0x42420000
 8006ec4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ec8:	4b9e      	ldr	r3, [pc, #632]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 8006eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ecc:	f003 0302 	and.w	r3, r3, #2
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d1e9      	bne.n	8006ea8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f003 0304 	and.w	r3, r3, #4
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	f000 80a6 	beq.w	800702e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006ee6:	4b97      	ldr	r3, [pc, #604]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 8006ee8:	69db      	ldr	r3, [r3, #28]
 8006eea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d10d      	bne.n	8006f0e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ef2:	4b94      	ldr	r3, [pc, #592]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 8006ef4:	69db      	ldr	r3, [r3, #28]
 8006ef6:	4a93      	ldr	r2, [pc, #588]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 8006ef8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006efc:	61d3      	str	r3, [r2, #28]
 8006efe:	4b91      	ldr	r3, [pc, #580]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 8006f00:	69db      	ldr	r3, [r3, #28]
 8006f02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f06:	60bb      	str	r3, [r7, #8]
 8006f08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f0e:	4b8e      	ldr	r3, [pc, #568]	; (8007148 <HAL_RCC_OscConfig+0x4f8>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d118      	bne.n	8006f4c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006f1a:	4b8b      	ldr	r3, [pc, #556]	; (8007148 <HAL_RCC_OscConfig+0x4f8>)
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	4a8a      	ldr	r2, [pc, #552]	; (8007148 <HAL_RCC_OscConfig+0x4f8>)
 8006f20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006f26:	f7fe fd6d 	bl	8005a04 <HAL_GetTick>
 8006f2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f2c:	e008      	b.n	8006f40 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f2e:	f7fe fd69 	bl	8005a04 <HAL_GetTick>
 8006f32:	4602      	mov	r2, r0
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	1ad3      	subs	r3, r2, r3
 8006f38:	2b64      	cmp	r3, #100	; 0x64
 8006f3a:	d901      	bls.n	8006f40 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006f3c:	2303      	movs	r3, #3
 8006f3e:	e0fd      	b.n	800713c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f40:	4b81      	ldr	r3, [pc, #516]	; (8007148 <HAL_RCC_OscConfig+0x4f8>)
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d0f0      	beq.n	8006f2e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	68db      	ldr	r3, [r3, #12]
 8006f50:	2b01      	cmp	r3, #1
 8006f52:	d106      	bne.n	8006f62 <HAL_RCC_OscConfig+0x312>
 8006f54:	4b7b      	ldr	r3, [pc, #492]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 8006f56:	6a1b      	ldr	r3, [r3, #32]
 8006f58:	4a7a      	ldr	r2, [pc, #488]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 8006f5a:	f043 0301 	orr.w	r3, r3, #1
 8006f5e:	6213      	str	r3, [r2, #32]
 8006f60:	e02d      	b.n	8006fbe <HAL_RCC_OscConfig+0x36e>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	68db      	ldr	r3, [r3, #12]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d10c      	bne.n	8006f84 <HAL_RCC_OscConfig+0x334>
 8006f6a:	4b76      	ldr	r3, [pc, #472]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 8006f6c:	6a1b      	ldr	r3, [r3, #32]
 8006f6e:	4a75      	ldr	r2, [pc, #468]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 8006f70:	f023 0301 	bic.w	r3, r3, #1
 8006f74:	6213      	str	r3, [r2, #32]
 8006f76:	4b73      	ldr	r3, [pc, #460]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 8006f78:	6a1b      	ldr	r3, [r3, #32]
 8006f7a:	4a72      	ldr	r2, [pc, #456]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 8006f7c:	f023 0304 	bic.w	r3, r3, #4
 8006f80:	6213      	str	r3, [r2, #32]
 8006f82:	e01c      	b.n	8006fbe <HAL_RCC_OscConfig+0x36e>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	68db      	ldr	r3, [r3, #12]
 8006f88:	2b05      	cmp	r3, #5
 8006f8a:	d10c      	bne.n	8006fa6 <HAL_RCC_OscConfig+0x356>
 8006f8c:	4b6d      	ldr	r3, [pc, #436]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 8006f8e:	6a1b      	ldr	r3, [r3, #32]
 8006f90:	4a6c      	ldr	r2, [pc, #432]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 8006f92:	f043 0304 	orr.w	r3, r3, #4
 8006f96:	6213      	str	r3, [r2, #32]
 8006f98:	4b6a      	ldr	r3, [pc, #424]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 8006f9a:	6a1b      	ldr	r3, [r3, #32]
 8006f9c:	4a69      	ldr	r2, [pc, #420]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 8006f9e:	f043 0301 	orr.w	r3, r3, #1
 8006fa2:	6213      	str	r3, [r2, #32]
 8006fa4:	e00b      	b.n	8006fbe <HAL_RCC_OscConfig+0x36e>
 8006fa6:	4b67      	ldr	r3, [pc, #412]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 8006fa8:	6a1b      	ldr	r3, [r3, #32]
 8006faa:	4a66      	ldr	r2, [pc, #408]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 8006fac:	f023 0301 	bic.w	r3, r3, #1
 8006fb0:	6213      	str	r3, [r2, #32]
 8006fb2:	4b64      	ldr	r3, [pc, #400]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 8006fb4:	6a1b      	ldr	r3, [r3, #32]
 8006fb6:	4a63      	ldr	r2, [pc, #396]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 8006fb8:	f023 0304 	bic.w	r3, r3, #4
 8006fbc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	68db      	ldr	r3, [r3, #12]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d015      	beq.n	8006ff2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006fc6:	f7fe fd1d 	bl	8005a04 <HAL_GetTick>
 8006fca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fcc:	e00a      	b.n	8006fe4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006fce:	f7fe fd19 	bl	8005a04 <HAL_GetTick>
 8006fd2:	4602      	mov	r2, r0
 8006fd4:	693b      	ldr	r3, [r7, #16]
 8006fd6:	1ad3      	subs	r3, r2, r3
 8006fd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d901      	bls.n	8006fe4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006fe0:	2303      	movs	r3, #3
 8006fe2:	e0ab      	b.n	800713c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fe4:	4b57      	ldr	r3, [pc, #348]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 8006fe6:	6a1b      	ldr	r3, [r3, #32]
 8006fe8:	f003 0302 	and.w	r3, r3, #2
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d0ee      	beq.n	8006fce <HAL_RCC_OscConfig+0x37e>
 8006ff0:	e014      	b.n	800701c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ff2:	f7fe fd07 	bl	8005a04 <HAL_GetTick>
 8006ff6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ff8:	e00a      	b.n	8007010 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ffa:	f7fe fd03 	bl	8005a04 <HAL_GetTick>
 8006ffe:	4602      	mov	r2, r0
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	1ad3      	subs	r3, r2, r3
 8007004:	f241 3288 	movw	r2, #5000	; 0x1388
 8007008:	4293      	cmp	r3, r2
 800700a:	d901      	bls.n	8007010 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800700c:	2303      	movs	r3, #3
 800700e:	e095      	b.n	800713c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007010:	4b4c      	ldr	r3, [pc, #304]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 8007012:	6a1b      	ldr	r3, [r3, #32]
 8007014:	f003 0302 	and.w	r3, r3, #2
 8007018:	2b00      	cmp	r3, #0
 800701a:	d1ee      	bne.n	8006ffa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800701c:	7dfb      	ldrb	r3, [r7, #23]
 800701e:	2b01      	cmp	r3, #1
 8007020:	d105      	bne.n	800702e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007022:	4b48      	ldr	r3, [pc, #288]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 8007024:	69db      	ldr	r3, [r3, #28]
 8007026:	4a47      	ldr	r2, [pc, #284]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 8007028:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800702c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	69db      	ldr	r3, [r3, #28]
 8007032:	2b00      	cmp	r3, #0
 8007034:	f000 8081 	beq.w	800713a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007038:	4b42      	ldr	r3, [pc, #264]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	f003 030c 	and.w	r3, r3, #12
 8007040:	2b08      	cmp	r3, #8
 8007042:	d061      	beq.n	8007108 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	69db      	ldr	r3, [r3, #28]
 8007048:	2b02      	cmp	r3, #2
 800704a:	d146      	bne.n	80070da <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800704c:	4b3f      	ldr	r3, [pc, #252]	; (800714c <HAL_RCC_OscConfig+0x4fc>)
 800704e:	2200      	movs	r2, #0
 8007050:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007052:	f7fe fcd7 	bl	8005a04 <HAL_GetTick>
 8007056:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007058:	e008      	b.n	800706c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800705a:	f7fe fcd3 	bl	8005a04 <HAL_GetTick>
 800705e:	4602      	mov	r2, r0
 8007060:	693b      	ldr	r3, [r7, #16]
 8007062:	1ad3      	subs	r3, r2, r3
 8007064:	2b02      	cmp	r3, #2
 8007066:	d901      	bls.n	800706c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8007068:	2303      	movs	r3, #3
 800706a:	e067      	b.n	800713c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800706c:	4b35      	ldr	r3, [pc, #212]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007074:	2b00      	cmp	r3, #0
 8007076:	d1f0      	bne.n	800705a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6a1b      	ldr	r3, [r3, #32]
 800707c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007080:	d108      	bne.n	8007094 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8007082:	4b30      	ldr	r3, [pc, #192]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 8007084:	685b      	ldr	r3, [r3, #4]
 8007086:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	492d      	ldr	r1, [pc, #180]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 8007090:	4313      	orrs	r3, r2
 8007092:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007094:	4b2b      	ldr	r3, [pc, #172]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	6a19      	ldr	r1, [r3, #32]
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070a4:	430b      	orrs	r3, r1
 80070a6:	4927      	ldr	r1, [pc, #156]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 80070a8:	4313      	orrs	r3, r2
 80070aa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80070ac:	4b27      	ldr	r3, [pc, #156]	; (800714c <HAL_RCC_OscConfig+0x4fc>)
 80070ae:	2201      	movs	r2, #1
 80070b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070b2:	f7fe fca7 	bl	8005a04 <HAL_GetTick>
 80070b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80070b8:	e008      	b.n	80070cc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80070ba:	f7fe fca3 	bl	8005a04 <HAL_GetTick>
 80070be:	4602      	mov	r2, r0
 80070c0:	693b      	ldr	r3, [r7, #16]
 80070c2:	1ad3      	subs	r3, r2, r3
 80070c4:	2b02      	cmp	r3, #2
 80070c6:	d901      	bls.n	80070cc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80070c8:	2303      	movs	r3, #3
 80070ca:	e037      	b.n	800713c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80070cc:	4b1d      	ldr	r3, [pc, #116]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d0f0      	beq.n	80070ba <HAL_RCC_OscConfig+0x46a>
 80070d8:	e02f      	b.n	800713a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80070da:	4b1c      	ldr	r3, [pc, #112]	; (800714c <HAL_RCC_OscConfig+0x4fc>)
 80070dc:	2200      	movs	r2, #0
 80070de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070e0:	f7fe fc90 	bl	8005a04 <HAL_GetTick>
 80070e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80070e6:	e008      	b.n	80070fa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80070e8:	f7fe fc8c 	bl	8005a04 <HAL_GetTick>
 80070ec:	4602      	mov	r2, r0
 80070ee:	693b      	ldr	r3, [r7, #16]
 80070f0:	1ad3      	subs	r3, r2, r3
 80070f2:	2b02      	cmp	r3, #2
 80070f4:	d901      	bls.n	80070fa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80070f6:	2303      	movs	r3, #3
 80070f8:	e020      	b.n	800713c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80070fa:	4b12      	ldr	r3, [pc, #72]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007102:	2b00      	cmp	r3, #0
 8007104:	d1f0      	bne.n	80070e8 <HAL_RCC_OscConfig+0x498>
 8007106:	e018      	b.n	800713a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	69db      	ldr	r3, [r3, #28]
 800710c:	2b01      	cmp	r3, #1
 800710e:	d101      	bne.n	8007114 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8007110:	2301      	movs	r3, #1
 8007112:	e013      	b.n	800713c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007114:	4b0b      	ldr	r3, [pc, #44]	; (8007144 <HAL_RCC_OscConfig+0x4f4>)
 8007116:	685b      	ldr	r3, [r3, #4]
 8007118:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6a1b      	ldr	r3, [r3, #32]
 8007124:	429a      	cmp	r2, r3
 8007126:	d106      	bne.n	8007136 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007132:	429a      	cmp	r2, r3
 8007134:	d001      	beq.n	800713a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8007136:	2301      	movs	r3, #1
 8007138:	e000      	b.n	800713c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800713a:	2300      	movs	r3, #0
}
 800713c:	4618      	mov	r0, r3
 800713e:	3718      	adds	r7, #24
 8007140:	46bd      	mov	sp, r7
 8007142:	bd80      	pop	{r7, pc}
 8007144:	40021000 	.word	0x40021000
 8007148:	40007000 	.word	0x40007000
 800714c:	42420060 	.word	0x42420060

08007150 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b084      	sub	sp, #16
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
 8007158:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d101      	bne.n	8007164 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007160:	2301      	movs	r3, #1
 8007162:	e0d0      	b.n	8007306 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007164:	4b6a      	ldr	r3, [pc, #424]	; (8007310 <HAL_RCC_ClockConfig+0x1c0>)
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f003 0307 	and.w	r3, r3, #7
 800716c:	683a      	ldr	r2, [r7, #0]
 800716e:	429a      	cmp	r2, r3
 8007170:	d910      	bls.n	8007194 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007172:	4b67      	ldr	r3, [pc, #412]	; (8007310 <HAL_RCC_ClockConfig+0x1c0>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f023 0207 	bic.w	r2, r3, #7
 800717a:	4965      	ldr	r1, [pc, #404]	; (8007310 <HAL_RCC_ClockConfig+0x1c0>)
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	4313      	orrs	r3, r2
 8007180:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007182:	4b63      	ldr	r3, [pc, #396]	; (8007310 <HAL_RCC_ClockConfig+0x1c0>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f003 0307 	and.w	r3, r3, #7
 800718a:	683a      	ldr	r2, [r7, #0]
 800718c:	429a      	cmp	r2, r3
 800718e:	d001      	beq.n	8007194 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007190:	2301      	movs	r3, #1
 8007192:	e0b8      	b.n	8007306 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f003 0302 	and.w	r3, r3, #2
 800719c:	2b00      	cmp	r3, #0
 800719e:	d020      	beq.n	80071e2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f003 0304 	and.w	r3, r3, #4
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d005      	beq.n	80071b8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80071ac:	4b59      	ldr	r3, [pc, #356]	; (8007314 <HAL_RCC_ClockConfig+0x1c4>)
 80071ae:	685b      	ldr	r3, [r3, #4]
 80071b0:	4a58      	ldr	r2, [pc, #352]	; (8007314 <HAL_RCC_ClockConfig+0x1c4>)
 80071b2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80071b6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f003 0308 	and.w	r3, r3, #8
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d005      	beq.n	80071d0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80071c4:	4b53      	ldr	r3, [pc, #332]	; (8007314 <HAL_RCC_ClockConfig+0x1c4>)
 80071c6:	685b      	ldr	r3, [r3, #4]
 80071c8:	4a52      	ldr	r2, [pc, #328]	; (8007314 <HAL_RCC_ClockConfig+0x1c4>)
 80071ca:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80071ce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80071d0:	4b50      	ldr	r3, [pc, #320]	; (8007314 <HAL_RCC_ClockConfig+0x1c4>)
 80071d2:	685b      	ldr	r3, [r3, #4]
 80071d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	689b      	ldr	r3, [r3, #8]
 80071dc:	494d      	ldr	r1, [pc, #308]	; (8007314 <HAL_RCC_ClockConfig+0x1c4>)
 80071de:	4313      	orrs	r3, r2
 80071e0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f003 0301 	and.w	r3, r3, #1
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d040      	beq.n	8007270 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	685b      	ldr	r3, [r3, #4]
 80071f2:	2b01      	cmp	r3, #1
 80071f4:	d107      	bne.n	8007206 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80071f6:	4b47      	ldr	r3, [pc, #284]	; (8007314 <HAL_RCC_ClockConfig+0x1c4>)
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d115      	bne.n	800722e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007202:	2301      	movs	r3, #1
 8007204:	e07f      	b.n	8007306 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	685b      	ldr	r3, [r3, #4]
 800720a:	2b02      	cmp	r3, #2
 800720c:	d107      	bne.n	800721e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800720e:	4b41      	ldr	r3, [pc, #260]	; (8007314 <HAL_RCC_ClockConfig+0x1c4>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007216:	2b00      	cmp	r3, #0
 8007218:	d109      	bne.n	800722e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800721a:	2301      	movs	r3, #1
 800721c:	e073      	b.n	8007306 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800721e:	4b3d      	ldr	r3, [pc, #244]	; (8007314 <HAL_RCC_ClockConfig+0x1c4>)
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f003 0302 	and.w	r3, r3, #2
 8007226:	2b00      	cmp	r3, #0
 8007228:	d101      	bne.n	800722e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800722a:	2301      	movs	r3, #1
 800722c:	e06b      	b.n	8007306 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800722e:	4b39      	ldr	r3, [pc, #228]	; (8007314 <HAL_RCC_ClockConfig+0x1c4>)
 8007230:	685b      	ldr	r3, [r3, #4]
 8007232:	f023 0203 	bic.w	r2, r3, #3
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	685b      	ldr	r3, [r3, #4]
 800723a:	4936      	ldr	r1, [pc, #216]	; (8007314 <HAL_RCC_ClockConfig+0x1c4>)
 800723c:	4313      	orrs	r3, r2
 800723e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007240:	f7fe fbe0 	bl	8005a04 <HAL_GetTick>
 8007244:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007246:	e00a      	b.n	800725e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007248:	f7fe fbdc 	bl	8005a04 <HAL_GetTick>
 800724c:	4602      	mov	r2, r0
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	1ad3      	subs	r3, r2, r3
 8007252:	f241 3288 	movw	r2, #5000	; 0x1388
 8007256:	4293      	cmp	r3, r2
 8007258:	d901      	bls.n	800725e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800725a:	2303      	movs	r3, #3
 800725c:	e053      	b.n	8007306 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800725e:	4b2d      	ldr	r3, [pc, #180]	; (8007314 <HAL_RCC_ClockConfig+0x1c4>)
 8007260:	685b      	ldr	r3, [r3, #4]
 8007262:	f003 020c 	and.w	r2, r3, #12
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	685b      	ldr	r3, [r3, #4]
 800726a:	009b      	lsls	r3, r3, #2
 800726c:	429a      	cmp	r2, r3
 800726e:	d1eb      	bne.n	8007248 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007270:	4b27      	ldr	r3, [pc, #156]	; (8007310 <HAL_RCC_ClockConfig+0x1c0>)
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f003 0307 	and.w	r3, r3, #7
 8007278:	683a      	ldr	r2, [r7, #0]
 800727a:	429a      	cmp	r2, r3
 800727c:	d210      	bcs.n	80072a0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800727e:	4b24      	ldr	r3, [pc, #144]	; (8007310 <HAL_RCC_ClockConfig+0x1c0>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f023 0207 	bic.w	r2, r3, #7
 8007286:	4922      	ldr	r1, [pc, #136]	; (8007310 <HAL_RCC_ClockConfig+0x1c0>)
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	4313      	orrs	r3, r2
 800728c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800728e:	4b20      	ldr	r3, [pc, #128]	; (8007310 <HAL_RCC_ClockConfig+0x1c0>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f003 0307 	and.w	r3, r3, #7
 8007296:	683a      	ldr	r2, [r7, #0]
 8007298:	429a      	cmp	r2, r3
 800729a:	d001      	beq.n	80072a0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800729c:	2301      	movs	r3, #1
 800729e:	e032      	b.n	8007306 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f003 0304 	and.w	r3, r3, #4
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d008      	beq.n	80072be <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80072ac:	4b19      	ldr	r3, [pc, #100]	; (8007314 <HAL_RCC_ClockConfig+0x1c4>)
 80072ae:	685b      	ldr	r3, [r3, #4]
 80072b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	68db      	ldr	r3, [r3, #12]
 80072b8:	4916      	ldr	r1, [pc, #88]	; (8007314 <HAL_RCC_ClockConfig+0x1c4>)
 80072ba:	4313      	orrs	r3, r2
 80072bc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f003 0308 	and.w	r3, r3, #8
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d009      	beq.n	80072de <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80072ca:	4b12      	ldr	r3, [pc, #72]	; (8007314 <HAL_RCC_ClockConfig+0x1c4>)
 80072cc:	685b      	ldr	r3, [r3, #4]
 80072ce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	691b      	ldr	r3, [r3, #16]
 80072d6:	00db      	lsls	r3, r3, #3
 80072d8:	490e      	ldr	r1, [pc, #56]	; (8007314 <HAL_RCC_ClockConfig+0x1c4>)
 80072da:	4313      	orrs	r3, r2
 80072dc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80072de:	f000 f821 	bl	8007324 <HAL_RCC_GetSysClockFreq>
 80072e2:	4602      	mov	r2, r0
 80072e4:	4b0b      	ldr	r3, [pc, #44]	; (8007314 <HAL_RCC_ClockConfig+0x1c4>)
 80072e6:	685b      	ldr	r3, [r3, #4]
 80072e8:	091b      	lsrs	r3, r3, #4
 80072ea:	f003 030f 	and.w	r3, r3, #15
 80072ee:	490a      	ldr	r1, [pc, #40]	; (8007318 <HAL_RCC_ClockConfig+0x1c8>)
 80072f0:	5ccb      	ldrb	r3, [r1, r3]
 80072f2:	fa22 f303 	lsr.w	r3, r2, r3
 80072f6:	4a09      	ldr	r2, [pc, #36]	; (800731c <HAL_RCC_ClockConfig+0x1cc>)
 80072f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80072fa:	4b09      	ldr	r3, [pc, #36]	; (8007320 <HAL_RCC_ClockConfig+0x1d0>)
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	4618      	mov	r0, r3
 8007300:	f7fe fb3e 	bl	8005980 <HAL_InitTick>

  return HAL_OK;
 8007304:	2300      	movs	r3, #0
}
 8007306:	4618      	mov	r0, r3
 8007308:	3710      	adds	r7, #16
 800730a:	46bd      	mov	sp, r7
 800730c:	bd80      	pop	{r7, pc}
 800730e:	bf00      	nop
 8007310:	40022000 	.word	0x40022000
 8007314:	40021000 	.word	0x40021000
 8007318:	0800f0dc 	.word	0x0800f0dc
 800731c:	20000028 	.word	0x20000028
 8007320:	20000044 	.word	0x20000044

08007324 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007324:	b490      	push	{r4, r7}
 8007326:	b08a      	sub	sp, #40	; 0x28
 8007328:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800732a:	4b2a      	ldr	r3, [pc, #168]	; (80073d4 <HAL_RCC_GetSysClockFreq+0xb0>)
 800732c:	1d3c      	adds	r4, r7, #4
 800732e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007330:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8007334:	f240 2301 	movw	r3, #513	; 0x201
 8007338:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800733a:	2300      	movs	r3, #0
 800733c:	61fb      	str	r3, [r7, #28]
 800733e:	2300      	movs	r3, #0
 8007340:	61bb      	str	r3, [r7, #24]
 8007342:	2300      	movs	r3, #0
 8007344:	627b      	str	r3, [r7, #36]	; 0x24
 8007346:	2300      	movs	r3, #0
 8007348:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800734a:	2300      	movs	r3, #0
 800734c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800734e:	4b22      	ldr	r3, [pc, #136]	; (80073d8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8007350:	685b      	ldr	r3, [r3, #4]
 8007352:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007354:	69fb      	ldr	r3, [r7, #28]
 8007356:	f003 030c 	and.w	r3, r3, #12
 800735a:	2b04      	cmp	r3, #4
 800735c:	d002      	beq.n	8007364 <HAL_RCC_GetSysClockFreq+0x40>
 800735e:	2b08      	cmp	r3, #8
 8007360:	d003      	beq.n	800736a <HAL_RCC_GetSysClockFreq+0x46>
 8007362:	e02d      	b.n	80073c0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007364:	4b1d      	ldr	r3, [pc, #116]	; (80073dc <HAL_RCC_GetSysClockFreq+0xb8>)
 8007366:	623b      	str	r3, [r7, #32]
      break;
 8007368:	e02d      	b.n	80073c6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800736a:	69fb      	ldr	r3, [r7, #28]
 800736c:	0c9b      	lsrs	r3, r3, #18
 800736e:	f003 030f 	and.w	r3, r3, #15
 8007372:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8007376:	4413      	add	r3, r2
 8007378:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800737c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800737e:	69fb      	ldr	r3, [r7, #28]
 8007380:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007384:	2b00      	cmp	r3, #0
 8007386:	d013      	beq.n	80073b0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007388:	4b13      	ldr	r3, [pc, #76]	; (80073d8 <HAL_RCC_GetSysClockFreq+0xb4>)
 800738a:	685b      	ldr	r3, [r3, #4]
 800738c:	0c5b      	lsrs	r3, r3, #17
 800738e:	f003 0301 	and.w	r3, r3, #1
 8007392:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8007396:	4413      	add	r3, r2
 8007398:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800739c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	4a0e      	ldr	r2, [pc, #56]	; (80073dc <HAL_RCC_GetSysClockFreq+0xb8>)
 80073a2:	fb02 f203 	mul.w	r2, r2, r3
 80073a6:	69bb      	ldr	r3, [r7, #24]
 80073a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80073ac:	627b      	str	r3, [r7, #36]	; 0x24
 80073ae:	e004      	b.n	80073ba <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80073b0:	697b      	ldr	r3, [r7, #20]
 80073b2:	4a0b      	ldr	r2, [pc, #44]	; (80073e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80073b4:	fb02 f303 	mul.w	r3, r2, r3
 80073b8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80073ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073bc:	623b      	str	r3, [r7, #32]
      break;
 80073be:	e002      	b.n	80073c6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80073c0:	4b06      	ldr	r3, [pc, #24]	; (80073dc <HAL_RCC_GetSysClockFreq+0xb8>)
 80073c2:	623b      	str	r3, [r7, #32]
      break;
 80073c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80073c6:	6a3b      	ldr	r3, [r7, #32]
}
 80073c8:	4618      	mov	r0, r3
 80073ca:	3728      	adds	r7, #40	; 0x28
 80073cc:	46bd      	mov	sp, r7
 80073ce:	bc90      	pop	{r4, r7}
 80073d0:	4770      	bx	lr
 80073d2:	bf00      	nop
 80073d4:	0800f0c4 	.word	0x0800f0c4
 80073d8:	40021000 	.word	0x40021000
 80073dc:	007a1200 	.word	0x007a1200
 80073e0:	003d0900 	.word	0x003d0900

080073e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80073e4:	b480      	push	{r7}
 80073e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80073e8:	4b02      	ldr	r3, [pc, #8]	; (80073f4 <HAL_RCC_GetHCLKFreq+0x10>)
 80073ea:	681b      	ldr	r3, [r3, #0]
}
 80073ec:	4618      	mov	r0, r3
 80073ee:	46bd      	mov	sp, r7
 80073f0:	bc80      	pop	{r7}
 80073f2:	4770      	bx	lr
 80073f4:	20000028 	.word	0x20000028

080073f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80073fc:	f7ff fff2 	bl	80073e4 <HAL_RCC_GetHCLKFreq>
 8007400:	4602      	mov	r2, r0
 8007402:	4b05      	ldr	r3, [pc, #20]	; (8007418 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007404:	685b      	ldr	r3, [r3, #4]
 8007406:	0a1b      	lsrs	r3, r3, #8
 8007408:	f003 0307 	and.w	r3, r3, #7
 800740c:	4903      	ldr	r1, [pc, #12]	; (800741c <HAL_RCC_GetPCLK1Freq+0x24>)
 800740e:	5ccb      	ldrb	r3, [r1, r3]
 8007410:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007414:	4618      	mov	r0, r3
 8007416:	bd80      	pop	{r7, pc}
 8007418:	40021000 	.word	0x40021000
 800741c:	0800f0ec 	.word	0x0800f0ec

08007420 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007424:	f7ff ffde 	bl	80073e4 <HAL_RCC_GetHCLKFreq>
 8007428:	4602      	mov	r2, r0
 800742a:	4b05      	ldr	r3, [pc, #20]	; (8007440 <HAL_RCC_GetPCLK2Freq+0x20>)
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	0adb      	lsrs	r3, r3, #11
 8007430:	f003 0307 	and.w	r3, r3, #7
 8007434:	4903      	ldr	r1, [pc, #12]	; (8007444 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007436:	5ccb      	ldrb	r3, [r1, r3]
 8007438:	fa22 f303 	lsr.w	r3, r2, r3
}
 800743c:	4618      	mov	r0, r3
 800743e:	bd80      	pop	{r7, pc}
 8007440:	40021000 	.word	0x40021000
 8007444:	0800f0ec 	.word	0x0800f0ec

08007448 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007448:	b480      	push	{r7}
 800744a:	b085      	sub	sp, #20
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007450:	4b0a      	ldr	r3, [pc, #40]	; (800747c <RCC_Delay+0x34>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a0a      	ldr	r2, [pc, #40]	; (8007480 <RCC_Delay+0x38>)
 8007456:	fba2 2303 	umull	r2, r3, r2, r3
 800745a:	0a5b      	lsrs	r3, r3, #9
 800745c:	687a      	ldr	r2, [r7, #4]
 800745e:	fb02 f303 	mul.w	r3, r2, r3
 8007462:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007464:	bf00      	nop
  }
  while (Delay --);
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	1e5a      	subs	r2, r3, #1
 800746a:	60fa      	str	r2, [r7, #12]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d1f9      	bne.n	8007464 <RCC_Delay+0x1c>
}
 8007470:	bf00      	nop
 8007472:	bf00      	nop
 8007474:	3714      	adds	r7, #20
 8007476:	46bd      	mov	sp, r7
 8007478:	bc80      	pop	{r7}
 800747a:	4770      	bx	lr
 800747c:	20000028 	.word	0x20000028
 8007480:	10624dd3 	.word	0x10624dd3

08007484 <HAL_SPI_MspInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8007484:	b480      	push	{r7}
 8007486:	b083      	sub	sp, #12
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
  */
}
 800748c:	bf00      	nop
 800748e:	370c      	adds	r7, #12
 8007490:	46bd      	mov	sp, r7
 8007492:	bc80      	pop	{r7}
 8007494:	4770      	bx	lr

08007496 <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007496:	b580      	push	{r7, lr}
 8007498:	b08a      	sub	sp, #40	; 0x28
 800749a:	af02      	add	r7, sp, #8
 800749c:	60f8      	str	r0, [r7, #12]
 800749e:	60b9      	str	r1, [r7, #8]
 80074a0:	603b      	str	r3, [r7, #0]
 80074a2:	4613      	mov	r3, r2
 80074a4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 80074a6:	2300      	movs	r3, #0
 80074a8:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80074aa:	2300      	movs	r3, #0
 80074ac:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80074b4:	2b01      	cmp	r3, #1
 80074b6:	d101      	bne.n	80074bc <HAL_SPI_Transmit+0x26>
 80074b8:	2302      	movs	r3, #2
 80074ba:	e148      	b.n	800774e <HAL_SPI_Transmit+0x2b8>
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	2201      	movs	r2, #1
 80074c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80074c4:	f7fe fa9e 	bl	8005a04 <HAL_GetTick>
 80074c8:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80074d0:	b2db      	uxtb	r3, r3
 80074d2:	2b01      	cmp	r3, #1
 80074d4:	d002      	beq.n	80074dc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80074d6:	2302      	movs	r3, #2
 80074d8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80074da:	e12f      	b.n	800773c <HAL_SPI_Transmit+0x2a6>
  }

  if((pData == NULL ) || (Size == 0U))
 80074dc:	68bb      	ldr	r3, [r7, #8]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d002      	beq.n	80074e8 <HAL_SPI_Transmit+0x52>
 80074e2:	88fb      	ldrh	r3, [r7, #6]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d102      	bne.n	80074ee <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80074e8:	2301      	movs	r3, #1
 80074ea:	77fb      	strb	r3, [r7, #31]
    goto error;
 80074ec:	e126      	b.n	800773c <HAL_SPI_Transmit+0x2a6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	2203      	movs	r2, #3
 80074f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	2200      	movs	r2, #0
 80074fa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	68ba      	ldr	r2, [r7, #8]
 8007500:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	88fa      	ldrh	r2, [r7, #6]
 8007506:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	88fa      	ldrh	r2, [r7, #6]
 800750c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	2200      	movs	r2, #0
 8007512:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	2200      	movs	r2, #0
 8007518:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	2200      	movs	r2, #0
 800751e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	2200      	movs	r2, #0
 8007524:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	2200      	movs	r2, #0
 800752a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	689b      	ldr	r3, [r3, #8]
 8007530:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007534:	d107      	bne.n	8007546 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	681a      	ldr	r2, [r3, #0]
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007544:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800754a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800754e:	d110      	bne.n	8007572 <HAL_SPI_Transmit+0xdc>
  {
    SPI_RESET_CRC(hspi);
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	6819      	ldr	r1, [r3, #0]
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681a      	ldr	r2, [r3, #0]
 800755a:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 800755e:	400b      	ands	r3, r1
 8007560:	6013      	str	r3, [r2, #0]
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	681a      	ldr	r2, [r3, #0]
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007570:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800757c:	2b40      	cmp	r3, #64	; 0x40
 800757e:	d007      	beq.n	8007590 <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	681a      	ldr	r2, [r3, #0]
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800758e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	68db      	ldr	r3, [r3, #12]
 8007594:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007598:	d147      	bne.n	800762a <HAL_SPI_Transmit+0x194>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	685b      	ldr	r3, [r3, #4]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d004      	beq.n	80075ac <HAL_SPI_Transmit+0x116>
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075a6:	b29b      	uxth	r3, r3
 80075a8:	2b01      	cmp	r3, #1
 80075aa:	d138      	bne.n	800761e <HAL_SPI_Transmit+0x188>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 80075ac:	68bb      	ldr	r3, [r7, #8]
 80075ae:	881a      	ldrh	r2, [r3, #0]
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 80075b6:	68bb      	ldr	r3, [r7, #8]
 80075b8:	3302      	adds	r3, #2
 80075ba:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075c0:	b29b      	uxth	r3, r3
 80075c2:	3b01      	subs	r3, #1
 80075c4:	b29a      	uxth	r2, r3
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80075ca:	e028      	b.n	800761e <HAL_SPI_Transmit+0x188>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	689b      	ldr	r3, [r3, #8]
 80075d2:	f003 0302 	and.w	r3, r3, #2
 80075d6:	2b02      	cmp	r3, #2
 80075d8:	d10f      	bne.n	80075fa <HAL_SPI_Transmit+0x164>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	881a      	ldrh	r2, [r3, #0]
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 80075e4:	68bb      	ldr	r3, [r7, #8]
 80075e6:	3302      	adds	r3, #2
 80075e8:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075ee:	b29b      	uxth	r3, r3
 80075f0:	3b01      	subs	r3, #1
 80075f2:	b29a      	uxth	r2, r3
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	86da      	strh	r2, [r3, #54]	; 0x36
 80075f8:	e011      	b.n	800761e <HAL_SPI_Transmit+0x188>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d00b      	beq.n	8007618 <HAL_SPI_Transmit+0x182>
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007606:	d00a      	beq.n	800761e <HAL_SPI_Transmit+0x188>
 8007608:	f7fe f9fc 	bl	8005a04 <HAL_GetTick>
 800760c:	4602      	mov	r2, r0
 800760e:	69bb      	ldr	r3, [r7, #24]
 8007610:	1ad3      	subs	r3, r2, r3
 8007612:	683a      	ldr	r2, [r7, #0]
 8007614:	429a      	cmp	r2, r3
 8007616:	d802      	bhi.n	800761e <HAL_SPI_Transmit+0x188>
        {
          errorcode = HAL_TIMEOUT;
 8007618:	2303      	movs	r3, #3
 800761a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800761c:	e08e      	b.n	800773c <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007622:	b29b      	uxth	r3, r3
 8007624:	2b00      	cmp	r3, #0
 8007626:	d1d1      	bne.n	80075cc <HAL_SPI_Transmit+0x136>
 8007628:	e048      	b.n	80076bc <HAL_SPI_Transmit+0x226>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	685b      	ldr	r3, [r3, #4]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d004      	beq.n	800763c <HAL_SPI_Transmit+0x1a6>
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007636:	b29b      	uxth	r3, r3
 8007638:	2b01      	cmp	r3, #1
 800763a:	d13a      	bne.n	80076b2 <HAL_SPI_Transmit+0x21c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	330c      	adds	r3, #12
 8007642:	68ba      	ldr	r2, [r7, #8]
 8007644:	7812      	ldrb	r2, [r2, #0]
 8007646:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	3301      	adds	r3, #1
 800764c:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007652:	b29b      	uxth	r3, r3
 8007654:	3b01      	subs	r3, #1
 8007656:	b29a      	uxth	r2, r3
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800765c:	e029      	b.n	80076b2 <HAL_SPI_Transmit+0x21c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	689b      	ldr	r3, [r3, #8]
 8007664:	f003 0302 	and.w	r3, r3, #2
 8007668:	2b02      	cmp	r3, #2
 800766a:	d110      	bne.n	800768e <HAL_SPI_Transmit+0x1f8>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	330c      	adds	r3, #12
 8007672:	68ba      	ldr	r2, [r7, #8]
 8007674:	7812      	ldrb	r2, [r2, #0]
 8007676:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	3301      	adds	r3, #1
 800767c:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007682:	b29b      	uxth	r3, r3
 8007684:	3b01      	subs	r3, #1
 8007686:	b29a      	uxth	r2, r3
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	86da      	strh	r2, [r3, #54]	; 0x36
 800768c:	e011      	b.n	80076b2 <HAL_SPI_Transmit+0x21c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d00b      	beq.n	80076ac <HAL_SPI_Transmit+0x216>
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	f1b3 3fff 	cmp.w	r3, #4294967295
 800769a:	d00a      	beq.n	80076b2 <HAL_SPI_Transmit+0x21c>
 800769c:	f7fe f9b2 	bl	8005a04 <HAL_GetTick>
 80076a0:	4602      	mov	r2, r0
 80076a2:	69bb      	ldr	r3, [r7, #24]
 80076a4:	1ad3      	subs	r3, r2, r3
 80076a6:	683a      	ldr	r2, [r7, #0]
 80076a8:	429a      	cmp	r2, r3
 80076aa:	d802      	bhi.n	80076b2 <HAL_SPI_Transmit+0x21c>
        {
          errorcode = HAL_TIMEOUT;
 80076ac:	2303      	movs	r3, #3
 80076ae:	77fb      	strb	r3, [r7, #31]
          goto error;
 80076b0:	e044      	b.n	800773c <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076b6:	b29b      	uxth	r3, r3
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d1d0      	bne.n	800765e <HAL_SPI_Transmit+0x1c8>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 80076bc:	69bb      	ldr	r3, [r7, #24]
 80076be:	9300      	str	r3, [sp, #0]
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	2201      	movs	r2, #1
 80076c4:	2102      	movs	r1, #2
 80076c6:	68f8      	ldr	r0, [r7, #12]
 80076c8:	f000 f845 	bl	8007756 <SPI_WaitFlagStateUntilTimeout>
 80076cc:	4603      	mov	r3, r0
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d002      	beq.n	80076d8 <HAL_SPI_Transmit+0x242>
  {
    errorcode = HAL_TIMEOUT;
 80076d2:	2303      	movs	r3, #3
 80076d4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80076d6:	e031      	b.n	800773c <HAL_SPI_Transmit+0x2a6>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 80076d8:	69ba      	ldr	r2, [r7, #24]
 80076da:	6839      	ldr	r1, [r7, #0]
 80076dc:	68f8      	ldr	r0, [r7, #12]
 80076de:	f000 f8a3 	bl	8007828 <SPI_CheckFlag_BSY>
 80076e2:	4603      	mov	r3, r0
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d005      	beq.n	80076f4 <HAL_SPI_Transmit+0x25e>
  {
    errorcode = HAL_ERROR;
 80076e8:	2301      	movs	r3, #1
 80076ea:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	2220      	movs	r2, #32
 80076f0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80076f2:	e023      	b.n	800773c <HAL_SPI_Transmit+0x2a6>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	689b      	ldr	r3, [r3, #8]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d10a      	bne.n	8007712 <HAL_SPI_Transmit+0x27c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80076fc:	2300      	movs	r3, #0
 80076fe:	617b      	str	r3, [r7, #20]
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	68db      	ldr	r3, [r3, #12]
 8007706:	617b      	str	r3, [r7, #20]
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	689b      	ldr	r3, [r3, #8]
 800770e:	617b      	str	r3, [r7, #20]
 8007710:	697b      	ldr	r3, [r7, #20]
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007716:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800771a:	d107      	bne.n	800772c <HAL_SPI_Transmit+0x296>
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	681a      	ldr	r2, [r3, #0]
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800772a:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007730:	2b00      	cmp	r3, #0
 8007732:	d002      	beq.n	800773a <HAL_SPI_Transmit+0x2a4>
  {
    errorcode = HAL_ERROR;
 8007734:	2301      	movs	r3, #1
 8007736:	77fb      	strb	r3, [r7, #31]
 8007738:	e000      	b.n	800773c <HAL_SPI_Transmit+0x2a6>
  }

error:
 800773a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	2201      	movs	r2, #1
 8007740:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	2200      	movs	r2, #0
 8007748:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800774c:	7ffb      	ldrb	r3, [r7, #31]
}
 800774e:	4618      	mov	r0, r3
 8007750:	3720      	adds	r7, #32
 8007752:	46bd      	mov	sp, r7
 8007754:	bd80      	pop	{r7, pc}

08007756 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8007756:	b580      	push	{r7, lr}
 8007758:	b084      	sub	sp, #16
 800775a:	af00      	add	r7, sp, #0
 800775c:	60f8      	str	r0, [r7, #12]
 800775e:	60b9      	str	r1, [r7, #8]
 8007760:	607a      	str	r2, [r7, #4]
 8007762:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8007764:	e04d      	b.n	8007802 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800776c:	d049      	beq.n	8007802 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d007      	beq.n	8007784 <SPI_WaitFlagStateUntilTimeout+0x2e>
 8007774:	f7fe f946 	bl	8005a04 <HAL_GetTick>
 8007778:	4602      	mov	r2, r0
 800777a:	69bb      	ldr	r3, [r7, #24]
 800777c:	1ad3      	subs	r3, r2, r3
 800777e:	683a      	ldr	r2, [r7, #0]
 8007780:	429a      	cmp	r2, r3
 8007782:	d83e      	bhi.n	8007802 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	685a      	ldr	r2, [r3, #4]
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007792:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	685b      	ldr	r3, [r3, #4]
 8007798:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800779c:	d111      	bne.n	80077c2 <SPI_WaitFlagStateUntilTimeout+0x6c>
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	689b      	ldr	r3, [r3, #8]
 80077a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80077a6:	d004      	beq.n	80077b2 <SPI_WaitFlagStateUntilTimeout+0x5c>
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	689b      	ldr	r3, [r3, #8]
 80077ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80077b0:	d107      	bne.n	80077c2 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	681a      	ldr	r2, [r3, #0]
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80077c0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80077ca:	d110      	bne.n	80077ee <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	6819      	ldr	r1, [r3, #0]
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681a      	ldr	r2, [r3, #0]
 80077d6:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80077da:	400b      	ands	r3, r1
 80077dc:	6013      	str	r3, [r2, #0]
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	681a      	ldr	r2, [r3, #0]
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80077ec:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	2201      	movs	r2, #1
 80077f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	2200      	movs	r2, #0
 80077fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80077fe:	2303      	movs	r3, #3
 8007800:	e00e      	b.n	8007820 <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	689a      	ldr	r2, [r3, #8]
 8007808:	68bb      	ldr	r3, [r7, #8]
 800780a:	4013      	ands	r3, r2
 800780c:	68ba      	ldr	r2, [r7, #8]
 800780e:	429a      	cmp	r2, r3
 8007810:	d101      	bne.n	8007816 <SPI_WaitFlagStateUntilTimeout+0xc0>
 8007812:	2201      	movs	r2, #1
 8007814:	e000      	b.n	8007818 <SPI_WaitFlagStateUntilTimeout+0xc2>
 8007816:	2200      	movs	r2, #0
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	429a      	cmp	r2, r3
 800781c:	d1a3      	bne.n	8007766 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800781e:	2300      	movs	r3, #0
}
 8007820:	4618      	mov	r0, r3
 8007822:	3710      	adds	r7, #16
 8007824:	46bd      	mov	sp, r7
 8007826:	bd80      	pop	{r7, pc}

08007828 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007828:	b580      	push	{r7, lr}
 800782a:	b086      	sub	sp, #24
 800782c:	af02      	add	r7, sp, #8
 800782e:	60f8      	str	r0, [r7, #12]
 8007830:	60b9      	str	r1, [r7, #8]
 8007832:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	9300      	str	r3, [sp, #0]
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	2200      	movs	r2, #0
 800783c:	2180      	movs	r1, #128	; 0x80
 800783e:	68f8      	ldr	r0, [r7, #12]
 8007840:	f7ff ff89 	bl	8007756 <SPI_WaitFlagStateUntilTimeout>
 8007844:	4603      	mov	r3, r0
 8007846:	2b00      	cmp	r3, #0
 8007848:	d007      	beq.n	800785a <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800784e:	f043 0220 	orr.w	r2, r3, #32
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8007856:	2303      	movs	r3, #3
 8007858:	e000      	b.n	800785c <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 800785a:	2300      	movs	r3, #0
}
 800785c:	4618      	mov	r0, r3
 800785e:	3710      	adds	r7, #16
 8007860:	46bd      	mov	sp, r7
 8007862:	bd80      	pop	{r7, pc}

08007864 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b082      	sub	sp, #8
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d101      	bne.n	8007876 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007872:	2301      	movs	r3, #1
 8007874:	e057      	b.n	8007926 <HAL_SPI_Init+0xc2>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800787c:	b2db      	uxtb	r3, r3
 800787e:	2b00      	cmp	r3, #0
 8007880:	d102      	bne.n	8007888 <HAL_SPI_Init+0x24>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f7ff fdfe 	bl	8007484 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2202      	movs	r2, #2
 800788c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	681a      	ldr	r2, [r3, #0]
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800789e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	685a      	ldr	r2, [r3, #4]
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	689b      	ldr	r3, [r3, #8]
 80078a8:	431a      	orrs	r2, r3
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	68db      	ldr	r3, [r3, #12]
 80078ae:	431a      	orrs	r2, r3
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	691b      	ldr	r3, [r3, #16]
 80078b4:	431a      	orrs	r2, r3
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	695b      	ldr	r3, [r3, #20]
 80078ba:	431a      	orrs	r2, r3
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	699b      	ldr	r3, [r3, #24]
 80078c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80078c4:	431a      	orrs	r2, r3
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	69db      	ldr	r3, [r3, #28]
 80078ca:	431a      	orrs	r2, r3
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6a1b      	ldr	r3, [r3, #32]
 80078d0:	ea42 0103 	orr.w	r1, r2, r3
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	430a      	orrs	r2, r1
 80078de:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	699b      	ldr	r3, [r3, #24]
 80078e4:	0c1b      	lsrs	r3, r3, #16
 80078e6:	f003 0104 	and.w	r1, r3, #4
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	430a      	orrs	r2, r1
 80078f4:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	687a      	ldr	r2, [r7, #4]
 80078fc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80078fe:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	69da      	ldr	r2, [r3, #28]
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800790e:	61da      	str	r2, [r3, #28]
     Revision ID information is only available in Debug mode, so Workaround could not be implemented
     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
  uCRCErrorWorkaroundCheck = 0U;
#else
  uCRCErrorWorkaroundCheck = 0U;
 8007910:	4b07      	ldr	r3, [pc, #28]	; (8007930 <HAL_SPI_Init+0xcc>)
 8007912:	2200      	movs	r2, #0
 8007914:	701a      	strb	r2, [r3, #0]
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2200      	movs	r2, #0
 800791a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2201      	movs	r2, #1
 8007920:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 8007924:	2300      	movs	r3, #0
}
 8007926:	4618      	mov	r0, r3
 8007928:	3708      	adds	r7, #8
 800792a:	46bd      	mov	sp, r7
 800792c:	bd80      	pop	{r7, pc}
 800792e:	bf00      	nop
 8007930:	20001088 	.word	0x20001088

08007934 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b082      	sub	sp, #8
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d101      	bne.n	8007946 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007942:	2301      	movs	r3, #1
 8007944:	e01d      	b.n	8007982 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800794c:	b2db      	uxtb	r3, r3
 800794e:	2b00      	cmp	r3, #0
 8007950:	d106      	bne.n	8007960 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2200      	movs	r2, #0
 8007956:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800795a:	6878      	ldr	r0, [r7, #4]
 800795c:	f000 f815 	bl	800798a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2202      	movs	r2, #2
 8007964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681a      	ldr	r2, [r3, #0]
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	3304      	adds	r3, #4
 8007970:	4619      	mov	r1, r3
 8007972:	4610      	mov	r0, r2
 8007974:	f000 f85c 	bl	8007a30 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2201      	movs	r2, #1
 800797c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007980:	2300      	movs	r3, #0
}
 8007982:	4618      	mov	r0, r3
 8007984:	3708      	adds	r7, #8
 8007986:	46bd      	mov	sp, r7
 8007988:	bd80      	pop	{r7, pc}

0800798a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800798a:	b480      	push	{r7}
 800798c:	b083      	sub	sp, #12
 800798e:	af00      	add	r7, sp, #0
 8007990:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007992:	bf00      	nop
 8007994:	370c      	adds	r7, #12
 8007996:	46bd      	mov	sp, r7
 8007998:	bc80      	pop	{r7}
 800799a:	4770      	bx	lr

0800799c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800799c:	b480      	push	{r7}
 800799e:	b085      	sub	sp, #20
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	68da      	ldr	r2, [r3, #12]
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f042 0201 	orr.w	r2, r2, #1
 80079b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	689b      	ldr	r3, [r3, #8]
 80079ba:	f003 0307 	and.w	r3, r3, #7
 80079be:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	2b06      	cmp	r3, #6
 80079c4:	d007      	beq.n	80079d6 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	681a      	ldr	r2, [r3, #0]
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f042 0201 	orr.w	r2, r2, #1
 80079d4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80079d6:	2300      	movs	r3, #0
}
 80079d8:	4618      	mov	r0, r3
 80079da:	3714      	adds	r7, #20
 80079dc:	46bd      	mov	sp, r7
 80079de:	bc80      	pop	{r7}
 80079e0:	4770      	bx	lr

080079e2 <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 80079e2:	b480      	push	{r7}
 80079e4:	b083      	sub	sp, #12
 80079e6:	af00      	add	r7, sp, #0
 80079e8:	6078      	str	r0, [r7, #4]
 80079ea:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079f2:	2b01      	cmp	r3, #1
 80079f4:	d101      	bne.n	80079fa <HAL_TIM_GenerateEvent+0x18>
 80079f6:	2302      	movs	r3, #2
 80079f8:	e014      	b.n	8007a24 <HAL_TIM_GenerateEvent+0x42>
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2201      	movs	r2, #1
 80079fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	2202      	movs	r2, #2
 8007a06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	683a      	ldr	r2, [r7, #0]
 8007a10:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2201      	movs	r2, #1
 8007a16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8007a22:	2300      	movs	r3, #0
}
 8007a24:	4618      	mov	r0, r3
 8007a26:	370c      	adds	r7, #12
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bc80      	pop	{r7}
 8007a2c:	4770      	bx	lr
	...

08007a30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007a30:	b480      	push	{r7}
 8007a32:	b085      	sub	sp, #20
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
 8007a38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	4a29      	ldr	r2, [pc, #164]	; (8007ae8 <TIM_Base_SetConfig+0xb8>)
 8007a44:	4293      	cmp	r3, r2
 8007a46:	d00b      	beq.n	8007a60 <TIM_Base_SetConfig+0x30>
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a4e:	d007      	beq.n	8007a60 <TIM_Base_SetConfig+0x30>
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	4a26      	ldr	r2, [pc, #152]	; (8007aec <TIM_Base_SetConfig+0xbc>)
 8007a54:	4293      	cmp	r3, r2
 8007a56:	d003      	beq.n	8007a60 <TIM_Base_SetConfig+0x30>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	4a25      	ldr	r2, [pc, #148]	; (8007af0 <TIM_Base_SetConfig+0xc0>)
 8007a5c:	4293      	cmp	r3, r2
 8007a5e:	d108      	bne.n	8007a72 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	685b      	ldr	r3, [r3, #4]
 8007a6c:	68fa      	ldr	r2, [r7, #12]
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	4a1c      	ldr	r2, [pc, #112]	; (8007ae8 <TIM_Base_SetConfig+0xb8>)
 8007a76:	4293      	cmp	r3, r2
 8007a78:	d00b      	beq.n	8007a92 <TIM_Base_SetConfig+0x62>
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a80:	d007      	beq.n	8007a92 <TIM_Base_SetConfig+0x62>
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	4a19      	ldr	r2, [pc, #100]	; (8007aec <TIM_Base_SetConfig+0xbc>)
 8007a86:	4293      	cmp	r3, r2
 8007a88:	d003      	beq.n	8007a92 <TIM_Base_SetConfig+0x62>
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	4a18      	ldr	r2, [pc, #96]	; (8007af0 <TIM_Base_SetConfig+0xc0>)
 8007a8e:	4293      	cmp	r3, r2
 8007a90:	d108      	bne.n	8007aa4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007a9a:	683b      	ldr	r3, [r7, #0]
 8007a9c:	68db      	ldr	r3, [r3, #12]
 8007a9e:	68fa      	ldr	r2, [r7, #12]
 8007aa0:	4313      	orrs	r3, r2
 8007aa2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	695b      	ldr	r3, [r3, #20]
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	68fa      	ldr	r2, [r7, #12]
 8007ab6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007ab8:	683b      	ldr	r3, [r7, #0]
 8007aba:	689a      	ldr	r2, [r3, #8]
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	681a      	ldr	r2, [r3, #0]
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	4a07      	ldr	r2, [pc, #28]	; (8007ae8 <TIM_Base_SetConfig+0xb8>)
 8007acc:	4293      	cmp	r3, r2
 8007ace:	d103      	bne.n	8007ad8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	691a      	ldr	r2, [r3, #16]
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2201      	movs	r2, #1
 8007adc:	615a      	str	r2, [r3, #20]
}
 8007ade:	bf00      	nop
 8007ae0:	3714      	adds	r7, #20
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	bc80      	pop	{r7}
 8007ae6:	4770      	bx	lr
 8007ae8:	40012c00 	.word	0x40012c00
 8007aec:	40000400 	.word	0x40000400
 8007af0:	40000800 	.word	0x40000800

08007af4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007af4:	b480      	push	{r7}
 8007af6:	b085      	sub	sp, #20
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
 8007afc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b04:	2b01      	cmp	r3, #1
 8007b06:	d101      	bne.n	8007b0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007b08:	2302      	movs	r3, #2
 8007b0a:	e032      	b.n	8007b72 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2201      	movs	r2, #1
 8007b10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2202      	movs	r2, #2
 8007b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	685b      	ldr	r3, [r3, #4]
 8007b22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	689b      	ldr	r3, [r3, #8]
 8007b2a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	68fa      	ldr	r2, [r7, #12]
 8007b3a:	4313      	orrs	r3, r2
 8007b3c:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b44:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007b46:	683b      	ldr	r3, [r7, #0]
 8007b48:	685b      	ldr	r3, [r3, #4]
 8007b4a:	68ba      	ldr	r2, [r7, #8]
 8007b4c:	4313      	orrs	r3, r2
 8007b4e:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	68fa      	ldr	r2, [r7, #12]
 8007b56:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	68ba      	ldr	r2, [r7, #8]
 8007b5e:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2201      	movs	r2, #1
 8007b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007b70:	2300      	movs	r3, #0
}
 8007b72:	4618      	mov	r0, r3
 8007b74:	3714      	adds	r7, #20
 8007b76:	46bd      	mov	sp, r7
 8007b78:	bc80      	pop	{r7}
 8007b7a:	4770      	bx	lr

08007b7c <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b082      	sub	sp, #8
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d101      	bne.n	8007b8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007b8a:	2301      	movs	r3, #1
 8007b8c:	e03f      	b.n	8007c0e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007b94:	b2db      	uxtb	r3, r3
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d106      	bne.n	8007ba8 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8007ba2:	6878      	ldr	r0, [r7, #4]
 8007ba4:	f7fc fcc6 	bl	8004534 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2224      	movs	r2, #36	; 0x24
 8007bac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	68da      	ldr	r2, [r3, #12]
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007bbe:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007bc0:	6878      	ldr	r0, [r7, #4]
 8007bc2:	f000 fae3 	bl	800818c <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	691a      	ldr	r2, [r3, #16]
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007bd4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	695a      	ldr	r2, [r3, #20]
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007be4:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	68da      	ldr	r2, [r3, #12]
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007bf4:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2220      	movs	r2, #32
 8007c00:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2220      	movs	r2, #32
 8007c08:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8007c0c:	2300      	movs	r3, #0
}
 8007c0e:	4618      	mov	r0, r3
 8007c10:	3708      	adds	r7, #8
 8007c12:	46bd      	mov	sp, r7
 8007c14:	bd80      	pop	{r7, pc}

08007c16 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007c16:	b480      	push	{r7}
 8007c18:	b085      	sub	sp, #20
 8007c1a:	af00      	add	r7, sp, #0
 8007c1c:	60f8      	str	r0, [r7, #12]
 8007c1e:	60b9      	str	r1, [r7, #8]
 8007c20:	4613      	mov	r3, r2
 8007c22:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007c2a:	b2db      	uxtb	r3, r3
 8007c2c:	2b20      	cmp	r3, #32
 8007c2e:	d130      	bne.n	8007c92 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8007c30:	68bb      	ldr	r3, [r7, #8]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d002      	beq.n	8007c3c <HAL_UART_Transmit_IT+0x26>
 8007c36:	88fb      	ldrh	r3, [r7, #6]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d101      	bne.n	8007c40 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8007c3c:	2301      	movs	r3, #1
 8007c3e:	e029      	b.n	8007c94 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007c46:	2b01      	cmp	r3, #1
 8007c48:	d101      	bne.n	8007c4e <HAL_UART_Transmit_IT+0x38>
 8007c4a:	2302      	movs	r3, #2
 8007c4c:	e022      	b.n	8007c94 <HAL_UART_Transmit_IT+0x7e>
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	2201      	movs	r2, #1
 8007c52:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	68ba      	ldr	r2, [r7, #8]
 8007c5a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	88fa      	ldrh	r2, [r7, #6]
 8007c60:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	88fa      	ldrh	r2, [r7, #6]
 8007c66:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	2221      	movs	r2, #33	; 0x21
 8007c72:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	2200      	movs	r2, #0
 8007c7a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	68da      	ldr	r2, [r3, #12]
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007c8c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	e000      	b.n	8007c94 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8007c92:	2302      	movs	r3, #2
  }
}
 8007c94:	4618      	mov	r0, r3
 8007c96:	3714      	adds	r7, #20
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	bc80      	pop	{r7}
 8007c9c:	4770      	bx	lr

08007c9e <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007c9e:	b480      	push	{r7}
 8007ca0:	b085      	sub	sp, #20
 8007ca2:	af00      	add	r7, sp, #0
 8007ca4:	60f8      	str	r0, [r7, #12]
 8007ca6:	60b9      	str	r1, [r7, #8]
 8007ca8:	4613      	mov	r3, r2
 8007caa:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007cb2:	b2db      	uxtb	r3, r3
 8007cb4:	2b20      	cmp	r3, #32
 8007cb6:	d140      	bne.n	8007d3a <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d002      	beq.n	8007cc4 <HAL_UART_Receive_IT+0x26>
 8007cbe:	88fb      	ldrh	r3, [r7, #6]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d101      	bne.n	8007cc8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	e039      	b.n	8007d3c <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007cce:	2b01      	cmp	r3, #1
 8007cd0:	d101      	bne.n	8007cd6 <HAL_UART_Receive_IT+0x38>
 8007cd2:	2302      	movs	r3, #2
 8007cd4:	e032      	b.n	8007d3c <HAL_UART_Receive_IT+0x9e>
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	2201      	movs	r2, #1
 8007cda:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	68ba      	ldr	r2, [r7, #8]
 8007ce2:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	88fa      	ldrh	r2, [r7, #6]
 8007ce8:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	88fa      	ldrh	r2, [r7, #6]
 8007cee:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	2222      	movs	r2, #34	; 0x22
 8007cfa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	2200      	movs	r2, #0
 8007d02:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	68da      	ldr	r2, [r3, #12]
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007d14:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	695a      	ldr	r2, [r3, #20]
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f042 0201 	orr.w	r2, r2, #1
 8007d24:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	68da      	ldr	r2, [r3, #12]
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f042 0220 	orr.w	r2, r2, #32
 8007d34:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8007d36:	2300      	movs	r3, #0
 8007d38:	e000      	b.n	8007d3c <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8007d3a:	2302      	movs	r3, #2
  }
}
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	3714      	adds	r7, #20
 8007d40:	46bd      	mov	sp, r7
 8007d42:	bc80      	pop	{r7}
 8007d44:	4770      	bx	lr
	...

08007d48 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	b088      	sub	sp, #32
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	68db      	ldr	r3, [r3, #12]
 8007d5e:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	695b      	ldr	r3, [r3, #20]
 8007d66:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8007d68:	2300      	movs	r3, #0
 8007d6a:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007d70:	69fb      	ldr	r3, [r7, #28]
 8007d72:	f003 030f 	and.w	r3, r3, #15
 8007d76:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8007d78:	693b      	ldr	r3, [r7, #16]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d10d      	bne.n	8007d9a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007d7e:	69fb      	ldr	r3, [r7, #28]
 8007d80:	f003 0320 	and.w	r3, r3, #32
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d008      	beq.n	8007d9a <HAL_UART_IRQHandler+0x52>
 8007d88:	69bb      	ldr	r3, [r7, #24]
 8007d8a:	f003 0320 	and.w	r3, r3, #32
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d003      	beq.n	8007d9a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8007d92:	6878      	ldr	r0, [r7, #4]
 8007d94:	f000 f979 	bl	800808a <UART_Receive_IT>
      return;
 8007d98:	e0cb      	b.n	8007f32 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007d9a:	693b      	ldr	r3, [r7, #16]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	f000 80ab 	beq.w	8007ef8 <HAL_UART_IRQHandler+0x1b0>
 8007da2:	697b      	ldr	r3, [r7, #20]
 8007da4:	f003 0301 	and.w	r3, r3, #1
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d105      	bne.n	8007db8 <HAL_UART_IRQHandler+0x70>
 8007dac:	69bb      	ldr	r3, [r7, #24]
 8007dae:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	f000 80a0 	beq.w	8007ef8 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007db8:	69fb      	ldr	r3, [r7, #28]
 8007dba:	f003 0301 	and.w	r3, r3, #1
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d00a      	beq.n	8007dd8 <HAL_UART_IRQHandler+0x90>
 8007dc2:	69bb      	ldr	r3, [r7, #24]
 8007dc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d005      	beq.n	8007dd8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007dd0:	f043 0201 	orr.w	r2, r3, #1
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007dd8:	69fb      	ldr	r3, [r7, #28]
 8007dda:	f003 0304 	and.w	r3, r3, #4
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d00a      	beq.n	8007df8 <HAL_UART_IRQHandler+0xb0>
 8007de2:	697b      	ldr	r3, [r7, #20]
 8007de4:	f003 0301 	and.w	r3, r3, #1
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d005      	beq.n	8007df8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007df0:	f043 0202 	orr.w	r2, r3, #2
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007df8:	69fb      	ldr	r3, [r7, #28]
 8007dfa:	f003 0302 	and.w	r3, r3, #2
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d00a      	beq.n	8007e18 <HAL_UART_IRQHandler+0xd0>
 8007e02:	697b      	ldr	r3, [r7, #20]
 8007e04:	f003 0301 	and.w	r3, r3, #1
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d005      	beq.n	8007e18 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e10:	f043 0204 	orr.w	r2, r3, #4
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007e18:	69fb      	ldr	r3, [r7, #28]
 8007e1a:	f003 0308 	and.w	r3, r3, #8
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d00a      	beq.n	8007e38 <HAL_UART_IRQHandler+0xf0>
 8007e22:	697b      	ldr	r3, [r7, #20]
 8007e24:	f003 0301 	and.w	r3, r3, #1
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d005      	beq.n	8007e38 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e30:	f043 0208 	orr.w	r2, r3, #8
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d077      	beq.n	8007f30 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007e40:	69fb      	ldr	r3, [r7, #28]
 8007e42:	f003 0320 	and.w	r3, r3, #32
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d007      	beq.n	8007e5a <HAL_UART_IRQHandler+0x112>
 8007e4a:	69bb      	ldr	r3, [r7, #24]
 8007e4c:	f003 0320 	and.w	r3, r3, #32
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d002      	beq.n	8007e5a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8007e54:	6878      	ldr	r0, [r7, #4]
 8007e56:	f000 f918 	bl	800808a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	695b      	ldr	r3, [r3, #20]
 8007e60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	bf14      	ite	ne
 8007e68:	2301      	movne	r3, #1
 8007e6a:	2300      	moveq	r3, #0
 8007e6c:	b2db      	uxtb	r3, r3
 8007e6e:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e74:	f003 0308 	and.w	r3, r3, #8
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d102      	bne.n	8007e82 <HAL_UART_IRQHandler+0x13a>
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d031      	beq.n	8007ee6 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	f000 f863 	bl	8007f4e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	695b      	ldr	r3, [r3, #20]
 8007e8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d023      	beq.n	8007ede <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	695a      	ldr	r2, [r3, #20]
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ea4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d013      	beq.n	8007ed6 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007eb2:	4a21      	ldr	r2, [pc, #132]	; (8007f38 <HAL_UART_IRQHandler+0x1f0>)
 8007eb4:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007eba:	4618      	mov	r0, r3
 8007ebc:	f7fe fb6a 	bl	8006594 <HAL_DMA_Abort_IT>
 8007ec0:	4603      	mov	r3, r0
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d016      	beq.n	8007ef4 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007eca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ecc:	687a      	ldr	r2, [r7, #4]
 8007ece:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007ed0:	4610      	mov	r0, r2
 8007ed2:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ed4:	e00e      	b.n	8007ef4 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8007ed6:	6878      	ldr	r0, [r7, #4]
 8007ed8:	f7fc fbea 	bl	80046b0 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007edc:	e00a      	b.n	8007ef4 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8007ede:	6878      	ldr	r0, [r7, #4]
 8007ee0:	f7fc fbe6 	bl	80046b0 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ee4:	e006      	b.n	8007ef4 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	f7fc fbe2 	bl	80046b0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2200      	movs	r2, #0
 8007ef0:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8007ef2:	e01d      	b.n	8007f30 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ef4:	bf00      	nop
    return;
 8007ef6:	e01b      	b.n	8007f30 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007ef8:	69fb      	ldr	r3, [r7, #28]
 8007efa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d008      	beq.n	8007f14 <HAL_UART_IRQHandler+0x1cc>
 8007f02:	69bb      	ldr	r3, [r7, #24]
 8007f04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d003      	beq.n	8007f14 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	f000 f84f 	bl	8007fb0 <UART_Transmit_IT>
    return;
 8007f12:	e00e      	b.n	8007f32 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007f14:	69fb      	ldr	r3, [r7, #28]
 8007f16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d009      	beq.n	8007f32 <HAL_UART_IRQHandler+0x1ea>
 8007f1e:	69bb      	ldr	r3, [r7, #24]
 8007f20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d004      	beq.n	8007f32 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8007f28:	6878      	ldr	r0, [r7, #4]
 8007f2a:	f000 f896 	bl	800805a <UART_EndTransmit_IT>
    return;
 8007f2e:	e000      	b.n	8007f32 <HAL_UART_IRQHandler+0x1ea>
    return;
 8007f30:	bf00      	nop
  }
}
 8007f32:	3720      	adds	r7, #32
 8007f34:	46bd      	mov	sp, r7
 8007f36:	bd80      	pop	{r7, pc}
 8007f38:	08007f89 	.word	0x08007f89

08007f3c <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b083      	sub	sp, #12
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8007f44:	bf00      	nop
 8007f46:	370c      	adds	r7, #12
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	bc80      	pop	{r7}
 8007f4c:	4770      	bx	lr

08007f4e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f4e:	b480      	push	{r7}
 8007f50:	b083      	sub	sp, #12
 8007f52:	af00      	add	r7, sp, #0
 8007f54:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	68da      	ldr	r2, [r3, #12]
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007f64:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	695a      	ldr	r2, [r3, #20]
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f022 0201 	bic.w	r2, r2, #1
 8007f74:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2220      	movs	r2, #32
 8007f7a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8007f7e:	bf00      	nop
 8007f80:	370c      	adds	r7, #12
 8007f82:	46bd      	mov	sp, r7
 8007f84:	bc80      	pop	{r7}
 8007f86:	4770      	bx	lr

08007f88 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	b084      	sub	sp, #16
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f94:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	2200      	movs	r2, #0
 8007f9a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8007fa2:	68f8      	ldr	r0, [r7, #12]
 8007fa4:	f7fc fb84 	bl	80046b0 <HAL_UART_ErrorCallback>
}
 8007fa8:	bf00      	nop
 8007faa:	3710      	adds	r7, #16
 8007fac:	46bd      	mov	sp, r7
 8007fae:	bd80      	pop	{r7, pc}

08007fb0 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007fb0:	b480      	push	{r7}
 8007fb2:	b085      	sub	sp, #20
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007fbe:	b2db      	uxtb	r3, r3
 8007fc0:	2b21      	cmp	r3, #33	; 0x21
 8007fc2:	d144      	bne.n	800804e <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	689b      	ldr	r3, [r3, #8]
 8007fc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007fcc:	d11a      	bne.n	8008004 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6a1b      	ldr	r3, [r3, #32]
 8007fd2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	881b      	ldrh	r3, [r3, #0]
 8007fd8:	461a      	mov	r2, r3
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007fe2:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	691b      	ldr	r3, [r3, #16]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d105      	bne.n	8007ff8 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	6a1b      	ldr	r3, [r3, #32]
 8007ff0:	1c9a      	adds	r2, r3, #2
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	621a      	str	r2, [r3, #32]
 8007ff6:	e00e      	b.n	8008016 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6a1b      	ldr	r3, [r3, #32]
 8007ffc:	1c5a      	adds	r2, r3, #1
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	621a      	str	r2, [r3, #32]
 8008002:	e008      	b.n	8008016 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	6a1b      	ldr	r3, [r3, #32]
 8008008:	1c59      	adds	r1, r3, #1
 800800a:	687a      	ldr	r2, [r7, #4]
 800800c:	6211      	str	r1, [r2, #32]
 800800e:	781a      	ldrb	r2, [r3, #0]
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800801a:	b29b      	uxth	r3, r3
 800801c:	3b01      	subs	r3, #1
 800801e:	b29b      	uxth	r3, r3
 8008020:	687a      	ldr	r2, [r7, #4]
 8008022:	4619      	mov	r1, r3
 8008024:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008026:	2b00      	cmp	r3, #0
 8008028:	d10f      	bne.n	800804a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	68da      	ldr	r2, [r3, #12]
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008038:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	68da      	ldr	r2, [r3, #12]
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008048:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800804a:	2300      	movs	r3, #0
 800804c:	e000      	b.n	8008050 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800804e:	2302      	movs	r3, #2
  }
}
 8008050:	4618      	mov	r0, r3
 8008052:	3714      	adds	r7, #20
 8008054:	46bd      	mov	sp, r7
 8008056:	bc80      	pop	{r7}
 8008058:	4770      	bx	lr

0800805a <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800805a:	b580      	push	{r7, lr}
 800805c:	b082      	sub	sp, #8
 800805e:	af00      	add	r7, sp, #0
 8008060:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	68da      	ldr	r2, [r3, #12]
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008070:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2220      	movs	r2, #32
 8008076:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800807a:	6878      	ldr	r0, [r7, #4]
 800807c:	f7ff ff5e 	bl	8007f3c <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8008080:	2300      	movs	r3, #0
}
 8008082:	4618      	mov	r0, r3
 8008084:	3708      	adds	r7, #8
 8008086:	46bd      	mov	sp, r7
 8008088:	bd80      	pop	{r7, pc}

0800808a <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800808a:	b580      	push	{r7, lr}
 800808c:	b084      	sub	sp, #16
 800808e:	af00      	add	r7, sp, #0
 8008090:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008098:	b2db      	uxtb	r3, r3
 800809a:	2b22      	cmp	r3, #34	; 0x22
 800809c:	d171      	bne.n	8008182 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	689b      	ldr	r3, [r3, #8]
 80080a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080a6:	d123      	bne.n	80080f0 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080ac:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	691b      	ldr	r3, [r3, #16]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d10e      	bne.n	80080d4 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	b29b      	uxth	r3, r3
 80080be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080c2:	b29a      	uxth	r2, r3
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080cc:	1c9a      	adds	r2, r3, #2
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	629a      	str	r2, [r3, #40]	; 0x28
 80080d2:	e029      	b.n	8008128 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	685b      	ldr	r3, [r3, #4]
 80080da:	b29b      	uxth	r3, r3
 80080dc:	b2db      	uxtb	r3, r3
 80080de:	b29a      	uxth	r2, r3
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080e8:	1c5a      	adds	r2, r3, #1
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	629a      	str	r2, [r3, #40]	; 0x28
 80080ee:	e01b      	b.n	8008128 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	691b      	ldr	r3, [r3, #16]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d10a      	bne.n	800810e <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	6858      	ldr	r0, [r3, #4]
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008102:	1c59      	adds	r1, r3, #1
 8008104:	687a      	ldr	r2, [r7, #4]
 8008106:	6291      	str	r1, [r2, #40]	; 0x28
 8008108:	b2c2      	uxtb	r2, r0
 800810a:	701a      	strb	r2, [r3, #0]
 800810c:	e00c      	b.n	8008128 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	685b      	ldr	r3, [r3, #4]
 8008114:	b2da      	uxtb	r2, r3
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800811a:	1c58      	adds	r0, r3, #1
 800811c:	6879      	ldr	r1, [r7, #4]
 800811e:	6288      	str	r0, [r1, #40]	; 0x28
 8008120:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008124:	b2d2      	uxtb	r2, r2
 8008126:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800812c:	b29b      	uxth	r3, r3
 800812e:	3b01      	subs	r3, #1
 8008130:	b29b      	uxth	r3, r3
 8008132:	687a      	ldr	r2, [r7, #4]
 8008134:	4619      	mov	r1, r3
 8008136:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008138:	2b00      	cmp	r3, #0
 800813a:	d120      	bne.n	800817e <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	68da      	ldr	r2, [r3, #12]
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	f022 0220 	bic.w	r2, r2, #32
 800814a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	68da      	ldr	r2, [r3, #12]
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800815a:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	695a      	ldr	r2, [r3, #20]
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	f022 0201 	bic.w	r2, r2, #1
 800816a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2220      	movs	r2, #32
 8008170:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8008174:	6878      	ldr	r0, [r7, #4]
 8008176:	f7fc f98b 	bl	8004490 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 800817a:	2300      	movs	r3, #0
 800817c:	e002      	b.n	8008184 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800817e:	2300      	movs	r3, #0
 8008180:	e000      	b.n	8008184 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8008182:	2302      	movs	r3, #2
  }
}
 8008184:	4618      	mov	r0, r3
 8008186:	3710      	adds	r7, #16
 8008188:	46bd      	mov	sp, r7
 800818a:	bd80      	pop	{r7, pc}

0800818c <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800818c:	b5b0      	push	{r4, r5, r7, lr}
 800818e:	b084      	sub	sp, #16
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8008194:	2300      	movs	r3, #0
 8008196:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	691b      	ldr	r3, [r3, #16]
 800819e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	68da      	ldr	r2, [r3, #12]
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	430a      	orrs	r2, r1
 80081ac:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	689a      	ldr	r2, [r3, #8]
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	691b      	ldr	r3, [r3, #16]
 80081b6:	431a      	orrs	r2, r3
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	695b      	ldr	r3, [r3, #20]
 80081bc:	4313      	orrs	r3, r2
 80081be:	68fa      	ldr	r2, [r7, #12]
 80081c0:	4313      	orrs	r3, r2
 80081c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	68db      	ldr	r3, [r3, #12]
 80081ca:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80081ce:	f023 030c 	bic.w	r3, r3, #12
 80081d2:	687a      	ldr	r2, [r7, #4]
 80081d4:	6812      	ldr	r2, [r2, #0]
 80081d6:	68f9      	ldr	r1, [r7, #12]
 80081d8:	430b      	orrs	r3, r1
 80081da:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	695b      	ldr	r3, [r3, #20]
 80081e2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	699a      	ldr	r2, [r3, #24]
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	430a      	orrs	r2, r1
 80081f0:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	4a6f      	ldr	r2, [pc, #444]	; (80083b4 <UART_SetConfig+0x228>)
 80081f8:	4293      	cmp	r3, r2
 80081fa:	d16b      	bne.n	80082d4 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80081fc:	f7ff f910 	bl	8007420 <HAL_RCC_GetPCLK2Freq>
 8008200:	4602      	mov	r2, r0
 8008202:	4613      	mov	r3, r2
 8008204:	009b      	lsls	r3, r3, #2
 8008206:	4413      	add	r3, r2
 8008208:	009a      	lsls	r2, r3, #2
 800820a:	441a      	add	r2, r3
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	685b      	ldr	r3, [r3, #4]
 8008210:	009b      	lsls	r3, r3, #2
 8008212:	fbb2 f3f3 	udiv	r3, r2, r3
 8008216:	4a68      	ldr	r2, [pc, #416]	; (80083b8 <UART_SetConfig+0x22c>)
 8008218:	fba2 2303 	umull	r2, r3, r2, r3
 800821c:	095b      	lsrs	r3, r3, #5
 800821e:	011c      	lsls	r4, r3, #4
 8008220:	f7ff f8fe 	bl	8007420 <HAL_RCC_GetPCLK2Freq>
 8008224:	4602      	mov	r2, r0
 8008226:	4613      	mov	r3, r2
 8008228:	009b      	lsls	r3, r3, #2
 800822a:	4413      	add	r3, r2
 800822c:	009a      	lsls	r2, r3, #2
 800822e:	441a      	add	r2, r3
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	685b      	ldr	r3, [r3, #4]
 8008234:	009b      	lsls	r3, r3, #2
 8008236:	fbb2 f5f3 	udiv	r5, r2, r3
 800823a:	f7ff f8f1 	bl	8007420 <HAL_RCC_GetPCLK2Freq>
 800823e:	4602      	mov	r2, r0
 8008240:	4613      	mov	r3, r2
 8008242:	009b      	lsls	r3, r3, #2
 8008244:	4413      	add	r3, r2
 8008246:	009a      	lsls	r2, r3, #2
 8008248:	441a      	add	r2, r3
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	685b      	ldr	r3, [r3, #4]
 800824e:	009b      	lsls	r3, r3, #2
 8008250:	fbb2 f3f3 	udiv	r3, r2, r3
 8008254:	4a58      	ldr	r2, [pc, #352]	; (80083b8 <UART_SetConfig+0x22c>)
 8008256:	fba2 2303 	umull	r2, r3, r2, r3
 800825a:	095b      	lsrs	r3, r3, #5
 800825c:	2264      	movs	r2, #100	; 0x64
 800825e:	fb02 f303 	mul.w	r3, r2, r3
 8008262:	1aeb      	subs	r3, r5, r3
 8008264:	011b      	lsls	r3, r3, #4
 8008266:	3332      	adds	r3, #50	; 0x32
 8008268:	4a53      	ldr	r2, [pc, #332]	; (80083b8 <UART_SetConfig+0x22c>)
 800826a:	fba2 2303 	umull	r2, r3, r2, r3
 800826e:	095b      	lsrs	r3, r3, #5
 8008270:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008274:	441c      	add	r4, r3
 8008276:	f7ff f8d3 	bl	8007420 <HAL_RCC_GetPCLK2Freq>
 800827a:	4602      	mov	r2, r0
 800827c:	4613      	mov	r3, r2
 800827e:	009b      	lsls	r3, r3, #2
 8008280:	4413      	add	r3, r2
 8008282:	009a      	lsls	r2, r3, #2
 8008284:	441a      	add	r2, r3
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	685b      	ldr	r3, [r3, #4]
 800828a:	009b      	lsls	r3, r3, #2
 800828c:	fbb2 f5f3 	udiv	r5, r2, r3
 8008290:	f7ff f8c6 	bl	8007420 <HAL_RCC_GetPCLK2Freq>
 8008294:	4602      	mov	r2, r0
 8008296:	4613      	mov	r3, r2
 8008298:	009b      	lsls	r3, r3, #2
 800829a:	4413      	add	r3, r2
 800829c:	009a      	lsls	r2, r3, #2
 800829e:	441a      	add	r2, r3
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	685b      	ldr	r3, [r3, #4]
 80082a4:	009b      	lsls	r3, r3, #2
 80082a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80082aa:	4a43      	ldr	r2, [pc, #268]	; (80083b8 <UART_SetConfig+0x22c>)
 80082ac:	fba2 2303 	umull	r2, r3, r2, r3
 80082b0:	095b      	lsrs	r3, r3, #5
 80082b2:	2264      	movs	r2, #100	; 0x64
 80082b4:	fb02 f303 	mul.w	r3, r2, r3
 80082b8:	1aeb      	subs	r3, r5, r3
 80082ba:	011b      	lsls	r3, r3, #4
 80082bc:	3332      	adds	r3, #50	; 0x32
 80082be:	4a3e      	ldr	r2, [pc, #248]	; (80083b8 <UART_SetConfig+0x22c>)
 80082c0:	fba2 2303 	umull	r2, r3, r2, r3
 80082c4:	095b      	lsrs	r3, r3, #5
 80082c6:	f003 020f 	and.w	r2, r3, #15
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	4422      	add	r2, r4
 80082d0:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80082d2:	e06a      	b.n	80083aa <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80082d4:	f7ff f890 	bl	80073f8 <HAL_RCC_GetPCLK1Freq>
 80082d8:	4602      	mov	r2, r0
 80082da:	4613      	mov	r3, r2
 80082dc:	009b      	lsls	r3, r3, #2
 80082de:	4413      	add	r3, r2
 80082e0:	009a      	lsls	r2, r3, #2
 80082e2:	441a      	add	r2, r3
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	685b      	ldr	r3, [r3, #4]
 80082e8:	009b      	lsls	r3, r3, #2
 80082ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80082ee:	4a32      	ldr	r2, [pc, #200]	; (80083b8 <UART_SetConfig+0x22c>)
 80082f0:	fba2 2303 	umull	r2, r3, r2, r3
 80082f4:	095b      	lsrs	r3, r3, #5
 80082f6:	011c      	lsls	r4, r3, #4
 80082f8:	f7ff f87e 	bl	80073f8 <HAL_RCC_GetPCLK1Freq>
 80082fc:	4602      	mov	r2, r0
 80082fe:	4613      	mov	r3, r2
 8008300:	009b      	lsls	r3, r3, #2
 8008302:	4413      	add	r3, r2
 8008304:	009a      	lsls	r2, r3, #2
 8008306:	441a      	add	r2, r3
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	685b      	ldr	r3, [r3, #4]
 800830c:	009b      	lsls	r3, r3, #2
 800830e:	fbb2 f5f3 	udiv	r5, r2, r3
 8008312:	f7ff f871 	bl	80073f8 <HAL_RCC_GetPCLK1Freq>
 8008316:	4602      	mov	r2, r0
 8008318:	4613      	mov	r3, r2
 800831a:	009b      	lsls	r3, r3, #2
 800831c:	4413      	add	r3, r2
 800831e:	009a      	lsls	r2, r3, #2
 8008320:	441a      	add	r2, r3
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	685b      	ldr	r3, [r3, #4]
 8008326:	009b      	lsls	r3, r3, #2
 8008328:	fbb2 f3f3 	udiv	r3, r2, r3
 800832c:	4a22      	ldr	r2, [pc, #136]	; (80083b8 <UART_SetConfig+0x22c>)
 800832e:	fba2 2303 	umull	r2, r3, r2, r3
 8008332:	095b      	lsrs	r3, r3, #5
 8008334:	2264      	movs	r2, #100	; 0x64
 8008336:	fb02 f303 	mul.w	r3, r2, r3
 800833a:	1aeb      	subs	r3, r5, r3
 800833c:	011b      	lsls	r3, r3, #4
 800833e:	3332      	adds	r3, #50	; 0x32
 8008340:	4a1d      	ldr	r2, [pc, #116]	; (80083b8 <UART_SetConfig+0x22c>)
 8008342:	fba2 2303 	umull	r2, r3, r2, r3
 8008346:	095b      	lsrs	r3, r3, #5
 8008348:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800834c:	441c      	add	r4, r3
 800834e:	f7ff f853 	bl	80073f8 <HAL_RCC_GetPCLK1Freq>
 8008352:	4602      	mov	r2, r0
 8008354:	4613      	mov	r3, r2
 8008356:	009b      	lsls	r3, r3, #2
 8008358:	4413      	add	r3, r2
 800835a:	009a      	lsls	r2, r3, #2
 800835c:	441a      	add	r2, r3
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	685b      	ldr	r3, [r3, #4]
 8008362:	009b      	lsls	r3, r3, #2
 8008364:	fbb2 f5f3 	udiv	r5, r2, r3
 8008368:	f7ff f846 	bl	80073f8 <HAL_RCC_GetPCLK1Freq>
 800836c:	4602      	mov	r2, r0
 800836e:	4613      	mov	r3, r2
 8008370:	009b      	lsls	r3, r3, #2
 8008372:	4413      	add	r3, r2
 8008374:	009a      	lsls	r2, r3, #2
 8008376:	441a      	add	r2, r3
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	685b      	ldr	r3, [r3, #4]
 800837c:	009b      	lsls	r3, r3, #2
 800837e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008382:	4a0d      	ldr	r2, [pc, #52]	; (80083b8 <UART_SetConfig+0x22c>)
 8008384:	fba2 2303 	umull	r2, r3, r2, r3
 8008388:	095b      	lsrs	r3, r3, #5
 800838a:	2264      	movs	r2, #100	; 0x64
 800838c:	fb02 f303 	mul.w	r3, r2, r3
 8008390:	1aeb      	subs	r3, r5, r3
 8008392:	011b      	lsls	r3, r3, #4
 8008394:	3332      	adds	r3, #50	; 0x32
 8008396:	4a08      	ldr	r2, [pc, #32]	; (80083b8 <UART_SetConfig+0x22c>)
 8008398:	fba2 2303 	umull	r2, r3, r2, r3
 800839c:	095b      	lsrs	r3, r3, #5
 800839e:	f003 020f 	and.w	r2, r3, #15
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	4422      	add	r2, r4
 80083a8:	609a      	str	r2, [r3, #8]
}
 80083aa:	bf00      	nop
 80083ac:	3710      	adds	r7, #16
 80083ae:	46bd      	mov	sp, r7
 80083b0:	bdb0      	pop	{r4, r5, r7, pc}
 80083b2:	bf00      	nop
 80083b4:	40013800 	.word	0x40013800
 80083b8:	51eb851f 	.word	0x51eb851f

080083bc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80083bc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80083be:	e003      	b.n	80083c8 <LoopCopyDataInit>

080083c0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80083c0:	4b12      	ldr	r3, [pc, #72]	; (800840c <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 80083c2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80083c4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80083c6:	3104      	adds	r1, #4

080083c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80083c8:	4811      	ldr	r0, [pc, #68]	; (8008410 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 80083ca:	4b12      	ldr	r3, [pc, #72]	; (8008414 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 80083cc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80083ce:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80083d0:	d3f6      	bcc.n	80083c0 <CopyDataInit>
  ldr r2, =_sbss
 80083d2:	4a11      	ldr	r2, [pc, #68]	; (8008418 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 80083d4:	e002      	b.n	80083dc <LoopFillZerobss>

080083d6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80083d6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80083d8:	f842 3b04 	str.w	r3, [r2], #4

080083dc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80083dc:	4b0f      	ldr	r3, [pc, #60]	; (800841c <LoopPaintStack+0x30>)
  cmp r2, r3
 80083de:	429a      	cmp	r2, r3
  bcc FillZerobss
 80083e0:	d3f9      	bcc.n	80083d6 <FillZerobss>

  ldr r3, =0x55555555
 80083e2:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 80083e6:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 80083ea:	4a0c      	ldr	r2, [pc, #48]	; (800841c <LoopPaintStack+0x30>)

080083ec <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 80083ec:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 80083f0:	4594      	cmp	ip, r2
	bne LoopPaintStack
 80083f2:	d1fb      	bne.n	80083ec <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80083f4:	f7fc faf8 	bl	80049e8 <SystemInit>
    bl  SystemCoreClockUpdate
 80083f8:	f7fc fb2a 	bl	8004a50 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 80083fc:	f7fb f93a 	bl	8003674 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8008400:	f000 f816 	bl	8008430 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8008404:	f7f9 f9bc 	bl	8001780 <main>
  b Infinite_Loop
 8008408:	f000 b80a 	b.w	8008420 <Default_Handler>
  ldr r3, =_sidata
 800840c:	080105d8 	.word	0x080105d8
  ldr r0, =_sdata
 8008410:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8008414:	200009f8 	.word	0x200009f8
  ldr r2, =_sbss
 8008418:	200009f8 	.word	0x200009f8
  ldr r3, = _ebss
 800841c:	20001828 	.word	0x20001828

08008420 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8008420:	e7fe      	b.n	8008420 <Default_Handler>
	...

08008424 <__errno>:
 8008424:	4b01      	ldr	r3, [pc, #4]	; (800842c <__errno+0x8>)
 8008426:	6818      	ldr	r0, [r3, #0]
 8008428:	4770      	bx	lr
 800842a:	bf00      	nop
 800842c:	2000004c 	.word	0x2000004c

08008430 <__libc_init_array>:
 8008430:	b570      	push	{r4, r5, r6, lr}
 8008432:	2600      	movs	r6, #0
 8008434:	4d0c      	ldr	r5, [pc, #48]	; (8008468 <__libc_init_array+0x38>)
 8008436:	4c0d      	ldr	r4, [pc, #52]	; (800846c <__libc_init_array+0x3c>)
 8008438:	1b64      	subs	r4, r4, r5
 800843a:	10a4      	asrs	r4, r4, #2
 800843c:	42a6      	cmp	r6, r4
 800843e:	d109      	bne.n	8008454 <__libc_init_array+0x24>
 8008440:	f006 f94e 	bl	800e6e0 <_init>
 8008444:	2600      	movs	r6, #0
 8008446:	4d0a      	ldr	r5, [pc, #40]	; (8008470 <__libc_init_array+0x40>)
 8008448:	4c0a      	ldr	r4, [pc, #40]	; (8008474 <__libc_init_array+0x44>)
 800844a:	1b64      	subs	r4, r4, r5
 800844c:	10a4      	asrs	r4, r4, #2
 800844e:	42a6      	cmp	r6, r4
 8008450:	d105      	bne.n	800845e <__libc_init_array+0x2e>
 8008452:	bd70      	pop	{r4, r5, r6, pc}
 8008454:	f855 3b04 	ldr.w	r3, [r5], #4
 8008458:	4798      	blx	r3
 800845a:	3601      	adds	r6, #1
 800845c:	e7ee      	b.n	800843c <__libc_init_array+0xc>
 800845e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008462:	4798      	blx	r3
 8008464:	3601      	adds	r6, #1
 8008466:	e7f2      	b.n	800844e <__libc_init_array+0x1e>
 8008468:	080105cc 	.word	0x080105cc
 800846c:	080105cc 	.word	0x080105cc
 8008470:	080105cc 	.word	0x080105cc
 8008474:	080105d4 	.word	0x080105d4

08008478 <malloc>:
 8008478:	4b02      	ldr	r3, [pc, #8]	; (8008484 <malloc+0xc>)
 800847a:	4601      	mov	r1, r0
 800847c:	6818      	ldr	r0, [r3, #0]
 800847e:	f000 b803 	b.w	8008488 <_malloc_r>
 8008482:	bf00      	nop
 8008484:	2000004c 	.word	0x2000004c

08008488 <_malloc_r>:
 8008488:	f101 030b 	add.w	r3, r1, #11
 800848c:	2b16      	cmp	r3, #22
 800848e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008492:	4605      	mov	r5, r0
 8008494:	d906      	bls.n	80084a4 <_malloc_r+0x1c>
 8008496:	f033 0707 	bics.w	r7, r3, #7
 800849a:	d504      	bpl.n	80084a6 <_malloc_r+0x1e>
 800849c:	230c      	movs	r3, #12
 800849e:	602b      	str	r3, [r5, #0]
 80084a0:	2400      	movs	r4, #0
 80084a2:	e1ae      	b.n	8008802 <_malloc_r+0x37a>
 80084a4:	2710      	movs	r7, #16
 80084a6:	42b9      	cmp	r1, r7
 80084a8:	d8f8      	bhi.n	800849c <_malloc_r+0x14>
 80084aa:	4628      	mov	r0, r5
 80084ac:	f000 fa36 	bl	800891c <__malloc_lock>
 80084b0:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 80084b4:	4ec3      	ldr	r6, [pc, #780]	; (80087c4 <_malloc_r+0x33c>)
 80084b6:	d238      	bcs.n	800852a <_malloc_r+0xa2>
 80084b8:	f107 0208 	add.w	r2, r7, #8
 80084bc:	4432      	add	r2, r6
 80084be:	6854      	ldr	r4, [r2, #4]
 80084c0:	f1a2 0108 	sub.w	r1, r2, #8
 80084c4:	428c      	cmp	r4, r1
 80084c6:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 80084ca:	d102      	bne.n	80084d2 <_malloc_r+0x4a>
 80084cc:	68d4      	ldr	r4, [r2, #12]
 80084ce:	42a2      	cmp	r2, r4
 80084d0:	d010      	beq.n	80084f4 <_malloc_r+0x6c>
 80084d2:	6863      	ldr	r3, [r4, #4]
 80084d4:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 80084d8:	f023 0303 	bic.w	r3, r3, #3
 80084dc:	60ca      	str	r2, [r1, #12]
 80084de:	4423      	add	r3, r4
 80084e0:	6091      	str	r1, [r2, #8]
 80084e2:	685a      	ldr	r2, [r3, #4]
 80084e4:	f042 0201 	orr.w	r2, r2, #1
 80084e8:	605a      	str	r2, [r3, #4]
 80084ea:	4628      	mov	r0, r5
 80084ec:	f000 fa1c 	bl	8008928 <__malloc_unlock>
 80084f0:	3408      	adds	r4, #8
 80084f2:	e186      	b.n	8008802 <_malloc_r+0x37a>
 80084f4:	3302      	adds	r3, #2
 80084f6:	4ab4      	ldr	r2, [pc, #720]	; (80087c8 <_malloc_r+0x340>)
 80084f8:	6934      	ldr	r4, [r6, #16]
 80084fa:	4611      	mov	r1, r2
 80084fc:	4294      	cmp	r4, r2
 80084fe:	d077      	beq.n	80085f0 <_malloc_r+0x168>
 8008500:	6860      	ldr	r0, [r4, #4]
 8008502:	f020 0c03 	bic.w	ip, r0, #3
 8008506:	ebac 0007 	sub.w	r0, ip, r7
 800850a:	280f      	cmp	r0, #15
 800850c:	dd48      	ble.n	80085a0 <_malloc_r+0x118>
 800850e:	19e1      	adds	r1, r4, r7
 8008510:	f040 0301 	orr.w	r3, r0, #1
 8008514:	f047 0701 	orr.w	r7, r7, #1
 8008518:	6067      	str	r7, [r4, #4]
 800851a:	e9c6 1104 	strd	r1, r1, [r6, #16]
 800851e:	e9c1 2202 	strd	r2, r2, [r1, #8]
 8008522:	604b      	str	r3, [r1, #4]
 8008524:	f844 000c 	str.w	r0, [r4, ip]
 8008528:	e7df      	b.n	80084ea <_malloc_r+0x62>
 800852a:	0a7b      	lsrs	r3, r7, #9
 800852c:	d02a      	beq.n	8008584 <_malloc_r+0xfc>
 800852e:	2b04      	cmp	r3, #4
 8008530:	d812      	bhi.n	8008558 <_malloc_r+0xd0>
 8008532:	09bb      	lsrs	r3, r7, #6
 8008534:	3338      	adds	r3, #56	; 0x38
 8008536:	1c5a      	adds	r2, r3, #1
 8008538:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 800853c:	6854      	ldr	r4, [r2, #4]
 800853e:	f1a2 0c08 	sub.w	ip, r2, #8
 8008542:	4564      	cmp	r4, ip
 8008544:	d006      	beq.n	8008554 <_malloc_r+0xcc>
 8008546:	6862      	ldr	r2, [r4, #4]
 8008548:	f022 0203 	bic.w	r2, r2, #3
 800854c:	1bd0      	subs	r0, r2, r7
 800854e:	280f      	cmp	r0, #15
 8008550:	dd1c      	ble.n	800858c <_malloc_r+0x104>
 8008552:	3b01      	subs	r3, #1
 8008554:	3301      	adds	r3, #1
 8008556:	e7ce      	b.n	80084f6 <_malloc_r+0x6e>
 8008558:	2b14      	cmp	r3, #20
 800855a:	d801      	bhi.n	8008560 <_malloc_r+0xd8>
 800855c:	335b      	adds	r3, #91	; 0x5b
 800855e:	e7ea      	b.n	8008536 <_malloc_r+0xae>
 8008560:	2b54      	cmp	r3, #84	; 0x54
 8008562:	d802      	bhi.n	800856a <_malloc_r+0xe2>
 8008564:	0b3b      	lsrs	r3, r7, #12
 8008566:	336e      	adds	r3, #110	; 0x6e
 8008568:	e7e5      	b.n	8008536 <_malloc_r+0xae>
 800856a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800856e:	d802      	bhi.n	8008576 <_malloc_r+0xee>
 8008570:	0bfb      	lsrs	r3, r7, #15
 8008572:	3377      	adds	r3, #119	; 0x77
 8008574:	e7df      	b.n	8008536 <_malloc_r+0xae>
 8008576:	f240 5254 	movw	r2, #1364	; 0x554
 800857a:	4293      	cmp	r3, r2
 800857c:	d804      	bhi.n	8008588 <_malloc_r+0x100>
 800857e:	0cbb      	lsrs	r3, r7, #18
 8008580:	337c      	adds	r3, #124	; 0x7c
 8008582:	e7d8      	b.n	8008536 <_malloc_r+0xae>
 8008584:	233f      	movs	r3, #63	; 0x3f
 8008586:	e7d6      	b.n	8008536 <_malloc_r+0xae>
 8008588:	237e      	movs	r3, #126	; 0x7e
 800858a:	e7d4      	b.n	8008536 <_malloc_r+0xae>
 800858c:	2800      	cmp	r0, #0
 800858e:	68e1      	ldr	r1, [r4, #12]
 8008590:	db04      	blt.n	800859c <_malloc_r+0x114>
 8008592:	68a3      	ldr	r3, [r4, #8]
 8008594:	60d9      	str	r1, [r3, #12]
 8008596:	608b      	str	r3, [r1, #8]
 8008598:	18a3      	adds	r3, r4, r2
 800859a:	e7a2      	b.n	80084e2 <_malloc_r+0x5a>
 800859c:	460c      	mov	r4, r1
 800859e:	e7d0      	b.n	8008542 <_malloc_r+0xba>
 80085a0:	2800      	cmp	r0, #0
 80085a2:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80085a6:	db07      	blt.n	80085b8 <_malloc_r+0x130>
 80085a8:	44a4      	add	ip, r4
 80085aa:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80085ae:	f043 0301 	orr.w	r3, r3, #1
 80085b2:	f8cc 3004 	str.w	r3, [ip, #4]
 80085b6:	e798      	b.n	80084ea <_malloc_r+0x62>
 80085b8:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 80085bc:	6870      	ldr	r0, [r6, #4]
 80085be:	f080 809e 	bcs.w	80086fe <_malloc_r+0x276>
 80085c2:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 80085c6:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 80085ca:	f04f 0c01 	mov.w	ip, #1
 80085ce:	fa0c fc0e 	lsl.w	ip, ip, lr
 80085d2:	ea4c 0000 	orr.w	r0, ip, r0
 80085d6:	3201      	adds	r2, #1
 80085d8:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 80085dc:	6070      	str	r0, [r6, #4]
 80085de:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 80085e2:	3808      	subs	r0, #8
 80085e4:	e9c4 c002 	strd	ip, r0, [r4, #8]
 80085e8:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 80085ec:	f8cc 400c 	str.w	r4, [ip, #12]
 80085f0:	2001      	movs	r0, #1
 80085f2:	109a      	asrs	r2, r3, #2
 80085f4:	fa00 f202 	lsl.w	r2, r0, r2
 80085f8:	6870      	ldr	r0, [r6, #4]
 80085fa:	4290      	cmp	r0, r2
 80085fc:	d326      	bcc.n	800864c <_malloc_r+0x1c4>
 80085fe:	4210      	tst	r0, r2
 8008600:	d106      	bne.n	8008610 <_malloc_r+0x188>
 8008602:	f023 0303 	bic.w	r3, r3, #3
 8008606:	0052      	lsls	r2, r2, #1
 8008608:	4210      	tst	r0, r2
 800860a:	f103 0304 	add.w	r3, r3, #4
 800860e:	d0fa      	beq.n	8008606 <_malloc_r+0x17e>
 8008610:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8008614:	46c1      	mov	r9, r8
 8008616:	469e      	mov	lr, r3
 8008618:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800861c:	454c      	cmp	r4, r9
 800861e:	f040 80b3 	bne.w	8008788 <_malloc_r+0x300>
 8008622:	f10e 0e01 	add.w	lr, lr, #1
 8008626:	f01e 0f03 	tst.w	lr, #3
 800862a:	f109 0908 	add.w	r9, r9, #8
 800862e:	d1f3      	bne.n	8008618 <_malloc_r+0x190>
 8008630:	0798      	lsls	r0, r3, #30
 8008632:	f040 80ec 	bne.w	800880e <_malloc_r+0x386>
 8008636:	6873      	ldr	r3, [r6, #4]
 8008638:	ea23 0302 	bic.w	r3, r3, r2
 800863c:	6073      	str	r3, [r6, #4]
 800863e:	6870      	ldr	r0, [r6, #4]
 8008640:	0052      	lsls	r2, r2, #1
 8008642:	4290      	cmp	r0, r2
 8008644:	d302      	bcc.n	800864c <_malloc_r+0x1c4>
 8008646:	2a00      	cmp	r2, #0
 8008648:	f040 80ed 	bne.w	8008826 <_malloc_r+0x39e>
 800864c:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8008650:	f8db 1004 	ldr.w	r1, [fp, #4]
 8008654:	f021 0903 	bic.w	r9, r1, #3
 8008658:	45b9      	cmp	r9, r7
 800865a:	d304      	bcc.n	8008666 <_malloc_r+0x1de>
 800865c:	eba9 0207 	sub.w	r2, r9, r7
 8008660:	2a0f      	cmp	r2, #15
 8008662:	f300 8148 	bgt.w	80088f6 <_malloc_r+0x46e>
 8008666:	4a59      	ldr	r2, [pc, #356]	; (80087cc <_malloc_r+0x344>)
 8008668:	eb0b 0309 	add.w	r3, fp, r9
 800866c:	6811      	ldr	r1, [r2, #0]
 800866e:	2008      	movs	r0, #8
 8008670:	3110      	adds	r1, #16
 8008672:	4439      	add	r1, r7
 8008674:	9301      	str	r3, [sp, #4]
 8008676:	9100      	str	r1, [sp, #0]
 8008678:	f001 fc50 	bl	8009f1c <sysconf>
 800867c:	e9dd 1300 	ldrd	r1, r3, [sp]
 8008680:	4680      	mov	r8, r0
 8008682:	4a53      	ldr	r2, [pc, #332]	; (80087d0 <_malloc_r+0x348>)
 8008684:	6810      	ldr	r0, [r2, #0]
 8008686:	3001      	adds	r0, #1
 8008688:	bf1f      	itttt	ne
 800868a:	f101 31ff 	addne.w	r1, r1, #4294967295
 800868e:	4441      	addne	r1, r8
 8008690:	f1c8 0000 	rsbne	r0, r8, #0
 8008694:	4001      	andne	r1, r0
 8008696:	4628      	mov	r0, r5
 8008698:	e9cd 1300 	strd	r1, r3, [sp]
 800869c:	f7fb f886 	bl	80037ac <_sbrk_r>
 80086a0:	1c42      	adds	r2, r0, #1
 80086a2:	4604      	mov	r4, r0
 80086a4:	f000 80fb 	beq.w	800889e <_malloc_r+0x416>
 80086a8:	9b01      	ldr	r3, [sp, #4]
 80086aa:	9900      	ldr	r1, [sp, #0]
 80086ac:	4283      	cmp	r3, r0
 80086ae:	4a48      	ldr	r2, [pc, #288]	; (80087d0 <_malloc_r+0x348>)
 80086b0:	d902      	bls.n	80086b8 <_malloc_r+0x230>
 80086b2:	45b3      	cmp	fp, r6
 80086b4:	f040 80f3 	bne.w	800889e <_malloc_r+0x416>
 80086b8:	f8df a120 	ldr.w	sl, [pc, #288]	; 80087dc <_malloc_r+0x354>
 80086bc:	42a3      	cmp	r3, r4
 80086be:	f8da 0000 	ldr.w	r0, [sl]
 80086c2:	f108 3cff 	add.w	ip, r8, #4294967295
 80086c6:	eb00 0e01 	add.w	lr, r0, r1
 80086ca:	f8ca e000 	str.w	lr, [sl]
 80086ce:	f040 80ac 	bne.w	800882a <_malloc_r+0x3a2>
 80086d2:	ea13 0f0c 	tst.w	r3, ip
 80086d6:	f040 80a8 	bne.w	800882a <_malloc_r+0x3a2>
 80086da:	68b3      	ldr	r3, [r6, #8]
 80086dc:	4449      	add	r1, r9
 80086de:	f041 0101 	orr.w	r1, r1, #1
 80086e2:	6059      	str	r1, [r3, #4]
 80086e4:	4a3b      	ldr	r2, [pc, #236]	; (80087d4 <_malloc_r+0x34c>)
 80086e6:	f8da 3000 	ldr.w	r3, [sl]
 80086ea:	6811      	ldr	r1, [r2, #0]
 80086ec:	428b      	cmp	r3, r1
 80086ee:	bf88      	it	hi
 80086f0:	6013      	strhi	r3, [r2, #0]
 80086f2:	4a39      	ldr	r2, [pc, #228]	; (80087d8 <_malloc_r+0x350>)
 80086f4:	6811      	ldr	r1, [r2, #0]
 80086f6:	428b      	cmp	r3, r1
 80086f8:	bf88      	it	hi
 80086fa:	6013      	strhi	r3, [r2, #0]
 80086fc:	e0cf      	b.n	800889e <_malloc_r+0x416>
 80086fe:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8008702:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8008706:	d218      	bcs.n	800873a <_malloc_r+0x2b2>
 8008708:	ea4f 129c 	mov.w	r2, ip, lsr #6
 800870c:	3238      	adds	r2, #56	; 0x38
 800870e:	f102 0e01 	add.w	lr, r2, #1
 8008712:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8008716:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 800871a:	45f0      	cmp	r8, lr
 800871c:	d12b      	bne.n	8008776 <_malloc_r+0x2ee>
 800871e:	f04f 0c01 	mov.w	ip, #1
 8008722:	1092      	asrs	r2, r2, #2
 8008724:	fa0c f202 	lsl.w	r2, ip, r2
 8008728:	4310      	orrs	r0, r2
 800872a:	6070      	str	r0, [r6, #4]
 800872c:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8008730:	f8c8 4008 	str.w	r4, [r8, #8]
 8008734:	f8ce 400c 	str.w	r4, [lr, #12]
 8008738:	e75a      	b.n	80085f0 <_malloc_r+0x168>
 800873a:	2a14      	cmp	r2, #20
 800873c:	d801      	bhi.n	8008742 <_malloc_r+0x2ba>
 800873e:	325b      	adds	r2, #91	; 0x5b
 8008740:	e7e5      	b.n	800870e <_malloc_r+0x286>
 8008742:	2a54      	cmp	r2, #84	; 0x54
 8008744:	d803      	bhi.n	800874e <_malloc_r+0x2c6>
 8008746:	ea4f 321c 	mov.w	r2, ip, lsr #12
 800874a:	326e      	adds	r2, #110	; 0x6e
 800874c:	e7df      	b.n	800870e <_malloc_r+0x286>
 800874e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008752:	d803      	bhi.n	800875c <_malloc_r+0x2d4>
 8008754:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8008758:	3277      	adds	r2, #119	; 0x77
 800875a:	e7d8      	b.n	800870e <_malloc_r+0x286>
 800875c:	f240 5e54 	movw	lr, #1364	; 0x554
 8008760:	4572      	cmp	r2, lr
 8008762:	bf96      	itet	ls
 8008764:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8008768:	227e      	movhi	r2, #126	; 0x7e
 800876a:	327c      	addls	r2, #124	; 0x7c
 800876c:	e7cf      	b.n	800870e <_malloc_r+0x286>
 800876e:	f8de e008 	ldr.w	lr, [lr, #8]
 8008772:	45f0      	cmp	r8, lr
 8008774:	d005      	beq.n	8008782 <_malloc_r+0x2fa>
 8008776:	f8de 2004 	ldr.w	r2, [lr, #4]
 800877a:	f022 0203 	bic.w	r2, r2, #3
 800877e:	4562      	cmp	r2, ip
 8008780:	d8f5      	bhi.n	800876e <_malloc_r+0x2e6>
 8008782:	f8de 800c 	ldr.w	r8, [lr, #12]
 8008786:	e7d1      	b.n	800872c <_malloc_r+0x2a4>
 8008788:	6860      	ldr	r0, [r4, #4]
 800878a:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800878e:	f020 0003 	bic.w	r0, r0, #3
 8008792:	eba0 0a07 	sub.w	sl, r0, r7
 8008796:	f1ba 0f0f 	cmp.w	sl, #15
 800879a:	dd21      	ble.n	80087e0 <_malloc_r+0x358>
 800879c:	68a3      	ldr	r3, [r4, #8]
 800879e:	19e2      	adds	r2, r4, r7
 80087a0:	f047 0701 	orr.w	r7, r7, #1
 80087a4:	6067      	str	r7, [r4, #4]
 80087a6:	f8c3 c00c 	str.w	ip, [r3, #12]
 80087aa:	f8cc 3008 	str.w	r3, [ip, #8]
 80087ae:	f04a 0301 	orr.w	r3, sl, #1
 80087b2:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80087b6:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80087ba:	6053      	str	r3, [r2, #4]
 80087bc:	f844 a000 	str.w	sl, [r4, r0]
 80087c0:	e693      	b.n	80084ea <_malloc_r+0x62>
 80087c2:	bf00      	nop
 80087c4:	20000478 	.word	0x20000478
 80087c8:	20000480 	.word	0x20000480
 80087cc:	200010bc 	.word	0x200010bc
 80087d0:	20000880 	.word	0x20000880
 80087d4:	200010b4 	.word	0x200010b4
 80087d8:	200010b8 	.word	0x200010b8
 80087dc:	2000108c 	.word	0x2000108c
 80087e0:	f1ba 0f00 	cmp.w	sl, #0
 80087e4:	db11      	blt.n	800880a <_malloc_r+0x382>
 80087e6:	4420      	add	r0, r4
 80087e8:	6843      	ldr	r3, [r0, #4]
 80087ea:	f043 0301 	orr.w	r3, r3, #1
 80087ee:	6043      	str	r3, [r0, #4]
 80087f0:	f854 3f08 	ldr.w	r3, [r4, #8]!
 80087f4:	4628      	mov	r0, r5
 80087f6:	f8c3 c00c 	str.w	ip, [r3, #12]
 80087fa:	f8cc 3008 	str.w	r3, [ip, #8]
 80087fe:	f000 f893 	bl	8008928 <__malloc_unlock>
 8008802:	4620      	mov	r0, r4
 8008804:	b003      	add	sp, #12
 8008806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800880a:	4664      	mov	r4, ip
 800880c:	e706      	b.n	800861c <_malloc_r+0x194>
 800880e:	f858 0908 	ldr.w	r0, [r8], #-8
 8008812:	3b01      	subs	r3, #1
 8008814:	4540      	cmp	r0, r8
 8008816:	f43f af0b 	beq.w	8008630 <_malloc_r+0x1a8>
 800881a:	e710      	b.n	800863e <_malloc_r+0x1b6>
 800881c:	3304      	adds	r3, #4
 800881e:	0052      	lsls	r2, r2, #1
 8008820:	4210      	tst	r0, r2
 8008822:	d0fb      	beq.n	800881c <_malloc_r+0x394>
 8008824:	e6f4      	b.n	8008610 <_malloc_r+0x188>
 8008826:	4673      	mov	r3, lr
 8008828:	e7fa      	b.n	8008820 <_malloc_r+0x398>
 800882a:	6810      	ldr	r0, [r2, #0]
 800882c:	3001      	adds	r0, #1
 800882e:	bf1b      	ittet	ne
 8008830:	1ae3      	subne	r3, r4, r3
 8008832:	4473      	addne	r3, lr
 8008834:	6014      	streq	r4, [r2, #0]
 8008836:	f8ca 3000 	strne.w	r3, [sl]
 800883a:	f014 0307 	ands.w	r3, r4, #7
 800883e:	bf0e      	itee	eq
 8008840:	4618      	moveq	r0, r3
 8008842:	f1c3 0008 	rsbne	r0, r3, #8
 8008846:	1824      	addne	r4, r4, r0
 8008848:	1862      	adds	r2, r4, r1
 800884a:	ea02 010c 	and.w	r1, r2, ip
 800884e:	4480      	add	r8, r0
 8008850:	eba8 0801 	sub.w	r8, r8, r1
 8008854:	ea08 080c 	and.w	r8, r8, ip
 8008858:	4641      	mov	r1, r8
 800885a:	4628      	mov	r0, r5
 800885c:	9301      	str	r3, [sp, #4]
 800885e:	9200      	str	r2, [sp, #0]
 8008860:	f7fa ffa4 	bl	80037ac <_sbrk_r>
 8008864:	1c43      	adds	r3, r0, #1
 8008866:	e9dd 2300 	ldrd	r2, r3, [sp]
 800886a:	d105      	bne.n	8008878 <_malloc_r+0x3f0>
 800886c:	b32b      	cbz	r3, 80088ba <_malloc_r+0x432>
 800886e:	f04f 0800 	mov.w	r8, #0
 8008872:	f1a3 0008 	sub.w	r0, r3, #8
 8008876:	4410      	add	r0, r2
 8008878:	f8da 2000 	ldr.w	r2, [sl]
 800887c:	1b00      	subs	r0, r0, r4
 800887e:	4440      	add	r0, r8
 8008880:	4442      	add	r2, r8
 8008882:	f040 0001 	orr.w	r0, r0, #1
 8008886:	45b3      	cmp	fp, r6
 8008888:	60b4      	str	r4, [r6, #8]
 800888a:	f8ca 2000 	str.w	r2, [sl]
 800888e:	6060      	str	r0, [r4, #4]
 8008890:	f43f af28 	beq.w	80086e4 <_malloc_r+0x25c>
 8008894:	f1b9 0f0f 	cmp.w	r9, #15
 8008898:	d812      	bhi.n	80088c0 <_malloc_r+0x438>
 800889a:	2301      	movs	r3, #1
 800889c:	6063      	str	r3, [r4, #4]
 800889e:	68b3      	ldr	r3, [r6, #8]
 80088a0:	685b      	ldr	r3, [r3, #4]
 80088a2:	f023 0303 	bic.w	r3, r3, #3
 80088a6:	42bb      	cmp	r3, r7
 80088a8:	eba3 0207 	sub.w	r2, r3, r7
 80088ac:	d301      	bcc.n	80088b2 <_malloc_r+0x42a>
 80088ae:	2a0f      	cmp	r2, #15
 80088b0:	dc21      	bgt.n	80088f6 <_malloc_r+0x46e>
 80088b2:	4628      	mov	r0, r5
 80088b4:	f000 f838 	bl	8008928 <__malloc_unlock>
 80088b8:	e5f2      	b.n	80084a0 <_malloc_r+0x18>
 80088ba:	4610      	mov	r0, r2
 80088bc:	4698      	mov	r8, r3
 80088be:	e7db      	b.n	8008878 <_malloc_r+0x3f0>
 80088c0:	2205      	movs	r2, #5
 80088c2:	f8db 3004 	ldr.w	r3, [fp, #4]
 80088c6:	f1a9 090c 	sub.w	r9, r9, #12
 80088ca:	f029 0907 	bic.w	r9, r9, #7
 80088ce:	f003 0301 	and.w	r3, r3, #1
 80088d2:	ea43 0309 	orr.w	r3, r3, r9
 80088d6:	f8cb 3004 	str.w	r3, [fp, #4]
 80088da:	f1b9 0f0f 	cmp.w	r9, #15
 80088de:	eb0b 0309 	add.w	r3, fp, r9
 80088e2:	e9c3 2201 	strd	r2, r2, [r3, #4]
 80088e6:	f67f aefd 	bls.w	80086e4 <_malloc_r+0x25c>
 80088ea:	4628      	mov	r0, r5
 80088ec:	f10b 0108 	add.w	r1, fp, #8
 80088f0:	f003 fdfa 	bl	800c4e8 <_free_r>
 80088f4:	e6f6      	b.n	80086e4 <_malloc_r+0x25c>
 80088f6:	68b4      	ldr	r4, [r6, #8]
 80088f8:	f047 0301 	orr.w	r3, r7, #1
 80088fc:	f042 0201 	orr.w	r2, r2, #1
 8008900:	4427      	add	r7, r4
 8008902:	6063      	str	r3, [r4, #4]
 8008904:	60b7      	str	r7, [r6, #8]
 8008906:	607a      	str	r2, [r7, #4]
 8008908:	e5ef      	b.n	80084ea <_malloc_r+0x62>
 800890a:	bf00      	nop

0800890c <memset>:
 800890c:	4603      	mov	r3, r0
 800890e:	4402      	add	r2, r0
 8008910:	4293      	cmp	r3, r2
 8008912:	d100      	bne.n	8008916 <memset+0xa>
 8008914:	4770      	bx	lr
 8008916:	f803 1b01 	strb.w	r1, [r3], #1
 800891a:	e7f9      	b.n	8008910 <memset+0x4>

0800891c <__malloc_lock>:
 800891c:	4801      	ldr	r0, [pc, #4]	; (8008924 <__malloc_lock+0x8>)
 800891e:	f004 b813 	b.w	800c948 <__retarget_lock_acquire_recursive>
 8008922:	bf00      	nop
 8008924:	2000181c 	.word	0x2000181c

08008928 <__malloc_unlock>:
 8008928:	4801      	ldr	r0, [pc, #4]	; (8008930 <__malloc_unlock+0x8>)
 800892a:	f004 b80e 	b.w	800c94a <__retarget_lock_release_recursive>
 800892e:	bf00      	nop
 8008930:	2000181c 	.word	0x2000181c

08008934 <printf>:
 8008934:	b40f      	push	{r0, r1, r2, r3}
 8008936:	b507      	push	{r0, r1, r2, lr}
 8008938:	4906      	ldr	r1, [pc, #24]	; (8008954 <printf+0x20>)
 800893a:	ab04      	add	r3, sp, #16
 800893c:	6808      	ldr	r0, [r1, #0]
 800893e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008942:	6881      	ldr	r1, [r0, #8]
 8008944:	9301      	str	r3, [sp, #4]
 8008946:	f001 faf7 	bl	8009f38 <_vfprintf_r>
 800894a:	b003      	add	sp, #12
 800894c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008950:	b004      	add	sp, #16
 8008952:	4770      	bx	lr
 8008954:	2000004c 	.word	0x2000004c

08008958 <setvbuf>:
 8008958:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800895c:	461d      	mov	r5, r3
 800895e:	4b59      	ldr	r3, [pc, #356]	; (8008ac4 <setvbuf+0x16c>)
 8008960:	4604      	mov	r4, r0
 8008962:	681f      	ldr	r7, [r3, #0]
 8008964:	460e      	mov	r6, r1
 8008966:	4690      	mov	r8, r2
 8008968:	b127      	cbz	r7, 8008974 <setvbuf+0x1c>
 800896a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800896c:	b913      	cbnz	r3, 8008974 <setvbuf+0x1c>
 800896e:	4638      	mov	r0, r7
 8008970:	f003 fd2a 	bl	800c3c8 <__sinit>
 8008974:	f1b8 0f02 	cmp.w	r8, #2
 8008978:	d006      	beq.n	8008988 <setvbuf+0x30>
 800897a:	f1b8 0f01 	cmp.w	r8, #1
 800897e:	f200 809b 	bhi.w	8008ab8 <setvbuf+0x160>
 8008982:	2d00      	cmp	r5, #0
 8008984:	f2c0 8098 	blt.w	8008ab8 <setvbuf+0x160>
 8008988:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800898a:	07db      	lsls	r3, r3, #31
 800898c:	d405      	bmi.n	800899a <setvbuf+0x42>
 800898e:	89a3      	ldrh	r3, [r4, #12]
 8008990:	0598      	lsls	r0, r3, #22
 8008992:	d402      	bmi.n	800899a <setvbuf+0x42>
 8008994:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008996:	f003 ffd7 	bl	800c948 <__retarget_lock_acquire_recursive>
 800899a:	4621      	mov	r1, r4
 800899c:	4638      	mov	r0, r7
 800899e:	f003 fca7 	bl	800c2f0 <_fflush_r>
 80089a2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80089a4:	b141      	cbz	r1, 80089b8 <setvbuf+0x60>
 80089a6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80089aa:	4299      	cmp	r1, r3
 80089ac:	d002      	beq.n	80089b4 <setvbuf+0x5c>
 80089ae:	4638      	mov	r0, r7
 80089b0:	f003 fd9a 	bl	800c4e8 <_free_r>
 80089b4:	2300      	movs	r3, #0
 80089b6:	6323      	str	r3, [r4, #48]	; 0x30
 80089b8:	2300      	movs	r3, #0
 80089ba:	61a3      	str	r3, [r4, #24]
 80089bc:	6063      	str	r3, [r4, #4]
 80089be:	89a3      	ldrh	r3, [r4, #12]
 80089c0:	0619      	lsls	r1, r3, #24
 80089c2:	d503      	bpl.n	80089cc <setvbuf+0x74>
 80089c4:	4638      	mov	r0, r7
 80089c6:	6921      	ldr	r1, [r4, #16]
 80089c8:	f003 fd8e 	bl	800c4e8 <_free_r>
 80089cc:	89a3      	ldrh	r3, [r4, #12]
 80089ce:	f1b8 0f02 	cmp.w	r8, #2
 80089d2:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80089d6:	f023 0303 	bic.w	r3, r3, #3
 80089da:	81a3      	strh	r3, [r4, #12]
 80089dc:	d068      	beq.n	8008ab0 <setvbuf+0x158>
 80089de:	ab01      	add	r3, sp, #4
 80089e0:	466a      	mov	r2, sp
 80089e2:	4621      	mov	r1, r4
 80089e4:	4638      	mov	r0, r7
 80089e6:	f003 ffb1 	bl	800c94c <__swhatbuf_r>
 80089ea:	89a3      	ldrh	r3, [r4, #12]
 80089ec:	4318      	orrs	r0, r3
 80089ee:	81a0      	strh	r0, [r4, #12]
 80089f0:	bb35      	cbnz	r5, 8008a40 <setvbuf+0xe8>
 80089f2:	9d00      	ldr	r5, [sp, #0]
 80089f4:	4628      	mov	r0, r5
 80089f6:	f7ff fd3f 	bl	8008478 <malloc>
 80089fa:	4606      	mov	r6, r0
 80089fc:	2800      	cmp	r0, #0
 80089fe:	d152      	bne.n	8008aa6 <setvbuf+0x14e>
 8008a00:	f8dd 9000 	ldr.w	r9, [sp]
 8008a04:	45a9      	cmp	r9, r5
 8008a06:	d147      	bne.n	8008a98 <setvbuf+0x140>
 8008a08:	f04f 35ff 	mov.w	r5, #4294967295
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	60a2      	str	r2, [r4, #8]
 8008a10:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008a14:	6022      	str	r2, [r4, #0]
 8008a16:	6122      	str	r2, [r4, #16]
 8008a18:	2201      	movs	r2, #1
 8008a1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a1e:	6162      	str	r2, [r4, #20]
 8008a20:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008a22:	f043 0302 	orr.w	r3, r3, #2
 8008a26:	07d2      	lsls	r2, r2, #31
 8008a28:	81a3      	strh	r3, [r4, #12]
 8008a2a:	d405      	bmi.n	8008a38 <setvbuf+0xe0>
 8008a2c:	f413 7f00 	tst.w	r3, #512	; 0x200
 8008a30:	d102      	bne.n	8008a38 <setvbuf+0xe0>
 8008a32:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a34:	f003 ff89 	bl	800c94a <__retarget_lock_release_recursive>
 8008a38:	4628      	mov	r0, r5
 8008a3a:	b003      	add	sp, #12
 8008a3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008a40:	2e00      	cmp	r6, #0
 8008a42:	d0d7      	beq.n	80089f4 <setvbuf+0x9c>
 8008a44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a46:	b913      	cbnz	r3, 8008a4e <setvbuf+0xf6>
 8008a48:	4638      	mov	r0, r7
 8008a4a:	f003 fcbd 	bl	800c3c8 <__sinit>
 8008a4e:	9b00      	ldr	r3, [sp, #0]
 8008a50:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8008a54:	42ab      	cmp	r3, r5
 8008a56:	bf18      	it	ne
 8008a58:	89a3      	ldrhne	r3, [r4, #12]
 8008a5a:	6026      	str	r6, [r4, #0]
 8008a5c:	bf1c      	itt	ne
 8008a5e:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8008a62:	81a3      	strhne	r3, [r4, #12]
 8008a64:	f1b8 0f01 	cmp.w	r8, #1
 8008a68:	bf02      	ittt	eq
 8008a6a:	89a3      	ldrheq	r3, [r4, #12]
 8008a6c:	f043 0301 	orreq.w	r3, r3, #1
 8008a70:	81a3      	strheq	r3, [r4, #12]
 8008a72:	89a2      	ldrh	r2, [r4, #12]
 8008a74:	f012 0308 	ands.w	r3, r2, #8
 8008a78:	d01c      	beq.n	8008ab4 <setvbuf+0x15c>
 8008a7a:	07d3      	lsls	r3, r2, #31
 8008a7c:	bf41      	itttt	mi
 8008a7e:	2300      	movmi	r3, #0
 8008a80:	426d      	negmi	r5, r5
 8008a82:	60a3      	strmi	r3, [r4, #8]
 8008a84:	61a5      	strmi	r5, [r4, #24]
 8008a86:	bf58      	it	pl
 8008a88:	60a5      	strpl	r5, [r4, #8]
 8008a8a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8008a8c:	f015 0501 	ands.w	r5, r5, #1
 8008a90:	d115      	bne.n	8008abe <setvbuf+0x166>
 8008a92:	f412 7f00 	tst.w	r2, #512	; 0x200
 8008a96:	e7cb      	b.n	8008a30 <setvbuf+0xd8>
 8008a98:	4648      	mov	r0, r9
 8008a9a:	f7ff fced 	bl	8008478 <malloc>
 8008a9e:	4606      	mov	r6, r0
 8008aa0:	2800      	cmp	r0, #0
 8008aa2:	d0b1      	beq.n	8008a08 <setvbuf+0xb0>
 8008aa4:	464d      	mov	r5, r9
 8008aa6:	89a3      	ldrh	r3, [r4, #12]
 8008aa8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008aac:	81a3      	strh	r3, [r4, #12]
 8008aae:	e7c9      	b.n	8008a44 <setvbuf+0xec>
 8008ab0:	2500      	movs	r5, #0
 8008ab2:	e7ab      	b.n	8008a0c <setvbuf+0xb4>
 8008ab4:	60a3      	str	r3, [r4, #8]
 8008ab6:	e7e8      	b.n	8008a8a <setvbuf+0x132>
 8008ab8:	f04f 35ff 	mov.w	r5, #4294967295
 8008abc:	e7bc      	b.n	8008a38 <setvbuf+0xe0>
 8008abe:	2500      	movs	r5, #0
 8008ac0:	e7ba      	b.n	8008a38 <setvbuf+0xe0>
 8008ac2:	bf00      	nop
 8008ac4:	2000004c 	.word	0x2000004c

08008ac8 <snprintf>:
 8008ac8:	b40c      	push	{r2, r3}
 8008aca:	b530      	push	{r4, r5, lr}
 8008acc:	4b17      	ldr	r3, [pc, #92]	; (8008b2c <snprintf+0x64>)
 8008ace:	1e0c      	subs	r4, r1, #0
 8008ad0:	681d      	ldr	r5, [r3, #0]
 8008ad2:	b09d      	sub	sp, #116	; 0x74
 8008ad4:	da08      	bge.n	8008ae8 <snprintf+0x20>
 8008ad6:	238b      	movs	r3, #139	; 0x8b
 8008ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8008adc:	602b      	str	r3, [r5, #0]
 8008ade:	b01d      	add	sp, #116	; 0x74
 8008ae0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008ae4:	b002      	add	sp, #8
 8008ae6:	4770      	bx	lr
 8008ae8:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008aec:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008af0:	bf0c      	ite	eq
 8008af2:	4623      	moveq	r3, r4
 8008af4:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008af8:	9304      	str	r3, [sp, #16]
 8008afa:	9307      	str	r3, [sp, #28]
 8008afc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008b00:	9002      	str	r0, [sp, #8]
 8008b02:	9006      	str	r0, [sp, #24]
 8008b04:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008b08:	4628      	mov	r0, r5
 8008b0a:	ab21      	add	r3, sp, #132	; 0x84
 8008b0c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008b0e:	a902      	add	r1, sp, #8
 8008b10:	9301      	str	r3, [sp, #4]
 8008b12:	f000 f82d 	bl	8008b70 <_svfprintf_r>
 8008b16:	1c43      	adds	r3, r0, #1
 8008b18:	bfbc      	itt	lt
 8008b1a:	238b      	movlt	r3, #139	; 0x8b
 8008b1c:	602b      	strlt	r3, [r5, #0]
 8008b1e:	2c00      	cmp	r4, #0
 8008b20:	d0dd      	beq.n	8008ade <snprintf+0x16>
 8008b22:	2200      	movs	r2, #0
 8008b24:	9b02      	ldr	r3, [sp, #8]
 8008b26:	701a      	strb	r2, [r3, #0]
 8008b28:	e7d9      	b.n	8008ade <snprintf+0x16>
 8008b2a:	bf00      	nop
 8008b2c:	2000004c 	.word	0x2000004c

08008b30 <sprintf>:
 8008b30:	b40e      	push	{r1, r2, r3}
 8008b32:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008b36:	b500      	push	{lr}
 8008b38:	b09c      	sub	sp, #112	; 0x70
 8008b3a:	ab1d      	add	r3, sp, #116	; 0x74
 8008b3c:	9002      	str	r0, [sp, #8]
 8008b3e:	9006      	str	r0, [sp, #24]
 8008b40:	9107      	str	r1, [sp, #28]
 8008b42:	9104      	str	r1, [sp, #16]
 8008b44:	4808      	ldr	r0, [pc, #32]	; (8008b68 <sprintf+0x38>)
 8008b46:	4909      	ldr	r1, [pc, #36]	; (8008b6c <sprintf+0x3c>)
 8008b48:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b4c:	9105      	str	r1, [sp, #20]
 8008b4e:	6800      	ldr	r0, [r0, #0]
 8008b50:	a902      	add	r1, sp, #8
 8008b52:	9301      	str	r3, [sp, #4]
 8008b54:	f000 f80c 	bl	8008b70 <_svfprintf_r>
 8008b58:	2200      	movs	r2, #0
 8008b5a:	9b02      	ldr	r3, [sp, #8]
 8008b5c:	701a      	strb	r2, [r3, #0]
 8008b5e:	b01c      	add	sp, #112	; 0x70
 8008b60:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b64:	b003      	add	sp, #12
 8008b66:	4770      	bx	lr
 8008b68:	2000004c 	.word	0x2000004c
 8008b6c:	ffff0208 	.word	0xffff0208

08008b70 <_svfprintf_r>:
 8008b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b74:	b0d3      	sub	sp, #332	; 0x14c
 8008b76:	468b      	mov	fp, r1
 8008b78:	9207      	str	r2, [sp, #28]
 8008b7a:	461e      	mov	r6, r3
 8008b7c:	4681      	mov	r9, r0
 8008b7e:	f003 fedd 	bl	800c93c <_localeconv_r>
 8008b82:	6803      	ldr	r3, [r0, #0]
 8008b84:	4618      	mov	r0, r3
 8008b86:	9318      	str	r3, [sp, #96]	; 0x60
 8008b88:	f7f7 fae2 	bl	8000150 <strlen>
 8008b8c:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8008b90:	9012      	str	r0, [sp, #72]	; 0x48
 8008b92:	061a      	lsls	r2, r3, #24
 8008b94:	d518      	bpl.n	8008bc8 <_svfprintf_r+0x58>
 8008b96:	f8db 3010 	ldr.w	r3, [fp, #16]
 8008b9a:	b9ab      	cbnz	r3, 8008bc8 <_svfprintf_r+0x58>
 8008b9c:	2140      	movs	r1, #64	; 0x40
 8008b9e:	4648      	mov	r0, r9
 8008ba0:	f7ff fc72 	bl	8008488 <_malloc_r>
 8008ba4:	f8cb 0000 	str.w	r0, [fp]
 8008ba8:	f8cb 0010 	str.w	r0, [fp, #16]
 8008bac:	b948      	cbnz	r0, 8008bc2 <_svfprintf_r+0x52>
 8008bae:	230c      	movs	r3, #12
 8008bb0:	f8c9 3000 	str.w	r3, [r9]
 8008bb4:	f04f 33ff 	mov.w	r3, #4294967295
 8008bb8:	9313      	str	r3, [sp, #76]	; 0x4c
 8008bba:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8008bbc:	b053      	add	sp, #332	; 0x14c
 8008bbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bc2:	2340      	movs	r3, #64	; 0x40
 8008bc4:	f8cb 3014 	str.w	r3, [fp, #20]
 8008bc8:	2500      	movs	r5, #0
 8008bca:	2200      	movs	r2, #0
 8008bcc:	2300      	movs	r3, #0
 8008bce:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8008bd2:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008bd6:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8008bda:	ac29      	add	r4, sp, #164	; 0xa4
 8008bdc:	9426      	str	r4, [sp, #152]	; 0x98
 8008bde:	9508      	str	r5, [sp, #32]
 8008be0:	950e      	str	r5, [sp, #56]	; 0x38
 8008be2:	9516      	str	r5, [sp, #88]	; 0x58
 8008be4:	9519      	str	r5, [sp, #100]	; 0x64
 8008be6:	9513      	str	r5, [sp, #76]	; 0x4c
 8008be8:	9b07      	ldr	r3, [sp, #28]
 8008bea:	461d      	mov	r5, r3
 8008bec:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008bf0:	b10a      	cbz	r2, 8008bf6 <_svfprintf_r+0x86>
 8008bf2:	2a25      	cmp	r2, #37	; 0x25
 8008bf4:	d1f9      	bne.n	8008bea <_svfprintf_r+0x7a>
 8008bf6:	9b07      	ldr	r3, [sp, #28]
 8008bf8:	1aef      	subs	r7, r5, r3
 8008bfa:	d00d      	beq.n	8008c18 <_svfprintf_r+0xa8>
 8008bfc:	e9c4 3700 	strd	r3, r7, [r4]
 8008c00:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008c02:	443b      	add	r3, r7
 8008c04:	9328      	str	r3, [sp, #160]	; 0xa0
 8008c06:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008c08:	3301      	adds	r3, #1
 8008c0a:	2b07      	cmp	r3, #7
 8008c0c:	9327      	str	r3, [sp, #156]	; 0x9c
 8008c0e:	dc78      	bgt.n	8008d02 <_svfprintf_r+0x192>
 8008c10:	3408      	adds	r4, #8
 8008c12:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008c14:	443b      	add	r3, r7
 8008c16:	9313      	str	r3, [sp, #76]	; 0x4c
 8008c18:	782b      	ldrb	r3, [r5, #0]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	f001 8142 	beq.w	8009ea4 <_svfprintf_r+0x1334>
 8008c20:	2300      	movs	r3, #0
 8008c22:	f04f 38ff 	mov.w	r8, #4294967295
 8008c26:	469a      	mov	sl, r3
 8008c28:	270a      	movs	r7, #10
 8008c2a:	212b      	movs	r1, #43	; 0x2b
 8008c2c:	3501      	adds	r5, #1
 8008c2e:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008c32:	9314      	str	r3, [sp, #80]	; 0x50
 8008c34:	462a      	mov	r2, r5
 8008c36:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008c3a:	930b      	str	r3, [sp, #44]	; 0x2c
 8008c3c:	920f      	str	r2, [sp, #60]	; 0x3c
 8008c3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c40:	3b20      	subs	r3, #32
 8008c42:	2b5a      	cmp	r3, #90	; 0x5a
 8008c44:	f200 85a0 	bhi.w	8009788 <_svfprintf_r+0xc18>
 8008c48:	e8df f013 	tbh	[pc, r3, lsl #1]
 8008c4c:	059e007e 	.word	0x059e007e
 8008c50:	0086059e 	.word	0x0086059e
 8008c54:	059e059e 	.word	0x059e059e
 8008c58:	0065059e 	.word	0x0065059e
 8008c5c:	059e059e 	.word	0x059e059e
 8008c60:	00930089 	.word	0x00930089
 8008c64:	0090059e 	.word	0x0090059e
 8008c68:	059e0096 	.word	0x059e0096
 8008c6c:	00b300b0 	.word	0x00b300b0
 8008c70:	00b300b3 	.word	0x00b300b3
 8008c74:	00b300b3 	.word	0x00b300b3
 8008c78:	00b300b3 	.word	0x00b300b3
 8008c7c:	00b300b3 	.word	0x00b300b3
 8008c80:	059e059e 	.word	0x059e059e
 8008c84:	059e059e 	.word	0x059e059e
 8008c88:	059e059e 	.word	0x059e059e
 8008c8c:	011d059e 	.word	0x011d059e
 8008c90:	00e0059e 	.word	0x00e0059e
 8008c94:	011d00f3 	.word	0x011d00f3
 8008c98:	011d011d 	.word	0x011d011d
 8008c9c:	059e059e 	.word	0x059e059e
 8008ca0:	059e059e 	.word	0x059e059e
 8008ca4:	059e00c3 	.word	0x059e00c3
 8008ca8:	0471059e 	.word	0x0471059e
 8008cac:	059e059e 	.word	0x059e059e
 8008cb0:	04b8059e 	.word	0x04b8059e
 8008cb4:	04da059e 	.word	0x04da059e
 8008cb8:	059e059e 	.word	0x059e059e
 8008cbc:	059e04f9 	.word	0x059e04f9
 8008cc0:	059e059e 	.word	0x059e059e
 8008cc4:	059e059e 	.word	0x059e059e
 8008cc8:	059e059e 	.word	0x059e059e
 8008ccc:	011d059e 	.word	0x011d059e
 8008cd0:	00e0059e 	.word	0x00e0059e
 8008cd4:	011d00f5 	.word	0x011d00f5
 8008cd8:	011d011d 	.word	0x011d011d
 8008cdc:	00f500c6 	.word	0x00f500c6
 8008ce0:	059e00da 	.word	0x059e00da
 8008ce4:	059e00d3 	.word	0x059e00d3
 8008ce8:	0473044e 	.word	0x0473044e
 8008cec:	00da04a7 	.word	0x00da04a7
 8008cf0:	04b8059e 	.word	0x04b8059e
 8008cf4:	04dc007c 	.word	0x04dc007c
 8008cf8:	059e059e 	.word	0x059e059e
 8008cfc:	059e0516 	.word	0x059e0516
 8008d00:	007c      	.short	0x007c
 8008d02:	4659      	mov	r1, fp
 8008d04:	4648      	mov	r0, r9
 8008d06:	aa26      	add	r2, sp, #152	; 0x98
 8008d08:	f004 fc2a 	bl	800d560 <__ssprint_r>
 8008d0c:	2800      	cmp	r0, #0
 8008d0e:	f040 8128 	bne.w	8008f62 <_svfprintf_r+0x3f2>
 8008d12:	ac29      	add	r4, sp, #164	; 0xa4
 8008d14:	e77d      	b.n	8008c12 <_svfprintf_r+0xa2>
 8008d16:	4648      	mov	r0, r9
 8008d18:	f003 fe10 	bl	800c93c <_localeconv_r>
 8008d1c:	6843      	ldr	r3, [r0, #4]
 8008d1e:	4618      	mov	r0, r3
 8008d20:	9319      	str	r3, [sp, #100]	; 0x64
 8008d22:	f7f7 fa15 	bl	8000150 <strlen>
 8008d26:	9016      	str	r0, [sp, #88]	; 0x58
 8008d28:	4648      	mov	r0, r9
 8008d2a:	f003 fe07 	bl	800c93c <_localeconv_r>
 8008d2e:	6883      	ldr	r3, [r0, #8]
 8008d30:	212b      	movs	r1, #43	; 0x2b
 8008d32:	930e      	str	r3, [sp, #56]	; 0x38
 8008d34:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008d36:	b12b      	cbz	r3, 8008d44 <_svfprintf_r+0x1d4>
 8008d38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d3a:	b11b      	cbz	r3, 8008d44 <_svfprintf_r+0x1d4>
 8008d3c:	781b      	ldrb	r3, [r3, #0]
 8008d3e:	b10b      	cbz	r3, 8008d44 <_svfprintf_r+0x1d4>
 8008d40:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8008d44:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008d46:	e775      	b.n	8008c34 <_svfprintf_r+0xc4>
 8008d48:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d1f9      	bne.n	8008d44 <_svfprintf_r+0x1d4>
 8008d50:	2320      	movs	r3, #32
 8008d52:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008d56:	e7f5      	b.n	8008d44 <_svfprintf_r+0x1d4>
 8008d58:	f04a 0a01 	orr.w	sl, sl, #1
 8008d5c:	e7f2      	b.n	8008d44 <_svfprintf_r+0x1d4>
 8008d5e:	f856 3b04 	ldr.w	r3, [r6], #4
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	9314      	str	r3, [sp, #80]	; 0x50
 8008d66:	daed      	bge.n	8008d44 <_svfprintf_r+0x1d4>
 8008d68:	425b      	negs	r3, r3
 8008d6a:	9314      	str	r3, [sp, #80]	; 0x50
 8008d6c:	f04a 0a04 	orr.w	sl, sl, #4
 8008d70:	e7e8      	b.n	8008d44 <_svfprintf_r+0x1d4>
 8008d72:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8008d76:	e7e5      	b.n	8008d44 <_svfprintf_r+0x1d4>
 8008d78:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008d7a:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008d7e:	2b2a      	cmp	r3, #42	; 0x2a
 8008d80:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d82:	d110      	bne.n	8008da6 <_svfprintf_r+0x236>
 8008d84:	f856 0b04 	ldr.w	r0, [r6], #4
 8008d88:	920f      	str	r2, [sp, #60]	; 0x3c
 8008d8a:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 8008d8e:	e7d9      	b.n	8008d44 <_svfprintf_r+0x1d4>
 8008d90:	fb07 3808 	mla	r8, r7, r8, r3
 8008d94:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008d98:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d9c:	3b30      	subs	r3, #48	; 0x30
 8008d9e:	2b09      	cmp	r3, #9
 8008da0:	d9f6      	bls.n	8008d90 <_svfprintf_r+0x220>
 8008da2:	920f      	str	r2, [sp, #60]	; 0x3c
 8008da4:	e74b      	b.n	8008c3e <_svfprintf_r+0xce>
 8008da6:	f04f 0800 	mov.w	r8, #0
 8008daa:	e7f6      	b.n	8008d9a <_svfprintf_r+0x22a>
 8008dac:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8008db0:	e7c8      	b.n	8008d44 <_svfprintf_r+0x1d4>
 8008db2:	2300      	movs	r3, #0
 8008db4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008db6:	9314      	str	r3, [sp, #80]	; 0x50
 8008db8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008dba:	9814      	ldr	r0, [sp, #80]	; 0x50
 8008dbc:	3b30      	subs	r3, #48	; 0x30
 8008dbe:	fb07 3300 	mla	r3, r7, r0, r3
 8008dc2:	9314      	str	r3, [sp, #80]	; 0x50
 8008dc4:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008dc8:	930b      	str	r3, [sp, #44]	; 0x2c
 8008dca:	3b30      	subs	r3, #48	; 0x30
 8008dcc:	2b09      	cmp	r3, #9
 8008dce:	d9f3      	bls.n	8008db8 <_svfprintf_r+0x248>
 8008dd0:	e7e7      	b.n	8008da2 <_svfprintf_r+0x232>
 8008dd2:	f04a 0a08 	orr.w	sl, sl, #8
 8008dd6:	e7b5      	b.n	8008d44 <_svfprintf_r+0x1d4>
 8008dd8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008dda:	781b      	ldrb	r3, [r3, #0]
 8008ddc:	2b68      	cmp	r3, #104	; 0x68
 8008dde:	bf01      	itttt	eq
 8008de0:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8008de2:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8008de6:	3301      	addeq	r3, #1
 8008de8:	930f      	streq	r3, [sp, #60]	; 0x3c
 8008dea:	bf18      	it	ne
 8008dec:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8008df0:	e7a8      	b.n	8008d44 <_svfprintf_r+0x1d4>
 8008df2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008df4:	781b      	ldrb	r3, [r3, #0]
 8008df6:	2b6c      	cmp	r3, #108	; 0x6c
 8008df8:	d105      	bne.n	8008e06 <_svfprintf_r+0x296>
 8008dfa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008dfc:	3301      	adds	r3, #1
 8008dfe:	930f      	str	r3, [sp, #60]	; 0x3c
 8008e00:	f04a 0a20 	orr.w	sl, sl, #32
 8008e04:	e79e      	b.n	8008d44 <_svfprintf_r+0x1d4>
 8008e06:	f04a 0a10 	orr.w	sl, sl, #16
 8008e0a:	e79b      	b.n	8008d44 <_svfprintf_r+0x1d4>
 8008e0c:	4632      	mov	r2, r6
 8008e0e:	2000      	movs	r0, #0
 8008e10:	f852 3b04 	ldr.w	r3, [r2], #4
 8008e14:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8008e18:	920a      	str	r2, [sp, #40]	; 0x28
 8008e1a:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8008e1e:	ab39      	add	r3, sp, #228	; 0xe4
 8008e20:	4607      	mov	r7, r0
 8008e22:	f04f 0801 	mov.w	r8, #1
 8008e26:	4606      	mov	r6, r0
 8008e28:	4605      	mov	r5, r0
 8008e2a:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8008e2e:	9307      	str	r3, [sp, #28]
 8008e30:	e1a9      	b.n	8009186 <_svfprintf_r+0x616>
 8008e32:	f04a 0a10 	orr.w	sl, sl, #16
 8008e36:	f01a 0f20 	tst.w	sl, #32
 8008e3a:	d011      	beq.n	8008e60 <_svfprintf_r+0x2f0>
 8008e3c:	3607      	adds	r6, #7
 8008e3e:	f026 0307 	bic.w	r3, r6, #7
 8008e42:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8008e46:	930a      	str	r3, [sp, #40]	; 0x28
 8008e48:	2e00      	cmp	r6, #0
 8008e4a:	f177 0300 	sbcs.w	r3, r7, #0
 8008e4e:	da05      	bge.n	8008e5c <_svfprintf_r+0x2ec>
 8008e50:	232d      	movs	r3, #45	; 0x2d
 8008e52:	4276      	negs	r6, r6
 8008e54:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8008e58:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008e5c:	2301      	movs	r3, #1
 8008e5e:	e377      	b.n	8009550 <_svfprintf_r+0x9e0>
 8008e60:	1d33      	adds	r3, r6, #4
 8008e62:	f01a 0f10 	tst.w	sl, #16
 8008e66:	930a      	str	r3, [sp, #40]	; 0x28
 8008e68:	d002      	beq.n	8008e70 <_svfprintf_r+0x300>
 8008e6a:	6836      	ldr	r6, [r6, #0]
 8008e6c:	17f7      	asrs	r7, r6, #31
 8008e6e:	e7eb      	b.n	8008e48 <_svfprintf_r+0x2d8>
 8008e70:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008e74:	6836      	ldr	r6, [r6, #0]
 8008e76:	d001      	beq.n	8008e7c <_svfprintf_r+0x30c>
 8008e78:	b236      	sxth	r6, r6
 8008e7a:	e7f7      	b.n	8008e6c <_svfprintf_r+0x2fc>
 8008e7c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8008e80:	bf18      	it	ne
 8008e82:	b276      	sxtbne	r6, r6
 8008e84:	e7f2      	b.n	8008e6c <_svfprintf_r+0x2fc>
 8008e86:	3607      	adds	r6, #7
 8008e88:	f026 0307 	bic.w	r3, r6, #7
 8008e8c:	4619      	mov	r1, r3
 8008e8e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8008e92:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008e96:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8008e9a:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8008e9e:	910a      	str	r1, [sp, #40]	; 0x28
 8008ea0:	f04f 32ff 	mov.w	r2, #4294967295
 8008ea4:	4630      	mov	r0, r6
 8008ea6:	4629      	mov	r1, r5
 8008ea8:	4b32      	ldr	r3, [pc, #200]	; (8008f74 <_svfprintf_r+0x404>)
 8008eaa:	f7f7 fdaf 	bl	8000a0c <__aeabi_dcmpun>
 8008eae:	bb08      	cbnz	r0, 8008ef4 <_svfprintf_r+0x384>
 8008eb0:	f04f 32ff 	mov.w	r2, #4294967295
 8008eb4:	4630      	mov	r0, r6
 8008eb6:	4629      	mov	r1, r5
 8008eb8:	4b2e      	ldr	r3, [pc, #184]	; (8008f74 <_svfprintf_r+0x404>)
 8008eba:	f7f7 fd89 	bl	80009d0 <__aeabi_dcmple>
 8008ebe:	b9c8      	cbnz	r0, 8008ef4 <_svfprintf_r+0x384>
 8008ec0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	f7f7 fd78 	bl	80009bc <__aeabi_dcmplt>
 8008ecc:	b110      	cbz	r0, 8008ed4 <_svfprintf_r+0x364>
 8008ece:	232d      	movs	r3, #45	; 0x2d
 8008ed0:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008ed4:	4a28      	ldr	r2, [pc, #160]	; (8008f78 <_svfprintf_r+0x408>)
 8008ed6:	4829      	ldr	r0, [pc, #164]	; (8008f7c <_svfprintf_r+0x40c>)
 8008ed8:	4613      	mov	r3, r2
 8008eda:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008edc:	2700      	movs	r7, #0
 8008ede:	2947      	cmp	r1, #71	; 0x47
 8008ee0:	bfc8      	it	gt
 8008ee2:	4603      	movgt	r3, r0
 8008ee4:	f04f 0803 	mov.w	r8, #3
 8008ee8:	9307      	str	r3, [sp, #28]
 8008eea:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8008eee:	463e      	mov	r6, r7
 8008ef0:	f000 bc24 	b.w	800973c <_svfprintf_r+0xbcc>
 8008ef4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008ef8:	4610      	mov	r0, r2
 8008efa:	4619      	mov	r1, r3
 8008efc:	f7f7 fd86 	bl	8000a0c <__aeabi_dcmpun>
 8008f00:	4607      	mov	r7, r0
 8008f02:	b148      	cbz	r0, 8008f18 <_svfprintf_r+0x3a8>
 8008f04:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008f06:	4a1e      	ldr	r2, [pc, #120]	; (8008f80 <_svfprintf_r+0x410>)
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	bfb8      	it	lt
 8008f0c:	232d      	movlt	r3, #45	; 0x2d
 8008f0e:	481d      	ldr	r0, [pc, #116]	; (8008f84 <_svfprintf_r+0x414>)
 8008f10:	bfb8      	it	lt
 8008f12:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8008f16:	e7df      	b.n	8008ed8 <_svfprintf_r+0x368>
 8008f18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f1a:	f023 0320 	bic.w	r3, r3, #32
 8008f1e:	2b41      	cmp	r3, #65	; 0x41
 8008f20:	930c      	str	r3, [sp, #48]	; 0x30
 8008f22:	d131      	bne.n	8008f88 <_svfprintf_r+0x418>
 8008f24:	2330      	movs	r3, #48	; 0x30
 8008f26:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8008f2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f2c:	f04a 0a02 	orr.w	sl, sl, #2
 8008f30:	2b61      	cmp	r3, #97	; 0x61
 8008f32:	bf0c      	ite	eq
 8008f34:	2378      	moveq	r3, #120	; 0x78
 8008f36:	2358      	movne	r3, #88	; 0x58
 8008f38:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 8008f3c:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8008f40:	f340 81fa 	ble.w	8009338 <_svfprintf_r+0x7c8>
 8008f44:	4648      	mov	r0, r9
 8008f46:	f108 0101 	add.w	r1, r8, #1
 8008f4a:	f7ff fa9d 	bl	8008488 <_malloc_r>
 8008f4e:	9007      	str	r0, [sp, #28]
 8008f50:	2800      	cmp	r0, #0
 8008f52:	f040 81f4 	bne.w	800933e <_svfprintf_r+0x7ce>
 8008f56:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8008f5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f5e:	f8ab 300c 	strh.w	r3, [fp, #12]
 8008f62:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8008f66:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008f6a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008f6c:	bf18      	it	ne
 8008f6e:	f04f 33ff 	movne.w	r3, #4294967295
 8008f72:	e621      	b.n	8008bb8 <_svfprintf_r+0x48>
 8008f74:	7fefffff 	.word	0x7fefffff
 8008f78:	0801020c 	.word	0x0801020c
 8008f7c:	08010210 	.word	0x08010210
 8008f80:	08010214 	.word	0x08010214
 8008f84:	08010218 	.word	0x08010218
 8008f88:	f1b8 3fff 	cmp.w	r8, #4294967295
 8008f8c:	f000 81d9 	beq.w	8009342 <_svfprintf_r+0x7d2>
 8008f90:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008f92:	2b47      	cmp	r3, #71	; 0x47
 8008f94:	d105      	bne.n	8008fa2 <_svfprintf_r+0x432>
 8008f96:	f1b8 0f00 	cmp.w	r8, #0
 8008f9a:	d102      	bne.n	8008fa2 <_svfprintf_r+0x432>
 8008f9c:	4647      	mov	r7, r8
 8008f9e:	f04f 0801 	mov.w	r8, #1
 8008fa2:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 8008fa6:	9315      	str	r3, [sp, #84]	; 0x54
 8008fa8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008faa:	1e1d      	subs	r5, r3, #0
 8008fac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008fae:	9308      	str	r3, [sp, #32]
 8008fb0:	bfb7      	itett	lt
 8008fb2:	462b      	movlt	r3, r5
 8008fb4:	2300      	movge	r3, #0
 8008fb6:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8008fba:	232d      	movlt	r3, #45	; 0x2d
 8008fbc:	931c      	str	r3, [sp, #112]	; 0x70
 8008fbe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008fc0:	2b41      	cmp	r3, #65	; 0x41
 8008fc2:	f040 81d7 	bne.w	8009374 <_svfprintf_r+0x804>
 8008fc6:	aa20      	add	r2, sp, #128	; 0x80
 8008fc8:	4629      	mov	r1, r5
 8008fca:	9808      	ldr	r0, [sp, #32]
 8008fcc:	f004 fa3e 	bl	800d44c <frexp>
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8008fd6:	f7f7 fa7f 	bl	80004d8 <__aeabi_dmul>
 8008fda:	4602      	mov	r2, r0
 8008fdc:	460b      	mov	r3, r1
 8008fde:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	f7f7 fcdf 	bl	80009a8 <__aeabi_dcmpeq>
 8008fea:	b108      	cbz	r0, 8008ff0 <_svfprintf_r+0x480>
 8008fec:	2301      	movs	r3, #1
 8008fee:	9320      	str	r3, [sp, #128]	; 0x80
 8008ff0:	4eb4      	ldr	r6, [pc, #720]	; (80092c4 <_svfprintf_r+0x754>)
 8008ff2:	4bb5      	ldr	r3, [pc, #724]	; (80092c8 <_svfprintf_r+0x758>)
 8008ff4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008ff6:	9d07      	ldr	r5, [sp, #28]
 8008ff8:	2a61      	cmp	r2, #97	; 0x61
 8008ffa:	bf18      	it	ne
 8008ffc:	461e      	movne	r6, r3
 8008ffe:	9617      	str	r6, [sp, #92]	; 0x5c
 8009000:	f108 36ff 	add.w	r6, r8, #4294967295
 8009004:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009008:	2200      	movs	r2, #0
 800900a:	4bb0      	ldr	r3, [pc, #704]	; (80092cc <_svfprintf_r+0x75c>)
 800900c:	f7f7 fa64 	bl	80004d8 <__aeabi_dmul>
 8009010:	4602      	mov	r2, r0
 8009012:	460b      	mov	r3, r1
 8009014:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009018:	f7f7 fd0e 	bl	8000a38 <__aeabi_d2iz>
 800901c:	901d      	str	r0, [sp, #116]	; 0x74
 800901e:	f7f7 f9f1 	bl	8000404 <__aeabi_i2d>
 8009022:	4602      	mov	r2, r0
 8009024:	460b      	mov	r3, r1
 8009026:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800902a:	f7f7 f89d 	bl	8000168 <__aeabi_dsub>
 800902e:	4602      	mov	r2, r0
 8009030:	460b      	mov	r3, r1
 8009032:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009036:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009038:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800903a:	960d      	str	r6, [sp, #52]	; 0x34
 800903c:	5c9b      	ldrb	r3, [r3, r2]
 800903e:	f805 3b01 	strb.w	r3, [r5], #1
 8009042:	1c73      	adds	r3, r6, #1
 8009044:	d006      	beq.n	8009054 <_svfprintf_r+0x4e4>
 8009046:	2200      	movs	r2, #0
 8009048:	2300      	movs	r3, #0
 800904a:	3e01      	subs	r6, #1
 800904c:	f7f7 fcac 	bl	80009a8 <__aeabi_dcmpeq>
 8009050:	2800      	cmp	r0, #0
 8009052:	d0d7      	beq.n	8009004 <_svfprintf_r+0x494>
 8009054:	2200      	movs	r2, #0
 8009056:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800905a:	4b9d      	ldr	r3, [pc, #628]	; (80092d0 <_svfprintf_r+0x760>)
 800905c:	f7f7 fccc 	bl	80009f8 <__aeabi_dcmpgt>
 8009060:	b960      	cbnz	r0, 800907c <_svfprintf_r+0x50c>
 8009062:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009066:	2200      	movs	r2, #0
 8009068:	4b99      	ldr	r3, [pc, #612]	; (80092d0 <_svfprintf_r+0x760>)
 800906a:	f7f7 fc9d 	bl	80009a8 <__aeabi_dcmpeq>
 800906e:	2800      	cmp	r0, #0
 8009070:	f000 817b 	beq.w	800936a <_svfprintf_r+0x7fa>
 8009074:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009076:	07d8      	lsls	r0, r3, #31
 8009078:	f140 8177 	bpl.w	800936a <_svfprintf_r+0x7fa>
 800907c:	2030      	movs	r0, #48	; 0x30
 800907e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009080:	9524      	str	r5, [sp, #144]	; 0x90
 8009082:	7bd9      	ldrb	r1, [r3, #15]
 8009084:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009086:	1e53      	subs	r3, r2, #1
 8009088:	9324      	str	r3, [sp, #144]	; 0x90
 800908a:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800908e:	428b      	cmp	r3, r1
 8009090:	f000 815a 	beq.w	8009348 <_svfprintf_r+0x7d8>
 8009094:	2b39      	cmp	r3, #57	; 0x39
 8009096:	bf0b      	itete	eq
 8009098:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 800909a:	3301      	addne	r3, #1
 800909c:	7a9b      	ldrbeq	r3, [r3, #10]
 800909e:	b2db      	uxtbne	r3, r3
 80090a0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80090a4:	9b07      	ldr	r3, [sp, #28]
 80090a6:	1aeb      	subs	r3, r5, r3
 80090a8:	9308      	str	r3, [sp, #32]
 80090aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80090ac:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80090ae:	2b47      	cmp	r3, #71	; 0x47
 80090b0:	f040 81ad 	bne.w	800940e <_svfprintf_r+0x89e>
 80090b4:	1ce9      	adds	r1, r5, #3
 80090b6:	db02      	blt.n	80090be <_svfprintf_r+0x54e>
 80090b8:	45a8      	cmp	r8, r5
 80090ba:	f280 81cf 	bge.w	800945c <_svfprintf_r+0x8ec>
 80090be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80090c0:	3b02      	subs	r3, #2
 80090c2:	930b      	str	r3, [sp, #44]	; 0x2c
 80090c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80090c6:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 80090ca:	f021 0120 	bic.w	r1, r1, #32
 80090ce:	2941      	cmp	r1, #65	; 0x41
 80090d0:	bf08      	it	eq
 80090d2:	320f      	addeq	r2, #15
 80090d4:	f105 33ff 	add.w	r3, r5, #4294967295
 80090d8:	bf06      	itte	eq
 80090da:	b2d2      	uxtbeq	r2, r2
 80090dc:	2101      	moveq	r1, #1
 80090de:	2100      	movne	r1, #0
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 80090e6:	bfb4      	ite	lt
 80090e8:	222d      	movlt	r2, #45	; 0x2d
 80090ea:	222b      	movge	r2, #43	; 0x2b
 80090ec:	9320      	str	r3, [sp, #128]	; 0x80
 80090ee:	bfb8      	it	lt
 80090f0:	f1c5 0301 	rsblt	r3, r5, #1
 80090f4:	2b09      	cmp	r3, #9
 80090f6:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 80090fa:	f340 819e 	ble.w	800943a <_svfprintf_r+0x8ca>
 80090fe:	260a      	movs	r6, #10
 8009100:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8009104:	fb93 f5f6 	sdiv	r5, r3, r6
 8009108:	4611      	mov	r1, r2
 800910a:	fb06 3015 	mls	r0, r6, r5, r3
 800910e:	3030      	adds	r0, #48	; 0x30
 8009110:	f801 0c01 	strb.w	r0, [r1, #-1]
 8009114:	4618      	mov	r0, r3
 8009116:	2863      	cmp	r0, #99	; 0x63
 8009118:	462b      	mov	r3, r5
 800911a:	f102 32ff 	add.w	r2, r2, #4294967295
 800911e:	dcf1      	bgt.n	8009104 <_svfprintf_r+0x594>
 8009120:	3330      	adds	r3, #48	; 0x30
 8009122:	1e88      	subs	r0, r1, #2
 8009124:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009128:	4603      	mov	r3, r0
 800912a:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800912e:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8009132:	42ab      	cmp	r3, r5
 8009134:	f0c0 817c 	bcc.w	8009430 <_svfprintf_r+0x8c0>
 8009138:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 800913c:	1a52      	subs	r2, r2, r1
 800913e:	42a8      	cmp	r0, r5
 8009140:	bf88      	it	hi
 8009142:	2200      	movhi	r2, #0
 8009144:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8009148:	441a      	add	r2, r3
 800914a:	ab22      	add	r3, sp, #136	; 0x88
 800914c:	1ad3      	subs	r3, r2, r3
 800914e:	9a08      	ldr	r2, [sp, #32]
 8009150:	931a      	str	r3, [sp, #104]	; 0x68
 8009152:	2a01      	cmp	r2, #1
 8009154:	eb03 0802 	add.w	r8, r3, r2
 8009158:	dc02      	bgt.n	8009160 <_svfprintf_r+0x5f0>
 800915a:	f01a 0f01 	tst.w	sl, #1
 800915e:	d001      	beq.n	8009164 <_svfprintf_r+0x5f4>
 8009160:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009162:	4498      	add	r8, r3
 8009164:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 8009168:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800916c:	9315      	str	r3, [sp, #84]	; 0x54
 800916e:	2300      	movs	r3, #0
 8009170:	461d      	mov	r5, r3
 8009172:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8009176:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009178:	b113      	cbz	r3, 8009180 <_svfprintf_r+0x610>
 800917a:	232d      	movs	r3, #45	; 0x2d
 800917c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009180:	2600      	movs	r6, #0
 8009182:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 8009186:	4546      	cmp	r6, r8
 8009188:	4633      	mov	r3, r6
 800918a:	bfb8      	it	lt
 800918c:	4643      	movlt	r3, r8
 800918e:	9315      	str	r3, [sp, #84]	; 0x54
 8009190:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8009194:	b113      	cbz	r3, 800919c <_svfprintf_r+0x62c>
 8009196:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009198:	3301      	adds	r3, #1
 800919a:	9315      	str	r3, [sp, #84]	; 0x54
 800919c:	f01a 0302 	ands.w	r3, sl, #2
 80091a0:	931c      	str	r3, [sp, #112]	; 0x70
 80091a2:	bf1e      	ittt	ne
 80091a4:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 80091a6:	3302      	addne	r3, #2
 80091a8:	9315      	strne	r3, [sp, #84]	; 0x54
 80091aa:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 80091ae:	931d      	str	r3, [sp, #116]	; 0x74
 80091b0:	d121      	bne.n	80091f6 <_svfprintf_r+0x686>
 80091b2:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80091b6:	1a9b      	subs	r3, r3, r2
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	9317      	str	r3, [sp, #92]	; 0x5c
 80091bc:	dd1b      	ble.n	80091f6 <_svfprintf_r+0x686>
 80091be:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80091c2:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80091c4:	3301      	adds	r3, #1
 80091c6:	2810      	cmp	r0, #16
 80091c8:	4842      	ldr	r0, [pc, #264]	; (80092d4 <_svfprintf_r+0x764>)
 80091ca:	f104 0108 	add.w	r1, r4, #8
 80091ce:	6020      	str	r0, [r4, #0]
 80091d0:	f300 82e6 	bgt.w	80097a0 <_svfprintf_r+0xc30>
 80091d4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80091d6:	2b07      	cmp	r3, #7
 80091d8:	4402      	add	r2, r0
 80091da:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80091de:	6060      	str	r0, [r4, #4]
 80091e0:	f340 82f3 	ble.w	80097ca <_svfprintf_r+0xc5a>
 80091e4:	4659      	mov	r1, fp
 80091e6:	4648      	mov	r0, r9
 80091e8:	aa26      	add	r2, sp, #152	; 0x98
 80091ea:	f004 f9b9 	bl	800d560 <__ssprint_r>
 80091ee:	2800      	cmp	r0, #0
 80091f0:	f040 8636 	bne.w	8009e60 <_svfprintf_r+0x12f0>
 80091f4:	ac29      	add	r4, sp, #164	; 0xa4
 80091f6:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80091fa:	b173      	cbz	r3, 800921a <_svfprintf_r+0x6aa>
 80091fc:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8009200:	6023      	str	r3, [r4, #0]
 8009202:	2301      	movs	r3, #1
 8009204:	6063      	str	r3, [r4, #4]
 8009206:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009208:	3301      	adds	r3, #1
 800920a:	9328      	str	r3, [sp, #160]	; 0xa0
 800920c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800920e:	3301      	adds	r3, #1
 8009210:	2b07      	cmp	r3, #7
 8009212:	9327      	str	r3, [sp, #156]	; 0x9c
 8009214:	f300 82db 	bgt.w	80097ce <_svfprintf_r+0xc5e>
 8009218:	3408      	adds	r4, #8
 800921a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800921c:	b16b      	cbz	r3, 800923a <_svfprintf_r+0x6ca>
 800921e:	ab1f      	add	r3, sp, #124	; 0x7c
 8009220:	6023      	str	r3, [r4, #0]
 8009222:	2302      	movs	r3, #2
 8009224:	6063      	str	r3, [r4, #4]
 8009226:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009228:	3302      	adds	r3, #2
 800922a:	9328      	str	r3, [sp, #160]	; 0xa0
 800922c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800922e:	3301      	adds	r3, #1
 8009230:	2b07      	cmp	r3, #7
 8009232:	9327      	str	r3, [sp, #156]	; 0x9c
 8009234:	f300 82d5 	bgt.w	80097e2 <_svfprintf_r+0xc72>
 8009238:	3408      	adds	r4, #8
 800923a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800923c:	2b80      	cmp	r3, #128	; 0x80
 800923e:	d121      	bne.n	8009284 <_svfprintf_r+0x714>
 8009240:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8009244:	1a9b      	subs	r3, r3, r2
 8009246:	2b00      	cmp	r3, #0
 8009248:	9317      	str	r3, [sp, #92]	; 0x5c
 800924a:	dd1b      	ble.n	8009284 <_svfprintf_r+0x714>
 800924c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009250:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009252:	3301      	adds	r3, #1
 8009254:	2810      	cmp	r0, #16
 8009256:	4820      	ldr	r0, [pc, #128]	; (80092d8 <_svfprintf_r+0x768>)
 8009258:	f104 0108 	add.w	r1, r4, #8
 800925c:	6020      	str	r0, [r4, #0]
 800925e:	f300 82ca 	bgt.w	80097f6 <_svfprintf_r+0xc86>
 8009262:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009264:	2b07      	cmp	r3, #7
 8009266:	4402      	add	r2, r0
 8009268:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800926c:	6060      	str	r0, [r4, #4]
 800926e:	f340 82d7 	ble.w	8009820 <_svfprintf_r+0xcb0>
 8009272:	4659      	mov	r1, fp
 8009274:	4648      	mov	r0, r9
 8009276:	aa26      	add	r2, sp, #152	; 0x98
 8009278:	f004 f972 	bl	800d560 <__ssprint_r>
 800927c:	2800      	cmp	r0, #0
 800927e:	f040 85ef 	bne.w	8009e60 <_svfprintf_r+0x12f0>
 8009282:	ac29      	add	r4, sp, #164	; 0xa4
 8009284:	eba6 0608 	sub.w	r6, r6, r8
 8009288:	2e00      	cmp	r6, #0
 800928a:	dd27      	ble.n	80092dc <_svfprintf_r+0x76c>
 800928c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009290:	4811      	ldr	r0, [pc, #68]	; (80092d8 <_svfprintf_r+0x768>)
 8009292:	2e10      	cmp	r6, #16
 8009294:	f103 0301 	add.w	r3, r3, #1
 8009298:	f104 0108 	add.w	r1, r4, #8
 800929c:	6020      	str	r0, [r4, #0]
 800929e:	f300 82c1 	bgt.w	8009824 <_svfprintf_r+0xcb4>
 80092a2:	6066      	str	r6, [r4, #4]
 80092a4:	2b07      	cmp	r3, #7
 80092a6:	4416      	add	r6, r2
 80092a8:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80092ac:	f340 82cd 	ble.w	800984a <_svfprintf_r+0xcda>
 80092b0:	4659      	mov	r1, fp
 80092b2:	4648      	mov	r0, r9
 80092b4:	aa26      	add	r2, sp, #152	; 0x98
 80092b6:	f004 f953 	bl	800d560 <__ssprint_r>
 80092ba:	2800      	cmp	r0, #0
 80092bc:	f040 85d0 	bne.w	8009e60 <_svfprintf_r+0x12f0>
 80092c0:	ac29      	add	r4, sp, #164	; 0xa4
 80092c2:	e00b      	b.n	80092dc <_svfprintf_r+0x76c>
 80092c4:	0801021c 	.word	0x0801021c
 80092c8:	0801022d 	.word	0x0801022d
 80092cc:	40300000 	.word	0x40300000
 80092d0:	3fe00000 	.word	0x3fe00000
 80092d4:	08010240 	.word	0x08010240
 80092d8:	08010250 	.word	0x08010250
 80092dc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80092e0:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 80092e2:	f040 82b9 	bne.w	8009858 <_svfprintf_r+0xce8>
 80092e6:	9b07      	ldr	r3, [sp, #28]
 80092e8:	4446      	add	r6, r8
 80092ea:	e9c4 3800 	strd	r3, r8, [r4]
 80092ee:	9628      	str	r6, [sp, #160]	; 0xa0
 80092f0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80092f2:	3301      	adds	r3, #1
 80092f4:	2b07      	cmp	r3, #7
 80092f6:	9327      	str	r3, [sp, #156]	; 0x9c
 80092f8:	f300 82f4 	bgt.w	80098e4 <_svfprintf_r+0xd74>
 80092fc:	3408      	adds	r4, #8
 80092fe:	f01a 0f04 	tst.w	sl, #4
 8009302:	f040 858e 	bne.w	8009e22 <_svfprintf_r+0x12b2>
 8009306:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800930a:	9915      	ldr	r1, [sp, #84]	; 0x54
 800930c:	428a      	cmp	r2, r1
 800930e:	bfac      	ite	ge
 8009310:	189b      	addge	r3, r3, r2
 8009312:	185b      	addlt	r3, r3, r1
 8009314:	9313      	str	r3, [sp, #76]	; 0x4c
 8009316:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009318:	b13b      	cbz	r3, 800932a <_svfprintf_r+0x7ba>
 800931a:	4659      	mov	r1, fp
 800931c:	4648      	mov	r0, r9
 800931e:	aa26      	add	r2, sp, #152	; 0x98
 8009320:	f004 f91e 	bl	800d560 <__ssprint_r>
 8009324:	2800      	cmp	r0, #0
 8009326:	f040 859b 	bne.w	8009e60 <_svfprintf_r+0x12f0>
 800932a:	2300      	movs	r3, #0
 800932c:	9327      	str	r3, [sp, #156]	; 0x9c
 800932e:	2f00      	cmp	r7, #0
 8009330:	f040 85b2 	bne.w	8009e98 <_svfprintf_r+0x1328>
 8009334:	ac29      	add	r4, sp, #164	; 0xa4
 8009336:	e0e3      	b.n	8009500 <_svfprintf_r+0x990>
 8009338:	ab39      	add	r3, sp, #228	; 0xe4
 800933a:	9307      	str	r3, [sp, #28]
 800933c:	e631      	b.n	8008fa2 <_svfprintf_r+0x432>
 800933e:	9f07      	ldr	r7, [sp, #28]
 8009340:	e62f      	b.n	8008fa2 <_svfprintf_r+0x432>
 8009342:	f04f 0806 	mov.w	r8, #6
 8009346:	e62c      	b.n	8008fa2 <_svfprintf_r+0x432>
 8009348:	f802 0c01 	strb.w	r0, [r2, #-1]
 800934c:	e69a      	b.n	8009084 <_svfprintf_r+0x514>
 800934e:	f803 0b01 	strb.w	r0, [r3], #1
 8009352:	1aca      	subs	r2, r1, r3
 8009354:	2a00      	cmp	r2, #0
 8009356:	dafa      	bge.n	800934e <_svfprintf_r+0x7de>
 8009358:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800935a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800935c:	3201      	adds	r2, #1
 800935e:	f103 0301 	add.w	r3, r3, #1
 8009362:	bfb8      	it	lt
 8009364:	2300      	movlt	r3, #0
 8009366:	441d      	add	r5, r3
 8009368:	e69c      	b.n	80090a4 <_svfprintf_r+0x534>
 800936a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800936c:	462b      	mov	r3, r5
 800936e:	2030      	movs	r0, #48	; 0x30
 8009370:	18a9      	adds	r1, r5, r2
 8009372:	e7ee      	b.n	8009352 <_svfprintf_r+0x7e2>
 8009374:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009376:	2b46      	cmp	r3, #70	; 0x46
 8009378:	d005      	beq.n	8009386 <_svfprintf_r+0x816>
 800937a:	2b45      	cmp	r3, #69	; 0x45
 800937c:	d11b      	bne.n	80093b6 <_svfprintf_r+0x846>
 800937e:	f108 0601 	add.w	r6, r8, #1
 8009382:	2302      	movs	r3, #2
 8009384:	e001      	b.n	800938a <_svfprintf_r+0x81a>
 8009386:	4646      	mov	r6, r8
 8009388:	2303      	movs	r3, #3
 800938a:	aa24      	add	r2, sp, #144	; 0x90
 800938c:	9204      	str	r2, [sp, #16]
 800938e:	aa21      	add	r2, sp, #132	; 0x84
 8009390:	9203      	str	r2, [sp, #12]
 8009392:	aa20      	add	r2, sp, #128	; 0x80
 8009394:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8009398:	9300      	str	r3, [sp, #0]
 800939a:	4648      	mov	r0, r9
 800939c:	462b      	mov	r3, r5
 800939e:	9a08      	ldr	r2, [sp, #32]
 80093a0:	f002 f95a 	bl	800b658 <_dtoa_r>
 80093a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80093a6:	9007      	str	r0, [sp, #28]
 80093a8:	2b47      	cmp	r3, #71	; 0x47
 80093aa:	d106      	bne.n	80093ba <_svfprintf_r+0x84a>
 80093ac:	f01a 0f01 	tst.w	sl, #1
 80093b0:	d103      	bne.n	80093ba <_svfprintf_r+0x84a>
 80093b2:	9d24      	ldr	r5, [sp, #144]	; 0x90
 80093b4:	e676      	b.n	80090a4 <_svfprintf_r+0x534>
 80093b6:	4646      	mov	r6, r8
 80093b8:	e7e3      	b.n	8009382 <_svfprintf_r+0x812>
 80093ba:	9b07      	ldr	r3, [sp, #28]
 80093bc:	4433      	add	r3, r6
 80093be:	930d      	str	r3, [sp, #52]	; 0x34
 80093c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80093c2:	2b46      	cmp	r3, #70	; 0x46
 80093c4:	d111      	bne.n	80093ea <_svfprintf_r+0x87a>
 80093c6:	9b07      	ldr	r3, [sp, #28]
 80093c8:	781b      	ldrb	r3, [r3, #0]
 80093ca:	2b30      	cmp	r3, #48	; 0x30
 80093cc:	d109      	bne.n	80093e2 <_svfprintf_r+0x872>
 80093ce:	2200      	movs	r2, #0
 80093d0:	2300      	movs	r3, #0
 80093d2:	4629      	mov	r1, r5
 80093d4:	9808      	ldr	r0, [sp, #32]
 80093d6:	f7f7 fae7 	bl	80009a8 <__aeabi_dcmpeq>
 80093da:	b910      	cbnz	r0, 80093e2 <_svfprintf_r+0x872>
 80093dc:	f1c6 0601 	rsb	r6, r6, #1
 80093e0:	9620      	str	r6, [sp, #128]	; 0x80
 80093e2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80093e4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80093e6:	441a      	add	r2, r3
 80093e8:	920d      	str	r2, [sp, #52]	; 0x34
 80093ea:	2200      	movs	r2, #0
 80093ec:	2300      	movs	r3, #0
 80093ee:	4629      	mov	r1, r5
 80093f0:	9808      	ldr	r0, [sp, #32]
 80093f2:	f7f7 fad9 	bl	80009a8 <__aeabi_dcmpeq>
 80093f6:	b108      	cbz	r0, 80093fc <_svfprintf_r+0x88c>
 80093f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80093fa:	9324      	str	r3, [sp, #144]	; 0x90
 80093fc:	2230      	movs	r2, #48	; 0x30
 80093fe:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009400:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009402:	4299      	cmp	r1, r3
 8009404:	d9d5      	bls.n	80093b2 <_svfprintf_r+0x842>
 8009406:	1c59      	adds	r1, r3, #1
 8009408:	9124      	str	r1, [sp, #144]	; 0x90
 800940a:	701a      	strb	r2, [r3, #0]
 800940c:	e7f7      	b.n	80093fe <_svfprintf_r+0x88e>
 800940e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009410:	2b46      	cmp	r3, #70	; 0x46
 8009412:	f47f ae57 	bne.w	80090c4 <_svfprintf_r+0x554>
 8009416:	f00a 0301 	and.w	r3, sl, #1
 800941a:	2d00      	cmp	r5, #0
 800941c:	ea43 0308 	orr.w	r3, r3, r8
 8009420:	dd18      	ble.n	8009454 <_svfprintf_r+0x8e4>
 8009422:	b383      	cbz	r3, 8009486 <_svfprintf_r+0x916>
 8009424:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009426:	18eb      	adds	r3, r5, r3
 8009428:	4498      	add	r8, r3
 800942a:	2366      	movs	r3, #102	; 0x66
 800942c:	930b      	str	r3, [sp, #44]	; 0x2c
 800942e:	e030      	b.n	8009492 <_svfprintf_r+0x922>
 8009430:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009434:	f802 6b01 	strb.w	r6, [r2], #1
 8009438:	e67b      	b.n	8009132 <_svfprintf_r+0x5c2>
 800943a:	b941      	cbnz	r1, 800944e <_svfprintf_r+0x8de>
 800943c:	2230      	movs	r2, #48	; 0x30
 800943e:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8009442:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8009446:	3330      	adds	r3, #48	; 0x30
 8009448:	f802 3b01 	strb.w	r3, [r2], #1
 800944c:	e67d      	b.n	800914a <_svfprintf_r+0x5da>
 800944e:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8009452:	e7f8      	b.n	8009446 <_svfprintf_r+0x8d6>
 8009454:	b1cb      	cbz	r3, 800948a <_svfprintf_r+0x91a>
 8009456:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009458:	3301      	adds	r3, #1
 800945a:	e7e5      	b.n	8009428 <_svfprintf_r+0x8b8>
 800945c:	9b08      	ldr	r3, [sp, #32]
 800945e:	429d      	cmp	r5, r3
 8009460:	db07      	blt.n	8009472 <_svfprintf_r+0x902>
 8009462:	f01a 0f01 	tst.w	sl, #1
 8009466:	d029      	beq.n	80094bc <_svfprintf_r+0x94c>
 8009468:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800946a:	eb05 0803 	add.w	r8, r5, r3
 800946e:	2367      	movs	r3, #103	; 0x67
 8009470:	e7dc      	b.n	800942c <_svfprintf_r+0x8bc>
 8009472:	9b08      	ldr	r3, [sp, #32]
 8009474:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009476:	2d00      	cmp	r5, #0
 8009478:	eb03 0802 	add.w	r8, r3, r2
 800947c:	dcf7      	bgt.n	800946e <_svfprintf_r+0x8fe>
 800947e:	f1c5 0301 	rsb	r3, r5, #1
 8009482:	4498      	add	r8, r3
 8009484:	e7f3      	b.n	800946e <_svfprintf_r+0x8fe>
 8009486:	46a8      	mov	r8, r5
 8009488:	e7cf      	b.n	800942a <_svfprintf_r+0x8ba>
 800948a:	2366      	movs	r3, #102	; 0x66
 800948c:	f04f 0801 	mov.w	r8, #1
 8009490:	930b      	str	r3, [sp, #44]	; 0x2c
 8009492:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 8009496:	930d      	str	r3, [sp, #52]	; 0x34
 8009498:	d023      	beq.n	80094e2 <_svfprintf_r+0x972>
 800949a:	2300      	movs	r3, #0
 800949c:	2d00      	cmp	r5, #0
 800949e:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80094a2:	f77f ae68 	ble.w	8009176 <_svfprintf_r+0x606>
 80094a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80094a8:	781b      	ldrb	r3, [r3, #0]
 80094aa:	2bff      	cmp	r3, #255	; 0xff
 80094ac:	d108      	bne.n	80094c0 <_svfprintf_r+0x950>
 80094ae:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80094b2:	4413      	add	r3, r2
 80094b4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80094b6:	fb02 8803 	mla	r8, r2, r3, r8
 80094ba:	e65c      	b.n	8009176 <_svfprintf_r+0x606>
 80094bc:	46a8      	mov	r8, r5
 80094be:	e7d6      	b.n	800946e <_svfprintf_r+0x8fe>
 80094c0:	42ab      	cmp	r3, r5
 80094c2:	daf4      	bge.n	80094ae <_svfprintf_r+0x93e>
 80094c4:	1aed      	subs	r5, r5, r3
 80094c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80094c8:	785b      	ldrb	r3, [r3, #1]
 80094ca:	b133      	cbz	r3, 80094da <_svfprintf_r+0x96a>
 80094cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80094ce:	3301      	adds	r3, #1
 80094d0:	930d      	str	r3, [sp, #52]	; 0x34
 80094d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80094d4:	3301      	adds	r3, #1
 80094d6:	930e      	str	r3, [sp, #56]	; 0x38
 80094d8:	e7e5      	b.n	80094a6 <_svfprintf_r+0x936>
 80094da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80094dc:	3301      	adds	r3, #1
 80094de:	930c      	str	r3, [sp, #48]	; 0x30
 80094e0:	e7e1      	b.n	80094a6 <_svfprintf_r+0x936>
 80094e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80094e4:	930c      	str	r3, [sp, #48]	; 0x30
 80094e6:	e646      	b.n	8009176 <_svfprintf_r+0x606>
 80094e8:	4632      	mov	r2, r6
 80094ea:	f852 3b04 	ldr.w	r3, [r2], #4
 80094ee:	f01a 0f20 	tst.w	sl, #32
 80094f2:	920a      	str	r2, [sp, #40]	; 0x28
 80094f4:	d009      	beq.n	800950a <_svfprintf_r+0x99a>
 80094f6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80094f8:	4610      	mov	r0, r2
 80094fa:	17d1      	asrs	r1, r2, #31
 80094fc:	e9c3 0100 	strd	r0, r1, [r3]
 8009500:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009502:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8009504:	9307      	str	r3, [sp, #28]
 8009506:	f7ff bb6f 	b.w	8008be8 <_svfprintf_r+0x78>
 800950a:	f01a 0f10 	tst.w	sl, #16
 800950e:	d002      	beq.n	8009516 <_svfprintf_r+0x9a6>
 8009510:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009512:	601a      	str	r2, [r3, #0]
 8009514:	e7f4      	b.n	8009500 <_svfprintf_r+0x990>
 8009516:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800951a:	d002      	beq.n	8009522 <_svfprintf_r+0x9b2>
 800951c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800951e:	801a      	strh	r2, [r3, #0]
 8009520:	e7ee      	b.n	8009500 <_svfprintf_r+0x990>
 8009522:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009526:	d0f3      	beq.n	8009510 <_svfprintf_r+0x9a0>
 8009528:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800952a:	701a      	strb	r2, [r3, #0]
 800952c:	e7e8      	b.n	8009500 <_svfprintf_r+0x990>
 800952e:	f04a 0a10 	orr.w	sl, sl, #16
 8009532:	f01a 0f20 	tst.w	sl, #32
 8009536:	d01e      	beq.n	8009576 <_svfprintf_r+0xa06>
 8009538:	3607      	adds	r6, #7
 800953a:	f026 0307 	bic.w	r3, r6, #7
 800953e:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009542:	930a      	str	r3, [sp, #40]	; 0x28
 8009544:	2300      	movs	r3, #0
 8009546:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800954a:	2200      	movs	r2, #0
 800954c:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8009550:	f1b8 3fff 	cmp.w	r8, #4294967295
 8009554:	f000 84b1 	beq.w	8009eba <_svfprintf_r+0x134a>
 8009558:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800955c:	920c      	str	r2, [sp, #48]	; 0x30
 800955e:	ea56 0207 	orrs.w	r2, r6, r7
 8009562:	f040 84b0 	bne.w	8009ec6 <_svfprintf_r+0x1356>
 8009566:	f1b8 0f00 	cmp.w	r8, #0
 800956a:	f000 8103 	beq.w	8009774 <_svfprintf_r+0xc04>
 800956e:	2b01      	cmp	r3, #1
 8009570:	f040 84ac 	bne.w	8009ecc <_svfprintf_r+0x135c>
 8009574:	e098      	b.n	80096a8 <_svfprintf_r+0xb38>
 8009576:	1d33      	adds	r3, r6, #4
 8009578:	f01a 0f10 	tst.w	sl, #16
 800957c:	930a      	str	r3, [sp, #40]	; 0x28
 800957e:	d001      	beq.n	8009584 <_svfprintf_r+0xa14>
 8009580:	6836      	ldr	r6, [r6, #0]
 8009582:	e003      	b.n	800958c <_svfprintf_r+0xa1c>
 8009584:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009588:	d002      	beq.n	8009590 <_svfprintf_r+0xa20>
 800958a:	8836      	ldrh	r6, [r6, #0]
 800958c:	2700      	movs	r7, #0
 800958e:	e7d9      	b.n	8009544 <_svfprintf_r+0x9d4>
 8009590:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009594:	d0f4      	beq.n	8009580 <_svfprintf_r+0xa10>
 8009596:	7836      	ldrb	r6, [r6, #0]
 8009598:	e7f8      	b.n	800958c <_svfprintf_r+0xa1c>
 800959a:	4633      	mov	r3, r6
 800959c:	f853 6b04 	ldr.w	r6, [r3], #4
 80095a0:	2278      	movs	r2, #120	; 0x78
 80095a2:	930a      	str	r3, [sp, #40]	; 0x28
 80095a4:	f647 0330 	movw	r3, #30768	; 0x7830
 80095a8:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 80095ac:	4ba8      	ldr	r3, [pc, #672]	; (8009850 <_svfprintf_r+0xce0>)
 80095ae:	2700      	movs	r7, #0
 80095b0:	931b      	str	r3, [sp, #108]	; 0x6c
 80095b2:	f04a 0a02 	orr.w	sl, sl, #2
 80095b6:	2302      	movs	r3, #2
 80095b8:	920b      	str	r2, [sp, #44]	; 0x2c
 80095ba:	e7c6      	b.n	800954a <_svfprintf_r+0x9da>
 80095bc:	4632      	mov	r2, r6
 80095be:	2500      	movs	r5, #0
 80095c0:	f852 3b04 	ldr.w	r3, [r2], #4
 80095c4:	f1b8 3fff 	cmp.w	r8, #4294967295
 80095c8:	9307      	str	r3, [sp, #28]
 80095ca:	920a      	str	r2, [sp, #40]	; 0x28
 80095cc:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 80095d0:	d010      	beq.n	80095f4 <_svfprintf_r+0xa84>
 80095d2:	4642      	mov	r2, r8
 80095d4:	4629      	mov	r1, r5
 80095d6:	9807      	ldr	r0, [sp, #28]
 80095d8:	f003 fa24 	bl	800ca24 <memchr>
 80095dc:	4607      	mov	r7, r0
 80095de:	2800      	cmp	r0, #0
 80095e0:	f43f ac85 	beq.w	8008eee <_svfprintf_r+0x37e>
 80095e4:	9b07      	ldr	r3, [sp, #28]
 80095e6:	462f      	mov	r7, r5
 80095e8:	462e      	mov	r6, r5
 80095ea:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 80095ee:	eba0 0803 	sub.w	r8, r0, r3
 80095f2:	e5c8      	b.n	8009186 <_svfprintf_r+0x616>
 80095f4:	9807      	ldr	r0, [sp, #28]
 80095f6:	f7f6 fdab 	bl	8000150 <strlen>
 80095fa:	462f      	mov	r7, r5
 80095fc:	4680      	mov	r8, r0
 80095fe:	e476      	b.n	8008eee <_svfprintf_r+0x37e>
 8009600:	f04a 0a10 	orr.w	sl, sl, #16
 8009604:	f01a 0f20 	tst.w	sl, #32
 8009608:	d007      	beq.n	800961a <_svfprintf_r+0xaaa>
 800960a:	3607      	adds	r6, #7
 800960c:	f026 0307 	bic.w	r3, r6, #7
 8009610:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009614:	930a      	str	r3, [sp, #40]	; 0x28
 8009616:	2301      	movs	r3, #1
 8009618:	e797      	b.n	800954a <_svfprintf_r+0x9da>
 800961a:	1d33      	adds	r3, r6, #4
 800961c:	f01a 0f10 	tst.w	sl, #16
 8009620:	930a      	str	r3, [sp, #40]	; 0x28
 8009622:	d001      	beq.n	8009628 <_svfprintf_r+0xab8>
 8009624:	6836      	ldr	r6, [r6, #0]
 8009626:	e003      	b.n	8009630 <_svfprintf_r+0xac0>
 8009628:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800962c:	d002      	beq.n	8009634 <_svfprintf_r+0xac4>
 800962e:	8836      	ldrh	r6, [r6, #0]
 8009630:	2700      	movs	r7, #0
 8009632:	e7f0      	b.n	8009616 <_svfprintf_r+0xaa6>
 8009634:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009638:	d0f4      	beq.n	8009624 <_svfprintf_r+0xab4>
 800963a:	7836      	ldrb	r6, [r6, #0]
 800963c:	e7f8      	b.n	8009630 <_svfprintf_r+0xac0>
 800963e:	4b85      	ldr	r3, [pc, #532]	; (8009854 <_svfprintf_r+0xce4>)
 8009640:	f01a 0f20 	tst.w	sl, #32
 8009644:	931b      	str	r3, [sp, #108]	; 0x6c
 8009646:	d019      	beq.n	800967c <_svfprintf_r+0xb0c>
 8009648:	3607      	adds	r6, #7
 800964a:	f026 0307 	bic.w	r3, r6, #7
 800964e:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009652:	930a      	str	r3, [sp, #40]	; 0x28
 8009654:	f01a 0f01 	tst.w	sl, #1
 8009658:	d00a      	beq.n	8009670 <_svfprintf_r+0xb00>
 800965a:	ea56 0307 	orrs.w	r3, r6, r7
 800965e:	d007      	beq.n	8009670 <_svfprintf_r+0xb00>
 8009660:	2330      	movs	r3, #48	; 0x30
 8009662:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8009666:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009668:	f04a 0a02 	orr.w	sl, sl, #2
 800966c:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8009670:	2302      	movs	r3, #2
 8009672:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8009676:	e768      	b.n	800954a <_svfprintf_r+0x9da>
 8009678:	4b75      	ldr	r3, [pc, #468]	; (8009850 <_svfprintf_r+0xce0>)
 800967a:	e7e1      	b.n	8009640 <_svfprintf_r+0xad0>
 800967c:	1d33      	adds	r3, r6, #4
 800967e:	f01a 0f10 	tst.w	sl, #16
 8009682:	930a      	str	r3, [sp, #40]	; 0x28
 8009684:	d001      	beq.n	800968a <_svfprintf_r+0xb1a>
 8009686:	6836      	ldr	r6, [r6, #0]
 8009688:	e003      	b.n	8009692 <_svfprintf_r+0xb22>
 800968a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800968e:	d002      	beq.n	8009696 <_svfprintf_r+0xb26>
 8009690:	8836      	ldrh	r6, [r6, #0]
 8009692:	2700      	movs	r7, #0
 8009694:	e7de      	b.n	8009654 <_svfprintf_r+0xae4>
 8009696:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800969a:	d0f4      	beq.n	8009686 <_svfprintf_r+0xb16>
 800969c:	7836      	ldrb	r6, [r6, #0]
 800969e:	e7f8      	b.n	8009692 <_svfprintf_r+0xb22>
 80096a0:	2f00      	cmp	r7, #0
 80096a2:	bf08      	it	eq
 80096a4:	2e0a      	cmpeq	r6, #10
 80096a6:	d206      	bcs.n	80096b6 <_svfprintf_r+0xb46>
 80096a8:	3630      	adds	r6, #48	; 0x30
 80096aa:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 80096ae:	f20d 1347 	addw	r3, sp, #327	; 0x147
 80096b2:	f000 bc2d 	b.w	8009f10 <_svfprintf_r+0x13a0>
 80096b6:	2300      	movs	r3, #0
 80096b8:	9308      	str	r3, [sp, #32]
 80096ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80096bc:	ad52      	add	r5, sp, #328	; 0x148
 80096be:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 80096c2:	1e6b      	subs	r3, r5, #1
 80096c4:	9307      	str	r3, [sp, #28]
 80096c6:	220a      	movs	r2, #10
 80096c8:	2300      	movs	r3, #0
 80096ca:	4630      	mov	r0, r6
 80096cc:	4639      	mov	r1, r7
 80096ce:	f7f7 fc89 	bl	8000fe4 <__aeabi_uldivmod>
 80096d2:	9b08      	ldr	r3, [sp, #32]
 80096d4:	3230      	adds	r2, #48	; 0x30
 80096d6:	3301      	adds	r3, #1
 80096d8:	f805 2c01 	strb.w	r2, [r5, #-1]
 80096dc:	9308      	str	r3, [sp, #32]
 80096de:	f1ba 0f00 	cmp.w	sl, #0
 80096e2:	d019      	beq.n	8009718 <_svfprintf_r+0xba8>
 80096e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80096e6:	9a08      	ldr	r2, [sp, #32]
 80096e8:	781b      	ldrb	r3, [r3, #0]
 80096ea:	429a      	cmp	r2, r3
 80096ec:	d114      	bne.n	8009718 <_svfprintf_r+0xba8>
 80096ee:	2aff      	cmp	r2, #255	; 0xff
 80096f0:	d012      	beq.n	8009718 <_svfprintf_r+0xba8>
 80096f2:	2f00      	cmp	r7, #0
 80096f4:	bf08      	it	eq
 80096f6:	2e0a      	cmpeq	r6, #10
 80096f8:	d30e      	bcc.n	8009718 <_svfprintf_r+0xba8>
 80096fa:	9b07      	ldr	r3, [sp, #28]
 80096fc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80096fe:	9919      	ldr	r1, [sp, #100]	; 0x64
 8009700:	1a9b      	subs	r3, r3, r2
 8009702:	4618      	mov	r0, r3
 8009704:	9307      	str	r3, [sp, #28]
 8009706:	f003 ff18 	bl	800d53a <strncpy>
 800970a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800970c:	785d      	ldrb	r5, [r3, #1]
 800970e:	b1ed      	cbz	r5, 800974c <_svfprintf_r+0xbdc>
 8009710:	3301      	adds	r3, #1
 8009712:	930e      	str	r3, [sp, #56]	; 0x38
 8009714:	2300      	movs	r3, #0
 8009716:	9308      	str	r3, [sp, #32]
 8009718:	220a      	movs	r2, #10
 800971a:	2300      	movs	r3, #0
 800971c:	4630      	mov	r0, r6
 800971e:	4639      	mov	r1, r7
 8009720:	f7f7 fc60 	bl	8000fe4 <__aeabi_uldivmod>
 8009724:	2f00      	cmp	r7, #0
 8009726:	bf08      	it	eq
 8009728:	2e0a      	cmpeq	r6, #10
 800972a:	d20b      	bcs.n	8009744 <_svfprintf_r+0xbd4>
 800972c:	2700      	movs	r7, #0
 800972e:	9b07      	ldr	r3, [sp, #28]
 8009730:	aa52      	add	r2, sp, #328	; 0x148
 8009732:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009736:	4646      	mov	r6, r8
 8009738:	eba2 0803 	sub.w	r8, r2, r3
 800973c:	463d      	mov	r5, r7
 800973e:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8009742:	e520      	b.n	8009186 <_svfprintf_r+0x616>
 8009744:	4606      	mov	r6, r0
 8009746:	460f      	mov	r7, r1
 8009748:	9d07      	ldr	r5, [sp, #28]
 800974a:	e7ba      	b.n	80096c2 <_svfprintf_r+0xb52>
 800974c:	9508      	str	r5, [sp, #32]
 800974e:	e7e3      	b.n	8009718 <_svfprintf_r+0xba8>
 8009750:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8009752:	f006 030f 	and.w	r3, r6, #15
 8009756:	5cd3      	ldrb	r3, [r2, r3]
 8009758:	9a07      	ldr	r2, [sp, #28]
 800975a:	f802 3d01 	strb.w	r3, [r2, #-1]!
 800975e:	0933      	lsrs	r3, r6, #4
 8009760:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8009764:	9207      	str	r2, [sp, #28]
 8009766:	093a      	lsrs	r2, r7, #4
 8009768:	461e      	mov	r6, r3
 800976a:	4617      	mov	r7, r2
 800976c:	ea56 0307 	orrs.w	r3, r6, r7
 8009770:	d1ee      	bne.n	8009750 <_svfprintf_r+0xbe0>
 8009772:	e7db      	b.n	800972c <_svfprintf_r+0xbbc>
 8009774:	b933      	cbnz	r3, 8009784 <_svfprintf_r+0xc14>
 8009776:	f01a 0f01 	tst.w	sl, #1
 800977a:	d003      	beq.n	8009784 <_svfprintf_r+0xc14>
 800977c:	2330      	movs	r3, #48	; 0x30
 800977e:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8009782:	e794      	b.n	80096ae <_svfprintf_r+0xb3e>
 8009784:	ab52      	add	r3, sp, #328	; 0x148
 8009786:	e3c3      	b.n	8009f10 <_svfprintf_r+0x13a0>
 8009788:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800978a:	2b00      	cmp	r3, #0
 800978c:	f000 838a 	beq.w	8009ea4 <_svfprintf_r+0x1334>
 8009790:	2000      	movs	r0, #0
 8009792:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8009796:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800979a:	960a      	str	r6, [sp, #40]	; 0x28
 800979c:	f7ff bb3f 	b.w	8008e1e <_svfprintf_r+0x2ae>
 80097a0:	2010      	movs	r0, #16
 80097a2:	2b07      	cmp	r3, #7
 80097a4:	4402      	add	r2, r0
 80097a6:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80097aa:	6060      	str	r0, [r4, #4]
 80097ac:	dd08      	ble.n	80097c0 <_svfprintf_r+0xc50>
 80097ae:	4659      	mov	r1, fp
 80097b0:	4648      	mov	r0, r9
 80097b2:	aa26      	add	r2, sp, #152	; 0x98
 80097b4:	f003 fed4 	bl	800d560 <__ssprint_r>
 80097b8:	2800      	cmp	r0, #0
 80097ba:	f040 8351 	bne.w	8009e60 <_svfprintf_r+0x12f0>
 80097be:	a929      	add	r1, sp, #164	; 0xa4
 80097c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80097c2:	460c      	mov	r4, r1
 80097c4:	3b10      	subs	r3, #16
 80097c6:	9317      	str	r3, [sp, #92]	; 0x5c
 80097c8:	e4f9      	b.n	80091be <_svfprintf_r+0x64e>
 80097ca:	460c      	mov	r4, r1
 80097cc:	e513      	b.n	80091f6 <_svfprintf_r+0x686>
 80097ce:	4659      	mov	r1, fp
 80097d0:	4648      	mov	r0, r9
 80097d2:	aa26      	add	r2, sp, #152	; 0x98
 80097d4:	f003 fec4 	bl	800d560 <__ssprint_r>
 80097d8:	2800      	cmp	r0, #0
 80097da:	f040 8341 	bne.w	8009e60 <_svfprintf_r+0x12f0>
 80097de:	ac29      	add	r4, sp, #164	; 0xa4
 80097e0:	e51b      	b.n	800921a <_svfprintf_r+0x6aa>
 80097e2:	4659      	mov	r1, fp
 80097e4:	4648      	mov	r0, r9
 80097e6:	aa26      	add	r2, sp, #152	; 0x98
 80097e8:	f003 feba 	bl	800d560 <__ssprint_r>
 80097ec:	2800      	cmp	r0, #0
 80097ee:	f040 8337 	bne.w	8009e60 <_svfprintf_r+0x12f0>
 80097f2:	ac29      	add	r4, sp, #164	; 0xa4
 80097f4:	e521      	b.n	800923a <_svfprintf_r+0x6ca>
 80097f6:	2010      	movs	r0, #16
 80097f8:	2b07      	cmp	r3, #7
 80097fa:	4402      	add	r2, r0
 80097fc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009800:	6060      	str	r0, [r4, #4]
 8009802:	dd08      	ble.n	8009816 <_svfprintf_r+0xca6>
 8009804:	4659      	mov	r1, fp
 8009806:	4648      	mov	r0, r9
 8009808:	aa26      	add	r2, sp, #152	; 0x98
 800980a:	f003 fea9 	bl	800d560 <__ssprint_r>
 800980e:	2800      	cmp	r0, #0
 8009810:	f040 8326 	bne.w	8009e60 <_svfprintf_r+0x12f0>
 8009814:	a929      	add	r1, sp, #164	; 0xa4
 8009816:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009818:	460c      	mov	r4, r1
 800981a:	3b10      	subs	r3, #16
 800981c:	9317      	str	r3, [sp, #92]	; 0x5c
 800981e:	e515      	b.n	800924c <_svfprintf_r+0x6dc>
 8009820:	460c      	mov	r4, r1
 8009822:	e52f      	b.n	8009284 <_svfprintf_r+0x714>
 8009824:	2010      	movs	r0, #16
 8009826:	2b07      	cmp	r3, #7
 8009828:	4402      	add	r2, r0
 800982a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800982e:	6060      	str	r0, [r4, #4]
 8009830:	dd08      	ble.n	8009844 <_svfprintf_r+0xcd4>
 8009832:	4659      	mov	r1, fp
 8009834:	4648      	mov	r0, r9
 8009836:	aa26      	add	r2, sp, #152	; 0x98
 8009838:	f003 fe92 	bl	800d560 <__ssprint_r>
 800983c:	2800      	cmp	r0, #0
 800983e:	f040 830f 	bne.w	8009e60 <_svfprintf_r+0x12f0>
 8009842:	a929      	add	r1, sp, #164	; 0xa4
 8009844:	460c      	mov	r4, r1
 8009846:	3e10      	subs	r6, #16
 8009848:	e520      	b.n	800928c <_svfprintf_r+0x71c>
 800984a:	460c      	mov	r4, r1
 800984c:	e546      	b.n	80092dc <_svfprintf_r+0x76c>
 800984e:	bf00      	nop
 8009850:	0801021c 	.word	0x0801021c
 8009854:	0801022d 	.word	0x0801022d
 8009858:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800985a:	2b65      	cmp	r3, #101	; 0x65
 800985c:	f340 824a 	ble.w	8009cf4 <_svfprintf_r+0x1184>
 8009860:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009864:	2200      	movs	r2, #0
 8009866:	2300      	movs	r3, #0
 8009868:	f7f7 f89e 	bl	80009a8 <__aeabi_dcmpeq>
 800986c:	2800      	cmp	r0, #0
 800986e:	d06a      	beq.n	8009946 <_svfprintf_r+0xdd6>
 8009870:	4b6f      	ldr	r3, [pc, #444]	; (8009a30 <_svfprintf_r+0xec0>)
 8009872:	6023      	str	r3, [r4, #0]
 8009874:	2301      	movs	r3, #1
 8009876:	441e      	add	r6, r3
 8009878:	6063      	str	r3, [r4, #4]
 800987a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800987c:	9628      	str	r6, [sp, #160]	; 0xa0
 800987e:	3301      	adds	r3, #1
 8009880:	2b07      	cmp	r3, #7
 8009882:	9327      	str	r3, [sp, #156]	; 0x9c
 8009884:	dc38      	bgt.n	80098f8 <_svfprintf_r+0xd88>
 8009886:	3408      	adds	r4, #8
 8009888:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800988a:	9a08      	ldr	r2, [sp, #32]
 800988c:	4293      	cmp	r3, r2
 800988e:	db03      	blt.n	8009898 <_svfprintf_r+0xd28>
 8009890:	f01a 0f01 	tst.w	sl, #1
 8009894:	f43f ad33 	beq.w	80092fe <_svfprintf_r+0x78e>
 8009898:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800989a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800989c:	6023      	str	r3, [r4, #0]
 800989e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80098a0:	6063      	str	r3, [r4, #4]
 80098a2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80098a4:	4413      	add	r3, r2
 80098a6:	9328      	str	r3, [sp, #160]	; 0xa0
 80098a8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80098aa:	3301      	adds	r3, #1
 80098ac:	2b07      	cmp	r3, #7
 80098ae:	9327      	str	r3, [sp, #156]	; 0x9c
 80098b0:	dc2c      	bgt.n	800990c <_svfprintf_r+0xd9c>
 80098b2:	3408      	adds	r4, #8
 80098b4:	9b08      	ldr	r3, [sp, #32]
 80098b6:	1e5d      	subs	r5, r3, #1
 80098b8:	2d00      	cmp	r5, #0
 80098ba:	f77f ad20 	ble.w	80092fe <_svfprintf_r+0x78e>
 80098be:	f04f 0810 	mov.w	r8, #16
 80098c2:	4e5c      	ldr	r6, [pc, #368]	; (8009a34 <_svfprintf_r+0xec4>)
 80098c4:	2d10      	cmp	r5, #16
 80098c6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80098ca:	f104 0108 	add.w	r1, r4, #8
 80098ce:	f103 0301 	add.w	r3, r3, #1
 80098d2:	6026      	str	r6, [r4, #0]
 80098d4:	dc24      	bgt.n	8009920 <_svfprintf_r+0xdb0>
 80098d6:	6065      	str	r5, [r4, #4]
 80098d8:	2b07      	cmp	r3, #7
 80098da:	4415      	add	r5, r2
 80098dc:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80098e0:	f340 829c 	ble.w	8009e1c <_svfprintf_r+0x12ac>
 80098e4:	4659      	mov	r1, fp
 80098e6:	4648      	mov	r0, r9
 80098e8:	aa26      	add	r2, sp, #152	; 0x98
 80098ea:	f003 fe39 	bl	800d560 <__ssprint_r>
 80098ee:	2800      	cmp	r0, #0
 80098f0:	f040 82b6 	bne.w	8009e60 <_svfprintf_r+0x12f0>
 80098f4:	ac29      	add	r4, sp, #164	; 0xa4
 80098f6:	e502      	b.n	80092fe <_svfprintf_r+0x78e>
 80098f8:	4659      	mov	r1, fp
 80098fa:	4648      	mov	r0, r9
 80098fc:	aa26      	add	r2, sp, #152	; 0x98
 80098fe:	f003 fe2f 	bl	800d560 <__ssprint_r>
 8009902:	2800      	cmp	r0, #0
 8009904:	f040 82ac 	bne.w	8009e60 <_svfprintf_r+0x12f0>
 8009908:	ac29      	add	r4, sp, #164	; 0xa4
 800990a:	e7bd      	b.n	8009888 <_svfprintf_r+0xd18>
 800990c:	4659      	mov	r1, fp
 800990e:	4648      	mov	r0, r9
 8009910:	aa26      	add	r2, sp, #152	; 0x98
 8009912:	f003 fe25 	bl	800d560 <__ssprint_r>
 8009916:	2800      	cmp	r0, #0
 8009918:	f040 82a2 	bne.w	8009e60 <_svfprintf_r+0x12f0>
 800991c:	ac29      	add	r4, sp, #164	; 0xa4
 800991e:	e7c9      	b.n	80098b4 <_svfprintf_r+0xd44>
 8009920:	3210      	adds	r2, #16
 8009922:	2b07      	cmp	r3, #7
 8009924:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009928:	f8c4 8004 	str.w	r8, [r4, #4]
 800992c:	dd08      	ble.n	8009940 <_svfprintf_r+0xdd0>
 800992e:	4659      	mov	r1, fp
 8009930:	4648      	mov	r0, r9
 8009932:	aa26      	add	r2, sp, #152	; 0x98
 8009934:	f003 fe14 	bl	800d560 <__ssprint_r>
 8009938:	2800      	cmp	r0, #0
 800993a:	f040 8291 	bne.w	8009e60 <_svfprintf_r+0x12f0>
 800993e:	a929      	add	r1, sp, #164	; 0xa4
 8009940:	460c      	mov	r4, r1
 8009942:	3d10      	subs	r5, #16
 8009944:	e7be      	b.n	80098c4 <_svfprintf_r+0xd54>
 8009946:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009948:	2b00      	cmp	r3, #0
 800994a:	dc75      	bgt.n	8009a38 <_svfprintf_r+0xec8>
 800994c:	4b38      	ldr	r3, [pc, #224]	; (8009a30 <_svfprintf_r+0xec0>)
 800994e:	6023      	str	r3, [r4, #0]
 8009950:	2301      	movs	r3, #1
 8009952:	441e      	add	r6, r3
 8009954:	6063      	str	r3, [r4, #4]
 8009956:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009958:	9628      	str	r6, [sp, #160]	; 0xa0
 800995a:	3301      	adds	r3, #1
 800995c:	2b07      	cmp	r3, #7
 800995e:	9327      	str	r3, [sp, #156]	; 0x9c
 8009960:	dc3e      	bgt.n	80099e0 <_svfprintf_r+0xe70>
 8009962:	3408      	adds	r4, #8
 8009964:	9908      	ldr	r1, [sp, #32]
 8009966:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009968:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800996a:	430a      	orrs	r2, r1
 800996c:	f00a 0101 	and.w	r1, sl, #1
 8009970:	430a      	orrs	r2, r1
 8009972:	f43f acc4 	beq.w	80092fe <_svfprintf_r+0x78e>
 8009976:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009978:	6022      	str	r2, [r4, #0]
 800997a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800997c:	4413      	add	r3, r2
 800997e:	9328      	str	r3, [sp, #160]	; 0xa0
 8009980:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009982:	6062      	str	r2, [r4, #4]
 8009984:	3301      	adds	r3, #1
 8009986:	2b07      	cmp	r3, #7
 8009988:	9327      	str	r3, [sp, #156]	; 0x9c
 800998a:	dc33      	bgt.n	80099f4 <_svfprintf_r+0xe84>
 800998c:	3408      	adds	r4, #8
 800998e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8009990:	2d00      	cmp	r5, #0
 8009992:	da1c      	bge.n	80099ce <_svfprintf_r+0xe5e>
 8009994:	4623      	mov	r3, r4
 8009996:	f04f 0810 	mov.w	r8, #16
 800999a:	4e26      	ldr	r6, [pc, #152]	; (8009a34 <_svfprintf_r+0xec4>)
 800999c:	426d      	negs	r5, r5
 800999e:	2d10      	cmp	r5, #16
 80099a0:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 80099a4:	f104 0408 	add.w	r4, r4, #8
 80099a8:	f102 0201 	add.w	r2, r2, #1
 80099ac:	601e      	str	r6, [r3, #0]
 80099ae:	dc2b      	bgt.n	8009a08 <_svfprintf_r+0xe98>
 80099b0:	605d      	str	r5, [r3, #4]
 80099b2:	2a07      	cmp	r2, #7
 80099b4:	440d      	add	r5, r1
 80099b6:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 80099ba:	dd08      	ble.n	80099ce <_svfprintf_r+0xe5e>
 80099bc:	4659      	mov	r1, fp
 80099be:	4648      	mov	r0, r9
 80099c0:	aa26      	add	r2, sp, #152	; 0x98
 80099c2:	f003 fdcd 	bl	800d560 <__ssprint_r>
 80099c6:	2800      	cmp	r0, #0
 80099c8:	f040 824a 	bne.w	8009e60 <_svfprintf_r+0x12f0>
 80099cc:	ac29      	add	r4, sp, #164	; 0xa4
 80099ce:	9b07      	ldr	r3, [sp, #28]
 80099d0:	9a08      	ldr	r2, [sp, #32]
 80099d2:	6023      	str	r3, [r4, #0]
 80099d4:	9b08      	ldr	r3, [sp, #32]
 80099d6:	6063      	str	r3, [r4, #4]
 80099d8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80099da:	4413      	add	r3, r2
 80099dc:	9328      	str	r3, [sp, #160]	; 0xa0
 80099de:	e487      	b.n	80092f0 <_svfprintf_r+0x780>
 80099e0:	4659      	mov	r1, fp
 80099e2:	4648      	mov	r0, r9
 80099e4:	aa26      	add	r2, sp, #152	; 0x98
 80099e6:	f003 fdbb 	bl	800d560 <__ssprint_r>
 80099ea:	2800      	cmp	r0, #0
 80099ec:	f040 8238 	bne.w	8009e60 <_svfprintf_r+0x12f0>
 80099f0:	ac29      	add	r4, sp, #164	; 0xa4
 80099f2:	e7b7      	b.n	8009964 <_svfprintf_r+0xdf4>
 80099f4:	4659      	mov	r1, fp
 80099f6:	4648      	mov	r0, r9
 80099f8:	aa26      	add	r2, sp, #152	; 0x98
 80099fa:	f003 fdb1 	bl	800d560 <__ssprint_r>
 80099fe:	2800      	cmp	r0, #0
 8009a00:	f040 822e 	bne.w	8009e60 <_svfprintf_r+0x12f0>
 8009a04:	ac29      	add	r4, sp, #164	; 0xa4
 8009a06:	e7c2      	b.n	800998e <_svfprintf_r+0xe1e>
 8009a08:	3110      	adds	r1, #16
 8009a0a:	2a07      	cmp	r2, #7
 8009a0c:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8009a10:	f8c3 8004 	str.w	r8, [r3, #4]
 8009a14:	dd08      	ble.n	8009a28 <_svfprintf_r+0xeb8>
 8009a16:	4659      	mov	r1, fp
 8009a18:	4648      	mov	r0, r9
 8009a1a:	aa26      	add	r2, sp, #152	; 0x98
 8009a1c:	f003 fda0 	bl	800d560 <__ssprint_r>
 8009a20:	2800      	cmp	r0, #0
 8009a22:	f040 821d 	bne.w	8009e60 <_svfprintf_r+0x12f0>
 8009a26:	ac29      	add	r4, sp, #164	; 0xa4
 8009a28:	4623      	mov	r3, r4
 8009a2a:	3d10      	subs	r5, #16
 8009a2c:	e7b7      	b.n	800999e <_svfprintf_r+0xe2e>
 8009a2e:	bf00      	nop
 8009a30:	0801023e 	.word	0x0801023e
 8009a34:	08010250 	.word	0x08010250
 8009a38:	9b08      	ldr	r3, [sp, #32]
 8009a3a:	42ab      	cmp	r3, r5
 8009a3c:	bfa8      	it	ge
 8009a3e:	462b      	movge	r3, r5
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	4698      	mov	r8, r3
 8009a44:	dd0b      	ble.n	8009a5e <_svfprintf_r+0xeee>
 8009a46:	9b07      	ldr	r3, [sp, #28]
 8009a48:	4446      	add	r6, r8
 8009a4a:	e9c4 3800 	strd	r3, r8, [r4]
 8009a4e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009a50:	9628      	str	r6, [sp, #160]	; 0xa0
 8009a52:	3301      	adds	r3, #1
 8009a54:	2b07      	cmp	r3, #7
 8009a56:	9327      	str	r3, [sp, #156]	; 0x9c
 8009a58:	f300 808f 	bgt.w	8009b7a <_svfprintf_r+0x100a>
 8009a5c:	3408      	adds	r4, #8
 8009a5e:	f1b8 0f00 	cmp.w	r8, #0
 8009a62:	bfb4      	ite	lt
 8009a64:	462e      	movlt	r6, r5
 8009a66:	eba5 0608 	subge.w	r6, r5, r8
 8009a6a:	2e00      	cmp	r6, #0
 8009a6c:	dd1c      	ble.n	8009aa8 <_svfprintf_r+0xf38>
 8009a6e:	f8df 8280 	ldr.w	r8, [pc, #640]	; 8009cf0 <_svfprintf_r+0x1180>
 8009a72:	2e10      	cmp	r6, #16
 8009a74:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009a78:	f104 0108 	add.w	r1, r4, #8
 8009a7c:	f103 0301 	add.w	r3, r3, #1
 8009a80:	f8c4 8000 	str.w	r8, [r4]
 8009a84:	f300 8083 	bgt.w	8009b8e <_svfprintf_r+0x101e>
 8009a88:	6066      	str	r6, [r4, #4]
 8009a8a:	2b07      	cmp	r3, #7
 8009a8c:	4416      	add	r6, r2
 8009a8e:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009a92:	f340 808f 	ble.w	8009bb4 <_svfprintf_r+0x1044>
 8009a96:	4659      	mov	r1, fp
 8009a98:	4648      	mov	r0, r9
 8009a9a:	aa26      	add	r2, sp, #152	; 0x98
 8009a9c:	f003 fd60 	bl	800d560 <__ssprint_r>
 8009aa0:	2800      	cmp	r0, #0
 8009aa2:	f040 81dd 	bne.w	8009e60 <_svfprintf_r+0x12f0>
 8009aa6:	ac29      	add	r4, sp, #164	; 0xa4
 8009aa8:	9b07      	ldr	r3, [sp, #28]
 8009aaa:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 8009aae:	441d      	add	r5, r3
 8009ab0:	d00c      	beq.n	8009acc <_svfprintf_r+0xf5c>
 8009ab2:	4e8f      	ldr	r6, [pc, #572]	; (8009cf0 <_svfprintf_r+0x1180>)
 8009ab4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d17e      	bne.n	8009bb8 <_svfprintf_r+0x1048>
 8009aba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d17e      	bne.n	8009bbe <_svfprintf_r+0x104e>
 8009ac0:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8009ac4:	4413      	add	r3, r2
 8009ac6:	429d      	cmp	r5, r3
 8009ac8:	bf28      	it	cs
 8009aca:	461d      	movcs	r5, r3
 8009acc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009ace:	9a08      	ldr	r2, [sp, #32]
 8009ad0:	4293      	cmp	r3, r2
 8009ad2:	db02      	blt.n	8009ada <_svfprintf_r+0xf6a>
 8009ad4:	f01a 0f01 	tst.w	sl, #1
 8009ad8:	d00e      	beq.n	8009af8 <_svfprintf_r+0xf88>
 8009ada:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009adc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009ade:	6023      	str	r3, [r4, #0]
 8009ae0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009ae2:	6063      	str	r3, [r4, #4]
 8009ae4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009ae6:	4413      	add	r3, r2
 8009ae8:	9328      	str	r3, [sp, #160]	; 0xa0
 8009aea:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009aec:	3301      	adds	r3, #1
 8009aee:	2b07      	cmp	r3, #7
 8009af0:	9327      	str	r3, [sp, #156]	; 0x9c
 8009af2:	f300 80e8 	bgt.w	8009cc6 <_svfprintf_r+0x1156>
 8009af6:	3408      	adds	r4, #8
 8009af8:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8009afa:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 8009afe:	440b      	add	r3, r1
 8009b00:	1b8e      	subs	r6, r1, r6
 8009b02:	1b5a      	subs	r2, r3, r5
 8009b04:	4296      	cmp	r6, r2
 8009b06:	bfa8      	it	ge
 8009b08:	4616      	movge	r6, r2
 8009b0a:	2e00      	cmp	r6, #0
 8009b0c:	dd0b      	ble.n	8009b26 <_svfprintf_r+0xfb6>
 8009b0e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009b10:	e9c4 5600 	strd	r5, r6, [r4]
 8009b14:	4433      	add	r3, r6
 8009b16:	9328      	str	r3, [sp, #160]	; 0xa0
 8009b18:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009b1a:	3301      	adds	r3, #1
 8009b1c:	2b07      	cmp	r3, #7
 8009b1e:	9327      	str	r3, [sp, #156]	; 0x9c
 8009b20:	f300 80db 	bgt.w	8009cda <_svfprintf_r+0x116a>
 8009b24:	3408      	adds	r4, #8
 8009b26:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8009b28:	9b08      	ldr	r3, [sp, #32]
 8009b2a:	2e00      	cmp	r6, #0
 8009b2c:	eba3 0505 	sub.w	r5, r3, r5
 8009b30:	bfa8      	it	ge
 8009b32:	1bad      	subge	r5, r5, r6
 8009b34:	2d00      	cmp	r5, #0
 8009b36:	f77f abe2 	ble.w	80092fe <_svfprintf_r+0x78e>
 8009b3a:	f04f 0810 	mov.w	r8, #16
 8009b3e:	4e6c      	ldr	r6, [pc, #432]	; (8009cf0 <_svfprintf_r+0x1180>)
 8009b40:	2d10      	cmp	r5, #16
 8009b42:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009b46:	f104 0108 	add.w	r1, r4, #8
 8009b4a:	f103 0301 	add.w	r3, r3, #1
 8009b4e:	6026      	str	r6, [r4, #0]
 8009b50:	f77f aec1 	ble.w	80098d6 <_svfprintf_r+0xd66>
 8009b54:	3210      	adds	r2, #16
 8009b56:	2b07      	cmp	r3, #7
 8009b58:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009b5c:	f8c4 8004 	str.w	r8, [r4, #4]
 8009b60:	dd08      	ble.n	8009b74 <_svfprintf_r+0x1004>
 8009b62:	4659      	mov	r1, fp
 8009b64:	4648      	mov	r0, r9
 8009b66:	aa26      	add	r2, sp, #152	; 0x98
 8009b68:	f003 fcfa 	bl	800d560 <__ssprint_r>
 8009b6c:	2800      	cmp	r0, #0
 8009b6e:	f040 8177 	bne.w	8009e60 <_svfprintf_r+0x12f0>
 8009b72:	a929      	add	r1, sp, #164	; 0xa4
 8009b74:	460c      	mov	r4, r1
 8009b76:	3d10      	subs	r5, #16
 8009b78:	e7e2      	b.n	8009b40 <_svfprintf_r+0xfd0>
 8009b7a:	4659      	mov	r1, fp
 8009b7c:	4648      	mov	r0, r9
 8009b7e:	aa26      	add	r2, sp, #152	; 0x98
 8009b80:	f003 fcee 	bl	800d560 <__ssprint_r>
 8009b84:	2800      	cmp	r0, #0
 8009b86:	f040 816b 	bne.w	8009e60 <_svfprintf_r+0x12f0>
 8009b8a:	ac29      	add	r4, sp, #164	; 0xa4
 8009b8c:	e767      	b.n	8009a5e <_svfprintf_r+0xeee>
 8009b8e:	2010      	movs	r0, #16
 8009b90:	2b07      	cmp	r3, #7
 8009b92:	4402      	add	r2, r0
 8009b94:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009b98:	6060      	str	r0, [r4, #4]
 8009b9a:	dd08      	ble.n	8009bae <_svfprintf_r+0x103e>
 8009b9c:	4659      	mov	r1, fp
 8009b9e:	4648      	mov	r0, r9
 8009ba0:	aa26      	add	r2, sp, #152	; 0x98
 8009ba2:	f003 fcdd 	bl	800d560 <__ssprint_r>
 8009ba6:	2800      	cmp	r0, #0
 8009ba8:	f040 815a 	bne.w	8009e60 <_svfprintf_r+0x12f0>
 8009bac:	a929      	add	r1, sp, #164	; 0xa4
 8009bae:	460c      	mov	r4, r1
 8009bb0:	3e10      	subs	r6, #16
 8009bb2:	e75e      	b.n	8009a72 <_svfprintf_r+0xf02>
 8009bb4:	460c      	mov	r4, r1
 8009bb6:	e777      	b.n	8009aa8 <_svfprintf_r+0xf38>
 8009bb8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d052      	beq.n	8009c64 <_svfprintf_r+0x10f4>
 8009bbe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009bc0:	3b01      	subs	r3, #1
 8009bc2:	930c      	str	r3, [sp, #48]	; 0x30
 8009bc4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009bc6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009bc8:	6023      	str	r3, [r4, #0]
 8009bca:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009bcc:	6063      	str	r3, [r4, #4]
 8009bce:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009bd0:	4413      	add	r3, r2
 8009bd2:	9328      	str	r3, [sp, #160]	; 0xa0
 8009bd4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009bd6:	3301      	adds	r3, #1
 8009bd8:	2b07      	cmp	r3, #7
 8009bda:	9327      	str	r3, [sp, #156]	; 0x9c
 8009bdc:	dc49      	bgt.n	8009c72 <_svfprintf_r+0x1102>
 8009bde:	3408      	adds	r4, #8
 8009be0:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8009be4:	eb03 0802 	add.w	r8, r3, r2
 8009be8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009bea:	eba8 0805 	sub.w	r8, r8, r5
 8009bee:	781b      	ldrb	r3, [r3, #0]
 8009bf0:	4598      	cmp	r8, r3
 8009bf2:	bfa8      	it	ge
 8009bf4:	4698      	movge	r8, r3
 8009bf6:	f1b8 0f00 	cmp.w	r8, #0
 8009bfa:	dd0a      	ble.n	8009c12 <_svfprintf_r+0x10a2>
 8009bfc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009bfe:	e9c4 5800 	strd	r5, r8, [r4]
 8009c02:	4443      	add	r3, r8
 8009c04:	9328      	str	r3, [sp, #160]	; 0xa0
 8009c06:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009c08:	3301      	adds	r3, #1
 8009c0a:	2b07      	cmp	r3, #7
 8009c0c:	9327      	str	r3, [sp, #156]	; 0x9c
 8009c0e:	dc3a      	bgt.n	8009c86 <_svfprintf_r+0x1116>
 8009c10:	3408      	adds	r4, #8
 8009c12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009c14:	f1b8 0f00 	cmp.w	r8, #0
 8009c18:	781b      	ldrb	r3, [r3, #0]
 8009c1a:	bfb4      	ite	lt
 8009c1c:	4698      	movlt	r8, r3
 8009c1e:	eba3 0808 	subge.w	r8, r3, r8
 8009c22:	f1b8 0f00 	cmp.w	r8, #0
 8009c26:	dd19      	ble.n	8009c5c <_svfprintf_r+0x10ec>
 8009c28:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8009c2c:	f1b8 0f10 	cmp.w	r8, #16
 8009c30:	f102 0201 	add.w	r2, r2, #1
 8009c34:	f104 0108 	add.w	r1, r4, #8
 8009c38:	6026      	str	r6, [r4, #0]
 8009c3a:	dc2e      	bgt.n	8009c9a <_svfprintf_r+0x112a>
 8009c3c:	4443      	add	r3, r8
 8009c3e:	2a07      	cmp	r2, #7
 8009c40:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8009c44:	f8c4 8004 	str.w	r8, [r4, #4]
 8009c48:	dd3b      	ble.n	8009cc2 <_svfprintf_r+0x1152>
 8009c4a:	4659      	mov	r1, fp
 8009c4c:	4648      	mov	r0, r9
 8009c4e:	aa26      	add	r2, sp, #152	; 0x98
 8009c50:	f003 fc86 	bl	800d560 <__ssprint_r>
 8009c54:	2800      	cmp	r0, #0
 8009c56:	f040 8103 	bne.w	8009e60 <_svfprintf_r+0x12f0>
 8009c5a:	ac29      	add	r4, sp, #164	; 0xa4
 8009c5c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009c5e:	781b      	ldrb	r3, [r3, #0]
 8009c60:	441d      	add	r5, r3
 8009c62:	e727      	b.n	8009ab4 <_svfprintf_r+0xf44>
 8009c64:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009c66:	3b01      	subs	r3, #1
 8009c68:	930e      	str	r3, [sp, #56]	; 0x38
 8009c6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c6c:	3b01      	subs	r3, #1
 8009c6e:	930d      	str	r3, [sp, #52]	; 0x34
 8009c70:	e7a8      	b.n	8009bc4 <_svfprintf_r+0x1054>
 8009c72:	4659      	mov	r1, fp
 8009c74:	4648      	mov	r0, r9
 8009c76:	aa26      	add	r2, sp, #152	; 0x98
 8009c78:	f003 fc72 	bl	800d560 <__ssprint_r>
 8009c7c:	2800      	cmp	r0, #0
 8009c7e:	f040 80ef 	bne.w	8009e60 <_svfprintf_r+0x12f0>
 8009c82:	ac29      	add	r4, sp, #164	; 0xa4
 8009c84:	e7ac      	b.n	8009be0 <_svfprintf_r+0x1070>
 8009c86:	4659      	mov	r1, fp
 8009c88:	4648      	mov	r0, r9
 8009c8a:	aa26      	add	r2, sp, #152	; 0x98
 8009c8c:	f003 fc68 	bl	800d560 <__ssprint_r>
 8009c90:	2800      	cmp	r0, #0
 8009c92:	f040 80e5 	bne.w	8009e60 <_svfprintf_r+0x12f0>
 8009c96:	ac29      	add	r4, sp, #164	; 0xa4
 8009c98:	e7bb      	b.n	8009c12 <_svfprintf_r+0x10a2>
 8009c9a:	2010      	movs	r0, #16
 8009c9c:	2a07      	cmp	r2, #7
 8009c9e:	4403      	add	r3, r0
 8009ca0:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8009ca4:	6060      	str	r0, [r4, #4]
 8009ca6:	dd08      	ble.n	8009cba <_svfprintf_r+0x114a>
 8009ca8:	4659      	mov	r1, fp
 8009caa:	4648      	mov	r0, r9
 8009cac:	aa26      	add	r2, sp, #152	; 0x98
 8009cae:	f003 fc57 	bl	800d560 <__ssprint_r>
 8009cb2:	2800      	cmp	r0, #0
 8009cb4:	f040 80d4 	bne.w	8009e60 <_svfprintf_r+0x12f0>
 8009cb8:	a929      	add	r1, sp, #164	; 0xa4
 8009cba:	460c      	mov	r4, r1
 8009cbc:	f1a8 0810 	sub.w	r8, r8, #16
 8009cc0:	e7b2      	b.n	8009c28 <_svfprintf_r+0x10b8>
 8009cc2:	460c      	mov	r4, r1
 8009cc4:	e7ca      	b.n	8009c5c <_svfprintf_r+0x10ec>
 8009cc6:	4659      	mov	r1, fp
 8009cc8:	4648      	mov	r0, r9
 8009cca:	aa26      	add	r2, sp, #152	; 0x98
 8009ccc:	f003 fc48 	bl	800d560 <__ssprint_r>
 8009cd0:	2800      	cmp	r0, #0
 8009cd2:	f040 80c5 	bne.w	8009e60 <_svfprintf_r+0x12f0>
 8009cd6:	ac29      	add	r4, sp, #164	; 0xa4
 8009cd8:	e70e      	b.n	8009af8 <_svfprintf_r+0xf88>
 8009cda:	4659      	mov	r1, fp
 8009cdc:	4648      	mov	r0, r9
 8009cde:	aa26      	add	r2, sp, #152	; 0x98
 8009ce0:	f003 fc3e 	bl	800d560 <__ssprint_r>
 8009ce4:	2800      	cmp	r0, #0
 8009ce6:	f040 80bb 	bne.w	8009e60 <_svfprintf_r+0x12f0>
 8009cea:	ac29      	add	r4, sp, #164	; 0xa4
 8009cec:	e71b      	b.n	8009b26 <_svfprintf_r+0xfb6>
 8009cee:	bf00      	nop
 8009cf0:	08010250 	.word	0x08010250
 8009cf4:	9a08      	ldr	r2, [sp, #32]
 8009cf6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009cf8:	2a01      	cmp	r2, #1
 8009cfa:	9a07      	ldr	r2, [sp, #28]
 8009cfc:	f106 0601 	add.w	r6, r6, #1
 8009d00:	6022      	str	r2, [r4, #0]
 8009d02:	f04f 0201 	mov.w	r2, #1
 8009d06:	f103 0301 	add.w	r3, r3, #1
 8009d0a:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009d0e:	f104 0508 	add.w	r5, r4, #8
 8009d12:	6062      	str	r2, [r4, #4]
 8009d14:	dc02      	bgt.n	8009d1c <_svfprintf_r+0x11ac>
 8009d16:	f01a 0f01 	tst.w	sl, #1
 8009d1a:	d07a      	beq.n	8009e12 <_svfprintf_r+0x12a2>
 8009d1c:	2b07      	cmp	r3, #7
 8009d1e:	dd08      	ble.n	8009d32 <_svfprintf_r+0x11c2>
 8009d20:	4659      	mov	r1, fp
 8009d22:	4648      	mov	r0, r9
 8009d24:	aa26      	add	r2, sp, #152	; 0x98
 8009d26:	f003 fc1b 	bl	800d560 <__ssprint_r>
 8009d2a:	2800      	cmp	r0, #0
 8009d2c:	f040 8098 	bne.w	8009e60 <_svfprintf_r+0x12f0>
 8009d30:	ad29      	add	r5, sp, #164	; 0xa4
 8009d32:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009d34:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009d36:	602b      	str	r3, [r5, #0]
 8009d38:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009d3a:	606b      	str	r3, [r5, #4]
 8009d3c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009d3e:	4413      	add	r3, r2
 8009d40:	9328      	str	r3, [sp, #160]	; 0xa0
 8009d42:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009d44:	3301      	adds	r3, #1
 8009d46:	2b07      	cmp	r3, #7
 8009d48:	9327      	str	r3, [sp, #156]	; 0x9c
 8009d4a:	dc32      	bgt.n	8009db2 <_svfprintf_r+0x1242>
 8009d4c:	3508      	adds	r5, #8
 8009d4e:	9b08      	ldr	r3, [sp, #32]
 8009d50:	2200      	movs	r2, #0
 8009d52:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009d56:	1e5c      	subs	r4, r3, #1
 8009d58:	2300      	movs	r3, #0
 8009d5a:	f7f6 fe25 	bl	80009a8 <__aeabi_dcmpeq>
 8009d5e:	2800      	cmp	r0, #0
 8009d60:	d130      	bne.n	8009dc4 <_svfprintf_r+0x1254>
 8009d62:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8009d64:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009d66:	9807      	ldr	r0, [sp, #28]
 8009d68:	9a08      	ldr	r2, [sp, #32]
 8009d6a:	3101      	adds	r1, #1
 8009d6c:	3b01      	subs	r3, #1
 8009d6e:	3001      	adds	r0, #1
 8009d70:	4413      	add	r3, r2
 8009d72:	2907      	cmp	r1, #7
 8009d74:	e9c5 0400 	strd	r0, r4, [r5]
 8009d78:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8009d7c:	dd4c      	ble.n	8009e18 <_svfprintf_r+0x12a8>
 8009d7e:	4659      	mov	r1, fp
 8009d80:	4648      	mov	r0, r9
 8009d82:	aa26      	add	r2, sp, #152	; 0x98
 8009d84:	f003 fbec 	bl	800d560 <__ssprint_r>
 8009d88:	2800      	cmp	r0, #0
 8009d8a:	d169      	bne.n	8009e60 <_svfprintf_r+0x12f0>
 8009d8c:	ad29      	add	r5, sp, #164	; 0xa4
 8009d8e:	ab22      	add	r3, sp, #136	; 0x88
 8009d90:	602b      	str	r3, [r5, #0]
 8009d92:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8009d94:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009d96:	606b      	str	r3, [r5, #4]
 8009d98:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009d9a:	4413      	add	r3, r2
 8009d9c:	9328      	str	r3, [sp, #160]	; 0xa0
 8009d9e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009da0:	3301      	adds	r3, #1
 8009da2:	2b07      	cmp	r3, #7
 8009da4:	9327      	str	r3, [sp, #156]	; 0x9c
 8009da6:	f73f ad9d 	bgt.w	80098e4 <_svfprintf_r+0xd74>
 8009daa:	f105 0408 	add.w	r4, r5, #8
 8009dae:	f7ff baa6 	b.w	80092fe <_svfprintf_r+0x78e>
 8009db2:	4659      	mov	r1, fp
 8009db4:	4648      	mov	r0, r9
 8009db6:	aa26      	add	r2, sp, #152	; 0x98
 8009db8:	f003 fbd2 	bl	800d560 <__ssprint_r>
 8009dbc:	2800      	cmp	r0, #0
 8009dbe:	d14f      	bne.n	8009e60 <_svfprintf_r+0x12f0>
 8009dc0:	ad29      	add	r5, sp, #164	; 0xa4
 8009dc2:	e7c4      	b.n	8009d4e <_svfprintf_r+0x11de>
 8009dc4:	2c00      	cmp	r4, #0
 8009dc6:	dde2      	ble.n	8009d8e <_svfprintf_r+0x121e>
 8009dc8:	f04f 0810 	mov.w	r8, #16
 8009dcc:	4e51      	ldr	r6, [pc, #324]	; (8009f14 <_svfprintf_r+0x13a4>)
 8009dce:	2c10      	cmp	r4, #16
 8009dd0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009dd4:	f105 0108 	add.w	r1, r5, #8
 8009dd8:	f103 0301 	add.w	r3, r3, #1
 8009ddc:	602e      	str	r6, [r5, #0]
 8009dde:	dc07      	bgt.n	8009df0 <_svfprintf_r+0x1280>
 8009de0:	606c      	str	r4, [r5, #4]
 8009de2:	2b07      	cmp	r3, #7
 8009de4:	4414      	add	r4, r2
 8009de6:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8009dea:	dcc8      	bgt.n	8009d7e <_svfprintf_r+0x120e>
 8009dec:	460d      	mov	r5, r1
 8009dee:	e7ce      	b.n	8009d8e <_svfprintf_r+0x121e>
 8009df0:	3210      	adds	r2, #16
 8009df2:	2b07      	cmp	r3, #7
 8009df4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009df8:	f8c5 8004 	str.w	r8, [r5, #4]
 8009dfc:	dd06      	ble.n	8009e0c <_svfprintf_r+0x129c>
 8009dfe:	4659      	mov	r1, fp
 8009e00:	4648      	mov	r0, r9
 8009e02:	aa26      	add	r2, sp, #152	; 0x98
 8009e04:	f003 fbac 	bl	800d560 <__ssprint_r>
 8009e08:	bb50      	cbnz	r0, 8009e60 <_svfprintf_r+0x12f0>
 8009e0a:	a929      	add	r1, sp, #164	; 0xa4
 8009e0c:	460d      	mov	r5, r1
 8009e0e:	3c10      	subs	r4, #16
 8009e10:	e7dd      	b.n	8009dce <_svfprintf_r+0x125e>
 8009e12:	2b07      	cmp	r3, #7
 8009e14:	ddbb      	ble.n	8009d8e <_svfprintf_r+0x121e>
 8009e16:	e7b2      	b.n	8009d7e <_svfprintf_r+0x120e>
 8009e18:	3508      	adds	r5, #8
 8009e1a:	e7b8      	b.n	8009d8e <_svfprintf_r+0x121e>
 8009e1c:	460c      	mov	r4, r1
 8009e1e:	f7ff ba6e 	b.w	80092fe <_svfprintf_r+0x78e>
 8009e22:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8009e26:	1a9d      	subs	r5, r3, r2
 8009e28:	2d00      	cmp	r5, #0
 8009e2a:	f77f aa6c 	ble.w	8009306 <_svfprintf_r+0x796>
 8009e2e:	f04f 0810 	mov.w	r8, #16
 8009e32:	4e39      	ldr	r6, [pc, #228]	; (8009f18 <_svfprintf_r+0x13a8>)
 8009e34:	2d10      	cmp	r5, #16
 8009e36:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009e3a:	6026      	str	r6, [r4, #0]
 8009e3c:	f103 0301 	add.w	r3, r3, #1
 8009e40:	dc17      	bgt.n	8009e72 <_svfprintf_r+0x1302>
 8009e42:	6065      	str	r5, [r4, #4]
 8009e44:	2b07      	cmp	r3, #7
 8009e46:	4415      	add	r5, r2
 8009e48:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8009e4c:	f77f aa5b 	ble.w	8009306 <_svfprintf_r+0x796>
 8009e50:	4659      	mov	r1, fp
 8009e52:	4648      	mov	r0, r9
 8009e54:	aa26      	add	r2, sp, #152	; 0x98
 8009e56:	f003 fb83 	bl	800d560 <__ssprint_r>
 8009e5a:	2800      	cmp	r0, #0
 8009e5c:	f43f aa53 	beq.w	8009306 <_svfprintf_r+0x796>
 8009e60:	2f00      	cmp	r7, #0
 8009e62:	f43f a87e 	beq.w	8008f62 <_svfprintf_r+0x3f2>
 8009e66:	4639      	mov	r1, r7
 8009e68:	4648      	mov	r0, r9
 8009e6a:	f002 fb3d 	bl	800c4e8 <_free_r>
 8009e6e:	f7ff b878 	b.w	8008f62 <_svfprintf_r+0x3f2>
 8009e72:	3210      	adds	r2, #16
 8009e74:	2b07      	cmp	r3, #7
 8009e76:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009e7a:	f8c4 8004 	str.w	r8, [r4, #4]
 8009e7e:	dc02      	bgt.n	8009e86 <_svfprintf_r+0x1316>
 8009e80:	3408      	adds	r4, #8
 8009e82:	3d10      	subs	r5, #16
 8009e84:	e7d6      	b.n	8009e34 <_svfprintf_r+0x12c4>
 8009e86:	4659      	mov	r1, fp
 8009e88:	4648      	mov	r0, r9
 8009e8a:	aa26      	add	r2, sp, #152	; 0x98
 8009e8c:	f003 fb68 	bl	800d560 <__ssprint_r>
 8009e90:	2800      	cmp	r0, #0
 8009e92:	d1e5      	bne.n	8009e60 <_svfprintf_r+0x12f0>
 8009e94:	ac29      	add	r4, sp, #164	; 0xa4
 8009e96:	e7f4      	b.n	8009e82 <_svfprintf_r+0x1312>
 8009e98:	4639      	mov	r1, r7
 8009e9a:	4648      	mov	r0, r9
 8009e9c:	f002 fb24 	bl	800c4e8 <_free_r>
 8009ea0:	f7ff ba48 	b.w	8009334 <_svfprintf_r+0x7c4>
 8009ea4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	f43f a85b 	beq.w	8008f62 <_svfprintf_r+0x3f2>
 8009eac:	4659      	mov	r1, fp
 8009eae:	4648      	mov	r0, r9
 8009eb0:	aa26      	add	r2, sp, #152	; 0x98
 8009eb2:	f003 fb55 	bl	800d560 <__ssprint_r>
 8009eb6:	f7ff b854 	b.w	8008f62 <_svfprintf_r+0x3f2>
 8009eba:	ea56 0207 	orrs.w	r2, r6, r7
 8009ebe:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8009ec2:	f43f ab54 	beq.w	800956e <_svfprintf_r+0x9fe>
 8009ec6:	2b01      	cmp	r3, #1
 8009ec8:	f43f abea 	beq.w	80096a0 <_svfprintf_r+0xb30>
 8009ecc:	2b02      	cmp	r3, #2
 8009ece:	ab52      	add	r3, sp, #328	; 0x148
 8009ed0:	9307      	str	r3, [sp, #28]
 8009ed2:	f43f ac3d 	beq.w	8009750 <_svfprintf_r+0xbe0>
 8009ed6:	9907      	ldr	r1, [sp, #28]
 8009ed8:	f006 0307 	and.w	r3, r6, #7
 8009edc:	460a      	mov	r2, r1
 8009ede:	3330      	adds	r3, #48	; 0x30
 8009ee0:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8009ee4:	9207      	str	r2, [sp, #28]
 8009ee6:	08f2      	lsrs	r2, r6, #3
 8009ee8:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8009eec:	08f8      	lsrs	r0, r7, #3
 8009eee:	4616      	mov	r6, r2
 8009ef0:	4607      	mov	r7, r0
 8009ef2:	ea56 0207 	orrs.w	r2, r6, r7
 8009ef6:	d1ee      	bne.n	8009ed6 <_svfprintf_r+0x1366>
 8009ef8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009efa:	07d2      	lsls	r2, r2, #31
 8009efc:	f57f ac16 	bpl.w	800972c <_svfprintf_r+0xbbc>
 8009f00:	2b30      	cmp	r3, #48	; 0x30
 8009f02:	f43f ac13 	beq.w	800972c <_svfprintf_r+0xbbc>
 8009f06:	2330      	movs	r3, #48	; 0x30
 8009f08:	9a07      	ldr	r2, [sp, #28]
 8009f0a:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009f0e:	1e8b      	subs	r3, r1, #2
 8009f10:	9307      	str	r3, [sp, #28]
 8009f12:	e40b      	b.n	800972c <_svfprintf_r+0xbbc>
 8009f14:	08010250 	.word	0x08010250
 8009f18:	08010240 	.word	0x08010240

08009f1c <sysconf>:
 8009f1c:	2808      	cmp	r0, #8
 8009f1e:	b508      	push	{r3, lr}
 8009f20:	d006      	beq.n	8009f30 <sysconf+0x14>
 8009f22:	f7fe fa7f 	bl	8008424 <__errno>
 8009f26:	2316      	movs	r3, #22
 8009f28:	6003      	str	r3, [r0, #0]
 8009f2a:	f04f 30ff 	mov.w	r0, #4294967295
 8009f2e:	bd08      	pop	{r3, pc}
 8009f30:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8009f34:	e7fb      	b.n	8009f2e <sysconf+0x12>
	...

08009f38 <_vfprintf_r>:
 8009f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f3c:	b0d3      	sub	sp, #332	; 0x14c
 8009f3e:	468a      	mov	sl, r1
 8009f40:	4691      	mov	r9, r2
 8009f42:	461c      	mov	r4, r3
 8009f44:	461e      	mov	r6, r3
 8009f46:	4683      	mov	fp, r0
 8009f48:	f002 fcf8 	bl	800c93c <_localeconv_r>
 8009f4c:	6803      	ldr	r3, [r0, #0]
 8009f4e:	4618      	mov	r0, r3
 8009f50:	9318      	str	r3, [sp, #96]	; 0x60
 8009f52:	f7f6 f8fd 	bl	8000150 <strlen>
 8009f56:	9012      	str	r0, [sp, #72]	; 0x48
 8009f58:	f1bb 0f00 	cmp.w	fp, #0
 8009f5c:	d005      	beq.n	8009f6a <_vfprintf_r+0x32>
 8009f5e:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 8009f62:	b913      	cbnz	r3, 8009f6a <_vfprintf_r+0x32>
 8009f64:	4658      	mov	r0, fp
 8009f66:	f002 fa2f 	bl	800c3c8 <__sinit>
 8009f6a:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8009f6e:	07da      	lsls	r2, r3, #31
 8009f70:	d407      	bmi.n	8009f82 <_vfprintf_r+0x4a>
 8009f72:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009f76:	059b      	lsls	r3, r3, #22
 8009f78:	d403      	bmi.n	8009f82 <_vfprintf_r+0x4a>
 8009f7a:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8009f7e:	f002 fce3 	bl	800c948 <__retarget_lock_acquire_recursive>
 8009f82:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 8009f86:	049f      	lsls	r7, r3, #18
 8009f88:	d409      	bmi.n	8009f9e <_vfprintf_r+0x66>
 8009f8a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009f8e:	f8aa 300c 	strh.w	r3, [sl, #12]
 8009f92:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8009f96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009f9a:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 8009f9e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009fa2:	071d      	lsls	r5, r3, #28
 8009fa4:	d502      	bpl.n	8009fac <_vfprintf_r+0x74>
 8009fa6:	f8da 3010 	ldr.w	r3, [sl, #16]
 8009faa:	b9c3      	cbnz	r3, 8009fde <_vfprintf_r+0xa6>
 8009fac:	4651      	mov	r1, sl
 8009fae:	4658      	mov	r0, fp
 8009fb0:	f001 fa5c 	bl	800b46c <__swsetup_r>
 8009fb4:	b198      	cbz	r0, 8009fde <_vfprintf_r+0xa6>
 8009fb6:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8009fba:	07dc      	lsls	r4, r3, #31
 8009fbc:	d506      	bpl.n	8009fcc <_vfprintf_r+0x94>
 8009fbe:	f04f 33ff 	mov.w	r3, #4294967295
 8009fc2:	9313      	str	r3, [sp, #76]	; 0x4c
 8009fc4:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8009fc6:	b053      	add	sp, #332	; 0x14c
 8009fc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fcc:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009fd0:	0598      	lsls	r0, r3, #22
 8009fd2:	d4f4      	bmi.n	8009fbe <_vfprintf_r+0x86>
 8009fd4:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8009fd8:	f002 fcb7 	bl	800c94a <__retarget_lock_release_recursive>
 8009fdc:	e7ef      	b.n	8009fbe <_vfprintf_r+0x86>
 8009fde:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009fe2:	f003 021a 	and.w	r2, r3, #26
 8009fe6:	2a0a      	cmp	r2, #10
 8009fe8:	d115      	bne.n	800a016 <_vfprintf_r+0xde>
 8009fea:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 8009fee:	2a00      	cmp	r2, #0
 8009ff0:	db11      	blt.n	800a016 <_vfprintf_r+0xde>
 8009ff2:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 8009ff6:	07d1      	lsls	r1, r2, #31
 8009ff8:	d405      	bmi.n	800a006 <_vfprintf_r+0xce>
 8009ffa:	059a      	lsls	r2, r3, #22
 8009ffc:	d403      	bmi.n	800a006 <_vfprintf_r+0xce>
 8009ffe:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800a002:	f002 fca2 	bl	800c94a <__retarget_lock_release_recursive>
 800a006:	4623      	mov	r3, r4
 800a008:	464a      	mov	r2, r9
 800a00a:	4651      	mov	r1, sl
 800a00c:	4658      	mov	r0, fp
 800a00e:	f001 f9b3 	bl	800b378 <__sbprintf>
 800a012:	9013      	str	r0, [sp, #76]	; 0x4c
 800a014:	e7d6      	b.n	8009fc4 <_vfprintf_r+0x8c>
 800a016:	2500      	movs	r5, #0
 800a018:	2200      	movs	r2, #0
 800a01a:	2300      	movs	r3, #0
 800a01c:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 800a020:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800a024:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 800a028:	ac29      	add	r4, sp, #164	; 0xa4
 800a02a:	9426      	str	r4, [sp, #152]	; 0x98
 800a02c:	9508      	str	r5, [sp, #32]
 800a02e:	950e      	str	r5, [sp, #56]	; 0x38
 800a030:	9516      	str	r5, [sp, #88]	; 0x58
 800a032:	9519      	str	r5, [sp, #100]	; 0x64
 800a034:	9513      	str	r5, [sp, #76]	; 0x4c
 800a036:	464b      	mov	r3, r9
 800a038:	461d      	mov	r5, r3
 800a03a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a03e:	b10a      	cbz	r2, 800a044 <_vfprintf_r+0x10c>
 800a040:	2a25      	cmp	r2, #37	; 0x25
 800a042:	d1f9      	bne.n	800a038 <_vfprintf_r+0x100>
 800a044:	ebb5 0709 	subs.w	r7, r5, r9
 800a048:	d00d      	beq.n	800a066 <_vfprintf_r+0x12e>
 800a04a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a04c:	e9c4 9700 	strd	r9, r7, [r4]
 800a050:	443b      	add	r3, r7
 800a052:	9328      	str	r3, [sp, #160]	; 0xa0
 800a054:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a056:	3301      	adds	r3, #1
 800a058:	2b07      	cmp	r3, #7
 800a05a:	9327      	str	r3, [sp, #156]	; 0x9c
 800a05c:	dc7a      	bgt.n	800a154 <_vfprintf_r+0x21c>
 800a05e:	3408      	adds	r4, #8
 800a060:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a062:	443b      	add	r3, r7
 800a064:	9313      	str	r3, [sp, #76]	; 0x4c
 800a066:	782b      	ldrb	r3, [r5, #0]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	f001 813d 	beq.w	800b2e8 <_vfprintf_r+0x13b0>
 800a06e:	2300      	movs	r3, #0
 800a070:	f04f 32ff 	mov.w	r2, #4294967295
 800a074:	4698      	mov	r8, r3
 800a076:	270a      	movs	r7, #10
 800a078:	212b      	movs	r1, #43	; 0x2b
 800a07a:	3501      	adds	r5, #1
 800a07c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a080:	9207      	str	r2, [sp, #28]
 800a082:	9314      	str	r3, [sp, #80]	; 0x50
 800a084:	462a      	mov	r2, r5
 800a086:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a08a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a08c:	4613      	mov	r3, r2
 800a08e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a090:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a092:	3b20      	subs	r3, #32
 800a094:	2b5a      	cmp	r3, #90	; 0x5a
 800a096:	f200 85a6 	bhi.w	800abe6 <_vfprintf_r+0xcae>
 800a09a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800a09e:	007e      	.short	0x007e
 800a0a0:	05a405a4 	.word	0x05a405a4
 800a0a4:	05a40086 	.word	0x05a40086
 800a0a8:	05a405a4 	.word	0x05a405a4
 800a0ac:	05a40065 	.word	0x05a40065
 800a0b0:	008905a4 	.word	0x008905a4
 800a0b4:	05a40093 	.word	0x05a40093
 800a0b8:	00960090 	.word	0x00960090
 800a0bc:	00b205a4 	.word	0x00b205a4
 800a0c0:	00b500b5 	.word	0x00b500b5
 800a0c4:	00b500b5 	.word	0x00b500b5
 800a0c8:	00b500b5 	.word	0x00b500b5
 800a0cc:	00b500b5 	.word	0x00b500b5
 800a0d0:	05a400b5 	.word	0x05a400b5
 800a0d4:	05a405a4 	.word	0x05a405a4
 800a0d8:	05a405a4 	.word	0x05a405a4
 800a0dc:	05a405a4 	.word	0x05a405a4
 800a0e0:	05a4011f 	.word	0x05a4011f
 800a0e4:	00f500e2 	.word	0x00f500e2
 800a0e8:	011f011f 	.word	0x011f011f
 800a0ec:	05a4011f 	.word	0x05a4011f
 800a0f0:	05a405a4 	.word	0x05a405a4
 800a0f4:	00c505a4 	.word	0x00c505a4
 800a0f8:	05a405a4 	.word	0x05a405a4
 800a0fc:	05a40484 	.word	0x05a40484
 800a100:	05a405a4 	.word	0x05a405a4
 800a104:	05a404cb 	.word	0x05a404cb
 800a108:	05a404ec 	.word	0x05a404ec
 800a10c:	050b05a4 	.word	0x050b05a4
 800a110:	05a405a4 	.word	0x05a405a4
 800a114:	05a405a4 	.word	0x05a405a4
 800a118:	05a405a4 	.word	0x05a405a4
 800a11c:	05a405a4 	.word	0x05a405a4
 800a120:	05a4011f 	.word	0x05a4011f
 800a124:	00f700e2 	.word	0x00f700e2
 800a128:	011f011f 	.word	0x011f011f
 800a12c:	00c8011f 	.word	0x00c8011f
 800a130:	00dc00f7 	.word	0x00dc00f7
 800a134:	00d505a4 	.word	0x00d505a4
 800a138:	046105a4 	.word	0x046105a4
 800a13c:	04ba0486 	.word	0x04ba0486
 800a140:	05a400dc 	.word	0x05a400dc
 800a144:	007c04cb 	.word	0x007c04cb
 800a148:	05a404ee 	.word	0x05a404ee
 800a14c:	052805a4 	.word	0x052805a4
 800a150:	007c05a4 	.word	0x007c05a4
 800a154:	4651      	mov	r1, sl
 800a156:	4658      	mov	r0, fp
 800a158:	aa26      	add	r2, sp, #152	; 0x98
 800a15a:	f003 fa7c 	bl	800d656 <__sprint_r>
 800a15e:	2800      	cmp	r0, #0
 800a160:	f040 8127 	bne.w	800a3b2 <_vfprintf_r+0x47a>
 800a164:	ac29      	add	r4, sp, #164	; 0xa4
 800a166:	e77b      	b.n	800a060 <_vfprintf_r+0x128>
 800a168:	4658      	mov	r0, fp
 800a16a:	f002 fbe7 	bl	800c93c <_localeconv_r>
 800a16e:	6843      	ldr	r3, [r0, #4]
 800a170:	4618      	mov	r0, r3
 800a172:	9319      	str	r3, [sp, #100]	; 0x64
 800a174:	f7f5 ffec 	bl	8000150 <strlen>
 800a178:	9016      	str	r0, [sp, #88]	; 0x58
 800a17a:	4658      	mov	r0, fp
 800a17c:	f002 fbde 	bl	800c93c <_localeconv_r>
 800a180:	6883      	ldr	r3, [r0, #8]
 800a182:	212b      	movs	r1, #43	; 0x2b
 800a184:	930e      	str	r3, [sp, #56]	; 0x38
 800a186:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a188:	b12b      	cbz	r3, 800a196 <_vfprintf_r+0x25e>
 800a18a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a18c:	b11b      	cbz	r3, 800a196 <_vfprintf_r+0x25e>
 800a18e:	781b      	ldrb	r3, [r3, #0]
 800a190:	b10b      	cbz	r3, 800a196 <_vfprintf_r+0x25e>
 800a192:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 800a196:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a198:	e774      	b.n	800a084 <_vfprintf_r+0x14c>
 800a19a:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d1f9      	bne.n	800a196 <_vfprintf_r+0x25e>
 800a1a2:	2320      	movs	r3, #32
 800a1a4:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a1a8:	e7f5      	b.n	800a196 <_vfprintf_r+0x25e>
 800a1aa:	f048 0801 	orr.w	r8, r8, #1
 800a1ae:	e7f2      	b.n	800a196 <_vfprintf_r+0x25e>
 800a1b0:	f856 3b04 	ldr.w	r3, [r6], #4
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	9314      	str	r3, [sp, #80]	; 0x50
 800a1b8:	daed      	bge.n	800a196 <_vfprintf_r+0x25e>
 800a1ba:	425b      	negs	r3, r3
 800a1bc:	9314      	str	r3, [sp, #80]	; 0x50
 800a1be:	f048 0804 	orr.w	r8, r8, #4
 800a1c2:	e7e8      	b.n	800a196 <_vfprintf_r+0x25e>
 800a1c4:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800a1c8:	e7e5      	b.n	800a196 <_vfprintf_r+0x25e>
 800a1ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a1cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a1d0:	2a2a      	cmp	r2, #42	; 0x2a
 800a1d2:	920b      	str	r2, [sp, #44]	; 0x2c
 800a1d4:	d112      	bne.n	800a1fc <_vfprintf_r+0x2c4>
 800a1d6:	f856 0b04 	ldr.w	r0, [r6], #4
 800a1da:	930f      	str	r3, [sp, #60]	; 0x3c
 800a1dc:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 800a1e0:	9207      	str	r2, [sp, #28]
 800a1e2:	e7d8      	b.n	800a196 <_vfprintf_r+0x25e>
 800a1e4:	9807      	ldr	r0, [sp, #28]
 800a1e6:	fb07 2200 	mla	r2, r7, r0, r2
 800a1ea:	9207      	str	r2, [sp, #28]
 800a1ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a1f0:	920b      	str	r2, [sp, #44]	; 0x2c
 800a1f2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a1f4:	3a30      	subs	r2, #48	; 0x30
 800a1f6:	2a09      	cmp	r2, #9
 800a1f8:	d9f4      	bls.n	800a1e4 <_vfprintf_r+0x2ac>
 800a1fa:	e748      	b.n	800a08e <_vfprintf_r+0x156>
 800a1fc:	2200      	movs	r2, #0
 800a1fe:	9207      	str	r2, [sp, #28]
 800a200:	e7f7      	b.n	800a1f2 <_vfprintf_r+0x2ba>
 800a202:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 800a206:	e7c6      	b.n	800a196 <_vfprintf_r+0x25e>
 800a208:	2200      	movs	r2, #0
 800a20a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a20c:	9214      	str	r2, [sp, #80]	; 0x50
 800a20e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a210:	9814      	ldr	r0, [sp, #80]	; 0x50
 800a212:	3a30      	subs	r2, #48	; 0x30
 800a214:	fb07 2200 	mla	r2, r7, r0, r2
 800a218:	9214      	str	r2, [sp, #80]	; 0x50
 800a21a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a21e:	920b      	str	r2, [sp, #44]	; 0x2c
 800a220:	3a30      	subs	r2, #48	; 0x30
 800a222:	2a09      	cmp	r2, #9
 800a224:	d9f3      	bls.n	800a20e <_vfprintf_r+0x2d6>
 800a226:	e732      	b.n	800a08e <_vfprintf_r+0x156>
 800a228:	f048 0808 	orr.w	r8, r8, #8
 800a22c:	e7b3      	b.n	800a196 <_vfprintf_r+0x25e>
 800a22e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a230:	781b      	ldrb	r3, [r3, #0]
 800a232:	2b68      	cmp	r3, #104	; 0x68
 800a234:	bf01      	itttt	eq
 800a236:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 800a238:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 800a23c:	3301      	addeq	r3, #1
 800a23e:	930f      	streq	r3, [sp, #60]	; 0x3c
 800a240:	bf18      	it	ne
 800a242:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 800a246:	e7a6      	b.n	800a196 <_vfprintf_r+0x25e>
 800a248:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a24a:	781b      	ldrb	r3, [r3, #0]
 800a24c:	2b6c      	cmp	r3, #108	; 0x6c
 800a24e:	d105      	bne.n	800a25c <_vfprintf_r+0x324>
 800a250:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a252:	3301      	adds	r3, #1
 800a254:	930f      	str	r3, [sp, #60]	; 0x3c
 800a256:	f048 0820 	orr.w	r8, r8, #32
 800a25a:	e79c      	b.n	800a196 <_vfprintf_r+0x25e>
 800a25c:	f048 0810 	orr.w	r8, r8, #16
 800a260:	e799      	b.n	800a196 <_vfprintf_r+0x25e>
 800a262:	4632      	mov	r2, r6
 800a264:	2000      	movs	r0, #0
 800a266:	f852 3b04 	ldr.w	r3, [r2], #4
 800a26a:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800a26e:	920a      	str	r2, [sp, #40]	; 0x28
 800a270:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800a274:	2301      	movs	r3, #1
 800a276:	4607      	mov	r7, r0
 800a278:	4606      	mov	r6, r0
 800a27a:	4605      	mov	r5, r0
 800a27c:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 800a280:	9307      	str	r3, [sp, #28]
 800a282:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800a286:	e1b4      	b.n	800a5f2 <_vfprintf_r+0x6ba>
 800a288:	f048 0810 	orr.w	r8, r8, #16
 800a28c:	f018 0f20 	tst.w	r8, #32
 800a290:	d011      	beq.n	800a2b6 <_vfprintf_r+0x37e>
 800a292:	3607      	adds	r6, #7
 800a294:	f026 0307 	bic.w	r3, r6, #7
 800a298:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800a29c:	930a      	str	r3, [sp, #40]	; 0x28
 800a29e:	2e00      	cmp	r6, #0
 800a2a0:	f177 0300 	sbcs.w	r3, r7, #0
 800a2a4:	da05      	bge.n	800a2b2 <_vfprintf_r+0x37a>
 800a2a6:	232d      	movs	r3, #45	; 0x2d
 800a2a8:	4276      	negs	r6, r6
 800a2aa:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800a2ae:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a2b2:	2301      	movs	r3, #1
 800a2b4:	e388      	b.n	800a9c8 <_vfprintf_r+0xa90>
 800a2b6:	1d33      	adds	r3, r6, #4
 800a2b8:	f018 0f10 	tst.w	r8, #16
 800a2bc:	930a      	str	r3, [sp, #40]	; 0x28
 800a2be:	d002      	beq.n	800a2c6 <_vfprintf_r+0x38e>
 800a2c0:	6836      	ldr	r6, [r6, #0]
 800a2c2:	17f7      	asrs	r7, r6, #31
 800a2c4:	e7eb      	b.n	800a29e <_vfprintf_r+0x366>
 800a2c6:	f018 0f40 	tst.w	r8, #64	; 0x40
 800a2ca:	6836      	ldr	r6, [r6, #0]
 800a2cc:	d001      	beq.n	800a2d2 <_vfprintf_r+0x39a>
 800a2ce:	b236      	sxth	r6, r6
 800a2d0:	e7f7      	b.n	800a2c2 <_vfprintf_r+0x38a>
 800a2d2:	f418 7f00 	tst.w	r8, #512	; 0x200
 800a2d6:	bf18      	it	ne
 800a2d8:	b276      	sxtbne	r6, r6
 800a2da:	e7f2      	b.n	800a2c2 <_vfprintf_r+0x38a>
 800a2dc:	3607      	adds	r6, #7
 800a2de:	f026 0307 	bic.w	r3, r6, #7
 800a2e2:	4619      	mov	r1, r3
 800a2e4:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800a2e8:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800a2ec:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 800a2f0:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800a2f4:	910a      	str	r1, [sp, #40]	; 0x28
 800a2f6:	f04f 32ff 	mov.w	r2, #4294967295
 800a2fa:	4630      	mov	r0, r6
 800a2fc:	4629      	mov	r1, r5
 800a2fe:	4b3c      	ldr	r3, [pc, #240]	; (800a3f0 <_vfprintf_r+0x4b8>)
 800a300:	f7f6 fb84 	bl	8000a0c <__aeabi_dcmpun>
 800a304:	bb00      	cbnz	r0, 800a348 <_vfprintf_r+0x410>
 800a306:	f04f 32ff 	mov.w	r2, #4294967295
 800a30a:	4630      	mov	r0, r6
 800a30c:	4629      	mov	r1, r5
 800a30e:	4b38      	ldr	r3, [pc, #224]	; (800a3f0 <_vfprintf_r+0x4b8>)
 800a310:	f7f6 fb5e 	bl	80009d0 <__aeabi_dcmple>
 800a314:	b9c0      	cbnz	r0, 800a348 <_vfprintf_r+0x410>
 800a316:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a31a:	2200      	movs	r2, #0
 800a31c:	2300      	movs	r3, #0
 800a31e:	f7f6 fb4d 	bl	80009bc <__aeabi_dcmplt>
 800a322:	b110      	cbz	r0, 800a32a <_vfprintf_r+0x3f2>
 800a324:	232d      	movs	r3, #45	; 0x2d
 800a326:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a32a:	4a32      	ldr	r2, [pc, #200]	; (800a3f4 <_vfprintf_r+0x4bc>)
 800a32c:	4832      	ldr	r0, [pc, #200]	; (800a3f8 <_vfprintf_r+0x4c0>)
 800a32e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a330:	2700      	movs	r7, #0
 800a332:	2b47      	cmp	r3, #71	; 0x47
 800a334:	bfd4      	ite	le
 800a336:	4691      	movle	r9, r2
 800a338:	4681      	movgt	r9, r0
 800a33a:	2303      	movs	r3, #3
 800a33c:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 800a340:	9307      	str	r3, [sp, #28]
 800a342:	463e      	mov	r6, r7
 800a344:	f001 b80e 	b.w	800b364 <_vfprintf_r+0x142c>
 800a348:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a34c:	4610      	mov	r0, r2
 800a34e:	4619      	mov	r1, r3
 800a350:	f7f6 fb5c 	bl	8000a0c <__aeabi_dcmpun>
 800a354:	4607      	mov	r7, r0
 800a356:	b148      	cbz	r0, 800a36c <_vfprintf_r+0x434>
 800a358:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a35a:	4a28      	ldr	r2, [pc, #160]	; (800a3fc <_vfprintf_r+0x4c4>)
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	bfb8      	it	lt
 800a360:	232d      	movlt	r3, #45	; 0x2d
 800a362:	4827      	ldr	r0, [pc, #156]	; (800a400 <_vfprintf_r+0x4c8>)
 800a364:	bfb8      	it	lt
 800a366:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 800a36a:	e7e0      	b.n	800a32e <_vfprintf_r+0x3f6>
 800a36c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a36e:	f023 0320 	bic.w	r3, r3, #32
 800a372:	2b41      	cmp	r3, #65	; 0x41
 800a374:	930c      	str	r3, [sp, #48]	; 0x30
 800a376:	d12e      	bne.n	800a3d6 <_vfprintf_r+0x49e>
 800a378:	2330      	movs	r3, #48	; 0x30
 800a37a:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800a37e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a380:	f048 0802 	orr.w	r8, r8, #2
 800a384:	2b61      	cmp	r3, #97	; 0x61
 800a386:	bf0c      	ite	eq
 800a388:	2378      	moveq	r3, #120	; 0x78
 800a38a:	2358      	movne	r3, #88	; 0x58
 800a38c:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800a390:	9b07      	ldr	r3, [sp, #28]
 800a392:	2b63      	cmp	r3, #99	; 0x63
 800a394:	dd36      	ble.n	800a404 <_vfprintf_r+0x4cc>
 800a396:	4658      	mov	r0, fp
 800a398:	1c59      	adds	r1, r3, #1
 800a39a:	f7fe f875 	bl	8008488 <_malloc_r>
 800a39e:	4681      	mov	r9, r0
 800a3a0:	2800      	cmp	r0, #0
 800a3a2:	f040 8201 	bne.w	800a7a8 <_vfprintf_r+0x870>
 800a3a6:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a3aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a3ae:	f8aa 300c 	strh.w	r3, [sl, #12]
 800a3b2:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800a3b6:	07d9      	lsls	r1, r3, #31
 800a3b8:	d407      	bmi.n	800a3ca <_vfprintf_r+0x492>
 800a3ba:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a3be:	059a      	lsls	r2, r3, #22
 800a3c0:	d403      	bmi.n	800a3ca <_vfprintf_r+0x492>
 800a3c2:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800a3c6:	f002 fac0 	bl	800c94a <__retarget_lock_release_recursive>
 800a3ca:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a3ce:	065b      	lsls	r3, r3, #25
 800a3d0:	f57f adf8 	bpl.w	8009fc4 <_vfprintf_r+0x8c>
 800a3d4:	e5f3      	b.n	8009fbe <_vfprintf_r+0x86>
 800a3d6:	9b07      	ldr	r3, [sp, #28]
 800a3d8:	3301      	adds	r3, #1
 800a3da:	f000 81e7 	beq.w	800a7ac <_vfprintf_r+0x874>
 800a3de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a3e0:	2b47      	cmp	r3, #71	; 0x47
 800a3e2:	d111      	bne.n	800a408 <_vfprintf_r+0x4d0>
 800a3e4:	9b07      	ldr	r3, [sp, #28]
 800a3e6:	b97b      	cbnz	r3, 800a408 <_vfprintf_r+0x4d0>
 800a3e8:	461f      	mov	r7, r3
 800a3ea:	2301      	movs	r3, #1
 800a3ec:	9307      	str	r3, [sp, #28]
 800a3ee:	e00b      	b.n	800a408 <_vfprintf_r+0x4d0>
 800a3f0:	7fefffff 	.word	0x7fefffff
 800a3f4:	0801020c 	.word	0x0801020c
 800a3f8:	08010210 	.word	0x08010210
 800a3fc:	08010214 	.word	0x08010214
 800a400:	08010218 	.word	0x08010218
 800a404:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800a408:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 800a40c:	9315      	str	r3, [sp, #84]	; 0x54
 800a40e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a410:	1e1d      	subs	r5, r3, #0
 800a412:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a414:	9308      	str	r3, [sp, #32]
 800a416:	bfb7      	itett	lt
 800a418:	462b      	movlt	r3, r5
 800a41a:	2300      	movge	r3, #0
 800a41c:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 800a420:	232d      	movlt	r3, #45	; 0x2d
 800a422:	931c      	str	r3, [sp, #112]	; 0x70
 800a424:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a426:	2b41      	cmp	r3, #65	; 0x41
 800a428:	f040 81d8 	bne.w	800a7dc <_vfprintf_r+0x8a4>
 800a42c:	aa20      	add	r2, sp, #128	; 0x80
 800a42e:	4629      	mov	r1, r5
 800a430:	9808      	ldr	r0, [sp, #32]
 800a432:	f003 f80b 	bl	800d44c <frexp>
 800a436:	2200      	movs	r2, #0
 800a438:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800a43c:	f7f6 f84c 	bl	80004d8 <__aeabi_dmul>
 800a440:	4602      	mov	r2, r0
 800a442:	460b      	mov	r3, r1
 800a444:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a448:	2200      	movs	r2, #0
 800a44a:	2300      	movs	r3, #0
 800a44c:	f7f6 faac 	bl	80009a8 <__aeabi_dcmpeq>
 800a450:	b108      	cbz	r0, 800a456 <_vfprintf_r+0x51e>
 800a452:	2301      	movs	r3, #1
 800a454:	9320      	str	r3, [sp, #128]	; 0x80
 800a456:	4bb2      	ldr	r3, [pc, #712]	; (800a720 <_vfprintf_r+0x7e8>)
 800a458:	4eb2      	ldr	r6, [pc, #712]	; (800a724 <_vfprintf_r+0x7ec>)
 800a45a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a45c:	464d      	mov	r5, r9
 800a45e:	2a61      	cmp	r2, #97	; 0x61
 800a460:	bf18      	it	ne
 800a462:	461e      	movne	r6, r3
 800a464:	9b07      	ldr	r3, [sp, #28]
 800a466:	9617      	str	r6, [sp, #92]	; 0x5c
 800a468:	1e5e      	subs	r6, r3, #1
 800a46a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a46e:	2200      	movs	r2, #0
 800a470:	4bad      	ldr	r3, [pc, #692]	; (800a728 <_vfprintf_r+0x7f0>)
 800a472:	f7f6 f831 	bl	80004d8 <__aeabi_dmul>
 800a476:	4602      	mov	r2, r0
 800a478:	460b      	mov	r3, r1
 800a47a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a47e:	f7f6 fadb 	bl	8000a38 <__aeabi_d2iz>
 800a482:	901d      	str	r0, [sp, #116]	; 0x74
 800a484:	f7f5 ffbe 	bl	8000404 <__aeabi_i2d>
 800a488:	4602      	mov	r2, r0
 800a48a:	460b      	mov	r3, r1
 800a48c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a490:	f7f5 fe6a 	bl	8000168 <__aeabi_dsub>
 800a494:	4602      	mov	r2, r0
 800a496:	460b      	mov	r3, r1
 800a498:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a49c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a49e:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800a4a0:	960d      	str	r6, [sp, #52]	; 0x34
 800a4a2:	5c9b      	ldrb	r3, [r3, r2]
 800a4a4:	f805 3b01 	strb.w	r3, [r5], #1
 800a4a8:	1c73      	adds	r3, r6, #1
 800a4aa:	d006      	beq.n	800a4ba <_vfprintf_r+0x582>
 800a4ac:	2200      	movs	r2, #0
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	3e01      	subs	r6, #1
 800a4b2:	f7f6 fa79 	bl	80009a8 <__aeabi_dcmpeq>
 800a4b6:	2800      	cmp	r0, #0
 800a4b8:	d0d7      	beq.n	800a46a <_vfprintf_r+0x532>
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a4c0:	4b9a      	ldr	r3, [pc, #616]	; (800a72c <_vfprintf_r+0x7f4>)
 800a4c2:	f7f6 fa99 	bl	80009f8 <__aeabi_dcmpgt>
 800a4c6:	b960      	cbnz	r0, 800a4e2 <_vfprintf_r+0x5aa>
 800a4c8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a4cc:	2200      	movs	r2, #0
 800a4ce:	4b97      	ldr	r3, [pc, #604]	; (800a72c <_vfprintf_r+0x7f4>)
 800a4d0:	f7f6 fa6a 	bl	80009a8 <__aeabi_dcmpeq>
 800a4d4:	2800      	cmp	r0, #0
 800a4d6:	f000 817c 	beq.w	800a7d2 <_vfprintf_r+0x89a>
 800a4da:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a4dc:	07da      	lsls	r2, r3, #31
 800a4de:	f140 8178 	bpl.w	800a7d2 <_vfprintf_r+0x89a>
 800a4e2:	2030      	movs	r0, #48	; 0x30
 800a4e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a4e6:	9524      	str	r5, [sp, #144]	; 0x90
 800a4e8:	7bd9      	ldrb	r1, [r3, #15]
 800a4ea:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a4ec:	1e53      	subs	r3, r2, #1
 800a4ee:	9324      	str	r3, [sp, #144]	; 0x90
 800a4f0:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800a4f4:	428b      	cmp	r3, r1
 800a4f6:	f000 815b 	beq.w	800a7b0 <_vfprintf_r+0x878>
 800a4fa:	2b39      	cmp	r3, #57	; 0x39
 800a4fc:	bf0b      	itete	eq
 800a4fe:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 800a500:	3301      	addne	r3, #1
 800a502:	7a9b      	ldrbeq	r3, [r3, #10]
 800a504:	b2db      	uxtbne	r3, r3
 800a506:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a50a:	eba5 0309 	sub.w	r3, r5, r9
 800a50e:	9308      	str	r3, [sp, #32]
 800a510:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a512:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800a514:	2b47      	cmp	r3, #71	; 0x47
 800a516:	f040 81ae 	bne.w	800a876 <_vfprintf_r+0x93e>
 800a51a:	1ceb      	adds	r3, r5, #3
 800a51c:	db03      	blt.n	800a526 <_vfprintf_r+0x5ee>
 800a51e:	9b07      	ldr	r3, [sp, #28]
 800a520:	429d      	cmp	r5, r3
 800a522:	f340 81d3 	ble.w	800a8cc <_vfprintf_r+0x994>
 800a526:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a528:	3b02      	subs	r3, #2
 800a52a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a52c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a52e:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 800a532:	f021 0120 	bic.w	r1, r1, #32
 800a536:	2941      	cmp	r1, #65	; 0x41
 800a538:	bf08      	it	eq
 800a53a:	320f      	addeq	r2, #15
 800a53c:	f105 33ff 	add.w	r3, r5, #4294967295
 800a540:	bf06      	itte	eq
 800a542:	b2d2      	uxtbeq	r2, r2
 800a544:	2101      	moveq	r1, #1
 800a546:	2100      	movne	r1, #0
 800a548:	2b00      	cmp	r3, #0
 800a54a:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800a54e:	bfb4      	ite	lt
 800a550:	222d      	movlt	r2, #45	; 0x2d
 800a552:	222b      	movge	r2, #43	; 0x2b
 800a554:	9320      	str	r3, [sp, #128]	; 0x80
 800a556:	bfb8      	it	lt
 800a558:	f1c5 0301 	rsblt	r3, r5, #1
 800a55c:	2b09      	cmp	r3, #9
 800a55e:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 800a562:	f340 81a1 	ble.w	800a8a8 <_vfprintf_r+0x970>
 800a566:	260a      	movs	r6, #10
 800a568:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 800a56c:	fb93 f5f6 	sdiv	r5, r3, r6
 800a570:	4611      	mov	r1, r2
 800a572:	fb06 3015 	mls	r0, r6, r5, r3
 800a576:	3030      	adds	r0, #48	; 0x30
 800a578:	f801 0c01 	strb.w	r0, [r1, #-1]
 800a57c:	4618      	mov	r0, r3
 800a57e:	2863      	cmp	r0, #99	; 0x63
 800a580:	462b      	mov	r3, r5
 800a582:	f102 32ff 	add.w	r2, r2, #4294967295
 800a586:	dcf1      	bgt.n	800a56c <_vfprintf_r+0x634>
 800a588:	3330      	adds	r3, #48	; 0x30
 800a58a:	1e88      	subs	r0, r1, #2
 800a58c:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a590:	4603      	mov	r3, r0
 800a592:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800a596:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 800a59a:	42ab      	cmp	r3, r5
 800a59c:	f0c0 817f 	bcc.w	800a89e <_vfprintf_r+0x966>
 800a5a0:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 800a5a4:	1a52      	subs	r2, r2, r1
 800a5a6:	42a8      	cmp	r0, r5
 800a5a8:	bf88      	it	hi
 800a5aa:	2200      	movhi	r2, #0
 800a5ac:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 800a5b0:	441a      	add	r2, r3
 800a5b2:	ab22      	add	r3, sp, #136	; 0x88
 800a5b4:	1ad3      	subs	r3, r2, r3
 800a5b6:	9a08      	ldr	r2, [sp, #32]
 800a5b8:	931a      	str	r3, [sp, #104]	; 0x68
 800a5ba:	2a01      	cmp	r2, #1
 800a5bc:	4413      	add	r3, r2
 800a5be:	9307      	str	r3, [sp, #28]
 800a5c0:	dc02      	bgt.n	800a5c8 <_vfprintf_r+0x690>
 800a5c2:	f018 0f01 	tst.w	r8, #1
 800a5c6:	d003      	beq.n	800a5d0 <_vfprintf_r+0x698>
 800a5c8:	9b07      	ldr	r3, [sp, #28]
 800a5ca:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a5cc:	4413      	add	r3, r2
 800a5ce:	9307      	str	r3, [sp, #28]
 800a5d0:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 800a5d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a5d8:	9315      	str	r3, [sp, #84]	; 0x54
 800a5da:	2300      	movs	r3, #0
 800a5dc:	461d      	mov	r5, r3
 800a5de:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800a5e2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a5e4:	b113      	cbz	r3, 800a5ec <_vfprintf_r+0x6b4>
 800a5e6:	232d      	movs	r3, #45	; 0x2d
 800a5e8:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a5ec:	2600      	movs	r6, #0
 800a5ee:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 800a5f2:	9b07      	ldr	r3, [sp, #28]
 800a5f4:	42b3      	cmp	r3, r6
 800a5f6:	bfb8      	it	lt
 800a5f8:	4633      	movlt	r3, r6
 800a5fa:	9315      	str	r3, [sp, #84]	; 0x54
 800a5fc:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800a600:	b113      	cbz	r3, 800a608 <_vfprintf_r+0x6d0>
 800a602:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a604:	3301      	adds	r3, #1
 800a606:	9315      	str	r3, [sp, #84]	; 0x54
 800a608:	f018 0302 	ands.w	r3, r8, #2
 800a60c:	931c      	str	r3, [sp, #112]	; 0x70
 800a60e:	bf1e      	ittt	ne
 800a610:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 800a612:	3302      	addne	r3, #2
 800a614:	9315      	strne	r3, [sp, #84]	; 0x54
 800a616:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 800a61a:	931d      	str	r3, [sp, #116]	; 0x74
 800a61c:	d121      	bne.n	800a662 <_vfprintf_r+0x72a>
 800a61e:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800a622:	1a9b      	subs	r3, r3, r2
 800a624:	2b00      	cmp	r3, #0
 800a626:	9317      	str	r3, [sp, #92]	; 0x5c
 800a628:	dd1b      	ble.n	800a662 <_vfprintf_r+0x72a>
 800a62a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a62e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800a630:	3301      	adds	r3, #1
 800a632:	2810      	cmp	r0, #16
 800a634:	483e      	ldr	r0, [pc, #248]	; (800a730 <_vfprintf_r+0x7f8>)
 800a636:	f104 0108 	add.w	r1, r4, #8
 800a63a:	6020      	str	r0, [r4, #0]
 800a63c:	f300 82df 	bgt.w	800abfe <_vfprintf_r+0xcc6>
 800a640:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800a642:	2b07      	cmp	r3, #7
 800a644:	4402      	add	r2, r0
 800a646:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a64a:	6060      	str	r0, [r4, #4]
 800a64c:	f340 82ec 	ble.w	800ac28 <_vfprintf_r+0xcf0>
 800a650:	4651      	mov	r1, sl
 800a652:	4658      	mov	r0, fp
 800a654:	aa26      	add	r2, sp, #152	; 0x98
 800a656:	f002 fffe 	bl	800d656 <__sprint_r>
 800a65a:	2800      	cmp	r0, #0
 800a65c:	f040 8622 	bne.w	800b2a4 <_vfprintf_r+0x136c>
 800a660:	ac29      	add	r4, sp, #164	; 0xa4
 800a662:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800a666:	b173      	cbz	r3, 800a686 <_vfprintf_r+0x74e>
 800a668:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 800a66c:	6023      	str	r3, [r4, #0]
 800a66e:	2301      	movs	r3, #1
 800a670:	6063      	str	r3, [r4, #4]
 800a672:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a674:	3301      	adds	r3, #1
 800a676:	9328      	str	r3, [sp, #160]	; 0xa0
 800a678:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a67a:	3301      	adds	r3, #1
 800a67c:	2b07      	cmp	r3, #7
 800a67e:	9327      	str	r3, [sp, #156]	; 0x9c
 800a680:	f300 82d4 	bgt.w	800ac2c <_vfprintf_r+0xcf4>
 800a684:	3408      	adds	r4, #8
 800a686:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a688:	b16b      	cbz	r3, 800a6a6 <_vfprintf_r+0x76e>
 800a68a:	ab1f      	add	r3, sp, #124	; 0x7c
 800a68c:	6023      	str	r3, [r4, #0]
 800a68e:	2302      	movs	r3, #2
 800a690:	6063      	str	r3, [r4, #4]
 800a692:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a694:	3302      	adds	r3, #2
 800a696:	9328      	str	r3, [sp, #160]	; 0xa0
 800a698:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a69a:	3301      	adds	r3, #1
 800a69c:	2b07      	cmp	r3, #7
 800a69e:	9327      	str	r3, [sp, #156]	; 0x9c
 800a6a0:	f300 82ce 	bgt.w	800ac40 <_vfprintf_r+0xd08>
 800a6a4:	3408      	adds	r4, #8
 800a6a6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a6a8:	2b80      	cmp	r3, #128	; 0x80
 800a6aa:	d121      	bne.n	800a6f0 <_vfprintf_r+0x7b8>
 800a6ac:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800a6b0:	1a9b      	subs	r3, r3, r2
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	9317      	str	r3, [sp, #92]	; 0x5c
 800a6b6:	dd1b      	ble.n	800a6f0 <_vfprintf_r+0x7b8>
 800a6b8:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a6bc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800a6be:	3301      	adds	r3, #1
 800a6c0:	2810      	cmp	r0, #16
 800a6c2:	481c      	ldr	r0, [pc, #112]	; (800a734 <_vfprintf_r+0x7fc>)
 800a6c4:	f104 0108 	add.w	r1, r4, #8
 800a6c8:	6020      	str	r0, [r4, #0]
 800a6ca:	f300 82c3 	bgt.w	800ac54 <_vfprintf_r+0xd1c>
 800a6ce:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800a6d0:	2b07      	cmp	r3, #7
 800a6d2:	4402      	add	r2, r0
 800a6d4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a6d8:	6060      	str	r0, [r4, #4]
 800a6da:	f340 82d0 	ble.w	800ac7e <_vfprintf_r+0xd46>
 800a6de:	4651      	mov	r1, sl
 800a6e0:	4658      	mov	r0, fp
 800a6e2:	aa26      	add	r2, sp, #152	; 0x98
 800a6e4:	f002 ffb7 	bl	800d656 <__sprint_r>
 800a6e8:	2800      	cmp	r0, #0
 800a6ea:	f040 85db 	bne.w	800b2a4 <_vfprintf_r+0x136c>
 800a6ee:	ac29      	add	r4, sp, #164	; 0xa4
 800a6f0:	9b07      	ldr	r3, [sp, #28]
 800a6f2:	1af6      	subs	r6, r6, r3
 800a6f4:	2e00      	cmp	r6, #0
 800a6f6:	dd28      	ble.n	800a74a <_vfprintf_r+0x812>
 800a6f8:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a6fc:	480d      	ldr	r0, [pc, #52]	; (800a734 <_vfprintf_r+0x7fc>)
 800a6fe:	2e10      	cmp	r6, #16
 800a700:	f103 0301 	add.w	r3, r3, #1
 800a704:	f104 0108 	add.w	r1, r4, #8
 800a708:	6020      	str	r0, [r4, #0]
 800a70a:	f300 82ba 	bgt.w	800ac82 <_vfprintf_r+0xd4a>
 800a70e:	6066      	str	r6, [r4, #4]
 800a710:	2b07      	cmp	r3, #7
 800a712:	4416      	add	r6, r2
 800a714:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800a718:	f340 82c6 	ble.w	800aca8 <_vfprintf_r+0xd70>
 800a71c:	e00c      	b.n	800a738 <_vfprintf_r+0x800>
 800a71e:	bf00      	nop
 800a720:	0801022d 	.word	0x0801022d
 800a724:	0801021c 	.word	0x0801021c
 800a728:	40300000 	.word	0x40300000
 800a72c:	3fe00000 	.word	0x3fe00000
 800a730:	08010260 	.word	0x08010260
 800a734:	08010270 	.word	0x08010270
 800a738:	4651      	mov	r1, sl
 800a73a:	4658      	mov	r0, fp
 800a73c:	aa26      	add	r2, sp, #152	; 0x98
 800a73e:	f002 ff8a 	bl	800d656 <__sprint_r>
 800a742:	2800      	cmp	r0, #0
 800a744:	f040 85ae 	bne.w	800b2a4 <_vfprintf_r+0x136c>
 800a748:	ac29      	add	r4, sp, #164	; 0xa4
 800a74a:	f418 7f80 	tst.w	r8, #256	; 0x100
 800a74e:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800a750:	f040 82b0 	bne.w	800acb4 <_vfprintf_r+0xd7c>
 800a754:	9b07      	ldr	r3, [sp, #28]
 800a756:	f8c4 9000 	str.w	r9, [r4]
 800a75a:	441e      	add	r6, r3
 800a75c:	6063      	str	r3, [r4, #4]
 800a75e:	9628      	str	r6, [sp, #160]	; 0xa0
 800a760:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a762:	3301      	adds	r3, #1
 800a764:	2b07      	cmp	r3, #7
 800a766:	9327      	str	r3, [sp, #156]	; 0x9c
 800a768:	f300 82ea 	bgt.w	800ad40 <_vfprintf_r+0xe08>
 800a76c:	3408      	adds	r4, #8
 800a76e:	f018 0f04 	tst.w	r8, #4
 800a772:	f040 8578 	bne.w	800b266 <_vfprintf_r+0x132e>
 800a776:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800a77a:	9915      	ldr	r1, [sp, #84]	; 0x54
 800a77c:	428a      	cmp	r2, r1
 800a77e:	bfac      	ite	ge
 800a780:	189b      	addge	r3, r3, r2
 800a782:	185b      	addlt	r3, r3, r1
 800a784:	9313      	str	r3, [sp, #76]	; 0x4c
 800a786:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a788:	b13b      	cbz	r3, 800a79a <_vfprintf_r+0x862>
 800a78a:	4651      	mov	r1, sl
 800a78c:	4658      	mov	r0, fp
 800a78e:	aa26      	add	r2, sp, #152	; 0x98
 800a790:	f002 ff61 	bl	800d656 <__sprint_r>
 800a794:	2800      	cmp	r0, #0
 800a796:	f040 8585 	bne.w	800b2a4 <_vfprintf_r+0x136c>
 800a79a:	2300      	movs	r3, #0
 800a79c:	9327      	str	r3, [sp, #156]	; 0x9c
 800a79e:	2f00      	cmp	r7, #0
 800a7a0:	f040 859c 	bne.w	800b2dc <_vfprintf_r+0x13a4>
 800a7a4:	ac29      	add	r4, sp, #164	; 0xa4
 800a7a6:	e0e7      	b.n	800a978 <_vfprintf_r+0xa40>
 800a7a8:	4607      	mov	r7, r0
 800a7aa:	e62d      	b.n	800a408 <_vfprintf_r+0x4d0>
 800a7ac:	2306      	movs	r3, #6
 800a7ae:	e61d      	b.n	800a3ec <_vfprintf_r+0x4b4>
 800a7b0:	f802 0c01 	strb.w	r0, [r2, #-1]
 800a7b4:	e699      	b.n	800a4ea <_vfprintf_r+0x5b2>
 800a7b6:	f803 0b01 	strb.w	r0, [r3], #1
 800a7ba:	1aca      	subs	r2, r1, r3
 800a7bc:	2a00      	cmp	r2, #0
 800a7be:	dafa      	bge.n	800a7b6 <_vfprintf_r+0x87e>
 800a7c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a7c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a7c4:	3201      	adds	r2, #1
 800a7c6:	f103 0301 	add.w	r3, r3, #1
 800a7ca:	bfb8      	it	lt
 800a7cc:	2300      	movlt	r3, #0
 800a7ce:	441d      	add	r5, r3
 800a7d0:	e69b      	b.n	800a50a <_vfprintf_r+0x5d2>
 800a7d2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a7d4:	462b      	mov	r3, r5
 800a7d6:	2030      	movs	r0, #48	; 0x30
 800a7d8:	18a9      	adds	r1, r5, r2
 800a7da:	e7ee      	b.n	800a7ba <_vfprintf_r+0x882>
 800a7dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a7de:	2b46      	cmp	r3, #70	; 0x46
 800a7e0:	d005      	beq.n	800a7ee <_vfprintf_r+0x8b6>
 800a7e2:	2b45      	cmp	r3, #69	; 0x45
 800a7e4:	d11b      	bne.n	800a81e <_vfprintf_r+0x8e6>
 800a7e6:	9b07      	ldr	r3, [sp, #28]
 800a7e8:	1c5e      	adds	r6, r3, #1
 800a7ea:	2302      	movs	r3, #2
 800a7ec:	e001      	b.n	800a7f2 <_vfprintf_r+0x8ba>
 800a7ee:	2303      	movs	r3, #3
 800a7f0:	9e07      	ldr	r6, [sp, #28]
 800a7f2:	aa24      	add	r2, sp, #144	; 0x90
 800a7f4:	9204      	str	r2, [sp, #16]
 800a7f6:	aa21      	add	r2, sp, #132	; 0x84
 800a7f8:	9203      	str	r2, [sp, #12]
 800a7fa:	aa20      	add	r2, sp, #128	; 0x80
 800a7fc:	e9cd 6201 	strd	r6, r2, [sp, #4]
 800a800:	9300      	str	r3, [sp, #0]
 800a802:	4658      	mov	r0, fp
 800a804:	462b      	mov	r3, r5
 800a806:	9a08      	ldr	r2, [sp, #32]
 800a808:	f000 ff26 	bl	800b658 <_dtoa_r>
 800a80c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a80e:	4681      	mov	r9, r0
 800a810:	2b47      	cmp	r3, #71	; 0x47
 800a812:	d106      	bne.n	800a822 <_vfprintf_r+0x8ea>
 800a814:	f018 0f01 	tst.w	r8, #1
 800a818:	d103      	bne.n	800a822 <_vfprintf_r+0x8ea>
 800a81a:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800a81c:	e675      	b.n	800a50a <_vfprintf_r+0x5d2>
 800a81e:	9e07      	ldr	r6, [sp, #28]
 800a820:	e7e3      	b.n	800a7ea <_vfprintf_r+0x8b2>
 800a822:	eb09 0306 	add.w	r3, r9, r6
 800a826:	930d      	str	r3, [sp, #52]	; 0x34
 800a828:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a82a:	2b46      	cmp	r3, #70	; 0x46
 800a82c:	d111      	bne.n	800a852 <_vfprintf_r+0x91a>
 800a82e:	f899 3000 	ldrb.w	r3, [r9]
 800a832:	2b30      	cmp	r3, #48	; 0x30
 800a834:	d109      	bne.n	800a84a <_vfprintf_r+0x912>
 800a836:	2200      	movs	r2, #0
 800a838:	2300      	movs	r3, #0
 800a83a:	4629      	mov	r1, r5
 800a83c:	9808      	ldr	r0, [sp, #32]
 800a83e:	f7f6 f8b3 	bl	80009a8 <__aeabi_dcmpeq>
 800a842:	b910      	cbnz	r0, 800a84a <_vfprintf_r+0x912>
 800a844:	f1c6 0601 	rsb	r6, r6, #1
 800a848:	9620      	str	r6, [sp, #128]	; 0x80
 800a84a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a84c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a84e:	441a      	add	r2, r3
 800a850:	920d      	str	r2, [sp, #52]	; 0x34
 800a852:	2200      	movs	r2, #0
 800a854:	2300      	movs	r3, #0
 800a856:	4629      	mov	r1, r5
 800a858:	9808      	ldr	r0, [sp, #32]
 800a85a:	f7f6 f8a5 	bl	80009a8 <__aeabi_dcmpeq>
 800a85e:	b108      	cbz	r0, 800a864 <_vfprintf_r+0x92c>
 800a860:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a862:	9324      	str	r3, [sp, #144]	; 0x90
 800a864:	2230      	movs	r2, #48	; 0x30
 800a866:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a868:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a86a:	4299      	cmp	r1, r3
 800a86c:	d9d5      	bls.n	800a81a <_vfprintf_r+0x8e2>
 800a86e:	1c59      	adds	r1, r3, #1
 800a870:	9124      	str	r1, [sp, #144]	; 0x90
 800a872:	701a      	strb	r2, [r3, #0]
 800a874:	e7f7      	b.n	800a866 <_vfprintf_r+0x92e>
 800a876:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a878:	2b46      	cmp	r3, #70	; 0x46
 800a87a:	f47f ae57 	bne.w	800a52c <_vfprintf_r+0x5f4>
 800a87e:	9a07      	ldr	r2, [sp, #28]
 800a880:	f008 0301 	and.w	r3, r8, #1
 800a884:	2d00      	cmp	r5, #0
 800a886:	ea43 0302 	orr.w	r3, r3, r2
 800a88a:	dd1a      	ble.n	800a8c2 <_vfprintf_r+0x98a>
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d034      	beq.n	800a8fa <_vfprintf_r+0x9c2>
 800a890:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a892:	18eb      	adds	r3, r5, r3
 800a894:	441a      	add	r2, r3
 800a896:	9207      	str	r2, [sp, #28]
 800a898:	2366      	movs	r3, #102	; 0x66
 800a89a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a89c:	e033      	b.n	800a906 <_vfprintf_r+0x9ce>
 800a89e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a8a2:	f802 6b01 	strb.w	r6, [r2], #1
 800a8a6:	e678      	b.n	800a59a <_vfprintf_r+0x662>
 800a8a8:	b941      	cbnz	r1, 800a8bc <_vfprintf_r+0x984>
 800a8aa:	2230      	movs	r2, #48	; 0x30
 800a8ac:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 800a8b0:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 800a8b4:	3330      	adds	r3, #48	; 0x30
 800a8b6:	f802 3b01 	strb.w	r3, [r2], #1
 800a8ba:	e67a      	b.n	800a5b2 <_vfprintf_r+0x67a>
 800a8bc:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800a8c0:	e7f8      	b.n	800a8b4 <_vfprintf_r+0x97c>
 800a8c2:	b1e3      	cbz	r3, 800a8fe <_vfprintf_r+0x9c6>
 800a8c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a8c6:	9a07      	ldr	r2, [sp, #28]
 800a8c8:	3301      	adds	r3, #1
 800a8ca:	e7e3      	b.n	800a894 <_vfprintf_r+0x95c>
 800a8cc:	9b08      	ldr	r3, [sp, #32]
 800a8ce:	429d      	cmp	r5, r3
 800a8d0:	db07      	blt.n	800a8e2 <_vfprintf_r+0x9aa>
 800a8d2:	f018 0f01 	tst.w	r8, #1
 800a8d6:	d02d      	beq.n	800a934 <_vfprintf_r+0x9fc>
 800a8d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a8da:	18eb      	adds	r3, r5, r3
 800a8dc:	9307      	str	r3, [sp, #28]
 800a8de:	2367      	movs	r3, #103	; 0x67
 800a8e0:	e7db      	b.n	800a89a <_vfprintf_r+0x962>
 800a8e2:	9b08      	ldr	r3, [sp, #32]
 800a8e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a8e6:	2d00      	cmp	r5, #0
 800a8e8:	4413      	add	r3, r2
 800a8ea:	9307      	str	r3, [sp, #28]
 800a8ec:	dcf7      	bgt.n	800a8de <_vfprintf_r+0x9a6>
 800a8ee:	9a07      	ldr	r2, [sp, #28]
 800a8f0:	f1c5 0301 	rsb	r3, r5, #1
 800a8f4:	441a      	add	r2, r3
 800a8f6:	4613      	mov	r3, r2
 800a8f8:	e7f0      	b.n	800a8dc <_vfprintf_r+0x9a4>
 800a8fa:	9507      	str	r5, [sp, #28]
 800a8fc:	e7cc      	b.n	800a898 <_vfprintf_r+0x960>
 800a8fe:	2366      	movs	r3, #102	; 0x66
 800a900:	930b      	str	r3, [sp, #44]	; 0x2c
 800a902:	2301      	movs	r3, #1
 800a904:	9307      	str	r3, [sp, #28]
 800a906:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 800a90a:	930d      	str	r3, [sp, #52]	; 0x34
 800a90c:	d025      	beq.n	800a95a <_vfprintf_r+0xa22>
 800a90e:	2300      	movs	r3, #0
 800a910:	2d00      	cmp	r5, #0
 800a912:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800a916:	f77f ae64 	ble.w	800a5e2 <_vfprintf_r+0x6aa>
 800a91a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a91c:	781b      	ldrb	r3, [r3, #0]
 800a91e:	2bff      	cmp	r3, #255	; 0xff
 800a920:	d10a      	bne.n	800a938 <_vfprintf_r+0xa00>
 800a922:	9907      	ldr	r1, [sp, #28]
 800a924:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a928:	4413      	add	r3, r2
 800a92a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a92c:	fb02 1303 	mla	r3, r2, r3, r1
 800a930:	9307      	str	r3, [sp, #28]
 800a932:	e656      	b.n	800a5e2 <_vfprintf_r+0x6aa>
 800a934:	9507      	str	r5, [sp, #28]
 800a936:	e7d2      	b.n	800a8de <_vfprintf_r+0x9a6>
 800a938:	42ab      	cmp	r3, r5
 800a93a:	daf2      	bge.n	800a922 <_vfprintf_r+0x9ea>
 800a93c:	1aed      	subs	r5, r5, r3
 800a93e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a940:	785b      	ldrb	r3, [r3, #1]
 800a942:	b133      	cbz	r3, 800a952 <_vfprintf_r+0xa1a>
 800a944:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a946:	3301      	adds	r3, #1
 800a948:	930d      	str	r3, [sp, #52]	; 0x34
 800a94a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a94c:	3301      	adds	r3, #1
 800a94e:	930e      	str	r3, [sp, #56]	; 0x38
 800a950:	e7e3      	b.n	800a91a <_vfprintf_r+0x9e2>
 800a952:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a954:	3301      	adds	r3, #1
 800a956:	930c      	str	r3, [sp, #48]	; 0x30
 800a958:	e7df      	b.n	800a91a <_vfprintf_r+0x9e2>
 800a95a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a95c:	930c      	str	r3, [sp, #48]	; 0x30
 800a95e:	e640      	b.n	800a5e2 <_vfprintf_r+0x6aa>
 800a960:	4632      	mov	r2, r6
 800a962:	f852 3b04 	ldr.w	r3, [r2], #4
 800a966:	f018 0f20 	tst.w	r8, #32
 800a96a:	920a      	str	r2, [sp, #40]	; 0x28
 800a96c:	d009      	beq.n	800a982 <_vfprintf_r+0xa4a>
 800a96e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a970:	4610      	mov	r0, r2
 800a972:	17d1      	asrs	r1, r2, #31
 800a974:	e9c3 0100 	strd	r0, r1, [r3]
 800a978:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800a97a:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 800a97e:	f7ff bb5a 	b.w	800a036 <_vfprintf_r+0xfe>
 800a982:	f018 0f10 	tst.w	r8, #16
 800a986:	d002      	beq.n	800a98e <_vfprintf_r+0xa56>
 800a988:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a98a:	601a      	str	r2, [r3, #0]
 800a98c:	e7f4      	b.n	800a978 <_vfprintf_r+0xa40>
 800a98e:	f018 0f40 	tst.w	r8, #64	; 0x40
 800a992:	d002      	beq.n	800a99a <_vfprintf_r+0xa62>
 800a994:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a996:	801a      	strh	r2, [r3, #0]
 800a998:	e7ee      	b.n	800a978 <_vfprintf_r+0xa40>
 800a99a:	f418 7f00 	tst.w	r8, #512	; 0x200
 800a99e:	d0f3      	beq.n	800a988 <_vfprintf_r+0xa50>
 800a9a0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a9a2:	701a      	strb	r2, [r3, #0]
 800a9a4:	e7e8      	b.n	800a978 <_vfprintf_r+0xa40>
 800a9a6:	f048 0810 	orr.w	r8, r8, #16
 800a9aa:	f018 0f20 	tst.w	r8, #32
 800a9ae:	d01e      	beq.n	800a9ee <_vfprintf_r+0xab6>
 800a9b0:	3607      	adds	r6, #7
 800a9b2:	f026 0307 	bic.w	r3, r6, #7
 800a9b6:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800a9ba:	930a      	str	r3, [sp, #40]	; 0x28
 800a9bc:	2300      	movs	r3, #0
 800a9be:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800a9c2:	2200      	movs	r2, #0
 800a9c4:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 800a9c8:	9a07      	ldr	r2, [sp, #28]
 800a9ca:	3201      	adds	r2, #1
 800a9cc:	f000 849b 	beq.w	800b306 <_vfprintf_r+0x13ce>
 800a9d0:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 800a9d4:	920c      	str	r2, [sp, #48]	; 0x30
 800a9d6:	ea56 0207 	orrs.w	r2, r6, r7
 800a9da:	f040 849a 	bne.w	800b312 <_vfprintf_r+0x13da>
 800a9de:	9a07      	ldr	r2, [sp, #28]
 800a9e0:	2a00      	cmp	r2, #0
 800a9e2:	f000 80f5 	beq.w	800abd0 <_vfprintf_r+0xc98>
 800a9e6:	2b01      	cmp	r3, #1
 800a9e8:	f040 8496 	bne.w	800b318 <_vfprintf_r+0x13e0>
 800a9ec:	e097      	b.n	800ab1e <_vfprintf_r+0xbe6>
 800a9ee:	1d33      	adds	r3, r6, #4
 800a9f0:	f018 0f10 	tst.w	r8, #16
 800a9f4:	930a      	str	r3, [sp, #40]	; 0x28
 800a9f6:	d001      	beq.n	800a9fc <_vfprintf_r+0xac4>
 800a9f8:	6836      	ldr	r6, [r6, #0]
 800a9fa:	e003      	b.n	800aa04 <_vfprintf_r+0xacc>
 800a9fc:	f018 0f40 	tst.w	r8, #64	; 0x40
 800aa00:	d002      	beq.n	800aa08 <_vfprintf_r+0xad0>
 800aa02:	8836      	ldrh	r6, [r6, #0]
 800aa04:	2700      	movs	r7, #0
 800aa06:	e7d9      	b.n	800a9bc <_vfprintf_r+0xa84>
 800aa08:	f418 7f00 	tst.w	r8, #512	; 0x200
 800aa0c:	d0f4      	beq.n	800a9f8 <_vfprintf_r+0xac0>
 800aa0e:	7836      	ldrb	r6, [r6, #0]
 800aa10:	e7f8      	b.n	800aa04 <_vfprintf_r+0xacc>
 800aa12:	4633      	mov	r3, r6
 800aa14:	f853 6b04 	ldr.w	r6, [r3], #4
 800aa18:	2278      	movs	r2, #120	; 0x78
 800aa1a:	930a      	str	r3, [sp, #40]	; 0x28
 800aa1c:	f647 0330 	movw	r3, #30768	; 0x7830
 800aa20:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 800aa24:	4ba1      	ldr	r3, [pc, #644]	; (800acac <_vfprintf_r+0xd74>)
 800aa26:	2700      	movs	r7, #0
 800aa28:	931b      	str	r3, [sp, #108]	; 0x6c
 800aa2a:	f048 0802 	orr.w	r8, r8, #2
 800aa2e:	2302      	movs	r3, #2
 800aa30:	920b      	str	r2, [sp, #44]	; 0x2c
 800aa32:	e7c6      	b.n	800a9c2 <_vfprintf_r+0xa8a>
 800aa34:	4633      	mov	r3, r6
 800aa36:	2500      	movs	r5, #0
 800aa38:	f853 9b04 	ldr.w	r9, [r3], #4
 800aa3c:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 800aa40:	930a      	str	r3, [sp, #40]	; 0x28
 800aa42:	9b07      	ldr	r3, [sp, #28]
 800aa44:	1c5e      	adds	r6, r3, #1
 800aa46:	d010      	beq.n	800aa6a <_vfprintf_r+0xb32>
 800aa48:	461a      	mov	r2, r3
 800aa4a:	4629      	mov	r1, r5
 800aa4c:	4648      	mov	r0, r9
 800aa4e:	f001 ffe9 	bl	800ca24 <memchr>
 800aa52:	4607      	mov	r7, r0
 800aa54:	2800      	cmp	r0, #0
 800aa56:	f43f ac74 	beq.w	800a342 <_vfprintf_r+0x40a>
 800aa5a:	eba0 0309 	sub.w	r3, r0, r9
 800aa5e:	462f      	mov	r7, r5
 800aa60:	462e      	mov	r6, r5
 800aa62:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 800aa66:	9307      	str	r3, [sp, #28]
 800aa68:	e5c3      	b.n	800a5f2 <_vfprintf_r+0x6ba>
 800aa6a:	4648      	mov	r0, r9
 800aa6c:	f7f5 fb70 	bl	8000150 <strlen>
 800aa70:	462f      	mov	r7, r5
 800aa72:	9007      	str	r0, [sp, #28]
 800aa74:	e465      	b.n	800a342 <_vfprintf_r+0x40a>
 800aa76:	f048 0810 	orr.w	r8, r8, #16
 800aa7a:	f018 0f20 	tst.w	r8, #32
 800aa7e:	d007      	beq.n	800aa90 <_vfprintf_r+0xb58>
 800aa80:	3607      	adds	r6, #7
 800aa82:	f026 0307 	bic.w	r3, r6, #7
 800aa86:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800aa8a:	930a      	str	r3, [sp, #40]	; 0x28
 800aa8c:	2301      	movs	r3, #1
 800aa8e:	e798      	b.n	800a9c2 <_vfprintf_r+0xa8a>
 800aa90:	1d33      	adds	r3, r6, #4
 800aa92:	f018 0f10 	tst.w	r8, #16
 800aa96:	930a      	str	r3, [sp, #40]	; 0x28
 800aa98:	d001      	beq.n	800aa9e <_vfprintf_r+0xb66>
 800aa9a:	6836      	ldr	r6, [r6, #0]
 800aa9c:	e003      	b.n	800aaa6 <_vfprintf_r+0xb6e>
 800aa9e:	f018 0f40 	tst.w	r8, #64	; 0x40
 800aaa2:	d002      	beq.n	800aaaa <_vfprintf_r+0xb72>
 800aaa4:	8836      	ldrh	r6, [r6, #0]
 800aaa6:	2700      	movs	r7, #0
 800aaa8:	e7f0      	b.n	800aa8c <_vfprintf_r+0xb54>
 800aaaa:	f418 7f00 	tst.w	r8, #512	; 0x200
 800aaae:	d0f4      	beq.n	800aa9a <_vfprintf_r+0xb62>
 800aab0:	7836      	ldrb	r6, [r6, #0]
 800aab2:	e7f8      	b.n	800aaa6 <_vfprintf_r+0xb6e>
 800aab4:	4b7e      	ldr	r3, [pc, #504]	; (800acb0 <_vfprintf_r+0xd78>)
 800aab6:	f018 0f20 	tst.w	r8, #32
 800aaba:	931b      	str	r3, [sp, #108]	; 0x6c
 800aabc:	d019      	beq.n	800aaf2 <_vfprintf_r+0xbba>
 800aabe:	3607      	adds	r6, #7
 800aac0:	f026 0307 	bic.w	r3, r6, #7
 800aac4:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800aac8:	930a      	str	r3, [sp, #40]	; 0x28
 800aaca:	f018 0f01 	tst.w	r8, #1
 800aace:	d00a      	beq.n	800aae6 <_vfprintf_r+0xbae>
 800aad0:	ea56 0307 	orrs.w	r3, r6, r7
 800aad4:	d007      	beq.n	800aae6 <_vfprintf_r+0xbae>
 800aad6:	2330      	movs	r3, #48	; 0x30
 800aad8:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800aadc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aade:	f048 0802 	orr.w	r8, r8, #2
 800aae2:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800aae6:	2302      	movs	r3, #2
 800aae8:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800aaec:	e769      	b.n	800a9c2 <_vfprintf_r+0xa8a>
 800aaee:	4b6f      	ldr	r3, [pc, #444]	; (800acac <_vfprintf_r+0xd74>)
 800aaf0:	e7e1      	b.n	800aab6 <_vfprintf_r+0xb7e>
 800aaf2:	1d33      	adds	r3, r6, #4
 800aaf4:	f018 0f10 	tst.w	r8, #16
 800aaf8:	930a      	str	r3, [sp, #40]	; 0x28
 800aafa:	d001      	beq.n	800ab00 <_vfprintf_r+0xbc8>
 800aafc:	6836      	ldr	r6, [r6, #0]
 800aafe:	e003      	b.n	800ab08 <_vfprintf_r+0xbd0>
 800ab00:	f018 0f40 	tst.w	r8, #64	; 0x40
 800ab04:	d002      	beq.n	800ab0c <_vfprintf_r+0xbd4>
 800ab06:	8836      	ldrh	r6, [r6, #0]
 800ab08:	2700      	movs	r7, #0
 800ab0a:	e7de      	b.n	800aaca <_vfprintf_r+0xb92>
 800ab0c:	f418 7f00 	tst.w	r8, #512	; 0x200
 800ab10:	d0f4      	beq.n	800aafc <_vfprintf_r+0xbc4>
 800ab12:	7836      	ldrb	r6, [r6, #0]
 800ab14:	e7f8      	b.n	800ab08 <_vfprintf_r+0xbd0>
 800ab16:	2f00      	cmp	r7, #0
 800ab18:	bf08      	it	eq
 800ab1a:	2e0a      	cmpeq	r6, #10
 800ab1c:	d206      	bcs.n	800ab2c <_vfprintf_r+0xbf4>
 800ab1e:	3630      	adds	r6, #48	; 0x30
 800ab20:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 800ab24:	f20d 1947 	addw	r9, sp, #327	; 0x147
 800ab28:	f000 bc14 	b.w	800b354 <_vfprintf_r+0x141c>
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	9308      	str	r3, [sp, #32]
 800ab30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ab32:	ad52      	add	r5, sp, #328	; 0x148
 800ab34:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 800ab38:	220a      	movs	r2, #10
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	4630      	mov	r0, r6
 800ab3e:	4639      	mov	r1, r7
 800ab40:	f7f6 fa50 	bl	8000fe4 <__aeabi_uldivmod>
 800ab44:	9b08      	ldr	r3, [sp, #32]
 800ab46:	3230      	adds	r2, #48	; 0x30
 800ab48:	3301      	adds	r3, #1
 800ab4a:	f105 39ff 	add.w	r9, r5, #4294967295
 800ab4e:	f805 2c01 	strb.w	r2, [r5, #-1]
 800ab52:	9308      	str	r3, [sp, #32]
 800ab54:	f1b8 0f00 	cmp.w	r8, #0
 800ab58:	d019      	beq.n	800ab8e <_vfprintf_r+0xc56>
 800ab5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ab5c:	9a08      	ldr	r2, [sp, #32]
 800ab5e:	781b      	ldrb	r3, [r3, #0]
 800ab60:	429a      	cmp	r2, r3
 800ab62:	d114      	bne.n	800ab8e <_vfprintf_r+0xc56>
 800ab64:	2aff      	cmp	r2, #255	; 0xff
 800ab66:	d012      	beq.n	800ab8e <_vfprintf_r+0xc56>
 800ab68:	2f00      	cmp	r7, #0
 800ab6a:	bf08      	it	eq
 800ab6c:	2e0a      	cmpeq	r6, #10
 800ab6e:	d30e      	bcc.n	800ab8e <_vfprintf_r+0xc56>
 800ab70:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ab72:	9919      	ldr	r1, [sp, #100]	; 0x64
 800ab74:	eba9 0903 	sub.w	r9, r9, r3
 800ab78:	461a      	mov	r2, r3
 800ab7a:	4648      	mov	r0, r9
 800ab7c:	f002 fcdd 	bl	800d53a <strncpy>
 800ab80:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ab82:	785d      	ldrb	r5, [r3, #1]
 800ab84:	b195      	cbz	r5, 800abac <_vfprintf_r+0xc74>
 800ab86:	3301      	adds	r3, #1
 800ab88:	930e      	str	r3, [sp, #56]	; 0x38
 800ab8a:	2300      	movs	r3, #0
 800ab8c:	9308      	str	r3, [sp, #32]
 800ab8e:	220a      	movs	r2, #10
 800ab90:	2300      	movs	r3, #0
 800ab92:	4630      	mov	r0, r6
 800ab94:	4639      	mov	r1, r7
 800ab96:	f7f6 fa25 	bl	8000fe4 <__aeabi_uldivmod>
 800ab9a:	2f00      	cmp	r7, #0
 800ab9c:	bf08      	it	eq
 800ab9e:	2e0a      	cmpeq	r6, #10
 800aba0:	f0c0 83d8 	bcc.w	800b354 <_vfprintf_r+0x141c>
 800aba4:	4606      	mov	r6, r0
 800aba6:	460f      	mov	r7, r1
 800aba8:	464d      	mov	r5, r9
 800abaa:	e7c5      	b.n	800ab38 <_vfprintf_r+0xc00>
 800abac:	9508      	str	r5, [sp, #32]
 800abae:	e7ee      	b.n	800ab8e <_vfprintf_r+0xc56>
 800abb0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800abb2:	f006 030f 	and.w	r3, r6, #15
 800abb6:	5cd3      	ldrb	r3, [r2, r3]
 800abb8:	093a      	lsrs	r2, r7, #4
 800abba:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800abbe:	0933      	lsrs	r3, r6, #4
 800abc0:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800abc4:	461e      	mov	r6, r3
 800abc6:	4617      	mov	r7, r2
 800abc8:	ea56 0307 	orrs.w	r3, r6, r7
 800abcc:	d1f0      	bne.n	800abb0 <_vfprintf_r+0xc78>
 800abce:	e3c1      	b.n	800b354 <_vfprintf_r+0x141c>
 800abd0:	b933      	cbnz	r3, 800abe0 <_vfprintf_r+0xca8>
 800abd2:	f018 0f01 	tst.w	r8, #1
 800abd6:	d003      	beq.n	800abe0 <_vfprintf_r+0xca8>
 800abd8:	2330      	movs	r3, #48	; 0x30
 800abda:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 800abde:	e7a1      	b.n	800ab24 <_vfprintf_r+0xbec>
 800abe0:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800abe4:	e3b6      	b.n	800b354 <_vfprintf_r+0x141c>
 800abe6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800abe8:	2b00      	cmp	r3, #0
 800abea:	f000 837d 	beq.w	800b2e8 <_vfprintf_r+0x13b0>
 800abee:	2000      	movs	r0, #0
 800abf0:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800abf4:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800abf8:	960a      	str	r6, [sp, #40]	; 0x28
 800abfa:	f7ff bb3b 	b.w	800a274 <_vfprintf_r+0x33c>
 800abfe:	2010      	movs	r0, #16
 800ac00:	2b07      	cmp	r3, #7
 800ac02:	4402      	add	r2, r0
 800ac04:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800ac08:	6060      	str	r0, [r4, #4]
 800ac0a:	dd08      	ble.n	800ac1e <_vfprintf_r+0xce6>
 800ac0c:	4651      	mov	r1, sl
 800ac0e:	4658      	mov	r0, fp
 800ac10:	aa26      	add	r2, sp, #152	; 0x98
 800ac12:	f002 fd20 	bl	800d656 <__sprint_r>
 800ac16:	2800      	cmp	r0, #0
 800ac18:	f040 8344 	bne.w	800b2a4 <_vfprintf_r+0x136c>
 800ac1c:	a929      	add	r1, sp, #164	; 0xa4
 800ac1e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ac20:	460c      	mov	r4, r1
 800ac22:	3b10      	subs	r3, #16
 800ac24:	9317      	str	r3, [sp, #92]	; 0x5c
 800ac26:	e500      	b.n	800a62a <_vfprintf_r+0x6f2>
 800ac28:	460c      	mov	r4, r1
 800ac2a:	e51a      	b.n	800a662 <_vfprintf_r+0x72a>
 800ac2c:	4651      	mov	r1, sl
 800ac2e:	4658      	mov	r0, fp
 800ac30:	aa26      	add	r2, sp, #152	; 0x98
 800ac32:	f002 fd10 	bl	800d656 <__sprint_r>
 800ac36:	2800      	cmp	r0, #0
 800ac38:	f040 8334 	bne.w	800b2a4 <_vfprintf_r+0x136c>
 800ac3c:	ac29      	add	r4, sp, #164	; 0xa4
 800ac3e:	e522      	b.n	800a686 <_vfprintf_r+0x74e>
 800ac40:	4651      	mov	r1, sl
 800ac42:	4658      	mov	r0, fp
 800ac44:	aa26      	add	r2, sp, #152	; 0x98
 800ac46:	f002 fd06 	bl	800d656 <__sprint_r>
 800ac4a:	2800      	cmp	r0, #0
 800ac4c:	f040 832a 	bne.w	800b2a4 <_vfprintf_r+0x136c>
 800ac50:	ac29      	add	r4, sp, #164	; 0xa4
 800ac52:	e528      	b.n	800a6a6 <_vfprintf_r+0x76e>
 800ac54:	2010      	movs	r0, #16
 800ac56:	2b07      	cmp	r3, #7
 800ac58:	4402      	add	r2, r0
 800ac5a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800ac5e:	6060      	str	r0, [r4, #4]
 800ac60:	dd08      	ble.n	800ac74 <_vfprintf_r+0xd3c>
 800ac62:	4651      	mov	r1, sl
 800ac64:	4658      	mov	r0, fp
 800ac66:	aa26      	add	r2, sp, #152	; 0x98
 800ac68:	f002 fcf5 	bl	800d656 <__sprint_r>
 800ac6c:	2800      	cmp	r0, #0
 800ac6e:	f040 8319 	bne.w	800b2a4 <_vfprintf_r+0x136c>
 800ac72:	a929      	add	r1, sp, #164	; 0xa4
 800ac74:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ac76:	460c      	mov	r4, r1
 800ac78:	3b10      	subs	r3, #16
 800ac7a:	9317      	str	r3, [sp, #92]	; 0x5c
 800ac7c:	e51c      	b.n	800a6b8 <_vfprintf_r+0x780>
 800ac7e:	460c      	mov	r4, r1
 800ac80:	e536      	b.n	800a6f0 <_vfprintf_r+0x7b8>
 800ac82:	2010      	movs	r0, #16
 800ac84:	2b07      	cmp	r3, #7
 800ac86:	4402      	add	r2, r0
 800ac88:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800ac8c:	6060      	str	r0, [r4, #4]
 800ac8e:	dd08      	ble.n	800aca2 <_vfprintf_r+0xd6a>
 800ac90:	4651      	mov	r1, sl
 800ac92:	4658      	mov	r0, fp
 800ac94:	aa26      	add	r2, sp, #152	; 0x98
 800ac96:	f002 fcde 	bl	800d656 <__sprint_r>
 800ac9a:	2800      	cmp	r0, #0
 800ac9c:	f040 8302 	bne.w	800b2a4 <_vfprintf_r+0x136c>
 800aca0:	a929      	add	r1, sp, #164	; 0xa4
 800aca2:	460c      	mov	r4, r1
 800aca4:	3e10      	subs	r6, #16
 800aca6:	e527      	b.n	800a6f8 <_vfprintf_r+0x7c0>
 800aca8:	460c      	mov	r4, r1
 800acaa:	e54e      	b.n	800a74a <_vfprintf_r+0x812>
 800acac:	0801021c 	.word	0x0801021c
 800acb0:	0801022d 	.word	0x0801022d
 800acb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800acb6:	2b65      	cmp	r3, #101	; 0x65
 800acb8:	f340 8238 	ble.w	800b12c <_vfprintf_r+0x11f4>
 800acbc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800acc0:	2200      	movs	r2, #0
 800acc2:	2300      	movs	r3, #0
 800acc4:	f7f5 fe70 	bl	80009a8 <__aeabi_dcmpeq>
 800acc8:	2800      	cmp	r0, #0
 800acca:	d06a      	beq.n	800ada2 <_vfprintf_r+0xe6a>
 800accc:	4b6e      	ldr	r3, [pc, #440]	; (800ae88 <_vfprintf_r+0xf50>)
 800acce:	6023      	str	r3, [r4, #0]
 800acd0:	2301      	movs	r3, #1
 800acd2:	441e      	add	r6, r3
 800acd4:	6063      	str	r3, [r4, #4]
 800acd6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800acd8:	9628      	str	r6, [sp, #160]	; 0xa0
 800acda:	3301      	adds	r3, #1
 800acdc:	2b07      	cmp	r3, #7
 800acde:	9327      	str	r3, [sp, #156]	; 0x9c
 800ace0:	dc38      	bgt.n	800ad54 <_vfprintf_r+0xe1c>
 800ace2:	3408      	adds	r4, #8
 800ace4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ace6:	9a08      	ldr	r2, [sp, #32]
 800ace8:	4293      	cmp	r3, r2
 800acea:	db03      	blt.n	800acf4 <_vfprintf_r+0xdbc>
 800acec:	f018 0f01 	tst.w	r8, #1
 800acf0:	f43f ad3d 	beq.w	800a76e <_vfprintf_r+0x836>
 800acf4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800acf6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800acf8:	6023      	str	r3, [r4, #0]
 800acfa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800acfc:	6063      	str	r3, [r4, #4]
 800acfe:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ad00:	4413      	add	r3, r2
 800ad02:	9328      	str	r3, [sp, #160]	; 0xa0
 800ad04:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ad06:	3301      	adds	r3, #1
 800ad08:	2b07      	cmp	r3, #7
 800ad0a:	9327      	str	r3, [sp, #156]	; 0x9c
 800ad0c:	dc2c      	bgt.n	800ad68 <_vfprintf_r+0xe30>
 800ad0e:	3408      	adds	r4, #8
 800ad10:	9b08      	ldr	r3, [sp, #32]
 800ad12:	1e5d      	subs	r5, r3, #1
 800ad14:	2d00      	cmp	r5, #0
 800ad16:	f77f ad2a 	ble.w	800a76e <_vfprintf_r+0x836>
 800ad1a:	f04f 0910 	mov.w	r9, #16
 800ad1e:	4e5b      	ldr	r6, [pc, #364]	; (800ae8c <_vfprintf_r+0xf54>)
 800ad20:	2d10      	cmp	r5, #16
 800ad22:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800ad26:	f104 0108 	add.w	r1, r4, #8
 800ad2a:	f103 0301 	add.w	r3, r3, #1
 800ad2e:	6026      	str	r6, [r4, #0]
 800ad30:	dc24      	bgt.n	800ad7c <_vfprintf_r+0xe44>
 800ad32:	6065      	str	r5, [r4, #4]
 800ad34:	2b07      	cmp	r3, #7
 800ad36:	4415      	add	r5, r2
 800ad38:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800ad3c:	f340 8290 	ble.w	800b260 <_vfprintf_r+0x1328>
 800ad40:	4651      	mov	r1, sl
 800ad42:	4658      	mov	r0, fp
 800ad44:	aa26      	add	r2, sp, #152	; 0x98
 800ad46:	f002 fc86 	bl	800d656 <__sprint_r>
 800ad4a:	2800      	cmp	r0, #0
 800ad4c:	f040 82aa 	bne.w	800b2a4 <_vfprintf_r+0x136c>
 800ad50:	ac29      	add	r4, sp, #164	; 0xa4
 800ad52:	e50c      	b.n	800a76e <_vfprintf_r+0x836>
 800ad54:	4651      	mov	r1, sl
 800ad56:	4658      	mov	r0, fp
 800ad58:	aa26      	add	r2, sp, #152	; 0x98
 800ad5a:	f002 fc7c 	bl	800d656 <__sprint_r>
 800ad5e:	2800      	cmp	r0, #0
 800ad60:	f040 82a0 	bne.w	800b2a4 <_vfprintf_r+0x136c>
 800ad64:	ac29      	add	r4, sp, #164	; 0xa4
 800ad66:	e7bd      	b.n	800ace4 <_vfprintf_r+0xdac>
 800ad68:	4651      	mov	r1, sl
 800ad6a:	4658      	mov	r0, fp
 800ad6c:	aa26      	add	r2, sp, #152	; 0x98
 800ad6e:	f002 fc72 	bl	800d656 <__sprint_r>
 800ad72:	2800      	cmp	r0, #0
 800ad74:	f040 8296 	bne.w	800b2a4 <_vfprintf_r+0x136c>
 800ad78:	ac29      	add	r4, sp, #164	; 0xa4
 800ad7a:	e7c9      	b.n	800ad10 <_vfprintf_r+0xdd8>
 800ad7c:	3210      	adds	r2, #16
 800ad7e:	2b07      	cmp	r3, #7
 800ad80:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800ad84:	f8c4 9004 	str.w	r9, [r4, #4]
 800ad88:	dd08      	ble.n	800ad9c <_vfprintf_r+0xe64>
 800ad8a:	4651      	mov	r1, sl
 800ad8c:	4658      	mov	r0, fp
 800ad8e:	aa26      	add	r2, sp, #152	; 0x98
 800ad90:	f002 fc61 	bl	800d656 <__sprint_r>
 800ad94:	2800      	cmp	r0, #0
 800ad96:	f040 8285 	bne.w	800b2a4 <_vfprintf_r+0x136c>
 800ad9a:	a929      	add	r1, sp, #164	; 0xa4
 800ad9c:	460c      	mov	r4, r1
 800ad9e:	3d10      	subs	r5, #16
 800ada0:	e7be      	b.n	800ad20 <_vfprintf_r+0xde8>
 800ada2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	dc73      	bgt.n	800ae90 <_vfprintf_r+0xf58>
 800ada8:	4b37      	ldr	r3, [pc, #220]	; (800ae88 <_vfprintf_r+0xf50>)
 800adaa:	6023      	str	r3, [r4, #0]
 800adac:	2301      	movs	r3, #1
 800adae:	441e      	add	r6, r3
 800adb0:	6063      	str	r3, [r4, #4]
 800adb2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800adb4:	9628      	str	r6, [sp, #160]	; 0xa0
 800adb6:	3301      	adds	r3, #1
 800adb8:	2b07      	cmp	r3, #7
 800adba:	9327      	str	r3, [sp, #156]	; 0x9c
 800adbc:	dc3c      	bgt.n	800ae38 <_vfprintf_r+0xf00>
 800adbe:	3408      	adds	r4, #8
 800adc0:	9908      	ldr	r1, [sp, #32]
 800adc2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800adc4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800adc6:	430a      	orrs	r2, r1
 800adc8:	f008 0101 	and.w	r1, r8, #1
 800adcc:	430a      	orrs	r2, r1
 800adce:	f43f acce 	beq.w	800a76e <_vfprintf_r+0x836>
 800add2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800add4:	6022      	str	r2, [r4, #0]
 800add6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800add8:	4413      	add	r3, r2
 800adda:	9328      	str	r3, [sp, #160]	; 0xa0
 800addc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800adde:	6062      	str	r2, [r4, #4]
 800ade0:	3301      	adds	r3, #1
 800ade2:	2b07      	cmp	r3, #7
 800ade4:	9327      	str	r3, [sp, #156]	; 0x9c
 800ade6:	dc31      	bgt.n	800ae4c <_vfprintf_r+0xf14>
 800ade8:	3408      	adds	r4, #8
 800adea:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800adec:	2d00      	cmp	r5, #0
 800adee:	da1a      	bge.n	800ae26 <_vfprintf_r+0xeee>
 800adf0:	4623      	mov	r3, r4
 800adf2:	4e26      	ldr	r6, [pc, #152]	; (800ae8c <_vfprintf_r+0xf54>)
 800adf4:	426d      	negs	r5, r5
 800adf6:	2d10      	cmp	r5, #16
 800adf8:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 800adfc:	f104 0408 	add.w	r4, r4, #8
 800ae00:	f102 0201 	add.w	r2, r2, #1
 800ae04:	601e      	str	r6, [r3, #0]
 800ae06:	dc2b      	bgt.n	800ae60 <_vfprintf_r+0xf28>
 800ae08:	605d      	str	r5, [r3, #4]
 800ae0a:	2a07      	cmp	r2, #7
 800ae0c:	440d      	add	r5, r1
 800ae0e:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800ae12:	dd08      	ble.n	800ae26 <_vfprintf_r+0xeee>
 800ae14:	4651      	mov	r1, sl
 800ae16:	4658      	mov	r0, fp
 800ae18:	aa26      	add	r2, sp, #152	; 0x98
 800ae1a:	f002 fc1c 	bl	800d656 <__sprint_r>
 800ae1e:	2800      	cmp	r0, #0
 800ae20:	f040 8240 	bne.w	800b2a4 <_vfprintf_r+0x136c>
 800ae24:	ac29      	add	r4, sp, #164	; 0xa4
 800ae26:	9b08      	ldr	r3, [sp, #32]
 800ae28:	9a08      	ldr	r2, [sp, #32]
 800ae2a:	6063      	str	r3, [r4, #4]
 800ae2c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ae2e:	f8c4 9000 	str.w	r9, [r4]
 800ae32:	4413      	add	r3, r2
 800ae34:	9328      	str	r3, [sp, #160]	; 0xa0
 800ae36:	e493      	b.n	800a760 <_vfprintf_r+0x828>
 800ae38:	4651      	mov	r1, sl
 800ae3a:	4658      	mov	r0, fp
 800ae3c:	aa26      	add	r2, sp, #152	; 0x98
 800ae3e:	f002 fc0a 	bl	800d656 <__sprint_r>
 800ae42:	2800      	cmp	r0, #0
 800ae44:	f040 822e 	bne.w	800b2a4 <_vfprintf_r+0x136c>
 800ae48:	ac29      	add	r4, sp, #164	; 0xa4
 800ae4a:	e7b9      	b.n	800adc0 <_vfprintf_r+0xe88>
 800ae4c:	4651      	mov	r1, sl
 800ae4e:	4658      	mov	r0, fp
 800ae50:	aa26      	add	r2, sp, #152	; 0x98
 800ae52:	f002 fc00 	bl	800d656 <__sprint_r>
 800ae56:	2800      	cmp	r0, #0
 800ae58:	f040 8224 	bne.w	800b2a4 <_vfprintf_r+0x136c>
 800ae5c:	ac29      	add	r4, sp, #164	; 0xa4
 800ae5e:	e7c4      	b.n	800adea <_vfprintf_r+0xeb2>
 800ae60:	2010      	movs	r0, #16
 800ae62:	2a07      	cmp	r2, #7
 800ae64:	4401      	add	r1, r0
 800ae66:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 800ae6a:	6058      	str	r0, [r3, #4]
 800ae6c:	dd08      	ble.n	800ae80 <_vfprintf_r+0xf48>
 800ae6e:	4651      	mov	r1, sl
 800ae70:	4658      	mov	r0, fp
 800ae72:	aa26      	add	r2, sp, #152	; 0x98
 800ae74:	f002 fbef 	bl	800d656 <__sprint_r>
 800ae78:	2800      	cmp	r0, #0
 800ae7a:	f040 8213 	bne.w	800b2a4 <_vfprintf_r+0x136c>
 800ae7e:	ac29      	add	r4, sp, #164	; 0xa4
 800ae80:	4623      	mov	r3, r4
 800ae82:	3d10      	subs	r5, #16
 800ae84:	e7b7      	b.n	800adf6 <_vfprintf_r+0xebe>
 800ae86:	bf00      	nop
 800ae88:	0801023e 	.word	0x0801023e
 800ae8c:	08010270 	.word	0x08010270
 800ae90:	9b08      	ldr	r3, [sp, #32]
 800ae92:	42ab      	cmp	r3, r5
 800ae94:	bfa8      	it	ge
 800ae96:	462b      	movge	r3, r5
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	9307      	str	r3, [sp, #28]
 800ae9c:	dd0a      	ble.n	800aeb4 <_vfprintf_r+0xf7c>
 800ae9e:	441e      	add	r6, r3
 800aea0:	e9c4 9300 	strd	r9, r3, [r4]
 800aea4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800aea6:	9628      	str	r6, [sp, #160]	; 0xa0
 800aea8:	3301      	adds	r3, #1
 800aeaa:	2b07      	cmp	r3, #7
 800aeac:	9327      	str	r3, [sp, #156]	; 0x9c
 800aeae:	f300 8088 	bgt.w	800afc2 <_vfprintf_r+0x108a>
 800aeb2:	3408      	adds	r4, #8
 800aeb4:	9b07      	ldr	r3, [sp, #28]
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	bfb4      	ite	lt
 800aeba:	462e      	movlt	r6, r5
 800aebc:	1aee      	subge	r6, r5, r3
 800aebe:	2e00      	cmp	r6, #0
 800aec0:	dd19      	ble.n	800aef6 <_vfprintf_r+0xfbe>
 800aec2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800aec6:	4898      	ldr	r0, [pc, #608]	; (800b128 <_vfprintf_r+0x11f0>)
 800aec8:	2e10      	cmp	r6, #16
 800aeca:	f103 0301 	add.w	r3, r3, #1
 800aece:	f104 0108 	add.w	r1, r4, #8
 800aed2:	6020      	str	r0, [r4, #0]
 800aed4:	dc7f      	bgt.n	800afd6 <_vfprintf_r+0x109e>
 800aed6:	6066      	str	r6, [r4, #4]
 800aed8:	2b07      	cmp	r3, #7
 800aeda:	4416      	add	r6, r2
 800aedc:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800aee0:	f340 808c 	ble.w	800affc <_vfprintf_r+0x10c4>
 800aee4:	4651      	mov	r1, sl
 800aee6:	4658      	mov	r0, fp
 800aee8:	aa26      	add	r2, sp, #152	; 0x98
 800aeea:	f002 fbb4 	bl	800d656 <__sprint_r>
 800aeee:	2800      	cmp	r0, #0
 800aef0:	f040 81d8 	bne.w	800b2a4 <_vfprintf_r+0x136c>
 800aef4:	ac29      	add	r4, sp, #164	; 0xa4
 800aef6:	f418 6f80 	tst.w	r8, #1024	; 0x400
 800aefa:	444d      	add	r5, r9
 800aefc:	d00a      	beq.n	800af14 <_vfprintf_r+0xfdc>
 800aefe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af00:	2b00      	cmp	r3, #0
 800af02:	d17d      	bne.n	800b000 <_vfprintf_r+0x10c8>
 800af04:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800af06:	2b00      	cmp	r3, #0
 800af08:	d17d      	bne.n	800b006 <_vfprintf_r+0x10ce>
 800af0a:	9b08      	ldr	r3, [sp, #32]
 800af0c:	444b      	add	r3, r9
 800af0e:	429d      	cmp	r5, r3
 800af10:	bf28      	it	cs
 800af12:	461d      	movcs	r5, r3
 800af14:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800af16:	9a08      	ldr	r2, [sp, #32]
 800af18:	4293      	cmp	r3, r2
 800af1a:	db02      	blt.n	800af22 <_vfprintf_r+0xfea>
 800af1c:	f018 0f01 	tst.w	r8, #1
 800af20:	d00e      	beq.n	800af40 <_vfprintf_r+0x1008>
 800af22:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800af24:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800af26:	6023      	str	r3, [r4, #0]
 800af28:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800af2a:	6063      	str	r3, [r4, #4]
 800af2c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800af2e:	4413      	add	r3, r2
 800af30:	9328      	str	r3, [sp, #160]	; 0xa0
 800af32:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800af34:	3301      	adds	r3, #1
 800af36:	2b07      	cmp	r3, #7
 800af38:	9327      	str	r3, [sp, #156]	; 0x9c
 800af3a:	f300 80e0 	bgt.w	800b0fe <_vfprintf_r+0x11c6>
 800af3e:	3408      	adds	r4, #8
 800af40:	9b08      	ldr	r3, [sp, #32]
 800af42:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800af44:	eb09 0203 	add.w	r2, r9, r3
 800af48:	1b9e      	subs	r6, r3, r6
 800af4a:	1b52      	subs	r2, r2, r5
 800af4c:	4296      	cmp	r6, r2
 800af4e:	bfa8      	it	ge
 800af50:	4616      	movge	r6, r2
 800af52:	2e00      	cmp	r6, #0
 800af54:	dd0b      	ble.n	800af6e <_vfprintf_r+0x1036>
 800af56:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800af58:	e9c4 5600 	strd	r5, r6, [r4]
 800af5c:	4433      	add	r3, r6
 800af5e:	9328      	str	r3, [sp, #160]	; 0xa0
 800af60:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800af62:	3301      	adds	r3, #1
 800af64:	2b07      	cmp	r3, #7
 800af66:	9327      	str	r3, [sp, #156]	; 0x9c
 800af68:	f300 80d3 	bgt.w	800b112 <_vfprintf_r+0x11da>
 800af6c:	3408      	adds	r4, #8
 800af6e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800af70:	9b08      	ldr	r3, [sp, #32]
 800af72:	2e00      	cmp	r6, #0
 800af74:	eba3 0505 	sub.w	r5, r3, r5
 800af78:	bfa8      	it	ge
 800af7a:	1bad      	subge	r5, r5, r6
 800af7c:	2d00      	cmp	r5, #0
 800af7e:	f77f abf6 	ble.w	800a76e <_vfprintf_r+0x836>
 800af82:	f04f 0910 	mov.w	r9, #16
 800af86:	4e68      	ldr	r6, [pc, #416]	; (800b128 <_vfprintf_r+0x11f0>)
 800af88:	2d10      	cmp	r5, #16
 800af8a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800af8e:	f104 0108 	add.w	r1, r4, #8
 800af92:	f103 0301 	add.w	r3, r3, #1
 800af96:	6026      	str	r6, [r4, #0]
 800af98:	f77f aecb 	ble.w	800ad32 <_vfprintf_r+0xdfa>
 800af9c:	3210      	adds	r2, #16
 800af9e:	2b07      	cmp	r3, #7
 800afa0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800afa4:	f8c4 9004 	str.w	r9, [r4, #4]
 800afa8:	dd08      	ble.n	800afbc <_vfprintf_r+0x1084>
 800afaa:	4651      	mov	r1, sl
 800afac:	4658      	mov	r0, fp
 800afae:	aa26      	add	r2, sp, #152	; 0x98
 800afb0:	f002 fb51 	bl	800d656 <__sprint_r>
 800afb4:	2800      	cmp	r0, #0
 800afb6:	f040 8175 	bne.w	800b2a4 <_vfprintf_r+0x136c>
 800afba:	a929      	add	r1, sp, #164	; 0xa4
 800afbc:	460c      	mov	r4, r1
 800afbe:	3d10      	subs	r5, #16
 800afc0:	e7e2      	b.n	800af88 <_vfprintf_r+0x1050>
 800afc2:	4651      	mov	r1, sl
 800afc4:	4658      	mov	r0, fp
 800afc6:	aa26      	add	r2, sp, #152	; 0x98
 800afc8:	f002 fb45 	bl	800d656 <__sprint_r>
 800afcc:	2800      	cmp	r0, #0
 800afce:	f040 8169 	bne.w	800b2a4 <_vfprintf_r+0x136c>
 800afd2:	ac29      	add	r4, sp, #164	; 0xa4
 800afd4:	e76e      	b.n	800aeb4 <_vfprintf_r+0xf7c>
 800afd6:	2010      	movs	r0, #16
 800afd8:	2b07      	cmp	r3, #7
 800afda:	4402      	add	r2, r0
 800afdc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800afe0:	6060      	str	r0, [r4, #4]
 800afe2:	dd08      	ble.n	800aff6 <_vfprintf_r+0x10be>
 800afe4:	4651      	mov	r1, sl
 800afe6:	4658      	mov	r0, fp
 800afe8:	aa26      	add	r2, sp, #152	; 0x98
 800afea:	f002 fb34 	bl	800d656 <__sprint_r>
 800afee:	2800      	cmp	r0, #0
 800aff0:	f040 8158 	bne.w	800b2a4 <_vfprintf_r+0x136c>
 800aff4:	a929      	add	r1, sp, #164	; 0xa4
 800aff6:	460c      	mov	r4, r1
 800aff8:	3e10      	subs	r6, #16
 800affa:	e762      	b.n	800aec2 <_vfprintf_r+0xf8a>
 800affc:	460c      	mov	r4, r1
 800affe:	e77a      	b.n	800aef6 <_vfprintf_r+0xfbe>
 800b000:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b002:	2b00      	cmp	r3, #0
 800b004:	d04b      	beq.n	800b09e <_vfprintf_r+0x1166>
 800b006:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b008:	3b01      	subs	r3, #1
 800b00a:	930c      	str	r3, [sp, #48]	; 0x30
 800b00c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b00e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b010:	6023      	str	r3, [r4, #0]
 800b012:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b014:	6063      	str	r3, [r4, #4]
 800b016:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b018:	4413      	add	r3, r2
 800b01a:	9328      	str	r3, [sp, #160]	; 0xa0
 800b01c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b01e:	3301      	adds	r3, #1
 800b020:	2b07      	cmp	r3, #7
 800b022:	9327      	str	r3, [sp, #156]	; 0x9c
 800b024:	dc42      	bgt.n	800b0ac <_vfprintf_r+0x1174>
 800b026:	3408      	adds	r4, #8
 800b028:	9b08      	ldr	r3, [sp, #32]
 800b02a:	444b      	add	r3, r9
 800b02c:	1b5a      	subs	r2, r3, r5
 800b02e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b030:	781b      	ldrb	r3, [r3, #0]
 800b032:	4293      	cmp	r3, r2
 800b034:	bfa8      	it	ge
 800b036:	4613      	movge	r3, r2
 800b038:	2b00      	cmp	r3, #0
 800b03a:	461e      	mov	r6, r3
 800b03c:	dd0a      	ble.n	800b054 <_vfprintf_r+0x111c>
 800b03e:	e9c4 5300 	strd	r5, r3, [r4]
 800b042:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b044:	4433      	add	r3, r6
 800b046:	9328      	str	r3, [sp, #160]	; 0xa0
 800b048:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b04a:	3301      	adds	r3, #1
 800b04c:	2b07      	cmp	r3, #7
 800b04e:	9327      	str	r3, [sp, #156]	; 0x9c
 800b050:	dc36      	bgt.n	800b0c0 <_vfprintf_r+0x1188>
 800b052:	3408      	adds	r4, #8
 800b054:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b056:	2e00      	cmp	r6, #0
 800b058:	781b      	ldrb	r3, [r3, #0]
 800b05a:	bfb4      	ite	lt
 800b05c:	461e      	movlt	r6, r3
 800b05e:	1b9e      	subge	r6, r3, r6
 800b060:	2e00      	cmp	r6, #0
 800b062:	dd18      	ble.n	800b096 <_vfprintf_r+0x115e>
 800b064:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800b068:	482f      	ldr	r0, [pc, #188]	; (800b128 <_vfprintf_r+0x11f0>)
 800b06a:	2e10      	cmp	r6, #16
 800b06c:	f102 0201 	add.w	r2, r2, #1
 800b070:	f104 0108 	add.w	r1, r4, #8
 800b074:	6020      	str	r0, [r4, #0]
 800b076:	dc2d      	bgt.n	800b0d4 <_vfprintf_r+0x119c>
 800b078:	4433      	add	r3, r6
 800b07a:	2a07      	cmp	r2, #7
 800b07c:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800b080:	6066      	str	r6, [r4, #4]
 800b082:	dd3a      	ble.n	800b0fa <_vfprintf_r+0x11c2>
 800b084:	4651      	mov	r1, sl
 800b086:	4658      	mov	r0, fp
 800b088:	aa26      	add	r2, sp, #152	; 0x98
 800b08a:	f002 fae4 	bl	800d656 <__sprint_r>
 800b08e:	2800      	cmp	r0, #0
 800b090:	f040 8108 	bne.w	800b2a4 <_vfprintf_r+0x136c>
 800b094:	ac29      	add	r4, sp, #164	; 0xa4
 800b096:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b098:	781b      	ldrb	r3, [r3, #0]
 800b09a:	441d      	add	r5, r3
 800b09c:	e72f      	b.n	800aefe <_vfprintf_r+0xfc6>
 800b09e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b0a0:	3b01      	subs	r3, #1
 800b0a2:	930e      	str	r3, [sp, #56]	; 0x38
 800b0a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b0a6:	3b01      	subs	r3, #1
 800b0a8:	930d      	str	r3, [sp, #52]	; 0x34
 800b0aa:	e7af      	b.n	800b00c <_vfprintf_r+0x10d4>
 800b0ac:	4651      	mov	r1, sl
 800b0ae:	4658      	mov	r0, fp
 800b0b0:	aa26      	add	r2, sp, #152	; 0x98
 800b0b2:	f002 fad0 	bl	800d656 <__sprint_r>
 800b0b6:	2800      	cmp	r0, #0
 800b0b8:	f040 80f4 	bne.w	800b2a4 <_vfprintf_r+0x136c>
 800b0bc:	ac29      	add	r4, sp, #164	; 0xa4
 800b0be:	e7b3      	b.n	800b028 <_vfprintf_r+0x10f0>
 800b0c0:	4651      	mov	r1, sl
 800b0c2:	4658      	mov	r0, fp
 800b0c4:	aa26      	add	r2, sp, #152	; 0x98
 800b0c6:	f002 fac6 	bl	800d656 <__sprint_r>
 800b0ca:	2800      	cmp	r0, #0
 800b0cc:	f040 80ea 	bne.w	800b2a4 <_vfprintf_r+0x136c>
 800b0d0:	ac29      	add	r4, sp, #164	; 0xa4
 800b0d2:	e7bf      	b.n	800b054 <_vfprintf_r+0x111c>
 800b0d4:	2010      	movs	r0, #16
 800b0d6:	2a07      	cmp	r2, #7
 800b0d8:	4403      	add	r3, r0
 800b0da:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800b0de:	6060      	str	r0, [r4, #4]
 800b0e0:	dd08      	ble.n	800b0f4 <_vfprintf_r+0x11bc>
 800b0e2:	4651      	mov	r1, sl
 800b0e4:	4658      	mov	r0, fp
 800b0e6:	aa26      	add	r2, sp, #152	; 0x98
 800b0e8:	f002 fab5 	bl	800d656 <__sprint_r>
 800b0ec:	2800      	cmp	r0, #0
 800b0ee:	f040 80d9 	bne.w	800b2a4 <_vfprintf_r+0x136c>
 800b0f2:	a929      	add	r1, sp, #164	; 0xa4
 800b0f4:	460c      	mov	r4, r1
 800b0f6:	3e10      	subs	r6, #16
 800b0f8:	e7b4      	b.n	800b064 <_vfprintf_r+0x112c>
 800b0fa:	460c      	mov	r4, r1
 800b0fc:	e7cb      	b.n	800b096 <_vfprintf_r+0x115e>
 800b0fe:	4651      	mov	r1, sl
 800b100:	4658      	mov	r0, fp
 800b102:	aa26      	add	r2, sp, #152	; 0x98
 800b104:	f002 faa7 	bl	800d656 <__sprint_r>
 800b108:	2800      	cmp	r0, #0
 800b10a:	f040 80cb 	bne.w	800b2a4 <_vfprintf_r+0x136c>
 800b10e:	ac29      	add	r4, sp, #164	; 0xa4
 800b110:	e716      	b.n	800af40 <_vfprintf_r+0x1008>
 800b112:	4651      	mov	r1, sl
 800b114:	4658      	mov	r0, fp
 800b116:	aa26      	add	r2, sp, #152	; 0x98
 800b118:	f002 fa9d 	bl	800d656 <__sprint_r>
 800b11c:	2800      	cmp	r0, #0
 800b11e:	f040 80c1 	bne.w	800b2a4 <_vfprintf_r+0x136c>
 800b122:	ac29      	add	r4, sp, #164	; 0xa4
 800b124:	e723      	b.n	800af6e <_vfprintf_r+0x1036>
 800b126:	bf00      	nop
 800b128:	08010270 	.word	0x08010270
 800b12c:	9a08      	ldr	r2, [sp, #32]
 800b12e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b130:	2a01      	cmp	r2, #1
 800b132:	f106 0601 	add.w	r6, r6, #1
 800b136:	f103 0301 	add.w	r3, r3, #1
 800b13a:	f104 0508 	add.w	r5, r4, #8
 800b13e:	dc03      	bgt.n	800b148 <_vfprintf_r+0x1210>
 800b140:	f018 0f01 	tst.w	r8, #1
 800b144:	f000 8081 	beq.w	800b24a <_vfprintf_r+0x1312>
 800b148:	2201      	movs	r2, #1
 800b14a:	2b07      	cmp	r3, #7
 800b14c:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800b150:	f8c4 9000 	str.w	r9, [r4]
 800b154:	6062      	str	r2, [r4, #4]
 800b156:	dd08      	ble.n	800b16a <_vfprintf_r+0x1232>
 800b158:	4651      	mov	r1, sl
 800b15a:	4658      	mov	r0, fp
 800b15c:	aa26      	add	r2, sp, #152	; 0x98
 800b15e:	f002 fa7a 	bl	800d656 <__sprint_r>
 800b162:	2800      	cmp	r0, #0
 800b164:	f040 809e 	bne.w	800b2a4 <_vfprintf_r+0x136c>
 800b168:	ad29      	add	r5, sp, #164	; 0xa4
 800b16a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b16c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b16e:	602b      	str	r3, [r5, #0]
 800b170:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b172:	606b      	str	r3, [r5, #4]
 800b174:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b176:	4413      	add	r3, r2
 800b178:	9328      	str	r3, [sp, #160]	; 0xa0
 800b17a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b17c:	3301      	adds	r3, #1
 800b17e:	2b07      	cmp	r3, #7
 800b180:	9327      	str	r3, [sp, #156]	; 0x9c
 800b182:	dc32      	bgt.n	800b1ea <_vfprintf_r+0x12b2>
 800b184:	3508      	adds	r5, #8
 800b186:	9b08      	ldr	r3, [sp, #32]
 800b188:	2200      	movs	r2, #0
 800b18a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b18e:	1e5c      	subs	r4, r3, #1
 800b190:	2300      	movs	r3, #0
 800b192:	f7f5 fc09 	bl	80009a8 <__aeabi_dcmpeq>
 800b196:	2800      	cmp	r0, #0
 800b198:	d130      	bne.n	800b1fc <_vfprintf_r+0x12c4>
 800b19a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800b19c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b19e:	9a08      	ldr	r2, [sp, #32]
 800b1a0:	3101      	adds	r1, #1
 800b1a2:	3b01      	subs	r3, #1
 800b1a4:	f109 0001 	add.w	r0, r9, #1
 800b1a8:	4413      	add	r3, r2
 800b1aa:	2907      	cmp	r1, #7
 800b1ac:	e9c5 0400 	strd	r0, r4, [r5]
 800b1b0:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 800b1b4:	dd52      	ble.n	800b25c <_vfprintf_r+0x1324>
 800b1b6:	4651      	mov	r1, sl
 800b1b8:	4658      	mov	r0, fp
 800b1ba:	aa26      	add	r2, sp, #152	; 0x98
 800b1bc:	f002 fa4b 	bl	800d656 <__sprint_r>
 800b1c0:	2800      	cmp	r0, #0
 800b1c2:	d16f      	bne.n	800b2a4 <_vfprintf_r+0x136c>
 800b1c4:	ad29      	add	r5, sp, #164	; 0xa4
 800b1c6:	ab22      	add	r3, sp, #136	; 0x88
 800b1c8:	602b      	str	r3, [r5, #0]
 800b1ca:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800b1cc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b1ce:	606b      	str	r3, [r5, #4]
 800b1d0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b1d2:	4413      	add	r3, r2
 800b1d4:	9328      	str	r3, [sp, #160]	; 0xa0
 800b1d6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b1d8:	3301      	adds	r3, #1
 800b1da:	2b07      	cmp	r3, #7
 800b1dc:	9327      	str	r3, [sp, #156]	; 0x9c
 800b1de:	f73f adaf 	bgt.w	800ad40 <_vfprintf_r+0xe08>
 800b1e2:	f105 0408 	add.w	r4, r5, #8
 800b1e6:	f7ff bac2 	b.w	800a76e <_vfprintf_r+0x836>
 800b1ea:	4651      	mov	r1, sl
 800b1ec:	4658      	mov	r0, fp
 800b1ee:	aa26      	add	r2, sp, #152	; 0x98
 800b1f0:	f002 fa31 	bl	800d656 <__sprint_r>
 800b1f4:	2800      	cmp	r0, #0
 800b1f6:	d155      	bne.n	800b2a4 <_vfprintf_r+0x136c>
 800b1f8:	ad29      	add	r5, sp, #164	; 0xa4
 800b1fa:	e7c4      	b.n	800b186 <_vfprintf_r+0x124e>
 800b1fc:	2c00      	cmp	r4, #0
 800b1fe:	dde2      	ble.n	800b1c6 <_vfprintf_r+0x128e>
 800b200:	f04f 0910 	mov.w	r9, #16
 800b204:	4e5a      	ldr	r6, [pc, #360]	; (800b370 <_vfprintf_r+0x1438>)
 800b206:	2c10      	cmp	r4, #16
 800b208:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b20c:	f105 0108 	add.w	r1, r5, #8
 800b210:	f103 0301 	add.w	r3, r3, #1
 800b214:	602e      	str	r6, [r5, #0]
 800b216:	dc07      	bgt.n	800b228 <_vfprintf_r+0x12f0>
 800b218:	606c      	str	r4, [r5, #4]
 800b21a:	2b07      	cmp	r3, #7
 800b21c:	4414      	add	r4, r2
 800b21e:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800b222:	dcc8      	bgt.n	800b1b6 <_vfprintf_r+0x127e>
 800b224:	460d      	mov	r5, r1
 800b226:	e7ce      	b.n	800b1c6 <_vfprintf_r+0x128e>
 800b228:	3210      	adds	r2, #16
 800b22a:	2b07      	cmp	r3, #7
 800b22c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b230:	f8c5 9004 	str.w	r9, [r5, #4]
 800b234:	dd06      	ble.n	800b244 <_vfprintf_r+0x130c>
 800b236:	4651      	mov	r1, sl
 800b238:	4658      	mov	r0, fp
 800b23a:	aa26      	add	r2, sp, #152	; 0x98
 800b23c:	f002 fa0b 	bl	800d656 <__sprint_r>
 800b240:	bb80      	cbnz	r0, 800b2a4 <_vfprintf_r+0x136c>
 800b242:	a929      	add	r1, sp, #164	; 0xa4
 800b244:	460d      	mov	r5, r1
 800b246:	3c10      	subs	r4, #16
 800b248:	e7dd      	b.n	800b206 <_vfprintf_r+0x12ce>
 800b24a:	2201      	movs	r2, #1
 800b24c:	2b07      	cmp	r3, #7
 800b24e:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800b252:	f8c4 9000 	str.w	r9, [r4]
 800b256:	6062      	str	r2, [r4, #4]
 800b258:	ddb5      	ble.n	800b1c6 <_vfprintf_r+0x128e>
 800b25a:	e7ac      	b.n	800b1b6 <_vfprintf_r+0x127e>
 800b25c:	3508      	adds	r5, #8
 800b25e:	e7b2      	b.n	800b1c6 <_vfprintf_r+0x128e>
 800b260:	460c      	mov	r4, r1
 800b262:	f7ff ba84 	b.w	800a76e <_vfprintf_r+0x836>
 800b266:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800b26a:	1a9d      	subs	r5, r3, r2
 800b26c:	2d00      	cmp	r5, #0
 800b26e:	f77f aa82 	ble.w	800a776 <_vfprintf_r+0x83e>
 800b272:	f04f 0810 	mov.w	r8, #16
 800b276:	4e3f      	ldr	r6, [pc, #252]	; (800b374 <_vfprintf_r+0x143c>)
 800b278:	2d10      	cmp	r5, #16
 800b27a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b27e:	6026      	str	r6, [r4, #0]
 800b280:	f103 0301 	add.w	r3, r3, #1
 800b284:	dc17      	bgt.n	800b2b6 <_vfprintf_r+0x137e>
 800b286:	6065      	str	r5, [r4, #4]
 800b288:	2b07      	cmp	r3, #7
 800b28a:	4415      	add	r5, r2
 800b28c:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800b290:	f77f aa71 	ble.w	800a776 <_vfprintf_r+0x83e>
 800b294:	4651      	mov	r1, sl
 800b296:	4658      	mov	r0, fp
 800b298:	aa26      	add	r2, sp, #152	; 0x98
 800b29a:	f002 f9dc 	bl	800d656 <__sprint_r>
 800b29e:	2800      	cmp	r0, #0
 800b2a0:	f43f aa69 	beq.w	800a776 <_vfprintf_r+0x83e>
 800b2a4:	2f00      	cmp	r7, #0
 800b2a6:	f43f a884 	beq.w	800a3b2 <_vfprintf_r+0x47a>
 800b2aa:	4639      	mov	r1, r7
 800b2ac:	4658      	mov	r0, fp
 800b2ae:	f001 f91b 	bl	800c4e8 <_free_r>
 800b2b2:	f7ff b87e 	b.w	800a3b2 <_vfprintf_r+0x47a>
 800b2b6:	3210      	adds	r2, #16
 800b2b8:	2b07      	cmp	r3, #7
 800b2ba:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b2be:	f8c4 8004 	str.w	r8, [r4, #4]
 800b2c2:	dc02      	bgt.n	800b2ca <_vfprintf_r+0x1392>
 800b2c4:	3408      	adds	r4, #8
 800b2c6:	3d10      	subs	r5, #16
 800b2c8:	e7d6      	b.n	800b278 <_vfprintf_r+0x1340>
 800b2ca:	4651      	mov	r1, sl
 800b2cc:	4658      	mov	r0, fp
 800b2ce:	aa26      	add	r2, sp, #152	; 0x98
 800b2d0:	f002 f9c1 	bl	800d656 <__sprint_r>
 800b2d4:	2800      	cmp	r0, #0
 800b2d6:	d1e5      	bne.n	800b2a4 <_vfprintf_r+0x136c>
 800b2d8:	ac29      	add	r4, sp, #164	; 0xa4
 800b2da:	e7f4      	b.n	800b2c6 <_vfprintf_r+0x138e>
 800b2dc:	4639      	mov	r1, r7
 800b2de:	4658      	mov	r0, fp
 800b2e0:	f001 f902 	bl	800c4e8 <_free_r>
 800b2e4:	f7ff ba5e 	b.w	800a7a4 <_vfprintf_r+0x86c>
 800b2e8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b2ea:	b91b      	cbnz	r3, 800b2f4 <_vfprintf_r+0x13bc>
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	9327      	str	r3, [sp, #156]	; 0x9c
 800b2f0:	f7ff b85f 	b.w	800a3b2 <_vfprintf_r+0x47a>
 800b2f4:	4651      	mov	r1, sl
 800b2f6:	4658      	mov	r0, fp
 800b2f8:	aa26      	add	r2, sp, #152	; 0x98
 800b2fa:	f002 f9ac 	bl	800d656 <__sprint_r>
 800b2fe:	2800      	cmp	r0, #0
 800b300:	d0f4      	beq.n	800b2ec <_vfprintf_r+0x13b4>
 800b302:	f7ff b856 	b.w	800a3b2 <_vfprintf_r+0x47a>
 800b306:	ea56 0207 	orrs.w	r2, r6, r7
 800b30a:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800b30e:	f43f ab6a 	beq.w	800a9e6 <_vfprintf_r+0xaae>
 800b312:	2b01      	cmp	r3, #1
 800b314:	f43f abff 	beq.w	800ab16 <_vfprintf_r+0xbde>
 800b318:	2b02      	cmp	r3, #2
 800b31a:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800b31e:	f43f ac47 	beq.w	800abb0 <_vfprintf_r+0xc78>
 800b322:	08f2      	lsrs	r2, r6, #3
 800b324:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 800b328:	08f8      	lsrs	r0, r7, #3
 800b32a:	f006 0307 	and.w	r3, r6, #7
 800b32e:	4607      	mov	r7, r0
 800b330:	4616      	mov	r6, r2
 800b332:	3330      	adds	r3, #48	; 0x30
 800b334:	ea56 0207 	orrs.w	r2, r6, r7
 800b338:	4649      	mov	r1, r9
 800b33a:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800b33e:	d1f0      	bne.n	800b322 <_vfprintf_r+0x13ea>
 800b340:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b342:	07d0      	lsls	r0, r2, #31
 800b344:	d506      	bpl.n	800b354 <_vfprintf_r+0x141c>
 800b346:	2b30      	cmp	r3, #48	; 0x30
 800b348:	d004      	beq.n	800b354 <_vfprintf_r+0x141c>
 800b34a:	2330      	movs	r3, #48	; 0x30
 800b34c:	f809 3c01 	strb.w	r3, [r9, #-1]
 800b350:	f1a1 0902 	sub.w	r9, r1, #2
 800b354:	2700      	movs	r7, #0
 800b356:	ab52      	add	r3, sp, #328	; 0x148
 800b358:	eba3 0309 	sub.w	r3, r3, r9
 800b35c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800b360:	9e07      	ldr	r6, [sp, #28]
 800b362:	9307      	str	r3, [sp, #28]
 800b364:	463d      	mov	r5, r7
 800b366:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 800b36a:	f7ff b942 	b.w	800a5f2 <_vfprintf_r+0x6ba>
 800b36e:	bf00      	nop
 800b370:	08010270 	.word	0x08010270
 800b374:	08010260 	.word	0x08010260

0800b378 <__sbprintf>:
 800b378:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b37a:	461f      	mov	r7, r3
 800b37c:	898b      	ldrh	r3, [r1, #12]
 800b37e:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800b382:	f023 0302 	bic.w	r3, r3, #2
 800b386:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b38a:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800b38c:	4615      	mov	r5, r2
 800b38e:	9319      	str	r3, [sp, #100]	; 0x64
 800b390:	89cb      	ldrh	r3, [r1, #14]
 800b392:	4606      	mov	r6, r0
 800b394:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b398:	69cb      	ldr	r3, [r1, #28]
 800b39a:	a816      	add	r0, sp, #88	; 0x58
 800b39c:	9307      	str	r3, [sp, #28]
 800b39e:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800b3a0:	460c      	mov	r4, r1
 800b3a2:	9309      	str	r3, [sp, #36]	; 0x24
 800b3a4:	ab1a      	add	r3, sp, #104	; 0x68
 800b3a6:	9300      	str	r3, [sp, #0]
 800b3a8:	9304      	str	r3, [sp, #16]
 800b3aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b3ae:	9302      	str	r3, [sp, #8]
 800b3b0:	9305      	str	r3, [sp, #20]
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	9306      	str	r3, [sp, #24]
 800b3b6:	f001 fac5 	bl	800c944 <__retarget_lock_init_recursive>
 800b3ba:	462a      	mov	r2, r5
 800b3bc:	463b      	mov	r3, r7
 800b3be:	4669      	mov	r1, sp
 800b3c0:	4630      	mov	r0, r6
 800b3c2:	f7fe fdb9 	bl	8009f38 <_vfprintf_r>
 800b3c6:	1e05      	subs	r5, r0, #0
 800b3c8:	db07      	blt.n	800b3da <__sbprintf+0x62>
 800b3ca:	4669      	mov	r1, sp
 800b3cc:	4630      	mov	r0, r6
 800b3ce:	f000 ff8f 	bl	800c2f0 <_fflush_r>
 800b3d2:	2800      	cmp	r0, #0
 800b3d4:	bf18      	it	ne
 800b3d6:	f04f 35ff 	movne.w	r5, #4294967295
 800b3da:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800b3de:	9816      	ldr	r0, [sp, #88]	; 0x58
 800b3e0:	065b      	lsls	r3, r3, #25
 800b3e2:	bf42      	ittt	mi
 800b3e4:	89a3      	ldrhmi	r3, [r4, #12]
 800b3e6:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800b3ea:	81a3      	strhmi	r3, [r4, #12]
 800b3ec:	f001 faab 	bl	800c946 <__retarget_lock_close_recursive>
 800b3f0:	4628      	mov	r0, r5
 800b3f2:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800b3f6:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b3f8 <_vsnprintf_r>:
 800b3f8:	b530      	push	{r4, r5, lr}
 800b3fa:	1e14      	subs	r4, r2, #0
 800b3fc:	4605      	mov	r5, r0
 800b3fe:	b09b      	sub	sp, #108	; 0x6c
 800b400:	4618      	mov	r0, r3
 800b402:	da05      	bge.n	800b410 <_vsnprintf_r+0x18>
 800b404:	238b      	movs	r3, #139	; 0x8b
 800b406:	f04f 30ff 	mov.w	r0, #4294967295
 800b40a:	602b      	str	r3, [r5, #0]
 800b40c:	b01b      	add	sp, #108	; 0x6c
 800b40e:	bd30      	pop	{r4, r5, pc}
 800b410:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b414:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b418:	bf0c      	ite	eq
 800b41a:	4623      	moveq	r3, r4
 800b41c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b420:	9302      	str	r3, [sp, #8]
 800b422:	9305      	str	r3, [sp, #20]
 800b424:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b428:	4602      	mov	r2, r0
 800b42a:	9100      	str	r1, [sp, #0]
 800b42c:	9104      	str	r1, [sp, #16]
 800b42e:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b432:	4669      	mov	r1, sp
 800b434:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b436:	4628      	mov	r0, r5
 800b438:	f7fd fb9a 	bl	8008b70 <_svfprintf_r>
 800b43c:	1c43      	adds	r3, r0, #1
 800b43e:	bfbc      	itt	lt
 800b440:	238b      	movlt	r3, #139	; 0x8b
 800b442:	602b      	strlt	r3, [r5, #0]
 800b444:	2c00      	cmp	r4, #0
 800b446:	d0e1      	beq.n	800b40c <_vsnprintf_r+0x14>
 800b448:	2200      	movs	r2, #0
 800b44a:	9b00      	ldr	r3, [sp, #0]
 800b44c:	701a      	strb	r2, [r3, #0]
 800b44e:	e7dd      	b.n	800b40c <_vsnprintf_r+0x14>

0800b450 <vsnprintf>:
 800b450:	b507      	push	{r0, r1, r2, lr}
 800b452:	9300      	str	r3, [sp, #0]
 800b454:	4613      	mov	r3, r2
 800b456:	460a      	mov	r2, r1
 800b458:	4601      	mov	r1, r0
 800b45a:	4803      	ldr	r0, [pc, #12]	; (800b468 <vsnprintf+0x18>)
 800b45c:	6800      	ldr	r0, [r0, #0]
 800b45e:	f7ff ffcb 	bl	800b3f8 <_vsnprintf_r>
 800b462:	b003      	add	sp, #12
 800b464:	f85d fb04 	ldr.w	pc, [sp], #4
 800b468:	2000004c 	.word	0x2000004c

0800b46c <__swsetup_r>:
 800b46c:	b538      	push	{r3, r4, r5, lr}
 800b46e:	4b2a      	ldr	r3, [pc, #168]	; (800b518 <__swsetup_r+0xac>)
 800b470:	4605      	mov	r5, r0
 800b472:	6818      	ldr	r0, [r3, #0]
 800b474:	460c      	mov	r4, r1
 800b476:	b118      	cbz	r0, 800b480 <__swsetup_r+0x14>
 800b478:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b47a:	b90b      	cbnz	r3, 800b480 <__swsetup_r+0x14>
 800b47c:	f000 ffa4 	bl	800c3c8 <__sinit>
 800b480:	89a3      	ldrh	r3, [r4, #12]
 800b482:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b486:	0718      	lsls	r0, r3, #28
 800b488:	d422      	bmi.n	800b4d0 <__swsetup_r+0x64>
 800b48a:	06d9      	lsls	r1, r3, #27
 800b48c:	d407      	bmi.n	800b49e <__swsetup_r+0x32>
 800b48e:	2309      	movs	r3, #9
 800b490:	602b      	str	r3, [r5, #0]
 800b492:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b496:	f04f 30ff 	mov.w	r0, #4294967295
 800b49a:	81a3      	strh	r3, [r4, #12]
 800b49c:	e034      	b.n	800b508 <__swsetup_r+0x9c>
 800b49e:	0758      	lsls	r0, r3, #29
 800b4a0:	d512      	bpl.n	800b4c8 <__swsetup_r+0x5c>
 800b4a2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b4a4:	b141      	cbz	r1, 800b4b8 <__swsetup_r+0x4c>
 800b4a6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800b4aa:	4299      	cmp	r1, r3
 800b4ac:	d002      	beq.n	800b4b4 <__swsetup_r+0x48>
 800b4ae:	4628      	mov	r0, r5
 800b4b0:	f001 f81a 	bl	800c4e8 <_free_r>
 800b4b4:	2300      	movs	r3, #0
 800b4b6:	6323      	str	r3, [r4, #48]	; 0x30
 800b4b8:	89a3      	ldrh	r3, [r4, #12]
 800b4ba:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b4be:	81a3      	strh	r3, [r4, #12]
 800b4c0:	2300      	movs	r3, #0
 800b4c2:	6063      	str	r3, [r4, #4]
 800b4c4:	6923      	ldr	r3, [r4, #16]
 800b4c6:	6023      	str	r3, [r4, #0]
 800b4c8:	89a3      	ldrh	r3, [r4, #12]
 800b4ca:	f043 0308 	orr.w	r3, r3, #8
 800b4ce:	81a3      	strh	r3, [r4, #12]
 800b4d0:	6923      	ldr	r3, [r4, #16]
 800b4d2:	b94b      	cbnz	r3, 800b4e8 <__swsetup_r+0x7c>
 800b4d4:	89a3      	ldrh	r3, [r4, #12]
 800b4d6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b4da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b4de:	d003      	beq.n	800b4e8 <__swsetup_r+0x7c>
 800b4e0:	4621      	mov	r1, r4
 800b4e2:	4628      	mov	r0, r5
 800b4e4:	f001 fa5e 	bl	800c9a4 <__smakebuf_r>
 800b4e8:	89a0      	ldrh	r0, [r4, #12]
 800b4ea:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b4ee:	f010 0301 	ands.w	r3, r0, #1
 800b4f2:	d00a      	beq.n	800b50a <__swsetup_r+0x9e>
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	60a3      	str	r3, [r4, #8]
 800b4f8:	6963      	ldr	r3, [r4, #20]
 800b4fa:	425b      	negs	r3, r3
 800b4fc:	61a3      	str	r3, [r4, #24]
 800b4fe:	6923      	ldr	r3, [r4, #16]
 800b500:	b943      	cbnz	r3, 800b514 <__swsetup_r+0xa8>
 800b502:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b506:	d1c4      	bne.n	800b492 <__swsetup_r+0x26>
 800b508:	bd38      	pop	{r3, r4, r5, pc}
 800b50a:	0781      	lsls	r1, r0, #30
 800b50c:	bf58      	it	pl
 800b50e:	6963      	ldrpl	r3, [r4, #20]
 800b510:	60a3      	str	r3, [r4, #8]
 800b512:	e7f4      	b.n	800b4fe <__swsetup_r+0x92>
 800b514:	2000      	movs	r0, #0
 800b516:	e7f7      	b.n	800b508 <__swsetup_r+0x9c>
 800b518:	2000004c 	.word	0x2000004c

0800b51c <register_fini>:
 800b51c:	4b02      	ldr	r3, [pc, #8]	; (800b528 <register_fini+0xc>)
 800b51e:	b113      	cbz	r3, 800b526 <register_fini+0xa>
 800b520:	4802      	ldr	r0, [pc, #8]	; (800b52c <register_fini+0x10>)
 800b522:	f000 b805 	b.w	800b530 <atexit>
 800b526:	4770      	bx	lr
 800b528:	00000000 	.word	0x00000000
 800b52c:	0800c419 	.word	0x0800c419

0800b530 <atexit>:
 800b530:	2300      	movs	r3, #0
 800b532:	4601      	mov	r1, r0
 800b534:	461a      	mov	r2, r3
 800b536:	4618      	mov	r0, r3
 800b538:	f002 bddc 	b.w	800e0f4 <__register_exitproc>

0800b53c <quorem>:
 800b53c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b540:	6903      	ldr	r3, [r0, #16]
 800b542:	690c      	ldr	r4, [r1, #16]
 800b544:	4607      	mov	r7, r0
 800b546:	42a3      	cmp	r3, r4
 800b548:	f2c0 8083 	blt.w	800b652 <quorem+0x116>
 800b54c:	3c01      	subs	r4, #1
 800b54e:	f100 0514 	add.w	r5, r0, #20
 800b552:	f101 0814 	add.w	r8, r1, #20
 800b556:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b55a:	9301      	str	r3, [sp, #4]
 800b55c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b560:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b564:	3301      	adds	r3, #1
 800b566:	429a      	cmp	r2, r3
 800b568:	fbb2 f6f3 	udiv	r6, r2, r3
 800b56c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b570:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b574:	d332      	bcc.n	800b5dc <quorem+0xa0>
 800b576:	f04f 0e00 	mov.w	lr, #0
 800b57a:	4640      	mov	r0, r8
 800b57c:	46ac      	mov	ip, r5
 800b57e:	46f2      	mov	sl, lr
 800b580:	f850 2b04 	ldr.w	r2, [r0], #4
 800b584:	b293      	uxth	r3, r2
 800b586:	fb06 e303 	mla	r3, r6, r3, lr
 800b58a:	0c12      	lsrs	r2, r2, #16
 800b58c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b590:	fb06 e202 	mla	r2, r6, r2, lr
 800b594:	b29b      	uxth	r3, r3
 800b596:	ebaa 0303 	sub.w	r3, sl, r3
 800b59a:	f8dc a000 	ldr.w	sl, [ip]
 800b59e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b5a2:	fa1f fa8a 	uxth.w	sl, sl
 800b5a6:	4453      	add	r3, sl
 800b5a8:	fa1f fa82 	uxth.w	sl, r2
 800b5ac:	f8dc 2000 	ldr.w	r2, [ip]
 800b5b0:	4581      	cmp	r9, r0
 800b5b2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800b5b6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b5ba:	b29b      	uxth	r3, r3
 800b5bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b5c0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b5c4:	f84c 3b04 	str.w	r3, [ip], #4
 800b5c8:	d2da      	bcs.n	800b580 <quorem+0x44>
 800b5ca:	f855 300b 	ldr.w	r3, [r5, fp]
 800b5ce:	b92b      	cbnz	r3, 800b5dc <quorem+0xa0>
 800b5d0:	9b01      	ldr	r3, [sp, #4]
 800b5d2:	3b04      	subs	r3, #4
 800b5d4:	429d      	cmp	r5, r3
 800b5d6:	461a      	mov	r2, r3
 800b5d8:	d32f      	bcc.n	800b63a <quorem+0xfe>
 800b5da:	613c      	str	r4, [r7, #16]
 800b5dc:	4638      	mov	r0, r7
 800b5de:	f001 fc83 	bl	800cee8 <__mcmp>
 800b5e2:	2800      	cmp	r0, #0
 800b5e4:	db25      	blt.n	800b632 <quorem+0xf6>
 800b5e6:	4628      	mov	r0, r5
 800b5e8:	f04f 0c00 	mov.w	ip, #0
 800b5ec:	3601      	adds	r6, #1
 800b5ee:	f858 1b04 	ldr.w	r1, [r8], #4
 800b5f2:	f8d0 e000 	ldr.w	lr, [r0]
 800b5f6:	b28b      	uxth	r3, r1
 800b5f8:	ebac 0303 	sub.w	r3, ip, r3
 800b5fc:	fa1f f28e 	uxth.w	r2, lr
 800b600:	4413      	add	r3, r2
 800b602:	0c0a      	lsrs	r2, r1, #16
 800b604:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b608:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b60c:	b29b      	uxth	r3, r3
 800b60e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b612:	45c1      	cmp	r9, r8
 800b614:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b618:	f840 3b04 	str.w	r3, [r0], #4
 800b61c:	d2e7      	bcs.n	800b5ee <quorem+0xb2>
 800b61e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b622:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b626:	b922      	cbnz	r2, 800b632 <quorem+0xf6>
 800b628:	3b04      	subs	r3, #4
 800b62a:	429d      	cmp	r5, r3
 800b62c:	461a      	mov	r2, r3
 800b62e:	d30a      	bcc.n	800b646 <quorem+0x10a>
 800b630:	613c      	str	r4, [r7, #16]
 800b632:	4630      	mov	r0, r6
 800b634:	b003      	add	sp, #12
 800b636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b63a:	6812      	ldr	r2, [r2, #0]
 800b63c:	3b04      	subs	r3, #4
 800b63e:	2a00      	cmp	r2, #0
 800b640:	d1cb      	bne.n	800b5da <quorem+0x9e>
 800b642:	3c01      	subs	r4, #1
 800b644:	e7c6      	b.n	800b5d4 <quorem+0x98>
 800b646:	6812      	ldr	r2, [r2, #0]
 800b648:	3b04      	subs	r3, #4
 800b64a:	2a00      	cmp	r2, #0
 800b64c:	d1f0      	bne.n	800b630 <quorem+0xf4>
 800b64e:	3c01      	subs	r4, #1
 800b650:	e7eb      	b.n	800b62a <quorem+0xee>
 800b652:	2000      	movs	r0, #0
 800b654:	e7ee      	b.n	800b634 <quorem+0xf8>
	...

0800b658 <_dtoa_r>:
 800b658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b65c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800b65e:	b097      	sub	sp, #92	; 0x5c
 800b660:	4681      	mov	r9, r0
 800b662:	4614      	mov	r4, r2
 800b664:	461d      	mov	r5, r3
 800b666:	4692      	mov	sl, r2
 800b668:	469b      	mov	fp, r3
 800b66a:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800b66c:	b149      	cbz	r1, 800b682 <_dtoa_r+0x2a>
 800b66e:	2301      	movs	r3, #1
 800b670:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b672:	4093      	lsls	r3, r2
 800b674:	608b      	str	r3, [r1, #8]
 800b676:	604a      	str	r2, [r1, #4]
 800b678:	f001 fa2f 	bl	800cada <_Bfree>
 800b67c:	2300      	movs	r3, #0
 800b67e:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800b682:	1e2b      	subs	r3, r5, #0
 800b684:	bfad      	iteet	ge
 800b686:	2300      	movge	r3, #0
 800b688:	2201      	movlt	r2, #1
 800b68a:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800b68e:	6033      	strge	r3, [r6, #0]
 800b690:	4ba3      	ldr	r3, [pc, #652]	; (800b920 <_dtoa_r+0x2c8>)
 800b692:	bfb8      	it	lt
 800b694:	6032      	strlt	r2, [r6, #0]
 800b696:	ea33 030b 	bics.w	r3, r3, fp
 800b69a:	f8cd b00c 	str.w	fp, [sp, #12]
 800b69e:	d119      	bne.n	800b6d4 <_dtoa_r+0x7c>
 800b6a0:	f242 730f 	movw	r3, #9999	; 0x270f
 800b6a4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b6a6:	6013      	str	r3, [r2, #0]
 800b6a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b6ac:	4323      	orrs	r3, r4
 800b6ae:	f000 857b 	beq.w	800c1a8 <_dtoa_r+0xb50>
 800b6b2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b6b4:	b90b      	cbnz	r3, 800b6ba <_dtoa_r+0x62>
 800b6b6:	4b9b      	ldr	r3, [pc, #620]	; (800b924 <_dtoa_r+0x2cc>)
 800b6b8:	e020      	b.n	800b6fc <_dtoa_r+0xa4>
 800b6ba:	4b9a      	ldr	r3, [pc, #616]	; (800b924 <_dtoa_r+0x2cc>)
 800b6bc:	9306      	str	r3, [sp, #24]
 800b6be:	3303      	adds	r3, #3
 800b6c0:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b6c2:	6013      	str	r3, [r2, #0]
 800b6c4:	9806      	ldr	r0, [sp, #24]
 800b6c6:	b017      	add	sp, #92	; 0x5c
 800b6c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6cc:	4b96      	ldr	r3, [pc, #600]	; (800b928 <_dtoa_r+0x2d0>)
 800b6ce:	9306      	str	r3, [sp, #24]
 800b6d0:	3308      	adds	r3, #8
 800b6d2:	e7f5      	b.n	800b6c0 <_dtoa_r+0x68>
 800b6d4:	2200      	movs	r2, #0
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	4650      	mov	r0, sl
 800b6da:	4659      	mov	r1, fp
 800b6dc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 800b6e0:	f7f5 f962 	bl	80009a8 <__aeabi_dcmpeq>
 800b6e4:	4607      	mov	r7, r0
 800b6e6:	b158      	cbz	r0, 800b700 <_dtoa_r+0xa8>
 800b6e8:	2301      	movs	r3, #1
 800b6ea:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b6ec:	6013      	str	r3, [r2, #0]
 800b6ee:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	f000 8556 	beq.w	800c1a2 <_dtoa_r+0xb4a>
 800b6f6:	488d      	ldr	r0, [pc, #564]	; (800b92c <_dtoa_r+0x2d4>)
 800b6f8:	6018      	str	r0, [r3, #0]
 800b6fa:	1e43      	subs	r3, r0, #1
 800b6fc:	9306      	str	r3, [sp, #24]
 800b6fe:	e7e1      	b.n	800b6c4 <_dtoa_r+0x6c>
 800b700:	ab14      	add	r3, sp, #80	; 0x50
 800b702:	9301      	str	r3, [sp, #4]
 800b704:	ab15      	add	r3, sp, #84	; 0x54
 800b706:	9300      	str	r3, [sp, #0]
 800b708:	4648      	mov	r0, r9
 800b70a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b70e:	f001 fc97 	bl	800d040 <__d2b>
 800b712:	9b03      	ldr	r3, [sp, #12]
 800b714:	4680      	mov	r8, r0
 800b716:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800b71a:	2e00      	cmp	r6, #0
 800b71c:	d07f      	beq.n	800b81e <_dtoa_r+0x1c6>
 800b71e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b722:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b724:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 800b728:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b72c:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800b730:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800b734:	9713      	str	r7, [sp, #76]	; 0x4c
 800b736:	2200      	movs	r2, #0
 800b738:	4b7d      	ldr	r3, [pc, #500]	; (800b930 <_dtoa_r+0x2d8>)
 800b73a:	f7f4 fd15 	bl	8000168 <__aeabi_dsub>
 800b73e:	a372      	add	r3, pc, #456	; (adr r3, 800b908 <_dtoa_r+0x2b0>)
 800b740:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b744:	f7f4 fec8 	bl	80004d8 <__aeabi_dmul>
 800b748:	a371      	add	r3, pc, #452	; (adr r3, 800b910 <_dtoa_r+0x2b8>)
 800b74a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b74e:	f7f4 fd0d 	bl	800016c <__adddf3>
 800b752:	4604      	mov	r4, r0
 800b754:	4630      	mov	r0, r6
 800b756:	460d      	mov	r5, r1
 800b758:	f7f4 fe54 	bl	8000404 <__aeabi_i2d>
 800b75c:	a36e      	add	r3, pc, #440	; (adr r3, 800b918 <_dtoa_r+0x2c0>)
 800b75e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b762:	f7f4 feb9 	bl	80004d8 <__aeabi_dmul>
 800b766:	4602      	mov	r2, r0
 800b768:	460b      	mov	r3, r1
 800b76a:	4620      	mov	r0, r4
 800b76c:	4629      	mov	r1, r5
 800b76e:	f7f4 fcfd 	bl	800016c <__adddf3>
 800b772:	4604      	mov	r4, r0
 800b774:	460d      	mov	r5, r1
 800b776:	f7f5 f95f 	bl	8000a38 <__aeabi_d2iz>
 800b77a:	2200      	movs	r2, #0
 800b77c:	9003      	str	r0, [sp, #12]
 800b77e:	2300      	movs	r3, #0
 800b780:	4620      	mov	r0, r4
 800b782:	4629      	mov	r1, r5
 800b784:	f7f5 f91a 	bl	80009bc <__aeabi_dcmplt>
 800b788:	b150      	cbz	r0, 800b7a0 <_dtoa_r+0x148>
 800b78a:	9803      	ldr	r0, [sp, #12]
 800b78c:	f7f4 fe3a 	bl	8000404 <__aeabi_i2d>
 800b790:	4622      	mov	r2, r4
 800b792:	462b      	mov	r3, r5
 800b794:	f7f5 f908 	bl	80009a8 <__aeabi_dcmpeq>
 800b798:	b910      	cbnz	r0, 800b7a0 <_dtoa_r+0x148>
 800b79a:	9b03      	ldr	r3, [sp, #12]
 800b79c:	3b01      	subs	r3, #1
 800b79e:	9303      	str	r3, [sp, #12]
 800b7a0:	9b03      	ldr	r3, [sp, #12]
 800b7a2:	2b16      	cmp	r3, #22
 800b7a4:	d858      	bhi.n	800b858 <_dtoa_r+0x200>
 800b7a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b7aa:	9a03      	ldr	r2, [sp, #12]
 800b7ac:	4b61      	ldr	r3, [pc, #388]	; (800b934 <_dtoa_r+0x2dc>)
 800b7ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b7b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7b6:	f7f5 f901 	bl	80009bc <__aeabi_dcmplt>
 800b7ba:	2800      	cmp	r0, #0
 800b7bc:	d04e      	beq.n	800b85c <_dtoa_r+0x204>
 800b7be:	9b03      	ldr	r3, [sp, #12]
 800b7c0:	3b01      	subs	r3, #1
 800b7c2:	9303      	str	r3, [sp, #12]
 800b7c4:	2300      	movs	r3, #0
 800b7c6:	930f      	str	r3, [sp, #60]	; 0x3c
 800b7c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b7ca:	1b9e      	subs	r6, r3, r6
 800b7cc:	1e73      	subs	r3, r6, #1
 800b7ce:	9309      	str	r3, [sp, #36]	; 0x24
 800b7d0:	bf49      	itett	mi
 800b7d2:	f1c6 0301 	rsbmi	r3, r6, #1
 800b7d6:	2300      	movpl	r3, #0
 800b7d8:	9308      	strmi	r3, [sp, #32]
 800b7da:	2300      	movmi	r3, #0
 800b7dc:	bf54      	ite	pl
 800b7de:	9308      	strpl	r3, [sp, #32]
 800b7e0:	9309      	strmi	r3, [sp, #36]	; 0x24
 800b7e2:	9b03      	ldr	r3, [sp, #12]
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	db3b      	blt.n	800b860 <_dtoa_r+0x208>
 800b7e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7ea:	9a03      	ldr	r2, [sp, #12]
 800b7ec:	4413      	add	r3, r2
 800b7ee:	9309      	str	r3, [sp, #36]	; 0x24
 800b7f0:	2300      	movs	r3, #0
 800b7f2:	920e      	str	r2, [sp, #56]	; 0x38
 800b7f4:	930a      	str	r3, [sp, #40]	; 0x28
 800b7f6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b7f8:	2b09      	cmp	r3, #9
 800b7fa:	d86b      	bhi.n	800b8d4 <_dtoa_r+0x27c>
 800b7fc:	2b05      	cmp	r3, #5
 800b7fe:	bfc4      	itt	gt
 800b800:	3b04      	subgt	r3, #4
 800b802:	9320      	strgt	r3, [sp, #128]	; 0x80
 800b804:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b806:	bfc8      	it	gt
 800b808:	2400      	movgt	r4, #0
 800b80a:	f1a3 0302 	sub.w	r3, r3, #2
 800b80e:	bfd8      	it	le
 800b810:	2401      	movle	r4, #1
 800b812:	2b03      	cmp	r3, #3
 800b814:	d869      	bhi.n	800b8ea <_dtoa_r+0x292>
 800b816:	e8df f003 	tbb	[pc, r3]
 800b81a:	392c      	.short	0x392c
 800b81c:	5b37      	.short	0x5b37
 800b81e:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 800b822:	441e      	add	r6, r3
 800b824:	f206 4332 	addw	r3, r6, #1074	; 0x432
 800b828:	2b20      	cmp	r3, #32
 800b82a:	dd10      	ble.n	800b84e <_dtoa_r+0x1f6>
 800b82c:	9a03      	ldr	r2, [sp, #12]
 800b82e:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800b832:	f206 4012 	addw	r0, r6, #1042	; 0x412
 800b836:	409a      	lsls	r2, r3
 800b838:	fa24 f000 	lsr.w	r0, r4, r0
 800b83c:	4310      	orrs	r0, r2
 800b83e:	f7f4 fdd1 	bl	80003e4 <__aeabi_ui2d>
 800b842:	2301      	movs	r3, #1
 800b844:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800b848:	3e01      	subs	r6, #1
 800b84a:	9313      	str	r3, [sp, #76]	; 0x4c
 800b84c:	e773      	b.n	800b736 <_dtoa_r+0xde>
 800b84e:	f1c3 0320 	rsb	r3, r3, #32
 800b852:	fa04 f003 	lsl.w	r0, r4, r3
 800b856:	e7f2      	b.n	800b83e <_dtoa_r+0x1e6>
 800b858:	2301      	movs	r3, #1
 800b85a:	e7b4      	b.n	800b7c6 <_dtoa_r+0x16e>
 800b85c:	900f      	str	r0, [sp, #60]	; 0x3c
 800b85e:	e7b3      	b.n	800b7c8 <_dtoa_r+0x170>
 800b860:	9b08      	ldr	r3, [sp, #32]
 800b862:	9a03      	ldr	r2, [sp, #12]
 800b864:	1a9b      	subs	r3, r3, r2
 800b866:	9308      	str	r3, [sp, #32]
 800b868:	4253      	negs	r3, r2
 800b86a:	930a      	str	r3, [sp, #40]	; 0x28
 800b86c:	2300      	movs	r3, #0
 800b86e:	930e      	str	r3, [sp, #56]	; 0x38
 800b870:	e7c1      	b.n	800b7f6 <_dtoa_r+0x19e>
 800b872:	2300      	movs	r3, #0
 800b874:	930b      	str	r3, [sp, #44]	; 0x2c
 800b876:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b878:	2b00      	cmp	r3, #0
 800b87a:	dc39      	bgt.n	800b8f0 <_dtoa_r+0x298>
 800b87c:	2301      	movs	r3, #1
 800b87e:	461a      	mov	r2, r3
 800b880:	9304      	str	r3, [sp, #16]
 800b882:	9307      	str	r3, [sp, #28]
 800b884:	9221      	str	r2, [sp, #132]	; 0x84
 800b886:	e00c      	b.n	800b8a2 <_dtoa_r+0x24a>
 800b888:	2301      	movs	r3, #1
 800b88a:	e7f3      	b.n	800b874 <_dtoa_r+0x21c>
 800b88c:	2300      	movs	r3, #0
 800b88e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b890:	930b      	str	r3, [sp, #44]	; 0x2c
 800b892:	9b03      	ldr	r3, [sp, #12]
 800b894:	4413      	add	r3, r2
 800b896:	9304      	str	r3, [sp, #16]
 800b898:	3301      	adds	r3, #1
 800b89a:	2b01      	cmp	r3, #1
 800b89c:	9307      	str	r3, [sp, #28]
 800b89e:	bfb8      	it	lt
 800b8a0:	2301      	movlt	r3, #1
 800b8a2:	2200      	movs	r2, #0
 800b8a4:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 800b8a8:	2204      	movs	r2, #4
 800b8aa:	f102 0014 	add.w	r0, r2, #20
 800b8ae:	4298      	cmp	r0, r3
 800b8b0:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 800b8b4:	d920      	bls.n	800b8f8 <_dtoa_r+0x2a0>
 800b8b6:	4648      	mov	r0, r9
 800b8b8:	f001 f8ea 	bl	800ca90 <_Balloc>
 800b8bc:	9006      	str	r0, [sp, #24]
 800b8be:	2800      	cmp	r0, #0
 800b8c0:	d13e      	bne.n	800b940 <_dtoa_r+0x2e8>
 800b8c2:	4602      	mov	r2, r0
 800b8c4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b8c8:	4b1b      	ldr	r3, [pc, #108]	; (800b938 <_dtoa_r+0x2e0>)
 800b8ca:	481c      	ldr	r0, [pc, #112]	; (800b93c <_dtoa_r+0x2e4>)
 800b8cc:	f002 fc52 	bl	800e174 <__assert_func>
 800b8d0:	2301      	movs	r3, #1
 800b8d2:	e7dc      	b.n	800b88e <_dtoa_r+0x236>
 800b8d4:	2401      	movs	r4, #1
 800b8d6:	2300      	movs	r3, #0
 800b8d8:	940b      	str	r4, [sp, #44]	; 0x2c
 800b8da:	9320      	str	r3, [sp, #128]	; 0x80
 800b8dc:	f04f 33ff 	mov.w	r3, #4294967295
 800b8e0:	2200      	movs	r2, #0
 800b8e2:	9304      	str	r3, [sp, #16]
 800b8e4:	9307      	str	r3, [sp, #28]
 800b8e6:	2312      	movs	r3, #18
 800b8e8:	e7cc      	b.n	800b884 <_dtoa_r+0x22c>
 800b8ea:	2301      	movs	r3, #1
 800b8ec:	930b      	str	r3, [sp, #44]	; 0x2c
 800b8ee:	e7f5      	b.n	800b8dc <_dtoa_r+0x284>
 800b8f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b8f2:	9304      	str	r3, [sp, #16]
 800b8f4:	9307      	str	r3, [sp, #28]
 800b8f6:	e7d4      	b.n	800b8a2 <_dtoa_r+0x24a>
 800b8f8:	3101      	adds	r1, #1
 800b8fa:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800b8fe:	0052      	lsls	r2, r2, #1
 800b900:	e7d3      	b.n	800b8aa <_dtoa_r+0x252>
 800b902:	bf00      	nop
 800b904:	f3af 8000 	nop.w
 800b908:	636f4361 	.word	0x636f4361
 800b90c:	3fd287a7 	.word	0x3fd287a7
 800b910:	8b60c8b3 	.word	0x8b60c8b3
 800b914:	3fc68a28 	.word	0x3fc68a28
 800b918:	509f79fb 	.word	0x509f79fb
 800b91c:	3fd34413 	.word	0x3fd34413
 800b920:	7ff00000 	.word	0x7ff00000
 800b924:	08010280 	.word	0x08010280
 800b928:	08010284 	.word	0x08010284
 800b92c:	0801023f 	.word	0x0801023f
 800b930:	3ff80000 	.word	0x3ff80000
 800b934:	08010388 	.word	0x08010388
 800b938:	0801028d 	.word	0x0801028d
 800b93c:	0801029e 	.word	0x0801029e
 800b940:	9b06      	ldr	r3, [sp, #24]
 800b942:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800b946:	9b07      	ldr	r3, [sp, #28]
 800b948:	2b0e      	cmp	r3, #14
 800b94a:	f200 80a1 	bhi.w	800ba90 <_dtoa_r+0x438>
 800b94e:	2c00      	cmp	r4, #0
 800b950:	f000 809e 	beq.w	800ba90 <_dtoa_r+0x438>
 800b954:	9b03      	ldr	r3, [sp, #12]
 800b956:	2b00      	cmp	r3, #0
 800b958:	dd34      	ble.n	800b9c4 <_dtoa_r+0x36c>
 800b95a:	4a96      	ldr	r2, [pc, #600]	; (800bbb4 <_dtoa_r+0x55c>)
 800b95c:	f003 030f 	and.w	r3, r3, #15
 800b960:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b964:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b968:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800b96c:	9b03      	ldr	r3, [sp, #12]
 800b96e:	05d8      	lsls	r0, r3, #23
 800b970:	ea4f 1523 	mov.w	r5, r3, asr #4
 800b974:	d516      	bpl.n	800b9a4 <_dtoa_r+0x34c>
 800b976:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b97a:	4b8f      	ldr	r3, [pc, #572]	; (800bbb8 <_dtoa_r+0x560>)
 800b97c:	2603      	movs	r6, #3
 800b97e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b982:	f7f4 fed3 	bl	800072c <__aeabi_ddiv>
 800b986:	4682      	mov	sl, r0
 800b988:	468b      	mov	fp, r1
 800b98a:	f005 050f 	and.w	r5, r5, #15
 800b98e:	4c8a      	ldr	r4, [pc, #552]	; (800bbb8 <_dtoa_r+0x560>)
 800b990:	b955      	cbnz	r5, 800b9a8 <_dtoa_r+0x350>
 800b992:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b996:	4650      	mov	r0, sl
 800b998:	4659      	mov	r1, fp
 800b99a:	f7f4 fec7 	bl	800072c <__aeabi_ddiv>
 800b99e:	4682      	mov	sl, r0
 800b9a0:	468b      	mov	fp, r1
 800b9a2:	e028      	b.n	800b9f6 <_dtoa_r+0x39e>
 800b9a4:	2602      	movs	r6, #2
 800b9a6:	e7f2      	b.n	800b98e <_dtoa_r+0x336>
 800b9a8:	07e9      	lsls	r1, r5, #31
 800b9aa:	d508      	bpl.n	800b9be <_dtoa_r+0x366>
 800b9ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b9b0:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b9b4:	f7f4 fd90 	bl	80004d8 <__aeabi_dmul>
 800b9b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b9bc:	3601      	adds	r6, #1
 800b9be:	106d      	asrs	r5, r5, #1
 800b9c0:	3408      	adds	r4, #8
 800b9c2:	e7e5      	b.n	800b990 <_dtoa_r+0x338>
 800b9c4:	f000 809f 	beq.w	800bb06 <_dtoa_r+0x4ae>
 800b9c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b9cc:	9b03      	ldr	r3, [sp, #12]
 800b9ce:	2602      	movs	r6, #2
 800b9d0:	425c      	negs	r4, r3
 800b9d2:	4b78      	ldr	r3, [pc, #480]	; (800bbb4 <_dtoa_r+0x55c>)
 800b9d4:	f004 020f 	and.w	r2, r4, #15
 800b9d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b9dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9e0:	f7f4 fd7a 	bl	80004d8 <__aeabi_dmul>
 800b9e4:	2300      	movs	r3, #0
 800b9e6:	4682      	mov	sl, r0
 800b9e8:	468b      	mov	fp, r1
 800b9ea:	4d73      	ldr	r5, [pc, #460]	; (800bbb8 <_dtoa_r+0x560>)
 800b9ec:	1124      	asrs	r4, r4, #4
 800b9ee:	2c00      	cmp	r4, #0
 800b9f0:	d17e      	bne.n	800baf0 <_dtoa_r+0x498>
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d1d3      	bne.n	800b99e <_dtoa_r+0x346>
 800b9f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	f000 8086 	beq.w	800bb0a <_dtoa_r+0x4b2>
 800b9fe:	2200      	movs	r2, #0
 800ba00:	4650      	mov	r0, sl
 800ba02:	4659      	mov	r1, fp
 800ba04:	4b6d      	ldr	r3, [pc, #436]	; (800bbbc <_dtoa_r+0x564>)
 800ba06:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 800ba0a:	f7f4 ffd7 	bl	80009bc <__aeabi_dcmplt>
 800ba0e:	2800      	cmp	r0, #0
 800ba10:	d07b      	beq.n	800bb0a <_dtoa_r+0x4b2>
 800ba12:	9b07      	ldr	r3, [sp, #28]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d078      	beq.n	800bb0a <_dtoa_r+0x4b2>
 800ba18:	9b04      	ldr	r3, [sp, #16]
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	dd36      	ble.n	800ba8c <_dtoa_r+0x434>
 800ba1e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ba22:	9b03      	ldr	r3, [sp, #12]
 800ba24:	2200      	movs	r2, #0
 800ba26:	1e5d      	subs	r5, r3, #1
 800ba28:	4b65      	ldr	r3, [pc, #404]	; (800bbc0 <_dtoa_r+0x568>)
 800ba2a:	f7f4 fd55 	bl	80004d8 <__aeabi_dmul>
 800ba2e:	4682      	mov	sl, r0
 800ba30:	468b      	mov	fp, r1
 800ba32:	9c04      	ldr	r4, [sp, #16]
 800ba34:	3601      	adds	r6, #1
 800ba36:	4630      	mov	r0, r6
 800ba38:	f7f4 fce4 	bl	8000404 <__aeabi_i2d>
 800ba3c:	4652      	mov	r2, sl
 800ba3e:	465b      	mov	r3, fp
 800ba40:	f7f4 fd4a 	bl	80004d8 <__aeabi_dmul>
 800ba44:	2200      	movs	r2, #0
 800ba46:	4b5f      	ldr	r3, [pc, #380]	; (800bbc4 <_dtoa_r+0x56c>)
 800ba48:	f7f4 fb90 	bl	800016c <__adddf3>
 800ba4c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800ba50:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ba54:	9611      	str	r6, [sp, #68]	; 0x44
 800ba56:	2c00      	cmp	r4, #0
 800ba58:	d15a      	bne.n	800bb10 <_dtoa_r+0x4b8>
 800ba5a:	2200      	movs	r2, #0
 800ba5c:	4650      	mov	r0, sl
 800ba5e:	4659      	mov	r1, fp
 800ba60:	4b59      	ldr	r3, [pc, #356]	; (800bbc8 <_dtoa_r+0x570>)
 800ba62:	f7f4 fb81 	bl	8000168 <__aeabi_dsub>
 800ba66:	4633      	mov	r3, r6
 800ba68:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ba6a:	4682      	mov	sl, r0
 800ba6c:	468b      	mov	fp, r1
 800ba6e:	f7f4 ffc3 	bl	80009f8 <__aeabi_dcmpgt>
 800ba72:	2800      	cmp	r0, #0
 800ba74:	f040 828b 	bne.w	800bf8e <_dtoa_r+0x936>
 800ba78:	4650      	mov	r0, sl
 800ba7a:	4659      	mov	r1, fp
 800ba7c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ba7e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800ba82:	f7f4 ff9b 	bl	80009bc <__aeabi_dcmplt>
 800ba86:	2800      	cmp	r0, #0
 800ba88:	f040 827f 	bne.w	800bf8a <_dtoa_r+0x932>
 800ba8c:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 800ba90:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	f2c0 814d 	blt.w	800bd32 <_dtoa_r+0x6da>
 800ba98:	9a03      	ldr	r2, [sp, #12]
 800ba9a:	2a0e      	cmp	r2, #14
 800ba9c:	f300 8149 	bgt.w	800bd32 <_dtoa_r+0x6da>
 800baa0:	4b44      	ldr	r3, [pc, #272]	; (800bbb4 <_dtoa_r+0x55c>)
 800baa2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800baa6:	e9d3 3400 	ldrd	r3, r4, [r3]
 800baaa:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800baae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	f280 80d6 	bge.w	800bc62 <_dtoa_r+0x60a>
 800bab6:	9b07      	ldr	r3, [sp, #28]
 800bab8:	2b00      	cmp	r3, #0
 800baba:	f300 80d2 	bgt.w	800bc62 <_dtoa_r+0x60a>
 800babe:	f040 8263 	bne.w	800bf88 <_dtoa_r+0x930>
 800bac2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bac6:	2200      	movs	r2, #0
 800bac8:	4b3f      	ldr	r3, [pc, #252]	; (800bbc8 <_dtoa_r+0x570>)
 800baca:	f7f4 fd05 	bl	80004d8 <__aeabi_dmul>
 800bace:	4652      	mov	r2, sl
 800bad0:	465b      	mov	r3, fp
 800bad2:	f7f4 ff87 	bl	80009e4 <__aeabi_dcmpge>
 800bad6:	9c07      	ldr	r4, [sp, #28]
 800bad8:	4625      	mov	r5, r4
 800bada:	2800      	cmp	r0, #0
 800badc:	f040 823c 	bne.w	800bf58 <_dtoa_r+0x900>
 800bae0:	2331      	movs	r3, #49	; 0x31
 800bae2:	9e06      	ldr	r6, [sp, #24]
 800bae4:	f806 3b01 	strb.w	r3, [r6], #1
 800bae8:	9b03      	ldr	r3, [sp, #12]
 800baea:	3301      	adds	r3, #1
 800baec:	9303      	str	r3, [sp, #12]
 800baee:	e237      	b.n	800bf60 <_dtoa_r+0x908>
 800baf0:	07e2      	lsls	r2, r4, #31
 800baf2:	d505      	bpl.n	800bb00 <_dtoa_r+0x4a8>
 800baf4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800baf8:	f7f4 fcee 	bl	80004d8 <__aeabi_dmul>
 800bafc:	2301      	movs	r3, #1
 800bafe:	3601      	adds	r6, #1
 800bb00:	1064      	asrs	r4, r4, #1
 800bb02:	3508      	adds	r5, #8
 800bb04:	e773      	b.n	800b9ee <_dtoa_r+0x396>
 800bb06:	2602      	movs	r6, #2
 800bb08:	e775      	b.n	800b9f6 <_dtoa_r+0x39e>
 800bb0a:	9d03      	ldr	r5, [sp, #12]
 800bb0c:	9c07      	ldr	r4, [sp, #28]
 800bb0e:	e792      	b.n	800ba36 <_dtoa_r+0x3de>
 800bb10:	9906      	ldr	r1, [sp, #24]
 800bb12:	4b28      	ldr	r3, [pc, #160]	; (800bbb4 <_dtoa_r+0x55c>)
 800bb14:	4421      	add	r1, r4
 800bb16:	9112      	str	r1, [sp, #72]	; 0x48
 800bb18:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bb1a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bb1e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800bb22:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bb26:	2900      	cmp	r1, #0
 800bb28:	d052      	beq.n	800bbd0 <_dtoa_r+0x578>
 800bb2a:	2000      	movs	r0, #0
 800bb2c:	4927      	ldr	r1, [pc, #156]	; (800bbcc <_dtoa_r+0x574>)
 800bb2e:	f7f4 fdfd 	bl	800072c <__aeabi_ddiv>
 800bb32:	4632      	mov	r2, r6
 800bb34:	463b      	mov	r3, r7
 800bb36:	f7f4 fb17 	bl	8000168 <__aeabi_dsub>
 800bb3a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800bb3e:	9e06      	ldr	r6, [sp, #24]
 800bb40:	4659      	mov	r1, fp
 800bb42:	4650      	mov	r0, sl
 800bb44:	f7f4 ff78 	bl	8000a38 <__aeabi_d2iz>
 800bb48:	4604      	mov	r4, r0
 800bb4a:	f7f4 fc5b 	bl	8000404 <__aeabi_i2d>
 800bb4e:	4602      	mov	r2, r0
 800bb50:	460b      	mov	r3, r1
 800bb52:	4650      	mov	r0, sl
 800bb54:	4659      	mov	r1, fp
 800bb56:	f7f4 fb07 	bl	8000168 <__aeabi_dsub>
 800bb5a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800bb5e:	3430      	adds	r4, #48	; 0x30
 800bb60:	f806 4b01 	strb.w	r4, [r6], #1
 800bb64:	4682      	mov	sl, r0
 800bb66:	468b      	mov	fp, r1
 800bb68:	f7f4 ff28 	bl	80009bc <__aeabi_dcmplt>
 800bb6c:	2800      	cmp	r0, #0
 800bb6e:	d170      	bne.n	800bc52 <_dtoa_r+0x5fa>
 800bb70:	4652      	mov	r2, sl
 800bb72:	465b      	mov	r3, fp
 800bb74:	2000      	movs	r0, #0
 800bb76:	4911      	ldr	r1, [pc, #68]	; (800bbbc <_dtoa_r+0x564>)
 800bb78:	f7f4 faf6 	bl	8000168 <__aeabi_dsub>
 800bb7c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800bb80:	f7f4 ff1c 	bl	80009bc <__aeabi_dcmplt>
 800bb84:	2800      	cmp	r0, #0
 800bb86:	f040 80b6 	bne.w	800bcf6 <_dtoa_r+0x69e>
 800bb8a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bb8c:	429e      	cmp	r6, r3
 800bb8e:	f43f af7d 	beq.w	800ba8c <_dtoa_r+0x434>
 800bb92:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800bb96:	2200      	movs	r2, #0
 800bb98:	4b09      	ldr	r3, [pc, #36]	; (800bbc0 <_dtoa_r+0x568>)
 800bb9a:	f7f4 fc9d 	bl	80004d8 <__aeabi_dmul>
 800bb9e:	2200      	movs	r2, #0
 800bba0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800bba4:	4b06      	ldr	r3, [pc, #24]	; (800bbc0 <_dtoa_r+0x568>)
 800bba6:	4650      	mov	r0, sl
 800bba8:	4659      	mov	r1, fp
 800bbaa:	f7f4 fc95 	bl	80004d8 <__aeabi_dmul>
 800bbae:	4682      	mov	sl, r0
 800bbb0:	468b      	mov	fp, r1
 800bbb2:	e7c5      	b.n	800bb40 <_dtoa_r+0x4e8>
 800bbb4:	08010388 	.word	0x08010388
 800bbb8:	08010360 	.word	0x08010360
 800bbbc:	3ff00000 	.word	0x3ff00000
 800bbc0:	40240000 	.word	0x40240000
 800bbc4:	401c0000 	.word	0x401c0000
 800bbc8:	40140000 	.word	0x40140000
 800bbcc:	3fe00000 	.word	0x3fe00000
 800bbd0:	4630      	mov	r0, r6
 800bbd2:	4639      	mov	r1, r7
 800bbd4:	f7f4 fc80 	bl	80004d8 <__aeabi_dmul>
 800bbd8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800bbdc:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800bbde:	9e06      	ldr	r6, [sp, #24]
 800bbe0:	4659      	mov	r1, fp
 800bbe2:	4650      	mov	r0, sl
 800bbe4:	f7f4 ff28 	bl	8000a38 <__aeabi_d2iz>
 800bbe8:	4604      	mov	r4, r0
 800bbea:	f7f4 fc0b 	bl	8000404 <__aeabi_i2d>
 800bbee:	4602      	mov	r2, r0
 800bbf0:	460b      	mov	r3, r1
 800bbf2:	4650      	mov	r0, sl
 800bbf4:	4659      	mov	r1, fp
 800bbf6:	f7f4 fab7 	bl	8000168 <__aeabi_dsub>
 800bbfa:	3430      	adds	r4, #48	; 0x30
 800bbfc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bbfe:	f806 4b01 	strb.w	r4, [r6], #1
 800bc02:	429e      	cmp	r6, r3
 800bc04:	4682      	mov	sl, r0
 800bc06:	468b      	mov	fp, r1
 800bc08:	f04f 0200 	mov.w	r2, #0
 800bc0c:	d123      	bne.n	800bc56 <_dtoa_r+0x5fe>
 800bc0e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800bc12:	4bb2      	ldr	r3, [pc, #712]	; (800bedc <_dtoa_r+0x884>)
 800bc14:	f7f4 faaa 	bl	800016c <__adddf3>
 800bc18:	4602      	mov	r2, r0
 800bc1a:	460b      	mov	r3, r1
 800bc1c:	4650      	mov	r0, sl
 800bc1e:	4659      	mov	r1, fp
 800bc20:	f7f4 feea 	bl	80009f8 <__aeabi_dcmpgt>
 800bc24:	2800      	cmp	r0, #0
 800bc26:	d166      	bne.n	800bcf6 <_dtoa_r+0x69e>
 800bc28:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800bc2c:	2000      	movs	r0, #0
 800bc2e:	49ab      	ldr	r1, [pc, #684]	; (800bedc <_dtoa_r+0x884>)
 800bc30:	f7f4 fa9a 	bl	8000168 <__aeabi_dsub>
 800bc34:	4602      	mov	r2, r0
 800bc36:	460b      	mov	r3, r1
 800bc38:	4650      	mov	r0, sl
 800bc3a:	4659      	mov	r1, fp
 800bc3c:	f7f4 febe 	bl	80009bc <__aeabi_dcmplt>
 800bc40:	2800      	cmp	r0, #0
 800bc42:	f43f af23 	beq.w	800ba8c <_dtoa_r+0x434>
 800bc46:	463e      	mov	r6, r7
 800bc48:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bc4c:	3f01      	subs	r7, #1
 800bc4e:	2b30      	cmp	r3, #48	; 0x30
 800bc50:	d0f9      	beq.n	800bc46 <_dtoa_r+0x5ee>
 800bc52:	9503      	str	r5, [sp, #12]
 800bc54:	e03e      	b.n	800bcd4 <_dtoa_r+0x67c>
 800bc56:	4ba2      	ldr	r3, [pc, #648]	; (800bee0 <_dtoa_r+0x888>)
 800bc58:	f7f4 fc3e 	bl	80004d8 <__aeabi_dmul>
 800bc5c:	4682      	mov	sl, r0
 800bc5e:	468b      	mov	fp, r1
 800bc60:	e7be      	b.n	800bbe0 <_dtoa_r+0x588>
 800bc62:	4654      	mov	r4, sl
 800bc64:	f04f 0a00 	mov.w	sl, #0
 800bc68:	465d      	mov	r5, fp
 800bc6a:	9e06      	ldr	r6, [sp, #24]
 800bc6c:	f8df b270 	ldr.w	fp, [pc, #624]	; 800bee0 <_dtoa_r+0x888>
 800bc70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc74:	4620      	mov	r0, r4
 800bc76:	4629      	mov	r1, r5
 800bc78:	f7f4 fd58 	bl	800072c <__aeabi_ddiv>
 800bc7c:	f7f4 fedc 	bl	8000a38 <__aeabi_d2iz>
 800bc80:	4607      	mov	r7, r0
 800bc82:	f7f4 fbbf 	bl	8000404 <__aeabi_i2d>
 800bc86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc8a:	f7f4 fc25 	bl	80004d8 <__aeabi_dmul>
 800bc8e:	4602      	mov	r2, r0
 800bc90:	460b      	mov	r3, r1
 800bc92:	4620      	mov	r0, r4
 800bc94:	4629      	mov	r1, r5
 800bc96:	f7f4 fa67 	bl	8000168 <__aeabi_dsub>
 800bc9a:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800bc9e:	f806 4b01 	strb.w	r4, [r6], #1
 800bca2:	9c06      	ldr	r4, [sp, #24]
 800bca4:	9d07      	ldr	r5, [sp, #28]
 800bca6:	1b34      	subs	r4, r6, r4
 800bca8:	42a5      	cmp	r5, r4
 800bcaa:	4602      	mov	r2, r0
 800bcac:	460b      	mov	r3, r1
 800bcae:	d133      	bne.n	800bd18 <_dtoa_r+0x6c0>
 800bcb0:	f7f4 fa5c 	bl	800016c <__adddf3>
 800bcb4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bcb8:	4604      	mov	r4, r0
 800bcba:	460d      	mov	r5, r1
 800bcbc:	f7f4 fe9c 	bl	80009f8 <__aeabi_dcmpgt>
 800bcc0:	b9c0      	cbnz	r0, 800bcf4 <_dtoa_r+0x69c>
 800bcc2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bcc6:	4620      	mov	r0, r4
 800bcc8:	4629      	mov	r1, r5
 800bcca:	f7f4 fe6d 	bl	80009a8 <__aeabi_dcmpeq>
 800bcce:	b108      	cbz	r0, 800bcd4 <_dtoa_r+0x67c>
 800bcd0:	07fb      	lsls	r3, r7, #31
 800bcd2:	d40f      	bmi.n	800bcf4 <_dtoa_r+0x69c>
 800bcd4:	4648      	mov	r0, r9
 800bcd6:	4641      	mov	r1, r8
 800bcd8:	f000 feff 	bl	800cada <_Bfree>
 800bcdc:	2300      	movs	r3, #0
 800bcde:	9803      	ldr	r0, [sp, #12]
 800bce0:	7033      	strb	r3, [r6, #0]
 800bce2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bce4:	3001      	adds	r0, #1
 800bce6:	6018      	str	r0, [r3, #0]
 800bce8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	f43f acea 	beq.w	800b6c4 <_dtoa_r+0x6c>
 800bcf0:	601e      	str	r6, [r3, #0]
 800bcf2:	e4e7      	b.n	800b6c4 <_dtoa_r+0x6c>
 800bcf4:	9d03      	ldr	r5, [sp, #12]
 800bcf6:	4633      	mov	r3, r6
 800bcf8:	461e      	mov	r6, r3
 800bcfa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bcfe:	2a39      	cmp	r2, #57	; 0x39
 800bd00:	d106      	bne.n	800bd10 <_dtoa_r+0x6b8>
 800bd02:	9a06      	ldr	r2, [sp, #24]
 800bd04:	429a      	cmp	r2, r3
 800bd06:	d1f7      	bne.n	800bcf8 <_dtoa_r+0x6a0>
 800bd08:	2230      	movs	r2, #48	; 0x30
 800bd0a:	9906      	ldr	r1, [sp, #24]
 800bd0c:	3501      	adds	r5, #1
 800bd0e:	700a      	strb	r2, [r1, #0]
 800bd10:	781a      	ldrb	r2, [r3, #0]
 800bd12:	3201      	adds	r2, #1
 800bd14:	701a      	strb	r2, [r3, #0]
 800bd16:	e79c      	b.n	800bc52 <_dtoa_r+0x5fa>
 800bd18:	4652      	mov	r2, sl
 800bd1a:	465b      	mov	r3, fp
 800bd1c:	f7f4 fbdc 	bl	80004d8 <__aeabi_dmul>
 800bd20:	2200      	movs	r2, #0
 800bd22:	2300      	movs	r3, #0
 800bd24:	4604      	mov	r4, r0
 800bd26:	460d      	mov	r5, r1
 800bd28:	f7f4 fe3e 	bl	80009a8 <__aeabi_dcmpeq>
 800bd2c:	2800      	cmp	r0, #0
 800bd2e:	d09f      	beq.n	800bc70 <_dtoa_r+0x618>
 800bd30:	e7d0      	b.n	800bcd4 <_dtoa_r+0x67c>
 800bd32:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bd34:	2a00      	cmp	r2, #0
 800bd36:	f000 80cb 	beq.w	800bed0 <_dtoa_r+0x878>
 800bd3a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800bd3c:	2a01      	cmp	r2, #1
 800bd3e:	f300 80ae 	bgt.w	800be9e <_dtoa_r+0x846>
 800bd42:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800bd44:	2a00      	cmp	r2, #0
 800bd46:	f000 80a6 	beq.w	800be96 <_dtoa_r+0x83e>
 800bd4a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800bd4e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800bd50:	9e08      	ldr	r6, [sp, #32]
 800bd52:	9a08      	ldr	r2, [sp, #32]
 800bd54:	2101      	movs	r1, #1
 800bd56:	441a      	add	r2, r3
 800bd58:	9208      	str	r2, [sp, #32]
 800bd5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bd5c:	4648      	mov	r0, r9
 800bd5e:	441a      	add	r2, r3
 800bd60:	9209      	str	r2, [sp, #36]	; 0x24
 800bd62:	f000 ff5b 	bl	800cc1c <__i2b>
 800bd66:	4605      	mov	r5, r0
 800bd68:	2e00      	cmp	r6, #0
 800bd6a:	dd0c      	ble.n	800bd86 <_dtoa_r+0x72e>
 800bd6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	dd09      	ble.n	800bd86 <_dtoa_r+0x72e>
 800bd72:	42b3      	cmp	r3, r6
 800bd74:	bfa8      	it	ge
 800bd76:	4633      	movge	r3, r6
 800bd78:	9a08      	ldr	r2, [sp, #32]
 800bd7a:	1af6      	subs	r6, r6, r3
 800bd7c:	1ad2      	subs	r2, r2, r3
 800bd7e:	9208      	str	r2, [sp, #32]
 800bd80:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bd82:	1ad3      	subs	r3, r2, r3
 800bd84:	9309      	str	r3, [sp, #36]	; 0x24
 800bd86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bd88:	b1f3      	cbz	r3, 800bdc8 <_dtoa_r+0x770>
 800bd8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	f000 80a3 	beq.w	800bed8 <_dtoa_r+0x880>
 800bd92:	2c00      	cmp	r4, #0
 800bd94:	dd10      	ble.n	800bdb8 <_dtoa_r+0x760>
 800bd96:	4629      	mov	r1, r5
 800bd98:	4622      	mov	r2, r4
 800bd9a:	4648      	mov	r0, r9
 800bd9c:	f000 fff8 	bl	800cd90 <__pow5mult>
 800bda0:	4642      	mov	r2, r8
 800bda2:	4601      	mov	r1, r0
 800bda4:	4605      	mov	r5, r0
 800bda6:	4648      	mov	r0, r9
 800bda8:	f000 ff4e 	bl	800cc48 <__multiply>
 800bdac:	4607      	mov	r7, r0
 800bdae:	4641      	mov	r1, r8
 800bdb0:	4648      	mov	r0, r9
 800bdb2:	f000 fe92 	bl	800cada <_Bfree>
 800bdb6:	46b8      	mov	r8, r7
 800bdb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bdba:	1b1a      	subs	r2, r3, r4
 800bdbc:	d004      	beq.n	800bdc8 <_dtoa_r+0x770>
 800bdbe:	4641      	mov	r1, r8
 800bdc0:	4648      	mov	r0, r9
 800bdc2:	f000 ffe5 	bl	800cd90 <__pow5mult>
 800bdc6:	4680      	mov	r8, r0
 800bdc8:	2101      	movs	r1, #1
 800bdca:	4648      	mov	r0, r9
 800bdcc:	f000 ff26 	bl	800cc1c <__i2b>
 800bdd0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bdd2:	4604      	mov	r4, r0
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	f340 8085 	ble.w	800bee4 <_dtoa_r+0x88c>
 800bdda:	461a      	mov	r2, r3
 800bddc:	4601      	mov	r1, r0
 800bdde:	4648      	mov	r0, r9
 800bde0:	f000 ffd6 	bl	800cd90 <__pow5mult>
 800bde4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bde6:	4604      	mov	r4, r0
 800bde8:	2b01      	cmp	r3, #1
 800bdea:	dd7e      	ble.n	800beea <_dtoa_r+0x892>
 800bdec:	2700      	movs	r7, #0
 800bdee:	6923      	ldr	r3, [r4, #16]
 800bdf0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bdf4:	6918      	ldr	r0, [r3, #16]
 800bdf6:	f000 fec3 	bl	800cb80 <__hi0bits>
 800bdfa:	f1c0 0020 	rsb	r0, r0, #32
 800bdfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be00:	4418      	add	r0, r3
 800be02:	f010 001f 	ands.w	r0, r0, #31
 800be06:	f000 808e 	beq.w	800bf26 <_dtoa_r+0x8ce>
 800be0a:	f1c0 0320 	rsb	r3, r0, #32
 800be0e:	2b04      	cmp	r3, #4
 800be10:	f340 8087 	ble.w	800bf22 <_dtoa_r+0x8ca>
 800be14:	f1c0 001c 	rsb	r0, r0, #28
 800be18:	9b08      	ldr	r3, [sp, #32]
 800be1a:	4406      	add	r6, r0
 800be1c:	4403      	add	r3, r0
 800be1e:	9308      	str	r3, [sp, #32]
 800be20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be22:	4403      	add	r3, r0
 800be24:	9309      	str	r3, [sp, #36]	; 0x24
 800be26:	9b08      	ldr	r3, [sp, #32]
 800be28:	2b00      	cmp	r3, #0
 800be2a:	dd05      	ble.n	800be38 <_dtoa_r+0x7e0>
 800be2c:	4641      	mov	r1, r8
 800be2e:	461a      	mov	r2, r3
 800be30:	4648      	mov	r0, r9
 800be32:	f000 ffed 	bl	800ce10 <__lshift>
 800be36:	4680      	mov	r8, r0
 800be38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	dd05      	ble.n	800be4a <_dtoa_r+0x7f2>
 800be3e:	4621      	mov	r1, r4
 800be40:	461a      	mov	r2, r3
 800be42:	4648      	mov	r0, r9
 800be44:	f000 ffe4 	bl	800ce10 <__lshift>
 800be48:	4604      	mov	r4, r0
 800be4a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d06c      	beq.n	800bf2a <_dtoa_r+0x8d2>
 800be50:	4621      	mov	r1, r4
 800be52:	4640      	mov	r0, r8
 800be54:	f001 f848 	bl	800cee8 <__mcmp>
 800be58:	2800      	cmp	r0, #0
 800be5a:	da66      	bge.n	800bf2a <_dtoa_r+0x8d2>
 800be5c:	9b03      	ldr	r3, [sp, #12]
 800be5e:	4641      	mov	r1, r8
 800be60:	3b01      	subs	r3, #1
 800be62:	9303      	str	r3, [sp, #12]
 800be64:	220a      	movs	r2, #10
 800be66:	2300      	movs	r3, #0
 800be68:	4648      	mov	r0, r9
 800be6a:	f000 fe3f 	bl	800caec <__multadd>
 800be6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800be70:	4680      	mov	r8, r0
 800be72:	2b00      	cmp	r3, #0
 800be74:	f000 819f 	beq.w	800c1b6 <_dtoa_r+0xb5e>
 800be78:	2300      	movs	r3, #0
 800be7a:	4629      	mov	r1, r5
 800be7c:	220a      	movs	r2, #10
 800be7e:	4648      	mov	r0, r9
 800be80:	f000 fe34 	bl	800caec <__multadd>
 800be84:	9b04      	ldr	r3, [sp, #16]
 800be86:	4605      	mov	r5, r0
 800be88:	2b00      	cmp	r3, #0
 800be8a:	f300 8089 	bgt.w	800bfa0 <_dtoa_r+0x948>
 800be8e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800be90:	2b02      	cmp	r3, #2
 800be92:	dc52      	bgt.n	800bf3a <_dtoa_r+0x8e2>
 800be94:	e084      	b.n	800bfa0 <_dtoa_r+0x948>
 800be96:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800be98:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800be9c:	e757      	b.n	800bd4e <_dtoa_r+0x6f6>
 800be9e:	9b07      	ldr	r3, [sp, #28]
 800bea0:	1e5c      	subs	r4, r3, #1
 800bea2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bea4:	42a3      	cmp	r3, r4
 800bea6:	bfb7      	itett	lt
 800bea8:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800beaa:	1b1c      	subge	r4, r3, r4
 800beac:	1ae2      	sublt	r2, r4, r3
 800beae:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800beb0:	bfbe      	ittt	lt
 800beb2:	940a      	strlt	r4, [sp, #40]	; 0x28
 800beb4:	189b      	addlt	r3, r3, r2
 800beb6:	930e      	strlt	r3, [sp, #56]	; 0x38
 800beb8:	9b07      	ldr	r3, [sp, #28]
 800beba:	bfb8      	it	lt
 800bebc:	2400      	movlt	r4, #0
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	bfb7      	itett	lt
 800bec2:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 800bec6:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 800beca:	1a9e      	sublt	r6, r3, r2
 800becc:	2300      	movlt	r3, #0
 800bece:	e740      	b.n	800bd52 <_dtoa_r+0x6fa>
 800bed0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800bed2:	9e08      	ldr	r6, [sp, #32]
 800bed4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800bed6:	e747      	b.n	800bd68 <_dtoa_r+0x710>
 800bed8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800beda:	e770      	b.n	800bdbe <_dtoa_r+0x766>
 800bedc:	3fe00000 	.word	0x3fe00000
 800bee0:	40240000 	.word	0x40240000
 800bee4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bee6:	2b01      	cmp	r3, #1
 800bee8:	dc17      	bgt.n	800bf1a <_dtoa_r+0x8c2>
 800beea:	f1ba 0f00 	cmp.w	sl, #0
 800beee:	d114      	bne.n	800bf1a <_dtoa_r+0x8c2>
 800bef0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bef4:	b99b      	cbnz	r3, 800bf1e <_dtoa_r+0x8c6>
 800bef6:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800befa:	0d3f      	lsrs	r7, r7, #20
 800befc:	053f      	lsls	r7, r7, #20
 800befe:	b137      	cbz	r7, 800bf0e <_dtoa_r+0x8b6>
 800bf00:	2701      	movs	r7, #1
 800bf02:	9b08      	ldr	r3, [sp, #32]
 800bf04:	3301      	adds	r3, #1
 800bf06:	9308      	str	r3, [sp, #32]
 800bf08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf0a:	3301      	adds	r3, #1
 800bf0c:	9309      	str	r3, [sp, #36]	; 0x24
 800bf0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	f47f af6c 	bne.w	800bdee <_dtoa_r+0x796>
 800bf16:	2001      	movs	r0, #1
 800bf18:	e771      	b.n	800bdfe <_dtoa_r+0x7a6>
 800bf1a:	2700      	movs	r7, #0
 800bf1c:	e7f7      	b.n	800bf0e <_dtoa_r+0x8b6>
 800bf1e:	4657      	mov	r7, sl
 800bf20:	e7f5      	b.n	800bf0e <_dtoa_r+0x8b6>
 800bf22:	d080      	beq.n	800be26 <_dtoa_r+0x7ce>
 800bf24:	4618      	mov	r0, r3
 800bf26:	301c      	adds	r0, #28
 800bf28:	e776      	b.n	800be18 <_dtoa_r+0x7c0>
 800bf2a:	9b07      	ldr	r3, [sp, #28]
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	dc31      	bgt.n	800bf94 <_dtoa_r+0x93c>
 800bf30:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bf32:	2b02      	cmp	r3, #2
 800bf34:	dd2e      	ble.n	800bf94 <_dtoa_r+0x93c>
 800bf36:	9b07      	ldr	r3, [sp, #28]
 800bf38:	9304      	str	r3, [sp, #16]
 800bf3a:	9b04      	ldr	r3, [sp, #16]
 800bf3c:	b963      	cbnz	r3, 800bf58 <_dtoa_r+0x900>
 800bf3e:	4621      	mov	r1, r4
 800bf40:	2205      	movs	r2, #5
 800bf42:	4648      	mov	r0, r9
 800bf44:	f000 fdd2 	bl	800caec <__multadd>
 800bf48:	4601      	mov	r1, r0
 800bf4a:	4604      	mov	r4, r0
 800bf4c:	4640      	mov	r0, r8
 800bf4e:	f000 ffcb 	bl	800cee8 <__mcmp>
 800bf52:	2800      	cmp	r0, #0
 800bf54:	f73f adc4 	bgt.w	800bae0 <_dtoa_r+0x488>
 800bf58:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bf5a:	9e06      	ldr	r6, [sp, #24]
 800bf5c:	43db      	mvns	r3, r3
 800bf5e:	9303      	str	r3, [sp, #12]
 800bf60:	2700      	movs	r7, #0
 800bf62:	4621      	mov	r1, r4
 800bf64:	4648      	mov	r0, r9
 800bf66:	f000 fdb8 	bl	800cada <_Bfree>
 800bf6a:	2d00      	cmp	r5, #0
 800bf6c:	f43f aeb2 	beq.w	800bcd4 <_dtoa_r+0x67c>
 800bf70:	b12f      	cbz	r7, 800bf7e <_dtoa_r+0x926>
 800bf72:	42af      	cmp	r7, r5
 800bf74:	d003      	beq.n	800bf7e <_dtoa_r+0x926>
 800bf76:	4639      	mov	r1, r7
 800bf78:	4648      	mov	r0, r9
 800bf7a:	f000 fdae 	bl	800cada <_Bfree>
 800bf7e:	4629      	mov	r1, r5
 800bf80:	4648      	mov	r0, r9
 800bf82:	f000 fdaa 	bl	800cada <_Bfree>
 800bf86:	e6a5      	b.n	800bcd4 <_dtoa_r+0x67c>
 800bf88:	2400      	movs	r4, #0
 800bf8a:	4625      	mov	r5, r4
 800bf8c:	e7e4      	b.n	800bf58 <_dtoa_r+0x900>
 800bf8e:	9503      	str	r5, [sp, #12]
 800bf90:	4625      	mov	r5, r4
 800bf92:	e5a5      	b.n	800bae0 <_dtoa_r+0x488>
 800bf94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	f000 80c4 	beq.w	800c124 <_dtoa_r+0xacc>
 800bf9c:	9b07      	ldr	r3, [sp, #28]
 800bf9e:	9304      	str	r3, [sp, #16]
 800bfa0:	2e00      	cmp	r6, #0
 800bfa2:	dd05      	ble.n	800bfb0 <_dtoa_r+0x958>
 800bfa4:	4629      	mov	r1, r5
 800bfa6:	4632      	mov	r2, r6
 800bfa8:	4648      	mov	r0, r9
 800bfaa:	f000 ff31 	bl	800ce10 <__lshift>
 800bfae:	4605      	mov	r5, r0
 800bfb0:	2f00      	cmp	r7, #0
 800bfb2:	d058      	beq.n	800c066 <_dtoa_r+0xa0e>
 800bfb4:	4648      	mov	r0, r9
 800bfb6:	6869      	ldr	r1, [r5, #4]
 800bfb8:	f000 fd6a 	bl	800ca90 <_Balloc>
 800bfbc:	4606      	mov	r6, r0
 800bfbe:	b920      	cbnz	r0, 800bfca <_dtoa_r+0x972>
 800bfc0:	4602      	mov	r2, r0
 800bfc2:	f240 21ea 	movw	r1, #746	; 0x2ea
 800bfc6:	4b80      	ldr	r3, [pc, #512]	; (800c1c8 <_dtoa_r+0xb70>)
 800bfc8:	e47f      	b.n	800b8ca <_dtoa_r+0x272>
 800bfca:	692a      	ldr	r2, [r5, #16]
 800bfcc:	f105 010c 	add.w	r1, r5, #12
 800bfd0:	3202      	adds	r2, #2
 800bfd2:	0092      	lsls	r2, r2, #2
 800bfd4:	300c      	adds	r0, #12
 800bfd6:	f000 fd33 	bl	800ca40 <memcpy>
 800bfda:	2201      	movs	r2, #1
 800bfdc:	4631      	mov	r1, r6
 800bfde:	4648      	mov	r0, r9
 800bfe0:	f000 ff16 	bl	800ce10 <__lshift>
 800bfe4:	462f      	mov	r7, r5
 800bfe6:	4605      	mov	r5, r0
 800bfe8:	9b06      	ldr	r3, [sp, #24]
 800bfea:	9a06      	ldr	r2, [sp, #24]
 800bfec:	3301      	adds	r3, #1
 800bfee:	9307      	str	r3, [sp, #28]
 800bff0:	9b04      	ldr	r3, [sp, #16]
 800bff2:	4413      	add	r3, r2
 800bff4:	930a      	str	r3, [sp, #40]	; 0x28
 800bff6:	f00a 0301 	and.w	r3, sl, #1
 800bffa:	9309      	str	r3, [sp, #36]	; 0x24
 800bffc:	9b07      	ldr	r3, [sp, #28]
 800bffe:	4621      	mov	r1, r4
 800c000:	4640      	mov	r0, r8
 800c002:	f103 3bff 	add.w	fp, r3, #4294967295
 800c006:	f7ff fa99 	bl	800b53c <quorem>
 800c00a:	4639      	mov	r1, r7
 800c00c:	9004      	str	r0, [sp, #16]
 800c00e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c012:	4640      	mov	r0, r8
 800c014:	f000 ff68 	bl	800cee8 <__mcmp>
 800c018:	462a      	mov	r2, r5
 800c01a:	9008      	str	r0, [sp, #32]
 800c01c:	4621      	mov	r1, r4
 800c01e:	4648      	mov	r0, r9
 800c020:	f000 ff7e 	bl	800cf20 <__mdiff>
 800c024:	68c2      	ldr	r2, [r0, #12]
 800c026:	4606      	mov	r6, r0
 800c028:	b9fa      	cbnz	r2, 800c06a <_dtoa_r+0xa12>
 800c02a:	4601      	mov	r1, r0
 800c02c:	4640      	mov	r0, r8
 800c02e:	f000 ff5b 	bl	800cee8 <__mcmp>
 800c032:	4602      	mov	r2, r0
 800c034:	4631      	mov	r1, r6
 800c036:	4648      	mov	r0, r9
 800c038:	920b      	str	r2, [sp, #44]	; 0x2c
 800c03a:	f000 fd4e 	bl	800cada <_Bfree>
 800c03e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c040:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c042:	9e07      	ldr	r6, [sp, #28]
 800c044:	ea43 0102 	orr.w	r1, r3, r2
 800c048:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c04a:	430b      	orrs	r3, r1
 800c04c:	d10f      	bne.n	800c06e <_dtoa_r+0xa16>
 800c04e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c052:	d028      	beq.n	800c0a6 <_dtoa_r+0xa4e>
 800c054:	9b08      	ldr	r3, [sp, #32]
 800c056:	2b00      	cmp	r3, #0
 800c058:	dd02      	ble.n	800c060 <_dtoa_r+0xa08>
 800c05a:	9b04      	ldr	r3, [sp, #16]
 800c05c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800c060:	f88b a000 	strb.w	sl, [fp]
 800c064:	e77d      	b.n	800bf62 <_dtoa_r+0x90a>
 800c066:	4628      	mov	r0, r5
 800c068:	e7bc      	b.n	800bfe4 <_dtoa_r+0x98c>
 800c06a:	2201      	movs	r2, #1
 800c06c:	e7e2      	b.n	800c034 <_dtoa_r+0x9dc>
 800c06e:	9b08      	ldr	r3, [sp, #32]
 800c070:	2b00      	cmp	r3, #0
 800c072:	db04      	blt.n	800c07e <_dtoa_r+0xa26>
 800c074:	9920      	ldr	r1, [sp, #128]	; 0x80
 800c076:	430b      	orrs	r3, r1
 800c078:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c07a:	430b      	orrs	r3, r1
 800c07c:	d120      	bne.n	800c0c0 <_dtoa_r+0xa68>
 800c07e:	2a00      	cmp	r2, #0
 800c080:	ddee      	ble.n	800c060 <_dtoa_r+0xa08>
 800c082:	4641      	mov	r1, r8
 800c084:	2201      	movs	r2, #1
 800c086:	4648      	mov	r0, r9
 800c088:	f000 fec2 	bl	800ce10 <__lshift>
 800c08c:	4621      	mov	r1, r4
 800c08e:	4680      	mov	r8, r0
 800c090:	f000 ff2a 	bl	800cee8 <__mcmp>
 800c094:	2800      	cmp	r0, #0
 800c096:	dc03      	bgt.n	800c0a0 <_dtoa_r+0xa48>
 800c098:	d1e2      	bne.n	800c060 <_dtoa_r+0xa08>
 800c09a:	f01a 0f01 	tst.w	sl, #1
 800c09e:	d0df      	beq.n	800c060 <_dtoa_r+0xa08>
 800c0a0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c0a4:	d1d9      	bne.n	800c05a <_dtoa_r+0xa02>
 800c0a6:	2339      	movs	r3, #57	; 0x39
 800c0a8:	f88b 3000 	strb.w	r3, [fp]
 800c0ac:	4633      	mov	r3, r6
 800c0ae:	461e      	mov	r6, r3
 800c0b0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c0b4:	3b01      	subs	r3, #1
 800c0b6:	2a39      	cmp	r2, #57	; 0x39
 800c0b8:	d06a      	beq.n	800c190 <_dtoa_r+0xb38>
 800c0ba:	3201      	adds	r2, #1
 800c0bc:	701a      	strb	r2, [r3, #0]
 800c0be:	e750      	b.n	800bf62 <_dtoa_r+0x90a>
 800c0c0:	2a00      	cmp	r2, #0
 800c0c2:	dd07      	ble.n	800c0d4 <_dtoa_r+0xa7c>
 800c0c4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c0c8:	d0ed      	beq.n	800c0a6 <_dtoa_r+0xa4e>
 800c0ca:	f10a 0301 	add.w	r3, sl, #1
 800c0ce:	f88b 3000 	strb.w	r3, [fp]
 800c0d2:	e746      	b.n	800bf62 <_dtoa_r+0x90a>
 800c0d4:	9b07      	ldr	r3, [sp, #28]
 800c0d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c0d8:	f803 ac01 	strb.w	sl, [r3, #-1]
 800c0dc:	4293      	cmp	r3, r2
 800c0de:	d041      	beq.n	800c164 <_dtoa_r+0xb0c>
 800c0e0:	4641      	mov	r1, r8
 800c0e2:	2300      	movs	r3, #0
 800c0e4:	220a      	movs	r2, #10
 800c0e6:	4648      	mov	r0, r9
 800c0e8:	f000 fd00 	bl	800caec <__multadd>
 800c0ec:	42af      	cmp	r7, r5
 800c0ee:	4680      	mov	r8, r0
 800c0f0:	f04f 0300 	mov.w	r3, #0
 800c0f4:	f04f 020a 	mov.w	r2, #10
 800c0f8:	4639      	mov	r1, r7
 800c0fa:	4648      	mov	r0, r9
 800c0fc:	d107      	bne.n	800c10e <_dtoa_r+0xab6>
 800c0fe:	f000 fcf5 	bl	800caec <__multadd>
 800c102:	4607      	mov	r7, r0
 800c104:	4605      	mov	r5, r0
 800c106:	9b07      	ldr	r3, [sp, #28]
 800c108:	3301      	adds	r3, #1
 800c10a:	9307      	str	r3, [sp, #28]
 800c10c:	e776      	b.n	800bffc <_dtoa_r+0x9a4>
 800c10e:	f000 fced 	bl	800caec <__multadd>
 800c112:	4629      	mov	r1, r5
 800c114:	4607      	mov	r7, r0
 800c116:	2300      	movs	r3, #0
 800c118:	220a      	movs	r2, #10
 800c11a:	4648      	mov	r0, r9
 800c11c:	f000 fce6 	bl	800caec <__multadd>
 800c120:	4605      	mov	r5, r0
 800c122:	e7f0      	b.n	800c106 <_dtoa_r+0xaae>
 800c124:	9b07      	ldr	r3, [sp, #28]
 800c126:	9304      	str	r3, [sp, #16]
 800c128:	9e06      	ldr	r6, [sp, #24]
 800c12a:	4621      	mov	r1, r4
 800c12c:	4640      	mov	r0, r8
 800c12e:	f7ff fa05 	bl	800b53c <quorem>
 800c132:	9b06      	ldr	r3, [sp, #24]
 800c134:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c138:	f806 ab01 	strb.w	sl, [r6], #1
 800c13c:	1af2      	subs	r2, r6, r3
 800c13e:	9b04      	ldr	r3, [sp, #16]
 800c140:	4293      	cmp	r3, r2
 800c142:	dd07      	ble.n	800c154 <_dtoa_r+0xafc>
 800c144:	4641      	mov	r1, r8
 800c146:	2300      	movs	r3, #0
 800c148:	220a      	movs	r2, #10
 800c14a:	4648      	mov	r0, r9
 800c14c:	f000 fcce 	bl	800caec <__multadd>
 800c150:	4680      	mov	r8, r0
 800c152:	e7ea      	b.n	800c12a <_dtoa_r+0xad2>
 800c154:	9b04      	ldr	r3, [sp, #16]
 800c156:	2700      	movs	r7, #0
 800c158:	2b00      	cmp	r3, #0
 800c15a:	bfcc      	ite	gt
 800c15c:	461e      	movgt	r6, r3
 800c15e:	2601      	movle	r6, #1
 800c160:	9b06      	ldr	r3, [sp, #24]
 800c162:	441e      	add	r6, r3
 800c164:	4641      	mov	r1, r8
 800c166:	2201      	movs	r2, #1
 800c168:	4648      	mov	r0, r9
 800c16a:	f000 fe51 	bl	800ce10 <__lshift>
 800c16e:	4621      	mov	r1, r4
 800c170:	4680      	mov	r8, r0
 800c172:	f000 feb9 	bl	800cee8 <__mcmp>
 800c176:	2800      	cmp	r0, #0
 800c178:	dc98      	bgt.n	800c0ac <_dtoa_r+0xa54>
 800c17a:	d102      	bne.n	800c182 <_dtoa_r+0xb2a>
 800c17c:	f01a 0f01 	tst.w	sl, #1
 800c180:	d194      	bne.n	800c0ac <_dtoa_r+0xa54>
 800c182:	4633      	mov	r3, r6
 800c184:	461e      	mov	r6, r3
 800c186:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c18a:	2a30      	cmp	r2, #48	; 0x30
 800c18c:	d0fa      	beq.n	800c184 <_dtoa_r+0xb2c>
 800c18e:	e6e8      	b.n	800bf62 <_dtoa_r+0x90a>
 800c190:	9a06      	ldr	r2, [sp, #24]
 800c192:	429a      	cmp	r2, r3
 800c194:	d18b      	bne.n	800c0ae <_dtoa_r+0xa56>
 800c196:	9b03      	ldr	r3, [sp, #12]
 800c198:	3301      	adds	r3, #1
 800c19a:	9303      	str	r3, [sp, #12]
 800c19c:	2331      	movs	r3, #49	; 0x31
 800c19e:	7013      	strb	r3, [r2, #0]
 800c1a0:	e6df      	b.n	800bf62 <_dtoa_r+0x90a>
 800c1a2:	4b0a      	ldr	r3, [pc, #40]	; (800c1cc <_dtoa_r+0xb74>)
 800c1a4:	f7ff baaa 	b.w	800b6fc <_dtoa_r+0xa4>
 800c1a8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	f47f aa8e 	bne.w	800b6cc <_dtoa_r+0x74>
 800c1b0:	4b07      	ldr	r3, [pc, #28]	; (800c1d0 <_dtoa_r+0xb78>)
 800c1b2:	f7ff baa3 	b.w	800b6fc <_dtoa_r+0xa4>
 800c1b6:	9b04      	ldr	r3, [sp, #16]
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	dcb5      	bgt.n	800c128 <_dtoa_r+0xad0>
 800c1bc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c1be:	2b02      	cmp	r3, #2
 800c1c0:	f73f aebb 	bgt.w	800bf3a <_dtoa_r+0x8e2>
 800c1c4:	e7b0      	b.n	800c128 <_dtoa_r+0xad0>
 800c1c6:	bf00      	nop
 800c1c8:	0801028d 	.word	0x0801028d
 800c1cc:	0801023e 	.word	0x0801023e
 800c1d0:	08010284 	.word	0x08010284

0800c1d4 <__sflush_r>:
 800c1d4:	898b      	ldrh	r3, [r1, #12]
 800c1d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1da:	4605      	mov	r5, r0
 800c1dc:	0718      	lsls	r0, r3, #28
 800c1de:	460c      	mov	r4, r1
 800c1e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c1e4:	d45f      	bmi.n	800c2a6 <__sflush_r+0xd2>
 800c1e6:	684b      	ldr	r3, [r1, #4]
 800c1e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	818a      	strh	r2, [r1, #12]
 800c1f0:	dc05      	bgt.n	800c1fe <__sflush_r+0x2a>
 800c1f2:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	dc02      	bgt.n	800c1fe <__sflush_r+0x2a>
 800c1f8:	2000      	movs	r0, #0
 800c1fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c200:	2e00      	cmp	r6, #0
 800c202:	d0f9      	beq.n	800c1f8 <__sflush_r+0x24>
 800c204:	2300      	movs	r3, #0
 800c206:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c20a:	682f      	ldr	r7, [r5, #0]
 800c20c:	602b      	str	r3, [r5, #0]
 800c20e:	d036      	beq.n	800c27e <__sflush_r+0xaa>
 800c210:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800c212:	89a3      	ldrh	r3, [r4, #12]
 800c214:	075a      	lsls	r2, r3, #29
 800c216:	d505      	bpl.n	800c224 <__sflush_r+0x50>
 800c218:	6863      	ldr	r3, [r4, #4]
 800c21a:	1ac0      	subs	r0, r0, r3
 800c21c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800c21e:	b10b      	cbz	r3, 800c224 <__sflush_r+0x50>
 800c220:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c222:	1ac0      	subs	r0, r0, r3
 800c224:	2300      	movs	r3, #0
 800c226:	4602      	mov	r2, r0
 800c228:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c22a:	4628      	mov	r0, r5
 800c22c:	69e1      	ldr	r1, [r4, #28]
 800c22e:	47b0      	blx	r6
 800c230:	1c43      	adds	r3, r0, #1
 800c232:	89a3      	ldrh	r3, [r4, #12]
 800c234:	d106      	bne.n	800c244 <__sflush_r+0x70>
 800c236:	6829      	ldr	r1, [r5, #0]
 800c238:	291d      	cmp	r1, #29
 800c23a:	d830      	bhi.n	800c29e <__sflush_r+0xca>
 800c23c:	4a2b      	ldr	r2, [pc, #172]	; (800c2ec <__sflush_r+0x118>)
 800c23e:	40ca      	lsrs	r2, r1
 800c240:	07d6      	lsls	r6, r2, #31
 800c242:	d52c      	bpl.n	800c29e <__sflush_r+0xca>
 800c244:	2200      	movs	r2, #0
 800c246:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c24a:	b21b      	sxth	r3, r3
 800c24c:	6062      	str	r2, [r4, #4]
 800c24e:	6922      	ldr	r2, [r4, #16]
 800c250:	04d9      	lsls	r1, r3, #19
 800c252:	81a3      	strh	r3, [r4, #12]
 800c254:	6022      	str	r2, [r4, #0]
 800c256:	d504      	bpl.n	800c262 <__sflush_r+0x8e>
 800c258:	1c42      	adds	r2, r0, #1
 800c25a:	d101      	bne.n	800c260 <__sflush_r+0x8c>
 800c25c:	682b      	ldr	r3, [r5, #0]
 800c25e:	b903      	cbnz	r3, 800c262 <__sflush_r+0x8e>
 800c260:	6520      	str	r0, [r4, #80]	; 0x50
 800c262:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800c264:	602f      	str	r7, [r5, #0]
 800c266:	2900      	cmp	r1, #0
 800c268:	d0c6      	beq.n	800c1f8 <__sflush_r+0x24>
 800c26a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800c26e:	4299      	cmp	r1, r3
 800c270:	d002      	beq.n	800c278 <__sflush_r+0xa4>
 800c272:	4628      	mov	r0, r5
 800c274:	f000 f938 	bl	800c4e8 <_free_r>
 800c278:	2000      	movs	r0, #0
 800c27a:	6320      	str	r0, [r4, #48]	; 0x30
 800c27c:	e7bd      	b.n	800c1fa <__sflush_r+0x26>
 800c27e:	69e1      	ldr	r1, [r4, #28]
 800c280:	2301      	movs	r3, #1
 800c282:	4628      	mov	r0, r5
 800c284:	47b0      	blx	r6
 800c286:	1c41      	adds	r1, r0, #1
 800c288:	d1c3      	bne.n	800c212 <__sflush_r+0x3e>
 800c28a:	682b      	ldr	r3, [r5, #0]
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d0c0      	beq.n	800c212 <__sflush_r+0x3e>
 800c290:	2b1d      	cmp	r3, #29
 800c292:	d001      	beq.n	800c298 <__sflush_r+0xc4>
 800c294:	2b16      	cmp	r3, #22
 800c296:	d101      	bne.n	800c29c <__sflush_r+0xc8>
 800c298:	602f      	str	r7, [r5, #0]
 800c29a:	e7ad      	b.n	800c1f8 <__sflush_r+0x24>
 800c29c:	89a3      	ldrh	r3, [r4, #12]
 800c29e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c2a2:	81a3      	strh	r3, [r4, #12]
 800c2a4:	e7a9      	b.n	800c1fa <__sflush_r+0x26>
 800c2a6:	690f      	ldr	r7, [r1, #16]
 800c2a8:	2f00      	cmp	r7, #0
 800c2aa:	d0a5      	beq.n	800c1f8 <__sflush_r+0x24>
 800c2ac:	079b      	lsls	r3, r3, #30
 800c2ae:	bf18      	it	ne
 800c2b0:	2300      	movne	r3, #0
 800c2b2:	680e      	ldr	r6, [r1, #0]
 800c2b4:	bf08      	it	eq
 800c2b6:	694b      	ldreq	r3, [r1, #20]
 800c2b8:	eba6 0807 	sub.w	r8, r6, r7
 800c2bc:	600f      	str	r7, [r1, #0]
 800c2be:	608b      	str	r3, [r1, #8]
 800c2c0:	f1b8 0f00 	cmp.w	r8, #0
 800c2c4:	dd98      	ble.n	800c1f8 <__sflush_r+0x24>
 800c2c6:	4643      	mov	r3, r8
 800c2c8:	463a      	mov	r2, r7
 800c2ca:	4628      	mov	r0, r5
 800c2cc:	69e1      	ldr	r1, [r4, #28]
 800c2ce:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c2d0:	47b0      	blx	r6
 800c2d2:	2800      	cmp	r0, #0
 800c2d4:	dc06      	bgt.n	800c2e4 <__sflush_r+0x110>
 800c2d6:	89a3      	ldrh	r3, [r4, #12]
 800c2d8:	f04f 30ff 	mov.w	r0, #4294967295
 800c2dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c2e0:	81a3      	strh	r3, [r4, #12]
 800c2e2:	e78a      	b.n	800c1fa <__sflush_r+0x26>
 800c2e4:	4407      	add	r7, r0
 800c2e6:	eba8 0800 	sub.w	r8, r8, r0
 800c2ea:	e7e9      	b.n	800c2c0 <__sflush_r+0xec>
 800c2ec:	20400001 	.word	0x20400001

0800c2f0 <_fflush_r>:
 800c2f0:	b538      	push	{r3, r4, r5, lr}
 800c2f2:	460c      	mov	r4, r1
 800c2f4:	4605      	mov	r5, r0
 800c2f6:	b118      	cbz	r0, 800c300 <_fflush_r+0x10>
 800c2f8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c2fa:	b90b      	cbnz	r3, 800c300 <_fflush_r+0x10>
 800c2fc:	f000 f864 	bl	800c3c8 <__sinit>
 800c300:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800c304:	b1b8      	cbz	r0, 800c336 <_fflush_r+0x46>
 800c306:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c308:	07db      	lsls	r3, r3, #31
 800c30a:	d404      	bmi.n	800c316 <_fflush_r+0x26>
 800c30c:	0581      	lsls	r1, r0, #22
 800c30e:	d402      	bmi.n	800c316 <_fflush_r+0x26>
 800c310:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c312:	f000 fb19 	bl	800c948 <__retarget_lock_acquire_recursive>
 800c316:	4628      	mov	r0, r5
 800c318:	4621      	mov	r1, r4
 800c31a:	f7ff ff5b 	bl	800c1d4 <__sflush_r>
 800c31e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c320:	4605      	mov	r5, r0
 800c322:	07da      	lsls	r2, r3, #31
 800c324:	d405      	bmi.n	800c332 <_fflush_r+0x42>
 800c326:	89a3      	ldrh	r3, [r4, #12]
 800c328:	059b      	lsls	r3, r3, #22
 800c32a:	d402      	bmi.n	800c332 <_fflush_r+0x42>
 800c32c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c32e:	f000 fb0c 	bl	800c94a <__retarget_lock_release_recursive>
 800c332:	4628      	mov	r0, r5
 800c334:	bd38      	pop	{r3, r4, r5, pc}
 800c336:	4605      	mov	r5, r0
 800c338:	e7fb      	b.n	800c332 <_fflush_r+0x42>
	...

0800c33c <std>:
 800c33c:	2300      	movs	r3, #0
 800c33e:	b510      	push	{r4, lr}
 800c340:	4604      	mov	r4, r0
 800c342:	e9c0 3300 	strd	r3, r3, [r0]
 800c346:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c34a:	6083      	str	r3, [r0, #8]
 800c34c:	8181      	strh	r1, [r0, #12]
 800c34e:	6643      	str	r3, [r0, #100]	; 0x64
 800c350:	81c2      	strh	r2, [r0, #14]
 800c352:	6183      	str	r3, [r0, #24]
 800c354:	4619      	mov	r1, r3
 800c356:	2208      	movs	r2, #8
 800c358:	305c      	adds	r0, #92	; 0x5c
 800c35a:	f7fc fad7 	bl	800890c <memset>
 800c35e:	4b07      	ldr	r3, [pc, #28]	; (800c37c <std+0x40>)
 800c360:	61e4      	str	r4, [r4, #28]
 800c362:	6223      	str	r3, [r4, #32]
 800c364:	4b06      	ldr	r3, [pc, #24]	; (800c380 <std+0x44>)
 800c366:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c36a:	6263      	str	r3, [r4, #36]	; 0x24
 800c36c:	4b05      	ldr	r3, [pc, #20]	; (800c384 <std+0x48>)
 800c36e:	62a3      	str	r3, [r4, #40]	; 0x28
 800c370:	4b05      	ldr	r3, [pc, #20]	; (800c388 <std+0x4c>)
 800c372:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c374:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c378:	f000 bae4 	b.w	800c944 <__retarget_lock_init_recursive>
 800c37c:	0800d4b5 	.word	0x0800d4b5
 800c380:	0800d4d7 	.word	0x0800d4d7
 800c384:	0800d50f 	.word	0x0800d50f
 800c388:	0800d533 	.word	0x0800d533

0800c38c <_cleanup_r>:
 800c38c:	4901      	ldr	r1, [pc, #4]	; (800c394 <_cleanup_r+0x8>)
 800c38e:	f000 bab5 	b.w	800c8fc <_fwalk_reent>
 800c392:	bf00      	nop
 800c394:	0800e22d 	.word	0x0800e22d

0800c398 <__sfp_lock_acquire>:
 800c398:	4801      	ldr	r0, [pc, #4]	; (800c3a0 <__sfp_lock_acquire+0x8>)
 800c39a:	f000 bad5 	b.w	800c948 <__retarget_lock_acquire_recursive>
 800c39e:	bf00      	nop
 800c3a0:	20001820 	.word	0x20001820

0800c3a4 <__sfp_lock_release>:
 800c3a4:	4801      	ldr	r0, [pc, #4]	; (800c3ac <__sfp_lock_release+0x8>)
 800c3a6:	f000 bad0 	b.w	800c94a <__retarget_lock_release_recursive>
 800c3aa:	bf00      	nop
 800c3ac:	20001820 	.word	0x20001820

0800c3b0 <__sinit_lock_acquire>:
 800c3b0:	4801      	ldr	r0, [pc, #4]	; (800c3b8 <__sinit_lock_acquire+0x8>)
 800c3b2:	f000 bac9 	b.w	800c948 <__retarget_lock_acquire_recursive>
 800c3b6:	bf00      	nop
 800c3b8:	2000181b 	.word	0x2000181b

0800c3bc <__sinit_lock_release>:
 800c3bc:	4801      	ldr	r0, [pc, #4]	; (800c3c4 <__sinit_lock_release+0x8>)
 800c3be:	f000 bac4 	b.w	800c94a <__retarget_lock_release_recursive>
 800c3c2:	bf00      	nop
 800c3c4:	2000181b 	.word	0x2000181b

0800c3c8 <__sinit>:
 800c3c8:	b510      	push	{r4, lr}
 800c3ca:	4604      	mov	r4, r0
 800c3cc:	f7ff fff0 	bl	800c3b0 <__sinit_lock_acquire>
 800c3d0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800c3d2:	b11a      	cbz	r2, 800c3dc <__sinit+0x14>
 800c3d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c3d8:	f7ff bff0 	b.w	800c3bc <__sinit_lock_release>
 800c3dc:	4b0d      	ldr	r3, [pc, #52]	; (800c414 <__sinit+0x4c>)
 800c3de:	2104      	movs	r1, #4
 800c3e0:	63e3      	str	r3, [r4, #60]	; 0x3c
 800c3e2:	2303      	movs	r3, #3
 800c3e4:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800c3e8:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 800c3ec:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 800c3f0:	6860      	ldr	r0, [r4, #4]
 800c3f2:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800c3f6:	f7ff ffa1 	bl	800c33c <std>
 800c3fa:	2201      	movs	r2, #1
 800c3fc:	2109      	movs	r1, #9
 800c3fe:	68a0      	ldr	r0, [r4, #8]
 800c400:	f7ff ff9c 	bl	800c33c <std>
 800c404:	2202      	movs	r2, #2
 800c406:	2112      	movs	r1, #18
 800c408:	68e0      	ldr	r0, [r4, #12]
 800c40a:	f7ff ff97 	bl	800c33c <std>
 800c40e:	2301      	movs	r3, #1
 800c410:	63a3      	str	r3, [r4, #56]	; 0x38
 800c412:	e7df      	b.n	800c3d4 <__sinit+0xc>
 800c414:	0800c38d 	.word	0x0800c38d

0800c418 <__libc_fini_array>:
 800c418:	b538      	push	{r3, r4, r5, lr}
 800c41a:	4d07      	ldr	r5, [pc, #28]	; (800c438 <__libc_fini_array+0x20>)
 800c41c:	4c07      	ldr	r4, [pc, #28]	; (800c43c <__libc_fini_array+0x24>)
 800c41e:	1b64      	subs	r4, r4, r5
 800c420:	10a4      	asrs	r4, r4, #2
 800c422:	b91c      	cbnz	r4, 800c42c <__libc_fini_array+0x14>
 800c424:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c428:	f002 b960 	b.w	800e6ec <_fini>
 800c42c:	3c01      	subs	r4, #1
 800c42e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800c432:	4798      	blx	r3
 800c434:	e7f5      	b.n	800c422 <__libc_fini_array+0xa>
 800c436:	bf00      	nop
 800c438:	080105d4 	.word	0x080105d4
 800c43c:	080105d8 	.word	0x080105d8

0800c440 <_malloc_trim_r>:
 800c440:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c444:	4606      	mov	r6, r0
 800c446:	2008      	movs	r0, #8
 800c448:	460c      	mov	r4, r1
 800c44a:	f7fd fd67 	bl	8009f1c <sysconf>
 800c44e:	4680      	mov	r8, r0
 800c450:	4f22      	ldr	r7, [pc, #136]	; (800c4dc <_malloc_trim_r+0x9c>)
 800c452:	4630      	mov	r0, r6
 800c454:	f7fc fa62 	bl	800891c <__malloc_lock>
 800c458:	68bb      	ldr	r3, [r7, #8]
 800c45a:	685d      	ldr	r5, [r3, #4]
 800c45c:	f025 0503 	bic.w	r5, r5, #3
 800c460:	1b2c      	subs	r4, r5, r4
 800c462:	3c11      	subs	r4, #17
 800c464:	4444      	add	r4, r8
 800c466:	fbb4 f4f8 	udiv	r4, r4, r8
 800c46a:	3c01      	subs	r4, #1
 800c46c:	fb08 f404 	mul.w	r4, r8, r4
 800c470:	45a0      	cmp	r8, r4
 800c472:	dd05      	ble.n	800c480 <_malloc_trim_r+0x40>
 800c474:	4630      	mov	r0, r6
 800c476:	f7fc fa57 	bl	8008928 <__malloc_unlock>
 800c47a:	2000      	movs	r0, #0
 800c47c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c480:	2100      	movs	r1, #0
 800c482:	4630      	mov	r0, r6
 800c484:	f7f7 f992 	bl	80037ac <_sbrk_r>
 800c488:	68bb      	ldr	r3, [r7, #8]
 800c48a:	442b      	add	r3, r5
 800c48c:	4298      	cmp	r0, r3
 800c48e:	d1f1      	bne.n	800c474 <_malloc_trim_r+0x34>
 800c490:	4630      	mov	r0, r6
 800c492:	4261      	negs	r1, r4
 800c494:	f7f7 f98a 	bl	80037ac <_sbrk_r>
 800c498:	3001      	adds	r0, #1
 800c49a:	d110      	bne.n	800c4be <_malloc_trim_r+0x7e>
 800c49c:	2100      	movs	r1, #0
 800c49e:	4630      	mov	r0, r6
 800c4a0:	f7f7 f984 	bl	80037ac <_sbrk_r>
 800c4a4:	68ba      	ldr	r2, [r7, #8]
 800c4a6:	1a83      	subs	r3, r0, r2
 800c4a8:	2b0f      	cmp	r3, #15
 800c4aa:	dde3      	ble.n	800c474 <_malloc_trim_r+0x34>
 800c4ac:	490c      	ldr	r1, [pc, #48]	; (800c4e0 <_malloc_trim_r+0xa0>)
 800c4ae:	f043 0301 	orr.w	r3, r3, #1
 800c4b2:	6809      	ldr	r1, [r1, #0]
 800c4b4:	6053      	str	r3, [r2, #4]
 800c4b6:	1a40      	subs	r0, r0, r1
 800c4b8:	490a      	ldr	r1, [pc, #40]	; (800c4e4 <_malloc_trim_r+0xa4>)
 800c4ba:	6008      	str	r0, [r1, #0]
 800c4bc:	e7da      	b.n	800c474 <_malloc_trim_r+0x34>
 800c4be:	68bb      	ldr	r3, [r7, #8]
 800c4c0:	4a08      	ldr	r2, [pc, #32]	; (800c4e4 <_malloc_trim_r+0xa4>)
 800c4c2:	1b2d      	subs	r5, r5, r4
 800c4c4:	f045 0501 	orr.w	r5, r5, #1
 800c4c8:	605d      	str	r5, [r3, #4]
 800c4ca:	6813      	ldr	r3, [r2, #0]
 800c4cc:	4630      	mov	r0, r6
 800c4ce:	1b1c      	subs	r4, r3, r4
 800c4d0:	6014      	str	r4, [r2, #0]
 800c4d2:	f7fc fa29 	bl	8008928 <__malloc_unlock>
 800c4d6:	2001      	movs	r0, #1
 800c4d8:	e7d0      	b.n	800c47c <_malloc_trim_r+0x3c>
 800c4da:	bf00      	nop
 800c4dc:	20000478 	.word	0x20000478
 800c4e0:	20000880 	.word	0x20000880
 800c4e4:	2000108c 	.word	0x2000108c

0800c4e8 <_free_r>:
 800c4e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4ea:	4605      	mov	r5, r0
 800c4ec:	460f      	mov	r7, r1
 800c4ee:	2900      	cmp	r1, #0
 800c4f0:	f000 80b1 	beq.w	800c656 <_free_r+0x16e>
 800c4f4:	f7fc fa12 	bl	800891c <__malloc_lock>
 800c4f8:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800c4fc:	4856      	ldr	r0, [pc, #344]	; (800c658 <_free_r+0x170>)
 800c4fe:	f022 0401 	bic.w	r4, r2, #1
 800c502:	f1a7 0308 	sub.w	r3, r7, #8
 800c506:	eb03 0c04 	add.w	ip, r3, r4
 800c50a:	6881      	ldr	r1, [r0, #8]
 800c50c:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800c510:	4561      	cmp	r1, ip
 800c512:	f026 0603 	bic.w	r6, r6, #3
 800c516:	f002 0201 	and.w	r2, r2, #1
 800c51a:	d11b      	bne.n	800c554 <_free_r+0x6c>
 800c51c:	4434      	add	r4, r6
 800c51e:	b93a      	cbnz	r2, 800c530 <_free_r+0x48>
 800c520:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800c524:	1a9b      	subs	r3, r3, r2
 800c526:	4414      	add	r4, r2
 800c528:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800c52c:	60ca      	str	r2, [r1, #12]
 800c52e:	6091      	str	r1, [r2, #8]
 800c530:	f044 0201 	orr.w	r2, r4, #1
 800c534:	605a      	str	r2, [r3, #4]
 800c536:	6083      	str	r3, [r0, #8]
 800c538:	4b48      	ldr	r3, [pc, #288]	; (800c65c <_free_r+0x174>)
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	42a3      	cmp	r3, r4
 800c53e:	d804      	bhi.n	800c54a <_free_r+0x62>
 800c540:	4b47      	ldr	r3, [pc, #284]	; (800c660 <_free_r+0x178>)
 800c542:	4628      	mov	r0, r5
 800c544:	6819      	ldr	r1, [r3, #0]
 800c546:	f7ff ff7b 	bl	800c440 <_malloc_trim_r>
 800c54a:	4628      	mov	r0, r5
 800c54c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c550:	f7fc b9ea 	b.w	8008928 <__malloc_unlock>
 800c554:	f8cc 6004 	str.w	r6, [ip, #4]
 800c558:	2a00      	cmp	r2, #0
 800c55a:	d138      	bne.n	800c5ce <_free_r+0xe6>
 800c55c:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800c560:	f100 0708 	add.w	r7, r0, #8
 800c564:	1a5b      	subs	r3, r3, r1
 800c566:	440c      	add	r4, r1
 800c568:	6899      	ldr	r1, [r3, #8]
 800c56a:	42b9      	cmp	r1, r7
 800c56c:	d031      	beq.n	800c5d2 <_free_r+0xea>
 800c56e:	68df      	ldr	r7, [r3, #12]
 800c570:	60cf      	str	r7, [r1, #12]
 800c572:	60b9      	str	r1, [r7, #8]
 800c574:	eb0c 0106 	add.w	r1, ip, r6
 800c578:	6849      	ldr	r1, [r1, #4]
 800c57a:	07c9      	lsls	r1, r1, #31
 800c57c:	d40b      	bmi.n	800c596 <_free_r+0xae>
 800c57e:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800c582:	4434      	add	r4, r6
 800c584:	bb3a      	cbnz	r2, 800c5d6 <_free_r+0xee>
 800c586:	4e37      	ldr	r6, [pc, #220]	; (800c664 <_free_r+0x17c>)
 800c588:	42b1      	cmp	r1, r6
 800c58a:	d124      	bne.n	800c5d6 <_free_r+0xee>
 800c58c:	2201      	movs	r2, #1
 800c58e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c592:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800c596:	f044 0101 	orr.w	r1, r4, #1
 800c59a:	6059      	str	r1, [r3, #4]
 800c59c:	511c      	str	r4, [r3, r4]
 800c59e:	2a00      	cmp	r2, #0
 800c5a0:	d1d3      	bne.n	800c54a <_free_r+0x62>
 800c5a2:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800c5a6:	d21b      	bcs.n	800c5e0 <_free_r+0xf8>
 800c5a8:	0961      	lsrs	r1, r4, #5
 800c5aa:	08e2      	lsrs	r2, r4, #3
 800c5ac:	2401      	movs	r4, #1
 800c5ae:	408c      	lsls	r4, r1
 800c5b0:	6841      	ldr	r1, [r0, #4]
 800c5b2:	3201      	adds	r2, #1
 800c5b4:	430c      	orrs	r4, r1
 800c5b6:	6044      	str	r4, [r0, #4]
 800c5b8:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800c5bc:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 800c5c0:	3908      	subs	r1, #8
 800c5c2:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800c5c6:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800c5ca:	60e3      	str	r3, [r4, #12]
 800c5cc:	e7bd      	b.n	800c54a <_free_r+0x62>
 800c5ce:	2200      	movs	r2, #0
 800c5d0:	e7d0      	b.n	800c574 <_free_r+0x8c>
 800c5d2:	2201      	movs	r2, #1
 800c5d4:	e7ce      	b.n	800c574 <_free_r+0x8c>
 800c5d6:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800c5da:	60ce      	str	r6, [r1, #12]
 800c5dc:	60b1      	str	r1, [r6, #8]
 800c5de:	e7da      	b.n	800c596 <_free_r+0xae>
 800c5e0:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 800c5e4:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800c5e8:	d214      	bcs.n	800c614 <_free_r+0x12c>
 800c5ea:	09a2      	lsrs	r2, r4, #6
 800c5ec:	3238      	adds	r2, #56	; 0x38
 800c5ee:	1c51      	adds	r1, r2, #1
 800c5f0:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 800c5f4:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800c5f8:	428e      	cmp	r6, r1
 800c5fa:	d125      	bne.n	800c648 <_free_r+0x160>
 800c5fc:	2401      	movs	r4, #1
 800c5fe:	1092      	asrs	r2, r2, #2
 800c600:	fa04 f202 	lsl.w	r2, r4, r2
 800c604:	6844      	ldr	r4, [r0, #4]
 800c606:	4322      	orrs	r2, r4
 800c608:	6042      	str	r2, [r0, #4]
 800c60a:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800c60e:	60b3      	str	r3, [r6, #8]
 800c610:	60cb      	str	r3, [r1, #12]
 800c612:	e79a      	b.n	800c54a <_free_r+0x62>
 800c614:	2a14      	cmp	r2, #20
 800c616:	d801      	bhi.n	800c61c <_free_r+0x134>
 800c618:	325b      	adds	r2, #91	; 0x5b
 800c61a:	e7e8      	b.n	800c5ee <_free_r+0x106>
 800c61c:	2a54      	cmp	r2, #84	; 0x54
 800c61e:	d802      	bhi.n	800c626 <_free_r+0x13e>
 800c620:	0b22      	lsrs	r2, r4, #12
 800c622:	326e      	adds	r2, #110	; 0x6e
 800c624:	e7e3      	b.n	800c5ee <_free_r+0x106>
 800c626:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800c62a:	d802      	bhi.n	800c632 <_free_r+0x14a>
 800c62c:	0be2      	lsrs	r2, r4, #15
 800c62e:	3277      	adds	r2, #119	; 0x77
 800c630:	e7dd      	b.n	800c5ee <_free_r+0x106>
 800c632:	f240 5154 	movw	r1, #1364	; 0x554
 800c636:	428a      	cmp	r2, r1
 800c638:	bf96      	itet	ls
 800c63a:	0ca2      	lsrls	r2, r4, #18
 800c63c:	227e      	movhi	r2, #126	; 0x7e
 800c63e:	327c      	addls	r2, #124	; 0x7c
 800c640:	e7d5      	b.n	800c5ee <_free_r+0x106>
 800c642:	6889      	ldr	r1, [r1, #8]
 800c644:	428e      	cmp	r6, r1
 800c646:	d004      	beq.n	800c652 <_free_r+0x16a>
 800c648:	684a      	ldr	r2, [r1, #4]
 800c64a:	f022 0203 	bic.w	r2, r2, #3
 800c64e:	42a2      	cmp	r2, r4
 800c650:	d8f7      	bhi.n	800c642 <_free_r+0x15a>
 800c652:	68ce      	ldr	r6, [r1, #12]
 800c654:	e7d9      	b.n	800c60a <_free_r+0x122>
 800c656:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c658:	20000478 	.word	0x20000478
 800c65c:	20000884 	.word	0x20000884
 800c660:	200010bc 	.word	0x200010bc
 800c664:	20000480 	.word	0x20000480

0800c668 <__sfvwrite_r>:
 800c668:	6893      	ldr	r3, [r2, #8]
 800c66a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c66e:	4606      	mov	r6, r0
 800c670:	460c      	mov	r4, r1
 800c672:	4690      	mov	r8, r2
 800c674:	b91b      	cbnz	r3, 800c67e <__sfvwrite_r+0x16>
 800c676:	2000      	movs	r0, #0
 800c678:	b003      	add	sp, #12
 800c67a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c67e:	898b      	ldrh	r3, [r1, #12]
 800c680:	0718      	lsls	r0, r3, #28
 800c682:	d550      	bpl.n	800c726 <__sfvwrite_r+0xbe>
 800c684:	690b      	ldr	r3, [r1, #16]
 800c686:	2b00      	cmp	r3, #0
 800c688:	d04d      	beq.n	800c726 <__sfvwrite_r+0xbe>
 800c68a:	89a3      	ldrh	r3, [r4, #12]
 800c68c:	f8d8 7000 	ldr.w	r7, [r8]
 800c690:	f013 0902 	ands.w	r9, r3, #2
 800c694:	d16c      	bne.n	800c770 <__sfvwrite_r+0x108>
 800c696:	f013 0301 	ands.w	r3, r3, #1
 800c69a:	f000 809c 	beq.w	800c7d6 <__sfvwrite_r+0x16e>
 800c69e:	4648      	mov	r0, r9
 800c6a0:	46ca      	mov	sl, r9
 800c6a2:	46cb      	mov	fp, r9
 800c6a4:	f1bb 0f00 	cmp.w	fp, #0
 800c6a8:	f000 8103 	beq.w	800c8b2 <__sfvwrite_r+0x24a>
 800c6ac:	b950      	cbnz	r0, 800c6c4 <__sfvwrite_r+0x5c>
 800c6ae:	465a      	mov	r2, fp
 800c6b0:	210a      	movs	r1, #10
 800c6b2:	4650      	mov	r0, sl
 800c6b4:	f000 f9b6 	bl	800ca24 <memchr>
 800c6b8:	2800      	cmp	r0, #0
 800c6ba:	f000 80ff 	beq.w	800c8bc <__sfvwrite_r+0x254>
 800c6be:	3001      	adds	r0, #1
 800c6c0:	eba0 090a 	sub.w	r9, r0, sl
 800c6c4:	6820      	ldr	r0, [r4, #0]
 800c6c6:	6921      	ldr	r1, [r4, #16]
 800c6c8:	45d9      	cmp	r9, fp
 800c6ca:	464a      	mov	r2, r9
 800c6cc:	bf28      	it	cs
 800c6ce:	465a      	movcs	r2, fp
 800c6d0:	4288      	cmp	r0, r1
 800c6d2:	6963      	ldr	r3, [r4, #20]
 800c6d4:	f240 80f5 	bls.w	800c8c2 <__sfvwrite_r+0x25a>
 800c6d8:	68a5      	ldr	r5, [r4, #8]
 800c6da:	441d      	add	r5, r3
 800c6dc:	42aa      	cmp	r2, r5
 800c6de:	f340 80f0 	ble.w	800c8c2 <__sfvwrite_r+0x25a>
 800c6e2:	4651      	mov	r1, sl
 800c6e4:	462a      	mov	r2, r5
 800c6e6:	f000 f9b9 	bl	800ca5c <memmove>
 800c6ea:	6823      	ldr	r3, [r4, #0]
 800c6ec:	4621      	mov	r1, r4
 800c6ee:	442b      	add	r3, r5
 800c6f0:	4630      	mov	r0, r6
 800c6f2:	6023      	str	r3, [r4, #0]
 800c6f4:	f7ff fdfc 	bl	800c2f0 <_fflush_r>
 800c6f8:	2800      	cmp	r0, #0
 800c6fa:	d167      	bne.n	800c7cc <__sfvwrite_r+0x164>
 800c6fc:	ebb9 0905 	subs.w	r9, r9, r5
 800c700:	f040 80f7 	bne.w	800c8f2 <__sfvwrite_r+0x28a>
 800c704:	4621      	mov	r1, r4
 800c706:	4630      	mov	r0, r6
 800c708:	f7ff fdf2 	bl	800c2f0 <_fflush_r>
 800c70c:	2800      	cmp	r0, #0
 800c70e:	d15d      	bne.n	800c7cc <__sfvwrite_r+0x164>
 800c710:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800c714:	44aa      	add	sl, r5
 800c716:	ebab 0b05 	sub.w	fp, fp, r5
 800c71a:	1b55      	subs	r5, r2, r5
 800c71c:	f8c8 5008 	str.w	r5, [r8, #8]
 800c720:	2d00      	cmp	r5, #0
 800c722:	d1bf      	bne.n	800c6a4 <__sfvwrite_r+0x3c>
 800c724:	e7a7      	b.n	800c676 <__sfvwrite_r+0xe>
 800c726:	4621      	mov	r1, r4
 800c728:	4630      	mov	r0, r6
 800c72a:	f7fe fe9f 	bl	800b46c <__swsetup_r>
 800c72e:	2800      	cmp	r0, #0
 800c730:	d0ab      	beq.n	800c68a <__sfvwrite_r+0x22>
 800c732:	f04f 30ff 	mov.w	r0, #4294967295
 800c736:	e79f      	b.n	800c678 <__sfvwrite_r+0x10>
 800c738:	e9d7 b900 	ldrd	fp, r9, [r7]
 800c73c:	3708      	adds	r7, #8
 800c73e:	f1b9 0f00 	cmp.w	r9, #0
 800c742:	d0f9      	beq.n	800c738 <__sfvwrite_r+0xd0>
 800c744:	45d1      	cmp	r9, sl
 800c746:	464b      	mov	r3, r9
 800c748:	465a      	mov	r2, fp
 800c74a:	bf28      	it	cs
 800c74c:	4653      	movcs	r3, sl
 800c74e:	4630      	mov	r0, r6
 800c750:	69e1      	ldr	r1, [r4, #28]
 800c752:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c754:	47a8      	blx	r5
 800c756:	2800      	cmp	r0, #0
 800c758:	dd38      	ble.n	800c7cc <__sfvwrite_r+0x164>
 800c75a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c75e:	4483      	add	fp, r0
 800c760:	eba9 0900 	sub.w	r9, r9, r0
 800c764:	1a18      	subs	r0, r3, r0
 800c766:	f8c8 0008 	str.w	r0, [r8, #8]
 800c76a:	2800      	cmp	r0, #0
 800c76c:	d1e7      	bne.n	800c73e <__sfvwrite_r+0xd6>
 800c76e:	e782      	b.n	800c676 <__sfvwrite_r+0xe>
 800c770:	f04f 0b00 	mov.w	fp, #0
 800c774:	f8df a180 	ldr.w	sl, [pc, #384]	; 800c8f8 <__sfvwrite_r+0x290>
 800c778:	46d9      	mov	r9, fp
 800c77a:	e7e0      	b.n	800c73e <__sfvwrite_r+0xd6>
 800c77c:	e9d7 9a00 	ldrd	r9, sl, [r7]
 800c780:	3708      	adds	r7, #8
 800c782:	f1ba 0f00 	cmp.w	sl, #0
 800c786:	d0f9      	beq.n	800c77c <__sfvwrite_r+0x114>
 800c788:	89a3      	ldrh	r3, [r4, #12]
 800c78a:	68a2      	ldr	r2, [r4, #8]
 800c78c:	0599      	lsls	r1, r3, #22
 800c78e:	6820      	ldr	r0, [r4, #0]
 800c790:	d563      	bpl.n	800c85a <__sfvwrite_r+0x1f2>
 800c792:	4552      	cmp	r2, sl
 800c794:	d836      	bhi.n	800c804 <__sfvwrite_r+0x19c>
 800c796:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800c79a:	d033      	beq.n	800c804 <__sfvwrite_r+0x19c>
 800c79c:	6921      	ldr	r1, [r4, #16]
 800c79e:	6965      	ldr	r5, [r4, #20]
 800c7a0:	eba0 0b01 	sub.w	fp, r0, r1
 800c7a4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c7a8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c7ac:	f10b 0201 	add.w	r2, fp, #1
 800c7b0:	106d      	asrs	r5, r5, #1
 800c7b2:	4452      	add	r2, sl
 800c7b4:	4295      	cmp	r5, r2
 800c7b6:	bf38      	it	cc
 800c7b8:	4615      	movcc	r5, r2
 800c7ba:	055b      	lsls	r3, r3, #21
 800c7bc:	d53d      	bpl.n	800c83a <__sfvwrite_r+0x1d2>
 800c7be:	4629      	mov	r1, r5
 800c7c0:	4630      	mov	r0, r6
 800c7c2:	f7fb fe61 	bl	8008488 <_malloc_r>
 800c7c6:	b948      	cbnz	r0, 800c7dc <__sfvwrite_r+0x174>
 800c7c8:	230c      	movs	r3, #12
 800c7ca:	6033      	str	r3, [r6, #0]
 800c7cc:	89a3      	ldrh	r3, [r4, #12]
 800c7ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c7d2:	81a3      	strh	r3, [r4, #12]
 800c7d4:	e7ad      	b.n	800c732 <__sfvwrite_r+0xca>
 800c7d6:	4699      	mov	r9, r3
 800c7d8:	469a      	mov	sl, r3
 800c7da:	e7d2      	b.n	800c782 <__sfvwrite_r+0x11a>
 800c7dc:	465a      	mov	r2, fp
 800c7de:	6921      	ldr	r1, [r4, #16]
 800c7e0:	9001      	str	r0, [sp, #4]
 800c7e2:	f000 f92d 	bl	800ca40 <memcpy>
 800c7e6:	89a2      	ldrh	r2, [r4, #12]
 800c7e8:	9b01      	ldr	r3, [sp, #4]
 800c7ea:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800c7ee:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c7f2:	81a2      	strh	r2, [r4, #12]
 800c7f4:	4652      	mov	r2, sl
 800c7f6:	6123      	str	r3, [r4, #16]
 800c7f8:	6165      	str	r5, [r4, #20]
 800c7fa:	445b      	add	r3, fp
 800c7fc:	eba5 050b 	sub.w	r5, r5, fp
 800c800:	6023      	str	r3, [r4, #0]
 800c802:	60a5      	str	r5, [r4, #8]
 800c804:	4552      	cmp	r2, sl
 800c806:	bf28      	it	cs
 800c808:	4652      	movcs	r2, sl
 800c80a:	4655      	mov	r5, sl
 800c80c:	4649      	mov	r1, r9
 800c80e:	6820      	ldr	r0, [r4, #0]
 800c810:	9201      	str	r2, [sp, #4]
 800c812:	f000 f923 	bl	800ca5c <memmove>
 800c816:	68a3      	ldr	r3, [r4, #8]
 800c818:	9a01      	ldr	r2, [sp, #4]
 800c81a:	1a9b      	subs	r3, r3, r2
 800c81c:	60a3      	str	r3, [r4, #8]
 800c81e:	6823      	ldr	r3, [r4, #0]
 800c820:	441a      	add	r2, r3
 800c822:	6022      	str	r2, [r4, #0]
 800c824:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800c828:	44a9      	add	r9, r5
 800c82a:	ebaa 0a05 	sub.w	sl, sl, r5
 800c82e:	1b45      	subs	r5, r0, r5
 800c830:	f8c8 5008 	str.w	r5, [r8, #8]
 800c834:	2d00      	cmp	r5, #0
 800c836:	d1a4      	bne.n	800c782 <__sfvwrite_r+0x11a>
 800c838:	e71d      	b.n	800c676 <__sfvwrite_r+0xe>
 800c83a:	462a      	mov	r2, r5
 800c83c:	4630      	mov	r0, r6
 800c83e:	f000 fc5b 	bl	800d0f8 <_realloc_r>
 800c842:	4603      	mov	r3, r0
 800c844:	2800      	cmp	r0, #0
 800c846:	d1d5      	bne.n	800c7f4 <__sfvwrite_r+0x18c>
 800c848:	4630      	mov	r0, r6
 800c84a:	6921      	ldr	r1, [r4, #16]
 800c84c:	f7ff fe4c 	bl	800c4e8 <_free_r>
 800c850:	89a3      	ldrh	r3, [r4, #12]
 800c852:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c856:	81a3      	strh	r3, [r4, #12]
 800c858:	e7b6      	b.n	800c7c8 <__sfvwrite_r+0x160>
 800c85a:	6923      	ldr	r3, [r4, #16]
 800c85c:	4283      	cmp	r3, r0
 800c85e:	d302      	bcc.n	800c866 <__sfvwrite_r+0x1fe>
 800c860:	6961      	ldr	r1, [r4, #20]
 800c862:	4551      	cmp	r1, sl
 800c864:	d915      	bls.n	800c892 <__sfvwrite_r+0x22a>
 800c866:	4552      	cmp	r2, sl
 800c868:	bf28      	it	cs
 800c86a:	4652      	movcs	r2, sl
 800c86c:	4615      	mov	r5, r2
 800c86e:	4649      	mov	r1, r9
 800c870:	f000 f8f4 	bl	800ca5c <memmove>
 800c874:	68a3      	ldr	r3, [r4, #8]
 800c876:	6822      	ldr	r2, [r4, #0]
 800c878:	1b5b      	subs	r3, r3, r5
 800c87a:	442a      	add	r2, r5
 800c87c:	60a3      	str	r3, [r4, #8]
 800c87e:	6022      	str	r2, [r4, #0]
 800c880:	2b00      	cmp	r3, #0
 800c882:	d1cf      	bne.n	800c824 <__sfvwrite_r+0x1bc>
 800c884:	4621      	mov	r1, r4
 800c886:	4630      	mov	r0, r6
 800c888:	f7ff fd32 	bl	800c2f0 <_fflush_r>
 800c88c:	2800      	cmp	r0, #0
 800c88e:	d0c9      	beq.n	800c824 <__sfvwrite_r+0x1bc>
 800c890:	e79c      	b.n	800c7cc <__sfvwrite_r+0x164>
 800c892:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800c896:	459a      	cmp	sl, r3
 800c898:	bf38      	it	cc
 800c89a:	4653      	movcc	r3, sl
 800c89c:	fb93 f3f1 	sdiv	r3, r3, r1
 800c8a0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c8a2:	434b      	muls	r3, r1
 800c8a4:	464a      	mov	r2, r9
 800c8a6:	4630      	mov	r0, r6
 800c8a8:	69e1      	ldr	r1, [r4, #28]
 800c8aa:	47a8      	blx	r5
 800c8ac:	1e05      	subs	r5, r0, #0
 800c8ae:	dcb9      	bgt.n	800c824 <__sfvwrite_r+0x1bc>
 800c8b0:	e78c      	b.n	800c7cc <__sfvwrite_r+0x164>
 800c8b2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800c8b6:	2000      	movs	r0, #0
 800c8b8:	3708      	adds	r7, #8
 800c8ba:	e6f3      	b.n	800c6a4 <__sfvwrite_r+0x3c>
 800c8bc:	f10b 0901 	add.w	r9, fp, #1
 800c8c0:	e700      	b.n	800c6c4 <__sfvwrite_r+0x5c>
 800c8c2:	4293      	cmp	r3, r2
 800c8c4:	dc08      	bgt.n	800c8d8 <__sfvwrite_r+0x270>
 800c8c6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c8c8:	4652      	mov	r2, sl
 800c8ca:	4630      	mov	r0, r6
 800c8cc:	69e1      	ldr	r1, [r4, #28]
 800c8ce:	47a8      	blx	r5
 800c8d0:	1e05      	subs	r5, r0, #0
 800c8d2:	f73f af13 	bgt.w	800c6fc <__sfvwrite_r+0x94>
 800c8d6:	e779      	b.n	800c7cc <__sfvwrite_r+0x164>
 800c8d8:	4651      	mov	r1, sl
 800c8da:	9201      	str	r2, [sp, #4]
 800c8dc:	f000 f8be 	bl	800ca5c <memmove>
 800c8e0:	9a01      	ldr	r2, [sp, #4]
 800c8e2:	68a3      	ldr	r3, [r4, #8]
 800c8e4:	4615      	mov	r5, r2
 800c8e6:	1a9b      	subs	r3, r3, r2
 800c8e8:	60a3      	str	r3, [r4, #8]
 800c8ea:	6823      	ldr	r3, [r4, #0]
 800c8ec:	4413      	add	r3, r2
 800c8ee:	6023      	str	r3, [r4, #0]
 800c8f0:	e704      	b.n	800c6fc <__sfvwrite_r+0x94>
 800c8f2:	2001      	movs	r0, #1
 800c8f4:	e70c      	b.n	800c710 <__sfvwrite_r+0xa8>
 800c8f6:	bf00      	nop
 800c8f8:	7ffffc00 	.word	0x7ffffc00

0800c8fc <_fwalk_reent>:
 800c8fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c900:	4606      	mov	r6, r0
 800c902:	4688      	mov	r8, r1
 800c904:	2700      	movs	r7, #0
 800c906:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 800c90a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c90e:	f1b9 0901 	subs.w	r9, r9, #1
 800c912:	d505      	bpl.n	800c920 <_fwalk_reent+0x24>
 800c914:	6824      	ldr	r4, [r4, #0]
 800c916:	2c00      	cmp	r4, #0
 800c918:	d1f7      	bne.n	800c90a <_fwalk_reent+0xe>
 800c91a:	4638      	mov	r0, r7
 800c91c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c920:	89ab      	ldrh	r3, [r5, #12]
 800c922:	2b01      	cmp	r3, #1
 800c924:	d907      	bls.n	800c936 <_fwalk_reent+0x3a>
 800c926:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c92a:	3301      	adds	r3, #1
 800c92c:	d003      	beq.n	800c936 <_fwalk_reent+0x3a>
 800c92e:	4629      	mov	r1, r5
 800c930:	4630      	mov	r0, r6
 800c932:	47c0      	blx	r8
 800c934:	4307      	orrs	r7, r0
 800c936:	3568      	adds	r5, #104	; 0x68
 800c938:	e7e9      	b.n	800c90e <_fwalk_reent+0x12>
	...

0800c93c <_localeconv_r>:
 800c93c:	4800      	ldr	r0, [pc, #0]	; (800c940 <_localeconv_r+0x4>)
 800c93e:	4770      	bx	lr
 800c940:	2000097c 	.word	0x2000097c

0800c944 <__retarget_lock_init_recursive>:
 800c944:	4770      	bx	lr

0800c946 <__retarget_lock_close_recursive>:
 800c946:	4770      	bx	lr

0800c948 <__retarget_lock_acquire_recursive>:
 800c948:	4770      	bx	lr

0800c94a <__retarget_lock_release_recursive>:
 800c94a:	4770      	bx	lr

0800c94c <__swhatbuf_r>:
 800c94c:	b570      	push	{r4, r5, r6, lr}
 800c94e:	460e      	mov	r6, r1
 800c950:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c954:	4614      	mov	r4, r2
 800c956:	2900      	cmp	r1, #0
 800c958:	461d      	mov	r5, r3
 800c95a:	b096      	sub	sp, #88	; 0x58
 800c95c:	da09      	bge.n	800c972 <__swhatbuf_r+0x26>
 800c95e:	2200      	movs	r2, #0
 800c960:	89b3      	ldrh	r3, [r6, #12]
 800c962:	602a      	str	r2, [r5, #0]
 800c964:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800c968:	d116      	bne.n	800c998 <__swhatbuf_r+0x4c>
 800c96a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c96e:	6023      	str	r3, [r4, #0]
 800c970:	e015      	b.n	800c99e <__swhatbuf_r+0x52>
 800c972:	466a      	mov	r2, sp
 800c974:	f001 fd2e 	bl	800e3d4 <_fstat_r>
 800c978:	2800      	cmp	r0, #0
 800c97a:	dbf0      	blt.n	800c95e <__swhatbuf_r+0x12>
 800c97c:	9a01      	ldr	r2, [sp, #4]
 800c97e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800c982:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c986:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c98a:	425a      	negs	r2, r3
 800c98c:	415a      	adcs	r2, r3
 800c98e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c992:	602a      	str	r2, [r5, #0]
 800c994:	6023      	str	r3, [r4, #0]
 800c996:	e002      	b.n	800c99e <__swhatbuf_r+0x52>
 800c998:	2340      	movs	r3, #64	; 0x40
 800c99a:	4610      	mov	r0, r2
 800c99c:	6023      	str	r3, [r4, #0]
 800c99e:	b016      	add	sp, #88	; 0x58
 800c9a0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c9a4 <__smakebuf_r>:
 800c9a4:	898b      	ldrh	r3, [r1, #12]
 800c9a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c9a8:	079d      	lsls	r5, r3, #30
 800c9aa:	4606      	mov	r6, r0
 800c9ac:	460c      	mov	r4, r1
 800c9ae:	d507      	bpl.n	800c9c0 <__smakebuf_r+0x1c>
 800c9b0:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800c9b4:	6023      	str	r3, [r4, #0]
 800c9b6:	6123      	str	r3, [r4, #16]
 800c9b8:	2301      	movs	r3, #1
 800c9ba:	6163      	str	r3, [r4, #20]
 800c9bc:	b002      	add	sp, #8
 800c9be:	bd70      	pop	{r4, r5, r6, pc}
 800c9c0:	466a      	mov	r2, sp
 800c9c2:	ab01      	add	r3, sp, #4
 800c9c4:	f7ff ffc2 	bl	800c94c <__swhatbuf_r>
 800c9c8:	9900      	ldr	r1, [sp, #0]
 800c9ca:	4605      	mov	r5, r0
 800c9cc:	4630      	mov	r0, r6
 800c9ce:	f7fb fd5b 	bl	8008488 <_malloc_r>
 800c9d2:	b948      	cbnz	r0, 800c9e8 <__smakebuf_r+0x44>
 800c9d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c9d8:	059a      	lsls	r2, r3, #22
 800c9da:	d4ef      	bmi.n	800c9bc <__smakebuf_r+0x18>
 800c9dc:	f023 0303 	bic.w	r3, r3, #3
 800c9e0:	f043 0302 	orr.w	r3, r3, #2
 800c9e4:	81a3      	strh	r3, [r4, #12]
 800c9e6:	e7e3      	b.n	800c9b0 <__smakebuf_r+0xc>
 800c9e8:	4b0d      	ldr	r3, [pc, #52]	; (800ca20 <__smakebuf_r+0x7c>)
 800c9ea:	63f3      	str	r3, [r6, #60]	; 0x3c
 800c9ec:	89a3      	ldrh	r3, [r4, #12]
 800c9ee:	6020      	str	r0, [r4, #0]
 800c9f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c9f4:	81a3      	strh	r3, [r4, #12]
 800c9f6:	9b00      	ldr	r3, [sp, #0]
 800c9f8:	6120      	str	r0, [r4, #16]
 800c9fa:	6163      	str	r3, [r4, #20]
 800c9fc:	9b01      	ldr	r3, [sp, #4]
 800c9fe:	b15b      	cbz	r3, 800ca18 <__smakebuf_r+0x74>
 800ca00:	4630      	mov	r0, r6
 800ca02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ca06:	f001 fcf7 	bl	800e3f8 <_isatty_r>
 800ca0a:	b128      	cbz	r0, 800ca18 <__smakebuf_r+0x74>
 800ca0c:	89a3      	ldrh	r3, [r4, #12]
 800ca0e:	f023 0303 	bic.w	r3, r3, #3
 800ca12:	f043 0301 	orr.w	r3, r3, #1
 800ca16:	81a3      	strh	r3, [r4, #12]
 800ca18:	89a0      	ldrh	r0, [r4, #12]
 800ca1a:	4305      	orrs	r5, r0
 800ca1c:	81a5      	strh	r5, [r4, #12]
 800ca1e:	e7cd      	b.n	800c9bc <__smakebuf_r+0x18>
 800ca20:	0800c38d 	.word	0x0800c38d

0800ca24 <memchr>:
 800ca24:	4603      	mov	r3, r0
 800ca26:	b510      	push	{r4, lr}
 800ca28:	b2c9      	uxtb	r1, r1
 800ca2a:	4402      	add	r2, r0
 800ca2c:	4293      	cmp	r3, r2
 800ca2e:	4618      	mov	r0, r3
 800ca30:	d101      	bne.n	800ca36 <memchr+0x12>
 800ca32:	2000      	movs	r0, #0
 800ca34:	e003      	b.n	800ca3e <memchr+0x1a>
 800ca36:	7804      	ldrb	r4, [r0, #0]
 800ca38:	3301      	adds	r3, #1
 800ca3a:	428c      	cmp	r4, r1
 800ca3c:	d1f6      	bne.n	800ca2c <memchr+0x8>
 800ca3e:	bd10      	pop	{r4, pc}

0800ca40 <memcpy>:
 800ca40:	440a      	add	r2, r1
 800ca42:	4291      	cmp	r1, r2
 800ca44:	f100 33ff 	add.w	r3, r0, #4294967295
 800ca48:	d100      	bne.n	800ca4c <memcpy+0xc>
 800ca4a:	4770      	bx	lr
 800ca4c:	b510      	push	{r4, lr}
 800ca4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ca52:	4291      	cmp	r1, r2
 800ca54:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ca58:	d1f9      	bne.n	800ca4e <memcpy+0xe>
 800ca5a:	bd10      	pop	{r4, pc}

0800ca5c <memmove>:
 800ca5c:	4288      	cmp	r0, r1
 800ca5e:	b510      	push	{r4, lr}
 800ca60:	eb01 0402 	add.w	r4, r1, r2
 800ca64:	d902      	bls.n	800ca6c <memmove+0x10>
 800ca66:	4284      	cmp	r4, r0
 800ca68:	4623      	mov	r3, r4
 800ca6a:	d807      	bhi.n	800ca7c <memmove+0x20>
 800ca6c:	1e43      	subs	r3, r0, #1
 800ca6e:	42a1      	cmp	r1, r4
 800ca70:	d008      	beq.n	800ca84 <memmove+0x28>
 800ca72:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ca76:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ca7a:	e7f8      	b.n	800ca6e <memmove+0x12>
 800ca7c:	4601      	mov	r1, r0
 800ca7e:	4402      	add	r2, r0
 800ca80:	428a      	cmp	r2, r1
 800ca82:	d100      	bne.n	800ca86 <memmove+0x2a>
 800ca84:	bd10      	pop	{r4, pc}
 800ca86:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ca8a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ca8e:	e7f7      	b.n	800ca80 <memmove+0x24>

0800ca90 <_Balloc>:
 800ca90:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800ca92:	b570      	push	{r4, r5, r6, lr}
 800ca94:	4605      	mov	r5, r0
 800ca96:	460c      	mov	r4, r1
 800ca98:	b17b      	cbz	r3, 800caba <_Balloc+0x2a>
 800ca9a:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800ca9c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800caa0:	b9a0      	cbnz	r0, 800cacc <_Balloc+0x3c>
 800caa2:	2101      	movs	r1, #1
 800caa4:	fa01 f604 	lsl.w	r6, r1, r4
 800caa8:	1d72      	adds	r2, r6, #5
 800caaa:	4628      	mov	r0, r5
 800caac:	0092      	lsls	r2, r2, #2
 800caae:	f001 fb7f 	bl	800e1b0 <_calloc_r>
 800cab2:	b148      	cbz	r0, 800cac8 <_Balloc+0x38>
 800cab4:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800cab8:	e00b      	b.n	800cad2 <_Balloc+0x42>
 800caba:	2221      	movs	r2, #33	; 0x21
 800cabc:	2104      	movs	r1, #4
 800cabe:	f001 fb77 	bl	800e1b0 <_calloc_r>
 800cac2:	64e8      	str	r0, [r5, #76]	; 0x4c
 800cac4:	2800      	cmp	r0, #0
 800cac6:	d1e8      	bne.n	800ca9a <_Balloc+0xa>
 800cac8:	2000      	movs	r0, #0
 800caca:	bd70      	pop	{r4, r5, r6, pc}
 800cacc:	6802      	ldr	r2, [r0, #0]
 800cace:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800cad2:	2300      	movs	r3, #0
 800cad4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cad8:	e7f7      	b.n	800caca <_Balloc+0x3a>

0800cada <_Bfree>:
 800cada:	b131      	cbz	r1, 800caea <_Bfree+0x10>
 800cadc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800cade:	684a      	ldr	r2, [r1, #4]
 800cae0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800cae4:	6008      	str	r0, [r1, #0]
 800cae6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800caea:	4770      	bx	lr

0800caec <__multadd>:
 800caec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800caf0:	4698      	mov	r8, r3
 800caf2:	460c      	mov	r4, r1
 800caf4:	2300      	movs	r3, #0
 800caf6:	690e      	ldr	r6, [r1, #16]
 800caf8:	4607      	mov	r7, r0
 800cafa:	f101 0014 	add.w	r0, r1, #20
 800cafe:	6805      	ldr	r5, [r0, #0]
 800cb00:	3301      	adds	r3, #1
 800cb02:	b2a9      	uxth	r1, r5
 800cb04:	fb02 8101 	mla	r1, r2, r1, r8
 800cb08:	0c2d      	lsrs	r5, r5, #16
 800cb0a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800cb0e:	fb02 c505 	mla	r5, r2, r5, ip
 800cb12:	b289      	uxth	r1, r1
 800cb14:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800cb18:	429e      	cmp	r6, r3
 800cb1a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800cb1e:	f840 1b04 	str.w	r1, [r0], #4
 800cb22:	dcec      	bgt.n	800cafe <__multadd+0x12>
 800cb24:	f1b8 0f00 	cmp.w	r8, #0
 800cb28:	d022      	beq.n	800cb70 <__multadd+0x84>
 800cb2a:	68a3      	ldr	r3, [r4, #8]
 800cb2c:	42b3      	cmp	r3, r6
 800cb2e:	dc19      	bgt.n	800cb64 <__multadd+0x78>
 800cb30:	6861      	ldr	r1, [r4, #4]
 800cb32:	4638      	mov	r0, r7
 800cb34:	3101      	adds	r1, #1
 800cb36:	f7ff ffab 	bl	800ca90 <_Balloc>
 800cb3a:	4605      	mov	r5, r0
 800cb3c:	b928      	cbnz	r0, 800cb4a <__multadd+0x5e>
 800cb3e:	4602      	mov	r2, r0
 800cb40:	21b5      	movs	r1, #181	; 0xb5
 800cb42:	4b0d      	ldr	r3, [pc, #52]	; (800cb78 <__multadd+0x8c>)
 800cb44:	480d      	ldr	r0, [pc, #52]	; (800cb7c <__multadd+0x90>)
 800cb46:	f001 fb15 	bl	800e174 <__assert_func>
 800cb4a:	6922      	ldr	r2, [r4, #16]
 800cb4c:	f104 010c 	add.w	r1, r4, #12
 800cb50:	3202      	adds	r2, #2
 800cb52:	0092      	lsls	r2, r2, #2
 800cb54:	300c      	adds	r0, #12
 800cb56:	f7ff ff73 	bl	800ca40 <memcpy>
 800cb5a:	4621      	mov	r1, r4
 800cb5c:	4638      	mov	r0, r7
 800cb5e:	f7ff ffbc 	bl	800cada <_Bfree>
 800cb62:	462c      	mov	r4, r5
 800cb64:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800cb68:	3601      	adds	r6, #1
 800cb6a:	f8c3 8014 	str.w	r8, [r3, #20]
 800cb6e:	6126      	str	r6, [r4, #16]
 800cb70:	4620      	mov	r0, r4
 800cb72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb76:	bf00      	nop
 800cb78:	0801028d 	.word	0x0801028d
 800cb7c:	080102fd 	.word	0x080102fd

0800cb80 <__hi0bits>:
 800cb80:	0c02      	lsrs	r2, r0, #16
 800cb82:	0412      	lsls	r2, r2, #16
 800cb84:	4603      	mov	r3, r0
 800cb86:	b9ca      	cbnz	r2, 800cbbc <__hi0bits+0x3c>
 800cb88:	0403      	lsls	r3, r0, #16
 800cb8a:	2010      	movs	r0, #16
 800cb8c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800cb90:	bf04      	itt	eq
 800cb92:	021b      	lsleq	r3, r3, #8
 800cb94:	3008      	addeq	r0, #8
 800cb96:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800cb9a:	bf04      	itt	eq
 800cb9c:	011b      	lsleq	r3, r3, #4
 800cb9e:	3004      	addeq	r0, #4
 800cba0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800cba4:	bf04      	itt	eq
 800cba6:	009b      	lsleq	r3, r3, #2
 800cba8:	3002      	addeq	r0, #2
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	db05      	blt.n	800cbba <__hi0bits+0x3a>
 800cbae:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800cbb2:	f100 0001 	add.w	r0, r0, #1
 800cbb6:	bf08      	it	eq
 800cbb8:	2020      	moveq	r0, #32
 800cbba:	4770      	bx	lr
 800cbbc:	2000      	movs	r0, #0
 800cbbe:	e7e5      	b.n	800cb8c <__hi0bits+0xc>

0800cbc0 <__lo0bits>:
 800cbc0:	6803      	ldr	r3, [r0, #0]
 800cbc2:	4602      	mov	r2, r0
 800cbc4:	f013 0007 	ands.w	r0, r3, #7
 800cbc8:	d00b      	beq.n	800cbe2 <__lo0bits+0x22>
 800cbca:	07d9      	lsls	r1, r3, #31
 800cbcc:	d422      	bmi.n	800cc14 <__lo0bits+0x54>
 800cbce:	0798      	lsls	r0, r3, #30
 800cbd0:	bf49      	itett	mi
 800cbd2:	085b      	lsrmi	r3, r3, #1
 800cbd4:	089b      	lsrpl	r3, r3, #2
 800cbd6:	2001      	movmi	r0, #1
 800cbd8:	6013      	strmi	r3, [r2, #0]
 800cbda:	bf5c      	itt	pl
 800cbdc:	2002      	movpl	r0, #2
 800cbde:	6013      	strpl	r3, [r2, #0]
 800cbe0:	4770      	bx	lr
 800cbe2:	b299      	uxth	r1, r3
 800cbe4:	b909      	cbnz	r1, 800cbea <__lo0bits+0x2a>
 800cbe6:	2010      	movs	r0, #16
 800cbe8:	0c1b      	lsrs	r3, r3, #16
 800cbea:	f013 0fff 	tst.w	r3, #255	; 0xff
 800cbee:	bf04      	itt	eq
 800cbf0:	0a1b      	lsreq	r3, r3, #8
 800cbf2:	3008      	addeq	r0, #8
 800cbf4:	0719      	lsls	r1, r3, #28
 800cbf6:	bf04      	itt	eq
 800cbf8:	091b      	lsreq	r3, r3, #4
 800cbfa:	3004      	addeq	r0, #4
 800cbfc:	0799      	lsls	r1, r3, #30
 800cbfe:	bf04      	itt	eq
 800cc00:	089b      	lsreq	r3, r3, #2
 800cc02:	3002      	addeq	r0, #2
 800cc04:	07d9      	lsls	r1, r3, #31
 800cc06:	d403      	bmi.n	800cc10 <__lo0bits+0x50>
 800cc08:	085b      	lsrs	r3, r3, #1
 800cc0a:	f100 0001 	add.w	r0, r0, #1
 800cc0e:	d003      	beq.n	800cc18 <__lo0bits+0x58>
 800cc10:	6013      	str	r3, [r2, #0]
 800cc12:	4770      	bx	lr
 800cc14:	2000      	movs	r0, #0
 800cc16:	4770      	bx	lr
 800cc18:	2020      	movs	r0, #32
 800cc1a:	4770      	bx	lr

0800cc1c <__i2b>:
 800cc1c:	b510      	push	{r4, lr}
 800cc1e:	460c      	mov	r4, r1
 800cc20:	2101      	movs	r1, #1
 800cc22:	f7ff ff35 	bl	800ca90 <_Balloc>
 800cc26:	4602      	mov	r2, r0
 800cc28:	b928      	cbnz	r0, 800cc36 <__i2b+0x1a>
 800cc2a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800cc2e:	4b04      	ldr	r3, [pc, #16]	; (800cc40 <__i2b+0x24>)
 800cc30:	4804      	ldr	r0, [pc, #16]	; (800cc44 <__i2b+0x28>)
 800cc32:	f001 fa9f 	bl	800e174 <__assert_func>
 800cc36:	2301      	movs	r3, #1
 800cc38:	6144      	str	r4, [r0, #20]
 800cc3a:	6103      	str	r3, [r0, #16]
 800cc3c:	bd10      	pop	{r4, pc}
 800cc3e:	bf00      	nop
 800cc40:	0801028d 	.word	0x0801028d
 800cc44:	080102fd 	.word	0x080102fd

0800cc48 <__multiply>:
 800cc48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc4c:	4614      	mov	r4, r2
 800cc4e:	690a      	ldr	r2, [r1, #16]
 800cc50:	6923      	ldr	r3, [r4, #16]
 800cc52:	460d      	mov	r5, r1
 800cc54:	429a      	cmp	r2, r3
 800cc56:	bfbe      	ittt	lt
 800cc58:	460b      	movlt	r3, r1
 800cc5a:	4625      	movlt	r5, r4
 800cc5c:	461c      	movlt	r4, r3
 800cc5e:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800cc62:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800cc66:	68ab      	ldr	r3, [r5, #8]
 800cc68:	6869      	ldr	r1, [r5, #4]
 800cc6a:	eb0a 0709 	add.w	r7, sl, r9
 800cc6e:	42bb      	cmp	r3, r7
 800cc70:	b085      	sub	sp, #20
 800cc72:	bfb8      	it	lt
 800cc74:	3101      	addlt	r1, #1
 800cc76:	f7ff ff0b 	bl	800ca90 <_Balloc>
 800cc7a:	b930      	cbnz	r0, 800cc8a <__multiply+0x42>
 800cc7c:	4602      	mov	r2, r0
 800cc7e:	f240 115d 	movw	r1, #349	; 0x15d
 800cc82:	4b41      	ldr	r3, [pc, #260]	; (800cd88 <__multiply+0x140>)
 800cc84:	4841      	ldr	r0, [pc, #260]	; (800cd8c <__multiply+0x144>)
 800cc86:	f001 fa75 	bl	800e174 <__assert_func>
 800cc8a:	f100 0614 	add.w	r6, r0, #20
 800cc8e:	4633      	mov	r3, r6
 800cc90:	2200      	movs	r2, #0
 800cc92:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800cc96:	4543      	cmp	r3, r8
 800cc98:	d31e      	bcc.n	800ccd8 <__multiply+0x90>
 800cc9a:	f105 0c14 	add.w	ip, r5, #20
 800cc9e:	f104 0314 	add.w	r3, r4, #20
 800cca2:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800cca6:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800ccaa:	9202      	str	r2, [sp, #8]
 800ccac:	ebac 0205 	sub.w	r2, ip, r5
 800ccb0:	3a15      	subs	r2, #21
 800ccb2:	f022 0203 	bic.w	r2, r2, #3
 800ccb6:	3204      	adds	r2, #4
 800ccb8:	f105 0115 	add.w	r1, r5, #21
 800ccbc:	458c      	cmp	ip, r1
 800ccbe:	bf38      	it	cc
 800ccc0:	2204      	movcc	r2, #4
 800ccc2:	9201      	str	r2, [sp, #4]
 800ccc4:	9a02      	ldr	r2, [sp, #8]
 800ccc6:	9303      	str	r3, [sp, #12]
 800ccc8:	429a      	cmp	r2, r3
 800ccca:	d808      	bhi.n	800ccde <__multiply+0x96>
 800cccc:	2f00      	cmp	r7, #0
 800ccce:	dc55      	bgt.n	800cd7c <__multiply+0x134>
 800ccd0:	6107      	str	r7, [r0, #16]
 800ccd2:	b005      	add	sp, #20
 800ccd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccd8:	f843 2b04 	str.w	r2, [r3], #4
 800ccdc:	e7db      	b.n	800cc96 <__multiply+0x4e>
 800ccde:	f8b3 a000 	ldrh.w	sl, [r3]
 800cce2:	f1ba 0f00 	cmp.w	sl, #0
 800cce6:	d020      	beq.n	800cd2a <__multiply+0xe2>
 800cce8:	46b1      	mov	r9, r6
 800ccea:	2200      	movs	r2, #0
 800ccec:	f105 0e14 	add.w	lr, r5, #20
 800ccf0:	f85e 4b04 	ldr.w	r4, [lr], #4
 800ccf4:	f8d9 b000 	ldr.w	fp, [r9]
 800ccf8:	b2a1      	uxth	r1, r4
 800ccfa:	fa1f fb8b 	uxth.w	fp, fp
 800ccfe:	fb0a b101 	mla	r1, sl, r1, fp
 800cd02:	4411      	add	r1, r2
 800cd04:	f8d9 2000 	ldr.w	r2, [r9]
 800cd08:	0c24      	lsrs	r4, r4, #16
 800cd0a:	0c12      	lsrs	r2, r2, #16
 800cd0c:	fb0a 2404 	mla	r4, sl, r4, r2
 800cd10:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800cd14:	b289      	uxth	r1, r1
 800cd16:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800cd1a:	45f4      	cmp	ip, lr
 800cd1c:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800cd20:	f849 1b04 	str.w	r1, [r9], #4
 800cd24:	d8e4      	bhi.n	800ccf0 <__multiply+0xa8>
 800cd26:	9901      	ldr	r1, [sp, #4]
 800cd28:	5072      	str	r2, [r6, r1]
 800cd2a:	9a03      	ldr	r2, [sp, #12]
 800cd2c:	3304      	adds	r3, #4
 800cd2e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800cd32:	f1b9 0f00 	cmp.w	r9, #0
 800cd36:	d01f      	beq.n	800cd78 <__multiply+0x130>
 800cd38:	46b6      	mov	lr, r6
 800cd3a:	f04f 0a00 	mov.w	sl, #0
 800cd3e:	6834      	ldr	r4, [r6, #0]
 800cd40:	f105 0114 	add.w	r1, r5, #20
 800cd44:	880a      	ldrh	r2, [r1, #0]
 800cd46:	f8be b002 	ldrh.w	fp, [lr, #2]
 800cd4a:	b2a4      	uxth	r4, r4
 800cd4c:	fb09 b202 	mla	r2, r9, r2, fp
 800cd50:	4492      	add	sl, r2
 800cd52:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800cd56:	f84e 4b04 	str.w	r4, [lr], #4
 800cd5a:	f851 4b04 	ldr.w	r4, [r1], #4
 800cd5e:	f8be 2000 	ldrh.w	r2, [lr]
 800cd62:	0c24      	lsrs	r4, r4, #16
 800cd64:	fb09 2404 	mla	r4, r9, r4, r2
 800cd68:	458c      	cmp	ip, r1
 800cd6a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800cd6e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800cd72:	d8e7      	bhi.n	800cd44 <__multiply+0xfc>
 800cd74:	9a01      	ldr	r2, [sp, #4]
 800cd76:	50b4      	str	r4, [r6, r2]
 800cd78:	3604      	adds	r6, #4
 800cd7a:	e7a3      	b.n	800ccc4 <__multiply+0x7c>
 800cd7c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d1a5      	bne.n	800ccd0 <__multiply+0x88>
 800cd84:	3f01      	subs	r7, #1
 800cd86:	e7a1      	b.n	800cccc <__multiply+0x84>
 800cd88:	0801028d 	.word	0x0801028d
 800cd8c:	080102fd 	.word	0x080102fd

0800cd90 <__pow5mult>:
 800cd90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd94:	4615      	mov	r5, r2
 800cd96:	f012 0203 	ands.w	r2, r2, #3
 800cd9a:	4606      	mov	r6, r0
 800cd9c:	460f      	mov	r7, r1
 800cd9e:	d007      	beq.n	800cdb0 <__pow5mult+0x20>
 800cda0:	4c1a      	ldr	r4, [pc, #104]	; (800ce0c <__pow5mult+0x7c>)
 800cda2:	3a01      	subs	r2, #1
 800cda4:	2300      	movs	r3, #0
 800cda6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cdaa:	f7ff fe9f 	bl	800caec <__multadd>
 800cdae:	4607      	mov	r7, r0
 800cdb0:	10ad      	asrs	r5, r5, #2
 800cdb2:	d027      	beq.n	800ce04 <__pow5mult+0x74>
 800cdb4:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800cdb6:	b944      	cbnz	r4, 800cdca <__pow5mult+0x3a>
 800cdb8:	f240 2171 	movw	r1, #625	; 0x271
 800cdbc:	4630      	mov	r0, r6
 800cdbe:	f7ff ff2d 	bl	800cc1c <__i2b>
 800cdc2:	2300      	movs	r3, #0
 800cdc4:	4604      	mov	r4, r0
 800cdc6:	64b0      	str	r0, [r6, #72]	; 0x48
 800cdc8:	6003      	str	r3, [r0, #0]
 800cdca:	f04f 0900 	mov.w	r9, #0
 800cdce:	07eb      	lsls	r3, r5, #31
 800cdd0:	d50a      	bpl.n	800cde8 <__pow5mult+0x58>
 800cdd2:	4639      	mov	r1, r7
 800cdd4:	4622      	mov	r2, r4
 800cdd6:	4630      	mov	r0, r6
 800cdd8:	f7ff ff36 	bl	800cc48 <__multiply>
 800cddc:	4680      	mov	r8, r0
 800cdde:	4639      	mov	r1, r7
 800cde0:	4630      	mov	r0, r6
 800cde2:	f7ff fe7a 	bl	800cada <_Bfree>
 800cde6:	4647      	mov	r7, r8
 800cde8:	106d      	asrs	r5, r5, #1
 800cdea:	d00b      	beq.n	800ce04 <__pow5mult+0x74>
 800cdec:	6820      	ldr	r0, [r4, #0]
 800cdee:	b938      	cbnz	r0, 800ce00 <__pow5mult+0x70>
 800cdf0:	4622      	mov	r2, r4
 800cdf2:	4621      	mov	r1, r4
 800cdf4:	4630      	mov	r0, r6
 800cdf6:	f7ff ff27 	bl	800cc48 <__multiply>
 800cdfa:	6020      	str	r0, [r4, #0]
 800cdfc:	f8c0 9000 	str.w	r9, [r0]
 800ce00:	4604      	mov	r4, r0
 800ce02:	e7e4      	b.n	800cdce <__pow5mult+0x3e>
 800ce04:	4638      	mov	r0, r7
 800ce06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce0a:	bf00      	nop
 800ce0c:	08010450 	.word	0x08010450

0800ce10 <__lshift>:
 800ce10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce14:	460c      	mov	r4, r1
 800ce16:	4607      	mov	r7, r0
 800ce18:	4691      	mov	r9, r2
 800ce1a:	6923      	ldr	r3, [r4, #16]
 800ce1c:	6849      	ldr	r1, [r1, #4]
 800ce1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ce22:	68a3      	ldr	r3, [r4, #8]
 800ce24:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ce28:	f108 0601 	add.w	r6, r8, #1
 800ce2c:	42b3      	cmp	r3, r6
 800ce2e:	db0b      	blt.n	800ce48 <__lshift+0x38>
 800ce30:	4638      	mov	r0, r7
 800ce32:	f7ff fe2d 	bl	800ca90 <_Balloc>
 800ce36:	4605      	mov	r5, r0
 800ce38:	b948      	cbnz	r0, 800ce4e <__lshift+0x3e>
 800ce3a:	4602      	mov	r2, r0
 800ce3c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ce40:	4b27      	ldr	r3, [pc, #156]	; (800cee0 <__lshift+0xd0>)
 800ce42:	4828      	ldr	r0, [pc, #160]	; (800cee4 <__lshift+0xd4>)
 800ce44:	f001 f996 	bl	800e174 <__assert_func>
 800ce48:	3101      	adds	r1, #1
 800ce4a:	005b      	lsls	r3, r3, #1
 800ce4c:	e7ee      	b.n	800ce2c <__lshift+0x1c>
 800ce4e:	2300      	movs	r3, #0
 800ce50:	f100 0114 	add.w	r1, r0, #20
 800ce54:	f100 0210 	add.w	r2, r0, #16
 800ce58:	4618      	mov	r0, r3
 800ce5a:	4553      	cmp	r3, sl
 800ce5c:	db33      	blt.n	800cec6 <__lshift+0xb6>
 800ce5e:	6920      	ldr	r0, [r4, #16]
 800ce60:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ce64:	f104 0314 	add.w	r3, r4, #20
 800ce68:	f019 091f 	ands.w	r9, r9, #31
 800ce6c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ce70:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ce74:	d02b      	beq.n	800cece <__lshift+0xbe>
 800ce76:	468a      	mov	sl, r1
 800ce78:	2200      	movs	r2, #0
 800ce7a:	f1c9 0e20 	rsb	lr, r9, #32
 800ce7e:	6818      	ldr	r0, [r3, #0]
 800ce80:	fa00 f009 	lsl.w	r0, r0, r9
 800ce84:	4302      	orrs	r2, r0
 800ce86:	f84a 2b04 	str.w	r2, [sl], #4
 800ce8a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce8e:	459c      	cmp	ip, r3
 800ce90:	fa22 f20e 	lsr.w	r2, r2, lr
 800ce94:	d8f3      	bhi.n	800ce7e <__lshift+0x6e>
 800ce96:	ebac 0304 	sub.w	r3, ip, r4
 800ce9a:	3b15      	subs	r3, #21
 800ce9c:	f023 0303 	bic.w	r3, r3, #3
 800cea0:	3304      	adds	r3, #4
 800cea2:	f104 0015 	add.w	r0, r4, #21
 800cea6:	4584      	cmp	ip, r0
 800cea8:	bf38      	it	cc
 800ceaa:	2304      	movcc	r3, #4
 800ceac:	50ca      	str	r2, [r1, r3]
 800ceae:	b10a      	cbz	r2, 800ceb4 <__lshift+0xa4>
 800ceb0:	f108 0602 	add.w	r6, r8, #2
 800ceb4:	3e01      	subs	r6, #1
 800ceb6:	4638      	mov	r0, r7
 800ceb8:	4621      	mov	r1, r4
 800ceba:	612e      	str	r6, [r5, #16]
 800cebc:	f7ff fe0d 	bl	800cada <_Bfree>
 800cec0:	4628      	mov	r0, r5
 800cec2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cec6:	f842 0f04 	str.w	r0, [r2, #4]!
 800ceca:	3301      	adds	r3, #1
 800cecc:	e7c5      	b.n	800ce5a <__lshift+0x4a>
 800cece:	3904      	subs	r1, #4
 800ced0:	f853 2b04 	ldr.w	r2, [r3], #4
 800ced4:	459c      	cmp	ip, r3
 800ced6:	f841 2f04 	str.w	r2, [r1, #4]!
 800ceda:	d8f9      	bhi.n	800ced0 <__lshift+0xc0>
 800cedc:	e7ea      	b.n	800ceb4 <__lshift+0xa4>
 800cede:	bf00      	nop
 800cee0:	0801028d 	.word	0x0801028d
 800cee4:	080102fd 	.word	0x080102fd

0800cee8 <__mcmp>:
 800cee8:	4603      	mov	r3, r0
 800ceea:	690a      	ldr	r2, [r1, #16]
 800ceec:	6900      	ldr	r0, [r0, #16]
 800ceee:	b530      	push	{r4, r5, lr}
 800cef0:	1a80      	subs	r0, r0, r2
 800cef2:	d10d      	bne.n	800cf10 <__mcmp+0x28>
 800cef4:	3314      	adds	r3, #20
 800cef6:	3114      	adds	r1, #20
 800cef8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cefc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cf00:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cf04:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cf08:	4295      	cmp	r5, r2
 800cf0a:	d002      	beq.n	800cf12 <__mcmp+0x2a>
 800cf0c:	d304      	bcc.n	800cf18 <__mcmp+0x30>
 800cf0e:	2001      	movs	r0, #1
 800cf10:	bd30      	pop	{r4, r5, pc}
 800cf12:	42a3      	cmp	r3, r4
 800cf14:	d3f4      	bcc.n	800cf00 <__mcmp+0x18>
 800cf16:	e7fb      	b.n	800cf10 <__mcmp+0x28>
 800cf18:	f04f 30ff 	mov.w	r0, #4294967295
 800cf1c:	e7f8      	b.n	800cf10 <__mcmp+0x28>
	...

0800cf20 <__mdiff>:
 800cf20:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf24:	460c      	mov	r4, r1
 800cf26:	4606      	mov	r6, r0
 800cf28:	4611      	mov	r1, r2
 800cf2a:	4620      	mov	r0, r4
 800cf2c:	4692      	mov	sl, r2
 800cf2e:	f7ff ffdb 	bl	800cee8 <__mcmp>
 800cf32:	1e05      	subs	r5, r0, #0
 800cf34:	d111      	bne.n	800cf5a <__mdiff+0x3a>
 800cf36:	4629      	mov	r1, r5
 800cf38:	4630      	mov	r0, r6
 800cf3a:	f7ff fda9 	bl	800ca90 <_Balloc>
 800cf3e:	4602      	mov	r2, r0
 800cf40:	b928      	cbnz	r0, 800cf4e <__mdiff+0x2e>
 800cf42:	f240 2132 	movw	r1, #562	; 0x232
 800cf46:	4b3c      	ldr	r3, [pc, #240]	; (800d038 <__mdiff+0x118>)
 800cf48:	483c      	ldr	r0, [pc, #240]	; (800d03c <__mdiff+0x11c>)
 800cf4a:	f001 f913 	bl	800e174 <__assert_func>
 800cf4e:	2301      	movs	r3, #1
 800cf50:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cf54:	4610      	mov	r0, r2
 800cf56:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf5a:	bfa4      	itt	ge
 800cf5c:	4653      	movge	r3, sl
 800cf5e:	46a2      	movge	sl, r4
 800cf60:	4630      	mov	r0, r6
 800cf62:	f8da 1004 	ldr.w	r1, [sl, #4]
 800cf66:	bfa6      	itte	ge
 800cf68:	461c      	movge	r4, r3
 800cf6a:	2500      	movge	r5, #0
 800cf6c:	2501      	movlt	r5, #1
 800cf6e:	f7ff fd8f 	bl	800ca90 <_Balloc>
 800cf72:	4602      	mov	r2, r0
 800cf74:	b918      	cbnz	r0, 800cf7e <__mdiff+0x5e>
 800cf76:	f44f 7110 	mov.w	r1, #576	; 0x240
 800cf7a:	4b2f      	ldr	r3, [pc, #188]	; (800d038 <__mdiff+0x118>)
 800cf7c:	e7e4      	b.n	800cf48 <__mdiff+0x28>
 800cf7e:	f100 0814 	add.w	r8, r0, #20
 800cf82:	f8da 7010 	ldr.w	r7, [sl, #16]
 800cf86:	60c5      	str	r5, [r0, #12]
 800cf88:	f04f 0c00 	mov.w	ip, #0
 800cf8c:	f10a 0514 	add.w	r5, sl, #20
 800cf90:	f10a 0010 	add.w	r0, sl, #16
 800cf94:	46c2      	mov	sl, r8
 800cf96:	6926      	ldr	r6, [r4, #16]
 800cf98:	f104 0914 	add.w	r9, r4, #20
 800cf9c:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800cfa0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800cfa4:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800cfa8:	f859 3b04 	ldr.w	r3, [r9], #4
 800cfac:	fa1f f18b 	uxth.w	r1, fp
 800cfb0:	4461      	add	r1, ip
 800cfb2:	fa1f fc83 	uxth.w	ip, r3
 800cfb6:	0c1b      	lsrs	r3, r3, #16
 800cfb8:	eba1 010c 	sub.w	r1, r1, ip
 800cfbc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800cfc0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800cfc4:	b289      	uxth	r1, r1
 800cfc6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800cfca:	454e      	cmp	r6, r9
 800cfcc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800cfd0:	f84a 3b04 	str.w	r3, [sl], #4
 800cfd4:	d8e6      	bhi.n	800cfa4 <__mdiff+0x84>
 800cfd6:	1b33      	subs	r3, r6, r4
 800cfd8:	3b15      	subs	r3, #21
 800cfda:	f023 0303 	bic.w	r3, r3, #3
 800cfde:	3415      	adds	r4, #21
 800cfe0:	3304      	adds	r3, #4
 800cfe2:	42a6      	cmp	r6, r4
 800cfe4:	bf38      	it	cc
 800cfe6:	2304      	movcc	r3, #4
 800cfe8:	441d      	add	r5, r3
 800cfea:	4443      	add	r3, r8
 800cfec:	461e      	mov	r6, r3
 800cfee:	462c      	mov	r4, r5
 800cff0:	4574      	cmp	r4, lr
 800cff2:	d30e      	bcc.n	800d012 <__mdiff+0xf2>
 800cff4:	f10e 0103 	add.w	r1, lr, #3
 800cff8:	1b49      	subs	r1, r1, r5
 800cffa:	f021 0103 	bic.w	r1, r1, #3
 800cffe:	3d03      	subs	r5, #3
 800d000:	45ae      	cmp	lr, r5
 800d002:	bf38      	it	cc
 800d004:	2100      	movcc	r1, #0
 800d006:	4419      	add	r1, r3
 800d008:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800d00c:	b18b      	cbz	r3, 800d032 <__mdiff+0x112>
 800d00e:	6117      	str	r7, [r2, #16]
 800d010:	e7a0      	b.n	800cf54 <__mdiff+0x34>
 800d012:	f854 8b04 	ldr.w	r8, [r4], #4
 800d016:	fa1f f188 	uxth.w	r1, r8
 800d01a:	4461      	add	r1, ip
 800d01c:	1408      	asrs	r0, r1, #16
 800d01e:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800d022:	b289      	uxth	r1, r1
 800d024:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d028:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d02c:	f846 1b04 	str.w	r1, [r6], #4
 800d030:	e7de      	b.n	800cff0 <__mdiff+0xd0>
 800d032:	3f01      	subs	r7, #1
 800d034:	e7e8      	b.n	800d008 <__mdiff+0xe8>
 800d036:	bf00      	nop
 800d038:	0801028d 	.word	0x0801028d
 800d03c:	080102fd 	.word	0x080102fd

0800d040 <__d2b>:
 800d040:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800d044:	2101      	movs	r1, #1
 800d046:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800d04a:	4690      	mov	r8, r2
 800d04c:	461d      	mov	r5, r3
 800d04e:	f7ff fd1f 	bl	800ca90 <_Balloc>
 800d052:	4604      	mov	r4, r0
 800d054:	b930      	cbnz	r0, 800d064 <__d2b+0x24>
 800d056:	4602      	mov	r2, r0
 800d058:	f240 310a 	movw	r1, #778	; 0x30a
 800d05c:	4b24      	ldr	r3, [pc, #144]	; (800d0f0 <__d2b+0xb0>)
 800d05e:	4825      	ldr	r0, [pc, #148]	; (800d0f4 <__d2b+0xb4>)
 800d060:	f001 f888 	bl	800e174 <__assert_func>
 800d064:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800d068:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800d06c:	bb2d      	cbnz	r5, 800d0ba <__d2b+0x7a>
 800d06e:	9301      	str	r3, [sp, #4]
 800d070:	f1b8 0300 	subs.w	r3, r8, #0
 800d074:	d026      	beq.n	800d0c4 <__d2b+0x84>
 800d076:	4668      	mov	r0, sp
 800d078:	9300      	str	r3, [sp, #0]
 800d07a:	f7ff fda1 	bl	800cbc0 <__lo0bits>
 800d07e:	9900      	ldr	r1, [sp, #0]
 800d080:	b1f0      	cbz	r0, 800d0c0 <__d2b+0x80>
 800d082:	9a01      	ldr	r2, [sp, #4]
 800d084:	f1c0 0320 	rsb	r3, r0, #32
 800d088:	fa02 f303 	lsl.w	r3, r2, r3
 800d08c:	430b      	orrs	r3, r1
 800d08e:	40c2      	lsrs	r2, r0
 800d090:	6163      	str	r3, [r4, #20]
 800d092:	9201      	str	r2, [sp, #4]
 800d094:	9b01      	ldr	r3, [sp, #4]
 800d096:	2b00      	cmp	r3, #0
 800d098:	bf14      	ite	ne
 800d09a:	2102      	movne	r1, #2
 800d09c:	2101      	moveq	r1, #1
 800d09e:	61a3      	str	r3, [r4, #24]
 800d0a0:	6121      	str	r1, [r4, #16]
 800d0a2:	b1c5      	cbz	r5, 800d0d6 <__d2b+0x96>
 800d0a4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d0a8:	4405      	add	r5, r0
 800d0aa:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d0ae:	603d      	str	r5, [r7, #0]
 800d0b0:	6030      	str	r0, [r6, #0]
 800d0b2:	4620      	mov	r0, r4
 800d0b4:	b002      	add	sp, #8
 800d0b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d0ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d0be:	e7d6      	b.n	800d06e <__d2b+0x2e>
 800d0c0:	6161      	str	r1, [r4, #20]
 800d0c2:	e7e7      	b.n	800d094 <__d2b+0x54>
 800d0c4:	a801      	add	r0, sp, #4
 800d0c6:	f7ff fd7b 	bl	800cbc0 <__lo0bits>
 800d0ca:	2101      	movs	r1, #1
 800d0cc:	9b01      	ldr	r3, [sp, #4]
 800d0ce:	6121      	str	r1, [r4, #16]
 800d0d0:	6163      	str	r3, [r4, #20]
 800d0d2:	3020      	adds	r0, #32
 800d0d4:	e7e5      	b.n	800d0a2 <__d2b+0x62>
 800d0d6:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800d0da:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d0de:	6038      	str	r0, [r7, #0]
 800d0e0:	6918      	ldr	r0, [r3, #16]
 800d0e2:	f7ff fd4d 	bl	800cb80 <__hi0bits>
 800d0e6:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800d0ea:	6031      	str	r1, [r6, #0]
 800d0ec:	e7e1      	b.n	800d0b2 <__d2b+0x72>
 800d0ee:	bf00      	nop
 800d0f0:	0801028d 	.word	0x0801028d
 800d0f4:	080102fd 	.word	0x080102fd

0800d0f8 <_realloc_r>:
 800d0f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0fc:	460c      	mov	r4, r1
 800d0fe:	4681      	mov	r9, r0
 800d100:	4611      	mov	r1, r2
 800d102:	b924      	cbnz	r4, 800d10e <_realloc_r+0x16>
 800d104:	b003      	add	sp, #12
 800d106:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d10a:	f7fb b9bd 	b.w	8008488 <_malloc_r>
 800d10e:	9201      	str	r2, [sp, #4]
 800d110:	f7fb fc04 	bl	800891c <__malloc_lock>
 800d114:	9901      	ldr	r1, [sp, #4]
 800d116:	f101 080b 	add.w	r8, r1, #11
 800d11a:	f1b8 0f16 	cmp.w	r8, #22
 800d11e:	d90b      	bls.n	800d138 <_realloc_r+0x40>
 800d120:	f038 0807 	bics.w	r8, r8, #7
 800d124:	d50a      	bpl.n	800d13c <_realloc_r+0x44>
 800d126:	230c      	movs	r3, #12
 800d128:	f04f 0b00 	mov.w	fp, #0
 800d12c:	f8c9 3000 	str.w	r3, [r9]
 800d130:	4658      	mov	r0, fp
 800d132:	b003      	add	sp, #12
 800d134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d138:	f04f 0810 	mov.w	r8, #16
 800d13c:	4588      	cmp	r8, r1
 800d13e:	d3f2      	bcc.n	800d126 <_realloc_r+0x2e>
 800d140:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800d144:	f1a4 0a08 	sub.w	sl, r4, #8
 800d148:	f025 0603 	bic.w	r6, r5, #3
 800d14c:	45b0      	cmp	r8, r6
 800d14e:	f340 8173 	ble.w	800d438 <_realloc_r+0x340>
 800d152:	48aa      	ldr	r0, [pc, #680]	; (800d3fc <_realloc_r+0x304>)
 800d154:	eb0a 0306 	add.w	r3, sl, r6
 800d158:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800d15c:	685a      	ldr	r2, [r3, #4]
 800d15e:	459c      	cmp	ip, r3
 800d160:	9001      	str	r0, [sp, #4]
 800d162:	d005      	beq.n	800d170 <_realloc_r+0x78>
 800d164:	f022 0001 	bic.w	r0, r2, #1
 800d168:	4418      	add	r0, r3
 800d16a:	6840      	ldr	r0, [r0, #4]
 800d16c:	07c7      	lsls	r7, r0, #31
 800d16e:	d427      	bmi.n	800d1c0 <_realloc_r+0xc8>
 800d170:	f022 0203 	bic.w	r2, r2, #3
 800d174:	459c      	cmp	ip, r3
 800d176:	eb06 0702 	add.w	r7, r6, r2
 800d17a:	d119      	bne.n	800d1b0 <_realloc_r+0xb8>
 800d17c:	f108 0010 	add.w	r0, r8, #16
 800d180:	42b8      	cmp	r0, r7
 800d182:	dc1f      	bgt.n	800d1c4 <_realloc_r+0xcc>
 800d184:	9a01      	ldr	r2, [sp, #4]
 800d186:	eba7 0708 	sub.w	r7, r7, r8
 800d18a:	eb0a 0308 	add.w	r3, sl, r8
 800d18e:	f047 0701 	orr.w	r7, r7, #1
 800d192:	6093      	str	r3, [r2, #8]
 800d194:	605f      	str	r7, [r3, #4]
 800d196:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800d19a:	4648      	mov	r0, r9
 800d19c:	f003 0301 	and.w	r3, r3, #1
 800d1a0:	ea43 0308 	orr.w	r3, r3, r8
 800d1a4:	f844 3c04 	str.w	r3, [r4, #-4]
 800d1a8:	f7fb fbbe 	bl	8008928 <__malloc_unlock>
 800d1ac:	46a3      	mov	fp, r4
 800d1ae:	e7bf      	b.n	800d130 <_realloc_r+0x38>
 800d1b0:	45b8      	cmp	r8, r7
 800d1b2:	dc07      	bgt.n	800d1c4 <_realloc_r+0xcc>
 800d1b4:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800d1b8:	60da      	str	r2, [r3, #12]
 800d1ba:	6093      	str	r3, [r2, #8]
 800d1bc:	4655      	mov	r5, sl
 800d1be:	e080      	b.n	800d2c2 <_realloc_r+0x1ca>
 800d1c0:	2200      	movs	r2, #0
 800d1c2:	4613      	mov	r3, r2
 800d1c4:	07e8      	lsls	r0, r5, #31
 800d1c6:	f100 80e8 	bmi.w	800d39a <_realloc_r+0x2a2>
 800d1ca:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800d1ce:	ebaa 0505 	sub.w	r5, sl, r5
 800d1d2:	6868      	ldr	r0, [r5, #4]
 800d1d4:	f020 0003 	bic.w	r0, r0, #3
 800d1d8:	eb00 0b06 	add.w	fp, r0, r6
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	f000 80a7 	beq.w	800d330 <_realloc_r+0x238>
 800d1e2:	459c      	cmp	ip, r3
 800d1e4:	eb02 070b 	add.w	r7, r2, fp
 800d1e8:	d14b      	bne.n	800d282 <_realloc_r+0x18a>
 800d1ea:	f108 0310 	add.w	r3, r8, #16
 800d1ee:	42bb      	cmp	r3, r7
 800d1f0:	f300 809e 	bgt.w	800d330 <_realloc_r+0x238>
 800d1f4:	46ab      	mov	fp, r5
 800d1f6:	68eb      	ldr	r3, [r5, #12]
 800d1f8:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800d1fc:	60d3      	str	r3, [r2, #12]
 800d1fe:	609a      	str	r2, [r3, #8]
 800d200:	1f32      	subs	r2, r6, #4
 800d202:	2a24      	cmp	r2, #36	; 0x24
 800d204:	d838      	bhi.n	800d278 <_realloc_r+0x180>
 800d206:	2a13      	cmp	r2, #19
 800d208:	d934      	bls.n	800d274 <_realloc_r+0x17c>
 800d20a:	6823      	ldr	r3, [r4, #0]
 800d20c:	2a1b      	cmp	r2, #27
 800d20e:	60ab      	str	r3, [r5, #8]
 800d210:	6863      	ldr	r3, [r4, #4]
 800d212:	60eb      	str	r3, [r5, #12]
 800d214:	d81b      	bhi.n	800d24e <_realloc_r+0x156>
 800d216:	3408      	adds	r4, #8
 800d218:	f105 0310 	add.w	r3, r5, #16
 800d21c:	6822      	ldr	r2, [r4, #0]
 800d21e:	601a      	str	r2, [r3, #0]
 800d220:	6862      	ldr	r2, [r4, #4]
 800d222:	605a      	str	r2, [r3, #4]
 800d224:	68a2      	ldr	r2, [r4, #8]
 800d226:	609a      	str	r2, [r3, #8]
 800d228:	9a01      	ldr	r2, [sp, #4]
 800d22a:	eba7 0708 	sub.w	r7, r7, r8
 800d22e:	eb05 0308 	add.w	r3, r5, r8
 800d232:	f047 0701 	orr.w	r7, r7, #1
 800d236:	6093      	str	r3, [r2, #8]
 800d238:	605f      	str	r7, [r3, #4]
 800d23a:	686b      	ldr	r3, [r5, #4]
 800d23c:	f003 0301 	and.w	r3, r3, #1
 800d240:	ea43 0308 	orr.w	r3, r3, r8
 800d244:	606b      	str	r3, [r5, #4]
 800d246:	4648      	mov	r0, r9
 800d248:	f7fb fb6e 	bl	8008928 <__malloc_unlock>
 800d24c:	e770      	b.n	800d130 <_realloc_r+0x38>
 800d24e:	68a3      	ldr	r3, [r4, #8]
 800d250:	2a24      	cmp	r2, #36	; 0x24
 800d252:	612b      	str	r3, [r5, #16]
 800d254:	68e3      	ldr	r3, [r4, #12]
 800d256:	bf18      	it	ne
 800d258:	3410      	addne	r4, #16
 800d25a:	616b      	str	r3, [r5, #20]
 800d25c:	bf09      	itett	eq
 800d25e:	6923      	ldreq	r3, [r4, #16]
 800d260:	f105 0318 	addne.w	r3, r5, #24
 800d264:	61ab      	streq	r3, [r5, #24]
 800d266:	6962      	ldreq	r2, [r4, #20]
 800d268:	bf02      	ittt	eq
 800d26a:	f105 0320 	addeq.w	r3, r5, #32
 800d26e:	61ea      	streq	r2, [r5, #28]
 800d270:	3418      	addeq	r4, #24
 800d272:	e7d3      	b.n	800d21c <_realloc_r+0x124>
 800d274:	465b      	mov	r3, fp
 800d276:	e7d1      	b.n	800d21c <_realloc_r+0x124>
 800d278:	4621      	mov	r1, r4
 800d27a:	4658      	mov	r0, fp
 800d27c:	f7ff fbee 	bl	800ca5c <memmove>
 800d280:	e7d2      	b.n	800d228 <_realloc_r+0x130>
 800d282:	45b8      	cmp	r8, r7
 800d284:	dc54      	bgt.n	800d330 <_realloc_r+0x238>
 800d286:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800d28a:	4628      	mov	r0, r5
 800d28c:	60da      	str	r2, [r3, #12]
 800d28e:	6093      	str	r3, [r2, #8]
 800d290:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800d294:	68eb      	ldr	r3, [r5, #12]
 800d296:	60d3      	str	r3, [r2, #12]
 800d298:	609a      	str	r2, [r3, #8]
 800d29a:	1f32      	subs	r2, r6, #4
 800d29c:	2a24      	cmp	r2, #36	; 0x24
 800d29e:	d843      	bhi.n	800d328 <_realloc_r+0x230>
 800d2a0:	2a13      	cmp	r2, #19
 800d2a2:	d908      	bls.n	800d2b6 <_realloc_r+0x1be>
 800d2a4:	6823      	ldr	r3, [r4, #0]
 800d2a6:	2a1b      	cmp	r2, #27
 800d2a8:	60ab      	str	r3, [r5, #8]
 800d2aa:	6863      	ldr	r3, [r4, #4]
 800d2ac:	60eb      	str	r3, [r5, #12]
 800d2ae:	d828      	bhi.n	800d302 <_realloc_r+0x20a>
 800d2b0:	3408      	adds	r4, #8
 800d2b2:	f105 0010 	add.w	r0, r5, #16
 800d2b6:	6823      	ldr	r3, [r4, #0]
 800d2b8:	6003      	str	r3, [r0, #0]
 800d2ba:	6863      	ldr	r3, [r4, #4]
 800d2bc:	6043      	str	r3, [r0, #4]
 800d2be:	68a3      	ldr	r3, [r4, #8]
 800d2c0:	6083      	str	r3, [r0, #8]
 800d2c2:	686a      	ldr	r2, [r5, #4]
 800d2c4:	eba7 0008 	sub.w	r0, r7, r8
 800d2c8:	280f      	cmp	r0, #15
 800d2ca:	f002 0201 	and.w	r2, r2, #1
 800d2ce:	eb05 0307 	add.w	r3, r5, r7
 800d2d2:	f240 80b3 	bls.w	800d43c <_realloc_r+0x344>
 800d2d6:	eb05 0108 	add.w	r1, r5, r8
 800d2da:	ea48 0202 	orr.w	r2, r8, r2
 800d2de:	f040 0001 	orr.w	r0, r0, #1
 800d2e2:	606a      	str	r2, [r5, #4]
 800d2e4:	6048      	str	r0, [r1, #4]
 800d2e6:	685a      	ldr	r2, [r3, #4]
 800d2e8:	4648      	mov	r0, r9
 800d2ea:	f042 0201 	orr.w	r2, r2, #1
 800d2ee:	605a      	str	r2, [r3, #4]
 800d2f0:	3108      	adds	r1, #8
 800d2f2:	f7ff f8f9 	bl	800c4e8 <_free_r>
 800d2f6:	4648      	mov	r0, r9
 800d2f8:	f7fb fb16 	bl	8008928 <__malloc_unlock>
 800d2fc:	f105 0b08 	add.w	fp, r5, #8
 800d300:	e716      	b.n	800d130 <_realloc_r+0x38>
 800d302:	68a3      	ldr	r3, [r4, #8]
 800d304:	2a24      	cmp	r2, #36	; 0x24
 800d306:	612b      	str	r3, [r5, #16]
 800d308:	68e3      	ldr	r3, [r4, #12]
 800d30a:	bf18      	it	ne
 800d30c:	f105 0018 	addne.w	r0, r5, #24
 800d310:	616b      	str	r3, [r5, #20]
 800d312:	bf09      	itett	eq
 800d314:	6923      	ldreq	r3, [r4, #16]
 800d316:	3410      	addne	r4, #16
 800d318:	61ab      	streq	r3, [r5, #24]
 800d31a:	6963      	ldreq	r3, [r4, #20]
 800d31c:	bf02      	ittt	eq
 800d31e:	f105 0020 	addeq.w	r0, r5, #32
 800d322:	61eb      	streq	r3, [r5, #28]
 800d324:	3418      	addeq	r4, #24
 800d326:	e7c6      	b.n	800d2b6 <_realloc_r+0x1be>
 800d328:	4621      	mov	r1, r4
 800d32a:	f7ff fb97 	bl	800ca5c <memmove>
 800d32e:	e7c8      	b.n	800d2c2 <_realloc_r+0x1ca>
 800d330:	45d8      	cmp	r8, fp
 800d332:	dc32      	bgt.n	800d39a <_realloc_r+0x2a2>
 800d334:	4628      	mov	r0, r5
 800d336:	68eb      	ldr	r3, [r5, #12]
 800d338:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800d33c:	60d3      	str	r3, [r2, #12]
 800d33e:	609a      	str	r2, [r3, #8]
 800d340:	1f32      	subs	r2, r6, #4
 800d342:	2a24      	cmp	r2, #36	; 0x24
 800d344:	d825      	bhi.n	800d392 <_realloc_r+0x29a>
 800d346:	2a13      	cmp	r2, #19
 800d348:	d908      	bls.n	800d35c <_realloc_r+0x264>
 800d34a:	6823      	ldr	r3, [r4, #0]
 800d34c:	2a1b      	cmp	r2, #27
 800d34e:	60ab      	str	r3, [r5, #8]
 800d350:	6863      	ldr	r3, [r4, #4]
 800d352:	60eb      	str	r3, [r5, #12]
 800d354:	d80a      	bhi.n	800d36c <_realloc_r+0x274>
 800d356:	3408      	adds	r4, #8
 800d358:	f105 0010 	add.w	r0, r5, #16
 800d35c:	6823      	ldr	r3, [r4, #0]
 800d35e:	6003      	str	r3, [r0, #0]
 800d360:	6863      	ldr	r3, [r4, #4]
 800d362:	6043      	str	r3, [r0, #4]
 800d364:	68a3      	ldr	r3, [r4, #8]
 800d366:	6083      	str	r3, [r0, #8]
 800d368:	465f      	mov	r7, fp
 800d36a:	e7aa      	b.n	800d2c2 <_realloc_r+0x1ca>
 800d36c:	68a3      	ldr	r3, [r4, #8]
 800d36e:	2a24      	cmp	r2, #36	; 0x24
 800d370:	612b      	str	r3, [r5, #16]
 800d372:	68e3      	ldr	r3, [r4, #12]
 800d374:	bf18      	it	ne
 800d376:	f105 0018 	addne.w	r0, r5, #24
 800d37a:	616b      	str	r3, [r5, #20]
 800d37c:	bf09      	itett	eq
 800d37e:	6923      	ldreq	r3, [r4, #16]
 800d380:	3410      	addne	r4, #16
 800d382:	61ab      	streq	r3, [r5, #24]
 800d384:	6963      	ldreq	r3, [r4, #20]
 800d386:	bf02      	ittt	eq
 800d388:	f105 0020 	addeq.w	r0, r5, #32
 800d38c:	61eb      	streq	r3, [r5, #28]
 800d38e:	3418      	addeq	r4, #24
 800d390:	e7e4      	b.n	800d35c <_realloc_r+0x264>
 800d392:	4621      	mov	r1, r4
 800d394:	f7ff fb62 	bl	800ca5c <memmove>
 800d398:	e7e6      	b.n	800d368 <_realloc_r+0x270>
 800d39a:	4648      	mov	r0, r9
 800d39c:	f7fb f874 	bl	8008488 <_malloc_r>
 800d3a0:	4683      	mov	fp, r0
 800d3a2:	2800      	cmp	r0, #0
 800d3a4:	f43f af4f 	beq.w	800d246 <_realloc_r+0x14e>
 800d3a8:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800d3ac:	f1a0 0208 	sub.w	r2, r0, #8
 800d3b0:	f023 0301 	bic.w	r3, r3, #1
 800d3b4:	4453      	add	r3, sl
 800d3b6:	4293      	cmp	r3, r2
 800d3b8:	d105      	bne.n	800d3c6 <_realloc_r+0x2ce>
 800d3ba:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800d3be:	f027 0703 	bic.w	r7, r7, #3
 800d3c2:	4437      	add	r7, r6
 800d3c4:	e6fa      	b.n	800d1bc <_realloc_r+0xc4>
 800d3c6:	1f32      	subs	r2, r6, #4
 800d3c8:	2a24      	cmp	r2, #36	; 0x24
 800d3ca:	d831      	bhi.n	800d430 <_realloc_r+0x338>
 800d3cc:	2a13      	cmp	r2, #19
 800d3ce:	d92c      	bls.n	800d42a <_realloc_r+0x332>
 800d3d0:	6823      	ldr	r3, [r4, #0]
 800d3d2:	2a1b      	cmp	r2, #27
 800d3d4:	6003      	str	r3, [r0, #0]
 800d3d6:	6863      	ldr	r3, [r4, #4]
 800d3d8:	6043      	str	r3, [r0, #4]
 800d3da:	d811      	bhi.n	800d400 <_realloc_r+0x308>
 800d3dc:	f104 0208 	add.w	r2, r4, #8
 800d3e0:	f100 0308 	add.w	r3, r0, #8
 800d3e4:	6811      	ldr	r1, [r2, #0]
 800d3e6:	6019      	str	r1, [r3, #0]
 800d3e8:	6851      	ldr	r1, [r2, #4]
 800d3ea:	6059      	str	r1, [r3, #4]
 800d3ec:	6892      	ldr	r2, [r2, #8]
 800d3ee:	609a      	str	r2, [r3, #8]
 800d3f0:	4621      	mov	r1, r4
 800d3f2:	4648      	mov	r0, r9
 800d3f4:	f7ff f878 	bl	800c4e8 <_free_r>
 800d3f8:	e725      	b.n	800d246 <_realloc_r+0x14e>
 800d3fa:	bf00      	nop
 800d3fc:	20000478 	.word	0x20000478
 800d400:	68a3      	ldr	r3, [r4, #8]
 800d402:	2a24      	cmp	r2, #36	; 0x24
 800d404:	6083      	str	r3, [r0, #8]
 800d406:	68e3      	ldr	r3, [r4, #12]
 800d408:	bf18      	it	ne
 800d40a:	f104 0210 	addne.w	r2, r4, #16
 800d40e:	60c3      	str	r3, [r0, #12]
 800d410:	bf09      	itett	eq
 800d412:	6923      	ldreq	r3, [r4, #16]
 800d414:	f100 0310 	addne.w	r3, r0, #16
 800d418:	6103      	streq	r3, [r0, #16]
 800d41a:	6961      	ldreq	r1, [r4, #20]
 800d41c:	bf02      	ittt	eq
 800d41e:	f104 0218 	addeq.w	r2, r4, #24
 800d422:	f100 0318 	addeq.w	r3, r0, #24
 800d426:	6141      	streq	r1, [r0, #20]
 800d428:	e7dc      	b.n	800d3e4 <_realloc_r+0x2ec>
 800d42a:	4603      	mov	r3, r0
 800d42c:	4622      	mov	r2, r4
 800d42e:	e7d9      	b.n	800d3e4 <_realloc_r+0x2ec>
 800d430:	4621      	mov	r1, r4
 800d432:	f7ff fb13 	bl	800ca5c <memmove>
 800d436:	e7db      	b.n	800d3f0 <_realloc_r+0x2f8>
 800d438:	4637      	mov	r7, r6
 800d43a:	e6bf      	b.n	800d1bc <_realloc_r+0xc4>
 800d43c:	4317      	orrs	r7, r2
 800d43e:	606f      	str	r7, [r5, #4]
 800d440:	685a      	ldr	r2, [r3, #4]
 800d442:	f042 0201 	orr.w	r2, r2, #1
 800d446:	605a      	str	r2, [r3, #4]
 800d448:	e755      	b.n	800d2f6 <_realloc_r+0x1fe>
 800d44a:	bf00      	nop

0800d44c <frexp>:
 800d44c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d44e:	4617      	mov	r7, r2
 800d450:	2200      	movs	r2, #0
 800d452:	603a      	str	r2, [r7, #0]
 800d454:	4a14      	ldr	r2, [pc, #80]	; (800d4a8 <frexp+0x5c>)
 800d456:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800d45a:	4296      	cmp	r6, r2
 800d45c:	4604      	mov	r4, r0
 800d45e:	460d      	mov	r5, r1
 800d460:	460b      	mov	r3, r1
 800d462:	dc1e      	bgt.n	800d4a2 <frexp+0x56>
 800d464:	4602      	mov	r2, r0
 800d466:	4332      	orrs	r2, r6
 800d468:	d01b      	beq.n	800d4a2 <frexp+0x56>
 800d46a:	4a10      	ldr	r2, [pc, #64]	; (800d4ac <frexp+0x60>)
 800d46c:	400a      	ands	r2, r1
 800d46e:	b952      	cbnz	r2, 800d486 <frexp+0x3a>
 800d470:	2200      	movs	r2, #0
 800d472:	4b0f      	ldr	r3, [pc, #60]	; (800d4b0 <frexp+0x64>)
 800d474:	f7f3 f830 	bl	80004d8 <__aeabi_dmul>
 800d478:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800d47c:	4604      	mov	r4, r0
 800d47e:	460b      	mov	r3, r1
 800d480:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800d484:	603a      	str	r2, [r7, #0]
 800d486:	683a      	ldr	r2, [r7, #0]
 800d488:	1536      	asrs	r6, r6, #20
 800d48a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d48e:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800d492:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d496:	4416      	add	r6, r2
 800d498:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800d49c:	603e      	str	r6, [r7, #0]
 800d49e:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800d4a2:	4620      	mov	r0, r4
 800d4a4:	4629      	mov	r1, r5
 800d4a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d4a8:	7fefffff 	.word	0x7fefffff
 800d4ac:	7ff00000 	.word	0x7ff00000
 800d4b0:	43500000 	.word	0x43500000

0800d4b4 <__sread>:
 800d4b4:	b510      	push	{r4, lr}
 800d4b6:	460c      	mov	r4, r1
 800d4b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d4bc:	f000 ffd6 	bl	800e46c <_read_r>
 800d4c0:	2800      	cmp	r0, #0
 800d4c2:	bfab      	itete	ge
 800d4c4:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800d4c6:	89a3      	ldrhlt	r3, [r4, #12]
 800d4c8:	181b      	addge	r3, r3, r0
 800d4ca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d4ce:	bfac      	ite	ge
 800d4d0:	6523      	strge	r3, [r4, #80]	; 0x50
 800d4d2:	81a3      	strhlt	r3, [r4, #12]
 800d4d4:	bd10      	pop	{r4, pc}

0800d4d6 <__swrite>:
 800d4d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d4da:	461f      	mov	r7, r3
 800d4dc:	898b      	ldrh	r3, [r1, #12]
 800d4de:	4605      	mov	r5, r0
 800d4e0:	05db      	lsls	r3, r3, #23
 800d4e2:	460c      	mov	r4, r1
 800d4e4:	4616      	mov	r6, r2
 800d4e6:	d505      	bpl.n	800d4f4 <__swrite+0x1e>
 800d4e8:	2302      	movs	r3, #2
 800d4ea:	2200      	movs	r2, #0
 800d4ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d4f0:	f000 ff98 	bl	800e424 <_lseek_r>
 800d4f4:	89a3      	ldrh	r3, [r4, #12]
 800d4f6:	4632      	mov	r2, r6
 800d4f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d4fc:	81a3      	strh	r3, [r4, #12]
 800d4fe:	4628      	mov	r0, r5
 800d500:	463b      	mov	r3, r7
 800d502:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d506:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d50a:	f000 bde1 	b.w	800e0d0 <_write_r>

0800d50e <__sseek>:
 800d50e:	b510      	push	{r4, lr}
 800d510:	460c      	mov	r4, r1
 800d512:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d516:	f000 ff85 	bl	800e424 <_lseek_r>
 800d51a:	1c43      	adds	r3, r0, #1
 800d51c:	89a3      	ldrh	r3, [r4, #12]
 800d51e:	bf15      	itete	ne
 800d520:	6520      	strne	r0, [r4, #80]	; 0x50
 800d522:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d526:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d52a:	81a3      	strheq	r3, [r4, #12]
 800d52c:	bf18      	it	ne
 800d52e:	81a3      	strhne	r3, [r4, #12]
 800d530:	bd10      	pop	{r4, pc}

0800d532 <__sclose>:
 800d532:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d536:	f000 be69 	b.w	800e20c <_close_r>

0800d53a <strncpy>:
 800d53a:	4603      	mov	r3, r0
 800d53c:	b510      	push	{r4, lr}
 800d53e:	3901      	subs	r1, #1
 800d540:	b132      	cbz	r2, 800d550 <strncpy+0x16>
 800d542:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800d546:	3a01      	subs	r2, #1
 800d548:	f803 4b01 	strb.w	r4, [r3], #1
 800d54c:	2c00      	cmp	r4, #0
 800d54e:	d1f7      	bne.n	800d540 <strncpy+0x6>
 800d550:	2100      	movs	r1, #0
 800d552:	441a      	add	r2, r3
 800d554:	4293      	cmp	r3, r2
 800d556:	d100      	bne.n	800d55a <strncpy+0x20>
 800d558:	bd10      	pop	{r4, pc}
 800d55a:	f803 1b01 	strb.w	r1, [r3], #1
 800d55e:	e7f9      	b.n	800d554 <strncpy+0x1a>

0800d560 <__ssprint_r>:
 800d560:	6893      	ldr	r3, [r2, #8]
 800d562:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d566:	4680      	mov	r8, r0
 800d568:	460c      	mov	r4, r1
 800d56a:	4617      	mov	r7, r2
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d061      	beq.n	800d634 <__ssprint_r+0xd4>
 800d570:	2300      	movs	r3, #0
 800d572:	469b      	mov	fp, r3
 800d574:	f8d2 a000 	ldr.w	sl, [r2]
 800d578:	9301      	str	r3, [sp, #4]
 800d57a:	f1bb 0f00 	cmp.w	fp, #0
 800d57e:	d02b      	beq.n	800d5d8 <__ssprint_r+0x78>
 800d580:	68a6      	ldr	r6, [r4, #8]
 800d582:	45b3      	cmp	fp, r6
 800d584:	d342      	bcc.n	800d60c <__ssprint_r+0xac>
 800d586:	89a2      	ldrh	r2, [r4, #12]
 800d588:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d58c:	d03e      	beq.n	800d60c <__ssprint_r+0xac>
 800d58e:	6825      	ldr	r5, [r4, #0]
 800d590:	6921      	ldr	r1, [r4, #16]
 800d592:	eba5 0901 	sub.w	r9, r5, r1
 800d596:	6965      	ldr	r5, [r4, #20]
 800d598:	f109 0001 	add.w	r0, r9, #1
 800d59c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d5a0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d5a4:	106d      	asrs	r5, r5, #1
 800d5a6:	4458      	add	r0, fp
 800d5a8:	4285      	cmp	r5, r0
 800d5aa:	bf38      	it	cc
 800d5ac:	4605      	movcc	r5, r0
 800d5ae:	0553      	lsls	r3, r2, #21
 800d5b0:	d545      	bpl.n	800d63e <__ssprint_r+0xde>
 800d5b2:	4629      	mov	r1, r5
 800d5b4:	4640      	mov	r0, r8
 800d5b6:	f7fa ff67 	bl	8008488 <_malloc_r>
 800d5ba:	4606      	mov	r6, r0
 800d5bc:	b9a0      	cbnz	r0, 800d5e8 <__ssprint_r+0x88>
 800d5be:	230c      	movs	r3, #12
 800d5c0:	f8c8 3000 	str.w	r3, [r8]
 800d5c4:	89a3      	ldrh	r3, [r4, #12]
 800d5c6:	f04f 30ff 	mov.w	r0, #4294967295
 800d5ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d5ce:	81a3      	strh	r3, [r4, #12]
 800d5d0:	2300      	movs	r3, #0
 800d5d2:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800d5d6:	e02f      	b.n	800d638 <__ssprint_r+0xd8>
 800d5d8:	f8da 3000 	ldr.w	r3, [sl]
 800d5dc:	f8da b004 	ldr.w	fp, [sl, #4]
 800d5e0:	9301      	str	r3, [sp, #4]
 800d5e2:	f10a 0a08 	add.w	sl, sl, #8
 800d5e6:	e7c8      	b.n	800d57a <__ssprint_r+0x1a>
 800d5e8:	464a      	mov	r2, r9
 800d5ea:	6921      	ldr	r1, [r4, #16]
 800d5ec:	f7ff fa28 	bl	800ca40 <memcpy>
 800d5f0:	89a2      	ldrh	r2, [r4, #12]
 800d5f2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800d5f6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d5fa:	81a2      	strh	r2, [r4, #12]
 800d5fc:	6126      	str	r6, [r4, #16]
 800d5fe:	444e      	add	r6, r9
 800d600:	6026      	str	r6, [r4, #0]
 800d602:	465e      	mov	r6, fp
 800d604:	6165      	str	r5, [r4, #20]
 800d606:	eba5 0509 	sub.w	r5, r5, r9
 800d60a:	60a5      	str	r5, [r4, #8]
 800d60c:	455e      	cmp	r6, fp
 800d60e:	bf28      	it	cs
 800d610:	465e      	movcs	r6, fp
 800d612:	9901      	ldr	r1, [sp, #4]
 800d614:	4632      	mov	r2, r6
 800d616:	6820      	ldr	r0, [r4, #0]
 800d618:	f7ff fa20 	bl	800ca5c <memmove>
 800d61c:	68a2      	ldr	r2, [r4, #8]
 800d61e:	1b92      	subs	r2, r2, r6
 800d620:	60a2      	str	r2, [r4, #8]
 800d622:	6822      	ldr	r2, [r4, #0]
 800d624:	4432      	add	r2, r6
 800d626:	6022      	str	r2, [r4, #0]
 800d628:	68ba      	ldr	r2, [r7, #8]
 800d62a:	eba2 030b 	sub.w	r3, r2, fp
 800d62e:	60bb      	str	r3, [r7, #8]
 800d630:	2b00      	cmp	r3, #0
 800d632:	d1d1      	bne.n	800d5d8 <__ssprint_r+0x78>
 800d634:	2000      	movs	r0, #0
 800d636:	6078      	str	r0, [r7, #4]
 800d638:	b003      	add	sp, #12
 800d63a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d63e:	462a      	mov	r2, r5
 800d640:	4640      	mov	r0, r8
 800d642:	f7ff fd59 	bl	800d0f8 <_realloc_r>
 800d646:	4606      	mov	r6, r0
 800d648:	2800      	cmp	r0, #0
 800d64a:	d1d7      	bne.n	800d5fc <__ssprint_r+0x9c>
 800d64c:	4640      	mov	r0, r8
 800d64e:	6921      	ldr	r1, [r4, #16]
 800d650:	f7fe ff4a 	bl	800c4e8 <_free_r>
 800d654:	e7b3      	b.n	800d5be <__ssprint_r+0x5e>

0800d656 <__sprint_r>:
 800d656:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d65a:	6893      	ldr	r3, [r2, #8]
 800d65c:	4680      	mov	r8, r0
 800d65e:	460f      	mov	r7, r1
 800d660:	4614      	mov	r4, r2
 800d662:	b91b      	cbnz	r3, 800d66c <__sprint_r+0x16>
 800d664:	4618      	mov	r0, r3
 800d666:	6053      	str	r3, [r2, #4]
 800d668:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d66c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800d66e:	049d      	lsls	r5, r3, #18
 800d670:	d520      	bpl.n	800d6b4 <__sprint_r+0x5e>
 800d672:	6815      	ldr	r5, [r2, #0]
 800d674:	3508      	adds	r5, #8
 800d676:	f04f 0900 	mov.w	r9, #0
 800d67a:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800d67e:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800d682:	45ca      	cmp	sl, r9
 800d684:	dc0b      	bgt.n	800d69e <__sprint_r+0x48>
 800d686:	68a0      	ldr	r0, [r4, #8]
 800d688:	f026 0603 	bic.w	r6, r6, #3
 800d68c:	1b80      	subs	r0, r0, r6
 800d68e:	60a0      	str	r0, [r4, #8]
 800d690:	3508      	adds	r5, #8
 800d692:	2800      	cmp	r0, #0
 800d694:	d1ef      	bne.n	800d676 <__sprint_r+0x20>
 800d696:	2300      	movs	r3, #0
 800d698:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800d69c:	e7e4      	b.n	800d668 <__sprint_r+0x12>
 800d69e:	463a      	mov	r2, r7
 800d6a0:	4640      	mov	r0, r8
 800d6a2:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800d6a6:	f000 fe6c 	bl	800e382 <_fputwc_r>
 800d6aa:	1c43      	adds	r3, r0, #1
 800d6ac:	d0f3      	beq.n	800d696 <__sprint_r+0x40>
 800d6ae:	f109 0901 	add.w	r9, r9, #1
 800d6b2:	e7e6      	b.n	800d682 <__sprint_r+0x2c>
 800d6b4:	f7fe ffd8 	bl	800c668 <__sfvwrite_r>
 800d6b8:	e7ed      	b.n	800d696 <__sprint_r+0x40>
	...

0800d6bc <_vfiprintf_r>:
 800d6bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6c0:	b0bb      	sub	sp, #236	; 0xec
 800d6c2:	460f      	mov	r7, r1
 800d6c4:	461d      	mov	r5, r3
 800d6c6:	461c      	mov	r4, r3
 800d6c8:	4681      	mov	r9, r0
 800d6ca:	9202      	str	r2, [sp, #8]
 800d6cc:	b118      	cbz	r0, 800d6d6 <_vfiprintf_r+0x1a>
 800d6ce:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800d6d0:	b90b      	cbnz	r3, 800d6d6 <_vfiprintf_r+0x1a>
 800d6d2:	f7fe fe79 	bl	800c3c8 <__sinit>
 800d6d6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d6d8:	07d8      	lsls	r0, r3, #31
 800d6da:	d405      	bmi.n	800d6e8 <_vfiprintf_r+0x2c>
 800d6dc:	89bb      	ldrh	r3, [r7, #12]
 800d6de:	0599      	lsls	r1, r3, #22
 800d6e0:	d402      	bmi.n	800d6e8 <_vfiprintf_r+0x2c>
 800d6e2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800d6e4:	f7ff f930 	bl	800c948 <__retarget_lock_acquire_recursive>
 800d6e8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800d6ec:	049a      	lsls	r2, r3, #18
 800d6ee:	d406      	bmi.n	800d6fe <_vfiprintf_r+0x42>
 800d6f0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d6f4:	81bb      	strh	r3, [r7, #12]
 800d6f6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d6f8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d6fc:	667b      	str	r3, [r7, #100]	; 0x64
 800d6fe:	89bb      	ldrh	r3, [r7, #12]
 800d700:	071e      	lsls	r6, r3, #28
 800d702:	d501      	bpl.n	800d708 <_vfiprintf_r+0x4c>
 800d704:	693b      	ldr	r3, [r7, #16]
 800d706:	b9ab      	cbnz	r3, 800d734 <_vfiprintf_r+0x78>
 800d708:	4639      	mov	r1, r7
 800d70a:	4648      	mov	r0, r9
 800d70c:	f7fd feae 	bl	800b46c <__swsetup_r>
 800d710:	b180      	cbz	r0, 800d734 <_vfiprintf_r+0x78>
 800d712:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d714:	07d8      	lsls	r0, r3, #31
 800d716:	d506      	bpl.n	800d726 <_vfiprintf_r+0x6a>
 800d718:	f04f 33ff 	mov.w	r3, #4294967295
 800d71c:	9303      	str	r3, [sp, #12]
 800d71e:	9803      	ldr	r0, [sp, #12]
 800d720:	b03b      	add	sp, #236	; 0xec
 800d722:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d726:	89bb      	ldrh	r3, [r7, #12]
 800d728:	0599      	lsls	r1, r3, #22
 800d72a:	d4f5      	bmi.n	800d718 <_vfiprintf_r+0x5c>
 800d72c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800d72e:	f7ff f90c 	bl	800c94a <__retarget_lock_release_recursive>
 800d732:	e7f1      	b.n	800d718 <_vfiprintf_r+0x5c>
 800d734:	89bb      	ldrh	r3, [r7, #12]
 800d736:	f003 021a 	and.w	r2, r3, #26
 800d73a:	2a0a      	cmp	r2, #10
 800d73c:	d113      	bne.n	800d766 <_vfiprintf_r+0xaa>
 800d73e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800d742:	2a00      	cmp	r2, #0
 800d744:	db0f      	blt.n	800d766 <_vfiprintf_r+0xaa>
 800d746:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800d748:	07d2      	lsls	r2, r2, #31
 800d74a:	d404      	bmi.n	800d756 <_vfiprintf_r+0x9a>
 800d74c:	059e      	lsls	r6, r3, #22
 800d74e:	d402      	bmi.n	800d756 <_vfiprintf_r+0x9a>
 800d750:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800d752:	f7ff f8fa 	bl	800c94a <__retarget_lock_release_recursive>
 800d756:	462b      	mov	r3, r5
 800d758:	4639      	mov	r1, r7
 800d75a:	4648      	mov	r0, r9
 800d75c:	9a02      	ldr	r2, [sp, #8]
 800d75e:	f000 fc2d 	bl	800dfbc <__sbprintf>
 800d762:	9003      	str	r0, [sp, #12]
 800d764:	e7db      	b.n	800d71e <_vfiprintf_r+0x62>
 800d766:	2300      	movs	r3, #0
 800d768:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800d76c:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800d770:	ae11      	add	r6, sp, #68	; 0x44
 800d772:	960e      	str	r6, [sp, #56]	; 0x38
 800d774:	9308      	str	r3, [sp, #32]
 800d776:	930a      	str	r3, [sp, #40]	; 0x28
 800d778:	9303      	str	r3, [sp, #12]
 800d77a:	9b02      	ldr	r3, [sp, #8]
 800d77c:	461d      	mov	r5, r3
 800d77e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d782:	b10a      	cbz	r2, 800d788 <_vfiprintf_r+0xcc>
 800d784:	2a25      	cmp	r2, #37	; 0x25
 800d786:	d1f9      	bne.n	800d77c <_vfiprintf_r+0xc0>
 800d788:	9b02      	ldr	r3, [sp, #8]
 800d78a:	ebb5 0803 	subs.w	r8, r5, r3
 800d78e:	d00d      	beq.n	800d7ac <_vfiprintf_r+0xf0>
 800d790:	e9c6 3800 	strd	r3, r8, [r6]
 800d794:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d796:	4443      	add	r3, r8
 800d798:	9310      	str	r3, [sp, #64]	; 0x40
 800d79a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d79c:	3301      	adds	r3, #1
 800d79e:	2b07      	cmp	r3, #7
 800d7a0:	930f      	str	r3, [sp, #60]	; 0x3c
 800d7a2:	dc75      	bgt.n	800d890 <_vfiprintf_r+0x1d4>
 800d7a4:	3608      	adds	r6, #8
 800d7a6:	9b03      	ldr	r3, [sp, #12]
 800d7a8:	4443      	add	r3, r8
 800d7aa:	9303      	str	r3, [sp, #12]
 800d7ac:	782b      	ldrb	r3, [r5, #0]
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	f000 83c6 	beq.w	800df40 <_vfiprintf_r+0x884>
 800d7b4:	2300      	movs	r3, #0
 800d7b6:	f04f 31ff 	mov.w	r1, #4294967295
 800d7ba:	469a      	mov	sl, r3
 800d7bc:	1c6a      	adds	r2, r5, #1
 800d7be:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800d7c2:	9101      	str	r1, [sp, #4]
 800d7c4:	9304      	str	r3, [sp, #16]
 800d7c6:	f812 3b01 	ldrb.w	r3, [r2], #1
 800d7ca:	9202      	str	r2, [sp, #8]
 800d7cc:	f1a3 0220 	sub.w	r2, r3, #32
 800d7d0:	2a5a      	cmp	r2, #90	; 0x5a
 800d7d2:	f200 830e 	bhi.w	800ddf2 <_vfiprintf_r+0x736>
 800d7d6:	e8df f012 	tbh	[pc, r2, lsl #1]
 800d7da:	0098      	.short	0x0098
 800d7dc:	030c030c 	.word	0x030c030c
 800d7e0:	030c00a0 	.word	0x030c00a0
 800d7e4:	030c030c 	.word	0x030c030c
 800d7e8:	030c0080 	.word	0x030c0080
 800d7ec:	00a3030c 	.word	0x00a3030c
 800d7f0:	030c00ad 	.word	0x030c00ad
 800d7f4:	00af00aa 	.word	0x00af00aa
 800d7f8:	00ca030c 	.word	0x00ca030c
 800d7fc:	00cd00cd 	.word	0x00cd00cd
 800d800:	00cd00cd 	.word	0x00cd00cd
 800d804:	00cd00cd 	.word	0x00cd00cd
 800d808:	00cd00cd 	.word	0x00cd00cd
 800d80c:	030c00cd 	.word	0x030c00cd
 800d810:	030c030c 	.word	0x030c030c
 800d814:	030c030c 	.word	0x030c030c
 800d818:	030c030c 	.word	0x030c030c
 800d81c:	030c030c 	.word	0x030c030c
 800d820:	010500f7 	.word	0x010500f7
 800d824:	030c030c 	.word	0x030c030c
 800d828:	030c030c 	.word	0x030c030c
 800d82c:	030c030c 	.word	0x030c030c
 800d830:	030c030c 	.word	0x030c030c
 800d834:	030c030c 	.word	0x030c030c
 800d838:	030c014b 	.word	0x030c014b
 800d83c:	030c030c 	.word	0x030c030c
 800d840:	030c0191 	.word	0x030c0191
 800d844:	030c026f 	.word	0x030c026f
 800d848:	028d030c 	.word	0x028d030c
 800d84c:	030c030c 	.word	0x030c030c
 800d850:	030c030c 	.word	0x030c030c
 800d854:	030c030c 	.word	0x030c030c
 800d858:	030c030c 	.word	0x030c030c
 800d85c:	030c030c 	.word	0x030c030c
 800d860:	010700f7 	.word	0x010700f7
 800d864:	030c030c 	.word	0x030c030c
 800d868:	00dd030c 	.word	0x00dd030c
 800d86c:	00f10107 	.word	0x00f10107
 800d870:	00ea030c 	.word	0x00ea030c
 800d874:	012e030c 	.word	0x012e030c
 800d878:	0180014d 	.word	0x0180014d
 800d87c:	030c00f1 	.word	0x030c00f1
 800d880:	00960191 	.word	0x00960191
 800d884:	030c0271 	.word	0x030c0271
 800d888:	0065030c 	.word	0x0065030c
 800d88c:	0096030c 	.word	0x0096030c
 800d890:	4639      	mov	r1, r7
 800d892:	4648      	mov	r0, r9
 800d894:	aa0e      	add	r2, sp, #56	; 0x38
 800d896:	f7ff fede 	bl	800d656 <__sprint_r>
 800d89a:	2800      	cmp	r0, #0
 800d89c:	f040 832f 	bne.w	800defe <_vfiprintf_r+0x842>
 800d8a0:	ae11      	add	r6, sp, #68	; 0x44
 800d8a2:	e780      	b.n	800d7a6 <_vfiprintf_r+0xea>
 800d8a4:	4a94      	ldr	r2, [pc, #592]	; (800daf8 <_vfiprintf_r+0x43c>)
 800d8a6:	f01a 0f20 	tst.w	sl, #32
 800d8aa:	9206      	str	r2, [sp, #24]
 800d8ac:	f000 8224 	beq.w	800dcf8 <_vfiprintf_r+0x63c>
 800d8b0:	3407      	adds	r4, #7
 800d8b2:	f024 0b07 	bic.w	fp, r4, #7
 800d8b6:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800d8ba:	f01a 0f01 	tst.w	sl, #1
 800d8be:	d009      	beq.n	800d8d4 <_vfiprintf_r+0x218>
 800d8c0:	ea54 0205 	orrs.w	r2, r4, r5
 800d8c4:	bf1f      	itttt	ne
 800d8c6:	2230      	movne	r2, #48	; 0x30
 800d8c8:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800d8cc:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800d8d0:	f04a 0a02 	orrne.w	sl, sl, #2
 800d8d4:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800d8d8:	e10b      	b.n	800daf2 <_vfiprintf_r+0x436>
 800d8da:	4648      	mov	r0, r9
 800d8dc:	f7ff f82e 	bl	800c93c <_localeconv_r>
 800d8e0:	6843      	ldr	r3, [r0, #4]
 800d8e2:	4618      	mov	r0, r3
 800d8e4:	930a      	str	r3, [sp, #40]	; 0x28
 800d8e6:	f7f2 fc33 	bl	8000150 <strlen>
 800d8ea:	9008      	str	r0, [sp, #32]
 800d8ec:	4648      	mov	r0, r9
 800d8ee:	f7ff f825 	bl	800c93c <_localeconv_r>
 800d8f2:	6883      	ldr	r3, [r0, #8]
 800d8f4:	9307      	str	r3, [sp, #28]
 800d8f6:	9b08      	ldr	r3, [sp, #32]
 800d8f8:	b12b      	cbz	r3, 800d906 <_vfiprintf_r+0x24a>
 800d8fa:	9b07      	ldr	r3, [sp, #28]
 800d8fc:	b11b      	cbz	r3, 800d906 <_vfiprintf_r+0x24a>
 800d8fe:	781b      	ldrb	r3, [r3, #0]
 800d900:	b10b      	cbz	r3, 800d906 <_vfiprintf_r+0x24a>
 800d902:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800d906:	9a02      	ldr	r2, [sp, #8]
 800d908:	e75d      	b.n	800d7c6 <_vfiprintf_r+0x10a>
 800d90a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d1f9      	bne.n	800d906 <_vfiprintf_r+0x24a>
 800d912:	2320      	movs	r3, #32
 800d914:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800d918:	e7f5      	b.n	800d906 <_vfiprintf_r+0x24a>
 800d91a:	f04a 0a01 	orr.w	sl, sl, #1
 800d91e:	e7f2      	b.n	800d906 <_vfiprintf_r+0x24a>
 800d920:	f854 3b04 	ldr.w	r3, [r4], #4
 800d924:	2b00      	cmp	r3, #0
 800d926:	9304      	str	r3, [sp, #16]
 800d928:	daed      	bge.n	800d906 <_vfiprintf_r+0x24a>
 800d92a:	425b      	negs	r3, r3
 800d92c:	9304      	str	r3, [sp, #16]
 800d92e:	f04a 0a04 	orr.w	sl, sl, #4
 800d932:	e7e8      	b.n	800d906 <_vfiprintf_r+0x24a>
 800d934:	232b      	movs	r3, #43	; 0x2b
 800d936:	e7ed      	b.n	800d914 <_vfiprintf_r+0x258>
 800d938:	9a02      	ldr	r2, [sp, #8]
 800d93a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800d93e:	2b2a      	cmp	r3, #42	; 0x2a
 800d940:	d112      	bne.n	800d968 <_vfiprintf_r+0x2ac>
 800d942:	f854 0b04 	ldr.w	r0, [r4], #4
 800d946:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800d94a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800d94e:	e7da      	b.n	800d906 <_vfiprintf_r+0x24a>
 800d950:	200a      	movs	r0, #10
 800d952:	9b01      	ldr	r3, [sp, #4]
 800d954:	fb00 1303 	mla	r3, r0, r3, r1
 800d958:	9301      	str	r3, [sp, #4]
 800d95a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800d95e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800d962:	2909      	cmp	r1, #9
 800d964:	d9f4      	bls.n	800d950 <_vfiprintf_r+0x294>
 800d966:	e730      	b.n	800d7ca <_vfiprintf_r+0x10e>
 800d968:	2100      	movs	r1, #0
 800d96a:	9101      	str	r1, [sp, #4]
 800d96c:	e7f7      	b.n	800d95e <_vfiprintf_r+0x2a2>
 800d96e:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800d972:	e7c8      	b.n	800d906 <_vfiprintf_r+0x24a>
 800d974:	2100      	movs	r1, #0
 800d976:	9a02      	ldr	r2, [sp, #8]
 800d978:	9104      	str	r1, [sp, #16]
 800d97a:	200a      	movs	r0, #10
 800d97c:	9904      	ldr	r1, [sp, #16]
 800d97e:	3b30      	subs	r3, #48	; 0x30
 800d980:	fb00 3301 	mla	r3, r0, r1, r3
 800d984:	9304      	str	r3, [sp, #16]
 800d986:	f812 3b01 	ldrb.w	r3, [r2], #1
 800d98a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800d98e:	2909      	cmp	r1, #9
 800d990:	d9f3      	bls.n	800d97a <_vfiprintf_r+0x2be>
 800d992:	e71a      	b.n	800d7ca <_vfiprintf_r+0x10e>
 800d994:	9b02      	ldr	r3, [sp, #8]
 800d996:	781b      	ldrb	r3, [r3, #0]
 800d998:	2b68      	cmp	r3, #104	; 0x68
 800d99a:	bf01      	itttt	eq
 800d99c:	9b02      	ldreq	r3, [sp, #8]
 800d99e:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800d9a2:	3301      	addeq	r3, #1
 800d9a4:	9302      	streq	r3, [sp, #8]
 800d9a6:	bf18      	it	ne
 800d9a8:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800d9ac:	e7ab      	b.n	800d906 <_vfiprintf_r+0x24a>
 800d9ae:	9b02      	ldr	r3, [sp, #8]
 800d9b0:	781b      	ldrb	r3, [r3, #0]
 800d9b2:	2b6c      	cmp	r3, #108	; 0x6c
 800d9b4:	d105      	bne.n	800d9c2 <_vfiprintf_r+0x306>
 800d9b6:	9b02      	ldr	r3, [sp, #8]
 800d9b8:	3301      	adds	r3, #1
 800d9ba:	9302      	str	r3, [sp, #8]
 800d9bc:	f04a 0a20 	orr.w	sl, sl, #32
 800d9c0:	e7a1      	b.n	800d906 <_vfiprintf_r+0x24a>
 800d9c2:	f04a 0a10 	orr.w	sl, sl, #16
 800d9c6:	e79e      	b.n	800d906 <_vfiprintf_r+0x24a>
 800d9c8:	46a3      	mov	fp, r4
 800d9ca:	2100      	movs	r1, #0
 800d9cc:	f85b 3b04 	ldr.w	r3, [fp], #4
 800d9d0:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800d9d4:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800d9d8:	2301      	movs	r3, #1
 800d9da:	460d      	mov	r5, r1
 800d9dc:	9301      	str	r3, [sp, #4]
 800d9de:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800d9e2:	e0a0      	b.n	800db26 <_vfiprintf_r+0x46a>
 800d9e4:	f04a 0a10 	orr.w	sl, sl, #16
 800d9e8:	f01a 0f20 	tst.w	sl, #32
 800d9ec:	d010      	beq.n	800da10 <_vfiprintf_r+0x354>
 800d9ee:	3407      	adds	r4, #7
 800d9f0:	f024 0b07 	bic.w	fp, r4, #7
 800d9f4:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800d9f8:	2c00      	cmp	r4, #0
 800d9fa:	f175 0300 	sbcs.w	r3, r5, #0
 800d9fe:	da05      	bge.n	800da0c <_vfiprintf_r+0x350>
 800da00:	232d      	movs	r3, #45	; 0x2d
 800da02:	4264      	negs	r4, r4
 800da04:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800da08:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800da0c:	2301      	movs	r3, #1
 800da0e:	e03f      	b.n	800da90 <_vfiprintf_r+0x3d4>
 800da10:	f01a 0f10 	tst.w	sl, #16
 800da14:	f104 0b04 	add.w	fp, r4, #4
 800da18:	d002      	beq.n	800da20 <_vfiprintf_r+0x364>
 800da1a:	6824      	ldr	r4, [r4, #0]
 800da1c:	17e5      	asrs	r5, r4, #31
 800da1e:	e7eb      	b.n	800d9f8 <_vfiprintf_r+0x33c>
 800da20:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800da24:	6824      	ldr	r4, [r4, #0]
 800da26:	d001      	beq.n	800da2c <_vfiprintf_r+0x370>
 800da28:	b224      	sxth	r4, r4
 800da2a:	e7f7      	b.n	800da1c <_vfiprintf_r+0x360>
 800da2c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800da30:	bf18      	it	ne
 800da32:	b264      	sxtbne	r4, r4
 800da34:	e7f2      	b.n	800da1c <_vfiprintf_r+0x360>
 800da36:	f01a 0f20 	tst.w	sl, #32
 800da3a:	f854 3b04 	ldr.w	r3, [r4], #4
 800da3e:	d005      	beq.n	800da4c <_vfiprintf_r+0x390>
 800da40:	9a03      	ldr	r2, [sp, #12]
 800da42:	4610      	mov	r0, r2
 800da44:	17d1      	asrs	r1, r2, #31
 800da46:	e9c3 0100 	strd	r0, r1, [r3]
 800da4a:	e696      	b.n	800d77a <_vfiprintf_r+0xbe>
 800da4c:	f01a 0f10 	tst.w	sl, #16
 800da50:	d002      	beq.n	800da58 <_vfiprintf_r+0x39c>
 800da52:	9a03      	ldr	r2, [sp, #12]
 800da54:	601a      	str	r2, [r3, #0]
 800da56:	e690      	b.n	800d77a <_vfiprintf_r+0xbe>
 800da58:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800da5c:	d002      	beq.n	800da64 <_vfiprintf_r+0x3a8>
 800da5e:	9a03      	ldr	r2, [sp, #12]
 800da60:	801a      	strh	r2, [r3, #0]
 800da62:	e68a      	b.n	800d77a <_vfiprintf_r+0xbe>
 800da64:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800da68:	d0f3      	beq.n	800da52 <_vfiprintf_r+0x396>
 800da6a:	9a03      	ldr	r2, [sp, #12]
 800da6c:	701a      	strb	r2, [r3, #0]
 800da6e:	e684      	b.n	800d77a <_vfiprintf_r+0xbe>
 800da70:	f04a 0a10 	orr.w	sl, sl, #16
 800da74:	f01a 0f20 	tst.w	sl, #32
 800da78:	d01d      	beq.n	800dab6 <_vfiprintf_r+0x3fa>
 800da7a:	3407      	adds	r4, #7
 800da7c:	f024 0b07 	bic.w	fp, r4, #7
 800da80:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800da84:	2300      	movs	r3, #0
 800da86:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800da8a:	2200      	movs	r2, #0
 800da8c:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800da90:	9a01      	ldr	r2, [sp, #4]
 800da92:	3201      	adds	r2, #1
 800da94:	f000 8261 	beq.w	800df5a <_vfiprintf_r+0x89e>
 800da98:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800da9c:	9205      	str	r2, [sp, #20]
 800da9e:	ea54 0205 	orrs.w	r2, r4, r5
 800daa2:	f040 8260 	bne.w	800df66 <_vfiprintf_r+0x8aa>
 800daa6:	9a01      	ldr	r2, [sp, #4]
 800daa8:	2a00      	cmp	r2, #0
 800daaa:	f000 8197 	beq.w	800dddc <_vfiprintf_r+0x720>
 800daae:	2b01      	cmp	r3, #1
 800dab0:	f040 825c 	bne.w	800df6c <_vfiprintf_r+0x8b0>
 800dab4:	e136      	b.n	800dd24 <_vfiprintf_r+0x668>
 800dab6:	f01a 0f10 	tst.w	sl, #16
 800daba:	f104 0b04 	add.w	fp, r4, #4
 800dabe:	d001      	beq.n	800dac4 <_vfiprintf_r+0x408>
 800dac0:	6824      	ldr	r4, [r4, #0]
 800dac2:	e003      	b.n	800dacc <_vfiprintf_r+0x410>
 800dac4:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800dac8:	d002      	beq.n	800dad0 <_vfiprintf_r+0x414>
 800daca:	8824      	ldrh	r4, [r4, #0]
 800dacc:	2500      	movs	r5, #0
 800dace:	e7d9      	b.n	800da84 <_vfiprintf_r+0x3c8>
 800dad0:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800dad4:	d0f4      	beq.n	800dac0 <_vfiprintf_r+0x404>
 800dad6:	7824      	ldrb	r4, [r4, #0]
 800dad8:	e7f8      	b.n	800dacc <_vfiprintf_r+0x410>
 800dada:	f647 0330 	movw	r3, #30768	; 0x7830
 800dade:	46a3      	mov	fp, r4
 800dae0:	2500      	movs	r5, #0
 800dae2:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800dae6:	4b04      	ldr	r3, [pc, #16]	; (800daf8 <_vfiprintf_r+0x43c>)
 800dae8:	f85b 4b04 	ldr.w	r4, [fp], #4
 800daec:	f04a 0a02 	orr.w	sl, sl, #2
 800daf0:	9306      	str	r3, [sp, #24]
 800daf2:	2302      	movs	r3, #2
 800daf4:	e7c9      	b.n	800da8a <_vfiprintf_r+0x3ce>
 800daf6:	bf00      	nop
 800daf8:	0801021c 	.word	0x0801021c
 800dafc:	46a3      	mov	fp, r4
 800dafe:	2500      	movs	r5, #0
 800db00:	9b01      	ldr	r3, [sp, #4]
 800db02:	f85b 8b04 	ldr.w	r8, [fp], #4
 800db06:	1c5c      	adds	r4, r3, #1
 800db08:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800db0c:	f000 80cf 	beq.w	800dcae <_vfiprintf_r+0x5f2>
 800db10:	461a      	mov	r2, r3
 800db12:	4629      	mov	r1, r5
 800db14:	4640      	mov	r0, r8
 800db16:	f7fe ff85 	bl	800ca24 <memchr>
 800db1a:	2800      	cmp	r0, #0
 800db1c:	f000 8173 	beq.w	800de06 <_vfiprintf_r+0x74a>
 800db20:	eba0 0308 	sub.w	r3, r0, r8
 800db24:	9301      	str	r3, [sp, #4]
 800db26:	9b01      	ldr	r3, [sp, #4]
 800db28:	42ab      	cmp	r3, r5
 800db2a:	bfb8      	it	lt
 800db2c:	462b      	movlt	r3, r5
 800db2e:	9305      	str	r3, [sp, #20]
 800db30:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800db34:	b113      	cbz	r3, 800db3c <_vfiprintf_r+0x480>
 800db36:	9b05      	ldr	r3, [sp, #20]
 800db38:	3301      	adds	r3, #1
 800db3a:	9305      	str	r3, [sp, #20]
 800db3c:	f01a 0302 	ands.w	r3, sl, #2
 800db40:	9309      	str	r3, [sp, #36]	; 0x24
 800db42:	bf1e      	ittt	ne
 800db44:	9b05      	ldrne	r3, [sp, #20]
 800db46:	3302      	addne	r3, #2
 800db48:	9305      	strne	r3, [sp, #20]
 800db4a:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800db4e:	930b      	str	r3, [sp, #44]	; 0x2c
 800db50:	d11f      	bne.n	800db92 <_vfiprintf_r+0x4d6>
 800db52:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800db56:	1a9c      	subs	r4, r3, r2
 800db58:	2c00      	cmp	r4, #0
 800db5a:	dd1a      	ble.n	800db92 <_vfiprintf_r+0x4d6>
 800db5c:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800db60:	48b4      	ldr	r0, [pc, #720]	; (800de34 <_vfiprintf_r+0x778>)
 800db62:	2c10      	cmp	r4, #16
 800db64:	f103 0301 	add.w	r3, r3, #1
 800db68:	f106 0108 	add.w	r1, r6, #8
 800db6c:	6030      	str	r0, [r6, #0]
 800db6e:	f300 814c 	bgt.w	800de0a <_vfiprintf_r+0x74e>
 800db72:	6074      	str	r4, [r6, #4]
 800db74:	2b07      	cmp	r3, #7
 800db76:	4414      	add	r4, r2
 800db78:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800db7c:	f340 8157 	ble.w	800de2e <_vfiprintf_r+0x772>
 800db80:	4639      	mov	r1, r7
 800db82:	4648      	mov	r0, r9
 800db84:	aa0e      	add	r2, sp, #56	; 0x38
 800db86:	f7ff fd66 	bl	800d656 <__sprint_r>
 800db8a:	2800      	cmp	r0, #0
 800db8c:	f040 81b7 	bne.w	800defe <_vfiprintf_r+0x842>
 800db90:	ae11      	add	r6, sp, #68	; 0x44
 800db92:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800db96:	b173      	cbz	r3, 800dbb6 <_vfiprintf_r+0x4fa>
 800db98:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800db9c:	6032      	str	r2, [r6, #0]
 800db9e:	2201      	movs	r2, #1
 800dba0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dba2:	6072      	str	r2, [r6, #4]
 800dba4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800dba6:	3301      	adds	r3, #1
 800dba8:	3201      	adds	r2, #1
 800dbaa:	2b07      	cmp	r3, #7
 800dbac:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800dbb0:	f300 8146 	bgt.w	800de40 <_vfiprintf_r+0x784>
 800dbb4:	3608      	adds	r6, #8
 800dbb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dbb8:	b16b      	cbz	r3, 800dbd6 <_vfiprintf_r+0x51a>
 800dbba:	aa0d      	add	r2, sp, #52	; 0x34
 800dbbc:	6032      	str	r2, [r6, #0]
 800dbbe:	2202      	movs	r2, #2
 800dbc0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dbc2:	6072      	str	r2, [r6, #4]
 800dbc4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800dbc6:	3301      	adds	r3, #1
 800dbc8:	3202      	adds	r2, #2
 800dbca:	2b07      	cmp	r3, #7
 800dbcc:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800dbd0:	f300 813f 	bgt.w	800de52 <_vfiprintf_r+0x796>
 800dbd4:	3608      	adds	r6, #8
 800dbd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dbd8:	2b80      	cmp	r3, #128	; 0x80
 800dbda:	d11f      	bne.n	800dc1c <_vfiprintf_r+0x560>
 800dbdc:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800dbe0:	1a9c      	subs	r4, r3, r2
 800dbe2:	2c00      	cmp	r4, #0
 800dbe4:	dd1a      	ble.n	800dc1c <_vfiprintf_r+0x560>
 800dbe6:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800dbea:	4893      	ldr	r0, [pc, #588]	; (800de38 <_vfiprintf_r+0x77c>)
 800dbec:	2c10      	cmp	r4, #16
 800dbee:	f103 0301 	add.w	r3, r3, #1
 800dbf2:	f106 0108 	add.w	r1, r6, #8
 800dbf6:	6030      	str	r0, [r6, #0]
 800dbf8:	f300 8134 	bgt.w	800de64 <_vfiprintf_r+0x7a8>
 800dbfc:	6074      	str	r4, [r6, #4]
 800dbfe:	2b07      	cmp	r3, #7
 800dc00:	4414      	add	r4, r2
 800dc02:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800dc06:	f340 813f 	ble.w	800de88 <_vfiprintf_r+0x7cc>
 800dc0a:	4639      	mov	r1, r7
 800dc0c:	4648      	mov	r0, r9
 800dc0e:	aa0e      	add	r2, sp, #56	; 0x38
 800dc10:	f7ff fd21 	bl	800d656 <__sprint_r>
 800dc14:	2800      	cmp	r0, #0
 800dc16:	f040 8172 	bne.w	800defe <_vfiprintf_r+0x842>
 800dc1a:	ae11      	add	r6, sp, #68	; 0x44
 800dc1c:	9b01      	ldr	r3, [sp, #4]
 800dc1e:	1aec      	subs	r4, r5, r3
 800dc20:	2c00      	cmp	r4, #0
 800dc22:	dd1a      	ble.n	800dc5a <_vfiprintf_r+0x59e>
 800dc24:	4d84      	ldr	r5, [pc, #528]	; (800de38 <_vfiprintf_r+0x77c>)
 800dc26:	2c10      	cmp	r4, #16
 800dc28:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800dc2c:	f106 0208 	add.w	r2, r6, #8
 800dc30:	f103 0301 	add.w	r3, r3, #1
 800dc34:	6035      	str	r5, [r6, #0]
 800dc36:	f300 8129 	bgt.w	800de8c <_vfiprintf_r+0x7d0>
 800dc3a:	6074      	str	r4, [r6, #4]
 800dc3c:	2b07      	cmp	r3, #7
 800dc3e:	440c      	add	r4, r1
 800dc40:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800dc44:	f340 8133 	ble.w	800deae <_vfiprintf_r+0x7f2>
 800dc48:	4639      	mov	r1, r7
 800dc4a:	4648      	mov	r0, r9
 800dc4c:	aa0e      	add	r2, sp, #56	; 0x38
 800dc4e:	f7ff fd02 	bl	800d656 <__sprint_r>
 800dc52:	2800      	cmp	r0, #0
 800dc54:	f040 8153 	bne.w	800defe <_vfiprintf_r+0x842>
 800dc58:	ae11      	add	r6, sp, #68	; 0x44
 800dc5a:	9b01      	ldr	r3, [sp, #4]
 800dc5c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800dc5e:	6073      	str	r3, [r6, #4]
 800dc60:	4418      	add	r0, r3
 800dc62:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dc64:	f8c6 8000 	str.w	r8, [r6]
 800dc68:	3301      	adds	r3, #1
 800dc6a:	2b07      	cmp	r3, #7
 800dc6c:	9010      	str	r0, [sp, #64]	; 0x40
 800dc6e:	930f      	str	r3, [sp, #60]	; 0x3c
 800dc70:	f300 811f 	bgt.w	800deb2 <_vfiprintf_r+0x7f6>
 800dc74:	f106 0308 	add.w	r3, r6, #8
 800dc78:	f01a 0f04 	tst.w	sl, #4
 800dc7c:	f040 8121 	bne.w	800dec2 <_vfiprintf_r+0x806>
 800dc80:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800dc84:	9905      	ldr	r1, [sp, #20]
 800dc86:	428a      	cmp	r2, r1
 800dc88:	bfac      	ite	ge
 800dc8a:	189b      	addge	r3, r3, r2
 800dc8c:	185b      	addlt	r3, r3, r1
 800dc8e:	9303      	str	r3, [sp, #12]
 800dc90:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dc92:	b13b      	cbz	r3, 800dca4 <_vfiprintf_r+0x5e8>
 800dc94:	4639      	mov	r1, r7
 800dc96:	4648      	mov	r0, r9
 800dc98:	aa0e      	add	r2, sp, #56	; 0x38
 800dc9a:	f7ff fcdc 	bl	800d656 <__sprint_r>
 800dc9e:	2800      	cmp	r0, #0
 800dca0:	f040 812d 	bne.w	800defe <_vfiprintf_r+0x842>
 800dca4:	2300      	movs	r3, #0
 800dca6:	465c      	mov	r4, fp
 800dca8:	930f      	str	r3, [sp, #60]	; 0x3c
 800dcaa:	ae11      	add	r6, sp, #68	; 0x44
 800dcac:	e565      	b.n	800d77a <_vfiprintf_r+0xbe>
 800dcae:	4640      	mov	r0, r8
 800dcb0:	f7f2 fa4e 	bl	8000150 <strlen>
 800dcb4:	9001      	str	r0, [sp, #4]
 800dcb6:	e736      	b.n	800db26 <_vfiprintf_r+0x46a>
 800dcb8:	f04a 0a10 	orr.w	sl, sl, #16
 800dcbc:	f01a 0f20 	tst.w	sl, #32
 800dcc0:	d006      	beq.n	800dcd0 <_vfiprintf_r+0x614>
 800dcc2:	3407      	adds	r4, #7
 800dcc4:	f024 0b07 	bic.w	fp, r4, #7
 800dcc8:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800dccc:	2301      	movs	r3, #1
 800dcce:	e6dc      	b.n	800da8a <_vfiprintf_r+0x3ce>
 800dcd0:	f01a 0f10 	tst.w	sl, #16
 800dcd4:	f104 0b04 	add.w	fp, r4, #4
 800dcd8:	d001      	beq.n	800dcde <_vfiprintf_r+0x622>
 800dcda:	6824      	ldr	r4, [r4, #0]
 800dcdc:	e003      	b.n	800dce6 <_vfiprintf_r+0x62a>
 800dcde:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800dce2:	d002      	beq.n	800dcea <_vfiprintf_r+0x62e>
 800dce4:	8824      	ldrh	r4, [r4, #0]
 800dce6:	2500      	movs	r5, #0
 800dce8:	e7f0      	b.n	800dccc <_vfiprintf_r+0x610>
 800dcea:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800dcee:	d0f4      	beq.n	800dcda <_vfiprintf_r+0x61e>
 800dcf0:	7824      	ldrb	r4, [r4, #0]
 800dcf2:	e7f8      	b.n	800dce6 <_vfiprintf_r+0x62a>
 800dcf4:	4a51      	ldr	r2, [pc, #324]	; (800de3c <_vfiprintf_r+0x780>)
 800dcf6:	e5d6      	b.n	800d8a6 <_vfiprintf_r+0x1ea>
 800dcf8:	f01a 0f10 	tst.w	sl, #16
 800dcfc:	f104 0b04 	add.w	fp, r4, #4
 800dd00:	d001      	beq.n	800dd06 <_vfiprintf_r+0x64a>
 800dd02:	6824      	ldr	r4, [r4, #0]
 800dd04:	e003      	b.n	800dd0e <_vfiprintf_r+0x652>
 800dd06:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800dd0a:	d002      	beq.n	800dd12 <_vfiprintf_r+0x656>
 800dd0c:	8824      	ldrh	r4, [r4, #0]
 800dd0e:	2500      	movs	r5, #0
 800dd10:	e5d3      	b.n	800d8ba <_vfiprintf_r+0x1fe>
 800dd12:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800dd16:	d0f4      	beq.n	800dd02 <_vfiprintf_r+0x646>
 800dd18:	7824      	ldrb	r4, [r4, #0]
 800dd1a:	e7f8      	b.n	800dd0e <_vfiprintf_r+0x652>
 800dd1c:	2d00      	cmp	r5, #0
 800dd1e:	bf08      	it	eq
 800dd20:	2c0a      	cmpeq	r4, #10
 800dd22:	d205      	bcs.n	800dd30 <_vfiprintf_r+0x674>
 800dd24:	3430      	adds	r4, #48	; 0x30
 800dd26:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800dd2a:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800dd2e:	e13b      	b.n	800dfa8 <_vfiprintf_r+0x8ec>
 800dd30:	f04f 0a00 	mov.w	sl, #0
 800dd34:	ab3a      	add	r3, sp, #232	; 0xe8
 800dd36:	9309      	str	r3, [sp, #36]	; 0x24
 800dd38:	9b05      	ldr	r3, [sp, #20]
 800dd3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800dd3e:	930b      	str	r3, [sp, #44]	; 0x2c
 800dd40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd42:	220a      	movs	r2, #10
 800dd44:	4620      	mov	r0, r4
 800dd46:	4629      	mov	r1, r5
 800dd48:	f103 38ff 	add.w	r8, r3, #4294967295
 800dd4c:	2300      	movs	r3, #0
 800dd4e:	f7f3 f949 	bl	8000fe4 <__aeabi_uldivmod>
 800dd52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd54:	3230      	adds	r2, #48	; 0x30
 800dd56:	f803 2c01 	strb.w	r2, [r3, #-1]
 800dd5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dd5c:	f10a 0a01 	add.w	sl, sl, #1
 800dd60:	b1d3      	cbz	r3, 800dd98 <_vfiprintf_r+0x6dc>
 800dd62:	9b07      	ldr	r3, [sp, #28]
 800dd64:	781b      	ldrb	r3, [r3, #0]
 800dd66:	4553      	cmp	r3, sl
 800dd68:	d116      	bne.n	800dd98 <_vfiprintf_r+0x6dc>
 800dd6a:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800dd6e:	d013      	beq.n	800dd98 <_vfiprintf_r+0x6dc>
 800dd70:	2d00      	cmp	r5, #0
 800dd72:	bf08      	it	eq
 800dd74:	2c0a      	cmpeq	r4, #10
 800dd76:	d30f      	bcc.n	800dd98 <_vfiprintf_r+0x6dc>
 800dd78:	9b08      	ldr	r3, [sp, #32]
 800dd7a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800dd7c:	eba8 0803 	sub.w	r8, r8, r3
 800dd80:	461a      	mov	r2, r3
 800dd82:	4640      	mov	r0, r8
 800dd84:	f7ff fbd9 	bl	800d53a <strncpy>
 800dd88:	9b07      	ldr	r3, [sp, #28]
 800dd8a:	785b      	ldrb	r3, [r3, #1]
 800dd8c:	b1a3      	cbz	r3, 800ddb8 <_vfiprintf_r+0x6fc>
 800dd8e:	f04f 0a00 	mov.w	sl, #0
 800dd92:	9b07      	ldr	r3, [sp, #28]
 800dd94:	3301      	adds	r3, #1
 800dd96:	9307      	str	r3, [sp, #28]
 800dd98:	220a      	movs	r2, #10
 800dd9a:	2300      	movs	r3, #0
 800dd9c:	4620      	mov	r0, r4
 800dd9e:	4629      	mov	r1, r5
 800dda0:	f7f3 f920 	bl	8000fe4 <__aeabi_uldivmod>
 800dda4:	2d00      	cmp	r5, #0
 800dda6:	bf08      	it	eq
 800dda8:	2c0a      	cmpeq	r4, #10
 800ddaa:	f0c0 80fd 	bcc.w	800dfa8 <_vfiprintf_r+0x8ec>
 800ddae:	4604      	mov	r4, r0
 800ddb0:	460d      	mov	r5, r1
 800ddb2:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800ddb6:	e7c3      	b.n	800dd40 <_vfiprintf_r+0x684>
 800ddb8:	469a      	mov	sl, r3
 800ddba:	e7ed      	b.n	800dd98 <_vfiprintf_r+0x6dc>
 800ddbc:	9a06      	ldr	r2, [sp, #24]
 800ddbe:	f004 030f 	and.w	r3, r4, #15
 800ddc2:	5cd3      	ldrb	r3, [r2, r3]
 800ddc4:	092a      	lsrs	r2, r5, #4
 800ddc6:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800ddca:	0923      	lsrs	r3, r4, #4
 800ddcc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800ddd0:	461c      	mov	r4, r3
 800ddd2:	4615      	mov	r5, r2
 800ddd4:	ea54 0305 	orrs.w	r3, r4, r5
 800ddd8:	d1f0      	bne.n	800ddbc <_vfiprintf_r+0x700>
 800ddda:	e0e5      	b.n	800dfa8 <_vfiprintf_r+0x8ec>
 800dddc:	b933      	cbnz	r3, 800ddec <_vfiprintf_r+0x730>
 800ddde:	f01a 0f01 	tst.w	sl, #1
 800dde2:	d003      	beq.n	800ddec <_vfiprintf_r+0x730>
 800dde4:	2330      	movs	r3, #48	; 0x30
 800dde6:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800ddea:	e79e      	b.n	800dd2a <_vfiprintf_r+0x66e>
 800ddec:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800ddf0:	e0da      	b.n	800dfa8 <_vfiprintf_r+0x8ec>
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	f000 80a4 	beq.w	800df40 <_vfiprintf_r+0x884>
 800ddf8:	2100      	movs	r1, #0
 800ddfa:	46a3      	mov	fp, r4
 800ddfc:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800de00:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800de04:	e5e8      	b.n	800d9d8 <_vfiprintf_r+0x31c>
 800de06:	4605      	mov	r5, r0
 800de08:	e68d      	b.n	800db26 <_vfiprintf_r+0x46a>
 800de0a:	2010      	movs	r0, #16
 800de0c:	2b07      	cmp	r3, #7
 800de0e:	4402      	add	r2, r0
 800de10:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800de14:	6070      	str	r0, [r6, #4]
 800de16:	dd07      	ble.n	800de28 <_vfiprintf_r+0x76c>
 800de18:	4639      	mov	r1, r7
 800de1a:	4648      	mov	r0, r9
 800de1c:	aa0e      	add	r2, sp, #56	; 0x38
 800de1e:	f7ff fc1a 	bl	800d656 <__sprint_r>
 800de22:	2800      	cmp	r0, #0
 800de24:	d16b      	bne.n	800defe <_vfiprintf_r+0x842>
 800de26:	a911      	add	r1, sp, #68	; 0x44
 800de28:	460e      	mov	r6, r1
 800de2a:	3c10      	subs	r4, #16
 800de2c:	e696      	b.n	800db5c <_vfiprintf_r+0x4a0>
 800de2e:	460e      	mov	r6, r1
 800de30:	e6af      	b.n	800db92 <_vfiprintf_r+0x4d6>
 800de32:	bf00      	nop
 800de34:	0801045c 	.word	0x0801045c
 800de38:	0801046c 	.word	0x0801046c
 800de3c:	0801022d 	.word	0x0801022d
 800de40:	4639      	mov	r1, r7
 800de42:	4648      	mov	r0, r9
 800de44:	aa0e      	add	r2, sp, #56	; 0x38
 800de46:	f7ff fc06 	bl	800d656 <__sprint_r>
 800de4a:	2800      	cmp	r0, #0
 800de4c:	d157      	bne.n	800defe <_vfiprintf_r+0x842>
 800de4e:	ae11      	add	r6, sp, #68	; 0x44
 800de50:	e6b1      	b.n	800dbb6 <_vfiprintf_r+0x4fa>
 800de52:	4639      	mov	r1, r7
 800de54:	4648      	mov	r0, r9
 800de56:	aa0e      	add	r2, sp, #56	; 0x38
 800de58:	f7ff fbfd 	bl	800d656 <__sprint_r>
 800de5c:	2800      	cmp	r0, #0
 800de5e:	d14e      	bne.n	800defe <_vfiprintf_r+0x842>
 800de60:	ae11      	add	r6, sp, #68	; 0x44
 800de62:	e6b8      	b.n	800dbd6 <_vfiprintf_r+0x51a>
 800de64:	2010      	movs	r0, #16
 800de66:	2b07      	cmp	r3, #7
 800de68:	4402      	add	r2, r0
 800de6a:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800de6e:	6070      	str	r0, [r6, #4]
 800de70:	dd07      	ble.n	800de82 <_vfiprintf_r+0x7c6>
 800de72:	4639      	mov	r1, r7
 800de74:	4648      	mov	r0, r9
 800de76:	aa0e      	add	r2, sp, #56	; 0x38
 800de78:	f7ff fbed 	bl	800d656 <__sprint_r>
 800de7c:	2800      	cmp	r0, #0
 800de7e:	d13e      	bne.n	800defe <_vfiprintf_r+0x842>
 800de80:	a911      	add	r1, sp, #68	; 0x44
 800de82:	460e      	mov	r6, r1
 800de84:	3c10      	subs	r4, #16
 800de86:	e6ae      	b.n	800dbe6 <_vfiprintf_r+0x52a>
 800de88:	460e      	mov	r6, r1
 800de8a:	e6c7      	b.n	800dc1c <_vfiprintf_r+0x560>
 800de8c:	2010      	movs	r0, #16
 800de8e:	2b07      	cmp	r3, #7
 800de90:	4401      	add	r1, r0
 800de92:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800de96:	6070      	str	r0, [r6, #4]
 800de98:	dd06      	ble.n	800dea8 <_vfiprintf_r+0x7ec>
 800de9a:	4639      	mov	r1, r7
 800de9c:	4648      	mov	r0, r9
 800de9e:	aa0e      	add	r2, sp, #56	; 0x38
 800dea0:	f7ff fbd9 	bl	800d656 <__sprint_r>
 800dea4:	bb58      	cbnz	r0, 800defe <_vfiprintf_r+0x842>
 800dea6:	aa11      	add	r2, sp, #68	; 0x44
 800dea8:	4616      	mov	r6, r2
 800deaa:	3c10      	subs	r4, #16
 800deac:	e6bb      	b.n	800dc26 <_vfiprintf_r+0x56a>
 800deae:	4616      	mov	r6, r2
 800deb0:	e6d3      	b.n	800dc5a <_vfiprintf_r+0x59e>
 800deb2:	4639      	mov	r1, r7
 800deb4:	4648      	mov	r0, r9
 800deb6:	aa0e      	add	r2, sp, #56	; 0x38
 800deb8:	f7ff fbcd 	bl	800d656 <__sprint_r>
 800debc:	b9f8      	cbnz	r0, 800defe <_vfiprintf_r+0x842>
 800debe:	ab11      	add	r3, sp, #68	; 0x44
 800dec0:	e6da      	b.n	800dc78 <_vfiprintf_r+0x5bc>
 800dec2:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800dec6:	1a54      	subs	r4, r2, r1
 800dec8:	2c00      	cmp	r4, #0
 800deca:	f77f aed9 	ble.w	800dc80 <_vfiprintf_r+0x5c4>
 800dece:	2610      	movs	r6, #16
 800ded0:	4d39      	ldr	r5, [pc, #228]	; (800dfb8 <_vfiprintf_r+0x8fc>)
 800ded2:	2c10      	cmp	r4, #16
 800ded4:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800ded8:	601d      	str	r5, [r3, #0]
 800deda:	f102 0201 	add.w	r2, r2, #1
 800dede:	dc1d      	bgt.n	800df1c <_vfiprintf_r+0x860>
 800dee0:	605c      	str	r4, [r3, #4]
 800dee2:	2a07      	cmp	r2, #7
 800dee4:	440c      	add	r4, r1
 800dee6:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800deea:	f77f aec9 	ble.w	800dc80 <_vfiprintf_r+0x5c4>
 800deee:	4639      	mov	r1, r7
 800def0:	4648      	mov	r0, r9
 800def2:	aa0e      	add	r2, sp, #56	; 0x38
 800def4:	f7ff fbaf 	bl	800d656 <__sprint_r>
 800def8:	2800      	cmp	r0, #0
 800defa:	f43f aec1 	beq.w	800dc80 <_vfiprintf_r+0x5c4>
 800defe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800df00:	07d9      	lsls	r1, r3, #31
 800df02:	d405      	bmi.n	800df10 <_vfiprintf_r+0x854>
 800df04:	89bb      	ldrh	r3, [r7, #12]
 800df06:	059a      	lsls	r2, r3, #22
 800df08:	d402      	bmi.n	800df10 <_vfiprintf_r+0x854>
 800df0a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800df0c:	f7fe fd1d 	bl	800c94a <__retarget_lock_release_recursive>
 800df10:	89bb      	ldrh	r3, [r7, #12]
 800df12:	065b      	lsls	r3, r3, #25
 800df14:	f57f ac03 	bpl.w	800d71e <_vfiprintf_r+0x62>
 800df18:	f7ff bbfe 	b.w	800d718 <_vfiprintf_r+0x5c>
 800df1c:	3110      	adds	r1, #16
 800df1e:	2a07      	cmp	r2, #7
 800df20:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800df24:	605e      	str	r6, [r3, #4]
 800df26:	dc02      	bgt.n	800df2e <_vfiprintf_r+0x872>
 800df28:	3308      	adds	r3, #8
 800df2a:	3c10      	subs	r4, #16
 800df2c:	e7d1      	b.n	800ded2 <_vfiprintf_r+0x816>
 800df2e:	4639      	mov	r1, r7
 800df30:	4648      	mov	r0, r9
 800df32:	aa0e      	add	r2, sp, #56	; 0x38
 800df34:	f7ff fb8f 	bl	800d656 <__sprint_r>
 800df38:	2800      	cmp	r0, #0
 800df3a:	d1e0      	bne.n	800defe <_vfiprintf_r+0x842>
 800df3c:	ab11      	add	r3, sp, #68	; 0x44
 800df3e:	e7f4      	b.n	800df2a <_vfiprintf_r+0x86e>
 800df40:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800df42:	b913      	cbnz	r3, 800df4a <_vfiprintf_r+0x88e>
 800df44:	2300      	movs	r3, #0
 800df46:	930f      	str	r3, [sp, #60]	; 0x3c
 800df48:	e7d9      	b.n	800defe <_vfiprintf_r+0x842>
 800df4a:	4639      	mov	r1, r7
 800df4c:	4648      	mov	r0, r9
 800df4e:	aa0e      	add	r2, sp, #56	; 0x38
 800df50:	f7ff fb81 	bl	800d656 <__sprint_r>
 800df54:	2800      	cmp	r0, #0
 800df56:	d0f5      	beq.n	800df44 <_vfiprintf_r+0x888>
 800df58:	e7d1      	b.n	800defe <_vfiprintf_r+0x842>
 800df5a:	ea54 0205 	orrs.w	r2, r4, r5
 800df5e:	f8cd a014 	str.w	sl, [sp, #20]
 800df62:	f43f ada4 	beq.w	800daae <_vfiprintf_r+0x3f2>
 800df66:	2b01      	cmp	r3, #1
 800df68:	f43f aed8 	beq.w	800dd1c <_vfiprintf_r+0x660>
 800df6c:	2b02      	cmp	r3, #2
 800df6e:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800df72:	f43f af23 	beq.w	800ddbc <_vfiprintf_r+0x700>
 800df76:	08e2      	lsrs	r2, r4, #3
 800df78:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800df7c:	08e8      	lsrs	r0, r5, #3
 800df7e:	f004 0307 	and.w	r3, r4, #7
 800df82:	4605      	mov	r5, r0
 800df84:	4614      	mov	r4, r2
 800df86:	3330      	adds	r3, #48	; 0x30
 800df88:	ea54 0205 	orrs.w	r2, r4, r5
 800df8c:	4641      	mov	r1, r8
 800df8e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800df92:	d1f0      	bne.n	800df76 <_vfiprintf_r+0x8ba>
 800df94:	9a05      	ldr	r2, [sp, #20]
 800df96:	07d0      	lsls	r0, r2, #31
 800df98:	d506      	bpl.n	800dfa8 <_vfiprintf_r+0x8ec>
 800df9a:	2b30      	cmp	r3, #48	; 0x30
 800df9c:	d004      	beq.n	800dfa8 <_vfiprintf_r+0x8ec>
 800df9e:	2330      	movs	r3, #48	; 0x30
 800dfa0:	f808 3c01 	strb.w	r3, [r8, #-1]
 800dfa4:	f1a1 0802 	sub.w	r8, r1, #2
 800dfa8:	ab3a      	add	r3, sp, #232	; 0xe8
 800dfaa:	eba3 0308 	sub.w	r3, r3, r8
 800dfae:	9d01      	ldr	r5, [sp, #4]
 800dfb0:	f8dd a014 	ldr.w	sl, [sp, #20]
 800dfb4:	9301      	str	r3, [sp, #4]
 800dfb6:	e5b6      	b.n	800db26 <_vfiprintf_r+0x46a>
 800dfb8:	0801045c 	.word	0x0801045c

0800dfbc <__sbprintf>:
 800dfbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dfbe:	461f      	mov	r7, r3
 800dfc0:	898b      	ldrh	r3, [r1, #12]
 800dfc2:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800dfc6:	f023 0302 	bic.w	r3, r3, #2
 800dfca:	f8ad 300c 	strh.w	r3, [sp, #12]
 800dfce:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800dfd0:	4615      	mov	r5, r2
 800dfd2:	9319      	str	r3, [sp, #100]	; 0x64
 800dfd4:	89cb      	ldrh	r3, [r1, #14]
 800dfd6:	4606      	mov	r6, r0
 800dfd8:	f8ad 300e 	strh.w	r3, [sp, #14]
 800dfdc:	69cb      	ldr	r3, [r1, #28]
 800dfde:	a816      	add	r0, sp, #88	; 0x58
 800dfe0:	9307      	str	r3, [sp, #28]
 800dfe2:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800dfe4:	460c      	mov	r4, r1
 800dfe6:	9309      	str	r3, [sp, #36]	; 0x24
 800dfe8:	ab1a      	add	r3, sp, #104	; 0x68
 800dfea:	9300      	str	r3, [sp, #0]
 800dfec:	9304      	str	r3, [sp, #16]
 800dfee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dff2:	9302      	str	r3, [sp, #8]
 800dff4:	9305      	str	r3, [sp, #20]
 800dff6:	2300      	movs	r3, #0
 800dff8:	9306      	str	r3, [sp, #24]
 800dffa:	f7fe fca3 	bl	800c944 <__retarget_lock_init_recursive>
 800dffe:	462a      	mov	r2, r5
 800e000:	463b      	mov	r3, r7
 800e002:	4669      	mov	r1, sp
 800e004:	4630      	mov	r0, r6
 800e006:	f7ff fb59 	bl	800d6bc <_vfiprintf_r>
 800e00a:	1e05      	subs	r5, r0, #0
 800e00c:	db07      	blt.n	800e01e <__sbprintf+0x62>
 800e00e:	4669      	mov	r1, sp
 800e010:	4630      	mov	r0, r6
 800e012:	f7fe f96d 	bl	800c2f0 <_fflush_r>
 800e016:	2800      	cmp	r0, #0
 800e018:	bf18      	it	ne
 800e01a:	f04f 35ff 	movne.w	r5, #4294967295
 800e01e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800e022:	9816      	ldr	r0, [sp, #88]	; 0x58
 800e024:	065b      	lsls	r3, r3, #25
 800e026:	bf42      	ittt	mi
 800e028:	89a3      	ldrhmi	r3, [r4, #12]
 800e02a:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800e02e:	81a3      	strhmi	r3, [r4, #12]
 800e030:	f7fe fc89 	bl	800c946 <__retarget_lock_close_recursive>
 800e034:	4628      	mov	r0, r5
 800e036:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800e03a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e03c <__swbuf_r>:
 800e03c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e03e:	460e      	mov	r6, r1
 800e040:	4614      	mov	r4, r2
 800e042:	4605      	mov	r5, r0
 800e044:	b118      	cbz	r0, 800e04e <__swbuf_r+0x12>
 800e046:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e048:	b90b      	cbnz	r3, 800e04e <__swbuf_r+0x12>
 800e04a:	f7fe f9bd 	bl	800c3c8 <__sinit>
 800e04e:	69a3      	ldr	r3, [r4, #24]
 800e050:	60a3      	str	r3, [r4, #8]
 800e052:	89a3      	ldrh	r3, [r4, #12]
 800e054:	0719      	lsls	r1, r3, #28
 800e056:	d529      	bpl.n	800e0ac <__swbuf_r+0x70>
 800e058:	6923      	ldr	r3, [r4, #16]
 800e05a:	b33b      	cbz	r3, 800e0ac <__swbuf_r+0x70>
 800e05c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e060:	b2f6      	uxtb	r6, r6
 800e062:	049a      	lsls	r2, r3, #18
 800e064:	4637      	mov	r7, r6
 800e066:	d52a      	bpl.n	800e0be <__swbuf_r+0x82>
 800e068:	6823      	ldr	r3, [r4, #0]
 800e06a:	6920      	ldr	r0, [r4, #16]
 800e06c:	1a18      	subs	r0, r3, r0
 800e06e:	6963      	ldr	r3, [r4, #20]
 800e070:	4283      	cmp	r3, r0
 800e072:	dc04      	bgt.n	800e07e <__swbuf_r+0x42>
 800e074:	4621      	mov	r1, r4
 800e076:	4628      	mov	r0, r5
 800e078:	f7fe f93a 	bl	800c2f0 <_fflush_r>
 800e07c:	b9e0      	cbnz	r0, 800e0b8 <__swbuf_r+0x7c>
 800e07e:	68a3      	ldr	r3, [r4, #8]
 800e080:	3001      	adds	r0, #1
 800e082:	3b01      	subs	r3, #1
 800e084:	60a3      	str	r3, [r4, #8]
 800e086:	6823      	ldr	r3, [r4, #0]
 800e088:	1c5a      	adds	r2, r3, #1
 800e08a:	6022      	str	r2, [r4, #0]
 800e08c:	701e      	strb	r6, [r3, #0]
 800e08e:	6963      	ldr	r3, [r4, #20]
 800e090:	4283      	cmp	r3, r0
 800e092:	d004      	beq.n	800e09e <__swbuf_r+0x62>
 800e094:	89a3      	ldrh	r3, [r4, #12]
 800e096:	07db      	lsls	r3, r3, #31
 800e098:	d506      	bpl.n	800e0a8 <__swbuf_r+0x6c>
 800e09a:	2e0a      	cmp	r6, #10
 800e09c:	d104      	bne.n	800e0a8 <__swbuf_r+0x6c>
 800e09e:	4621      	mov	r1, r4
 800e0a0:	4628      	mov	r0, r5
 800e0a2:	f7fe f925 	bl	800c2f0 <_fflush_r>
 800e0a6:	b938      	cbnz	r0, 800e0b8 <__swbuf_r+0x7c>
 800e0a8:	4638      	mov	r0, r7
 800e0aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e0ac:	4621      	mov	r1, r4
 800e0ae:	4628      	mov	r0, r5
 800e0b0:	f7fd f9dc 	bl	800b46c <__swsetup_r>
 800e0b4:	2800      	cmp	r0, #0
 800e0b6:	d0d1      	beq.n	800e05c <__swbuf_r+0x20>
 800e0b8:	f04f 37ff 	mov.w	r7, #4294967295
 800e0bc:	e7f4      	b.n	800e0a8 <__swbuf_r+0x6c>
 800e0be:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e0c2:	81a3      	strh	r3, [r4, #12]
 800e0c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e0c6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e0ca:	6663      	str	r3, [r4, #100]	; 0x64
 800e0cc:	e7cc      	b.n	800e068 <__swbuf_r+0x2c>
	...

0800e0d0 <_write_r>:
 800e0d0:	b538      	push	{r3, r4, r5, lr}
 800e0d2:	4604      	mov	r4, r0
 800e0d4:	4608      	mov	r0, r1
 800e0d6:	4611      	mov	r1, r2
 800e0d8:	2200      	movs	r2, #0
 800e0da:	4d05      	ldr	r5, [pc, #20]	; (800e0f0 <_write_r+0x20>)
 800e0dc:	602a      	str	r2, [r5, #0]
 800e0de:	461a      	mov	r2, r3
 800e0e0:	f7f5 fbea 	bl	80038b8 <_write>
 800e0e4:	1c43      	adds	r3, r0, #1
 800e0e6:	d102      	bne.n	800e0ee <_write_r+0x1e>
 800e0e8:	682b      	ldr	r3, [r5, #0]
 800e0ea:	b103      	cbz	r3, 800e0ee <_write_r+0x1e>
 800e0ec:	6023      	str	r3, [r4, #0]
 800e0ee:	bd38      	pop	{r3, r4, r5, pc}
 800e0f0:	20001824 	.word	0x20001824

0800e0f4 <__register_exitproc>:
 800e0f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e0f8:	4d1c      	ldr	r5, [pc, #112]	; (800e16c <__register_exitproc+0x78>)
 800e0fa:	4606      	mov	r6, r0
 800e0fc:	6828      	ldr	r0, [r5, #0]
 800e0fe:	4698      	mov	r8, r3
 800e100:	460f      	mov	r7, r1
 800e102:	4691      	mov	r9, r2
 800e104:	f7fe fc20 	bl	800c948 <__retarget_lock_acquire_recursive>
 800e108:	4b19      	ldr	r3, [pc, #100]	; (800e170 <__register_exitproc+0x7c>)
 800e10a:	4628      	mov	r0, r5
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800e112:	b91c      	cbnz	r4, 800e11c <__register_exitproc+0x28>
 800e114:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800e118:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800e11c:	6865      	ldr	r5, [r4, #4]
 800e11e:	6800      	ldr	r0, [r0, #0]
 800e120:	2d1f      	cmp	r5, #31
 800e122:	dd05      	ble.n	800e130 <__register_exitproc+0x3c>
 800e124:	f7fe fc11 	bl	800c94a <__retarget_lock_release_recursive>
 800e128:	f04f 30ff 	mov.w	r0, #4294967295
 800e12c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e130:	b19e      	cbz	r6, 800e15a <__register_exitproc+0x66>
 800e132:	2201      	movs	r2, #1
 800e134:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800e138:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800e13c:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800e140:	40aa      	lsls	r2, r5
 800e142:	4313      	orrs	r3, r2
 800e144:	2e02      	cmp	r6, #2
 800e146:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800e14a:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800e14e:	bf02      	ittt	eq
 800e150:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800e154:	431a      	orreq	r2, r3
 800e156:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800e15a:	1c6b      	adds	r3, r5, #1
 800e15c:	3502      	adds	r5, #2
 800e15e:	6063      	str	r3, [r4, #4]
 800e160:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800e164:	f7fe fbf1 	bl	800c94a <__retarget_lock_release_recursive>
 800e168:	2000      	movs	r0, #0
 800e16a:	e7df      	b.n	800e12c <__register_exitproc+0x38>
 800e16c:	20000888 	.word	0x20000888
 800e170:	08010208 	.word	0x08010208

0800e174 <__assert_func>:
 800e174:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e176:	4614      	mov	r4, r2
 800e178:	461a      	mov	r2, r3
 800e17a:	4b09      	ldr	r3, [pc, #36]	; (800e1a0 <__assert_func+0x2c>)
 800e17c:	4605      	mov	r5, r0
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	68d8      	ldr	r0, [r3, #12]
 800e182:	b14c      	cbz	r4, 800e198 <__assert_func+0x24>
 800e184:	4b07      	ldr	r3, [pc, #28]	; (800e1a4 <__assert_func+0x30>)
 800e186:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e18a:	9100      	str	r1, [sp, #0]
 800e18c:	462b      	mov	r3, r5
 800e18e:	4906      	ldr	r1, [pc, #24]	; (800e1a8 <__assert_func+0x34>)
 800e190:	f000 f8a4 	bl	800e2dc <fiprintf>
 800e194:	f000 f99f 	bl	800e4d6 <abort>
 800e198:	4b04      	ldr	r3, [pc, #16]	; (800e1ac <__assert_func+0x38>)
 800e19a:	461c      	mov	r4, r3
 800e19c:	e7f3      	b.n	800e186 <__assert_func+0x12>
 800e19e:	bf00      	nop
 800e1a0:	2000004c 	.word	0x2000004c
 800e1a4:	0801047c 	.word	0x0801047c
 800e1a8:	08010489 	.word	0x08010489
 800e1ac:	080104b7 	.word	0x080104b7

0800e1b0 <_calloc_r>:
 800e1b0:	b510      	push	{r4, lr}
 800e1b2:	4351      	muls	r1, r2
 800e1b4:	f7fa f968 	bl	8008488 <_malloc_r>
 800e1b8:	4604      	mov	r4, r0
 800e1ba:	b198      	cbz	r0, 800e1e4 <_calloc_r+0x34>
 800e1bc:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800e1c0:	f022 0203 	bic.w	r2, r2, #3
 800e1c4:	3a04      	subs	r2, #4
 800e1c6:	2a24      	cmp	r2, #36	; 0x24
 800e1c8:	d81b      	bhi.n	800e202 <_calloc_r+0x52>
 800e1ca:	2a13      	cmp	r2, #19
 800e1cc:	d917      	bls.n	800e1fe <_calloc_r+0x4e>
 800e1ce:	2100      	movs	r1, #0
 800e1d0:	2a1b      	cmp	r2, #27
 800e1d2:	e9c0 1100 	strd	r1, r1, [r0]
 800e1d6:	d807      	bhi.n	800e1e8 <_calloc_r+0x38>
 800e1d8:	f100 0308 	add.w	r3, r0, #8
 800e1dc:	2200      	movs	r2, #0
 800e1de:	e9c3 2200 	strd	r2, r2, [r3]
 800e1e2:	609a      	str	r2, [r3, #8]
 800e1e4:	4620      	mov	r0, r4
 800e1e6:	bd10      	pop	{r4, pc}
 800e1e8:	2a24      	cmp	r2, #36	; 0x24
 800e1ea:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800e1ee:	bf11      	iteee	ne
 800e1f0:	f100 0310 	addne.w	r3, r0, #16
 800e1f4:	6101      	streq	r1, [r0, #16]
 800e1f6:	f100 0318 	addeq.w	r3, r0, #24
 800e1fa:	6141      	streq	r1, [r0, #20]
 800e1fc:	e7ee      	b.n	800e1dc <_calloc_r+0x2c>
 800e1fe:	4603      	mov	r3, r0
 800e200:	e7ec      	b.n	800e1dc <_calloc_r+0x2c>
 800e202:	2100      	movs	r1, #0
 800e204:	f7fa fb82 	bl	800890c <memset>
 800e208:	e7ec      	b.n	800e1e4 <_calloc_r+0x34>
	...

0800e20c <_close_r>:
 800e20c:	b538      	push	{r3, r4, r5, lr}
 800e20e:	2300      	movs	r3, #0
 800e210:	4d05      	ldr	r5, [pc, #20]	; (800e228 <_close_r+0x1c>)
 800e212:	4604      	mov	r4, r0
 800e214:	4608      	mov	r0, r1
 800e216:	602b      	str	r3, [r5, #0]
 800e218:	f000 fa20 	bl	800e65c <_close>
 800e21c:	1c43      	adds	r3, r0, #1
 800e21e:	d102      	bne.n	800e226 <_close_r+0x1a>
 800e220:	682b      	ldr	r3, [r5, #0]
 800e222:	b103      	cbz	r3, 800e226 <_close_r+0x1a>
 800e224:	6023      	str	r3, [r4, #0]
 800e226:	bd38      	pop	{r3, r4, r5, pc}
 800e228:	20001824 	.word	0x20001824

0800e22c <_fclose_r>:
 800e22c:	b570      	push	{r4, r5, r6, lr}
 800e22e:	4606      	mov	r6, r0
 800e230:	460c      	mov	r4, r1
 800e232:	b911      	cbnz	r1, 800e23a <_fclose_r+0xe>
 800e234:	2500      	movs	r5, #0
 800e236:	4628      	mov	r0, r5
 800e238:	bd70      	pop	{r4, r5, r6, pc}
 800e23a:	b118      	cbz	r0, 800e244 <_fclose_r+0x18>
 800e23c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e23e:	b90b      	cbnz	r3, 800e244 <_fclose_r+0x18>
 800e240:	f7fe f8c2 	bl	800c3c8 <__sinit>
 800e244:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e246:	07d8      	lsls	r0, r3, #31
 800e248:	d405      	bmi.n	800e256 <_fclose_r+0x2a>
 800e24a:	89a3      	ldrh	r3, [r4, #12]
 800e24c:	0599      	lsls	r1, r3, #22
 800e24e:	d402      	bmi.n	800e256 <_fclose_r+0x2a>
 800e250:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e252:	f7fe fb79 	bl	800c948 <__retarget_lock_acquire_recursive>
 800e256:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e25a:	b93b      	cbnz	r3, 800e26c <_fclose_r+0x40>
 800e25c:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800e25e:	f015 0501 	ands.w	r5, r5, #1
 800e262:	d1e7      	bne.n	800e234 <_fclose_r+0x8>
 800e264:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e266:	f7fe fb70 	bl	800c94a <__retarget_lock_release_recursive>
 800e26a:	e7e4      	b.n	800e236 <_fclose_r+0xa>
 800e26c:	4621      	mov	r1, r4
 800e26e:	4630      	mov	r0, r6
 800e270:	f7fd ffb0 	bl	800c1d4 <__sflush_r>
 800e274:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800e276:	4605      	mov	r5, r0
 800e278:	b133      	cbz	r3, 800e288 <_fclose_r+0x5c>
 800e27a:	4630      	mov	r0, r6
 800e27c:	69e1      	ldr	r1, [r4, #28]
 800e27e:	4798      	blx	r3
 800e280:	2800      	cmp	r0, #0
 800e282:	bfb8      	it	lt
 800e284:	f04f 35ff 	movlt.w	r5, #4294967295
 800e288:	89a3      	ldrh	r3, [r4, #12]
 800e28a:	061a      	lsls	r2, r3, #24
 800e28c:	d503      	bpl.n	800e296 <_fclose_r+0x6a>
 800e28e:	4630      	mov	r0, r6
 800e290:	6921      	ldr	r1, [r4, #16]
 800e292:	f7fe f929 	bl	800c4e8 <_free_r>
 800e296:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800e298:	b141      	cbz	r1, 800e2ac <_fclose_r+0x80>
 800e29a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800e29e:	4299      	cmp	r1, r3
 800e2a0:	d002      	beq.n	800e2a8 <_fclose_r+0x7c>
 800e2a2:	4630      	mov	r0, r6
 800e2a4:	f7fe f920 	bl	800c4e8 <_free_r>
 800e2a8:	2300      	movs	r3, #0
 800e2aa:	6323      	str	r3, [r4, #48]	; 0x30
 800e2ac:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800e2ae:	b121      	cbz	r1, 800e2ba <_fclose_r+0x8e>
 800e2b0:	4630      	mov	r0, r6
 800e2b2:	f7fe f919 	bl	800c4e8 <_free_r>
 800e2b6:	2300      	movs	r3, #0
 800e2b8:	6463      	str	r3, [r4, #68]	; 0x44
 800e2ba:	f7fe f86d 	bl	800c398 <__sfp_lock_acquire>
 800e2be:	2300      	movs	r3, #0
 800e2c0:	81a3      	strh	r3, [r4, #12]
 800e2c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e2c4:	07db      	lsls	r3, r3, #31
 800e2c6:	d402      	bmi.n	800e2ce <_fclose_r+0xa2>
 800e2c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e2ca:	f7fe fb3e 	bl	800c94a <__retarget_lock_release_recursive>
 800e2ce:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e2d0:	f7fe fb39 	bl	800c946 <__retarget_lock_close_recursive>
 800e2d4:	f7fe f866 	bl	800c3a4 <__sfp_lock_release>
 800e2d8:	e7ad      	b.n	800e236 <_fclose_r+0xa>
	...

0800e2dc <fiprintf>:
 800e2dc:	b40e      	push	{r1, r2, r3}
 800e2de:	b503      	push	{r0, r1, lr}
 800e2e0:	4601      	mov	r1, r0
 800e2e2:	ab03      	add	r3, sp, #12
 800e2e4:	4805      	ldr	r0, [pc, #20]	; (800e2fc <fiprintf+0x20>)
 800e2e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e2ea:	6800      	ldr	r0, [r0, #0]
 800e2ec:	9301      	str	r3, [sp, #4]
 800e2ee:	f7ff f9e5 	bl	800d6bc <_vfiprintf_r>
 800e2f2:	b002      	add	sp, #8
 800e2f4:	f85d eb04 	ldr.w	lr, [sp], #4
 800e2f8:	b003      	add	sp, #12
 800e2fa:	4770      	bx	lr
 800e2fc:	2000004c 	.word	0x2000004c

0800e300 <__fputwc>:
 800e300:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e304:	4680      	mov	r8, r0
 800e306:	460e      	mov	r6, r1
 800e308:	4615      	mov	r5, r2
 800e30a:	f000 f885 	bl	800e418 <__locale_mb_cur_max>
 800e30e:	2801      	cmp	r0, #1
 800e310:	4604      	mov	r4, r0
 800e312:	d11b      	bne.n	800e34c <__fputwc+0x4c>
 800e314:	1e73      	subs	r3, r6, #1
 800e316:	2bfe      	cmp	r3, #254	; 0xfe
 800e318:	d818      	bhi.n	800e34c <__fputwc+0x4c>
 800e31a:	f88d 6004 	strb.w	r6, [sp, #4]
 800e31e:	2700      	movs	r7, #0
 800e320:	f10d 0904 	add.w	r9, sp, #4
 800e324:	42a7      	cmp	r7, r4
 800e326:	d020      	beq.n	800e36a <__fputwc+0x6a>
 800e328:	68ab      	ldr	r3, [r5, #8]
 800e32a:	f817 1009 	ldrb.w	r1, [r7, r9]
 800e32e:	3b01      	subs	r3, #1
 800e330:	2b00      	cmp	r3, #0
 800e332:	60ab      	str	r3, [r5, #8]
 800e334:	da04      	bge.n	800e340 <__fputwc+0x40>
 800e336:	69aa      	ldr	r2, [r5, #24]
 800e338:	4293      	cmp	r3, r2
 800e33a:	db1a      	blt.n	800e372 <__fputwc+0x72>
 800e33c:	290a      	cmp	r1, #10
 800e33e:	d018      	beq.n	800e372 <__fputwc+0x72>
 800e340:	682b      	ldr	r3, [r5, #0]
 800e342:	1c5a      	adds	r2, r3, #1
 800e344:	602a      	str	r2, [r5, #0]
 800e346:	7019      	strb	r1, [r3, #0]
 800e348:	3701      	adds	r7, #1
 800e34a:	e7eb      	b.n	800e324 <__fputwc+0x24>
 800e34c:	4632      	mov	r2, r6
 800e34e:	4640      	mov	r0, r8
 800e350:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800e354:	a901      	add	r1, sp, #4
 800e356:	f000 f89b 	bl	800e490 <_wcrtomb_r>
 800e35a:	1c42      	adds	r2, r0, #1
 800e35c:	4604      	mov	r4, r0
 800e35e:	d1de      	bne.n	800e31e <__fputwc+0x1e>
 800e360:	4606      	mov	r6, r0
 800e362:	89ab      	ldrh	r3, [r5, #12]
 800e364:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e368:	81ab      	strh	r3, [r5, #12]
 800e36a:	4630      	mov	r0, r6
 800e36c:	b003      	add	sp, #12
 800e36e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e372:	462a      	mov	r2, r5
 800e374:	4640      	mov	r0, r8
 800e376:	f7ff fe61 	bl	800e03c <__swbuf_r>
 800e37a:	1c43      	adds	r3, r0, #1
 800e37c:	d1e4      	bne.n	800e348 <__fputwc+0x48>
 800e37e:	4606      	mov	r6, r0
 800e380:	e7f3      	b.n	800e36a <__fputwc+0x6a>

0800e382 <_fputwc_r>:
 800e382:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800e384:	b570      	push	{r4, r5, r6, lr}
 800e386:	07db      	lsls	r3, r3, #31
 800e388:	4605      	mov	r5, r0
 800e38a:	460e      	mov	r6, r1
 800e38c:	4614      	mov	r4, r2
 800e38e:	d405      	bmi.n	800e39c <_fputwc_r+0x1a>
 800e390:	8993      	ldrh	r3, [r2, #12]
 800e392:	0598      	lsls	r0, r3, #22
 800e394:	d402      	bmi.n	800e39c <_fputwc_r+0x1a>
 800e396:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800e398:	f7fe fad6 	bl	800c948 <__retarget_lock_acquire_recursive>
 800e39c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e3a0:	0499      	lsls	r1, r3, #18
 800e3a2:	d406      	bmi.n	800e3b2 <_fputwc_r+0x30>
 800e3a4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e3a8:	81a3      	strh	r3, [r4, #12]
 800e3aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e3ac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e3b0:	6663      	str	r3, [r4, #100]	; 0x64
 800e3b2:	4622      	mov	r2, r4
 800e3b4:	4628      	mov	r0, r5
 800e3b6:	4631      	mov	r1, r6
 800e3b8:	f7ff ffa2 	bl	800e300 <__fputwc>
 800e3bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e3be:	4605      	mov	r5, r0
 800e3c0:	07da      	lsls	r2, r3, #31
 800e3c2:	d405      	bmi.n	800e3d0 <_fputwc_r+0x4e>
 800e3c4:	89a3      	ldrh	r3, [r4, #12]
 800e3c6:	059b      	lsls	r3, r3, #22
 800e3c8:	d402      	bmi.n	800e3d0 <_fputwc_r+0x4e>
 800e3ca:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e3cc:	f7fe fabd 	bl	800c94a <__retarget_lock_release_recursive>
 800e3d0:	4628      	mov	r0, r5
 800e3d2:	bd70      	pop	{r4, r5, r6, pc}

0800e3d4 <_fstat_r>:
 800e3d4:	b538      	push	{r3, r4, r5, lr}
 800e3d6:	2300      	movs	r3, #0
 800e3d8:	4d06      	ldr	r5, [pc, #24]	; (800e3f4 <_fstat_r+0x20>)
 800e3da:	4604      	mov	r4, r0
 800e3dc:	4608      	mov	r0, r1
 800e3de:	4611      	mov	r1, r2
 800e3e0:	602b      	str	r3, [r5, #0]
 800e3e2:	f7f5 f991 	bl	8003708 <_fstat>
 800e3e6:	1c43      	adds	r3, r0, #1
 800e3e8:	d102      	bne.n	800e3f0 <_fstat_r+0x1c>
 800e3ea:	682b      	ldr	r3, [r5, #0]
 800e3ec:	b103      	cbz	r3, 800e3f0 <_fstat_r+0x1c>
 800e3ee:	6023      	str	r3, [r4, #0]
 800e3f0:	bd38      	pop	{r3, r4, r5, pc}
 800e3f2:	bf00      	nop
 800e3f4:	20001824 	.word	0x20001824

0800e3f8 <_isatty_r>:
 800e3f8:	b538      	push	{r3, r4, r5, lr}
 800e3fa:	2300      	movs	r3, #0
 800e3fc:	4d05      	ldr	r5, [pc, #20]	; (800e414 <_isatty_r+0x1c>)
 800e3fe:	4604      	mov	r4, r0
 800e400:	4608      	mov	r0, r1
 800e402:	602b      	str	r3, [r5, #0]
 800e404:	f000 f950 	bl	800e6a8 <_isatty>
 800e408:	1c43      	adds	r3, r0, #1
 800e40a:	d102      	bne.n	800e412 <_isatty_r+0x1a>
 800e40c:	682b      	ldr	r3, [r5, #0]
 800e40e:	b103      	cbz	r3, 800e412 <_isatty_r+0x1a>
 800e410:	6023      	str	r3, [r4, #0]
 800e412:	bd38      	pop	{r3, r4, r5, pc}
 800e414:	20001824 	.word	0x20001824

0800e418 <__locale_mb_cur_max>:
 800e418:	4b01      	ldr	r3, [pc, #4]	; (800e420 <__locale_mb_cur_max+0x8>)
 800e41a:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800e41e:	4770      	bx	lr
 800e420:	2000088c 	.word	0x2000088c

0800e424 <_lseek_r>:
 800e424:	b538      	push	{r3, r4, r5, lr}
 800e426:	4604      	mov	r4, r0
 800e428:	4608      	mov	r0, r1
 800e42a:	4611      	mov	r1, r2
 800e42c:	2200      	movs	r2, #0
 800e42e:	4d05      	ldr	r5, [pc, #20]	; (800e444 <_lseek_r+0x20>)
 800e430:	602a      	str	r2, [r5, #0]
 800e432:	461a      	mov	r2, r3
 800e434:	f000 f902 	bl	800e63c <_lseek>
 800e438:	1c43      	adds	r3, r0, #1
 800e43a:	d102      	bne.n	800e442 <_lseek_r+0x1e>
 800e43c:	682b      	ldr	r3, [r5, #0]
 800e43e:	b103      	cbz	r3, 800e442 <_lseek_r+0x1e>
 800e440:	6023      	str	r3, [r4, #0]
 800e442:	bd38      	pop	{r3, r4, r5, pc}
 800e444:	20001824 	.word	0x20001824

0800e448 <__ascii_mbtowc>:
 800e448:	b082      	sub	sp, #8
 800e44a:	b901      	cbnz	r1, 800e44e <__ascii_mbtowc+0x6>
 800e44c:	a901      	add	r1, sp, #4
 800e44e:	b142      	cbz	r2, 800e462 <__ascii_mbtowc+0x1a>
 800e450:	b14b      	cbz	r3, 800e466 <__ascii_mbtowc+0x1e>
 800e452:	7813      	ldrb	r3, [r2, #0]
 800e454:	600b      	str	r3, [r1, #0]
 800e456:	7812      	ldrb	r2, [r2, #0]
 800e458:	1e10      	subs	r0, r2, #0
 800e45a:	bf18      	it	ne
 800e45c:	2001      	movne	r0, #1
 800e45e:	b002      	add	sp, #8
 800e460:	4770      	bx	lr
 800e462:	4610      	mov	r0, r2
 800e464:	e7fb      	b.n	800e45e <__ascii_mbtowc+0x16>
 800e466:	f06f 0001 	mvn.w	r0, #1
 800e46a:	e7f8      	b.n	800e45e <__ascii_mbtowc+0x16>

0800e46c <_read_r>:
 800e46c:	b538      	push	{r3, r4, r5, lr}
 800e46e:	4604      	mov	r4, r0
 800e470:	4608      	mov	r0, r1
 800e472:	4611      	mov	r1, r2
 800e474:	2200      	movs	r2, #0
 800e476:	4d05      	ldr	r5, [pc, #20]	; (800e48c <_read_r+0x20>)
 800e478:	602a      	str	r2, [r5, #0]
 800e47a:	461a      	mov	r2, r3
 800e47c:	f7f5 f9de 	bl	800383c <_read>
 800e480:	1c43      	adds	r3, r0, #1
 800e482:	d102      	bne.n	800e48a <_read_r+0x1e>
 800e484:	682b      	ldr	r3, [r5, #0]
 800e486:	b103      	cbz	r3, 800e48a <_read_r+0x1e>
 800e488:	6023      	str	r3, [r4, #0]
 800e48a:	bd38      	pop	{r3, r4, r5, pc}
 800e48c:	20001824 	.word	0x20001824

0800e490 <_wcrtomb_r>:
 800e490:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e492:	4c09      	ldr	r4, [pc, #36]	; (800e4b8 <_wcrtomb_r+0x28>)
 800e494:	4605      	mov	r5, r0
 800e496:	461e      	mov	r6, r3
 800e498:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800e49c:	b085      	sub	sp, #20
 800e49e:	b909      	cbnz	r1, 800e4a4 <_wcrtomb_r+0x14>
 800e4a0:	460a      	mov	r2, r1
 800e4a2:	a901      	add	r1, sp, #4
 800e4a4:	47b8      	blx	r7
 800e4a6:	1c43      	adds	r3, r0, #1
 800e4a8:	bf01      	itttt	eq
 800e4aa:	2300      	moveq	r3, #0
 800e4ac:	6033      	streq	r3, [r6, #0]
 800e4ae:	238a      	moveq	r3, #138	; 0x8a
 800e4b0:	602b      	streq	r3, [r5, #0]
 800e4b2:	b005      	add	sp, #20
 800e4b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e4b6:	bf00      	nop
 800e4b8:	2000088c 	.word	0x2000088c

0800e4bc <__ascii_wctomb>:
 800e4bc:	4603      	mov	r3, r0
 800e4be:	4608      	mov	r0, r1
 800e4c0:	b141      	cbz	r1, 800e4d4 <__ascii_wctomb+0x18>
 800e4c2:	2aff      	cmp	r2, #255	; 0xff
 800e4c4:	d904      	bls.n	800e4d0 <__ascii_wctomb+0x14>
 800e4c6:	228a      	movs	r2, #138	; 0x8a
 800e4c8:	f04f 30ff 	mov.w	r0, #4294967295
 800e4cc:	601a      	str	r2, [r3, #0]
 800e4ce:	4770      	bx	lr
 800e4d0:	2001      	movs	r0, #1
 800e4d2:	700a      	strb	r2, [r1, #0]
 800e4d4:	4770      	bx	lr

0800e4d6 <abort>:
 800e4d6:	2006      	movs	r0, #6
 800e4d8:	b508      	push	{r3, lr}
 800e4da:	f000 f82d 	bl	800e538 <raise>
 800e4de:	2001      	movs	r0, #1
 800e4e0:	f7f5 f906 	bl	80036f0 <_exit>

0800e4e4 <_raise_r>:
 800e4e4:	291f      	cmp	r1, #31
 800e4e6:	b538      	push	{r3, r4, r5, lr}
 800e4e8:	4604      	mov	r4, r0
 800e4ea:	460d      	mov	r5, r1
 800e4ec:	d904      	bls.n	800e4f8 <_raise_r+0x14>
 800e4ee:	2316      	movs	r3, #22
 800e4f0:	6003      	str	r3, [r0, #0]
 800e4f2:	f04f 30ff 	mov.w	r0, #4294967295
 800e4f6:	bd38      	pop	{r3, r4, r5, pc}
 800e4f8:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800e4fc:	b112      	cbz	r2, 800e504 <_raise_r+0x20>
 800e4fe:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e502:	b94b      	cbnz	r3, 800e518 <_raise_r+0x34>
 800e504:	4620      	mov	r0, r4
 800e506:	f000 f831 	bl	800e56c <_getpid_r>
 800e50a:	462a      	mov	r2, r5
 800e50c:	4601      	mov	r1, r0
 800e50e:	4620      	mov	r0, r4
 800e510:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e514:	f000 b818 	b.w	800e548 <_kill_r>
 800e518:	2b01      	cmp	r3, #1
 800e51a:	d00a      	beq.n	800e532 <_raise_r+0x4e>
 800e51c:	1c59      	adds	r1, r3, #1
 800e51e:	d103      	bne.n	800e528 <_raise_r+0x44>
 800e520:	2316      	movs	r3, #22
 800e522:	6003      	str	r3, [r0, #0]
 800e524:	2001      	movs	r0, #1
 800e526:	e7e6      	b.n	800e4f6 <_raise_r+0x12>
 800e528:	2400      	movs	r4, #0
 800e52a:	4628      	mov	r0, r5
 800e52c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e530:	4798      	blx	r3
 800e532:	2000      	movs	r0, #0
 800e534:	e7df      	b.n	800e4f6 <_raise_r+0x12>
	...

0800e538 <raise>:
 800e538:	4b02      	ldr	r3, [pc, #8]	; (800e544 <raise+0xc>)
 800e53a:	4601      	mov	r1, r0
 800e53c:	6818      	ldr	r0, [r3, #0]
 800e53e:	f7ff bfd1 	b.w	800e4e4 <_raise_r>
 800e542:	bf00      	nop
 800e544:	2000004c 	.word	0x2000004c

0800e548 <_kill_r>:
 800e548:	b538      	push	{r3, r4, r5, lr}
 800e54a:	2300      	movs	r3, #0
 800e54c:	4d06      	ldr	r5, [pc, #24]	; (800e568 <_kill_r+0x20>)
 800e54e:	4604      	mov	r4, r0
 800e550:	4608      	mov	r0, r1
 800e552:	4611      	mov	r1, r2
 800e554:	602b      	str	r3, [r5, #0]
 800e556:	f7f5 f8ed 	bl	8003734 <_kill>
 800e55a:	1c43      	adds	r3, r0, #1
 800e55c:	d102      	bne.n	800e564 <_kill_r+0x1c>
 800e55e:	682b      	ldr	r3, [r5, #0]
 800e560:	b103      	cbz	r3, 800e564 <_kill_r+0x1c>
 800e562:	6023      	str	r3, [r4, #0]
 800e564:	bd38      	pop	{r3, r4, r5, pc}
 800e566:	bf00      	nop
 800e568:	20001824 	.word	0x20001824

0800e56c <_getpid_r>:
 800e56c:	f7f5 b8db 	b.w	8003726 <_getpid>

0800e570 <findslot>:
 800e570:	4b0a      	ldr	r3, [pc, #40]	; (800e59c <findslot+0x2c>)
 800e572:	b510      	push	{r4, lr}
 800e574:	4604      	mov	r4, r0
 800e576:	6818      	ldr	r0, [r3, #0]
 800e578:	b118      	cbz	r0, 800e582 <findslot+0x12>
 800e57a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e57c:	b90b      	cbnz	r3, 800e582 <findslot+0x12>
 800e57e:	f7fd ff23 	bl	800c3c8 <__sinit>
 800e582:	2c13      	cmp	r4, #19
 800e584:	d807      	bhi.n	800e596 <findslot+0x26>
 800e586:	4806      	ldr	r0, [pc, #24]	; (800e5a0 <findslot+0x30>)
 800e588:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800e58c:	3201      	adds	r2, #1
 800e58e:	d002      	beq.n	800e596 <findslot+0x26>
 800e590:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800e594:	bd10      	pop	{r4, pc}
 800e596:	2000      	movs	r0, #0
 800e598:	e7fc      	b.n	800e594 <findslot+0x24>
 800e59a:	bf00      	nop
 800e59c:	2000004c 	.word	0x2000004c
 800e5a0:	200010c0 	.word	0x200010c0

0800e5a4 <checkerror>:
 800e5a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5a6:	1c43      	adds	r3, r0, #1
 800e5a8:	4604      	mov	r4, r0
 800e5aa:	d109      	bne.n	800e5c0 <checkerror+0x1c>
 800e5ac:	f7f9 ff3a 	bl	8008424 <__errno>
 800e5b0:	2613      	movs	r6, #19
 800e5b2:	4605      	mov	r5, r0
 800e5b4:	2700      	movs	r7, #0
 800e5b6:	4630      	mov	r0, r6
 800e5b8:	4639      	mov	r1, r7
 800e5ba:	beab      	bkpt	0x00ab
 800e5bc:	4606      	mov	r6, r0
 800e5be:	602e      	str	r6, [r5, #0]
 800e5c0:	4620      	mov	r0, r4
 800e5c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e5c4 <_swilseek>:
 800e5c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e5c6:	460c      	mov	r4, r1
 800e5c8:	4616      	mov	r6, r2
 800e5ca:	f7ff ffd1 	bl	800e570 <findslot>
 800e5ce:	4605      	mov	r5, r0
 800e5d0:	b940      	cbnz	r0, 800e5e4 <_swilseek+0x20>
 800e5d2:	f7f9 ff27 	bl	8008424 <__errno>
 800e5d6:	2309      	movs	r3, #9
 800e5d8:	6003      	str	r3, [r0, #0]
 800e5da:	f04f 34ff 	mov.w	r4, #4294967295
 800e5de:	4620      	mov	r0, r4
 800e5e0:	b003      	add	sp, #12
 800e5e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e5e4:	2e02      	cmp	r6, #2
 800e5e6:	d903      	bls.n	800e5f0 <_swilseek+0x2c>
 800e5e8:	f7f9 ff1c 	bl	8008424 <__errno>
 800e5ec:	2316      	movs	r3, #22
 800e5ee:	e7f3      	b.n	800e5d8 <_swilseek+0x14>
 800e5f0:	2e01      	cmp	r6, #1
 800e5f2:	d112      	bne.n	800e61a <_swilseek+0x56>
 800e5f4:	6843      	ldr	r3, [r0, #4]
 800e5f6:	18e4      	adds	r4, r4, r3
 800e5f8:	d4f6      	bmi.n	800e5e8 <_swilseek+0x24>
 800e5fa:	682b      	ldr	r3, [r5, #0]
 800e5fc:	260a      	movs	r6, #10
 800e5fe:	466f      	mov	r7, sp
 800e600:	e9cd 3400 	strd	r3, r4, [sp]
 800e604:	4630      	mov	r0, r6
 800e606:	4639      	mov	r1, r7
 800e608:	beab      	bkpt	0x00ab
 800e60a:	4606      	mov	r6, r0
 800e60c:	4630      	mov	r0, r6
 800e60e:	f7ff ffc9 	bl	800e5a4 <checkerror>
 800e612:	2800      	cmp	r0, #0
 800e614:	dbe1      	blt.n	800e5da <_swilseek+0x16>
 800e616:	606c      	str	r4, [r5, #4]
 800e618:	e7e1      	b.n	800e5de <_swilseek+0x1a>
 800e61a:	2e02      	cmp	r6, #2
 800e61c:	d1ed      	bne.n	800e5fa <_swilseek+0x36>
 800e61e:	6803      	ldr	r3, [r0, #0]
 800e620:	260c      	movs	r6, #12
 800e622:	466f      	mov	r7, sp
 800e624:	9300      	str	r3, [sp, #0]
 800e626:	4630      	mov	r0, r6
 800e628:	4639      	mov	r1, r7
 800e62a:	beab      	bkpt	0x00ab
 800e62c:	4606      	mov	r6, r0
 800e62e:	4630      	mov	r0, r6
 800e630:	f7ff ffb8 	bl	800e5a4 <checkerror>
 800e634:	1c43      	adds	r3, r0, #1
 800e636:	d0d0      	beq.n	800e5da <_swilseek+0x16>
 800e638:	4404      	add	r4, r0
 800e63a:	e7de      	b.n	800e5fa <_swilseek+0x36>

0800e63c <_lseek>:
 800e63c:	f7ff bfc2 	b.w	800e5c4 <_swilseek>

0800e640 <_swiclose>:
 800e640:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e642:	2402      	movs	r4, #2
 800e644:	9001      	str	r0, [sp, #4]
 800e646:	ad01      	add	r5, sp, #4
 800e648:	4620      	mov	r0, r4
 800e64a:	4629      	mov	r1, r5
 800e64c:	beab      	bkpt	0x00ab
 800e64e:	4604      	mov	r4, r0
 800e650:	4620      	mov	r0, r4
 800e652:	f7ff ffa7 	bl	800e5a4 <checkerror>
 800e656:	b003      	add	sp, #12
 800e658:	bd30      	pop	{r4, r5, pc}
	...

0800e65c <_close>:
 800e65c:	b538      	push	{r3, r4, r5, lr}
 800e65e:	4605      	mov	r5, r0
 800e660:	f7ff ff86 	bl	800e570 <findslot>
 800e664:	4604      	mov	r4, r0
 800e666:	b930      	cbnz	r0, 800e676 <_close+0x1a>
 800e668:	f7f9 fedc 	bl	8008424 <__errno>
 800e66c:	2309      	movs	r3, #9
 800e66e:	6003      	str	r3, [r0, #0]
 800e670:	f04f 30ff 	mov.w	r0, #4294967295
 800e674:	bd38      	pop	{r3, r4, r5, pc}
 800e676:	3d01      	subs	r5, #1
 800e678:	2d01      	cmp	r5, #1
 800e67a:	d809      	bhi.n	800e690 <_close+0x34>
 800e67c:	4b09      	ldr	r3, [pc, #36]	; (800e6a4 <_close+0x48>)
 800e67e:	689a      	ldr	r2, [r3, #8]
 800e680:	691b      	ldr	r3, [r3, #16]
 800e682:	429a      	cmp	r2, r3
 800e684:	d104      	bne.n	800e690 <_close+0x34>
 800e686:	f04f 33ff 	mov.w	r3, #4294967295
 800e68a:	6003      	str	r3, [r0, #0]
 800e68c:	2000      	movs	r0, #0
 800e68e:	e7f1      	b.n	800e674 <_close+0x18>
 800e690:	6820      	ldr	r0, [r4, #0]
 800e692:	f7ff ffd5 	bl	800e640 <_swiclose>
 800e696:	2800      	cmp	r0, #0
 800e698:	d1ec      	bne.n	800e674 <_close+0x18>
 800e69a:	f04f 33ff 	mov.w	r3, #4294967295
 800e69e:	6023      	str	r3, [r4, #0]
 800e6a0:	e7e8      	b.n	800e674 <_close+0x18>
 800e6a2:	bf00      	nop
 800e6a4:	200010c0 	.word	0x200010c0

0800e6a8 <_isatty>:
 800e6a8:	b570      	push	{r4, r5, r6, lr}
 800e6aa:	f7ff ff61 	bl	800e570 <findslot>
 800e6ae:	2509      	movs	r5, #9
 800e6b0:	4604      	mov	r4, r0
 800e6b2:	b920      	cbnz	r0, 800e6be <_isatty+0x16>
 800e6b4:	f7f9 feb6 	bl	8008424 <__errno>
 800e6b8:	6005      	str	r5, [r0, #0]
 800e6ba:	4620      	mov	r0, r4
 800e6bc:	bd70      	pop	{r4, r5, r6, pc}
 800e6be:	4628      	mov	r0, r5
 800e6c0:	4621      	mov	r1, r4
 800e6c2:	beab      	bkpt	0x00ab
 800e6c4:	4604      	mov	r4, r0
 800e6c6:	2c01      	cmp	r4, #1
 800e6c8:	d0f7      	beq.n	800e6ba <_isatty+0x12>
 800e6ca:	f7f9 feab 	bl	8008424 <__errno>
 800e6ce:	2400      	movs	r4, #0
 800e6d0:	4605      	mov	r5, r0
 800e6d2:	2613      	movs	r6, #19
 800e6d4:	4630      	mov	r0, r6
 800e6d6:	4621      	mov	r1, r4
 800e6d8:	beab      	bkpt	0x00ab
 800e6da:	4606      	mov	r6, r0
 800e6dc:	602e      	str	r6, [r5, #0]
 800e6de:	e7ec      	b.n	800e6ba <_isatty+0x12>

0800e6e0 <_init>:
 800e6e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6e2:	bf00      	nop
 800e6e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e6e6:	bc08      	pop	{r3}
 800e6e8:	469e      	mov	lr, r3
 800e6ea:	4770      	bx	lr

0800e6ec <_fini>:
 800e6ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6ee:	bf00      	nop
 800e6f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e6f2:	bc08      	pop	{r3}
 800e6f4:	469e      	mov	lr, r3
 800e6f6:	4770      	bx	lr
