INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/minseok/study/vivado/0521_SV_Adder/0521_SV_Adder.srcs/sim_1/new/tb_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
