
// SPDX-License-Identifier: MIT

#include "cpu/riscv_plic.h"

#include "assertions.h"
#include "driver.h"
#include "interrupt.h"
#include "malloc.h"
#include "smp.h"



// PLIC context descriptor.
typedef struct {
    // HART ID of target CPU.
    size_t  hartid;
    // Target CPU interrupt number.
    uint8_t irq;
} plic_ctx_t;

// PLIC base address.
static size_t      plic_base;
// Number of PLIC contexts.
static uint16_t    plic_ctx_count;
// PLIC contexts.
static plic_ctx_t *plic_ctx;
// PLIC context to use per SMP CPU.
static uint16_t   *plic_smp_ctx;


// Enable an interrupt for a specific CPU.
void irq_ch_enable_affine(int irq, int cpu_index) {
}

// Disable an interrupt for a specific CPU.
void irq_ch_disable_affine(int irq, int cpu_index) {
}

// Enable the IRQ.
void irq_ch_enable(int irq) {
}

// Disable the IRQ.
void irq_ch_disable(int irq) {
}

// Query whether the IRQ is enabled.
bool irq_ch_is_enabled(int irq) {
    return false;
}



// Init PLIC driver from DTB.
void plic_dtbinit(dtb_handle_t *dtb, dtb_node_t *node, uint32_t addr_cells, uint32_t size_cells) {
    // Read PLIC properties.
    plic_base = dtb_read_cells(dtb, node, "reg", 0, addr_cells);
    assert_always(dtb_read_uint(dtb, node, "#address-cells") == 0);
    assert_always(dtb_read_uint(dtb, node, "#interrupt-cells") == 1);

    // Read interrupt mappings.
    dtb_prop_t *int_ext = dtb_get_prop(dtb, node, "interrupts-extended");
    plic_ctx_count      = int_ext->content_len / 8;
    plic_ctx            = malloc(plic_ctx_count * sizeof(plic_ctx_t));
    plic_smp_ctx        = malloc(sizeof(uint16_t) * smp_count);

    // Read interrupt context mappings.
    for (uint16_t i = 0; i < plic_ctx_count; i++) {
        uint32_t    phandle = dtb_prop_read_cell(dtb, int_ext, i * 2);
        dtb_node_t *ictl    = dtb_phandle_node(dtb, phandle);
        if (!ictl) {
            logkf(LOG_ERROR, "Unable to find interrupt controller %{u32;d}", phandle);
            continue;
        }
        plic_ctx[i].irq  = dtb_prop_read_cell(dtb, int_ext, i * 2 + 1);
        dtb_node_t *cpu  = ictl->parent;
        dtb_node_t *cpus = cpu->parent;
        if (!cpu) {
            logkf(LOG_ERROR, "Unable to find CPU for interrupt controller %{u32;d}", phandle);
        } else {
            uint32_t cpu_acell = dtb_read_uint(dtb, cpus, "#address-cells");
            size_t   cpu_id    = dtb_read_cells(dtb, cpu, "reg", 0, cpu_acell);
            plic_ctx[i].hartid = cpu_id;
        }
    }

    // Create PLIC to SMP CPU mappings.
    for (uint16_t i = 0; i < plic_ctx_count; i++) {
        if (plic_ctx[i].irq == 9) {
            plic_smp_ctx[smp_get_cpu(plic_ctx[i].hartid)] = i;
            logkf(LOG_DEBUG, "CPU%{d} PLIC ctx is %{d}", smp_get_cpu(plic_ctx[i].hartid), i);
        }
    }
}

// Define PLIC driver.
DRIVER_DECL(riscv_plic_driver) = {
    .dtb_supports_len = 2,
    .dtb_supports     = (char const *[]){"sifive,plic-1.0.0", "riscv,plic0"},
    .dtb_init         = plic_dtbinit,
};
