{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703795325286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703795325286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 23:28:45 2023 " "Processing started: Thu Dec 28 23:28:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703795325286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703795325286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zxspectrum -c zxspectrum " "Command: quartus_map --read_settings_files=on --write_settings_files=off zxspectrum -c zxspectrum" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703795325286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703795325686 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703795325686 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "build_id.v zxspectrum.sv(81) " "Verilog HDL File I/O error at zxspectrum.sv(81): can't open Verilog Design File \"build_id.v\"" {  } { { "zxspectrum.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 81 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703795335052 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BUILD_DATE zxspectrum.sv(97) " "Verilog HDL Compiler Directive warning at zxspectrum.sv(97): text macro \"BUILD_DATE\" is undefined" {  } { { "zxspectrum.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 97 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1703795335058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DAC_L dac_l zxspectrum.sv(60) " "Verilog HDL Declaration information at zxspectrum.sv(60): object \"DAC_L\" differs only in case from object \"dac_l\" in the same scope" {  } { { "zxspectrum.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703795335058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DAC_R dac_r zxspectrum.sv(62) " "Verilog HDL Declaration information at zxspectrum.sv(62): object \"DAC_R\" differs only in case from object \"dac_r\" in the same scope" {  } { { "zxspectrum.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703795335058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_DI spi_di zxspectrum.sv(44) " "Verilog HDL Declaration information at zxspectrum.sv(44): object \"SPI_DI\" differs only in case from object \"spi_di\" in the same scope" {  } { { "zxspectrum.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703795335058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_DO spi_do zxspectrum.sv(43) " "Verilog HDL Declaration information at zxspectrum.sv(43): object \"SPI_DO\" differs only in case from object \"spi_do\" in the same scope" {  } { { "zxspectrum.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703795335058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TAPE_ADDR tape_addr zxspectrum.sv(71) " "Verilog HDL Declaration information at zxspectrum.sv(71): object \"TAPE_ADDR\" differs only in case from object \"tape_addr\" in the same scope" {  } { { "zxspectrum.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703795335058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SNAP_ADDR snap_addr zxspectrum.sv(72) " "Verilog HDL Declaration information at zxspectrum.sv(72): object \"SNAP_ADDR\" differs only in case from object \"snap_addr\" in the same scope" {  } { { "zxspectrum.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703795335058 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "zxspectrum zxspectrum.sv(23) " "Ignored design unit \"zxspectrum\" at zxspectrum.sv(23) due to previous errors" {  } { { "zxspectrum.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 23 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1703795335058 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.map.smsg " "Generated suppressed messages file D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703795335089 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703795335121 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 28 23:28:55 2023 " "Processing ended: Thu Dec 28 23:28:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703795335121 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703795335121 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703795335121 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703795335121 ""}
