
*** Running vivado
    with args -log A_1_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source A_1_2.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A_1_2.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1063.734 ; gain = 132.086 ; free physical = 807 ; free virtual = 4015
INFO: [Synth 8-638] synthesizing module 'A_1_2' [/home/pingwin/Dokumenty/Verilog/matrix_mult/matrix_mult.srcs/sources_1/ip/A_1_2/synth/A_1_2.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'A_1_2' (5#1) [/home/pingwin/Dokumenty/Verilog/matrix_mult/matrix_mult.srcs/sources_1/ip/A_1_2/synth/A_1_2.vhd:68]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1114.203 ; gain = 182.555 ; free physical = 759 ; free virtual = 3963
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1114.203 ; gain = 182.555 ; free physical = 760 ; free virtual = 3965
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1400.242 ; gain = 0.000 ; free physical = 606 ; free virtual = 3806
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1400.242 ; gain = 468.594 ; free physical = 547 ; free virtual = 3748
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1400.242 ; gain = 468.594 ; free physical = 547 ; free virtual = 3748
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1400.242 ; gain = 468.594 ; free physical = 547 ; free virtual = 3748
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1400.242 ; gain = 468.594 ; free physical = 531 ; free virtual = 3732
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1400.242 ; gain = 468.594 ; free physical = 505 ; free virtual = 3706
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1400.242 ; gain = 468.594 ; free physical = 372 ; free virtual = 3601
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1400.242 ; gain = 468.594 ; free physical = 372 ; free virtual = 3601
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1400.242 ; gain = 468.594 ; free physical = 354 ; free virtual = 3583
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1400.242 ; gain = 468.594 ; free physical = 354 ; free virtual = 3583
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1400.242 ; gain = 468.594 ; free physical = 354 ; free virtual = 3583
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1400.242 ; gain = 468.594 ; free physical = 354 ; free virtual = 3583
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1400.242 ; gain = 468.594 ; free physical = 354 ; free virtual = 3583
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1400.242 ; gain = 468.594 ; free physical = 354 ; free virtual = 3583
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1400.242 ; gain = 468.594 ; free physical = 354 ; free virtual = 3583

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    16|
|2     |LUT1     |     9|
|3     |LUT2     |    59|
|4     |LUT4     |    55|
|5     |MULT_AND |    65|
|6     |MUXCY    |    65|
|7     |SRL16E   |     2|
|8     |XORCY    |    70|
|9     |FDRE     |   169|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1400.242 ; gain = 468.594 ; free physical = 354 ; free virtual = 3583
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1400.250 ; gain = 401.098 ; free physical = 389 ; free virtual = 3617
