/*
 * Based on Linux drivers/pci/controller/pci-host-common.c
 * Based on Linux drivers/pci/controller/pci-host-generic.c
 * Based on xen/arch/arm/pci/pci-host-generic.c
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include <xen/delay.h>
#include <xen/init.h>
#include <xen/pci.h>

#include <asm/device.h>
#include <asm/io.h>
#include <asm/pci.h>

#define RCAR4_DWC_VERSION       0x520A

struct rcar4_priv
{
    uint32_t num_viewport;
    bool iatu_unroll_initilized;
    bool iatu_unroll_enabled;
    void __iomem *atu_base;
    unsigned int version;
};

/*
 * PCI host bridges often have different ways to access the root and child
 * bus config spaces:
 *   "dbi"   : the aperture where root port's own configuration registers
 *             are available.
 *   "config": child's configuration space
 *   "atu"   : iATU registers for DWC version 4.80 or later
 */
static int __init rcar4_cfg_reg_index(struct dt_device_node *np)
{
    return dt_property_match_string(np, "reg-names", "dbi");
}

static int __init rcar4_child_cfg_reg_index(struct dt_device_node *np)
{
    return dt_property_match_string(np, "reg-names", "config");
}

/* ECAM ops */
const struct pci_ecam_ops rcar4_pcie_ops = {
    .bus_shift  = 20,
    .cfg_reg_index = rcar4_cfg_reg_index,
    .pci_ops    = {
        .map_bus                = pci_ecam_map_bus,
        .read                   = pci_generic_config_read,
        .write                  = pci_generic_config_write,
        .need_p2m_hwdom_mapping = pci_ecam_need_p2m_hwdom_mapping,
    }
};

#define PCIBIOS_SUCCESSFUL              0x00
#define PCIBIOS_BAD_REGISTER_NUMBER     0x87

#define FIELD_PREP(_mask, _val) \
    (((typeof(_mask))(_val) << (ffs64(_mask) - 1)) & (_mask))

/**
 * upper_32_bits - return bits 32-63 of a number
 * @n: the number we're accessing
 *
 * A basic shift-right of a 64- or 32-bit quantity.  Use this to suppress
 * the "right shift count >= width of type" warning when that quantity is
 * 32-bits.
 */
#define upper_32_bits(n) ((uint32_t)(((n) >> 16) >> 16))

/**
 * lower_32_bits - return bits 0-31 of a number
 * @n: the number we're accessing
 */
#define lower_32_bits(n) ((uint32_t)((n) & 0xffffffff))

#define PCIE_ATU_VIEWPORT               0x900
#define PCIE_ATU_REGION_OUTBOUND        0
#define PCIE_ATU_CR1                    0x904
#define PCIE_ATU_INCREASE_REGION_SIZE   BIT(13, UL)
#define PCIE_ATU_CR2                    0x908
#define PCIE_ATU_ENABLE                 BIT(31, UL)
#define PCIE_ATU_LOWER_BASE             0x90C
#define PCIE_ATU_UPPER_BASE             0x910
#define PCIE_ATU_LIMIT                  0x914
#define PCIE_ATU_LOWER_TARGET           0x918
#define PCIE_ATU_UPPER_TARGET           0x91C
#define PCIE_ATU_UPPER_LIMIT            0x924

#define PCIE_ATU_REGION_INDEX1  0x1
#define PCIE_ATU_TYPE_IO        0x2
#define PCIE_ATU_TYPE_CFG0      0x4

#define PCIE_ATU_BUS(x)         FIELD_PREP(GENMASK(31, 24), x)
#define PCIE_ATU_DEV(x)         FIELD_PREP(GENMASK(23, 19), x)
#define PCIE_ATU_FUNC(x)        FIELD_PREP(GENMASK(18, 16), x)

/* Register address builder */
#define PCIE_GET_ATU_OUTB_UNR_REG_OFFSET(region) \
    ((region) << 9)

/*
 * iATU Unroll-specific register definitions
 * From 4.80 core version the address translation will be made by unroll
 */
#define PCIE_ATU_UNR_REGION_CTRL1       0x00
#define PCIE_ATU_UNR_REGION_CTRL2       0x04
#define PCIE_ATU_UNR_LOWER_BASE         0x08
#define PCIE_ATU_UNR_UPPER_BASE         0x0C
#define PCIE_ATU_UNR_LOWER_LIMIT        0x10
#define PCIE_ATU_UNR_LOWER_TARGET       0x14
#define PCIE_ATU_UNR_UPPER_TARGET       0x18
#define PCIE_ATU_UNR_UPPER_LIMIT        0x20

#define PCIE_ATU_FUNC_NUM(pf)           ((pf) << 20)

/* Parameters for the waiting for iATU enabled routine */
#define LINK_WAIT_MAX_IATU_RETRIES      5
#define LINK_WAIT_IATU                  9

static int dw_pcie_read(void __iomem *addr, int size, uint32_t *val)
{
    if ( !IS_ALIGNED((uintptr_t)addr, size) )
    {
        *val = 0;
        return PCIBIOS_BAD_REGISTER_NUMBER;
    }

    if (size == 4)
        *val = readl(addr);
    else if (size == 2)
        *val = readw(addr);
    else if (size == 1)
        *val = readb(addr);
    else
    {
        *val = 0;
        return PCIBIOS_BAD_REGISTER_NUMBER;
    }

    return PCIBIOS_SUCCESSFUL;
}

static int dw_pcie_write(void __iomem *addr, int size, uint32_t val)
{
    if ( !IS_ALIGNED((uintptr_t)addr, size) )
        return PCIBIOS_BAD_REGISTER_NUMBER;

    if (size == 4)
        writel(val, addr);
    else if (size == 2)
        writew(val, addr);
    else if (size == 1)
        writeb(val, addr);
    else
        return PCIBIOS_BAD_REGISTER_NUMBER;

    return PCIBIOS_SUCCESSFUL;
}

static uint32_t rcar4_read_dbi(struct pci_host_bridge *bridge,
                               uint32_t reg, size_t size)
{
    void __iomem *addr = bridge->cfg->win + reg;
    uint32_t val;

    dw_pcie_read(addr, size, &val);
    return val;
}

static void rcar4_write_dbi(struct pci_host_bridge *bridge,
                            uint32_t reg, size_t size, uint32_t val)
{
    void __iomem *addr = bridge->cfg->win + reg;

    dw_pcie_write(addr, size, val);
}

static uint32_t rcar4_readl_dbi(struct pci_host_bridge *bridge, uint32_t reg)
{
    return rcar4_read_dbi(bridge, reg, sizeof(uint32_t));
}

static void dw_pcie_writel_dbi(struct pci_host_bridge *pci, uint32_t reg,
                               uint32_t val)
{
    rcar4_write_dbi(pci, reg, sizeof(uint32_t), val);
}

static void rcar4_read_iatu_unroll_enabled(struct pci_host_bridge *bridge)
{
    struct rcar4_priv *priv = bridge->priv;
    uint32_t val;

    val = rcar4_readl_dbi(bridge, PCIE_ATU_VIEWPORT);
    if (val == 0xffffffff)
        priv->iatu_unroll_enabled = true;

    printk(XENLOG_DEBUG "%s iATU unroll: %sabled\n",
           dt_node_full_name(bridge->dt_node),
           priv->iatu_unroll_enabled ? "en" : "dis");
}

static uint32_t dw_pcie_readl_atu(struct pci_host_bridge *pci, uint32_t reg)
{
    struct rcar4_priv *priv = pci->priv;
    int ret;
    uint32_t val;

    ret = dw_pcie_read(priv->atu_base + reg, 4, &val);
    if ( ret )
        printk(XENLOG_ERR "Read ATU address failed\n");

    return val;
}

static void dw_pcie_writel_atu(struct pci_host_bridge *pci, uint32_t reg,
                               uint32_t val)
{
    struct rcar4_priv *priv = pci->priv;
    int ret;

    ret = dw_pcie_write(priv->atu_base + reg, 4, val);
    if (ret)
        printk(XENLOG_ERR "Write ATU address failed\n");
}

static uint32_t dw_pcie_readl_ob_unroll(struct pci_host_bridge *pci,
                                        uint32_t index, uint32_t reg)
{
	uint32_t offset = PCIE_GET_ATU_OUTB_UNR_REG_OFFSET(index);

	return dw_pcie_readl_atu(pci, offset + reg);
}

static void dw_pcie_writel_ob_unroll(struct pci_host_bridge *pci,
                                     uint32_t index, uint32_t reg, uint32_t val)
{
    uint32_t offset = PCIE_GET_ATU_OUTB_UNR_REG_OFFSET(index);

    dw_pcie_writel_atu(pci, offset + reg, val);
}

static uint32_t dw_pcie_enable_ecrc(uint32_t val)
{
    ASSERT_UNREACHABLE();
    return 0;
}

static void dw_pcie_prog_outbound_atu_unroll(struct pci_host_bridge *pci,
                                             uint8_t func_no, int index,
                                             int type, uint64_t cpu_addr,
                                             uint64_t pci_addr, uint64_t size)
{
    struct rcar4_priv *priv = pci->priv;
    uint32_t retries, val;
    uint64_t limit_addr = cpu_addr + size - 1;

    dw_pcie_writel_ob_unroll(pci, index, PCIE_ATU_UNR_LOWER_BASE,
                             lower_32_bits(cpu_addr));
    dw_pcie_writel_ob_unroll(pci, index, PCIE_ATU_UNR_UPPER_BASE,
                             upper_32_bits(cpu_addr));
    dw_pcie_writel_ob_unroll(pci, index, PCIE_ATU_UNR_LOWER_LIMIT,
                             lower_32_bits(limit_addr));
    dw_pcie_writel_ob_unroll(pci, index, PCIE_ATU_UNR_UPPER_LIMIT,
                             upper_32_bits(limit_addr));
    dw_pcie_writel_ob_unroll(pci, index, PCIE_ATU_UNR_LOWER_TARGET,
                             lower_32_bits(pci_addr));
    dw_pcie_writel_ob_unroll(pci, index, PCIE_ATU_UNR_UPPER_TARGET,
                             upper_32_bits(pci_addr));
    val = type | PCIE_ATU_FUNC_NUM(func_no);
    val = upper_32_bits(size - 1) ? val | PCIE_ATU_INCREASE_REGION_SIZE : val;
    if (priv->version == 0x490A)
        val = dw_pcie_enable_ecrc(val);
    dw_pcie_writel_ob_unroll(pci, index, PCIE_ATU_UNR_REGION_CTRL1, val);
    dw_pcie_writel_ob_unroll(pci, index, PCIE_ATU_UNR_REGION_CTRL2,
                             PCIE_ATU_ENABLE);

    /*
     * Make sure ATU enable takes effect before any subsequent config
     * and I/O accesses.
     */
    for (retries = 0; retries < LINK_WAIT_MAX_IATU_RETRIES; retries++)
    {
        val = dw_pcie_readl_ob_unroll(pci, index,
                                      PCIE_ATU_UNR_REGION_CTRL2);
        if (val & PCIE_ATU_ENABLE)
            return;

        mdelay(LINK_WAIT_IATU);
    }
    printk(XENLOG_ERR "Outbound iATU is not being enabled\n");
}

static void __dw_pcie_prog_outbound_atu(struct pci_host_bridge *pci,
                                        uint8_t func_no, int index, int type,
                                        uint64_t cpu_addr, uint64_t pci_addr,
                                        uint64_t size)
{
    struct rcar4_priv *priv = pci->priv;
    uint32_t retries, val;

    if (priv->iatu_unroll_enabled)
    {
        dw_pcie_prog_outbound_atu_unroll(pci, func_no, index, type,
                                         cpu_addr, pci_addr, size);
        return;
    }

    dw_pcie_writel_dbi(pci, PCIE_ATU_VIEWPORT,
                       PCIE_ATU_REGION_OUTBOUND | index);
    dw_pcie_writel_dbi(pci, PCIE_ATU_LOWER_BASE,
                       lower_32_bits(cpu_addr));
    dw_pcie_writel_dbi(pci, PCIE_ATU_UPPER_BASE,
                       upper_32_bits(cpu_addr));
    dw_pcie_writel_dbi(pci, PCIE_ATU_LIMIT,
                       lower_32_bits(cpu_addr + size - 1));
    if (priv->version >= 0x460A)
        dw_pcie_writel_dbi(pci, PCIE_ATU_UPPER_LIMIT,
                           upper_32_bits(cpu_addr + size - 1));
    dw_pcie_writel_dbi(pci, PCIE_ATU_LOWER_TARGET,
                       lower_32_bits(pci_addr));
    dw_pcie_writel_dbi(pci, PCIE_ATU_UPPER_TARGET,
                       upper_32_bits(pci_addr));
    val = type | PCIE_ATU_FUNC_NUM(func_no);
    val = ((upper_32_bits(size - 1)) && (priv->version >= 0x460A)) ?
        val | PCIE_ATU_INCREASE_REGION_SIZE : val;
    if (priv->version == 0x490A)
        val = dw_pcie_enable_ecrc(val);
    dw_pcie_writel_dbi(pci, PCIE_ATU_CR1, val);
    dw_pcie_writel_dbi(pci, PCIE_ATU_CR2, PCIE_ATU_ENABLE);

    /*
     * Make sure ATU enable takes effect before any subsequent config
     * and I/O accesses.
     */
    for (retries = 0; retries < LINK_WAIT_MAX_IATU_RETRIES; retries++)
    {
        val = rcar4_readl_dbi(pci, PCIE_ATU_CR2);
        if (val & PCIE_ATU_ENABLE)
            return;

        mdelay(LINK_WAIT_IATU);
    }
    printk(XENLOG_ERR "Outbound iATU is not being enabled\n");
}

static void dw_pcie_prog_outbound_atu(struct pci_host_bridge *pci, int index,
                                      int type, uint64_t cpu_addr,
                                      uint64_t pci_addr, uint64_t size)
{
    __dw_pcie_prog_outbound_atu(pci, 0, index, type,
                                cpu_addr, pci_addr, size);
}

static void __iomem *rcar4_child_map_bus(struct pci_host_bridge *bridge,
                                         pci_sbdf_t sbdf, uint32_t where)
{
    const struct pci_ecam_ops *ops =
        container_of(bridge->child_ops, const struct pci_ecam_ops, pci_ops);
    uint32_t busdev;

    busdev = PCIE_ATU_BUS(sbdf.bus) | PCIE_ATU_DEV(PCI_SLOT(sbdf.devfn)) |
        PCIE_ATU_FUNC(PCI_FUNC(sbdf.devfn));

    /* FIXME: Parent is the root bus, so use PCIE_ATU_TYPE_CFG0. */
    dw_pcie_prog_outbound_atu(bridge, PCIE_ATU_REGION_INDEX1,
                              PCIE_ATU_TYPE_CFG0,
                              bridge->child_cfg->phys_addr,
                              busdev, bridge->child_cfg->size);


    return pci_ecam_map_bus_generic(bridge->child_cfg, ops, sbdf, where);
}

static int rcar4_child_config_read(struct pci_host_bridge *bridge,
                                   pci_sbdf_t sbdf, uint32_t reg,
                                   uint32_t len, uint32_t *value)
{
    struct rcar4_priv *priv = bridge->priv;
    int ret;

    /*
     * FIXME: we cannot read iATU settings at the early initialization
     * (probe) as the host's HW is not yet initialized at that phase.
     * This read operation is the very first thing Domain-0 will do
     * during its initialization, so take this opportunity and read
     * iATU setting now.
     */
    if ( unlikely(!priv->iatu_unroll_initilized) )
    {
        rcar4_read_iatu_unroll_enabled(bridge);
        priv->iatu_unroll_initilized = true;
    }

    ret = pci_generic_config_read(bridge, sbdf, reg, len, value);
    if ( !ret && (priv->num_viewport <= 2) )
        dw_pcie_prog_outbound_atu(bridge, PCIE_ATU_REGION_INDEX1,
                                  PCIE_ATU_TYPE_IO,
                                  bridge->child_cfg->phys_addr,
                                  0, bridge->child_cfg->size);

    return ret;
}

static int rcar4_child_config_write(struct pci_host_bridge *bridge,
                                    pci_sbdf_t sbdf, uint32_t reg,
                                    uint32_t len, uint32_t value)
{
    struct rcar4_priv *priv = bridge->priv;
    int ret;

    ret = pci_generic_config_write(bridge, sbdf, reg, len, value);
    if ( !ret && (priv->num_viewport <= 2) )
        dw_pcie_prog_outbound_atu(bridge, PCIE_ATU_REGION_INDEX1,
                                  PCIE_ATU_TYPE_IO,
                                  bridge->child_cfg->phys_addr,
                                  0, bridge->child_cfg->size);
    return ret;
}

bool __init rcar4_child_need_p2m_hwdom_mapping(struct domain *d,
                                               struct pci_host_bridge *bridge,
                                               uint64_t addr)
{
    struct pci_config_window *cfg = bridge->child_cfg;

    /*
     * We do not want ECAM address space to be mapped in Domain-0's p2m,
     * so we can trap access to it.
     */
    return cfg->phys_addr != addr;
}

const struct pci_ecam_ops rcar4_pcie_child_ops = {
    .bus_shift  = 20,
    .cfg_reg_index = rcar4_child_cfg_reg_index,
    .pci_ops    = {
        .map_bus                = rcar4_child_map_bus,
        .read                   = rcar4_child_config_read,
        .write                  = rcar4_child_config_write,
        .need_p2m_hwdom_mapping = rcar4_child_need_p2m_hwdom_mapping,
    }
};

static const struct dt_device_match __initconstrel rcar4_pcie_dt_match[] =
{
    { .compatible = "renesas,r8a779f0-pcie" },
    { },
};

static int __init pci_host_generic_probe(struct dt_device_node *dev,
                                         const void *data)
{
    struct pci_host_bridge *bridge;
    struct rcar4_priv *priv;
    paddr_t atu_phys_addr;
    paddr_t atu_size;
    int atu_idx, ret;

    bridge = pci_host_common_probe(dev, &rcar4_pcie_ops, &rcar4_pcie_child_ops,
                                   sizeof(*priv));
    if ( IS_ERR(bridge) )
        return PTR_ERR(bridge);

    priv = bridge->priv;

    atu_idx = dt_property_match_string(dev, "reg-names", "atu");
    if ( atu_idx < 0 )
    {
        printk(XENLOG_ERR "Cannot find \"atu\" range index in device tree\n");
        return atu_idx;
    }
    ret = dt_device_get_address(dev, atu_idx, &atu_phys_addr, &atu_size);
    if ( ret )
    {
        printk(XENLOG_ERR "Cannot find \"atu\" range in device tree\n");
        return ret;
    }
    printk("iATU at [mem 0x%" PRIpaddr "-0x%" PRIpaddr "]\n",
           atu_phys_addr, atu_phys_addr + atu_size - 1);
    priv->atu_base = ioremap_nocache(atu_phys_addr, atu_size);
    if ( !priv->atu_base )
    {
        printk(XENLOG_ERR "iATU ioremap failed\n");
        return ENXIO;
    }

    if ( !dt_property_read_u32(dev, "num-viewport", &priv->num_viewport) )
        priv->num_viewport = 2;

    /*
     * FIXME: we cannot read iATU unroll enable now as the host bridge's
     * HW is not yet initialized by Domain-0: leave it for later.
     */

    printk(XENLOG_INFO "%s number of view ports: %d\n", dt_node_full_name(dev),
           priv->num_viewport);

    priv->version = RCAR4_DWC_VERSION;

    return 0;
}

DT_DEVICE_START(pci_gen, "PCI HOST R-CAR GEN4", DEVICE_PCI_HOSTBRIDGE)
.dt_match = rcar4_pcie_dt_match,
.init = pci_host_generic_probe,
DT_DEVICE_END

/*
 * Local variables:
 * mode: C
 * c-file-style: "BSD"
 * c-basic-offset: 4
 * tab-width: 4
 * indent-tabs-mode: nil
 * End:
 */
