/Tools
/opencores
/xil_2019_1_ver
/xil_2019_1_vhd
/xil_ise14_7_ver
/xil_ise14_7_vhd
/**/*.swp
/**/vivado.log
/**/vivado.jou
/**/.Xil
/**/.directory
/**/nogit
/**/Session_hw.vim
/**/Session_sw.vim
# ModelSim simulation
/**/sim/transcript
/**/sim/vsim.wlf
/**/sim/work/*
/**/sim/modelsim.ini
# HW/SW builds
/**/synth/build_out
/**/sw/build
# Xilinx IP managed project
/**/ip/ip_user_files/*
/**/ip/managed_ip_project/*
# Xilinx IP generated files
/**/*_sim_netlist.v
/**/*_sim_netlist.vhdl
/**/*_stub.v
/**/*_stub.vhdl
/**/*_board.xdc
/**/*_ooc.xdc
/**/*.veo
/**/*.vho
/**/*.dcp
/**/*.xml
/BOARDS/**/000_template
/BOARDS/PlutoSDR/other
/header_ver.txt
/header_vhd.txt
/header_tcl.txt
