{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.14558",
   "Default View_TopLeft":"1047,214",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port pcie_mgt -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD -left
preplace port pcie_ref -pg 1 -lvl 0 -x 0 -y 480 -defaultsOSRD
preplace port ddr3 -pg 1 -lvl 7 -x 2170 -y 290 -defaultsOSRD
preplace port adc_a -pg 1 -lvl 7 -x 2170 -y 680 -defaultsOSRD
preplace port adc_b -pg 1 -lvl 7 -x 2170 -y 700 -defaultsOSRD
preplace port sys_rst_n -pg 1 -lvl 0 -x 0 -y 550 -defaultsOSRD
preplace port pcie_lnk_up -pg 1 -lvl 0 -x 0 -y 640 -defaultsOSRD -left
preplace port sys_clk -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace port fpga_sampling_led -pg 1 -lvl 7 -x 2170 -y 720 -defaultsOSRD
preplace port fpga_adc_card_present_led -pg 1 -lvl 7 -x 2170 -y 740 -defaultsOSRD
preplace port adc_card_present -pg 1 -lvl 7 -x 2170 -y 560 -defaultsOSRD -right
preplace inst xdma_0 -pg 1 -lvl 2 -x 470 -y 490 -defaultsOSRD
preplace inst util_ds_buf -pg 1 -lvl 1 -x 170 -y 480 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 6 -x 1930 -y 330 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 4 -x 1130 -y 690 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 5 -x 1540 -y 450 -defaultsOSRD
preplace inst rst_mig_7series_0_100M -pg 1 -lvl 5 -x 1540 -y 100 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 800 -y 570 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 4 -x 1130 -y 310 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 5 -x 1540 -y 280 -defaultsOSRD
preplace inst vuprs_axis_adc_contr_0 -pg 1 -lvl 6 -x 1930 -y 700 -defaultsOSRD
preplace netloc reset_rtl_0_1 1 0 2 NJ 550 310J
preplace netloc util_ds_buf_IBUF_OUT 1 1 1 NJ 470
preplace netloc xdma_0_axi_aclk 1 2 4 650 710 950 820 1340 710 1730
preplace netloc xdma_0_user_lnk_up 1 0 3 NJ 640 NJ 640 630
preplace netloc clk_wiz_0_clk_out1 1 4 2 1300 340 NJ
preplace netloc clk_in1_0_1 1 0 4 NJ 320 NJ 320 NJ 320 NJ
preplace netloc rst_mig_7series_0_100M_peripheral_aresetn 1 5 1 1730 140n
preplace netloc clk_wiz_0_locked 1 4 2 1330 670 NJ
preplace netloc util_vector_logic_0_Res 1 5 1 1720J 280n
preplace netloc mig_7series_0_mmcm_locked 1 4 3 1360 220 NJ 220 2130
preplace netloc mig_7series_0_ui_clk_sync_rst 1 3 4 950 200 1290 200 NJ 200 2150
preplace netloc M01_ARESETN_1 1 2 4 640 720 940 810 1360 730 1710
preplace netloc Net 1 4 3 1350 210 NJ 210 2140
preplace netloc vuprs_axis_adc_contr_0_fpga_sampling_led 1 6 1 NJ 720
preplace netloc vuprs_axis_adc_contr_0_fpga_adc_card_present_led 1 6 1 NJ 740
preplace netloc adc_card_present_detect_0_1 1 5 2 1730 560 NJ
preplace netloc clk_wiz_0_clk_out2 1 4 2 1290 690 NJ
preplace netloc diff_clock_rtl_0_1 1 0 1 NJ 480
preplace netloc axi_dma_0_M_AXI_MM2S 1 4 1 1310 440n
preplace netloc mig_7series_0_DDR3 1 6 1 NJ 290
preplace netloc xdma_0_pcie_mgt 1 0 3 NJ 340 NJ 340 630
preplace netloc xdma_0_M_AXI 1 2 3 NJ 400 NJ 400 N
preplace netloc axi_smc_M00_AXI 1 5 1 1710 300n
preplace netloc axi_interconnect_0_M01_AXI 1 3 1 940 580n
preplace netloc axi_dma_0_M_AXI_S2MM 1 4 1 1300 420n
preplace netloc xdma_0_M_AXI_LITE 1 2 1 660 420n
preplace netloc vuprs_axis_adc_contr_0_M_ADC_A 1 6 1 NJ 680
preplace netloc vuprs_axis_adc_contr_0_M_ADC_B 1 6 1 NJ 700
preplace netloc vuprs_axis_adc_contr_0_M00_AXIS 1 3 4 950 570 NJ 570 NJ 570 2130
preplace netloc axi_interconnect_0_M00_AXI 1 3 3 NJ 560 1320J 580 1720
levelinfo -pg 1 0 170 470 800 1130 1540 1930 2170
pagesize -pg 1 -db -bbox -sgen -130 0 2400 830
"
}
{
   "da_axi4_cnt":"10",
   "da_board_cnt":"7",
   "da_clkrst_cnt":"5",
   "da_xdma_cnt":"1"
}
