
../repos/coreutils/src/sleep:     file format elf32-littlearm


Disassembly of section .init:

00010cbc <.init>:
   10cbc:	push	{r3, lr}
   10cc0:	bl	10f44 <abort@plt+0x4c>
   10cc4:	pop	{r3, pc}

Disassembly of section .plt:

00010cc8 <calloc@plt-0x14>:
   10cc8:	push	{lr}		; (str lr, [sp, #-4]!)
   10ccc:	ldr	lr, [pc, #4]	; 10cd8 <calloc@plt-0x4>
   10cd0:	add	lr, pc, lr
   10cd4:	ldr	pc, [lr, #8]!
   10cd8:	andeq	r5, r1, r8, lsr #6

00010cdc <calloc@plt>:
   10cdc:	add	ip, pc, #0, 12
   10ce0:	add	ip, ip, #86016	; 0x15000
   10ce4:	ldr	pc, [ip, #808]!	; 0x328

00010ce8 <fputs_unlocked@plt>:
   10ce8:	add	ip, pc, #0, 12
   10cec:	add	ip, ip, #86016	; 0x15000
   10cf0:	ldr	pc, [ip, #800]!	; 0x320

00010cf4 <strcmp@plt>:
   10cf4:	add	ip, pc, #0, 12
   10cf8:	add	ip, ip, #86016	; 0x15000
   10cfc:	ldr	pc, [ip, #792]!	; 0x318

00010d00 <pause@plt>:
   10d00:	add	ip, pc, #0, 12
   10d04:	add	ip, ip, #86016	; 0x15000
   10d08:	ldr	pc, [ip, #784]!	; 0x310

00010d0c <fflush@plt>:
   10d0c:	add	ip, pc, #0, 12
   10d10:	add	ip, ip, #86016	; 0x15000
   10d14:	ldr	pc, [ip, #776]!	; 0x308

00010d18 <free@plt>:
   10d18:	add	ip, pc, #0, 12
   10d1c:	add	ip, ip, #86016	; 0x15000
   10d20:	ldr	pc, [ip, #768]!	; 0x300

00010d24 <nanosleep@plt>:
   10d24:	add	ip, pc, #0, 12
   10d28:	add	ip, ip, #86016	; 0x15000
   10d2c:	ldr	pc, [ip, #760]!	; 0x2f8

00010d30 <_exit@plt>:
   10d30:	add	ip, pc, #0, 12
   10d34:	add	ip, ip, #86016	; 0x15000
   10d38:	ldr	pc, [ip, #752]!	; 0x2f0

00010d3c <memcpy@plt>:
   10d3c:	add	ip, pc, #0, 12
   10d40:	add	ip, ip, #86016	; 0x15000
   10d44:	ldr	pc, [ip, #744]!	; 0x2e8

00010d48 <mbsinit@plt>:
   10d48:	add	ip, pc, #0, 12
   10d4c:	add	ip, ip, #86016	; 0x15000
   10d50:	ldr	pc, [ip, #736]!	; 0x2e0

00010d54 <memcmp@plt>:
   10d54:	add	ip, pc, #0, 12
   10d58:	add	ip, ip, #86016	; 0x15000
   10d5c:	ldr	pc, [ip, #728]!	; 0x2d8

00010d60 <dcgettext@plt>:
   10d60:	add	ip, pc, #0, 12
   10d64:	add	ip, ip, #86016	; 0x15000
   10d68:	ldr	pc, [ip, #720]!	; 0x2d0

00010d6c <realloc@plt>:
   10d6c:	add	ip, pc, #0, 12
   10d70:	add	ip, ip, #86016	; 0x15000
   10d74:	ldr	pc, [ip, #712]!	; 0x2c8

00010d78 <textdomain@plt>:
   10d78:	add	ip, pc, #0, 12
   10d7c:	add	ip, ip, #86016	; 0x15000
   10d80:	ldr	pc, [ip, #704]!	; 0x2c0

00010d84 <iswprint@plt>:
   10d84:	add	ip, pc, #0, 12
   10d88:	add	ip, ip, #86016	; 0x15000
   10d8c:	ldr	pc, [ip, #696]!	; 0x2b8

00010d90 <fwrite@plt>:
   10d90:	add	ip, pc, #0, 12
   10d94:	add	ip, ip, #86016	; 0x15000
   10d98:	ldr	pc, [ip, #688]!	; 0x2b0

00010d9c <lseek64@plt>:
   10d9c:	add	ip, pc, #0, 12
   10da0:	add	ip, ip, #86016	; 0x15000
   10da4:	ldr	pc, [ip, #680]!	; 0x2a8

00010da8 <__ctype_get_mb_cur_max@plt>:
   10da8:	add	ip, pc, #0, 12
   10dac:	add	ip, ip, #86016	; 0x15000
   10db0:	ldr	pc, [ip, #672]!	; 0x2a0

00010db4 <__fpending@plt>:
   10db4:	add	ip, pc, #0, 12
   10db8:	add	ip, ip, #86016	; 0x15000
   10dbc:	ldr	pc, [ip, #664]!	; 0x298

00010dc0 <mbrtowc@plt>:
   10dc0:	add	ip, pc, #0, 12
   10dc4:	add	ip, ip, #86016	; 0x15000
   10dc8:	ldr	pc, [ip, #656]!	; 0x290

00010dcc <error@plt>:
   10dcc:	add	ip, pc, #0, 12
   10dd0:	add	ip, ip, #86016	; 0x15000
   10dd4:	ldr	pc, [ip, #648]!	; 0x288

00010dd8 <malloc@plt>:
   10dd8:	add	ip, pc, #0, 12
   10ddc:	add	ip, ip, #86016	; 0x15000
   10de0:	ldr	pc, [ip, #640]!	; 0x280

00010de4 <__libc_start_main@plt>:
   10de4:	add	ip, pc, #0, 12
   10de8:	add	ip, ip, #86016	; 0x15000
   10dec:	ldr	pc, [ip, #632]!	; 0x278

00010df0 <__freading@plt>:
   10df0:	add	ip, pc, #0, 12
   10df4:	add	ip, ip, #86016	; 0x15000
   10df8:	ldr	pc, [ip, #624]!	; 0x270

00010dfc <__gmon_start__@plt>:
   10dfc:	add	ip, pc, #0, 12
   10e00:	add	ip, ip, #86016	; 0x15000
   10e04:	ldr	pc, [ip, #616]!	; 0x268

00010e08 <getopt_long@plt>:
   10e08:	add	ip, pc, #0, 12
   10e0c:	add	ip, ip, #86016	; 0x15000
   10e10:	ldr	pc, [ip, #608]!	; 0x260

00010e14 <__ctype_b_loc@plt>:
   10e14:	add	ip, pc, #0, 12
   10e18:	add	ip, ip, #86016	; 0x15000
   10e1c:	ldr	pc, [ip, #600]!	; 0x258

00010e20 <exit@plt>:
   10e20:	add	ip, pc, #0, 12
   10e24:	add	ip, ip, #86016	; 0x15000
   10e28:	ldr	pc, [ip, #592]!	; 0x250

00010e2c <strlen@plt>:
   10e2c:	add	ip, pc, #0, 12
   10e30:	add	ip, ip, #86016	; 0x15000
   10e34:	ldr	pc, [ip, #584]!	; 0x248

00010e38 <__errno_location@plt>:
   10e38:	add	ip, pc, #0, 12
   10e3c:	add	ip, ip, #86016	; 0x15000
   10e40:	ldr	pc, [ip, #576]!	; 0x240

00010e44 <__cxa_atexit@plt>:
   10e44:	add	ip, pc, #0, 12
   10e48:	add	ip, ip, #86016	; 0x15000
   10e4c:	ldr	pc, [ip, #568]!	; 0x238

00010e50 <memset@plt>:
   10e50:	add	ip, pc, #0, 12
   10e54:	add	ip, ip, #86016	; 0x15000
   10e58:	ldr	pc, [ip, #560]!	; 0x230

00010e5c <__printf_chk@plt>:
   10e5c:	add	ip, pc, #0, 12
   10e60:	add	ip, ip, #86016	; 0x15000
   10e64:	ldr	pc, [ip, #552]!	; 0x228

00010e68 <strtod@plt>:
   10e68:	add	ip, pc, #0, 12
   10e6c:	add	ip, ip, #86016	; 0x15000
   10e70:	ldr	pc, [ip, #544]!	; 0x220

00010e74 <fileno@plt>:
   10e74:	add	ip, pc, #0, 12
   10e78:	add	ip, ip, #86016	; 0x15000
   10e7c:	ldr	pc, [ip, #536]!	; 0x218

00010e80 <__fprintf_chk@plt>:
   10e80:	add	ip, pc, #0, 12
   10e84:	add	ip, ip, #86016	; 0x15000
   10e88:	ldr	pc, [ip, #528]!	; 0x210

00010e8c <fclose@plt>:
   10e8c:	add	ip, pc, #0, 12
   10e90:	add	ip, ip, #86016	; 0x15000
   10e94:	ldr	pc, [ip, #520]!	; 0x208

00010e98 <fseeko64@plt>:
   10e98:	add	ip, pc, #0, 12
   10e9c:	add	ip, ip, #86016	; 0x15000
   10ea0:	ldr	pc, [ip, #512]!	; 0x200

00010ea4 <strtod_l@plt>:
   10ea4:	add	ip, pc, #0, 12
   10ea8:	add	ip, ip, #86016	; 0x15000
   10eac:	ldr	pc, [ip, #504]!	; 0x1f8

00010eb0 <setlocale@plt>:
   10eb0:	add	ip, pc, #0, 12
   10eb4:	add	ip, ip, #86016	; 0x15000
   10eb8:	ldr	pc, [ip, #496]!	; 0x1f0

00010ebc <strrchr@plt>:
   10ebc:	add	ip, pc, #0, 12
   10ec0:	add	ip, ip, #86016	; 0x15000
   10ec4:	ldr	pc, [ip, #488]!	; 0x1e8

00010ec8 <nl_langinfo@plt>:
   10ec8:	add	ip, pc, #0, 12
   10ecc:	add	ip, ip, #86016	; 0x15000
   10ed0:	ldr	pc, [ip, #480]!	; 0x1e0

00010ed4 <newlocale@plt>:
   10ed4:	add	ip, pc, #0, 12
   10ed8:	add	ip, ip, #86016	; 0x15000
   10edc:	ldr	pc, [ip, #472]!	; 0x1d8

00010ee0 <bindtextdomain@plt>:
   10ee0:	add	ip, pc, #0, 12
   10ee4:	add	ip, ip, #86016	; 0x15000
   10ee8:	ldr	pc, [ip, #464]!	; 0x1d0

00010eec <strncmp@plt>:
   10eec:	add	ip, pc, #0, 12
   10ef0:	add	ip, ip, #86016	; 0x15000
   10ef4:	ldr	pc, [ip, #456]!	; 0x1c8

00010ef8 <abort@plt>:
   10ef8:	add	ip, pc, #0, 12
   10efc:	add	ip, ip, #86016	; 0x15000
   10f00:	ldr	pc, [ip, #448]!	; 0x1c0

Disassembly of section .text:

00010f08 <.text>:
   10f08:	mov	fp, #0
   10f0c:	mov	lr, #0
   10f10:	pop	{r1}		; (ldr r1, [sp], #4)
   10f14:	mov	r2, sp
   10f18:	push	{r2}		; (str r2, [sp, #-4]!)
   10f1c:	push	{r0}		; (str r0, [sp, #-4]!)
   10f20:	ldr	ip, [pc, #16]	; 10f38 <abort@plt+0x40>
   10f24:	push	{ip}		; (str ip, [sp, #-4]!)
   10f28:	ldr	r0, [pc, #12]	; 10f3c <abort@plt+0x44>
   10f2c:	ldr	r3, [pc, #12]	; 10f40 <abort@plt+0x48>
   10f30:	bl	10de4 <__libc_start_main@plt>
   10f34:	bl	10ef8 <abort@plt>
   10f38:	andeq	r4, r1, r0, lsr #19
   10f3c:	andeq	r1, r1, r8, lsr #4
   10f40:	andeq	r4, r1, r0, asr #18
   10f44:	ldr	r3, [pc, #20]	; 10f60 <abort@plt+0x68>
   10f48:	ldr	r2, [pc, #20]	; 10f64 <abort@plt+0x6c>
   10f4c:	add	r3, pc, r3
   10f50:	ldr	r2, [r3, r2]
   10f54:	cmp	r2, #0
   10f58:	bxeq	lr
   10f5c:	b	10dfc <__gmon_start__@plt>
   10f60:	andeq	r5, r1, ip, lsr #1
   10f64:	andeq	r0, r0, r4, asr #1
   10f68:	ldr	r0, [pc, #24]	; 10f88 <abort@plt+0x90>
   10f6c:	ldr	r3, [pc, #24]	; 10f8c <abort@plt+0x94>
   10f70:	cmp	r3, r0
   10f74:	bxeq	lr
   10f78:	ldr	r3, [pc, #16]	; 10f90 <abort@plt+0x98>
   10f7c:	cmp	r3, #0
   10f80:	bxeq	lr
   10f84:	bx	r3
   10f88:	andeq	r6, r2, r8, lsl r1
   10f8c:	andeq	r6, r2, r8, lsl r1
   10f90:	andeq	r0, r0, r0
   10f94:	ldr	r0, [pc, #36]	; 10fc0 <abort@plt+0xc8>
   10f98:	ldr	r1, [pc, #36]	; 10fc4 <abort@plt+0xcc>
   10f9c:	sub	r1, r1, r0
   10fa0:	asr	r1, r1, #2
   10fa4:	add	r1, r1, r1, lsr #31
   10fa8:	asrs	r1, r1, #1
   10fac:	bxeq	lr
   10fb0:	ldr	r3, [pc, #16]	; 10fc8 <abort@plt+0xd0>
   10fb4:	cmp	r3, #0
   10fb8:	bxeq	lr
   10fbc:	bx	r3
   10fc0:	andeq	r6, r2, r8, lsl r1
   10fc4:	andeq	r6, r2, r8, lsl r1
   10fc8:	andeq	r0, r0, r0
   10fcc:	push	{r4, lr}
   10fd0:	ldr	r4, [pc, #24]	; 10ff0 <abort@plt+0xf8>
   10fd4:	ldrb	r3, [r4]
   10fd8:	cmp	r3, #0
   10fdc:	popne	{r4, pc}
   10fe0:	bl	10f68 <abort@plt+0x70>
   10fe4:	mov	r3, #1
   10fe8:	strb	r3, [r4]
   10fec:	pop	{r4, pc}
   10ff0:	andeq	r6, r2, r4, lsr r1
   10ff4:	b	10f94 <abort@plt+0x9c>
   10ff8:	push	{fp, lr}
   10ffc:	mov	fp, sp
   11000:	sub	sp, sp, #56	; 0x38
   11004:	mov	r4, r0
   11008:	cmp	r0, #0
   1100c:	bne	111e0 <abort@plt+0x2e8>
   11010:	movw	r1, #18931	; 0x49f3
   11014:	mov	r0, #0
   11018:	mov	r2, #5
   1101c:	movt	r1, #1
   11020:	bl	10d60 <dcgettext@plt>
   11024:	mov	r1, r0
   11028:	movw	r0, #24896	; 0x6140
   1102c:	movt	r0, #2
   11030:	ldr	r2, [r0]
   11034:	mov	r0, #1
   11038:	mov	r3, r2
   1103c:	bl	10e5c <__printf_chk@plt>
   11040:	movw	r1, #19227	; 0x4b1b
   11044:	mov	r0, #0
   11048:	mov	r2, #5
   1104c:	movt	r1, #1
   11050:	bl	10d60 <dcgettext@plt>
   11054:	movw	r7, #24876	; 0x612c
   11058:	movt	r7, #2
   1105c:	ldr	r1, [r7]
   11060:	bl	10ce8 <fputs_unlocked@plt>
   11064:	movw	r1, #19272	; 0x4b48
   11068:	mov	r0, #0
   1106c:	mov	r2, #5
   11070:	movt	r1, #1
   11074:	bl	10d60 <dcgettext@plt>
   11078:	ldr	r1, [r7]
   1107c:	bl	10ce8 <fputs_unlocked@plt>
   11080:	movw	r0, #19776	; 0x4d40
   11084:	mov	r2, #48	; 0x30
   11088:	mov	r6, sp
   1108c:	movw	r5, #19326	; 0x4b7e
   11090:	movt	r0, #1
   11094:	movt	r5, #1
   11098:	add	r1, r0, #32
   1109c:	add	r3, r0, #16
   110a0:	vld1.64	{d18-d19}, [r0], r2
   110a4:	vld1.64	{d16-d17}, [r1]
   110a8:	vld1.64	{d20-d21}, [r3]
   110ac:	add	r1, r6, #32
   110b0:	vldr	d22, [r0]
   110b4:	add	r0, r6, #16
   110b8:	vst1.64	{d16-d17}, [r1]
   110bc:	movw	r1, #19463	; 0x4c07
   110c0:	vst1.64	{d20-d21}, [r0]
   110c4:	mov	r0, r6
   110c8:	vst1.64	{d18-d19}, [r0], r2
   110cc:	movt	r1, #1
   110d0:	vstr	d22, [r0]
   110d4:	mov	r0, r5
   110d8:	bl	10cf4 <strcmp@plt>
   110dc:	cmp	r0, #0
   110e0:	ldrne	r1, [r6, #8]!
   110e4:	cmpne	r1, #0
   110e8:	bne	110d4 <abort@plt+0x1dc>
   110ec:	ldr	r6, [r6, #4]
   110f0:	movw	r1, #19558	; 0x4c66
   110f4:	mov	r0, #0
   110f8:	mov	r2, #5
   110fc:	movt	r1, #1
   11100:	bl	10d60 <dcgettext@plt>
   11104:	movw	r2, #19356	; 0x4b9c
   11108:	movw	r3, #19581	; 0x4c7d
   1110c:	mov	r1, r0
   11110:	mov	r0, #1
   11114:	movt	r2, #1
   11118:	movt	r3, #1
   1111c:	bl	10e5c <__printf_chk@plt>
   11120:	cmp	r6, #0
   11124:	mov	r0, #5
   11128:	mov	r1, #0
   1112c:	moveq	r6, r5
   11130:	bl	10eb0 <setlocale@plt>
   11134:	cmp	r0, #0
   11138:	beq	11170 <abort@plt+0x278>
   1113c:	movw	r1, #19621	; 0x4ca5
   11140:	mov	r2, #3
   11144:	movt	r1, #1
   11148:	bl	10eec <strncmp@plt>
   1114c:	cmp	r0, #0
   11150:	beq	11170 <abort@plt+0x278>
   11154:	movw	r1, #19625	; 0x4ca9
   11158:	mov	r0, #0
   1115c:	mov	r2, #5
   11160:	movt	r1, #1
   11164:	bl	10d60 <dcgettext@plt>
   11168:	ldr	r1, [r7]
   1116c:	bl	10ce8 <fputs_unlocked@plt>
   11170:	movw	r1, #19696	; 0x4cf0
   11174:	mov	r0, #0
   11178:	mov	r2, #5
   1117c:	movt	r1, #1
   11180:	bl	10d60 <dcgettext@plt>
   11184:	movw	r2, #19581	; 0x4c7d
   11188:	mov	r1, r0
   1118c:	mov	r0, #1
   11190:	mov	r3, r5
   11194:	movt	r2, #1
   11198:	bl	10e5c <__printf_chk@plt>
   1119c:	movw	r1, #19723	; 0x4d0b
   111a0:	mov	r0, #0
   111a4:	mov	r2, #5
   111a8:	movt	r1, #1
   111ac:	bl	10d60 <dcgettext@plt>
   111b0:	movw	r3, #19226	; 0x4b1a
   111b4:	mov	r1, r0
   111b8:	movw	r0, #19491	; 0x4c23
   111bc:	cmp	r6, r5
   111c0:	mov	r2, r6
   111c4:	movt	r0, #1
   111c8:	movt	r3, #1
   111cc:	moveq	r3, r0
   111d0:	mov	r0, #1
   111d4:	bl	10e5c <__printf_chk@plt>
   111d8:	mov	r0, r4
   111dc:	bl	10e20 <exit@plt>
   111e0:	movw	r0, #24872	; 0x6128
   111e4:	movw	r1, #18892	; 0x49cc
   111e8:	mov	r2, #5
   111ec:	movt	r0, #2
   111f0:	movt	r1, #1
   111f4:	ldr	r5, [r0]
   111f8:	mov	r0, #0
   111fc:	bl	10d60 <dcgettext@plt>
   11200:	mov	r2, r0
   11204:	movw	r0, #24896	; 0x6140
   11208:	mov	r1, #1
   1120c:	movt	r0, #2
   11210:	ldr	r3, [r0]
   11214:	mov	r0, r5
   11218:	bl	10e80 <__fprintf_chk@plt>
   1121c:	mov	r0, r4
   11220:	bl	10e20 <exit@plt>
   11224:	nop	{0}
   11228:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1122c:	add	fp, sp, #28
   11230:	sub	sp, sp, #4
   11234:	vpush	{d8-d12}
   11238:	sub	sp, sp, #40	; 0x28
   1123c:	mov	r5, r0
   11240:	ldr	r0, [r1]
   11244:	mov	r7, r1
   11248:	bl	117ec <abort@plt+0x8f4>
   1124c:	movw	r1, #19226	; 0x4b1a
   11250:	mov	r0, #6
   11254:	movt	r1, #1
   11258:	bl	10eb0 <setlocale@plt>
   1125c:	movw	r6, #19360	; 0x4ba0
   11260:	movw	r1, #19332	; 0x4b84
   11264:	movt	r6, #1
   11268:	movt	r1, #1
   1126c:	mov	r0, r6
   11270:	bl	10ee0 <bindtextdomain@plt>
   11274:	mov	r0, r6
   11278:	bl	10d78 <textdomain@plt>
   1127c:	movw	r0, #5516	; 0x158c
   11280:	movt	r0, #1
   11284:	bl	149a4 <abort@plt+0x3aac>
   11288:	movw	r0, #24784	; 0x60d0
   1128c:	movw	r2, #19383	; 0x4bb7
   11290:	movw	r3, #19370	; 0x4baa
   11294:	movw	r6, #4088	; 0xff8
   11298:	mov	r4, #1
   1129c:	mov	r1, #0
   112a0:	movt	r0, #2
   112a4:	movt	r2, #1
   112a8:	movt	r3, #1
   112ac:	movt	r6, #1
   112b0:	ldr	r0, [r0]
   112b4:	stm	sp, {r0, r4, r6}
   112b8:	str	r3, [sp, #12]
   112bc:	movw	r3, #19356	; 0x4b9c
   112c0:	str	r2, [sp, #16]
   112c4:	movw	r2, #19326	; 0x4b7e
   112c8:	str	r1, [sp, #20]
   112cc:	mov	r0, r5
   112d0:	mov	r1, r7
   112d4:	movt	r2, #1
   112d8:	movt	r3, #1
   112dc:	bl	11724 <abort@plt+0x82c>
   112e0:	cmp	r5, #1
   112e4:	beq	114a4 <abort@plt+0x5ac>
   112e8:	movw	r0, #24864	; 0x6120
   112ec:	vmov.i32	d8, #0	; 0x00000000
   112f0:	movt	r0, #2
   112f4:	ldr	r0, [r0]
   112f8:	cmp	r0, r5
   112fc:	bge	11458 <abort@plt+0x560>
   11300:	vldr	d10, [pc, #472]	; 114e0 <abort@plt+0x5e8>
   11304:	vldr	d11, [pc, #452]	; 114d0 <abort@plt+0x5d8>
   11308:	vldr	d12, [pc, #456]	; 114d8 <abort@plt+0x5e0>
   1130c:	movw	r6, #5352	; 0x14e8
   11310:	sub	r4, r5, r0
   11314:	vmov.i32	d8, #0	; 0x00000000
   11318:	add	r5, r7, r0, lsl #2
   1131c:	mov	r8, #1
   11320:	add	r9, sp, #28
   11324:	add	sl, sp, #32
   11328:	vmov.f64	d9, #112	; 0x3f800000  1.0
   1132c:	movt	r6, #1
   11330:	ldr	r0, [r5]
   11334:	mov	r1, r9
   11338:	mov	r2, sl
   1133c:	mov	r3, r6
   11340:	bl	14278 <abort@plt+0x3380>
   11344:	cmp	r0, #0
   11348:	bne	1135c <abort@plt+0x464>
   1134c:	bl	10e38 <__errno_location@plt>
   11350:	ldr	r0, [r0]
   11354:	cmp	r0, #34	; 0x22
   11358:	bne	1138c <abort@plt+0x494>
   1135c:	vldr	d16, [sp, #32]
   11360:	vcmpe.f64	d16, #0.0
   11364:	vmrs	APSR_nzcv, fpscr
   11368:	blt	1138c <abort@plt+0x494>
   1136c:	ldr	r1, [sp, #28]
   11370:	vmov.f64	d17, d9
   11374:	ldrb	r0, [r1]
   11378:	cmp	r0, #0
   1137c:	beq	11438 <abort@plt+0x540>
   11380:	ldrb	r1, [r1, #1]
   11384:	cmp	r1, #0
   11388:	beq	113cc <abort@plt+0x4d4>
   1138c:	movw	r1, #19411	; 0x4bd3
   11390:	mov	r0, #0
   11394:	mov	r2, #5
   11398:	mov	r8, #0
   1139c:	movt	r1, #1
   113a0:	bl	10d60 <dcgettext@plt>
   113a4:	mov	r7, r0
   113a8:	ldr	r0, [r5]
   113ac:	bl	13420 <abort@plt+0x2528>
   113b0:	mov	r3, r0
   113b4:	mov	r0, #0
   113b8:	mov	r1, #0
   113bc:	mov	r2, r7
   113c0:	bl	10dcc <error@plt>
   113c4:	vldr	d16, [sp, #32]
   113c8:	b	11440 <abort@plt+0x548>
   113cc:	sub	r0, r0, #100	; 0x64
   113d0:	cmp	r0, #15
   113d4:	bhi	1138c <abort@plt+0x494>
   113d8:	add	r1, pc, #4
   113dc:	vmov.f64	d17, d9
   113e0:	ldr	pc, [r1, r0, lsl #2]
   113e4:	andeq	r1, r1, r4, lsr #8
   113e8:	andeq	r1, r1, ip, lsl #7
   113ec:	andeq	r1, r1, ip, lsl #7
   113f0:	andeq	r1, r1, ip, lsl #7
   113f4:	andeq	r1, r1, ip, lsr #8
   113f8:	andeq	r1, r1, ip, lsl #7
   113fc:	andeq	r1, r1, ip, lsl #7
   11400:	andeq	r1, r1, ip, lsl #7
   11404:	andeq	r1, r1, ip, lsl #7
   11408:	andeq	r1, r1, r4, lsr r4
   1140c:	andeq	r1, r1, ip, lsl #7
   11410:	andeq	r1, r1, ip, lsl #7
   11414:	andeq	r1, r1, ip, lsl #7
   11418:	andeq	r1, r1, ip, lsl #7
   1141c:	andeq	r1, r1, ip, lsl #7
   11420:	andeq	r1, r1, r8, lsr r4
   11424:	vorr	d17, d10, d10
   11428:	b	11438 <abort@plt+0x540>
   1142c:	vorr	d17, d11, d11
   11430:	b	11438 <abort@plt+0x540>
   11434:	vorr	d17, d12, d12
   11438:	vmul.f64	d16, d17, d16
   1143c:	vstr	d16, [sp, #32]
   11440:	vadd.f64	d8, d8, d16
   11444:	subs	r4, r4, #1
   11448:	add	r5, r5, #4
   1144c:	bne	11330 <abort@plt+0x438>
   11450:	tst	r8, #1
   11454:	beq	114c8 <abort@plt+0x5d0>
   11458:	vorr	d0, d8, d8
   1145c:	bl	141b8 <abort@plt+0x32c0>
   11460:	cmp	r0, #0
   11464:	moveq	r0, #0
   11468:	subeq	sp, fp, #72	; 0x48
   1146c:	vpopeq	{d8-d12}
   11470:	addeq	sp, sp, #4
   11474:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11478:	bl	10e38 <__errno_location@plt>
   1147c:	ldr	r4, [r0]
   11480:	movw	r1, #19436	; 0x4bec
   11484:	mov	r0, #0
   11488:	mov	r2, #5
   1148c:	movt	r1, #1
   11490:	bl	10d60 <dcgettext@plt>
   11494:	mov	r2, r0
   11498:	mov	r0, #1
   1149c:	mov	r1, r4
   114a0:	bl	10dcc <error@plt>
   114a4:	movw	r1, #19395	; 0x4bc3
   114a8:	mov	r0, #0
   114ac:	mov	r2, #5
   114b0:	movt	r1, #1
   114b4:	bl	10d60 <dcgettext@plt>
   114b8:	mov	r2, r0
   114bc:	mov	r0, #0
   114c0:	mov	r1, #0
   114c4:	bl	10dcc <error@plt>
   114c8:	mov	r0, #1
   114cc:	bl	10ff8 <abort@plt+0x100>
   114d0:	andeq	r0, r0, r0
   114d4:	adcmi	r2, ip, r0
   114d8:	andeq	r0, r0, r0
   114dc:	submi	r0, lr, r0
   114e0:	andeq	r0, r0, r0
   114e4:	rscsmi	r1, r5, r0, lsl #16
   114e8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   114ec:	add	fp, sp, #24
   114f0:	vpush	{d8}
   114f4:	sub	sp, sp, #8
   114f8:	mov	r4, r1
   114fc:	add	r1, sp, #4
   11500:	mov	r5, r0
   11504:	bl	10e68 <strtod@plt>
   11508:	ldr	r7, [sp, #4]
   1150c:	vmov.f64	d8, d0
   11510:	ldrb	r0, [r7]
   11514:	cmp	r0, #0
   11518:	beq	11554 <abort@plt+0x65c>
   1151c:	bl	10e38 <__errno_location@plt>
   11520:	ldr	r8, [r0]
   11524:	mov	r6, r0
   11528:	mov	r1, sp
   1152c:	mov	r0, r5
   11530:	bl	143e8 <abort@plt+0x34f0>
   11534:	ldr	r0, [sp]
   11538:	cmp	r7, r0
   1153c:	bcs	11550 <abort@plt+0x658>
   11540:	str	r0, [sp, #4]
   11544:	mov	r7, r0
   11548:	vmov.f64	d8, d0
   1154c:	b	11554 <abort@plt+0x65c>
   11550:	str	r8, [r6]
   11554:	cmp	r4, #0
   11558:	vmov.f64	d0, d8
   1155c:	strne	r7, [r4]
   11560:	sub	sp, fp, #32
   11564:	vpop	{d8}
   11568:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1156c:	movw	r1, #24888	; 0x6138
   11570:	movt	r1, #2
   11574:	str	r0, [r1]
   11578:	bx	lr
   1157c:	movw	r1, #24892	; 0x613c
   11580:	movt	r1, #2
   11584:	strb	r0, [r1]
   11588:	bx	lr
   1158c:	push	{r4, r5, r6, sl, fp, lr}
   11590:	add	fp, sp, #16
   11594:	sub	sp, sp, #8
   11598:	movw	r0, #24876	; 0x612c
   1159c:	movt	r0, #2
   115a0:	ldr	r0, [r0]
   115a4:	bl	14450 <abort@plt+0x3558>
   115a8:	cmp	r0, #0
   115ac:	beq	115d4 <abort@plt+0x6dc>
   115b0:	movw	r0, #24892	; 0x613c
   115b4:	movt	r0, #2
   115b8:	ldrb	r0, [r0]
   115bc:	cmp	r0, #0
   115c0:	beq	115f4 <abort@plt+0x6fc>
   115c4:	bl	10e38 <__errno_location@plt>
   115c8:	ldr	r0, [r0]
   115cc:	cmp	r0, #32
   115d0:	bne	115f4 <abort@plt+0x6fc>
   115d4:	movw	r0, #24872	; 0x6128
   115d8:	movt	r0, #2
   115dc:	ldr	r0, [r0]
   115e0:	bl	14450 <abort@plt+0x3558>
   115e4:	cmp	r0, #0
   115e8:	subeq	sp, fp, #16
   115ec:	popeq	{r4, r5, r6, sl, fp, pc}
   115f0:	b	11664 <abort@plt+0x76c>
   115f4:	movw	r1, #19847	; 0x4d87
   115f8:	mov	r0, #0
   115fc:	mov	r2, #5
   11600:	movt	r1, #1
   11604:	bl	10d60 <dcgettext@plt>
   11608:	mov	r4, r0
   1160c:	movw	r0, #24888	; 0x6138
   11610:	movt	r0, #2
   11614:	ldr	r6, [r0]
   11618:	bl	10e38 <__errno_location@plt>
   1161c:	ldr	r5, [r0]
   11620:	cmp	r6, #0
   11624:	bne	11640 <abort@plt+0x748>
   11628:	movw	r2, #19863	; 0x4d97
   1162c:	mov	r0, #0
   11630:	mov	r1, r5
   11634:	mov	r3, r4
   11638:	movt	r2, #1
   1163c:	b	11660 <abort@plt+0x768>
   11640:	mov	r0, r6
   11644:	bl	13098 <abort@plt+0x21a0>
   11648:	movw	r2, #19859	; 0x4d93
   1164c:	mov	r3, r0
   11650:	str	r4, [sp]
   11654:	mov	r0, #0
   11658:	mov	r1, r5
   1165c:	movt	r2, #1
   11660:	bl	10dcc <error@plt>
   11664:	movw	r0, #24788	; 0x60d4
   11668:	movt	r0, #2
   1166c:	ldr	r0, [r0]
   11670:	bl	10d30 <_exit@plt>
   11674:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   11678:	add	fp, sp, #24
   1167c:	sub	sp, sp, #8
   11680:	movw	r6, #24880	; 0x6130
   11684:	mov	r4, #0
   11688:	cmp	r0, #2
   1168c:	movt	r6, #2
   11690:	ldr	r7, [r6]
   11694:	str	r4, [r6]
   11698:	bne	1170c <abort@plt+0x814>
   1169c:	mov	r8, r3
   116a0:	movw	r3, #19884	; 0x4dac
   116a4:	mov	r5, r2
   116a8:	movw	r2, #19866	; 0x4d9a
   116ac:	mov	r0, #2
   116b0:	str	r4, [sp]
   116b4:	movt	r2, #1
   116b8:	movt	r3, #1
   116bc:	bl	10e08 <getopt_long@plt>
   116c0:	cmp	r0, #104	; 0x68
   116c4:	beq	11700 <abort@plt+0x808>
   116c8:	cmp	r0, #118	; 0x76
   116cc:	bne	1170c <abort@plt+0x814>
   116d0:	movw	r0, #24876	; 0x612c
   116d4:	ldr	r3, [fp, #8]
   116d8:	add	r1, fp, #16
   116dc:	mov	r2, r8
   116e0:	movt	r0, #2
   116e4:	str	r1, [sp, #4]
   116e8:	str	r1, [sp]
   116ec:	mov	r1, r5
   116f0:	ldr	r0, [r0]
   116f4:	bl	138c8 <abort@plt+0x29d0>
   116f8:	mov	r0, #0
   116fc:	bl	10e20 <exit@plt>
   11700:	ldr	r1, [fp, #12]
   11704:	mov	r0, #0
   11708:	blx	r1
   1170c:	movw	r0, #24864	; 0x6120
   11710:	str	r7, [r6]
   11714:	movt	r0, #2
   11718:	str	r4, [r0]
   1171c:	sub	sp, fp, #24
   11720:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   11724:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   11728:	add	fp, sp, #24
   1172c:	sub	sp, sp, #8
   11730:	movw	r6, #24880	; 0x6130
   11734:	mov	r8, r3
   11738:	ldr	r3, [fp, #12]
   1173c:	mov	r5, r2
   11740:	mov	r2, #1
   11744:	movw	r4, #19226	; 0x4b1a
   11748:	movt	r6, #2
   1174c:	movt	r4, #1
   11750:	ldr	r7, [r6]
   11754:	str	r2, [r6]
   11758:	mov	r2, #0
   1175c:	str	r2, [sp]
   11760:	movw	r2, #19866	; 0x4d9a
   11764:	cmp	r3, #0
   11768:	movt	r2, #1
   1176c:	movw	r3, #19884	; 0x4dac
   11770:	movne	r2, r4
   11774:	movt	r3, #1
   11778:	bl	10e08 <getopt_long@plt>
   1177c:	cmn	r0, #1
   11780:	beq	117b0 <abort@plt+0x8b8>
   11784:	ldr	r1, [fp, #16]
   11788:	cmp	r0, #104	; 0x68
   1178c:	beq	117a8 <abort@plt+0x8b0>
   11790:	cmp	r0, #118	; 0x76
   11794:	beq	117bc <abort@plt+0x8c4>
   11798:	movw	r0, #24788	; 0x60d4
   1179c:	movt	r0, #2
   117a0:	ldr	r0, [r0]
   117a4:	b	117ac <abort@plt+0x8b4>
   117a8:	mov	r0, #0
   117ac:	blx	r1
   117b0:	str	r7, [r6]
   117b4:	sub	sp, fp, #24
   117b8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   117bc:	movw	r0, #24876	; 0x612c
   117c0:	ldr	r3, [fp, #8]
   117c4:	add	r1, fp, #20
   117c8:	mov	r2, r8
   117cc:	movt	r0, #2
   117d0:	str	r1, [sp, #4]
   117d4:	str	r1, [sp]
   117d8:	mov	r1, r5
   117dc:	ldr	r0, [r0]
   117e0:	bl	138c8 <abort@plt+0x29d0>
   117e4:	mov	r0, #0
   117e8:	bl	10e20 <exit@plt>
   117ec:	push	{r4, r5, fp, lr}
   117f0:	add	fp, sp, #8
   117f4:	cmp	r0, #0
   117f8:	beq	1188c <abort@plt+0x994>
   117fc:	mov	r1, #47	; 0x2f
   11800:	mov	r4, r0
   11804:	bl	10ebc <strrchr@plt>
   11808:	cmp	r0, #0
   1180c:	mov	r5, r4
   11810:	addne	r5, r0, #1
   11814:	sub	r0, r5, r4
   11818:	cmp	r0, #7
   1181c:	blt	11870 <abort@plt+0x978>
   11820:	movw	r1, #19988	; 0x4e14
   11824:	sub	r0, r5, #7
   11828:	mov	r2, #7
   1182c:	movt	r1, #1
   11830:	bl	10eec <strncmp@plt>
   11834:	cmp	r0, #0
   11838:	bne	11870 <abort@plt+0x978>
   1183c:	movw	r1, #19996	; 0x4e1c
   11840:	mov	r0, r5
   11844:	mov	r2, #3
   11848:	movt	r1, #1
   1184c:	bl	10eec <strncmp@plt>
   11850:	cmp	r0, #0
   11854:	beq	11860 <abort@plt+0x968>
   11858:	mov	r4, r5
   1185c:	b	11870 <abort@plt+0x978>
   11860:	movw	r0, #24856	; 0x6118
   11864:	add	r4, r5, #3
   11868:	movt	r0, #2
   1186c:	str	r4, [r0]
   11870:	movw	r0, #24860	; 0x611c
   11874:	movt	r0, #2
   11878:	str	r4, [r0]
   1187c:	movw	r0, #24896	; 0x6140
   11880:	movt	r0, #2
   11884:	str	r4, [r0]
   11888:	pop	{r4, r5, fp, pc}
   1188c:	movw	r0, #24872	; 0x6128
   11890:	mov	r1, #55	; 0x37
   11894:	mov	r2, #1
   11898:	movt	r0, #2
   1189c:	ldr	r3, [r0]
   118a0:	movw	r0, #19932	; 0x4ddc
   118a4:	movt	r0, #1
   118a8:	bl	10d90 <fwrite@plt>
   118ac:	bl	10ef8 <abort@plt>
   118b0:	push	{r4, r5, r6, sl, fp, lr}
   118b4:	add	fp, sp, #16
   118b8:	mov	r4, r0
   118bc:	movw	r0, #24904	; 0x6148
   118c0:	movt	r0, #2
   118c4:	cmp	r4, #0
   118c8:	moveq	r4, r0
   118cc:	bl	10e38 <__errno_location@plt>
   118d0:	ldr	r6, [r0]
   118d4:	mov	r5, r0
   118d8:	mov	r0, r4
   118dc:	mov	r1, #48	; 0x30
   118e0:	bl	14070 <abort@plt+0x3178>
   118e4:	str	r6, [r5]
   118e8:	pop	{r4, r5, r6, sl, fp, pc}
   118ec:	movw	r1, #24904	; 0x6148
   118f0:	cmp	r0, #0
   118f4:	movt	r1, #2
   118f8:	movne	r1, r0
   118fc:	ldr	r0, [r1]
   11900:	bx	lr
   11904:	movw	r2, #24904	; 0x6148
   11908:	cmp	r0, #0
   1190c:	movt	r2, #2
   11910:	movne	r2, r0
   11914:	str	r1, [r2]
   11918:	bx	lr
   1191c:	movw	r3, #24904	; 0x6148
   11920:	cmp	r0, #0
   11924:	movt	r3, #2
   11928:	movne	r3, r0
   1192c:	ubfx	r0, r1, #5, #3
   11930:	and	r1, r1, #31
   11934:	add	r0, r3, r0, lsl #2
   11938:	ldr	r3, [r0, #8]
   1193c:	eor	r2, r2, r3, lsr r1
   11940:	and	r2, r2, #1
   11944:	eor	r2, r3, r2, lsl r1
   11948:	str	r2, [r0, #8]
   1194c:	mov	r0, #1
   11950:	and	r0, r0, r3, lsr r1
   11954:	bx	lr
   11958:	movw	r2, #24904	; 0x6148
   1195c:	cmp	r0, #0
   11960:	movt	r2, #2
   11964:	movne	r2, r0
   11968:	ldr	r0, [r2, #4]
   1196c:	str	r1, [r2, #4]
   11970:	bx	lr
   11974:	movw	r3, #24904	; 0x6148
   11978:	cmp	r0, #0
   1197c:	movt	r3, #2
   11980:	movne	r3, r0
   11984:	cmp	r1, #0
   11988:	mov	r0, #10
   1198c:	cmpne	r2, #0
   11990:	str	r0, [r3]
   11994:	bne	119a4 <abort@plt+0xaac>
   11998:	push	{fp, lr}
   1199c:	mov	fp, sp
   119a0:	bl	10ef8 <abort@plt>
   119a4:	str	r1, [r3, #40]	; 0x28
   119a8:	str	r2, [r3, #44]	; 0x2c
   119ac:	bx	lr
   119b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   119b4:	add	fp, sp, #28
   119b8:	sub	sp, sp, #20
   119bc:	mov	r7, r0
   119c0:	ldr	r0, [fp, #8]
   119c4:	movw	r5, #24904	; 0x6148
   119c8:	mov	r8, r3
   119cc:	mov	r9, r2
   119d0:	mov	sl, r1
   119d4:	movt	r5, #2
   119d8:	cmp	r0, #0
   119dc:	movne	r5, r0
   119e0:	bl	10e38 <__errno_location@plt>
   119e4:	mov	r4, r0
   119e8:	ldm	r5, {r0, r1}
   119ec:	ldr	r2, [r5, #40]	; 0x28
   119f0:	ldr	r3, [r5, #44]	; 0x2c
   119f4:	add	r5, r5, #8
   119f8:	ldr	r6, [r4]
   119fc:	stm	sp, {r0, r1, r5}
   11a00:	str	r2, [sp, #12]
   11a04:	str	r3, [sp, #16]
   11a08:	mov	r0, r7
   11a0c:	mov	r1, sl
   11a10:	mov	r2, r9
   11a14:	mov	r3, r8
   11a18:	bl	11a28 <abort@plt+0xb30>
   11a1c:	str	r6, [r4]
   11a20:	sub	sp, fp, #28
   11a24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11a28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11a2c:	add	fp, sp, #28
   11a30:	sub	sp, sp, #156	; 0x9c
   11a34:	str	r0, [sp, #80]	; 0x50
   11a38:	ldr	r0, [fp, #12]
   11a3c:	mov	r6, r1
   11a40:	mov	r9, r3
   11a44:	str	r2, [fp, #-84]	; 0xffffffac
   11a48:	and	r1, r0, #4
   11a4c:	str	r1, [sp, #32]
   11a50:	and	r1, r0, #1
   11a54:	str	r1, [sp, #36]	; 0x24
   11a58:	ubfx	r4, r0, #1, #1
   11a5c:	bl	10da8 <__ctype_get_mb_cur_max@plt>
   11a60:	str	r0, [sp, #40]	; 0x28
   11a64:	ldr	r0, [fp, #24]
   11a68:	ldr	r7, [fp, #8]
   11a6c:	mov	r1, #0
   11a70:	mov	r5, #1
   11a74:	str	r1, [fp, #-56]	; 0xffffffc8
   11a78:	mov	r1, #0
   11a7c:	str	r1, [sp, #60]	; 0x3c
   11a80:	str	r0, [sp, #76]	; 0x4c
   11a84:	ldr	r0, [fp, #20]
   11a88:	str	r0, [sp, #72]	; 0x48
   11a8c:	mov	r0, #0
   11a90:	str	r0, [sp, #56]	; 0x38
   11a94:	mov	r0, #0
   11a98:	str	r0, [sp, #92]	; 0x5c
   11a9c:	mov	r0, #0
   11aa0:	str	r0, [fp, #-76]	; 0xffffffb4
   11aa4:	mov	r0, #0
   11aa8:	cmp	r7, #10
   11aac:	bhi	12a2c <abort@plt+0x1b34>
   11ab0:	add	r1, pc, #28
   11ab4:	mov	sl, r6
   11ab8:	ldr	r6, [sp, #80]	; 0x50
   11abc:	ldr	ip, [fp, #-84]	; 0xffffffac
   11ac0:	mov	r8, #0
   11ac4:	mov	r2, #1
   11ac8:	mov	r3, #0
   11acc:	mov	lr, r9
   11ad0:	ldr	pc, [r1, r7, lsl #2]
   11ad4:			; <UNDEFINED> instruction: 0x00011bb8
   11ad8:	andeq	r1, r1, r4, ror #23
   11adc:	andeq	r1, r1, r8, lsr #23
   11ae0:	andeq	r1, r1, r0, lsr #23
   11ae4:	ldrdeq	r1, [r1], -r8
   11ae8:	andeq	r1, r1, ip, lsr #24
   11aec:	andeq	r1, r1, r8, asr #23
   11af0:	andeq	r1, r1, r8, lsl #25
   11af4:	andeq	r1, r1, r0, lsl #22
   11af8:	andeq	r1, r1, r0, lsl #22
   11afc:	andeq	r1, r1, r8, lsr #22
   11b00:	movw	r0, #20080	; 0x4e70
   11b04:	mov	r1, r7
   11b08:	movt	r0, #1
   11b0c:	bl	13438 <abort@plt+0x2540>
   11b10:	str	r0, [sp, #72]	; 0x48
   11b14:	movw	r0, #20082	; 0x4e72
   11b18:	mov	r1, r7
   11b1c:	movt	r0, #1
   11b20:	bl	13438 <abort@plt+0x2540>
   11b24:	str	r0, [sp, #76]	; 0x4c
   11b28:	str	r5, [fp, #-48]	; 0xffffffd0
   11b2c:	mov	r8, #0
   11b30:	mov	r5, r7
   11b34:	tst	r4, #1
   11b38:	bne	11b70 <abort@plt+0xc78>
   11b3c:	ldr	r0, [sp, #72]	; 0x48
   11b40:	ldrb	r0, [r0]
   11b44:	cmp	r0, #0
   11b48:	beq	11b70 <abort@plt+0xc78>
   11b4c:	ldr	r1, [sp, #72]	; 0x48
   11b50:	mov	r8, #0
   11b54:	add	r1, r1, #1
   11b58:	cmp	r8, sl
   11b5c:	strbcc	r0, [r6, r8]
   11b60:	ldrb	r0, [r1, r8]
   11b64:	add	r8, r8, #1
   11b68:	cmp	r0, #0
   11b6c:	bne	11b58 <abort@plt+0xc60>
   11b70:	ldr	r7, [sp, #76]	; 0x4c
   11b74:	mov	r0, r7
   11b78:	bl	10e2c <strlen@plt>
   11b7c:	str	r7, [sp, #92]	; 0x5c
   11b80:	mov	r7, r5
   11b84:	ldr	ip, [fp, #-84]	; 0xffffffac
   11b88:	ldr	r5, [fp, #-48]	; 0xffffffd0
   11b8c:	str	r0, [fp, #-76]	; 0xffffffb4
   11b90:	mov	r2, #1
   11b94:	mov	r3, r4
   11b98:	mov	lr, r9
   11b9c:	b	11c88 <abort@plt+0xd90>
   11ba0:	mov	r0, #1
   11ba4:	b	11be4 <abort@plt+0xcec>
   11ba8:	tst	r4, #1
   11bac:	bne	11be4 <abort@plt+0xcec>
   11bb0:	mov	r2, r0
   11bb4:	b	11c0c <abort@plt+0xd14>
   11bb8:	mov	r7, #0
   11bbc:	mov	r8, #0
   11bc0:	mov	r2, r0
   11bc4:	b	11c84 <abort@plt+0xd8c>
   11bc8:	mov	r0, #1
   11bcc:	mov	r8, #0
   11bd0:	mov	r7, #5
   11bd4:	b	11c40 <abort@plt+0xd48>
   11bd8:	mov	r2, #1
   11bdc:	tst	r4, #1
   11be0:	beq	11c0c <abort@plt+0xd14>
   11be4:	mov	r1, #1
   11be8:	mov	r8, #0
   11bec:	mov	r7, #2
   11bf0:	mov	r2, r0
   11bf4:	mov	r3, #1
   11bf8:	str	r1, [fp, #-76]	; 0xffffffb4
   11bfc:	movw	r1, #20082	; 0x4e72
   11c00:	movt	r1, #1
   11c04:	str	r1, [sp, #92]	; 0x5c
   11c08:	b	11c88 <abort@plt+0xd90>
   11c0c:	cmp	sl, #0
   11c10:	mov	r8, #1
   11c14:	mov	r7, #2
   11c18:	movne	r0, #39	; 0x27
   11c1c:	strbne	r0, [r6]
   11c20:	movw	r0, #20082	; 0x4e72
   11c24:	movt	r0, #1
   11c28:	b	11c78 <abort@plt+0xd80>
   11c2c:	mov	r7, #5
   11c30:	tst	r4, #1
   11c34:	beq	11c5c <abort@plt+0xd64>
   11c38:	mov	r0, #1
   11c3c:	mov	r8, #0
   11c40:	str	r0, [fp, #-76]	; 0xffffffb4
   11c44:	movw	r0, #20078	; 0x4e6e
   11c48:	mov	r2, #1
   11c4c:	mov	r3, #1
   11c50:	movt	r0, #1
   11c54:	str	r0, [sp, #92]	; 0x5c
   11c58:	b	11c88 <abort@plt+0xd90>
   11c5c:	cmp	sl, #0
   11c60:	mov	r8, #1
   11c64:	mov	r2, #1
   11c68:	movne	r0, #34	; 0x22
   11c6c:	strbne	r0, [r6]
   11c70:	movw	r0, #20078	; 0x4e6e
   11c74:	movt	r0, #1
   11c78:	str	r0, [sp, #92]	; 0x5c
   11c7c:	mov	r0, #1
   11c80:	str	r0, [fp, #-76]	; 0xffffffb4
   11c84:	mov	r3, #0
   11c88:	ldr	r0, [fp, #16]
   11c8c:	str	r3, [fp, #-72]	; 0xffffffb8
   11c90:	str	r7, [fp, #-64]	; 0xffffffc0
   11c94:	str	r2, [sp, #84]	; 0x54
   11c98:	cmp	r0, #0
   11c9c:	movwne	r0, #1
   11ca0:	and	r0, r0, r3
   11ca4:	str	r0, [fp, #-88]	; 0xffffffa8
   11ca8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   11cac:	cmp	r0, #0
   11cb0:	movwne	r0, #1
   11cb4:	subs	r4, r7, #2
   11cb8:	mov	r7, #0
   11cbc:	and	r1, r0, r3
   11cc0:	str	r4, [fp, #-80]	; 0xffffffb0
   11cc4:	and	r1, r2, r1
   11cc8:	str	r1, [sp, #48]	; 0x30
   11ccc:	clz	r1, r4
   11cd0:	lsr	r1, r1, #5
   11cd4:	and	r1, r1, r3
   11cd8:	eor	r3, r3, #1
   11cdc:	str	r1, [sp, #64]	; 0x40
   11ce0:	mov	r1, r4
   11ce4:	str	r3, [sp, #88]	; 0x58
   11ce8:	movwne	r1, #1
   11cec:	orr	r3, r1, r3
   11cf0:	and	r1, r1, r2
   11cf4:	and	r0, r0, r1
   11cf8:	str	r3, [sp, #68]	; 0x44
   11cfc:	str	r1, [fp, #-68]	; 0xffffffbc
   11d00:	str	r0, [fp, #-60]	; 0xffffffc4
   11d04:	eor	r0, r2, #1
   11d08:	str	r0, [sp, #52]	; 0x34
   11d0c:	cmn	lr, #1
   11d10:	beq	11d20 <abort@plt+0xe28>
   11d14:	cmp	r7, lr
   11d18:	bne	11d2c <abort@plt+0xe34>
   11d1c:	b	12854 <abort@plt+0x195c>
   11d20:	ldrb	r0, [ip, r7]
   11d24:	cmp	r0, #0
   11d28:	beq	1285c <abort@plt+0x1964>
   11d2c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   11d30:	mov	r9, #0
   11d34:	str	r5, [fp, #-48]	; 0xffffffd0
   11d38:	cmp	r0, #0
   11d3c:	beq	11d70 <abort@plt+0xe78>
   11d40:	ldr	r0, [fp, #-76]	; 0xffffffb4
   11d44:	add	r4, r7, r0
   11d48:	cmp	r0, #2
   11d4c:	bcc	11d68 <abort@plt+0xe70>
   11d50:	cmn	lr, #1
   11d54:	bne	11d68 <abort@plt+0xe70>
   11d58:	mov	r0, ip
   11d5c:	bl	10e2c <strlen@plt>
   11d60:	ldr	ip, [fp, #-84]	; 0xffffffac
   11d64:	mov	lr, r0
   11d68:	cmp	r4, lr
   11d6c:	bls	11d78 <abort@plt+0xe80>
   11d70:	mov	r0, #0
   11d74:	b	11db8 <abort@plt+0xec0>
   11d78:	ldr	r1, [sp, #92]	; 0x5c
   11d7c:	ldr	r2, [fp, #-76]	; 0xffffffb4
   11d80:	add	r0, ip, r7
   11d84:	mov	r4, lr
   11d88:	bl	10d54 <memcmp@plt>
   11d8c:	ldr	r2, [sp, #88]	; 0x58
   11d90:	cmp	r0, #0
   11d94:	mov	r1, r0
   11d98:	movwne	r1, #1
   11d9c:	orr	r1, r1, r2
   11da0:	tst	r1, #1
   11da4:	beq	128ec <abort@plt+0x19f4>
   11da8:	ldr	ip, [fp, #-84]	; 0xffffffac
   11dac:	clz	r0, r0
   11db0:	mov	lr, r4
   11db4:	lsr	r0, r0, #5
   11db8:	str	r0, [fp, #-52]	; 0xffffffcc
   11dbc:	ldrb	r5, [ip, r7]
   11dc0:	cmp	r5, #126	; 0x7e
   11dc4:	bhi	1217c <abort@plt+0x1284>
   11dc8:	add	r3, pc, #16
   11dcc:	mov	r4, #1
   11dd0:	mov	r2, #110	; 0x6e
   11dd4:	mov	r0, #97	; 0x61
   11dd8:	mov	r1, #0
   11ddc:	ldr	pc, [r3, r5, lsl #2]
   11de0:	andeq	r2, r1, r8, ror r0
   11de4:	andeq	r2, r1, ip, ror r1
   11de8:	andeq	r2, r1, ip, ror r1
   11dec:	andeq	r2, r1, ip, ror r1
   11df0:	andeq	r2, r1, ip, ror r1
   11df4:	andeq	r2, r1, ip, ror r1
   11df8:	andeq	r2, r1, ip, ror r1
   11dfc:	andeq	r2, r1, r0, lsr r2
   11e00:	andeq	r2, r1, r8, asr r0
   11e04:	andeq	r2, r1, r0, asr r0
   11e08:	andeq	r2, r1, r4, rrx
   11e0c:	andeq	r2, r1, r4, ror #1
   11e10:	andeq	r2, r1, r8, asr #32
   11e14:	andeq	r2, r1, r0, rrx
   11e18:	andeq	r2, r1, ip, ror r1
   11e1c:	andeq	r2, r1, ip, ror r1
   11e20:	andeq	r2, r1, ip, ror r1
   11e24:	andeq	r2, r1, ip, ror r1
   11e28:	andeq	r2, r1, ip, ror r1
   11e2c:	andeq	r2, r1, ip, ror r1
   11e30:	andeq	r2, r1, ip, ror r1
   11e34:	andeq	r2, r1, ip, ror r1
   11e38:	andeq	r2, r1, ip, ror r1
   11e3c:	andeq	r2, r1, ip, ror r1
   11e40:	andeq	r2, r1, ip, ror r1
   11e44:	andeq	r2, r1, ip, ror r1
   11e48:	andeq	r2, r1, ip, ror r1
   11e4c:	andeq	r2, r1, ip, ror r1
   11e50:	andeq	r2, r1, ip, ror r1
   11e54:	andeq	r2, r1, ip, ror r1
   11e58:	andeq	r2, r1, ip, ror r1
   11e5c:	andeq	r2, r1, ip, ror r1
   11e60:	andeq	r2, r1, r8, ror #3
   11e64:	andeq	r2, r1, ip, ror #3
   11e68:	andeq	r2, r1, ip, ror #3
   11e6c:	strdeq	r1, [r1], -r0
   11e70:	andeq	r2, r1, ip, ror #3
   11e74:	ldrdeq	r1, [r1], -ip
   11e78:	andeq	r2, r1, ip, ror #3
   11e7c:	andeq	r2, r1, ip, ror #1
   11e80:	andeq	r2, r1, ip, ror #3
   11e84:	andeq	r2, r1, ip, ror #3
   11e88:	andeq	r2, r1, ip, ror #3
   11e8c:	ldrdeq	r1, [r1], -ip
   11e90:	ldrdeq	r1, [r1], -ip
   11e94:	ldrdeq	r1, [r1], -ip
   11e98:	ldrdeq	r1, [r1], -ip
   11e9c:	ldrdeq	r1, [r1], -ip
   11ea0:	ldrdeq	r1, [r1], -ip
   11ea4:	ldrdeq	r1, [r1], -ip
   11ea8:	ldrdeq	r1, [r1], -ip
   11eac:	ldrdeq	r1, [r1], -ip
   11eb0:	ldrdeq	r1, [r1], -ip
   11eb4:	ldrdeq	r1, [r1], -ip
   11eb8:	ldrdeq	r1, [r1], -ip
   11ebc:	ldrdeq	r1, [r1], -ip
   11ec0:	ldrdeq	r1, [r1], -ip
   11ec4:	ldrdeq	r1, [r1], -ip
   11ec8:	ldrdeq	r1, [r1], -ip
   11ecc:	andeq	r2, r1, ip, ror #3
   11ed0:	andeq	r2, r1, ip, ror #3
   11ed4:	andeq	r2, r1, ip, ror #3
   11ed8:	andeq	r2, r1, ip, ror #3
   11edc:	strheq	r2, [r1], -r8
   11ee0:	andeq	r2, r1, ip, ror r1
   11ee4:	ldrdeq	r1, [r1], -ip
   11ee8:	ldrdeq	r1, [r1], -ip
   11eec:	ldrdeq	r1, [r1], -ip
   11ef0:	ldrdeq	r1, [r1], -ip
   11ef4:	ldrdeq	r1, [r1], -ip
   11ef8:	ldrdeq	r1, [r1], -ip
   11efc:	ldrdeq	r1, [r1], -ip
   11f00:	ldrdeq	r1, [r1], -ip
   11f04:	ldrdeq	r1, [r1], -ip
   11f08:	ldrdeq	r1, [r1], -ip
   11f0c:	ldrdeq	r1, [r1], -ip
   11f10:	ldrdeq	r1, [r1], -ip
   11f14:	ldrdeq	r1, [r1], -ip
   11f18:	ldrdeq	r1, [r1], -ip
   11f1c:	ldrdeq	r1, [r1], -ip
   11f20:	ldrdeq	r1, [r1], -ip
   11f24:	ldrdeq	r1, [r1], -ip
   11f28:	ldrdeq	r1, [r1], -ip
   11f2c:	ldrdeq	r1, [r1], -ip
   11f30:	ldrdeq	r1, [r1], -ip
   11f34:	ldrdeq	r1, [r1], -ip
   11f38:	ldrdeq	r1, [r1], -ip
   11f3c:	ldrdeq	r1, [r1], -ip
   11f40:	ldrdeq	r1, [r1], -ip
   11f44:	ldrdeq	r1, [r1], -ip
   11f48:	ldrdeq	r1, [r1], -ip
   11f4c:	andeq	r2, r1, ip, ror #3
   11f50:	andeq	r2, r1, r4, lsr #32
   11f54:	ldrdeq	r1, [r1], -ip
   11f58:	andeq	r2, r1, ip, ror #3
   11f5c:	ldrdeq	r1, [r1], -ip
   11f60:	andeq	r2, r1, ip, ror #3
   11f64:	ldrdeq	r1, [r1], -ip
   11f68:	ldrdeq	r1, [r1], -ip
   11f6c:	ldrdeq	r1, [r1], -ip
   11f70:	ldrdeq	r1, [r1], -ip
   11f74:	ldrdeq	r1, [r1], -ip
   11f78:	ldrdeq	r1, [r1], -ip
   11f7c:	ldrdeq	r1, [r1], -ip
   11f80:	ldrdeq	r1, [r1], -ip
   11f84:	ldrdeq	r1, [r1], -ip
   11f88:	ldrdeq	r1, [r1], -ip
   11f8c:	ldrdeq	r1, [r1], -ip
   11f90:	ldrdeq	r1, [r1], -ip
   11f94:	ldrdeq	r1, [r1], -ip
   11f98:	ldrdeq	r1, [r1], -ip
   11f9c:	ldrdeq	r1, [r1], -ip
   11fa0:	ldrdeq	r1, [r1], -ip
   11fa4:	ldrdeq	r1, [r1], -ip
   11fa8:	ldrdeq	r1, [r1], -ip
   11fac:	ldrdeq	r1, [r1], -ip
   11fb0:	ldrdeq	r1, [r1], -ip
   11fb4:	ldrdeq	r1, [r1], -ip
   11fb8:	ldrdeq	r1, [r1], -ip
   11fbc:	ldrdeq	r1, [r1], -ip
   11fc0:	ldrdeq	r1, [r1], -ip
   11fc4:	ldrdeq	r1, [r1], -ip
   11fc8:	ldrdeq	r1, [r1], -ip
   11fcc:	andeq	r2, r1, r4
   11fd0:	andeq	r2, r1, ip, ror #3
   11fd4:	andeq	r2, r1, r4
   11fd8:	strdeq	r1, [r1], -r0
   11fdc:	ldr	r0, [fp, #-68]	; 0xffffffbc
   11fe0:	cmp	r0, #0
   11fe4:	beq	12244 <abort@plt+0x134c>
   11fe8:	ldr	r0, [fp, #16]
   11fec:	b	12248 <abort@plt+0x1350>
   11ff0:	mov	r4, #0
   11ff4:	cmp	r7, #0
   11ff8:	beq	121e8 <abort@plt+0x12f0>
   11ffc:	mov	r9, #0
   12000:	b	11fdc <abort@plt+0x10e4>
   12004:	mov	r4, #0
   12008:	cmn	lr, #1
   1200c:	beq	121cc <abort@plt+0x12d4>
   12010:	cmp	r7, #0
   12014:	bne	11ffc <abort@plt+0x1104>
   12018:	cmp	lr, #1
   1201c:	beq	121e8 <abort@plt+0x12f0>
   12020:	b	11ffc <abort@plt+0x1104>
   12024:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12028:	cmp	r0, #2
   1202c:	bne	1220c <abort@plt+0x1314>
   12030:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12034:	tst	r0, #1
   12038:	bne	12908 <abort@plt+0x1a10>
   1203c:	mov	r9, #0
   12040:	mov	r0, #92	; 0x5c
   12044:	b	12220 <abort@plt+0x1328>
   12048:	mov	r0, #102	; 0x66
   1204c:	b	12230 <abort@plt+0x1338>
   12050:	mov	r2, #116	; 0x74
   12054:	b	12064 <abort@plt+0x116c>
   12058:	mov	r0, #98	; 0x62
   1205c:	b	12230 <abort@plt+0x1338>
   12060:	mov	r2, #114	; 0x72
   12064:	ldr	r0, [sp, #68]	; 0x44
   12068:	tst	r0, #1
   1206c:	mov	r0, r2
   12070:	bne	12230 <abort@plt+0x1338>
   12074:	b	12908 <abort@plt+0x1a10>
   12078:	ldr	r0, [sp, #84]	; 0x54
   1207c:	tst	r0, #1
   12080:	beq	12320 <abort@plt+0x1428>
   12084:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12088:	tst	r0, #1
   1208c:	bne	12a18 <abort@plt+0x1b20>
   12090:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12094:	ldr	r2, [fp, #-56]	; 0xffffffc8
   12098:	cmp	r0, #2
   1209c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   120a0:	movwne	r0, #1
   120a4:	orr	r0, r0, r2
   120a8:	tst	r0, #1
   120ac:	beq	126f0 <abort@plt+0x17f8>
   120b0:	mov	r0, r8
   120b4:	b	12724 <abort@plt+0x182c>
   120b8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   120bc:	mov	r9, #0
   120c0:	mov	r5, #63	; 0x3f
   120c4:	cmp	r0, #5
   120c8:	beq	124d4 <abort@plt+0x15dc>
   120cc:	cmp	r0, #2
   120d0:	bne	12578 <abort@plt+0x1680>
   120d4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   120d8:	tst	r0, #1
   120dc:	beq	1257c <abort@plt+0x1684>
   120e0:	b	12908 <abort@plt+0x1a10>
   120e4:	mov	r0, #118	; 0x76
   120e8:	b	12230 <abort@plt+0x1338>
   120ec:	mov	r0, #1
   120f0:	mov	r5, #39	; 0x27
   120f4:	str	r0, [sp, #60]	; 0x3c
   120f8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   120fc:	cmp	r0, #2
   12100:	bne	12174 <abort@plt+0x127c>
   12104:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12108:	tst	r0, #1
   1210c:	bne	12908 <abort@plt+0x1a10>
   12110:	ldr	r2, [sp, #56]	; 0x38
   12114:	clz	r1, sl
   12118:	mov	r9, #0
   1211c:	lsr	r1, r1, #5
   12120:	cmp	r2, #0
   12124:	mov	r0, r2
   12128:	movwne	r0, #1
   1212c:	orrs	r0, r0, r1
   12130:	moveq	r2, sl
   12134:	moveq	sl, r0
   12138:	cmp	r8, sl
   1213c:	str	r2, [sp, #56]	; 0x38
   12140:	movcc	r0, #39	; 0x27
   12144:	strbcc	r0, [r6, r8]
   12148:	add	r0, r8, #1
   1214c:	cmp	r0, sl
   12150:	movcc	r1, #92	; 0x5c
   12154:	strbcc	r1, [r6, r0]
   12158:	add	r0, r8, #2
   1215c:	add	r8, r8, #3
   12160:	cmp	r0, sl
   12164:	movcc	r1, #39	; 0x27
   12168:	strbcc	r1, [r6, r0]
   1216c:	mov	r0, #0
   12170:	str	r0, [fp, #-56]	; 0xffffffc8
   12174:	mov	r4, #1
   12178:	b	11fdc <abort@plt+0x10e4>
   1217c:	ldr	r0, [sp, #40]	; 0x28
   12180:	cmp	r0, #1
   12184:	bne	1234c <abort@plt+0x1454>
   12188:	str	lr, [sp, #28]
   1218c:	bl	10e14 <__ctype_b_loc@plt>
   12190:	ldr	r0, [r0]
   12194:	ldr	ip, [fp, #-84]	; 0xffffffac
   12198:	mov	r1, #1
   1219c:	add	r0, r0, r5, lsl #1
   121a0:	ldrb	r0, [r0, #1]
   121a4:	ubfx	r4, r0, #6, #1
   121a8:	ldr	r0, [sp, #52]	; 0x34
   121ac:	mov	r2, r1
   121b0:	cmp	r1, #1
   121b4:	orr	r0, r4, r0
   121b8:	bhi	12584 <abort@plt+0x168c>
   121bc:	tst	r0, #1
   121c0:	beq	12584 <abort@plt+0x168c>
   121c4:	ldr	lr, [sp, #28]
   121c8:	b	11fdc <abort@plt+0x10e4>
   121cc:	cmp	r7, #0
   121d0:	ldrbeq	r0, [ip, #1]
   121d4:	cmpeq	r0, #0
   121d8:	beq	121e8 <abort@plt+0x12f0>
   121dc:	mvn	lr, #0
   121e0:	mov	r9, #0
   121e4:	b	11fdc <abort@plt+0x10e4>
   121e8:	mov	r1, #1
   121ec:	ldr	r0, [fp, #-64]	; 0xffffffc0
   121f0:	cmp	r0, #2
   121f4:	bne	12204 <abort@plt+0x130c>
   121f8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   121fc:	tst	r0, #1
   12200:	bne	12908 <abort@plt+0x1a10>
   12204:	mov	r4, r1
   12208:	b	11fdc <abort@plt+0x10e4>
   1220c:	ldr	r1, [sp, #48]	; 0x30
   12210:	mov	r9, #0
   12214:	mov	r0, #92	; 0x5c
   12218:	cmp	r1, #0
   1221c:	beq	12230 <abort@plt+0x1338>
   12220:	mov	r4, #0
   12224:	cmp	r9, #0
   12228:	beq	127bc <abort@plt+0x18c4>
   1222c:	b	127f8 <abort@plt+0x1900>
   12230:	ldr	r1, [sp, #84]	; 0x54
   12234:	mov	r4, #0
   12238:	mov	r9, #0
   1223c:	tst	r1, #1
   12240:	bne	12280 <abort@plt+0x1388>
   12244:	ldr	r0, [fp, #-88]	; 0xffffffa8
   12248:	cmp	r0, #0
   1224c:	mov	r0, r5
   12250:	beq	12274 <abort@plt+0x137c>
   12254:	ldr	r1, [fp, #16]
   12258:	ubfx	r0, r5, #5, #3
   1225c:	mov	r2, #1
   12260:	ldr	r0, [r1, r0, lsl #2]
   12264:	and	r1, r5, #31
   12268:	tst	r0, r2, lsl r1
   1226c:	mov	r0, r5
   12270:	bne	12280 <abort@plt+0x1388>
   12274:	ldr	r1, [fp, #-52]	; 0xffffffcc
   12278:	cmp	r1, #0
   1227c:	beq	127b4 <abort@plt+0x18bc>
   12280:	ldr	r1, [fp, #-72]	; 0xffffffb8
   12284:	tst	r1, #1
   12288:	bne	128e0 <abort@plt+0x19e8>
   1228c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   12290:	ldr	r2, [fp, #-56]	; 0xffffffc8
   12294:	cmp	r1, #2
   12298:	ldr	r1, [fp, #-80]	; 0xffffffb0
   1229c:	movwne	r1, #1
   122a0:	orr	r1, r1, r2
   122a4:	tst	r1, #1
   122a8:	beq	122b4 <abort@plt+0x13bc>
   122ac:	ldr	r5, [fp, #-48]	; 0xffffffd0
   122b0:	b	122f0 <abort@plt+0x13f8>
   122b4:	cmp	r8, sl
   122b8:	ldr	r5, [fp, #-48]	; 0xffffffd0
   122bc:	movcc	r1, #39	; 0x27
   122c0:	strbcc	r1, [r6, r8]
   122c4:	add	r1, r8, #1
   122c8:	cmp	r1, sl
   122cc:	movcc	r2, #36	; 0x24
   122d0:	strbcc	r2, [r6, r1]
   122d4:	add	r1, r8, #2
   122d8:	add	r8, r8, #3
   122dc:	cmp	r1, sl
   122e0:	movcc	r2, #39	; 0x27
   122e4:	strbcc	r2, [r6, r1]
   122e8:	mov	r1, #1
   122ec:	str	r1, [fp, #-56]	; 0xffffffc8
   122f0:	cmp	r8, sl
   122f4:	movcc	r1, #92	; 0x5c
   122f8:	strbcc	r1, [r6, r8]
   122fc:	add	r8, r8, #1
   12300:	cmp	r8, sl
   12304:	and	r5, r5, r4
   12308:	add	r7, r7, #1
   1230c:	strbcc	r0, [r6, r8]
   12310:	add	r8, r8, #1
   12314:	cmn	lr, #1
   12318:	bne	11d14 <abort@plt+0xe1c>
   1231c:	b	11d20 <abort@plt+0xe28>
   12320:	ldr	r0, [sp, #36]	; 0x24
   12324:	mov	r4, #0
   12328:	mov	r9, #0
   1232c:	mov	r5, #0
   12330:	cmp	r0, #0
   12334:	beq	12244 <abort@plt+0x134c>
   12338:	ldr	r5, [fp, #-48]	; 0xffffffd0
   1233c:	add	r7, r7, #1
   12340:	cmn	lr, #1
   12344:	bne	11d14 <abort@plt+0xe1c>
   12348:	b	11d20 <abort@plt+0xe28>
   1234c:	mov	r0, #0
   12350:	cmn	lr, #1
   12354:	str	r0, [fp, #-36]	; 0xffffffdc
   12358:	str	r0, [fp, #-40]	; 0xffffffd8
   1235c:	bne	12370 <abort@plt+0x1478>
   12360:	mov	r0, ip
   12364:	bl	10e2c <strlen@plt>
   12368:	ldr	ip, [fp, #-84]	; 0xffffffac
   1236c:	mov	lr, r0
   12370:	add	r0, ip, r7
   12374:	mov	r4, #1
   12378:	mov	r6, #0
   1237c:	str	lr, [sp, #28]
   12380:	str	r0, [sp, #24]
   12384:	sub	r0, fp, #40	; 0x28
   12388:	mov	r3, r0
   1238c:	str	r6, [sp, #44]	; 0x2c
   12390:	add	r6, r6, r7
   12394:	sub	r0, fp, #44	; 0x2c
   12398:	add	r1, ip, r6
   1239c:	sub	r2, lr, r6
   123a0:	bl	1479c <abort@plt+0x38a4>
   123a4:	cmp	r0, #0
   123a8:	beq	12840 <abort@plt+0x1948>
   123ac:	cmn	r0, #1
   123b0:	beq	12800 <abort@plt+0x1908>
   123b4:	ldr	lr, [sp, #28]
   123b8:	cmn	r0, #2
   123bc:	beq	12808 <abort@plt+0x1910>
   123c0:	ldr	r2, [sp, #64]	; 0x40
   123c4:	cmp	r0, #2
   123c8:	mov	r1, #0
   123cc:	movwcc	r1, #1
   123d0:	eor	r2, r2, #1
   123d4:	orrs	r1, r2, r1
   123d8:	bne	12498 <abort@plt+0x15a0>
   123dc:	ldr	r1, [sp, #44]	; 0x2c
   123e0:	ldr	r2, [sp, #24]
   123e4:	add	r1, r2, r1
   123e8:	mov	r2, #1
   123ec:	ldrb	r3, [r1, r2]
   123f0:	sub	r3, r3, #91	; 0x5b
   123f4:	cmp	r3, #33	; 0x21
   123f8:	bhi	1248c <abort@plt+0x1594>
   123fc:	add	r6, pc, #0
   12400:	ldr	pc, [r6, r3, lsl #2]
   12404:	andeq	r2, r1, r0, lsl #18
   12408:	andeq	r2, r1, r0, lsl #18
   1240c:	andeq	r2, r1, ip, lsl #9
   12410:	andeq	r2, r1, r0, lsl #18
   12414:	andeq	r2, r1, ip, lsl #9
   12418:	andeq	r2, r1, r0, lsl #18
   1241c:	andeq	r2, r1, ip, lsl #9
   12420:	andeq	r2, r1, ip, lsl #9
   12424:	andeq	r2, r1, ip, lsl #9
   12428:	andeq	r2, r1, ip, lsl #9
   1242c:	andeq	r2, r1, ip, lsl #9
   12430:	andeq	r2, r1, ip, lsl #9
   12434:	andeq	r2, r1, ip, lsl #9
   12438:	andeq	r2, r1, ip, lsl #9
   1243c:	andeq	r2, r1, ip, lsl #9
   12440:	andeq	r2, r1, ip, lsl #9
   12444:	andeq	r2, r1, ip, lsl #9
   12448:	andeq	r2, r1, ip, lsl #9
   1244c:	andeq	r2, r1, ip, lsl #9
   12450:	andeq	r2, r1, ip, lsl #9
   12454:	andeq	r2, r1, ip, lsl #9
   12458:	andeq	r2, r1, ip, lsl #9
   1245c:	andeq	r2, r1, ip, lsl #9
   12460:	andeq	r2, r1, ip, lsl #9
   12464:	andeq	r2, r1, ip, lsl #9
   12468:	andeq	r2, r1, ip, lsl #9
   1246c:	andeq	r2, r1, ip, lsl #9
   12470:	andeq	r2, r1, ip, lsl #9
   12474:	andeq	r2, r1, ip, lsl #9
   12478:	andeq	r2, r1, ip, lsl #9
   1247c:	andeq	r2, r1, ip, lsl #9
   12480:	andeq	r2, r1, ip, lsl #9
   12484:	andeq	r2, r1, ip, lsl #9
   12488:	andeq	r2, r1, r0, lsl #18
   1248c:	add	r2, r2, #1
   12490:	cmp	r2, r0
   12494:	bcc	123ec <abort@plt+0x14f4>
   12498:	ldr	r6, [sp, #44]	; 0x2c
   1249c:	add	r6, r0, r6
   124a0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   124a4:	bl	10d84 <iswprint@plt>
   124a8:	cmp	r0, #0
   124ac:	movwne	r0, #1
   124b0:	and	r4, r4, r0
   124b4:	sub	r0, fp, #40	; 0x28
   124b8:	bl	10d48 <mbsinit@plt>
   124bc:	ldr	lr, [sp, #28]
   124c0:	ldr	ip, [fp, #-84]	; 0xffffffac
   124c4:	sub	r3, fp, #40	; 0x28
   124c8:	cmp	r0, #0
   124cc:	beq	1238c <abort@plt+0x1494>
   124d0:	b	12848 <abort@plt+0x1950>
   124d4:	ldr	r0, [sp, #32]
   124d8:	cmp	r0, #0
   124dc:	beq	12578 <abort@plt+0x1680>
   124e0:	add	r0, r7, #2
   124e4:	cmp	r0, lr
   124e8:	bcs	12578 <abort@plt+0x1680>
   124ec:	add	r1, ip, r7
   124f0:	ldrb	r1, [r1, #1]
   124f4:	cmp	r1, #63	; 0x3f
   124f8:	bne	12578 <abort@plt+0x1680>
   124fc:	ldrb	r5, [ip, r0]
   12500:	sub	r1, r5, #33	; 0x21
   12504:	cmp	r1, #29
   12508:	bhi	12578 <abort@plt+0x1680>
   1250c:	movw	r3, #20929	; 0x51c1
   12510:	mov	r2, #1
   12514:	movt	r3, #14336	; 0x3800
   12518:	tst	r3, r2, lsl r1
   1251c:	beq	12578 <abort@plt+0x1680>
   12520:	ldr	r1, [fp, #-72]	; 0xffffffb8
   12524:	tst	r1, #1
   12528:	bne	12a20 <abort@plt+0x1b28>
   1252c:	cmp	r8, sl
   12530:	mov	r7, r0
   12534:	mov	r4, #0
   12538:	movcc	r1, #63	; 0x3f
   1253c:	strbcc	r1, [r6, r8]
   12540:	add	r1, r8, #1
   12544:	cmp	r1, sl
   12548:	movcc	r2, #34	; 0x22
   1254c:	strbcc	r2, [r6, r1]
   12550:	add	r1, r8, #2
   12554:	cmp	r1, sl
   12558:	movcc	r2, #34	; 0x22
   1255c:	strbcc	r2, [r6, r1]
   12560:	add	r1, r8, #3
   12564:	add	r8, r8, #4
   12568:	cmp	r1, sl
   1256c:	movcc	r2, #63	; 0x3f
   12570:	strbcc	r2, [r6, r1]
   12574:	b	11fdc <abort@plt+0x10e4>
   12578:	mov	r5, #63	; 0x3f
   1257c:	mov	r4, #0
   12580:	b	11fdc <abort@plt+0x10e4>
   12584:	add	r1, r2, r7
   12588:	ldr	lr, [sp, #28]
   1258c:	mov	r3, #0
   12590:	str	r1, [sp, #44]	; 0x2c
   12594:	add	r1, r7, #1
   12598:	ldr	r7, [fp, #-64]	; 0xffffffc0
   1259c:	tst	r0, #1
   125a0:	bne	12674 <abort@plt+0x177c>
   125a4:	ldr	r2, [fp, #-72]	; 0xffffffb8
   125a8:	tst	r2, #1
   125ac:	bne	12968 <abort@plt+0x1a70>
   125b0:	ldr	r3, [fp, #-80]	; 0xffffffb0
   125b4:	ldr	r2, [fp, #-56]	; 0xffffffc8
   125b8:	cmp	r7, #2
   125bc:	movwne	r3, #1
   125c0:	orr	r3, r3, r2
   125c4:	tst	r3, #1
   125c8:	bne	12604 <abort@plt+0x170c>
   125cc:	cmp	r8, sl
   125d0:	add	r3, r8, #1
   125d4:	movcc	r2, #39	; 0x27
   125d8:	strbcc	r2, [r6, r8]
   125dc:	cmp	r3, sl
   125e0:	movcc	r2, #36	; 0x24
   125e4:	strbcc	r2, [r6, r3]
   125e8:	add	r3, r8, #2
   125ec:	add	r8, r8, #3
   125f0:	cmp	r3, sl
   125f4:	movcc	r2, #39	; 0x27
   125f8:	strbcc	r2, [r6, r3]
   125fc:	mov	r2, #1
   12600:	str	r2, [fp, #-56]	; 0xffffffc8
   12604:	cmp	r8, sl
   12608:	movcc	r3, #92	; 0x5c
   1260c:	strbcc	r3, [r6, r8]
   12610:	add	r3, r8, #1
   12614:	cmp	r3, sl
   12618:	andcc	r7, r5, #192	; 0xc0
   1261c:	movcc	r2, #48	; 0x30
   12620:	orrcc	r7, r2, r7, lsr #6
   12624:	strbcc	r7, [r6, r3]
   12628:	add	r3, r8, #2
   1262c:	add	r8, r8, #3
   12630:	cmp	r3, sl
   12634:	lsrcc	r7, r5, #3
   12638:	movcc	r2, #6
   1263c:	bficc	r7, r2, #3, #29
   12640:	mov	r2, #6
   12644:	strbcc	r7, [r6, r3]
   12648:	bfi	r5, r2, #3, #29
   1264c:	mov	r3, #1
   12650:	b	12698 <abort@plt+0x17a0>
   12654:	cmp	r8, sl
   12658:	ldr	r7, [fp, #-64]	; 0xffffffc0
   1265c:	strbcc	r5, [r6, r8]
   12660:	add	r8, r8, #1
   12664:	ldrb	r5, [ip, r1]
   12668:	add	r1, r1, #1
   1266c:	tst	r0, #1
   12670:	beq	125a4 <abort@plt+0x16ac>
   12674:	ldr	r2, [fp, #-52]	; 0xffffffcc
   12678:	tst	r2, #1
   1267c:	beq	12690 <abort@plt+0x1798>
   12680:	cmp	r8, sl
   12684:	movcc	r7, #92	; 0x5c
   12688:	strbcc	r7, [r6, r8]
   1268c:	add	r8, r8, #1
   12690:	mov	r2, #0
   12694:	str	r2, [fp, #-52]	; 0xffffffcc
   12698:	ldr	r2, [sp, #44]	; 0x2c
   1269c:	and	r9, r3, #1
   126a0:	cmp	r2, r1
   126a4:	bls	127a4 <abort@plt+0x18ac>
   126a8:	ldr	r2, [fp, #-56]	; 0xffffffc8
   126ac:	cmp	r9, #0
   126b0:	movwne	r9, #1
   126b4:	mvn	r7, r2
   126b8:	orr	r7, r7, r9
   126bc:	tst	r7, #1
   126c0:	bne	12654 <abort@plt+0x175c>
   126c4:	cmp	r8, sl
   126c8:	movcc	r7, #39	; 0x27
   126cc:	strbcc	r7, [r6, r8]
   126d0:	add	r7, r8, #1
   126d4:	add	r8, r8, #2
   126d8:	cmp	r7, sl
   126dc:	movcc	r2, #39	; 0x27
   126e0:	strbcc	r2, [r6, r7]
   126e4:	mov	r2, #0
   126e8:	str	r2, [fp, #-56]	; 0xffffffc8
   126ec:	b	12654 <abort@plt+0x175c>
   126f0:	cmp	r8, sl
   126f4:	mov	r2, #1
   126f8:	movcc	r0, #39	; 0x27
   126fc:	strbcc	r0, [r6, r8]
   12700:	add	r0, r8, #1
   12704:	cmp	r0, sl
   12708:	movcc	r1, #36	; 0x24
   1270c:	strbcc	r1, [r6, r0]
   12710:	add	r0, r8, #2
   12714:	cmp	r0, sl
   12718:	movcc	r1, #39	; 0x27
   1271c:	strbcc	r1, [r6, r0]
   12720:	add	r0, r8, #3
   12724:	cmp	r0, sl
   12728:	add	r8, r0, #1
   1272c:	str	r2, [fp, #-56]	; 0xffffffc8
   12730:	movcc	r1, #92	; 0x5c
   12734:	strbcc	r1, [r6, r0]
   12738:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1273c:	cmp	r1, #2
   12740:	beq	12794 <abort@plt+0x189c>
   12744:	add	r1, r7, #1
   12748:	mov	r4, #0
   1274c:	mov	r9, #1
   12750:	mov	r5, #48	; 0x30
   12754:	cmp	r1, lr
   12758:	bcs	11fdc <abort@plt+0x10e4>
   1275c:	ldrb	r1, [ip, r1]
   12760:	sub	r1, r1, #48	; 0x30
   12764:	uxtb	r1, r1
   12768:	cmp	r1, #9
   1276c:	bhi	11fdc <abort@plt+0x10e4>
   12770:	cmp	r8, sl
   12774:	movcc	r1, #48	; 0x30
   12778:	strbcc	r1, [r6, r8]
   1277c:	add	r1, r0, #2
   12780:	add	r8, r0, #3
   12784:	cmp	r1, sl
   12788:	movcc	r2, #48	; 0x30
   1278c:	strbcc	r2, [r6, r1]
   12790:	b	11fdc <abort@plt+0x10e4>
   12794:	mov	r0, #48	; 0x30
   12798:	mov	r9, #1
   1279c:	mov	r4, #0
   127a0:	b	12274 <abort@plt+0x137c>
   127a4:	cmp	r9, #0
   127a8:	sub	r7, r1, #1
   127ac:	mov	r0, r5
   127b0:	movwne	r9, #1
   127b4:	cmp	r9, #0
   127b8:	bne	127f8 <abort@plt+0x1900>
   127bc:	ldr	r1, [fp, #-56]	; 0xffffffc8
   127c0:	tst	r1, #1
   127c4:	beq	127f8 <abort@plt+0x1900>
   127c8:	cmp	r8, sl
   127cc:	ldr	r5, [fp, #-48]	; 0xffffffd0
   127d0:	movcc	r1, #39	; 0x27
   127d4:	strbcc	r1, [r6, r8]
   127d8:	add	r1, r8, #1
   127dc:	add	r8, r8, #2
   127e0:	cmp	r1, sl
   127e4:	movcc	r2, #39	; 0x27
   127e8:	strbcc	r2, [r6, r1]
   127ec:	mov	r1, #0
   127f0:	str	r1, [fp, #-56]	; 0xffffffc8
   127f4:	b	12300 <abort@plt+0x1408>
   127f8:	ldr	r5, [fp, #-48]	; 0xffffffd0
   127fc:	b	12300 <abort@plt+0x1408>
   12800:	mov	r4, #0
   12804:	b	12840 <abort@plt+0x1948>
   12808:	mov	r4, #0
   1280c:	cmp	lr, r6
   12810:	bls	12840 <abort@plt+0x1948>
   12814:	ldr	ip, [fp, #-84]	; 0xffffffac
   12818:	ldr	r6, [sp, #44]	; 0x2c
   1281c:	ldr	r0, [sp, #24]
   12820:	ldrb	r0, [r0, r6]
   12824:	cmp	r0, #0
   12828:	beq	12848 <abort@plt+0x1950>
   1282c:	add	r6, r6, #1
   12830:	add	r0, r7, r6
   12834:	cmp	r0, lr
   12838:	bcc	1281c <abort@plt+0x1924>
   1283c:	b	12848 <abort@plt+0x1950>
   12840:	ldr	ip, [fp, #-84]	; 0xffffffac
   12844:	ldr	r6, [sp, #44]	; 0x2c
   12848:	mov	r1, r6
   1284c:	ldr	r6, [sp, #80]	; 0x50
   12850:	b	121a8 <abort@plt+0x12b0>
   12854:	mov	lr, r7
   12858:	b	12860 <abort@plt+0x1968>
   1285c:	mvn	lr, #0
   12860:	ldr	r7, [fp, #-64]	; 0xffffffc0
   12864:	ldr	r1, [fp, #-72]	; 0xffffffb8
   12868:	eor	r0, r7, #2
   1286c:	orr	r0, r0, r8
   12870:	clz	r0, r0
   12874:	lsr	r0, r0, #5
   12878:	tst	r1, r0
   1287c:	bne	12908 <abort@plt+0x1a10>
   12880:	mov	r0, r1
   12884:	ldr	r1, [fp, #-80]	; 0xffffffb0
   12888:	cmp	r7, #2
   1288c:	movwne	r1, #1
   12890:	orr	r0, r0, r1
   12894:	tst	r0, #1
   12898:	ldreq	r0, [sp, #60]	; 0x3c
   1289c:	eoreq	r0, r0, #1
   128a0:	tsteq	r0, #1
   128a4:	bne	129b4 <abort@plt+0x1abc>
   128a8:	mov	r9, lr
   128ac:	tst	r5, #1
   128b0:	bne	12970 <abort@plt+0x1a78>
   128b4:	ldr	r6, [sp, #56]	; 0x38
   128b8:	mov	r4, #0
   128bc:	cmp	r6, #0
   128c0:	beq	129ac <abort@plt+0x1ab4>
   128c4:	ldr	r0, [sp, #84]	; 0x54
   128c8:	mov	r1, #0
   128cc:	cmp	sl, #0
   128d0:	mov	r5, #0
   128d4:	str	r1, [fp, #-72]	; 0xffffffb8
   128d8:	beq	11aa8 <abort@plt+0xbb0>
   128dc:	b	129b4 <abort@plt+0x1abc>
   128e0:	ldr	r7, [fp, #-64]	; 0xffffffc0
   128e4:	ldr	r2, [sp, #84]	; 0x54
   128e8:	b	12910 <abort@plt+0x1a18>
   128ec:	ldr	ip, [fp, #-84]	; 0xffffffac
   128f0:	mov	r2, #1
   128f4:	mov	lr, r4
   128f8:	ldr	r7, [fp, #-64]	; 0xffffffc0
   128fc:	b	12910 <abort@plt+0x1a18>
   12900:	ldr	r6, [sp, #80]	; 0x50
   12904:	ldr	ip, [fp, #-84]	; 0xffffffac
   12908:	ldr	r2, [sp, #84]	; 0x54
   1290c:	mov	r7, #2
   12910:	mov	r0, #0
   12914:	ldr	r1, [fp, #12]
   12918:	tst	r2, #1
   1291c:	mov	r2, r7
   12920:	mov	r3, lr
   12924:	str	r0, [sp, #8]
   12928:	ldr	r0, [sp, #72]	; 0x48
   1292c:	movwne	r2, #4
   12930:	cmp	r7, #2
   12934:	movne	r2, r7
   12938:	str	r2, [sp]
   1293c:	mov	r2, ip
   12940:	bic	r1, r1, #2
   12944:	str	r0, [sp, #12]
   12948:	ldr	r0, [sp, #76]	; 0x4c
   1294c:	str	r1, [sp, #4]
   12950:	mov	r1, sl
   12954:	str	r0, [sp, #16]
   12958:	mov	r0, r6
   1295c:	bl	11a28 <abort@plt+0xb30>
   12960:	mov	r8, r0
   12964:	b	12a0c <abort@plt+0x1b14>
   12968:	ldr	r2, [sp, #84]	; 0x54
   1296c:	b	12910 <abort@plt+0x1a18>
   12970:	mov	r0, #5
   12974:	ldr	r1, [sp, #56]	; 0x38
   12978:	ldr	r2, [fp, #-84]	; 0xffffffac
   1297c:	mov	r3, r9
   12980:	str	r0, [sp]
   12984:	ldr	r0, [fp, #12]
   12988:	str	r0, [sp, #4]
   1298c:	ldr	r0, [fp, #16]
   12990:	str	r0, [sp, #8]
   12994:	ldr	r0, [sp, #72]	; 0x48
   12998:	str	r0, [sp, #12]
   1299c:	ldr	r0, [sp, #76]	; 0x4c
   129a0:	str	r0, [sp, #16]
   129a4:	ldr	r0, [sp, #80]	; 0x50
   129a8:	b	1295c <abort@plt+0x1a64>
   129ac:	mov	r0, #0
   129b0:	str	r0, [fp, #-72]	; 0xffffffb8
   129b4:	ldr	r1, [sp, #92]	; 0x5c
   129b8:	cmp	r1, #0
   129bc:	beq	129fc <abort@plt+0x1b04>
   129c0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   129c4:	ldr	r2, [sp, #80]	; 0x50
   129c8:	tst	r0, #1
   129cc:	bne	12a00 <abort@plt+0x1b08>
   129d0:	ldrb	r0, [r1]
   129d4:	cmp	r0, #0
   129d8:	beq	12a00 <abort@plt+0x1b08>
   129dc:	add	r1, r1, #1
   129e0:	cmp	r8, sl
   129e4:	strbcc	r0, [r2, r8]
   129e8:	add	r8, r8, #1
   129ec:	ldrb	r0, [r1], #1
   129f0:	cmp	r0, #0
   129f4:	bne	129e0 <abort@plt+0x1ae8>
   129f8:	b	12a00 <abort@plt+0x1b08>
   129fc:	ldr	r2, [sp, #80]	; 0x50
   12a00:	cmp	r8, sl
   12a04:	movcc	r0, #0
   12a08:	strbcc	r0, [r2, r8]
   12a0c:	mov	r0, r8
   12a10:	sub	sp, fp, #28
   12a14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12a18:	mov	r2, #1
   12a1c:	b	128f8 <abort@plt+0x1a00>
   12a20:	ldr	r2, [sp, #84]	; 0x54
   12a24:	mov	r7, #5
   12a28:	b	12910 <abort@plt+0x1a18>
   12a2c:	bl	10ef8 <abort@plt>
   12a30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12a34:	add	fp, sp, #28
   12a38:	sub	sp, sp, #28
   12a3c:	movw	r5, #24904	; 0x6148
   12a40:	cmp	r2, #0
   12a44:	mov	r4, r1
   12a48:	mov	r7, r0
   12a4c:	str	r0, [sp, #20]
   12a50:	movt	r5, #2
   12a54:	movne	r5, r2
   12a58:	bl	10e38 <__errno_location@plt>
   12a5c:	mov	sl, r0
   12a60:	ldm	r5, {r0, r1}
   12a64:	ldr	r2, [r5, #40]	; 0x28
   12a68:	ldr	r3, [r5, #44]	; 0x2c
   12a6c:	add	r9, r5, #8
   12a70:	ldr	r6, [sl]
   12a74:	orr	r8, r1, #1
   12a78:	mov	r1, #0
   12a7c:	str	r6, [sp, #24]
   12a80:	stm	sp, {r0, r8, r9}
   12a84:	str	r2, [sp, #12]
   12a88:	str	r3, [sp, #16]
   12a8c:	mov	r0, #0
   12a90:	mov	r2, r7
   12a94:	mov	r3, r4
   12a98:	mov	r6, r4
   12a9c:	bl	11a28 <abort@plt+0xb30>
   12aa0:	add	r7, r0, #1
   12aa4:	mov	r0, r7
   12aa8:	bl	13c40 <abort@plt+0x2d48>
   12aac:	mov	r4, r0
   12ab0:	ldr	r0, [r5]
   12ab4:	ldr	r2, [r5, #44]	; 0x2c
   12ab8:	ldr	r1, [r5, #40]	; 0x28
   12abc:	mov	r3, r6
   12ac0:	stm	sp, {r0, r8, r9}
   12ac4:	str	r2, [sp, #16]
   12ac8:	str	r1, [sp, #12]
   12acc:	mov	r0, r4
   12ad0:	mov	r1, r7
   12ad4:	ldr	r2, [sp, #20]
   12ad8:	bl	11a28 <abort@plt+0xb30>
   12adc:	ldr	r0, [sp, #24]
   12ae0:	str	r0, [sl]
   12ae4:	mov	r0, r4
   12ae8:	sub	sp, fp, #28
   12aec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12af0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12af4:	add	fp, sp, #28
   12af8:	sub	sp, sp, #36	; 0x24
   12afc:	movw	r8, #24904	; 0x6148
   12b00:	cmp	r3, #0
   12b04:	mov	r4, r2
   12b08:	str	r2, [sp, #24]
   12b0c:	mov	r5, r1
   12b10:	mov	r6, r0
   12b14:	str	r0, [sp, #20]
   12b18:	movt	r8, #2
   12b1c:	movne	r8, r3
   12b20:	bl	10e38 <__errno_location@plt>
   12b24:	str	r0, [sp, #28]
   12b28:	cmp	r4, #0
   12b2c:	add	sl, r8, #8
   12b30:	ldm	r8, {r3, r9}
   12b34:	ldr	r7, [r0]
   12b38:	ldr	r1, [r8, #40]	; 0x28
   12b3c:	ldr	r2, [r8, #44]	; 0x2c
   12b40:	mov	r0, #0
   12b44:	orreq	r9, r9, #1
   12b48:	str	r7, [sp, #32]
   12b4c:	mov	r7, r5
   12b50:	stm	sp, {r3, r9, sl}
   12b54:	str	r1, [sp, #12]
   12b58:	str	r2, [sp, #16]
   12b5c:	mov	r1, #0
   12b60:	mov	r2, r6
   12b64:	mov	r3, r5
   12b68:	bl	11a28 <abort@plt+0xb30>
   12b6c:	add	r4, r0, #1
   12b70:	mov	r5, r0
   12b74:	mov	r0, r4
   12b78:	bl	13c40 <abort@plt+0x2d48>
   12b7c:	mov	r6, r0
   12b80:	ldr	r0, [r8]
   12b84:	ldr	r2, [r8, #44]	; 0x2c
   12b88:	ldr	r1, [r8, #40]	; 0x28
   12b8c:	mov	r3, r7
   12b90:	stm	sp, {r0, r9, sl}
   12b94:	str	r2, [sp, #16]
   12b98:	str	r1, [sp, #12]
   12b9c:	mov	r0, r6
   12ba0:	mov	r1, r4
   12ba4:	ldr	r2, [sp, #20]
   12ba8:	bl	11a28 <abort@plt+0xb30>
   12bac:	ldr	r0, [sp, #24]
   12bb0:	ldr	r1, [sp, #32]
   12bb4:	ldr	r2, [sp, #28]
   12bb8:	cmp	r0, #0
   12bbc:	str	r1, [r2]
   12bc0:	strne	r5, [r0]
   12bc4:	mov	r0, r6
   12bc8:	sub	sp, fp, #28
   12bcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12bd0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   12bd4:	add	fp, sp, #24
   12bd8:	movw	r5, #24796	; 0x60dc
   12bdc:	movw	r8, #24792	; 0x60d8
   12be0:	movt	r5, #2
   12be4:	movt	r8, #2
   12be8:	ldr	r0, [r5]
   12bec:	ldr	r4, [r8]
   12bf0:	cmp	r0, #2
   12bf4:	blt	12c20 <abort@plt+0x1d28>
   12bf8:	add	r7, r4, #12
   12bfc:	mov	r6, #0
   12c00:	ldr	r0, [r7, r6, lsl #3]
   12c04:	bl	14698 <abort@plt+0x37a0>
   12c08:	ldr	r1, [r5]
   12c0c:	add	r2, r6, #2
   12c10:	add	r0, r6, #1
   12c14:	mov	r6, r0
   12c18:	cmp	r2, r1
   12c1c:	blt	12c00 <abort@plt+0x1d08>
   12c20:	ldr	r0, [r4, #4]
   12c24:	movw	r7, #24952	; 0x6178
   12c28:	movt	r7, #2
   12c2c:	cmp	r0, r7
   12c30:	beq	12c48 <abort@plt+0x1d50>
   12c34:	bl	14698 <abort@plt+0x37a0>
   12c38:	movw	r0, #24800	; 0x60e0
   12c3c:	mov	r6, #256	; 0x100
   12c40:	movt	r0, #2
   12c44:	strd	r6, [r0]
   12c48:	movw	r6, #24800	; 0x60e0
   12c4c:	movt	r6, #2
   12c50:	cmp	r4, r6
   12c54:	beq	12c64 <abort@plt+0x1d6c>
   12c58:	mov	r0, r4
   12c5c:	bl	14698 <abort@plt+0x37a0>
   12c60:	str	r6, [r8]
   12c64:	mov	r0, #1
   12c68:	str	r0, [r5]
   12c6c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   12c70:	movw	r3, #24904	; 0x6148
   12c74:	mvn	r2, #0
   12c78:	movt	r3, #2
   12c7c:	b	12c80 <abort@plt+0x1d88>
   12c80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12c84:	add	fp, sp, #28
   12c88:	sub	sp, sp, #44	; 0x2c
   12c8c:	mov	r7, r3
   12c90:	str	r2, [sp, #36]	; 0x24
   12c94:	str	r1, [sp, #32]
   12c98:	mov	r5, r0
   12c9c:	bl	10e38 <__errno_location@plt>
   12ca0:	cmp	r5, #0
   12ca4:	blt	12e10 <abort@plt+0x1f18>
   12ca8:	cmn	r5, #-2147483647	; 0x80000001
   12cac:	beq	12e10 <abort@plt+0x1f18>
   12cb0:	movw	r8, #24796	; 0x60dc
   12cb4:	movw	r4, #24792	; 0x60d8
   12cb8:	str	r0, [sp, #28]
   12cbc:	ldr	r0, [r0]
   12cc0:	movt	r8, #2
   12cc4:	movt	r4, #2
   12cc8:	ldr	r1, [r8]
   12ccc:	ldr	r6, [r4]
   12cd0:	str	r0, [sp, #24]
   12cd4:	cmp	r1, r5
   12cd8:	ble	12ce4 <abort@plt+0x1dec>
   12cdc:	mov	sl, r6
   12ce0:	b	12d4c <abort@plt+0x1e54>
   12ce4:	movw	r9, #24800	; 0x60e0
   12ce8:	mov	r0, #8
   12cec:	add	r2, r5, #1
   12cf0:	str	r1, [fp, #-32]	; 0xffffffe0
   12cf4:	mvn	r3, #-2147483648	; 0x80000000
   12cf8:	movt	r9, #2
   12cfc:	str	r0, [sp]
   12d00:	sub	r2, r2, r1
   12d04:	sub	r1, fp, #32
   12d08:	subs	r0, r6, r9
   12d0c:	movne	r0, r6
   12d10:	bl	13e40 <abort@plt+0x2f48>
   12d14:	cmp	r6, r9
   12d18:	mov	sl, r0
   12d1c:	str	r0, [r4]
   12d20:	ldrdeq	r0, [r9]
   12d24:	stmeq	sl, {r0, r1}
   12d28:	ldr	r1, [r8]
   12d2c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   12d30:	add	r0, sl, r1, lsl #3
   12d34:	sub	r1, r2, r1
   12d38:	lsl	r2, r1, #3
   12d3c:	mov	r1, #0
   12d40:	bl	10e50 <memset@plt>
   12d44:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12d48:	str	r0, [r8]
   12d4c:	mov	r9, sl
   12d50:	ldr	r6, [r9, r5, lsl #3]!
   12d54:	ldr	r4, [r9, #4]!
   12d58:	ldm	r7, {r0, r1}
   12d5c:	ldr	r2, [r7, #40]	; 0x28
   12d60:	ldr	r3, [r7, #44]	; 0x2c
   12d64:	orr	r8, r1, #1
   12d68:	add	r1, r7, #8
   12d6c:	stm	sp, {r0, r8}
   12d70:	add	r0, sp, #8
   12d74:	str	r1, [sp, #20]
   12d78:	stm	r0, {r1, r2, r3}
   12d7c:	mov	r0, r4
   12d80:	mov	r1, r6
   12d84:	ldr	r2, [sp, #32]
   12d88:	ldr	r3, [sp, #36]	; 0x24
   12d8c:	bl	11a28 <abort@plt+0xb30>
   12d90:	cmp	r6, r0
   12d94:	bhi	12df8 <abort@plt+0x1f00>
   12d98:	add	r6, r0, #1
   12d9c:	movw	r0, #24952	; 0x6178
   12da0:	movt	r0, #2
   12da4:	str	r6, [sl, r5, lsl #3]
   12da8:	cmp	r4, r0
   12dac:	beq	12db8 <abort@plt+0x1ec0>
   12db0:	mov	r0, r4
   12db4:	bl	14698 <abort@plt+0x37a0>
   12db8:	mov	r0, r6
   12dbc:	bl	13c40 <abort@plt+0x2d48>
   12dc0:	str	r0, [r9]
   12dc4:	mov	r4, r0
   12dc8:	add	r3, sp, #8
   12dcc:	ldr	r0, [r7]
   12dd0:	ldr	r1, [r7, #40]	; 0x28
   12dd4:	ldr	r2, [r7, #44]	; 0x2c
   12dd8:	stm	sp, {r0, r8}
   12ddc:	ldr	r0, [sp, #20]
   12de0:	stm	r3, {r0, r1, r2}
   12de4:	mov	r0, r4
   12de8:	mov	r1, r6
   12dec:	ldr	r2, [sp, #32]
   12df0:	ldr	r3, [sp, #36]	; 0x24
   12df4:	bl	11a28 <abort@plt+0xb30>
   12df8:	ldr	r0, [sp, #28]
   12dfc:	ldr	r1, [sp, #24]
   12e00:	str	r1, [r0]
   12e04:	mov	r0, r4
   12e08:	sub	sp, fp, #28
   12e0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12e10:	bl	10ef8 <abort@plt>
   12e14:	movw	r3, #24904	; 0x6148
   12e18:	movt	r3, #2
   12e1c:	b	12c80 <abort@plt+0x1d88>
   12e20:	movw	r3, #24904	; 0x6148
   12e24:	mov	r1, r0
   12e28:	mov	r0, #0
   12e2c:	mvn	r2, #0
   12e30:	movt	r3, #2
   12e34:	b	12c80 <abort@plt+0x1d88>
   12e38:	movw	r3, #24904	; 0x6148
   12e3c:	mov	r2, r1
   12e40:	mov	r1, r0
   12e44:	mov	r0, #0
   12e48:	movt	r3, #2
   12e4c:	b	12c80 <abort@plt+0x1d88>
   12e50:	push	{fp, lr}
   12e54:	mov	fp, sp
   12e58:	sub	sp, sp, #48	; 0x30
   12e5c:	vmov.i32	q8, #0	; 0x00000000
   12e60:	mov	ip, #32
   12e64:	mov	r3, sp
   12e68:	mov	lr, r2
   12e6c:	cmp	r1, #10
   12e70:	add	r2, r3, #16
   12e74:	vst1.64	{d16-d17}, [r3], ip
   12e78:	vst1.64	{d16-d17}, [r3]
   12e7c:	vst1.64	{d16-d17}, [r2]
   12e80:	beq	12ea0 <abort@plt+0x1fa8>
   12e84:	str	r1, [sp]
   12e88:	mov	r3, sp
   12e8c:	mov	r1, lr
   12e90:	mvn	r2, #0
   12e94:	bl	12c80 <abort@plt+0x1d88>
   12e98:	mov	sp, fp
   12e9c:	pop	{fp, pc}
   12ea0:	bl	10ef8 <abort@plt>
   12ea4:	push	{r4, sl, fp, lr}
   12ea8:	add	fp, sp, #8
   12eac:	sub	sp, sp, #48	; 0x30
   12eb0:	mov	ip, r3
   12eb4:	mov	r3, sp
   12eb8:	vmov.i32	q8, #0	; 0x00000000
   12ebc:	mov	lr, #32
   12ec0:	cmp	r1, #10
   12ec4:	add	r4, r3, #16
   12ec8:	vst1.64	{d16-d17}, [r3], lr
   12ecc:	vst1.64	{d16-d17}, [r3]
   12ed0:	vst1.64	{d16-d17}, [r4]
   12ed4:	beq	12ef4 <abort@plt+0x1ffc>
   12ed8:	str	r1, [sp]
   12edc:	mov	r1, r2
   12ee0:	mov	r3, sp
   12ee4:	mov	r2, ip
   12ee8:	bl	12c80 <abort@plt+0x1d88>
   12eec:	sub	sp, fp, #8
   12ef0:	pop	{r4, sl, fp, pc}
   12ef4:	bl	10ef8 <abort@plt>
   12ef8:	push	{fp, lr}
   12efc:	mov	fp, sp
   12f00:	sub	sp, sp, #48	; 0x30
   12f04:	mov	r3, sp
   12f08:	vmov.i32	q8, #0	; 0x00000000
   12f0c:	mov	ip, #32
   12f10:	cmp	r0, #10
   12f14:	add	r2, r3, #16
   12f18:	vst1.64	{d16-d17}, [r3], ip
   12f1c:	vst1.64	{d16-d17}, [r3]
   12f20:	vst1.64	{d16-d17}, [r2]
   12f24:	beq	12f44 <abort@plt+0x204c>
   12f28:	str	r0, [sp]
   12f2c:	mov	r3, sp
   12f30:	mov	r0, #0
   12f34:	mvn	r2, #0
   12f38:	bl	12c80 <abort@plt+0x1d88>
   12f3c:	mov	sp, fp
   12f40:	pop	{fp, pc}
   12f44:	bl	10ef8 <abort@plt>
   12f48:	push	{fp, lr}
   12f4c:	mov	fp, sp
   12f50:	sub	sp, sp, #48	; 0x30
   12f54:	mov	r3, sp
   12f58:	vmov.i32	q8, #0	; 0x00000000
   12f5c:	mov	ip, #32
   12f60:	cmp	r0, #10
   12f64:	add	lr, r3, #16
   12f68:	vst1.64	{d16-d17}, [r3], ip
   12f6c:	vst1.64	{d16-d17}, [r3]
   12f70:	vst1.64	{d16-d17}, [lr]
   12f74:	beq	12f90 <abort@plt+0x2098>
   12f78:	str	r0, [sp]
   12f7c:	mov	r3, sp
   12f80:	mov	r0, #0
   12f84:	bl	12c80 <abort@plt+0x1d88>
   12f88:	mov	sp, fp
   12f8c:	pop	{fp, pc}
   12f90:	bl	10ef8 <abort@plt>
   12f94:	push	{r4, sl, fp, lr}
   12f98:	add	fp, sp, #8
   12f9c:	sub	sp, sp, #48	; 0x30
   12fa0:	mov	lr, r0
   12fa4:	movw	r0, #24904	; 0x6148
   12fa8:	mov	r3, #32
   12fac:	mov	ip, r1
   12fb0:	mov	r4, #1
   12fb4:	movt	r0, #2
   12fb8:	add	r1, r0, #16
   12fbc:	vld1.64	{d16-d17}, [r0], r3
   12fc0:	mov	r3, sp
   12fc4:	vld1.64	{d18-d19}, [r1]
   12fc8:	add	r1, r3, #16
   12fcc:	vld1.64	{d20-d21}, [r0]
   12fd0:	add	r0, r3, #32
   12fd4:	vst1.64	{d18-d19}, [r1]
   12fd8:	mov	r1, r3
   12fdc:	vst1.64	{d20-d21}, [r0]
   12fe0:	mov	r0, #28
   12fe4:	and	r0, r0, r2, lsr #3
   12fe8:	and	r2, r2, #31
   12fec:	vst1.64	{d16-d17}, [r1], r0
   12ff0:	ldr	r0, [r1, #8]
   12ff4:	bic	r4, r4, r0, lsr r2
   12ff8:	eor	r0, r0, r4, lsl r2
   12ffc:	mov	r2, ip
   13000:	str	r0, [r1, #8]
   13004:	mov	r0, #0
   13008:	mov	r1, lr
   1300c:	bl	12c80 <abort@plt+0x1d88>
   13010:	sub	sp, fp, #8
   13014:	pop	{r4, sl, fp, pc}
   13018:	push	{fp, lr}
   1301c:	mov	fp, sp
   13020:	sub	sp, sp, #48	; 0x30
   13024:	mov	ip, r0
   13028:	movw	r0, #24904	; 0x6148
   1302c:	mov	r3, #32
   13030:	movt	r0, #2
   13034:	add	r2, r0, #16
   13038:	vld1.64	{d16-d17}, [r0], r3
   1303c:	mov	r3, sp
   13040:	vld1.64	{d18-d19}, [r2]
   13044:	add	r2, r3, #16
   13048:	vld1.64	{d20-d21}, [r0]
   1304c:	add	r0, r3, #32
   13050:	vst1.64	{d18-d19}, [r2]
   13054:	mov	r2, r3
   13058:	vst1.64	{d20-d21}, [r0]
   1305c:	mov	r0, #28
   13060:	and	r0, r0, r1, lsr #3
   13064:	and	r1, r1, #31
   13068:	vst1.64	{d16-d17}, [r2], r0
   1306c:	mov	r0, #1
   13070:	ldr	lr, [r2, #8]
   13074:	bic	r0, r0, lr, lsr r1
   13078:	eor	r0, lr, r0, lsl r1
   1307c:	mov	r1, ip
   13080:	str	r0, [r2, #8]
   13084:	mov	r0, #0
   13088:	mvn	r2, #0
   1308c:	bl	12c80 <abort@plt+0x1d88>
   13090:	mov	sp, fp
   13094:	pop	{fp, pc}
   13098:	push	{fp, lr}
   1309c:	mov	fp, sp
   130a0:	sub	sp, sp, #48	; 0x30
   130a4:	movw	r2, #24904	; 0x6148
   130a8:	mov	r3, #32
   130ac:	mov	r1, r0
   130b0:	movt	r2, #2
   130b4:	add	r0, r2, #16
   130b8:	vld1.64	{d16-d17}, [r2], r3
   130bc:	mov	r3, sp
   130c0:	vld1.64	{d18-d19}, [r0]
   130c4:	add	r0, r3, #16
   130c8:	vld1.64	{d20-d21}, [r2]
   130cc:	mov	r2, r3
   130d0:	vst1.64	{d18-d19}, [r0]
   130d4:	add	r0, r3, #32
   130d8:	vst1.64	{d20-d21}, [r0]
   130dc:	mov	r0, #12
   130e0:	vst1.64	{d16-d17}, [r2], r0
   130e4:	ldr	r0, [r2]
   130e8:	orr	r0, r0, #67108864	; 0x4000000
   130ec:	str	r0, [r2]
   130f0:	mov	r0, #0
   130f4:	mvn	r2, #0
   130f8:	bl	12c80 <abort@plt+0x1d88>
   130fc:	mov	sp, fp
   13100:	pop	{fp, pc}
   13104:	push	{fp, lr}
   13108:	mov	fp, sp
   1310c:	sub	sp, sp, #48	; 0x30
   13110:	mov	ip, r1
   13114:	mov	r1, r0
   13118:	movw	r0, #24904	; 0x6148
   1311c:	mov	r3, #32
   13120:	movt	r0, #2
   13124:	add	r2, r0, #16
   13128:	vld1.64	{d16-d17}, [r0], r3
   1312c:	mov	r3, sp
   13130:	vld1.64	{d18-d19}, [r2]
   13134:	add	r2, r3, #16
   13138:	vld1.64	{d20-d21}, [r0]
   1313c:	add	r0, r3, #32
   13140:	vst1.64	{d18-d19}, [r2]
   13144:	mov	r2, r3
   13148:	vst1.64	{d20-d21}, [r0]
   1314c:	mov	r0, #12
   13150:	vst1.64	{d16-d17}, [r2], r0
   13154:	ldr	r0, [r2]
   13158:	orr	r0, r0, #67108864	; 0x4000000
   1315c:	str	r0, [r2]
   13160:	mov	r0, #0
   13164:	mov	r2, ip
   13168:	bl	12c80 <abort@plt+0x1d88>
   1316c:	mov	sp, fp
   13170:	pop	{fp, pc}
   13174:	push	{r4, sl, fp, lr}
   13178:	add	fp, sp, #8
   1317c:	sub	sp, sp, #96	; 0x60
   13180:	mov	ip, r2
   13184:	mov	r2, sp
   13188:	vmov.i32	q8, #0	; 0x00000000
   1318c:	mov	r4, #28
   13190:	cmp	r1, #10
   13194:	mov	r3, r2
   13198:	add	lr, r2, #16
   1319c:	vst1.64	{d16-d17}, [r3], r4
   131a0:	vst1.64	{d16-d17}, [lr]
   131a4:	vst1.32	{d16-d17}, [r3]
   131a8:	beq	131f8 <abort@plt+0x2300>
   131ac:	vld1.64	{d16-d17}, [r2], r4
   131b0:	vld1.64	{d18-d19}, [lr]
   131b4:	add	r3, sp, #48	; 0x30
   131b8:	add	r4, r3, #4
   131bc:	vld1.32	{d20-d21}, [r2]
   131c0:	add	r2, r3, #20
   131c4:	vst1.32	{d16-d17}, [r4]
   131c8:	vst1.32	{d18-d19}, [r2]
   131cc:	add	r2, r3, #32
   131d0:	vst1.32	{d20-d21}, [r2]
   131d4:	str	r1, [sp, #48]	; 0x30
   131d8:	mvn	r2, #0
   131dc:	ldr	r1, [sp, #60]	; 0x3c
   131e0:	orr	r1, r1, #67108864	; 0x4000000
   131e4:	str	r1, [sp, #60]	; 0x3c
   131e8:	mov	r1, ip
   131ec:	bl	12c80 <abort@plt+0x1d88>
   131f0:	sub	sp, fp, #8
   131f4:	pop	{r4, sl, fp, pc}
   131f8:	bl	10ef8 <abort@plt>
   131fc:	push	{r4, r5, fp, lr}
   13200:	add	fp, sp, #8
   13204:	sub	sp, sp, #48	; 0x30
   13208:	mov	ip, r3
   1320c:	movw	r3, #24904	; 0x6148
   13210:	mov	lr, #32
   13214:	cmp	r1, #0
   13218:	mov	r5, sp
   1321c:	movt	r3, #2
   13220:	cmpne	r2, #0
   13224:	add	r4, r3, #16
   13228:	vld1.64	{d16-d17}, [r3], lr
   1322c:	vld1.64	{d18-d19}, [r4]
   13230:	add	r4, r5, #16
   13234:	vld1.64	{d20-d21}, [r3]
   13238:	vst1.64	{d16-d17}, [r5], lr
   1323c:	mov	r3, #10
   13240:	vst1.64	{d18-d19}, [r4]
   13244:	vst1.64	{d20-d21}, [r5]
   13248:	str	r3, [sp]
   1324c:	bne	13254 <abort@plt+0x235c>
   13250:	bl	10ef8 <abort@plt>
   13254:	str	r2, [sp, #44]	; 0x2c
   13258:	str	r1, [sp, #40]	; 0x28
   1325c:	mov	r3, sp
   13260:	mov	r1, ip
   13264:	mvn	r2, #0
   13268:	bl	12c80 <abort@plt+0x1d88>
   1326c:	sub	sp, fp, #8
   13270:	pop	{r4, r5, fp, pc}
   13274:	push	{r4, r5, fp, lr}
   13278:	add	fp, sp, #8
   1327c:	sub	sp, sp, #48	; 0x30
   13280:	mov	lr, r3
   13284:	movw	r3, #24904	; 0x6148
   13288:	mov	ip, #32
   1328c:	cmp	r1, #0
   13290:	mov	r5, sp
   13294:	movt	r3, #2
   13298:	cmpne	r2, #0
   1329c:	add	r4, r3, #16
   132a0:	vld1.64	{d16-d17}, [r3], ip
   132a4:	vld1.64	{d18-d19}, [r4]
   132a8:	add	r4, r5, #16
   132ac:	vld1.64	{d20-d21}, [r3]
   132b0:	vst1.64	{d16-d17}, [r5], ip
   132b4:	mov	r3, #10
   132b8:	vst1.64	{d18-d19}, [r4]
   132bc:	vst1.64	{d20-d21}, [r5]
   132c0:	str	r3, [sp]
   132c4:	bne	132cc <abort@plt+0x23d4>
   132c8:	bl	10ef8 <abort@plt>
   132cc:	ldr	ip, [fp, #8]
   132d0:	str	r2, [sp, #44]	; 0x2c
   132d4:	str	r1, [sp, #40]	; 0x28
   132d8:	mov	r3, sp
   132dc:	mov	r1, lr
   132e0:	mov	r2, ip
   132e4:	bl	12c80 <abort@plt+0x1d88>
   132e8:	sub	sp, fp, #8
   132ec:	pop	{r4, r5, fp, pc}
   132f0:	push	{r4, sl, fp, lr}
   132f4:	add	fp, sp, #8
   132f8:	sub	sp, sp, #48	; 0x30
   132fc:	mov	ip, r2
   13300:	movw	r2, #24904	; 0x6148
   13304:	mov	lr, #32
   13308:	cmp	r0, #0
   1330c:	mov	r4, sp
   13310:	movt	r2, #2
   13314:	cmpne	r1, #0
   13318:	add	r3, r2, #16
   1331c:	vld1.64	{d16-d17}, [r2], lr
   13320:	vld1.64	{d18-d19}, [r3]
   13324:	add	r3, r4, #16
   13328:	vld1.64	{d20-d21}, [r2]
   1332c:	vst1.64	{d16-d17}, [r4], lr
   13330:	mov	r2, #10
   13334:	vst1.64	{d18-d19}, [r3]
   13338:	vst1.64	{d20-d21}, [r4]
   1333c:	str	r2, [sp]
   13340:	bne	13348 <abort@plt+0x2450>
   13344:	bl	10ef8 <abort@plt>
   13348:	str	r1, [sp, #44]	; 0x2c
   1334c:	str	r0, [sp, #40]	; 0x28
   13350:	mov	r3, sp
   13354:	mov	r0, #0
   13358:	mov	r1, ip
   1335c:	mvn	r2, #0
   13360:	bl	12c80 <abort@plt+0x1d88>
   13364:	sub	sp, fp, #8
   13368:	pop	{r4, sl, fp, pc}
   1336c:	push	{r4, r5, fp, lr}
   13370:	add	fp, sp, #8
   13374:	sub	sp, sp, #48	; 0x30
   13378:	mov	lr, r2
   1337c:	movw	r2, #24904	; 0x6148
   13380:	mov	ip, r3
   13384:	mov	r3, #32
   13388:	cmp	r0, #0
   1338c:	mov	r5, sp
   13390:	movt	r2, #2
   13394:	cmpne	r1, #0
   13398:	add	r4, r2, #16
   1339c:	vld1.64	{d16-d17}, [r2], r3
   133a0:	vld1.64	{d18-d19}, [r4]
   133a4:	add	r4, r5, #16
   133a8:	vld1.64	{d20-d21}, [r2]
   133ac:	vst1.64	{d16-d17}, [r5], r3
   133b0:	mov	r2, #10
   133b4:	vst1.64	{d18-d19}, [r4]
   133b8:	vst1.64	{d20-d21}, [r5]
   133bc:	str	r2, [sp]
   133c0:	bne	133c8 <abort@plt+0x24d0>
   133c4:	bl	10ef8 <abort@plt>
   133c8:	str	r1, [sp, #44]	; 0x2c
   133cc:	str	r0, [sp, #40]	; 0x28
   133d0:	mov	r3, sp
   133d4:	mov	r0, #0
   133d8:	mov	r1, lr
   133dc:	mov	r2, ip
   133e0:	bl	12c80 <abort@plt+0x1d88>
   133e4:	sub	sp, fp, #8
   133e8:	pop	{r4, r5, fp, pc}
   133ec:	movw	r3, #24808	; 0x60e8
   133f0:	movt	r3, #2
   133f4:	b	12c80 <abort@plt+0x1d88>
   133f8:	movw	r3, #24808	; 0x60e8
   133fc:	mov	r2, r1
   13400:	mov	r1, r0
   13404:	mov	r0, #0
   13408:	movt	r3, #2
   1340c:	b	12c80 <abort@plt+0x1d88>
   13410:	movw	r3, #24808	; 0x60e8
   13414:	mvn	r2, #0
   13418:	movt	r3, #2
   1341c:	b	12c80 <abort@plt+0x1d88>
   13420:	movw	r3, #24808	; 0x60e8
   13424:	mov	r1, r0
   13428:	mov	r0, #0
   1342c:	mvn	r2, #0
   13430:	movt	r3, #2
   13434:	b	12c80 <abort@plt+0x1d88>
   13438:	push	{r4, r5, fp, lr}
   1343c:	add	fp, sp, #8
   13440:	mov	r5, r0
   13444:	mov	r4, r1
   13448:	mov	r0, #0
   1344c:	mov	r2, #5
   13450:	mov	r1, r5
   13454:	bl	10d60 <dcgettext@plt>
   13458:	cmp	r0, r5
   1345c:	popne	{r4, r5, fp, pc}
   13460:	bl	14764 <abort@plt+0x386c>
   13464:	ldrb	r1, [r0]
   13468:	and	r1, r1, #223	; 0xdf
   1346c:	cmp	r1, #71	; 0x47
   13470:	beq	134d8 <abort@plt+0x25e0>
   13474:	cmp	r1, #85	; 0x55
   13478:	bne	134fc <abort@plt+0x2604>
   1347c:	ldrb	r1, [r0, #1]
   13480:	and	r1, r1, #223	; 0xdf
   13484:	cmp	r1, #84	; 0x54
   13488:	bne	134fc <abort@plt+0x2604>
   1348c:	ldrb	r1, [r0, #2]
   13490:	and	r1, r1, #223	; 0xdf
   13494:	cmp	r1, #70	; 0x46
   13498:	ldrbeq	r1, [r0, #3]
   1349c:	cmpeq	r1, #45	; 0x2d
   134a0:	bne	134fc <abort@plt+0x2604>
   134a4:	ldrb	r1, [r0, #4]
   134a8:	cmp	r1, #56	; 0x38
   134ac:	ldrbeq	r0, [r0, #5]
   134b0:	cmpeq	r0, #0
   134b4:	bne	134fc <abort@plt+0x2604>
   134b8:	ldrb	r1, [r5]
   134bc:	movw	r2, #20084	; 0x4e74
   134c0:	movw	r0, #20088	; 0x4e78
   134c4:	movt	r2, #1
   134c8:	movt	r0, #1
   134cc:	cmp	r1, #96	; 0x60
   134d0:	moveq	r0, r2
   134d4:	pop	{r4, r5, fp, pc}
   134d8:	ldrb	r1, [r0, #1]
   134dc:	and	r1, r1, #223	; 0xdf
   134e0:	cmp	r1, #66	; 0x42
   134e4:	bne	134fc <abort@plt+0x2604>
   134e8:	ldrb	r1, [r0, #2]
   134ec:	cmp	r1, #49	; 0x31
   134f0:	ldrbeq	r1, [r0, #3]
   134f4:	cmpeq	r1, #56	; 0x38
   134f8:	beq	13518 <abort@plt+0x2620>
   134fc:	movw	r1, #20078	; 0x4e6e
   13500:	movw	r0, #20082	; 0x4e72
   13504:	cmp	r4, #9
   13508:	movt	r1, #1
   1350c:	movt	r0, #1
   13510:	moveq	r0, r1
   13514:	pop	{r4, r5, fp, pc}
   13518:	ldrb	r1, [r0, #4]
   1351c:	cmp	r1, #48	; 0x30
   13520:	ldrbeq	r1, [r0, #5]
   13524:	cmpeq	r1, #51	; 0x33
   13528:	bne	134fc <abort@plt+0x2604>
   1352c:	ldrb	r1, [r0, #6]
   13530:	cmp	r1, #48	; 0x30
   13534:	ldrbeq	r0, [r0, #7]
   13538:	cmpeq	r0, #0
   1353c:	bne	134fc <abort@plt+0x2604>
   13540:	ldrb	r1, [r5]
   13544:	movw	r2, #20092	; 0x4e7c
   13548:	movw	r0, #20096	; 0x4e80
   1354c:	movt	r2, #1
   13550:	movt	r0, #1
   13554:	b	134cc <abort@plt+0x25d4>
   13558:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1355c:	add	fp, sp, #24
   13560:	sub	sp, sp, #32
   13564:	ldr	r6, [fp, #12]
   13568:	ldr	r7, [fp, #8]
   1356c:	mov	r4, r2
   13570:	mov	r8, r0
   13574:	cmp	r1, #0
   13578:	beq	135a0 <abort@plt+0x26a8>
   1357c:	movw	r2, #20184	; 0x4ed8
   13580:	mov	r5, r1
   13584:	str	r3, [sp, #4]
   13588:	str	r4, [sp]
   1358c:	mov	r0, r8
   13590:	mov	r1, #1
   13594:	movt	r2, #1
   13598:	mov	r3, r5
   1359c:	b	135b8 <abort@plt+0x26c0>
   135a0:	movw	r2, #20196	; 0x4ee4
   135a4:	str	r3, [sp]
   135a8:	mov	r0, r8
   135ac:	mov	r1, #1
   135b0:	mov	r3, r4
   135b4:	movt	r2, #1
   135b8:	bl	10e80 <__fprintf_chk@plt>
   135bc:	movw	r1, #20203	; 0x4eeb
   135c0:	mov	r0, #0
   135c4:	mov	r2, #5
   135c8:	movt	r1, #1
   135cc:	bl	10d60 <dcgettext@plt>
   135d0:	movw	r2, #20921	; 0x51b9
   135d4:	mov	r3, r0
   135d8:	movw	r0, #2022	; 0x7e6
   135dc:	mov	r1, #1
   135e0:	str	r0, [sp]
   135e4:	movt	r2, #1
   135e8:	mov	r0, r8
   135ec:	bl	10e80 <__fprintf_chk@plt>
   135f0:	movw	r4, #19225	; 0x4b19
   135f4:	mov	r1, r8
   135f8:	movt	r4, #1
   135fc:	mov	r0, r4
   13600:	bl	10ce8 <fputs_unlocked@plt>
   13604:	movw	r1, #20207	; 0x4eef
   13608:	mov	r0, #0
   1360c:	mov	r2, #5
   13610:	movt	r1, #1
   13614:	bl	10d60 <dcgettext@plt>
   13618:	movw	r3, #20378	; 0x4f9a
   1361c:	mov	r2, r0
   13620:	mov	r0, r8
   13624:	mov	r1, #1
   13628:	movt	r3, #1
   1362c:	bl	10e80 <__fprintf_chk@plt>
   13630:	mov	r0, r4
   13634:	mov	r1, r8
   13638:	bl	10ce8 <fputs_unlocked@plt>
   1363c:	cmp	r6, #9
   13640:	bhi	1367c <abort@plt+0x2784>
   13644:	add	r0, pc, #0
   13648:	ldr	pc, [r0, r6, lsl #2]
   1364c:	andeq	r3, r1, r4, ror r6
   13650:	andeq	r3, r1, r8, lsl #13
   13654:			; <UNDEFINED> instruction: 0x000136b8
   13658:	andeq	r3, r1, r0, ror #13
   1365c:	andeq	r3, r1, r8, lsl #14
   13660:	andeq	r3, r1, r0, lsr r7
   13664:	andeq	r3, r1, r8, asr r7
   13668:	muleq	r1, r0, r7
   1366c:	andeq	r3, r1, r0, lsr r8
   13670:	ldrdeq	r3, [r1], -r8
   13674:	sub	sp, fp, #24
   13678:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1367c:	movw	r1, #20731	; 0x50fb
   13680:	movt	r1, #1
   13684:	b	137e0 <abort@plt+0x28e8>
   13688:	movw	r1, #20412	; 0x4fbc
   1368c:	mov	r0, #0
   13690:	mov	r2, #5
   13694:	movt	r1, #1
   13698:	bl	10d60 <dcgettext@plt>
   1369c:	ldr	r3, [r7]
   136a0:	mov	r2, r0
   136a4:	mov	r0, r8
   136a8:	mov	r1, #1
   136ac:	sub	sp, fp, #24
   136b0:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   136b4:	b	10e80 <__fprintf_chk@plt>
   136b8:	movw	r1, #20428	; 0x4fcc
   136bc:	mov	r0, #0
   136c0:	mov	r2, #5
   136c4:	movt	r1, #1
   136c8:	bl	10d60 <dcgettext@plt>
   136cc:	mov	r2, r0
   136d0:	ldr	r3, [r7]
   136d4:	ldr	r0, [r7, #4]
   136d8:	str	r0, [sp]
   136dc:	b	137cc <abort@plt+0x28d4>
   136e0:	movw	r1, #20451	; 0x4fe3
   136e4:	mov	r0, #0
   136e8:	mov	r2, #5
   136ec:	movt	r1, #1
   136f0:	bl	10d60 <dcgettext@plt>
   136f4:	ldr	r3, [r7]
   136f8:	mov	r2, r0
   136fc:	ldmib	r7, {r0, r1}
   13700:	stm	sp, {r0, r1}
   13704:	b	137cc <abort@plt+0x28d4>
   13708:	movw	r1, #20479	; 0x4fff
   1370c:	mov	r0, #0
   13710:	mov	r2, #5
   13714:	movt	r1, #1
   13718:	bl	10d60 <dcgettext@plt>
   1371c:	ldr	r3, [r7]
   13720:	mov	r2, r0
   13724:	ldmib	r7, {r0, r1, r7}
   13728:	stm	sp, {r0, r1, r7}
   1372c:	b	137cc <abort@plt+0x28d4>
   13730:	movw	r1, #20511	; 0x501f
   13734:	mov	r0, #0
   13738:	mov	r2, #5
   1373c:	movt	r1, #1
   13740:	bl	10d60 <dcgettext@plt>
   13744:	ldr	r3, [r7]
   13748:	mov	r2, r0
   1374c:	ldmib	r7, {r0, r1, r6, r7}
   13750:	stm	sp, {r0, r1, r6, r7}
   13754:	b	137cc <abort@plt+0x28d4>
   13758:	movw	r1, #20547	; 0x5043
   1375c:	mov	r0, #0
   13760:	mov	r2, #5
   13764:	movt	r1, #1
   13768:	bl	10d60 <dcgettext@plt>
   1376c:	ldr	r3, [r7]
   13770:	mov	r2, r0
   13774:	ldmib	r7, {r0, r1, r6}
   13778:	ldr	r5, [r7, #16]
   1377c:	ldr	r7, [r7, #20]
   13780:	stm	sp, {r0, r1, r6}
   13784:	str	r5, [sp, #12]
   13788:	str	r7, [sp, #16]
   1378c:	b	137cc <abort@plt+0x28d4>
   13790:	movw	r1, #20587	; 0x506b
   13794:	mov	r0, #0
   13798:	mov	r2, #5
   1379c:	movt	r1, #1
   137a0:	bl	10d60 <dcgettext@plt>
   137a4:	ldr	r3, [r7]
   137a8:	mov	r2, r0
   137ac:	ldmib	r7, {r0, r1, r6}
   137b0:	ldr	r5, [r7, #16]
   137b4:	ldr	r4, [r7, #20]
   137b8:	ldr	r7, [r7, #24]
   137bc:	stm	sp, {r0, r1, r6}
   137c0:	str	r5, [sp, #12]
   137c4:	str	r4, [sp, #16]
   137c8:	str	r7, [sp, #20]
   137cc:	mov	r0, r8
   137d0:	mov	r1, #1
   137d4:	b	13880 <abort@plt+0x2988>
   137d8:	movw	r1, #20679	; 0x50c7
   137dc:	movt	r1, #1
   137e0:	mov	r0, #0
   137e4:	mov	r2, #5
   137e8:	bl	10d60 <dcgettext@plt>
   137ec:	mov	ip, r0
   137f0:	ldr	r3, [r7]
   137f4:	ldr	r0, [r7, #4]
   137f8:	ldr	r1, [r7, #8]
   137fc:	ldr	r6, [r7, #12]
   13800:	ldr	r5, [r7, #16]
   13804:	ldr	r4, [r7, #20]
   13808:	ldr	r2, [r7, #24]
   1380c:	ldr	lr, [r7, #28]
   13810:	ldr	r7, [r7, #32]
   13814:	stm	sp, {r0, r1, r6}
   13818:	str	r5, [sp, #12]
   1381c:	str	r4, [sp, #16]
   13820:	str	r2, [sp, #20]
   13824:	str	lr, [sp, #24]
   13828:	str	r7, [sp, #28]
   1382c:	b	13874 <abort@plt+0x297c>
   13830:	movw	r1, #20631	; 0x5097
   13834:	mov	r0, #0
   13838:	mov	r2, #5
   1383c:	movt	r1, #1
   13840:	bl	10d60 <dcgettext@plt>
   13844:	mov	ip, r0
   13848:	ldr	r3, [r7]
   1384c:	ldmib	r7, {r0, r1, r6}
   13850:	ldr	r5, [r7, #16]
   13854:	ldr	r4, [r7, #20]
   13858:	ldr	r2, [r7, #24]
   1385c:	ldr	r7, [r7, #28]
   13860:	stm	sp, {r0, r1, r6}
   13864:	str	r5, [sp, #12]
   13868:	str	r4, [sp, #16]
   1386c:	str	r2, [sp, #20]
   13870:	str	r7, [sp, #24]
   13874:	mov	r0, r8
   13878:	mov	r1, #1
   1387c:	mov	r2, ip
   13880:	bl	10e80 <__fprintf_chk@plt>
   13884:	sub	sp, fp, #24
   13888:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1388c:	push	{r4, sl, fp, lr}
   13890:	add	fp, sp, #8
   13894:	sub	sp, sp, #8
   13898:	ldr	ip, [fp, #8]
   1389c:	mov	lr, #0
   138a0:	ldr	r4, [ip, lr, lsl #2]
   138a4:	add	lr, lr, #1
   138a8:	cmp	r4, #0
   138ac:	bne	138a0 <abort@plt+0x29a8>
   138b0:	sub	r4, lr, #1
   138b4:	str	ip, [sp]
   138b8:	str	r4, [sp, #4]
   138bc:	bl	13558 <abort@plt+0x2660>
   138c0:	sub	sp, fp, #8
   138c4:	pop	{r4, sl, fp, pc}
   138c8:	push	{fp, lr}
   138cc:	mov	fp, sp
   138d0:	sub	sp, sp, #48	; 0x30
   138d4:	ldr	ip, [fp, #8]
   138d8:	ldr	lr, [ip]
   138dc:	cmp	lr, #0
   138e0:	str	lr, [sp, #8]
   138e4:	beq	13980 <abort@plt+0x2a88>
   138e8:	ldr	lr, [ip, #4]
   138ec:	cmp	lr, #0
   138f0:	str	lr, [sp, #12]
   138f4:	beq	13988 <abort@plt+0x2a90>
   138f8:	ldr	lr, [ip, #8]
   138fc:	cmp	lr, #0
   13900:	str	lr, [sp, #16]
   13904:	beq	13990 <abort@plt+0x2a98>
   13908:	ldr	lr, [ip, #12]
   1390c:	cmp	lr, #0
   13910:	str	lr, [sp, #20]
   13914:	beq	13998 <abort@plt+0x2aa0>
   13918:	ldr	lr, [ip, #16]
   1391c:	cmp	lr, #0
   13920:	str	lr, [sp, #24]
   13924:	beq	139a0 <abort@plt+0x2aa8>
   13928:	ldr	lr, [ip, #20]
   1392c:	cmp	lr, #0
   13930:	str	lr, [sp, #28]
   13934:	beq	139a8 <abort@plt+0x2ab0>
   13938:	ldr	lr, [ip, #24]
   1393c:	cmp	lr, #0
   13940:	str	lr, [sp, #32]
   13944:	beq	139b0 <abort@plt+0x2ab8>
   13948:	ldr	lr, [ip, #28]
   1394c:	cmp	lr, #0
   13950:	str	lr, [sp, #36]	; 0x24
   13954:	beq	139b8 <abort@plt+0x2ac0>
   13958:	ldr	lr, [ip, #32]
   1395c:	cmp	lr, #0
   13960:	str	lr, [sp, #40]	; 0x28
   13964:	beq	139c0 <abort@plt+0x2ac8>
   13968:	ldr	lr, [ip, #36]	; 0x24
   1396c:	mov	ip, #10
   13970:	cmp	lr, #0
   13974:	str	lr, [sp, #44]	; 0x2c
   13978:	movweq	ip, #9
   1397c:	b	139c4 <abort@plt+0x2acc>
   13980:	mov	ip, #0
   13984:	b	139c4 <abort@plt+0x2acc>
   13988:	mov	ip, #1
   1398c:	b	139c4 <abort@plt+0x2acc>
   13990:	mov	ip, #2
   13994:	b	139c4 <abort@plt+0x2acc>
   13998:	mov	ip, #3
   1399c:	b	139c4 <abort@plt+0x2acc>
   139a0:	mov	ip, #4
   139a4:	b	139c4 <abort@plt+0x2acc>
   139a8:	mov	ip, #5
   139ac:	b	139c4 <abort@plt+0x2acc>
   139b0:	mov	ip, #6
   139b4:	b	139c4 <abort@plt+0x2acc>
   139b8:	mov	ip, #7
   139bc:	b	139c4 <abort@plt+0x2acc>
   139c0:	mov	ip, #8
   139c4:	add	lr, sp, #8
   139c8:	str	ip, [sp, #4]
   139cc:	str	lr, [sp]
   139d0:	bl	13558 <abort@plt+0x2660>
   139d4:	mov	sp, fp
   139d8:	pop	{fp, pc}
   139dc:	push	{fp, lr}
   139e0:	mov	fp, sp
   139e4:	sub	sp, sp, #56	; 0x38
   139e8:	add	ip, fp, #8
   139ec:	str	ip, [sp, #12]
   139f0:	ldr	lr, [fp, #8]
   139f4:	cmp	lr, #0
   139f8:	str	lr, [sp, #16]
   139fc:	beq	13a98 <abort@plt+0x2ba0>
   13a00:	ldr	lr, [ip, #4]
   13a04:	cmp	lr, #0
   13a08:	str	lr, [sp, #20]
   13a0c:	beq	13aa0 <abort@plt+0x2ba8>
   13a10:	ldr	lr, [ip, #8]
   13a14:	cmp	lr, #0
   13a18:	str	lr, [sp, #24]
   13a1c:	beq	13aa8 <abort@plt+0x2bb0>
   13a20:	ldr	lr, [ip, #12]
   13a24:	cmp	lr, #0
   13a28:	str	lr, [sp, #28]
   13a2c:	beq	13ab0 <abort@plt+0x2bb8>
   13a30:	ldr	lr, [ip, #16]
   13a34:	cmp	lr, #0
   13a38:	str	lr, [sp, #32]
   13a3c:	beq	13ab8 <abort@plt+0x2bc0>
   13a40:	ldr	lr, [ip, #20]
   13a44:	cmp	lr, #0
   13a48:	str	lr, [sp, #36]	; 0x24
   13a4c:	beq	13ac0 <abort@plt+0x2bc8>
   13a50:	ldr	lr, [ip, #24]
   13a54:	cmp	lr, #0
   13a58:	str	lr, [sp, #40]	; 0x28
   13a5c:	beq	13ac8 <abort@plt+0x2bd0>
   13a60:	ldr	lr, [ip, #28]
   13a64:	cmp	lr, #0
   13a68:	str	lr, [sp, #44]	; 0x2c
   13a6c:	beq	13ad0 <abort@plt+0x2bd8>
   13a70:	ldr	lr, [ip, #32]
   13a74:	cmp	lr, #0
   13a78:	str	lr, [sp, #48]	; 0x30
   13a7c:	beq	13ad8 <abort@plt+0x2be0>
   13a80:	ldr	lr, [ip, #36]	; 0x24
   13a84:	mov	ip, #10
   13a88:	cmp	lr, #0
   13a8c:	str	lr, [sp, #52]	; 0x34
   13a90:	movweq	ip, #9
   13a94:	b	13adc <abort@plt+0x2be4>
   13a98:	mov	ip, #0
   13a9c:	b	13adc <abort@plt+0x2be4>
   13aa0:	mov	ip, #1
   13aa4:	b	13adc <abort@plt+0x2be4>
   13aa8:	mov	ip, #2
   13aac:	b	13adc <abort@plt+0x2be4>
   13ab0:	mov	ip, #3
   13ab4:	b	13adc <abort@plt+0x2be4>
   13ab8:	mov	ip, #4
   13abc:	b	13adc <abort@plt+0x2be4>
   13ac0:	mov	ip, #5
   13ac4:	b	13adc <abort@plt+0x2be4>
   13ac8:	mov	ip, #6
   13acc:	b	13adc <abort@plt+0x2be4>
   13ad0:	mov	ip, #7
   13ad4:	b	13adc <abort@plt+0x2be4>
   13ad8:	mov	ip, #8
   13adc:	add	lr, sp, #16
   13ae0:	str	ip, [sp, #4]
   13ae4:	str	lr, [sp]
   13ae8:	bl	13558 <abort@plt+0x2660>
   13aec:	mov	sp, fp
   13af0:	pop	{fp, pc}
   13af4:	push	{fp, lr}
   13af8:	mov	fp, sp
   13afc:	movw	r0, #24876	; 0x612c
   13b00:	movt	r0, #2
   13b04:	ldr	r1, [r0]
   13b08:	movw	r0, #19225	; 0x4b19
   13b0c:	movt	r0, #1
   13b10:	bl	10ce8 <fputs_unlocked@plt>
   13b14:	movw	r1, #20791	; 0x5137
   13b18:	mov	r0, #0
   13b1c:	mov	r2, #5
   13b20:	movt	r1, #1
   13b24:	bl	10d60 <dcgettext@plt>
   13b28:	movw	r2, #20811	; 0x514b
   13b2c:	mov	r1, r0
   13b30:	mov	r0, #1
   13b34:	movt	r2, #1
   13b38:	bl	10e5c <__printf_chk@plt>
   13b3c:	movw	r1, #20833	; 0x5161
   13b40:	mov	r0, #0
   13b44:	mov	r2, #5
   13b48:	movt	r1, #1
   13b4c:	bl	10d60 <dcgettext@plt>
   13b50:	movw	r2, #19356	; 0x4b9c
   13b54:	movw	r3, #19581	; 0x4c7d
   13b58:	mov	r1, r0
   13b5c:	mov	r0, #1
   13b60:	movt	r2, #1
   13b64:	movt	r3, #1
   13b68:	bl	10e5c <__printf_chk@plt>
   13b6c:	movw	r1, #20853	; 0x5175
   13b70:	mov	r0, #0
   13b74:	mov	r2, #5
   13b78:	movt	r1, #1
   13b7c:	bl	10d60 <dcgettext@plt>
   13b80:	movw	r2, #20892	; 0x519c
   13b84:	mov	r1, r0
   13b88:	mov	r0, #1
   13b8c:	movt	r2, #1
   13b90:	pop	{fp, lr}
   13b94:	b	10e5c <__printf_chk@plt>
   13b98:	push	{r4, r5, r6, sl, fp, lr}
   13b9c:	add	fp, sp, #16
   13ba0:	mov	r4, r2
   13ba4:	mov	r5, r1
   13ba8:	mov	r6, r0
   13bac:	bl	147fc <abort@plt+0x3904>
   13bb0:	cmp	r0, #0
   13bb4:	popne	{r4, r5, r6, sl, fp, pc}
   13bb8:	cmp	r6, #0
   13bbc:	beq	13bd0 <abort@plt+0x2cd8>
   13bc0:	cmp	r5, #0
   13bc4:	cmpne	r4, #0
   13bc8:	bne	13bd0 <abort@plt+0x2cd8>
   13bcc:	pop	{r4, r5, r6, sl, fp, pc}
   13bd0:	bl	14170 <abort@plt+0x3278>
   13bd4:	push	{r4, r5, r6, sl, fp, lr}
   13bd8:	add	fp, sp, #16
   13bdc:	mov	r4, r2
   13be0:	mov	r5, r1
   13be4:	mov	r6, r0
   13be8:	bl	147fc <abort@plt+0x3904>
   13bec:	cmp	r0, #0
   13bf0:	popne	{r4, r5, r6, sl, fp, pc}
   13bf4:	cmp	r6, #0
   13bf8:	beq	13c0c <abort@plt+0x2d14>
   13bfc:	cmp	r5, #0
   13c00:	cmpne	r4, #0
   13c04:	bne	13c0c <abort@plt+0x2d14>
   13c08:	pop	{r4, r5, r6, sl, fp, pc}
   13c0c:	bl	14170 <abort@plt+0x3278>
   13c10:	push	{fp, lr}
   13c14:	mov	fp, sp
   13c18:	bl	14364 <abort@plt+0x346c>
   13c1c:	cmp	r0, #0
   13c20:	popne	{fp, pc}
   13c24:	bl	14170 <abort@plt+0x3278>
   13c28:	push	{fp, lr}
   13c2c:	mov	fp, sp
   13c30:	bl	14364 <abort@plt+0x346c>
   13c34:	cmp	r0, #0
   13c38:	popne	{fp, pc}
   13c3c:	bl	14170 <abort@plt+0x3278>
   13c40:	push	{fp, lr}
   13c44:	mov	fp, sp
   13c48:	bl	14364 <abort@plt+0x346c>
   13c4c:	cmp	r0, #0
   13c50:	popne	{fp, pc}
   13c54:	bl	14170 <abort@plt+0x3278>
   13c58:	push	{r4, r5, fp, lr}
   13c5c:	add	fp, sp, #8
   13c60:	mov	r4, r1
   13c64:	mov	r5, r0
   13c68:	bl	14394 <abort@plt+0x349c>
   13c6c:	cmp	r0, #0
   13c70:	popne	{r4, r5, fp, pc}
   13c74:	cmp	r5, #0
   13c78:	beq	13c88 <abort@plt+0x2d90>
   13c7c:	cmp	r4, #0
   13c80:	bne	13c88 <abort@plt+0x2d90>
   13c84:	pop	{r4, r5, fp, pc}
   13c88:	bl	14170 <abort@plt+0x3278>
   13c8c:	push	{fp, lr}
   13c90:	mov	fp, sp
   13c94:	cmp	r1, #0
   13c98:	orreq	r1, r1, #1
   13c9c:	bl	14394 <abort@plt+0x349c>
   13ca0:	cmp	r0, #0
   13ca4:	popne	{fp, pc}
   13ca8:	bl	14170 <abort@plt+0x3278>
   13cac:	push	{fp, lr}
   13cb0:	mov	fp, sp
   13cb4:	clz	r3, r2
   13cb8:	lsr	ip, r3, #5
   13cbc:	clz	r3, r1
   13cc0:	lsr	r3, r3, #5
   13cc4:	orrs	r3, r3, ip
   13cc8:	movwne	r1, #1
   13ccc:	movwne	r2, #1
   13cd0:	bl	147fc <abort@plt+0x3904>
   13cd4:	cmp	r0, #0
   13cd8:	popne	{fp, pc}
   13cdc:	bl	14170 <abort@plt+0x3278>
   13ce0:	push	{fp, lr}
   13ce4:	mov	fp, sp
   13ce8:	mov	r2, r1
   13cec:	mov	r1, r0
   13cf0:	mov	r0, #0
   13cf4:	bl	147fc <abort@plt+0x3904>
   13cf8:	cmp	r0, #0
   13cfc:	popne	{fp, pc}
   13d00:	bl	14170 <abort@plt+0x3278>
   13d04:	push	{fp, lr}
   13d08:	mov	fp, sp
   13d0c:	mov	r2, r1
   13d10:	mov	r1, r0
   13d14:	clz	r0, r2
   13d18:	clz	r3, r1
   13d1c:	lsr	r0, r0, #5
   13d20:	lsr	r3, r3, #5
   13d24:	orrs	r0, r3, r0
   13d28:	movwne	r1, #1
   13d2c:	movwne	r2, #1
   13d30:	mov	r0, #0
   13d34:	bl	147fc <abort@plt+0x3904>
   13d38:	cmp	r0, #0
   13d3c:	popne	{fp, pc}
   13d40:	bl	14170 <abort@plt+0x3278>
   13d44:	push	{r4, r5, r6, sl, fp, lr}
   13d48:	add	fp, sp, #16
   13d4c:	ldr	r5, [r1]
   13d50:	mov	r4, r1
   13d54:	mov	r6, r0
   13d58:	cmp	r0, #0
   13d5c:	beq	13d74 <abort@plt+0x2e7c>
   13d60:	mov	r0, #1
   13d64:	add	r0, r0, r5, lsr #1
   13d68:	adds	r5, r5, r0
   13d6c:	bcc	13d7c <abort@plt+0x2e84>
   13d70:	b	13db8 <abort@plt+0x2ec0>
   13d74:	cmp	r5, #0
   13d78:	movweq	r5, #64	; 0x40
   13d7c:	mov	r0, r6
   13d80:	mov	r1, r5
   13d84:	mov	r2, #1
   13d88:	bl	147fc <abort@plt+0x3904>
   13d8c:	cmp	r5, #0
   13d90:	mov	r1, r5
   13d94:	movwne	r1, #1
   13d98:	cmp	r0, #0
   13d9c:	bne	13db0 <abort@plt+0x2eb8>
   13da0:	clz	r2, r6
   13da4:	lsr	r2, r2, #5
   13da8:	orrs	r1, r2, r1
   13dac:	bne	13db8 <abort@plt+0x2ec0>
   13db0:	str	r5, [r4]
   13db4:	pop	{r4, r5, r6, sl, fp, pc}
   13db8:	bl	14170 <abort@plt+0x3278>
   13dbc:	push	{r4, r5, r6, r7, fp, lr}
   13dc0:	add	fp, sp, #16
   13dc4:	ldr	r5, [r1]
   13dc8:	mov	r6, r2
   13dcc:	mov	r4, r1
   13dd0:	mov	r7, r0
   13dd4:	cmp	r0, #0
   13dd8:	beq	13df0 <abort@plt+0x2ef8>
   13ddc:	mov	r0, #1
   13de0:	add	r0, r0, r5, lsr #1
   13de4:	adds	r5, r5, r0
   13de8:	bcc	13e08 <abort@plt+0x2f10>
   13dec:	b	13e3c <abort@plt+0x2f44>
   13df0:	cmp	r5, #0
   13df4:	bne	13e08 <abort@plt+0x2f10>
   13df8:	mov	r0, #64	; 0x40
   13dfc:	cmp	r6, #64	; 0x40
   13e00:	udiv	r5, r0, r6
   13e04:	addhi	r5, r5, #1
   13e08:	mov	r0, r7
   13e0c:	mov	r1, r5
   13e10:	mov	r2, r6
   13e14:	bl	147fc <abort@plt+0x3904>
   13e18:	cmp	r0, #0
   13e1c:	bne	13e34 <abort@plt+0x2f3c>
   13e20:	cmp	r7, #0
   13e24:	beq	13e3c <abort@plt+0x2f44>
   13e28:	cmp	r6, #0
   13e2c:	cmpne	r5, #0
   13e30:	bne	13e3c <abort@plt+0x2f44>
   13e34:	str	r5, [r4]
   13e38:	pop	{r4, r5, r6, r7, fp, pc}
   13e3c:	bl	14170 <abort@plt+0x3278>
   13e40:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13e44:	add	fp, sp, #24
   13e48:	mov	r8, r1
   13e4c:	ldr	r1, [r1]
   13e50:	mov	r5, r0
   13e54:	add	r0, r1, r1, asr #1
   13e58:	cmp	r0, r1
   13e5c:	mvnvs	r0, #-2147483648	; 0x80000000
   13e60:	cmp	r0, r3
   13e64:	mov	r7, r0
   13e68:	movgt	r7, r3
   13e6c:	cmn	r3, #1
   13e70:	movle	r7, r0
   13e74:	ldr	r0, [fp, #8]
   13e78:	cmn	r0, #1
   13e7c:	ble	13ea4 <abort@plt+0x2fac>
   13e80:	cmp	r0, #0
   13e84:	beq	13ef8 <abort@plt+0x3000>
   13e88:	cmn	r7, #1
   13e8c:	ble	13ecc <abort@plt+0x2fd4>
   13e90:	mvn	r4, #-2147483648	; 0x80000000
   13e94:	udiv	r6, r4, r0
   13e98:	cmp	r6, r7
   13e9c:	bge	13ef8 <abort@plt+0x3000>
   13ea0:	b	13f08 <abort@plt+0x3010>
   13ea4:	cmn	r7, #1
   13ea8:	ble	13ee8 <abort@plt+0x2ff0>
   13eac:	cmn	r0, #1
   13eb0:	beq	13ef8 <abort@plt+0x3000>
   13eb4:	mov	r6, #-2147483648	; 0x80000000
   13eb8:	mvn	r4, #-2147483648	; 0x80000000
   13ebc:	sdiv	r6, r6, r0
   13ec0:	cmp	r6, r7
   13ec4:	bge	13ef8 <abort@plt+0x3000>
   13ec8:	b	13f08 <abort@plt+0x3010>
   13ecc:	beq	13ef8 <abort@plt+0x3000>
   13ed0:	mov	r6, #-2147483648	; 0x80000000
   13ed4:	mvn	r4, #-2147483648	; 0x80000000
   13ed8:	sdiv	r6, r6, r7
   13edc:	cmp	r6, r0
   13ee0:	bge	13ef8 <abort@plt+0x3000>
   13ee4:	b	13f08 <abort@plt+0x3010>
   13ee8:	mvn	r4, #-2147483648	; 0x80000000
   13eec:	sdiv	r6, r4, r0
   13ef0:	cmp	r7, r6
   13ef4:	blt	13f08 <abort@plt+0x3010>
   13ef8:	mul	r6, r7, r0
   13efc:	mov	r4, #64	; 0x40
   13f00:	cmp	r6, #63	; 0x3f
   13f04:	bgt	13f10 <abort@plt+0x3018>
   13f08:	sdiv	r7, r4, r0
   13f0c:	mul	r6, r7, r0
   13f10:	cmp	r5, #0
   13f14:	moveq	r4, #0
   13f18:	streq	r4, [r8]
   13f1c:	sub	r4, r7, r1
   13f20:	cmp	r4, r2
   13f24:	bge	13fd0 <abort@plt+0x30d8>
   13f28:	add	r7, r1, r2
   13f2c:	mov	r6, #0
   13f30:	mov	r2, #0
   13f34:	cmp	r7, r3
   13f38:	movwgt	r6, #1
   13f3c:	cmn	r3, #1
   13f40:	movwgt	r2, #1
   13f44:	cmp	r7, r1
   13f48:	bvs	14004 <abort@plt+0x310c>
   13f4c:	ands	r1, r2, r6
   13f50:	bne	14004 <abort@plt+0x310c>
   13f54:	cmn	r0, #1
   13f58:	ble	13f80 <abort@plt+0x3088>
   13f5c:	cmp	r0, #0
   13f60:	beq	13fcc <abort@plt+0x30d4>
   13f64:	cmn	r7, #1
   13f68:	ble	13fa4 <abort@plt+0x30ac>
   13f6c:	mvn	r1, #-2147483648	; 0x80000000
   13f70:	udiv	r1, r1, r0
   13f74:	cmp	r1, r7
   13f78:	bge	13fcc <abort@plt+0x30d4>
   13f7c:	b	14004 <abort@plt+0x310c>
   13f80:	cmn	r7, #1
   13f84:	ble	13fbc <abort@plt+0x30c4>
   13f88:	cmn	r0, #1
   13f8c:	beq	13fcc <abort@plt+0x30d4>
   13f90:	mov	r1, #-2147483648	; 0x80000000
   13f94:	sdiv	r1, r1, r0
   13f98:	cmp	r1, r7
   13f9c:	bge	13fcc <abort@plt+0x30d4>
   13fa0:	b	14004 <abort@plt+0x310c>
   13fa4:	beq	13fcc <abort@plt+0x30d4>
   13fa8:	mov	r1, #-2147483648	; 0x80000000
   13fac:	sdiv	r1, r1, r7
   13fb0:	cmp	r1, r0
   13fb4:	bge	13fcc <abort@plt+0x30d4>
   13fb8:	b	14004 <abort@plt+0x310c>
   13fbc:	mvn	r1, #-2147483648	; 0x80000000
   13fc0:	sdiv	r1, r1, r0
   13fc4:	cmp	r7, r1
   13fc8:	blt	14004 <abort@plt+0x310c>
   13fcc:	mul	r6, r7, r0
   13fd0:	mov	r0, r5
   13fd4:	mov	r1, r6
   13fd8:	bl	14394 <abort@plt+0x349c>
   13fdc:	cmp	r6, #0
   13fe0:	movwne	r6, #1
   13fe4:	cmp	r0, #0
   13fe8:	bne	13ffc <abort@plt+0x3104>
   13fec:	clz	r1, r5
   13ff0:	lsr	r1, r1, #5
   13ff4:	orrs	r1, r1, r6
   13ff8:	bne	14004 <abort@plt+0x310c>
   13ffc:	str	r7, [r8]
   14000:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14004:	bl	14170 <abort@plt+0x3278>
   14008:	push	{fp, lr}
   1400c:	mov	fp, sp
   14010:	mov	r1, #1
   14014:	bl	14310 <abort@plt+0x3418>
   14018:	cmp	r0, #0
   1401c:	popne	{fp, pc}
   14020:	bl	14170 <abort@plt+0x3278>
   14024:	push	{fp, lr}
   14028:	mov	fp, sp
   1402c:	bl	14310 <abort@plt+0x3418>
   14030:	cmp	r0, #0
   14034:	popne	{fp, pc}
   14038:	bl	14170 <abort@plt+0x3278>
   1403c:	push	{fp, lr}
   14040:	mov	fp, sp
   14044:	mov	r1, #1
   14048:	bl	14310 <abort@plt+0x3418>
   1404c:	cmp	r0, #0
   14050:	popne	{fp, pc}
   14054:	bl	14170 <abort@plt+0x3278>
   14058:	push	{fp, lr}
   1405c:	mov	fp, sp
   14060:	bl	14310 <abort@plt+0x3418>
   14064:	cmp	r0, #0
   14068:	popne	{fp, pc}
   1406c:	bl	14170 <abort@plt+0x3278>
   14070:	push	{r4, r5, r6, sl, fp, lr}
   14074:	add	fp, sp, #16
   14078:	mov	r5, r0
   1407c:	mov	r0, r1
   14080:	mov	r4, r1
   14084:	bl	14364 <abort@plt+0x346c>
   14088:	cmp	r0, #0
   1408c:	beq	140a8 <abort@plt+0x31b0>
   14090:	mov	r1, r5
   14094:	mov	r2, r4
   14098:	mov	r6, r0
   1409c:	bl	10d3c <memcpy@plt>
   140a0:	mov	r0, r6
   140a4:	pop	{r4, r5, r6, sl, fp, pc}
   140a8:	bl	14170 <abort@plt+0x3278>
   140ac:	push	{r4, r5, r6, sl, fp, lr}
   140b0:	add	fp, sp, #16
   140b4:	mov	r5, r0
   140b8:	mov	r0, r1
   140bc:	mov	r4, r1
   140c0:	bl	14364 <abort@plt+0x346c>
   140c4:	cmp	r0, #0
   140c8:	beq	140e4 <abort@plt+0x31ec>
   140cc:	mov	r1, r5
   140d0:	mov	r2, r4
   140d4:	mov	r6, r0
   140d8:	bl	10d3c <memcpy@plt>
   140dc:	mov	r0, r6
   140e0:	pop	{r4, r5, r6, sl, fp, pc}
   140e4:	bl	14170 <abort@plt+0x3278>
   140e8:	push	{r4, r5, r6, sl, fp, lr}
   140ec:	add	fp, sp, #16
   140f0:	mov	r5, r0
   140f4:	add	r0, r1, #1
   140f8:	mov	r4, r1
   140fc:	bl	14364 <abort@plt+0x346c>
   14100:	cmp	r0, #0
   14104:	beq	1412c <abort@plt+0x3234>
   14108:	mov	r6, r0
   1410c:	mov	r0, #0
   14110:	mov	r1, r5
   14114:	mov	r2, r4
   14118:	strb	r0, [r6, r4]
   1411c:	mov	r0, r6
   14120:	bl	10d3c <memcpy@plt>
   14124:	mov	r0, r6
   14128:	pop	{r4, r5, r6, sl, fp, pc}
   1412c:	bl	14170 <abort@plt+0x3278>
   14130:	push	{r4, r5, r6, sl, fp, lr}
   14134:	add	fp, sp, #16
   14138:	mov	r4, r0
   1413c:	bl	10e2c <strlen@plt>
   14140:	add	r5, r0, #1
   14144:	mov	r0, r5
   14148:	bl	14364 <abort@plt+0x346c>
   1414c:	cmp	r0, #0
   14150:	beq	1416c <abort@plt+0x3274>
   14154:	mov	r1, r4
   14158:	mov	r2, r5
   1415c:	mov	r6, r0
   14160:	bl	10d3c <memcpy@plt>
   14164:	mov	r0, r6
   14168:	pop	{r4, r5, r6, sl, fp, pc}
   1416c:	bl	14170 <abort@plt+0x3278>
   14170:	push	{fp, lr}
   14174:	mov	fp, sp
   14178:	movw	r0, #24788	; 0x60d4
   1417c:	movw	r1, #20968	; 0x51e8
   14180:	mov	r2, #5
   14184:	movt	r0, #2
   14188:	movt	r1, #1
   1418c:	ldr	r4, [r0]
   14190:	mov	r0, #0
   14194:	bl	10d60 <dcgettext@plt>
   14198:	movw	r2, #19863	; 0x4d97
   1419c:	mov	r3, r0
   141a0:	mov	r0, r4
   141a4:	mov	r1, #0
   141a8:	movt	r2, #1
   141ac:	bl	10dcc <error@plt>
   141b0:	bl	10ef8 <abort@plt>
   141b4:	andeq	r0, r0, r0
   141b8:	push	{r4, r5, r6, sl, fp, lr}
   141bc:	add	fp, sp, #16
   141c0:	vpush	{d8}
   141c4:	sub	sp, sp, #8
   141c8:	vldr	d16, [pc, #160]	; 14270 <abort@plt+0x3378>
   141cc:	vmov.f64	d8, d0
   141d0:	vcmpe.f64	d0, d16
   141d4:	vmrs	APSR_nzcv, fpscr
   141d8:	blt	141f0 <abort@plt+0x32f8>
   141dc:	bl	10d00 <pause@plt>
   141e0:	bl	10e38 <__errno_location@plt>
   141e4:	ldr	r0, [r0]
   141e8:	cmp	r0, #4
   141ec:	beq	141dc <abort@plt+0x32e4>
   141f0:	mov	r6, sp
   141f4:	vmov.f64	d0, d8
   141f8:	mov	r0, r6
   141fc:	bl	144d8 <abort@plt+0x35e0>
   14200:	bl	10e38 <__errno_location@plt>
   14204:	mov	r5, #0
   14208:	mov	r4, r0
   1420c:	mov	r1, r6
   14210:	str	r5, [r0]
   14214:	mov	r0, r6
   14218:	bl	10d24 <nanosleep@plt>
   1421c:	cmp	r0, #0
   14220:	beq	1425c <abort@plt+0x3364>
   14224:	mov	r6, sp
   14228:	mov	r5, #0
   1422c:	ldr	r0, [r4]
   14230:	orr	r0, r0, #4
   14234:	cmp	r0, #4
   14238:	bne	14258 <abort@plt+0x3360>
   1423c:	mov	r0, r6
   14240:	mov	r1, r6
   14244:	str	r5, [r4]
   14248:	bl	10d24 <nanosleep@plt>
   1424c:	cmp	r0, #0
   14250:	bne	1422c <abort@plt+0x3334>
   14254:	b	1425c <abort@plt+0x3364>
   14258:	mvn	r5, #0
   1425c:	mov	r0, r5
   14260:	sub	sp, fp, #24
   14264:	vpop	{d8}
   14268:	pop	{r4, r5, r6, sl, fp, pc}
   1426c:	nop	{0}
   14270:	andeq	r0, r0, r0
   14274:	mvnmi	r0, r0
   14278:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1427c:	add	fp, sp, #24
   14280:	sub	sp, sp, #8
   14284:	mov	r4, r3
   14288:	mov	r8, r2
   1428c:	mov	r9, r1
   14290:	mov	r5, r0
   14294:	bl	10e38 <__errno_location@plt>
   14298:	mov	r6, #0
   1429c:	mov	r7, r0
   142a0:	add	r1, sp, #4
   142a4:	str	r6, [r0]
   142a8:	mov	r0, r5
   142ac:	blx	r4
   142b0:	ldr	r0, [sp, #4]
   142b4:	cmp	r0, r5
   142b8:	beq	142f8 <abort@plt+0x3400>
   142bc:	cmp	r9, #0
   142c0:	beq	142e0 <abort@plt+0x33e8>
   142c4:	vcmp.f64	d0, #0.0
   142c8:	vmrs	APSR_nzcv, fpscr
   142cc:	beq	142f4 <abort@plt+0x33fc>
   142d0:	ldr	r1, [r7]
   142d4:	subs	r6, r1, #34	; 0x22
   142d8:	movwne	r6, #1
   142dc:	b	142f8 <abort@plt+0x3400>
   142e0:	ldrb	r1, [r0]
   142e4:	mov	r6, #0
   142e8:	cmp	r1, #0
   142ec:	bne	14300 <abort@plt+0x3408>
   142f0:	b	142c4 <abort@plt+0x33cc>
   142f4:	mov	r6, #1
   142f8:	cmp	r9, #0
   142fc:	strne	r0, [r9]
   14300:	vstr	d0, [r8]
   14304:	mov	r0, r6
   14308:	sub	sp, fp, #24
   1430c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14310:	clz	r2, r1
   14314:	clz	r3, r0
   14318:	lsr	r2, r2, #5
   1431c:	lsr	r3, r3, #5
   14320:	orrs	r2, r3, r2
   14324:	movwne	r1, #1
   14328:	movwne	r0, #1
   1432c:	cmp	r1, #0
   14330:	beq	14360 <abort@plt+0x3468>
   14334:	mvn	r2, #-2147483648	; 0x80000000
   14338:	udiv	r2, r2, r1
   1433c:	cmp	r2, r0
   14340:	bcs	14360 <abort@plt+0x3468>
   14344:	push	{fp, lr}
   14348:	mov	fp, sp
   1434c:	bl	10e38 <__errno_location@plt>
   14350:	mov	r1, #12
   14354:	str	r1, [r0]
   14358:	mov	r0, #0
   1435c:	pop	{fp, pc}
   14360:	b	10cdc <calloc@plt>
   14364:	cmp	r0, #0
   14368:	movweq	r0, #1
   1436c:	cmn	r0, #1
   14370:	ble	14378 <abort@plt+0x3480>
   14374:	b	10dd8 <malloc@plt>
   14378:	push	{fp, lr}
   1437c:	mov	fp, sp
   14380:	bl	10e38 <__errno_location@plt>
   14384:	mov	r1, #12
   14388:	str	r1, [r0]
   1438c:	mov	r0, #0
   14390:	pop	{fp, pc}
   14394:	push	{fp, lr}
   14398:	mov	fp, sp
   1439c:	cmp	r0, #0
   143a0:	beq	143bc <abort@plt+0x34c4>
   143a4:	cmp	r1, #0
   143a8:	beq	143c8 <abort@plt+0x34d0>
   143ac:	cmn	r1, #1
   143b0:	ble	143d4 <abort@plt+0x34dc>
   143b4:	pop	{fp, lr}
   143b8:	b	10d6c <realloc@plt>
   143bc:	mov	r0, r1
   143c0:	pop	{fp, lr}
   143c4:	b	14364 <abort@plt+0x346c>
   143c8:	bl	14698 <abort@plt+0x37a0>
   143cc:	mov	r0, #0
   143d0:	pop	{fp, pc}
   143d4:	bl	10e38 <__errno_location@plt>
   143d8:	mov	r1, #12
   143dc:	str	r1, [r0]
   143e0:	mov	r0, #0
   143e4:	pop	{fp, pc}
   143e8:	push	{r4, r5, r6, sl, fp, lr}
   143ec:	add	fp, sp, #16
   143f0:	movw	r6, #25208	; 0x6278
   143f4:	mov	r5, r0
   143f8:	mov	r4, r1
   143fc:	movt	r6, #2
   14400:	ldr	r0, [r6]
   14404:	cmp	r0, #0
   14408:	bne	14424 <abort@plt+0x352c>
   1440c:	movw	r1, #20985	; 0x51f9
   14410:	movw	r0, #8127	; 0x1fbf
   14414:	mov	r2, #0
   14418:	movt	r1, #1
   1441c:	bl	10ed4 <newlocale@plt>
   14420:	str	r0, [r6]
   14424:	ldr	r2, [r6]
   14428:	cmp	r2, #0
   1442c:	beq	14440 <abort@plt+0x3548>
   14430:	mov	r0, r5
   14434:	mov	r1, r4
   14438:	pop	{r4, r5, r6, sl, fp, lr}
   1443c:	b	10ea4 <strtod_l@plt>
   14440:	cmp	r4, #0
   14444:	vmov.i32	d0, #0	; 0x00000000
   14448:	strne	r5, [r4]
   1444c:	pop	{r4, r5, r6, sl, fp, pc}
   14450:	push	{r4, r5, r6, sl, fp, lr}
   14454:	add	fp, sp, #16
   14458:	mov	r4, r0
   1445c:	bl	10db4 <__fpending@plt>
   14460:	ldr	r6, [r4]
   14464:	mov	r5, r0
   14468:	mov	r0, r4
   1446c:	bl	145a0 <abort@plt+0x36a8>
   14470:	tst	r6, #32
   14474:	bne	144ac <abort@plt+0x35b4>
   14478:	cmp	r0, #0
   1447c:	mov	r4, r0
   14480:	mvnne	r4, #0
   14484:	cmp	r5, #0
   14488:	bne	144b8 <abort@plt+0x35c0>
   1448c:	cmp	r0, #0
   14490:	beq	144b8 <abort@plt+0x35c0>
   14494:	bl	10e38 <__errno_location@plt>
   14498:	ldr	r0, [r0]
   1449c:	subs	r4, r0, #9
   144a0:	mvnne	r4, #0
   144a4:	mov	r0, r4
   144a8:	pop	{r4, r5, r6, sl, fp, pc}
   144ac:	mvn	r4, #0
   144b0:	cmp	r0, #0
   144b4:	beq	144c0 <abort@plt+0x35c8>
   144b8:	mov	r0, r4
   144bc:	pop	{r4, r5, r6, sl, fp, pc}
   144c0:	bl	10e38 <__errno_location@plt>
   144c4:	mov	r1, #0
   144c8:	str	r1, [r0]
   144cc:	mov	r0, r4
   144d0:	pop	{r4, r5, r6, sl, fp, pc}
   144d4:	andeq	r0, r0, r0
   144d8:	vldr	d16, [pc, #168]	; 14588 <abort@plt+0x3690>
   144dc:	vcmpe.f64	d0, d16
   144e0:	vmrs	APSR_nzcv, fpscr
   144e4:	ble	14568 <abort@plt+0x3670>
   144e8:	vldr	d16, [pc, #160]	; 14590 <abort@plt+0x3698>
   144ec:	movw	ip, #51712	; 0xca00
   144f0:	movt	ip, #15258	; 0x3b9a
   144f4:	vcmpe.f64	d0, d16
   144f8:	vmrs	APSR_nzcv, fpscr
   144fc:	bpl	14574 <abort@plt+0x367c>
   14500:	push	{fp, lr}
   14504:	mov	fp, sp
   14508:	vldr	d16, [pc, #136]	; 14598 <abort@plt+0x36a0>
   1450c:	vcvt.s32.f64	s2, d0
   14510:	movw	r1, #12193	; 0x2fa1
   14514:	vcvt.f64.s32	d17, s2
   14518:	movt	r1, #17592	; 0x44b8
   1451c:	vmov	lr, s2
   14520:	vsub.f64	d17, d0, d17
   14524:	vmul.f64	d16, d17, d16
   14528:	vcvt.s32.f64	s0, d16
   1452c:	vcvt.f64.s32	d17, s0
   14530:	vmov	r2, s0
   14534:	vcmpe.f64	d16, d17
   14538:	vmrs	APSR_nzcv, fpscr
   1453c:	addgt	r2, r2, #1
   14540:	smmul	r1, r2, r1
   14544:	asr	r3, r1, #28
   14548:	add	r1, r3, r1, lsr #31
   1454c:	mls	r2, r1, ip, r2
   14550:	add	r1, r1, lr
   14554:	cmp	r2, #0
   14558:	add	r3, r1, r2, asr #31
   1455c:	addlt	r2, r2, ip
   14560:	pop	{fp, lr}
   14564:	b	1457c <abort@plt+0x3684>
   14568:	mov	r2, #0
   1456c:	mov	r3, #-2147483648	; 0x80000000
   14570:	b	1457c <abort@plt+0x3684>
   14574:	sub	r2, ip, #1
   14578:	mvn	r3, #-2147483648	; 0x80000000
   1457c:	str	r3, [r0]
   14580:	str	r2, [r0, #4]
   14584:	bx	lr
   14588:	andeq	r0, r0, r0
   1458c:	mvngt	r0, r0
   14590:	andeq	r0, r0, r0
   14594:	mvnmi	r0, r0
   14598:	andeq	r0, r0, r0
   1459c:	bicmi	ip, sp, r5, ror #26
   145a0:	push	{r4, r5, r6, sl, fp, lr}
   145a4:	add	fp, sp, #16
   145a8:	sub	sp, sp, #8
   145ac:	mov	r4, r0
   145b0:	bl	10e74 <fileno@plt>
   145b4:	cmn	r0, #1
   145b8:	ble	1462c <abort@plt+0x3734>
   145bc:	mov	r0, r4
   145c0:	bl	10df0 <__freading@plt>
   145c4:	cmp	r0, #0
   145c8:	beq	145f4 <abort@plt+0x36fc>
   145cc:	mov	r0, r4
   145d0:	bl	10e74 <fileno@plt>
   145d4:	mov	r1, #1
   145d8:	mov	r2, #0
   145dc:	mov	r3, #0
   145e0:	str	r1, [sp]
   145e4:	bl	10d9c <lseek64@plt>
   145e8:	and	r0, r0, r1
   145ec:	cmn	r0, #1
   145f0:	beq	1462c <abort@plt+0x3734>
   145f4:	mov	r0, r4
   145f8:	bl	1463c <abort@plt+0x3744>
   145fc:	cmp	r0, #0
   14600:	beq	1462c <abort@plt+0x3734>
   14604:	bl	10e38 <__errno_location@plt>
   14608:	ldr	r6, [r0]
   1460c:	mov	r5, r0
   14610:	mov	r0, r4
   14614:	bl	10e8c <fclose@plt>
   14618:	cmp	r6, #0
   1461c:	strne	r6, [r5]
   14620:	mvnne	r0, #0
   14624:	sub	sp, fp, #16
   14628:	pop	{r4, r5, r6, sl, fp, pc}
   1462c:	mov	r0, r4
   14630:	sub	sp, fp, #16
   14634:	pop	{r4, r5, r6, sl, fp, lr}
   14638:	b	10e8c <fclose@plt>
   1463c:	push	{r4, sl, fp, lr}
   14640:	add	fp, sp, #8
   14644:	sub	sp, sp, #8
   14648:	mov	r4, r0
   1464c:	cmp	r0, #0
   14650:	beq	1466c <abort@plt+0x3774>
   14654:	mov	r0, r4
   14658:	bl	10df0 <__freading@plt>
   1465c:	cmp	r0, #0
   14660:	ldrbne	r0, [r4, #1]
   14664:	tstne	r0, #1
   14668:	bne	1467c <abort@plt+0x3784>
   1466c:	mov	r0, r4
   14670:	sub	sp, fp, #8
   14674:	pop	{r4, sl, fp, lr}
   14678:	b	10d0c <fflush@plt>
   1467c:	mov	r0, #1
   14680:	mov	r2, #0
   14684:	mov	r3, #0
   14688:	str	r0, [sp]
   1468c:	mov	r0, r4
   14690:	bl	146c0 <abort@plt+0x37c8>
   14694:	b	1466c <abort@plt+0x3774>
   14698:	push	{r4, r5, r6, sl, fp, lr}
   1469c:	add	fp, sp, #16
   146a0:	mov	r4, r0
   146a4:	bl	10e38 <__errno_location@plt>
   146a8:	ldr	r6, [r0]
   146ac:	mov	r5, r0
   146b0:	mov	r0, r4
   146b4:	bl	10d18 <free@plt>
   146b8:	str	r6, [r5]
   146bc:	pop	{r4, r5, r6, sl, fp, pc}
   146c0:	push	{r4, r5, r6, r7, fp, lr}
   146c4:	add	fp, sp, #16
   146c8:	sub	sp, sp, #8
   146cc:	mov	r4, r0
   146d0:	ldr	r0, [r0, #4]
   146d4:	mov	r5, r3
   146d8:	mov	r6, r2
   146dc:	ldr	r1, [r4, #8]
   146e0:	cmp	r1, r0
   146e4:	bne	14700 <abort@plt+0x3808>
   146e8:	ldrd	r0, [r4, #16]
   146ec:	cmp	r1, r0
   146f0:	bne	14700 <abort@plt+0x3808>
   146f4:	ldr	r0, [r4, #36]	; 0x24
   146f8:	cmp	r0, #0
   146fc:	beq	14718 <abort@plt+0x3820>
   14700:	mov	r0, r4
   14704:	mov	r2, r6
   14708:	mov	r3, r5
   1470c:	sub	sp, fp, #16
   14710:	pop	{r4, r5, r6, r7, fp, lr}
   14714:	b	10e98 <fseeko64@plt>
   14718:	ldr	r7, [fp, #8]
   1471c:	mov	r0, r4
   14720:	bl	10e74 <fileno@plt>
   14724:	mov	r2, r6
   14728:	mov	r3, r5
   1472c:	str	r7, [sp]
   14730:	bl	10d9c <lseek64@plt>
   14734:	and	r2, r0, r1
   14738:	cmn	r2, #1
   1473c:	mvneq	r0, #0
   14740:	subeq	sp, fp, #16
   14744:	popeq	{r4, r5, r6, r7, fp, pc}
   14748:	strd	r0, [r4, #80]	; 0x50
   1474c:	ldr	r0, [r4]
   14750:	bic	r0, r0, #16
   14754:	str	r0, [r4]
   14758:	mov	r0, #0
   1475c:	sub	sp, fp, #16
   14760:	pop	{r4, r5, r6, r7, fp, pc}
   14764:	push	{fp, lr}
   14768:	mov	fp, sp
   1476c:	mov	r0, #14
   14770:	bl	10ec8 <nl_langinfo@plt>
   14774:	movw	r1, #19226	; 0x4b1a
   14778:	cmp	r0, #0
   1477c:	movt	r1, #1
   14780:	movne	r1, r0
   14784:	movw	r0, #20987	; 0x51fb
   14788:	ldrb	r2, [r1]
   1478c:	movt	r0, #1
   14790:	cmp	r2, #0
   14794:	movne	r0, r1
   14798:	pop	{fp, pc}
   1479c:	push	{r4, r5, r6, r7, fp, lr}
   147a0:	add	fp, sp, #16
   147a4:	sub	sp, sp, #8
   147a8:	add	r5, sp, #4
   147ac:	cmp	r0, #0
   147b0:	mov	r7, r2
   147b4:	mov	r4, r1
   147b8:	movne	r5, r0
   147bc:	mov	r0, r5
   147c0:	bl	10dc0 <mbrtowc@plt>
   147c4:	mov	r6, r0
   147c8:	cmp	r7, #0
   147cc:	beq	147f0 <abort@plt+0x38f8>
   147d0:	cmn	r6, #2
   147d4:	bcc	147f0 <abort@plt+0x38f8>
   147d8:	mov	r0, #0
   147dc:	bl	14838 <abort@plt+0x3940>
   147e0:	cmp	r0, #0
   147e4:	ldrbeq	r0, [r4]
   147e8:	moveq	r6, #1
   147ec:	streq	r0, [r5]
   147f0:	mov	r0, r6
   147f4:	sub	sp, fp, #16
   147f8:	pop	{r4, r5, r6, r7, fp, pc}
   147fc:	cmp	r2, #0
   14800:	beq	14830 <abort@plt+0x3938>
   14804:	mvn	r3, #0
   14808:	udiv	r3, r3, r2
   1480c:	cmp	r3, r1
   14810:	bcs	14830 <abort@plt+0x3938>
   14814:	push	{fp, lr}
   14818:	mov	fp, sp
   1481c:	bl	10e38 <__errno_location@plt>
   14820:	mov	r1, #12
   14824:	str	r1, [r0]
   14828:	mov	r0, #0
   1482c:	pop	{fp, pc}
   14830:	mul	r1, r2, r1
   14834:	b	14394 <abort@plt+0x349c>
   14838:	push	{r4, sl, fp, lr}
   1483c:	add	fp, sp, #8
   14840:	sub	sp, sp, #264	; 0x108
   14844:	add	r1, sp, #7
   14848:	movw	r2, #257	; 0x101
   1484c:	bl	1489c <abort@plt+0x39a4>
   14850:	mov	r4, #0
   14854:	cmp	r0, #0
   14858:	bne	14890 <abort@plt+0x3998>
   1485c:	movw	r1, #20985	; 0x51f9
   14860:	add	r0, sp, #7
   14864:	movt	r1, #1
   14868:	bl	10cf4 <strcmp@plt>
   1486c:	cmp	r0, #0
   14870:	beq	14890 <abort@plt+0x3998>
   14874:	movw	r1, #20993	; 0x5201
   14878:	add	r0, sp, #7
   1487c:	movt	r1, #1
   14880:	bl	10cf4 <strcmp@plt>
   14884:	mov	r4, r0
   14888:	cmp	r0, #0
   1488c:	movwne	r4, #1
   14890:	mov	r0, r4
   14894:	sub	sp, fp, #8
   14898:	pop	{r4, sl, fp, pc}
   1489c:	push	{r4, r5, r6, r7, fp, lr}
   148a0:	add	fp, sp, #16
   148a4:	mov	r4, r1
   148a8:	mov	r1, #0
   148ac:	mov	r6, r2
   148b0:	bl	10eb0 <setlocale@plt>
   148b4:	cmp	r0, #0
   148b8:	beq	148e8 <abort@plt+0x39f0>
   148bc:	mov	r7, r0
   148c0:	bl	10e2c <strlen@plt>
   148c4:	cmp	r0, r6
   148c8:	bcs	14908 <abort@plt+0x3a10>
   148cc:	add	r2, r0, #1
   148d0:	mov	r0, r4
   148d4:	mov	r1, r7
   148d8:	bl	10d3c <memcpy@plt>
   148dc:	mov	r5, #0
   148e0:	mov	r0, r5
   148e4:	pop	{r4, r5, r6, r7, fp, pc}
   148e8:	cmp	r6, #0
   148ec:	mov	r5, #22
   148f0:	movne	r0, #0
   148f4:	strbne	r0, [r4]
   148f8:	movne	r0, r5
   148fc:	popne	{r4, r5, r6, r7, fp, pc}
   14900:	mov	r0, r5
   14904:	pop	{r4, r5, r6, r7, fp, pc}
   14908:	mov	r5, #34	; 0x22
   1490c:	cmp	r6, #0
   14910:	beq	14930 <abort@plt+0x3a38>
   14914:	sub	r6, r6, #1
   14918:	mov	r0, r4
   1491c:	mov	r1, r7
   14920:	mov	r2, r6
   14924:	bl	10d3c <memcpy@plt>
   14928:	mov	r0, #0
   1492c:	strb	r0, [r4, r6]
   14930:	mov	r0, r5
   14934:	pop	{r4, r5, r6, r7, fp, pc}
   14938:	mov	r1, #0
   1493c:	b	10eb0 <setlocale@plt>
   14940:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14944:	mov	r7, r0
   14948:	ldr	r6, [pc, #72]	; 14998 <abort@plt+0x3aa0>
   1494c:	ldr	r5, [pc, #72]	; 1499c <abort@plt+0x3aa4>
   14950:	add	r6, pc, r6
   14954:	add	r5, pc, r5
   14958:	sub	r6, r6, r5
   1495c:	mov	r8, r1
   14960:	mov	r9, r2
   14964:	bl	10cbc <calloc@plt-0x20>
   14968:	asrs	r6, r6, #2
   1496c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   14970:	mov	r4, #0
   14974:	add	r4, r4, #1
   14978:	ldr	r3, [r5], #4
   1497c:	mov	r2, r9
   14980:	mov	r1, r8
   14984:	mov	r0, r7
   14988:	blx	r3
   1498c:	cmp	r6, r4
   14990:	bne	14974 <abort@plt+0x3a7c>
   14994:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14998:			; <UNDEFINED> instruction: 0x000115b4
   1499c:	andeq	r1, r1, ip, lsr #11
   149a0:	bx	lr
   149a4:	ldr	r3, [pc, #12]	; 149b8 <abort@plt+0x3ac0>
   149a8:	mov	r1, #0
   149ac:	add	r3, pc, r3
   149b0:	ldr	r2, [r3]
   149b4:	b	10e44 <__cxa_atexit@plt>
   149b8:	andeq	r1, r1, r8, lsl r7

Disassembly of section .fini:

000149bc <.fini>:
   149bc:	push	{r3, lr}
   149c0:	pop	{r3, pc}
