Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (win64) Build 3605665 Fri Aug  5 22:53:37 MDT 2022
| Date         : Sat Dec 17 19:49:52 2022
| Host         : DESKTOP-OUSEAHU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         70          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (136)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There are 70 register/latch pins with no clock driven by root clock pin: clock/regSCLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (136)
--------------------------------------------------
 There are 136 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.204       -0.828                     10                 1159        0.091        0.000                      0                 1159        3.000        0.000                       0                   263  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clock/inner/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_AudioClock     {0.000 40.690}     81.380          12.288          
  clkfbout_AudioClock     {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock/inner/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_AudioClock          75.999        0.000                      0                   65        0.116        0.000                      0                   65       40.190        0.000                       0                    35  
  clkfbout_AudioClock                                                                                                                                                      47.845        0.000                       0                     3  
sys_clk_pin                    -0.204       -0.828                     10                 1094        0.091        0.000                      0                 1094        4.500        0.000                       0                   224  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)                                                         
(none)               clk_out1_AudioClock                       
(none)               clkfbout_AudioClock                       
(none)               sys_clk_pin                               
(none)                                    clk_out1_AudioClock  
(none)                                    sys_clk_pin          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock/inner/inst/clk_in1
  To Clock:  clock/inner/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock/inner/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inner/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_AudioClock
  To Clock:  clk_out1_AudioClock

Setup :            0  Failing Endpoints,  Worst Slack       75.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.999ns  (required time - arrival time)
  Source:                 clock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 2.019ns (45.516%)  route 2.417ns (54.484%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 82.819 - 81.380 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.566     1.568    clock/clk
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     2.024 f  clock/counter_reg[3]/Q
                         net (fo=2, routed)           0.811     2.836    clock/counter_reg[3]
    SLICE_X37Y48         LUT2 (Prop_lut2_I1_O)        0.124     2.960 r  clock/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.960    clock/counter1_carry_i_4_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.510 r  clock/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.510    clock/counter1_carry_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.624 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.624    clock/counter1_carry__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.738 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.738    clock/counter1_carry__1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.852 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.852    clock/counter1
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.074 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.593     4.667    clock/counter1_carry__3_n_7
    SLICE_X37Y53         LUT2 (Prop_lut2_I1_O)        0.325     4.992 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.012     6.004    clock/counter[0]_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.436    82.819    clock/clk
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[12]/C
                         clock pessimism             -0.001    82.818    
                         clock uncertainty           -0.184    82.634    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.631    82.003    clock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         82.003    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                 75.999    

Slack (MET) :             75.999ns  (required time - arrival time)
  Source:                 clock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 2.019ns (45.516%)  route 2.417ns (54.484%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 82.819 - 81.380 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.566     1.568    clock/clk
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     2.024 f  clock/counter_reg[3]/Q
                         net (fo=2, routed)           0.811     2.836    clock/counter_reg[3]
    SLICE_X37Y48         LUT2 (Prop_lut2_I1_O)        0.124     2.960 r  clock/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.960    clock/counter1_carry_i_4_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.510 r  clock/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.510    clock/counter1_carry_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.624 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.624    clock/counter1_carry__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.738 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.738    clock/counter1_carry__1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.852 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.852    clock/counter1
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.074 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.593     4.667    clock/counter1_carry__3_n_7
    SLICE_X37Y53         LUT2 (Prop_lut2_I1_O)        0.325     4.992 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.012     6.004    clock/counter[0]_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.436    82.819    clock/clk
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[13]/C
                         clock pessimism             -0.001    82.818    
                         clock uncertainty           -0.184    82.634    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.631    82.003    clock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         82.003    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                 75.999    

Slack (MET) :             75.999ns  (required time - arrival time)
  Source:                 clock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 2.019ns (45.516%)  route 2.417ns (54.484%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 82.819 - 81.380 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.566     1.568    clock/clk
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     2.024 f  clock/counter_reg[3]/Q
                         net (fo=2, routed)           0.811     2.836    clock/counter_reg[3]
    SLICE_X37Y48         LUT2 (Prop_lut2_I1_O)        0.124     2.960 r  clock/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.960    clock/counter1_carry_i_4_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.510 r  clock/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.510    clock/counter1_carry_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.624 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.624    clock/counter1_carry__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.738 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.738    clock/counter1_carry__1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.852 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.852    clock/counter1
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.074 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.593     4.667    clock/counter1_carry__3_n_7
    SLICE_X37Y53         LUT2 (Prop_lut2_I1_O)        0.325     4.992 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.012     6.004    clock/counter[0]_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.436    82.819    clock/clk
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[14]/C
                         clock pessimism             -0.001    82.818    
                         clock uncertainty           -0.184    82.634    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.631    82.003    clock/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         82.003    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                 75.999    

Slack (MET) :             75.999ns  (required time - arrival time)
  Source:                 clock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 2.019ns (45.516%)  route 2.417ns (54.484%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 82.819 - 81.380 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.566     1.568    clock/clk
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     2.024 f  clock/counter_reg[3]/Q
                         net (fo=2, routed)           0.811     2.836    clock/counter_reg[3]
    SLICE_X37Y48         LUT2 (Prop_lut2_I1_O)        0.124     2.960 r  clock/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.960    clock/counter1_carry_i_4_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.510 r  clock/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.510    clock/counter1_carry_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.624 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.624    clock/counter1_carry__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.738 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.738    clock/counter1_carry__1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.852 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.852    clock/counter1
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.074 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.593     4.667    clock/counter1_carry__3_n_7
    SLICE_X37Y53         LUT2 (Prop_lut2_I1_O)        0.325     4.992 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.012     6.004    clock/counter[0]_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.436    82.819    clock/clk
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[15]/C
                         clock pessimism             -0.001    82.818    
                         clock uncertainty           -0.184    82.634    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.631    82.003    clock/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         82.003    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                 75.999    

Slack (MET) :             76.104ns  (required time - arrival time)
  Source:                 clock/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 1.677ns (38.511%)  route 2.678ns (61.489%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 82.830 - 81.380 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.553     1.555    clock/clk
    SLICE_X36Y53         FDRE                                         r  clock/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.456     2.011 f  clock/counter_reg[27]/Q
                         net (fo=2, routed)           1.240     3.251    clock/counter_reg[27]
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.124     3.375 r  clock/counter1_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.375    clock/counter1_carry__2_i_3_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.925 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.925    clock/counter1
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.147 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.593     4.740    clock/counter1_carry__3_n_7
    SLICE_X37Y53         LUT2 (Prop_lut2_I1_O)        0.325     5.065 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.845     5.910    clock/counter[0]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    82.830    clock/clk
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[4]/C
                         clock pessimism             -0.001    82.829    
                         clock uncertainty           -0.184    82.645    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.631    82.014    clock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         82.014    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                 76.104    

Slack (MET) :             76.104ns  (required time - arrival time)
  Source:                 clock/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 1.677ns (38.511%)  route 2.678ns (61.489%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 82.830 - 81.380 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.553     1.555    clock/clk
    SLICE_X36Y53         FDRE                                         r  clock/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.456     2.011 f  clock/counter_reg[27]/Q
                         net (fo=2, routed)           1.240     3.251    clock/counter_reg[27]
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.124     3.375 r  clock/counter1_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.375    clock/counter1_carry__2_i_3_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.925 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.925    clock/counter1
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.147 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.593     4.740    clock/counter1_carry__3_n_7
    SLICE_X37Y53         LUT2 (Prop_lut2_I1_O)        0.325     5.065 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.845     5.910    clock/counter[0]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    82.830    clock/clk
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[5]/C
                         clock pessimism             -0.001    82.829    
                         clock uncertainty           -0.184    82.645    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.631    82.014    clock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         82.014    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                 76.104    

Slack (MET) :             76.104ns  (required time - arrival time)
  Source:                 clock/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 1.677ns (38.511%)  route 2.678ns (61.489%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 82.830 - 81.380 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.553     1.555    clock/clk
    SLICE_X36Y53         FDRE                                         r  clock/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.456     2.011 f  clock/counter_reg[27]/Q
                         net (fo=2, routed)           1.240     3.251    clock/counter_reg[27]
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.124     3.375 r  clock/counter1_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.375    clock/counter1_carry__2_i_3_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.925 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.925    clock/counter1
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.147 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.593     4.740    clock/counter1_carry__3_n_7
    SLICE_X37Y53         LUT2 (Prop_lut2_I1_O)        0.325     5.065 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.845     5.910    clock/counter[0]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    82.830    clock/clk
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[6]/C
                         clock pessimism             -0.001    82.829    
                         clock uncertainty           -0.184    82.645    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.631    82.014    clock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         82.014    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                 76.104    

Slack (MET) :             76.104ns  (required time - arrival time)
  Source:                 clock/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 1.677ns (38.511%)  route 2.678ns (61.489%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 82.830 - 81.380 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.553     1.555    clock/clk
    SLICE_X36Y53         FDRE                                         r  clock/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.456     2.011 f  clock/counter_reg[27]/Q
                         net (fo=2, routed)           1.240     3.251    clock/counter_reg[27]
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.124     3.375 r  clock/counter1_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.375    clock/counter1_carry__2_i_3_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.925 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.925    clock/counter1
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.147 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.593     4.740    clock/counter1_carry__3_n_7
    SLICE_X37Y53         LUT2 (Prop_lut2_I1_O)        0.325     5.065 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.845     5.910    clock/counter[0]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    82.830    clock/clk
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[7]/C
                         clock pessimism             -0.001    82.829    
                         clock uncertainty           -0.184    82.645    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.631    82.014    clock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         82.014    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                 76.104    

Slack (MET) :             76.196ns  (required time - arrival time)
  Source:                 clock/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 1.677ns (39.343%)  route 2.586ns (60.657%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 82.830 - 81.380 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.553     1.555    clock/clk
    SLICE_X36Y53         FDRE                                         r  clock/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.456     2.011 f  clock/counter_reg[27]/Q
                         net (fo=2, routed)           1.240     3.251    clock/counter_reg[27]
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.124     3.375 r  clock/counter1_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.375    clock/counter1_carry__2_i_3_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.925 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.925    clock/counter1
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.147 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.593     4.740    clock/counter1_carry__3_n_7
    SLICE_X37Y53         LUT2 (Prop_lut2_I1_O)        0.325     5.065 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.753     5.818    clock/counter[0]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    82.830    clock/clk
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[10]/C
                         clock pessimism             -0.001    82.829    
                         clock uncertainty           -0.184    82.645    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.631    82.014    clock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         82.014    
                         arrival time                          -5.818    
  -------------------------------------------------------------------
                         slack                                 76.196    

Slack (MET) :             76.196ns  (required time - arrival time)
  Source:                 clock/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 1.677ns (39.343%)  route 2.586ns (60.657%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 82.830 - 81.380 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.553     1.555    clock/clk
    SLICE_X36Y53         FDRE                                         r  clock/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.456     2.011 f  clock/counter_reg[27]/Q
                         net (fo=2, routed)           1.240     3.251    clock/counter_reg[27]
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.124     3.375 r  clock/counter1_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.375    clock/counter1_carry__2_i_3_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.925 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.925    clock/counter1
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.147 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.593     4.740    clock/counter1_carry__3_n_7
    SLICE_X37Y53         LUT2 (Prop_lut2_I1_O)        0.325     5.065 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.753     5.818    clock/counter[0]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    82.830    clock/clk
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[11]/C
                         clock pessimism             -0.001    82.829    
                         clock uncertainty           -0.184    82.645    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.631    82.014    clock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         82.014    
                         arrival time                          -5.818    
  -------------------------------------------------------------------
                         slack                                 76.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/clk
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     0.839    clock/counter_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.999 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.000    clock/counter_reg[8]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.054 r  clock/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.054    clock/counter_reg[12]_i_1_n_7
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/clk
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[12]/C
                         clock pessimism              0.000     0.832    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/clk
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     0.839    clock/counter_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.999 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.000    clock/counter_reg[8]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.065 r  clock/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.065    clock/counter_reg[12]_i_1_n_5
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/clk
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[14]/C
                         clock pessimism              0.000     0.832    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/clk
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     0.839    clock/counter_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.999 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.000    clock/counter_reg[8]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.090 r  clock/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.090    clock/counter_reg[12]_i_1_n_6
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/clk
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[13]/C
                         clock pessimism              0.000     0.832    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/clk
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     0.839    clock/counter_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.999 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.000    clock/counter_reg[8]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.090 r  clock/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.090    clock/counter_reg[12]_i_1_n_4
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/clk
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[15]/C
                         clock pessimism              0.000     0.832    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/clk
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     0.839    clock/counter_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.999 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.000    clock/counter_reg[8]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.039 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.039    clock/counter_reg[12]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.093 r  clock/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.093    clock/counter_reg[16]_i_1_n_7
    SLICE_X36Y51         FDRE                                         r  clock/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/clk
    SLICE_X36Y51         FDRE                                         r  clock/counter_reg[16]/C
                         clock pessimism              0.000     0.832    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/clk
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     0.839    clock/counter_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.999 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.000    clock/counter_reg[8]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.039 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.039    clock/counter_reg[12]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.104 r  clock/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.104    clock/counter_reg[16]_i_1_n_5
    SLICE_X36Y51         FDRE                                         r  clock/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/clk
    SLICE_X36Y51         FDRE                                         r  clock/counter_reg[18]/C
                         clock pessimism              0.000     0.832    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/clk
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     0.839    clock/counter_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.999 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.000    clock/counter_reg[8]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.039 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.039    clock/counter_reg[12]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.129 r  clock/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.129    clock/counter_reg[16]_i_1_n_6
    SLICE_X36Y51         FDRE                                         r  clock/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/clk
    SLICE_X36Y51         FDRE                                         r  clock/counter_reg[17]/C
                         clock pessimism              0.000     0.832    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/clk
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     0.839    clock/counter_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.999 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.000    clock/counter_reg[8]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.039 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.039    clock/counter_reg[12]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.129 r  clock/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.129    clock/counter_reg[16]_i_1_n_4
    SLICE_X36Y51         FDRE                                         r  clock/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/clk
    SLICE_X36Y51         FDRE                                         r  clock/counter_reg[19]/C
                         clock pessimism              0.000     0.832    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.433ns (76.467%)  route 0.133ns (23.533%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/clk
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     0.839    clock/counter_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.999 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.000    clock/counter_reg[8]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.039 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.039    clock/counter_reg[12]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.078 r  clock/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.078    clock/counter_reg[16]_i_1_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.132 r  clock/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.132    clock/counter_reg[20]_i_1_n_7
    SLICE_X36Y52         FDRE                                         r  clock/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/clk
    SLICE_X36Y52         FDRE                                         r  clock/counter_reg[20]/C
                         clock pessimism              0.000     0.832    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.444ns (76.916%)  route 0.133ns (23.084%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/clk
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     0.839    clock/counter_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.999 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.000    clock/counter_reg[8]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.039 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.039    clock/counter_reg[12]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.078 r  clock/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.078    clock/counter_reg[16]_i_1_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.143 r  clock/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.143    clock/counter_reg[20]_i_1_n_5
    SLICE_X36Y52         FDRE                                         r  clock/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/clk
    SLICE_X36Y52         FDRE                                         r  clock/counter_reg[22]/C
                         clock pessimism              0.000     0.832    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_AudioClock
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { clock/inner/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y0    clock/inner/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X36Y47     clock/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X36Y49     clock/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X36Y49     clock/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X36Y50     clock/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X36Y50     clock/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X36Y50     clock/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X36Y50     clock/counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X36Y51     clock/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y47     clock/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y47     clock/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y49     clock/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y49     clock/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y49     clock/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y49     clock/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y50     clock/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y50     clock/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y50     clock/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y50     clock/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y47     clock/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y47     clock/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y49     clock/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y49     clock/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y49     clock/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y49     clock/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y50     clock/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y50     clock/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y50     clock/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y50     clock/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_AudioClock
  To Clock:  clkfbout_AudioClock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_AudioClock
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock/inner/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    clock/inner/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           10  Failing Endpoints,  Worst Slack       -0.204ns,  Total Violation       -0.828ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.204ns  (required time - arrival time)
  Source:                 rom/currBurstLength_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/address_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        10.157ns  (logic 6.372ns (62.736%)  route 3.785ns (37.264%))
  Logic Levels:           19  (CARRY4=15 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 19.796 - 15.000 ) 
    Source Clock Delay      (SCD):    5.101ns = ( 10.101 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.550    10.101    rom/CLK_100MHZ
    SLICE_X12Y64         FDRE                                         r  rom/currBurstLength_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.524    10.625 r  rom/currBurstLength_reg[1]/Q
                         net (fo=2, routed)           0.272    10.898    rom/currBurstLength_reg[1]
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.554 r  rom/currBurstLength0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.554    rom/currBurstLength0_carry_i_8_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.668 r  rom/currBurstLength0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.668    rom/currBurstLength0_carry_i_9_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.782 r  rom/currBurstLength0_carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.782    rom/currBurstLength0_carry__0_i_4_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.896 r  rom/currBurstLength0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.896    rom/currBurstLength0_carry__0_i_9_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.010 r  rom/currBurstLength0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.010    rom/currBurstLength0_carry__1_i_10_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.124 r  rom/currBurstLength0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.124    rom/currBurstLength0_carry__1_i_9_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.458 f  rom/currBurstLength0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.873    13.331    rom/p_0_in[26]
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.303    13.634 r  rom/currBurstLength0_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.634    rom/currBurstLength0_carry__2_i_7_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.167 r  rom/currBurstLength0_carry__2/CO[3]
                         net (fo=6, routed)           0.661    14.828    rom/CO[0]
    SLICE_X14Y69         LUT2 (Prop_lut2_I1_O)        0.124    14.952 r  rom/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    14.952    rom/plusOp_carry_i_1_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.328 r  rom/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.328    rom/plusOp_carry_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.547 f  rom/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.604    16.151    rom/plusOp[5]
    SLICE_X15Y70         LUT1 (Prop_lut1_I0_O)        0.295    16.446 r  rom/address0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.446    rom/address0_carry__0_i_3_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.996 r  rom/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.996    rom/address0_carry__0_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.330 r  rom/address0_carry__1/O[1]
                         net (fo=2, routed)           0.610    17.940    rom/address0_carry__1_n_6
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    18.756 r  rom/address0__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.756    rom/address0__33_carry__0_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.873 r  rom/address0__33_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.873    rom/address0__33_carry__1_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.127 r  rom/address0__33_carry__2/CO[0]
                         net (fo=12, routed)          0.764    19.891    rom/address0__33_carry__2_n_3
    SLICE_X9Y71          LUT3 (Prop_lut3_I1_O)        0.367    20.258 r  rom/address[7]_i_1/O
                         net (fo=1, routed)           0.000    20.258    rom/address[7]_i_1_n_0
    SLICE_X9Y71          FDRE                                         r  rom/address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.425    19.796    rom/CLK_100MHZ
    SLICE_X9Y71          FDRE                                         r  rom/address_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.259    20.055    
                         clock uncertainty           -0.035    20.020    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.034    20.054    rom/address_reg[7]
  -------------------------------------------------------------------
                         required time                         20.054    
                         arrival time                         -20.258    
  -------------------------------------------------------------------
                         slack                                 -0.204    

Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 rom/currBurstLength_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/address_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        10.152ns  (logic 6.367ns (62.717%)  route 3.785ns (37.283%))
  Logic Levels:           19  (CARRY4=15 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 19.796 - 15.000 ) 
    Source Clock Delay      (SCD):    5.101ns = ( 10.101 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.550    10.101    rom/CLK_100MHZ
    SLICE_X12Y64         FDRE                                         r  rom/currBurstLength_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.524    10.625 r  rom/currBurstLength_reg[1]/Q
                         net (fo=2, routed)           0.272    10.898    rom/currBurstLength_reg[1]
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.554 r  rom/currBurstLength0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.554    rom/currBurstLength0_carry_i_8_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.668 r  rom/currBurstLength0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.668    rom/currBurstLength0_carry_i_9_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.782 r  rom/currBurstLength0_carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.782    rom/currBurstLength0_carry__0_i_4_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.896 r  rom/currBurstLength0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.896    rom/currBurstLength0_carry__0_i_9_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.010 r  rom/currBurstLength0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.010    rom/currBurstLength0_carry__1_i_10_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.124 r  rom/currBurstLength0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.124    rom/currBurstLength0_carry__1_i_9_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.458 f  rom/currBurstLength0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.873    13.331    rom/p_0_in[26]
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.303    13.634 r  rom/currBurstLength0_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.634    rom/currBurstLength0_carry__2_i_7_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.167 r  rom/currBurstLength0_carry__2/CO[3]
                         net (fo=6, routed)           0.661    14.828    rom/CO[0]
    SLICE_X14Y69         LUT2 (Prop_lut2_I1_O)        0.124    14.952 r  rom/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    14.952    rom/plusOp_carry_i_1_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.328 r  rom/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.328    rom/plusOp_carry_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.547 f  rom/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.604    16.151    rom/plusOp[5]
    SLICE_X15Y70         LUT1 (Prop_lut1_I0_O)        0.295    16.446 r  rom/address0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.446    rom/address0_carry__0_i_3_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.996 r  rom/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.996    rom/address0_carry__0_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.330 r  rom/address0_carry__1/O[1]
                         net (fo=2, routed)           0.610    17.940    rom/address0_carry__1_n_6
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    18.756 r  rom/address0__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.756    rom/address0__33_carry__0_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.873 r  rom/address0__33_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.873    rom/address0__33_carry__1_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.127 r  rom/address0__33_carry__2/CO[0]
                         net (fo=12, routed)          0.764    19.891    rom/address0__33_carry__2_n_3
    SLICE_X9Y71          LUT3 (Prop_lut3_I1_O)        0.362    20.253 r  rom/address[8]_i_1/O
                         net (fo=1, routed)           0.000    20.253    rom/address[8]_i_1_n_0
    SLICE_X9Y71          FDRE                                         r  rom/address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.425    19.796    rom/CLK_100MHZ
    SLICE_X9Y71          FDRE                                         r  rom/address_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.259    20.055    
                         clock uncertainty           -0.035    20.020    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.078    20.098    rom/address_reg[8]
  -------------------------------------------------------------------
                         required time                         20.098    
                         arrival time                         -20.253    
  -------------------------------------------------------------------
                         slack                                 -0.155    

Slack (VIOLATED) :        -0.144ns  (required time - arrival time)
  Source:                 rom/currBurstLength_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/address_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        10.096ns  (logic 6.263ns (62.036%)  route 3.833ns (37.964%))
  Logic Levels:           18  (CARRY4=14 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 19.794 - 15.000 ) 
    Source Clock Delay      (SCD):    5.101ns = ( 10.101 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.550    10.101    rom/CLK_100MHZ
    SLICE_X12Y64         FDRE                                         r  rom/currBurstLength_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.524    10.625 r  rom/currBurstLength_reg[1]/Q
                         net (fo=2, routed)           0.272    10.898    rom/currBurstLength_reg[1]
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.554 r  rom/currBurstLength0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.554    rom/currBurstLength0_carry_i_8_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.668 r  rom/currBurstLength0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.668    rom/currBurstLength0_carry_i_9_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.782 r  rom/currBurstLength0_carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.782    rom/currBurstLength0_carry__0_i_4_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.896 r  rom/currBurstLength0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.896    rom/currBurstLength0_carry__0_i_9_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.010 r  rom/currBurstLength0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.010    rom/currBurstLength0_carry__1_i_10_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.124 r  rom/currBurstLength0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.124    rom/currBurstLength0_carry__1_i_9_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.458 f  rom/currBurstLength0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.873    13.331    rom/p_0_in[26]
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.303    13.634 r  rom/currBurstLength0_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.634    rom/currBurstLength0_carry__2_i_7_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.167 r  rom/currBurstLength0_carry__2/CO[3]
                         net (fo=6, routed)           0.661    14.828    rom/CO[0]
    SLICE_X14Y69         LUT2 (Prop_lut2_I1_O)        0.124    14.952 r  rom/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    14.952    rom/plusOp_carry_i_1_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.328 r  rom/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.328    rom/plusOp_carry_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.547 f  rom/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.604    16.151    rom/plusOp[5]
    SLICE_X15Y70         LUT1 (Prop_lut1_I0_O)        0.295    16.446 r  rom/address0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.446    rom/address0_carry__0_i_3_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.996 r  rom/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.996    rom/address0_carry__0_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.330 r  rom/address0_carry__1/O[1]
                         net (fo=2, routed)           0.610    17.940    rom/address0_carry__1_n_6
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    18.756 r  rom/address0__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.756    rom/address0__33_carry__0_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.079 r  rom/address0__33_carry__1/O[1]
                         net (fo=1, routed)           0.812    19.891    rom/address0__33_carry__1_n_6
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.306    20.197 r  rom/address[14]_i_1/O
                         net (fo=1, routed)           0.000    20.197    rom/address[14]_i_1_n_0
    SLICE_X9Y72          FDRE                                         r  rom/address_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.423    19.794    rom/CLK_100MHZ
    SLICE_X9Y72          FDRE                                         r  rom/address_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.259    20.053    
                         clock uncertainty           -0.035    20.018    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.035    20.053    rom/address_reg[14]
  -------------------------------------------------------------------
                         required time                         20.053    
                         arrival time                         -20.197    
  -------------------------------------------------------------------
                         slack                                 -0.144    

Slack (VIOLATED) :        -0.071ns  (required time - arrival time)
  Source:                 rom/currBurstLength_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/address_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        10.024ns  (logic 6.372ns (63.568%)  route 3.652ns (36.432%))
  Logic Levels:           19  (CARRY4=15 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 19.796 - 15.000 ) 
    Source Clock Delay      (SCD):    5.101ns = ( 10.101 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.550    10.101    rom/CLK_100MHZ
    SLICE_X12Y64         FDRE                                         r  rom/currBurstLength_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.524    10.625 r  rom/currBurstLength_reg[1]/Q
                         net (fo=2, routed)           0.272    10.898    rom/currBurstLength_reg[1]
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.554 r  rom/currBurstLength0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.554    rom/currBurstLength0_carry_i_8_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.668 r  rom/currBurstLength0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.668    rom/currBurstLength0_carry_i_9_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.782 r  rom/currBurstLength0_carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.782    rom/currBurstLength0_carry__0_i_4_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.896 r  rom/currBurstLength0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.896    rom/currBurstLength0_carry__0_i_9_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.010 r  rom/currBurstLength0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.010    rom/currBurstLength0_carry__1_i_10_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.124 r  rom/currBurstLength0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.124    rom/currBurstLength0_carry__1_i_9_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.458 f  rom/currBurstLength0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.873    13.331    rom/p_0_in[26]
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.303    13.634 r  rom/currBurstLength0_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.634    rom/currBurstLength0_carry__2_i_7_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.167 r  rom/currBurstLength0_carry__2/CO[3]
                         net (fo=6, routed)           0.661    14.828    rom/CO[0]
    SLICE_X14Y69         LUT2 (Prop_lut2_I1_O)        0.124    14.952 r  rom/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    14.952    rom/plusOp_carry_i_1_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.328 r  rom/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.328    rom/plusOp_carry_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.547 f  rom/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.604    16.151    rom/plusOp[5]
    SLICE_X15Y70         LUT1 (Prop_lut1_I0_O)        0.295    16.446 r  rom/address0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.446    rom/address0_carry__0_i_3_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.996 r  rom/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.996    rom/address0_carry__0_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.330 r  rom/address0_carry__1/O[1]
                         net (fo=2, routed)           0.610    17.940    rom/address0_carry__1_n_6
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    18.756 r  rom/address0__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.756    rom/address0__33_carry__0_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.873 r  rom/address0__33_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.873    rom/address0__33_carry__1_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.127 r  rom/address0__33_carry__2/CO[0]
                         net (fo=12, routed)          0.631    19.758    rom/address0__33_carry__2_n_3
    SLICE_X9Y71          LUT3 (Prop_lut3_I1_O)        0.367    20.125 r  rom/address[11]_i_1/O
                         net (fo=1, routed)           0.000    20.125    rom/address[11]_i_1_n_0
    SLICE_X9Y71          FDRE                                         r  rom/address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.425    19.796    rom/CLK_100MHZ
    SLICE_X9Y71          FDRE                                         r  rom/address_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.259    20.055    
                         clock uncertainty           -0.035    20.020    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.034    20.054    rom/address_reg[11]
  -------------------------------------------------------------------
                         required time                         20.054    
                         arrival time                         -20.125    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.071ns  (required time - arrival time)
  Source:                 rom/currBurstLength_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/address_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        10.110ns  (logic 6.284ns (62.154%)  route 3.826ns (37.846%))
  Logic Levels:           18  (CARRY4=14 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 19.794 - 15.000 ) 
    Source Clock Delay      (SCD):    5.101ns = ( 10.101 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.550    10.101    rom/CLK_100MHZ
    SLICE_X12Y64         FDRE                                         r  rom/currBurstLength_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.524    10.625 r  rom/currBurstLength_reg[1]/Q
                         net (fo=2, routed)           0.272    10.898    rom/currBurstLength_reg[1]
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.554 r  rom/currBurstLength0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.554    rom/currBurstLength0_carry_i_8_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.668 r  rom/currBurstLength0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.668    rom/currBurstLength0_carry_i_9_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.782 r  rom/currBurstLength0_carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.782    rom/currBurstLength0_carry__0_i_4_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.896 r  rom/currBurstLength0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.896    rom/currBurstLength0_carry__0_i_9_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.010 r  rom/currBurstLength0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.010    rom/currBurstLength0_carry__1_i_10_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.124 r  rom/currBurstLength0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.124    rom/currBurstLength0_carry__1_i_9_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.458 f  rom/currBurstLength0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.873    13.331    rom/p_0_in[26]
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.303    13.634 r  rom/currBurstLength0_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.634    rom/currBurstLength0_carry__2_i_7_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.167 r  rom/currBurstLength0_carry__2/CO[3]
                         net (fo=6, routed)           0.661    14.828    rom/CO[0]
    SLICE_X14Y69         LUT2 (Prop_lut2_I1_O)        0.124    14.952 r  rom/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    14.952    rom/plusOp_carry_i_1_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.328 r  rom/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.328    rom/plusOp_carry_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.547 f  rom/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.604    16.151    rom/plusOp[5]
    SLICE_X15Y70         LUT1 (Prop_lut1_I0_O)        0.295    16.446 r  rom/address0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.446    rom/address0_carry__0_i_3_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.996 r  rom/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.996    rom/address0_carry__0_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.330 r  rom/address0_carry__1/O[1]
                         net (fo=2, routed)           0.610    17.940    rom/address0_carry__1_n_6
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    18.756 r  rom/address0__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.756    rom/address0__33_carry__0_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.071 r  rom/address0__33_carry__1/O[3]
                         net (fo=1, routed)           0.805    19.877    rom/address0__33_carry__1_n_4
    SLICE_X8Y72          LUT3 (Prop_lut3_I0_O)        0.335    20.212 r  rom/address[16]_i_2/O
                         net (fo=1, routed)           0.000    20.212    rom/address[16]_i_2_n_0
    SLICE_X8Y72          FDRE                                         r  rom/address_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.423    19.794    rom/CLK_100MHZ
    SLICE_X8Y72          FDRE                                         r  rom/address_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.259    20.053    
                         clock uncertainty           -0.035    20.018    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.123    20.141    rom/address_reg[16]
  -------------------------------------------------------------------
                         required time                         20.141    
                         arrival time                         -20.212    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.069ns  (required time - arrival time)
  Source:                 rom/currBurstLength_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/address_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        10.023ns  (logic 6.372ns (63.574%)  route 3.651ns (36.426%))
  Logic Levels:           19  (CARRY4=15 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 19.796 - 15.000 ) 
    Source Clock Delay      (SCD):    5.101ns = ( 10.101 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.550    10.101    rom/CLK_100MHZ
    SLICE_X12Y64         FDRE                                         r  rom/currBurstLength_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.524    10.625 r  rom/currBurstLength_reg[1]/Q
                         net (fo=2, routed)           0.272    10.898    rom/currBurstLength_reg[1]
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.554 r  rom/currBurstLength0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.554    rom/currBurstLength0_carry_i_8_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.668 r  rom/currBurstLength0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.668    rom/currBurstLength0_carry_i_9_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.782 r  rom/currBurstLength0_carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.782    rom/currBurstLength0_carry__0_i_4_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.896 r  rom/currBurstLength0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.896    rom/currBurstLength0_carry__0_i_9_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.010 r  rom/currBurstLength0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.010    rom/currBurstLength0_carry__1_i_10_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.124 r  rom/currBurstLength0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.124    rom/currBurstLength0_carry__1_i_9_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.458 f  rom/currBurstLength0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.873    13.331    rom/p_0_in[26]
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.303    13.634 r  rom/currBurstLength0_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.634    rom/currBurstLength0_carry__2_i_7_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.167 r  rom/currBurstLength0_carry__2/CO[3]
                         net (fo=6, routed)           0.661    14.828    rom/CO[0]
    SLICE_X14Y69         LUT2 (Prop_lut2_I1_O)        0.124    14.952 r  rom/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    14.952    rom/plusOp_carry_i_1_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.328 r  rom/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.328    rom/plusOp_carry_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.547 f  rom/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.604    16.151    rom/plusOp[5]
    SLICE_X15Y70         LUT1 (Prop_lut1_I0_O)        0.295    16.446 r  rom/address0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.446    rom/address0_carry__0_i_3_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.996 r  rom/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.996    rom/address0_carry__0_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.330 r  rom/address0_carry__1/O[1]
                         net (fo=2, routed)           0.610    17.940    rom/address0_carry__1_n_6
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    18.756 r  rom/address0__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.756    rom/address0__33_carry__0_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.873 r  rom/address0__33_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.873    rom/address0__33_carry__1_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.127 r  rom/address0__33_carry__2/CO[0]
                         net (fo=12, routed)          0.630    19.757    rom/address0__33_carry__2_n_3
    SLICE_X9Y71          LUT3 (Prop_lut3_I1_O)        0.367    20.124 r  rom/address[5]_i_1/O
                         net (fo=1, routed)           0.000    20.124    rom/address[5]_i_1_n_0
    SLICE_X9Y71          FDRE                                         r  rom/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.425    19.796    rom/CLK_100MHZ
    SLICE_X9Y71          FDRE                                         r  rom/address_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.259    20.055    
                         clock uncertainty           -0.035    20.020    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.035    20.055    rom/address_reg[5]
  -------------------------------------------------------------------
                         required time                         20.055    
                         arrival time                         -20.124    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.036ns  (required time - arrival time)
  Source:                 rom/currBurstLength_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/address_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.991ns  (logic 6.372ns (63.779%)  route 3.619ns (36.221%))
  Logic Levels:           19  (CARRY4=15 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 19.797 - 15.000 ) 
    Source Clock Delay      (SCD):    5.101ns = ( 10.101 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.550    10.101    rom/CLK_100MHZ
    SLICE_X12Y64         FDRE                                         r  rom/currBurstLength_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.524    10.625 r  rom/currBurstLength_reg[1]/Q
                         net (fo=2, routed)           0.272    10.898    rom/currBurstLength_reg[1]
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.554 r  rom/currBurstLength0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.554    rom/currBurstLength0_carry_i_8_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.668 r  rom/currBurstLength0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.668    rom/currBurstLength0_carry_i_9_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.782 r  rom/currBurstLength0_carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.782    rom/currBurstLength0_carry__0_i_4_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.896 r  rom/currBurstLength0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.896    rom/currBurstLength0_carry__0_i_9_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.010 r  rom/currBurstLength0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.010    rom/currBurstLength0_carry__1_i_10_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.124 r  rom/currBurstLength0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.124    rom/currBurstLength0_carry__1_i_9_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.458 f  rom/currBurstLength0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.873    13.331    rom/p_0_in[26]
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.303    13.634 r  rom/currBurstLength0_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.634    rom/currBurstLength0_carry__2_i_7_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.167 r  rom/currBurstLength0_carry__2/CO[3]
                         net (fo=6, routed)           0.661    14.828    rom/CO[0]
    SLICE_X14Y69         LUT2 (Prop_lut2_I1_O)        0.124    14.952 r  rom/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    14.952    rom/plusOp_carry_i_1_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.328 r  rom/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.328    rom/plusOp_carry_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.547 f  rom/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.604    16.151    rom/plusOp[5]
    SLICE_X15Y70         LUT1 (Prop_lut1_I0_O)        0.295    16.446 r  rom/address0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.446    rom/address0_carry__0_i_3_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.996 r  rom/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.996    rom/address0_carry__0_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.330 r  rom/address0_carry__1/O[1]
                         net (fo=2, routed)           0.610    17.940    rom/address0_carry__1_n_6
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    18.756 r  rom/address0__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.756    rom/address0__33_carry__0_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.873 r  rom/address0__33_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.873    rom/address0__33_carry__1_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.127 r  rom/address0__33_carry__2/CO[0]
                         net (fo=12, routed)          0.598    19.725    rom/address0__33_carry__2_n_3
    SLICE_X11Y71         LUT3 (Prop_lut3_I1_O)        0.367    20.092 r  rom/address[10]_i_1/O
                         net (fo=1, routed)           0.000    20.092    rom/address[10]_i_1_n_0
    SLICE_X11Y71         FDRE                                         r  rom/address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.426    19.797    rom/CLK_100MHZ
    SLICE_X11Y71         FDRE                                         r  rom/address_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.259    20.056    
                         clock uncertainty           -0.035    20.021    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)        0.035    20.056    rom/address_reg[10]
  -------------------------------------------------------------------
                         required time                         20.056    
                         arrival time                         -20.092    
  -------------------------------------------------------------------
                         slack                                 -0.036    

Slack (VIOLATED) :        -0.034ns  (required time - arrival time)
  Source:                 rom/currBurstLength_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/address_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        10.037ns  (logic 6.372ns (63.486%)  route 3.665ns (36.514%))
  Logic Levels:           19  (CARRY4=15 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 19.794 - 15.000 ) 
    Source Clock Delay      (SCD):    5.101ns = ( 10.101 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.550    10.101    rom/CLK_100MHZ
    SLICE_X12Y64         FDRE                                         r  rom/currBurstLength_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.524    10.625 r  rom/currBurstLength_reg[1]/Q
                         net (fo=2, routed)           0.272    10.898    rom/currBurstLength_reg[1]
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.554 r  rom/currBurstLength0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.554    rom/currBurstLength0_carry_i_8_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.668 r  rom/currBurstLength0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.668    rom/currBurstLength0_carry_i_9_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.782 r  rom/currBurstLength0_carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.782    rom/currBurstLength0_carry__0_i_4_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.896 r  rom/currBurstLength0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.896    rom/currBurstLength0_carry__0_i_9_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.010 r  rom/currBurstLength0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.010    rom/currBurstLength0_carry__1_i_10_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.124 r  rom/currBurstLength0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.124    rom/currBurstLength0_carry__1_i_9_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.458 f  rom/currBurstLength0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.873    13.331    rom/p_0_in[26]
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.303    13.634 r  rom/currBurstLength0_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.634    rom/currBurstLength0_carry__2_i_7_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.167 r  rom/currBurstLength0_carry__2/CO[3]
                         net (fo=6, routed)           0.661    14.828    rom/CO[0]
    SLICE_X14Y69         LUT2 (Prop_lut2_I1_O)        0.124    14.952 r  rom/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    14.952    rom/plusOp_carry_i_1_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.328 r  rom/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.328    rom/plusOp_carry_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.547 f  rom/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.604    16.151    rom/plusOp[5]
    SLICE_X15Y70         LUT1 (Prop_lut1_I0_O)        0.295    16.446 r  rom/address0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.446    rom/address0_carry__0_i_3_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.996 r  rom/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.996    rom/address0_carry__0_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.330 r  rom/address0_carry__1/O[1]
                         net (fo=2, routed)           0.610    17.940    rom/address0_carry__1_n_6
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    18.756 r  rom/address0__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.756    rom/address0__33_carry__0_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.873 r  rom/address0__33_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.873    rom/address0__33_carry__1_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.127 r  rom/address0__33_carry__2/CO[0]
                         net (fo=12, routed)          0.644    19.771    rom/address0__33_carry__2_n_3
    SLICE_X8Y72          LUT3 (Prop_lut3_I1_O)        0.367    20.138 r  rom/address[15]_i_1/O
                         net (fo=1, routed)           0.000    20.138    rom/address[15]_i_1_n_0
    SLICE_X8Y72          FDRE                                         r  rom/address_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.423    19.794    rom/CLK_100MHZ
    SLICE_X8Y72          FDRE                                         r  rom/address_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.259    20.053    
                         clock uncertainty           -0.035    20.018    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.086    20.104    rom/address_reg[15]
  -------------------------------------------------------------------
                         required time                         20.104    
                         arrival time                         -20.138    
  -------------------------------------------------------------------
                         slack                                 -0.034    

Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 rom/currBurstLength_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/address_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        10.020ns  (logic 6.368ns (63.553%)  route 3.652ns (36.447%))
  Logic Levels:           19  (CARRY4=15 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 19.796 - 15.000 ) 
    Source Clock Delay      (SCD):    5.101ns = ( 10.101 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.550    10.101    rom/CLK_100MHZ
    SLICE_X12Y64         FDRE                                         r  rom/currBurstLength_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.524    10.625 r  rom/currBurstLength_reg[1]/Q
                         net (fo=2, routed)           0.272    10.898    rom/currBurstLength_reg[1]
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.554 r  rom/currBurstLength0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.554    rom/currBurstLength0_carry_i_8_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.668 r  rom/currBurstLength0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.668    rom/currBurstLength0_carry_i_9_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.782 r  rom/currBurstLength0_carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.782    rom/currBurstLength0_carry__0_i_4_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.896 r  rom/currBurstLength0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.896    rom/currBurstLength0_carry__0_i_9_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.010 r  rom/currBurstLength0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.010    rom/currBurstLength0_carry__1_i_10_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.124 r  rom/currBurstLength0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.124    rom/currBurstLength0_carry__1_i_9_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.458 f  rom/currBurstLength0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.873    13.331    rom/p_0_in[26]
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.303    13.634 r  rom/currBurstLength0_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.634    rom/currBurstLength0_carry__2_i_7_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.167 r  rom/currBurstLength0_carry__2/CO[3]
                         net (fo=6, routed)           0.661    14.828    rom/CO[0]
    SLICE_X14Y69         LUT2 (Prop_lut2_I1_O)        0.124    14.952 r  rom/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    14.952    rom/plusOp_carry_i_1_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.328 r  rom/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.328    rom/plusOp_carry_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.547 f  rom/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.604    16.151    rom/plusOp[5]
    SLICE_X15Y70         LUT1 (Prop_lut1_I0_O)        0.295    16.446 r  rom/address0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.446    rom/address0_carry__0_i_3_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.996 r  rom/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.996    rom/address0_carry__0_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.330 r  rom/address0_carry__1/O[1]
                         net (fo=2, routed)           0.610    17.940    rom/address0_carry__1_n_6
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    18.756 r  rom/address0__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.756    rom/address0__33_carry__0_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.873 r  rom/address0__33_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.873    rom/address0__33_carry__1_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.127 r  rom/address0__33_carry__2/CO[0]
                         net (fo=12, routed)          0.631    19.758    rom/address0__33_carry__2_n_3
    SLICE_X9Y71          LUT3 (Prop_lut3_I1_O)        0.363    20.121 r  rom/address[12]_i_1/O
                         net (fo=1, routed)           0.000    20.121    rom/address[12]_i_1_n_0
    SLICE_X9Y71          FDRE                                         r  rom/address_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.425    19.796    rom/CLK_100MHZ
    SLICE_X9Y71          FDRE                                         r  rom/address_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.259    20.055    
                         clock uncertainty           -0.035    20.020    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.078    20.098    rom/address_reg[12]
  -------------------------------------------------------------------
                         required time                         20.098    
                         arrival time                         -20.121    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.019ns  (required time - arrival time)
  Source:                 rom/currBurstLength_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/address_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        10.016ns  (logic 6.365ns (63.548%)  route 3.651ns (36.452%))
  Logic Levels:           19  (CARRY4=15 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 19.796 - 15.000 ) 
    Source Clock Delay      (SCD):    5.101ns = ( 10.101 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.550    10.101    rom/CLK_100MHZ
    SLICE_X12Y64         FDRE                                         r  rom/currBurstLength_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.524    10.625 r  rom/currBurstLength_reg[1]/Q
                         net (fo=2, routed)           0.272    10.898    rom/currBurstLength_reg[1]
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.554 r  rom/currBurstLength0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.554    rom/currBurstLength0_carry_i_8_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.668 r  rom/currBurstLength0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.668    rom/currBurstLength0_carry_i_9_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.782 r  rom/currBurstLength0_carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.782    rom/currBurstLength0_carry__0_i_4_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.896 r  rom/currBurstLength0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.896    rom/currBurstLength0_carry__0_i_9_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.010 r  rom/currBurstLength0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.010    rom/currBurstLength0_carry__1_i_10_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.124 r  rom/currBurstLength0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.124    rom/currBurstLength0_carry__1_i_9_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.458 f  rom/currBurstLength0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.873    13.331    rom/p_0_in[26]
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.303    13.634 r  rom/currBurstLength0_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.634    rom/currBurstLength0_carry__2_i_7_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.167 r  rom/currBurstLength0_carry__2/CO[3]
                         net (fo=6, routed)           0.661    14.828    rom/CO[0]
    SLICE_X14Y69         LUT2 (Prop_lut2_I1_O)        0.124    14.952 r  rom/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    14.952    rom/plusOp_carry_i_1_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.328 r  rom/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.328    rom/plusOp_carry_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.547 f  rom/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.604    16.151    rom/plusOp[5]
    SLICE_X15Y70         LUT1 (Prop_lut1_I0_O)        0.295    16.446 r  rom/address0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.446    rom/address0_carry__0_i_3_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.996 r  rom/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.996    rom/address0_carry__0_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.330 r  rom/address0_carry__1/O[1]
                         net (fo=2, routed)           0.610    17.940    rom/address0_carry__1_n_6
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    18.756 r  rom/address0__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.756    rom/address0__33_carry__0_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.873 r  rom/address0__33_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.873    rom/address0__33_carry__1_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.127 r  rom/address0__33_carry__2/CO[0]
                         net (fo=12, routed)          0.630    19.757    rom/address0__33_carry__2_n_3
    SLICE_X9Y71          LUT3 (Prop_lut3_I1_O)        0.360    20.117 r  rom/address[6]_i_1/O
                         net (fo=1, routed)           0.000    20.117    rom/address[6]_i_1_n_0
    SLICE_X9Y71          FDRE                                         r  rom/address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.425    19.796    rom/CLK_100MHZ
    SLICE_X9Y71          FDRE                                         r  rom/address_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.259    20.055    
                         clock uncertainty           -0.035    20.020    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.078    20.098    rom/address_reg[6]
  -------------------------------------------------------------------
                         required time                         20.098    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                 -0.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.224%)  route 0.283ns (66.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.563     1.476    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y38         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=36, routed)          0.283     1.901    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X28Y37         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.831     1.989    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X28Y37         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X28Y37         FDRE (Hold_fdre_C_D)         0.070     1.809    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 transformer/addressA_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.238%)  route 0.276ns (62.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.561     1.474    transformer/CLK_100MHZ
    SLICE_X46Y52         FDSE                                         r  transformer/addressA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDSE (Prop_fdse_C_Q)         0.164     1.638 r  transformer/addressA_reg[6]/Q
                         net (fo=7, routed)           0.276     1.915    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.874     2.032    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.554    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.737    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.419%)  route 0.373ns (72.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.563     1.476    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y38         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=43, routed)          0.373     1.991    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[5]
    SLICE_X34Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.831     1.989    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X34Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X34Y39         FDRE (Hold_fdre_C_D)         0.059     1.798    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 transformer/addressB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.148ns (34.933%)  route 0.276ns (65.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.561     1.474    transformer/CLK_100MHZ
    SLICE_X46Y51         FDRE                                         r  transformer/addressB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.148     1.622 r  transformer/addressB_reg[3]/Q
                         net (fo=7, routed)           0.276     1.898    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.875     2.033    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.478     1.555    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.129     1.684    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 transformer/addressB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.030%)  route 0.318ns (65.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.561     1.474    transformer/CLK_100MHZ
    SLICE_X46Y51         FDRE                                         r  transformer/addressB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  transformer/addressB_reg[2]/Q
                         net (fo=8, routed)           0.318     1.956    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.875     2.033    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.478     1.555    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.738    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 transformer/addressA_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.164ns (33.185%)  route 0.330ns (66.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.560     1.473    transformer/CLK_100MHZ
    SLICE_X46Y53         FDSE                                         r  transformer/addressA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDSE (Prop_fdse_C_Q)         0.164     1.637 r  transformer/addressA_reg[7]/Q
                         net (fo=6, routed)           0.330     1.968    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.874     2.032    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.554    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.737    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 transformer/addressB_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.164ns (33.182%)  route 0.330ns (66.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.561     1.474    transformer/CLK_100MHZ
    SLICE_X46Y51         FDRE                                         r  transformer/addressB_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  transformer/addressB_reg[4]/Q
                         net (fo=6, routed)           0.330     1.969    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.875     2.033    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.478     1.555    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.738    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 transformer/addressA_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.164ns (33.087%)  route 0.332ns (66.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.560     1.473    transformer/CLK_100MHZ
    SLICE_X46Y53         FDSE                                         r  transformer/addressA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDSE (Prop_fdse_C_Q)         0.164     1.637 r  transformer/addressA_reg[3]/Q
                         net (fo=7, routed)           0.332     1.969    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.874     2.032    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.554    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.737    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 transformer/addressA_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.115%)  route 0.361ns (71.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.561     1.474    transformer/CLK_100MHZ
    SLICE_X44Y50         FDSE                                         r  transformer/addressA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDSE (Prop_fdse_C_Q)         0.141     1.615 r  transformer/addressA_reg[1]/Q
                         net (fo=9, routed)           0.361     1.976    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.874     2.032    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.554    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.737    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.981%)  route 0.660ns (78.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.565     1.478    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X28Y45         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=43, routed)          0.530     2.149    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X48Y51         LUT6 (Prop_lut6_I1_O)        0.045     2.194 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.131     2.325    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.874     2.032    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.245     1.788    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.084    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y15  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9   rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y17  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y18  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y69  rom/address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y69  rom/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y71  rom/address_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y71  rom/address_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y71   rom/address_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y71   rom/address_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y71   rom/address_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y71   rom/address_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y72   rom/address_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y72   rom/address_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y69  rom/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y69  rom/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y71  rom/address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y71  rom/address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y71   rom/address_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y71   rom/address_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y71   rom/address_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y71   rom/address_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y72   rom/address_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y72   rom/address_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           141 Endpoints
Min Delay           141 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            LED0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.800ns  (logic 5.135ns (37.214%)  route 8.665ns (62.786%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           5.255     6.722    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.846 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=25, routed)          3.409    10.255    LED0_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.545    13.800 r  LED0_OBUF_inst/O
                         net (fo=0)                   0.000    13.800    LED0
    E1                                                                r  LED0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.698ns  (logic 5.008ns (42.810%)  route 6.690ns (57.190%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           6.690     8.157    LED1_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.541    11.698 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000    11.698    LED1
    G3                                                                r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.333ns  (logic 4.436ns (47.532%)  route 4.897ns (52.468%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE                         0.000     0.000 r  transmitter/enable_reg/C
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  transmitter/enable_reg/Q
                         net (fo=2, routed)           1.320     1.838    clock/SCLK
    SLICE_X35Y52         LUT2 (Prop_lut2_I1_O)        0.152     1.990 r  clock/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.577     5.567    SCLK_OBUF
    A11                  OBUF (Prop_obuf_I_O)         3.766     9.333 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     9.333    SCLK
    A11                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regLRCK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LRCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.960ns  (logic 4.025ns (50.562%)  route 3.935ns (49.438%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE                         0.000     0.000 r  transmitter/regLRCK_reg/C
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmitter/regLRCK_reg/Q
                         net (fo=1, routed)           3.935     4.391    LRCK_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.569     7.960 r  LRCK_OBUF_inst/O
                         net (fo=0)                   0.000     7.960    LRCK
    B11                                                               r  LRCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regSDIN_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SDIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.729ns  (logic 4.002ns (51.779%)  route 3.727ns (48.221%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE                         0.000     0.000 r  transmitter/regSDIN_reg/C
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmitter/regSDIN_reg/Q
                         net (fo=1, routed)           3.727     4.183    SDIN_OBUF
    D12                  OBUF (Prop_obuf_I_O)         3.546     7.729 r  SDIN_OBUF_inst/O
                         net (fo=0)                   0.000     7.729    SDIN
    D12                                                               r  SDIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            transmitter/FSM_sequential_currState_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.579ns  (logic 1.617ns (21.334%)  route 5.962ns (78.666%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  RESET_IBUF_inst/O
                         net (fo=8, routed)           5.962     7.429    transmitter/LED1_OBUF
    SLICE_X46Y44         LUT5 (Prop_lut5_I4_O)        0.150     7.579 r  transmitter/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000     7.579    transmitter/FSM_sequential_currState[1]_i_1_n_0
    SLICE_X46Y44         FDRE                                         r  transmitter/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            transmitter/FSM_sequential_currState_reg[0]_inv/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.553ns  (logic 1.591ns (21.063%)  route 5.962ns (78.937%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           5.962     7.429    transmitter/LED1_OBUF
    SLICE_X46Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.553 r  transmitter/FSM_sequential_currState[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     7.553    transmitter/FSM_sequential_currState[0]_inv_i_1_n_0
    SLICE_X46Y44         FDRE                                         r  transmitter/FSM_sequential_currState_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/bitCounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regREADY_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.291ns  (logic 3.067ns (48.755%)  route 3.224ns (51.245%))
  Logic Levels:           12  (CARRY4=9 FDRE=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE                         0.000     0.000 r  transmitter/bitCounter_reg[2]/C
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  transmitter/bitCounter_reg[2]/Q
                         net (fo=1, routed)           0.541     1.059    transmitter/bitCounter_reg_n_0_[2]
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.716 r  transmitter/regREADY2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.716    transmitter/regREADY2_carry_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.833 r  transmitter/regREADY2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.833    transmitter/regREADY2_carry__0_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.950 r  transmitter/regREADY2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.950    transmitter/regREADY2_carry__1_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.067 r  transmitter/regREADY2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.067    transmitter/regREADY2_carry__2_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.184 r  transmitter/regREADY2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.184    transmitter/regREADY2_carry__3_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.301 r  transmitter/regREADY2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.301    transmitter/regREADY2_carry__4_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.418 r  transmitter/regREADY2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.418    transmitter/regREADY2_carry__5_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.755 f  transmitter/regREADY2_carry__6/O[1]
                         net (fo=4, routed)           1.166     3.920    transmitter/in8[30]
    SLICE_X47Y36         LUT2 (Prop_lut2_I0_O)        0.306     4.226 r  transmitter/regREADY1_carry__2_i_1/O
                         net (fo=1, routed)           0.000     4.226    transmitter/regREADY1_carry__2_i_1_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.627 f  transmitter/regREADY1_carry__2/CO[3]
                         net (fo=3, routed)           1.517     6.145    transmitter/regREADY1_carry__2_n_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I1_O)        0.146     6.291 r  transmitter/regREADY_i_1/O
                         net (fo=1, routed)           0.000     6.291    transmitter/regREADY_i_1_n_0
    SLICE_X46Y49         FDRE                                         r  transmitter/regREADY_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/bitCounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regLRCK_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.207ns  (logic 3.068ns (49.428%)  route 3.139ns (50.572%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE                         0.000     0.000 r  transmitter/bitCounter_reg[2]/C
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  transmitter/bitCounter_reg[2]/Q
                         net (fo=1, routed)           0.541     1.059    transmitter/bitCounter_reg_n_0_[2]
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.716 r  transmitter/regREADY2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.716    transmitter/regREADY2_carry_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.833 r  transmitter/regREADY2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.833    transmitter/regREADY2_carry__0_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.950 r  transmitter/regREADY2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.950    transmitter/regREADY2_carry__1_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     2.182 f  transmitter/regREADY2_carry__2/O[0]
                         net (fo=4, routed)           1.157     3.339    transmitter/in8[13]
    SLICE_X47Y38         LUT2 (Prop_lut2_I1_O)        0.295     3.634 r  transmitter/regLRCK0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.634    transmitter/regLRCK0_carry__0_i_8_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.166 r  transmitter/regLRCK0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.166    transmitter/regLRCK0_carry__0_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.280 r  transmitter/regLRCK0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.280    transmitter/regLRCK0_carry__1_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.437 r  transmitter/regLRCK0_carry__2/CO[1]
                         net (fo=2, routed)           0.846     5.283    transmitter/regLRCK0_carry__2_n_2
    SLICE_X44Y47         LUT3 (Prop_lut3_I1_O)        0.329     5.612 r  transmitter/regLRCK_i_1/O
                         net (fo=1, routed)           0.595     6.207    transmitter/regLRCK_i_1_n_0
    SLICE_X44Y47         FDRE                                         r  transmitter/regLRCK_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/bitCounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regLRCK_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.620ns  (logic 3.068ns (54.592%)  route 2.552ns (45.408%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE                         0.000     0.000 r  transmitter/bitCounter_reg[2]/C
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  transmitter/bitCounter_reg[2]/Q
                         net (fo=1, routed)           0.541     1.059    transmitter/bitCounter_reg_n_0_[2]
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.716 r  transmitter/regREADY2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.716    transmitter/regREADY2_carry_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.833 r  transmitter/regREADY2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.833    transmitter/regREADY2_carry__0_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.950 r  transmitter/regREADY2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.950    transmitter/regREADY2_carry__1_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     2.182 f  transmitter/regREADY2_carry__2/O[0]
                         net (fo=4, routed)           1.157     3.339    transmitter/in8[13]
    SLICE_X47Y38         LUT2 (Prop_lut2_I1_O)        0.295     3.634 r  transmitter/regLRCK0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.634    transmitter/regLRCK0_carry__0_i_8_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.166 r  transmitter/regLRCK0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.166    transmitter/regLRCK0_carry__0_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.280 r  transmitter/regLRCK0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.280    transmitter/regLRCK0_carry__1_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.437 r  transmitter/regLRCK0_carry__2/CO[1]
                         net (fo=2, routed)           0.854     5.291    transmitter/regLRCK0_carry__2_n_2
    SLICE_X44Y47         LUT3 (Prop_lut3_I1_O)        0.329     5.620 r  transmitter/regLRCK_i_2/O
                         net (fo=1, routed)           0.000     5.620    transmitter/regLRCK
    SLICE_X44Y47         FDRE                                         r  transmitter/regLRCK_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/regTX_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDRE                         0.000     0.000 r  transmitter/regTX_reg[5]/C
    SLICE_X49Y51         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmitter/regTX_reg[5]/Q
                         net (fo=1, routed)           0.086     0.214    transmitter/regTX_reg_n_0_[5]
    SLICE_X49Y51         LUT4 (Prop_lut4_I3_O)        0.104     0.318 r  transmitter/regTX[6]_i_1/O
                         net (fo=1, routed)           0.000     0.318    transmitter/regTX[6]
    SLICE_X49Y51         FDRE                                         r  transmitter/regTX_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE                         0.000     0.000 r  transmitter/regTX_reg[25]/C
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/regTX_reg[25]/Q
                         net (fo=1, routed)           0.137     0.278    transmitter/regTX_reg_n_0_[25]
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.045     0.323 r  transmitter/regTX[26]_i_1/O
                         net (fo=1, routed)           0.000     0.323    transmitter/regTX[26]
    SLICE_X48Y50         FDRE                                         r  transmitter/regTX_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.232ns (68.497%)  route 0.107ns (31.503%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE                         0.000     0.000 r  transmitter/regTX_reg[26]/C
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmitter/regTX_reg[26]/Q
                         net (fo=1, routed)           0.107     0.235    transmitter/regTX_reg_n_0_[26]
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.104     0.339 r  transmitter/regTX[27]_i_1/O
                         net (fo=1, routed)           0.000     0.339    transmitter/regTX[27]
    SLICE_X48Y50         FDRE                                         r  transmitter/regTX_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.232ns (68.497%)  route 0.107ns (31.503%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE                         0.000     0.000 r  transmitter/regTX_reg[1]/C
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmitter/regTX_reg[1]/Q
                         net (fo=1, routed)           0.107     0.235    transmitter/regTX_reg_n_0_[1]
    SLICE_X48Y49         LUT4 (Prop_lut4_I3_O)        0.104     0.339 r  transmitter/regTX[2]_i_1/O
                         net (fo=1, routed)           0.000     0.339    transmitter/regTX[2]
    SLICE_X48Y49         FDRE                                         r  transmitter/regTX_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.232ns (68.497%)  route 0.107ns (31.503%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE                         0.000     0.000 r  transmitter/regTX_reg[30]/C
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmitter/regTX_reg[30]/Q
                         net (fo=1, routed)           0.107     0.235    transmitter/regTX_reg_n_0_[30]
    SLICE_X48Y51         LUT4 (Prop_lut4_I3_O)        0.104     0.339 r  transmitter/regTX[31]_i_1/O
                         net (fo=1, routed)           0.000     0.339    transmitter/regTX[31]
    SLICE_X48Y51         FDRE                                         r  transmitter/regTX_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDRE                         0.000     0.000 r  transmitter/regTX_reg[20]/C
    SLICE_X49Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/regTX_reg[20]/Q
                         net (fo=1, routed)           0.158     0.299    transmitter/regTX_reg_n_0_[20]
    SLICE_X49Y51         LUT4 (Prop_lut4_I3_O)        0.045     0.344 r  transmitter/regTX[21]_i_1/O
                         net (fo=1, routed)           0.000     0.344    transmitter/regTX[21]
    SLICE_X49Y51         FDRE                                         r  transmitter/regTX_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE                         0.000     0.000 r  transmitter/regTX_reg[24]/C
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/regTX_reg[24]/Q
                         net (fo=1, routed)           0.158     0.299    transmitter/regTX_reg_n_0_[24]
    SLICE_X49Y50         LUT4 (Prop_lut4_I3_O)        0.045     0.344 r  transmitter/regTX[25]_i_1/O
                         net (fo=1, routed)           0.000     0.344    transmitter/regTX[25]
    SLICE_X49Y50         FDRE                                         r  transmitter/regTX_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.184ns (53.228%)  route 0.162ns (46.772%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE                         0.000     0.000 r  transmitter/regTX_reg[0]/C
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/regTX_reg[0]/Q
                         net (fo=1, routed)           0.162     0.303    transmitter/regTX_reg_n_0_[0]
    SLICE_X48Y49         LUT4 (Prop_lut4_I3_O)        0.043     0.346 r  transmitter/regTX[1]_i_1/O
                         net (fo=1, routed)           0.000     0.346    transmitter/regTX[1]
    SLICE_X48Y49         FDRE                                         r  transmitter/regTX_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.497%)  route 0.162ns (46.503%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE                         0.000     0.000 r  transmitter/regTX_reg[13]/C
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/regTX_reg[13]/Q
                         net (fo=1, routed)           0.162     0.303    transmitter/regTX_reg_n_0_[13]
    SLICE_X48Y51         LUT4 (Prop_lut4_I3_O)        0.045     0.348 r  transmitter/regTX[14]_i_1/O
                         net (fo=1, routed)           0.000     0.348    transmitter/regTX[14]
    SLICE_X48Y51         FDRE                                         r  transmitter/regTX_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/bitCounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/bitCounter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE                         0.000     0.000 r  transmitter/bitCounter_reg[0]/C
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  transmitter/bitCounter_reg[0]/Q
                         net (fo=4, routed)           0.168     0.309    transmitter/bitCounter_reg_n_0_[0]
    SLICE_X45Y33         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  transmitter/bitCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    transmitter/in8__0[0]
    SLICE_X45Y33         FDRE                                         r  transmitter/bitCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_AudioClock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_AudioClock'  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            MCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.215ns  (logic 3.624ns (44.114%)  route 4.591ns (55.886%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock fall edge)
                                                     40.690    40.690 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.690 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.577    42.268    clock/inner/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    38.935 f  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    40.596    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.692 f  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          2.930    43.622    MCLK_OBUF
    G13                  OBUF (Prop_obuf_I_O)         3.528    47.150 f  MCLK_OBUF_inst/O
                         net (fo=0)                   0.000    47.150    MCLK
    G13                                                               f  MCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/regSCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.457ns  (logic 4.372ns (51.701%)  route 4.085ns (48.299%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.553     1.555    clock/clk
    SLICE_X35Y52         FDRE                                         r  clock/regSCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  clock/regSCLK_reg/Q
                         net (fo=3, routed)           0.507     2.518    clock/wireSCLK
    SLICE_X35Y52         LUT2 (Prop_lut2_I0_O)        0.150     2.668 r  clock/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.577     6.246    SCLK_OBUF
    A11                  OBUF (Prop_obuf_I_O)         3.766    10.012 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    10.012    SCLK
    A11                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_AudioClock'  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            MCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.255ns (50.413%)  route 1.234ns (49.587%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.551     0.551    clock/inner/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.748     0.750    MCLK_OBUF
    G13                  OBUF (Prop_obuf_I_O)         1.229     1.979 r  MCLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.979    MCLK
    G13                                                               r  MCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/regSCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.898ns  (logic 1.510ns (52.091%)  route 1.389ns (47.909%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.561     0.563    clock/clk
    SLICE_X35Y52         FDRE                                         r  clock/regSCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  clock/regSCLK_reg/Q
                         net (fo=3, routed)           0.170     0.874    clock/wireSCLK
    SLICE_X35Y52         LUT2 (Prop_lut2_I0_O)        0.042     0.916 r  clock/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.218     2.134    SCLK_OBUF
    A11                  OBUF (Prop_obuf_I_O)         1.327     3.461 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.461    SCLK
    A11                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_AudioClock
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_AudioClock'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock/inner/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_AudioClock fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.577    26.577    clock/inner/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    23.245 f  clock/inner/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661    24.906    clock/inner/inst/clkfbout_AudioClock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    25.002 f  clock/inner/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    26.577    clock/inner/inst/clkfbout_buf_AudioClock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clock/inner/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_AudioClock'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock/inner/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.551     0.551    clock/inner/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clkfbout_AudioClock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.551    clock/inner/inst/clkfbout_buf_AudioClock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clock/inner/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.055ns  (logic 1.034ns (50.328%)  route 1.021ns (49.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.599     5.151    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     6.033 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=2, routed)           1.021     7.053    transmitter/doutb[0]
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.152     7.205 r  transmitter/regTX[16]_i_1/O
                         net (fo=1, routed)           0.000     7.205    transmitter/regTX[16]
    SLICE_X48Y49         FDRE                                         r  transmitter/regTX_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.052ns  (logic 1.034ns (50.382%)  route 1.018ns (49.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.599     5.151    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     6.033 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[13]
                         net (fo=2, routed)           1.018     7.051    transmitter/doutb[13]
    SLICE_X48Y51         LUT4 (Prop_lut4_I0_O)        0.152     7.203 r  transmitter/regTX[29]_i_1/O
                         net (fo=1, routed)           0.000     7.203    transmitter/regTX[29]
    SLICE_X48Y51         FDRE                                         r  transmitter/regTX_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.045ns  (logic 1.034ns (50.560%)  route 1.011ns (49.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.599     5.151    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      0.882     6.033 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[10]
                         net (fo=2, routed)           1.011     7.044    transmitter/doutb[10]
    SLICE_X48Y50         LUT4 (Prop_lut4_I0_O)        0.152     7.196 r  transmitter/regTX[26]_i_1/O
                         net (fo=1, routed)           0.000     7.196    transmitter/regTX[26]
    SLICE_X48Y50         FDRE                                         r  transmitter/regTX_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.045ns  (logic 1.034ns (50.560%)  route 1.011ns (49.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.599     5.151    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     6.033 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[9]
                         net (fo=2, routed)           1.011     7.044    transmitter/doutb[9]
    SLICE_X49Y50         LUT4 (Prop_lut4_I0_O)        0.152     7.196 r  transmitter/regTX[9]_i_1/O
                         net (fo=1, routed)           0.000     7.196    transmitter/regTX[9]
    SLICE_X49Y50         FDRE                                         r  transmitter/regTX_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.037ns  (logic 1.036ns (50.856%)  route 1.001ns (49.144%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.599     5.151    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     6.033 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[6]
                         net (fo=2, routed)           1.001     7.034    transmitter/doutb[6]
    SLICE_X49Y51         LUT4 (Prop_lut4_I0_O)        0.154     7.188 r  transmitter/regTX[6]_i_1/O
                         net (fo=1, routed)           0.000     7.188    transmitter/regTX[6]
    SLICE_X49Y51         FDRE                                         r  transmitter/regTX_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.036ns  (logic 1.034ns (50.783%)  route 1.002ns (49.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.599     5.151    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.882     6.033 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=2, routed)           1.002     7.035    transmitter/doutb[8]
    SLICE_X49Y50         LUT4 (Prop_lut4_I0_O)        0.152     7.187 r  transmitter/regTX[8]_i_1/O
                         net (fo=1, routed)           0.000     7.187    transmitter/regTX[8]
    SLICE_X49Y50         FDRE                                         r  transmitter/regTX_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.027ns  (logic 1.006ns (49.641%)  route 1.021ns (50.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.599     5.151    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     6.033 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=2, routed)           1.021     7.053    transmitter/doutb[0]
    SLICE_X48Y49         LUT3 (Prop_lut3_I2_O)        0.124     7.177 r  transmitter/regTX[0]_i_1/O
                         net (fo=1, routed)           0.000     7.177    transmitter/regTX[0]
    SLICE_X48Y49         FDRE                                         r  transmitter/regTX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.024ns  (logic 1.006ns (49.695%)  route 1.018ns (50.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.599     5.151    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     6.033 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[13]
                         net (fo=2, routed)           1.018     7.051    transmitter/doutb[13]
    SLICE_X48Y51         LUT4 (Prop_lut4_I0_O)        0.124     7.175 r  transmitter/regTX[13]_i_1/O
                         net (fo=1, routed)           0.000     7.175    transmitter/regTX[13]
    SLICE_X48Y51         FDRE                                         r  transmitter/regTX_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.017ns  (logic 1.006ns (49.873%)  route 1.011ns (50.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.599     5.151    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      0.882     6.033 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[10]
                         net (fo=2, routed)           1.011     7.044    transmitter/doutb[10]
    SLICE_X48Y50         LUT4 (Prop_lut4_I0_O)        0.124     7.168 r  transmitter/regTX[10]_i_1/O
                         net (fo=1, routed)           0.000     7.168    transmitter/regTX[10]
    SLICE_X48Y50         FDRE                                         r  transmitter/regTX_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.017ns  (logic 1.006ns (49.873%)  route 1.011ns (50.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.599     5.151    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     6.033 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[9]
                         net (fo=2, routed)           1.011     7.044    transmitter/doutb[9]
    SLICE_X49Y50         LUT4 (Prop_lut4_I0_O)        0.124     7.168 r  transmitter/regTX[25]_i_1/O
                         net (fo=1, routed)           0.000     7.168    transmitter/regTX[25]
    SLICE_X49Y50         FDRE                                         r  transmitter/regTX_reg[25]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.249ns (54.117%)  route 0.211ns (45.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.599     1.513    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      0.204     1.717 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[5]
                         net (fo=2, routed)           0.211     1.928    transmitter/doutb[5]
    SLICE_X49Y51         LUT4 (Prop_lut4_I0_O)        0.045     1.973 r  transmitter/regTX[21]_i_1/O
                         net (fo=1, routed)           0.000     1.973    transmitter/regTX[21]
    SLICE_X49Y51         FDRE                                         r  transmitter/regTX_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.253ns (54.513%)  route 0.211ns (45.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.599     1.513    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      0.204     1.717 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[5]
                         net (fo=2, routed)           0.211     1.928    transmitter/doutb[5]
    SLICE_X49Y51         LUT4 (Prop_lut4_I0_O)        0.049     1.977 r  transmitter/regTX[5]_i_1/O
                         net (fo=1, routed)           0.000     1.977    transmitter/regTX[5]
    SLICE_X49Y51         FDRE                                         r  transmitter/regTX_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.249ns (52.751%)  route 0.223ns (47.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.599     1.513    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      0.204     1.717 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[12]
                         net (fo=2, routed)           0.223     1.940    transmitter/doutb[12]
    SLICE_X48Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.985 r  transmitter/regTX[12]_i_1/O
                         net (fo=1, routed)           0.000     1.985    transmitter/regTX[12]
    SLICE_X48Y50         FDRE                                         r  transmitter/regTX_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.253ns (53.148%)  route 0.223ns (46.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.599     1.513    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      0.204     1.717 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[12]
                         net (fo=2, routed)           0.223     1.940    transmitter/doutb[12]
    SLICE_X48Y50         LUT4 (Prop_lut4_I0_O)        0.049     1.989 r  transmitter/regTX[28]_i_1/O
                         net (fo=1, routed)           0.000     1.989    transmitter/regTX[28]
    SLICE_X48Y50         FDRE                                         r  transmitter/regTX_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.249ns (48.499%)  route 0.264ns (51.501%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.599     1.513    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.204     1.717 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[1]
                         net (fo=2, routed)           0.264     1.981    transmitter/doutb[1]
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.045     2.026 r  transmitter/regTX[17]_i_1/O
                         net (fo=1, routed)           0.000     2.026    transmitter/regTX[17]
    SLICE_X48Y49         FDRE                                         r  transmitter/regTX_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.249ns (48.499%)  route 0.264ns (51.501%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.599     1.513    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.204     1.717 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[1]
                         net (fo=2, routed)           0.264     1.981    transmitter/doutb[1]
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.045     2.026 r  transmitter/regTX[1]_i_1/O
                         net (fo=1, routed)           0.000     2.026    transmitter/regTX[1]
    SLICE_X48Y49         FDRE                                         r  transmitter/regTX_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.249ns (47.839%)  route 0.271ns (52.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.599     1.513    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      0.204     1.717 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[11]
                         net (fo=2, routed)           0.271     1.988    transmitter/doutb[11]
    SLICE_X48Y50         LUT4 (Prop_lut4_I0_O)        0.045     2.033 r  transmitter/regTX[11]_i_1/O
                         net (fo=1, routed)           0.000     2.033    transmitter/regTX[11]
    SLICE_X48Y50         FDRE                                         r  transmitter/regTX_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.249ns (47.839%)  route 0.271ns (52.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.599     1.513    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      0.204     1.717 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[11]
                         net (fo=2, routed)           0.271     1.988    transmitter/doutb[11]
    SLICE_X48Y50         LUT4 (Prop_lut4_I0_O)        0.045     2.033 r  transmitter/regTX[27]_i_1/O
                         net (fo=1, routed)           0.000     2.033    transmitter/regTX[27]
    SLICE_X48Y50         FDRE                                         r  transmitter/regTX_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.521ns  (logic 0.249ns (47.797%)  route 0.272ns (52.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.599     1.513    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.204     1.717 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[2]
                         net (fo=2, routed)           0.272     1.989    transmitter/doutb[2]
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.045     2.034 r  transmitter/regTX[18]_i_1/O
                         net (fo=1, routed)           0.000     2.034    transmitter/regTX[18]
    SLICE_X48Y49         FDRE                                         r  transmitter/regTX_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.521ns  (logic 0.249ns (47.797%)  route 0.272ns (52.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.599     1.513    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.204     1.717 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[2]
                         net (fo=2, routed)           0.272     1.989    transmitter/doutb[2]
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.045     2.034 r  transmitter/regTX[2]_i_1/O
                         net (fo=1, routed)           0.000     2.034    transmitter/regTX[2]
    SLICE_X48Y49         FDRE                                         r  transmitter/regTX_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_AudioClock

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.884ns  (logic 1.617ns (20.507%)  route 6.267ns (79.493%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           5.255     6.722    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.150     6.872 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.012     7.884    clock/counter[0]_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.436     1.439    clock/clk
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[12]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.884ns  (logic 1.617ns (20.507%)  route 6.267ns (79.493%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           5.255     6.722    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.150     6.872 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.012     7.884    clock/counter[0]_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.436     1.439    clock/clk
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[13]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.884ns  (logic 1.617ns (20.507%)  route 6.267ns (79.493%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           5.255     6.722    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.150     6.872 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.012     7.884    clock/counter[0]_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.436     1.439    clock/clk
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[14]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.884ns  (logic 1.617ns (20.507%)  route 6.267ns (79.493%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           5.255     6.722    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.150     6.872 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.012     7.884    clock/counter[0]_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.436     1.439    clock/clk
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[15]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.717ns  (logic 1.617ns (20.952%)  route 6.100ns (79.048%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           5.255     6.722    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.150     6.872 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.845     7.717    clock/counter[0]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446     1.449    clock/clk
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.717ns  (logic 1.617ns (20.952%)  route 6.100ns (79.048%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           5.255     6.722    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.150     6.872 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.845     7.717    clock/counter[0]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446     1.449    clock/clk
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.717ns  (logic 1.617ns (20.952%)  route 6.100ns (79.048%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           5.255     6.722    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.150     6.872 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.845     7.717    clock/counter[0]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446     1.449    clock/clk
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[6]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.717ns  (logic 1.617ns (20.952%)  route 6.100ns (79.048%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           5.255     6.722    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.150     6.872 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.845     7.717    clock/counter[0]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446     1.449    clock/clk
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[7]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.625ns  (logic 1.617ns (21.205%)  route 6.008ns (78.795%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           5.255     6.722    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.150     6.872 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.753     7.625    clock/counter[0]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446     1.449    clock/clk
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[10]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.625ns  (logic 1.617ns (21.205%)  route 6.008ns (78.795%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           5.255     6.722    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.150     6.872 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.753     7.625    clock/counter[0]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446     1.449    clock/clk
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/regSCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.381ns  (logic 0.280ns (11.752%)  route 2.101ns (88.248%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  RESET_IBUF_inst/O
                         net (fo=8, routed)           2.101     2.336    clock/LED1_OBUF
    SLICE_X35Y52         LUT3 (Prop_lut3_I2_O)        0.045     2.381 r  clock/regSCLK_i_1/O
                         net (fo=1, routed)           0.000     2.381    clock/regSCLK_i_1_n_0
    SLICE_X35Y52         FDRE                                         r  clock/regSCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.829     0.831    clock/clk
    SLICE_X35Y52         FDRE                                         r  clock/regSCLK_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.666ns  (logic 0.277ns (10.383%)  route 2.389ns (89.617%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           2.231     2.466    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.042     2.508 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.158     2.666    clock/counter[0]_i_1_n_0
    SLICE_X36Y54         FDRE                                         r  clock/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.829     0.831    clock/clk
    SLICE_X36Y54         FDRE                                         r  clock/counter_reg[28]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.666ns  (logic 0.277ns (10.383%)  route 2.389ns (89.617%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           2.231     2.466    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.042     2.508 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.158     2.666    clock/counter[0]_i_1_n_0
    SLICE_X36Y54         FDRE                                         r  clock/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.829     0.831    clock/clk
    SLICE_X36Y54         FDRE                                         r  clock/counter_reg[29]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.666ns  (logic 0.277ns (10.383%)  route 2.389ns (89.617%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           2.231     2.466    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.042     2.508 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.158     2.666    clock/counter[0]_i_1_n_0
    SLICE_X36Y54         FDRE                                         r  clock/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.829     0.831    clock/clk
    SLICE_X36Y54         FDRE                                         r  clock/counter_reg[30]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.666ns  (logic 0.277ns (10.383%)  route 2.389ns (89.617%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           2.231     2.466    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.042     2.508 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.158     2.666    clock/counter[0]_i_1_n_0
    SLICE_X36Y54         FDRE                                         r  clock/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.829     0.831    clock/clk
    SLICE_X36Y54         FDRE                                         r  clock/counter_reg[31]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.695ns  (logic 0.277ns (10.270%)  route 2.418ns (89.730%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           2.231     2.466    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.042     2.508 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.187     2.695    clock/counter[0]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.833     0.835    clock/clk
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.695ns  (logic 0.277ns (10.270%)  route 2.418ns (89.730%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           2.231     2.466    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.042     2.508 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.187     2.695    clock/counter[0]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.833     0.835    clock/clk
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.695ns  (logic 0.277ns (10.270%)  route 2.418ns (89.730%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           2.231     2.466    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.042     2.508 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.187     2.695    clock/counter[0]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.833     0.835    clock/clk
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.695ns  (logic 0.277ns (10.270%)  route 2.418ns (89.730%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           2.231     2.466    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.042     2.508 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.187     2.695    clock/counter[0]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.833     0.835    clock/clk
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.749ns  (logic 0.277ns (10.069%)  route 2.472ns (89.931%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           2.231     2.466    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.042     2.508 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.241     2.749    clock/counter[0]_i_1_n_0
    SLICE_X36Y51         FDRE                                         r  clock/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/clk
    SLICE_X36Y51         FDRE                                         r  clock/counter_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/address_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.143ns  (logic 1.591ns (17.400%)  route 7.552ns (82.600%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 9.796 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           5.255     6.722    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.846 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=25, routed)          2.297     9.143    rom/SR[0]
    SLICE_X9Y71          FDRE                                         r  rom/address_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.425     9.796    rom/CLK_100MHZ
    SLICE_X9Y71          FDRE                                         r  rom/address_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/address_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.143ns  (logic 1.591ns (17.400%)  route 7.552ns (82.600%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 9.796 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           5.255     6.722    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.846 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=25, routed)          2.297     9.143    rom/SR[0]
    SLICE_X9Y71          FDRE                                         r  rom/address_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.425     9.796    rom/CLK_100MHZ
    SLICE_X9Y71          FDRE                                         r  rom/address_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/address_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.143ns  (logic 1.591ns (17.400%)  route 7.552ns (82.600%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 9.796 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           5.255     6.722    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.846 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=25, routed)          2.297     9.143    rom/SR[0]
    SLICE_X9Y71          FDRE                                         r  rom/address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.425     9.796    rom/CLK_100MHZ
    SLICE_X9Y71          FDRE                                         r  rom/address_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/address_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.143ns  (logic 1.591ns (17.400%)  route 7.552ns (82.600%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 9.796 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           5.255     6.722    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.846 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=25, routed)          2.297     9.143    rom/SR[0]
    SLICE_X9Y71          FDRE                                         r  rom/address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.425     9.796    rom/CLK_100MHZ
    SLICE_X9Y71          FDRE                                         r  rom/address_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/address_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.143ns  (logic 1.591ns (17.400%)  route 7.552ns (82.600%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 9.796 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           5.255     6.722    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.846 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=25, routed)          2.297     9.143    rom/SR[0]
    SLICE_X9Y71          FDRE                                         r  rom/address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.425     9.796    rom/CLK_100MHZ
    SLICE_X9Y71          FDRE                                         r  rom/address_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/address_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.143ns  (logic 1.591ns (17.400%)  route 7.552ns (82.600%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 9.796 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           5.255     6.722    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.846 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=25, routed)          2.297     9.143    rom/SR[0]
    SLICE_X9Y71          FDRE                                         r  rom/address_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.425     9.796    rom/CLK_100MHZ
    SLICE_X9Y71          FDRE                                         r  rom/address_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/address_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.871ns  (logic 1.591ns (17.932%)  route 7.281ns (82.068%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 9.794 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           5.255     6.722    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.846 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=25, routed)          2.025     8.871    rom/SR[0]
    SLICE_X9Y72          FDRE                                         r  rom/address_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.423     9.794    rom/CLK_100MHZ
    SLICE_X9Y72          FDRE                                         r  rom/address_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/address_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.871ns  (logic 1.591ns (17.932%)  route 7.281ns (82.068%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 9.794 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           5.255     6.722    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.846 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=25, routed)          2.025     8.871    rom/SR[0]
    SLICE_X9Y72          FDRE                                         r  rom/address_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.423     9.794    rom/CLK_100MHZ
    SLICE_X9Y72          FDRE                                         r  rom/address_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/address_reg[15]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.871ns  (logic 1.591ns (17.932%)  route 7.281ns (82.068%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 9.794 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           5.255     6.722    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.846 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=25, routed)          2.025     8.871    rom/SR[0]
    SLICE_X8Y72          FDRE                                         r  rom/address_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.423     9.794    rom/CLK_100MHZ
    SLICE_X8Y72          FDRE                                         r  rom/address_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/address_reg[16]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.871ns  (logic 1.591ns (17.932%)  route 7.281ns (82.068%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 9.794 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           5.255     6.722    clock/LED1_OBUF
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.846 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=25, routed)          2.025     8.871    rom/SR[0]
    SLICE_X8Y72          FDRE                                         r  rom/address_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.423     9.794    rom/CLK_100MHZ
    SLICE_X8Y72          FDRE                                         r  rom/address_reg[16]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transformer/FSM_sequential_currReadState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.246ns (58.472%)  route 0.175ns (41.528%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.175     0.323    transformer/READY
    SLICE_X46Y50         LUT3 (Prop_lut3_I1_O)        0.098     0.421 r  transformer/FSM_sequential_currReadState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.421    transformer/currReadState__0[0]
    SLICE_X46Y50         FDRE                                         r  transformer/FSM_sequential_currReadState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.831     1.989    transformer/CLK_100MHZ
    SLICE_X46Y50         FDRE                                         r  transformer/FSM_sequential_currReadState_reg[0]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transformer/FSM_sequential_currReadState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.249ns (58.766%)  route 0.175ns (41.234%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.175     0.323    transformer/READY
    SLICE_X46Y50         LUT3 (Prop_lut3_I2_O)        0.101     0.424 r  transformer/FSM_sequential_currReadState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.424    transformer/currReadState__0[1]
    SLICE_X46Y50         FDRE                                         r  transformer/FSM_sequential_currReadState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.831     1.989    transformer/CLK_100MHZ
    SLICE_X46Y50         FDRE                                         r  transformer/FSM_sequential_currReadState_reg[1]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transformer/addressB_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.246ns (35.370%)  route 0.450ns (64.630%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.282     0.430    transformer/READY
    SLICE_X46Y50         LUT3 (Prop_lut3_I1_O)        0.098     0.528 r  transformer/addressB[9]_i_1/O
                         net (fo=11, routed)          0.168     0.696    transformer/addressB
    SLICE_X47Y50         FDRE                                         r  transformer/addressB_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.831     1.989    transformer/CLK_100MHZ
    SLICE_X47Y50         FDRE                                         r  transformer/addressB_reg[5]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transformer/addressB_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.246ns (35.370%)  route 0.450ns (64.630%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.282     0.430    transformer/READY
    SLICE_X46Y50         LUT3 (Prop_lut3_I1_O)        0.098     0.528 r  transformer/addressB[9]_i_1/O
                         net (fo=11, routed)          0.168     0.696    transformer/addressB
    SLICE_X47Y50         FDRE                                         r  transformer/addressB_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.831     1.989    transformer/CLK_100MHZ
    SLICE_X47Y50         FDRE                                         r  transformer/addressB_reg[6]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transformer/addressB_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.246ns (35.370%)  route 0.450ns (64.630%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.282     0.430    transformer/READY
    SLICE_X46Y50         LUT3 (Prop_lut3_I1_O)        0.098     0.528 r  transformer/addressB[9]_i_1/O
                         net (fo=11, routed)          0.168     0.696    transformer/addressB
    SLICE_X47Y50         FDRE                                         r  transformer/addressB_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.831     1.989    transformer/CLK_100MHZ
    SLICE_X47Y50         FDRE                                         r  transformer/addressB_reg[7]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transformer/addressB_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.246ns (35.370%)  route 0.450ns (64.630%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.282     0.430    transformer/READY
    SLICE_X46Y50         LUT3 (Prop_lut3_I1_O)        0.098     0.528 r  transformer/addressB[9]_i_1/O
                         net (fo=11, routed)          0.168     0.696    transformer/addressB
    SLICE_X47Y50         FDRE                                         r  transformer/addressB_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.831     1.989    transformer/CLK_100MHZ
    SLICE_X47Y50         FDRE                                         r  transformer/addressB_reg[8]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transformer/addressB_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.246ns (35.370%)  route 0.450ns (64.630%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.282     0.430    transformer/READY
    SLICE_X46Y50         LUT3 (Prop_lut3_I1_O)        0.098     0.528 r  transformer/addressB[9]_i_1/O
                         net (fo=11, routed)          0.168     0.696    transformer/addressB
    SLICE_X47Y50         FDRE                                         r  transformer/addressB_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.831     1.989    transformer/CLK_100MHZ
    SLICE_X47Y50         FDRE                                         r  transformer/addressB_reg[9]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_cooolgate_en_gate_99_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.246ns (33.271%)  route 0.493ns (66.729%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.282     0.430    transformer/READY
    SLICE_X46Y50         LUT3 (Prop_lut3_I1_O)        0.098     0.528 r  transformer/addressB[9]_i_1/O
                         net (fo=11, routed)          0.212     0.739    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X45Y50         FDCE                                         r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_cooolgate_en_gate_99_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.831     1.989    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X45Y50         FDCE                                         r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_cooolgate_en_gate_99_cooolDelFlop/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transformer/addressB_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.246ns (30.421%)  route 0.563ns (69.579%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.282     0.430    transformer/READY
    SLICE_X46Y50         LUT3 (Prop_lut3_I1_O)        0.098     0.528 r  transformer/addressB[9]_i_1/O
                         net (fo=11, routed)          0.281     0.809    transformer/addressB
    SLICE_X46Y51         FDRE                                         r  transformer/addressB_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.831     1.989    transformer/CLK_100MHZ
    SLICE_X46Y51         FDRE                                         r  transformer/addressB_reg[0]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transformer/addressB_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.246ns (30.421%)  route 0.563ns (69.579%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.282     0.430    transformer/READY
    SLICE_X46Y50         LUT3 (Prop_lut3_I1_O)        0.098     0.528 r  transformer/addressB[9]_i_1/O
                         net (fo=11, routed)          0.281     0.809    transformer/addressB
    SLICE_X46Y51         FDRE                                         r  transformer/addressB_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.831     1.989    transformer/CLK_100MHZ
    SLICE_X46Y51         FDRE                                         r  transformer/addressB_reg[1]/C





