5 14 101 4 *
8 /home/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (include4.vcd) 2 -o (include4.cdd) 2 -v (include4.v) 2 -I (include) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 include4.v 8 35 1
2 1 17 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 2 4 f000f 3 1 100c 0 0 1 1 c
2 3 4 b000b 2 1 100c 0 0 1 1 b
2 4 4 b000f 4 8 11c4 2 3 1 18 0 1 1 1 0 0
2 5 4 70007 0 1 1410 0 0 1 1 a
2 6 4 7000f 2 35 6 4 5
2 7 6 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 x 1 10 1070004 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 1 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 c 3 1 1070007 1 0 0 0 1 17 0 1 0 1 1 0
1 a 4 2 60005 1 0 0 0 1 17 1 1 0 0 0 0
4 1 1 0 0 17
4 6 f 6 6 29
4 7 1 0 0 31
3 1 main.$u0 "main.$u0" 0 include4.v 0 22 1
2 8 18 50008 1 0 21004 0 0 1 16 0 0
2 9 18 10001 0 1 1410 0 0 1 1 x
2 10 18 10008 1 37 16 8 9
2 11 19 20003 1 0 1008 0 0 32 48 14 0
2 12 19 10003 2 2c 900a 11 0 32 18 0 ffffffff 0 0 0 0
2 13 20 20003 1 0 1008 0 0 32 48 14 0
2 14 20 10003 1 2c 9002 13 0 32 18 0 ffffffff 0 0 0 0
2 15 21 60006 0 1 1010 0 0 1 1 x
2 16 21 50005 0 1b 1020 15 0 1 18 0 1 0 0 0 0
2 17 21 10001 0 1 1410 0 0 1 1 x
2 18 21 10006 0 37 32 16 17
4 18 0 0 0 21
4 14 0 18 0 20
4 12 0 14 0 19
4 10 11 12 12 18
3 1 main.$u1 "main.$u1" 0 include/inc_body.v 0 19 1
2 19 7 50008 1 0 21004 0 0 1 16 0 0
2 20 7 10001 0 1 1410 0 0 1 1 b
2 21 7 10008 1 37 16 19 20
2 22 8 50008 1 0 21004 0 0 1 16 0 0
2 23 8 10001 0 1 1410 0 0 1 1 c
2 24 8 10008 1 37 16 22 23
2 25 9 20002 1 0 1008 0 0 32 48 5 0
2 26 9 10002 2 2c 900a 25 0 32 18 0 ffffffff 0 0 0 0
2 27 10 50008 1 0 21008 0 0 1 16 1 0
2 28 10 10001 0 1 1410 0 0 1 1 c
2 29 10 10008 1 37 1a 27 28
2 30 11 20002 1 0 1008 0 0 32 48 5 0
2 31 11 10002 2 2c 900a 30 0 32 18 0 ffffffff 0 0 0 0
2 32 12 50008 1 0 21004 0 0 1 16 0 0
2 33 12 10001 0 1 1410 0 0 1 1 c
2 34 12 10008 1 37 16 32 33
2 35 13 20002 1 0 1008 0 0 32 48 5 0
2 36 13 10002 2 2c 900a 35 0 32 18 0 ffffffff 0 0 0 0
2 37 14 50008 1 0 21008 0 0 1 16 1 0
2 38 14 10001 0 1 1410 0 0 1 1 b
2 39 14 10008 1 37 1a 37 38
2 40 15 20002 1 0 1008 0 0 32 48 5 0
2 41 15 10002 1 2c 9002 40 0 32 18 0 ffffffff 0 0 0 0
2 42 16 50008 0 0 21010 0 0 1 16 1 0
2 43 16 10001 0 1 1410 0 0 1 1 c
2 44 16 10008 0 37 32 42 43
2 45 17 20002 0 0 1010 0 0 32 48 5 0
2 46 17 10002 0 2c 9022 45 0 32 18 0 ffffffff 0 0 0 0
2 47 0 0 0 5a 1002 0 0 1 18 0 1 0 0 0 0
4 47 0 0 0 43
4 46 0 47 0 42
4 44 0 46 46 41
4 41 0 44 0 40
4 39 0 41 41 39
4 36 0 39 0 38
4 34 0 36 36 37
4 31 0 34 0 36
4 29 0 31 31 35
4 26 0 29 0 34
4 24 0 26 26 33
4 21 11 24 24 32
3 1 main.$u2 "main.$u2" 0 include4.v 0 33 1
