Fitter Route Stage Report for top
Fri May  8 23:41:08 2020
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Routing Usage Summary
  3. Estimated Delay Added for Hold Timing Summary
  4. Estimated Delay Added for Hold Timing Details



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+------------------------------+-----------------------------+
; Routing Resource Type        ; Usage                       ;
+------------------------------+-----------------------------+
; Block interconnects          ; 4,471 / 3,375,986 ( < 1 % ) ;
; C27 interconnects            ; 1 / 56,741 ( < 1 % )        ;
; C4 interconnects             ; 1,450 / 2,570,048 ( < 1 % ) ;
; Direct links                 ; 1,348 / 3,375,986 ( < 1 % ) ;
; Global clocks                ; 1 / 32 ( 3 % )              ;
; Periphery clocks             ; 0 / 910 ( 0 % )             ;
; R3 interconnects             ; 1,046 / 1,214,760 ( < 1 % ) ;
; R32 interconnects            ; 3 / 99,472 ( < 1 % )        ;
; R32/C27 interconnect drivers ; 4 / 385,136 ( < 1 % )       ;
; R6 interconnects             ; 1,515 / 2,336,152 ( < 1 % ) ;
; Regional clock lefts         ; 0 / 16 ( 0 % )              ;
; Regional clock out bottoms   ; 0 / 16 ( 0 % )              ;
; Regional clock out tops      ; 0 / 16 ( 0 % )              ;
; Regional clock rights        ; 0 / 16 ( 0 % )              ;
; Regional clocks              ; 0 / 16 ( 0 % )              ;
; Spine buffers                ; 2 / 704 ( < 1 % )           ;
; Spine clocks                 ; 2 / 1,056 ( < 1 % )         ;
; Spine feedthroughs           ; 0 / 1,024 ( 0 % )           ;
+------------------------------+-----------------------------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 175.2             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                        ;
+-----------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------+
; Source Register                                           ; Destination Register                                                                 ; Delay Added in ns ;
+-----------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------+
; main_inst|main_if_end267_origem_1388_reg[0]~RTM_2         ; main_inst|main_entry_indice_e|altsyncram_component|auto_generated|ram_block1a13~reg0 ; 0.480             ;
; main_inst|main_if_end267_39_reg[0]~RTM                    ; main_inst|main_entry_indice_e|altsyncram_component|auto_generated|ram_block1a13~reg0 ; 0.455             ;
; main_inst|main_if_end267_39_reg[1]~RTM_2                  ; main_inst|main_entry_indice_e|altsyncram_component|auto_generated|ram_block1a13~reg0 ; 0.451             ;
; main_inst|main_if_end267_origem_1388_reg[4]~RTM_6         ; main_inst|main_if_end267_origem_1388_reg[4]~RTM                                      ; 0.445             ;
; main_inst|main_if_end267_39_reg[4]~RTM_11                 ; main_inst|main_if_end267_39_reg[4]~RTM                                               ; 0.429             ;
; main_inst|main_if_end267_39_reg[3]~RTM                    ; main_inst|main_if_end267_origem_1388_reg[3]~RTM                                      ; 0.428             ;
; main_inst|main_if_end267_39_reg[2]~RTM                    ; main_inst|main_if_end267_origem_1388_reg[2]~RTM                                      ; 0.426             ;
; main_inst|main_if_end267_origem_1388_reg[3]~RTM_5         ; main_inst|main_if_end267_origem_1388_reg[3]~RTM                                      ; 0.416             ;
; main_inst|main_for_body254_i_2389_reg[5]                  ; main_inst|main_for_body254_inc295_reg[4]~RTM                                         ; 0.407             ;
; main_inst|main_if_end267_39_reg[4]~RTM_12                 ; main_inst|main_if_end267_39_reg[4]~RTM                                               ; 0.402             ;
; main_inst|main_if_end267_39_reg[4]~RTM                    ; main_inst|main_if_end267_origem_1388_reg[4]~RTM                                      ; 0.385             ;
; main_inst|main_for_cond140_preheader_j135_0396_reg[0]     ; main_inst|main_for_cond140_preheader_j135_0396_reg[5]~RTM                            ; 0.384             ;
; main_inst|main_for_body254_i_2389_reg[4]                  ; main_inst|main_for_body254_inc295_reg[4]~RTM                                         ; 0.379             ;
; main_inst|main_for_body157_i_0394_reg[0]                  ; main_inst|main_for_body157_i_0394_reg[3]~RTM                                         ; 0.374             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[9]             ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a9~reg0    ; 0.372             ;
; main_inst|main_for_cond140_preheader_j135_0396_reg[4]     ; main_inst|main_for_cond140_preheader_j135_0396_reg[5]~RTM                            ; 0.370             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[7]             ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a7~reg0    ; 0.367             ;
; main_inst|main_for_body157_i_0394_reg[4]                  ; main_inst|main_for_body157_i_0394_reg[3]~RTM                                         ; 0.365             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[24]            ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a24~reg0   ; 0.351             ;
; main_inst|main_for_cond174_preheader_13_reg[0]            ; main_inst|main_for_cond174_preheader_13_reg[1]~RTM                                   ; 0.350             ;
; main_inst|main_for_body157_i_0394_reg[1]                  ; main_inst|main_for_body157_i_0394_reg[3]~RTM                                         ; 0.348             ;
; main_inst|main_for_body_i_i_27_reg[8]                     ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[8]~RTM_13                             ; 0.347             ;
; main_inst|main_for_cond140_preheader_j135_0396_reg[1]     ; main_inst|main_for_cond140_preheader_j135_0396_reg[5]~RTM                            ; 0.347             ;
; main_inst|main_for_body176_us_17_reg[0]~RTM_18            ; main_inst|main_for_inc245_us_22_reg[17]                                              ; 0.346             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[21]            ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a21~reg0   ; 0.343             ;
; main_inst|main_for_cond125_preheader_j123_0398_reg[4]     ; main_inst|main_for_cond125_preheader_j123_0398_reg[0]~RTM                            ; 0.340             ;
; main_inst|main_for_body_i_i_27_reg[14]                    ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[14]~RTM_19                            ; 0.340             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[8]             ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a8~reg0    ; 0.340             ;
; main_inst|main_for_cond125_preheader_j123_0398_reg[1]     ; main_inst|main_for_cond125_preheader_j123_0398_reg[0]~RTM                            ; 0.338             ;
; main_inst|main_for_body176_us_17_reg[0]~RTM_4             ; main_inst|main_for_inc245_us_22_reg[3]                                               ; 0.337             ;
; main_inst|main_for_body176_us_17_reg[0]~RTM_14            ; main_inst|main_for_inc245_us_22_reg[13]                                              ; 0.334             ;
; main_inst|main_for_inc245_6_46_reg[11]                    ; main_inst|main_for_inc245_6_scevgep38_reg[13]                                        ; 0.333             ;
; main_inst|main_for_body_i_i_27_reg[22]                    ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[22]~RTM_27                            ; 0.332             ;
; main_inst|main_for_body_i_i_057_i_reg[1]~RTM_10           ; main_inst|main_for_body_i_26_reg[9]                                                  ; 0.331             ;
; main_inst|main_for_body162_j_0393_reg[1]~RTM_19           ; main_inst|main_for_body162_11_reg[18]                                                ; 0.329             ;
; main_inst|main_for_body176_us_17_reg[0]~RTM_8             ; main_inst|main_for_inc245_us_22_reg[7]                                               ; 0.328             ;
; main_inst|main_for_body_i_i_057_i_reg[1]~RTM_3            ; main_inst|main_for_body_i_26_reg[2]                                                  ; 0.325             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[25]            ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a25~reg0   ; 0.320             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[5]             ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a5~reg0    ; 0.319             ;
; main_inst|main_for_inc245_6_scevgep31_reg[5]              ; main_inst|main_for_inc245_6_scevgep39_reg[5]                                         ; 0.319             ;
; main_inst|main_for_body176_us_18_reg[9]                   ; main_inst|main_for_body176_us_scevgep25_reg[11]                                      ; 0.318             ;
; main_inst|main_for_body_i_i_057_i_reg[1]~RTM_29           ; main_inst|main_for_body_i_26_reg[28]                                                 ; 0.318             ;
; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[17]~RTM_22 ; main_inst|main_for_body_i_i_min_index_012_i_i_reg[17]                                ; 0.317             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[3]             ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a3~reg0    ; 0.316             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[1]             ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a1~reg0    ; 0.316             ;
; main_inst|main_for_body_i_i_27_reg[27]                    ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[27]~RTM_32                            ; 0.316             ;
; main_inst|main_for_body176_us_17_reg[0]                   ; main_inst|main_for_body176_us_sr_add84_reg[1]                                        ; 0.315             ;
; main_inst|main_if_end267_origem_1388_reg[5]~RTM_7         ; main_inst|main_if_end267_origem_1388_reg[5]~RTM                                      ; 0.315             ;
; main_inst|main_for_body_i_i_057_i_reg[1]~RTM_18           ; main_inst|main_for_body_i_26_reg[17]                                                 ; 0.314             ;
; main_inst|main_for_body_i_i_27_reg[20]                    ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[20]~RTM_25                            ; 0.313             ;
; main_inst|main_if_end267_39_reg[5]~RTM_13                 ; main_inst|main_if_end267_39_reg[5]~RTM                                               ; 0.313             ;
; main_inst|main_for_body176_us_17_reg[0]~RTM_16            ; main_inst|main_for_inc245_us_22_reg[15]                                              ; 0.311             ;
; main_inst|main_if_end267_39_reg[1]~RTM_4RTM               ; main_inst|main_entry_indice_e|altsyncram_component|auto_generated|ram_block1a13~reg0 ; 0.311             ;
; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[25]~RTM    ; main_inst|main_for_body_i_i_min_index_012_i_i_reg[25]                                ; 0.310             ;
; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[21]~RTM    ; main_inst|main_for_body_i_i_min_index_012_i_i_reg[21]                                ; 0.310             ;
; main_inst|main_for_body_i_i_min_011_i_i_reg[0]            ; main_inst|main_for_inc_i_i_min_1_i_i_reg[0]~RTM                                      ; 0.310             ;
; main_inst|main_for_body_i_i_057_i_reg[1]~RTM_8            ; main_inst|main_for_body_i_26_reg[7]                                                  ; 0.309             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[2]      ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[2]~RTM                                ; 0.309             ;
; main_inst|main_for_body_i_i_27_reg[15]                    ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[15]~RTM_20                            ; 0.309             ;
; main_inst|main_for_body162_j_0393_reg[1]~RTM_17           ; main_inst|main_for_body162_11_reg[16]                                                ; 0.307             ;
; main_inst|main_for_inc245_6_49_reg[10]                    ; main_inst|main_for_inc245_6_scevgep35_reg[12]                                        ; 0.307             ;
; main_inst|main_for_body176_us_19_reg[10]                  ; main_inst|main_for_body176_us_scevgep24_reg[12]                                      ; 0.307             ;
; main_inst|main_for_inc245_6_51_reg[6]                     ; main_inst|main_for_inc245_6_scevgep33_reg[8]                                         ; 0.307             ;
; main_inst|main_for_body_i_i_27_reg[30]                    ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[30]~RTM_35                            ; 0.306             ;
; main_inst|main_for_body176_us_17_reg[0]~RTM_20            ; main_inst|main_for_inc245_us_22_reg[19]                                              ; 0.305             ;
; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[21]~RTM_26 ; main_inst|main_for_body_i_i_min_index_012_i_i_reg[21]                                ; 0.305             ;
; main_inst|main_for_body162_j_0393_reg[1]~RTM_29           ; main_inst|main_for_body162_11_reg[28]                                                ; 0.304             ;
; main_inst|main_for_body176_us_17_reg[0]~RTM_10            ; main_inst|main_for_inc245_us_22_reg[9]                                               ; 0.304             ;
; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[25]~RTM_30 ; main_inst|main_for_body_i_i_min_index_012_i_i_reg[25]                                ; 0.304             ;
; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[3]~RTM     ; main_inst|main_for_inc_i_i_bit_select1_reg[3]                                        ; 0.304             ;
; main_inst|main_for_inc245_us_22_reg[20]                   ; main_inst|main_for_body176_us_17_reg[20]                                             ; 0.303             ;
; main_inst|main_for_inc245_us_22_reg[1]                    ; main_inst|main_for_body176_us_17_reg[1]                                              ; 0.302             ;
; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[0]~RTM_5   ; main_inst|main_for_inc_i_i_bit_select1_reg[0]                                        ; 0.302             ;
; main_inst|main_for_body176_us_17_reg[0]~RTM_17            ; main_inst|main_for_inc245_us_22_reg[16]                                              ; 0.301             ;
; main_inst|main_for_inc245_us_22_reg[12]                   ; main_inst|main_for_body176_us_17_reg[12]                                             ; 0.301             ;
; main_inst|main_for_body_i_i_min_011_i_i_reg[24]           ; main_inst|main_for_inc_i_i_min_1_i_i_reg[24]~RTM                                     ; 0.301             ;
; main_inst|main_for_inc245_us_22_reg[2]                    ; main_inst|main_for_body176_us_17_reg[2]                                              ; 0.301             ;
; main_inst|main_for_inc245_6_51_reg[5]                     ; main_inst|main_for_inc245_6_scevgep33_reg[7]                                         ; 0.300             ;
; main_inst|main_for_body_i_i_27_reg[0]                     ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[0]~RTM_5                              ; 0.300             ;
; main_inst|main_for_inc245_us_22_reg[5]                    ; main_inst|main_for_body176_us_17_reg[5]                                              ; 0.300             ;
; main_inst|main_for_body254_i_2389_reg[2]                  ; main_inst|main_for_body254_inc295_reg[4]~RTM                                         ; 0.299             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[22]            ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a22~reg0   ; 0.299             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[4]             ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a4~reg0    ; 0.299             ;
; main_inst|main_for_body176_us_17_reg[0]~RTM_2             ; main_inst|main_for_inc245_us_22_reg[1]                                               ; 0.297             ;
; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[26]~RTM    ; main_inst|main_for_body_i_i_min_index_012_i_i_reg[26]                                ; 0.297             ;
; main_inst|main_for_inc245_us_22_reg[27]                   ; main_inst|main_for_body176_us_17_reg[27]                                             ; 0.296             ;
; main_inst|main_for_body_i_i_27_reg[11]                    ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[11]~RTM_16                            ; 0.296             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[18]     ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[18]~RTM                               ; 0.295             ;
; main_inst|main_for_body_i_i_min_011_i_i_reg[14]           ; main_inst|main_for_inc_i_i_min_1_i_i_reg[14]~RTM                                     ; 0.295             ;
; main_inst|main_if_end267_origem_1388_reg[2]~RTM_4         ; main_inst|main_if_end267_origem_1388_reg[2]~RTM                                      ; 0.294             ;
; main_inst|main_for_inc245_6_45_reg[10]                    ; main_inst|main_for_inc245_6_scevgep39_reg[12]                                        ; 0.293             ;
; main_inst|main_for_body176_us_19_reg[7]                   ; main_inst|main_for_body176_us_scevgep24_reg[9]                                       ; 0.293             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[20]     ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[20]~RTM                               ; 0.293             ;
; main_inst|main_dijkstra_exit_38_reg[5]                    ; main_inst|main_if_end267_39_reg[5]~RTM_13                                            ; 0.292             ;
; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[3]~RTM_8   ; main_inst|main_for_inc_i_i_bit_select1_reg[3]                                        ; 0.292             ;
; main_inst|main_for_body176_us_17_reg[0]~RTM_30            ; main_inst|main_for_inc245_us_22_reg[29]                                              ; 0.291             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[0]      ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[0]~RTM                                ; 0.291             ;
; main_inst|main_for_body_i_i_27_reg[23]                    ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[23]~RTM_28                            ; 0.291             ;
; main_inst|main_for_body176_us_17_reg[14]                  ; main_inst|main_for_body176_us_cmp178_us_reg                                          ; 0.291             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[9]      ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[9]~RTM                                ; 0.291             ;
+-----------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


