Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date             : Wed Jun 25 15:02:50 2025
| Host             : nisitha-laptop running 64-bit Ubuntu 22.04.5 LTS
| Command          : report_power -file top_module_power_routed.rpt -pb top_module_power_summary_routed.pb -rpx top_module_power_routed.rpx
| Design           : top_module
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 76.475 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 75.727                           |
| Device Static (W)        | 0.747                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    10.606 |     1804 |       --- |             --- |
|   LUT as Logic           |     9.320 |      877 |     17600 |            4.98 |
|   LUT as Distributed RAM |     0.706 |       76 |      6000 |            1.27 |
|   Register               |     0.392 |      548 |     35200 |            1.56 |
|   CARRY4                 |     0.180 |       36 |      4400 |            0.82 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   F7/F8 Muxes            |     0.002 |        1 |     17600 |           <0.01 |
|   Others                 |     0.000 |       10 |       --- |             --- |
| Signals                  |    12.489 |     1446 |       --- |             --- |
| I/O                      |    52.632 |       67 |       100 |           67.00 |
| Static Power             |     0.747 |          |           |                 |
| Total                    |    76.475 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    23.228 |      23.099 |      0.129 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     4.348 |       4.308 |      0.040 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |    24.930 |      24.929 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.011 |       0.000 |      0.011 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| top_module             |    75.727 |
|   dmem_inst            |     0.189 |
|     ram_reg_0_63_0_0   |     0.006 |
|     ram_reg_0_63_10_10 |     0.006 |
|     ram_reg_0_63_11_11 |     0.006 |
|     ram_reg_0_63_12_12 |     0.006 |
|     ram_reg_0_63_13_13 |     0.006 |
|     ram_reg_0_63_14_14 |     0.006 |
|     ram_reg_0_63_15_15 |     0.006 |
|     ram_reg_0_63_16_16 |     0.006 |
|     ram_reg_0_63_17_17 |     0.006 |
|     ram_reg_0_63_18_18 |     0.006 |
|     ram_reg_0_63_19_19 |     0.005 |
|     ram_reg_0_63_1_1   |     0.007 |
|     ram_reg_0_63_20_20 |     0.006 |
|     ram_reg_0_63_21_21 |     0.004 |
|     ram_reg_0_63_22_22 |     0.006 |
|     ram_reg_0_63_23_23 |     0.006 |
|     ram_reg_0_63_24_24 |     0.006 |
|     ram_reg_0_63_25_25 |     0.006 |
|     ram_reg_0_63_26_26 |     0.006 |
|     ram_reg_0_63_27_27 |     0.006 |
|     ram_reg_0_63_28_28 |     0.006 |
|     ram_reg_0_63_29_29 |     0.006 |
|     ram_reg_0_63_2_2   |     0.006 |
|     ram_reg_0_63_30_30 |     0.006 |
|     ram_reg_0_63_31_31 |     0.002 |
|     ram_reg_0_63_3_3   |     0.006 |
|     ram_reg_0_63_4_4   |     0.006 |
|     ram_reg_0_63_5_5   |     0.006 |
|     ram_reg_0_63_6_6   |     0.006 |
|     ram_reg_0_63_7_7   |     0.006 |
|     ram_reg_0_63_8_8   |     0.006 |
|     ram_reg_0_63_9_9   |     0.006 |
|   rv                   |    22.868 |
|     controller_01      |     0.363 |
|       pipreg_d_to_e    |     0.322 |
|       pipreg_e_to_m    |     0.008 |
|       pipreg_m_to_w    |     0.034 |
|     datapath_01        |    22.506 |
|       u_alu            |     0.251 |
|       u_id_iex         |    13.374 |
|       u_iex_imem       |     2.405 |
|       u_if             |     2.156 |
|       u_if_id          |     1.208 |
|       u_imem_iw        |     1.553 |
|       u_pcadd4         |     0.237 |
|       u_pcaddbranch    |     0.058 |
|       u_rf             |     1.264 |
+------------------------+-----------+


