# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Filter_Hardware.srcs/sources_1/bd/my_DSP_Hardware/ipshared/ec67/hdl" --include "../../../../Filter_Hardware.srcs/sources_1/bd/my_DSP_Hardware/ipshared/5bb9/hdl/verilog" --include "../../../../Filter_Hardware.srcs/sources_1/bd/my_DSP_Hardware/ipshared/70fd/hdl" --include "C:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Filter_Hardware.ip_user_files/bd/my_DSP_Hardware/ip/my_DSP_Hardware_processing_system7_0_0/sim/my_DSP_Hardware_processing_system7_0_0.v" \
"../../../../../../../Users/kibii/OneDrive/Studienkolleg/Vivado/AD_Converter/AD_Converter.srcs/sources_1/new/my_AD_Converter.v" \
"../../../../Filter_Hardware.ip_user_files/bd/my_DSP_Hardware/ip/my_DSP_Hardware_my_AD_Converter_0_0/sim/my_DSP_Hardware_my_AD_Converter_0_0.v" \
"../../../../../../../Users/kibii/OneDrive/Studienkolleg/Vivado/DA_Converter/DA_Converter.srcs/sources_1/new/my_DA_Converter.v" \
"../../../../Filter_Hardware.ip_user_files/bd/my_DSP_Hardware/ip/my_DSP_Hardware_my_DA_Converter_0_0/sim/my_DSP_Hardware_my_DA_Converter_0_0.v" \
"../../../../../../../Users/kibii/OneDrive/Studienkolleg/Vivado/Vector_Length_Mod/Vector_Length_Mod.srcs/sources_1/new/my_Vector_Length_Mod.v" \
"../../../../Filter_Hardware.ip_user_files/bd/my_DSP_Hardware/ip/my_DSP_Hardware_my_Vector_Length_Mod_0_0/sim/my_DSP_Hardware_my_Vector_Length_Mod_0_0.v" \
"../../../../Filter_Hardware.ip_user_files/bd/my_DSP_Hardware/sim/my_DSP_Hardware.v" \
"../../../../../../../Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_DSP.v" \
"../../../../../../../Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_Filter.v" \
"../../../../Filter_Hardware.ip_user_files/bd/my_DSP_Hardware/ip/my_DSP_Hardware_my_Filter_0_0/sim/my_DSP_Hardware_my_Filter_0_0.v" \
"../../../../Filter_Hardware.srcs/sources_1/bd/my_DSP_Hardware/hdl/my_DSP_Hardware_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
