# ðŸ‘‹ Hi, I'm Abhinav Reddy Mosali

ðŸŽ“ Masterâ€™s in Computer Engineering @ Syracuse University  
ðŸ”§ VLSI | RTL Design | UVM | FPGA | SystemVerilog  
ðŸ’¡ Passionate about Digital Design & Functional Verification

## ðŸ“‚ Projects
	â€¢	MIPS32 Processor Design and Simulation
	â€¢	MESI-Based Multicore L1 Cache Functional Verification
	â€¢	UVM Testbench for HTAX Crossbar Verification
	â€¢	FPGA-Based IoT Secure Communication System
	â€¢	IoT MQTT Simulator (Python + ThingSpeak)


## ðŸ“« Contact Me
- [LinkedIn](https://www.linkedin.com/in/abhinavmosali/)
- ðŸ“§ abhinavreddymosali2001@gmail.com
