Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct 10 01:25:36 2018
| Host         : DESKTOP-89ULBBA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file testbench_timing_summary_routed.rpt -pb testbench_timing_summary_routed.pb -rpx testbench_timing_summary_routed.rpx -warn_on_violation
| Design       : testbench
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.792        0.000                      0                12529        0.084        0.000                      0                12529        3.000        0.000                       0                  2103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
dcm1/inst/clk_in1     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                         8.465        0.000                      0                    1        0.300        0.000                      0                    1        4.500        0.000                       0                     2  
dcm1/inst/clk_in1                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        4.805        0.000                      0                10607        0.084        0.000                      0                10607        8.750        0.000                       0                  1918  
  clk_out2_clk_wiz_0       21.315        0.000                      0                 1880        0.173        0.000                      0                 1880       19.500        0.000                       0                   179  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk                 clk_out1_clk_wiz_0        0.792        0.000                      0                   41        2.887        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.465ns  (required time - arrival time)
  Source:                 reset_l_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_l_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.456ns (25.345%)  route 1.343ns (74.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.668ns = ( 13.668 - 10.000 ) 
    Source Clock Delay      (SCD):    3.624ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.142     3.624    clk_IBUF
    SLICE_X39Y117        FDRE                                         r  reset_l_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.456     4.080 r  reset_l_temp_reg/Q
                         net (fo=1, routed)           1.343     5.423    reset_l_temp
    SLICE_X39Y106        FDRE                                         r  reset_l_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.257    13.668    clk_IBUF
    SLICE_X39Y106        FDRE                                         r  reset_l_sync_reg/C
                         clock pessimism              0.317    13.985    
                         clock uncertainty           -0.035    13.949    
    SLICE_X39Y106        FDRE (Setup_fdre_C_D)       -0.061    13.888    reset_l_sync_reg
  -------------------------------------------------------------------
                         required time                         13.888    
                         arrival time                          -5.423    
  -------------------------------------------------------------------
                         slack                                  8.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 reset_l_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_l_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.141ns (22.303%)  route 0.491ns (77.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.868     1.118    clk_IBUF
    SLICE_X39Y117        FDRE                                         r  reset_l_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.141     1.259 r  reset_l_temp_reg/Q
                         net (fo=1, routed)           0.491     1.750    reset_l_temp
    SLICE_X39Y106        FDRE                                         r  reset_l_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.247     1.684    clk_IBUF
    SLICE_X39Y106        FDRE                                         r  reset_l_sync_reg/C
                         clock pessimism             -0.305     1.379    
    SLICE_X39Y106        FDRE (Hold_fdre_C_D)         0.070     1.449    reset_l_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y106  reset_l_sync_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y117  reset_l_temp_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y106  reset_l_sync_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y106  reset_l_sync_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y117  reset_l_temp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y117  reset_l_temp_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y106  reset_l_sync_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y117  reset_l_temp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y106  reset_l_sync_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y117  reset_l_temp_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  dcm1/inst/clk_in1
  To Clock:  dcm1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dcm1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcm1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  dcm1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 rsrc1/rsrccontrol/upc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.481ns  (logic 1.306ns (9.019%)  route 13.175ns (90.981%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.709ns = ( 17.291 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.623    -2.399    rsrc1/rsrccontrol/clk_out1
    SLICE_X40Y103        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456    -1.943 f  rsrc1/rsrccontrol/upc_reg[6]/Q
                         net (fo=57, routed)          1.406    -0.537    rsrc1/rsrccontrol/upc[6]
    SLICE_X34Y102        LUT5 (Prop_lut5_I3_O)        0.150    -0.387 r  rsrc1/rsrccontrol/mdi[31]_i_3/O
                         net (fo=1, routed)           0.452     0.065    rsrc1/rsrccontrol/mdi[31]_i_3_n_0
    SLICE_X34Y102        LUT5 (Prop_lut5_I0_O)        0.328     0.393 r  rsrc1/rsrccontrol/mdi[31]_i_1/O
                         net (fo=34, routed)          0.942     1.335    rsrc1/rsrcmareg/E[0]
    SLICE_X45Y98         LUT4 (Prop_lut4_I3_O)        0.124     1.459 r  rsrc1/rsrcmareg/myrom_i_55/O
                         net (fo=64, routed)          1.474     2.933    rsrc1/rsrcmareg/myrom_i_55_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.057 r  rsrc1/rsrcmareg/myrom_i_41/O
                         net (fo=1, routed)           1.147     4.204    rsrc1/rsrcmareg/myrom_i_41_n_0
    SLICE_X49Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.328 r  rsrc1/rsrcmareg/myrom_i_7/O
                         net (fo=145, routed)         7.754    12.082    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.722    17.291    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.418    17.708    
                         clock uncertainty           -0.084    17.625    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    16.888    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.888    
                         arrival time                         -12.082    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.862ns  (required time - arrival time)
  Source:                 rsrc1/rsrccontrol/upc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.424ns  (logic 1.306ns (9.055%)  route 13.118ns (90.945%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.710ns = ( 17.290 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.623    -2.399    rsrc1/rsrccontrol/clk_out1
    SLICE_X40Y103        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456    -1.943 f  rsrc1/rsrccontrol/upc_reg[6]/Q
                         net (fo=57, routed)          1.406    -0.537    rsrc1/rsrccontrol/upc[6]
    SLICE_X34Y102        LUT5 (Prop_lut5_I3_O)        0.150    -0.387 r  rsrc1/rsrccontrol/mdi[31]_i_3/O
                         net (fo=1, routed)           0.452     0.065    rsrc1/rsrccontrol/mdi[31]_i_3_n_0
    SLICE_X34Y102        LUT5 (Prop_lut5_I0_O)        0.328     0.393 r  rsrc1/rsrccontrol/mdi[31]_i_1/O
                         net (fo=34, routed)          0.942     1.335    rsrc1/rsrcmareg/E[0]
    SLICE_X45Y98         LUT4 (Prop_lut4_I3_O)        0.124     1.459 r  rsrc1/rsrcmareg/myrom_i_55/O
                         net (fo=64, routed)          1.474     2.933    rsrc1/rsrcmareg/myrom_i_55_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.057 r  rsrc1/rsrcmareg/myrom_i_41/O
                         net (fo=1, routed)           1.147     4.204    rsrc1/rsrcmareg/myrom_i_41_n_0
    SLICE_X49Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.328 r  rsrc1/rsrcmareg/myrom_i_7/O
                         net (fo=145, routed)         7.697    12.025    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y38         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.721    17.290    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.418    17.708    
                         clock uncertainty           -0.084    17.624    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    16.887    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.887    
                         arrival time                         -12.025    
  -------------------------------------------------------------------
                         slack                                  4.862    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 rsrc1/rsrccontrol/upc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.184ns  (logic 1.331ns (9.384%)  route 12.853ns (90.616%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.709ns = ( 17.291 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.623    -2.399    rsrc1/rsrccontrol/clk_out1
    SLICE_X40Y103        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456    -1.943 f  rsrc1/rsrccontrol/upc_reg[6]/Q
                         net (fo=57, routed)          1.406    -0.537    rsrc1/rsrccontrol/upc[6]
    SLICE_X34Y102        LUT5 (Prop_lut5_I3_O)        0.150    -0.387 r  rsrc1/rsrccontrol/mdi[31]_i_3/O
                         net (fo=1, routed)           0.452     0.065    rsrc1/rsrccontrol/mdi[31]_i_3_n_0
    SLICE_X34Y102        LUT5 (Prop_lut5_I0_O)        0.328     0.393 r  rsrc1/rsrccontrol/mdi[31]_i_1/O
                         net (fo=34, routed)          0.942     1.335    rsrc1/rsrcmareg/E[0]
    SLICE_X45Y98         LUT4 (Prop_lut4_I3_O)        0.124     1.459 r  rsrc1/rsrcmareg/myrom_i_55/O
                         net (fo=64, routed)          1.496     2.955    rsrc1/rsrcmareg/myrom_i_55_n_0
    SLICE_X43Y89         LUT3 (Prop_lut3_I0_O)        0.124     3.079 r  rsrc1/rsrcmareg/myrom_i_48/O
                         net (fo=1, routed)           0.635     3.714    rsrc1/rsrcmareg/myrom_i_48_n_0
    SLICE_X43Y89         LUT2 (Prop_lut2_I1_O)        0.149     3.863 r  rsrc1/rsrcmareg/myrom_i_10/O
                         net (fo=145, routed)         7.922    11.785    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.722    17.291    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.418    17.708    
                         clock uncertainty           -0.084    17.625    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.945    16.680    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.680    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 rsrc1/rsrccontrol/upc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.112ns  (logic 1.331ns (9.432%)  route 12.781ns (90.568%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.709ns = ( 17.291 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.623    -2.399    rsrc1/rsrccontrol/clk_out1
    SLICE_X40Y103        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456    -1.943 f  rsrc1/rsrccontrol/upc_reg[6]/Q
                         net (fo=57, routed)          1.406    -0.537    rsrc1/rsrccontrol/upc[6]
    SLICE_X34Y102        LUT5 (Prop_lut5_I3_O)        0.150    -0.387 r  rsrc1/rsrccontrol/mdi[31]_i_3/O
                         net (fo=1, routed)           0.452     0.065    rsrc1/rsrccontrol/mdi[31]_i_3_n_0
    SLICE_X34Y102        LUT5 (Prop_lut5_I0_O)        0.328     0.393 r  rsrc1/rsrccontrol/mdi[31]_i_1/O
                         net (fo=34, routed)          1.137     1.530    rsrc1/rsrcmareg/E[0]
    SLICE_X40Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.654 r  rsrc1/rsrcmareg/myrom_i_57/O
                         net (fo=64, routed)          1.238     2.893    rsrc1/rsrcmareg/myrom_i_57_n_0
    SLICE_X44Y89         LUT3 (Prop_lut3_I1_O)        0.124     3.017 r  rsrc1/rsrcmareg/myrom_i_46/O
                         net (fo=1, routed)           0.670     3.687    rsrc1/rsrcmareg/myrom_i_46_n_0
    SLICE_X44Y89         LUT2 (Prop_lut2_I1_O)        0.149     3.836 r  rsrc1/rsrcmareg/myrom_i_9/O
                         net (fo=145, routed)         7.877    11.713    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.722    17.291    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.418    17.708    
                         clock uncertainty           -0.084    17.625    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.945    16.680    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.680    
                         arrival time                         -11.713    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 rsrc1/rsrccontrol/upc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.991ns  (logic 1.331ns (9.513%)  route 12.660ns (90.487%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.710ns = ( 17.290 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.623    -2.399    rsrc1/rsrccontrol/clk_out1
    SLICE_X40Y103        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456    -1.943 f  rsrc1/rsrccontrol/upc_reg[6]/Q
                         net (fo=57, routed)          1.406    -0.537    rsrc1/rsrccontrol/upc[6]
    SLICE_X34Y102        LUT5 (Prop_lut5_I3_O)        0.150    -0.387 r  rsrc1/rsrccontrol/mdi[31]_i_3/O
                         net (fo=1, routed)           0.452     0.065    rsrc1/rsrccontrol/mdi[31]_i_3_n_0
    SLICE_X34Y102        LUT5 (Prop_lut5_I0_O)        0.328     0.393 r  rsrc1/rsrccontrol/mdi[31]_i_1/O
                         net (fo=34, routed)          0.942     1.335    rsrc1/rsrcmareg/E[0]
    SLICE_X45Y98         LUT4 (Prop_lut4_I3_O)        0.124     1.459 r  rsrc1/rsrcmareg/myrom_i_55/O
                         net (fo=64, routed)          1.496     2.955    rsrc1/rsrcmareg/myrom_i_55_n_0
    SLICE_X43Y89         LUT3 (Prop_lut3_I0_O)        0.124     3.079 r  rsrc1/rsrcmareg/myrom_i_48/O
                         net (fo=1, routed)           0.635     3.714    rsrc1/rsrcmareg/myrom_i_48_n_0
    SLICE_X43Y89         LUT2 (Prop_lut2_I1_O)        0.149     3.863 r  rsrc1/rsrcmareg/myrom_i_10/O
                         net (fo=145, routed)         7.729    11.592    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y38         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.721    17.290    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.418    17.708    
                         clock uncertainty           -0.084    17.624    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.945    16.679    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.679    
                         arrival time                         -11.592    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.186ns  (logic 1.730ns (12.198%)  route 12.456ns (87.802%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.677ns = ( 17.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.632    -2.389    rsrc1/rsrcmareg/clk_out1
    SLICE_X43Y88         FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.456    -1.933 r  rsrc1/rsrcmareg/address_reg[2]_rep__0/Q
                         net (fo=129, routed)         2.181     0.248    sram1/myarray_reg_768_1023_5_5/A0
    SLICE_X56Y84         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.405     0.653 r  sram1/myarray_reg_768_1023_5_5/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.653    sram1/myarray_reg_768_1023_5_5/OA
    SLICE_X56Y84         MUXF7 (Prop_muxf7_I1_O)      0.214     0.867 r  sram1/myarray_reg_768_1023_5_5/F7.A/O
                         net (fo=1, routed)           0.000     0.867    sram1/myarray_reg_768_1023_5_5/O1
    SLICE_X56Y84         MUXF8 (Prop_muxf8_I1_O)      0.088     0.955 r  sram1/myarray_reg_768_1023_5_5/F8/O
                         net (fo=1, routed)           0.812     1.767    sram1/myarray_reg_768_1023_5_5_n_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I0_O)        0.319     2.086 r  sram1/myrom_i_60/O
                         net (fo=1, routed)           0.933     3.020    rsrc1/rsrcmareg/address_reg[11]_5
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124     3.144 r  rsrc1/rsrcmareg/myrom_i_39/O
                         net (fo=1, routed)           0.395     3.539    rsrc1/rsrcmareg/myrom_i_39_n_0
    SLICE_X47Y90         LUT2 (Prop_lut2_I0_O)        0.124     3.663 r  rsrc1/rsrcmareg/myrom_i_6/O
                         net (fo=145, routed)         8.134    11.797    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X2Y37         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.754    17.323    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y37         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    17.733    
                         clock uncertainty           -0.084    17.649    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    16.912    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.912    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.276ns  (required time - arrival time)
  Source:                 rsrc1/rsrccontrol/upc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsrc1/rsrccreg/c_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.471ns  (logic 4.116ns (28.444%)  route 10.355ns (71.556%))
  Logic Levels:           20  (CARRY4=6 LUT2=3 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.910ns = ( 17.090 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.624    -2.398    rsrc1/rsrccontrol/clk_out1
    SLICE_X35Y105        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.942 r  rsrc1/rsrccontrol/upc_reg[4]/Q
                         net (fo=53, routed)          1.126    -0.816    rsrc1/rsrccontrol/upc[4]
    SLICE_X34Y104        LUT6 (Prop_lut6_I2_O)        0.124    -0.692 r  rsrc1/rsrccontrol/reg0[31]_i_12/O
                         net (fo=2, routed)           0.557    -0.135    rsrc1/rsrccontrol/reg0[31]_i_12_n_0
    SLICE_X37Y104        LUT6 (Prop_lut6_I3_O)        0.124    -0.011 r  rsrc1/rsrccontrol/reg0[31]_i_26/O
                         net (fo=1, routed)           0.402     0.391    rsrc1/rsrccontrol/reg0[31]_i_26_n_0
    SLICE_X37Y104        LUT2 (Prop_lut2_I1_O)        0.124     0.515 r  rsrc1/rsrccontrol/reg0[31]_i_14/O
                         net (fo=5, routed)           0.729     1.245    rsrc1/rsrcirreg/gra
    SLICE_X38Y101        LUT6 (Prop_lut6_I1_O)        0.124     1.369 r  rsrc1/rsrcirreg/reg0[31]_i_6/O
                         net (fo=288, routed)         1.721     3.090    rsrc1/rsrcregfile/mux_out[0]
    SLICE_X64Y98         LUT6 (Prop_lut6_I4_O)        0.124     3.214 r  rsrc1/rsrcregfile/reg0[9]_i_14/O
                         net (fo=1, routed)           0.000     3.214    rsrc1/rsrcregfile/reg0[9]_i_14_n_0
    SLICE_X64Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     3.431 r  rsrc1/rsrcregfile/reg0_reg[9]_i_8/O
                         net (fo=1, routed)           1.060     4.491    rsrc1/rsrcregfile/reg0_reg[9]_i_8_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I1_O)        0.299     4.790 r  rsrc1/rsrcregfile/reg0[9]_i_6/O
                         net (fo=1, routed)           0.979     5.769    rsrc1/rsrccontrol/ir_reg[26]_8
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.893 r  rsrc1/rsrccontrol/reg0[9]_i_4/O
                         net (fo=1, routed)           0.789     6.681    rsrc1/rsrccontrol/reg0[9]_i_4_n_0
    SLICE_X41Y93         LUT2 (Prop_lut2_I0_O)        0.149     6.830 r  rsrc1/rsrccontrol/reg0[9]_i_2/O
                         net (fo=1, routed)           0.419     7.250    rsrc1/rsrccontrol/reg0[9]_i_2_n_0
    SLICE_X40Y94         LUT2 (Prop_lut2_I0_O)        0.332     7.582 r  rsrc1/rsrccontrol/reg0[9]_i_1/O
                         net (fo=54, routed)          0.631     8.213    rsrc1/rsrcalu/cpu_bus[8]
    SLICE_X35Y93         LUT5 (Prop_lut5_I3_O)        0.124     8.337 r  rsrc1/rsrcalu/c[11]_i_21/O
                         net (fo=1, routed)           0.000     8.337    rsrc1/rsrcalu/c[11]_i_21_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.887 r  rsrc1/rsrcalu/c_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.887    rsrc1/rsrcalu/c_reg[11]_i_13_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.001 r  rsrc1/rsrcalu/c_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.001    rsrc1/rsrcalu/c_reg[18]_i_16_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.115 r  rsrc1/rsrcalu/c_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.115    rsrc1/rsrcalu/c_reg[18]_i_11_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.229 r  rsrc1/rsrcalu/c_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.229    rsrc1/rsrcalu/c_reg[23]_i_11_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.343 r  rsrc1/rsrcalu/c_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.343    rsrc1/rsrcalu/c_reg[26]_i_10_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.582 r  rsrc1/rsrcalu/c_reg[31]_i_29/O[2]
                         net (fo=1, routed)           0.430    10.012    rsrc1/rsrccontrol/data0[30]
    SLICE_X34Y99         LUT6 (Prop_lut6_I2_O)        0.302    10.314 r  rsrc1/rsrccontrol/c[30]_i_8/O
                         net (fo=1, routed)           0.415    10.729    rsrc1/rsrccontrol/c[30]_i_8_n_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I2_O)        0.124    10.853 r  rsrc1/rsrccontrol/c[30]_i_3/O
                         net (fo=1, routed)           0.611    11.464    rsrc1/rsrccontrol/c[30]_i_3_n_0
    SLICE_X31Y98         LUT4 (Prop_lut4_I1_O)        0.124    11.588 r  rsrc1/rsrccontrol/c[30]_i_1/O
                         net (fo=1, routed)           0.485    12.073    rsrc1/rsrccreg/D[30]
    SLICE_X32Y98         FDRE                                         r  rsrc1/rsrccreg/c_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.521    17.090    rsrc1/rsrccreg/clk_out1
    SLICE_X32Y98         FDRE                                         r  rsrc1/rsrccreg/c_reg[30]/C
                         clock pessimism              0.410    17.500    
                         clock uncertainty           -0.084    17.416    
    SLICE_X32Y98         FDRE (Setup_fdre_C_D)       -0.067    17.349    rsrc1/rsrccreg/c_reg[30]
  -------------------------------------------------------------------
                         required time                         17.349    
                         arrival time                         -12.073    
  -------------------------------------------------------------------
                         slack                                  5.276    

Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.962ns  (logic 1.730ns (12.394%)  route 12.232ns (87.606%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.726ns = ( 17.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.632    -2.389    rsrc1/rsrcmareg/clk_out1
    SLICE_X43Y88         FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.456    -1.933 r  rsrc1/rsrcmareg/address_reg[2]_rep__0/Q
                         net (fo=129, routed)         2.181     0.248    sram1/myarray_reg_768_1023_5_5/A0
    SLICE_X56Y84         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.405     0.653 r  sram1/myarray_reg_768_1023_5_5/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.653    sram1/myarray_reg_768_1023_5_5/OA
    SLICE_X56Y84         MUXF7 (Prop_muxf7_I1_O)      0.214     0.867 r  sram1/myarray_reg_768_1023_5_5/F7.A/O
                         net (fo=1, routed)           0.000     0.867    sram1/myarray_reg_768_1023_5_5/O1
    SLICE_X56Y84         MUXF8 (Prop_muxf8_I1_O)      0.088     0.955 r  sram1/myarray_reg_768_1023_5_5/F8/O
                         net (fo=1, routed)           0.812     1.767    sram1/myarray_reg_768_1023_5_5_n_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I0_O)        0.319     2.086 r  sram1/myrom_i_60/O
                         net (fo=1, routed)           0.933     3.020    rsrc1/rsrcmareg/address_reg[11]_5
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124     3.144 r  rsrc1/rsrcmareg/myrom_i_39/O
                         net (fo=1, routed)           0.395     3.539    rsrc1/rsrcmareg/myrom_i_39_n_0
    SLICE_X47Y90         LUT2 (Prop_lut2_I0_O)        0.124     3.663 r  rsrc1/rsrcmareg/myrom_i_6/O
                         net (fo=145, routed)         7.909    11.573    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y38         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.705    17.274    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    17.684    
                         clock uncertainty           -0.084    17.600    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    16.863    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.863    
                         arrival time                         -11.573    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.294ns  (required time - arrival time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.004ns  (logic 1.730ns (12.357%)  route 12.273ns (87.643%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.681ns = ( 17.319 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.632    -2.389    rsrc1/rsrcmareg/clk_out1
    SLICE_X43Y88         FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.456    -1.933 r  rsrc1/rsrcmareg/address_reg[2]_rep__0/Q
                         net (fo=129, routed)         2.181     0.248    sram1/myarray_reg_768_1023_5_5/A0
    SLICE_X56Y84         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.405     0.653 r  sram1/myarray_reg_768_1023_5_5/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.653    sram1/myarray_reg_768_1023_5_5/OA
    SLICE_X56Y84         MUXF7 (Prop_muxf7_I1_O)      0.214     0.867 r  sram1/myarray_reg_768_1023_5_5/F7.A/O
                         net (fo=1, routed)           0.000     0.867    sram1/myarray_reg_768_1023_5_5/O1
    SLICE_X56Y84         MUXF8 (Prop_muxf8_I1_O)      0.088     0.955 r  sram1/myarray_reg_768_1023_5_5/F8/O
                         net (fo=1, routed)           0.812     1.767    sram1/myarray_reg_768_1023_5_5_n_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I0_O)        0.319     2.086 r  sram1/myrom_i_60/O
                         net (fo=1, routed)           0.933     3.020    rsrc1/rsrcmareg/address_reg[11]_5
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124     3.144 r  rsrc1/rsrcmareg/myrom_i_39/O
                         net (fo=1, routed)           0.395     3.539    rsrc1/rsrcmareg/myrom_i_39_n_0
    SLICE_X47Y90         LUT2 (Prop_lut2_I0_O)        0.124     3.663 r  rsrc1/rsrcmareg/myrom_i_6/O
                         net (fo=145, routed)         7.951    11.614    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X2Y36         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.750    17.319    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y36         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    17.729    
                         clock uncertainty           -0.084    17.645    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    16.908    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.908    
                         arrival time                         -11.614    
  -------------------------------------------------------------------
                         slack                                  5.294    

Slack (MET) :             5.298ns  (required time - arrival time)
  Source:                 rsrc1/rsrccontrol/upc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.985ns  (logic 1.306ns (9.338%)  route 12.679ns (90.662%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 17.288 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.623    -2.399    rsrc1/rsrccontrol/clk_out1
    SLICE_X40Y103        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456    -1.943 f  rsrc1/rsrccontrol/upc_reg[6]/Q
                         net (fo=57, routed)          1.406    -0.537    rsrc1/rsrccontrol/upc[6]
    SLICE_X34Y102        LUT5 (Prop_lut5_I3_O)        0.150    -0.387 r  rsrc1/rsrccontrol/mdi[31]_i_3/O
                         net (fo=1, routed)           0.452     0.065    rsrc1/rsrccontrol/mdi[31]_i_3_n_0
    SLICE_X34Y102        LUT5 (Prop_lut5_I0_O)        0.328     0.393 r  rsrc1/rsrccontrol/mdi[31]_i_1/O
                         net (fo=34, routed)          0.942     1.335    rsrc1/rsrcmareg/E[0]
    SLICE_X45Y98         LUT4 (Prop_lut4_I3_O)        0.124     1.459 r  rsrc1/rsrcmareg/myrom_i_55/O
                         net (fo=64, routed)          1.474     2.933    rsrc1/rsrcmareg/myrom_i_55_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.057 r  rsrc1/rsrcmareg/myrom_i_41/O
                         net (fo=1, routed)           1.147     4.204    rsrc1/rsrcmareg/myrom_i_41_n_0
    SLICE_X49Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.328 r  rsrc1/rsrcmareg/myrom_i_7/O
                         net (fo=145, routed)         7.258    11.587    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y37         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.719    17.288    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.418    17.705    
                         clock uncertainty           -0.084    17.622    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    16.885    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.885    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                  5.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_256_511_31_31/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.643%)  route 0.266ns (65.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.566    -0.848    rsrc1/rsrcmareg/clk_out1
    SLICE_X43Y88         FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  rsrc1/rsrcmareg/address_reg[2]_rep/Q
                         net (fo=292, routed)         0.266    -0.441    sram1/myarray_reg_256_511_31_31/A0
    SLICE_X42Y88         RAMS64E                                      r  sram1/myarray_reg_256_511_31_31/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.836    -1.275    sram1/myarray_reg_256_511_31_31/WCLK
    SLICE_X42Y88         RAMS64E                                      r  sram1/myarray_reg_256_511_31_31/RAMS64E_A/CLK
                         clock pessimism              0.440    -0.835    
    SLICE_X42Y88         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.525    sram1/myarray_reg_256_511_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_256_511_31_31/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.643%)  route 0.266ns (65.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.566    -0.848    rsrc1/rsrcmareg/clk_out1
    SLICE_X43Y88         FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  rsrc1/rsrcmareg/address_reg[2]_rep/Q
                         net (fo=292, routed)         0.266    -0.441    sram1/myarray_reg_256_511_31_31/A0
    SLICE_X42Y88         RAMS64E                                      r  sram1/myarray_reg_256_511_31_31/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.836    -1.275    sram1/myarray_reg_256_511_31_31/WCLK
    SLICE_X42Y88         RAMS64E                                      r  sram1/myarray_reg_256_511_31_31/RAMS64E_B/CLK
                         clock pessimism              0.440    -0.835    
    SLICE_X42Y88         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.525    sram1/myarray_reg_256_511_31_31/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_256_511_31_31/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.643%)  route 0.266ns (65.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.566    -0.848    rsrc1/rsrcmareg/clk_out1
    SLICE_X43Y88         FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  rsrc1/rsrcmareg/address_reg[2]_rep/Q
                         net (fo=292, routed)         0.266    -0.441    sram1/myarray_reg_256_511_31_31/A0
    SLICE_X42Y88         RAMS64E                                      r  sram1/myarray_reg_256_511_31_31/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.836    -1.275    sram1/myarray_reg_256_511_31_31/WCLK
    SLICE_X42Y88         RAMS64E                                      r  sram1/myarray_reg_256_511_31_31/RAMS64E_C/CLK
                         clock pessimism              0.440    -0.835    
    SLICE_X42Y88         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.525    sram1/myarray_reg_256_511_31_31/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_256_511_31_31/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.643%)  route 0.266ns (65.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.566    -0.848    rsrc1/rsrcmareg/clk_out1
    SLICE_X43Y88         FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  rsrc1/rsrcmareg/address_reg[2]_rep/Q
                         net (fo=292, routed)         0.266    -0.441    sram1/myarray_reg_256_511_31_31/A0
    SLICE_X42Y88         RAMS64E                                      r  sram1/myarray_reg_256_511_31_31/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.836    -1.275    sram1/myarray_reg_256_511_31_31/WCLK
    SLICE_X42Y88         RAMS64E                                      r  sram1/myarray_reg_256_511_31_31/RAMS64E_D/CLK
                         clock pessimism              0.440    -0.835    
    SLICE_X42Y88         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.525    sram1/myarray_reg_256_511_31_31/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_512_767_4_4/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.059%)  route 0.313ns (68.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.569    -0.845    rsrc1/rsrcmareg/clk_out1
    SLICE_X33Y88         FDRE                                         r  rsrc1/rsrcmareg/address_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  rsrc1/rsrcmareg/address_reg[3]_rep/Q
                         net (fo=310, routed)         0.313    -0.391    sram1/myarray_reg_512_767_4_4/A1
    SLICE_X34Y87         RAMS64E                                      r  sram1/myarray_reg_512_767_4_4/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.837    -1.274    sram1/myarray_reg_512_767_4_4/WCLK
    SLICE_X34Y87         RAMS64E                                      r  sram1/myarray_reg_512_767_4_4/RAMS64E_A/CLK
                         clock pessimism              0.463    -0.811    
    SLICE_X34Y87         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.502    sram1/myarray_reg_512_767_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_512_767_4_4/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.059%)  route 0.313ns (68.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.569    -0.845    rsrc1/rsrcmareg/clk_out1
    SLICE_X33Y88         FDRE                                         r  rsrc1/rsrcmareg/address_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  rsrc1/rsrcmareg/address_reg[3]_rep/Q
                         net (fo=310, routed)         0.313    -0.391    sram1/myarray_reg_512_767_4_4/A1
    SLICE_X34Y87         RAMS64E                                      r  sram1/myarray_reg_512_767_4_4/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.837    -1.274    sram1/myarray_reg_512_767_4_4/WCLK
    SLICE_X34Y87         RAMS64E                                      r  sram1/myarray_reg_512_767_4_4/RAMS64E_B/CLK
                         clock pessimism              0.463    -0.811    
    SLICE_X34Y87         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.502    sram1/myarray_reg_512_767_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_512_767_4_4/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.059%)  route 0.313ns (68.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.569    -0.845    rsrc1/rsrcmareg/clk_out1
    SLICE_X33Y88         FDRE                                         r  rsrc1/rsrcmareg/address_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  rsrc1/rsrcmareg/address_reg[3]_rep/Q
                         net (fo=310, routed)         0.313    -0.391    sram1/myarray_reg_512_767_4_4/A1
    SLICE_X34Y87         RAMS64E                                      r  sram1/myarray_reg_512_767_4_4/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.837    -1.274    sram1/myarray_reg_512_767_4_4/WCLK
    SLICE_X34Y87         RAMS64E                                      r  sram1/myarray_reg_512_767_4_4/RAMS64E_C/CLK
                         clock pessimism              0.463    -0.811    
    SLICE_X34Y87         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.502    sram1/myarray_reg_512_767_4_4/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_512_767_4_4/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.059%)  route 0.313ns (68.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.569    -0.845    rsrc1/rsrcmareg/clk_out1
    SLICE_X33Y88         FDRE                                         r  rsrc1/rsrcmareg/address_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  rsrc1/rsrcmareg/address_reg[3]_rep/Q
                         net (fo=310, routed)         0.313    -0.391    sram1/myarray_reg_512_767_4_4/A1
    SLICE_X34Y87         RAMS64E                                      r  sram1/myarray_reg_512_767_4_4/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.837    -1.274    sram1/myarray_reg_512_767_4_4/WCLK
    SLICE_X34Y87         RAMS64E                                      r  sram1/myarray_reg_512_767_4_4/RAMS64E_D/CLK
                         clock pessimism              0.463    -0.811    
    SLICE_X34Y87         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.502    sram1/myarray_reg_512_767_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[6]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_768_1023_19_19/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.199%)  route 0.210ns (59.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.566    -0.848    rsrc1/rsrcmareg/clk_out1
    SLICE_X43Y88         FDRE                                         r  rsrc1/rsrcmareg/address_reg[6]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  rsrc1/rsrcmareg/address_reg[6]_rep__1/Q
                         net (fo=128, routed)         0.210    -0.497    sram1/myarray_reg_768_1023_19_19/A4
    SLICE_X38Y88         RAMS64E                                      r  sram1/myarray_reg_768_1023_19_19/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.838    -1.273    sram1/myarray_reg_768_1023_19_19/WCLK
    SLICE_X38Y88         RAMS64E                                      r  sram1/myarray_reg_768_1023_19_19/RAMS64E_A/CLK
                         clock pessimism              0.463    -0.810    
    SLICE_X38Y88         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.610    sram1/myarray_reg_768_1023_19_19/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[6]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_768_1023_19_19/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.199%)  route 0.210ns (59.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.566    -0.848    rsrc1/rsrcmareg/clk_out1
    SLICE_X43Y88         FDRE                                         r  rsrc1/rsrcmareg/address_reg[6]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  rsrc1/rsrcmareg/address_reg[6]_rep__1/Q
                         net (fo=128, routed)         0.210    -0.497    sram1/myarray_reg_768_1023_19_19/A4
    SLICE_X38Y88         RAMS64E                                      r  sram1/myarray_reg_768_1023_19_19/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.838    -1.273    sram1/myarray_reg_768_1023_19_19/WCLK
    SLICE_X38Y88         RAMS64E                                      r  sram1/myarray_reg_768_1023_19_19/RAMS64E_B/CLK
                         clock pessimism              0.463    -0.810    
    SLICE_X38Y88         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.610    sram1/myarray_reg_768_1023_19_19/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dcm1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6      vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y26     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y26     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y22     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y17     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y20     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y34     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y36     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y29     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y38     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  dcm1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y97     sram1/myarray_reg_256_511_24_24/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y97     sram1/myarray_reg_256_511_24_24/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y97     sram1/myarray_reg_256_511_24_24/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y97     sram1/myarray_reg_256_511_24_24/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y100    sram1/myarray_reg_256_511_25_25/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y100    sram1/myarray_reg_256_511_25_25/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y100    sram1/myarray_reg_256_511_25_25/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y100    sram1/myarray_reg_256_511_25_25/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y101    sram1/myarray_reg_256_511_26_26/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y101    sram1/myarray_reg_256_511_26_26/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y100    sram1/myarray_reg_256_511_25_25/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y100    sram1/myarray_reg_256_511_25_25/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y100    sram1/myarray_reg_256_511_25_25/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y100    sram1/myarray_reg_256_511_25_25/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y101    sram1/myarray_reg_256_511_26_26/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y101    sram1/myarray_reg_256_511_26_26/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y101    sram1/myarray_reg_256_511_26_26/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y101    sram1/myarray_reg_256_511_26_26/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y102    sram1/myarray_reg_256_511_28_28/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y102    sram1/myarray_reg_256_511_28_28/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.315ns  (required time - arrival time)
  Source:                 vga1/v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.260ns  (logic 0.704ns (3.855%)  route 17.556ns (96.145%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.710ns = ( 37.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.616    -2.406    vga1/CLK
    SLICE_X68Y108        FDRE                                         r  vga1/v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.950 r  vga1/v_reg[4]/Q
                         net (fo=8, routed)           1.368    -0.582    vga1/v_reg__0[4]
    SLICE_X68Y109        LUT5 (Prop_lut5_I4_O)        0.124    -0.458 r  vga1/myrom_i_16/O
                         net (fo=129, routed)        15.255    14.797    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X8Y187         LUT5 (Prop_lut5_I2_O)        0.124    14.921 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__57/O
                         net (fo=1, routed)           0.933    15.854    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/enb_array[44]
    RAMB36_X0Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.721    37.290    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.418    37.708    
                         clock uncertainty           -0.095    37.613    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.170    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.170    
                         arrival time                         -15.854    
  -------------------------------------------------------------------
                         slack                                 21.315    

Slack (MET) :             21.645ns  (required time - arrival time)
  Source:                 vga1/v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.929ns  (logic 0.704ns (3.927%)  route 17.225ns (96.073%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 37.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.616    -2.406    vga1/CLK
    SLICE_X68Y108        FDRE                                         r  vga1/v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.950 r  vga1/v_reg[4]/Q
                         net (fo=8, routed)           1.368    -0.582    vga1/v_reg__0[4]
    SLICE_X68Y109        LUT5 (Prop_lut5_I4_O)        0.124    -0.458 r  vga1/myrom_i_16/O
                         net (fo=129, routed)        15.117    14.659    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X8Y187         LUT5 (Prop_lut5_I2_O)        0.124    14.783 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__99/O
                         net (fo=1, routed)           0.740    15.523    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/enb_array[37]
    RAMB36_X0Y38         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.719    37.288    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y38         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.418    37.705    
                         clock uncertainty           -0.095    37.611    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.168    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.168    
                         arrival time                         -15.523    
  -------------------------------------------------------------------
                         slack                                 21.645    

Slack (MET) :             21.829ns  (required time - arrival time)
  Source:                 vga1/v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.742ns  (logic 0.704ns (3.968%)  route 17.038ns (96.032%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.715ns = ( 37.285 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.616    -2.406    vga1/CLK
    SLICE_X68Y108        FDRE                                         r  vga1/v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.950 r  vga1/v_reg[4]/Q
                         net (fo=8, routed)           1.368    -0.582    vga1/v_reg__0[4]
    SLICE_X68Y109        LUT5 (Prop_lut5_I4_O)        0.124    -0.458 f  vga1/myrom_i_16/O
                         net (fo=129, routed)        15.119    14.661    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X8Y187         LUT5 (Prop_lut5_I2_O)        0.124    14.785 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__75/O
                         net (fo=1, routed)           0.551    15.336    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/enb_array[34]
    RAMB36_X0Y37         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.716    37.285    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y37         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.418    37.702    
                         clock uncertainty           -0.095    37.608    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.165    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.165    
                         arrival time                         -15.336    
  -------------------------------------------------------------------
                         slack                                 21.829    

Slack (MET) :             21.845ns  (required time - arrival time)
  Source:                 vga1/v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.720ns  (logic 0.704ns (3.973%)  route 17.016ns (96.027%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.721ns = ( 37.279 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.616    -2.406    vga1/CLK
    SLICE_X68Y108        FDRE                                         r  vga1/v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.950 r  vga1/v_reg[4]/Q
                         net (fo=8, routed)           1.368    -0.582    vga1/v_reg__0[4]
    SLICE_X68Y109        LUT5 (Prop_lut5_I4_O)        0.124    -0.458 f  vga1/myrom_i_16/O
                         net (fo=129, routed)        15.098    14.640    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X8Y182         LUT5 (Prop_lut5_I2_O)        0.124    14.764 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33/O
                         net (fo=1, routed)           0.551    15.314    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/enb_array[35]
    RAMB36_X0Y36         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.710    37.279    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y36         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.418    37.696    
                         clock uncertainty           -0.095    37.602    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.159    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.159    
                         arrival time                         -15.314    
  -------------------------------------------------------------------
                         slack                                 21.845    

Slack (MET) :             22.573ns  (required time - arrival time)
  Source:                 vga1/v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.986ns  (logic 0.704ns (4.145%)  route 16.282ns (95.855%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.727ns = ( 37.273 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.616    -2.406    vga1/CLK
    SLICE_X68Y108        FDRE                                         r  vga1/v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.950 r  vga1/v_reg[4]/Q
                         net (fo=8, routed)           1.368    -0.582    vga1/v_reg__0[4]
    SLICE_X68Y109        LUT5 (Prop_lut5_I4_O)        0.124    -0.458 r  vga1/myrom_i_16/O
                         net (fo=129, routed)        14.363    13.906    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X8Y177         LUT5 (Prop_lut5_I2_O)        0.124    14.030 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__51/O
                         net (fo=1, routed)           0.551    14.580    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/enb_array[47]
    RAMB36_X0Y35         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.704    37.273    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y35         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.418    37.690    
                         clock uncertainty           -0.095    37.596    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.153    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.153    
                         arrival time                         -14.580    
  -------------------------------------------------------------------
                         slack                                 22.573    

Slack (MET) :             22.625ns  (required time - arrival time)
  Source:                 vga1/v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.940ns  (logic 0.704ns (4.156%)  route 16.236ns (95.844%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.721ns = ( 37.279 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.616    -2.406    vga1/CLK
    SLICE_X68Y108        FDRE                                         r  vga1/v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.950 r  vga1/v_reg[4]/Q
                         net (fo=8, routed)           1.368    -0.582    vga1/v_reg__0[4]
    SLICE_X68Y109        LUT5 (Prop_lut5_I4_O)        0.124    -0.458 f  vga1/myrom_i_16/O
                         net (fo=129, routed)        14.526    14.068    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X8Y172         LUT5 (Prop_lut5_I2_O)        0.124    14.192 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__93/O
                         net (fo=1, routed)           0.343    14.534    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/enb_array[33]
    RAMB36_X0Y34         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.710    37.279    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y34         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.418    37.696    
                         clock uncertainty           -0.095    37.602    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.159    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.159    
                         arrival time                         -14.534    
  -------------------------------------------------------------------
                         slack                                 22.625    

Slack (MET) :             23.302ns  (required time - arrival time)
  Source:                 vga1/v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.268ns  (logic 0.704ns (4.327%)  route 15.564ns (95.673%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns = ( 37.284 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.616    -2.406    vga1/CLK
    SLICE_X68Y108        FDRE                                         r  vga1/v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.950 r  vga1/v_reg[4]/Q
                         net (fo=8, routed)           1.368    -0.582    vga1/v_reg__0[4]
    SLICE_X68Y109        LUT5 (Prop_lut5_I4_O)        0.124    -0.458 f  vga1/myrom_i_16/O
                         net (fo=129, routed)        13.855    13.397    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X9Y167         LUT5 (Prop_lut5_I3_O)        0.124    13.521 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__45/O
                         net (fo=1, routed)           0.341    13.862    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/enb_array[43]
    RAMB36_X0Y33         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.715    37.284    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y33         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.418    37.701    
                         clock uncertainty           -0.095    37.607    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.164    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.164    
                         arrival time                         -13.862    
  -------------------------------------------------------------------
                         slack                                 23.302    

Slack (MET) :             23.808ns  (required time - arrival time)
  Source:                 vga1/v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.765ns  (logic 0.704ns (4.465%)  route 15.061ns (95.535%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 37.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.616    -2.406    vga1/CLK
    SLICE_X68Y108        FDRE                                         r  vga1/v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.950 r  vga1/v_reg[4]/Q
                         net (fo=8, routed)           1.368    -0.582    vga1/v_reg__0[4]
    SLICE_X68Y109        LUT5 (Prop_lut5_I4_O)        0.124    -0.458 f  vga1/myrom_i_16/O
                         net (fo=129, routed)        13.203    12.745    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X8Y162         LUT5 (Prop_lut5_I3_O)        0.124    12.869 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__87/O
                         net (fo=1, routed)           0.490    13.360    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/enb_array[42]
    RAMB36_X0Y32         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.719    37.288    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y32         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.418    37.705    
                         clock uncertainty           -0.095    37.611    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.168    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.168    
                         arrival time                         -13.360    
  -------------------------------------------------------------------
                         slack                                 23.808    

Slack (MET) :             24.386ns  (required time - arrival time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.270ns  (logic 0.580ns (3.798%)  route 14.690ns (96.202%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 37.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.617    -2.405    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y105        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.949 f  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=129, routed)        14.121    12.173    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X8Y191         LUT4 (Prop_lut4_I0_O)        0.124    12.297 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_267/O
                         net (fo=1, routed)           0.568    12.865    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_198
    RAMB36_X0Y38         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.719    37.288    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y38         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.418    37.705    
                         clock uncertainty           -0.095    37.611    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    37.251    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.251    
                         arrival time                         -12.865    
  -------------------------------------------------------------------
                         slack                                 24.386    

Slack (MET) :             24.409ns  (required time - arrival time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.249ns  (logic 0.580ns (3.803%)  route 14.669ns (96.197%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.710ns = ( 37.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.617    -2.405    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y105        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.949 f  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=129, routed)        14.132    12.184    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X8Y191         LUT4 (Prop_lut4_I0_O)        0.124    12.308 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_281/O
                         net (fo=1, routed)           0.537    12.844    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_205
    RAMB36_X0Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.721    37.290    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.418    37.708    
                         clock uncertainty           -0.095    37.613    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    37.253    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.253    
                         arrival time                         -12.844    
  -------------------------------------------------------------------
                         slack                                 24.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 vga1/h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[119].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.549    -0.865    vga1/CLK
    SLICE_X66Y124        FDRE                                         r  vga1/h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.701 r  vga1/h_reg[0]/Q
                         net (fo=135, routed)         0.273    -0.428    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[119].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y24         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[119].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.863    -1.247    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[119].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y24         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[119].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.463    -0.784    
    RAMB36_X1Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.601    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[119].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.418%)  route 0.131ns (50.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.561    -0.853    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y107        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.128    -0.725 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.131    -0.594    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X63Y107        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.831    -1.279    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y107        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
                         clock pessimism              0.426    -0.853    
    SLICE_X63Y107        FDRE (Hold_fdre_C_D)         0.017    -0.836    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.836    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.767%)  route 0.130ns (44.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.561    -0.853    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y107        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.689 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.130    -0.559    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X62Y107        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.831    -1.279    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y107        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0/C
                         clock pessimism              0.426    -0.853    
    SLICE_X62Y107        FDRE (Hold_fdre_C_D)         0.052    -0.801    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                          0.801    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga1/v_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/v_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.561    -0.853    vga1/CLK
    SLICE_X67Y108        FDRE                                         r  vga1/v_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  vga1/v_reg[8]/Q
                         net (fo=5, routed)           0.180    -0.531    vga1/v_reg__0[8]
    SLICE_X67Y108        LUT5 (Prop_lut5_I1_O)        0.042    -0.489 r  vga1/v[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.489    vga1/plusOp__0[9]
    SLICE_X67Y108        FDRE                                         r  vga1/v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.833    -1.278    vga1/CLK
    SLICE_X67Y108        FDRE                                         r  vga1/v_reg[9]/C
                         clock pessimism              0.425    -0.853    
    SLICE_X67Y108        FDRE (Hold_fdre_C_D)         0.107    -0.746    vga1/v_reg[9]
  -------------------------------------------------------------------
                         required time                          0.746    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga1/h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/h_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.738%)  route 0.167ns (47.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.560    -0.854    vga1/CLK
    SLICE_X67Y110        FDRE                                         r  vga1/h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  vga1/h_reg[2]/Q
                         net (fo=11, routed)          0.167    -0.546    vga1/h_reg__1[2]
    SLICE_X67Y110        LUT6 (Prop_lut6_I3_O)        0.045    -0.501 r  vga1/h[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.501    vga1/plusOp[5]
    SLICE_X67Y110        FDRE                                         r  vga1/h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.832    -1.279    vga1/CLK
    SLICE_X67Y110        FDRE                                         r  vga1/h_reg[5]/C
                         clock pessimism              0.425    -0.854    
    SLICE_X67Y110        FDRE (Hold_fdre_C_D)         0.092    -0.762    vga1/h_reg[5]
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga1/h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/h_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.030%)  route 0.190ns (50.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.560    -0.854    vga1/CLK
    SLICE_X67Y110        FDRE                                         r  vga1/h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  vga1/h_reg[2]/Q
                         net (fo=11, routed)          0.190    -0.523    vga1/h_reg__1[2]
    SLICE_X67Y110        LUT4 (Prop_lut4_I2_O)        0.042    -0.481 r  vga1/h[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.481    vga1/plusOp[3]
    SLICE_X67Y110        FDRE                                         r  vga1/h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.832    -1.279    vga1/CLK
    SLICE_X67Y110        FDRE                                         r  vga1/h_reg[3]/C
                         clock pessimism              0.425    -0.854    
    SLICE_X67Y110        FDRE (Hold_fdre_C_D)         0.107    -0.747    vga1/h_reg[3]
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga1/h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/h_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.212ns (50.751%)  route 0.206ns (49.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.560    -0.854    vga1/CLK
    SLICE_X66Y111        FDRE                                         r  vga1/h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.690 r  vga1/h_reg[1]/Q
                         net (fo=13, routed)          0.206    -0.484    vga1/h_reg__1[1]
    SLICE_X66Y110        LUT5 (Prop_lut5_I2_O)        0.048    -0.436 r  vga1/h[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.436    vga1/plusOp[4]
    SLICE_X66Y110        FDRE                                         r  vga1/h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.832    -1.279    vga1/CLK
    SLICE_X66Y110        FDRE                                         r  vga1/h_reg[4]/C
                         clock pessimism              0.441    -0.838    
    SLICE_X66Y110        FDRE (Hold_fdre_C_D)         0.133    -0.705    vga1/h_reg[4]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga1/v_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/v_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.976%)  route 0.179ns (49.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.561    -0.853    vga1/CLK
    SLICE_X68Y108        FDRE                                         r  vga1/v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  vga1/v_reg[6]/Q
                         net (fo=9, routed)           0.179    -0.533    vga1/v_reg__0[6]
    SLICE_X68Y108        LUT3 (Prop_lut3_I0_O)        0.045    -0.488 r  vga1/v[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.488    vga1/plusOp__0[7]
    SLICE_X68Y108        FDRE                                         r  vga1/v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.833    -1.278    vga1/CLK
    SLICE_X68Y108        FDRE                                         r  vga1/v_reg[7]/C
                         clock pessimism              0.425    -0.853    
    SLICE_X68Y108        FDRE (Hold_fdre_C_D)         0.092    -0.761    vga1/v_reg[7]
  -------------------------------------------------------------------
                         required time                          0.761    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga1/h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.164ns (30.230%)  route 0.379ns (69.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.549    -0.865    vga1/CLK
    SLICE_X66Y124        FDRE                                         r  vga1/h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.701 r  vga1/h_reg[0]/Q
                         net (fo=135, routed)         0.379    -0.322    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y23         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.868    -1.242    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y23         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.463    -0.779    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.596    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga1/v_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/v_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.561    -0.853    vga1/CLK
    SLICE_X67Y108        FDRE                                         r  vga1/v_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  vga1/v_reg[8]/Q
                         net (fo=5, routed)           0.180    -0.531    vga1/v_reg__0[8]
    SLICE_X67Y108        LUT4 (Prop_lut4_I3_O)        0.045    -0.486 r  vga1/v[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.486    vga1/plusOp__0[8]
    SLICE_X67Y108        FDRE                                         r  vga1/v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.833    -1.278    vga1/CLK
    SLICE_X67Y108        FDRE                                         r  vga1/v_reg[8]/C
                         clock pessimism              0.425    -0.853    
    SLICE_X67Y108        FDRE (Hold_fdre_C_D)         0.091    -0.762    vga1/v_reg[8]
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { dcm1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6      vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y26     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y26     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y22     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y17     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y20     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y34     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y36     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y29     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y38     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  dcm1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y124    vga1/h_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y100    vga1/r_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y102    vga1/r_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y101    vga1/r_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y108    vga1/v_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y109    vga1/v_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y109    vga1/v_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y109    vga1/v_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y109    vga1/v_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y109    vga1/v_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y100    vga1/r_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y102    vga1/r_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y101    vga1/r_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y108    vga1/v_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y109    vga1/v_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y109    vga1/v_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y109    vga1/v_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y108    vga1/v_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y109    vga1/v_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y108    vga1/v_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcm1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   dcm1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  dcm1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  dcm1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  dcm1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.887ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        1.435ns  (logic 0.580ns (40.411%)  route 0.855ns (59.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 17.070 - 20.000 ) 
    Source Clock Delay      (SCD):    4.137ns = ( 14.137 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.655    14.137    clk_IBUF
    SLICE_X39Y106        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.456    14.593 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.292    14.885    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X39Y105        LUT1 (Prop_lut1_I0_O)        0.124    15.009 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.563    15.572    rsrc1/rsrcpc/SR[0]
    SLICE_X38Y103        FDRE                                         r  rsrc1/rsrcpc/pc_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.502    17.070    rsrc1/rsrcpc/clk_out1
    SLICE_X38Y103        FDRE                                         r  rsrc1/rsrcpc/pc_reg[17]/C
                         clock pessimism              0.000    17.070    
                         clock uncertainty           -0.182    16.888    
    SLICE_X38Y103        FDRE (Setup_fdre_C_R)       -0.524    16.364    rsrc1/rsrcpc/pc_reg[17]
  -------------------------------------------------------------------
                         required time                         16.364    
                         arrival time                         -15.572    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        1.435ns  (logic 0.580ns (40.411%)  route 0.855ns (59.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 17.070 - 20.000 ) 
    Source Clock Delay      (SCD):    4.137ns = ( 14.137 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.655    14.137    clk_IBUF
    SLICE_X39Y106        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.456    14.593 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.292    14.885    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X39Y105        LUT1 (Prop_lut1_I0_O)        0.124    15.009 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.563    15.572    rsrc1/rsrcpc/SR[0]
    SLICE_X38Y103        FDRE                                         r  rsrc1/rsrcpc/pc_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.502    17.070    rsrc1/rsrcpc/clk_out1
    SLICE_X38Y103        FDRE                                         r  rsrc1/rsrcpc/pc_reg[19]/C
                         clock pessimism              0.000    17.070    
                         clock uncertainty           -0.182    16.888    
    SLICE_X38Y103        FDRE (Setup_fdre_C_R)       -0.524    16.364    rsrc1/rsrcpc/pc_reg[19]
  -------------------------------------------------------------------
                         required time                         16.364    
                         arrival time                         -15.572    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        1.435ns  (logic 0.580ns (40.411%)  route 0.855ns (59.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 17.070 - 20.000 ) 
    Source Clock Delay      (SCD):    4.137ns = ( 14.137 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.655    14.137    clk_IBUF
    SLICE_X39Y106        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.456    14.593 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.292    14.885    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X39Y105        LUT1 (Prop_lut1_I0_O)        0.124    15.009 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.563    15.572    rsrc1/rsrcpc/SR[0]
    SLICE_X38Y103        FDRE                                         r  rsrc1/rsrcpc/pc_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.502    17.070    rsrc1/rsrcpc/clk_out1
    SLICE_X38Y103        FDRE                                         r  rsrc1/rsrcpc/pc_reg[28]/C
                         clock pessimism              0.000    17.070    
                         clock uncertainty           -0.182    16.888    
    SLICE_X38Y103        FDRE (Setup_fdre_C_R)       -0.524    16.364    rsrc1/rsrcpc/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         16.364    
                         arrival time                         -15.572    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrccontrol/upc_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        1.435ns  (logic 0.580ns (40.409%)  route 0.855ns (59.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 17.071 - 20.000 ) 
    Source Clock Delay      (SCD):    4.137ns = ( 14.137 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.655    14.137    clk_IBUF
    SLICE_X39Y106        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.456    14.593 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.292    14.885    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X39Y105        LUT1 (Prop_lut1_I0_O)        0.124    15.009 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.563    15.572    rsrc1/rsrccontrol/SR[0]
    SLICE_X34Y105        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.503    17.071    rsrc1/rsrccontrol/clk_out1
    SLICE_X34Y105        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[0]/C
                         clock pessimism              0.000    17.071    
                         clock uncertainty           -0.182    16.889    
    SLICE_X34Y105        FDRE (Setup_fdre_C_R)       -0.524    16.365    rsrc1/rsrccontrol/upc_reg[0]
  -------------------------------------------------------------------
                         required time                         16.365    
                         arrival time                         -15.572    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrccontrol/upc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        1.435ns  (logic 0.580ns (40.409%)  route 0.855ns (59.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 17.071 - 20.000 ) 
    Source Clock Delay      (SCD):    4.137ns = ( 14.137 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.655    14.137    clk_IBUF
    SLICE_X39Y106        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.456    14.593 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.292    14.885    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X39Y105        LUT1 (Prop_lut1_I0_O)        0.124    15.009 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.563    15.572    rsrc1/rsrccontrol/SR[0]
    SLICE_X34Y105        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.503    17.071    rsrc1/rsrccontrol/clk_out1
    SLICE_X34Y105        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[1]/C
                         clock pessimism              0.000    17.071    
                         clock uncertainty           -0.182    16.889    
    SLICE_X34Y105        FDRE (Setup_fdre_C_R)       -0.524    16.365    rsrc1/rsrccontrol/upc_reg[1]
  -------------------------------------------------------------------
                         required time                         16.365    
                         arrival time                         -15.572    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        1.512ns  (logic 0.580ns (38.360%)  route 0.932ns (61.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 17.088 - 20.000 ) 
    Source Clock Delay      (SCD):    4.137ns = ( 14.137 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.655    14.137    clk_IBUF
    SLICE_X39Y106        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.456    14.593 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.292    14.885    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X39Y105        LUT1 (Prop_lut1_I0_O)        0.124    15.009 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.640    15.649    rsrc1/rsrcpc/SR[0]
    SLICE_X39Y98         FDRE                                         r  rsrc1/rsrcpc/pc_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.519    17.088    rsrc1/rsrcpc/clk_out1
    SLICE_X39Y98         FDRE                                         r  rsrc1/rsrcpc/pc_reg[10]/C
                         clock pessimism              0.000    17.088    
                         clock uncertainty           -0.182    16.905    
    SLICE_X39Y98         FDRE (Setup_fdre_C_R)       -0.429    16.476    rsrc1/rsrcpc/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         16.476    
                         arrival time                         -15.649    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        1.512ns  (logic 0.580ns (38.360%)  route 0.932ns (61.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 17.088 - 20.000 ) 
    Source Clock Delay      (SCD):    4.137ns = ( 14.137 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.655    14.137    clk_IBUF
    SLICE_X39Y106        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.456    14.593 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.292    14.885    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X39Y105        LUT1 (Prop_lut1_I0_O)        0.124    15.009 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.640    15.649    rsrc1/rsrcpc/SR[0]
    SLICE_X39Y98         FDRE                                         r  rsrc1/rsrcpc/pc_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.519    17.088    rsrc1/rsrcpc/clk_out1
    SLICE_X39Y98         FDRE                                         r  rsrc1/rsrcpc/pc_reg[4]/C
                         clock pessimism              0.000    17.088    
                         clock uncertainty           -0.182    16.905    
    SLICE_X39Y98         FDRE (Setup_fdre_C_R)       -0.429    16.476    rsrc1/rsrcpc/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         16.476    
                         arrival time                         -15.649    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        1.512ns  (logic 0.580ns (38.360%)  route 0.932ns (61.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 17.088 - 20.000 ) 
    Source Clock Delay      (SCD):    4.137ns = ( 14.137 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.655    14.137    clk_IBUF
    SLICE_X39Y106        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.456    14.593 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.292    14.885    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X39Y105        LUT1 (Prop_lut1_I0_O)        0.124    15.009 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.640    15.649    rsrc1/rsrcpc/SR[0]
    SLICE_X39Y98         FDRE                                         r  rsrc1/rsrcpc/pc_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.519    17.088    rsrc1/rsrcpc/clk_out1
    SLICE_X39Y98         FDRE                                         r  rsrc1/rsrcpc/pc_reg[7]/C
                         clock pessimism              0.000    17.088    
                         clock uncertainty           -0.182    16.905    
    SLICE_X39Y98         FDRE (Setup_fdre_C_R)       -0.429    16.476    rsrc1/rsrcpc/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         16.476    
                         arrival time                         -15.649    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        1.494ns  (logic 0.580ns (38.822%)  route 0.914ns (61.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 17.088 - 20.000 ) 
    Source Clock Delay      (SCD):    4.137ns = ( 14.137 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.655    14.137    clk_IBUF
    SLICE_X39Y106        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.456    14.593 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.292    14.885    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X39Y105        LUT1 (Prop_lut1_I0_O)        0.124    15.009 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.622    15.631    rsrc1/rsrcpc/SR[0]
    SLICE_X41Y99         FDRE                                         r  rsrc1/rsrcpc/pc_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.519    17.088    rsrc1/rsrcpc/clk_out1
    SLICE_X41Y99         FDRE                                         r  rsrc1/rsrcpc/pc_reg[13]/C
                         clock pessimism              0.000    17.088    
                         clock uncertainty           -0.182    16.905    
    SLICE_X41Y99         FDRE (Setup_fdre_C_R)       -0.429    16.476    rsrc1/rsrcpc/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         16.476    
                         arrival time                         -15.631    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        1.494ns  (logic 0.580ns (38.822%)  route 0.914ns (61.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 17.088 - 20.000 ) 
    Source Clock Delay      (SCD):    4.137ns = ( 14.137 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.655    14.137    clk_IBUF
    SLICE_X39Y106        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.456    14.593 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.292    14.885    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X39Y105        LUT1 (Prop_lut1_I0_O)        0.124    15.009 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.622    15.631    rsrc1/rsrcpc/SR[0]
    SLICE_X41Y99         FDRE                                         r  rsrc1/rsrcpc/pc_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.519    17.088    rsrc1/rsrcpc/clk_out1
    SLICE_X41Y99         FDRE                                         r  rsrc1/rsrcpc/pc_reg[6]/C
                         clock pessimism              0.000    17.088    
                         clock uncertainty           -0.182    16.905    
    SLICE_X41Y99         FDRE (Setup_fdre_C_R)       -0.429    16.476    rsrc1/rsrcpc/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         16.476    
                         arrival time                         -15.631    
  -------------------------------------------------------------------
                         slack                                  0.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.887ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.130%)  route 0.302ns (61.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.064     1.313    clk_IBUF
    SLICE_X39Y106        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.141     1.454 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.104     1.559    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X39Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.604 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.198     1.801    rsrc1/rsrcpc/SR[0]
    SLICE_X38Y104        FDRE                                         r  rsrc1/rsrcpc/pc_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.834    -1.277    rsrc1/rsrcpc/clk_out1
    SLICE_X38Y104        FDRE                                         r  rsrc1/rsrcpc/pc_reg[18]/C
                         clock pessimism              0.000    -1.277    
                         clock uncertainty            0.182    -1.095    
    SLICE_X38Y104        FDRE (Hold_fdre_C_R)         0.009    -1.086    rsrc1/rsrcpc/pc_reg[18]
  -------------------------------------------------------------------
                         required time                          1.086    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.887ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.130%)  route 0.302ns (61.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.064     1.313    clk_IBUF
    SLICE_X39Y106        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.141     1.454 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.104     1.559    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X39Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.604 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.198     1.801    rsrc1/rsrcpc/SR[0]
    SLICE_X38Y104        FDRE                                         r  rsrc1/rsrcpc/pc_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.834    -1.277    rsrc1/rsrcpc/clk_out1
    SLICE_X38Y104        FDRE                                         r  rsrc1/rsrcpc/pc_reg[20]/C
                         clock pessimism              0.000    -1.277    
                         clock uncertainty            0.182    -1.095    
    SLICE_X38Y104        FDRE (Hold_fdre_C_R)         0.009    -1.086    rsrc1/rsrcpc/pc_reg[20]
  -------------------------------------------------------------------
                         required time                          1.086    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.887ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.130%)  route 0.302ns (61.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.064     1.313    clk_IBUF
    SLICE_X39Y106        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.141     1.454 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.104     1.559    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X39Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.604 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.198     1.801    rsrc1/rsrcpc/SR[0]
    SLICE_X38Y104        FDRE                                         r  rsrc1/rsrcpc/pc_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.834    -1.277    rsrc1/rsrcpc/clk_out1
    SLICE_X38Y104        FDRE                                         r  rsrc1/rsrcpc/pc_reg[22]/C
                         clock pessimism              0.000    -1.277    
                         clock uncertainty            0.182    -1.095    
    SLICE_X38Y104        FDRE (Hold_fdre_C_R)         0.009    -1.086    rsrc1/rsrcpc/pc_reg[22]
  -------------------------------------------------------------------
                         required time                          1.086    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.887ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.130%)  route 0.302ns (61.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.064     1.313    clk_IBUF
    SLICE_X39Y106        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.141     1.454 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.104     1.559    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X39Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.604 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.198     1.801    rsrc1/rsrcpc/SR[0]
    SLICE_X38Y104        FDRE                                         r  rsrc1/rsrcpc/pc_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.834    -1.277    rsrc1/rsrcpc/clk_out1
    SLICE_X38Y104        FDRE                                         r  rsrc1/rsrcpc/pc_reg[24]/C
                         clock pessimism              0.000    -1.277    
                         clock uncertainty            0.182    -1.095    
    SLICE_X38Y104        FDRE (Hold_fdre_C_R)         0.009    -1.086    rsrc1/rsrcpc/pc_reg[24]
  -------------------------------------------------------------------
                         required time                          1.086    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.887ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.130%)  route 0.302ns (61.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.064     1.313    clk_IBUF
    SLICE_X39Y106        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.141     1.454 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.104     1.559    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X39Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.604 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.198     1.801    rsrc1/rsrcpc/SR[0]
    SLICE_X38Y104        FDRE                                         r  rsrc1/rsrcpc/pc_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.834    -1.277    rsrc1/rsrcpc/clk_out1
    SLICE_X38Y104        FDRE                                         r  rsrc1/rsrcpc/pc_reg[26]/C
                         clock pessimism              0.000    -1.277    
                         clock uncertainty            0.182    -1.095    
    SLICE_X38Y104        FDRE (Hold_fdre_C_R)         0.009    -1.086    rsrc1/rsrcpc/pc_reg[26]
  -------------------------------------------------------------------
                         required time                          1.086    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.887ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.130%)  route 0.302ns (61.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.064     1.313    clk_IBUF
    SLICE_X39Y106        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.141     1.454 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.104     1.559    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X39Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.604 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.198     1.801    rsrc1/rsrcpc/SR[0]
    SLICE_X38Y104        FDRE                                         r  rsrc1/rsrcpc/pc_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.834    -1.277    rsrc1/rsrcpc/clk_out1
    SLICE_X38Y104        FDRE                                         r  rsrc1/rsrcpc/pc_reg[30]/C
                         clock pessimism              0.000    -1.277    
                         clock uncertainty            0.182    -1.095    
    SLICE_X38Y104        FDRE (Hold_fdre_C_R)         0.009    -1.086    rsrc1/rsrcpc/pc_reg[30]
  -------------------------------------------------------------------
                         required time                          1.086    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.887ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.130%)  route 0.302ns (61.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.064     1.313    clk_IBUF
    SLICE_X39Y106        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.141     1.454 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.104     1.559    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X39Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.604 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.198     1.801    rsrc1/rsrcpc/SR[0]
    SLICE_X38Y104        FDRE                                         r  rsrc1/rsrcpc/pc_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.834    -1.277    rsrc1/rsrcpc/clk_out1
    SLICE_X38Y104        FDRE                                         r  rsrc1/rsrcpc/pc_reg[31]/C
                         clock pessimism              0.000    -1.277    
                         clock uncertainty            0.182    -1.095    
    SLICE_X38Y104        FDRE (Hold_fdre_C_R)         0.009    -1.086    rsrc1/rsrcpc/pc_reg[31]
  -------------------------------------------------------------------
                         required time                          1.086    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.887ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.130%)  route 0.302ns (61.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.064     1.313    clk_IBUF
    SLICE_X39Y106        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.141     1.454 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.104     1.559    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X39Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.604 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.198     1.801    rsrc1/rsrcpc/SR[0]
    SLICE_X38Y104        FDRE                                         r  rsrc1/rsrcpc/pc_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.834    -1.277    rsrc1/rsrcpc/clk_out1
    SLICE_X38Y104        FDRE                                         r  rsrc1/rsrcpc/pc_reg[3]/C
                         clock pessimism              0.000    -1.277    
                         clock uncertainty            0.182    -1.095    
    SLICE_X38Y104        FDRE (Hold_fdre_C_R)         0.009    -1.086    rsrc1/rsrcpc/pc_reg[3]
  -------------------------------------------------------------------
                         required time                          1.086    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.914ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.130%)  route 0.302ns (61.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.064     1.313    clk_IBUF
    SLICE_X39Y106        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.141     1.454 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.104     1.559    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X39Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.604 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.198     1.801    rsrc1/rsrcpc/SR[0]
    SLICE_X39Y104        FDRE                                         r  rsrc1/rsrcpc/pc_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.834    -1.277    rsrc1/rsrcpc/clk_out1
    SLICE_X39Y104        FDRE                                         r  rsrc1/rsrcpc/pc_reg[11]/C
                         clock pessimism              0.000    -1.277    
                         clock uncertainty            0.182    -1.095    
    SLICE_X39Y104        FDRE (Hold_fdre_C_R)        -0.018    -1.113    rsrc1/rsrcpc/pc_reg[11]
  -------------------------------------------------------------------
                         required time                          1.113    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  2.914    

Slack (MET) :             2.914ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.130%)  route 0.302ns (61.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.064     1.313    clk_IBUF
    SLICE_X39Y106        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.141     1.454 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.104     1.559    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X39Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.604 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.198     1.801    rsrc1/rsrcpc/SR[0]
    SLICE_X39Y104        FDRE                                         r  rsrc1/rsrcpc/pc_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.834    -1.277    rsrc1/rsrcpc/clk_out1
    SLICE_X39Y104        FDRE                                         r  rsrc1/rsrcpc/pc_reg[14]/C
                         clock pessimism              0.000    -1.277    
                         clock uncertainty            0.182    -1.095    
    SLICE_X39Y104        FDRE (Hold_fdre_C_R)        -0.018    -1.113    rsrc1/rsrcpc/pc_reg[14]
  -------------------------------------------------------------------
                         required time                          1.113    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  2.914    





