\hypertarget{stm32f401xe_8h_source}{}\doxysection{stm32f401xe.\+h}
\label{stm32f401xe_8h_source}\index{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 4/Code4/mbed/TARGET\_NUCLEO\_F401RE/stm32f401xe.h@{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 4/Code4/mbed/TARGET\_NUCLEO\_F401RE/stm32f401xe.h}}
\mbox{\hyperlink{stm32f401xe_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{52 \textcolor{preprocessor}{\#ifndef \_\_STM32F401xE\_H}}
\DoxyCodeLine{53 \textcolor{preprocessor}{\#define \_\_STM32F401xE\_H}}
\DoxyCodeLine{54 }
\DoxyCodeLine{55 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{56  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{57 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_cplusplus */}\textcolor{preprocessor}{}}
\DoxyCodeLine{58   }
\DoxyCodeLine{59 }
\DoxyCodeLine{67 \textcolor{preprocessor}{\#define \_\_CM4\_REV                 0x0001  }}
\DoxyCodeLine{68 \textcolor{preprocessor}{\#define \_\_MPU\_PRESENT             1       }}
\DoxyCodeLine{69 \textcolor{preprocessor}{\#define \_\_NVIC\_PRIO\_BITS          4       }}
\DoxyCodeLine{70 \textcolor{preprocessor}{\#define \_\_Vendor\_SysTickConfig    0       }}
\DoxyCodeLine{71 \textcolor{preprocessor}{\#define \_\_FPU\_PRESENT             1       }}
\DoxyCodeLine{85 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{86 \{}
\DoxyCodeLine{87 \textcolor{comment}{/******  Cortex-\/M4 Processor Exceptions Numbers ****************************************************************/}}
\DoxyCodeLine{88   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{NonMaskableInt\_IRQn}}         = -\/14,    }
\DoxyCodeLine{89   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{MemoryManagement\_IRQn}}       = -\/12,    }
\DoxyCodeLine{90   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{BusFault\_IRQn}}               = -\/11,    }
\DoxyCodeLine{91   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{UsageFault\_IRQn}}             = -\/10,    }
\DoxyCodeLine{92   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\_IRQn}}                 = -\/5,     }
\DoxyCodeLine{93   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{DebugMonitor\_IRQn}}           = -\/4,     }
\DoxyCodeLine{94   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{PendSV\_IRQn}}                 = -\/2,     }
\DoxyCodeLine{95   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}                = -\/1,     }
\DoxyCodeLine{96 \textcolor{comment}{/******  STM32 specific Interrupt Numbers **********************************************************************/}}
\DoxyCodeLine{97   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\_IRQn}}                   = 0,      }
\DoxyCodeLine{98   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\_IRQn}}                    = 1,      }
\DoxyCodeLine{99   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1}{TAMP\_STAMP\_IRQn}}             = 2,      }
\DoxyCodeLine{100   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777}{RTC\_WKUP\_IRQn}}               = 3,      }
\DoxyCodeLine{101   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\_IRQn}}                  = 4,      }
\DoxyCodeLine{102   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\_IRQn}}                    = 5,      }
\DoxyCodeLine{103   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\_IRQn}}                  = 6,      }
\DoxyCodeLine{104   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\_IRQn}}                  = 7,      }
\DoxyCodeLine{105   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\_IRQn}}                  = 8,      }
\DoxyCodeLine{106   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\_IRQn}}                  = 9,      }
\DoxyCodeLine{107   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\_IRQn}}                  = 10,     }
\DoxyCodeLine{108   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c}{DMA1\_Stream0\_IRQn}}           = 11,     }
\DoxyCodeLine{109   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285}{DMA1\_Stream1\_IRQn}}           = 12,     }
\DoxyCodeLine{110   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8}{DMA1\_Stream2\_IRQn}}           = 13,     }
\DoxyCodeLine{111   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2}{DMA1\_Stream3\_IRQn}}           = 14,     }
\DoxyCodeLine{112   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a}{DMA1\_Stream4\_IRQn}}           = 15,     }
\DoxyCodeLine{113   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e}{DMA1\_Stream5\_IRQn}}           = 16,     }
\DoxyCodeLine{114   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486}{DMA1\_Stream6\_IRQn}}           = 17,     }
\DoxyCodeLine{115   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3}{ADC\_IRQn}}                    = 18,     }
\DoxyCodeLine{116   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\_5\_IRQn}}                = 23,     }
\DoxyCodeLine{117   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368}{TIM1\_BRK\_TIM9\_IRQn}}          = 24,     }
\DoxyCodeLine{118   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f}{TIM1\_UP\_TIM10\_IRQn}}          = 25,     }
\DoxyCodeLine{119   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e}{TIM1\_TRG\_COM\_TIM11\_IRQn}}     = 26,     }
\DoxyCodeLine{120   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\_CC\_IRQn}}                = 27,     }
\DoxyCodeLine{121   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\_IRQn}}                   = 28,     }
\DoxyCodeLine{122   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\_IRQn}}                   = 29,     }
\DoxyCodeLine{123   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\_IRQn}}                   = 30,     }
\DoxyCodeLine{124   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2C1\_EV\_IRQn}}                = 31,     }
\DoxyCodeLine{125   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2C1\_ER\_IRQn}}                = 32,     }
\DoxyCodeLine{126   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2C2\_EV\_IRQn}}                = 33,     }
\DoxyCodeLine{127   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2C2\_ER\_IRQn}}                = 34,     }
\DoxyCodeLine{128   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\_IRQn}}                   = 35,     }
\DoxyCodeLine{129   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\_IRQn}}                   = 36,     }
\DoxyCodeLine{130   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\_IRQn}}                 = 37,     }
\DoxyCodeLine{131   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\_IRQn}}                 = 38,     }
\DoxyCodeLine{132   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\_10\_IRQn}}              = 40,     }
\DoxyCodeLine{133   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\_Alarm\_IRQn}}              = 41,     }
\DoxyCodeLine{134   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f}{OTG\_FS\_WKUP\_IRQn}}            = 42,     }
\DoxyCodeLine{135   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8}{DMA1\_Stream7\_IRQn}}           = 47,     }
\DoxyCodeLine{136   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3}{SDIO\_IRQn}}                   = 49,     }
\DoxyCodeLine{137   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{TIM5\_IRQn}}                   = 50,     }
\DoxyCodeLine{138   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\_IRQn}}                   = 51,     }
\DoxyCodeLine{139   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb}{DMA2\_Stream0\_IRQn}}           = 56,     }
\DoxyCodeLine{140   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb}{DMA2\_Stream1\_IRQn}}           = 57,     }
\DoxyCodeLine{141   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36}{DMA2\_Stream2\_IRQn}}           = 58,     }
\DoxyCodeLine{142   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4}{DMA2\_Stream3\_IRQn}}           = 59,     }
\DoxyCodeLine{143   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0}{DMA2\_Stream4\_IRQn}}           = 60,     }
\DoxyCodeLine{144   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e}{OTG\_FS\_IRQn}}                 = 67,     }
\DoxyCodeLine{145   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03}{DMA2\_Stream5\_IRQn}}           = 68,     }
\DoxyCodeLine{146   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800}{DMA2\_Stream6\_IRQn}}           = 69,     }
\DoxyCodeLine{147   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77}{DMA2\_Stream7\_IRQn}}           = 70,     }
\DoxyCodeLine{148   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c}{USART6\_IRQn}}                 = 71,     }
\DoxyCodeLine{149   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a}{I2C3\_EV\_IRQn}}                = 72,     }
\DoxyCodeLine{150   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e}{I2C3\_ER\_IRQn}}                = 73,     }
\DoxyCodeLine{151   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f}{FPU\_IRQn}}                    = 81,      }
\DoxyCodeLine{152   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1}{SPI4\_IRQn}}                   = 84       }
\DoxyCodeLine{153 \} \mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}};}
\DoxyCodeLine{154 }
\DoxyCodeLine{159 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{core__cm4_8h}{core\_cm4.h}}"{}}             \textcolor{comment}{/* Cortex-\/M4 processor and core peripherals */}}
\DoxyCodeLine{160 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{system__stm32f4xx_8h}{system\_stm32f4xx.h}}"{}}}
\DoxyCodeLine{161 \textcolor{preprocessor}{\#include <stdint.h>}}
\DoxyCodeLine{162 }
\DoxyCodeLine{171 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{172 \{}
\DoxyCodeLine{173   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a9745df96e98f3cdc2d05ccefce681f64}{SR}};     }
\DoxyCodeLine{174   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a89b1ff4376683dd2896ea8b32ded05b2}{CR1}};    }
\DoxyCodeLine{175   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a1053a65a21af0d27afe1bf9cf7b7aca7}{CR2}};    }
\DoxyCodeLine{176   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a73009a8122fcc628f467a4e997109347}{SMPR1}};  }
\DoxyCodeLine{177   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a9e68fe36c4c8fbbac294b5496ccf7130}{SMPR2}};  }
\DoxyCodeLine{178   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_aa005e656f528aaad28d70d61c9db9b81}{JOFR1}};  }
\DoxyCodeLine{179   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_aa20f76044c11042dde41c1060853fb82}{JOFR2}};  }
\DoxyCodeLine{180   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ae9c78142f6edf8122384263878d09015}{JOFR3}};  }
\DoxyCodeLine{181   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a92f5c1a5aaa8b286317f923482e09d35}{JOFR4}};  }
\DoxyCodeLine{182   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a297ac2d83a1837bfdc0333474b977de0}{HTR}};    }
\DoxyCodeLine{183   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_afdaf8050fb01739206a92c9ad610f396}{LTR}};    }
\DoxyCodeLine{184   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a0185aa54962ba987f192154fb7a2d673}{SQR1}};   }
\DoxyCodeLine{185   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a6b6e55e6c667042e5a46a76518b73d5a}{SQR2}};   }
\DoxyCodeLine{186   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a51dbdba74c4d3559157392109af68fc6}{SQR3}};   }
\DoxyCodeLine{187   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}};   }
\DoxyCodeLine{188   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}{JDR1}};   }
\DoxyCodeLine{189   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a898b87cab4f099bcca981cc4c9318b51}{JDR2}};   }
\DoxyCodeLine{190   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a40999cd0a255ef62b2340e2726695063}{JDR3}};   }
\DoxyCodeLine{191   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_abae6e9d688b16ef350878998f5e21c0b}{JDR4}};   }
\DoxyCodeLine{192   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}};     }
\DoxyCodeLine{193 \} \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}};}
\DoxyCodeLine{194 }
\DoxyCodeLine{195 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{196 \{}
\DoxyCodeLine{197   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}};    }
\DoxyCodeLine{198   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}};    }
\DoxyCodeLine{199   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___common___type_def_a6f7399bf70f677ef5de46a3038f414e1}{CDR}};    }
\DoxyCodeLine{201 \} \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}};}
\DoxyCodeLine{202 }
\DoxyCodeLine{207 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{208 \{}
\DoxyCodeLine{209   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_c___type_def_a50cb22870dbb9001241cec694994e5ef}{DR}};         }
\DoxyCodeLine{210   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t  \mbox{\hyperlink{struct_c_r_c___type_def_ad84e8694cd4b5375ee533c2d875c3b5a}{IDR}};        }
\DoxyCodeLine{211   uint8\_t       \mbox{\hyperlink{struct_c_r_c___type_def_a70dfd1730dba65041550ef55a44db87c}{RESERVED0}};  }
\DoxyCodeLine{212   uint16\_t      \mbox{\hyperlink{struct_c_r_c___type_def_a8b205c6e25b1808ac016db2356b3021d}{RESERVED1}};  }
\DoxyCodeLine{213   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_c___type_def_af33fa5c173e1c102e6d0242fe60e569f}{CR}};         }
\DoxyCodeLine{214 \} \mbox{\hyperlink{struct_c_r_c___type_def}{CRC\_TypeDef}};}
\DoxyCodeLine{215 }
\DoxyCodeLine{220 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{221 \{}
\DoxyCodeLine{222   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a0cc3561c124d06bb57dfa855e43ed99f}{IDCODE}};  }
\DoxyCodeLine{223   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a15981828f2b915d38570cf6684e99a53}{CR}};      }
\DoxyCodeLine{224   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_aac341c7e09cd5224327eeb7d9f122bed}{APB1FZ}};  }
\DoxyCodeLine{225   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a011f892d86367dbe786964b14bc515a6}{APB2FZ}};  }
\DoxyCodeLine{226 \}\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\_TypeDef}};}
\DoxyCodeLine{227 }
\DoxyCodeLine{228 }
\DoxyCodeLine{233 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{234 \{}
\DoxyCodeLine{235   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_af893adc5e821b15d813237b2bfe4378b}{CR}};     }
\DoxyCodeLine{236   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_a2cc2a52628182f9e79ab1e49bb78a1eb}{NDTR}};   }
\DoxyCodeLine{237   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_adbeac1d47cb85ab52dac71d520273947}{PAR}};    }
\DoxyCodeLine{238   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_a965da718db7d0303bff185d367d96fd6}{M0AR}};   }
\DoxyCodeLine{239   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_a142ca5a1145ba9cf4cfa557655af1c13}{M1AR}};   }
\DoxyCodeLine{240   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_aad3d78ab35e7af48951be5be53392f9f}{FCR}};    }
\DoxyCodeLine{241 \} \mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}};}
\DoxyCodeLine{242 }
\DoxyCodeLine{243 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{244 \{}
\DoxyCodeLine{245   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{LISR}};   }
\DoxyCodeLine{246   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{HISR}};   }
\DoxyCodeLine{247   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{LIFCR}};  }
\DoxyCodeLine{248   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{HIFCR}};  }
\DoxyCodeLine{249 \} \mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}};}
\DoxyCodeLine{250 }
\DoxyCodeLine{251 }
\DoxyCodeLine{256 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{257 \{}
\DoxyCodeLine{258   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a17d061db586d4a5aa646b68495a8e6a4}{IMR}};    }
\DoxyCodeLine{259   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a9c5bff67bf9499933959df7eb91a1bd6}{EMR}};    }
\DoxyCodeLine{260   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_ac019d211d8c880b327a1b90a06cc0675}{RTSR}};   }
\DoxyCodeLine{261   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_aee667dc148250bbf37fdc66dc4a9874d}{FTSR}};   }
\DoxyCodeLine{262   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a5c1f538e64ee90918cd158b808f5d4de}{SWIER}};  }
\DoxyCodeLine{263   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a133294b87dbe6a01e8d9584338abc39a}{PR}};     }
\DoxyCodeLine{264 \} \mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\_TypeDef}};}
\DoxyCodeLine{265 }
\DoxyCodeLine{270 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{271 \{}
\DoxyCodeLine{272   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_aaf432a8a8948613f4f66fcace5d2e5fe}{ACR}};      }
\DoxyCodeLine{273   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a802e9a26a89b44decd2d32d97f729dd3}{KEYR}};     }
\DoxyCodeLine{274   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a793cd13a4636c9785fdb99316f7fd7ab}{OPTKEYR}};  }
\DoxyCodeLine{275   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a52c4943c64904227a559bf6f14ce4de6}{SR}};       }
\DoxyCodeLine{276   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a7919306d0e032a855200420a57f884d7}{CR}};       }
\DoxyCodeLine{277   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a54026c3b5bc2059f1b187acb6c4817ac}{OPTCR}};    }
\DoxyCodeLine{278   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a180354afdf5ff27d04befd794c46156d}{OPTCR1}};   }
\DoxyCodeLine{279 \} \mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\_TypeDef}};}
\DoxyCodeLine{280 }
\DoxyCodeLine{285 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{286 \{}
\DoxyCodeLine{287   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_ac2505d096b6b650f1647b8e0ff8b196b}{MODER}};    }
\DoxyCodeLine{288   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a910885e4d881c3a459dd11640237107f}{OTYPER}};   }
\DoxyCodeLine{289   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a0d233d720f18ae2050f9131fa6faf7c6}{OSPEEDR}};  }
\DoxyCodeLine{290   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a44ada3bfbe891e2efc1e06bda4c8014e}{PUPDR}};    }
\DoxyCodeLine{291   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_acf11156409414ad8841bb0b62959ee96}{IDR}};      }
\DoxyCodeLine{292   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a6fb78f4a978a36032cdeac93ac3c9c8b}{ODR}};      }
\DoxyCodeLine{293   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_ad2528bbb921532be8116534651b1faee}{BSRRL}};    }
\DoxyCodeLine{294   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_ad4b5f8bc936e26e3980686d2aba9d882}{BSRRH}};    }
\DoxyCodeLine{295   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a95a59d4b1d52be521f3246028be32f3e}{LCKR}};     }
\DoxyCodeLine{296   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t AFR[2];   }
\DoxyCodeLine{297 \} \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\_TypeDef}};}
\DoxyCodeLine{298 }
\DoxyCodeLine{303 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{304 \{}
\DoxyCodeLine{305   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a85b9d3df2274b730327b181c402a7bf5}{MEMRMP}};       }
\DoxyCodeLine{306   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ab5c47c570566cb8ff9d0436c17cc9241}{PMC}};          }
\DoxyCodeLine{307   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t EXTICR[4];    }
\DoxyCodeLine{308   uint32\_t      RESERVED[2];  }
\DoxyCodeLine{309   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ada13497abc6402300570ff5f430a612e}{CMPCR}};        }
\DoxyCodeLine{310 \} \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\_TypeDef}};}
\DoxyCodeLine{311 }
\DoxyCodeLine{316 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{317 \{}
\DoxyCodeLine{318   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a91782f7b81475b0e3c3779273abd26aa}{CR1}};        }
\DoxyCodeLine{319   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a29eb47db03d5ad7e9b399f8895f1768c}{CR2}};        }
\DoxyCodeLine{320   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_ae8269169fcbdc2ecb580208d99c2f89f}{OAR1}};       }
\DoxyCodeLine{321   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a73988a218be320999c74a641b3d6e3c1}{OAR2}};       }
\DoxyCodeLine{322   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a5c1beaa4935359da1c8f0ceb287f90be}{DR}};         }
\DoxyCodeLine{323   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a639be124227c03bb3f5fe0e7faf84995}{SR1}};        }
\DoxyCodeLine{324   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_ac509048af4b9ac67c808d584fdbc712e}{SR2}};        }
\DoxyCodeLine{325   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a4d81b61d23a54d0d1e28646c3bb9aac5}{CCR}};        }
\DoxyCodeLine{326   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a9f1a5aee4a26b2fb30e08f88586c436d}{TRISE}};      }
\DoxyCodeLine{327   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a6b540b18ea0370e3e45f69902343320c}{FLTR}};       }
\DoxyCodeLine{328 \} \mbox{\hyperlink{struct_i2_c___type_def}{I2C\_TypeDef}};}
\DoxyCodeLine{329 }
\DoxyCodeLine{334 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{335 \{}
\DoxyCodeLine{336   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_a63089aaa5f4ad34ee2677ebcdee49cd9}{KR}};   }
\DoxyCodeLine{337   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_a5f2717885ff171e686e0347af9e6b68d}{PR}};   }
\DoxyCodeLine{338   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_aa3703eaa40e447dcacc69c0827595532}{RLR}};  }
\DoxyCodeLine{339   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_a9bbfbe921f2acfaf58251849bd0a511c}{SR}};   }
\DoxyCodeLine{340 \} \mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\_TypeDef}};}
\DoxyCodeLine{341 }
\DoxyCodeLine{346 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{347 \{}
\DoxyCodeLine{348   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_aeb6bcdb2b99d58b9a0ffd86deb606eac}{CR}};   }
\DoxyCodeLine{349   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_ae17097e69c88b6c00033d6fb84a8182b}{CSR}};  }
\DoxyCodeLine{350 \} \mbox{\hyperlink{struct_p_w_r___type_def}{PWR\_TypeDef}};}
\DoxyCodeLine{351 }
\DoxyCodeLine{356 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{357 \{}
\DoxyCodeLine{358   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_abcb9ff48b9afb990283fefad0554b5b3}{CR}};            }
\DoxyCodeLine{359   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a2a7ccb4e23cb05a574f243f6278b7b26}{PLLCFGR}};       }
\DoxyCodeLine{360   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a0721b1b729c313211126709559fad371}{CFGR}};          }
\DoxyCodeLine{361   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_aeadf3a69dd5795db4638f71938704ff0}{CIR}};           }
\DoxyCodeLine{362   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ad6abf71a348744aa3f2b7e8b214c1ca4}{AHB1RSTR}};      }
\DoxyCodeLine{363   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a343e0230ded55920ff2a04fbde0e5bcd}{AHB2RSTR}};      }
\DoxyCodeLine{364   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a39a90d838fbd0b8515f03e4a1be6374f}{AHB3RSTR}};      }
\DoxyCodeLine{365   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_a646631532167f3386763a2d10a881a04}{RESERVED0}};     }
\DoxyCodeLine{366   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a600f4d6d592f43edb2fc653c5cba023a}{APB1RSTR}};      }
\DoxyCodeLine{367   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a4491ab20a44b70bf7abd247791676a59}{APB2RSTR}};      }
\DoxyCodeLine{368   uint32\_t      RESERVED1[2];  }
\DoxyCodeLine{369   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_af58a7ad868f07f8759eac3e31b6fa79e}{AHB1ENR}};       }
\DoxyCodeLine{370   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_af326cb98c318fc08894a8dd79c2c675f}{AHB2ENR}};       }
\DoxyCodeLine{371   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ad4ea7be562b42e2ae1a84db44121195d}{AHB3ENR}};       }
\DoxyCodeLine{372   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_a94cb7e7b923ebacab99c967d0f808235}{RESERVED2}};     }
\DoxyCodeLine{373   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_aec7622ba90341c9faf843d9ee54a759f}{APB1ENR}};       }
\DoxyCodeLine{374   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a619b4c22f630a269dfd0c331f90f6868}{APB2ENR}};       }
\DoxyCodeLine{375   uint32\_t      RESERVED3[2];  }
\DoxyCodeLine{376   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a89d6c21f02196b7f59bcc30c1061dd87}{AHB1LPENR}};     }
\DoxyCodeLine{377   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a1de344446cba3f4dd15c56fbe20eb0dd}{AHB2LPENR}};     }
\DoxyCodeLine{378   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a95edda857c3725bfb410d3a4707edfd8}{AHB3LPENR}};     }
\DoxyCodeLine{379   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_a0f009e4bd1777ac1b86ca27e23361a0e}{RESERVED4}};     }
\DoxyCodeLine{380   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a5c8e710c40b642dcbf296201a7ecb2da}{APB1LPENR}};     }
\DoxyCodeLine{381   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a7e46c65220f00a6858a5b35b74a37b51}{APB2LPENR}};     }
\DoxyCodeLine{382   uint32\_t      RESERVED5[2];  }
\DoxyCodeLine{383   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a05be375db50e8c9dd24fb3bcf42d7cf1}{BDCR}};          }
\DoxyCodeLine{384   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a7e913b8bf59d4351e1f3d19387bd05b9}{CSR}};           }
\DoxyCodeLine{385   uint32\_t      RESERVED6[2];  }
\DoxyCodeLine{386   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a52270ad1423c68cd536f62657bb669f5}{SSCGR}};         }
\DoxyCodeLine{387   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ac3beb02dccd9131d6ce55bb29c5fa69f}{PLLI2SCFGR}};    }
\DoxyCodeLine{389 \} \mbox{\hyperlink{struct_r_c_c___type_def}{RCC\_TypeDef}};}
\DoxyCodeLine{390 }
\DoxyCodeLine{395 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{396 \{}
\DoxyCodeLine{397   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a2e8783857f8644a4eb80ebc51e1cba42}{TR}};      }
\DoxyCodeLine{398   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a8750eae683cb3d382476dc7cdcd92b96}{DR}};      }
\DoxyCodeLine{399   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a731d9209ce40dce6ea61fcc6f818c892}{CR}};      }
\DoxyCodeLine{400   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a5a7b104d80b48b5708b50cdc487d6a78}{ISR}};     }
\DoxyCodeLine{401   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a5f43a11e0873212f598e41db5f2dcf6a}{PRER}};    }
\DoxyCodeLine{402   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ad93017bb0a778a2aad9cd71211fc770a}{WUTR}};    }
\DoxyCodeLine{403   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a2403d29b2bfffb734ebef6642c0d2724}{CALIBR}};  }
\DoxyCodeLine{404   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ad7e54d5c5a4b9fd1e26aca85b1e36c7f}{ALRMAR}};  }
\DoxyCodeLine{405   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a9816616e1f00955c8982469d0dd9c953}{ALRMBR}};  }
\DoxyCodeLine{406   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ad54765af56784498a3ae08686b79a1ff}{WPR}};     }
\DoxyCodeLine{407   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_aefbd38be87117d1fced289bf9c534414}{SSR}};     }
\DoxyCodeLine{408   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a6082856c9191f5003b6163c0d3afcaff}{SHIFTR}};  }
\DoxyCodeLine{409   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a1ddbb2a5eaa54ff43835026dec99ae1c}{TSTR}};    }
\DoxyCodeLine{410   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_aa4633dbcdb5dd41a714020903fd67c82}{TSDR}};    }
\DoxyCodeLine{411   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a1e8b4b987496ee1c0c6f16b0a94ea1a1}{TSSSR}};   }
\DoxyCodeLine{412   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_aea66ea813830c2f3ff207464794397a4}{CALR}};    }
\DoxyCodeLine{413   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a498ecce9715c916dd09134fddd0072c0}{TAFCR}};   }
\DoxyCodeLine{414   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ac5b2e3c0dcdcb569f3fe15dfe3794bc1}{ALRMASSR}};}
\DoxyCodeLine{415   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a249009cd672e7bcd52df1a41de4619e1}{ALRMBSSR}};}
\DoxyCodeLine{416   uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a09936292ef8d82974b55a03a1080534e}{RESERVED7}};    }
\DoxyCodeLine{417   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ab32c76ca1f3bd0f0f46d42c2dfa74524}{BKP0R}};   }
\DoxyCodeLine{418   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a5439bfca3708c6b8be6a74626f06111f}{BKP1R}};   }
\DoxyCodeLine{419   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_aa845c401b24d2ef1049f489f26d35626}{BKP2R}};   }
\DoxyCodeLine{420   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ac3802c3b17482a0667fb34ddd1863434}{BKP3R}};   }
\DoxyCodeLine{421   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a6131b2f2896c122cf223206e4cfd2bd0}{BKP4R}};   }
\DoxyCodeLine{422   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a0f3a33de81247ec5729e400a1261f917}{BKP5R}};   }
\DoxyCodeLine{423   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a766e2071c5826e3a299ae1cd5bbf06f7}{BKP6R}};   }
\DoxyCodeLine{424   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a9934af6ae6b3f5660204d48ceb2f3192}{BKP7R}};   }
\DoxyCodeLine{425   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a0e7fca11f1c953270ee0ee6028860add}{BKP8R}};   }
\DoxyCodeLine{426   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_abadf1ac26350bf00575428be6a05708b}{BKP9R}};   }
\DoxyCodeLine{427   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a5feba3d5adae3f234b3d172459163c5a}{BKP10R}};  }
\DoxyCodeLine{428   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a8fef38e1e122778601e18f5b757c037a}{BKP11R}};  }
\DoxyCodeLine{429   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a6606b5d249f923aa15ab74b382cbaf7e}{BKP12R}};  }
\DoxyCodeLine{430   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a138903d4681455a660dccbaf3409263d}{BKP13R}};  }
\DoxyCodeLine{431   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_adaae50f5c3213014fb9818eaee389676}{BKP14R}};  }
\DoxyCodeLine{432   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a797f43f9cc1858baebd1799be288dff6}{BKP15R}};  }
\DoxyCodeLine{433   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a181ad73082bde7d74010aac16bd373fc}{BKP16R}};  }
\DoxyCodeLine{434   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a90a305a8e00b357f28daef5041e5a8b1}{BKP17R}};  }
\DoxyCodeLine{435   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a171288f82cab2623832de779fb435d74}{BKP18R}};  }
\DoxyCodeLine{436   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a993f54e8feff9254f795dfd3e000fc55}{BKP19R}};  }
\DoxyCodeLine{437 \} \mbox{\hyperlink{struct_r_t_c___type_def}{RTC\_TypeDef}};}
\DoxyCodeLine{438 }
\DoxyCodeLine{439 }
\DoxyCodeLine{444 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{445 \{}
\DoxyCodeLine{446   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_a7c156bc55f6d970a846a459d57a9e940}{POWER}};          }
\DoxyCodeLine{447   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_aeb1e30ce2038628e45264f75e5e926bb}{CLKCR}};          }
\DoxyCodeLine{448   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_a3e24392875e98cd09043e54a0990ab7a}{ARG}};            }
\DoxyCodeLine{449   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_abbbdc3174e12dab21123d746d65f345d}{CMD}};            }
\DoxyCodeLine{450   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_i_o___type_def_a9d881ed6c2fdecf77e872bcc6b404774}{RESPCMD}};        }
\DoxyCodeLine{451   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_i_o___type_def_a2b6f1ca5a5a50f8ef5417fe7be22553c}{RESP1}};          }
\DoxyCodeLine{452   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_i_o___type_def_a9228c8a38c07c508373644220dd322f0}{RESP2}};          }
\DoxyCodeLine{453   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_i_o___type_def_a70f3e911570bd326bff852664fd8a7d5}{RESP3}};          }
\DoxyCodeLine{454   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_i_o___type_def_ac7b45c7672922d38ffb0a1415a122716}{RESP4}};          }
\DoxyCodeLine{455   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_a5af1984c7c00890598ca74fc85449f9f}{DTIMER}};         }
\DoxyCodeLine{456   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_aa98ab507ed05468ca4baccd1731231cd}{DLEN}};           }
\DoxyCodeLine{457   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_a801519a7af801ad43b88007bf4e2e906}{DCTRL}};          }
\DoxyCodeLine{458   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_i_o___type_def_a0366564e2795952d520c0de4be70020f}{DCOUNT}};         }
\DoxyCodeLine{459   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_i_o___type_def_a6b917b09c127e77bd3128bbe19a00499}{STA}};            }
\DoxyCodeLine{460   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_ae3c052b85cc438d2b3069f99620e5139}{ICR}};            }
\DoxyCodeLine{461   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_a9a08e405ab985c60ff9031025ab37d31}{MASK}};           }
\DoxyCodeLine{462   uint32\_t      RESERVED0[2];   }
\DoxyCodeLine{463   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_i_o___type_def_ae30d52b6556f5d17db8e5cfd2641e7b4}{FIFOCNT}};        }
\DoxyCodeLine{464   uint32\_t      RESERVED1[13];  }
\DoxyCodeLine{465   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_ab4757027388ea3a0a6f114d7de2ed4cf}{FIFO}};           }
\DoxyCodeLine{466 \} \mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\_TypeDef}};}
\DoxyCodeLine{467 }
\DoxyCodeLine{472 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{473 \{}
\DoxyCodeLine{474   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a6ecd5cb63b85c381bd67dc90dd4f573a}{CR1}};        }
\DoxyCodeLine{475   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a38cb89a872e456e6ecd29b6c71d85600}{CR2}};        }
\DoxyCodeLine{476   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a33f3dd6a505d06fe6c466b63be451891}{SR}};         }
\DoxyCodeLine{477   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a02ef206dd5bb270e1f17fedd71284422}{DR}};         }
\DoxyCodeLine{478   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a609d2a279b1927846a991deb9d0dc0b0}{CRCPR}};      }
\DoxyCodeLine{479   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a60f1f0e77c52e89cfd738999bee5c9d0}{RXCRCR}};     }
\DoxyCodeLine{480   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a0b5a7f6383eb478bbcc22a36c5e95ae6}{TXCRCR}};     }
\DoxyCodeLine{481   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a4a1547c0ed26f31108910c35d2876b83}{I2SCFGR}};    }
\DoxyCodeLine{482   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_aff2f386a2566c722f7962377b495f1a2}{I2SPR}};      }
\DoxyCodeLine{483 \} \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}};}
\DoxyCodeLine{484 }
\DoxyCodeLine{489 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{490 \{}
\DoxyCodeLine{491   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{CR1}};         }
\DoxyCodeLine{492   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a6b1ae85138ed91686bf63699c61ef835}{CR2}};         }
\DoxyCodeLine{493   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}};        }
\DoxyCodeLine{494   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}};        }
\DoxyCodeLine{495   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}};          }
\DoxyCodeLine{496   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a04248d87f48303fd2267810104a7878d}{EGR}};         }
\DoxyCodeLine{497   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}};       }
\DoxyCodeLine{498   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_aa8129ca70a2232c91c8cfcaf375249f6}{CCMR2}};       }
\DoxyCodeLine{499   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_ad7271cc1eec9ef16e4ee5401626c0b3b}{CCER}};        }
\DoxyCodeLine{500   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a6fdd2a7fb88d28670b472aaac0d9d262}{CNT}};         }
\DoxyCodeLine{501   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_ad03c852f58077a11e75f8af42fa6d921}{PSC}};         }
\DoxyCodeLine{502   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a6a42766a6ca3c7fe10a810ebd6b9d627}{ARR}};         }
\DoxyCodeLine{503   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_ad432e2a315abf68e6c295fb4ebc37534}{RCR}};         }
\DoxyCodeLine{504   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a0dd9c06729a5eb6179c6d0d60faca7ed}{CCR1}};        }
\DoxyCodeLine{505   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a4d1171e9a61538424b8ef1f2571986d0}{CCR2}};        }
\DoxyCodeLine{506   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_ac83441bfb8d0287080dcbd945a272a74}{CCR3}};        }
\DoxyCodeLine{507   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a5ba381c3f312fdf5e0b4119641b3b0aa}{CCR4}};        }
\DoxyCodeLine{508   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}{BDTR}};        }
\DoxyCodeLine{509   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a7efe9ea8067044cac449ada756ebc2d1}{DCR}};         }
\DoxyCodeLine{510   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_afb7114ac49dba07ba5d250c507dbf23d}{DMAR}};        }
\DoxyCodeLine{511   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_acb0e8a4efa46dac4a2fb1aa3d45924fd}{OR}};          }
\DoxyCodeLine{512 \} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}};}
\DoxyCodeLine{513 }
\DoxyCodeLine{518 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{519 \{}
\DoxyCodeLine{520   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a706005f59139b9ff8ee5755677e12bc7}{SR}};         }
\DoxyCodeLine{521   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a1db25b74d47af33dc4f4fe2177fc5da0}{DR}};         }
\DoxyCodeLine{522   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6ef06ba9d8dc2dc2a0855766369fa7c9}{BRR}};        }
\DoxyCodeLine{523   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}};        }
\DoxyCodeLine{524   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa7ede2de6204c3fc4bd9fb328801c99a}{CR2}};        }
\DoxyCodeLine{525   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}};        }
\DoxyCodeLine{526   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ae23acff49b4ff96fd29093e80fc7d72e}{GTPR}};       }
\DoxyCodeLine{527 \} \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}};}
\DoxyCodeLine{528 }
\DoxyCodeLine{533 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{534 \{}
\DoxyCodeLine{535   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_w_w_d_g___type_def_a4caf530d45f7428c9700d9c0057135f8}{CR}};   }
\DoxyCodeLine{536   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_w_w_d_g___type_def_adcd6a7e5d75022e46ce60291f4b8544c}{CFR}};  }
\DoxyCodeLine{537   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_w_w_d_g___type_def_a15655cda4854cc794db1f27b3c0bba38}{SR}};   }
\DoxyCodeLine{538 \} \mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\_TypeDef}};}
\DoxyCodeLine{539 }
\DoxyCodeLine{543 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{544 \{}
\DoxyCodeLine{545   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a44d3a8825526e6f362da26bbdfb9c71d}{GOTGCTL}};              }
\DoxyCodeLine{546   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a09055525656d2be5adce9471c2590c49}{GOTGINT}};              }
\DoxyCodeLine{547   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a212059dc4a38136fee7fb358fc74c0d0}{GAHBCFG}};              }
\DoxyCodeLine{548   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a2094f12e3e4d4e6cc45047dedbfd0acd}{GUSBCFG}};              }
\DoxyCodeLine{549   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a75148d8257eaeec482aa99f8b4a8b0fb}{GRSTCTL}};              }
\DoxyCodeLine{550   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a0c0a00511f6c07b8609b54adb14319da}{GINTSTS}};              }
\DoxyCodeLine{551   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a42668fa352b82eb13164a99664956271}{GINTMSK}};              }
\DoxyCodeLine{552   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a77b651a1120fc5fb647eaccac6f002c6}{GRXSTSR}};              }
\DoxyCodeLine{553   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a060364111cf507dfab9bb6503477983a}{GRXSTSP}};              }
\DoxyCodeLine{554   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t GRXFSIZ;              \textcolor{comment}{/* Receive FIFO Size Register                Address offset : 0x24      */}}
\DoxyCodeLine{555   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aa68d26991ddeec06897297c110c11503}{DIEPTXF0\_HNPTXFSIZ}};   }
\DoxyCodeLine{556   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a99c998f37e7a88a26f22defb10a1e83a}{HNPTXSTS}};             }
\DoxyCodeLine{557   uint32\_t Reserved30[2];             \textcolor{comment}{/* Reserved                                  Address offset : 0x30      */}}
\DoxyCodeLine{558   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a9f94762e8ec6d3984e2da3f48bae8a7b}{GCCFG}};                }
\DoxyCodeLine{559   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a5c67046606b7e64fb03c4ac550156156}{CID}};                  }
\DoxyCodeLine{560   uint32\_t  Reserved40[48];           }
\DoxyCodeLine{561   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_ad50445f076f99e6b3d0cfb2643f40fac}{HPTXFSIZ}};             }
\DoxyCodeLine{562   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DIEPTXF[0x0F];        }
\DoxyCodeLine{563 \}}
\DoxyCodeLine{564 \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\_OTG\_GlobalTypeDef}};}
\DoxyCodeLine{565 }
\DoxyCodeLine{566 }
\DoxyCodeLine{567 }
\DoxyCodeLine{571 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }}
\DoxyCodeLine{572 \{}
\DoxyCodeLine{573   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a9a9dac417f09f6a2d9a4b3110aa99b53}{DCFG}};         }
\DoxyCodeLine{574   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a091e9adaacbe0860ac18eb3792e2e3bb}{DCTL}};         }
\DoxyCodeLine{575   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a203b4c02e7f98d9be696b84f2f118263}{DSTS}};         }
\DoxyCodeLine{576   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a954d7e94f74e00af915feadd074eb98e}{Reserved0C}};        }
\DoxyCodeLine{577   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DIEPMSK;      \textcolor{comment}{/* !< dev IN Endpoint Mask        Address offset : 0x810 */}}
\DoxyCodeLine{578   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ae446389c3fb6d62537abe36a0d7e564f}{DOEPMSK}};      }
\DoxyCodeLine{579   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a5d28aaa3ea2e4e2246f9ba7025c6a8e7}{DAINT}};        }
\DoxyCodeLine{580   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a26dc7ee19b8bd8c82378575cfddface4}{DAINTMSK}};     }
\DoxyCodeLine{581   uint32\_t  \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a3f2fce7767f4fcea1912046f26ebcc72}{Reserved20}};       }
\DoxyCodeLine{582   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a7d7b3f7c72c92856e77d149c43200709}{Reserved9}};         }
\DoxyCodeLine{583   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a033ac90bbc8ed2442100b2836344ef4e}{DVBUSDIS}};     }
\DoxyCodeLine{584   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a81acf064ede336d1e0e1e9a6264f3f2b}{DVBUSPULSE}};   }
\DoxyCodeLine{585   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_af0a7a07413a095432031eddc900031cd}{DTHRCTL}};      }
\DoxyCodeLine{586   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a6dca86482073d69a44c8e0e3a5efe068}{DIEPEMPMSK}};   }
\DoxyCodeLine{587   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a881208a5819f6a8bfb1f16a2d7cd05a1}{DEACHINT}};     }
\DoxyCodeLine{588   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ab10e5be5517065dccac3d098cc1b9894}{DEACHMSK}};     }
\DoxyCodeLine{589   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a4356045c881b1f037c3016473e580679}{Reserved40}};        }
\DoxyCodeLine{590   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a6dccbd3d18fe0e4e552aefc9f6f469fa}{DINEP1MSK}};    }
\DoxyCodeLine{591   uint32\_t  Reserved44[15];   }
\DoxyCodeLine{592   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_aabe0c08efd8c18aa1f85e4a38a3d2469}{DOUTEP1MSK}};   }
\DoxyCodeLine{593 \}}
\DoxyCodeLine{594 \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def}{USB\_OTG\_DeviceTypeDef}};}
\DoxyCodeLine{595 }
\DoxyCodeLine{596 }
\DoxyCodeLine{600 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }}
\DoxyCodeLine{601 \{}
\DoxyCodeLine{602   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DIEPCTL;        \textcolor{comment}{/* dev IN Endpoint Control Reg 900h + (ep\_num * 20h) + 00h     */}}
\DoxyCodeLine{603   uint32\_t Reserved04;          \textcolor{comment}{/* Reserved                       900h + (ep\_num * 20h) + 04h  */}}
\DoxyCodeLine{604   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DIEPINT;        \textcolor{comment}{/* dev IN Endpoint Itr Reg     900h + (ep\_num * 20h) + 08h     */}}
\DoxyCodeLine{605   uint32\_t Reserved0C;          \textcolor{comment}{/* Reserved                       900h + (ep\_num * 20h) + 0Ch  */}}
\DoxyCodeLine{606   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DIEPTSIZ;       \textcolor{comment}{/* IN Endpoint Txfer Size   900h + (ep\_num * 20h) + 10h        */}}
\DoxyCodeLine{607   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DIEPDMA;        \textcolor{comment}{/* IN Endpoint DMA Address Reg    900h + (ep\_num * 20h) + 14h  */}}
\DoxyCodeLine{608   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DTXFSTS;        \textcolor{comment}{/*IN Endpoint Tx FIFO Status Reg 900h + (ep\_num * 20h) + 18h   */}}
\DoxyCodeLine{609   uint32\_t Reserved18;           \textcolor{comment}{/* Reserved  900h+(ep\_num*20h)+1Ch-\/900h+ (ep\_num * 20h) + 1Ch */}}
\DoxyCodeLine{610 \}}
\DoxyCodeLine{611 \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{USB\_OTG\_INEndpointTypeDef}};}
\DoxyCodeLine{612 }
\DoxyCodeLine{613 }
\DoxyCodeLine{617 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }}
\DoxyCodeLine{618 \{}
\DoxyCodeLine{619   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOEPCTL;       \textcolor{comment}{/* dev OUT Endpoint Control Reg  B00h + (ep\_num * 20h) + 00h*/}}
\DoxyCodeLine{620   uint32\_t Reserved04;         \textcolor{comment}{/* Reserved                      B00h + (ep\_num * 20h) + 04h*/}}
\DoxyCodeLine{621   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOEPINT;       \textcolor{comment}{/* dev OUT Endpoint Itr Reg      B00h + (ep\_num * 20h) + 08h*/}}
\DoxyCodeLine{622   uint32\_t Reserved0C;         \textcolor{comment}{/* Reserved                      B00h + (ep\_num * 20h) + 0Ch*/}}
\DoxyCodeLine{623   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOEPTSIZ;      \textcolor{comment}{/* dev OUT Endpoint Txfer Size   B00h + (ep\_num * 20h) + 10h*/}}
\DoxyCodeLine{624   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOEPDMA;       \textcolor{comment}{/* dev OUT Endpoint DMA Address  B00h + (ep\_num * 20h) + 14h*/}}
\DoxyCodeLine{625   uint32\_t Reserved18[2];      \textcolor{comment}{/* Reserved B00h + (ep\_num * 20h) + 18h -\/ B00h + (ep\_num * 20h) + 1Ch*/}}
\DoxyCodeLine{626 \}}
\DoxyCodeLine{627 \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}{USB\_OTG\_OUTEndpointTypeDef}};}
\DoxyCodeLine{628 }
\DoxyCodeLine{629 }
\DoxyCodeLine{633 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }}
\DoxyCodeLine{634 \{}
\DoxyCodeLine{635   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t HCFG;             \textcolor{comment}{/* Host Configuration Register    400h*/}}
\DoxyCodeLine{636   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t HFIR;             \textcolor{comment}{/* Host Frame Interval Register   404h*/}}
\DoxyCodeLine{637   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t HFNUM;            \textcolor{comment}{/* Host Frame Nbr/Frame Remaining 408h*/}}
\DoxyCodeLine{638   uint32\_t Reserved40C;           \textcolor{comment}{/* Reserved                       40Ch*/}}
\DoxyCodeLine{639   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t HPTXSTS;          \textcolor{comment}{/* Host Periodic Tx FIFO/ Queue Status 410h*/}}
\DoxyCodeLine{640   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t HAINT;            \textcolor{comment}{/* Host All Channels Interrupt Register 414h*/}}
\DoxyCodeLine{641   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t HAINTMSK;         \textcolor{comment}{/* Host All Channels Interrupt Mask 418h*/}}
\DoxyCodeLine{642 \}}
\DoxyCodeLine{643 \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def}{USB\_OTG\_HostTypeDef}};}
\DoxyCodeLine{644 }
\DoxyCodeLine{645 }
\DoxyCodeLine{649 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{650 \{}
\DoxyCodeLine{651   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t HCCHAR;}
\DoxyCodeLine{652   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t HCSPLT;}
\DoxyCodeLine{653   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t HCINT;}
\DoxyCodeLine{654   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t HCINTMSK;}
\DoxyCodeLine{655   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t HCTSIZ;}
\DoxyCodeLine{656   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t HCDMA;}
\DoxyCodeLine{657   uint32\_t Reserved[2];}
\DoxyCodeLine{658 \}}
\DoxyCodeLine{659 \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def}{USB\_OTG\_HostChannelTypeDef}};}
\DoxyCodeLine{660 }
\DoxyCodeLine{661     }
\DoxyCodeLine{665 \textcolor{preprocessor}{\#define FLASH\_BASE            ((uint32\_t)0x08000000) }}
\DoxyCodeLine{666 \textcolor{preprocessor}{\#define CCMDATARAM\_BASE       ((uint32\_t)0x10000000) }}
\DoxyCodeLine{667 \textcolor{preprocessor}{\#define SRAM1\_BASE            ((uint32\_t)0x20000000) }}
\DoxyCodeLine{668 \textcolor{preprocessor}{\#define SRAM2\_BASE            ((uint32\_t)0x2001C000) }}
\DoxyCodeLine{669 \textcolor{preprocessor}{\#define SRAM3\_BASE            ((uint32\_t)0x20020000) }}
\DoxyCodeLine{670 \textcolor{preprocessor}{\#define PERIPH\_BASE           ((uint32\_t)0x40000000) }}
\DoxyCodeLine{671 \textcolor{preprocessor}{\#define BKPSRAM\_BASE          ((uint32\_t)0x40024000) }}
\DoxyCodeLine{672 \textcolor{preprocessor}{\#define CCMDATARAM\_BB\_BASE    ((uint32\_t)0x12000000) }}
\DoxyCodeLine{673 \textcolor{preprocessor}{\#define SRAM1\_BB\_BASE         ((uint32\_t)0x22000000) }}
\DoxyCodeLine{674 \textcolor{preprocessor}{\#define SRAM2\_BB\_BASE         ((uint32\_t)0x2201C000) }}
\DoxyCodeLine{675 \textcolor{preprocessor}{\#define SRAM3\_BB\_BASE         ((uint32\_t)0x22020000) }}
\DoxyCodeLine{676 \textcolor{preprocessor}{\#define PERIPH\_BB\_BASE        ((uint32\_t)0x42000000) }}
\DoxyCodeLine{677 \textcolor{preprocessor}{\#define BKPSRAM\_BB\_BASE       ((uint32\_t)0x42024000) }}
\DoxyCodeLine{679 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{680 \textcolor{preprocessor}{\#define SRAM\_BASE             SRAM1\_BASE}}
\DoxyCodeLine{681 \textcolor{preprocessor}{\#define SRAM\_BB\_BASE          SRAM1\_BB\_BASE}}
\DoxyCodeLine{682 }
\DoxyCodeLine{683 }
\DoxyCodeLine{685 \textcolor{preprocessor}{\#define APB1PERIPH\_BASE       PERIPH\_BASE}}
\DoxyCodeLine{686 \textcolor{preprocessor}{\#define APB2PERIPH\_BASE       (PERIPH\_BASE + 0x00010000)}}
\DoxyCodeLine{687 \textcolor{preprocessor}{\#define AHB1PERIPH\_BASE       (PERIPH\_BASE + 0x00020000)}}
\DoxyCodeLine{688 \textcolor{preprocessor}{\#define AHB2PERIPH\_BASE       (PERIPH\_BASE + 0x10000000)}}
\DoxyCodeLine{689 }
\DoxyCodeLine{691 \textcolor{preprocessor}{\#define TIM2\_BASE             (APB1PERIPH\_BASE + 0x0000)}}
\DoxyCodeLine{692 \textcolor{preprocessor}{\#define TIM3\_BASE             (APB1PERIPH\_BASE + 0x0400)}}
\DoxyCodeLine{693 \textcolor{preprocessor}{\#define TIM4\_BASE             (APB1PERIPH\_BASE + 0x0800)}}
\DoxyCodeLine{694 \textcolor{preprocessor}{\#define TIM5\_BASE             (APB1PERIPH\_BASE + 0x0C00)}}
\DoxyCodeLine{695 \textcolor{preprocessor}{\#define RTC\_BASE              (APB1PERIPH\_BASE + 0x2800)}}
\DoxyCodeLine{696 \textcolor{preprocessor}{\#define WWDG\_BASE             (APB1PERIPH\_BASE + 0x2C00)}}
\DoxyCodeLine{697 \textcolor{preprocessor}{\#define IWDG\_BASE             (APB1PERIPH\_BASE + 0x3000)}}
\DoxyCodeLine{698 \textcolor{preprocessor}{\#define I2S2ext\_BASE          (APB1PERIPH\_BASE + 0x3400)}}
\DoxyCodeLine{699 \textcolor{preprocessor}{\#define SPI2\_BASE             (APB1PERIPH\_BASE + 0x3800)}}
\DoxyCodeLine{700 \textcolor{preprocessor}{\#define SPI3\_BASE             (APB1PERIPH\_BASE + 0x3C00)}}
\DoxyCodeLine{701 \textcolor{preprocessor}{\#define I2S3ext\_BASE          (APB1PERIPH\_BASE + 0x4000)}}
\DoxyCodeLine{702 \textcolor{preprocessor}{\#define USART2\_BASE           (APB1PERIPH\_BASE + 0x4400)}}
\DoxyCodeLine{703 \textcolor{preprocessor}{\#define I2C1\_BASE             (APB1PERIPH\_BASE + 0x5400)}}
\DoxyCodeLine{704 \textcolor{preprocessor}{\#define I2C2\_BASE             (APB1PERIPH\_BASE + 0x5800)}}
\DoxyCodeLine{705 \textcolor{preprocessor}{\#define I2C3\_BASE             (APB1PERIPH\_BASE + 0x5C00)}}
\DoxyCodeLine{706 \textcolor{preprocessor}{\#define PWR\_BASE              (APB1PERIPH\_BASE + 0x7000)}}
\DoxyCodeLine{707 }
\DoxyCodeLine{709 \textcolor{preprocessor}{\#define TIM1\_BASE             (APB2PERIPH\_BASE + 0x0000)}}
\DoxyCodeLine{710 \textcolor{preprocessor}{\#define USART1\_BASE           (APB2PERIPH\_BASE + 0x1000)}}
\DoxyCodeLine{711 \textcolor{preprocessor}{\#define USART6\_BASE           (APB2PERIPH\_BASE + 0x1400)}}
\DoxyCodeLine{712 \textcolor{preprocessor}{\#define ADC1\_BASE             (APB2PERIPH\_BASE + 0x2000)}}
\DoxyCodeLine{713 \textcolor{preprocessor}{\#define ADC\_BASE              (APB2PERIPH\_BASE + 0x2300)}}
\DoxyCodeLine{714 \textcolor{preprocessor}{\#define SDIO\_BASE             (APB2PERIPH\_BASE + 0x2C00)}}
\DoxyCodeLine{715 \textcolor{preprocessor}{\#define SPI1\_BASE             (APB2PERIPH\_BASE + 0x3000)}}
\DoxyCodeLine{716 \textcolor{preprocessor}{\#define SPI4\_BASE             (APB2PERIPH\_BASE + 0x3400)}}
\DoxyCodeLine{717 \textcolor{preprocessor}{\#define SYSCFG\_BASE           (APB2PERIPH\_BASE + 0x3800)}}
\DoxyCodeLine{718 \textcolor{preprocessor}{\#define EXTI\_BASE             (APB2PERIPH\_BASE + 0x3C00)}}
\DoxyCodeLine{719 \textcolor{preprocessor}{\#define TIM9\_BASE             (APB2PERIPH\_BASE + 0x4000)}}
\DoxyCodeLine{720 \textcolor{preprocessor}{\#define TIM10\_BASE            (APB2PERIPH\_BASE + 0x4400)}}
\DoxyCodeLine{721 \textcolor{preprocessor}{\#define TIM11\_BASE            (APB2PERIPH\_BASE + 0x4800)}}
\DoxyCodeLine{722 }
\DoxyCodeLine{724 \textcolor{preprocessor}{\#define GPIOA\_BASE            (AHB1PERIPH\_BASE + 0x0000)}}
\DoxyCodeLine{725 \textcolor{preprocessor}{\#define GPIOB\_BASE            (AHB1PERIPH\_BASE + 0x0400)}}
\DoxyCodeLine{726 \textcolor{preprocessor}{\#define GPIOC\_BASE            (AHB1PERIPH\_BASE + 0x0800)}}
\DoxyCodeLine{727 \textcolor{preprocessor}{\#define GPIOD\_BASE            (AHB1PERIPH\_BASE + 0x0C00)}}
\DoxyCodeLine{728 \textcolor{preprocessor}{\#define GPIOE\_BASE            (AHB1PERIPH\_BASE + 0x1000)}}
\DoxyCodeLine{729 \textcolor{preprocessor}{\#define GPIOH\_BASE            (AHB1PERIPH\_BASE + 0x1C00)}}
\DoxyCodeLine{730 \textcolor{preprocessor}{\#define CRC\_BASE              (AHB1PERIPH\_BASE + 0x3000)}}
\DoxyCodeLine{731 \textcolor{preprocessor}{\#define RCC\_BASE              (AHB1PERIPH\_BASE + 0x3800)}}
\DoxyCodeLine{732 \textcolor{preprocessor}{\#define FLASH\_R\_BASE          (AHB1PERIPH\_BASE + 0x3C00)}}
\DoxyCodeLine{733 \textcolor{preprocessor}{\#define DMA1\_BASE             (AHB1PERIPH\_BASE + 0x6000)}}
\DoxyCodeLine{734 \textcolor{preprocessor}{\#define DMA1\_Stream0\_BASE     (DMA1\_BASE + 0x010)}}
\DoxyCodeLine{735 \textcolor{preprocessor}{\#define DMA1\_Stream1\_BASE     (DMA1\_BASE + 0x028)}}
\DoxyCodeLine{736 \textcolor{preprocessor}{\#define DMA1\_Stream2\_BASE     (DMA1\_BASE + 0x040)}}
\DoxyCodeLine{737 \textcolor{preprocessor}{\#define DMA1\_Stream3\_BASE     (DMA1\_BASE + 0x058)}}
\DoxyCodeLine{738 \textcolor{preprocessor}{\#define DMA1\_Stream4\_BASE     (DMA1\_BASE + 0x070)}}
\DoxyCodeLine{739 \textcolor{preprocessor}{\#define DMA1\_Stream5\_BASE     (DMA1\_BASE + 0x088)}}
\DoxyCodeLine{740 \textcolor{preprocessor}{\#define DMA1\_Stream6\_BASE     (DMA1\_BASE + 0x0A0)}}
\DoxyCodeLine{741 \textcolor{preprocessor}{\#define DMA1\_Stream7\_BASE     (DMA1\_BASE + 0x0B8)}}
\DoxyCodeLine{742 \textcolor{preprocessor}{\#define DMA2\_BASE             (AHB1PERIPH\_BASE + 0x6400)}}
\DoxyCodeLine{743 \textcolor{preprocessor}{\#define DMA2\_Stream0\_BASE     (DMA2\_BASE + 0x010)}}
\DoxyCodeLine{744 \textcolor{preprocessor}{\#define DMA2\_Stream1\_BASE     (DMA2\_BASE + 0x028)}}
\DoxyCodeLine{745 \textcolor{preprocessor}{\#define DMA2\_Stream2\_BASE     (DMA2\_BASE + 0x040)}}
\DoxyCodeLine{746 \textcolor{preprocessor}{\#define DMA2\_Stream3\_BASE     (DMA2\_BASE + 0x058)}}
\DoxyCodeLine{747 \textcolor{preprocessor}{\#define DMA2\_Stream4\_BASE     (DMA2\_BASE + 0x070)}}
\DoxyCodeLine{748 \textcolor{preprocessor}{\#define DMA2\_Stream5\_BASE     (DMA2\_BASE + 0x088)}}
\DoxyCodeLine{749 \textcolor{preprocessor}{\#define DMA2\_Stream6\_BASE     (DMA2\_BASE + 0x0A0)}}
\DoxyCodeLine{750 \textcolor{preprocessor}{\#define DMA2\_Stream7\_BASE     (DMA2\_BASE + 0x0B8)}}
\DoxyCodeLine{751 }
\DoxyCodeLine{752 \textcolor{comment}{/* Debug MCU registers base address */}}
\DoxyCodeLine{753 \textcolor{preprocessor}{\#define DBGMCU\_BASE           ((uint32\_t )0xE0042000)}}
\DoxyCodeLine{754 }
\DoxyCodeLine{756 \textcolor{preprocessor}{\#define USB\_OTG\_FS\_PERIPH\_BASE               ((uint32\_t )0x50000000)}}
\DoxyCodeLine{757 }
\DoxyCodeLine{758 \textcolor{preprocessor}{\#define USB\_OTG\_GLOBAL\_BASE                  ((uint32\_t )0x000)}}
\DoxyCodeLine{759 \textcolor{preprocessor}{\#define USB\_OTG\_DEVICE\_BASE                  ((uint32\_t )0x800)}}
\DoxyCodeLine{760 \textcolor{preprocessor}{\#define USB\_OTG\_IN\_ENDPOINT\_BASE             ((uint32\_t )0x900)}}
\DoxyCodeLine{761 \textcolor{preprocessor}{\#define USB\_OTG\_OUT\_ENDPOINT\_BASE            ((uint32\_t )0xB00)}}
\DoxyCodeLine{762 \textcolor{preprocessor}{\#define USB\_OTG\_EP\_REG\_SIZE                  ((uint32\_t )0x20)}}
\DoxyCodeLine{763 \textcolor{preprocessor}{\#define USB\_OTG\_HOST\_BASE                    ((uint32\_t )0x400)}}
\DoxyCodeLine{764 \textcolor{preprocessor}{\#define USB\_OTG\_HOST\_PORT\_BASE               ((uint32\_t )0x440)}}
\DoxyCodeLine{765 \textcolor{preprocessor}{\#define USB\_OTG\_HOST\_CHANNEL\_BASE            ((uint32\_t )0x500)}}
\DoxyCodeLine{766 \textcolor{preprocessor}{\#define USB\_OTG\_HOST\_CHANNEL\_SIZE            ((uint32\_t )0x20)}}
\DoxyCodeLine{767 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_BASE                 ((uint32\_t )0xE00)}}
\DoxyCodeLine{768 \textcolor{preprocessor}{\#define USB\_OTG\_FIFO\_BASE                    ((uint32\_t )0x1000)}}
\DoxyCodeLine{769 \textcolor{preprocessor}{\#define USB\_OTG\_FIFO\_SIZE                    ((uint32\_t )0x1000)}}
\DoxyCodeLine{770 }
\DoxyCodeLine{778 \textcolor{preprocessor}{\#define TIM2                ((TIM\_TypeDef *) TIM2\_BASE)}}
\DoxyCodeLine{779 \textcolor{preprocessor}{\#define TIM3                ((TIM\_TypeDef *) TIM3\_BASE)}}
\DoxyCodeLine{780 \textcolor{preprocessor}{\#define TIM4                ((TIM\_TypeDef *) TIM4\_BASE)}}
\DoxyCodeLine{781 \textcolor{preprocessor}{\#define TIM5                ((TIM\_TypeDef *) TIM5\_BASE)}}
\DoxyCodeLine{782 \textcolor{preprocessor}{\#define RTC                 ((RTC\_TypeDef *) RTC\_BASE)}}
\DoxyCodeLine{783 \textcolor{preprocessor}{\#define WWDG                ((WWDG\_TypeDef *) WWDG\_BASE)}}
\DoxyCodeLine{784 \textcolor{preprocessor}{\#define IWDG                ((IWDG\_TypeDef *) IWDG\_BASE)}}
\DoxyCodeLine{785 \textcolor{preprocessor}{\#define I2S2ext             ((SPI\_TypeDef *) I2S2ext\_BASE)}}
\DoxyCodeLine{786 \textcolor{preprocessor}{\#define SPI2                ((SPI\_TypeDef *) SPI2\_BASE)}}
\DoxyCodeLine{787 \textcolor{preprocessor}{\#define SPI3                ((SPI\_TypeDef *) SPI3\_BASE)}}
\DoxyCodeLine{788 \textcolor{preprocessor}{\#define I2S3ext             ((SPI\_TypeDef *) I2S3ext\_BASE)}}
\DoxyCodeLine{789 \textcolor{preprocessor}{\#define USART2              ((USART\_TypeDef *) USART2\_BASE)}}
\DoxyCodeLine{790 \textcolor{preprocessor}{\#define I2C1                ((I2C\_TypeDef *) I2C1\_BASE)}}
\DoxyCodeLine{791 \textcolor{preprocessor}{\#define I2C2                ((I2C\_TypeDef *) I2C2\_BASE)}}
\DoxyCodeLine{792 \textcolor{preprocessor}{\#define I2C3                ((I2C\_TypeDef *) I2C3\_BASE)}}
\DoxyCodeLine{793 \textcolor{preprocessor}{\#define PWR                 ((PWR\_TypeDef *) PWR\_BASE)}}
\DoxyCodeLine{794 \textcolor{preprocessor}{\#define TIM1                ((TIM\_TypeDef *) TIM1\_BASE)}}
\DoxyCodeLine{795 \textcolor{preprocessor}{\#define USART1              ((USART\_TypeDef *) USART1\_BASE)}}
\DoxyCodeLine{796 \textcolor{preprocessor}{\#define USART6              ((USART\_TypeDef *) USART6\_BASE)}}
\DoxyCodeLine{797 \textcolor{preprocessor}{\#define ADC                 ((ADC\_Common\_TypeDef *) ADC\_BASE)}}
\DoxyCodeLine{798 \textcolor{preprocessor}{\#define ADC1                ((ADC\_TypeDef *) ADC1\_BASE)}}
\DoxyCodeLine{799 \textcolor{preprocessor}{\#define SDIO                ((SDIO\_TypeDef *) SDIO\_BASE)}}
\DoxyCodeLine{800 \textcolor{preprocessor}{\#define SPI1                ((SPI\_TypeDef *) SPI1\_BASE)}}
\DoxyCodeLine{801 \textcolor{preprocessor}{\#define SPI4                ((SPI\_TypeDef *) SPI4\_BASE) }}
\DoxyCodeLine{802 \textcolor{preprocessor}{\#define SYSCFG              ((SYSCFG\_TypeDef *) SYSCFG\_BASE)}}
\DoxyCodeLine{803 \textcolor{preprocessor}{\#define EXTI                ((EXTI\_TypeDef *) EXTI\_BASE)}}
\DoxyCodeLine{804 \textcolor{preprocessor}{\#define TIM9                ((TIM\_TypeDef *) TIM9\_BASE)}}
\DoxyCodeLine{805 \textcolor{preprocessor}{\#define TIM10               ((TIM\_TypeDef *) TIM10\_BASE)}}
\DoxyCodeLine{806 \textcolor{preprocessor}{\#define TIM11               ((TIM\_TypeDef *) TIM11\_BASE)}}
\DoxyCodeLine{807 \textcolor{preprocessor}{\#define GPIOA               ((GPIO\_TypeDef *) GPIOA\_BASE)}}
\DoxyCodeLine{808 \textcolor{preprocessor}{\#define GPIOB               ((GPIO\_TypeDef *) GPIOB\_BASE)}}
\DoxyCodeLine{809 \textcolor{preprocessor}{\#define GPIOC               ((GPIO\_TypeDef *) GPIOC\_BASE)}}
\DoxyCodeLine{810 \textcolor{preprocessor}{\#define GPIOD               ((GPIO\_TypeDef *) GPIOD\_BASE)}}
\DoxyCodeLine{811 \textcolor{preprocessor}{\#define GPIOE               ((GPIO\_TypeDef *) GPIOE\_BASE)}}
\DoxyCodeLine{812 \textcolor{preprocessor}{\#define GPIOH               ((GPIO\_TypeDef *) GPIOH\_BASE)}}
\DoxyCodeLine{813 \textcolor{preprocessor}{\#define CRC                 ((CRC\_TypeDef *) CRC\_BASE)}}
\DoxyCodeLine{814 \textcolor{preprocessor}{\#define RCC                 ((RCC\_TypeDef *) RCC\_BASE)}}
\DoxyCodeLine{815 \textcolor{preprocessor}{\#define FLASH               ((FLASH\_TypeDef *) FLASH\_R\_BASE)}}
\DoxyCodeLine{816 \textcolor{preprocessor}{\#define DMA1                ((DMA\_TypeDef *) DMA1\_BASE)}}
\DoxyCodeLine{817 \textcolor{preprocessor}{\#define DMA1\_Stream0        ((DMA\_Stream\_TypeDef *) DMA1\_Stream0\_BASE)}}
\DoxyCodeLine{818 \textcolor{preprocessor}{\#define DMA1\_Stream1        ((DMA\_Stream\_TypeDef *) DMA1\_Stream1\_BASE)}}
\DoxyCodeLine{819 \textcolor{preprocessor}{\#define DMA1\_Stream2        ((DMA\_Stream\_TypeDef *) DMA1\_Stream2\_BASE)}}
\DoxyCodeLine{820 \textcolor{preprocessor}{\#define DMA1\_Stream3        ((DMA\_Stream\_TypeDef *) DMA1\_Stream3\_BASE)}}
\DoxyCodeLine{821 \textcolor{preprocessor}{\#define DMA1\_Stream4        ((DMA\_Stream\_TypeDef *) DMA1\_Stream4\_BASE)}}
\DoxyCodeLine{822 \textcolor{preprocessor}{\#define DMA1\_Stream5        ((DMA\_Stream\_TypeDef *) DMA1\_Stream5\_BASE)}}
\DoxyCodeLine{823 \textcolor{preprocessor}{\#define DMA1\_Stream6        ((DMA\_Stream\_TypeDef *) DMA1\_Stream6\_BASE)}}
\DoxyCodeLine{824 \textcolor{preprocessor}{\#define DMA1\_Stream7        ((DMA\_Stream\_TypeDef *) DMA1\_Stream7\_BASE)}}
\DoxyCodeLine{825 \textcolor{preprocessor}{\#define DMA2                ((DMA\_TypeDef *) DMA2\_BASE)}}
\DoxyCodeLine{826 \textcolor{preprocessor}{\#define DMA2\_Stream0        ((DMA\_Stream\_TypeDef *) DMA2\_Stream0\_BASE)}}
\DoxyCodeLine{827 \textcolor{preprocessor}{\#define DMA2\_Stream1        ((DMA\_Stream\_TypeDef *) DMA2\_Stream1\_BASE)}}
\DoxyCodeLine{828 \textcolor{preprocessor}{\#define DMA2\_Stream2        ((DMA\_Stream\_TypeDef *) DMA2\_Stream2\_BASE)}}
\DoxyCodeLine{829 \textcolor{preprocessor}{\#define DMA2\_Stream3        ((DMA\_Stream\_TypeDef *) DMA2\_Stream3\_BASE)}}
\DoxyCodeLine{830 \textcolor{preprocessor}{\#define DMA2\_Stream4        ((DMA\_Stream\_TypeDef *) DMA2\_Stream4\_BASE)}}
\DoxyCodeLine{831 \textcolor{preprocessor}{\#define DMA2\_Stream5        ((DMA\_Stream\_TypeDef *) DMA2\_Stream5\_BASE)}}
\DoxyCodeLine{832 \textcolor{preprocessor}{\#define DMA2\_Stream6        ((DMA\_Stream\_TypeDef *) DMA2\_Stream6\_BASE)}}
\DoxyCodeLine{833 \textcolor{preprocessor}{\#define DMA2\_Stream7        ((DMA\_Stream\_TypeDef *) DMA2\_Stream7\_BASE)}}
\DoxyCodeLine{834 }
\DoxyCodeLine{835 \textcolor{preprocessor}{\#define DBGMCU              ((DBGMCU\_TypeDef *) DBGMCU\_BASE)}}
\DoxyCodeLine{836 }
\DoxyCodeLine{837 \textcolor{preprocessor}{\#define USB\_OTG\_FS          ((USB\_OTG\_GlobalTypeDef *) USB\_OTG\_FS\_PERIPH\_BASE)}}
\DoxyCodeLine{838 }
\DoxyCodeLine{851 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{852 \textcolor{comment}{/*                         Peripheral Registers\_Bits\_Definition               */}}
\DoxyCodeLine{853 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{854 }
\DoxyCodeLine{855 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{856 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{857 \textcolor{comment}{/*                        Analog to Digital Converter                         */}}
\DoxyCodeLine{858 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{859 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{860 \textcolor{comment}{/********************  Bit definition for ADC\_SR register  ********************/}}
\DoxyCodeLine{861 \textcolor{preprocessor}{\#define  ADC\_SR\_AWD                          ((uint32\_t)0x00000001)       }}
\DoxyCodeLine{862 \textcolor{preprocessor}{\#define  ADC\_SR\_EOC                          ((uint32\_t)0x00000002)       }}
\DoxyCodeLine{863 \textcolor{preprocessor}{\#define  ADC\_SR\_JEOC                         ((uint32\_t)0x00000004)       }}
\DoxyCodeLine{864 \textcolor{preprocessor}{\#define  ADC\_SR\_JSTRT                        ((uint32\_t)0x00000008)       }}
\DoxyCodeLine{865 \textcolor{preprocessor}{\#define  ADC\_SR\_STRT                         ((uint32\_t)0x00000010)       }}
\DoxyCodeLine{866 \textcolor{preprocessor}{\#define  ADC\_SR\_OVR                          ((uint32\_t)0x00000020)       }}
\DoxyCodeLine{868 \textcolor{comment}{/*******************  Bit definition for ADC\_CR1 register  ********************/}}
\DoxyCodeLine{869 \textcolor{preprocessor}{\#define  ADC\_CR1\_AWDCH                       ((uint32\_t)0x0000001F)        }}
\DoxyCodeLine{870 \textcolor{preprocessor}{\#define  ADC\_CR1\_AWDCH\_0                     ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{871 \textcolor{preprocessor}{\#define  ADC\_CR1\_AWDCH\_1                     ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{872 \textcolor{preprocessor}{\#define  ADC\_CR1\_AWDCH\_2                     ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{873 \textcolor{preprocessor}{\#define  ADC\_CR1\_AWDCH\_3                     ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{874 \textcolor{preprocessor}{\#define  ADC\_CR1\_AWDCH\_4                     ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{875 \textcolor{preprocessor}{\#define  ADC\_CR1\_EOCIE                       ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{876 \textcolor{preprocessor}{\#define  ADC\_CR1\_AWDIE                       ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{877 \textcolor{preprocessor}{\#define  ADC\_CR1\_JEOCIE                      ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{878 \textcolor{preprocessor}{\#define  ADC\_CR1\_SCAN                        ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{879 \textcolor{preprocessor}{\#define  ADC\_CR1\_AWDSGL                      ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{880 \textcolor{preprocessor}{\#define  ADC\_CR1\_JAUTO                       ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{881 \textcolor{preprocessor}{\#define  ADC\_CR1\_DISCEN                      ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{882 \textcolor{preprocessor}{\#define  ADC\_CR1\_JDISCEN                     ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{883 \textcolor{preprocessor}{\#define  ADC\_CR1\_DISCNUM                     ((uint32\_t)0x0000E000)        }}
\DoxyCodeLine{884 \textcolor{preprocessor}{\#define  ADC\_CR1\_DISCNUM\_0                   ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{885 \textcolor{preprocessor}{\#define  ADC\_CR1\_DISCNUM\_1                   ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{886 \textcolor{preprocessor}{\#define  ADC\_CR1\_DISCNUM\_2                   ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{887 \textcolor{preprocessor}{\#define  ADC\_CR1\_JAWDEN                      ((uint32\_t)0x00400000)        }}
\DoxyCodeLine{888 \textcolor{preprocessor}{\#define  ADC\_CR1\_AWDEN                       ((uint32\_t)0x00800000)        }}
\DoxyCodeLine{889 \textcolor{preprocessor}{\#define  ADC\_CR1\_RES                         ((uint32\_t)0x03000000)        }}
\DoxyCodeLine{890 \textcolor{preprocessor}{\#define  ADC\_CR1\_RES\_0                       ((uint32\_t)0x01000000)        }}
\DoxyCodeLine{891 \textcolor{preprocessor}{\#define  ADC\_CR1\_RES\_1                       ((uint32\_t)0x02000000)        }}
\DoxyCodeLine{892 \textcolor{preprocessor}{\#define  ADC\_CR1\_OVRIE                       ((uint32\_t)0x04000000)         }}
\DoxyCodeLine{894 \textcolor{comment}{/*******************  Bit definition for ADC\_CR2 register  ********************/}}
\DoxyCodeLine{895 \textcolor{preprocessor}{\#define  ADC\_CR2\_ADON                        ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{896 \textcolor{preprocessor}{\#define  ADC\_CR2\_CONT                        ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{897 \textcolor{preprocessor}{\#define  ADC\_CR2\_DMA                         ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{898 \textcolor{preprocessor}{\#define  ADC\_CR2\_DDS                         ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{899 \textcolor{preprocessor}{\#define  ADC\_CR2\_EOCS                        ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{900 \textcolor{preprocessor}{\#define  ADC\_CR2\_ALIGN                       ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{901 \textcolor{preprocessor}{\#define  ADC\_CR2\_JEXTSEL                     ((uint32\_t)0x000F0000)        }}
\DoxyCodeLine{902 \textcolor{preprocessor}{\#define  ADC\_CR2\_JEXTSEL\_0                   ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{903 \textcolor{preprocessor}{\#define  ADC\_CR2\_JEXTSEL\_1                   ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{904 \textcolor{preprocessor}{\#define  ADC\_CR2\_JEXTSEL\_2                   ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{905 \textcolor{preprocessor}{\#define  ADC\_CR2\_JEXTSEL\_3                   ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{906 \textcolor{preprocessor}{\#define  ADC\_CR2\_JEXTEN                      ((uint32\_t)0x00300000)        }}
\DoxyCodeLine{907 \textcolor{preprocessor}{\#define  ADC\_CR2\_JEXTEN\_0                    ((uint32\_t)0x00100000)        }}
\DoxyCodeLine{908 \textcolor{preprocessor}{\#define  ADC\_CR2\_JEXTEN\_1                    ((uint32\_t)0x00200000)        }}
\DoxyCodeLine{909 \textcolor{preprocessor}{\#define  ADC\_CR2\_JSWSTART                    ((uint32\_t)0x00400000)        }}
\DoxyCodeLine{910 \textcolor{preprocessor}{\#define  ADC\_CR2\_EXTSEL                      ((uint32\_t)0x0F000000)        }}
\DoxyCodeLine{911 \textcolor{preprocessor}{\#define  ADC\_CR2\_EXTSEL\_0                    ((uint32\_t)0x01000000)        }}
\DoxyCodeLine{912 \textcolor{preprocessor}{\#define  ADC\_CR2\_EXTSEL\_1                    ((uint32\_t)0x02000000)        }}
\DoxyCodeLine{913 \textcolor{preprocessor}{\#define  ADC\_CR2\_EXTSEL\_2                    ((uint32\_t)0x04000000)        }}
\DoxyCodeLine{914 \textcolor{preprocessor}{\#define  ADC\_CR2\_EXTSEL\_3                    ((uint32\_t)0x08000000)        }}
\DoxyCodeLine{915 \textcolor{preprocessor}{\#define  ADC\_CR2\_EXTEN                       ((uint32\_t)0x30000000)        }}
\DoxyCodeLine{916 \textcolor{preprocessor}{\#define  ADC\_CR2\_EXTEN\_0                     ((uint32\_t)0x10000000)        }}
\DoxyCodeLine{917 \textcolor{preprocessor}{\#define  ADC\_CR2\_EXTEN\_1                     ((uint32\_t)0x20000000)        }}
\DoxyCodeLine{918 \textcolor{preprocessor}{\#define  ADC\_CR2\_SWSTART                     ((uint32\_t)0x40000000)        }}
\DoxyCodeLine{920 \textcolor{comment}{/******************  Bit definition for ADC\_SMPR1 register  *******************/}}
\DoxyCodeLine{921 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP10                     ((uint32\_t)0x00000007)        }}
\DoxyCodeLine{922 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP10\_0                   ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{923 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP10\_1                   ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{924 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP10\_2                   ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{925 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP11                     ((uint32\_t)0x00000038)        }}
\DoxyCodeLine{926 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP11\_0                   ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{927 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP11\_1                   ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{928 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP11\_2                   ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{929 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP12                     ((uint32\_t)0x000001C0)        }}
\DoxyCodeLine{930 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP12\_0                   ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{931 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP12\_1                   ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{932 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP12\_2                   ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{933 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP13                     ((uint32\_t)0x00000E00)        }}
\DoxyCodeLine{934 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP13\_0                   ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{935 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP13\_1                   ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{936 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP13\_2                   ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{937 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP14                     ((uint32\_t)0x00007000)        }}
\DoxyCodeLine{938 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP14\_0                   ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{939 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP14\_1                   ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{940 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP14\_2                   ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{941 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP15                     ((uint32\_t)0x00038000)        }}
\DoxyCodeLine{942 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP15\_0                   ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{943 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP15\_1                   ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{944 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP15\_2                   ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{945 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP16                     ((uint32\_t)0x001C0000)        }}
\DoxyCodeLine{946 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP16\_0                   ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{947 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP16\_1                   ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{948 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP16\_2                   ((uint32\_t)0x00100000)        }}
\DoxyCodeLine{949 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP17                     ((uint32\_t)0x00E00000)        }}
\DoxyCodeLine{950 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP17\_0                   ((uint32\_t)0x00200000)        }}
\DoxyCodeLine{951 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP17\_1                   ((uint32\_t)0x00400000)        }}
\DoxyCodeLine{952 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP17\_2                   ((uint32\_t)0x00800000)        }}
\DoxyCodeLine{953 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP18                     ((uint32\_t)0x07000000)        }}
\DoxyCodeLine{954 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP18\_0                   ((uint32\_t)0x01000000)        }}
\DoxyCodeLine{955 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP18\_1                   ((uint32\_t)0x02000000)        }}
\DoxyCodeLine{956 \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP18\_2                   ((uint32\_t)0x04000000)        }}
\DoxyCodeLine{958 \textcolor{comment}{/******************  Bit definition for ADC\_SMPR2 register  *******************/}}
\DoxyCodeLine{959 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP0                      ((uint32\_t)0x00000007)        }}
\DoxyCodeLine{960 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP0\_0                    ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{961 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP0\_1                    ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{962 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP0\_2                    ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{963 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP1                      ((uint32\_t)0x00000038)        }}
\DoxyCodeLine{964 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP1\_0                    ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{965 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP1\_1                    ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{966 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP1\_2                    ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{967 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP2                      ((uint32\_t)0x000001C0)        }}
\DoxyCodeLine{968 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP2\_0                    ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{969 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP2\_1                    ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{970 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP2\_2                    ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{971 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP3                      ((uint32\_t)0x00000E00)        }}
\DoxyCodeLine{972 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP3\_0                    ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{973 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP3\_1                    ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{974 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP3\_2                    ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{975 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP4                      ((uint32\_t)0x00007000)        }}
\DoxyCodeLine{976 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP4\_0                    ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{977 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP4\_1                    ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{978 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP4\_2                    ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{979 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP5                      ((uint32\_t)0x00038000)        }}
\DoxyCodeLine{980 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP5\_0                    ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{981 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP5\_1                    ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{982 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP5\_2                    ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{983 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP6                      ((uint32\_t)0x001C0000)        }}
\DoxyCodeLine{984 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP6\_0                    ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{985 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP6\_1                    ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{986 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP6\_2                    ((uint32\_t)0x00100000)        }}
\DoxyCodeLine{987 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP7                      ((uint32\_t)0x00E00000)        }}
\DoxyCodeLine{988 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP7\_0                    ((uint32\_t)0x00200000)        }}
\DoxyCodeLine{989 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP7\_1                    ((uint32\_t)0x00400000)        }}
\DoxyCodeLine{990 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP7\_2                    ((uint32\_t)0x00800000)        }}
\DoxyCodeLine{991 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP8                      ((uint32\_t)0x07000000)        }}
\DoxyCodeLine{992 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP8\_0                    ((uint32\_t)0x01000000)        }}
\DoxyCodeLine{993 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP8\_1                    ((uint32\_t)0x02000000)        }}
\DoxyCodeLine{994 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP8\_2                    ((uint32\_t)0x04000000)        }}
\DoxyCodeLine{995 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP9                      ((uint32\_t)0x38000000)        }}
\DoxyCodeLine{996 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP9\_0                    ((uint32\_t)0x08000000)        }}
\DoxyCodeLine{997 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP9\_1                    ((uint32\_t)0x10000000)        }}
\DoxyCodeLine{998 \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP9\_2                    ((uint32\_t)0x20000000)        }}
\DoxyCodeLine{1000 \textcolor{comment}{/******************  Bit definition for ADC\_JOFR1 register  *******************/}}
\DoxyCodeLine{1001 \textcolor{preprocessor}{\#define  ADC\_JOFR1\_JOFFSET1                  ((uint32\_t)0x0FFF)            }}
\DoxyCodeLine{1003 \textcolor{comment}{/******************  Bit definition for ADC\_JOFR2 register  *******************/}}
\DoxyCodeLine{1004 \textcolor{preprocessor}{\#define  ADC\_JOFR2\_JOFFSET2                  ((uint32\_t)0x0FFF)            }}
\DoxyCodeLine{1006 \textcolor{comment}{/******************  Bit definition for ADC\_JOFR3 register  *******************/}}
\DoxyCodeLine{1007 \textcolor{preprocessor}{\#define  ADC\_JOFR3\_JOFFSET3                  ((uint32\_t)0x0FFF)            }}
\DoxyCodeLine{1009 \textcolor{comment}{/******************  Bit definition for ADC\_JOFR4 register  *******************/}}
\DoxyCodeLine{1010 \textcolor{preprocessor}{\#define  ADC\_JOFR4\_JOFFSET4                  ((uint32\_t)0x0FFF)            }}
\DoxyCodeLine{1012 \textcolor{comment}{/*******************  Bit definition for ADC\_HTR register  ********************/}}
\DoxyCodeLine{1013 \textcolor{preprocessor}{\#define  ADC\_HTR\_HT                          ((uint32\_t)0x0FFF)            }}
\DoxyCodeLine{1015 \textcolor{comment}{/*******************  Bit definition for ADC\_LTR register  ********************/}}
\DoxyCodeLine{1016 \textcolor{preprocessor}{\#define  ADC\_LTR\_LT                          ((uint32\_t)0x0FFF)            }}
\DoxyCodeLine{1018 \textcolor{comment}{/*******************  Bit definition for ADC\_SQR1 register  *******************/}}
\DoxyCodeLine{1019 \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ13                       ((uint32\_t)0x0000001F)        }}
\DoxyCodeLine{1020 \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ13\_0                     ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{1021 \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ13\_1                     ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{1022 \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ13\_2                     ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{1023 \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ13\_3                     ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{1024 \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ13\_4                     ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{1025 \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ14                       ((uint32\_t)0x000003E0)        }}
\DoxyCodeLine{1026 \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ14\_0                     ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{1027 \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ14\_1                     ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{1028 \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ14\_2                     ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{1029 \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ14\_3                     ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{1030 \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ14\_4                     ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{1031 \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ15                       ((uint32\_t)0x00007C00)        }}
\DoxyCodeLine{1032 \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ15\_0                     ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{1033 \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ15\_1                     ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{1034 \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ15\_2                     ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{1035 \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ15\_3                     ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{1036 \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ15\_4                     ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{1037 \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ16                       ((uint32\_t)0x000F8000)        }}
\DoxyCodeLine{1038 \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ16\_0                     ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{1039 \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ16\_1                     ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{1040 \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ16\_2                     ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{1041 \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ16\_3                     ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{1042 \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ16\_4                     ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{1043 \textcolor{preprocessor}{\#define  ADC\_SQR1\_L                          ((uint32\_t)0x00F00000)        }}
\DoxyCodeLine{1044 \textcolor{preprocessor}{\#define  ADC\_SQR1\_L\_0                        ((uint32\_t)0x00100000)        }}
\DoxyCodeLine{1045 \textcolor{preprocessor}{\#define  ADC\_SQR1\_L\_1                        ((uint32\_t)0x00200000)        }}
\DoxyCodeLine{1046 \textcolor{preprocessor}{\#define  ADC\_SQR1\_L\_2                        ((uint32\_t)0x00400000)        }}
\DoxyCodeLine{1047 \textcolor{preprocessor}{\#define  ADC\_SQR1\_L\_3                        ((uint32\_t)0x00800000)        }}
\DoxyCodeLine{1049 \textcolor{comment}{/*******************  Bit definition for ADC\_SQR2 register  *******************/}}
\DoxyCodeLine{1050 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ7                        ((uint32\_t)0x0000001F)        }}
\DoxyCodeLine{1051 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ7\_0                      ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{1052 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ7\_1                      ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{1053 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ7\_2                      ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{1054 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ7\_3                      ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{1055 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ7\_4                      ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{1056 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ8                        ((uint32\_t)0x000003E0)        }}
\DoxyCodeLine{1057 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ8\_0                      ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{1058 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ8\_1                      ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{1059 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ8\_2                      ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{1060 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ8\_3                      ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{1061 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ8\_4                      ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{1062 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ9                        ((uint32\_t)0x00007C00)        }}
\DoxyCodeLine{1063 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ9\_0                      ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{1064 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ9\_1                      ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{1065 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ9\_2                      ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{1066 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ9\_3                      ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{1067 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ9\_4                      ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{1068 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ10                       ((uint32\_t)0x000F8000)        }}
\DoxyCodeLine{1069 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ10\_0                     ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{1070 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ10\_1                     ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{1071 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ10\_2                     ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{1072 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ10\_3                     ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{1073 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ10\_4                     ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{1074 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ11                       ((uint32\_t)0x01F00000)        }}
\DoxyCodeLine{1075 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ11\_0                     ((uint32\_t)0x00100000)        }}
\DoxyCodeLine{1076 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ11\_1                     ((uint32\_t)0x00200000)        }}
\DoxyCodeLine{1077 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ11\_2                     ((uint32\_t)0x00400000)        }}
\DoxyCodeLine{1078 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ11\_3                     ((uint32\_t)0x00800000)        }}
\DoxyCodeLine{1079 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ11\_4                     ((uint32\_t)0x01000000)        }}
\DoxyCodeLine{1080 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ12                       ((uint32\_t)0x3E000000)        }}
\DoxyCodeLine{1081 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ12\_0                     ((uint32\_t)0x02000000)        }}
\DoxyCodeLine{1082 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ12\_1                     ((uint32\_t)0x04000000)        }}
\DoxyCodeLine{1083 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ12\_2                     ((uint32\_t)0x08000000)        }}
\DoxyCodeLine{1084 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ12\_3                     ((uint32\_t)0x10000000)        }}
\DoxyCodeLine{1085 \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ12\_4                     ((uint32\_t)0x20000000)        }}
\DoxyCodeLine{1087 \textcolor{comment}{/*******************  Bit definition for ADC\_SQR3 register  *******************/}}
\DoxyCodeLine{1088 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ1                        ((uint32\_t)0x0000001F)        }}
\DoxyCodeLine{1089 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ1\_0                      ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{1090 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ1\_1                      ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{1091 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ1\_2                      ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{1092 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ1\_3                      ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{1093 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ1\_4                      ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{1094 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ2                        ((uint32\_t)0x000003E0)        }}
\DoxyCodeLine{1095 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ2\_0                      ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{1096 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ2\_1                      ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{1097 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ2\_2                      ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{1098 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ2\_3                      ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{1099 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ2\_4                      ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{1100 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ3                        ((uint32\_t)0x00007C00)        }}
\DoxyCodeLine{1101 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ3\_0                      ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{1102 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ3\_1                      ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{1103 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ3\_2                      ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{1104 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ3\_3                      ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{1105 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ3\_4                      ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{1106 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ4                        ((uint32\_t)0x000F8000)        }}
\DoxyCodeLine{1107 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ4\_0                      ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{1108 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ4\_1                      ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{1109 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ4\_2                      ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{1110 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ4\_3                      ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{1111 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ4\_4                      ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{1112 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ5                        ((uint32\_t)0x01F00000)        }}
\DoxyCodeLine{1113 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ5\_0                      ((uint32\_t)0x00100000)        }}
\DoxyCodeLine{1114 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ5\_1                      ((uint32\_t)0x00200000)        }}
\DoxyCodeLine{1115 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ5\_2                      ((uint32\_t)0x00400000)        }}
\DoxyCodeLine{1116 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ5\_3                      ((uint32\_t)0x00800000)        }}
\DoxyCodeLine{1117 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ5\_4                      ((uint32\_t)0x01000000)        }}
\DoxyCodeLine{1118 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ6                        ((uint32\_t)0x3E000000)        }}
\DoxyCodeLine{1119 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ6\_0                      ((uint32\_t)0x02000000)        }}
\DoxyCodeLine{1120 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ6\_1                      ((uint32\_t)0x04000000)        }}
\DoxyCodeLine{1121 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ6\_2                      ((uint32\_t)0x08000000)        }}
\DoxyCodeLine{1122 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ6\_3                      ((uint32\_t)0x10000000)        }}
\DoxyCodeLine{1123 \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ6\_4                      ((uint32\_t)0x20000000)        }}
\DoxyCodeLine{1125 \textcolor{comment}{/*******************  Bit definition for ADC\_JSQR register  *******************/}}
\DoxyCodeLine{1126 \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ1                       ((uint32\_t)0x0000001F)        }}
\DoxyCodeLine{1127 \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ1\_0                     ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{1128 \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ1\_1                     ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{1129 \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ1\_2                     ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{1130 \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ1\_3                     ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{1131 \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ1\_4                     ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{1132 \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ2                       ((uint32\_t)0x000003E0)        }}
\DoxyCodeLine{1133 \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ2\_0                     ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{1134 \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ2\_1                     ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{1135 \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ2\_2                     ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{1136 \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ2\_3                     ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{1137 \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ2\_4                     ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{1138 \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ3                       ((uint32\_t)0x00007C00)        }}
\DoxyCodeLine{1139 \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ3\_0                     ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{1140 \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ3\_1                     ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{1141 \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ3\_2                     ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{1142 \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ3\_3                     ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{1143 \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ3\_4                     ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{1144 \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ4                       ((uint32\_t)0x000F8000)        }}
\DoxyCodeLine{1145 \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ4\_0                     ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{1146 \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ4\_1                     ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{1147 \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ4\_2                     ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{1148 \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ4\_3                     ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{1149 \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ4\_4                     ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{1150 \textcolor{preprocessor}{\#define  ADC\_JSQR\_JL                         ((uint32\_t)0x00300000)        }}
\DoxyCodeLine{1151 \textcolor{preprocessor}{\#define  ADC\_JSQR\_JL\_0                       ((uint32\_t)0x00100000)        }}
\DoxyCodeLine{1152 \textcolor{preprocessor}{\#define  ADC\_JSQR\_JL\_1                       ((uint32\_t)0x00200000)        }}
\DoxyCodeLine{1154 \textcolor{comment}{/*******************  Bit definition for ADC\_JDR1 register  *******************/}}
\DoxyCodeLine{1155 \textcolor{preprocessor}{\#define  ADC\_JDR1\_JDATA                      ((uint32\_t)0xFFFF)            }}
\DoxyCodeLine{1157 \textcolor{comment}{/*******************  Bit definition for ADC\_JDR2 register  *******************/}}
\DoxyCodeLine{1158 \textcolor{preprocessor}{\#define  ADC\_JDR2\_JDATA                      ((uint32\_t)0xFFFF)            }}
\DoxyCodeLine{1160 \textcolor{comment}{/*******************  Bit definition for ADC\_JDR3 register  *******************/}}
\DoxyCodeLine{1161 \textcolor{preprocessor}{\#define  ADC\_JDR3\_JDATA                      ((uint32\_t)0xFFFF)            }}
\DoxyCodeLine{1163 \textcolor{comment}{/*******************  Bit definition for ADC\_JDR4 register  *******************/}}
\DoxyCodeLine{1164 \textcolor{preprocessor}{\#define  ADC\_JDR4\_JDATA                      ((uint32\_t)0xFFFF)            }}
\DoxyCodeLine{1166 \textcolor{comment}{/********************  Bit definition for ADC\_DR register  ********************/}}
\DoxyCodeLine{1167 \textcolor{preprocessor}{\#define  ADC\_DR\_DATA                         ((uint32\_t)0x0000FFFF)        }}
\DoxyCodeLine{1168 \textcolor{preprocessor}{\#define  ADC\_DR\_ADC2DATA                     ((uint32\_t)0xFFFF0000)        }}
\DoxyCodeLine{1170 \textcolor{comment}{/*******************  Bit definition for ADC\_CSR register  ********************/}}
\DoxyCodeLine{1171 \textcolor{preprocessor}{\#define  ADC\_CSR\_AWD1                        ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{1172 \textcolor{preprocessor}{\#define  ADC\_CSR\_EOC1                        ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{1173 \textcolor{preprocessor}{\#define  ADC\_CSR\_JEOC1                       ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{1174 \textcolor{preprocessor}{\#define  ADC\_CSR\_JSTRT1                      ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{1175 \textcolor{preprocessor}{\#define  ADC\_CSR\_STRT1                       ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{1176 \textcolor{preprocessor}{\#define  ADC\_CSR\_DOVR1                       ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{1177 \textcolor{preprocessor}{\#define  ADC\_CSR\_AWD2                        ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{1178 \textcolor{preprocessor}{\#define  ADC\_CSR\_EOC2                        ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{1179 \textcolor{preprocessor}{\#define  ADC\_CSR\_JEOC2                       ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{1180 \textcolor{preprocessor}{\#define  ADC\_CSR\_JSTRT2                      ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{1181 \textcolor{preprocessor}{\#define  ADC\_CSR\_STRT2                       ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{1182 \textcolor{preprocessor}{\#define  ADC\_CSR\_DOVR2                       ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{1183 \textcolor{preprocessor}{\#define  ADC\_CSR\_AWD3                        ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{1184 \textcolor{preprocessor}{\#define  ADC\_CSR\_EOC3                        ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{1185 \textcolor{preprocessor}{\#define  ADC\_CSR\_JEOC3                       ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{1186 \textcolor{preprocessor}{\#define  ADC\_CSR\_JSTRT3                      ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{1187 \textcolor{preprocessor}{\#define  ADC\_CSR\_STRT3                       ((uint32\_t)0x00100000)        }}
\DoxyCodeLine{1188 \textcolor{preprocessor}{\#define  ADC\_CSR\_DOVR3                       ((uint32\_t)0x00200000)        }}
\DoxyCodeLine{1190 \textcolor{comment}{/*******************  Bit definition for ADC\_CCR register  ********************/}}
\DoxyCodeLine{1191 \textcolor{preprocessor}{\#define  ADC\_CCR\_MULTI                       ((uint32\_t)0x0000001F)        }}
\DoxyCodeLine{1192 \textcolor{preprocessor}{\#define  ADC\_CCR\_MULTI\_0                     ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{1193 \textcolor{preprocessor}{\#define  ADC\_CCR\_MULTI\_1                     ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{1194 \textcolor{preprocessor}{\#define  ADC\_CCR\_MULTI\_2                     ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{1195 \textcolor{preprocessor}{\#define  ADC\_CCR\_MULTI\_3                     ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{1196 \textcolor{preprocessor}{\#define  ADC\_CCR\_MULTI\_4                     ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{1197 \textcolor{preprocessor}{\#define  ADC\_CCR\_DELAY                       ((uint32\_t)0x00000F00)        }}
\DoxyCodeLine{1198 \textcolor{preprocessor}{\#define  ADC\_CCR\_DELAY\_0                     ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{1199 \textcolor{preprocessor}{\#define  ADC\_CCR\_DELAY\_1                     ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{1200 \textcolor{preprocessor}{\#define  ADC\_CCR\_DELAY\_2                     ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{1201 \textcolor{preprocessor}{\#define  ADC\_CCR\_DELAY\_3                     ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{1202 \textcolor{preprocessor}{\#define  ADC\_CCR\_DDS                         ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{1203 \textcolor{preprocessor}{\#define  ADC\_CCR\_DMA                         ((uint32\_t)0x0000C000)        }}
\DoxyCodeLine{1204 \textcolor{preprocessor}{\#define  ADC\_CCR\_DMA\_0                       ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{1205 \textcolor{preprocessor}{\#define  ADC\_CCR\_DMA\_1                       ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{1206 \textcolor{preprocessor}{\#define  ADC\_CCR\_ADCPRE                      ((uint32\_t)0x00030000)        }}
\DoxyCodeLine{1207 \textcolor{preprocessor}{\#define  ADC\_CCR\_ADCPRE\_0                    ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{1208 \textcolor{preprocessor}{\#define  ADC\_CCR\_ADCPRE\_1                    ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{1209 \textcolor{preprocessor}{\#define  ADC\_CCR\_VBATE                       ((uint32\_t)0x00400000)        }}
\DoxyCodeLine{1210 \textcolor{preprocessor}{\#define  ADC\_CCR\_TSVREFE                     ((uint32\_t)0x00800000)        }}
\DoxyCodeLine{1212 \textcolor{comment}{/*******************  Bit definition for ADC\_CDR register  ********************/}}
\DoxyCodeLine{1213 \textcolor{preprocessor}{\#define  ADC\_CDR\_DATA1                      ((uint32\_t)0x0000FFFF)         }}
\DoxyCodeLine{1214 \textcolor{preprocessor}{\#define  ADC\_CDR\_DATA2                      ((uint32\_t)0xFFFF0000)         }}
\DoxyCodeLine{1216 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1217 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{1218 \textcolor{comment}{/*                          CRC calculation unit                              */}}
\DoxyCodeLine{1219 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{1220 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1221 \textcolor{comment}{/*******************  Bit definition for CRC\_DR register  *********************/}}
\DoxyCodeLine{1222 \textcolor{preprocessor}{\#define  CRC\_DR\_DR                           ((uint32\_t)0xFFFFFFFF) }}
\DoxyCodeLine{1225 \textcolor{comment}{/*******************  Bit definition for CRC\_IDR register  ********************/}}
\DoxyCodeLine{1226 \textcolor{preprocessor}{\#define  CRC\_IDR\_IDR                         ((uint32\_t)0xFF)        }}
\DoxyCodeLine{1229 \textcolor{comment}{/********************  Bit definition for CRC\_CR register  ********************/}}
\DoxyCodeLine{1230 \textcolor{preprocessor}{\#define  CRC\_CR\_RESET                        ((uint32\_t)0x01)        }}
\DoxyCodeLine{1232 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1233 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{1234 \textcolor{comment}{/*                                 Debug MCU                                  */}}
\DoxyCodeLine{1235 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{1236 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1237 }
\DoxyCodeLine{1238 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1239 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{1240 \textcolor{comment}{/*                             DMA Controller                                 */}}
\DoxyCodeLine{1241 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{1242 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1243 \textcolor{comment}{/********************  Bits definition for DMA\_SxCR register  *****************/} }
\DoxyCodeLine{1244 \textcolor{preprocessor}{\#define DMA\_SxCR\_CHSEL                       ((uint32\_t)0x0E000000)}}
\DoxyCodeLine{1245 \textcolor{preprocessor}{\#define DMA\_SxCR\_CHSEL\_0                     ((uint32\_t)0x02000000)}}
\DoxyCodeLine{1246 \textcolor{preprocessor}{\#define DMA\_SxCR\_CHSEL\_1                     ((uint32\_t)0x04000000)}}
\DoxyCodeLine{1247 \textcolor{preprocessor}{\#define DMA\_SxCR\_CHSEL\_2                     ((uint32\_t)0x08000000) }}
\DoxyCodeLine{1248 \textcolor{preprocessor}{\#define DMA\_SxCR\_MBURST                      ((uint32\_t)0x01800000)}}
\DoxyCodeLine{1249 \textcolor{preprocessor}{\#define DMA\_SxCR\_MBURST\_0                    ((uint32\_t)0x00800000)}}
\DoxyCodeLine{1250 \textcolor{preprocessor}{\#define DMA\_SxCR\_MBURST\_1                    ((uint32\_t)0x01000000)}}
\DoxyCodeLine{1251 \textcolor{preprocessor}{\#define DMA\_SxCR\_PBURST                      ((uint32\_t)0x00600000)}}
\DoxyCodeLine{1252 \textcolor{preprocessor}{\#define DMA\_SxCR\_PBURST\_0                    ((uint32\_t)0x00200000)}}
\DoxyCodeLine{1253 \textcolor{preprocessor}{\#define DMA\_SxCR\_PBURST\_1                    ((uint32\_t)0x00400000)}}
\DoxyCodeLine{1254 \textcolor{preprocessor}{\#define DMA\_SxCR\_ACK                         ((uint32\_t)0x00100000)}}
\DoxyCodeLine{1255 \textcolor{preprocessor}{\#define DMA\_SxCR\_CT                          ((uint32\_t)0x00080000)  }}
\DoxyCodeLine{1256 \textcolor{preprocessor}{\#define DMA\_SxCR\_DBM                         ((uint32\_t)0x00040000)}}
\DoxyCodeLine{1257 \textcolor{preprocessor}{\#define DMA\_SxCR\_PL                          ((uint32\_t)0x00030000)}}
\DoxyCodeLine{1258 \textcolor{preprocessor}{\#define DMA\_SxCR\_PL\_0                        ((uint32\_t)0x00010000)}}
\DoxyCodeLine{1259 \textcolor{preprocessor}{\#define DMA\_SxCR\_PL\_1                        ((uint32\_t)0x00020000)}}
\DoxyCodeLine{1260 \textcolor{preprocessor}{\#define DMA\_SxCR\_PINCOS                      ((uint32\_t)0x00008000)}}
\DoxyCodeLine{1261 \textcolor{preprocessor}{\#define DMA\_SxCR\_MSIZE                       ((uint32\_t)0x00006000)}}
\DoxyCodeLine{1262 \textcolor{preprocessor}{\#define DMA\_SxCR\_MSIZE\_0                     ((uint32\_t)0x00002000)}}
\DoxyCodeLine{1263 \textcolor{preprocessor}{\#define DMA\_SxCR\_MSIZE\_1                     ((uint32\_t)0x00004000)}}
\DoxyCodeLine{1264 \textcolor{preprocessor}{\#define DMA\_SxCR\_PSIZE                       ((uint32\_t)0x00001800)}}
\DoxyCodeLine{1265 \textcolor{preprocessor}{\#define DMA\_SxCR\_PSIZE\_0                     ((uint32\_t)0x00000800)}}
\DoxyCodeLine{1266 \textcolor{preprocessor}{\#define DMA\_SxCR\_PSIZE\_1                     ((uint32\_t)0x00001000)}}
\DoxyCodeLine{1267 \textcolor{preprocessor}{\#define DMA\_SxCR\_MINC                        ((uint32\_t)0x00000400)}}
\DoxyCodeLine{1268 \textcolor{preprocessor}{\#define DMA\_SxCR\_PINC                        ((uint32\_t)0x00000200)}}
\DoxyCodeLine{1269 \textcolor{preprocessor}{\#define DMA\_SxCR\_CIRC                        ((uint32\_t)0x00000100)}}
\DoxyCodeLine{1270 \textcolor{preprocessor}{\#define DMA\_SxCR\_DIR                         ((uint32\_t)0x000000C0)}}
\DoxyCodeLine{1271 \textcolor{preprocessor}{\#define DMA\_SxCR\_DIR\_0                       ((uint32\_t)0x00000040)}}
\DoxyCodeLine{1272 \textcolor{preprocessor}{\#define DMA\_SxCR\_DIR\_1                       ((uint32\_t)0x00000080)}}
\DoxyCodeLine{1273 \textcolor{preprocessor}{\#define DMA\_SxCR\_PFCTRL                      ((uint32\_t)0x00000020)}}
\DoxyCodeLine{1274 \textcolor{preprocessor}{\#define DMA\_SxCR\_TCIE                        ((uint32\_t)0x00000010)}}
\DoxyCodeLine{1275 \textcolor{preprocessor}{\#define DMA\_SxCR\_HTIE                        ((uint32\_t)0x00000008)}}
\DoxyCodeLine{1276 \textcolor{preprocessor}{\#define DMA\_SxCR\_TEIE                        ((uint32\_t)0x00000004)}}
\DoxyCodeLine{1277 \textcolor{preprocessor}{\#define DMA\_SxCR\_DMEIE                       ((uint32\_t)0x00000002)}}
\DoxyCodeLine{1278 \textcolor{preprocessor}{\#define DMA\_SxCR\_EN                          ((uint32\_t)0x00000001)}}
\DoxyCodeLine{1279 }
\DoxyCodeLine{1280 \textcolor{comment}{/********************  Bits definition for DMA\_SxCNDTR register  **************/}}
\DoxyCodeLine{1281 \textcolor{preprocessor}{\#define DMA\_SxNDT                            ((uint32\_t)0x0000FFFF)}}
\DoxyCodeLine{1282 \textcolor{preprocessor}{\#define DMA\_SxNDT\_0                          ((uint32\_t)0x00000001)}}
\DoxyCodeLine{1283 \textcolor{preprocessor}{\#define DMA\_SxNDT\_1                          ((uint32\_t)0x00000002)}}
\DoxyCodeLine{1284 \textcolor{preprocessor}{\#define DMA\_SxNDT\_2                          ((uint32\_t)0x00000004)}}
\DoxyCodeLine{1285 \textcolor{preprocessor}{\#define DMA\_SxNDT\_3                          ((uint32\_t)0x00000008)}}
\DoxyCodeLine{1286 \textcolor{preprocessor}{\#define DMA\_SxNDT\_4                          ((uint32\_t)0x00000010)}}
\DoxyCodeLine{1287 \textcolor{preprocessor}{\#define DMA\_SxNDT\_5                          ((uint32\_t)0x00000020)}}
\DoxyCodeLine{1288 \textcolor{preprocessor}{\#define DMA\_SxNDT\_6                          ((uint32\_t)0x00000040)}}
\DoxyCodeLine{1289 \textcolor{preprocessor}{\#define DMA\_SxNDT\_7                          ((uint32\_t)0x00000080)}}
\DoxyCodeLine{1290 \textcolor{preprocessor}{\#define DMA\_SxNDT\_8                          ((uint32\_t)0x00000100)}}
\DoxyCodeLine{1291 \textcolor{preprocessor}{\#define DMA\_SxNDT\_9                          ((uint32\_t)0x00000200)}}
\DoxyCodeLine{1292 \textcolor{preprocessor}{\#define DMA\_SxNDT\_10                         ((uint32\_t)0x00000400)}}
\DoxyCodeLine{1293 \textcolor{preprocessor}{\#define DMA\_SxNDT\_11                         ((uint32\_t)0x00000800)}}
\DoxyCodeLine{1294 \textcolor{preprocessor}{\#define DMA\_SxNDT\_12                         ((uint32\_t)0x00001000)}}
\DoxyCodeLine{1295 \textcolor{preprocessor}{\#define DMA\_SxNDT\_13                         ((uint32\_t)0x00002000)}}
\DoxyCodeLine{1296 \textcolor{preprocessor}{\#define DMA\_SxNDT\_14                         ((uint32\_t)0x00004000)}}
\DoxyCodeLine{1297 \textcolor{preprocessor}{\#define DMA\_SxNDT\_15                         ((uint32\_t)0x00008000)}}
\DoxyCodeLine{1298 }
\DoxyCodeLine{1299 \textcolor{comment}{/********************  Bits definition for DMA\_SxFCR register  ****************/} }
\DoxyCodeLine{1300 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FEIE                       ((uint32\_t)0x00000080)}}
\DoxyCodeLine{1301 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS                         ((uint32\_t)0x00000038)}}
\DoxyCodeLine{1302 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS\_0                       ((uint32\_t)0x00000008)}}
\DoxyCodeLine{1303 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS\_1                       ((uint32\_t)0x00000010)}}
\DoxyCodeLine{1304 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS\_2                       ((uint32\_t)0x00000020)}}
\DoxyCodeLine{1305 \textcolor{preprocessor}{\#define DMA\_SxFCR\_DMDIS                      ((uint32\_t)0x00000004)}}
\DoxyCodeLine{1306 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FTH                        ((uint32\_t)0x00000003)}}
\DoxyCodeLine{1307 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FTH\_0                      ((uint32\_t)0x00000001)}}
\DoxyCodeLine{1308 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FTH\_1                      ((uint32\_t)0x00000002)}}
\DoxyCodeLine{1309 }
\DoxyCodeLine{1310 \textcolor{comment}{/********************  Bits definition for DMA\_LISR register  *****************/} }
\DoxyCodeLine{1311 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF3                       ((uint32\_t)0x08000000)}}
\DoxyCodeLine{1312 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF3                       ((uint32\_t)0x04000000)}}
\DoxyCodeLine{1313 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF3                       ((uint32\_t)0x02000000)}}
\DoxyCodeLine{1314 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF3                      ((uint32\_t)0x01000000)}}
\DoxyCodeLine{1315 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF3                       ((uint32\_t)0x00400000)}}
\DoxyCodeLine{1316 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF2                       ((uint32\_t)0x00200000)}}
\DoxyCodeLine{1317 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF2                       ((uint32\_t)0x00100000)}}
\DoxyCodeLine{1318 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF2                       ((uint32\_t)0x00080000)}}
\DoxyCodeLine{1319 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF2                      ((uint32\_t)0x00040000)}}
\DoxyCodeLine{1320 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF2                       ((uint32\_t)0x00010000)}}
\DoxyCodeLine{1321 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF1                       ((uint32\_t)0x00000800)}}
\DoxyCodeLine{1322 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF1                       ((uint32\_t)0x00000400)}}
\DoxyCodeLine{1323 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF1                       ((uint32\_t)0x00000200)}}
\DoxyCodeLine{1324 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF1                      ((uint32\_t)0x00000100)}}
\DoxyCodeLine{1325 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF1                       ((uint32\_t)0x00000040)}}
\DoxyCodeLine{1326 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF0                       ((uint32\_t)0x00000020)}}
\DoxyCodeLine{1327 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF0                       ((uint32\_t)0x00000010)}}
\DoxyCodeLine{1328 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF0                       ((uint32\_t)0x00000008)}}
\DoxyCodeLine{1329 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF0                      ((uint32\_t)0x00000004)}}
\DoxyCodeLine{1330 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF0                       ((uint32\_t)0x00000001)}}
\DoxyCodeLine{1331 }
\DoxyCodeLine{1332 \textcolor{comment}{/********************  Bits definition for DMA\_HISR register  *****************/} }
\DoxyCodeLine{1333 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF7                       ((uint32\_t)0x08000000)}}
\DoxyCodeLine{1334 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF7                       ((uint32\_t)0x04000000)}}
\DoxyCodeLine{1335 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF7                       ((uint32\_t)0x02000000)}}
\DoxyCodeLine{1336 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF7                      ((uint32\_t)0x01000000)}}
\DoxyCodeLine{1337 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF7                       ((uint32\_t)0x00400000)}}
\DoxyCodeLine{1338 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF6                       ((uint32\_t)0x00200000)}}
\DoxyCodeLine{1339 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF6                       ((uint32\_t)0x00100000)}}
\DoxyCodeLine{1340 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF6                       ((uint32\_t)0x00080000)}}
\DoxyCodeLine{1341 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF6                      ((uint32\_t)0x00040000)}}
\DoxyCodeLine{1342 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF6                       ((uint32\_t)0x00010000)}}
\DoxyCodeLine{1343 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF5                       ((uint32\_t)0x00000800)}}
\DoxyCodeLine{1344 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF5                       ((uint32\_t)0x00000400)}}
\DoxyCodeLine{1345 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF5                       ((uint32\_t)0x00000200)}}
\DoxyCodeLine{1346 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF5                      ((uint32\_t)0x00000100)}}
\DoxyCodeLine{1347 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF5                       ((uint32\_t)0x00000040)}}
\DoxyCodeLine{1348 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF4                       ((uint32\_t)0x00000020)}}
\DoxyCodeLine{1349 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF4                       ((uint32\_t)0x00000010)}}
\DoxyCodeLine{1350 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF4                       ((uint32\_t)0x00000008)}}
\DoxyCodeLine{1351 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF4                      ((uint32\_t)0x00000004)}}
\DoxyCodeLine{1352 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF4                       ((uint32\_t)0x00000001)}}
\DoxyCodeLine{1353 }
\DoxyCodeLine{1354 \textcolor{comment}{/********************  Bits definition for DMA\_LIFCR register  ****************/} }
\DoxyCodeLine{1355 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF3                     ((uint32\_t)0x08000000)}}
\DoxyCodeLine{1356 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF3                     ((uint32\_t)0x04000000)}}
\DoxyCodeLine{1357 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF3                     ((uint32\_t)0x02000000)}}
\DoxyCodeLine{1358 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF3                    ((uint32\_t)0x01000000)}}
\DoxyCodeLine{1359 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF3                     ((uint32\_t)0x00400000)}}
\DoxyCodeLine{1360 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF2                     ((uint32\_t)0x00200000)}}
\DoxyCodeLine{1361 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF2                     ((uint32\_t)0x00100000)}}
\DoxyCodeLine{1362 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF2                     ((uint32\_t)0x00080000)}}
\DoxyCodeLine{1363 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF2                    ((uint32\_t)0x00040000)}}
\DoxyCodeLine{1364 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF2                     ((uint32\_t)0x00010000)}}
\DoxyCodeLine{1365 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF1                     ((uint32\_t)0x00000800)}}
\DoxyCodeLine{1366 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF1                     ((uint32\_t)0x00000400)}}
\DoxyCodeLine{1367 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF1                     ((uint32\_t)0x00000200)}}
\DoxyCodeLine{1368 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF1                    ((uint32\_t)0x00000100)}}
\DoxyCodeLine{1369 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF1                     ((uint32\_t)0x00000040)}}
\DoxyCodeLine{1370 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF0                     ((uint32\_t)0x00000020)}}
\DoxyCodeLine{1371 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF0                     ((uint32\_t)0x00000010)}}
\DoxyCodeLine{1372 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF0                     ((uint32\_t)0x00000008)}}
\DoxyCodeLine{1373 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF0                    ((uint32\_t)0x00000004)}}
\DoxyCodeLine{1374 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF0                     ((uint32\_t)0x00000001)}}
\DoxyCodeLine{1375 }
\DoxyCodeLine{1376 \textcolor{comment}{/********************  Bits definition for DMA\_HIFCR  register  ****************/} }
\DoxyCodeLine{1377 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF7                     ((uint32\_t)0x08000000)}}
\DoxyCodeLine{1378 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF7                     ((uint32\_t)0x04000000)}}
\DoxyCodeLine{1379 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF7                     ((uint32\_t)0x02000000)}}
\DoxyCodeLine{1380 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF7                    ((uint32\_t)0x01000000)}}
\DoxyCodeLine{1381 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF7                     ((uint32\_t)0x00400000)}}
\DoxyCodeLine{1382 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF6                     ((uint32\_t)0x00200000)}}
\DoxyCodeLine{1383 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF6                     ((uint32\_t)0x00100000)}}
\DoxyCodeLine{1384 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF6                     ((uint32\_t)0x00080000)}}
\DoxyCodeLine{1385 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF6                    ((uint32\_t)0x00040000)}}
\DoxyCodeLine{1386 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF6                     ((uint32\_t)0x00010000)}}
\DoxyCodeLine{1387 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF5                     ((uint32\_t)0x00000800)}}
\DoxyCodeLine{1388 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF5                     ((uint32\_t)0x00000400)}}
\DoxyCodeLine{1389 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF5                     ((uint32\_t)0x00000200)}}
\DoxyCodeLine{1390 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF5                    ((uint32\_t)0x00000100)}}
\DoxyCodeLine{1391 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF5                     ((uint32\_t)0x00000040)}}
\DoxyCodeLine{1392 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF4                     ((uint32\_t)0x00000020)}}
\DoxyCodeLine{1393 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF4                     ((uint32\_t)0x00000010)}}
\DoxyCodeLine{1394 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF4                     ((uint32\_t)0x00000008)}}
\DoxyCodeLine{1395 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF4                    ((uint32\_t)0x00000004)}}
\DoxyCodeLine{1396 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF4                     ((uint32\_t)0x00000001)}}
\DoxyCodeLine{1397 }
\DoxyCodeLine{1398 }
\DoxyCodeLine{1399 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1400 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{1401 \textcolor{comment}{/*                    External Interrupt/Event Controller                     */}}
\DoxyCodeLine{1402 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{1403 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1404 \textcolor{comment}{/*******************  Bit definition for EXTI\_IMR register  *******************/}}
\DoxyCodeLine{1405 \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR0                        ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{1406 \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR1                        ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{1407 \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR2                        ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{1408 \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR3                        ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{1409 \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR4                        ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{1410 \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR5                        ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{1411 \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR6                        ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{1412 \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR7                        ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{1413 \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR8                        ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{1414 \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR9                        ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{1415 \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR10                       ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{1416 \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR11                       ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{1417 \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR12                       ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{1418 \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR13                       ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{1419 \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR14                       ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{1420 \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR15                       ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{1421 \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR16                       ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{1422 \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR17                       ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{1423 \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR18                       ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{1424 \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR19                       ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{1426 \textcolor{comment}{/*******************  Bit definition for EXTI\_EMR register  *******************/}}
\DoxyCodeLine{1427 \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR0                        ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{1428 \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR1                        ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{1429 \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR2                        ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{1430 \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR3                        ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{1431 \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR4                        ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{1432 \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR5                        ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{1433 \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR6                        ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{1434 \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR7                        ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{1435 \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR8                        ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{1436 \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR9                        ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{1437 \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR10                       ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{1438 \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR11                       ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{1439 \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR12                       ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{1440 \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR13                       ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{1441 \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR14                       ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{1442 \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR15                       ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{1443 \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR16                       ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{1444 \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR17                       ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{1445 \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR18                       ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{1446 \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR19                       ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{1448 \textcolor{comment}{/******************  Bit definition for EXTI\_RTSR register  *******************/}}
\DoxyCodeLine{1449 \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR0                       ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{1450 \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR1                       ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{1451 \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR2                       ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{1452 \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR3                       ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{1453 \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR4                       ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{1454 \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR5                       ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{1455 \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR6                       ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{1456 \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR7                       ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{1457 \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR8                       ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{1458 \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR9                       ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{1459 \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR10                      ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{1460 \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR11                      ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{1461 \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR12                      ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{1462 \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR13                      ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{1463 \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR14                      ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{1464 \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR15                      ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{1465 \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR16                      ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{1466 \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR17                      ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{1467 \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR18                      ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{1468 \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR19                      ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{1470 \textcolor{comment}{/******************  Bit definition for EXTI\_FTSR register  *******************/}}
\DoxyCodeLine{1471 \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR0                       ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{1472 \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR1                       ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{1473 \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR2                       ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{1474 \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR3                       ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{1475 \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR4                       ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{1476 \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR5                       ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{1477 \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR6                       ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{1478 \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR7                       ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{1479 \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR8                       ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{1480 \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR9                       ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{1481 \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR10                      ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{1482 \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR11                      ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{1483 \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR12                      ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{1484 \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR13                      ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{1485 \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR14                      ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{1486 \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR15                      ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{1487 \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR16                      ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{1488 \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR17                      ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{1489 \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR18                      ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{1490 \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR19                      ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{1492 \textcolor{comment}{/******************  Bit definition for EXTI\_SWIER register  ******************/}}
\DoxyCodeLine{1493 \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER0                   ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{1494 \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER1                   ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{1495 \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER2                   ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{1496 \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER3                   ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{1497 \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER4                   ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{1498 \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER5                   ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{1499 \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER6                   ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{1500 \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER7                   ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{1501 \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER8                   ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{1502 \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER9                   ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{1503 \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER10                  ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{1504 \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER11                  ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{1505 \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER12                  ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{1506 \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER13                  ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{1507 \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER14                  ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{1508 \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER15                  ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{1509 \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER16                  ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{1510 \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER17                  ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{1511 \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER18                  ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{1512 \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER19                  ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{1514 \textcolor{comment}{/*******************  Bit definition for EXTI\_PR register  ********************/}}
\DoxyCodeLine{1515 \textcolor{preprocessor}{\#define  EXTI\_PR\_PR0                         ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{1516 \textcolor{preprocessor}{\#define  EXTI\_PR\_PR1                         ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{1517 \textcolor{preprocessor}{\#define  EXTI\_PR\_PR2                         ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{1518 \textcolor{preprocessor}{\#define  EXTI\_PR\_PR3                         ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{1519 \textcolor{preprocessor}{\#define  EXTI\_PR\_PR4                         ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{1520 \textcolor{preprocessor}{\#define  EXTI\_PR\_PR5                         ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{1521 \textcolor{preprocessor}{\#define  EXTI\_PR\_PR6                         ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{1522 \textcolor{preprocessor}{\#define  EXTI\_PR\_PR7                         ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{1523 \textcolor{preprocessor}{\#define  EXTI\_PR\_PR8                         ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{1524 \textcolor{preprocessor}{\#define  EXTI\_PR\_PR9                         ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{1525 \textcolor{preprocessor}{\#define  EXTI\_PR\_PR10                        ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{1526 \textcolor{preprocessor}{\#define  EXTI\_PR\_PR11                        ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{1527 \textcolor{preprocessor}{\#define  EXTI\_PR\_PR12                        ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{1528 \textcolor{preprocessor}{\#define  EXTI\_PR\_PR13                        ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{1529 \textcolor{preprocessor}{\#define  EXTI\_PR\_PR14                        ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{1530 \textcolor{preprocessor}{\#define  EXTI\_PR\_PR15                        ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{1531 \textcolor{preprocessor}{\#define  EXTI\_PR\_PR16                        ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{1532 \textcolor{preprocessor}{\#define  EXTI\_PR\_PR17                        ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{1533 \textcolor{preprocessor}{\#define  EXTI\_PR\_PR18                        ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{1534 \textcolor{preprocessor}{\#define  EXTI\_PR\_PR19                        ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{1536 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1537 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{1538 \textcolor{comment}{/*                                    FLASH                                   */}}
\DoxyCodeLine{1539 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{1540 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1541 \textcolor{comment}{/*******************  Bits definition for FLASH\_ACR register  *****************/}}
\DoxyCodeLine{1542 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY                    ((uint32\_t)0x0000000F)}}
\DoxyCodeLine{1543 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_0WS                ((uint32\_t)0x00000000)}}
\DoxyCodeLine{1544 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_1WS                ((uint32\_t)0x00000001)}}
\DoxyCodeLine{1545 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_2WS                ((uint32\_t)0x00000002)}}
\DoxyCodeLine{1546 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_3WS                ((uint32\_t)0x00000003)}}
\DoxyCodeLine{1547 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_4WS                ((uint32\_t)0x00000004)}}
\DoxyCodeLine{1548 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_5WS                ((uint32\_t)0x00000005)}}
\DoxyCodeLine{1549 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_6WS                ((uint32\_t)0x00000006)}}
\DoxyCodeLine{1550 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_7WS                ((uint32\_t)0x00000007)}}
\DoxyCodeLine{1551 }
\DoxyCodeLine{1552 \textcolor{preprocessor}{\#define FLASH\_ACR\_PRFTEN                     ((uint32\_t)0x00000100)}}
\DoxyCodeLine{1553 \textcolor{preprocessor}{\#define FLASH\_ACR\_ICEN                       ((uint32\_t)0x00000200)}}
\DoxyCodeLine{1554 \textcolor{preprocessor}{\#define FLASH\_ACR\_DCEN                       ((uint32\_t)0x00000400)}}
\DoxyCodeLine{1555 \textcolor{preprocessor}{\#define FLASH\_ACR\_ICRST                      ((uint32\_t)0x00000800)}}
\DoxyCodeLine{1556 \textcolor{preprocessor}{\#define FLASH\_ACR\_DCRST                      ((uint32\_t)0x00001000)}}
\DoxyCodeLine{1557 \textcolor{preprocessor}{\#define FLASH\_ACR\_BYTE0\_ADDRESS              ((uint32\_t)0x40023C00)}}
\DoxyCodeLine{1558 \textcolor{preprocessor}{\#define FLASH\_ACR\_BYTE2\_ADDRESS              ((uint32\_t)0x40023C03)}}
\DoxyCodeLine{1559 }
\DoxyCodeLine{1560 \textcolor{comment}{/*******************  Bits definition for FLASH\_SR register  ******************/}}
\DoxyCodeLine{1561 \textcolor{preprocessor}{\#define FLASH\_SR\_EOP                         ((uint32\_t)0x00000001)}}
\DoxyCodeLine{1562 \textcolor{preprocessor}{\#define FLASH\_SR\_SOP                         ((uint32\_t)0x00000002)}}
\DoxyCodeLine{1563 \textcolor{preprocessor}{\#define FLASH\_SR\_WRPERR                      ((uint32\_t)0x00000010)}}
\DoxyCodeLine{1564 \textcolor{preprocessor}{\#define FLASH\_SR\_PGAERR                      ((uint32\_t)0x00000020)}}
\DoxyCodeLine{1565 \textcolor{preprocessor}{\#define FLASH\_SR\_PGPERR                      ((uint32\_t)0x00000040)}}
\DoxyCodeLine{1566 \textcolor{preprocessor}{\#define FLASH\_SR\_PGSERR                      ((uint32\_t)0x00000080)}}
\DoxyCodeLine{1567 \textcolor{preprocessor}{\#define FLASH\_SR\_BSY                         ((uint32\_t)0x00010000)}}
\DoxyCodeLine{1568 }
\DoxyCodeLine{1569 \textcolor{comment}{/*******************  Bits definition for FLASH\_CR register  ******************/}}
\DoxyCodeLine{1570 \textcolor{preprocessor}{\#define FLASH\_CR\_PG                          ((uint32\_t)0x00000001)}}
\DoxyCodeLine{1571 \textcolor{preprocessor}{\#define FLASH\_CR\_SER                         ((uint32\_t)0x00000002)}}
\DoxyCodeLine{1572 \textcolor{preprocessor}{\#define FLASH\_CR\_MER                         ((uint32\_t)0x00000004)}}
\DoxyCodeLine{1573 \textcolor{preprocessor}{\#define FLASH\_CR\_SNB                         ((uint32\_t)0x000000F8)}}
\DoxyCodeLine{1574 \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_0                       ((uint32\_t)0x00000008)}}
\DoxyCodeLine{1575 \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_1                       ((uint32\_t)0x00000010)}}
\DoxyCodeLine{1576 \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_2                       ((uint32\_t)0x00000020)}}
\DoxyCodeLine{1577 \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_3                       ((uint32\_t)0x00000040)}}
\DoxyCodeLine{1578 \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_4                       ((uint32\_t)0x00000080)}}
\DoxyCodeLine{1579 \textcolor{preprocessor}{\#define FLASH\_CR\_PSIZE                       ((uint32\_t)0x00000300)}}
\DoxyCodeLine{1580 \textcolor{preprocessor}{\#define FLASH\_CR\_PSIZE\_0                     ((uint32\_t)0x00000100)}}
\DoxyCodeLine{1581 \textcolor{preprocessor}{\#define FLASH\_CR\_PSIZE\_1                     ((uint32\_t)0x00000200)}}
\DoxyCodeLine{1582 \textcolor{preprocessor}{\#define FLASH\_CR\_STRT                        ((uint32\_t)0x00010000)}}
\DoxyCodeLine{1583 \textcolor{preprocessor}{\#define FLASH\_CR\_EOPIE                       ((uint32\_t)0x01000000)}}
\DoxyCodeLine{1584 \textcolor{preprocessor}{\#define FLASH\_CR\_LOCK                        ((uint32\_t)0x80000000)}}
\DoxyCodeLine{1585 }
\DoxyCodeLine{1586 \textcolor{comment}{/*******************  Bits definition for FLASH\_OPTCR register  ***************/}}
\DoxyCodeLine{1587 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTLOCK                 ((uint32\_t)0x00000001)}}
\DoxyCodeLine{1588 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTSTRT                 ((uint32\_t)0x00000002)}}
\DoxyCodeLine{1589 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_BOR\_LEV\_0               ((uint32\_t)0x00000004)}}
\DoxyCodeLine{1590 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_BOR\_LEV\_1               ((uint32\_t)0x00000008)}}
\DoxyCodeLine{1591 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_BOR\_LEV                 ((uint32\_t)0x0000000C)}}
\DoxyCodeLine{1592 }
\DoxyCodeLine{1593 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_WDG\_SW                  ((uint32\_t)0x00000020)}}
\DoxyCodeLine{1594 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nRST\_STOP               ((uint32\_t)0x00000040)}}
\DoxyCodeLine{1595 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nRST\_STDBY              ((uint32\_t)0x00000080)}}
\DoxyCodeLine{1596 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP                     ((uint32\_t)0x0000FF00)}}
\DoxyCodeLine{1597 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_0                   ((uint32\_t)0x00000100)}}
\DoxyCodeLine{1598 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_1                   ((uint32\_t)0x00000200)}}
\DoxyCodeLine{1599 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_2                   ((uint32\_t)0x00000400)}}
\DoxyCodeLine{1600 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_3                   ((uint32\_t)0x00000800)}}
\DoxyCodeLine{1601 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_4                   ((uint32\_t)0x00001000)}}
\DoxyCodeLine{1602 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_5                   ((uint32\_t)0x00002000)}}
\DoxyCodeLine{1603 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_6                   ((uint32\_t)0x00004000)}}
\DoxyCodeLine{1604 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_7                   ((uint32\_t)0x00008000)}}
\DoxyCodeLine{1605 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP                    ((uint32\_t)0x0FFF0000)}}
\DoxyCodeLine{1606 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_0                  ((uint32\_t)0x00010000)}}
\DoxyCodeLine{1607 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_1                  ((uint32\_t)0x00020000)}}
\DoxyCodeLine{1608 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_2                  ((uint32\_t)0x00040000)}}
\DoxyCodeLine{1609 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_3                  ((uint32\_t)0x00080000)}}
\DoxyCodeLine{1610 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_4                  ((uint32\_t)0x00100000)}}
\DoxyCodeLine{1611 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_5                  ((uint32\_t)0x00200000)}}
\DoxyCodeLine{1612 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_6                  ((uint32\_t)0x00400000)}}
\DoxyCodeLine{1613 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_7                  ((uint32\_t)0x00800000)}}
\DoxyCodeLine{1614 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_8                  ((uint32\_t)0x01000000)}}
\DoxyCodeLine{1615 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_9                  ((uint32\_t)0x02000000)}}
\DoxyCodeLine{1616 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_10                 ((uint32\_t)0x04000000)}}
\DoxyCodeLine{1617 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_11                 ((uint32\_t)0x08000000)}}
\DoxyCodeLine{1618                                              }
\DoxyCodeLine{1619 \textcolor{comment}{/******************  Bits definition for FLASH\_OPTCR1 register  ***************/}}
\DoxyCodeLine{1620 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP                    ((uint32\_t)0x0FFF0000)}}
\DoxyCodeLine{1621 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_0                  ((uint32\_t)0x00010000)}}
\DoxyCodeLine{1622 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_1                  ((uint32\_t)0x00020000)}}
\DoxyCodeLine{1623 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_2                  ((uint32\_t)0x00040000)}}
\DoxyCodeLine{1624 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_3                  ((uint32\_t)0x00080000)}}
\DoxyCodeLine{1625 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_4                  ((uint32\_t)0x00100000)}}
\DoxyCodeLine{1626 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_5                  ((uint32\_t)0x00200000)}}
\DoxyCodeLine{1627 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_6                  ((uint32\_t)0x00400000)}}
\DoxyCodeLine{1628 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_7                  ((uint32\_t)0x00800000)}}
\DoxyCodeLine{1629 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_8                  ((uint32\_t)0x01000000)}}
\DoxyCodeLine{1630 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_9                  ((uint32\_t)0x02000000)}}
\DoxyCodeLine{1631 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_10                 ((uint32\_t)0x04000000)}}
\DoxyCodeLine{1632 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_11                 ((uint32\_t)0x08000000)}}
\DoxyCodeLine{1633 }
\DoxyCodeLine{1634 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1635 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{1636 \textcolor{comment}{/*                            General Purpose I/O                             */}}
\DoxyCodeLine{1637 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{1638 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1639 \textcolor{comment}{/******************  Bits definition for GPIO\_MODER register  *****************/}}
\DoxyCodeLine{1640 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER0                    ((uint32\_t)0x00000003)}}
\DoxyCodeLine{1641 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER0\_0                  ((uint32\_t)0x00000001)}}
\DoxyCodeLine{1642 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER0\_1                  ((uint32\_t)0x00000002)}}
\DoxyCodeLine{1643 }
\DoxyCodeLine{1644 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER1                    ((uint32\_t)0x0000000C)}}
\DoxyCodeLine{1645 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER1\_0                  ((uint32\_t)0x00000004)}}
\DoxyCodeLine{1646 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER1\_1                  ((uint32\_t)0x00000008)}}
\DoxyCodeLine{1647 }
\DoxyCodeLine{1648 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER2                    ((uint32\_t)0x00000030)}}
\DoxyCodeLine{1649 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER2\_0                  ((uint32\_t)0x00000010)}}
\DoxyCodeLine{1650 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER2\_1                  ((uint32\_t)0x00000020)}}
\DoxyCodeLine{1651 }
\DoxyCodeLine{1652 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER3                    ((uint32\_t)0x000000C0)}}
\DoxyCodeLine{1653 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER3\_0                  ((uint32\_t)0x00000040)}}
\DoxyCodeLine{1654 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER3\_1                  ((uint32\_t)0x00000080)}}
\DoxyCodeLine{1655 }
\DoxyCodeLine{1656 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER4                    ((uint32\_t)0x00000300)}}
\DoxyCodeLine{1657 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER4\_0                  ((uint32\_t)0x00000100)}}
\DoxyCodeLine{1658 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER4\_1                  ((uint32\_t)0x00000200)}}
\DoxyCodeLine{1659 }
\DoxyCodeLine{1660 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER5                    ((uint32\_t)0x00000C00)}}
\DoxyCodeLine{1661 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER5\_0                  ((uint32\_t)0x00000400)}}
\DoxyCodeLine{1662 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER5\_1                  ((uint32\_t)0x00000800)}}
\DoxyCodeLine{1663 }
\DoxyCodeLine{1664 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER6                    ((uint32\_t)0x00003000)}}
\DoxyCodeLine{1665 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER6\_0                  ((uint32\_t)0x00001000)}}
\DoxyCodeLine{1666 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER6\_1                  ((uint32\_t)0x00002000)}}
\DoxyCodeLine{1667 }
\DoxyCodeLine{1668 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER7                    ((uint32\_t)0x0000C000)}}
\DoxyCodeLine{1669 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER7\_0                  ((uint32\_t)0x00004000)}}
\DoxyCodeLine{1670 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER7\_1                  ((uint32\_t)0x00008000)}}
\DoxyCodeLine{1671 }
\DoxyCodeLine{1672 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER8                    ((uint32\_t)0x00030000)}}
\DoxyCodeLine{1673 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER8\_0                  ((uint32\_t)0x00010000)}}
\DoxyCodeLine{1674 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER8\_1                  ((uint32\_t)0x00020000)}}
\DoxyCodeLine{1675 }
\DoxyCodeLine{1676 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER9                    ((uint32\_t)0x000C0000)}}
\DoxyCodeLine{1677 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER9\_0                  ((uint32\_t)0x00040000)}}
\DoxyCodeLine{1678 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER9\_1                  ((uint32\_t)0x00080000)}}
\DoxyCodeLine{1679 }
\DoxyCodeLine{1680 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER10                   ((uint32\_t)0x00300000)}}
\DoxyCodeLine{1681 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER10\_0                 ((uint32\_t)0x00100000)}}
\DoxyCodeLine{1682 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER10\_1                 ((uint32\_t)0x00200000)}}
\DoxyCodeLine{1683 }
\DoxyCodeLine{1684 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER11                   ((uint32\_t)0x00C00000)}}
\DoxyCodeLine{1685 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER11\_0                 ((uint32\_t)0x00400000)}}
\DoxyCodeLine{1686 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER11\_1                 ((uint32\_t)0x00800000)}}
\DoxyCodeLine{1687 }
\DoxyCodeLine{1688 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER12                   ((uint32\_t)0x03000000)}}
\DoxyCodeLine{1689 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER12\_0                 ((uint32\_t)0x01000000)}}
\DoxyCodeLine{1690 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER12\_1                 ((uint32\_t)0x02000000)}}
\DoxyCodeLine{1691 }
\DoxyCodeLine{1692 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER13                   ((uint32\_t)0x0C000000)}}
\DoxyCodeLine{1693 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER13\_0                 ((uint32\_t)0x04000000)}}
\DoxyCodeLine{1694 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER13\_1                 ((uint32\_t)0x08000000)}}
\DoxyCodeLine{1695 }
\DoxyCodeLine{1696 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER14                   ((uint32\_t)0x30000000)}}
\DoxyCodeLine{1697 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER14\_0                 ((uint32\_t)0x10000000)}}
\DoxyCodeLine{1698 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER14\_1                 ((uint32\_t)0x20000000)}}
\DoxyCodeLine{1699 }
\DoxyCodeLine{1700 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER15                   ((uint32\_t)0xC0000000)}}
\DoxyCodeLine{1701 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER15\_0                 ((uint32\_t)0x40000000)}}
\DoxyCodeLine{1702 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER15\_1                 ((uint32\_t)0x80000000)}}
\DoxyCodeLine{1703 }
\DoxyCodeLine{1704 \textcolor{comment}{/******************  Bits definition for GPIO\_OTYPER register  ****************/}}
\DoxyCodeLine{1705 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_0                     ((uint32\_t)0x00000001)}}
\DoxyCodeLine{1706 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_1                     ((uint32\_t)0x00000002)}}
\DoxyCodeLine{1707 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_2                     ((uint32\_t)0x00000004)}}
\DoxyCodeLine{1708 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_3                     ((uint32\_t)0x00000008)}}
\DoxyCodeLine{1709 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_4                     ((uint32\_t)0x00000010)}}
\DoxyCodeLine{1710 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_5                     ((uint32\_t)0x00000020)}}
\DoxyCodeLine{1711 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_6                     ((uint32\_t)0x00000040)}}
\DoxyCodeLine{1712 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_7                     ((uint32\_t)0x00000080)}}
\DoxyCodeLine{1713 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_8                     ((uint32\_t)0x00000100)}}
\DoxyCodeLine{1714 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_9                     ((uint32\_t)0x00000200)}}
\DoxyCodeLine{1715 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_10                    ((uint32\_t)0x00000400)}}
\DoxyCodeLine{1716 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_11                    ((uint32\_t)0x00000800)}}
\DoxyCodeLine{1717 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_12                    ((uint32\_t)0x00001000)}}
\DoxyCodeLine{1718 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_13                    ((uint32\_t)0x00002000)}}
\DoxyCodeLine{1719 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_14                    ((uint32\_t)0x00004000)}}
\DoxyCodeLine{1720 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_15                    ((uint32\_t)0x00008000)}}
\DoxyCodeLine{1721 }
\DoxyCodeLine{1722 \textcolor{comment}{/******************  Bits definition for GPIO\_OSPEEDR register  ***************/}}
\DoxyCodeLine{1723 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR0               ((uint32\_t)0x00000003)}}
\DoxyCodeLine{1724 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR0\_0             ((uint32\_t)0x00000001)}}
\DoxyCodeLine{1725 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR0\_1             ((uint32\_t)0x00000002)}}
\DoxyCodeLine{1726 }
\DoxyCodeLine{1727 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR1               ((uint32\_t)0x0000000C)}}
\DoxyCodeLine{1728 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR1\_0             ((uint32\_t)0x00000004)}}
\DoxyCodeLine{1729 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR1\_1             ((uint32\_t)0x00000008)}}
\DoxyCodeLine{1730 }
\DoxyCodeLine{1731 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR2               ((uint32\_t)0x00000030)}}
\DoxyCodeLine{1732 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR2\_0             ((uint32\_t)0x00000010)}}
\DoxyCodeLine{1733 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR2\_1             ((uint32\_t)0x00000020)}}
\DoxyCodeLine{1734 }
\DoxyCodeLine{1735 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR3               ((uint32\_t)0x000000C0)}}
\DoxyCodeLine{1736 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR3\_0             ((uint32\_t)0x00000040)}}
\DoxyCodeLine{1737 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR3\_1             ((uint32\_t)0x00000080)}}
\DoxyCodeLine{1738 }
\DoxyCodeLine{1739 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR4               ((uint32\_t)0x00000300)}}
\DoxyCodeLine{1740 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR4\_0             ((uint32\_t)0x00000100)}}
\DoxyCodeLine{1741 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR4\_1             ((uint32\_t)0x00000200)}}
\DoxyCodeLine{1742 }
\DoxyCodeLine{1743 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR5               ((uint32\_t)0x00000C00)}}
\DoxyCodeLine{1744 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR5\_0             ((uint32\_t)0x00000400)}}
\DoxyCodeLine{1745 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR5\_1             ((uint32\_t)0x00000800)}}
\DoxyCodeLine{1746 }
\DoxyCodeLine{1747 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR6               ((uint32\_t)0x00003000)}}
\DoxyCodeLine{1748 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR6\_0             ((uint32\_t)0x00001000)}}
\DoxyCodeLine{1749 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR6\_1             ((uint32\_t)0x00002000)}}
\DoxyCodeLine{1750 }
\DoxyCodeLine{1751 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR7               ((uint32\_t)0x0000C000)}}
\DoxyCodeLine{1752 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR7\_0             ((uint32\_t)0x00004000)}}
\DoxyCodeLine{1753 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR7\_1             ((uint32\_t)0x00008000)}}
\DoxyCodeLine{1754 }
\DoxyCodeLine{1755 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR8               ((uint32\_t)0x00030000)}}
\DoxyCodeLine{1756 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR8\_0             ((uint32\_t)0x00010000)}}
\DoxyCodeLine{1757 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR8\_1             ((uint32\_t)0x00020000)}}
\DoxyCodeLine{1758 }
\DoxyCodeLine{1759 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR9               ((uint32\_t)0x000C0000)}}
\DoxyCodeLine{1760 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR9\_0             ((uint32\_t)0x00040000)}}
\DoxyCodeLine{1761 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR9\_1             ((uint32\_t)0x00080000)}}
\DoxyCodeLine{1762 }
\DoxyCodeLine{1763 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR10              ((uint32\_t)0x00300000)}}
\DoxyCodeLine{1764 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR10\_0            ((uint32\_t)0x00100000)}}
\DoxyCodeLine{1765 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR10\_1            ((uint32\_t)0x00200000)}}
\DoxyCodeLine{1766 }
\DoxyCodeLine{1767 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR11              ((uint32\_t)0x00C00000)}}
\DoxyCodeLine{1768 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR11\_0            ((uint32\_t)0x00400000)}}
\DoxyCodeLine{1769 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR11\_1            ((uint32\_t)0x00800000)}}
\DoxyCodeLine{1770 }
\DoxyCodeLine{1771 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR12              ((uint32\_t)0x03000000)}}
\DoxyCodeLine{1772 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR12\_0            ((uint32\_t)0x01000000)}}
\DoxyCodeLine{1773 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR12\_1            ((uint32\_t)0x02000000)}}
\DoxyCodeLine{1774 }
\DoxyCodeLine{1775 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR13              ((uint32\_t)0x0C000000)}}
\DoxyCodeLine{1776 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR13\_0            ((uint32\_t)0x04000000)}}
\DoxyCodeLine{1777 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR13\_1            ((uint32\_t)0x08000000)}}
\DoxyCodeLine{1778 }
\DoxyCodeLine{1779 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR14              ((uint32\_t)0x30000000)}}
\DoxyCodeLine{1780 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR14\_0            ((uint32\_t)0x10000000)}}
\DoxyCodeLine{1781 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR14\_1            ((uint32\_t)0x20000000)}}
\DoxyCodeLine{1782 }
\DoxyCodeLine{1783 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR15              ((uint32\_t)0xC0000000)}}
\DoxyCodeLine{1784 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR15\_0            ((uint32\_t)0x40000000)}}
\DoxyCodeLine{1785 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR15\_1            ((uint32\_t)0x80000000)}}
\DoxyCodeLine{1786 }
\DoxyCodeLine{1787 \textcolor{comment}{/******************  Bits definition for GPIO\_PUPDR register  *****************/}}
\DoxyCodeLine{1788 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR0                    ((uint32\_t)0x00000003)}}
\DoxyCodeLine{1789 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR0\_0                  ((uint32\_t)0x00000001)}}
\DoxyCodeLine{1790 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR0\_1                  ((uint32\_t)0x00000002)}}
\DoxyCodeLine{1791 }
\DoxyCodeLine{1792 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR1                    ((uint32\_t)0x0000000C)}}
\DoxyCodeLine{1793 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR1\_0                  ((uint32\_t)0x00000004)}}
\DoxyCodeLine{1794 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR1\_1                  ((uint32\_t)0x00000008)}}
\DoxyCodeLine{1795 }
\DoxyCodeLine{1796 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR2                    ((uint32\_t)0x00000030)}}
\DoxyCodeLine{1797 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR2\_0                  ((uint32\_t)0x00000010)}}
\DoxyCodeLine{1798 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR2\_1                  ((uint32\_t)0x00000020)}}
\DoxyCodeLine{1799 }
\DoxyCodeLine{1800 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR3                    ((uint32\_t)0x000000C0)}}
\DoxyCodeLine{1801 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR3\_0                  ((uint32\_t)0x00000040)}}
\DoxyCodeLine{1802 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR3\_1                  ((uint32\_t)0x00000080)}}
\DoxyCodeLine{1803 }
\DoxyCodeLine{1804 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR4                    ((uint32\_t)0x00000300)}}
\DoxyCodeLine{1805 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR4\_0                  ((uint32\_t)0x00000100)}}
\DoxyCodeLine{1806 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR4\_1                  ((uint32\_t)0x00000200)}}
\DoxyCodeLine{1807 }
\DoxyCodeLine{1808 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR5                    ((uint32\_t)0x00000C00)}}
\DoxyCodeLine{1809 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR5\_0                  ((uint32\_t)0x00000400)}}
\DoxyCodeLine{1810 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR5\_1                  ((uint32\_t)0x00000800)}}
\DoxyCodeLine{1811 }
\DoxyCodeLine{1812 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR6                    ((uint32\_t)0x00003000)}}
\DoxyCodeLine{1813 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR6\_0                  ((uint32\_t)0x00001000)}}
\DoxyCodeLine{1814 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR6\_1                  ((uint32\_t)0x00002000)}}
\DoxyCodeLine{1815 }
\DoxyCodeLine{1816 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR7                    ((uint32\_t)0x0000C000)}}
\DoxyCodeLine{1817 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR7\_0                  ((uint32\_t)0x00004000)}}
\DoxyCodeLine{1818 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR7\_1                  ((uint32\_t)0x00008000)}}
\DoxyCodeLine{1819 }
\DoxyCodeLine{1820 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR8                    ((uint32\_t)0x00030000)}}
\DoxyCodeLine{1821 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR8\_0                  ((uint32\_t)0x00010000)}}
\DoxyCodeLine{1822 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR8\_1                  ((uint32\_t)0x00020000)}}
\DoxyCodeLine{1823 }
\DoxyCodeLine{1824 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR9                    ((uint32\_t)0x000C0000)}}
\DoxyCodeLine{1825 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR9\_0                  ((uint32\_t)0x00040000)}}
\DoxyCodeLine{1826 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR9\_1                  ((uint32\_t)0x00080000)}}
\DoxyCodeLine{1827 }
\DoxyCodeLine{1828 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR10                   ((uint32\_t)0x00300000)}}
\DoxyCodeLine{1829 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR10\_0                 ((uint32\_t)0x00100000)}}
\DoxyCodeLine{1830 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR10\_1                 ((uint32\_t)0x00200000)}}
\DoxyCodeLine{1831 }
\DoxyCodeLine{1832 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR11                   ((uint32\_t)0x00C00000)}}
\DoxyCodeLine{1833 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR11\_0                 ((uint32\_t)0x00400000)}}
\DoxyCodeLine{1834 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR11\_1                 ((uint32\_t)0x00800000)}}
\DoxyCodeLine{1835 }
\DoxyCodeLine{1836 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR12                   ((uint32\_t)0x03000000)}}
\DoxyCodeLine{1837 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR12\_0                 ((uint32\_t)0x01000000)}}
\DoxyCodeLine{1838 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR12\_1                 ((uint32\_t)0x02000000)}}
\DoxyCodeLine{1839 }
\DoxyCodeLine{1840 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR13                   ((uint32\_t)0x0C000000)}}
\DoxyCodeLine{1841 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR13\_0                 ((uint32\_t)0x04000000)}}
\DoxyCodeLine{1842 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR13\_1                 ((uint32\_t)0x08000000)}}
\DoxyCodeLine{1843 }
\DoxyCodeLine{1844 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR14                   ((uint32\_t)0x30000000)}}
\DoxyCodeLine{1845 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR14\_0                 ((uint32\_t)0x10000000)}}
\DoxyCodeLine{1846 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR14\_1                 ((uint32\_t)0x20000000)}}
\DoxyCodeLine{1847 }
\DoxyCodeLine{1848 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR15                   ((uint32\_t)0xC0000000)}}
\DoxyCodeLine{1849 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR15\_0                 ((uint32\_t)0x40000000)}}
\DoxyCodeLine{1850 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR15\_1                 ((uint32\_t)0x80000000)}}
\DoxyCodeLine{1851 }
\DoxyCodeLine{1852 \textcolor{comment}{/******************  Bits definition for GPIO\_IDR register  *******************/}}
\DoxyCodeLine{1853 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_0                       ((uint32\_t)0x00000001)}}
\DoxyCodeLine{1854 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_1                       ((uint32\_t)0x00000002)}}
\DoxyCodeLine{1855 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_2                       ((uint32\_t)0x00000004)}}
\DoxyCodeLine{1856 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_3                       ((uint32\_t)0x00000008)}}
\DoxyCodeLine{1857 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_4                       ((uint32\_t)0x00000010)}}
\DoxyCodeLine{1858 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_5                       ((uint32\_t)0x00000020)}}
\DoxyCodeLine{1859 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_6                       ((uint32\_t)0x00000040)}}
\DoxyCodeLine{1860 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_7                       ((uint32\_t)0x00000080)}}
\DoxyCodeLine{1861 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_8                       ((uint32\_t)0x00000100)}}
\DoxyCodeLine{1862 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_9                       ((uint32\_t)0x00000200)}}
\DoxyCodeLine{1863 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_10                      ((uint32\_t)0x00000400)}}
\DoxyCodeLine{1864 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_11                      ((uint32\_t)0x00000800)}}
\DoxyCodeLine{1865 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_12                      ((uint32\_t)0x00001000)}}
\DoxyCodeLine{1866 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_13                      ((uint32\_t)0x00002000)}}
\DoxyCodeLine{1867 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_14                      ((uint32\_t)0x00004000)}}
\DoxyCodeLine{1868 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_15                      ((uint32\_t)0x00008000)}}
\DoxyCodeLine{1869 \textcolor{comment}{/* Old GPIO\_IDR register bits definition, maintained for legacy purpose */}}
\DoxyCodeLine{1870 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_0                    GPIO\_IDR\_IDR\_0}}
\DoxyCodeLine{1871 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_1                    GPIO\_IDR\_IDR\_1}}
\DoxyCodeLine{1872 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_2                    GPIO\_IDR\_IDR\_2}}
\DoxyCodeLine{1873 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_3                    GPIO\_IDR\_IDR\_3}}
\DoxyCodeLine{1874 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_4                    GPIO\_IDR\_IDR\_4}}
\DoxyCodeLine{1875 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_5                    GPIO\_IDR\_IDR\_5}}
\DoxyCodeLine{1876 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_6                    GPIO\_IDR\_IDR\_6}}
\DoxyCodeLine{1877 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_7                    GPIO\_IDR\_IDR\_7}}
\DoxyCodeLine{1878 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_8                    GPIO\_IDR\_IDR\_8}}
\DoxyCodeLine{1879 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_9                    GPIO\_IDR\_IDR\_9}}
\DoxyCodeLine{1880 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_10                   GPIO\_IDR\_IDR\_10}}
\DoxyCodeLine{1881 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_11                   GPIO\_IDR\_IDR\_11}}
\DoxyCodeLine{1882 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_12                   GPIO\_IDR\_IDR\_12}}
\DoxyCodeLine{1883 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_13                   GPIO\_IDR\_IDR\_13}}
\DoxyCodeLine{1884 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_14                   GPIO\_IDR\_IDR\_14}}
\DoxyCodeLine{1885 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_15                   GPIO\_IDR\_IDR\_15}}
\DoxyCodeLine{1886 }
\DoxyCodeLine{1887 \textcolor{comment}{/******************  Bits definition for GPIO\_ODR register  *******************/}}
\DoxyCodeLine{1888 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_0                       ((uint32\_t)0x00000001)}}
\DoxyCodeLine{1889 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_1                       ((uint32\_t)0x00000002)}}
\DoxyCodeLine{1890 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_2                       ((uint32\_t)0x00000004)}}
\DoxyCodeLine{1891 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_3                       ((uint32\_t)0x00000008)}}
\DoxyCodeLine{1892 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_4                       ((uint32\_t)0x00000010)}}
\DoxyCodeLine{1893 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_5                       ((uint32\_t)0x00000020)}}
\DoxyCodeLine{1894 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_6                       ((uint32\_t)0x00000040)}}
\DoxyCodeLine{1895 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_7                       ((uint32\_t)0x00000080)}}
\DoxyCodeLine{1896 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_8                       ((uint32\_t)0x00000100)}}
\DoxyCodeLine{1897 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_9                       ((uint32\_t)0x00000200)}}
\DoxyCodeLine{1898 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_10                      ((uint32\_t)0x00000400)}}
\DoxyCodeLine{1899 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_11                      ((uint32\_t)0x00000800)}}
\DoxyCodeLine{1900 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_12                      ((uint32\_t)0x00001000)}}
\DoxyCodeLine{1901 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_13                      ((uint32\_t)0x00002000)}}
\DoxyCodeLine{1902 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_14                      ((uint32\_t)0x00004000)}}
\DoxyCodeLine{1903 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_15                      ((uint32\_t)0x00008000)}}
\DoxyCodeLine{1904 \textcolor{comment}{/* Old GPIO\_ODR register bits definition, maintained for legacy purpose */}}
\DoxyCodeLine{1905 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_0                    GPIO\_ODR\_ODR\_0}}
\DoxyCodeLine{1906 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_1                    GPIO\_ODR\_ODR\_1}}
\DoxyCodeLine{1907 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_2                    GPIO\_ODR\_ODR\_2}}
\DoxyCodeLine{1908 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_3                    GPIO\_ODR\_ODR\_3}}
\DoxyCodeLine{1909 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_4                    GPIO\_ODR\_ODR\_4}}
\DoxyCodeLine{1910 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_5                    GPIO\_ODR\_ODR\_5}}
\DoxyCodeLine{1911 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_6                    GPIO\_ODR\_ODR\_6}}
\DoxyCodeLine{1912 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_7                    GPIO\_ODR\_ODR\_7}}
\DoxyCodeLine{1913 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_8                    GPIO\_ODR\_ODR\_8}}
\DoxyCodeLine{1914 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_9                    GPIO\_ODR\_ODR\_9}}
\DoxyCodeLine{1915 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_10                   GPIO\_ODR\_ODR\_10}}
\DoxyCodeLine{1916 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_11                   GPIO\_ODR\_ODR\_11}}
\DoxyCodeLine{1917 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_12                   GPIO\_ODR\_ODR\_12}}
\DoxyCodeLine{1918 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_13                   GPIO\_ODR\_ODR\_13}}
\DoxyCodeLine{1919 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_14                   GPIO\_ODR\_ODR\_14}}
\DoxyCodeLine{1920 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_15                   GPIO\_ODR\_ODR\_15}}
\DoxyCodeLine{1921 }
\DoxyCodeLine{1922 \textcolor{comment}{/******************  Bits definition for GPIO\_BSRR register  ******************/}}
\DoxyCodeLine{1923 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_0                       ((uint32\_t)0x00000001)}}
\DoxyCodeLine{1924 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_1                       ((uint32\_t)0x00000002)}}
\DoxyCodeLine{1925 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_2                       ((uint32\_t)0x00000004)}}
\DoxyCodeLine{1926 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_3                       ((uint32\_t)0x00000008)}}
\DoxyCodeLine{1927 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_4                       ((uint32\_t)0x00000010)}}
\DoxyCodeLine{1928 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_5                       ((uint32\_t)0x00000020)}}
\DoxyCodeLine{1929 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_6                       ((uint32\_t)0x00000040)}}
\DoxyCodeLine{1930 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_7                       ((uint32\_t)0x00000080)}}
\DoxyCodeLine{1931 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_8                       ((uint32\_t)0x00000100)}}
\DoxyCodeLine{1932 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_9                       ((uint32\_t)0x00000200)}}
\DoxyCodeLine{1933 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_10                      ((uint32\_t)0x00000400)}}
\DoxyCodeLine{1934 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_11                      ((uint32\_t)0x00000800)}}
\DoxyCodeLine{1935 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_12                      ((uint32\_t)0x00001000)}}
\DoxyCodeLine{1936 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_13                      ((uint32\_t)0x00002000)}}
\DoxyCodeLine{1937 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_14                      ((uint32\_t)0x00004000)}}
\DoxyCodeLine{1938 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_15                      ((uint32\_t)0x00008000)}}
\DoxyCodeLine{1939 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_0                       ((uint32\_t)0x00010000)}}
\DoxyCodeLine{1940 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_1                       ((uint32\_t)0x00020000)}}
\DoxyCodeLine{1941 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_2                       ((uint32\_t)0x00040000)}}
\DoxyCodeLine{1942 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_3                       ((uint32\_t)0x00080000)}}
\DoxyCodeLine{1943 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_4                       ((uint32\_t)0x00100000)}}
\DoxyCodeLine{1944 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_5                       ((uint32\_t)0x00200000)}}
\DoxyCodeLine{1945 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_6                       ((uint32\_t)0x00400000)}}
\DoxyCodeLine{1946 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_7                       ((uint32\_t)0x00800000)}}
\DoxyCodeLine{1947 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_8                       ((uint32\_t)0x01000000)}}
\DoxyCodeLine{1948 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_9                       ((uint32\_t)0x02000000)}}
\DoxyCodeLine{1949 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_10                      ((uint32\_t)0x04000000)}}
\DoxyCodeLine{1950 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_11                      ((uint32\_t)0x08000000)}}
\DoxyCodeLine{1951 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_12                      ((uint32\_t)0x10000000)}}
\DoxyCodeLine{1952 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_13                      ((uint32\_t)0x20000000)}}
\DoxyCodeLine{1953 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_14                      ((uint32\_t)0x40000000)}}
\DoxyCodeLine{1954 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_15                      ((uint32\_t)0x80000000)}}
\DoxyCodeLine{1955 }
\DoxyCodeLine{1956 \textcolor{comment}{/****************** Bit definition for GPIO\_LCKR register ********************/}}
\DoxyCodeLine{1957 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK0                       ((uint32\_t)0x00000001)}}
\DoxyCodeLine{1958 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK1                       ((uint32\_t)0x00000002)}}
\DoxyCodeLine{1959 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK2                       ((uint32\_t)0x00000004)}}
\DoxyCodeLine{1960 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK3                       ((uint32\_t)0x00000008)}}
\DoxyCodeLine{1961 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK4                       ((uint32\_t)0x00000010)}}
\DoxyCodeLine{1962 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK5                       ((uint32\_t)0x00000020)}}
\DoxyCodeLine{1963 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK6                       ((uint32\_t)0x00000040)}}
\DoxyCodeLine{1964 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK7                       ((uint32\_t)0x00000080)}}
\DoxyCodeLine{1965 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK8                       ((uint32\_t)0x00000100)}}
\DoxyCodeLine{1966 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK9                       ((uint32\_t)0x00000200)}}
\DoxyCodeLine{1967 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK10                      ((uint32\_t)0x00000400)}}
\DoxyCodeLine{1968 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK11                      ((uint32\_t)0x00000800)}}
\DoxyCodeLine{1969 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK12                      ((uint32\_t)0x00001000)}}
\DoxyCodeLine{1970 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK13                      ((uint32\_t)0x00002000)}}
\DoxyCodeLine{1971 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK14                      ((uint32\_t)0x00004000)}}
\DoxyCodeLine{1972 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK15                      ((uint32\_t)0x00008000)}}
\DoxyCodeLine{1973 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCKK                       ((uint32\_t)0x00010000)}}
\DoxyCodeLine{1974 }
\DoxyCodeLine{1975 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1976 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{1977 \textcolor{comment}{/*                      Inter-\/integrated Circuit Interface                    */}}
\DoxyCodeLine{1978 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{1979 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1980 \textcolor{comment}{/*******************  Bit definition for I2C\_CR1 register  ********************/}}
\DoxyCodeLine{1981 \textcolor{preprocessor}{\#define  I2C\_CR1\_PE                          ((uint32\_t)0x00000001)     }}
\DoxyCodeLine{1982 \textcolor{preprocessor}{\#define  I2C\_CR1\_SMBUS                       ((uint32\_t)0x00000002)     }}
\DoxyCodeLine{1983 \textcolor{preprocessor}{\#define  I2C\_CR1\_SMBTYPE                     ((uint32\_t)0x00000008)     }}
\DoxyCodeLine{1984 \textcolor{preprocessor}{\#define  I2C\_CR1\_ENARP                       ((uint32\_t)0x00000010)     }}
\DoxyCodeLine{1985 \textcolor{preprocessor}{\#define  I2C\_CR1\_ENPEC                       ((uint32\_t)0x00000020)     }}
\DoxyCodeLine{1986 \textcolor{preprocessor}{\#define  I2C\_CR1\_ENGC                        ((uint32\_t)0x00000040)     }}
\DoxyCodeLine{1987 \textcolor{preprocessor}{\#define  I2C\_CR1\_NOSTRETCH                   ((uint32\_t)0x00000080)     }}
\DoxyCodeLine{1988 \textcolor{preprocessor}{\#define  I2C\_CR1\_START                       ((uint32\_t)0x00000100)     }}
\DoxyCodeLine{1989 \textcolor{preprocessor}{\#define  I2C\_CR1\_STOP                        ((uint32\_t)0x00000200)     }}
\DoxyCodeLine{1990 \textcolor{preprocessor}{\#define  I2C\_CR1\_ACK                         ((uint32\_t)0x00000400)     }}
\DoxyCodeLine{1991 \textcolor{preprocessor}{\#define  I2C\_CR1\_POS                         ((uint32\_t)0x00000800)     }}
\DoxyCodeLine{1992 \textcolor{preprocessor}{\#define  I2C\_CR1\_PEC                         ((uint32\_t)0x00001000)     }}
\DoxyCodeLine{1993 \textcolor{preprocessor}{\#define  I2C\_CR1\_ALERT                       ((uint32\_t)0x00002000)     }}
\DoxyCodeLine{1994 \textcolor{preprocessor}{\#define  I2C\_CR1\_SWRST                       ((uint32\_t)0x00008000)     }}
\DoxyCodeLine{1996 \textcolor{comment}{/*******************  Bit definition for I2C\_CR2 register  ********************/}}
\DoxyCodeLine{1997 \textcolor{preprocessor}{\#define  I2C\_CR2\_FREQ                        ((uint32\_t)0x0000003F)     }}
\DoxyCodeLine{1998 \textcolor{preprocessor}{\#define  I2C\_CR2\_FREQ\_0                      ((uint32\_t)0x00000001)     }}
\DoxyCodeLine{1999 \textcolor{preprocessor}{\#define  I2C\_CR2\_FREQ\_1                      ((uint32\_t)0x00000002)     }}
\DoxyCodeLine{2000 \textcolor{preprocessor}{\#define  I2C\_CR2\_FREQ\_2                      ((uint32\_t)0x00000004)     }}
\DoxyCodeLine{2001 \textcolor{preprocessor}{\#define  I2C\_CR2\_FREQ\_3                      ((uint32\_t)0x00000008)     }}
\DoxyCodeLine{2002 \textcolor{preprocessor}{\#define  I2C\_CR2\_FREQ\_4                      ((uint32\_t)0x00000010)     }}
\DoxyCodeLine{2003 \textcolor{preprocessor}{\#define  I2C\_CR2\_FREQ\_5                      ((uint32\_t)0x00000020)     }}
\DoxyCodeLine{2005 \textcolor{preprocessor}{\#define  I2C\_CR2\_ITERREN                     ((uint32\_t)0x00000100)     }}
\DoxyCodeLine{2006 \textcolor{preprocessor}{\#define  I2C\_CR2\_ITEVTEN                     ((uint32\_t)0x00000200)     }}
\DoxyCodeLine{2007 \textcolor{preprocessor}{\#define  I2C\_CR2\_ITBUFEN                     ((uint32\_t)0x00000400)     }}
\DoxyCodeLine{2008 \textcolor{preprocessor}{\#define  I2C\_CR2\_DMAEN                       ((uint32\_t)0x00000800)     }}
\DoxyCodeLine{2009 \textcolor{preprocessor}{\#define  I2C\_CR2\_LAST                        ((uint32\_t)0x00001000)     }}
\DoxyCodeLine{2011 \textcolor{comment}{/*******************  Bit definition for I2C\_OAR1 register  *******************/}}
\DoxyCodeLine{2012 \textcolor{preprocessor}{\#define  I2C\_OAR1\_ADD1\_7                     ((uint32\_t)0x000000FE)     }}
\DoxyCodeLine{2013 \textcolor{preprocessor}{\#define  I2C\_OAR1\_ADD8\_9                     ((uint32\_t)0x00000300)     }}
\DoxyCodeLine{2015 \textcolor{preprocessor}{\#define  I2C\_OAR1\_ADD0                       ((uint32\_t)0x00000001)     }}
\DoxyCodeLine{2016 \textcolor{preprocessor}{\#define  I2C\_OAR1\_ADD1                       ((uint32\_t)0x00000002)     }}
\DoxyCodeLine{2017 \textcolor{preprocessor}{\#define  I2C\_OAR1\_ADD2                       ((uint32\_t)0x00000004)     }}
\DoxyCodeLine{2018 \textcolor{preprocessor}{\#define  I2C\_OAR1\_ADD3                       ((uint32\_t)0x00000008)     }}
\DoxyCodeLine{2019 \textcolor{preprocessor}{\#define  I2C\_OAR1\_ADD4                       ((uint32\_t)0x00000010)     }}
\DoxyCodeLine{2020 \textcolor{preprocessor}{\#define  I2C\_OAR1\_ADD5                       ((uint32\_t)0x00000020)     }}
\DoxyCodeLine{2021 \textcolor{preprocessor}{\#define  I2C\_OAR1\_ADD6                       ((uint32\_t)0x00000040)     }}
\DoxyCodeLine{2022 \textcolor{preprocessor}{\#define  I2C\_OAR1\_ADD7                       ((uint32\_t)0x00000080)     }}
\DoxyCodeLine{2023 \textcolor{preprocessor}{\#define  I2C\_OAR1\_ADD8                       ((uint32\_t)0x00000100)     }}
\DoxyCodeLine{2024 \textcolor{preprocessor}{\#define  I2C\_OAR1\_ADD9                       ((uint32\_t)0x00000200)     }}
\DoxyCodeLine{2026 \textcolor{preprocessor}{\#define  I2C\_OAR1\_ADDMODE                    ((uint32\_t)0x00008000)     }}
\DoxyCodeLine{2028 \textcolor{comment}{/*******************  Bit definition for I2C\_OAR2 register  *******************/}}
\DoxyCodeLine{2029 \textcolor{preprocessor}{\#define  I2C\_OAR2\_ENDUAL                     ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{2030 \textcolor{preprocessor}{\#define  I2C\_OAR2\_ADD2                       ((uint32\_t)0x000000FE)        }}
\DoxyCodeLine{2032 \textcolor{comment}{/********************  Bit definition for I2C\_DR register  ********************/}}
\DoxyCodeLine{2033 \textcolor{preprocessor}{\#define  I2C\_DR\_DR                           ((uint32\_t)0x000000FF)        }}
\DoxyCodeLine{2035 \textcolor{comment}{/*******************  Bit definition for I2C\_SR1 register  ********************/}}
\DoxyCodeLine{2036 \textcolor{preprocessor}{\#define  I2C\_SR1\_SB                          ((uint32\_t)0x00000001)     }}
\DoxyCodeLine{2037 \textcolor{preprocessor}{\#define  I2C\_SR1\_ADDR                        ((uint32\_t)0x00000002)     }}
\DoxyCodeLine{2038 \textcolor{preprocessor}{\#define  I2C\_SR1\_BTF                         ((uint32\_t)0x00000004)     }}
\DoxyCodeLine{2039 \textcolor{preprocessor}{\#define  I2C\_SR1\_ADD10                       ((uint32\_t)0x00000008)     }}
\DoxyCodeLine{2040 \textcolor{preprocessor}{\#define  I2C\_SR1\_STOPF                       ((uint32\_t)0x00000010)     }}
\DoxyCodeLine{2041 \textcolor{preprocessor}{\#define  I2C\_SR1\_RXNE                        ((uint32\_t)0x00000040)     }}
\DoxyCodeLine{2042 \textcolor{preprocessor}{\#define  I2C\_SR1\_TXE                         ((uint32\_t)0x00000080)     }}
\DoxyCodeLine{2043 \textcolor{preprocessor}{\#define  I2C\_SR1\_BERR                        ((uint32\_t)0x00000100)     }}
\DoxyCodeLine{2044 \textcolor{preprocessor}{\#define  I2C\_SR1\_ARLO                        ((uint32\_t)0x00000200)     }}
\DoxyCodeLine{2045 \textcolor{preprocessor}{\#define  I2C\_SR1\_AF                          ((uint32\_t)0x00000400)     }}
\DoxyCodeLine{2046 \textcolor{preprocessor}{\#define  I2C\_SR1\_OVR                         ((uint32\_t)0x00000800)     }}
\DoxyCodeLine{2047 \textcolor{preprocessor}{\#define  I2C\_SR1\_PECERR                      ((uint32\_t)0x00001000)     }}
\DoxyCodeLine{2048 \textcolor{preprocessor}{\#define  I2C\_SR1\_TIMEOUT                     ((uint32\_t)0x00004000)     }}
\DoxyCodeLine{2049 \textcolor{preprocessor}{\#define  I2C\_SR1\_SMBALERT                    ((uint32\_t)0x00008000)     }}
\DoxyCodeLine{2051 \textcolor{comment}{/*******************  Bit definition for I2C\_SR2 register  ********************/}}
\DoxyCodeLine{2052 \textcolor{preprocessor}{\#define  I2C\_SR2\_MSL                         ((uint32\_t)0x00000001)     }}
\DoxyCodeLine{2053 \textcolor{preprocessor}{\#define  I2C\_SR2\_BUSY                        ((uint32\_t)0x00000002)     }}
\DoxyCodeLine{2054 \textcolor{preprocessor}{\#define  I2C\_SR2\_TRA                         ((uint32\_t)0x00000004)     }}
\DoxyCodeLine{2055 \textcolor{preprocessor}{\#define  I2C\_SR2\_GENCALL                     ((uint32\_t)0x00000010)     }}
\DoxyCodeLine{2056 \textcolor{preprocessor}{\#define  I2C\_SR2\_SMBDEFAULT                  ((uint32\_t)0x00000020)     }}
\DoxyCodeLine{2057 \textcolor{preprocessor}{\#define  I2C\_SR2\_SMBHOST                     ((uint32\_t)0x00000040)     }}
\DoxyCodeLine{2058 \textcolor{preprocessor}{\#define  I2C\_SR2\_DUALF                       ((uint32\_t)0x00000080)     }}
\DoxyCodeLine{2059 \textcolor{preprocessor}{\#define  I2C\_SR2\_PEC                         ((uint32\_t)0x0000FF00)     }}
\DoxyCodeLine{2061 \textcolor{comment}{/*******************  Bit definition for I2C\_CCR register  ********************/}}
\DoxyCodeLine{2062 \textcolor{preprocessor}{\#define  I2C\_CCR\_CCR                         ((uint32\_t)0x00000FFF)     }}
\DoxyCodeLine{2063 \textcolor{preprocessor}{\#define  I2C\_CCR\_DUTY                        ((uint32\_t)0x00004000)     }}
\DoxyCodeLine{2064 \textcolor{preprocessor}{\#define  I2C\_CCR\_FS                          ((uint32\_t)0x00008000)     }}
\DoxyCodeLine{2066 \textcolor{comment}{/******************  Bit definition for I2C\_TRISE register  *******************/}}
\DoxyCodeLine{2067 \textcolor{preprocessor}{\#define  I2C\_TRISE\_TRISE                     ((uint32\_t)0x0000003F)     }}
\DoxyCodeLine{2069 \textcolor{comment}{/******************  Bit definition for I2C\_FLTR register  *******************/}}
\DoxyCodeLine{2070 \textcolor{preprocessor}{\#define  I2C\_FLTR\_DNF                        ((uint32\_t)0x0000000F)     }}
\DoxyCodeLine{2071 \textcolor{preprocessor}{\#define  I2C\_FLTR\_ANOFF                      ((uint32\_t)0x00000010)     }}
\DoxyCodeLine{2073 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2074 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2075 \textcolor{comment}{/*                           Independent WATCHDOG                             */}}
\DoxyCodeLine{2076 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2077 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2078 \textcolor{comment}{/*******************  Bit definition for IWDG\_KR register  ********************/}}
\DoxyCodeLine{2079 \textcolor{preprocessor}{\#define  IWDG\_KR\_KEY                         ((uint32\_t)0xFFFF)            }}
\DoxyCodeLine{2081 \textcolor{comment}{/*******************  Bit definition for IWDG\_PR register  ********************/}}
\DoxyCodeLine{2082 \textcolor{preprocessor}{\#define  IWDG\_PR\_PR                          ((uint32\_t)0x07)               }}
\DoxyCodeLine{2083 \textcolor{preprocessor}{\#define  IWDG\_PR\_PR\_0                        ((uint32\_t)0x01)               }}
\DoxyCodeLine{2084 \textcolor{preprocessor}{\#define  IWDG\_PR\_PR\_1                        ((uint32\_t)0x02)               }}
\DoxyCodeLine{2085 \textcolor{preprocessor}{\#define  IWDG\_PR\_PR\_2                        ((uint32\_t)0x04)               }}
\DoxyCodeLine{2087 \textcolor{comment}{/*******************  Bit definition for IWDG\_RLR register  *******************/}}
\DoxyCodeLine{2088 \textcolor{preprocessor}{\#define  IWDG\_RLR\_RL                         ((uint32\_t)0x0FFF)            }}
\DoxyCodeLine{2090 \textcolor{comment}{/*******************  Bit definition for IWDG\_SR register  ********************/}}
\DoxyCodeLine{2091 \textcolor{preprocessor}{\#define  IWDG\_SR\_PVU                         ((uint32\_t)0x01)               }}
\DoxyCodeLine{2092 \textcolor{preprocessor}{\#define  IWDG\_SR\_RVU                         ((uint32\_t)0x02)               }}
\DoxyCodeLine{2095 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2096 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2097 \textcolor{comment}{/*                             Power Control                                  */}}
\DoxyCodeLine{2098 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2099 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2100 \textcolor{comment}{/********************  Bit definition for PWR\_CR register  ********************/}}
\DoxyCodeLine{2101 \textcolor{preprocessor}{\#define  PWR\_CR\_LPDS                         ((uint32\_t)0x00000001)     }}
\DoxyCodeLine{2102 \textcolor{preprocessor}{\#define  PWR\_CR\_PDDS                         ((uint32\_t)0x00000002)     }}
\DoxyCodeLine{2103 \textcolor{preprocessor}{\#define  PWR\_CR\_CWUF                         ((uint32\_t)0x00000004)     }}
\DoxyCodeLine{2104 \textcolor{preprocessor}{\#define  PWR\_CR\_CSBF                         ((uint32\_t)0x00000008)     }}
\DoxyCodeLine{2105 \textcolor{preprocessor}{\#define  PWR\_CR\_PVDE                         ((uint32\_t)0x00000010)     }}
\DoxyCodeLine{2107 \textcolor{preprocessor}{\#define  PWR\_CR\_PLS                          ((uint32\_t)0x000000E0)     }}
\DoxyCodeLine{2108 \textcolor{preprocessor}{\#define  PWR\_CR\_PLS\_0                        ((uint32\_t)0x00000020)     }}
\DoxyCodeLine{2109 \textcolor{preprocessor}{\#define  PWR\_CR\_PLS\_1                        ((uint32\_t)0x00000040)     }}
\DoxyCodeLine{2110 \textcolor{preprocessor}{\#define  PWR\_CR\_PLS\_2                        ((uint32\_t)0x00000080)     }}
\DoxyCodeLine{2113 \textcolor{preprocessor}{\#define  PWR\_CR\_PLS\_LEV0                     ((uint32\_t)0x00000000)     }}
\DoxyCodeLine{2114 \textcolor{preprocessor}{\#define  PWR\_CR\_PLS\_LEV1                     ((uint32\_t)0x00000020)     }}
\DoxyCodeLine{2115 \textcolor{preprocessor}{\#define  PWR\_CR\_PLS\_LEV2                     ((uint32\_t)0x00000040)     }}
\DoxyCodeLine{2116 \textcolor{preprocessor}{\#define  PWR\_CR\_PLS\_LEV3                     ((uint32\_t)0x00000060)     }}
\DoxyCodeLine{2117 \textcolor{preprocessor}{\#define  PWR\_CR\_PLS\_LEV4                     ((uint32\_t)0x00000080)     }}
\DoxyCodeLine{2118 \textcolor{preprocessor}{\#define  PWR\_CR\_PLS\_LEV5                     ((uint32\_t)0x000000A0)     }}
\DoxyCodeLine{2119 \textcolor{preprocessor}{\#define  PWR\_CR\_PLS\_LEV6                     ((uint32\_t)0x000000C0)     }}
\DoxyCodeLine{2120 \textcolor{preprocessor}{\#define  PWR\_CR\_PLS\_LEV7                     ((uint32\_t)0x000000E0)     }}
\DoxyCodeLine{2122 \textcolor{preprocessor}{\#define  PWR\_CR\_DBP                          ((uint32\_t)0x00000100)     }}
\DoxyCodeLine{2123 \textcolor{preprocessor}{\#define  PWR\_CR\_FPDS                         ((uint32\_t)0x00000200)     }}
\DoxyCodeLine{2124 \textcolor{preprocessor}{\#define  PWR\_CR\_LPLVDS                       ((uint32\_t)0x00000400)     }}
\DoxyCodeLine{2125 \textcolor{preprocessor}{\#define  PWR\_CR\_MRLVDS                       ((uint32\_t)0x00000800)     }}
\DoxyCodeLine{2126 \textcolor{preprocessor}{\#define  PWR\_CR\_ADCDC1                       ((uint32\_t)0x00002000)     }}
\DoxyCodeLine{2127 \textcolor{preprocessor}{\#define  PWR\_CR\_VOS                          ((uint32\_t)0x0000C000)     }}
\DoxyCodeLine{2128 \textcolor{preprocessor}{\#define  PWR\_CR\_VOS\_0                        ((uint32\_t)0x00004000)     }}
\DoxyCodeLine{2129 \textcolor{preprocessor}{\#define  PWR\_CR\_VOS\_1                        ((uint32\_t)0x00008000)     }}
\DoxyCodeLine{2131 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{2132 \textcolor{preprocessor}{\#define  PWR\_CR\_PMODE                        PWR\_CR\_VOS}}
\DoxyCodeLine{2133 }
\DoxyCodeLine{2134 \textcolor{comment}{/*******************  Bit definition for PWR\_CSR register  ********************/}}
\DoxyCodeLine{2135 \textcolor{preprocessor}{\#define  PWR\_CSR\_WUF                         ((uint32\_t)0x00000001)     }}
\DoxyCodeLine{2136 \textcolor{preprocessor}{\#define  PWR\_CSR\_SBF                         ((uint32\_t)0x00000002)     }}
\DoxyCodeLine{2137 \textcolor{preprocessor}{\#define  PWR\_CSR\_PVDO                        ((uint32\_t)0x00000004)     }}
\DoxyCodeLine{2138 \textcolor{preprocessor}{\#define  PWR\_CSR\_BRR                         ((uint32\_t)0x00000008)     }}
\DoxyCodeLine{2139 \textcolor{preprocessor}{\#define  PWR\_CSR\_EWUP                        ((uint32\_t)0x00000100)     }}
\DoxyCodeLine{2140 \textcolor{preprocessor}{\#define  PWR\_CSR\_BRE                         ((uint32\_t)0x00000200)     }}
\DoxyCodeLine{2141 \textcolor{preprocessor}{\#define  PWR\_CSR\_VOSRDY                      ((uint32\_t)0x00004000)     }}
\DoxyCodeLine{2143 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{2144 \textcolor{preprocessor}{\#define  PWR\_CSR\_REGRDY                      PWR\_CSR\_VOSRDY}}
\DoxyCodeLine{2145 }
\DoxyCodeLine{2146 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2147 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2148 \textcolor{comment}{/*                         Reset and Clock Control                            */}}
\DoxyCodeLine{2149 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2150 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2151 \textcolor{comment}{/********************  Bit definition for RCC\_CR register  ********************/}}
\DoxyCodeLine{2152 \textcolor{preprocessor}{\#define  RCC\_CR\_HSION                        ((uint32\_t)0x00000001)}}
\DoxyCodeLine{2153 \textcolor{preprocessor}{\#define  RCC\_CR\_HSIRDY                       ((uint32\_t)0x00000002)}}
\DoxyCodeLine{2154 }
\DoxyCodeLine{2155 \textcolor{preprocessor}{\#define  RCC\_CR\_HSITRIM                      ((uint32\_t)0x000000F8)}}
\DoxyCodeLine{2156 \textcolor{preprocessor}{\#define  RCC\_CR\_HSITRIM\_0                    ((uint32\_t)0x00000008)}}
\DoxyCodeLine{2157 \textcolor{preprocessor}{\#define  RCC\_CR\_HSITRIM\_1                    ((uint32\_t)0x00000010)}}
\DoxyCodeLine{2158 \textcolor{preprocessor}{\#define  RCC\_CR\_HSITRIM\_2                    ((uint32\_t)0x00000020)}}
\DoxyCodeLine{2159 \textcolor{preprocessor}{\#define  RCC\_CR\_HSITRIM\_3                    ((uint32\_t)0x00000040)}}
\DoxyCodeLine{2160 \textcolor{preprocessor}{\#define  RCC\_CR\_HSITRIM\_4                    ((uint32\_t)0x00000080)}}
\DoxyCodeLine{2162 \textcolor{preprocessor}{\#define  RCC\_CR\_HSICAL                       ((uint32\_t)0x0000FF00)}}
\DoxyCodeLine{2163 \textcolor{preprocessor}{\#define  RCC\_CR\_HSICAL\_0                     ((uint32\_t)0x00000100)}}
\DoxyCodeLine{2164 \textcolor{preprocessor}{\#define  RCC\_CR\_HSICAL\_1                     ((uint32\_t)0x00000200)}}
\DoxyCodeLine{2165 \textcolor{preprocessor}{\#define  RCC\_CR\_HSICAL\_2                     ((uint32\_t)0x00000400)}}
\DoxyCodeLine{2166 \textcolor{preprocessor}{\#define  RCC\_CR\_HSICAL\_3                     ((uint32\_t)0x00000800)}}
\DoxyCodeLine{2167 \textcolor{preprocessor}{\#define  RCC\_CR\_HSICAL\_4                     ((uint32\_t)0x00001000)}}
\DoxyCodeLine{2168 \textcolor{preprocessor}{\#define  RCC\_CR\_HSICAL\_5                     ((uint32\_t)0x00002000)}}
\DoxyCodeLine{2169 \textcolor{preprocessor}{\#define  RCC\_CR\_HSICAL\_6                     ((uint32\_t)0x00004000)}}
\DoxyCodeLine{2170 \textcolor{preprocessor}{\#define  RCC\_CR\_HSICAL\_7                     ((uint32\_t)0x00008000)}}
\DoxyCodeLine{2172 \textcolor{preprocessor}{\#define  RCC\_CR\_HSEON                        ((uint32\_t)0x00010000)}}
\DoxyCodeLine{2173 \textcolor{preprocessor}{\#define  RCC\_CR\_HSERDY                       ((uint32\_t)0x00020000)}}
\DoxyCodeLine{2174 \textcolor{preprocessor}{\#define  RCC\_CR\_HSEBYP                       ((uint32\_t)0x00040000)}}
\DoxyCodeLine{2175 \textcolor{preprocessor}{\#define  RCC\_CR\_CSSON                        ((uint32\_t)0x00080000)}}
\DoxyCodeLine{2176 \textcolor{preprocessor}{\#define  RCC\_CR\_PLLON                        ((uint32\_t)0x01000000)}}
\DoxyCodeLine{2177 \textcolor{preprocessor}{\#define  RCC\_CR\_PLLRDY                       ((uint32\_t)0x02000000)}}
\DoxyCodeLine{2178 \textcolor{preprocessor}{\#define  RCC\_CR\_PLLI2SON                     ((uint32\_t)0x04000000)}}
\DoxyCodeLine{2179 \textcolor{preprocessor}{\#define  RCC\_CR\_PLLI2SRDY                    ((uint32\_t)0x08000000)}}
\DoxyCodeLine{2180 }
\DoxyCodeLine{2181 \textcolor{comment}{/********************  Bit definition for RCC\_PLLCFGR register  ***************/}}
\DoxyCodeLine{2182 \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLM                    ((uint32\_t)0x0000003F)}}
\DoxyCodeLine{2183 \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLM\_0                  ((uint32\_t)0x00000001)}}
\DoxyCodeLine{2184 \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLM\_1                  ((uint32\_t)0x00000002)}}
\DoxyCodeLine{2185 \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLM\_2                  ((uint32\_t)0x00000004)}}
\DoxyCodeLine{2186 \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLM\_3                  ((uint32\_t)0x00000008)}}
\DoxyCodeLine{2187 \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLM\_4                  ((uint32\_t)0x00000010)}}
\DoxyCodeLine{2188 \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLM\_5                  ((uint32\_t)0x00000020)}}
\DoxyCodeLine{2189 }
\DoxyCodeLine{2190 \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLN                     ((uint32\_t)0x00007FC0)}}
\DoxyCodeLine{2191 \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLN\_0                   ((uint32\_t)0x00000040)}}
\DoxyCodeLine{2192 \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLN\_1                   ((uint32\_t)0x00000080)}}
\DoxyCodeLine{2193 \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLN\_2                   ((uint32\_t)0x00000100)}}
\DoxyCodeLine{2194 \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLN\_3                   ((uint32\_t)0x00000200)}}
\DoxyCodeLine{2195 \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLN\_4                   ((uint32\_t)0x00000400)}}
\DoxyCodeLine{2196 \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLN\_5                   ((uint32\_t)0x00000800)}}
\DoxyCodeLine{2197 \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLN\_6                   ((uint32\_t)0x00001000)}}
\DoxyCodeLine{2198 \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLN\_7                   ((uint32\_t)0x00002000)}}
\DoxyCodeLine{2199 \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLN\_8                   ((uint32\_t)0x00004000)}}
\DoxyCodeLine{2200 }
\DoxyCodeLine{2201 \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLP                    ((uint32\_t)0x00030000)}}
\DoxyCodeLine{2202 \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLP\_0                  ((uint32\_t)0x00010000)}}
\DoxyCodeLine{2203 \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLP\_1                  ((uint32\_t)0x00020000)}}
\DoxyCodeLine{2204 }
\DoxyCodeLine{2205 \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLSRC                  ((uint32\_t)0x00400000)}}
\DoxyCodeLine{2206 \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLSRC\_HSE              ((uint32\_t)0x00400000)}}
\DoxyCodeLine{2207 \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLSRC\_HSI              ((uint32\_t)0x00000000)}}
\DoxyCodeLine{2208 }
\DoxyCodeLine{2209 \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLQ                    ((uint32\_t)0x0F000000)}}
\DoxyCodeLine{2210 \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLQ\_0                  ((uint32\_t)0x01000000)}}
\DoxyCodeLine{2211 \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLQ\_1                  ((uint32\_t)0x02000000)}}
\DoxyCodeLine{2212 \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLQ\_2                  ((uint32\_t)0x04000000)}}
\DoxyCodeLine{2213 \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLQ\_3                  ((uint32\_t)0x08000000)}}
\DoxyCodeLine{2214 }
\DoxyCodeLine{2215 \textcolor{comment}{/********************  Bit definition for RCC\_CFGR register  ******************/}}
\DoxyCodeLine{2217 \textcolor{preprocessor}{\#define  RCC\_CFGR\_SW                         ((uint32\_t)0x00000003)        }}
\DoxyCodeLine{2218 \textcolor{preprocessor}{\#define  RCC\_CFGR\_SW\_0                       ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{2219 \textcolor{preprocessor}{\#define  RCC\_CFGR\_SW\_1                       ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{2221 \textcolor{preprocessor}{\#define  RCC\_CFGR\_SW\_HSI                     ((uint32\_t)0x00000000)        }}
\DoxyCodeLine{2222 \textcolor{preprocessor}{\#define  RCC\_CFGR\_SW\_HSE                     ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{2223 \textcolor{preprocessor}{\#define  RCC\_CFGR\_SW\_PLL                     ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{2226 \textcolor{preprocessor}{\#define  RCC\_CFGR\_SWS                        ((uint32\_t)0x0000000C)        }}
\DoxyCodeLine{2227 \textcolor{preprocessor}{\#define  RCC\_CFGR\_SWS\_0                      ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{2228 \textcolor{preprocessor}{\#define  RCC\_CFGR\_SWS\_1                      ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{2230 \textcolor{preprocessor}{\#define  RCC\_CFGR\_SWS\_HSI                    ((uint32\_t)0x00000000)        }}
\DoxyCodeLine{2231 \textcolor{preprocessor}{\#define  RCC\_CFGR\_SWS\_HSE                    ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{2232 \textcolor{preprocessor}{\#define  RCC\_CFGR\_SWS\_PLL                    ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{2235 \textcolor{preprocessor}{\#define  RCC\_CFGR\_HPRE                       ((uint32\_t)0x000000F0)        }}
\DoxyCodeLine{2236 \textcolor{preprocessor}{\#define  RCC\_CFGR\_HPRE\_0                     ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{2237 \textcolor{preprocessor}{\#define  RCC\_CFGR\_HPRE\_1                     ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{2238 \textcolor{preprocessor}{\#define  RCC\_CFGR\_HPRE\_2                     ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{2239 \textcolor{preprocessor}{\#define  RCC\_CFGR\_HPRE\_3                     ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{2241 \textcolor{preprocessor}{\#define  RCC\_CFGR\_HPRE\_DIV1                  ((uint32\_t)0x00000000)        }}
\DoxyCodeLine{2242 \textcolor{preprocessor}{\#define  RCC\_CFGR\_HPRE\_DIV2                  ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{2243 \textcolor{preprocessor}{\#define  RCC\_CFGR\_HPRE\_DIV4                  ((uint32\_t)0x00000090)        }}
\DoxyCodeLine{2244 \textcolor{preprocessor}{\#define  RCC\_CFGR\_HPRE\_DIV8                  ((uint32\_t)0x000000A0)        }}
\DoxyCodeLine{2245 \textcolor{preprocessor}{\#define  RCC\_CFGR\_HPRE\_DIV16                 ((uint32\_t)0x000000B0)        }}
\DoxyCodeLine{2246 \textcolor{preprocessor}{\#define  RCC\_CFGR\_HPRE\_DIV64                 ((uint32\_t)0x000000C0)        }}
\DoxyCodeLine{2247 \textcolor{preprocessor}{\#define  RCC\_CFGR\_HPRE\_DIV128                ((uint32\_t)0x000000D0)        }}
\DoxyCodeLine{2248 \textcolor{preprocessor}{\#define  RCC\_CFGR\_HPRE\_DIV256                ((uint32\_t)0x000000E0)        }}
\DoxyCodeLine{2249 \textcolor{preprocessor}{\#define  RCC\_CFGR\_HPRE\_DIV512                ((uint32\_t)0x000000F0)        }}
\DoxyCodeLine{2252 \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE1                      ((uint32\_t)0x00001C00)        }}
\DoxyCodeLine{2253 \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE1\_0                    ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{2254 \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE1\_1                    ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{2255 \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE1\_2                    ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{2257 \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE1\_DIV1                 ((uint32\_t)0x00000000)        }}
\DoxyCodeLine{2258 \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE1\_DIV2                 ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{2259 \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE1\_DIV4                 ((uint32\_t)0x00001400)        }}
\DoxyCodeLine{2260 \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE1\_DIV8                 ((uint32\_t)0x00001800)        }}
\DoxyCodeLine{2261 \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE1\_DIV16                ((uint32\_t)0x00001C00)        }}
\DoxyCodeLine{2264 \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE2                      ((uint32\_t)0x0000E000)        }}
\DoxyCodeLine{2265 \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE2\_0                    ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{2266 \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE2\_1                    ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{2267 \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE2\_2                    ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{2269 \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE2\_DIV1                 ((uint32\_t)0x00000000)        }}
\DoxyCodeLine{2270 \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE2\_DIV2                 ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{2271 \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE2\_DIV4                 ((uint32\_t)0x0000A000)        }}
\DoxyCodeLine{2272 \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE2\_DIV8                 ((uint32\_t)0x0000C000)        }}
\DoxyCodeLine{2273 \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE2\_DIV16                ((uint32\_t)0x0000E000)        }}
\DoxyCodeLine{2276 \textcolor{preprocessor}{\#define  RCC\_CFGR\_RTCPRE                     ((uint32\_t)0x001F0000)}}
\DoxyCodeLine{2277 \textcolor{preprocessor}{\#define  RCC\_CFGR\_RTCPRE\_0                   ((uint32\_t)0x00010000)}}
\DoxyCodeLine{2278 \textcolor{preprocessor}{\#define  RCC\_CFGR\_RTCPRE\_1                   ((uint32\_t)0x00020000)}}
\DoxyCodeLine{2279 \textcolor{preprocessor}{\#define  RCC\_CFGR\_RTCPRE\_2                   ((uint32\_t)0x00040000)}}
\DoxyCodeLine{2280 \textcolor{preprocessor}{\#define  RCC\_CFGR\_RTCPRE\_3                   ((uint32\_t)0x00080000)}}
\DoxyCodeLine{2281 \textcolor{preprocessor}{\#define  RCC\_CFGR\_RTCPRE\_4                   ((uint32\_t)0x00100000)}}
\DoxyCodeLine{2282 }
\DoxyCodeLine{2284 \textcolor{preprocessor}{\#define  RCC\_CFGR\_MCO1                       ((uint32\_t)0x00600000)}}
\DoxyCodeLine{2285 \textcolor{preprocessor}{\#define  RCC\_CFGR\_MCO1\_0                     ((uint32\_t)0x00200000)}}
\DoxyCodeLine{2286 \textcolor{preprocessor}{\#define  RCC\_CFGR\_MCO1\_1                     ((uint32\_t)0x00400000)}}
\DoxyCodeLine{2287 }
\DoxyCodeLine{2288 \textcolor{preprocessor}{\#define  RCC\_CFGR\_I2SSRC                     ((uint32\_t)0x00800000)}}
\DoxyCodeLine{2289 }
\DoxyCodeLine{2290 \textcolor{preprocessor}{\#define  RCC\_CFGR\_MCO1PRE                    ((uint32\_t)0x07000000)}}
\DoxyCodeLine{2291 \textcolor{preprocessor}{\#define  RCC\_CFGR\_MCO1PRE\_0                  ((uint32\_t)0x01000000)}}
\DoxyCodeLine{2292 \textcolor{preprocessor}{\#define  RCC\_CFGR\_MCO1PRE\_1                  ((uint32\_t)0x02000000)}}
\DoxyCodeLine{2293 \textcolor{preprocessor}{\#define  RCC\_CFGR\_MCO1PRE\_2                  ((uint32\_t)0x04000000)}}
\DoxyCodeLine{2294 }
\DoxyCodeLine{2295 \textcolor{preprocessor}{\#define  RCC\_CFGR\_MCO2PRE                    ((uint32\_t)0x38000000)}}
\DoxyCodeLine{2296 \textcolor{preprocessor}{\#define  RCC\_CFGR\_MCO2PRE\_0                  ((uint32\_t)0x08000000)}}
\DoxyCodeLine{2297 \textcolor{preprocessor}{\#define  RCC\_CFGR\_MCO2PRE\_1                  ((uint32\_t)0x10000000)}}
\DoxyCodeLine{2298 \textcolor{preprocessor}{\#define  RCC\_CFGR\_MCO2PRE\_2                  ((uint32\_t)0x20000000)}}
\DoxyCodeLine{2299 }
\DoxyCodeLine{2300 \textcolor{preprocessor}{\#define  RCC\_CFGR\_MCO2                       ((uint32\_t)0xC0000000)}}
\DoxyCodeLine{2301 \textcolor{preprocessor}{\#define  RCC\_CFGR\_MCO2\_0                     ((uint32\_t)0x40000000)}}
\DoxyCodeLine{2302 \textcolor{preprocessor}{\#define  RCC\_CFGR\_MCO2\_1                     ((uint32\_t)0x80000000)}}
\DoxyCodeLine{2303 }
\DoxyCodeLine{2304 \textcolor{comment}{/********************  Bit definition for RCC\_CIR register  *******************/}}
\DoxyCodeLine{2305 \textcolor{preprocessor}{\#define  RCC\_CIR\_LSIRDYF                     ((uint32\_t)0x00000001)}}
\DoxyCodeLine{2306 \textcolor{preprocessor}{\#define  RCC\_CIR\_LSERDYF                     ((uint32\_t)0x00000002)}}
\DoxyCodeLine{2307 \textcolor{preprocessor}{\#define  RCC\_CIR\_HSIRDYF                     ((uint32\_t)0x00000004)}}
\DoxyCodeLine{2308 \textcolor{preprocessor}{\#define  RCC\_CIR\_HSERDYF                     ((uint32\_t)0x00000008)}}
\DoxyCodeLine{2309 \textcolor{preprocessor}{\#define  RCC\_CIR\_PLLRDYF                     ((uint32\_t)0x00000010)}}
\DoxyCodeLine{2310 \textcolor{preprocessor}{\#define  RCC\_CIR\_PLLI2SRDYF                  ((uint32\_t)0x00000020)}}
\DoxyCodeLine{2311 }
\DoxyCodeLine{2312 \textcolor{preprocessor}{\#define  RCC\_CIR\_CSSF                        ((uint32\_t)0x00000080)}}
\DoxyCodeLine{2313 \textcolor{preprocessor}{\#define  RCC\_CIR\_LSIRDYIE                    ((uint32\_t)0x00000100)}}
\DoxyCodeLine{2314 \textcolor{preprocessor}{\#define  RCC\_CIR\_LSERDYIE                    ((uint32\_t)0x00000200)}}
\DoxyCodeLine{2315 \textcolor{preprocessor}{\#define  RCC\_CIR\_HSIRDYIE                    ((uint32\_t)0x00000400)}}
\DoxyCodeLine{2316 \textcolor{preprocessor}{\#define  RCC\_CIR\_HSERDYIE                    ((uint32\_t)0x00000800)}}
\DoxyCodeLine{2317 \textcolor{preprocessor}{\#define  RCC\_CIR\_PLLRDYIE                    ((uint32\_t)0x00001000)}}
\DoxyCodeLine{2318 \textcolor{preprocessor}{\#define  RCC\_CIR\_PLLI2SRDYIE                 ((uint32\_t)0x00002000)}}
\DoxyCodeLine{2319 }
\DoxyCodeLine{2320 \textcolor{preprocessor}{\#define  RCC\_CIR\_LSIRDYC                     ((uint32\_t)0x00010000)}}
\DoxyCodeLine{2321 \textcolor{preprocessor}{\#define  RCC\_CIR\_LSERDYC                     ((uint32\_t)0x00020000)}}
\DoxyCodeLine{2322 \textcolor{preprocessor}{\#define  RCC\_CIR\_HSIRDYC                     ((uint32\_t)0x00040000)}}
\DoxyCodeLine{2323 \textcolor{preprocessor}{\#define  RCC\_CIR\_HSERDYC                     ((uint32\_t)0x00080000)}}
\DoxyCodeLine{2324 \textcolor{preprocessor}{\#define  RCC\_CIR\_PLLRDYC                     ((uint32\_t)0x00100000)}}
\DoxyCodeLine{2325 \textcolor{preprocessor}{\#define  RCC\_CIR\_PLLI2SRDYC                  ((uint32\_t)0x00200000)}}
\DoxyCodeLine{2326 }
\DoxyCodeLine{2327 \textcolor{preprocessor}{\#define  RCC\_CIR\_CSSC                        ((uint32\_t)0x00800000)}}
\DoxyCodeLine{2328 }
\DoxyCodeLine{2329 \textcolor{comment}{/********************  Bit definition for RCC\_AHB1RSTR register  **************/}}
\DoxyCodeLine{2330 \textcolor{preprocessor}{\#define  RCC\_AHB1RSTR\_GPIOARST               ((uint32\_t)0x00000001)}}
\DoxyCodeLine{2331 \textcolor{preprocessor}{\#define  RCC\_AHB1RSTR\_GPIOBRST               ((uint32\_t)0x00000002)}}
\DoxyCodeLine{2332 \textcolor{preprocessor}{\#define  RCC\_AHB1RSTR\_GPIOCRST               ((uint32\_t)0x00000004)}}
\DoxyCodeLine{2333 \textcolor{preprocessor}{\#define  RCC\_AHB1RSTR\_GPIODRST               ((uint32\_t)0x00000008)}}
\DoxyCodeLine{2334 \textcolor{preprocessor}{\#define  RCC\_AHB1RSTR\_GPIOERST               ((uint32\_t)0x00000010)}}
\DoxyCodeLine{2335 \textcolor{preprocessor}{\#define  RCC\_AHB1RSTR\_GPIOHRST               ((uint32\_t)0x00000080)}}
\DoxyCodeLine{2336 \textcolor{preprocessor}{\#define  RCC\_AHB1RSTR\_CRCRST                 ((uint32\_t)0x00001000)}}
\DoxyCodeLine{2337 \textcolor{preprocessor}{\#define  RCC\_AHB1RSTR\_DMA1RST                ((uint32\_t)0x00200000)}}
\DoxyCodeLine{2338 \textcolor{preprocessor}{\#define  RCC\_AHB1RSTR\_DMA2RST                ((uint32\_t)0x00400000)}}
\DoxyCodeLine{2339 }
\DoxyCodeLine{2340 \textcolor{comment}{/********************  Bit definition for RCC\_AHB2RSTR register  **************/}}
\DoxyCodeLine{2341 \textcolor{preprocessor}{\#define  RCC\_AHB2RSTR\_OTGFSRST               ((uint32\_t)0x00000080)}}
\DoxyCodeLine{2342 }
\DoxyCodeLine{2343 \textcolor{comment}{/********************  Bit definition for RCC\_AHB3RSTR register  **************/}}
\DoxyCodeLine{2344 }
\DoxyCodeLine{2345 \textcolor{comment}{/********************  Bit definition for RCC\_APB1RSTR register  **************/}}
\DoxyCodeLine{2346 \textcolor{preprocessor}{\#define  RCC\_APB1RSTR\_TIM2RST                ((uint32\_t)0x00000001)}}
\DoxyCodeLine{2347 \textcolor{preprocessor}{\#define  RCC\_APB1RSTR\_TIM3RST                ((uint32\_t)0x00000002)}}
\DoxyCodeLine{2348 \textcolor{preprocessor}{\#define  RCC\_APB1RSTR\_TIM4RST                ((uint32\_t)0x00000004)}}
\DoxyCodeLine{2349 \textcolor{preprocessor}{\#define  RCC\_APB1RSTR\_TIM5RST                ((uint32\_t)0x00000008)}}
\DoxyCodeLine{2350 \textcolor{preprocessor}{\#define  RCC\_APB1RSTR\_WWDGRST                ((uint32\_t)0x00000800)}}
\DoxyCodeLine{2351 \textcolor{preprocessor}{\#define  RCC\_APB1RSTR\_SPI2RST                ((uint32\_t)0x00004000)}}
\DoxyCodeLine{2352 \textcolor{preprocessor}{\#define  RCC\_APB1RSTR\_SPI3RST                ((uint32\_t)0x00008000)}}
\DoxyCodeLine{2353 \textcolor{preprocessor}{\#define  RCC\_APB1RSTR\_USART2RST              ((uint32\_t)0x00020000)}}
\DoxyCodeLine{2354 \textcolor{preprocessor}{\#define  RCC\_APB1RSTR\_I2C1RST                ((uint32\_t)0x00200000)}}
\DoxyCodeLine{2355 \textcolor{preprocessor}{\#define  RCC\_APB1RSTR\_I2C2RST                ((uint32\_t)0x00400000)}}
\DoxyCodeLine{2356 \textcolor{preprocessor}{\#define  RCC\_APB1RSTR\_I2C3RST                ((uint32\_t)0x00800000)}}
\DoxyCodeLine{2357 \textcolor{preprocessor}{\#define  RCC\_APB1RSTR\_PWRRST                 ((uint32\_t)0x10000000)}}
\DoxyCodeLine{2358 }
\DoxyCodeLine{2359 \textcolor{comment}{/********************  Bit definition for RCC\_APB2RSTR register  **************/}}
\DoxyCodeLine{2360 \textcolor{preprocessor}{\#define  RCC\_APB2RSTR\_TIM1RST                ((uint32\_t)0x00000001)}}
\DoxyCodeLine{2361 \textcolor{preprocessor}{\#define  RCC\_APB2RSTR\_USART1RST              ((uint32\_t)0x00000010)}}
\DoxyCodeLine{2362 \textcolor{preprocessor}{\#define  RCC\_APB2RSTR\_USART6RST              ((uint32\_t)0x00000020)}}
\DoxyCodeLine{2363 \textcolor{preprocessor}{\#define  RCC\_APB2RSTR\_ADCRST                 ((uint32\_t)0x00000100)}}
\DoxyCodeLine{2364 \textcolor{preprocessor}{\#define  RCC\_APB2RSTR\_SDIORST                ((uint32\_t)0x00000800)}}
\DoxyCodeLine{2365 \textcolor{preprocessor}{\#define  RCC\_APB2RSTR\_SPI1RST                ((uint32\_t)0x00001000)}}
\DoxyCodeLine{2366 \textcolor{preprocessor}{\#define  RCC\_APB2RSTR\_SPI4RST                ((uint32\_t)0x00002000)}}
\DoxyCodeLine{2367 \textcolor{preprocessor}{\#define  RCC\_APB2RSTR\_SYSCFGRST              ((uint32\_t)0x00004000)}}
\DoxyCodeLine{2368 \textcolor{preprocessor}{\#define  RCC\_APB2RSTR\_TIM9RST                ((uint32\_t)0x00010000)}}
\DoxyCodeLine{2369 \textcolor{preprocessor}{\#define  RCC\_APB2RSTR\_TIM10RST               ((uint32\_t)0x00020000)}}
\DoxyCodeLine{2370 \textcolor{preprocessor}{\#define  RCC\_APB2RSTR\_TIM11RST               ((uint32\_t)0x00040000)}}
\DoxyCodeLine{2371 }
\DoxyCodeLine{2372 \textcolor{comment}{/* Old SPI1RST bit definition, maintained for legacy purpose */}}
\DoxyCodeLine{2373 \textcolor{preprocessor}{\#define  RCC\_APB2RSTR\_SPI1                   RCC\_APB2RSTR\_SPI1RST}}
\DoxyCodeLine{2374 }
\DoxyCodeLine{2375 \textcolor{comment}{/********************  Bit definition for RCC\_AHB1ENR register  ***************/}}
\DoxyCodeLine{2376 \textcolor{preprocessor}{\#define  RCC\_AHB1ENR\_GPIOAEN                 ((uint32\_t)0x00000001)}}
\DoxyCodeLine{2377 \textcolor{preprocessor}{\#define  RCC\_AHB1ENR\_GPIOBEN                 ((uint32\_t)0x00000002)}}
\DoxyCodeLine{2378 \textcolor{preprocessor}{\#define  RCC\_AHB1ENR\_GPIOCEN                 ((uint32\_t)0x00000004)}}
\DoxyCodeLine{2379 \textcolor{preprocessor}{\#define  RCC\_AHB1ENR\_GPIODEN                 ((uint32\_t)0x00000008)}}
\DoxyCodeLine{2380 \textcolor{preprocessor}{\#define  RCC\_AHB1ENR\_GPIOEEN                 ((uint32\_t)0x00000010)}}
\DoxyCodeLine{2381 \textcolor{preprocessor}{\#define  RCC\_AHB1ENR\_GPIOHEN                 ((uint32\_t)0x00000080)}}
\DoxyCodeLine{2382 \textcolor{preprocessor}{\#define  RCC\_AHB1ENR\_CRCEN                   ((uint32\_t)0x00001000)}}
\DoxyCodeLine{2383 \textcolor{preprocessor}{\#define  RCC\_AHB1ENR\_BKPSRAMEN               ((uint32\_t)0x00040000)}}
\DoxyCodeLine{2384 \textcolor{preprocessor}{\#define  RCC\_AHB1ENR\_CCMDATARAMEN            ((uint32\_t)0x00100000)}}
\DoxyCodeLine{2385 \textcolor{preprocessor}{\#define  RCC\_AHB1ENR\_DMA1EN                  ((uint32\_t)0x00200000)}}
\DoxyCodeLine{2386 \textcolor{preprocessor}{\#define  RCC\_AHB1ENR\_DMA2EN                  ((uint32\_t)0x00400000)}}
\DoxyCodeLine{2387 }
\DoxyCodeLine{2388 \textcolor{comment}{/********************  Bit definition for RCC\_AHB2ENR register  ***************/}}
\DoxyCodeLine{2389 \textcolor{preprocessor}{\#define  RCC\_AHB2ENR\_OTGFSEN                 ((uint32\_t)0x00000080)}}
\DoxyCodeLine{2390 }
\DoxyCodeLine{2391 \textcolor{comment}{/********************  Bit definition for RCC\_AHB3ENR register  ***************/}}
\DoxyCodeLine{2392 }
\DoxyCodeLine{2393 \textcolor{comment}{/********************  Bit definition for RCC\_APB1ENR register  ***************/}}
\DoxyCodeLine{2394 \textcolor{preprocessor}{\#define  RCC\_APB1ENR\_TIM2EN                  ((uint32\_t)0x00000001)}}
\DoxyCodeLine{2395 \textcolor{preprocessor}{\#define  RCC\_APB1ENR\_TIM3EN                  ((uint32\_t)0x00000002)}}
\DoxyCodeLine{2396 \textcolor{preprocessor}{\#define  RCC\_APB1ENR\_TIM4EN                  ((uint32\_t)0x00000004)}}
\DoxyCodeLine{2397 \textcolor{preprocessor}{\#define  RCC\_APB1ENR\_TIM5EN                  ((uint32\_t)0x00000008)}}
\DoxyCodeLine{2398 \textcolor{preprocessor}{\#define  RCC\_APB1ENR\_WWDGEN                  ((uint32\_t)0x00000800)}}
\DoxyCodeLine{2399 \textcolor{preprocessor}{\#define  RCC\_APB1ENR\_SPI2EN                  ((uint32\_t)0x00004000)}}
\DoxyCodeLine{2400 \textcolor{preprocessor}{\#define  RCC\_APB1ENR\_SPI3EN                  ((uint32\_t)0x00008000)}}
\DoxyCodeLine{2401 \textcolor{preprocessor}{\#define  RCC\_APB1ENR\_USART2EN                ((uint32\_t)0x00020000)}}
\DoxyCodeLine{2402 \textcolor{preprocessor}{\#define  RCC\_APB1ENR\_I2C1EN                  ((uint32\_t)0x00200000)}}
\DoxyCodeLine{2403 \textcolor{preprocessor}{\#define  RCC\_APB1ENR\_I2C2EN                  ((uint32\_t)0x00400000)}}
\DoxyCodeLine{2404 \textcolor{preprocessor}{\#define  RCC\_APB1ENR\_I2C3EN                  ((uint32\_t)0x00800000)}}
\DoxyCodeLine{2405 \textcolor{preprocessor}{\#define  RCC\_APB1ENR\_PWREN                   ((uint32\_t)0x10000000)}}
\DoxyCodeLine{2406 }
\DoxyCodeLine{2407 \textcolor{comment}{/********************  Bit definition for RCC\_APB2ENR register  ***************/}}
\DoxyCodeLine{2408 \textcolor{preprocessor}{\#define  RCC\_APB2ENR\_TIM1EN                  ((uint32\_t)0x00000001)}}
\DoxyCodeLine{2409 \textcolor{preprocessor}{\#define  RCC\_APB2ENR\_USART1EN                ((uint32\_t)0x00000010)}}
\DoxyCodeLine{2410 \textcolor{preprocessor}{\#define  RCC\_APB2ENR\_USART6EN                ((uint32\_t)0x00000020)}}
\DoxyCodeLine{2411 \textcolor{preprocessor}{\#define  RCC\_APB2ENR\_ADC1EN                  ((uint32\_t)0x00000100)}}
\DoxyCodeLine{2412 \textcolor{preprocessor}{\#define  RCC\_APB2ENR\_SDIOEN                  ((uint32\_t)0x00000800)}}
\DoxyCodeLine{2413 \textcolor{preprocessor}{\#define  RCC\_APB2ENR\_SPI1EN                  ((uint32\_t)0x00001000)}}
\DoxyCodeLine{2414 \textcolor{preprocessor}{\#define  RCC\_APB2ENR\_SPI4EN                  ((uint32\_t)0x00002000)}}
\DoxyCodeLine{2415 \textcolor{preprocessor}{\#define  RCC\_APB2ENR\_SYSCFGEN                ((uint32\_t)0x00004000)}}
\DoxyCodeLine{2416 \textcolor{preprocessor}{\#define  RCC\_APB2ENR\_TIM9EN                  ((uint32\_t)0x00010000)}}
\DoxyCodeLine{2417 \textcolor{preprocessor}{\#define  RCC\_APB2ENR\_TIM10EN                 ((uint32\_t)0x00020000)}}
\DoxyCodeLine{2418 \textcolor{preprocessor}{\#define  RCC\_APB2ENR\_TIM11EN                 ((uint32\_t)0x00040000)}}
\DoxyCodeLine{2419 }
\DoxyCodeLine{2420 \textcolor{comment}{/********************  Bit definition for RCC\_AHB1LPENR register  *************/}}
\DoxyCodeLine{2421 \textcolor{preprocessor}{\#define  RCC\_AHB1LPENR\_GPIOALPEN             ((uint32\_t)0x00000001)}}
\DoxyCodeLine{2422 \textcolor{preprocessor}{\#define  RCC\_AHB1LPENR\_GPIOBLPEN             ((uint32\_t)0x00000002)}}
\DoxyCodeLine{2423 \textcolor{preprocessor}{\#define  RCC\_AHB1LPENR\_GPIOCLPEN             ((uint32\_t)0x00000004)}}
\DoxyCodeLine{2424 \textcolor{preprocessor}{\#define  RCC\_AHB1LPENR\_GPIODLPEN             ((uint32\_t)0x00000008)}}
\DoxyCodeLine{2425 \textcolor{preprocessor}{\#define  RCC\_AHB1LPENR\_GPIOELPEN             ((uint32\_t)0x00000010)}}
\DoxyCodeLine{2426 \textcolor{preprocessor}{\#define  RCC\_AHB1LPENR\_GPIOHLPEN             ((uint32\_t)0x00000080)}}
\DoxyCodeLine{2427 \textcolor{preprocessor}{\#define  RCC\_AHB1LPENR\_CRCLPEN               ((uint32\_t)0x00001000)}}
\DoxyCodeLine{2428 \textcolor{preprocessor}{\#define  RCC\_AHB1LPENR\_FLITFLPEN             ((uint32\_t)0x00008000)}}
\DoxyCodeLine{2429 \textcolor{preprocessor}{\#define  RCC\_AHB1LPENR\_SRAM1LPEN             ((uint32\_t)0x00010000)}}
\DoxyCodeLine{2430 \textcolor{preprocessor}{\#define  RCC\_AHB1LPENR\_SRAM2LPEN             ((uint32\_t)0x00020000)}}
\DoxyCodeLine{2431 \textcolor{preprocessor}{\#define  RCC\_AHB1LPENR\_BKPSRAMLPEN           ((uint32\_t)0x00040000)}}
\DoxyCodeLine{2432 \textcolor{preprocessor}{\#define  RCC\_AHB1LPENR\_SRAM3LPEN             ((uint32\_t)0x00080000)}}
\DoxyCodeLine{2433 \textcolor{preprocessor}{\#define  RCC\_AHB1LPENR\_DMA1LPEN              ((uint32\_t)0x00200000)}}
\DoxyCodeLine{2434 \textcolor{preprocessor}{\#define  RCC\_AHB1LPENR\_DMA2LPEN              ((uint32\_t)0x00400000)}}
\DoxyCodeLine{2435 }
\DoxyCodeLine{2436 \textcolor{comment}{/********************  Bit definition for RCC\_AHB2LPENR register  *************/}}
\DoxyCodeLine{2437 \textcolor{preprocessor}{\#define  RCC\_AHB2LPENR\_OTGFSLPEN             ((uint32\_t)0x00000080)}}
\DoxyCodeLine{2438 }
\DoxyCodeLine{2439 \textcolor{comment}{/********************  Bit definition for RCC\_AHB3LPENR register  *************/}}
\DoxyCodeLine{2440 }
\DoxyCodeLine{2441 \textcolor{comment}{/********************  Bit definition for RCC\_APB1LPENR register  *************/}}
\DoxyCodeLine{2442 \textcolor{preprocessor}{\#define  RCC\_APB1LPENR\_TIM2LPEN              ((uint32\_t)0x00000001)}}
\DoxyCodeLine{2443 \textcolor{preprocessor}{\#define  RCC\_APB1LPENR\_TIM3LPEN              ((uint32\_t)0x00000002)}}
\DoxyCodeLine{2444 \textcolor{preprocessor}{\#define  RCC\_APB1LPENR\_TIM4LPEN              ((uint32\_t)0x00000004)}}
\DoxyCodeLine{2445 \textcolor{preprocessor}{\#define  RCC\_APB1LPENR\_TIM5LPEN              ((uint32\_t)0x00000008)}}
\DoxyCodeLine{2446 \textcolor{preprocessor}{\#define  RCC\_APB1LPENR\_WWDGLPEN              ((uint32\_t)0x00000800)}}
\DoxyCodeLine{2447 \textcolor{preprocessor}{\#define  RCC\_APB1LPENR\_SPI2LPEN              ((uint32\_t)0x00004000)}}
\DoxyCodeLine{2448 \textcolor{preprocessor}{\#define  RCC\_APB1LPENR\_SPI3LPEN              ((uint32\_t)0x00008000)}}
\DoxyCodeLine{2449 \textcolor{preprocessor}{\#define  RCC\_APB1LPENR\_USART2LPEN            ((uint32\_t)0x00020000)}}
\DoxyCodeLine{2450 \textcolor{preprocessor}{\#define  RCC\_APB1LPENR\_I2C1LPEN              ((uint32\_t)0x00200000)}}
\DoxyCodeLine{2451 \textcolor{preprocessor}{\#define  RCC\_APB1LPENR\_I2C2LPEN              ((uint32\_t)0x00400000)}}
\DoxyCodeLine{2452 \textcolor{preprocessor}{\#define  RCC\_APB1LPENR\_I2C3LPEN              ((uint32\_t)0x00800000)}}
\DoxyCodeLine{2453 \textcolor{preprocessor}{\#define  RCC\_APB1LPENR\_PWRLPEN               ((uint32\_t)0x10000000)}}
\DoxyCodeLine{2454 \textcolor{preprocessor}{\#define  RCC\_APB1LPENR\_DACLPEN               ((uint32\_t)0x20000000)}}
\DoxyCodeLine{2455 }
\DoxyCodeLine{2456 \textcolor{comment}{/********************  Bit definition for RCC\_APB2LPENR register  *************/}}
\DoxyCodeLine{2457 \textcolor{preprocessor}{\#define  RCC\_APB2LPENR\_TIM1LPEN              ((uint32\_t)0x00000001)}}
\DoxyCodeLine{2458 \textcolor{preprocessor}{\#define  RCC\_APB2LPENR\_USART1LPEN            ((uint32\_t)0x00000010)}}
\DoxyCodeLine{2459 \textcolor{preprocessor}{\#define  RCC\_APB2LPENR\_USART6LPEN            ((uint32\_t)0x00000020)}}
\DoxyCodeLine{2460 \textcolor{preprocessor}{\#define  RCC\_APB2LPENR\_ADC1LPEN              ((uint32\_t)0x00000100)}}
\DoxyCodeLine{2461 \textcolor{preprocessor}{\#define  RCC\_APB2LPENR\_SDIOLPEN              ((uint32\_t)0x00000800)}}
\DoxyCodeLine{2462 \textcolor{preprocessor}{\#define  RCC\_APB2LPENR\_SPI1LPEN              ((uint32\_t)0x00001000)}}
\DoxyCodeLine{2463 \textcolor{preprocessor}{\#define  RCC\_APB2LPENR\_SPI4LPEN              ((uint32\_t)0x00002000)}}
\DoxyCodeLine{2464 \textcolor{preprocessor}{\#define  RCC\_APB2LPENR\_SYSCFGLPEN            ((uint32\_t)0x00004000)}}
\DoxyCodeLine{2465 \textcolor{preprocessor}{\#define  RCC\_APB2LPENR\_TIM9LPEN              ((uint32\_t)0x00010000)}}
\DoxyCodeLine{2466 \textcolor{preprocessor}{\#define  RCC\_APB2LPENR\_TIM10LPEN             ((uint32\_t)0x00020000)}}
\DoxyCodeLine{2467 \textcolor{preprocessor}{\#define  RCC\_APB2LPENR\_TIM11LPEN             ((uint32\_t)0x00040000)}}
\DoxyCodeLine{2468 }
\DoxyCodeLine{2469 \textcolor{comment}{/********************  Bit definition for RCC\_BDCR register  ******************/}}
\DoxyCodeLine{2470 \textcolor{preprocessor}{\#define  RCC\_BDCR\_LSEON                      ((uint32\_t)0x00000001)}}
\DoxyCodeLine{2471 \textcolor{preprocessor}{\#define  RCC\_BDCR\_LSERDY                     ((uint32\_t)0x00000002)}}
\DoxyCodeLine{2472 \textcolor{preprocessor}{\#define  RCC\_BDCR\_LSEBYP                     ((uint32\_t)0x00000004)}}
\DoxyCodeLine{2473 }
\DoxyCodeLine{2474 \textcolor{preprocessor}{\#define  RCC\_BDCR\_RTCSEL                    ((uint32\_t)0x00000300)}}
\DoxyCodeLine{2475 \textcolor{preprocessor}{\#define  RCC\_BDCR\_RTCSEL\_0                  ((uint32\_t)0x00000100)}}
\DoxyCodeLine{2476 \textcolor{preprocessor}{\#define  RCC\_BDCR\_RTCSEL\_1                  ((uint32\_t)0x00000200)}}
\DoxyCodeLine{2477 }
\DoxyCodeLine{2478 \textcolor{preprocessor}{\#define  RCC\_BDCR\_RTCEN                      ((uint32\_t)0x00008000)}}
\DoxyCodeLine{2479 \textcolor{preprocessor}{\#define  RCC\_BDCR\_BDRST                      ((uint32\_t)0x00010000)}}
\DoxyCodeLine{2480 }
\DoxyCodeLine{2481 \textcolor{comment}{/********************  Bit definition for RCC\_CSR register  *******************/}}
\DoxyCodeLine{2482 \textcolor{preprocessor}{\#define  RCC\_CSR\_LSION                       ((uint32\_t)0x00000001)}}
\DoxyCodeLine{2483 \textcolor{preprocessor}{\#define  RCC\_CSR\_LSIRDY                      ((uint32\_t)0x00000002)}}
\DoxyCodeLine{2484 \textcolor{preprocessor}{\#define  RCC\_CSR\_RMVF                        ((uint32\_t)0x01000000)}}
\DoxyCodeLine{2485 \textcolor{preprocessor}{\#define  RCC\_CSR\_BORRSTF                     ((uint32\_t)0x02000000)}}
\DoxyCodeLine{2486 \textcolor{preprocessor}{\#define  RCC\_CSR\_PADRSTF                     ((uint32\_t)0x04000000)}}
\DoxyCodeLine{2487 \textcolor{preprocessor}{\#define  RCC\_CSR\_PORRSTF                     ((uint32\_t)0x08000000)}}
\DoxyCodeLine{2488 \textcolor{preprocessor}{\#define  RCC\_CSR\_SFTRSTF                     ((uint32\_t)0x10000000)}}
\DoxyCodeLine{2489 \textcolor{preprocessor}{\#define  RCC\_CSR\_WDGRSTF                     ((uint32\_t)0x20000000)}}
\DoxyCodeLine{2490 \textcolor{preprocessor}{\#define  RCC\_CSR\_WWDGRSTF                    ((uint32\_t)0x40000000)}}
\DoxyCodeLine{2491 \textcolor{preprocessor}{\#define  RCC\_CSR\_LPWRRSTF                    ((uint32\_t)0x80000000)}}
\DoxyCodeLine{2492 }
\DoxyCodeLine{2493 \textcolor{comment}{/********************  Bit definition for RCC\_SSCGR register  *****************/}}
\DoxyCodeLine{2494 \textcolor{preprocessor}{\#define  RCC\_SSCGR\_MODPER                    ((uint32\_t)0x00001FFF)}}
\DoxyCodeLine{2495 \textcolor{preprocessor}{\#define  RCC\_SSCGR\_INCSTEP                   ((uint32\_t)0x0FFFE000)}}
\DoxyCodeLine{2496 \textcolor{preprocessor}{\#define  RCC\_SSCGR\_SPREADSEL                 ((uint32\_t)0x40000000)}}
\DoxyCodeLine{2497 \textcolor{preprocessor}{\#define  RCC\_SSCGR\_SSCGEN                    ((uint32\_t)0x80000000)}}
\DoxyCodeLine{2498 }
\DoxyCodeLine{2499 \textcolor{comment}{/********************  Bit definition for RCC\_PLLI2SCFGR register  ************/}}
\DoxyCodeLine{2500 \textcolor{preprocessor}{\#define  RCC\_PLLI2SCFGR\_PLLI2SN              ((uint32\_t)0x00007FC0)}}
\DoxyCodeLine{2501 \textcolor{preprocessor}{\#define  RCC\_PLLI2SCFGR\_PLLI2SN\_0            ((uint32\_t)0x00000040)}}
\DoxyCodeLine{2502 \textcolor{preprocessor}{\#define  RCC\_PLLI2SCFGR\_PLLI2SN\_1            ((uint32\_t)0x00000080)}}
\DoxyCodeLine{2503 \textcolor{preprocessor}{\#define  RCC\_PLLI2SCFGR\_PLLI2SN\_2            ((uint32\_t)0x00000100)}}
\DoxyCodeLine{2504 \textcolor{preprocessor}{\#define  RCC\_PLLI2SCFGR\_PLLI2SN\_3            ((uint32\_t)0x00000200)}}
\DoxyCodeLine{2505 \textcolor{preprocessor}{\#define  RCC\_PLLI2SCFGR\_PLLI2SN\_4            ((uint32\_t)0x00000400)}}
\DoxyCodeLine{2506 \textcolor{preprocessor}{\#define  RCC\_PLLI2SCFGR\_PLLI2SN\_5            ((uint32\_t)0x00000800)}}
\DoxyCodeLine{2507 \textcolor{preprocessor}{\#define  RCC\_PLLI2SCFGR\_PLLI2SN\_6            ((uint32\_t)0x00001000)}}
\DoxyCodeLine{2508 \textcolor{preprocessor}{\#define  RCC\_PLLI2SCFGR\_PLLI2SN\_7            ((uint32\_t)0x00002000)}}
\DoxyCodeLine{2509 \textcolor{preprocessor}{\#define  RCC\_PLLI2SCFGR\_PLLI2SN\_8            ((uint32\_t)0x00004000)}}
\DoxyCodeLine{2510 }
\DoxyCodeLine{2511 \textcolor{preprocessor}{\#define  RCC\_PLLI2SCFGR\_PLLI2SR              ((uint32\_t)0x70000000)}}
\DoxyCodeLine{2512 \textcolor{preprocessor}{\#define  RCC\_PLLI2SCFGR\_PLLI2SR\_0            ((uint32\_t)0x10000000)}}
\DoxyCodeLine{2513 \textcolor{preprocessor}{\#define  RCC\_PLLI2SCFGR\_PLLI2SR\_1            ((uint32\_t)0x20000000)}}
\DoxyCodeLine{2514 \textcolor{preprocessor}{\#define  RCC\_PLLI2SCFGR\_PLLI2SR\_2            ((uint32\_t)0x40000000)}}
\DoxyCodeLine{2515 }
\DoxyCodeLine{2516 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2517 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2518 \textcolor{comment}{/*                           Real-\/Time Clock (RTC)                            */}}
\DoxyCodeLine{2519 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2520 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2521 \textcolor{comment}{/********************  Bits definition for RTC\_TR register  *******************/}}
\DoxyCodeLine{2522 \textcolor{preprocessor}{\#define RTC\_TR\_PM                            ((uint32\_t)0x00400000)}}
\DoxyCodeLine{2523 \textcolor{preprocessor}{\#define RTC\_TR\_HT                            ((uint32\_t)0x00300000)}}
\DoxyCodeLine{2524 \textcolor{preprocessor}{\#define RTC\_TR\_HT\_0                          ((uint32\_t)0x00100000)}}
\DoxyCodeLine{2525 \textcolor{preprocessor}{\#define RTC\_TR\_HT\_1                          ((uint32\_t)0x00200000)}}
\DoxyCodeLine{2526 \textcolor{preprocessor}{\#define RTC\_TR\_HU                            ((uint32\_t)0x000F0000)}}
\DoxyCodeLine{2527 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_0                          ((uint32\_t)0x00010000)}}
\DoxyCodeLine{2528 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_1                          ((uint32\_t)0x00020000)}}
\DoxyCodeLine{2529 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_2                          ((uint32\_t)0x00040000)}}
\DoxyCodeLine{2530 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_3                          ((uint32\_t)0x00080000)}}
\DoxyCodeLine{2531 \textcolor{preprocessor}{\#define RTC\_TR\_MNT                           ((uint32\_t)0x00007000)}}
\DoxyCodeLine{2532 \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_0                         ((uint32\_t)0x00001000)}}
\DoxyCodeLine{2533 \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_1                         ((uint32\_t)0x00002000)}}
\DoxyCodeLine{2534 \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_2                         ((uint32\_t)0x00004000)}}
\DoxyCodeLine{2535 \textcolor{preprocessor}{\#define RTC\_TR\_MNU                           ((uint32\_t)0x00000F00)}}
\DoxyCodeLine{2536 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_0                         ((uint32\_t)0x00000100)}}
\DoxyCodeLine{2537 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_1                         ((uint32\_t)0x00000200)}}
\DoxyCodeLine{2538 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_2                         ((uint32\_t)0x00000400)}}
\DoxyCodeLine{2539 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_3                         ((uint32\_t)0x00000800)}}
\DoxyCodeLine{2540 \textcolor{preprocessor}{\#define RTC\_TR\_ST                            ((uint32\_t)0x00000070)}}
\DoxyCodeLine{2541 \textcolor{preprocessor}{\#define RTC\_TR\_ST\_0                          ((uint32\_t)0x00000010)}}
\DoxyCodeLine{2542 \textcolor{preprocessor}{\#define RTC\_TR\_ST\_1                          ((uint32\_t)0x00000020)}}
\DoxyCodeLine{2543 \textcolor{preprocessor}{\#define RTC\_TR\_ST\_2                          ((uint32\_t)0x00000040)}}
\DoxyCodeLine{2544 \textcolor{preprocessor}{\#define RTC\_TR\_SU                            ((uint32\_t)0x0000000F)}}
\DoxyCodeLine{2545 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_0                          ((uint32\_t)0x00000001)}}
\DoxyCodeLine{2546 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_1                          ((uint32\_t)0x00000002)}}
\DoxyCodeLine{2547 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_2                          ((uint32\_t)0x00000004)}}
\DoxyCodeLine{2548 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_3                          ((uint32\_t)0x00000008)}}
\DoxyCodeLine{2549 }
\DoxyCodeLine{2550 \textcolor{comment}{/********************  Bits definition for RTC\_DR register  *******************/}}
\DoxyCodeLine{2551 \textcolor{preprocessor}{\#define RTC\_DR\_YT                            ((uint32\_t)0x00F00000)}}
\DoxyCodeLine{2552 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_0                          ((uint32\_t)0x00100000)}}
\DoxyCodeLine{2553 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_1                          ((uint32\_t)0x00200000)}}
\DoxyCodeLine{2554 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_2                          ((uint32\_t)0x00400000)}}
\DoxyCodeLine{2555 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_3                          ((uint32\_t)0x00800000)}}
\DoxyCodeLine{2556 \textcolor{preprocessor}{\#define RTC\_DR\_YU                            ((uint32\_t)0x000F0000)}}
\DoxyCodeLine{2557 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_0                          ((uint32\_t)0x00010000)}}
\DoxyCodeLine{2558 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_1                          ((uint32\_t)0x00020000)}}
\DoxyCodeLine{2559 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_2                          ((uint32\_t)0x00040000)}}
\DoxyCodeLine{2560 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_3                          ((uint32\_t)0x00080000)}}
\DoxyCodeLine{2561 \textcolor{preprocessor}{\#define RTC\_DR\_WDU                           ((uint32\_t)0x0000E000)}}
\DoxyCodeLine{2562 \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_0                         ((uint32\_t)0x00002000)}}
\DoxyCodeLine{2563 \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_1                         ((uint32\_t)0x00004000)}}
\DoxyCodeLine{2564 \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_2                         ((uint32\_t)0x00008000)}}
\DoxyCodeLine{2565 \textcolor{preprocessor}{\#define RTC\_DR\_MT                            ((uint32\_t)0x00001000)}}
\DoxyCodeLine{2566 \textcolor{preprocessor}{\#define RTC\_DR\_MU                            ((uint32\_t)0x00000F00)}}
\DoxyCodeLine{2567 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_0                          ((uint32\_t)0x00000100)}}
\DoxyCodeLine{2568 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_1                          ((uint32\_t)0x00000200)}}
\DoxyCodeLine{2569 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_2                          ((uint32\_t)0x00000400)}}
\DoxyCodeLine{2570 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_3                          ((uint32\_t)0x00000800)}}
\DoxyCodeLine{2571 \textcolor{preprocessor}{\#define RTC\_DR\_DT                            ((uint32\_t)0x00000030)}}
\DoxyCodeLine{2572 \textcolor{preprocessor}{\#define RTC\_DR\_DT\_0                          ((uint32\_t)0x00000010)}}
\DoxyCodeLine{2573 \textcolor{preprocessor}{\#define RTC\_DR\_DT\_1                          ((uint32\_t)0x00000020)}}
\DoxyCodeLine{2574 \textcolor{preprocessor}{\#define RTC\_DR\_DU                            ((uint32\_t)0x0000000F)}}
\DoxyCodeLine{2575 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_0                          ((uint32\_t)0x00000001)}}
\DoxyCodeLine{2576 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_1                          ((uint32\_t)0x00000002)}}
\DoxyCodeLine{2577 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_2                          ((uint32\_t)0x00000004)}}
\DoxyCodeLine{2578 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_3                          ((uint32\_t)0x00000008)}}
\DoxyCodeLine{2579 }
\DoxyCodeLine{2580 \textcolor{comment}{/********************  Bits definition for RTC\_CR register  *******************/}}
\DoxyCodeLine{2581 \textcolor{preprocessor}{\#define RTC\_CR\_COE                           ((uint32\_t)0x00800000)}}
\DoxyCodeLine{2582 \textcolor{preprocessor}{\#define RTC\_CR\_OSEL                          ((uint32\_t)0x00600000)}}
\DoxyCodeLine{2583 \textcolor{preprocessor}{\#define RTC\_CR\_OSEL\_0                        ((uint32\_t)0x00200000)}}
\DoxyCodeLine{2584 \textcolor{preprocessor}{\#define RTC\_CR\_OSEL\_1                        ((uint32\_t)0x00400000)}}
\DoxyCodeLine{2585 \textcolor{preprocessor}{\#define RTC\_CR\_POL                           ((uint32\_t)0x00100000)}}
\DoxyCodeLine{2586 \textcolor{preprocessor}{\#define RTC\_CR\_COSEL                         ((uint32\_t)0x00080000)}}
\DoxyCodeLine{2587 \textcolor{preprocessor}{\#define RTC\_CR\_BCK                           ((uint32\_t)0x00040000)}}
\DoxyCodeLine{2588 \textcolor{preprocessor}{\#define RTC\_CR\_SUB1H                         ((uint32\_t)0x00020000)}}
\DoxyCodeLine{2589 \textcolor{preprocessor}{\#define RTC\_CR\_ADD1H                         ((uint32\_t)0x00010000)}}
\DoxyCodeLine{2590 \textcolor{preprocessor}{\#define RTC\_CR\_TSIE                          ((uint32\_t)0x00008000)}}
\DoxyCodeLine{2591 \textcolor{preprocessor}{\#define RTC\_CR\_WUTIE                         ((uint32\_t)0x00004000)}}
\DoxyCodeLine{2592 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBIE                        ((uint32\_t)0x00002000)}}
\DoxyCodeLine{2593 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAIE                        ((uint32\_t)0x00001000)}}
\DoxyCodeLine{2594 \textcolor{preprocessor}{\#define RTC\_CR\_TSE                           ((uint32\_t)0x00000800)}}
\DoxyCodeLine{2595 \textcolor{preprocessor}{\#define RTC\_CR\_WUTE                          ((uint32\_t)0x00000400)}}
\DoxyCodeLine{2596 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBE                         ((uint32\_t)0x00000200)}}
\DoxyCodeLine{2597 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAE                         ((uint32\_t)0x00000100)}}
\DoxyCodeLine{2598 \textcolor{preprocessor}{\#define RTC\_CR\_DCE                           ((uint32\_t)0x00000080)}}
\DoxyCodeLine{2599 \textcolor{preprocessor}{\#define RTC\_CR\_FMT                           ((uint32\_t)0x00000040)}}
\DoxyCodeLine{2600 \textcolor{preprocessor}{\#define RTC\_CR\_BYPSHAD                       ((uint32\_t)0x00000020)}}
\DoxyCodeLine{2601 \textcolor{preprocessor}{\#define RTC\_CR\_REFCKON                       ((uint32\_t)0x00000010)}}
\DoxyCodeLine{2602 \textcolor{preprocessor}{\#define RTC\_CR\_TSEDGE                        ((uint32\_t)0x00000008)}}
\DoxyCodeLine{2603 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL                       ((uint32\_t)0x00000007)}}
\DoxyCodeLine{2604 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_0                     ((uint32\_t)0x00000001)}}
\DoxyCodeLine{2605 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_1                     ((uint32\_t)0x00000002)}}
\DoxyCodeLine{2606 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_2                     ((uint32\_t)0x00000004)}}
\DoxyCodeLine{2607 }
\DoxyCodeLine{2608 \textcolor{comment}{/********************  Bits definition for RTC\_ISR register  ******************/}}
\DoxyCodeLine{2609 \textcolor{preprocessor}{\#define RTC\_ISR\_RECALPF                      ((uint32\_t)0x00010000)}}
\DoxyCodeLine{2610 \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP1F                       ((uint32\_t)0x00002000)}}
\DoxyCodeLine{2611 \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP2F                       ((uint32\_t)0x00004000)}}
\DoxyCodeLine{2612 \textcolor{preprocessor}{\#define RTC\_ISR\_TSOVF                        ((uint32\_t)0x00001000)}}
\DoxyCodeLine{2613 \textcolor{preprocessor}{\#define RTC\_ISR\_TSF                          ((uint32\_t)0x00000800)}}
\DoxyCodeLine{2614 \textcolor{preprocessor}{\#define RTC\_ISR\_WUTF                         ((uint32\_t)0x00000400)}}
\DoxyCodeLine{2615 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRBF                        ((uint32\_t)0x00000200)}}
\DoxyCodeLine{2616 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRAF                        ((uint32\_t)0x00000100)}}
\DoxyCodeLine{2617 \textcolor{preprocessor}{\#define RTC\_ISR\_INIT                         ((uint32\_t)0x00000080)}}
\DoxyCodeLine{2618 \textcolor{preprocessor}{\#define RTC\_ISR\_INITF                        ((uint32\_t)0x00000040)}}
\DoxyCodeLine{2619 \textcolor{preprocessor}{\#define RTC\_ISR\_RSF                          ((uint32\_t)0x00000020)}}
\DoxyCodeLine{2620 \textcolor{preprocessor}{\#define RTC\_ISR\_INITS                        ((uint32\_t)0x00000010)}}
\DoxyCodeLine{2621 \textcolor{preprocessor}{\#define RTC\_ISR\_SHPF                         ((uint32\_t)0x00000008)}}
\DoxyCodeLine{2622 \textcolor{preprocessor}{\#define RTC\_ISR\_WUTWF                        ((uint32\_t)0x00000004)}}
\DoxyCodeLine{2623 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRBWF                       ((uint32\_t)0x00000002)}}
\DoxyCodeLine{2624 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRAWF                       ((uint32\_t)0x00000001)}}
\DoxyCodeLine{2625 }
\DoxyCodeLine{2626 \textcolor{comment}{/********************  Bits definition for RTC\_PRER register  *****************/}}
\DoxyCodeLine{2627 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_A                    ((uint32\_t)0x007F0000)}}
\DoxyCodeLine{2628 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_S                    ((uint32\_t)0x00001FFF)}}
\DoxyCodeLine{2629 }
\DoxyCodeLine{2630 \textcolor{comment}{/********************  Bits definition for RTC\_WUTR register  *****************/}}
\DoxyCodeLine{2631 \textcolor{preprocessor}{\#define RTC\_WUTR\_WUT                         ((uint32\_t)0x0000FFFF)}}
\DoxyCodeLine{2632 }
\DoxyCodeLine{2633 \textcolor{comment}{/********************  Bits definition for RTC\_CALIBR register  ***************/}}
\DoxyCodeLine{2634 \textcolor{preprocessor}{\#define RTC\_CALIBR\_DCS                       ((uint32\_t)0x00000080)}}
\DoxyCodeLine{2635 \textcolor{preprocessor}{\#define RTC\_CALIBR\_DC                        ((uint32\_t)0x0000001F)}}
\DoxyCodeLine{2636 }
\DoxyCodeLine{2637 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMAR register  ***************/}}
\DoxyCodeLine{2638 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK4                      ((uint32\_t)0x80000000)}}
\DoxyCodeLine{2639 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_WDSEL                     ((uint32\_t)0x40000000)}}
\DoxyCodeLine{2640 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT                        ((uint32\_t)0x30000000)}}
\DoxyCodeLine{2641 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT\_0                      ((uint32\_t)0x10000000)}}
\DoxyCodeLine{2642 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT\_1                      ((uint32\_t)0x20000000)}}
\DoxyCodeLine{2643 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU                        ((uint32\_t)0x0F000000)}}
\DoxyCodeLine{2644 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_0                      ((uint32\_t)0x01000000)}}
\DoxyCodeLine{2645 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_1                      ((uint32\_t)0x02000000)}}
\DoxyCodeLine{2646 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_2                      ((uint32\_t)0x04000000)}}
\DoxyCodeLine{2647 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_3                      ((uint32\_t)0x08000000)}}
\DoxyCodeLine{2648 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK3                      ((uint32\_t)0x00800000)}}
\DoxyCodeLine{2649 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_PM                        ((uint32\_t)0x00400000)}}
\DoxyCodeLine{2650 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT                        ((uint32\_t)0x00300000)}}
\DoxyCodeLine{2651 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT\_0                      ((uint32\_t)0x00100000)}}
\DoxyCodeLine{2652 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT\_1                      ((uint32\_t)0x00200000)}}
\DoxyCodeLine{2653 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU                        ((uint32\_t)0x000F0000)}}
\DoxyCodeLine{2654 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_0                      ((uint32\_t)0x00010000)}}
\DoxyCodeLine{2655 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_1                      ((uint32\_t)0x00020000)}}
\DoxyCodeLine{2656 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_2                      ((uint32\_t)0x00040000)}}
\DoxyCodeLine{2657 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_3                      ((uint32\_t)0x00080000)}}
\DoxyCodeLine{2658 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK2                      ((uint32\_t)0x00008000)}}
\DoxyCodeLine{2659 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT                       ((uint32\_t)0x00007000)}}
\DoxyCodeLine{2660 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_0                     ((uint32\_t)0x00001000)}}
\DoxyCodeLine{2661 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_1                     ((uint32\_t)0x00002000)}}
\DoxyCodeLine{2662 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_2                     ((uint32\_t)0x00004000)}}
\DoxyCodeLine{2663 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU                       ((uint32\_t)0x00000F00)}}
\DoxyCodeLine{2664 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_0                     ((uint32\_t)0x00000100)}}
\DoxyCodeLine{2665 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_1                     ((uint32\_t)0x00000200)}}
\DoxyCodeLine{2666 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_2                     ((uint32\_t)0x00000400)}}
\DoxyCodeLine{2667 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_3                     ((uint32\_t)0x00000800)}}
\DoxyCodeLine{2668 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK1                      ((uint32\_t)0x00000080)}}
\DoxyCodeLine{2669 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST                        ((uint32\_t)0x00000070)}}
\DoxyCodeLine{2670 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_0                      ((uint32\_t)0x00000010)}}
\DoxyCodeLine{2671 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_1                      ((uint32\_t)0x00000020)}}
\DoxyCodeLine{2672 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_2                      ((uint32\_t)0x00000040)}}
\DoxyCodeLine{2673 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU                        ((uint32\_t)0x0000000F)}}
\DoxyCodeLine{2674 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_0                      ((uint32\_t)0x00000001)}}
\DoxyCodeLine{2675 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_1                      ((uint32\_t)0x00000002)}}
\DoxyCodeLine{2676 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_2                      ((uint32\_t)0x00000004)}}
\DoxyCodeLine{2677 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_3                      ((uint32\_t)0x00000008)}}
\DoxyCodeLine{2678 }
\DoxyCodeLine{2679 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMBR register  ***************/}}
\DoxyCodeLine{2680 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK4                      ((uint32\_t)0x80000000)}}
\DoxyCodeLine{2681 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_WDSEL                     ((uint32\_t)0x40000000)}}
\DoxyCodeLine{2682 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT                        ((uint32\_t)0x30000000)}}
\DoxyCodeLine{2683 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT\_0                      ((uint32\_t)0x10000000)}}
\DoxyCodeLine{2684 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT\_1                      ((uint32\_t)0x20000000)}}
\DoxyCodeLine{2685 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU                        ((uint32\_t)0x0F000000)}}
\DoxyCodeLine{2686 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_0                      ((uint32\_t)0x01000000)}}
\DoxyCodeLine{2687 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_1                      ((uint32\_t)0x02000000)}}
\DoxyCodeLine{2688 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_2                      ((uint32\_t)0x04000000)}}
\DoxyCodeLine{2689 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_3                      ((uint32\_t)0x08000000)}}
\DoxyCodeLine{2690 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK3                      ((uint32\_t)0x00800000)}}
\DoxyCodeLine{2691 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_PM                        ((uint32\_t)0x00400000)}}
\DoxyCodeLine{2692 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT                        ((uint32\_t)0x00300000)}}
\DoxyCodeLine{2693 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT\_0                      ((uint32\_t)0x00100000)}}
\DoxyCodeLine{2694 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT\_1                      ((uint32\_t)0x00200000)}}
\DoxyCodeLine{2695 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU                        ((uint32\_t)0x000F0000)}}
\DoxyCodeLine{2696 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_0                      ((uint32\_t)0x00010000)}}
\DoxyCodeLine{2697 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_1                      ((uint32\_t)0x00020000)}}
\DoxyCodeLine{2698 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_2                      ((uint32\_t)0x00040000)}}
\DoxyCodeLine{2699 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_3                      ((uint32\_t)0x00080000)}}
\DoxyCodeLine{2700 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK2                      ((uint32\_t)0x00008000)}}
\DoxyCodeLine{2701 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT                       ((uint32\_t)0x00007000)}}
\DoxyCodeLine{2702 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_0                     ((uint32\_t)0x00001000)}}
\DoxyCodeLine{2703 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_1                     ((uint32\_t)0x00002000)}}
\DoxyCodeLine{2704 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_2                     ((uint32\_t)0x00004000)}}
\DoxyCodeLine{2705 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU                       ((uint32\_t)0x00000F00)}}
\DoxyCodeLine{2706 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_0                     ((uint32\_t)0x00000100)}}
\DoxyCodeLine{2707 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_1                     ((uint32\_t)0x00000200)}}
\DoxyCodeLine{2708 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_2                     ((uint32\_t)0x00000400)}}
\DoxyCodeLine{2709 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_3                     ((uint32\_t)0x00000800)}}
\DoxyCodeLine{2710 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK1                      ((uint32\_t)0x00000080)}}
\DoxyCodeLine{2711 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST                        ((uint32\_t)0x00000070)}}
\DoxyCodeLine{2712 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_0                      ((uint32\_t)0x00000010)}}
\DoxyCodeLine{2713 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_1                      ((uint32\_t)0x00000020)}}
\DoxyCodeLine{2714 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_2                      ((uint32\_t)0x00000040)}}
\DoxyCodeLine{2715 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU                        ((uint32\_t)0x0000000F)}}
\DoxyCodeLine{2716 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_0                      ((uint32\_t)0x00000001)}}
\DoxyCodeLine{2717 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_1                      ((uint32\_t)0x00000002)}}
\DoxyCodeLine{2718 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_2                      ((uint32\_t)0x00000004)}}
\DoxyCodeLine{2719 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_3                      ((uint32\_t)0x00000008)}}
\DoxyCodeLine{2720 }
\DoxyCodeLine{2721 \textcolor{comment}{/********************  Bits definition for RTC\_WPR register  ******************/}}
\DoxyCodeLine{2722 \textcolor{preprocessor}{\#define RTC\_WPR\_KEY                          ((uint32\_t)0x000000FF)}}
\DoxyCodeLine{2723 }
\DoxyCodeLine{2724 \textcolor{comment}{/********************  Bits definition for RTC\_SSR register  ******************/}}
\DoxyCodeLine{2725 \textcolor{preprocessor}{\#define RTC\_SSR\_SS                           ((uint32\_t)0x0000FFFF)}}
\DoxyCodeLine{2726 }
\DoxyCodeLine{2727 \textcolor{comment}{/********************  Bits definition for RTC\_SHIFTR register  ***************/}}
\DoxyCodeLine{2728 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_SUBFS                     ((uint32\_t)0x00007FFF)}}
\DoxyCodeLine{2729 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_ADD1S                     ((uint32\_t)0x80000000)}}
\DoxyCodeLine{2730 }
\DoxyCodeLine{2731 \textcolor{comment}{/********************  Bits definition for RTC\_TSTR register  *****************/}}
\DoxyCodeLine{2732 \textcolor{preprocessor}{\#define RTC\_TSTR\_PM                          ((uint32\_t)0x00400000)}}
\DoxyCodeLine{2733 \textcolor{preprocessor}{\#define RTC\_TSTR\_HT                          ((uint32\_t)0x00300000)}}
\DoxyCodeLine{2734 \textcolor{preprocessor}{\#define RTC\_TSTR\_HT\_0                        ((uint32\_t)0x00100000)}}
\DoxyCodeLine{2735 \textcolor{preprocessor}{\#define RTC\_TSTR\_HT\_1                        ((uint32\_t)0x00200000)}}
\DoxyCodeLine{2736 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU                          ((uint32\_t)0x000F0000)}}
\DoxyCodeLine{2737 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_0                        ((uint32\_t)0x00010000)}}
\DoxyCodeLine{2738 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_1                        ((uint32\_t)0x00020000)}}
\DoxyCodeLine{2739 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_2                        ((uint32\_t)0x00040000)}}
\DoxyCodeLine{2740 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_3                        ((uint32\_t)0x00080000)}}
\DoxyCodeLine{2741 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT                         ((uint32\_t)0x00007000)}}
\DoxyCodeLine{2742 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_0                       ((uint32\_t)0x00001000)}}
\DoxyCodeLine{2743 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_1                       ((uint32\_t)0x00002000)}}
\DoxyCodeLine{2744 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_2                       ((uint32\_t)0x00004000)}}
\DoxyCodeLine{2745 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU                         ((uint32\_t)0x00000F00)}}
\DoxyCodeLine{2746 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_0                       ((uint32\_t)0x00000100)}}
\DoxyCodeLine{2747 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_1                       ((uint32\_t)0x00000200)}}
\DoxyCodeLine{2748 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_2                       ((uint32\_t)0x00000400)}}
\DoxyCodeLine{2749 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_3                       ((uint32\_t)0x00000800)}}
\DoxyCodeLine{2750 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST                          ((uint32\_t)0x00000070)}}
\DoxyCodeLine{2751 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_0                        ((uint32\_t)0x00000010)}}
\DoxyCodeLine{2752 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_1                        ((uint32\_t)0x00000020)}}
\DoxyCodeLine{2753 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_2                        ((uint32\_t)0x00000040)}}
\DoxyCodeLine{2754 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU                          ((uint32\_t)0x0000000F)}}
\DoxyCodeLine{2755 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_0                        ((uint32\_t)0x00000001)}}
\DoxyCodeLine{2756 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_1                        ((uint32\_t)0x00000002)}}
\DoxyCodeLine{2757 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_2                        ((uint32\_t)0x00000004)}}
\DoxyCodeLine{2758 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_3                        ((uint32\_t)0x00000008)}}
\DoxyCodeLine{2759 }
\DoxyCodeLine{2760 \textcolor{comment}{/********************  Bits definition for RTC\_TSDR register  *****************/}}
\DoxyCodeLine{2761 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU                         ((uint32\_t)0x0000E000)}}
\DoxyCodeLine{2762 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_0                       ((uint32\_t)0x00002000)}}
\DoxyCodeLine{2763 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_1                       ((uint32\_t)0x00004000)}}
\DoxyCodeLine{2764 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_2                       ((uint32\_t)0x00008000)}}
\DoxyCodeLine{2765 \textcolor{preprocessor}{\#define RTC\_TSDR\_MT                          ((uint32\_t)0x00001000)}}
\DoxyCodeLine{2766 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU                          ((uint32\_t)0x00000F00)}}
\DoxyCodeLine{2767 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_0                        ((uint32\_t)0x00000100)}}
\DoxyCodeLine{2768 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_1                        ((uint32\_t)0x00000200)}}
\DoxyCodeLine{2769 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_2                        ((uint32\_t)0x00000400)}}
\DoxyCodeLine{2770 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_3                        ((uint32\_t)0x00000800)}}
\DoxyCodeLine{2771 \textcolor{preprocessor}{\#define RTC\_TSDR\_DT                          ((uint32\_t)0x00000030)}}
\DoxyCodeLine{2772 \textcolor{preprocessor}{\#define RTC\_TSDR\_DT\_0                        ((uint32\_t)0x00000010)}}
\DoxyCodeLine{2773 \textcolor{preprocessor}{\#define RTC\_TSDR\_DT\_1                        ((uint32\_t)0x00000020)}}
\DoxyCodeLine{2774 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU                          ((uint32\_t)0x0000000F)}}
\DoxyCodeLine{2775 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_0                        ((uint32\_t)0x00000001)}}
\DoxyCodeLine{2776 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_1                        ((uint32\_t)0x00000002)}}
\DoxyCodeLine{2777 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_2                        ((uint32\_t)0x00000004)}}
\DoxyCodeLine{2778 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_3                        ((uint32\_t)0x00000008)}}
\DoxyCodeLine{2779 }
\DoxyCodeLine{2780 \textcolor{comment}{/********************  Bits definition for RTC\_TSSSR register  ****************/}}
\DoxyCodeLine{2781 \textcolor{preprocessor}{\#define RTC\_TSSSR\_SS                         ((uint32\_t)0x0000FFFF)}}
\DoxyCodeLine{2782 }
\DoxyCodeLine{2783 \textcolor{comment}{/********************  Bits definition for RTC\_CAL register  *****************/}}
\DoxyCodeLine{2784 \textcolor{preprocessor}{\#define RTC\_CALR\_CALP                        ((uint32\_t)0x00008000)}}
\DoxyCodeLine{2785 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW8                       ((uint32\_t)0x00004000)}}
\DoxyCodeLine{2786 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW16                      ((uint32\_t)0x00002000)}}
\DoxyCodeLine{2787 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM                        ((uint32\_t)0x000001FF)}}
\DoxyCodeLine{2788 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_0                      ((uint32\_t)0x00000001)}}
\DoxyCodeLine{2789 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_1                      ((uint32\_t)0x00000002)}}
\DoxyCodeLine{2790 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_2                      ((uint32\_t)0x00000004)}}
\DoxyCodeLine{2791 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_3                      ((uint32\_t)0x00000008)}}
\DoxyCodeLine{2792 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_4                      ((uint32\_t)0x00000010)}}
\DoxyCodeLine{2793 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_5                      ((uint32\_t)0x00000020)}}
\DoxyCodeLine{2794 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_6                      ((uint32\_t)0x00000040)}}
\DoxyCodeLine{2795 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_7                      ((uint32\_t)0x00000080)}}
\DoxyCodeLine{2796 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_8                      ((uint32\_t)0x00000100)}}
\DoxyCodeLine{2797 }
\DoxyCodeLine{2798 \textcolor{comment}{/********************  Bits definition for RTC\_TAFCR register  ****************/}}
\DoxyCodeLine{2799 \textcolor{preprocessor}{\#define RTC\_TAFCR\_ALARMOUTTYPE               ((uint32\_t)0x00040000)}}
\DoxyCodeLine{2800 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TSINSEL                    ((uint32\_t)0x00020000)}}
\DoxyCodeLine{2801 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPINSEL                  ((uint32\_t)0x00010000)}}
\DoxyCodeLine{2802 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPPUDIS                  ((uint32\_t)0x00008000)}}
\DoxyCodeLine{2803 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPPRCH                   ((uint32\_t)0x00006000)}}
\DoxyCodeLine{2804 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPPRCH\_0                 ((uint32\_t)0x00002000)}}
\DoxyCodeLine{2805 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPPRCH\_1                 ((uint32\_t)0x00004000)}}
\DoxyCodeLine{2806 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFLT                    ((uint32\_t)0x00001800)}}
\DoxyCodeLine{2807 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFLT\_0                  ((uint32\_t)0x00000800)}}
\DoxyCodeLine{2808 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFLT\_1                  ((uint32\_t)0x00001000)}}
\DoxyCodeLine{2809 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFREQ                   ((uint32\_t)0x00000700)}}
\DoxyCodeLine{2810 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFREQ\_0                 ((uint32\_t)0x00000100)}}
\DoxyCodeLine{2811 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFREQ\_1                 ((uint32\_t)0x00000200)}}
\DoxyCodeLine{2812 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFREQ\_2                 ((uint32\_t)0x00000400)}}
\DoxyCodeLine{2813 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPTS                     ((uint32\_t)0x00000080)}}
\DoxyCodeLine{2814 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP2TRG                   ((uint32\_t)0x00000010)}}
\DoxyCodeLine{2815 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP2E                     ((uint32\_t)0x00000008)}}
\DoxyCodeLine{2816 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPIE                     ((uint32\_t)0x00000004)}}
\DoxyCodeLine{2817 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP1TRG                   ((uint32\_t)0x00000002)}}
\DoxyCodeLine{2818 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP1E                     ((uint32\_t)0x00000001)}}
\DoxyCodeLine{2819 }
\DoxyCodeLine{2820 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMASSR register  *************/}}
\DoxyCodeLine{2821 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS                  ((uint32\_t)0x0F000000)}}
\DoxyCodeLine{2822 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_0                ((uint32\_t)0x01000000)}}
\DoxyCodeLine{2823 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_1                ((uint32\_t)0x02000000)}}
\DoxyCodeLine{2824 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_2                ((uint32\_t)0x04000000)}}
\DoxyCodeLine{2825 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_3                ((uint32\_t)0x08000000)}}
\DoxyCodeLine{2826 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_SS                      ((uint32\_t)0x00007FFF)}}
\DoxyCodeLine{2827 }
\DoxyCodeLine{2828 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMBSSR register  *************/}}
\DoxyCodeLine{2829 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS                  ((uint32\_t)0x0F000000)}}
\DoxyCodeLine{2830 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_0                ((uint32\_t)0x01000000)}}
\DoxyCodeLine{2831 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_1                ((uint32\_t)0x02000000)}}
\DoxyCodeLine{2832 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_2                ((uint32\_t)0x04000000)}}
\DoxyCodeLine{2833 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_3                ((uint32\_t)0x08000000)}}
\DoxyCodeLine{2834 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_SS                      ((uint32\_t)0x00007FFF)}}
\DoxyCodeLine{2835 }
\DoxyCodeLine{2836 \textcolor{comment}{/********************  Bits definition for RTC\_BKP0R register  ****************/}}
\DoxyCodeLine{2837 \textcolor{preprocessor}{\#define RTC\_BKP0R                            ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{2838 }
\DoxyCodeLine{2839 \textcolor{comment}{/********************  Bits definition for RTC\_BKP1R register  ****************/}}
\DoxyCodeLine{2840 \textcolor{preprocessor}{\#define RTC\_BKP1R                            ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{2841 }
\DoxyCodeLine{2842 \textcolor{comment}{/********************  Bits definition for RTC\_BKP2R register  ****************/}}
\DoxyCodeLine{2843 \textcolor{preprocessor}{\#define RTC\_BKP2R                            ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{2844 }
\DoxyCodeLine{2845 \textcolor{comment}{/********************  Bits definition for RTC\_BKP3R register  ****************/}}
\DoxyCodeLine{2846 \textcolor{preprocessor}{\#define RTC\_BKP3R                            ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{2847 }
\DoxyCodeLine{2848 \textcolor{comment}{/********************  Bits definition for RTC\_BKP4R register  ****************/}}
\DoxyCodeLine{2849 \textcolor{preprocessor}{\#define RTC\_BKP4R                            ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{2850 }
\DoxyCodeLine{2851 \textcolor{comment}{/********************  Bits definition for RTC\_BKP5R register  ****************/}}
\DoxyCodeLine{2852 \textcolor{preprocessor}{\#define RTC\_BKP5R                            ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{2853 }
\DoxyCodeLine{2854 \textcolor{comment}{/********************  Bits definition for RTC\_BKP6R register  ****************/}}
\DoxyCodeLine{2855 \textcolor{preprocessor}{\#define RTC\_BKP6R                            ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{2856 }
\DoxyCodeLine{2857 \textcolor{comment}{/********************  Bits definition for RTC\_BKP7R register  ****************/}}
\DoxyCodeLine{2858 \textcolor{preprocessor}{\#define RTC\_BKP7R                            ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{2859 }
\DoxyCodeLine{2860 \textcolor{comment}{/********************  Bits definition for RTC\_BKP8R register  ****************/}}
\DoxyCodeLine{2861 \textcolor{preprocessor}{\#define RTC\_BKP8R                            ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{2862 }
\DoxyCodeLine{2863 \textcolor{comment}{/********************  Bits definition for RTC\_BKP9R register  ****************/}}
\DoxyCodeLine{2864 \textcolor{preprocessor}{\#define RTC\_BKP9R                            ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{2865 }
\DoxyCodeLine{2866 \textcolor{comment}{/********************  Bits definition for RTC\_BKP10R register  ***************/}}
\DoxyCodeLine{2867 \textcolor{preprocessor}{\#define RTC\_BKP10R                           ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{2868 }
\DoxyCodeLine{2869 \textcolor{comment}{/********************  Bits definition for RTC\_BKP11R register  ***************/}}
\DoxyCodeLine{2870 \textcolor{preprocessor}{\#define RTC\_BKP11R                           ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{2871 }
\DoxyCodeLine{2872 \textcolor{comment}{/********************  Bits definition for RTC\_BKP12R register  ***************/}}
\DoxyCodeLine{2873 \textcolor{preprocessor}{\#define RTC\_BKP12R                           ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{2874 }
\DoxyCodeLine{2875 \textcolor{comment}{/********************  Bits definition for RTC\_BKP13R register  ***************/}}
\DoxyCodeLine{2876 \textcolor{preprocessor}{\#define RTC\_BKP13R                           ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{2877 }
\DoxyCodeLine{2878 \textcolor{comment}{/********************  Bits definition for RTC\_BKP14R register  ***************/}}
\DoxyCodeLine{2879 \textcolor{preprocessor}{\#define RTC\_BKP14R                           ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{2880 }
\DoxyCodeLine{2881 \textcolor{comment}{/********************  Bits definition for RTC\_BKP15R register  ***************/}}
\DoxyCodeLine{2882 \textcolor{preprocessor}{\#define RTC\_BKP15R                           ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{2883 }
\DoxyCodeLine{2884 \textcolor{comment}{/********************  Bits definition for RTC\_BKP16R register  ***************/}}
\DoxyCodeLine{2885 \textcolor{preprocessor}{\#define RTC\_BKP16R                           ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{2886 }
\DoxyCodeLine{2887 \textcolor{comment}{/********************  Bits definition for RTC\_BKP17R register  ***************/}}
\DoxyCodeLine{2888 \textcolor{preprocessor}{\#define RTC\_BKP17R                           ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{2889 }
\DoxyCodeLine{2890 \textcolor{comment}{/********************  Bits definition for RTC\_BKP18R register  ***************/}}
\DoxyCodeLine{2891 \textcolor{preprocessor}{\#define RTC\_BKP18R                           ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{2892 }
\DoxyCodeLine{2893 \textcolor{comment}{/********************  Bits definition for RTC\_BKP19R register  ***************/}}
\DoxyCodeLine{2894 \textcolor{preprocessor}{\#define RTC\_BKP19R                           ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{2895 }
\DoxyCodeLine{2896 }
\DoxyCodeLine{2897 }
\DoxyCodeLine{2898 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2899 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2900 \textcolor{comment}{/*                          SD host Interface                                 */}}
\DoxyCodeLine{2901 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2902 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2903 \textcolor{comment}{/******************  Bit definition for SDIO\_POWER register  ******************/}}
\DoxyCodeLine{2904 \textcolor{preprocessor}{\#define  SDIO\_POWER\_PWRCTRL                  ((uint32\_t)0x03)               }}
\DoxyCodeLine{2905 \textcolor{preprocessor}{\#define  SDIO\_POWER\_PWRCTRL\_0                ((uint32\_t)0x01)               }}
\DoxyCodeLine{2906 \textcolor{preprocessor}{\#define  SDIO\_POWER\_PWRCTRL\_1                ((uint32\_t)0x02)               }}
\DoxyCodeLine{2908 \textcolor{comment}{/******************  Bit definition for SDIO\_CLKCR register  ******************/}}
\DoxyCodeLine{2909 \textcolor{preprocessor}{\#define  SDIO\_CLKCR\_CLKDIV                   ((uint32\_t)0x00FF)            }}
\DoxyCodeLine{2910 \textcolor{preprocessor}{\#define  SDIO\_CLKCR\_CLKEN                    ((uint32\_t)0x0100)            }}
\DoxyCodeLine{2911 \textcolor{preprocessor}{\#define  SDIO\_CLKCR\_PWRSAV                   ((uint32\_t)0x0200)            }}
\DoxyCodeLine{2912 \textcolor{preprocessor}{\#define  SDIO\_CLKCR\_BYPASS                   ((uint32\_t)0x0400)            }}
\DoxyCodeLine{2914 \textcolor{preprocessor}{\#define  SDIO\_CLKCR\_WIDBUS                   ((uint32\_t)0x1800)            }}
\DoxyCodeLine{2915 \textcolor{preprocessor}{\#define  SDIO\_CLKCR\_WIDBUS\_0                 ((uint32\_t)0x0800)            }}
\DoxyCodeLine{2916 \textcolor{preprocessor}{\#define  SDIO\_CLKCR\_WIDBUS\_1                 ((uint32\_t)0x1000)            }}
\DoxyCodeLine{2918 \textcolor{preprocessor}{\#define  SDIO\_CLKCR\_NEGEDGE                  ((uint32\_t)0x2000)            }}
\DoxyCodeLine{2919 \textcolor{preprocessor}{\#define  SDIO\_CLKCR\_HWFC\_EN                  ((uint32\_t)0x4000)            }}
\DoxyCodeLine{2921 \textcolor{comment}{/*******************  Bit definition for SDIO\_ARG register  *******************/}}
\DoxyCodeLine{2922 \textcolor{preprocessor}{\#define  SDIO\_ARG\_CMDARG                     ((uint32\_t)0xFFFFFFFF)            }}
\DoxyCodeLine{2924 \textcolor{comment}{/*******************  Bit definition for SDIO\_CMD register  *******************/}}
\DoxyCodeLine{2925 \textcolor{preprocessor}{\#define  SDIO\_CMD\_CMDINDEX                   ((uint32\_t)0x003F)            }}
\DoxyCodeLine{2927 \textcolor{preprocessor}{\#define  SDIO\_CMD\_WAITRESP                   ((uint32\_t)0x00C0)            }}
\DoxyCodeLine{2928 \textcolor{preprocessor}{\#define  SDIO\_CMD\_WAITRESP\_0                 ((uint32\_t)0x0040)            }}
\DoxyCodeLine{2929 \textcolor{preprocessor}{\#define  SDIO\_CMD\_WAITRESP\_1                 ((uint32\_t)0x0080)            }}
\DoxyCodeLine{2931 \textcolor{preprocessor}{\#define  SDIO\_CMD\_WAITINT                    ((uint32\_t)0x0100)            }}
\DoxyCodeLine{2932 \textcolor{preprocessor}{\#define  SDIO\_CMD\_WAITPEND                   ((uint32\_t)0x0200)            }}
\DoxyCodeLine{2933 \textcolor{preprocessor}{\#define  SDIO\_CMD\_CPSMEN                     ((uint32\_t)0x0400)            }}
\DoxyCodeLine{2934 \textcolor{preprocessor}{\#define  SDIO\_CMD\_SDIOSUSPEND                ((uint32\_t)0x0800)            }}
\DoxyCodeLine{2935 \textcolor{preprocessor}{\#define  SDIO\_CMD\_ENCMDCOMPL                 ((uint32\_t)0x1000)            }}
\DoxyCodeLine{2936 \textcolor{preprocessor}{\#define  SDIO\_CMD\_NIEN                       ((uint32\_t)0x2000)            }}
\DoxyCodeLine{2937 \textcolor{preprocessor}{\#define  SDIO\_CMD\_CEATACMD                   ((uint32\_t)0x4000)            }}
\DoxyCodeLine{2939 \textcolor{comment}{/*****************  Bit definition for SDIO\_RESPCMD register  *****************/}}
\DoxyCodeLine{2940 \textcolor{preprocessor}{\#define  SDIO\_RESPCMD\_RESPCMD                ((uint32\_t)0x3F)               }}
\DoxyCodeLine{2942 \textcolor{comment}{/******************  Bit definition for SDIO\_RESP0 register  ******************/}}
\DoxyCodeLine{2943 \textcolor{preprocessor}{\#define  SDIO\_RESP0\_CARDSTATUS0              ((uint32\_t)0xFFFFFFFF)        }}
\DoxyCodeLine{2945 \textcolor{comment}{/******************  Bit definition for SDIO\_RESP1 register  ******************/}}
\DoxyCodeLine{2946 \textcolor{preprocessor}{\#define  SDIO\_RESP1\_CARDSTATUS1              ((uint32\_t)0xFFFFFFFF)        }}
\DoxyCodeLine{2948 \textcolor{comment}{/******************  Bit definition for SDIO\_RESP2 register  ******************/}}
\DoxyCodeLine{2949 \textcolor{preprocessor}{\#define  SDIO\_RESP2\_CARDSTATUS2              ((uint32\_t)0xFFFFFFFF)        }}
\DoxyCodeLine{2951 \textcolor{comment}{/******************  Bit definition for SDIO\_RESP3 register  ******************/}}
\DoxyCodeLine{2952 \textcolor{preprocessor}{\#define  SDIO\_RESP3\_CARDSTATUS3              ((uint32\_t)0xFFFFFFFF)        }}
\DoxyCodeLine{2954 \textcolor{comment}{/******************  Bit definition for SDIO\_RESP4 register  ******************/}}
\DoxyCodeLine{2955 \textcolor{preprocessor}{\#define  SDIO\_RESP4\_CARDSTATUS4              ((uint32\_t)0xFFFFFFFF)        }}
\DoxyCodeLine{2957 \textcolor{comment}{/******************  Bit definition for SDIO\_DTIMER register  *****************/}}
\DoxyCodeLine{2958 \textcolor{preprocessor}{\#define  SDIO\_DTIMER\_DATATIME                ((uint32\_t)0xFFFFFFFF)        }}
\DoxyCodeLine{2960 \textcolor{comment}{/******************  Bit definition for SDIO\_DLEN register  *******************/}}
\DoxyCodeLine{2961 \textcolor{preprocessor}{\#define  SDIO\_DLEN\_DATALENGTH                ((uint32\_t)0x01FFFFFF)        }}
\DoxyCodeLine{2963 \textcolor{comment}{/******************  Bit definition for SDIO\_DCTRL register  ******************/}}
\DoxyCodeLine{2964 \textcolor{preprocessor}{\#define  SDIO\_DCTRL\_DTEN                     ((uint32\_t)0x0001)            }}
\DoxyCodeLine{2965 \textcolor{preprocessor}{\#define  SDIO\_DCTRL\_DTDIR                    ((uint32\_t)0x0002)            }}
\DoxyCodeLine{2966 \textcolor{preprocessor}{\#define  SDIO\_DCTRL\_DTMODE                   ((uint32\_t)0x0004)            }}
\DoxyCodeLine{2967 \textcolor{preprocessor}{\#define  SDIO\_DCTRL\_DMAEN                    ((uint32\_t)0x0008)            }}
\DoxyCodeLine{2969 \textcolor{preprocessor}{\#define  SDIO\_DCTRL\_DBLOCKSIZE               ((uint32\_t)0x00F0)            }}
\DoxyCodeLine{2970 \textcolor{preprocessor}{\#define  SDIO\_DCTRL\_DBLOCKSIZE\_0             ((uint32\_t)0x0010)            }}
\DoxyCodeLine{2971 \textcolor{preprocessor}{\#define  SDIO\_DCTRL\_DBLOCKSIZE\_1             ((uint32\_t)0x0020)            }}
\DoxyCodeLine{2972 \textcolor{preprocessor}{\#define  SDIO\_DCTRL\_DBLOCKSIZE\_2             ((uint32\_t)0x0040)            }}
\DoxyCodeLine{2973 \textcolor{preprocessor}{\#define  SDIO\_DCTRL\_DBLOCKSIZE\_3             ((uint32\_t)0x0080)            }}
\DoxyCodeLine{2975 \textcolor{preprocessor}{\#define  SDIO\_DCTRL\_RWSTART                  ((uint32\_t)0x0100)            }}
\DoxyCodeLine{2976 \textcolor{preprocessor}{\#define  SDIO\_DCTRL\_RWSTOP                   ((uint32\_t)0x0200)            }}
\DoxyCodeLine{2977 \textcolor{preprocessor}{\#define  SDIO\_DCTRL\_RWMOD                    ((uint32\_t)0x0400)            }}
\DoxyCodeLine{2978 \textcolor{preprocessor}{\#define  SDIO\_DCTRL\_SDIOEN                   ((uint32\_t)0x0800)            }}
\DoxyCodeLine{2980 \textcolor{comment}{/******************  Bit definition for SDIO\_DCOUNT register  *****************/}}
\DoxyCodeLine{2981 \textcolor{preprocessor}{\#define  SDIO\_DCOUNT\_DATACOUNT               ((uint32\_t)0x01FFFFFF)        }}
\DoxyCodeLine{2983 \textcolor{comment}{/******************  Bit definition for SDIO\_STA register  ********************/}}
\DoxyCodeLine{2984 \textcolor{preprocessor}{\#define  SDIO\_STA\_CCRCFAIL                   ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{2985 \textcolor{preprocessor}{\#define  SDIO\_STA\_DCRCFAIL                   ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{2986 \textcolor{preprocessor}{\#define  SDIO\_STA\_CTIMEOUT                   ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{2987 \textcolor{preprocessor}{\#define  SDIO\_STA\_DTIMEOUT                   ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{2988 \textcolor{preprocessor}{\#define  SDIO\_STA\_TXUNDERR                   ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{2989 \textcolor{preprocessor}{\#define  SDIO\_STA\_RXOVERR                    ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{2990 \textcolor{preprocessor}{\#define  SDIO\_STA\_CMDREND                    ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{2991 \textcolor{preprocessor}{\#define  SDIO\_STA\_CMDSENT                    ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{2992 \textcolor{preprocessor}{\#define  SDIO\_STA\_DATAEND                    ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{2993 \textcolor{preprocessor}{\#define  SDIO\_STA\_STBITERR                   ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{2994 \textcolor{preprocessor}{\#define  SDIO\_STA\_DBCKEND                    ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{2995 \textcolor{preprocessor}{\#define  SDIO\_STA\_CMDACT                     ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{2996 \textcolor{preprocessor}{\#define  SDIO\_STA\_TXACT                      ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{2997 \textcolor{preprocessor}{\#define  SDIO\_STA\_RXACT                      ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{2998 \textcolor{preprocessor}{\#define  SDIO\_STA\_TXFIFOHE                   ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{2999 \textcolor{preprocessor}{\#define  SDIO\_STA\_RXFIFOHF                   ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{3000 \textcolor{preprocessor}{\#define  SDIO\_STA\_TXFIFOF                    ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{3001 \textcolor{preprocessor}{\#define  SDIO\_STA\_RXFIFOF                    ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{3002 \textcolor{preprocessor}{\#define  SDIO\_STA\_TXFIFOE                    ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{3003 \textcolor{preprocessor}{\#define  SDIO\_STA\_RXFIFOE                    ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{3004 \textcolor{preprocessor}{\#define  SDIO\_STA\_TXDAVL                     ((uint32\_t)0x00100000)        }}
\DoxyCodeLine{3005 \textcolor{preprocessor}{\#define  SDIO\_STA\_RXDAVL                     ((uint32\_t)0x00200000)        }}
\DoxyCodeLine{3006 \textcolor{preprocessor}{\#define  SDIO\_STA\_SDIOIT                     ((uint32\_t)0x00400000)        }}
\DoxyCodeLine{3007 \textcolor{preprocessor}{\#define  SDIO\_STA\_CEATAEND                   ((uint32\_t)0x00800000)        }}
\DoxyCodeLine{3009 \textcolor{comment}{/*******************  Bit definition for SDIO\_ICR register  *******************/}}
\DoxyCodeLine{3010 \textcolor{preprocessor}{\#define  SDIO\_ICR\_CCRCFAILC                  ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{3011 \textcolor{preprocessor}{\#define  SDIO\_ICR\_DCRCFAILC                  ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{3012 \textcolor{preprocessor}{\#define  SDIO\_ICR\_CTIMEOUTC                  ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{3013 \textcolor{preprocessor}{\#define  SDIO\_ICR\_DTIMEOUTC                  ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{3014 \textcolor{preprocessor}{\#define  SDIO\_ICR\_TXUNDERRC                  ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{3015 \textcolor{preprocessor}{\#define  SDIO\_ICR\_RXOVERRC                   ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{3016 \textcolor{preprocessor}{\#define  SDIO\_ICR\_CMDRENDC                   ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{3017 \textcolor{preprocessor}{\#define  SDIO\_ICR\_CMDSENTC                   ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{3018 \textcolor{preprocessor}{\#define  SDIO\_ICR\_DATAENDC                   ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{3019 \textcolor{preprocessor}{\#define  SDIO\_ICR\_STBITERRC                  ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{3020 \textcolor{preprocessor}{\#define  SDIO\_ICR\_DBCKENDC                   ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{3021 \textcolor{preprocessor}{\#define  SDIO\_ICR\_SDIOITC                    ((uint32\_t)0x00400000)        }}
\DoxyCodeLine{3022 \textcolor{preprocessor}{\#define  SDIO\_ICR\_CEATAENDC                  ((uint32\_t)0x00800000)        }}
\DoxyCodeLine{3024 \textcolor{comment}{/******************  Bit definition for SDIO\_MASK register  *******************/}}
\DoxyCodeLine{3025 \textcolor{preprocessor}{\#define  SDIO\_MASK\_CCRCFAILIE                ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{3026 \textcolor{preprocessor}{\#define  SDIO\_MASK\_DCRCFAILIE                ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{3027 \textcolor{preprocessor}{\#define  SDIO\_MASK\_CTIMEOUTIE                ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{3028 \textcolor{preprocessor}{\#define  SDIO\_MASK\_DTIMEOUTIE                ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{3029 \textcolor{preprocessor}{\#define  SDIO\_MASK\_TXUNDERRIE                ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{3030 \textcolor{preprocessor}{\#define  SDIO\_MASK\_RXOVERRIE                 ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{3031 \textcolor{preprocessor}{\#define  SDIO\_MASK\_CMDRENDIE                 ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{3032 \textcolor{preprocessor}{\#define  SDIO\_MASK\_CMDSENTIE                 ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{3033 \textcolor{preprocessor}{\#define  SDIO\_MASK\_DATAENDIE                 ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{3034 \textcolor{preprocessor}{\#define  SDIO\_MASK\_STBITERRIE                ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{3035 \textcolor{preprocessor}{\#define  SDIO\_MASK\_DBCKENDIE                 ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{3036 \textcolor{preprocessor}{\#define  SDIO\_MASK\_CMDACTIE                  ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{3037 \textcolor{preprocessor}{\#define  SDIO\_MASK\_TXACTIE                   ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{3038 \textcolor{preprocessor}{\#define  SDIO\_MASK\_RXACTIE                   ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{3039 \textcolor{preprocessor}{\#define  SDIO\_MASK\_TXFIFOHEIE                ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{3040 \textcolor{preprocessor}{\#define  SDIO\_MASK\_RXFIFOHFIE                ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{3041 \textcolor{preprocessor}{\#define  SDIO\_MASK\_TXFIFOFIE                 ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{3042 \textcolor{preprocessor}{\#define  SDIO\_MASK\_RXFIFOFIE                 ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{3043 \textcolor{preprocessor}{\#define  SDIO\_MASK\_TXFIFOEIE                 ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{3044 \textcolor{preprocessor}{\#define  SDIO\_MASK\_RXFIFOEIE                 ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{3045 \textcolor{preprocessor}{\#define  SDIO\_MASK\_TXDAVLIE                  ((uint32\_t)0x00100000)        }}
\DoxyCodeLine{3046 \textcolor{preprocessor}{\#define  SDIO\_MASK\_RXDAVLIE                  ((uint32\_t)0x00200000)        }}
\DoxyCodeLine{3047 \textcolor{preprocessor}{\#define  SDIO\_MASK\_SDIOITIE                  ((uint32\_t)0x00400000)        }}
\DoxyCodeLine{3048 \textcolor{preprocessor}{\#define  SDIO\_MASK\_CEATAENDIE                ((uint32\_t)0x00800000)        }}
\DoxyCodeLine{3050 \textcolor{comment}{/*****************  Bit definition for SDIO\_FIFOCNT register  *****************/}}
\DoxyCodeLine{3051 \textcolor{preprocessor}{\#define  SDIO\_FIFOCNT\_FIFOCOUNT              ((uint32\_t)0x00FFFFFF)        }}
\DoxyCodeLine{3053 \textcolor{comment}{/******************  Bit definition for SDIO\_FIFO register  *******************/}}
\DoxyCodeLine{3054 \textcolor{preprocessor}{\#define  SDIO\_FIFO\_FIFODATA                  ((uint32\_t)0xFFFFFFFF)        }}
\DoxyCodeLine{3056 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3057 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3058 \textcolor{comment}{/*                        Serial Peripheral Interface                         */}}
\DoxyCodeLine{3059 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3060 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3061 \textcolor{comment}{/*******************  Bit definition for SPI\_CR1 register  ********************/}}
\DoxyCodeLine{3062 \textcolor{preprocessor}{\#define  SPI\_CR1\_CPHA                        ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{3063 \textcolor{preprocessor}{\#define  SPI\_CR1\_CPOL                        ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{3064 \textcolor{preprocessor}{\#define  SPI\_CR1\_MSTR                        ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{3066 \textcolor{preprocessor}{\#define  SPI\_CR1\_BR                          ((uint32\_t)0x00000038)            }}
\DoxyCodeLine{3067 \textcolor{preprocessor}{\#define  SPI\_CR1\_BR\_0                        ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{3068 \textcolor{preprocessor}{\#define  SPI\_CR1\_BR\_1                        ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{3069 \textcolor{preprocessor}{\#define  SPI\_CR1\_BR\_2                        ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{3071 \textcolor{preprocessor}{\#define  SPI\_CR1\_SPE                         ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{3072 \textcolor{preprocessor}{\#define  SPI\_CR1\_LSBFIRST                    ((uint32\_t)0x00000080)            }}
\DoxyCodeLine{3073 \textcolor{preprocessor}{\#define  SPI\_CR1\_SSI                         ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{3074 \textcolor{preprocessor}{\#define  SPI\_CR1\_SSM                         ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{3075 \textcolor{preprocessor}{\#define  SPI\_CR1\_RXONLY                      ((uint32\_t)0x00000400)            }}
\DoxyCodeLine{3076 \textcolor{preprocessor}{\#define  SPI\_CR1\_DFF                         ((uint32\_t)0x00000800)            }}
\DoxyCodeLine{3077 \textcolor{preprocessor}{\#define  SPI\_CR1\_CRCNEXT                     ((uint32\_t)0x00001000)            }}
\DoxyCodeLine{3078 \textcolor{preprocessor}{\#define  SPI\_CR1\_CRCEN                       ((uint32\_t)0x00002000)            }}
\DoxyCodeLine{3079 \textcolor{preprocessor}{\#define  SPI\_CR1\_BIDIOE                      ((uint32\_t)0x00004000)            }}
\DoxyCodeLine{3080 \textcolor{preprocessor}{\#define  SPI\_CR1\_BIDIMODE                    ((uint32\_t)0x00008000)            }}
\DoxyCodeLine{3082 \textcolor{comment}{/*******************  Bit definition for SPI\_CR2 register  ********************/}}
\DoxyCodeLine{3083 \textcolor{preprocessor}{\#define  SPI\_CR2\_RXDMAEN                     ((uint32\_t)0x00000001)               }}
\DoxyCodeLine{3084 \textcolor{preprocessor}{\#define  SPI\_CR2\_TXDMAEN                     ((uint32\_t)0x00000002)               }}
\DoxyCodeLine{3085 \textcolor{preprocessor}{\#define  SPI\_CR2\_SSOE                        ((uint32\_t)0x00000004)               }}
\DoxyCodeLine{3086 \textcolor{preprocessor}{\#define  SPI\_CR2\_FRF                         ((uint32\_t)0x00000010)               }}
\DoxyCodeLine{3087 \textcolor{preprocessor}{\#define  SPI\_CR2\_ERRIE                       ((uint32\_t)0x00000020)               }}
\DoxyCodeLine{3088 \textcolor{preprocessor}{\#define  SPI\_CR2\_RXNEIE                      ((uint32\_t)0x00000040)               }}
\DoxyCodeLine{3089 \textcolor{preprocessor}{\#define  SPI\_CR2\_TXEIE                       ((uint32\_t)0x00000080)               }}
\DoxyCodeLine{3091 \textcolor{comment}{/********************  Bit definition for SPI\_SR register  ********************/}}
\DoxyCodeLine{3092 \textcolor{preprocessor}{\#define  SPI\_SR\_RXNE                         ((uint32\_t)0x00000001)               }}
\DoxyCodeLine{3093 \textcolor{preprocessor}{\#define  SPI\_SR\_TXE                          ((uint32\_t)0x00000002)               }}
\DoxyCodeLine{3094 \textcolor{preprocessor}{\#define  SPI\_SR\_CHSIDE                       ((uint32\_t)0x00000004)               }}
\DoxyCodeLine{3095 \textcolor{preprocessor}{\#define  SPI\_SR\_UDR                          ((uint32\_t)0x00000008)               }}
\DoxyCodeLine{3096 \textcolor{preprocessor}{\#define  SPI\_SR\_CRCERR                       ((uint32\_t)0x00000010)               }}
\DoxyCodeLine{3097 \textcolor{preprocessor}{\#define  SPI\_SR\_MODF                         ((uint32\_t)0x00000020)               }}
\DoxyCodeLine{3098 \textcolor{preprocessor}{\#define  SPI\_SR\_OVR                          ((uint32\_t)0x00000040)               }}
\DoxyCodeLine{3099 \textcolor{preprocessor}{\#define  SPI\_SR\_BSY                          ((uint32\_t)0x00000080)               }}
\DoxyCodeLine{3100 \textcolor{preprocessor}{\#define  SPI\_SR\_FRE                          ((uint32\_t)0x00000100)               }}
\DoxyCodeLine{3102 \textcolor{comment}{/********************  Bit definition for SPI\_DR register  ********************/}}
\DoxyCodeLine{3103 \textcolor{preprocessor}{\#define  SPI\_DR\_DR                           ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{3105 \textcolor{comment}{/*******************  Bit definition for SPI\_CRCPR register  ******************/}}
\DoxyCodeLine{3106 \textcolor{preprocessor}{\#define  SPI\_CRCPR\_CRCPOLY                   ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{3108 \textcolor{comment}{/******************  Bit definition for SPI\_RXCRCR register  ******************/}}
\DoxyCodeLine{3109 \textcolor{preprocessor}{\#define  SPI\_RXCRCR\_RXCRC                    ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{3111 \textcolor{comment}{/******************  Bit definition for SPI\_TXCRCR register  ******************/}}
\DoxyCodeLine{3112 \textcolor{preprocessor}{\#define  SPI\_TXCRCR\_TXCRC                    ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{3114 \textcolor{comment}{/******************  Bit definition for SPI\_I2SCFGR register  *****************/}}
\DoxyCodeLine{3115 \textcolor{preprocessor}{\#define  SPI\_I2SCFGR\_CHLEN                   ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{3117 \textcolor{preprocessor}{\#define  SPI\_I2SCFGR\_DATLEN                  ((uint32\_t)0x00000006)            }}
\DoxyCodeLine{3118 \textcolor{preprocessor}{\#define  SPI\_I2SCFGR\_DATLEN\_0                ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{3119 \textcolor{preprocessor}{\#define  SPI\_I2SCFGR\_DATLEN\_1                ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{3121 \textcolor{preprocessor}{\#define  SPI\_I2SCFGR\_CKPOL                   ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{3123 \textcolor{preprocessor}{\#define  SPI\_I2SCFGR\_I2SSTD                  ((uint32\_t)0x00000030)            }}
\DoxyCodeLine{3124 \textcolor{preprocessor}{\#define  SPI\_I2SCFGR\_I2SSTD\_0                ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{3125 \textcolor{preprocessor}{\#define  SPI\_I2SCFGR\_I2SSTD\_1                ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{3127 \textcolor{preprocessor}{\#define  SPI\_I2SCFGR\_PCMSYNC                 ((uint32\_t)0x00000080)            }}
\DoxyCodeLine{3129 \textcolor{preprocessor}{\#define  SPI\_I2SCFGR\_I2SCFG                  ((uint32\_t)0x00000300)            }}
\DoxyCodeLine{3130 \textcolor{preprocessor}{\#define  SPI\_I2SCFGR\_I2SCFG\_0                ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{3131 \textcolor{preprocessor}{\#define  SPI\_I2SCFGR\_I2SCFG\_1                ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{3133 \textcolor{preprocessor}{\#define  SPI\_I2SCFGR\_I2SE                    ((uint32\_t)0x00000400)            }}
\DoxyCodeLine{3134 \textcolor{preprocessor}{\#define  SPI\_I2SCFGR\_I2SMOD                  ((uint32\_t)0x00000800)            }}
\DoxyCodeLine{3136 \textcolor{comment}{/******************  Bit definition for SPI\_I2SPR register  *******************/}}
\DoxyCodeLine{3137 \textcolor{preprocessor}{\#define  SPI\_I2SPR\_I2SDIV                    ((uint32\_t)0x000000FF)            }}
\DoxyCodeLine{3138 \textcolor{preprocessor}{\#define  SPI\_I2SPR\_ODD                       ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{3139 \textcolor{preprocessor}{\#define  SPI\_I2SPR\_MCKOE                     ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{3141 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3142 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3143 \textcolor{comment}{/*                                 SYSCFG                                     */}}
\DoxyCodeLine{3144 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3145 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3146 \textcolor{comment}{/******************  Bit definition for SYSCFG\_MEMRMP register  ***************/}  }
\DoxyCodeLine{3147 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE          ((uint32\_t)0x00000007) }}
\DoxyCodeLine{3148 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE\_0        ((uint32\_t)0x00000001)}}
\DoxyCodeLine{3149 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE\_1        ((uint32\_t)0x00000002)}}
\DoxyCodeLine{3150 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE\_2        ((uint32\_t)0x00000004)}}
\DoxyCodeLine{3151 }
\DoxyCodeLine{3152 \textcolor{comment}{/******************  Bit definition for SYSCFG\_PMC register  ******************/}}
\DoxyCodeLine{3153 \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADC1DC2              ((uint32\_t)0x00010000) }}
\DoxyCodeLine{3155 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR1 register  ***************/}}
\DoxyCodeLine{3156 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0            ((uint32\_t)0x000F) }}
\DoxyCodeLine{3157 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1            ((uint32\_t)0x00F0) }}
\DoxyCodeLine{3158 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2            ((uint32\_t)0x0F00) }}
\DoxyCodeLine{3159 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3            ((uint32\_t)0xF000) }}
\DoxyCodeLine{3163 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PA         ((uint32\_t)0x0000) }}
\DoxyCodeLine{3164 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PB         ((uint32\_t)0x0001) }}
\DoxyCodeLine{3165 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PC         ((uint32\_t)0x0002) }}
\DoxyCodeLine{3166 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PD         ((uint32\_t)0x0003) }}
\DoxyCodeLine{3167 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PE         ((uint32\_t)0x0004) }}
\DoxyCodeLine{3168 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PH         ((uint32\_t)0x0007) }}
\DoxyCodeLine{3173 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PA         ((uint32\_t)0x0000) }}
\DoxyCodeLine{3174 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PB         ((uint32\_t)0x0010) }}
\DoxyCodeLine{3175 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PC         ((uint32\_t)0x0020) }}
\DoxyCodeLine{3176 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PD         ((uint32\_t)0x0030) }}
\DoxyCodeLine{3177 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PE         ((uint32\_t)0x0040) }}
\DoxyCodeLine{3178 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PH         ((uint32\_t)0x0070) }}
\DoxyCodeLine{3183 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PA         ((uint32\_t)0x0000) }}
\DoxyCodeLine{3184 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PB         ((uint32\_t)0x0100) }}
\DoxyCodeLine{3185 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PC         ((uint32\_t)0x0200) }}
\DoxyCodeLine{3186 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PD         ((uint32\_t)0x0300) }}
\DoxyCodeLine{3187 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PE         ((uint32\_t)0x0400) }}
\DoxyCodeLine{3188 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PH         ((uint32\_t)0x0700) }}
\DoxyCodeLine{3193 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PA         ((uint32\_t)0x0000) }}
\DoxyCodeLine{3194 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PB         ((uint32\_t)0x1000) }}
\DoxyCodeLine{3195 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PC         ((uint32\_t)0x2000) }}
\DoxyCodeLine{3196 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PD         ((uint32\_t)0x3000) }}
\DoxyCodeLine{3197 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PE         ((uint32\_t)0x4000) }}
\DoxyCodeLine{3198 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PH         ((uint32\_t)0x7000) }}
\DoxyCodeLine{3200 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR2 register  ***************/}}
\DoxyCodeLine{3201 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4            ((uint32\_t)0x000F) }}
\DoxyCodeLine{3202 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5            ((uint32\_t)0x00F0) }}
\DoxyCodeLine{3203 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6            ((uint32\_t)0x0F00) }}
\DoxyCodeLine{3204 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7            ((uint32\_t)0xF000) }}
\DoxyCodeLine{3208 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PA         ((uint32\_t)0x0000) }}
\DoxyCodeLine{3209 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PB         ((uint32\_t)0x0001) }}
\DoxyCodeLine{3210 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PC         ((uint32\_t)0x0002) }}
\DoxyCodeLine{3211 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PD         ((uint32\_t)0x0003) }}
\DoxyCodeLine{3212 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PE         ((uint32\_t)0x0004) }}
\DoxyCodeLine{3213 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PH         ((uint32\_t)0x0007) }}
\DoxyCodeLine{3218 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PA         ((uint32\_t)0x0000) }}
\DoxyCodeLine{3219 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PB         ((uint32\_t)0x0010) }}
\DoxyCodeLine{3220 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PC         ((uint32\_t)0x0020) }}
\DoxyCodeLine{3221 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PD         ((uint32\_t)0x0030) }}
\DoxyCodeLine{3222 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PE         ((uint32\_t)0x0040) }}
\DoxyCodeLine{3223 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PH         ((uint32\_t)0x0070) }}
\DoxyCodeLine{3228 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PA         ((uint32\_t)0x0000) }}
\DoxyCodeLine{3229 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PB         ((uint32\_t)0x0100) }}
\DoxyCodeLine{3230 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PC         ((uint32\_t)0x0200) }}
\DoxyCodeLine{3231 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PD         ((uint32\_t)0x0300) }}
\DoxyCodeLine{3232 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PE         ((uint32\_t)0x0400) }}
\DoxyCodeLine{3233 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PH         ((uint32\_t)0x0700) }}
\DoxyCodeLine{3238 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PA         ((uint32\_t)0x0000) }}
\DoxyCodeLine{3239 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PB         ((uint32\_t)0x1000) }}
\DoxyCodeLine{3240 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PC         ((uint32\_t)0x2000) }}
\DoxyCodeLine{3241 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PD         ((uint32\_t)0x3000) }}
\DoxyCodeLine{3242 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PE         ((uint32\_t)0x4000) }}
\DoxyCodeLine{3243 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PH         ((uint32\_t)0x7000) }}
\DoxyCodeLine{3246 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR3 register  ***************/}}
\DoxyCodeLine{3247 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8            ((uint32\_t)0x000F) }}
\DoxyCodeLine{3248 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9            ((uint32\_t)0x00F0) }}
\DoxyCodeLine{3249 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10           ((uint32\_t)0x0F00) }}
\DoxyCodeLine{3250 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11           ((uint32\_t)0xF000) }}
\DoxyCodeLine{3255 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PA         ((uint32\_t)0x0000) }}
\DoxyCodeLine{3256 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PB         ((uint32\_t)0x0001) }}
\DoxyCodeLine{3257 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PC         ((uint32\_t)0x0002) }}
\DoxyCodeLine{3258 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PD         ((uint32\_t)0x0003) }}
\DoxyCodeLine{3259 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PE         ((uint32\_t)0x0004) }}
\DoxyCodeLine{3260 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PH         ((uint32\_t)0x0007) }}
\DoxyCodeLine{3265 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PA         ((uint32\_t)0x0000) }}
\DoxyCodeLine{3266 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PB         ((uint32\_t)0x0010) }}
\DoxyCodeLine{3267 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PC         ((uint32\_t)0x0020) }}
\DoxyCodeLine{3268 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PD         ((uint32\_t)0x0030) }}
\DoxyCodeLine{3269 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PE         ((uint32\_t)0x0040) }}
\DoxyCodeLine{3270 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PH         ((uint32\_t)0x0070) }}
\DoxyCodeLine{3275 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PA        ((uint32\_t)0x0000) }}
\DoxyCodeLine{3276 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PB        ((uint32\_t)0x0100) }}
\DoxyCodeLine{3277 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PC        ((uint32\_t)0x0200) }}
\DoxyCodeLine{3278 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PD        ((uint32\_t)0x0300) }}
\DoxyCodeLine{3279 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PE        ((uint32\_t)0x0400) }}
\DoxyCodeLine{3280 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PH        ((uint32\_t)0x0700) }}
\DoxyCodeLine{3285 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PA        ((uint32\_t)0x0000) }}
\DoxyCodeLine{3286 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PB        ((uint32\_t)0x1000) }}
\DoxyCodeLine{3287 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PC        ((uint32\_t)0x2000) }}
\DoxyCodeLine{3288 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PD        ((uint32\_t)0x3000) }}
\DoxyCodeLine{3289 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PE        ((uint32\_t)0x4000) }}
\DoxyCodeLine{3290 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PH        ((uint32\_t)0x7000) }}
\DoxyCodeLine{3292 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR4 register  ***************/}}
\DoxyCodeLine{3293 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12           ((uint32\_t)0x000F) }}
\DoxyCodeLine{3294 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13           ((uint32\_t)0x00F0) }}
\DoxyCodeLine{3295 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14           ((uint32\_t)0x0F00) }}
\DoxyCodeLine{3296 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15           ((uint32\_t)0xF000) }}
\DoxyCodeLine{3300 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PA        ((uint32\_t)0x0000) }}
\DoxyCodeLine{3301 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PB        ((uint32\_t)0x0001) }}
\DoxyCodeLine{3302 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PC        ((uint32\_t)0x0002) }}
\DoxyCodeLine{3303 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PD        ((uint32\_t)0x0003) }}
\DoxyCodeLine{3304 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PE        ((uint32\_t)0x0004) }}
\DoxyCodeLine{3305 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PH        ((uint32\_t)0x0007) }}
\DoxyCodeLine{3310 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PA        ((uint32\_t)0x0000) }}
\DoxyCodeLine{3311 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PB        ((uint32\_t)0x0010) }}
\DoxyCodeLine{3312 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PC        ((uint32\_t)0x0020) }}
\DoxyCodeLine{3313 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PD        ((uint32\_t)0x0030) }}
\DoxyCodeLine{3314 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PE        ((uint32\_t)0x0040) }}
\DoxyCodeLine{3315 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PH        ((uint32\_t)0x0070) }}
\DoxyCodeLine{3320 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PA        ((uint32\_t)0x0000) }}
\DoxyCodeLine{3321 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PB        ((uint32\_t)0x0100) }}
\DoxyCodeLine{3322 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PC        ((uint32\_t)0x0200) }}
\DoxyCodeLine{3323 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PD        ((uint32\_t)0x0300) }}
\DoxyCodeLine{3324 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PE        ((uint32\_t)0x0400) }}
\DoxyCodeLine{3325 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PH        ((uint32\_t)0x0700) }}
\DoxyCodeLine{3330 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PA        ((uint32\_t)0x0000) }}
\DoxyCodeLine{3331 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PB        ((uint32\_t)0x1000) }}
\DoxyCodeLine{3332 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PC        ((uint32\_t)0x2000) }}
\DoxyCodeLine{3333 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PD        ((uint32\_t)0x3000) }}
\DoxyCodeLine{3334 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PE        ((uint32\_t)0x4000) }}
\DoxyCodeLine{3335 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PH        ((uint32\_t)0x7000) }}
\DoxyCodeLine{3337 \textcolor{comment}{/******************  Bit definition for SYSCFG\_CMPCR register  ****************/}  }
\DoxyCodeLine{3338 \textcolor{preprocessor}{\#define SYSCFG\_CMPCR\_CMP\_PD             ((uint32\_t)0x00000001) }}
\DoxyCodeLine{3339 \textcolor{preprocessor}{\#define SYSCFG\_CMPCR\_READY              ((uint32\_t)0x00000100) }}
\DoxyCodeLine{3341 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3342 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3343 \textcolor{comment}{/*                                    TIM                                     */}}
\DoxyCodeLine{3344 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3345 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3346 \textcolor{comment}{/*******************  Bit definition for TIM\_CR1 register  ********************/}}
\DoxyCodeLine{3347 \textcolor{preprocessor}{\#define  TIM\_CR1\_CEN                         ((uint32\_t)0x0001)            }}
\DoxyCodeLine{3348 \textcolor{preprocessor}{\#define  TIM\_CR1\_UDIS                        ((uint32\_t)0x0002)            }}
\DoxyCodeLine{3349 \textcolor{preprocessor}{\#define  TIM\_CR1\_URS                         ((uint32\_t)0x0004)            }}
\DoxyCodeLine{3350 \textcolor{preprocessor}{\#define  TIM\_CR1\_OPM                         ((uint32\_t)0x0008)            }}
\DoxyCodeLine{3351 \textcolor{preprocessor}{\#define  TIM\_CR1\_DIR                         ((uint32\_t)0x0010)            }}
\DoxyCodeLine{3353 \textcolor{preprocessor}{\#define  TIM\_CR1\_CMS                         ((uint32\_t)0x0060)            }}
\DoxyCodeLine{3354 \textcolor{preprocessor}{\#define  TIM\_CR1\_CMS\_0                       ((uint32\_t)0x0020)            }}
\DoxyCodeLine{3355 \textcolor{preprocessor}{\#define  TIM\_CR1\_CMS\_1                       ((uint32\_t)0x0040)            }}
\DoxyCodeLine{3357 \textcolor{preprocessor}{\#define  TIM\_CR1\_ARPE                        ((uint32\_t)0x0080)            }}
\DoxyCodeLine{3359 \textcolor{preprocessor}{\#define  TIM\_CR1\_CKD                         ((uint32\_t)0x0300)            }}
\DoxyCodeLine{3360 \textcolor{preprocessor}{\#define  TIM\_CR1\_CKD\_0                       ((uint32\_t)0x0100)            }}
\DoxyCodeLine{3361 \textcolor{preprocessor}{\#define  TIM\_CR1\_CKD\_1                       ((uint32\_t)0x0200)            }}
\DoxyCodeLine{3363 \textcolor{comment}{/*******************  Bit definition for TIM\_CR2 register  ********************/}}
\DoxyCodeLine{3364 \textcolor{preprocessor}{\#define  TIM\_CR2\_CCPC                        ((uint32\_t)0x0001)            }}
\DoxyCodeLine{3365 \textcolor{preprocessor}{\#define  TIM\_CR2\_CCUS                        ((uint32\_t)0x0004)            }}
\DoxyCodeLine{3366 \textcolor{preprocessor}{\#define  TIM\_CR2\_CCDS                        ((uint32\_t)0x0008)            }}
\DoxyCodeLine{3368 \textcolor{preprocessor}{\#define  TIM\_CR2\_MMS                         ((uint32\_t)0x0070)            }}
\DoxyCodeLine{3369 \textcolor{preprocessor}{\#define  TIM\_CR2\_MMS\_0                       ((uint32\_t)0x0010)            }}
\DoxyCodeLine{3370 \textcolor{preprocessor}{\#define  TIM\_CR2\_MMS\_1                       ((uint32\_t)0x0020)            }}
\DoxyCodeLine{3371 \textcolor{preprocessor}{\#define  TIM\_CR2\_MMS\_2                       ((uint32\_t)0x0040)            }}
\DoxyCodeLine{3373 \textcolor{preprocessor}{\#define  TIM\_CR2\_TI1S                        ((uint32\_t)0x0080)            }}
\DoxyCodeLine{3374 \textcolor{preprocessor}{\#define  TIM\_CR2\_OIS1                        ((uint32\_t)0x0100)            }}
\DoxyCodeLine{3375 \textcolor{preprocessor}{\#define  TIM\_CR2\_OIS1N                       ((uint32\_t)0x0200)            }}
\DoxyCodeLine{3376 \textcolor{preprocessor}{\#define  TIM\_CR2\_OIS2                        ((uint32\_t)0x0400)            }}
\DoxyCodeLine{3377 \textcolor{preprocessor}{\#define  TIM\_CR2\_OIS2N                       ((uint32\_t)0x0800)            }}
\DoxyCodeLine{3378 \textcolor{preprocessor}{\#define  TIM\_CR2\_OIS3                        ((uint32\_t)0x1000)            }}
\DoxyCodeLine{3379 \textcolor{preprocessor}{\#define  TIM\_CR2\_OIS3N                       ((uint32\_t)0x2000)            }}
\DoxyCodeLine{3380 \textcolor{preprocessor}{\#define  TIM\_CR2\_OIS4                        ((uint32\_t)0x4000)            }}
\DoxyCodeLine{3382 \textcolor{comment}{/*******************  Bit definition for TIM\_SMCR register  *******************/}}
\DoxyCodeLine{3383 \textcolor{preprocessor}{\#define  TIM\_SMCR\_SMS                        ((uint32\_t)0x0007)            }}
\DoxyCodeLine{3384 \textcolor{preprocessor}{\#define  TIM\_SMCR\_SMS\_0                      ((uint32\_t)0x0001)            }}
\DoxyCodeLine{3385 \textcolor{preprocessor}{\#define  TIM\_SMCR\_SMS\_1                      ((uint32\_t)0x0002)            }}
\DoxyCodeLine{3386 \textcolor{preprocessor}{\#define  TIM\_SMCR\_SMS\_2                      ((uint32\_t)0x0004)            }}
\DoxyCodeLine{3388 \textcolor{preprocessor}{\#define  TIM\_SMCR\_TS                         ((uint32\_t)0x0070)            }}
\DoxyCodeLine{3389 \textcolor{preprocessor}{\#define  TIM\_SMCR\_TS\_0                       ((uint32\_t)0x0010)            }}
\DoxyCodeLine{3390 \textcolor{preprocessor}{\#define  TIM\_SMCR\_TS\_1                       ((uint32\_t)0x0020)            }}
\DoxyCodeLine{3391 \textcolor{preprocessor}{\#define  TIM\_SMCR\_TS\_2                       ((uint32\_t)0x0040)            }}
\DoxyCodeLine{3393 \textcolor{preprocessor}{\#define  TIM\_SMCR\_MSM                        ((uint32\_t)0x0080)            }}
\DoxyCodeLine{3395 \textcolor{preprocessor}{\#define  TIM\_SMCR\_ETF                        ((uint32\_t)0x0F00)            }}
\DoxyCodeLine{3396 \textcolor{preprocessor}{\#define  TIM\_SMCR\_ETF\_0                      ((uint32\_t)0x0100)            }}
\DoxyCodeLine{3397 \textcolor{preprocessor}{\#define  TIM\_SMCR\_ETF\_1                      ((uint32\_t)0x0200)            }}
\DoxyCodeLine{3398 \textcolor{preprocessor}{\#define  TIM\_SMCR\_ETF\_2                      ((uint32\_t)0x0400)            }}
\DoxyCodeLine{3399 \textcolor{preprocessor}{\#define  TIM\_SMCR\_ETF\_3                      ((uint32\_t)0x0800)            }}
\DoxyCodeLine{3401 \textcolor{preprocessor}{\#define  TIM\_SMCR\_ETPS                       ((uint32\_t)0x3000)            }}
\DoxyCodeLine{3402 \textcolor{preprocessor}{\#define  TIM\_SMCR\_ETPS\_0                     ((uint32\_t)0x1000)            }}
\DoxyCodeLine{3403 \textcolor{preprocessor}{\#define  TIM\_SMCR\_ETPS\_1                     ((uint32\_t)0x2000)            }}
\DoxyCodeLine{3405 \textcolor{preprocessor}{\#define  TIM\_SMCR\_ECE                        ((uint32\_t)0x4000)            }}
\DoxyCodeLine{3406 \textcolor{preprocessor}{\#define  TIM\_SMCR\_ETP                        ((uint32\_t)0x8000)            }}
\DoxyCodeLine{3408 \textcolor{comment}{/*******************  Bit definition for TIM\_DIER register  *******************/}}
\DoxyCodeLine{3409 \textcolor{preprocessor}{\#define  TIM\_DIER\_UIE                        ((uint32\_t)0x0001)            }}
\DoxyCodeLine{3410 \textcolor{preprocessor}{\#define  TIM\_DIER\_CC1IE                      ((uint32\_t)0x0002)            }}
\DoxyCodeLine{3411 \textcolor{preprocessor}{\#define  TIM\_DIER\_CC2IE                      ((uint32\_t)0x0004)            }}
\DoxyCodeLine{3412 \textcolor{preprocessor}{\#define  TIM\_DIER\_CC3IE                      ((uint32\_t)0x0008)            }}
\DoxyCodeLine{3413 \textcolor{preprocessor}{\#define  TIM\_DIER\_CC4IE                      ((uint32\_t)0x0010)            }}
\DoxyCodeLine{3414 \textcolor{preprocessor}{\#define  TIM\_DIER\_COMIE                      ((uint32\_t)0x0020)            }}
\DoxyCodeLine{3415 \textcolor{preprocessor}{\#define  TIM\_DIER\_TIE                        ((uint32\_t)0x0040)            }}
\DoxyCodeLine{3416 \textcolor{preprocessor}{\#define  TIM\_DIER\_BIE                        ((uint32\_t)0x0080)            }}
\DoxyCodeLine{3417 \textcolor{preprocessor}{\#define  TIM\_DIER\_UDE                        ((uint32\_t)0x0100)            }}
\DoxyCodeLine{3418 \textcolor{preprocessor}{\#define  TIM\_DIER\_CC1DE                      ((uint32\_t)0x0200)            }}
\DoxyCodeLine{3419 \textcolor{preprocessor}{\#define  TIM\_DIER\_CC2DE                      ((uint32\_t)0x0400)            }}
\DoxyCodeLine{3420 \textcolor{preprocessor}{\#define  TIM\_DIER\_CC3DE                      ((uint32\_t)0x0800)            }}
\DoxyCodeLine{3421 \textcolor{preprocessor}{\#define  TIM\_DIER\_CC4DE                      ((uint32\_t)0x1000)            }}
\DoxyCodeLine{3422 \textcolor{preprocessor}{\#define  TIM\_DIER\_COMDE                      ((uint32\_t)0x2000)            }}
\DoxyCodeLine{3423 \textcolor{preprocessor}{\#define  TIM\_DIER\_TDE                        ((uint32\_t)0x4000)            }}
\DoxyCodeLine{3425 \textcolor{comment}{/********************  Bit definition for TIM\_SR register  ********************/}}
\DoxyCodeLine{3426 \textcolor{preprocessor}{\#define  TIM\_SR\_UIF                          ((uint32\_t)0x0001)            }}
\DoxyCodeLine{3427 \textcolor{preprocessor}{\#define  TIM\_SR\_CC1IF                        ((uint32\_t)0x0002)            }}
\DoxyCodeLine{3428 \textcolor{preprocessor}{\#define  TIM\_SR\_CC2IF                        ((uint32\_t)0x0004)            }}
\DoxyCodeLine{3429 \textcolor{preprocessor}{\#define  TIM\_SR\_CC3IF                        ((uint32\_t)0x0008)            }}
\DoxyCodeLine{3430 \textcolor{preprocessor}{\#define  TIM\_SR\_CC4IF                        ((uint32\_t)0x0010)            }}
\DoxyCodeLine{3431 \textcolor{preprocessor}{\#define  TIM\_SR\_COMIF                        ((uint32\_t)0x0020)            }}
\DoxyCodeLine{3432 \textcolor{preprocessor}{\#define  TIM\_SR\_TIF                          ((uint32\_t)0x0040)            }}
\DoxyCodeLine{3433 \textcolor{preprocessor}{\#define  TIM\_SR\_BIF                          ((uint32\_t)0x0080)            }}
\DoxyCodeLine{3434 \textcolor{preprocessor}{\#define  TIM\_SR\_CC1OF                        ((uint32\_t)0x0200)            }}
\DoxyCodeLine{3435 \textcolor{preprocessor}{\#define  TIM\_SR\_CC2OF                        ((uint32\_t)0x0400)            }}
\DoxyCodeLine{3436 \textcolor{preprocessor}{\#define  TIM\_SR\_CC3OF                        ((uint32\_t)0x0800)            }}
\DoxyCodeLine{3437 \textcolor{preprocessor}{\#define  TIM\_SR\_CC4OF                        ((uint32\_t)0x1000)            }}
\DoxyCodeLine{3439 \textcolor{comment}{/*******************  Bit definition for TIM\_EGR register  ********************/}}
\DoxyCodeLine{3440 \textcolor{preprocessor}{\#define  TIM\_EGR\_UG                          ((uint32\_t)0x01)               }}
\DoxyCodeLine{3441 \textcolor{preprocessor}{\#define  TIM\_EGR\_CC1G                        ((uint32\_t)0x02)               }}
\DoxyCodeLine{3442 \textcolor{preprocessor}{\#define  TIM\_EGR\_CC2G                        ((uint32\_t)0x04)               }}
\DoxyCodeLine{3443 \textcolor{preprocessor}{\#define  TIM\_EGR\_CC3G                        ((uint32\_t)0x08)               }}
\DoxyCodeLine{3444 \textcolor{preprocessor}{\#define  TIM\_EGR\_CC4G                        ((uint32\_t)0x10)               }}
\DoxyCodeLine{3445 \textcolor{preprocessor}{\#define  TIM\_EGR\_COMG                        ((uint32\_t)0x20)               }}
\DoxyCodeLine{3446 \textcolor{preprocessor}{\#define  TIM\_EGR\_TG                          ((uint32\_t)0x40)               }}
\DoxyCodeLine{3447 \textcolor{preprocessor}{\#define  TIM\_EGR\_BG                          ((uint32\_t)0x80)               }}
\DoxyCodeLine{3449 \textcolor{comment}{/******************  Bit definition for TIM\_CCMR1 register  *******************/}}
\DoxyCodeLine{3450 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_CC1S                      ((uint32\_t)0x0003)            }}
\DoxyCodeLine{3451 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_CC1S\_0                    ((uint32\_t)0x0001)            }}
\DoxyCodeLine{3452 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_CC1S\_1                    ((uint32\_t)0x0002)            }}
\DoxyCodeLine{3454 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_OC1FE                     ((uint32\_t)0x0004)            }}
\DoxyCodeLine{3455 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_OC1PE                     ((uint32\_t)0x0008)            }}
\DoxyCodeLine{3457 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_OC1M                      ((uint32\_t)0x0070)            }}
\DoxyCodeLine{3458 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_OC1M\_0                    ((uint32\_t)0x0010)            }}
\DoxyCodeLine{3459 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_OC1M\_1                    ((uint32\_t)0x0020)            }}
\DoxyCodeLine{3460 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_OC1M\_2                    ((uint32\_t)0x0040)            }}
\DoxyCodeLine{3462 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_OC1CE                     ((uint32\_t)0x0080)            }}
\DoxyCodeLine{3464 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_CC2S                      ((uint32\_t)0x0300)            }}
\DoxyCodeLine{3465 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_CC2S\_0                    ((uint32\_t)0x0100)            }}
\DoxyCodeLine{3466 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_CC2S\_1                    ((uint32\_t)0x0200)            }}
\DoxyCodeLine{3468 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_OC2FE                     ((uint32\_t)0x0400)            }}
\DoxyCodeLine{3469 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_OC2PE                     ((uint32\_t)0x0800)            }}
\DoxyCodeLine{3471 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_OC2M                      ((uint32\_t)0x7000)            }}
\DoxyCodeLine{3472 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_OC2M\_0                    ((uint32\_t)0x1000)            }}
\DoxyCodeLine{3473 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_OC2M\_1                    ((uint32\_t)0x2000)            }}
\DoxyCodeLine{3474 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_OC2M\_2                    ((uint32\_t)0x4000)            }}
\DoxyCodeLine{3476 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_OC2CE                     ((uint32\_t)0x8000)            }}
\DoxyCodeLine{3478 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{3479 }
\DoxyCodeLine{3480 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC1PSC                    ((uint32\_t)0x000C)            }}
\DoxyCodeLine{3481 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC1PSC\_0                  ((uint32\_t)0x0004)            }}
\DoxyCodeLine{3482 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC1PSC\_1                  ((uint32\_t)0x0008)            }}
\DoxyCodeLine{3484 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC1F                      ((uint32\_t)0x00F0)            }}
\DoxyCodeLine{3485 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC1F\_0                    ((uint32\_t)0x0010)            }}
\DoxyCodeLine{3486 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC1F\_1                    ((uint32\_t)0x0020)            }}
\DoxyCodeLine{3487 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC1F\_2                    ((uint32\_t)0x0040)            }}
\DoxyCodeLine{3488 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC1F\_3                    ((uint32\_t)0x0080)            }}
\DoxyCodeLine{3490 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC2PSC                    ((uint32\_t)0x0C00)            }}
\DoxyCodeLine{3491 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC2PSC\_0                  ((uint32\_t)0x0400)            }}
\DoxyCodeLine{3492 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC2PSC\_1                  ((uint32\_t)0x0800)            }}
\DoxyCodeLine{3494 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC2F                      ((uint32\_t)0xF000)            }}
\DoxyCodeLine{3495 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC2F\_0                    ((uint32\_t)0x1000)            }}
\DoxyCodeLine{3496 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC2F\_1                    ((uint32\_t)0x2000)            }}
\DoxyCodeLine{3497 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC2F\_2                    ((uint32\_t)0x4000)            }}
\DoxyCodeLine{3498 \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC2F\_3                    ((uint32\_t)0x8000)            }}
\DoxyCodeLine{3500 \textcolor{comment}{/******************  Bit definition for TIM\_CCMR2 register  *******************/}}
\DoxyCodeLine{3501 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_CC3S                      ((uint32\_t)0x0003)            }}
\DoxyCodeLine{3502 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_CC3S\_0                    ((uint32\_t)0x0001)            }}
\DoxyCodeLine{3503 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_CC3S\_1                    ((uint32\_t)0x0002)            }}
\DoxyCodeLine{3505 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_OC3FE                     ((uint32\_t)0x0004)            }}
\DoxyCodeLine{3506 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_OC3PE                     ((uint32\_t)0x0008)            }}
\DoxyCodeLine{3508 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_OC3M                      ((uint32\_t)0x0070)            }}
\DoxyCodeLine{3509 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_OC3M\_0                    ((uint32\_t)0x0010)            }}
\DoxyCodeLine{3510 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_OC3M\_1                    ((uint32\_t)0x0020)            }}
\DoxyCodeLine{3511 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_OC3M\_2                    ((uint32\_t)0x0040)            }}
\DoxyCodeLine{3513 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_OC3CE                     ((uint32\_t)0x0080)            }}
\DoxyCodeLine{3515 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_CC4S                      ((uint32\_t)0x0300)            }}
\DoxyCodeLine{3516 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_CC4S\_0                    ((uint32\_t)0x0100)            }}
\DoxyCodeLine{3517 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_CC4S\_1                    ((uint32\_t)0x0200)            }}
\DoxyCodeLine{3519 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_OC4FE                     ((uint32\_t)0x0400)            }}
\DoxyCodeLine{3520 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_OC4PE                     ((uint32\_t)0x0800)            }}
\DoxyCodeLine{3522 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_OC4M                      ((uint32\_t)0x7000)            }}
\DoxyCodeLine{3523 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_OC4M\_0                    ((uint32\_t)0x1000)            }}
\DoxyCodeLine{3524 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_OC4M\_1                    ((uint32\_t)0x2000)            }}
\DoxyCodeLine{3525 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_OC4M\_2                    ((uint32\_t)0x4000)            }}
\DoxyCodeLine{3527 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_OC4CE                     ((uint32\_t)0x8000)            }}
\DoxyCodeLine{3529 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{3530 }
\DoxyCodeLine{3531 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC3PSC                    ((uint32\_t)0x000C)            }}
\DoxyCodeLine{3532 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC3PSC\_0                  ((uint32\_t)0x0004)            }}
\DoxyCodeLine{3533 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC3PSC\_1                  ((uint32\_t)0x0008)            }}
\DoxyCodeLine{3535 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC3F                      ((uint32\_t)0x00F0)            }}
\DoxyCodeLine{3536 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC3F\_0                    ((uint32\_t)0x0010)            }}
\DoxyCodeLine{3537 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC3F\_1                    ((uint32\_t)0x0020)            }}
\DoxyCodeLine{3538 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC3F\_2                    ((uint32\_t)0x0040)            }}
\DoxyCodeLine{3539 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC3F\_3                    ((uint32\_t)0x0080)            }}
\DoxyCodeLine{3541 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC4PSC                    ((uint32\_t)0x0C00)            }}
\DoxyCodeLine{3542 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC4PSC\_0                  ((uint32\_t)0x0400)            }}
\DoxyCodeLine{3543 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC4PSC\_1                  ((uint32\_t)0x0800)            }}
\DoxyCodeLine{3545 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC4F                      ((uint32\_t)0xF000)            }}
\DoxyCodeLine{3546 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC4F\_0                    ((uint32\_t)0x1000)            }}
\DoxyCodeLine{3547 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC4F\_1                    ((uint32\_t)0x2000)            }}
\DoxyCodeLine{3548 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC4F\_2                    ((uint32\_t)0x4000)            }}
\DoxyCodeLine{3549 \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC4F\_3                    ((uint32\_t)0x8000)            }}
\DoxyCodeLine{3551 \textcolor{comment}{/*******************  Bit definition for TIM\_CCER register  *******************/}}
\DoxyCodeLine{3552 \textcolor{preprocessor}{\#define  TIM\_CCER\_CC1E                       ((uint32\_t)0x0001)            }}
\DoxyCodeLine{3553 \textcolor{preprocessor}{\#define  TIM\_CCER\_CC1P                       ((uint32\_t)0x0002)            }}
\DoxyCodeLine{3554 \textcolor{preprocessor}{\#define  TIM\_CCER\_CC1NE                      ((uint32\_t)0x0004)            }}
\DoxyCodeLine{3555 \textcolor{preprocessor}{\#define  TIM\_CCER\_CC1NP                      ((uint32\_t)0x0008)            }}
\DoxyCodeLine{3556 \textcolor{preprocessor}{\#define  TIM\_CCER\_CC2E                       ((uint32\_t)0x0010)            }}
\DoxyCodeLine{3557 \textcolor{preprocessor}{\#define  TIM\_CCER\_CC2P                       ((uint32\_t)0x0020)            }}
\DoxyCodeLine{3558 \textcolor{preprocessor}{\#define  TIM\_CCER\_CC2NE                      ((uint32\_t)0x0040)            }}
\DoxyCodeLine{3559 \textcolor{preprocessor}{\#define  TIM\_CCER\_CC2NP                      ((uint32\_t)0x0080)            }}
\DoxyCodeLine{3560 \textcolor{preprocessor}{\#define  TIM\_CCER\_CC3E                       ((uint32\_t)0x0100)            }}
\DoxyCodeLine{3561 \textcolor{preprocessor}{\#define  TIM\_CCER\_CC3P                       ((uint32\_t)0x0200)            }}
\DoxyCodeLine{3562 \textcolor{preprocessor}{\#define  TIM\_CCER\_CC3NE                      ((uint32\_t)0x0400)            }}
\DoxyCodeLine{3563 \textcolor{preprocessor}{\#define  TIM\_CCER\_CC3NP                      ((uint32\_t)0x0800)            }}
\DoxyCodeLine{3564 \textcolor{preprocessor}{\#define  TIM\_CCER\_CC4E                       ((uint32\_t)0x1000)            }}
\DoxyCodeLine{3565 \textcolor{preprocessor}{\#define  TIM\_CCER\_CC4P                       ((uint32\_t)0x2000)            }}
\DoxyCodeLine{3566 \textcolor{preprocessor}{\#define  TIM\_CCER\_CC4NP                      ((uint32\_t)0x8000)            }}
\DoxyCodeLine{3568 \textcolor{comment}{/*******************  Bit definition for TIM\_CNT register  ********************/}}
\DoxyCodeLine{3569 \textcolor{preprocessor}{\#define  TIM\_CNT\_CNT                         ((uint32\_t)0xFFFF)            }}
\DoxyCodeLine{3571 \textcolor{comment}{/*******************  Bit definition for TIM\_PSC register  ********************/}}
\DoxyCodeLine{3572 \textcolor{preprocessor}{\#define  TIM\_PSC\_PSC                         ((uint32\_t)0xFFFF)            }}
\DoxyCodeLine{3574 \textcolor{comment}{/*******************  Bit definition for TIM\_ARR register  ********************/}}
\DoxyCodeLine{3575 \textcolor{preprocessor}{\#define  TIM\_ARR\_ARR                         ((uint32\_t)0xFFFF)            }}
\DoxyCodeLine{3577 \textcolor{comment}{/*******************  Bit definition for TIM\_RCR register  ********************/}}
\DoxyCodeLine{3578 \textcolor{preprocessor}{\#define  TIM\_RCR\_REP                         ((uint32\_t)0xFF)               }}
\DoxyCodeLine{3580 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR1 register  *******************/}}
\DoxyCodeLine{3581 \textcolor{preprocessor}{\#define  TIM\_CCR1\_CCR1                       ((uint32\_t)0xFFFF)            }}
\DoxyCodeLine{3583 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR2 register  *******************/}}
\DoxyCodeLine{3584 \textcolor{preprocessor}{\#define  TIM\_CCR2\_CCR2                       ((uint32\_t)0xFFFF)            }}
\DoxyCodeLine{3586 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR3 register  *******************/}}
\DoxyCodeLine{3587 \textcolor{preprocessor}{\#define  TIM\_CCR3\_CCR3                       ((uint32\_t)0xFFFF)            }}
\DoxyCodeLine{3589 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR4 register  *******************/}}
\DoxyCodeLine{3590 \textcolor{preprocessor}{\#define  TIM\_CCR4\_CCR4                       ((uint32\_t)0xFFFF)            }}
\DoxyCodeLine{3592 \textcolor{comment}{/*******************  Bit definition for TIM\_BDTR register  *******************/}}
\DoxyCodeLine{3593 \textcolor{preprocessor}{\#define  TIM\_BDTR\_DTG                        ((uint32\_t)0x00FF)            }}
\DoxyCodeLine{3594 \textcolor{preprocessor}{\#define  TIM\_BDTR\_DTG\_0                      ((uint32\_t)0x0001)            }}
\DoxyCodeLine{3595 \textcolor{preprocessor}{\#define  TIM\_BDTR\_DTG\_1                      ((uint32\_t)0x0002)            }}
\DoxyCodeLine{3596 \textcolor{preprocessor}{\#define  TIM\_BDTR\_DTG\_2                      ((uint32\_t)0x0004)            }}
\DoxyCodeLine{3597 \textcolor{preprocessor}{\#define  TIM\_BDTR\_DTG\_3                      ((uint32\_t)0x0008)            }}
\DoxyCodeLine{3598 \textcolor{preprocessor}{\#define  TIM\_BDTR\_DTG\_4                      ((uint32\_t)0x0010)            }}
\DoxyCodeLine{3599 \textcolor{preprocessor}{\#define  TIM\_BDTR\_DTG\_5                      ((uint32\_t)0x0020)            }}
\DoxyCodeLine{3600 \textcolor{preprocessor}{\#define  TIM\_BDTR\_DTG\_6                      ((uint32\_t)0x0040)            }}
\DoxyCodeLine{3601 \textcolor{preprocessor}{\#define  TIM\_BDTR\_DTG\_7                      ((uint32\_t)0x0080)            }}
\DoxyCodeLine{3603 \textcolor{preprocessor}{\#define  TIM\_BDTR\_LOCK                       ((uint32\_t)0x0300)            }}
\DoxyCodeLine{3604 \textcolor{preprocessor}{\#define  TIM\_BDTR\_LOCK\_0                     ((uint32\_t)0x0100)            }}
\DoxyCodeLine{3605 \textcolor{preprocessor}{\#define  TIM\_BDTR\_LOCK\_1                     ((uint32\_t)0x0200)            }}
\DoxyCodeLine{3607 \textcolor{preprocessor}{\#define  TIM\_BDTR\_OSSI                       ((uint32\_t)0x0400)            }}
\DoxyCodeLine{3608 \textcolor{preprocessor}{\#define  TIM\_BDTR\_OSSR                       ((uint32\_t)0x0800)            }}
\DoxyCodeLine{3609 \textcolor{preprocessor}{\#define  TIM\_BDTR\_BKE                        ((uint32\_t)0x1000)            }}
\DoxyCodeLine{3610 \textcolor{preprocessor}{\#define  TIM\_BDTR\_BKP                        ((uint32\_t)0x2000)            }}
\DoxyCodeLine{3611 \textcolor{preprocessor}{\#define  TIM\_BDTR\_AOE                        ((uint32\_t)0x4000)            }}
\DoxyCodeLine{3612 \textcolor{preprocessor}{\#define  TIM\_BDTR\_MOE                        ((uint32\_t)0x8000)            }}
\DoxyCodeLine{3614 \textcolor{comment}{/*******************  Bit definition for TIM\_DCR register  ********************/}}
\DoxyCodeLine{3615 \textcolor{preprocessor}{\#define  TIM\_DCR\_DBA                         ((uint32\_t)0x001F)            }}
\DoxyCodeLine{3616 \textcolor{preprocessor}{\#define  TIM\_DCR\_DBA\_0                       ((uint32\_t)0x0001)            }}
\DoxyCodeLine{3617 \textcolor{preprocessor}{\#define  TIM\_DCR\_DBA\_1                       ((uint32\_t)0x0002)            }}
\DoxyCodeLine{3618 \textcolor{preprocessor}{\#define  TIM\_DCR\_DBA\_2                       ((uint32\_t)0x0004)            }}
\DoxyCodeLine{3619 \textcolor{preprocessor}{\#define  TIM\_DCR\_DBA\_3                       ((uint32\_t)0x0008)            }}
\DoxyCodeLine{3620 \textcolor{preprocessor}{\#define  TIM\_DCR\_DBA\_4                       ((uint32\_t)0x0010)            }}
\DoxyCodeLine{3622 \textcolor{preprocessor}{\#define  TIM\_DCR\_DBL                         ((uint32\_t)0x1F00)            }}
\DoxyCodeLine{3623 \textcolor{preprocessor}{\#define  TIM\_DCR\_DBL\_0                       ((uint32\_t)0x0100)            }}
\DoxyCodeLine{3624 \textcolor{preprocessor}{\#define  TIM\_DCR\_DBL\_1                       ((uint32\_t)0x0200)            }}
\DoxyCodeLine{3625 \textcolor{preprocessor}{\#define  TIM\_DCR\_DBL\_2                       ((uint32\_t)0x0400)            }}
\DoxyCodeLine{3626 \textcolor{preprocessor}{\#define  TIM\_DCR\_DBL\_3                       ((uint32\_t)0x0800)            }}
\DoxyCodeLine{3627 \textcolor{preprocessor}{\#define  TIM\_DCR\_DBL\_4                       ((uint32\_t)0x1000)            }}
\DoxyCodeLine{3629 \textcolor{comment}{/*******************  Bit definition for TIM\_DMAR register  *******************/}}
\DoxyCodeLine{3630 \textcolor{preprocessor}{\#define  TIM\_DMAR\_DMAB                       ((uint32\_t)0xFFFF)            }}
\DoxyCodeLine{3632 \textcolor{comment}{/*******************  Bit definition for TIM\_OR register  *********************/}}
\DoxyCodeLine{3633 \textcolor{preprocessor}{\#define TIM\_OR\_TI4\_RMP                       ((uint32\_t)0x00C0)            }}
\DoxyCodeLine{3634 \textcolor{preprocessor}{\#define TIM\_OR\_TI4\_RMP\_0                     ((uint32\_t)0x0040)            }}
\DoxyCodeLine{3635 \textcolor{preprocessor}{\#define TIM\_OR\_TI4\_RMP\_1                     ((uint32\_t)0x0080)            }}
\DoxyCodeLine{3636 \textcolor{preprocessor}{\#define TIM\_OR\_ITR1\_RMP                      ((uint32\_t)0x0C00)            }}
\DoxyCodeLine{3637 \textcolor{preprocessor}{\#define TIM\_OR\_ITR1\_RMP\_0                    ((uint32\_t)0x0400)            }}
\DoxyCodeLine{3638 \textcolor{preprocessor}{\#define TIM\_OR\_ITR1\_RMP\_1                    ((uint32\_t)0x0800)            }}
\DoxyCodeLine{3641 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3642 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3643 \textcolor{comment}{/*         Universal Synchronous Asynchronous Receiver Transmitter            */}}
\DoxyCodeLine{3644 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3645 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3646 \textcolor{comment}{/*******************  Bit definition for USART\_SR register  *******************/}}
\DoxyCodeLine{3647 \textcolor{preprocessor}{\#define  USART\_SR\_PE                         ((uint32\_t)0x0001)            }}
\DoxyCodeLine{3648 \textcolor{preprocessor}{\#define  USART\_SR\_FE                         ((uint32\_t)0x0002)            }}
\DoxyCodeLine{3649 \textcolor{preprocessor}{\#define  USART\_SR\_NE                         ((uint32\_t)0x0004)            }}
\DoxyCodeLine{3650 \textcolor{preprocessor}{\#define  USART\_SR\_ORE                        ((uint32\_t)0x0008)            }}
\DoxyCodeLine{3651 \textcolor{preprocessor}{\#define  USART\_SR\_IDLE                       ((uint32\_t)0x0010)            }}
\DoxyCodeLine{3652 \textcolor{preprocessor}{\#define  USART\_SR\_RXNE                       ((uint32\_t)0x0020)            }}
\DoxyCodeLine{3653 \textcolor{preprocessor}{\#define  USART\_SR\_TC                         ((uint32\_t)0x0040)            }}
\DoxyCodeLine{3654 \textcolor{preprocessor}{\#define  USART\_SR\_TXE                        ((uint32\_t)0x0080)            }}
\DoxyCodeLine{3655 \textcolor{preprocessor}{\#define  USART\_SR\_LBD                        ((uint32\_t)0x0100)            }}
\DoxyCodeLine{3656 \textcolor{preprocessor}{\#define  USART\_SR\_CTS                        ((uint32\_t)0x0200)            }}
\DoxyCodeLine{3658 \textcolor{comment}{/*******************  Bit definition for USART\_DR register  *******************/}}
\DoxyCodeLine{3659 \textcolor{preprocessor}{\#define  USART\_DR\_DR                         ((uint32\_t)0x01FF)            }}
\DoxyCodeLine{3661 \textcolor{comment}{/******************  Bit definition for USART\_BRR register  *******************/}}
\DoxyCodeLine{3662 \textcolor{preprocessor}{\#define  USART\_BRR\_DIV\_Fraction              ((uint32\_t)0x000F)            }}
\DoxyCodeLine{3663 \textcolor{preprocessor}{\#define  USART\_BRR\_DIV\_Mantissa              ((uint32\_t)0xFFF0)            }}
\DoxyCodeLine{3665 \textcolor{comment}{/******************  Bit definition for USART\_CR1 register  *******************/}}
\DoxyCodeLine{3666 \textcolor{preprocessor}{\#define  USART\_CR1\_SBK                       ((uint32\_t)0x0001)            }}
\DoxyCodeLine{3667 \textcolor{preprocessor}{\#define  USART\_CR1\_RWU                       ((uint32\_t)0x0002)            }}
\DoxyCodeLine{3668 \textcolor{preprocessor}{\#define  USART\_CR1\_RE                        ((uint32\_t)0x0004)            }}
\DoxyCodeLine{3669 \textcolor{preprocessor}{\#define  USART\_CR1\_TE                        ((uint32\_t)0x0008)            }}
\DoxyCodeLine{3670 \textcolor{preprocessor}{\#define  USART\_CR1\_IDLEIE                    ((uint32\_t)0x0010)            }}
\DoxyCodeLine{3671 \textcolor{preprocessor}{\#define  USART\_CR1\_RXNEIE                    ((uint32\_t)0x0020)            }}
\DoxyCodeLine{3672 \textcolor{preprocessor}{\#define  USART\_CR1\_TCIE                      ((uint32\_t)0x0040)            }}
\DoxyCodeLine{3673 \textcolor{preprocessor}{\#define  USART\_CR1\_TXEIE                     ((uint32\_t)0x0080)            }}
\DoxyCodeLine{3674 \textcolor{preprocessor}{\#define  USART\_CR1\_PEIE                      ((uint32\_t)0x0100)            }}
\DoxyCodeLine{3675 \textcolor{preprocessor}{\#define  USART\_CR1\_PS                        ((uint32\_t)0x0200)            }}
\DoxyCodeLine{3676 \textcolor{preprocessor}{\#define  USART\_CR1\_PCE                       ((uint32\_t)0x0400)            }}
\DoxyCodeLine{3677 \textcolor{preprocessor}{\#define  USART\_CR1\_WAKE                      ((uint32\_t)0x0800)            }}
\DoxyCodeLine{3678 \textcolor{preprocessor}{\#define  USART\_CR1\_M                         ((uint32\_t)0x1000)            }}
\DoxyCodeLine{3679 \textcolor{preprocessor}{\#define  USART\_CR1\_UE                        ((uint32\_t)0x2000)            }}
\DoxyCodeLine{3680 \textcolor{preprocessor}{\#define  USART\_CR1\_OVER8                     ((uint32\_t)0x8000)            }}
\DoxyCodeLine{3682 \textcolor{comment}{/******************  Bit definition for USART\_CR2 register  *******************/}}
\DoxyCodeLine{3683 \textcolor{preprocessor}{\#define  USART\_CR2\_ADD                       ((uint32\_t)0x000F)            }}
\DoxyCodeLine{3684 \textcolor{preprocessor}{\#define  USART\_CR2\_LBDL                      ((uint32\_t)0x0020)            }}
\DoxyCodeLine{3685 \textcolor{preprocessor}{\#define  USART\_CR2\_LBDIE                     ((uint32\_t)0x0040)            }}
\DoxyCodeLine{3686 \textcolor{preprocessor}{\#define  USART\_CR2\_LBCL                      ((uint32\_t)0x0100)            }}
\DoxyCodeLine{3687 \textcolor{preprocessor}{\#define  USART\_CR2\_CPHA                      ((uint32\_t)0x0200)            }}
\DoxyCodeLine{3688 \textcolor{preprocessor}{\#define  USART\_CR2\_CPOL                      ((uint32\_t)0x0400)            }}
\DoxyCodeLine{3689 \textcolor{preprocessor}{\#define  USART\_CR2\_CLKEN                     ((uint32\_t)0x0800)            }}
\DoxyCodeLine{3691 \textcolor{preprocessor}{\#define  USART\_CR2\_STOP                      ((uint32\_t)0x3000)            }}
\DoxyCodeLine{3692 \textcolor{preprocessor}{\#define  USART\_CR2\_STOP\_0                    ((uint32\_t)0x1000)            }}
\DoxyCodeLine{3693 \textcolor{preprocessor}{\#define  USART\_CR2\_STOP\_1                    ((uint32\_t)0x2000)            }}
\DoxyCodeLine{3695 \textcolor{preprocessor}{\#define  USART\_CR2\_LINEN                     ((uint32\_t)0x4000)            }}
\DoxyCodeLine{3697 \textcolor{comment}{/******************  Bit definition for USART\_CR3 register  *******************/}}
\DoxyCodeLine{3698 \textcolor{preprocessor}{\#define  USART\_CR3\_EIE                       ((uint32\_t)0x0001)            }}
\DoxyCodeLine{3699 \textcolor{preprocessor}{\#define  USART\_CR3\_IREN                      ((uint32\_t)0x0002)            }}
\DoxyCodeLine{3700 \textcolor{preprocessor}{\#define  USART\_CR3\_IRLP                      ((uint32\_t)0x0004)            }}
\DoxyCodeLine{3701 \textcolor{preprocessor}{\#define  USART\_CR3\_HDSEL                     ((uint32\_t)0x0008)            }}
\DoxyCodeLine{3702 \textcolor{preprocessor}{\#define  USART\_CR3\_NACK                      ((uint32\_t)0x0010)            }}
\DoxyCodeLine{3703 \textcolor{preprocessor}{\#define  USART\_CR3\_SCEN                      ((uint32\_t)0x0020)            }}
\DoxyCodeLine{3704 \textcolor{preprocessor}{\#define  USART\_CR3\_DMAR                      ((uint32\_t)0x0040)            }}
\DoxyCodeLine{3705 \textcolor{preprocessor}{\#define  USART\_CR3\_DMAT                      ((uint32\_t)0x0080)            }}
\DoxyCodeLine{3706 \textcolor{preprocessor}{\#define  USART\_CR3\_RTSE                      ((uint32\_t)0x0100)            }}
\DoxyCodeLine{3707 \textcolor{preprocessor}{\#define  USART\_CR3\_CTSE                      ((uint32\_t)0x0200)            }}
\DoxyCodeLine{3708 \textcolor{preprocessor}{\#define  USART\_CR3\_CTSIE                     ((uint32\_t)0x0400)            }}
\DoxyCodeLine{3709 \textcolor{preprocessor}{\#define  USART\_CR3\_ONEBIT                    ((uint32\_t)0x0800)            }}
\DoxyCodeLine{3711 \textcolor{comment}{/******************  Bit definition for USART\_GTPR register  ******************/}}
\DoxyCodeLine{3712 \textcolor{preprocessor}{\#define  USART\_GTPR\_PSC                      ((uint32\_t)0x00FF)            }}
\DoxyCodeLine{3713 \textcolor{preprocessor}{\#define  USART\_GTPR\_PSC\_0                    ((uint32\_t)0x0001)            }}
\DoxyCodeLine{3714 \textcolor{preprocessor}{\#define  USART\_GTPR\_PSC\_1                    ((uint32\_t)0x0002)            }}
\DoxyCodeLine{3715 \textcolor{preprocessor}{\#define  USART\_GTPR\_PSC\_2                    ((uint32\_t)0x0004)            }}
\DoxyCodeLine{3716 \textcolor{preprocessor}{\#define  USART\_GTPR\_PSC\_3                    ((uint32\_t)0x0008)            }}
\DoxyCodeLine{3717 \textcolor{preprocessor}{\#define  USART\_GTPR\_PSC\_4                    ((uint32\_t)0x0010)            }}
\DoxyCodeLine{3718 \textcolor{preprocessor}{\#define  USART\_GTPR\_PSC\_5                    ((uint32\_t)0x0020)            }}
\DoxyCodeLine{3719 \textcolor{preprocessor}{\#define  USART\_GTPR\_PSC\_6                    ((uint32\_t)0x0040)            }}
\DoxyCodeLine{3720 \textcolor{preprocessor}{\#define  USART\_GTPR\_PSC\_7                    ((uint32\_t)0x0080)            }}
\DoxyCodeLine{3722 \textcolor{preprocessor}{\#define  USART\_GTPR\_GT                       ((uint32\_t)0xFF00)            }}
\DoxyCodeLine{3724 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3725 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3726 \textcolor{comment}{/*                            Window WATCHDOG                                 */}}
\DoxyCodeLine{3727 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3728 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3729 \textcolor{comment}{/*******************  Bit definition for WWDG\_CR register  ********************/}}
\DoxyCodeLine{3730 \textcolor{preprocessor}{\#define  WWDG\_CR\_T                           ((uint32\_t)0x7F)               }}
\DoxyCodeLine{3731 \textcolor{preprocessor}{\#define  WWDG\_CR\_T0                          ((uint32\_t)0x01)               }}
\DoxyCodeLine{3732 \textcolor{preprocessor}{\#define  WWDG\_CR\_T1                          ((uint32\_t)0x02)               }}
\DoxyCodeLine{3733 \textcolor{preprocessor}{\#define  WWDG\_CR\_T2                          ((uint32\_t)0x04)               }}
\DoxyCodeLine{3734 \textcolor{preprocessor}{\#define  WWDG\_CR\_T3                          ((uint32\_t)0x08)               }}
\DoxyCodeLine{3735 \textcolor{preprocessor}{\#define  WWDG\_CR\_T4                          ((uint32\_t)0x10)               }}
\DoxyCodeLine{3736 \textcolor{preprocessor}{\#define  WWDG\_CR\_T5                          ((uint32\_t)0x20)               }}
\DoxyCodeLine{3737 \textcolor{preprocessor}{\#define  WWDG\_CR\_T6                          ((uint32\_t)0x40)               }}
\DoxyCodeLine{3739 \textcolor{preprocessor}{\#define  WWDG\_CR\_WDGA                        ((uint32\_t)0x80)               }}
\DoxyCodeLine{3741 \textcolor{comment}{/*******************  Bit definition for WWDG\_CFR register  *******************/}}
\DoxyCodeLine{3742 \textcolor{preprocessor}{\#define  WWDG\_CFR\_W                          ((uint32\_t)0x007F)            }}
\DoxyCodeLine{3743 \textcolor{preprocessor}{\#define  WWDG\_CFR\_W0                         ((uint32\_t)0x0001)            }}
\DoxyCodeLine{3744 \textcolor{preprocessor}{\#define  WWDG\_CFR\_W1                         ((uint32\_t)0x0002)            }}
\DoxyCodeLine{3745 \textcolor{preprocessor}{\#define  WWDG\_CFR\_W2                         ((uint32\_t)0x0004)            }}
\DoxyCodeLine{3746 \textcolor{preprocessor}{\#define  WWDG\_CFR\_W3                         ((uint32\_t)0x0008)            }}
\DoxyCodeLine{3747 \textcolor{preprocessor}{\#define  WWDG\_CFR\_W4                         ((uint32\_t)0x0010)            }}
\DoxyCodeLine{3748 \textcolor{preprocessor}{\#define  WWDG\_CFR\_W5                         ((uint32\_t)0x0020)            }}
\DoxyCodeLine{3749 \textcolor{preprocessor}{\#define  WWDG\_CFR\_W6                         ((uint32\_t)0x0040)            }}
\DoxyCodeLine{3751 \textcolor{preprocessor}{\#define  WWDG\_CFR\_WDGTB                      ((uint32\_t)0x0180)            }}
\DoxyCodeLine{3752 \textcolor{preprocessor}{\#define  WWDG\_CFR\_WDGTB0                     ((uint32\_t)0x0080)            }}
\DoxyCodeLine{3753 \textcolor{preprocessor}{\#define  WWDG\_CFR\_WDGTB1                     ((uint32\_t)0x0100)            }}
\DoxyCodeLine{3755 \textcolor{preprocessor}{\#define  WWDG\_CFR\_EWI                        ((uint32\_t)0x0200)            }}
\DoxyCodeLine{3757 \textcolor{comment}{/*******************  Bit definition for WWDG\_SR register  ********************/}}
\DoxyCodeLine{3758 \textcolor{preprocessor}{\#define  WWDG\_SR\_EWIF                        ((uint32\_t)0x01)               }}
\DoxyCodeLine{3761 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3762 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3763 \textcolor{comment}{/*                                DBG                                         */}}
\DoxyCodeLine{3764 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3765 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3766 \textcolor{comment}{/********************  Bit definition for DBGMCU\_IDCODE register  *************/}}
\DoxyCodeLine{3767 \textcolor{preprocessor}{\#define  DBGMCU\_IDCODE\_DEV\_ID                ((uint32\_t)0x00000FFF)}}
\DoxyCodeLine{3768 \textcolor{preprocessor}{\#define  DBGMCU\_IDCODE\_REV\_ID                ((uint32\_t)0xFFFF0000)}}
\DoxyCodeLine{3769 }
\DoxyCodeLine{3770 \textcolor{comment}{/********************  Bit definition for DBGMCU\_CR register  *****************/}}
\DoxyCodeLine{3771 \textcolor{preprocessor}{\#define  DBGMCU\_CR\_DBG\_SLEEP                 ((uint32\_t)0x00000001)}}
\DoxyCodeLine{3772 \textcolor{preprocessor}{\#define  DBGMCU\_CR\_DBG\_STOP                  ((uint32\_t)0x00000002)}}
\DoxyCodeLine{3773 \textcolor{preprocessor}{\#define  DBGMCU\_CR\_DBG\_STANDBY               ((uint32\_t)0x00000004)}}
\DoxyCodeLine{3774 \textcolor{preprocessor}{\#define  DBGMCU\_CR\_TRACE\_IOEN                ((uint32\_t)0x00000020)}}
\DoxyCodeLine{3775 }
\DoxyCodeLine{3776 \textcolor{preprocessor}{\#define  DBGMCU\_CR\_TRACE\_MODE                ((uint32\_t)0x000000C0)}}
\DoxyCodeLine{3777 \textcolor{preprocessor}{\#define  DBGMCU\_CR\_TRACE\_MODE\_0              ((uint32\_t)0x00000040)}}
\DoxyCodeLine{3778 \textcolor{preprocessor}{\#define  DBGMCU\_CR\_TRACE\_MODE\_1              ((uint32\_t)0x00000080)}}
\DoxyCodeLine{3780 \textcolor{comment}{/********************  Bit definition for DBGMCU\_APB1\_FZ register  ************/}}
\DoxyCodeLine{3781 \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP            ((uint32\_t)0x00000001)}}
\DoxyCodeLine{3782 \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP            ((uint32\_t)0x00000002)}}
\DoxyCodeLine{3783 \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP            ((uint32\_t)0x00000004)}}
\DoxyCodeLine{3784 \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP            ((uint32\_t)0x00000008)}}
\DoxyCodeLine{3785 \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP            ((uint32\_t)0x00000010)}}
\DoxyCodeLine{3786 \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP            ((uint32\_t)0x00000020)}}
\DoxyCodeLine{3787 \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP           ((uint32\_t)0x00000040)}}
\DoxyCodeLine{3788 \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP           ((uint32\_t)0x00000080)}}
\DoxyCodeLine{3789 \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP           ((uint32\_t)0x00000100)}}
\DoxyCodeLine{3790 \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP             ((uint32\_t)0x00000400)}}
\DoxyCodeLine{3791 \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP            ((uint32\_t)0x00000800)}}
\DoxyCodeLine{3792 \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP            ((uint32\_t)0x00001000)}}
\DoxyCodeLine{3793 \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT   ((uint32\_t)0x00200000)}}
\DoxyCodeLine{3794 \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT   ((uint32\_t)0x00400000)}}
\DoxyCodeLine{3795 \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT   ((uint32\_t)0x00800000)}}
\DoxyCodeLine{3796 \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP            ((uint32\_t)0x02000000)}}
\DoxyCodeLine{3797 \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP            ((uint32\_t)0x04000000)}}
\DoxyCodeLine{3798 \textcolor{comment}{/* Old IWDGSTOP bit definition, maintained for legacy purpose */}}
\DoxyCodeLine{3799 \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_IWDEG\_STOP           DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP}}
\DoxyCodeLine{3800 }
\DoxyCodeLine{3801 \textcolor{comment}{/********************  Bit definition for DBGMCU\_APB2\_FZ register  ************/}}
\DoxyCodeLine{3802 \textcolor{preprocessor}{\#define  DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP        ((uint32\_t)0x00000001)}}
\DoxyCodeLine{3803 \textcolor{preprocessor}{\#define  DBGMCU\_APB2\_FZ\_DBG\_TIM8\_STOP        ((uint32\_t)0x00000002)}}
\DoxyCodeLine{3804 \textcolor{preprocessor}{\#define  DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP        ((uint32\_t)0x00010000)}}
\DoxyCodeLine{3805 \textcolor{preprocessor}{\#define  DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP       ((uint32\_t)0x00020000)}}
\DoxyCodeLine{3806 \textcolor{preprocessor}{\#define  DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP       ((uint32\_t)0x00040000)}}
\DoxyCodeLine{3807 }
\DoxyCodeLine{3808 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3809 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3810 \textcolor{comment}{/*                                       USB\_OTG                                    */}}
\DoxyCodeLine{3811 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3812 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3813 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GOTGCTL register  ********************/}}
\DoxyCodeLine{3814 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_SRQSCS                  ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{3815 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_SRQ                     ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{3816 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HNGSCS                  ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{3817 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HNPRQ                   ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{3818 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HSHNPEN                 ((uint32\_t)0x00000400)            }}
\DoxyCodeLine{3819 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_DHNPEN                  ((uint32\_t)0x00000800)            }}
\DoxyCodeLine{3820 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_CIDSTS                  ((uint32\_t)0x00010000)            }}
\DoxyCodeLine{3821 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_DBCT                    ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{3822 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_ASVLD                   ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{3823 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_BSVLD                   ((uint32\_t)0x00080000)            }}
\DoxyCodeLine{3825 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HCFG register  ********************/}}
\DoxyCodeLine{3826 }
\DoxyCodeLine{3827 \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSPCS                 ((uint32\_t)0x00000003)            }}
\DoxyCodeLine{3828 \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSPCS\_0               ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{3829 \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSPCS\_1               ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{3830 \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSS                   ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{3832 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DCFG register  ********************/}}
\DoxyCodeLine{3833 }
\DoxyCodeLine{3834 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DSPD                    ((uint32\_t)0x00000003)            }}
\DoxyCodeLine{3835 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DSPD\_0                  ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{3836 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DSPD\_1                  ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{3837 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_NZLSOHSK                ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{3839 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD                     ((uint32\_t)0x000007F0)            }}
\DoxyCodeLine{3840 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_0                   ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{3841 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_1                   ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{3842 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_2                   ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{3843 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_3                   ((uint32\_t)0x00000080)            }}
\DoxyCodeLine{3844 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_4                   ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{3845 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_5                   ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{3846 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_6                   ((uint32\_t)0x00000400)            }}
\DoxyCodeLine{3848 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PFIVL                   ((uint32\_t)0x00001800)            }}
\DoxyCodeLine{3849 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PFIVL\_0                 ((uint32\_t)0x00000800)            }}
\DoxyCodeLine{3850 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PFIVL\_1                 ((uint32\_t)0x00001000)            }}
\DoxyCodeLine{3852 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PERSCHIVL               ((uint32\_t)0x03000000)            }}
\DoxyCodeLine{3853 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PERSCHIVL\_0             ((uint32\_t)0x01000000)            }}
\DoxyCodeLine{3854 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PERSCHIVL\_1             ((uint32\_t)0x02000000)            }}
\DoxyCodeLine{3856 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_PCGCR register  ********************/}}
\DoxyCodeLine{3857 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_STPPCLK                 ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{3858 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_GATEHCLK                ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{3859 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_PHYSUSP                 ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{3861 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GOTGINT register  ********************/}}
\DoxyCodeLine{3862 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_SEDET                   ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{3863 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_SRSSCHG                 ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{3864 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_HNSSCHG                 ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{3865 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_HNGDET                  ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{3866 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_ADTOCHG                 ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{3867 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_DBCDNE                  ((uint32\_t)0x00080000)            }}
\DoxyCodeLine{3869 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DCTL register  ********************/}}
\DoxyCodeLine{3870 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_RWUSIG                  ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{3871 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SDIS                    ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{3872 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_GINSTS                  ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{3873 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_GONSTS                  ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{3875 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL                    ((uint32\_t)0x00000070)            }}
\DoxyCodeLine{3876 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL\_0                  ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{3877 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL\_1                  ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{3878 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL\_2                  ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{3879 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SGINAK                  ((uint32\_t)0x00000080)            }}
\DoxyCodeLine{3880 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_CGINAK                  ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{3881 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SGONAK                  ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{3882 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_CGONAK                  ((uint32\_t)0x00000400)            }}
\DoxyCodeLine{3883 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_POPRGDNE                ((uint32\_t)0x00000800)            }}
\DoxyCodeLine{3885 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HFIR register  ********************/}}
\DoxyCodeLine{3886 \textcolor{preprocessor}{\#define USB\_OTG\_HFIR\_FRIVL                   ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{3888 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HFNUM register  ********************/}}
\DoxyCodeLine{3889 \textcolor{preprocessor}{\#define USB\_OTG\_HFNUM\_FRNUM                   ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{3890 \textcolor{preprocessor}{\#define USB\_OTG\_HFNUM\_FTREM                   ((uint32\_t)0xFFFF0000)            }}
\DoxyCodeLine{3892 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DSTS register  ********************/}}
\DoxyCodeLine{3893 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_SUSPSTS                 ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{3895 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_ENUMSPD                 ((uint32\_t)0x00000006)            }}
\DoxyCodeLine{3896 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_ENUMSPD\_0               ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{3897 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_ENUMSPD\_1               ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{3898 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_EERR                    ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{3899 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_FNSOF                   ((uint32\_t)0x003FFF00)            }}
\DoxyCodeLine{3901 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GAHBCFG register  ********************/}}
\DoxyCodeLine{3902 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_GINT                    ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{3904 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN                 ((uint32\_t)0x0000001E)            }}
\DoxyCodeLine{3905 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_0               ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{3906 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_1               ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{3907 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_2               ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{3908 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_3               ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{3909 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_DMAEN                   ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{3910 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_TXFELVL                 ((uint32\_t)0x00000080)            }}
\DoxyCodeLine{3911 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_PTXFELVL                ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{3913 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GUSBCFG register  ********************/}}
\DoxyCodeLine{3914 }
\DoxyCodeLine{3915 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL                   ((uint32\_t)0x00000007)            }}
\DoxyCodeLine{3916 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL\_0                 ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{3917 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL\_1                 ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{3918 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL\_2                 ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{3919 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYSEL                  ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{3920 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_SRPCAP                  ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{3921 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_HNPCAP                  ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{3923 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT                    ((uint32\_t)0x00003C00)            }}
\DoxyCodeLine{3924 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_0                  ((uint32\_t)0x00000400)            }}
\DoxyCodeLine{3925 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_1                  ((uint32\_t)0x00000800)            }}
\DoxyCodeLine{3926 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_2                  ((uint32\_t)0x00001000)            }}
\DoxyCodeLine{3927 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_3                  ((uint32\_t)0x00002000)            }}
\DoxyCodeLine{3928 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYLPCS                 ((uint32\_t)0x00008000)            }}
\DoxyCodeLine{3929 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIFSLS                ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{3930 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIAR                  ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{3931 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPICSM                 ((uint32\_t)0x00080000)            }}
\DoxyCodeLine{3932 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIEVBUSD              ((uint32\_t)0x00100000)            }}
\DoxyCodeLine{3933 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIEVBUSI              ((uint32\_t)0x00200000)            }}
\DoxyCodeLine{3934 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TSDPS                   ((uint32\_t)0x00400000)            }}
\DoxyCodeLine{3935 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PCCI                    ((uint32\_t)0x00800000)            }}
\DoxyCodeLine{3936 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PTCI                    ((uint32\_t)0x01000000)            }}
\DoxyCodeLine{3937 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIIPD                 ((uint32\_t)0x02000000)            }}
\DoxyCodeLine{3938 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_FHMOD                   ((uint32\_t)0x20000000)            }}
\DoxyCodeLine{3939 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_FDMOD                   ((uint32\_t)0x40000000)            }}
\DoxyCodeLine{3940 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_CTXPKT                  ((uint32\_t)0x80000000)            }}
\DoxyCodeLine{3942 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GRSTCTL register  ********************/}}
\DoxyCodeLine{3943 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_CSRST                   ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{3944 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_HSRST                   ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{3945 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_FCRST                   ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{3946 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_RXFFLSH                 ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{3947 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFFLSH                 ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{3949 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM                  ((uint32\_t)0x000007C0)            }}
\DoxyCodeLine{3950 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_0                ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{3951 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_1                ((uint32\_t)0x00000080)            }}
\DoxyCodeLine{3952 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_2                ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{3953 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_3                ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{3954 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_4                ((uint32\_t)0x00000400)            }}
\DoxyCodeLine{3955 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_DMAREQ                  ((uint32\_t)0x40000000)            }}
\DoxyCodeLine{3956 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_AHBIDL                  ((uint32\_t)0x80000000)            }}
\DoxyCodeLine{3958 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DIEPMSK register  ********************/}}
\DoxyCodeLine{3959 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_XFRCM                   ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{3960 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_EPDM                    ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{3961 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_TOM                     ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{3962 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_ITTXFEMSK               ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{3963 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_INEPNMM                 ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{3964 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_INEPNEM                 ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{3965 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_TXFURM                  ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{3966 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_BIM                     ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{3968 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HPTXSTS register  ********************/}}
\DoxyCodeLine{3969 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXFSAVL                ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{3971 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV                 ((uint32\_t)0x00FF0000)            }}
\DoxyCodeLine{3972 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_0               ((uint32\_t)0x00010000)            }}
\DoxyCodeLine{3973 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_1               ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{3974 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_2               ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{3975 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_3               ((uint32\_t)0x00080000)            }}
\DoxyCodeLine{3976 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_4               ((uint32\_t)0x00100000)            }}
\DoxyCodeLine{3977 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_5               ((uint32\_t)0x00200000)            }}
\DoxyCodeLine{3978 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_6               ((uint32\_t)0x00400000)            }}
\DoxyCodeLine{3979 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_7               ((uint32\_t)0x00800000)            }}
\DoxyCodeLine{3981 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP                 ((uint32\_t)0xFF000000)            }}
\DoxyCodeLine{3982 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_0               ((uint32\_t)0x01000000)            }}
\DoxyCodeLine{3983 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_1               ((uint32\_t)0x02000000)            }}
\DoxyCodeLine{3984 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_2               ((uint32\_t)0x04000000)            }}
\DoxyCodeLine{3985 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_3               ((uint32\_t)0x08000000)            }}
\DoxyCodeLine{3986 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_4               ((uint32\_t)0x10000000)            }}
\DoxyCodeLine{3987 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_5               ((uint32\_t)0x20000000)            }}
\DoxyCodeLine{3988 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_6               ((uint32\_t)0x40000000)            }}
\DoxyCodeLine{3989 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_7               ((uint32\_t)0x80000000)            }}
\DoxyCodeLine{3991 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HAINT register  ********************/}}
\DoxyCodeLine{3992 \textcolor{preprocessor}{\#define USB\_OTG\_HAINT\_HAINT                   ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{3994 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DOEPMSK register  ********************/}}
\DoxyCodeLine{3995 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_XFRCM                   ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{3996 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_EPDM                    ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{3997 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_STUPM                   ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{3998 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OTEPDM                  ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{3999 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_B2BSTUP                 ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{4000 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OPEM                    ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{4001 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_BOIM                    ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{4003 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GINTSTS register  ********************/}}
\DoxyCodeLine{4004 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_CMOD                    ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{4005 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_MMIS                    ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{4006 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_OTGINT                  ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{4007 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_SOF                     ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{4008 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_RXFLVL                  ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{4009 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_NPTXFE                  ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{4010 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_GINAKEFF                ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{4011 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_BOUTNAKEFF              ((uint32\_t)0x00000080)            }}
\DoxyCodeLine{4012 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ESUSP                   ((uint32\_t)0x00000400)            }}
\DoxyCodeLine{4013 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_USBSUSP                 ((uint32\_t)0x00000800)            }}
\DoxyCodeLine{4014 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_USBRST                  ((uint32\_t)0x00001000)            }}
\DoxyCodeLine{4015 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ENUMDNE                 ((uint32\_t)0x00002000)            }}
\DoxyCodeLine{4016 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ISOODRP                 ((uint32\_t)0x00004000)            }}
\DoxyCodeLine{4017 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_EOPF                    ((uint32\_t)0x00008000)            }}
\DoxyCodeLine{4018 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_IEPINT                  ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{4019 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_OEPINT                  ((uint32\_t)0x00080000)            }}
\DoxyCodeLine{4020 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_IISOIXFR                ((uint32\_t)0x00100000)            }}
\DoxyCodeLine{4021 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT       ((uint32\_t)0x00200000)            }}
\DoxyCodeLine{4022 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_DATAFSUSP               ((uint32\_t)0x00400000)            }}
\DoxyCodeLine{4023 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_HPRTINT                 ((uint32\_t)0x01000000)            }}
\DoxyCodeLine{4024 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_HCINT                   ((uint32\_t)0x02000000)            }}
\DoxyCodeLine{4025 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_PTXFE                   ((uint32\_t)0x04000000)            }}
\DoxyCodeLine{4026 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_CIDSCHG                 ((uint32\_t)0x10000000)            }}
\DoxyCodeLine{4027 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_DISCINT                 ((uint32\_t)0x20000000)            }}
\DoxyCodeLine{4028 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_SRQINT                  ((uint32\_t)0x40000000)            }}
\DoxyCodeLine{4029 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_WKUINT                  ((uint32\_t)0x80000000)            }}
\DoxyCodeLine{4031 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GINTMSK register  ********************/}}
\DoxyCodeLine{4032 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_MMISM                   ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{4033 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_OTGINT                  ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{4034 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_SOFM                    ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{4035 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_RXFLVLM                 ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{4036 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_NPTXFEM                 ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{4037 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_GINAKEFFM               ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{4038 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_GONAKEFFM               ((uint32\_t)0x00000080)            }}
\DoxyCodeLine{4039 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ESUSPM                  ((uint32\_t)0x00000400)            }}
\DoxyCodeLine{4040 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_USBSUSPM                ((uint32\_t)0x00000800)            }}
\DoxyCodeLine{4041 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_USBRST                  ((uint32\_t)0x00001000)            }}
\DoxyCodeLine{4042 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ENUMDNEM                ((uint32\_t)0x00002000)            }}
\DoxyCodeLine{4043 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ISOODRPM                ((uint32\_t)0x00004000)            }}
\DoxyCodeLine{4044 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_EOPFM                   ((uint32\_t)0x00008000)            }}
\DoxyCodeLine{4045 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_EPMISM                  ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{4046 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_IEPINT                  ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{4047 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_OEPINT                  ((uint32\_t)0x00080000)            }}
\DoxyCodeLine{4048 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_IISOIXFRM               ((uint32\_t)0x00100000)            }}
\DoxyCodeLine{4049 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM         ((uint32\_t)0x00200000)            }}
\DoxyCodeLine{4050 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_FSUSPM                  ((uint32\_t)0x00400000)            }}
\DoxyCodeLine{4051 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PRTIM                   ((uint32\_t)0x01000000)            }}
\DoxyCodeLine{4052 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_HCIM                    ((uint32\_t)0x02000000)            }}
\DoxyCodeLine{4053 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PTXFEM                  ((uint32\_t)0x04000000)            }}
\DoxyCodeLine{4054 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_CIDSCHGM                ((uint32\_t)0x10000000)            }}
\DoxyCodeLine{4055 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_DISCINT                 ((uint32\_t)0x20000000)            }}
\DoxyCodeLine{4056 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_SRQIM                   ((uint32\_t)0x40000000)            }}
\DoxyCodeLine{4057 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_WUIM                    ((uint32\_t)0x80000000)            }}
\DoxyCodeLine{4059 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DAINT register  ********************/}}
\DoxyCodeLine{4060 \textcolor{preprocessor}{\#define USB\_OTG\_DAINT\_IEPINT                  ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{4061 \textcolor{preprocessor}{\#define USB\_OTG\_DAINT\_OEPINT                  ((uint32\_t)0xFFFF0000)            }}
\DoxyCodeLine{4063 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HAINTMSK register  ********************/}}
\DoxyCodeLine{4064 \textcolor{preprocessor}{\#define USB\_OTG\_HAINTMSK\_HAINTM                  ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{4066 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GRXSTSP register  ********************/}}
\DoxyCodeLine{4067 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_EPNUM                    ((uint32\_t)0x0000000F)            }}
\DoxyCodeLine{4068 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_BCNT                     ((uint32\_t)0x00007FF0)            }}
\DoxyCodeLine{4069 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_DPID                     ((uint32\_t)0x00018000)            }}
\DoxyCodeLine{4070 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_PKTSTS                   ((uint32\_t)0x001E0000)            }}
\DoxyCodeLine{4072 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DAINTMSK register  ********************/}}
\DoxyCodeLine{4073 \textcolor{preprocessor}{\#define USB\_OTG\_DAINTMSK\_IEPM                    ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{4074 \textcolor{preprocessor}{\#define USB\_OTG\_DAINTMSK\_OEPM                    ((uint32\_t)0xFFFF0000)            }}
\DoxyCodeLine{4076 \textcolor{comment}{/********************  Bit definition for OTG register  ********************/}}
\DoxyCodeLine{4077 }
\DoxyCodeLine{4078 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM                   ((uint32\_t)0x0000000F)            }}
\DoxyCodeLine{4079 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_0                 ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{4080 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_1                 ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{4081 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_2                 ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{4082 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_3                 ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{4083 \textcolor{preprocessor}{\#define USB\_OTG\_BCNT                    ((uint32\_t)0x00007FF0)            }}
\DoxyCodeLine{4085 \textcolor{preprocessor}{\#define USB\_OTG\_DPID                    ((uint32\_t)0x00018000)            }}
\DoxyCodeLine{4086 \textcolor{preprocessor}{\#define USB\_OTG\_DPID\_0                  ((uint32\_t)0x00008000)            }}
\DoxyCodeLine{4087 \textcolor{preprocessor}{\#define USB\_OTG\_DPID\_1                  ((uint32\_t)0x00010000)            }}
\DoxyCodeLine{4089 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS                  ((uint32\_t)0x001E0000)            }}
\DoxyCodeLine{4090 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_0                ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{4091 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_1                ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{4092 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_2                ((uint32\_t)0x00080000)            }}
\DoxyCodeLine{4093 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_3                ((uint32\_t)0x00100000)            }}
\DoxyCodeLine{4095 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM                   ((uint32\_t)0x0000000F)            }}
\DoxyCodeLine{4096 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_0                 ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{4097 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_1                 ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{4098 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_2                 ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{4099 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_3                 ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{4101 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM                  ((uint32\_t)0x01E00000)            }}
\DoxyCodeLine{4102 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_0                ((uint32\_t)0x00200000)            }}
\DoxyCodeLine{4103 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_1                ((uint32\_t)0x00400000)            }}
\DoxyCodeLine{4104 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_2                ((uint32\_t)0x00800000)            }}
\DoxyCodeLine{4105 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_3                ((uint32\_t)0x01000000)            }}
\DoxyCodeLine{4107 \textcolor{comment}{/********************  Bit definition for OTG register  ********************/}}
\DoxyCodeLine{4108 }
\DoxyCodeLine{4109 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM                   ((uint32\_t)0x0000000F)            }}
\DoxyCodeLine{4110 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_0                 ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{4111 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_1                 ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{4112 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_2                 ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{4113 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_3                 ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{4114 \textcolor{preprocessor}{\#define USB\_OTG\_BCNT                    ((uint32\_t)0x00007FF0)            }}
\DoxyCodeLine{4116 \textcolor{preprocessor}{\#define USB\_OTG\_DPID                    ((uint32\_t)0x00018000)            }}
\DoxyCodeLine{4117 \textcolor{preprocessor}{\#define USB\_OTG\_DPID\_0                  ((uint32\_t)0x00008000)            }}
\DoxyCodeLine{4118 \textcolor{preprocessor}{\#define USB\_OTG\_DPID\_1                  ((uint32\_t)0x00010000)            }}
\DoxyCodeLine{4120 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS                  ((uint32\_t)0x001E0000)            }}
\DoxyCodeLine{4121 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_0                ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{4122 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_1                ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{4123 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_2                ((uint32\_t)0x00080000)            }}
\DoxyCodeLine{4124 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_3                ((uint32\_t)0x00100000)            }}
\DoxyCodeLine{4126 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM                   ((uint32\_t)0x0000000F)            }}
\DoxyCodeLine{4127 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_0                 ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{4128 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_1                 ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{4129 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_2                 ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{4130 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_3                 ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{4132 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM                  ((uint32\_t)0x01E00000)            }}
\DoxyCodeLine{4133 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_0                ((uint32\_t)0x00200000)            }}
\DoxyCodeLine{4134 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_1                ((uint32\_t)0x00400000)            }}
\DoxyCodeLine{4135 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_2                ((uint32\_t)0x00800000)            }}
\DoxyCodeLine{4136 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_3                ((uint32\_t)0x01000000)            }}
\DoxyCodeLine{4138 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GRXFSIZ register  ********************/}}
\DoxyCodeLine{4139 \textcolor{preprocessor}{\#define USB\_OTG\_GRXFSIZ\_RXFD                    ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{4141 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DVBUSDIS register  ********************/}}
\DoxyCodeLine{4142 \textcolor{preprocessor}{\#define USB\_OTG\_DVBUSDIS\_VBUSDT                  ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{4144 \textcolor{comment}{/********************  Bit definition for OTG register  ********************/}}
\DoxyCodeLine{4145 \textcolor{preprocessor}{\#define USB\_OTG\_NPTXFSA                 ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{4146 \textcolor{preprocessor}{\#define USB\_OTG\_NPTXFD                  ((uint32\_t)0xFFFF0000)            }}
\DoxyCodeLine{4147 \textcolor{preprocessor}{\#define USB\_OTG\_TX0FSA                  ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{4148 \textcolor{preprocessor}{\#define USB\_OTG\_TX0FD                   ((uint32\_t)0xFFFF0000)            }}
\DoxyCodeLine{4150 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DVBUSPULSE register  ********************/}}
\DoxyCodeLine{4151 \textcolor{preprocessor}{\#define USB\_OTG\_DVBUSPULSE\_DVBUSP                  ((uint32\_t)0x00000FFF)            }}
\DoxyCodeLine{4153 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GNPTXSTS register  ********************/}}
\DoxyCodeLine{4154 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXFSAV                ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{4156 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV                ((uint32\_t)0x00FF0000)            }}
\DoxyCodeLine{4157 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_0              ((uint32\_t)0x00010000)            }}
\DoxyCodeLine{4158 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_1              ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{4159 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_2              ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{4160 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_3              ((uint32\_t)0x00080000)            }}
\DoxyCodeLine{4161 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_4              ((uint32\_t)0x00100000)            }}
\DoxyCodeLine{4162 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_5              ((uint32\_t)0x00200000)            }}
\DoxyCodeLine{4163 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_6              ((uint32\_t)0x00400000)            }}
\DoxyCodeLine{4164 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_7              ((uint32\_t)0x00800000)            }}
\DoxyCodeLine{4166 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP                ((uint32\_t)0x7F000000)            }}
\DoxyCodeLine{4167 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_0              ((uint32\_t)0x01000000)            }}
\DoxyCodeLine{4168 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_1              ((uint32\_t)0x02000000)            }}
\DoxyCodeLine{4169 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_2              ((uint32\_t)0x04000000)            }}
\DoxyCodeLine{4170 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_3              ((uint32\_t)0x08000000)            }}
\DoxyCodeLine{4171 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_4              ((uint32\_t)0x10000000)            }}
\DoxyCodeLine{4172 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_5              ((uint32\_t)0x20000000)            }}
\DoxyCodeLine{4173 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_6              ((uint32\_t)0x40000000)            }}
\DoxyCodeLine{4175 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DTHRCTL register  ********************/}}
\DoxyCodeLine{4176 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_NONISOTHREN             ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{4177 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_ISOTHREN                ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{4179 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN                ((uint32\_t)0x000007FC)            }}
\DoxyCodeLine{4180 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_0              ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{4181 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_1              ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{4182 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_2              ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{4183 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_3              ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{4184 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_4              ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{4185 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_5              ((uint32\_t)0x00000080)            }}
\DoxyCodeLine{4186 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_6              ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{4187 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_7              ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{4188 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_8              ((uint32\_t)0x00000400)            }}
\DoxyCodeLine{4189 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHREN                 ((uint32\_t)0x00010000)            }}
\DoxyCodeLine{4191 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN                ((uint32\_t)0x03FE0000)            }}
\DoxyCodeLine{4192 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_0              ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{4193 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_1              ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{4194 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_2              ((uint32\_t)0x00080000)            }}
\DoxyCodeLine{4195 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_3              ((uint32\_t)0x00100000)            }}
\DoxyCodeLine{4196 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_4              ((uint32\_t)0x00200000)            }}
\DoxyCodeLine{4197 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_5              ((uint32\_t)0x00400000)            }}
\DoxyCodeLine{4198 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_6              ((uint32\_t)0x00800000)            }}
\DoxyCodeLine{4199 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_7              ((uint32\_t)0x01000000)            }}
\DoxyCodeLine{4200 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_8              ((uint32\_t)0x02000000)            }}
\DoxyCodeLine{4201 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_ARPEN                   ((uint32\_t)0x08000000)            }}
\DoxyCodeLine{4203 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DIEPEMPMSK register  ********************/}}
\DoxyCodeLine{4204 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEMPMSK\_INEPTXFEM               ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{4206 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DEACHINT register  ********************/}}
\DoxyCodeLine{4207 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINT\_IEP1INT                 ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{4208 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINT\_OEP1INT                 ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{4210 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GCCFG register  ********************/}}
\DoxyCodeLine{4211 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_PWRDWN                  ((uint32\_t)0x00010000)            }}
\DoxyCodeLine{4212 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_I2CPADEN                ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{4213 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_VBUSASEN                ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{4214 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_VBUSBSEN                ((uint32\_t)0x00080000)            }}
\DoxyCodeLine{4215 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_SOFOUTEN                ((uint32\_t)0x00100000)            }}
\DoxyCodeLine{4216 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_NOVBUSSENS              ((uint32\_t)0x00200000)            }}
\DoxyCodeLine{4218 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DEACHINTMSK register  ********************/}}
\DoxyCodeLine{4219 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINTMSK\_IEP1INTM                ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{4220 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINTMSK\_OEP1INTM                ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{4222 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_CID register  ********************/}}
\DoxyCodeLine{4223 \textcolor{preprocessor}{\#define USB\_OTG\_CID\_PRODUCT\_ID              ((uint32\_t)0xFFFFFFFF)            }}
\DoxyCodeLine{4225 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DIEPEACHMSK1 register  ********************/}}
\DoxyCodeLine{4226 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_XFRCM                   ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{4227 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_EPDM                    ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{4228 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_TOM                     ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{4229 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK               ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{4230 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_INEPNMM                 ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{4231 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_INEPNEM                 ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{4232 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_TXFURM                  ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{4233 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_BIM                     ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{4234 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_NAKM                    ((uint32\_t)0x00002000)            }}
\DoxyCodeLine{4236 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HPRT register  ********************/}}
\DoxyCodeLine{4237 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PCSTS                   ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{4238 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PCDET                   ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{4239 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PENA                    ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{4240 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PENCHNG                 ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{4241 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_POCA                    ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{4242 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_POCCHNG                 ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{4243 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PRES                    ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{4244 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSUSP                   ((uint32\_t)0x00000080)            }}
\DoxyCodeLine{4245 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PRST                    ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{4247 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PLSTS                   ((uint32\_t)0x00000C00)            }}
\DoxyCodeLine{4248 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PLSTS\_0                 ((uint32\_t)0x00000400)            }}
\DoxyCodeLine{4249 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PLSTS\_1                 ((uint32\_t)0x00000800)            }}
\DoxyCodeLine{4250 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PPWR                    ((uint32\_t)0x00001000)            }}
\DoxyCodeLine{4252 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL                   ((uint32\_t)0x0001E000)            }}
\DoxyCodeLine{4253 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_0                 ((uint32\_t)0x00002000)            }}
\DoxyCodeLine{4254 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_1                 ((uint32\_t)0x00004000)            }}
\DoxyCodeLine{4255 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_2                 ((uint32\_t)0x00008000)            }}
\DoxyCodeLine{4256 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_3                 ((uint32\_t)0x00010000)            }}
\DoxyCodeLine{4258 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSPD                    ((uint32\_t)0x00060000)            }}
\DoxyCodeLine{4259 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSPD\_0                  ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{4260 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSPD\_1                  ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{4262 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DOEPEACHMSK1 register  ********************/}}
\DoxyCodeLine{4263 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_XFRCM                   ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{4264 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_EPDM                    ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{4265 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_TOM                     ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{4266 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK               ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{4267 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_INEPNMM                 ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{4268 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_INEPNEM                 ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{4269 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_TXFURM                  ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{4270 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_BIM                     ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{4271 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_BERRM                   ((uint32\_t)0x00001000)            }}
\DoxyCodeLine{4272 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_NAKM                    ((uint32\_t)0x00002000)            }}
\DoxyCodeLine{4273 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_NYETM                   ((uint32\_t)0x00004000)            }}
\DoxyCodeLine{4275 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HPTXFSIZ register  ********************/}}
\DoxyCodeLine{4276 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXFSIZ\_PTXSA                   ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{4277 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXFSIZ\_PTXFD                   ((uint32\_t)0xFFFF0000)            }}
\DoxyCodeLine{4279 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DIEPCTL register  ********************/}}
\DoxyCodeLine{4280 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_MPSIZ                   ((uint32\_t)0x000007FF)            }}
\DoxyCodeLine{4281 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_USBAEP                  ((uint32\_t)0x00008000)            }}
\DoxyCodeLine{4282 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EONUM\_DPID              ((uint32\_t)0x00010000)            }}
\DoxyCodeLine{4283 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_NAKSTS                  ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{4285 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPTYP                   ((uint32\_t)0x000C0000)            }}
\DoxyCodeLine{4286 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPTYP\_0                 ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{4287 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPTYP\_1                 ((uint32\_t)0x00080000)            }}
\DoxyCodeLine{4288 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_STALL                   ((uint32\_t)0x00200000)            }}
\DoxyCodeLine{4290 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM                  ((uint32\_t)0x03C00000)            }}
\DoxyCodeLine{4291 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_0                ((uint32\_t)0x00400000)            }}
\DoxyCodeLine{4292 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_1                ((uint32\_t)0x00800000)            }}
\DoxyCodeLine{4293 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_2                ((uint32\_t)0x01000000)            }}
\DoxyCodeLine{4294 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_3                ((uint32\_t)0x02000000)            }}
\DoxyCodeLine{4295 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_CNAK                    ((uint32\_t)0x04000000)            }}
\DoxyCodeLine{4296 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SNAK                    ((uint32\_t)0x08000000)            }}
\DoxyCodeLine{4297 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM          ((uint32\_t)0x10000000)            }}
\DoxyCodeLine{4298 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SODDFRM                 ((uint32\_t)0x20000000)            }}
\DoxyCodeLine{4299 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPDIS                   ((uint32\_t)0x40000000)            }}
\DoxyCodeLine{4300 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPENA                   ((uint32\_t)0x80000000)            }}
\DoxyCodeLine{4302 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HCCHAR register  ********************/}}
\DoxyCodeLine{4303 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MPSIZ                   ((uint32\_t)0x000007FF)            }}
\DoxyCodeLine{4305 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM                   ((uint32\_t)0x00007800)            }}
\DoxyCodeLine{4306 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_0                 ((uint32\_t)0x00000800)            }}
\DoxyCodeLine{4307 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_1                 ((uint32\_t)0x00001000)            }}
\DoxyCodeLine{4308 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_2                 ((uint32\_t)0x00002000)            }}
\DoxyCodeLine{4309 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_3                 ((uint32\_t)0x00004000)            }}
\DoxyCodeLine{4310 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPDIR                   ((uint32\_t)0x00008000)            }}
\DoxyCodeLine{4311 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_LSDEV                   ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{4313 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPTYP                   ((uint32\_t)0x000C0000)            }}
\DoxyCodeLine{4314 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPTYP\_0                 ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{4315 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPTYP\_1                 ((uint32\_t)0x00080000)            }}
\DoxyCodeLine{4317 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MC                      ((uint32\_t)0x00300000)            }}
\DoxyCodeLine{4318 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MC\_0                    ((uint32\_t)0x00100000)            }}
\DoxyCodeLine{4319 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MC\_1                    ((uint32\_t)0x00200000)            }}
\DoxyCodeLine{4321 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD                     ((uint32\_t)0x1FC00000)            }}
\DoxyCodeLine{4322 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_0                   ((uint32\_t)0x00400000)            }}
\DoxyCodeLine{4323 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_1                   ((uint32\_t)0x00800000)            }}
\DoxyCodeLine{4324 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_2                   ((uint32\_t)0x01000000)            }}
\DoxyCodeLine{4325 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_3                   ((uint32\_t)0x02000000)            }}
\DoxyCodeLine{4326 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_4                   ((uint32\_t)0x04000000)            }}
\DoxyCodeLine{4327 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_5                   ((uint32\_t)0x08000000)            }}
\DoxyCodeLine{4328 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_6                   ((uint32\_t)0x10000000)            }}
\DoxyCodeLine{4329 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_ODDFRM                  ((uint32\_t)0x20000000)            }}
\DoxyCodeLine{4330 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_CHDIS                   ((uint32\_t)0x40000000)            }}
\DoxyCodeLine{4331 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_CHENA                   ((uint32\_t)0x80000000)            }}
\DoxyCodeLine{4333 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HCSPLT register  ********************/}}
\DoxyCodeLine{4334 }
\DoxyCodeLine{4335 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR                 ((uint32\_t)0x0000007F)            }}
\DoxyCodeLine{4336 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_0               ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{4337 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_1               ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{4338 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_2               ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{4339 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_3               ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{4340 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_4               ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{4341 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_5               ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{4342 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_6               ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{4344 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR                 ((uint32\_t)0x00003F80)            }}
\DoxyCodeLine{4345 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_0               ((uint32\_t)0x00000080)            }}
\DoxyCodeLine{4346 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_1               ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{4347 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_2               ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{4348 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_3               ((uint32\_t)0x00000400)            }}
\DoxyCodeLine{4349 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_4               ((uint32\_t)0x00000800)            }}
\DoxyCodeLine{4350 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_5               ((uint32\_t)0x00001000)            }}
\DoxyCodeLine{4351 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_6               ((uint32\_t)0x00002000)            }}
\DoxyCodeLine{4353 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_XACTPOS                 ((uint32\_t)0x0000C000)            }}
\DoxyCodeLine{4354 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_XACTPOS\_0               ((uint32\_t)0x00004000)            }}
\DoxyCodeLine{4355 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_XACTPOS\_1               ((uint32\_t)0x00008000)            }}
\DoxyCodeLine{4356 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_COMPLSPLT               ((uint32\_t)0x00010000)            }}
\DoxyCodeLine{4357 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_SPLITEN                 ((uint32\_t)0x80000000)            }}
\DoxyCodeLine{4359 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HCINT register  ********************/}}
\DoxyCodeLine{4360 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_XFRC                    ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{4361 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_CHH                     ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{4362 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_AHBERR                  ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{4363 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_STALL                   ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{4364 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_NAK                     ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{4365 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_ACK                     ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{4366 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_NYET                    ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{4367 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_TXERR                   ((uint32\_t)0x00000080)            }}
\DoxyCodeLine{4368 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_BBERR                   ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{4369 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_FRMOR                   ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{4370 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_DTERR                   ((uint32\_t)0x00000400)            }}
\DoxyCodeLine{4372 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DIEPINT register  ********************/}}
\DoxyCodeLine{4373 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_XFRC                    ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{4374 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_EPDISD                  ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{4375 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TOC                     ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{4376 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_ITTXFE                  ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{4377 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_INEPNE                  ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{4378 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TXFE                    ((uint32\_t)0x00000080)            }}
\DoxyCodeLine{4379 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TXFIFOUDRN              ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{4380 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_BNA                     ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{4381 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_PKTDRPSTS               ((uint32\_t)0x00000800)            }}
\DoxyCodeLine{4382 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_BERR                    ((uint32\_t)0x00001000)            }}
\DoxyCodeLine{4383 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_NAK                     ((uint32\_t)0x00002000)            }}
\DoxyCodeLine{4385 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HCINTMSK register  ********************/}}
\DoxyCodeLine{4386 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_XFRCM                   ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{4387 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_CHHM                    ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{4388 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_AHBERR                  ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{4389 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_STALLM                  ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{4390 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_NAKM                    ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{4391 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_ACKM                    ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{4392 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_NYET                    ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{4393 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_TXERRM                  ((uint32\_t)0x00000080)            }}
\DoxyCodeLine{4394 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_BBERRM                  ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{4395 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_FRMORM                  ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{4396 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_DTERRM                  ((uint32\_t)0x00000400)            }}
\DoxyCodeLine{4398 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DIEPTSIZ register  ********************/}}
\DoxyCodeLine{4399 }
\DoxyCodeLine{4400 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_XFRSIZ                  ((uint32\_t)0x0007FFFF)            }}
\DoxyCodeLine{4401 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_PKTCNT                  ((uint32\_t)0x1FF80000)            }}
\DoxyCodeLine{4402 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_MULCNT                  ((uint32\_t)0x60000000)            }}
\DoxyCodeLine{4403 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HCTSIZ register  ********************/}}
\DoxyCodeLine{4404 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_XFRSIZ                    ((uint32\_t)0x0007FFFF)            }}
\DoxyCodeLine{4405 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_PKTCNT                    ((uint32\_t)0x1FF80000)            }}
\DoxyCodeLine{4406 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DOPING                    ((uint32\_t)0x80000000)            }}
\DoxyCodeLine{4407 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DPID                      ((uint32\_t)0x60000000)            }}
\DoxyCodeLine{4408 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DPID\_0                    ((uint32\_t)0x20000000)            }}
\DoxyCodeLine{4409 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DPID\_1                    ((uint32\_t)0x40000000)            }}
\DoxyCodeLine{4411 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DIEPDMA register  ********************/}}
\DoxyCodeLine{4412 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPDMA\_DMAADDR                  ((uint32\_t)0xFFFFFFFF)            }}
\DoxyCodeLine{4414 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HCDMA register  ********************/}}
\DoxyCodeLine{4415 \textcolor{preprocessor}{\#define USB\_OTG\_HCDMA\_DMAADDR                    ((uint32\_t)0xFFFFFFFF)            }}
\DoxyCodeLine{4417 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DTXFSTS register  ********************/}}
\DoxyCodeLine{4418 \textcolor{preprocessor}{\#define USB\_OTG\_DTXFSTS\_INEPTFSAV                ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{4420 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DIEPTXF register  ********************/}}
\DoxyCodeLine{4421 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTXF\_INEPTXSA                 ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{4422 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTXF\_INEPTXFD                 ((uint32\_t)0xFFFF0000)            }}
\DoxyCodeLine{4424 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DOEPCTL register  ********************/}}
\DoxyCodeLine{4425 }
\DoxyCodeLine{4426 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_MPSIZ                     ((uint32\_t)0x000007FF)                      }}
\DoxyCodeLine{4427 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_USBAEP                    ((uint32\_t)0x00008000)            }}
\DoxyCodeLine{4428 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_NAKSTS                    ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{4429 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM            ((uint32\_t)0x10000000)            }}
\DoxyCodeLine{4430 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SODDFRM                   ((uint32\_t)0x20000000)            }}
\DoxyCodeLine{4431 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPTYP                     ((uint32\_t)0x000C0000)            }}
\DoxyCodeLine{4432 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPTYP\_0                   ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{4433 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPTYP\_1                   ((uint32\_t)0x00080000)            }}
\DoxyCodeLine{4434 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SNPM                      ((uint32\_t)0x00100000)            }}
\DoxyCodeLine{4435 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_STALL                     ((uint32\_t)0x00200000)            }}
\DoxyCodeLine{4436 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_CNAK                      ((uint32\_t)0x04000000)            }}
\DoxyCodeLine{4437 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SNAK                      ((uint32\_t)0x08000000)            }}
\DoxyCodeLine{4438 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPDIS                     ((uint32\_t)0x40000000)            }}
\DoxyCodeLine{4439 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPENA                     ((uint32\_t)0x80000000)            }}
\DoxyCodeLine{4441 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DOEPINT register  ********************/}}
\DoxyCodeLine{4442 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_XFRC                    ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{4443 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_EPDISD                  ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{4444 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_STUP                    ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{4445 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OTEPDIS                 ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{4446 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_B2BSTUP                 ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{4447 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_NYET                    ((uint32\_t)0x00004000)            }}
\DoxyCodeLine{4449 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DOEPTSIZ register  ********************/}}
\DoxyCodeLine{4450 }
\DoxyCodeLine{4451 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_XFRSIZ                  ((uint32\_t)0x0007FFFF)            }}
\DoxyCodeLine{4452 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_PKTCNT                  ((uint32\_t)0x1FF80000)            }}
\DoxyCodeLine{4454 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_STUPCNT                 ((uint32\_t)0x60000000)            }}
\DoxyCodeLine{4455 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_STUPCNT\_0               ((uint32\_t)0x20000000)            }}
\DoxyCodeLine{4456 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_STUPCNT\_1               ((uint32\_t)0x40000000)            }}
\DoxyCodeLine{4458 \textcolor{comment}{/********************  Bit definition for PCGCCTL register  ********************/}}
\DoxyCodeLine{4459 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_STOPCLK                 ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{4460 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_GATECLK                 ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{4461 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_PHYSUSP                 ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{4475 \textcolor{comment}{/******************************* ADC Instances ********************************/}}
\DoxyCodeLine{4476 \textcolor{preprocessor}{\#define IS\_ADC\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)}}
\DoxyCodeLine{4477  }
\DoxyCodeLine{4478 \textcolor{comment}{/******************************* CRC Instances ********************************/}}
\DoxyCodeLine{4479 \textcolor{preprocessor}{\#define IS\_CRC\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == CRC)}}
\DoxyCodeLine{4480 }
\DoxyCodeLine{4481 \textcolor{comment}{/******************************** DMA Instances *******************************/}}
\DoxyCodeLine{4482 \textcolor{preprocessor}{\#define IS\_DMA\_STREAM\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == DMA1\_Stream0) || \(\backslash\)}}
\DoxyCodeLine{4483 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA1\_Stream1) || \(\backslash\)}}
\DoxyCodeLine{4484 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA1\_Stream2) || \(\backslash\)}}
\DoxyCodeLine{4485 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA1\_Stream3) || \(\backslash\)}}
\DoxyCodeLine{4486 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA1\_Stream4) || \(\backslash\)}}
\DoxyCodeLine{4487 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA1\_Stream5) || \(\backslash\)}}
\DoxyCodeLine{4488 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA1\_Stream6) || \(\backslash\)}}
\DoxyCodeLine{4489 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA1\_Stream7) || \(\backslash\)}}
\DoxyCodeLine{4490 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream0) || \(\backslash\)}}
\DoxyCodeLine{4491 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream1) || \(\backslash\)}}
\DoxyCodeLine{4492 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream2) || \(\backslash\)}}
\DoxyCodeLine{4493 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream3) || \(\backslash\)}}
\DoxyCodeLine{4494 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream4) || \(\backslash\)}}
\DoxyCodeLine{4495 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream5) || \(\backslash\)}}
\DoxyCodeLine{4496 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream6) || \(\backslash\)}}
\DoxyCodeLine{4497 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream7))}}
\DoxyCodeLine{4498 }
\DoxyCodeLine{4499 \textcolor{comment}{/******************************* GPIO Instances *******************************/}}
\DoxyCodeLine{4500 \textcolor{preprocessor}{\#define IS\_GPIO\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \(\backslash\)}}
\DoxyCodeLine{4501 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOB) || \(\backslash\)}}
\DoxyCodeLine{4502 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOC) || \(\backslash\)}}
\DoxyCodeLine{4503 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOD) || \(\backslash\)}}
\DoxyCodeLine{4504 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOE) || \(\backslash\)}}
\DoxyCodeLine{4505 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOH))}}
\DoxyCodeLine{4506 }
\DoxyCodeLine{4507 \textcolor{comment}{/******************************** I2C Instances *******************************/}}
\DoxyCodeLine{4508 \textcolor{preprocessor}{\#define IS\_I2C\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \(\backslash\)}}
\DoxyCodeLine{4509 \textcolor{preprocessor}{                                       ((INSTANCE) == I2C2) || \(\backslash\)}}
\DoxyCodeLine{4510 \textcolor{preprocessor}{                                       ((INSTANCE) == I2C3))}}
\DoxyCodeLine{4511 }
\DoxyCodeLine{4512 \textcolor{comment}{/******************************** I2S Instances *******************************/}}
\DoxyCodeLine{4513 \textcolor{preprocessor}{\#define IS\_I2S\_INSTANCE(INSTANCE)  (((INSTANCE) == SPI2) || \(\backslash\)}}
\DoxyCodeLine{4514 \textcolor{preprocessor}{                                    ((INSTANCE) == SPI3))}}
\DoxyCodeLine{4515 }
\DoxyCodeLine{4516 \textcolor{comment}{/*************************** I2S Extended Instances ***************************/}}
\DoxyCodeLine{4517 \textcolor{preprocessor}{\#define IS\_I2S\_INSTANCE\_EXT(PERIPH)  (((INSTANCE) == SPI2)    || \(\backslash\)}}
\DoxyCodeLine{4518 \textcolor{preprocessor}{                                      ((INSTANCE) == SPI3)    || \(\backslash\)}}
\DoxyCodeLine{4519 \textcolor{preprocessor}{                                      ((INSTANCE) == I2S2ext) || \(\backslash\)}}
\DoxyCodeLine{4520 \textcolor{preprocessor}{                                      ((INSTANCE) == I2S3ext))}}
\DoxyCodeLine{4521 }
\DoxyCodeLine{4522 \textcolor{comment}{/****************************** RTC Instances *********************************/}}
\DoxyCodeLine{4523 \textcolor{preprocessor}{\#define IS\_RTC\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)}}
\DoxyCodeLine{4524 }
\DoxyCodeLine{4525 \textcolor{comment}{/******************************** SPI Instances *******************************/}}
\DoxyCodeLine{4526 \textcolor{preprocessor}{\#define IS\_SPI\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \(\backslash\)}}
\DoxyCodeLine{4527 \textcolor{preprocessor}{                                       ((INSTANCE) == SPI2) || \(\backslash\)}}
\DoxyCodeLine{4528 \textcolor{preprocessor}{                                       ((INSTANCE) == SPI3) || \(\backslash\)}}
\DoxyCodeLine{4529 \textcolor{preprocessor}{                                       ((INSTANCE) == SPI4))}}
\DoxyCodeLine{4530 }
\DoxyCodeLine{4531 \textcolor{comment}{/*************************** SPI Extended Instances ***************************/}}
\DoxyCodeLine{4532 \textcolor{preprocessor}{\#define IS\_SPI\_ALL\_INSTANCE\_EXT(INSTANCE) (((INSTANCE) == SPI1)    || \(\backslash\)}}
\DoxyCodeLine{4533 \textcolor{preprocessor}{                                           ((INSTANCE) == SPI2)    || \(\backslash\)}}
\DoxyCodeLine{4534 \textcolor{preprocessor}{                                           ((INSTANCE) == SPI3)    || \(\backslash\)}}
\DoxyCodeLine{4535 \textcolor{preprocessor}{                                           ((INSTANCE) == I2S2ext) || \(\backslash\)}}
\DoxyCodeLine{4536 \textcolor{preprocessor}{                                           ((INSTANCE) == I2S3ext))}}
\DoxyCodeLine{4537 }
\DoxyCodeLine{4538 \textcolor{comment}{/****************** TIM Instances : All supported instances *******************/}}
\DoxyCodeLine{4539 \textcolor{preprocessor}{\#define IS\_TIM\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{4540 \textcolor{preprocessor}{                                   ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{4541 \textcolor{preprocessor}{                                   ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{4542 \textcolor{preprocessor}{                                   ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{4543 \textcolor{preprocessor}{                                   ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{4544 \textcolor{preprocessor}{                                   ((INSTANCE) == TIM9)   || \(\backslash\)}}
\DoxyCodeLine{4545 \textcolor{preprocessor}{                                   ((INSTANCE) == TIM10)  || \(\backslash\)}}
\DoxyCodeLine{4546 \textcolor{preprocessor}{                                   ((INSTANCE) == TIM11))}}
\DoxyCodeLine{4547 }
\DoxyCodeLine{4548 \textcolor{comment}{/************* TIM Instances : at least 1 capture/compare channel *************/}}
\DoxyCodeLine{4549 \textcolor{preprocessor}{\#define IS\_TIM\_CC1\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{4550 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{4551 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3)  || \(\backslash\)}}
\DoxyCodeLine{4552 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4)  || \(\backslash\)}}
\DoxyCodeLine{4553 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5)  || \(\backslash\)}}
\DoxyCodeLine{4554 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM9)  || \(\backslash\)}}
\DoxyCodeLine{4555 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM10) || \(\backslash\)}}
\DoxyCodeLine{4556 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM11))}}
\DoxyCodeLine{4557 }
\DoxyCodeLine{4558 \textcolor{comment}{/************ TIM Instances : at least 2 capture/compare channels *************/}}
\DoxyCodeLine{4559 \textcolor{preprocessor}{\#define IS\_TIM\_CC2\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{4560 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{4561 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{4562 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{4563 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{4564 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM9))}}
\DoxyCodeLine{4565 }
\DoxyCodeLine{4566 \textcolor{comment}{/************ TIM Instances : at least 3 capture/compare channels *************/}}
\DoxyCodeLine{4567 \textcolor{preprocessor}{\#define IS\_TIM\_CC3\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{4568 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{4569 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{4570 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{4571 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5))}}
\DoxyCodeLine{4572 }
\DoxyCodeLine{4573 \textcolor{comment}{/************ TIM Instances : at least 4 capture/compare channels *************/}}
\DoxyCodeLine{4574 \textcolor{preprocessor}{\#define IS\_TIM\_CC4\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{4575 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{4576 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{4577 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{4578 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM5))}}
\DoxyCodeLine{4579 }
\DoxyCodeLine{4580 \textcolor{comment}{/******************** TIM Instances : Advanced-\/control timers *****************/}}
\DoxyCodeLine{4581 \textcolor{preprocessor}{\#define IS\_TIM\_ADVANCED\_INSTANCE(INSTANCE) ((INSTANCE) == TIM1)}}
\DoxyCodeLine{4582 }
\DoxyCodeLine{4583 \textcolor{comment}{/******************* TIM Instances : Timer input XOR function *****************/}}
\DoxyCodeLine{4584 \textcolor{preprocessor}{\#define IS\_TIM\_XOR\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{4585 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{4586 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{4587 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{4588 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5))}}
\DoxyCodeLine{4589 }
\DoxyCodeLine{4590 \textcolor{comment}{/****************** TIM Instances : DMA requests generation (UDE) *************/}}
\DoxyCodeLine{4591 \textcolor{preprocessor}{\#define IS\_TIM\_DMA\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{4592 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{4593 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{4594 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{4595 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM5))}}
\DoxyCodeLine{4596 }
\DoxyCodeLine{4597 \textcolor{comment}{/************ TIM Instances : DMA requests generation (CCxDE) *****************/}}
\DoxyCodeLine{4598 \textcolor{preprocessor}{\#define IS\_TIM\_DMA\_CC\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{4599 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{4600 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{4601 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{4602 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM5))}}
\DoxyCodeLine{4603 }
\DoxyCodeLine{4604 \textcolor{comment}{/************ TIM Instances : DMA requests generation (COMDE) *****************/}}
\DoxyCodeLine{4605 \textcolor{preprocessor}{\#define IS\_TIM\_CCDMA\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{4606 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{4607 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{4608 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{4609 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM5)) }}
\DoxyCodeLine{4610 }
\DoxyCodeLine{4611 \textcolor{comment}{/******************** TIM Instances : DMA burst feature ***********************/}}
\DoxyCodeLine{4612 \textcolor{preprocessor}{\#define IS\_TIM\_DMABURST\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{4613 \textcolor{preprocessor}{                                             ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{4614 \textcolor{preprocessor}{                                             ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{4615 \textcolor{preprocessor}{                                             ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{4616 \textcolor{preprocessor}{                                             ((INSTANCE) == TIM5))}}
\DoxyCodeLine{4617 }
\DoxyCodeLine{4618 \textcolor{comment}{/****** TIM Instances : master mode available (TIMx\_CR2.MMS available )********/}}
\DoxyCodeLine{4619 \textcolor{preprocessor}{\#define IS\_TIM\_MASTER\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{4620 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{4621 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{4622 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{4623 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{4624 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM9))}}
\DoxyCodeLine{4625 }
\DoxyCodeLine{4626 \textcolor{comment}{/*********** TIM Instances : Slave mode available (TIMx\_SMCR available )*******/}}
\DoxyCodeLine{4627 \textcolor{preprocessor}{\#define IS\_TIM\_SLAVE\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{4628 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{4629 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{4630 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{4631 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{4632 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM9))}}
\DoxyCodeLine{4633 }
\DoxyCodeLine{4634 \textcolor{comment}{/********************** TIM Instances : 32 bit Counter ************************/}}
\DoxyCodeLine{4635 \textcolor{preprocessor}{\#define IS\_TIM\_32B\_COUNTER\_INSTANCE(INSTANCE)(((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{4636 \textcolor{preprocessor}{                                              ((INSTANCE) == TIM5))}}
\DoxyCodeLine{4637 }
\DoxyCodeLine{4638 \textcolor{comment}{/***************** TIM Instances : external trigger input availabe ************/}}
\DoxyCodeLine{4639 \textcolor{preprocessor}{\#define IS\_TIM\_ETR\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{4640 \textcolor{preprocessor}{                                        ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{4641 \textcolor{preprocessor}{                                        ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{4642 \textcolor{preprocessor}{                                        ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{4643 \textcolor{preprocessor}{                                        ((INSTANCE) == TIM5))}}
\DoxyCodeLine{4644 }
\DoxyCodeLine{4645 \textcolor{comment}{/****************** TIM Instances : remapping capability **********************/}}
\DoxyCodeLine{4646 \textcolor{preprocessor}{\#define IS\_TIM\_REMAP\_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{4647 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5)  || \(\backslash\)}}
\DoxyCodeLine{4648 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM11))}}
\DoxyCodeLine{4649 }
\DoxyCodeLine{4650 \textcolor{comment}{/******************* TIM Instances : output(s) available **********************/}}
\DoxyCodeLine{4651 \textcolor{preprocessor}{\#define IS\_TIM\_CCX\_INSTANCE(INSTANCE, CHANNEL) \(\backslash\)}}
\DoxyCodeLine{4652 \textcolor{preprocessor}{    ((((INSTANCE) == TIM1) \&\&                  \(\backslash\)}}
\DoxyCodeLine{4653 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{4654 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{4655 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{4656 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{4657 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{4658 \textcolor{preprocessor}{    (((INSTANCE) == TIM2) \&\&                   \(\backslash\)}}
\DoxyCodeLine{4659 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{4660 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{4661 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{4662 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{4663 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{4664 \textcolor{preprocessor}{    (((INSTANCE) == TIM3) \&\&                   \(\backslash\)}}
\DoxyCodeLine{4665 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{4666 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{4667 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{4668 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{4669 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{4670 \textcolor{preprocessor}{    (((INSTANCE) == TIM4) \&\&                   \(\backslash\)}}
\DoxyCodeLine{4671 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{4672 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{4673 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{4674 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{4675 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{4676 \textcolor{preprocessor}{    (((INSTANCE) == TIM5) \&\&                   \(\backslash\)}}
\DoxyCodeLine{4677 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{4678 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{4679 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{4680 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{4681 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{4682 \textcolor{preprocessor}{    (((INSTANCE) == TIM9) \&\&                   \(\backslash\)}}
\DoxyCodeLine{4683 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{4684 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2)))           \(\backslash\)}}
\DoxyCodeLine{4685 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{4686 \textcolor{preprocessor}{    (((INSTANCE) == TIM10) \&\&                  \(\backslash\)}}
\DoxyCodeLine{4687 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1)))           \(\backslash\)}}
\DoxyCodeLine{4688 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{4689 \textcolor{preprocessor}{    (((INSTANCE) == TIM11) \&\&                  \(\backslash\)}}
\DoxyCodeLine{4690 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1))))}}
\DoxyCodeLine{4691 }
\DoxyCodeLine{4692 \textcolor{comment}{/************ TIM Instances : complementary output(s) available ***************/}}
\DoxyCodeLine{4693 \textcolor{preprocessor}{\#define IS\_TIM\_CCXN\_INSTANCE(INSTANCE, CHANNEL) \(\backslash\)}}
\DoxyCodeLine{4694 \textcolor{preprocessor}{   ((((INSTANCE) == TIM1) \&\&                    \(\backslash\)}}
\DoxyCodeLine{4695 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||           \(\backslash\)}}
\DoxyCodeLine{4696 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||           \(\backslash\)}}
\DoxyCodeLine{4697 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3))))}}
\DoxyCodeLine{4698 }
\DoxyCodeLine{4699 \textcolor{comment}{/******************** USART Instances : Synchronous mode **********************/}}
\DoxyCodeLine{4700 \textcolor{preprocessor}{\#define IS\_USART\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{4701 \textcolor{preprocessor}{                                     ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{4702 \textcolor{preprocessor}{                                     ((INSTANCE) == USART6))}}
\DoxyCodeLine{4703 }
\DoxyCodeLine{4704 \textcolor{comment}{/******************** UART Instances : Asynchronous mode **********************/}}
\DoxyCodeLine{4705 \textcolor{preprocessor}{\#define IS\_UART\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{4706 \textcolor{preprocessor}{                                    ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{4707 \textcolor{preprocessor}{                                    ((INSTANCE) == USART6))}}
\DoxyCodeLine{4708 }
\DoxyCodeLine{4709 \textcolor{comment}{/****************** UART Instances : Hardware Flow control ********************/}}
\DoxyCodeLine{4710 \textcolor{preprocessor}{\#define IS\_UART\_HWFLOW\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{4711 \textcolor{preprocessor}{                                           ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{4712 \textcolor{preprocessor}{                                           ((INSTANCE) == USART6))}}
\DoxyCodeLine{4713 }
\DoxyCodeLine{4714 \textcolor{comment}{/********************* UART Instances : Smard card mode ***********************/}}
\DoxyCodeLine{4715 \textcolor{preprocessor}{\#define IS\_SMARTCARD\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{4716 \textcolor{preprocessor}{                                         ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{4717 \textcolor{preprocessor}{                                         ((INSTANCE) == USART6))}}
\DoxyCodeLine{4718 }
\DoxyCodeLine{4719 \textcolor{comment}{/*********************** UART Instances : IRDA mode ***************************/}}
\DoxyCodeLine{4720 \textcolor{preprocessor}{\#define IS\_IRDA\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{4721 \textcolor{preprocessor}{                                    ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{4722 \textcolor{preprocessor}{                                    ((INSTANCE) == USART6))     }}
\DoxyCodeLine{4723 }
\DoxyCodeLine{4724 \textcolor{comment}{/****************************** IWDG Instances ********************************/}}
\DoxyCodeLine{4725 \textcolor{preprocessor}{\#define IS\_IWDG\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)}}
\DoxyCodeLine{4726 }
\DoxyCodeLine{4727 \textcolor{comment}{/****************************** WWDG Instances ********************************/}}
\DoxyCodeLine{4728 \textcolor{preprocessor}{\#define IS\_WWDG\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)}}
\DoxyCodeLine{4729 }
\DoxyCodeLine{4730 }
\DoxyCodeLine{4743 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{4744 \}}
\DoxyCodeLine{4745 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_cplusplus */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4746 }
\DoxyCodeLine{4747 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_STM32F401xE\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4748 }
\DoxyCodeLine{4749 }
\DoxyCodeLine{4750 }
\DoxyCodeLine{4751 \textcolor{comment}{/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/}}

\end{DoxyCode}
