{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635841543061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus Prime " "Running Quartus Prime Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635841543061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 02 13:55:42 2021 " "Processing started: Tue Nov 02 13:55:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635841543061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1635841543061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seq_ckt -c seq_ckt --convert_bdf_to_verilog=\"E:/task 1b/seq_ckt/seq_block.bdf\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off seq_ckt -c seq_ckt --convert_bdf_to_verilog=\"E:/task 1b/seq_ckt/seq_block.bdf\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1635841543061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seq_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 seq_block " "Found entity 1: seq_block" {  } { { "seq_block.bdf" "" { Schematic "E:/task 1b/seq_ckt/seq_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635841543297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635841543297 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1635841543315 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst6 " "Block or symbol \"AND2\" of instance \"inst6\" overlaps another block or symbol" {  } { { "seq_block.bdf" "" { Schematic "E:/task 1b/seq_ckt/seq_block.bdf" { { 696 808 872 744 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Design Software" 0 -1 1635841543315 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "seq_block.bdf" "" { Schematic "E:/task 1b/seq_ckt/seq_block.bdf" { { 472 1104 1128 472 "" "" } { 472 1128 1144 472 "" "" } { 472 1144 1176 472 "" "" } { 472 1176 1256 472 "" "" } { 472 1128 1145 560 "Y\[1\]" "" } { 352 648 864 352 "" "" } { 352 648 648 520 "" "" } { 368 680 864 368 "" "" } { 368 680 680 648 "" "" } { 296 672 864 296 "" "" } { 296 672 672 392 "" "" } { 312 712 864 312 "" "" } { 240 632 1128 240 "" "" } { 240 632 632 392 "" "" } { 392 616 632 392 "" "" } { 512 760 888 512 "" "" } { 392 760 760 512 "" "" } { 392 760 784 392 "" "" } { 312 712 712 520 "" "" } { 528 728 888 528 "" "" } { 520 728 728 528 "" "" } { 520 712 728 520 "" "" } { 520 728 800 520 "" "" } { 600 704 800 600 "" "" } { 600 704 704 648 "" "" } { 648 704 728 648 "" "" } { 648 680 704 648 "" "" } { 672 664 792 672 "" "" } { 520 664 664 672 "" "" } { 520 648 664 520 "" "" } { 712 640 808 712 "" "" } { 392 640 640 712 "" "" } { 392 632 640 392 "" "" } { 392 640 672 392 "" "" } { 728 696 808 728 "" "" } { 520 696 696 728 "" "" } { 520 664 696 520 "" "" } { 520 696 712 520 "" "" } { 624 648 1176 624 "" "" } { 624 648 648 648 "" "" } { 648 648 680 648 "" "" } { 648 616 648 648 "" "" } { 560 624 1144 560 "" "" } { 520 624 624 560 "" "" } { 520 624 648 520 "" "" } { 520 616 624 520 "" "" } { 392 672 760 392 "" "" } { 240 1112 1129 472 "Y\[2\]" "" } { 472 1160 1177 624 "Y\[0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Design Software" 0 -1 1635841543315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Verilog File 0 s 2 s Quartus Prime " "Quartus Prime Create Verilog File was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635841543326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 02 13:55:43 2021 " "Processing ended: Tue Nov 02 13:55:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635841543326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635841543326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635841543326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1635841543326 ""}
