{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "CLK: 6.8400"
  ],
  "cts__clock__skew__hold": 0.5121,
  "cts__clock__skew__hold__post_repair": 0.5177,
  "cts__clock__skew__hold__pre_repair": 0.5177,
  "cts__clock__skew__setup": 0.5121,
  "cts__clock__skew__setup__post_repair": 0.5177,
  "cts__clock__skew__setup__pre_repair": 0.5177,
  "cts__design__instance__area": 1558336.375,
  "cts__design__instance__area__macros": 561467.5,
  "cts__design__instance__area__macros__post_repair": 561467.5,
  "cts__design__instance__area__macros__pre_repair": 561467.5,
  "cts__design__instance__area__post_repair": 1515043.25,
  "cts__design__instance__area__pre_repair": 1515010.625,
  "cts__design__instance__area__stdcell": 996868.8125,
  "cts__design__instance__area__stdcell__post_repair": 953575.6875,
  "cts__design__instance__area__stdcell__pre_repair": 953543.0625,
  "cts__design__instance__count": 131435,
  "cts__design__instance__count__hold_buffer": 6280.0,
  "cts__design__instance__count__macros": 24,
  "cts__design__instance__count__macros__post_repair": 24,
  "cts__design__instance__count__macros__pre_repair": 24,
  "cts__design__instance__count__post_repair": 125106,
  "cts__design__instance__count__pre_repair": 125104,
  "cts__design__instance__count__setup_buffer": 49.0,
  "cts__design__instance__count__stdcell": 131411,
  "cts__design__instance__count__stdcell__post_repair": 125082,
  "cts__design__instance__count__stdcell__pre_repair": 125080,
  "cts__design__instance__displacement__max": 113.6,
  "cts__design__instance__displacement__mean": 1.0425,
  "cts__design__instance__displacement__total": 137029.5195,
  "cts__design__instance__utilization": 0.3615,
  "cts__design__instance__utilization__post_repair": 0.3514,
  "cts__design__instance__utilization__pre_repair": 0.3514,
  "cts__design__instance__utilization__stdcell": 0.2659,
  "cts__design__instance__utilization__stdcell__post_repair": 0.2543,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.2543,
  "cts__design__io": 1198,
  "cts__design__io__post_repair": 1198,
  "cts__design__io__pre_repair": 1198,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0763,
  "cts__power__internal__total__post_repair": 0.0751,
  "cts__power__internal__total__pre_repair": 0.0751,
  "cts__power__leakage__total": 0.0007,
  "cts__power__leakage__total__post_repair": 0.0007,
  "cts__power__leakage__total__pre_repair": 0.0007,
  "cts__power__switching__total": 0.0626,
  "cts__power__switching__total__post_repair": 0.062,
  "cts__power__switching__total__pre_repair": 0.0619,
  "cts__power__total": 0.1396,
  "cts__power__total__post_repair": 0.1378,
  "cts__power__total__pre_repair": 0.1377,
  "cts__route__wirelength__estimated": 6701854.3845,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 1,
  "cts__timing__drv__hold_violation_count__pre_repair": 1,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 1,
  "cts__timing__drv__max_cap__pre_repair": 1,
  "cts__timing__drv__max_cap_limit": 0.0008,
  "cts__timing__drv__max_cap_limit__post_repair": -0.0021,
  "cts__timing__drv__max_cap_limit__pre_repair": -0.0021,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.0305,
  "cts__timing__drv__max_slew_limit__post_repair": 0.0311,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.0311,
  "cts__timing__drv__setup_violation_count": 1,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": -2019.37,
  "cts__timing__setup__tns__post_repair": -1708.1801,
  "cts__timing__setup__tns__pre_repair": -1869.05,
  "cts__timing__setup__ws": -1.5,
  "cts__timing__setup__ws__post_repair": -2.4,
  "cts__timing__setup__ws__pre_repair": -2.67,
  "detailedplace__cpu__total": 97.26,
  "detailedplace__design__instance__area": 1508084.125,
  "detailedplace__design__instance__area__macros": 561467.5,
  "detailedplace__design__instance__area__stdcell": 946616.625,
  "detailedplace__design__instance__count": 123661,
  "detailedplace__design__instance__count__macros": 24,
  "detailedplace__design__instance__count__stdcell": 123637,
  "detailedplace__design__instance__displacement__max": 52.4095,
  "detailedplace__design__instance__displacement__mean": 2.2795,
  "detailedplace__design__instance__displacement__total": 281944.053,
  "detailedplace__design__instance__utilization": 0.3498,
  "detailedplace__design__instance__utilization__stdcell": 0.2525,
  "detailedplace__design__io": 1198,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 1331156.0,
  "detailedplace__power__internal__total": 0.0721,
  "detailedplace__power__leakage__total": 0.0007,
  "detailedplace__power__switching__total": 0.0442,
  "detailedplace__power__total": 0.117,
  "detailedplace__route__wirelength__estimated": 6542718.9865,
  "detailedplace__runtime__total": "1:41.26",
  "detailedplace__timing__drv__hold_violation_count": 1,
  "detailedplace__timing__drv__max_cap": 1,
  "detailedplace__timing__drv__max_cap_limit": -0.0021,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.0311,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -3506.55,
  "detailedplace__timing__setup__ws": -2.44,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 53461,
  "detailedroute__route__drc_errors__iter:10": 1,
  "detailedroute__route__drc_errors__iter:11": 1,
  "detailedroute__route__drc_errors__iter:12": 1,
  "detailedroute__route__drc_errors__iter:13": 1,
  "detailedroute__route__drc_errors__iter:14": 1,
  "detailedroute__route__drc_errors__iter:15": 1,
  "detailedroute__route__drc_errors__iter:16": 0,
  "detailedroute__route__drc_errors__iter:2": 10116,
  "detailedroute__route__drc_errors__iter:3": 7875,
  "detailedroute__route__drc_errors__iter:4": 52,
  "detailedroute__route__drc_errors__iter:5": 20,
  "detailedroute__route__drc_errors__iter:6": 7,
  "detailedroute__route__drc_errors__iter:7": 6,
  "detailedroute__route__drc_errors__iter:8": 2,
  "detailedroute__route__drc_errors__iter:9": 1,
  "detailedroute__route__net": 114385,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 879244,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 879244,
  "detailedroute__route__wirelength": 7853625,
  "detailedroute__route__wirelength__iter:1": 7880615,
  "detailedroute__route__wirelength__iter:10": 7853623,
  "detailedroute__route__wirelength__iter:11": 7853623,
  "detailedroute__route__wirelength__iter:12": 7853623,
  "detailedroute__route__wirelength__iter:13": 7853623,
  "detailedroute__route__wirelength__iter:14": 7853623,
  "detailedroute__route__wirelength__iter:15": 7853623,
  "detailedroute__route__wirelength__iter:16": 7853625,
  "detailedroute__route__wirelength__iter:2": 7860831,
  "detailedroute__route__wirelength__iter:3": 7853748,
  "detailedroute__route__wirelength__iter:4": 7853643,
  "detailedroute__route__wirelength__iter:5": 7853629,
  "detailedroute__route__wirelength__iter:6": 7853626,
  "detailedroute__route__wirelength__iter:7": 7853626,
  "detailedroute__route__wirelength__iter:8": 7853626,
  "detailedroute__route__wirelength__iter:9": 7853623,
  "finish__clock__skew__hold": 0.3806,
  "finish__clock__skew__setup": 0.3806,
  "finish__cpu__total": 183.69,
  "finish__design__instance__area": 1558336.375,
  "finish__design__instance__area__macros": 561467.5,
  "finish__design__instance__area__stdcell": 996868.8125,
  "finish__design__instance__count": 131435,
  "finish__design__instance__count__macros": 24,
  "finish__design__instance__count__stdcell": 131411,
  "finish__design__instance__utilization": 0.3615,
  "finish__design__instance__utilization__stdcell": 0.2659,
  "finish__design__io": 1198,
  "finish__mem__peak": 3040784.0,
  "finish__power__internal__total": 0.0769,
  "finish__power__leakage__total": 0.0007,
  "finish__power__switching__total": 0.0463,
  "finish__power__total": 0.1239,
  "finish__runtime__total": "3:10.87",
  "finish__timing__drv__hold_violation_count": 1.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.2296,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.3771,
  "finish__timing__drv__setup_violation_count": 1.0,
  "finish__timing__setup__tns": -885.42,
  "finish__timing__setup__ws": -1.45,
  "finish__timing__wns_percent_delay": -15.270195,
  "floorplan__cpu__total": 17.75,
  "floorplan__design__instance__area": 1237809.625,
  "floorplan__design__instance__area__macros": 561467.5,
  "floorplan__design__instance__area__stdcell": 676342.0625,
  "floorplan__design__instance__count": 98655,
  "floorplan__design__instance__count__macros": 24,
  "floorplan__design__instance__count__stdcell": 98631,
  "floorplan__design__instance__utilization": 0.2871,
  "floorplan__design__instance__utilization__stdcell": 0.1804,
  "floorplan__design__io": 1198,
  "floorplan__mem__peak": 758236.0,
  "floorplan__power__internal__total": 0.0718,
  "floorplan__power__leakage__total": 0.0005,
  "floorplan__power__switching__total": 0.0115,
  "floorplan__power__total": 0.0838,
  "floorplan__runtime__total": "0:18.35",
  "floorplan__timing__setup__tns": -177517.875,
  "floorplan__timing__setup__ws": -26.3,
  "globalplace__design__instance__area": 1256258.875,
  "globalplace__design__instance__area__macros": 561467.5,
  "globalplace__design__instance__area__stdcell": 694791.375,
  "globalplace__design__instance__count": 117873,
  "globalplace__design__instance__count__macros": 24,
  "globalplace__design__instance__count__stdcell": 117849,
  "globalplace__design__instance__utilization": 0.2914,
  "globalplace__design__instance__utilization__stdcell": 0.1853,
  "globalplace__design__io": 1198,
  "globalplace__power__internal__total": 0.0918,
  "globalplace__power__leakage__total": 0.0005,
  "globalplace__power__switching__total": 0.0377,
  "globalplace__power__total": 0.1299,
  "globalplace__timing__setup__tns": -1041706.0,
  "globalplace__timing__setup__ws": -168.27,
  "globalroute__clock__skew__hold": 0.5132,
  "globalroute__clock__skew__setup": 0.5132,
  "globalroute__design__instance__area": 1558336.375,
  "globalroute__design__instance__area__macros": 561467.5,
  "globalroute__design__instance__area__stdcell": 996868.8125,
  "globalroute__design__instance__count": 131435,
  "globalroute__design__instance__count__macros": 24,
  "globalroute__design__instance__count__stdcell": 131411,
  "globalroute__design__instance__utilization": 0.3615,
  "globalroute__design__instance__utilization__stdcell": 0.2659,
  "globalroute__design__io": 1198,
  "globalroute__power__internal__total": 0.0768,
  "globalroute__power__leakage__total": 0.0007,
  "globalroute__power__switching__total": 0.0656,
  "globalroute__power__total": 0.1431,
  "globalroute__timing__clock__slack": -1.77,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 2,
  "globalroute__timing__drv__max_cap_limit": -0.0212,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.0111,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -2825.8501,
  "globalroute__timing__setup__ws": -1.77,
  "placeopt__cpu__total": 103.3,
  "placeopt__design__instance__area": 1508084.125,
  "placeopt__design__instance__area__macros": 561467.5,
  "placeopt__design__instance__area__macros__pre_opt": 561467.5,
  "placeopt__design__instance__area__pre_opt": 1256258.875,
  "placeopt__design__instance__area__stdcell": 946616.625,
  "placeopt__design__instance__area__stdcell__pre_opt": 694791.375,
  "placeopt__design__instance__count": 123661,
  "placeopt__design__instance__count__macros": 24,
  "placeopt__design__instance__count__macros__pre_opt": 24,
  "placeopt__design__instance__count__pre_opt": 117873,
  "placeopt__design__instance__count__stdcell": 123637,
  "placeopt__design__instance__count__stdcell__pre_opt": 117849,
  "placeopt__design__instance__utilization": 0.3498,
  "placeopt__design__instance__utilization__pre_opt": 0.2914,
  "placeopt__design__instance__utilization__stdcell": 0.2525,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.1853,
  "placeopt__design__io": 1198,
  "placeopt__design__io__pre_opt": 1198,
  "placeopt__mem__peak": 1123132.0,
  "placeopt__power__internal__total": 0.0713,
  "placeopt__power__internal__total__pre_opt": 0.0918,
  "placeopt__power__leakage__total": 0.0007,
  "placeopt__power__leakage__total__pre_opt": 0.0005,
  "placeopt__power__switching__total": 0.0413,
  "placeopt__power__switching__total__pre_opt": 0.0377,
  "placeopt__power__total": 0.1133,
  "placeopt__power__total__pre_opt": 0.1299,
  "placeopt__runtime__total": "1:44.74",
  "placeopt__timing__drv__hold_violation_count": 1,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.0018,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.0363,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -3317.9199,
  "placeopt__timing__setup__tns__pre_opt": -1041706.0,
  "placeopt__timing__setup__ws": -2.39,
  "placeopt__timing__setup__ws__pre_opt": -168.27,
  "run__flow__design": "bp",
  "run__flow__generate_date": "2022-11-09 15:22",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-5566-gd7afeb48f",
  "run__flow__platform": "tsmc65lp",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "b25f2daf0825d34d8053a13141d30ac3424479e7",
  "run__flow__scripts_commit": "0ece66e31116036d846bcf71fe0956c0b1f5c238",
  "run__flow__uuid": "4e6df226-211c-48d9-8919-27a4d66ef49f",
  "run__flow__variant": "base",
  "synth__cpu__total": 1062.04,
  "synth__design__instance__area__stdcell": 1274602.571001,
  "synth__design__instance__count__stdcell": 109342.0,
  "synth__mem__peak": 11305072.0,
  "synth__runtime__total": "18:20.64",
  "total_time": "0:25:15.860000"
}