// Seed: 198757174
module module_0 (
    output wand id_0,
    output supply0 id_1,
    input supply0 id_2,
    input uwire id_3,
    output supply0 id_4,
    input tri id_5,
    input tri id_6,
    output wor id_7,
    input supply1 id_8,
    output supply0 id_9,
    output tri0 id_10,
    output tri id_11,
    input supply0 id_12,
    output tri0 id_13,
    output wor id_14,
    input wor id_15,
    input supply0 id_16,
    output wand id_17
);
  uwire id_19 = 1 || id_2, id_20, id_21;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    input wire id_2
    , id_15,
    output supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output tri0 id_6,
    input tri0 id_7,
    output wor id_8,
    input wand id_9,
    output supply0 id_10,
    input wand id_11,
    input tri id_12,
    input tri1 id_13
);
  assign id_1 = 1 != 1'b0;
  module_0(
      id_8,
      id_6,
      id_4,
      id_4,
      id_1,
      id_4,
      id_7,
      id_8,
      id_4,
      id_10,
      id_1,
      id_10,
      id_7,
      id_8,
      id_8,
      id_11,
      id_4,
      id_3
  );
endmodule
