INFO:sim:172 - Generating IP...
WARNING:sim:882 - The working directory path for this project is very long (>160
   characters).  Generation will fail if the full path length of any generated
   file exceeds  MAX_PATH, i.e. the Windows NT limit of 260 characters.
Resolving generics for 'Clock60Mhz'...
Applying external generics to 'Clock60Mhz'...
Delivering associated files for 'Clock60Mhz'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'Clock60Mhz'...
Delivered 3 files into directory C:/Users/pakanalk/OneDrive - Rose-Hulman
Institute of Technology/Class
Files/jr_fall/ECE433/Lab7/ECE433_Advanced_Digital_Design_Verilog/Lab7Manoj/ipcor
e_dir/tmp/_cg/Clock60Mhz
Delivered 1 file into directory C:/Users/pakanalk/OneDrive - Rose-Hulman
Institute of Technology/Class
Files/jr_fall/ECE433/Lab7/ECE433_Advanced_Digital_Design_Verilog/Lab7Manoj/ipcor
e_dir/tmp/_cg/Clock60Mhz
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'Clock60Mhz'...
Generating ISE project...
XCO file found: Clock60Mhz.xco
XMDF file found: Clock60Mhz_xmdf.tcl
Adding C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class
Files/jr_fall/ECE433/Lab7/ECE433_Advanced_Digital_Design_Verilog/Lab7Manoj/ipcor
e_dir/tmp/_cg/Clock60Mhz.asy -view all -origin_type imported
Adding C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class
Files/jr_fall/ECE433/Lab7/ECE433_Advanced_Digital_Design_Verilog/Lab7Manoj/ipcor
e_dir/tmp/_cg/Clock60Mhz.ucf -view all -origin_type created
Adding C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class
Files/jr_fall/ECE433/Lab7/ECE433_Advanced_Digital_Design_Verilog/Lab7Manoj/ipcor
e_dir/tmp/_cg/Clock60Mhz.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file "C:/Users/pakanalk/OneDrive -
   Rose-Hulman Institute of Technology/Class
   Files/jr_fall/ECE433/Lab7/ECE433_Advanced_Digital_Design_Verilog/Lab7Manoj/ip
   core_dir/tmp/_cg/Clock60Mhz.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class
Files/jr_fall/ECE433/Lab7/ECE433_Advanced_Digital_Design_Verilog/Lab7Manoj/ipcor
e_dir/tmp/_cg/Clock60Mhz.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/Clock60Mhz"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'Clock60Mhz'.
