
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003554                       # Number of seconds simulated
sim_ticks                                  3554152299                       # Number of ticks simulated
final_tick                               533118532236                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 347052                       # Simulator instruction rate (inst/s)
host_op_rate                                   439029                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 304224                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919532                       # Number of bytes of host memory used
host_seconds                                 11682.67                       # Real time elapsed on the host
sim_insts                                  4054490471                       # Number of instructions simulated
sim_ops                                    5129033097                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       204160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       215808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        87936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        68992                       # Number of bytes read from this memory
system.physmem.bytes_read::total               583680                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       233472                       # Number of bytes written to this memory
system.physmem.bytes_written::total            233472                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1595                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1686                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          687                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          539                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4560                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1824                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1824                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       360142                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     57442671                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       468185                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     60719964                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       504199                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     24741765                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       576227                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     19411661                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               164224814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       360142                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       468185                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       504199                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       576227                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1908753                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          65689926                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               65689926                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          65689926                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       360142                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     57442671                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       468185                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     60719964                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       504199                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     24741765                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       576227                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     19411661                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              229914740                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8523148                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3109349                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2552515                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202686                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1271901                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204106                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314878                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8873                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3201937                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17042448                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3109349                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1518984                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3659897                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1083620                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        678798                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565151                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79810                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8418478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.488791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.336202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4758581     56.53%     56.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365638      4.34%     60.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318969      3.79%     64.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342667      4.07%     68.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          300579      3.57%     72.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155131      1.84%     74.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          102130      1.21%     75.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          268760      3.19%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1806023     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8418478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364812                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.999549                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3371109                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       635365                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3479020                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        55973                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        877002                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507348                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1000                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20213209                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6337                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        877002                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3538617                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         284068                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        76403                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3364087                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       278293                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19525872                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          559                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        174606                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76294                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           41                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27105699                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91026218                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91026218                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10298712                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3345                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1748                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           738525                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1940305                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007925                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26054                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       227242                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18410296                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3344                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14777704                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29130                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6133569                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18726871                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          148                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8418478                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.755389                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.915782                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3008869     35.74%     35.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1806390     21.46%     57.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1149576     13.66%     70.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       758354      9.01%     79.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       772875      9.18%     89.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       438971      5.21%     94.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       339890      4.04%     98.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        77019      0.91%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66534      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8418478                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         107968     68.91%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21180     13.52%     82.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        27525     17.57%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12138512     82.14%     82.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200308      1.36%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1579861     10.69%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       857426      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14777704                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.733832                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156678                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010602                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38159692                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24547337                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14358712                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14934382                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26033                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       711102                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228025                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        877002                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         210059                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16809                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18413640                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30116                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1940305                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007925                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1746                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11959                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          897                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          130                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122501                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114913                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237414                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14516244                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1486416                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       261458                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2317125                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057274                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            830709                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.703155                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14373319                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14358712                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9356123                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26114221                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.684672                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358277                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6174692                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204843                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7541476                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.622935                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.175325                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3015996     39.99%     39.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2043634     27.10%     67.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837651     11.11%     78.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429490      5.70%     83.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       364340      4.83%     88.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       178388      2.37%     91.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       196395      2.60%     93.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       100405      1.33%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       375177      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7541476                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       375177                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25580318                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37706003                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4014                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 104670                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.852315                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.852315                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.173275                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.173275                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65552852                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19676626                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18972653                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8523148                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3085615                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2508321                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       212328                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1277745                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1198036                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          324438                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9141                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3095585                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17108412                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3085615                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1522474                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3758882                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1135483                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        623409                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1515379                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        90650                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8396442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.517342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.308193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4637560     55.23%     55.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          330432      3.94%     59.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          264967      3.16%     62.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          646998      7.71%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          174531      2.08%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          226094      2.69%     74.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          164385      1.96%     76.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           91346      1.09%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1860129     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8396442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362028                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.007288                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3238958                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       605522                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3613254                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24555                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        914144                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       526426                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4451                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20443283                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         9594                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        914144                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3477211                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         136314                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       119165                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3393958                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       355642                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19717362                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3134                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        146587                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       110749                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          451                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27611066                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92032469                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92032469                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16870253                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10740813                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3992                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2247                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           977791                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1839858                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       934557                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        15069                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       364686                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18637684                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3853                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14778202                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29385                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6471529                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19791106                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          585                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8396442                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.760055                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.882845                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2912747     34.69%     34.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1794439     21.37%     56.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1212538     14.44%     70.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       875114     10.42%     80.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       744654      8.87%     89.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       390744      4.65%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       332727      3.96%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        63185      0.75%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70294      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8396442                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86536     71.27%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17668     14.55%     85.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17220     14.18%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12316717     83.34%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       209944      1.42%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1634      0.01%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1468106      9.93%     94.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       781801      5.29%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14778202                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.733890                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             121425                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008216                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38103656                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25113136                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14399845                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14899627                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        55443                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       729621                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          251                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       240179                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        914144                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57648                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8208                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18641539                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        41742                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1839858                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       934557                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2219                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7341                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125697                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120264                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       245961                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14542158                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1376576                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       236044                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2139215                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2051038                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            762639                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.706196                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14409625                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14399845                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9378713                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26482775                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.689498                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354144                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9882896                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12137251                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6504390                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3268                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       212494                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7482298                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.622129                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.136434                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2912526     38.93%     38.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2071206     27.68%     66.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       840274     11.23%     77.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       473995      6.33%     84.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       389299      5.20%     89.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       159651      2.13%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       190097      2.54%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94521      1.26%     95.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       350729      4.69%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7482298                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9882896                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12137251                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1804615                       # Number of memory references committed
system.switch_cpus1.commit.loads              1110237                       # Number of loads committed
system.switch_cpus1.commit.membars               1634                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1743802                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10936205                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       247109                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       350729                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25773210                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38197992                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4352                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 126706                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9882896                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12137251                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9882896                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.862414                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.862414                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.159536                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.159536                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65414708                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19910209                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18865591                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3268                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8523148                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3147178                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2567045                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       211534                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1328079                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1227181                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          339033                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9533                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3150349                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17303581                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3147178                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1566214                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3841651                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1123540                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        528766                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1554755                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       102249                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8430204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.545223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.296490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4588553     54.43%     54.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          254124      3.01%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          473739      5.62%     63.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          470699      5.58%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          292684      3.47%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          232800      2.76%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          147396      1.75%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          137733      1.63%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1832476     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8430204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.369251                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.030187                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3286361                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       522576                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3689524                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        22539                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        909197                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       530618                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20764492                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1305                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        909197                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3525934                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         102157                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        94435                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3468006                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       330469                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20017146                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        136438                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       102403                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28093042                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93394328                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93394328                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17324946                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10768091                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3571                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1708                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           925848                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1858891                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       945329                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        12055                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       280154                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18861397                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3416                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15005997                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29682                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6412128                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19607375                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      8430204                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.780028                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.900207                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2897622     34.37%     34.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1838229     21.81%     56.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1188471     14.10%     70.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       794370      9.42%     79.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       838977      9.95%     89.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       404770      4.80%     94.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       320948      3.81%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        72266      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        74551      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8430204                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          93718     72.13%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         18258     14.05%     86.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17952     13.82%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12548631     83.62%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       201512      1.34%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1707      0.01%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1452060      9.68%     94.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       802087      5.35%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15005997                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.760617                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             129928                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008658                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38601808                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25276974                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14660814                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15135925                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        47260                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       729093                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          205                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       229535                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        909197                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          53812                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9197                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18864816                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        37322                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1858891                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       945329                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1708                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7195                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       131005                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       118666                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       249671                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14805198                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1385682                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       200799                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2167702                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2097223                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            782020                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.737057                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14665657                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14660814                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9343161                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26818292                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.720117                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348388                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10090933                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12425269                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6439587                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3416                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       213875                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7521007                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.652075                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.149700                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2856460     37.98%     37.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2106798     28.01%     65.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       877430     11.67%     77.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       435592      5.79%     83.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       433942      5.77%     89.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       173638      2.31%     91.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       174913      2.33%     93.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94473      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       367761      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7521007                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10090933                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12425269                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1845591                       # Number of memory references committed
system.switch_cpus2.commit.loads              1129797                       # Number of loads committed
system.switch_cpus2.commit.membars               1708                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1793447                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11194298                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       256290                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       367761                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26018102                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38639489                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3433                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  92944                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10090933                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12425269                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10090933                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.844634                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.844634                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.183944                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.183944                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66513992                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20360161                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19071114                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3416                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8523148                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3210475                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2620519                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       215609                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1360731                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1262238                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          331727                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9563                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3327554                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17445772                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3210475                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1593965                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3781000                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1122912                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        477729                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1620370                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        83838                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8491828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.541192                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.340271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4710828     55.47%     55.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          310804      3.66%     59.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          461803      5.44%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          321722      3.79%     68.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          224929      2.65%     71.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          219704      2.59%     73.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          134987      1.59%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          284779      3.35%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1822272     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8491828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.376677                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.046870                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3421470                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       502180                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3610162                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        52645                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        905365                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       539570                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          203                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20898479                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        905365                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3614841                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          51150                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       174503                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3465557                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       280407                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20269973                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        116239                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        95742                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28435287                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     94362788                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     94362788                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17454093                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10981171                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3620                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1739                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           837382                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1860380                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       949332                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        11248                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       291868                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18880412                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3473                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15066043                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30180                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6322244                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19356442                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8491828                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.774181                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.916515                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3036690     35.76%     35.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1694801     19.96%     55.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1233744     14.53%     70.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       815953      9.61%     79.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       819785      9.65%     89.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       394210      4.64%     94.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       351010      4.13%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        65435      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        80200      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8491828                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          82048     71.18%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16230     14.08%     85.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16996     14.74%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12601122     83.64%     83.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       189797      1.26%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1734      0.01%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1482852      9.84%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       790538      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15066043                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.767662                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             115274                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007651                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38769367                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25206171                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14645354                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15181317                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        46750                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       726080                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          635                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       228035                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        905365                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          27171                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4948                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18883887                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        65687                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1860380                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       949332                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1739                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4087                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       131021                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       117170                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       248191                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14786322                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1384210                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       279720                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2155302                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2099963                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            771092                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.734843                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14651770                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14645354                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9487417                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26962457                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.718303                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351875                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10148362                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12509542                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6374366                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3468                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       217176                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7586463                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.648929                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.174345                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2903442     38.27%     38.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2172213     28.63%     66.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       821468     10.83%     77.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       458562      6.04%     83.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       389489      5.13%     88.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       174309      2.30%     91.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       166268      2.19%     93.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       114098      1.50%     94.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       386614      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7586463                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10148362                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12509542                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1855594                       # Number of memory references committed
system.switch_cpus3.commit.loads              1134297                       # Number of loads committed
system.switch_cpus3.commit.membars               1734                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1815066                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11261778                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       258743                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       386614                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26083757                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38673765                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1823                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  31320                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10148362                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12509542                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10148362                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.839855                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.839855                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.190682                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.190682                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66409558                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20374961                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19200785                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3468                       # number of misc regfile writes
system.l2.replacements                           4560                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1813174                       # Total number of references to valid blocks.
system.l2.sampled_refs                          37328                       # Sample count of references to valid blocks.
system.l2.avg_refs                          48.574100                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           420.553868                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.975464                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    827.114146                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.971046                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    877.526332                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.977256                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    349.011488                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     15.962486                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    277.672485                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          10468.723819                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8696.973430                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6070.619954                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4726.918226                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.012834                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000304                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.025242                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000396                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.026780                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000427                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.010651                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000487                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.008474                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.319480                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.265411                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.185261                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.144254                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         8252                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5569                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3327                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2847                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   19995                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5918                       # number of Writeback hits
system.l2.Writeback_hits::total                  5918                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         8252                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5569                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3327                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2847                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19995                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         8252                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5569                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3327                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2847                       # number of overall hits
system.l2.overall_hits::total                   19995                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1595                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1686                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          687                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          539                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4560                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1595                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1686                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          687                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          539                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4560                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1595                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1686                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          687                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          539                       # number of overall misses
system.l2.overall_misses::total                  4560                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       446125                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     75947779                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       583959                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     77066548                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       618988                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     31502619                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       773696                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     25129053                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       212068767                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       446125                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     75947779                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       583959                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     77066548                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       618988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     31502619                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       773696                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     25129053                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        212068767                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       446125                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     75947779                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       583959                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     77066548                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       618988                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     31502619                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       773696                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     25129053                       # number of overall miss cycles
system.l2.overall_miss_latency::total       212068767                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9847                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7255                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4014                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3386                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               24555                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5918                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5918                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9847                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7255                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4014                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3386                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                24555                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9847                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7255                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4014                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3386                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               24555                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.161978                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.232391                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.171151                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.159185                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.185706                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.161978                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.232391                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.171151                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.159185                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.185706                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.161978                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.232391                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.171151                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.159185                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.185706                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44612.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47616.162382                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44919.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45709.696323                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 44213.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45855.340611                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst        48356                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 46621.619666                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46506.308553                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44612.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47616.162382                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44919.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45709.696323                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 44213.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45855.340611                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst        48356                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 46621.619666                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46506.308553                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44612.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47616.162382                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44919.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45709.696323                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 44213.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45855.340611                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst        48356                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 46621.619666                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46506.308553                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1824                       # number of writebacks
system.l2.writebacks::total                      1824                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1595                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1686                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          687                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          539                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4560                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1595                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1686                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          687                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4560                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1595                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1686                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          687                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4560                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       388913                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     66775020                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       509270                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     67302762                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       537419                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     27538160                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       681464                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     22024329                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    185757337                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       388913                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     66775020                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       509270                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     67302762                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       537419                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     27538160                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       681464                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     22024329                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    185757337                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       388913                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     66775020                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       509270                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     67302762                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       537419                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     27538160                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       681464                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     22024329                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    185757337                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.161978                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.232391                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.171151                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.159185                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.185706                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.161978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.232391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.171151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.159185                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.185706                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.161978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.232391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.171151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.159185                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.185706                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38891.300000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41865.216301                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39174.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39918.601423                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 38387.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40084.657933                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 42591.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 40861.463822                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40736.258114                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38891.300000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 41865.216301                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39174.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39918.601423                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 38387.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40084.657933                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 42591.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 40861.463822                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40736.258114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38891.300000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 41865.216301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39174.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39918.601423                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 38387.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40084.657933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 42591.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 40861.463822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40736.258114                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975448                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001572801                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821041.456364                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975448                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015986                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565140                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565140                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565140                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565140                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565140                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565140                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       552487                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       552487                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       552487                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       552487                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       552487                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       552487                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565151                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565151                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565151                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565151                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565151                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565151                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50226.090909                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50226.090909                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50226.090909                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50226.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50226.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50226.090909                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       456125                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       456125                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       456125                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       456125                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       456125                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       456125                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45612.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45612.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45612.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45612.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45612.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45612.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9847                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174470306                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10103                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17269.158270                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.822389                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.177611                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897744                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102256                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1168527                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1168527                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776682                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776682                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1677                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1677                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1945209                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1945209                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1945209                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1945209                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38169                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38169                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           10                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38179                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38179                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38179                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38179                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1082806846                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1082806846                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       382957                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       382957                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1083189803                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1083189803                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1083189803                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1083189803                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1206696                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1206696                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1983388                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1983388                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1983388                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1983388                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031631                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031631                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019249                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019249                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28368.750714                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28368.750714                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 38295.700000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38295.700000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28371.350821                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28371.350821                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28371.350821                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28371.350821                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2017                       # number of writebacks
system.cpu0.dcache.writebacks::total             2017                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28322                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28322                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28332                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28332                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28332                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28332                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9847                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9847                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9847                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9847                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9847                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9847                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    159274215                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    159274215                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    159274215                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    159274215                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    159274215                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    159274215                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008160                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008160                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004965                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004965                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004965                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004965                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16174.897431                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16174.897431                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16174.897431                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16174.897431                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16174.897431                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16174.897431                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.971022                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006596118                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2029427.657258                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.971022                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020787                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794825                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1515363                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1515363                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1515363                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1515363                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1515363                       # number of overall hits
system.cpu1.icache.overall_hits::total        1515363                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       795627                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       795627                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       795627                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       795627                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       795627                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       795627                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1515379                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1515379                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1515379                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1515379                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1515379                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1515379                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 49726.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49726.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 49726.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49726.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 49726.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49726.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       608194                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       608194                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       608194                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       608194                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       608194                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       608194                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46784.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46784.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46784.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46784.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46784.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46784.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7255                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165474269                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7511                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              22030.923845                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.991006                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.008994                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.878871                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.121129                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1045812                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1045812                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       691110                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        691110                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2153                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2153                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1634                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1634                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1736922                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1736922                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1736922                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1736922                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15527                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15527                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15527                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15527                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15527                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15527                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    479741064                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    479741064                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    479741064                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    479741064                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    479741064                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    479741064                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1061339                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1061339                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       691110                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       691110                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1634                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1634                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1752449                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1752449                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1752449                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1752449                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014630                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014630                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008860                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008860                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008860                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008860                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30897.215431                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30897.215431                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30897.215431                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30897.215431                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30897.215431                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30897.215431                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2020                       # number of writebacks
system.cpu1.dcache.writebacks::total             2020                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8272                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8272                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8272                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8272                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8272                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8272                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7255                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7255                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7255                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7255                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7255                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7255                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    131368108                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    131368108                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    131368108                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    131368108                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    131368108                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    131368108                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006836                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006836                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004140                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004140                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004140                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004140                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18107.251275                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18107.251275                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18107.251275                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18107.251275                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18107.251275                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18107.251275                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.977228                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004514612                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2169577.995680                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.977228                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022399                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741951                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1554738                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1554738                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1554738                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1554738                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1554738                       # number of overall hits
system.cpu2.icache.overall_hits::total        1554738                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       811721                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       811721                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       811721                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       811721                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       811721                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       811721                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1554755                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1554755                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1554755                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1554755                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1554755                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1554755                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 47748.294118                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47748.294118                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 47748.294118                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47748.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 47748.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47748.294118                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       657757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       657757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       657757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       657757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       657757                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       657757                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46982.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46982.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46982.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46982.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46982.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46982.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4014                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153872674                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4270                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36035.755035                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   220.927058                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    35.072942                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.862996                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.137004                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1057051                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1057051                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       712443                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        712443                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1708                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1708                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1708                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1708                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1769494                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1769494                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1769494                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1769494                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10549                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10549                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10549                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10549                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10549                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10549                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    328610071                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    328610071                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    328610071                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    328610071                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    328610071                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    328610071                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1067600                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1067600                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       712443                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       712443                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1708                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1708                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1780043                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1780043                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1780043                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1780043                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009881                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009881                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005926                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005926                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005926                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005926                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 31150.826713                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31150.826713                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 31150.826713                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31150.826713                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 31150.826713                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31150.826713                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          933                       # number of writebacks
system.cpu2.dcache.writebacks::total              933                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6535                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6535                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6535                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6535                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6535                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6535                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4014                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4014                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4014                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4014                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4014                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4014                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     58349541                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     58349541                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     58349541                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     58349541                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     58349541                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     58349541                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003760                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003760                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002255                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002255                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002255                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002255                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 14536.507474                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14536.507474                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 14536.507474                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14536.507474                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 14536.507474                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14536.507474                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.962445                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007970917                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2181755.231602                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.962445                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025581                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740324                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1620352                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1620352                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1620352                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1620352                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1620352                       # number of overall hits
system.cpu3.icache.overall_hits::total        1620352                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       964860                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       964860                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       964860                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       964860                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       964860                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       964860                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1620370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1620370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1620370                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1620370                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1620370                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1620370                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 53603.333333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 53603.333333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 53603.333333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 53603.333333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 53603.333333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 53603.333333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       843037                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       843037                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       843037                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       843037                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       843037                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       843037                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 52689.812500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 52689.812500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 52689.812500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 52689.812500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 52689.812500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 52689.812500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3386                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148916333                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3642                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              40888.614223                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   214.451607                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    41.548393                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.837702                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.162298                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1054332                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1054332                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       717829                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        717829                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1736                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1736                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1734                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1734                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1772161                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1772161                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1772161                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1772161                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         6973                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         6973                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         6973                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          6973                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         6973                       # number of overall misses
system.cpu3.dcache.overall_misses::total         6973                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    187286707                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    187286707                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    187286707                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    187286707                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    187286707                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    187286707                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1061305                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1061305                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       717829                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       717829                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1779134                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1779134                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1779134                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1779134                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006570                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006570                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003919                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003919                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003919                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003919                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 26858.842249                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 26858.842249                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 26858.842249                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 26858.842249                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 26858.842249                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 26858.842249                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          948                       # number of writebacks
system.cpu3.dcache.writebacks::total              948                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3587                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3587                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3587                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3587                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3587                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3587                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3386                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3386                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3386                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3386                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3386                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3386                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     53177342                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     53177342                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     53177342                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     53177342                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     53177342                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     53177342                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003190                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003190                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001903                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001903                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001903                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001903                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 15705.062611                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 15705.062611                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 15705.062611                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 15705.062611                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 15705.062611                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 15705.062611                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
