(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2018-01-29T17:42:14Z")
 (DESIGN "BBB")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 3.3 SP2")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "BBB")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb IB1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb IB2\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_LCD_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_LCD_1\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_LCD_2\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_LCD_2\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_LP\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_LP\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_PC\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_PC\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_Print\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_Print\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_TW\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_TW\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SCL_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SCL_1\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SDA_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SDA_1\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Surtidor\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Surtidor\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Surtidor\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Surtidor\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LCD_1\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LCD_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LCD_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LCD_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Impresora\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Impresora\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Impresora\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Impresora\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PC\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PC\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PC\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PC\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C_1\:I2C_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_1.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LCD_2\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LCD_2\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LCD_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LCD_2\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_5.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_4.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_3.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LP\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LP\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LP\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LP\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT \\Impresora\:BUART\:sRX\:RxBitCounter\\.count_4 \\Impresora\:BUART\:rx_state_0\\.main_8 (2.319:2.319:2.319))
    (INTERCONNECT \\Impresora\:BUART\:sRX\:RxBitCounter\\.count_4 \\Impresora\:BUART\:rx_state_3\\.main_7 (2.319:2.319:2.319))
    (INTERCONNECT \\Impresora\:BUART\:sRX\:RxBitCounter\\.count_5 \\Impresora\:BUART\:rx_state_0\\.main_7 (2.317:2.317:2.317))
    (INTERCONNECT \\Impresora\:BUART\:sRX\:RxBitCounter\\.count_5 \\Impresora\:BUART\:rx_state_3\\.main_6 (2.317:2.317:2.317))
    (INTERCONNECT \\Impresora\:BUART\:sRX\:RxBitCounter\\.count_6 \\Impresora\:BUART\:rx_state_0\\.main_6 (2.316:2.316:2.316))
    (INTERCONNECT \\Impresora\:BUART\:sRX\:RxBitCounter\\.count_6 \\Impresora\:BUART\:rx_state_3\\.main_5 (2.316:2.316:2.316))
    (INTERCONNECT MODIN13_0.q MODIN13_0.main_2 (3.210:3.210:3.210))
    (INTERCONNECT MODIN13_0.q MODIN13_1.main_3 (3.210:3.210:3.210))
    (INTERCONNECT MODIN13_0.q \\PC\:BUART\:rx_postpoll\\.main_1 (3.210:3.210:3.210))
    (INTERCONNECT MODIN13_0.q \\PC\:BUART\:rx_state_0\\.main_6 (7.057:7.057:7.057))
    (INTERCONNECT MODIN13_0.q \\PC\:BUART\:rx_status_3\\.main_6 (6.490:6.490:6.490))
    (INTERCONNECT MODIN13_1.q MODIN13_1.main_2 (2.633:2.633:2.633))
    (INTERCONNECT MODIN13_1.q \\PC\:BUART\:rx_postpoll\\.main_0 (2.633:2.633:2.633))
    (INTERCONNECT MODIN13_1.q \\PC\:BUART\:rx_state_0\\.main_5 (4.311:4.311:4.311))
    (INTERCONNECT MODIN13_1.q \\PC\:BUART\:rx_status_3\\.main_5 (4.304:4.304:4.304))
    (INTERCONNECT \\PC\:BUART\:sRX\:RxBitCounter\\.count_4 \\PC\:BUART\:rx_load_fifo\\.main_7 (2.796:2.796:2.796))
    (INTERCONNECT \\PC\:BUART\:sRX\:RxBitCounter\\.count_4 \\PC\:BUART\:rx_state_0\\.main_9 (2.800:2.800:2.800))
    (INTERCONNECT \\PC\:BUART\:sRX\:RxBitCounter\\.count_4 \\PC\:BUART\:rx_state_2\\.main_8 (2.800:2.800:2.800))
    (INTERCONNECT \\PC\:BUART\:sRX\:RxBitCounter\\.count_4 \\PC\:BUART\:rx_state_3\\.main_7 (2.800:2.800:2.800))
    (INTERCONNECT \\PC\:BUART\:sRX\:RxBitCounter\\.count_5 \\PC\:BUART\:rx_load_fifo\\.main_6 (2.794:2.794:2.794))
    (INTERCONNECT \\PC\:BUART\:sRX\:RxBitCounter\\.count_5 \\PC\:BUART\:rx_state_0\\.main_8 (2.797:2.797:2.797))
    (INTERCONNECT \\PC\:BUART\:sRX\:RxBitCounter\\.count_5 \\PC\:BUART\:rx_state_2\\.main_7 (2.797:2.797:2.797))
    (INTERCONNECT \\PC\:BUART\:sRX\:RxBitCounter\\.count_5 \\PC\:BUART\:rx_state_3\\.main_6 (2.797:2.797:2.797))
    (INTERCONNECT \\PC\:BUART\:sRX\:RxBitCounter\\.count_6 \\PC\:BUART\:rx_load_fifo\\.main_5 (2.791:2.791:2.791))
    (INTERCONNECT \\PC\:BUART\:sRX\:RxBitCounter\\.count_6 \\PC\:BUART\:rx_state_0\\.main_7 (2.793:2.793:2.793))
    (INTERCONNECT \\PC\:BUART\:sRX\:RxBitCounter\\.count_6 \\PC\:BUART\:rx_state_2\\.main_6 (2.793:2.793:2.793))
    (INTERCONNECT \\PC\:BUART\:sRX\:RxBitCounter\\.count_6 \\PC\:BUART\:rx_state_3\\.main_5 (2.793:2.793:2.793))
    (INTERCONNECT MODIN17_0.q MODIN17_0.main_2 (2.589:2.589:2.589))
    (INTERCONNECT MODIN17_0.q MODIN17_1.main_3 (2.589:2.589:2.589))
    (INTERCONNECT MODIN17_0.q \\LCD_2\:BUART\:rx_postpoll\\.main_1 (3.507:3.507:3.507))
    (INTERCONNECT MODIN17_0.q \\LCD_2\:BUART\:rx_state_0\\.main_6 (2.593:2.593:2.593))
    (INTERCONNECT MODIN17_0.q \\LCD_2\:BUART\:rx_status_3\\.main_6 (2.593:2.593:2.593))
    (INTERCONNECT MODIN17_1.q MODIN17_1.main_2 (2.931:2.931:2.931))
    (INTERCONNECT MODIN17_1.q \\LCD_2\:BUART\:rx_postpoll\\.main_0 (3.587:3.587:3.587))
    (INTERCONNECT MODIN17_1.q \\LCD_2\:BUART\:rx_state_0\\.main_5 (2.937:2.937:2.937))
    (INTERCONNECT MODIN17_1.q \\LCD_2\:BUART\:rx_status_3\\.main_5 (2.937:2.937:2.937))
    (INTERCONNECT MODIN1_0.q MODIN1_0.main_2 (2.307:2.307:2.307))
    (INTERCONNECT MODIN1_0.q MODIN1_1.main_3 (2.307:2.307:2.307))
    (INTERCONNECT MODIN1_0.q \\Surtidor\:BUART\:rx_postpoll\\.main_1 (2.307:2.307:2.307))
    (INTERCONNECT MODIN1_1.q MODIN1_1.main_2 (2.304:2.304:2.304))
    (INTERCONNECT MODIN1_1.q \\Surtidor\:BUART\:rx_postpoll\\.main_0 (2.304:2.304:2.304))
    (INTERCONNECT \\LCD_2\:BUART\:sRX\:RxBitCounter\\.count_4 \\LCD_2\:BUART\:rx_load_fifo\\.main_7 (3.180:3.180:3.180))
    (INTERCONNECT \\LCD_2\:BUART\:sRX\:RxBitCounter\\.count_4 \\LCD_2\:BUART\:rx_state_0\\.main_9 (2.311:2.311:2.311))
    (INTERCONNECT \\LCD_2\:BUART\:sRX\:RxBitCounter\\.count_4 \\LCD_2\:BUART\:rx_state_2\\.main_8 (3.180:3.180:3.180))
    (INTERCONNECT \\LCD_2\:BUART\:sRX\:RxBitCounter\\.count_4 \\LCD_2\:BUART\:rx_state_3\\.main_7 (3.180:3.180:3.180))
    (INTERCONNECT \\LCD_2\:BUART\:sRX\:RxBitCounter\\.count_5 \\LCD_2\:BUART\:rx_load_fifo\\.main_6 (3.201:3.201:3.201))
    (INTERCONNECT \\LCD_2\:BUART\:sRX\:RxBitCounter\\.count_5 \\LCD_2\:BUART\:rx_state_0\\.main_8 (2.328:2.328:2.328))
    (INTERCONNECT \\LCD_2\:BUART\:sRX\:RxBitCounter\\.count_5 \\LCD_2\:BUART\:rx_state_2\\.main_7 (3.201:3.201:3.201))
    (INTERCONNECT \\LCD_2\:BUART\:sRX\:RxBitCounter\\.count_5 \\LCD_2\:BUART\:rx_state_3\\.main_6 (3.201:3.201:3.201))
    (INTERCONNECT \\LCD_2\:BUART\:sRX\:RxBitCounter\\.count_6 \\LCD_2\:BUART\:rx_load_fifo\\.main_5 (3.526:3.526:3.526))
    (INTERCONNECT \\LCD_2\:BUART\:sRX\:RxBitCounter\\.count_6 \\LCD_2\:BUART\:rx_state_0\\.main_7 (4.853:4.853:4.853))
    (INTERCONNECT \\LCD_2\:BUART\:sRX\:RxBitCounter\\.count_6 \\LCD_2\:BUART\:rx_state_2\\.main_6 (3.526:3.526:3.526))
    (INTERCONNECT \\LCD_2\:BUART\:sRX\:RxBitCounter\\.count_6 \\LCD_2\:BUART\:rx_state_3\\.main_5 (3.526:3.526:3.526))
    (INTERCONNECT \\Surtidor\:BUART\:sRX\:RxBitCounter\\.count_4 \\Surtidor\:BUART\:rx_state_0\\.main_8 (2.314:2.314:2.314))
    (INTERCONNECT \\Surtidor\:BUART\:sRX\:RxBitCounter\\.count_4 \\Surtidor\:BUART\:rx_state_3\\.main_7 (2.314:2.314:2.314))
    (INTERCONNECT \\Surtidor\:BUART\:sRX\:RxBitCounter\\.count_5 \\Surtidor\:BUART\:rx_state_0\\.main_7 (2.318:2.318:2.318))
    (INTERCONNECT \\Surtidor\:BUART\:sRX\:RxBitCounter\\.count_5 \\Surtidor\:BUART\:rx_state_3\\.main_6 (2.318:2.318:2.318))
    (INTERCONNECT \\Surtidor\:BUART\:sRX\:RxBitCounter\\.count_6 \\Surtidor\:BUART\:rx_state_0\\.main_6 (2.312:2.312:2.312))
    (INTERCONNECT \\Surtidor\:BUART\:sRX\:RxBitCounter\\.count_6 \\Surtidor\:BUART\:rx_state_3\\.main_5 (2.312:2.312:2.312))
    (INTERCONNECT MODIN5_0.q MODIN5_0.main_2 (2.295:2.295:2.295))
    (INTERCONNECT MODIN5_0.q MODIN5_1.main_3 (2.295:2.295:2.295))
    (INTERCONNECT MODIN5_0.q \\LCD_1\:BUART\:rx_postpoll\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT MODIN5_0.q \\LCD_1\:BUART\:rx_state_0\\.main_6 (3.358:3.358:3.358))
    (INTERCONNECT MODIN5_0.q \\LCD_1\:BUART\:rx_status_3\\.main_6 (3.377:3.377:3.377))
    (INTERCONNECT MODIN5_1.q MODIN5_1.main_2 (3.210:3.210:3.210))
    (INTERCONNECT MODIN5_1.q \\LCD_1\:BUART\:rx_postpoll\\.main_0 (3.210:3.210:3.210))
    (INTERCONNECT MODIN5_1.q \\LCD_1\:BUART\:rx_state_0\\.main_5 (4.700:4.700:4.700))
    (INTERCONNECT MODIN5_1.q \\LCD_1\:BUART\:rx_status_3\\.main_5 (4.710:4.710:4.710))
    (INTERCONNECT \\LCD_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\LCD_1\:BUART\:rx_load_fifo\\.main_7 (2.792:2.792:2.792))
    (INTERCONNECT \\LCD_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\LCD_1\:BUART\:rx_state_0\\.main_9 (2.814:2.814:2.814))
    (INTERCONNECT \\LCD_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\LCD_1\:BUART\:rx_state_2\\.main_8 (2.814:2.814:2.814))
    (INTERCONNECT \\LCD_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\LCD_1\:BUART\:rx_state_3\\.main_7 (2.814:2.814:2.814))
    (INTERCONNECT \\LCD_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\LCD_1\:BUART\:rx_load_fifo\\.main_6 (2.800:2.800:2.800))
    (INTERCONNECT \\LCD_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\LCD_1\:BUART\:rx_state_0\\.main_8 (2.817:2.817:2.817))
    (INTERCONNECT \\LCD_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\LCD_1\:BUART\:rx_state_2\\.main_7 (2.817:2.817:2.817))
    (INTERCONNECT \\LCD_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\LCD_1\:BUART\:rx_state_3\\.main_6 (2.817:2.817:2.817))
    (INTERCONNECT \\LCD_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\LCD_1\:BUART\:rx_load_fifo\\.main_5 (2.610:2.610:2.610))
    (INTERCONNECT \\LCD_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\LCD_1\:BUART\:rx_state_0\\.main_7 (2.619:2.619:2.619))
    (INTERCONNECT \\LCD_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\LCD_1\:BUART\:rx_state_2\\.main_6 (2.619:2.619:2.619))
    (INTERCONNECT \\LCD_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\LCD_1\:BUART\:rx_state_3\\.main_5 (2.619:2.619:2.619))
    (INTERCONNECT MODIN9_0.q MODIN9_0.main_2 (2.306:2.306:2.306))
    (INTERCONNECT MODIN9_0.q MODIN9_1.main_3 (2.306:2.306:2.306))
    (INTERCONNECT MODIN9_0.q \\Impresora\:BUART\:rx_postpoll\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT MODIN9_1.q MODIN9_1.main_2 (2.319:2.319:2.319))
    (INTERCONNECT MODIN9_1.q \\Impresora\:BUART\:rx_postpoll\\.main_0 (2.319:2.319:2.319))
    (INTERCONNECT \\Timer_Animacion\:TimerHW\\.irq isr_3.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\Timer_Animacion2\:TimerHW\\.irq isr_4.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\Timer_Modo\:TimerHW\\.irq isr_5.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Rx_LCD_2\(0\).fb Rx_LCD_2\(0\)_SYNC.in (4.692:4.692:4.692))
    (INTERCONNECT Rx_LCD_2\(0\)_SYNC.out MODIN17_0.main_3 (3.753:3.753:3.753))
    (INTERCONNECT Rx_LCD_2\(0\)_SYNC.out MODIN17_1.main_4 (3.753:3.753:3.753))
    (INTERCONNECT Rx_LCD_2\(0\)_SYNC.out \\LCD_2\:BUART\:rx_last\\.main_0 (2.922:2.922:2.922))
    (INTERCONNECT Rx_LCD_2\(0\)_SYNC.out \\LCD_2\:BUART\:rx_postpoll\\.main_2 (2.922:2.922:2.922))
    (INTERCONNECT Rx_LCD_2\(0\)_SYNC.out \\LCD_2\:BUART\:rx_state_0\\.main_10 (3.747:3.747:3.747))
    (INTERCONNECT Rx_LCD_2\(0\)_SYNC.out \\LCD_2\:BUART\:rx_state_2\\.main_9 (2.930:2.930:2.930))
    (INTERCONNECT Rx_LCD_2\(0\)_SYNC.out \\LCD_2\:BUART\:rx_status_3\\.main_7 (3.747:3.747:3.747))
    (INTERCONNECT \\LCD_2\:BUART\:sRX\:RxSts\\.interrupt \\LCD_2\:RXInternalInterrupt\\.interrupt (7.893:7.893:7.893))
    (INTERCONNECT \\LCD_1\:BUART\:sRX\:RxSts\\.interrupt \\LCD_1\:RXInternalInterrupt\\.interrupt (5.488:5.488:5.488))
    (INTERCONNECT Net_1304.q Tx_PC\(0\).pin_input (6.615:6.615:6.615))
    (INTERCONNECT Rx_PC\(0\).fb Rx_PC\(0\)_SYNC.in (7.541:7.541:7.541))
    (INTERCONNECT Rx_PC\(0\)_SYNC.out MODIN13_0.main_3 (3.258:3.258:3.258))
    (INTERCONNECT Rx_PC\(0\)_SYNC.out MODIN13_1.main_4 (3.258:3.258:3.258))
    (INTERCONNECT Rx_PC\(0\)_SYNC.out \\PC\:BUART\:rx_last\\.main_0 (4.174:4.174:4.174))
    (INTERCONNECT Rx_PC\(0\)_SYNC.out \\PC\:BUART\:rx_postpoll\\.main_2 (3.258:3.258:3.258))
    (INTERCONNECT Rx_PC\(0\)_SYNC.out \\PC\:BUART\:rx_state_0\\.main_10 (3.463:3.463:3.463))
    (INTERCONNECT Rx_PC\(0\)_SYNC.out \\PC\:BUART\:rx_state_2\\.main_9 (3.463:3.463:3.463))
    (INTERCONNECT Rx_PC\(0\)_SYNC.out \\PC\:BUART\:rx_status_3\\.main_7 (3.455:3.455:3.455))
    (INTERCONNECT \\PC\:BUART\:sRX\:RxSts\\.interrupt \\PC\:RXInternalInterrupt\\.interrupt (7.723:7.723:7.723))
    (INTERCONNECT \\Impresora\:BUART\:sRX\:RxSts\\.interrupt \\Impresora\:RXInternalInterrupt\\.interrupt (7.031:7.031:7.031))
    (INTERCONNECT \\Surtidor\:BUART\:sRX\:RxSts\\.interrupt \\Surtidor\:RXInternalInterrupt\\.interrupt (5.315:5.315:5.315))
    (INTERCONNECT \\Timer_RxSurtidor\:TimerHW\\.irq isr_1.interrupt (1.000:1.000:1.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 MODIN1_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 MODIN1_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\LP\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\LP\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\LP\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\LP\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\LP\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\LP\:BUART\:rx_parity_bit\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\LP\:BUART\:rx_parity_error_pre\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\LP\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\LP\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\LP\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\LP\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\LP\:BUART\:rx_status_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\LP\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\LP\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\LP\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\LP\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\LP\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\LP\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\LP\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\LP\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\LP\:BUART\:tx_parity_bit\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\LP\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\LP\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\LP\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\LP\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Surtidor\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Surtidor\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Surtidor\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Surtidor\:BUART\:rx_parity_bit\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Surtidor\:BUART\:rx_parity_error_pre\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Surtidor\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Surtidor\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Surtidor\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Surtidor\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Surtidor\:BUART\:rx_status_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Surtidor\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Surtidor\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Surtidor\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Surtidor\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Surtidor\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Surtidor\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Surtidor\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Surtidor\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Surtidor\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Surtidor\:BUART\:tx_parity_bit\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Surtidor\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Surtidor\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Surtidor\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Surtidor\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\LP\:BUART\:sRX\:RxSts\\.interrupt \\LP\:RXInternalInterrupt\\.interrupt (8.520:8.520:8.520))
    (INTERCONNECT Rx_TW\(0\).fb Rx_TW\(0\)_SYNC.in (4.700:4.700:4.700))
    (INTERCONNECT Rx_TW\(0\)_SYNC.out MODIN1_0.main_3 (3.205:3.205:3.205))
    (INTERCONNECT Rx_TW\(0\)_SYNC.out MODIN1_1.main_4 (3.205:3.205:3.205))
    (INTERCONNECT Rx_TW\(0\)_SYNC.out \\Surtidor\:BUART\:rx_last\\.main_0 (4.001:4.001:4.001))
    (INTERCONNECT Rx_TW\(0\)_SYNC.out \\Surtidor\:BUART\:rx_postpoll\\.main_2 (3.205:3.205:3.205))
    (INTERCONNECT Rx_TW\(0\)_SYNC.out \\Surtidor\:BUART\:rx_state_2\\.main_6 (3.263:3.263:3.263))
    (INTERCONNECT Net_1501.q Tx_TW\(0\).pin_input (7.320:7.320:7.320))
    (INTERCONNECT Rx_Print\(0\).fb Rx_Print\(0\)_SYNC.in (8.518:8.518:8.518))
    (INTERCONNECT Rx_Print\(0\)_SYNC.out MODIN9_0.main_3 (2.912:2.912:2.912))
    (INTERCONNECT Rx_Print\(0\)_SYNC.out MODIN9_1.main_4 (2.912:2.912:2.912))
    (INTERCONNECT Rx_Print\(0\)_SYNC.out \\Impresora\:BUART\:rx_last\\.main_0 (2.912:2.912:2.912))
    (INTERCONNECT Rx_Print\(0\)_SYNC.out \\Impresora\:BUART\:rx_postpoll\\.main_2 (2.912:2.912:2.912))
    (INTERCONNECT Rx_Print\(0\)_SYNC.out \\Impresora\:BUART\:rx_state_2\\.main_6 (3.817:3.817:3.817))
    (INTERCONNECT Net_1507.q Tx_Print\(0\).pin_input (6.243:6.243:6.243))
    (INTERCONNECT Rx_LP\(0\).fb Rx_LP\(0\)_SYNC.in (5.872:5.872:5.872))
    (INTERCONNECT Rx_LP\(0\)_SYNC.out \\LP\:BUART\:pollcount_0\\.main_3 (2.891:2.891:2.891))
    (INTERCONNECT Rx_LP\(0\)_SYNC.out \\LP\:BUART\:pollcount_1\\.main_4 (2.891:2.891:2.891))
    (INTERCONNECT Rx_LP\(0\)_SYNC.out \\LP\:BUART\:rx_last\\.main_0 (2.891:2.891:2.891))
    (INTERCONNECT Rx_LP\(0\)_SYNC.out \\LP\:BUART\:rx_postpoll\\.main_2 (2.891:2.891:2.891))
    (INTERCONNECT Rx_LP\(0\)_SYNC.out \\LP\:BUART\:rx_state_2\\.main_6 (3.802:3.802:3.802))
    (INTERCONNECT Net_1509.q Tx_LP\(0\).pin_input (5.330:5.330:5.330))
    (INTERCONNECT Net_692.q Tx_LCD_1\(0\).pin_input (7.374:7.374:7.374))
    (INTERCONNECT Rx_LCD_1\(0\).fb Rx_LCD_1\(0\)_SYNC.in (6.813:6.813:6.813))
    (INTERCONNECT Rx_LCD_1\(0\)_SYNC.out MODIN5_0.main_3 (2.889:2.889:2.889))
    (INTERCONNECT Rx_LCD_1\(0\)_SYNC.out MODIN5_1.main_4 (2.889:2.889:2.889))
    (INTERCONNECT Rx_LCD_1\(0\)_SYNC.out \\LCD_1\:BUART\:rx_last\\.main_0 (3.674:3.674:3.674))
    (INTERCONNECT Rx_LCD_1\(0\)_SYNC.out \\LCD_1\:BUART\:rx_postpoll\\.main_2 (2.889:2.889:2.889))
    (INTERCONNECT Rx_LCD_1\(0\)_SYNC.out \\LCD_1\:BUART\:rx_state_0\\.main_10 (4.701:4.701:4.701))
    (INTERCONNECT Rx_LCD_1\(0\)_SYNC.out \\LCD_1\:BUART\:rx_state_2\\.main_9 (4.701:4.701:4.701))
    (INTERCONNECT Rx_LCD_1\(0\)_SYNC.out \\LCD_1\:BUART\:rx_status_3\\.main_7 (5.274:5.274:5.274))
    (INTERCONNECT Net_729.q Tx_LCD_2\(0\).pin_input (7.496:7.496:7.496))
    (INTERCONNECT SCL_1\(0\).pad_out SCL_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA_1\(0\).pad_out SDA_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_LCD_1\(0\).pad_out Tx_LCD_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_LCD_2\(0\).pad_out Tx_LCD_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_LP\(0\).pad_out Tx_LP\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_PC\(0\).pad_out Tx_PC\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_Print\(0\).pad_out Tx_Print\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_TW\(0\).pad_out Tx_TW\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL_1\(0\).fb SCL_1\(0\)_SYNC.in (5.626:5.626:5.626))
    (INTERCONNECT SCL_1\(0\).fb \\I2C_1\:I2C_FF\\.scl_in (6.017:6.017:6.017))
    (INTERCONNECT SDA_1\(0\).fb SDA_1\(0\)_SYNC.in (6.776:6.776:6.776))
    (INTERCONNECT SDA_1\(0\).fb \\I2C_1\:I2C_FF\\.sda_in (5.672:5.672:5.672))
    (INTERCONNECT \\I2C_1\:I2C_FF\\.scl_out SCL_1\(0\).pin_input (4.508:4.508:4.508))
    (INTERCONNECT \\I2C_1\:I2C_FF\\.interrupt \\I2C_1\:I2C_IRQ\\.interrupt (8.364:8.364:8.364))
    (INTERCONNECT \\I2C_1\:I2C_FF\\.sda_out SDA_1\(0\).pin_input (4.504:4.504:4.504))
    (INTERCONNECT \\Impresora\:BUART\:counter_load_not\\.q \\Impresora\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.320:2.320:2.320))
    (INTERCONNECT \\Impresora\:BUART\:rx_bitclk_enable\\.q \\Impresora\:BUART\:rx_load_fifo\\.main_2 (3.199:3.199:3.199))
    (INTERCONNECT \\Impresora\:BUART\:rx_bitclk_enable\\.q \\Impresora\:BUART\:rx_parity_bit\\.main_2 (4.269:4.269:4.269))
    (INTERCONNECT \\Impresora\:BUART\:rx_bitclk_enable\\.q \\Impresora\:BUART\:rx_parity_error_pre\\.main_2 (4.269:4.269:4.269))
    (INTERCONNECT \\Impresora\:BUART\:rx_bitclk_enable\\.q \\Impresora\:BUART\:rx_state_0\\.main_2 (3.199:3.199:3.199))
    (INTERCONNECT \\Impresora\:BUART\:rx_bitclk_enable\\.q \\Impresora\:BUART\:rx_state_2\\.main_2 (4.269:4.269:4.269))
    (INTERCONNECT \\Impresora\:BUART\:rx_bitclk_enable\\.q \\Impresora\:BUART\:rx_state_3\\.main_2 (3.199:3.199:3.199))
    (INTERCONNECT \\Impresora\:BUART\:rx_bitclk_enable\\.q \\Impresora\:BUART\:rx_status_2\\.main_2 (4.286:4.286:4.286))
    (INTERCONNECT \\Impresora\:BUART\:rx_bitclk_enable\\.q \\Impresora\:BUART\:rx_status_3\\.main_2 (3.199:3.199:3.199))
    (INTERCONNECT \\Impresora\:BUART\:rx_bitclk_enable\\.q \\Impresora\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (2.303:2.303:2.303))
    (INTERCONNECT \\Impresora\:BUART\:sRX\:RxBitCounter\\.count_0 \\Impresora\:BUART\:rx_bitclk_enable\\.main_2 (2.936:2.936:2.936))
    (INTERCONNECT \\Impresora\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN9_0.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\Impresora\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN9_1.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\Impresora\:BUART\:sRX\:RxBitCounter\\.count_1 \\Impresora\:BUART\:rx_bitclk_enable\\.main_1 (3.228:3.228:3.228))
    (INTERCONNECT \\Impresora\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN9_0.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\Impresora\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN9_1.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\Impresora\:BUART\:sRX\:RxBitCounter\\.count_2 \\Impresora\:BUART\:rx_bitclk_enable\\.main_0 (3.226:3.226:3.226))
    (INTERCONNECT \\Impresora\:BUART\:rx_counter_load\\.q \\Impresora\:BUART\:sRX\:RxBitCounter\\.load (2.907:2.907:2.907))
    (INTERCONNECT \\Impresora\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\Impresora\:BUART\:rx_status_4\\.main_1 (2.293:2.293:2.293))
    (INTERCONNECT \\Impresora\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\Impresora\:BUART\:rx_status_5\\.main_0 (2.303:2.303:2.303))
    (INTERCONNECT \\Impresora\:BUART\:rx_last\\.q \\Impresora\:BUART\:rx_state_2\\.main_5 (2.911:2.911:2.911))
    (INTERCONNECT \\Impresora\:BUART\:rx_load_fifo\\.q \\Impresora\:BUART\:rx_status_4\\.main_0 (3.849:3.849:3.849))
    (INTERCONNECT \\Impresora\:BUART\:rx_load_fifo\\.q \\Impresora\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.411:4.411:4.411))
    (INTERCONNECT \\Impresora\:BUART\:rx_parity_bit\\.q \\Impresora\:BUART\:rx_parity_bit\\.main_6 (2.302:2.302:2.302))
    (INTERCONNECT \\Impresora\:BUART\:rx_parity_bit\\.q \\Impresora\:BUART\:rx_parity_error_pre\\.main_7 (2.302:2.302:2.302))
    (INTERCONNECT \\Impresora\:BUART\:rx_parity_error_pre\\.q \\Impresora\:BUART\:rx_parity_error_pre\\.main_6 (2.607:2.607:2.607))
    (INTERCONNECT \\Impresora\:BUART\:rx_parity_error_pre\\.q \\Impresora\:BUART\:rx_status_2\\.main_5 (2.612:2.612:2.612))
    (INTERCONNECT \\Impresora\:BUART\:rx_postpoll\\.q \\Impresora\:BUART\:rx_parity_bit\\.main_3 (3.180:3.180:3.180))
    (INTERCONNECT \\Impresora\:BUART\:rx_postpoll\\.q \\Impresora\:BUART\:rx_parity_error_pre\\.main_3 (3.180:3.180:3.180))
    (INTERCONNECT \\Impresora\:BUART\:rx_postpoll\\.q \\Impresora\:BUART\:rx_state_0\\.main_3 (2.289:2.289:2.289))
    (INTERCONNECT \\Impresora\:BUART\:rx_postpoll\\.q \\Impresora\:BUART\:rx_status_3\\.main_3 (2.289:2.289:2.289))
    (INTERCONNECT \\Impresora\:BUART\:rx_postpoll\\.q \\Impresora\:BUART\:sRX\:RxShifter\:u0\\.route_si (3.196:3.196:3.196))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_0\\.q \\Impresora\:BUART\:rx_counter_load\\.main_1 (4.153:4.153:4.153))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_0\\.q \\Impresora\:BUART\:rx_load_fifo\\.main_1 (4.219:4.219:4.219))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_0\\.q \\Impresora\:BUART\:rx_parity_bit\\.main_1 (5.112:5.112:5.112))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_0\\.q \\Impresora\:BUART\:rx_parity_error_pre\\.main_1 (5.112:5.112:5.112))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_0\\.q \\Impresora\:BUART\:rx_state_0\\.main_1 (4.219:4.219:4.219))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_0\\.q \\Impresora\:BUART\:rx_state_2\\.main_1 (5.112:5.112:5.112))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_0\\.q \\Impresora\:BUART\:rx_state_3\\.main_1 (4.219:4.219:4.219))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_0\\.q \\Impresora\:BUART\:rx_state_stop1_reg\\.main_1 (4.153:4.153:4.153))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_0\\.q \\Impresora\:BUART\:rx_status_2\\.main_1 (4.153:4.153:4.153))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_0\\.q \\Impresora\:BUART\:rx_status_3\\.main_1 (4.219:4.219:4.219))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_0\\.q \\Impresora\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (5.128:5.128:5.128))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_2\\.q \\Impresora\:BUART\:rx_counter_load\\.main_3 (3.483:3.483:3.483))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_2\\.q \\Impresora\:BUART\:rx_load_fifo\\.main_4 (4.822:4.822:4.822))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_2\\.q \\Impresora\:BUART\:rx_parity_bit\\.main_5 (3.200:3.200:3.200))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_2\\.q \\Impresora\:BUART\:rx_parity_error_pre\\.main_5 (3.200:3.200:3.200))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_2\\.q \\Impresora\:BUART\:rx_state_0\\.main_5 (4.822:4.822:4.822))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_2\\.q \\Impresora\:BUART\:rx_state_2\\.main_4 (3.200:3.200:3.200))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_2\\.q \\Impresora\:BUART\:rx_state_3\\.main_4 (4.822:4.822:4.822))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_2\\.q \\Impresora\:BUART\:rx_state_stop1_reg\\.main_3 (3.483:3.483:3.483))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_2\\.q \\Impresora\:BUART\:rx_status_2\\.main_4 (3.483:3.483:3.483))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_2\\.q \\Impresora\:BUART\:rx_status_3\\.main_5 (4.822:4.822:4.822))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_3\\.q \\Impresora\:BUART\:rx_counter_load\\.main_2 (4.316:4.316:4.316))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_3\\.q \\Impresora\:BUART\:rx_load_fifo\\.main_3 (2.623:2.623:2.623))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_3\\.q \\Impresora\:BUART\:rx_parity_bit\\.main_4 (4.879:4.879:4.879))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_3\\.q \\Impresora\:BUART\:rx_parity_error_pre\\.main_4 (4.879:4.879:4.879))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_3\\.q \\Impresora\:BUART\:rx_state_0\\.main_4 (2.623:2.623:2.623))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_3\\.q \\Impresora\:BUART\:rx_state_2\\.main_3 (4.879:4.879:4.879))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_3\\.q \\Impresora\:BUART\:rx_state_3\\.main_3 (2.623:2.623:2.623))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_3\\.q \\Impresora\:BUART\:rx_state_stop1_reg\\.main_2 (4.316:4.316:4.316))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_3\\.q \\Impresora\:BUART\:rx_status_2\\.main_3 (4.316:4.316:4.316))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_3\\.q \\Impresora\:BUART\:rx_status_3\\.main_4 (2.623:2.623:2.623))
    (INTERCONNECT \\Impresora\:BUART\:rx_state_stop1_reg\\.q \\Impresora\:BUART\:rx_status_5\\.main_1 (7.078:7.078:7.078))
    (INTERCONNECT \\Impresora\:BUART\:rx_status_2\\.q \\Impresora\:BUART\:sRX\:RxSts\\.status_2 (3.651:3.651:3.651))
    (INTERCONNECT \\Impresora\:BUART\:rx_status_3\\.q \\Impresora\:BUART\:sRX\:RxSts\\.status_3 (2.895:2.895:2.895))
    (INTERCONNECT \\Impresora\:BUART\:rx_status_4\\.q \\Impresora\:BUART\:sRX\:RxSts\\.status_4 (2.317:2.317:2.317))
    (INTERCONNECT \\Impresora\:BUART\:rx_status_5\\.q \\Impresora\:BUART\:sRX\:RxSts\\.status_5 (2.329:2.329:2.329))
    (INTERCONNECT \\Impresora\:BUART\:tx_bitclk\\.q \\Impresora\:BUART\:tx_parity_bit\\.main_4 (3.284:3.284:3.284))
    (INTERCONNECT \\Impresora\:BUART\:tx_bitclk\\.q \\Impresora\:BUART\:tx_state_0\\.main_6 (3.308:3.308:3.308))
    (INTERCONNECT \\Impresora\:BUART\:tx_bitclk\\.q \\Impresora\:BUART\:tx_state_1\\.main_4 (3.284:3.284:3.284))
    (INTERCONNECT \\Impresora\:BUART\:tx_bitclk\\.q \\Impresora\:BUART\:tx_state_2\\.main_4 (3.284:3.284:3.284))
    (INTERCONNECT \\Impresora\:BUART\:tx_bitclk\\.q \\Impresora\:BUART\:txn\\.main_6 (3.315:3.315:3.315))
    (INTERCONNECT \\Impresora\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\Impresora\:BUART\:counter_load_not\\.main_2 (3.109:3.109:3.109))
    (INTERCONNECT \\Impresora\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\Impresora\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (2.961:2.961:2.961))
    (INTERCONNECT \\Impresora\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\Impresora\:BUART\:tx_bitclk\\.main_2 (3.110:3.110:3.110))
    (INTERCONNECT \\Impresora\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\Impresora\:BUART\:tx_state_0\\.main_2 (3.109:3.109:3.109))
    (INTERCONNECT \\Impresora\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\Impresora\:BUART\:tx_state_1\\.main_2 (3.110:3.110:3.110))
    (INTERCONNECT \\Impresora\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\Impresora\:BUART\:tx_state_2\\.main_2 (3.110:3.110:3.110))
    (INTERCONNECT \\Impresora\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\Impresora\:BUART\:tx_status_0\\.main_2 (3.109:3.109:3.109))
    (INTERCONNECT \\Impresora\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\Impresora\:BUART\:tx_state_0\\.main_5 (2.611:2.611:2.611))
    (INTERCONNECT \\Impresora\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\Impresora\:BUART\:txn\\.main_5 (2.601:2.601:2.601))
    (INTERCONNECT \\Impresora\:BUART\:tx_ctrl_mark_last\\.q \\Impresora\:BUART\:rx_counter_load\\.main_0 (4.913:4.913:4.913))
    (INTERCONNECT \\Impresora\:BUART\:tx_ctrl_mark_last\\.q \\Impresora\:BUART\:rx_load_fifo\\.main_0 (3.826:3.826:3.826))
    (INTERCONNECT \\Impresora\:BUART\:tx_ctrl_mark_last\\.q \\Impresora\:BUART\:rx_parity_bit\\.main_0 (4.901:4.901:4.901))
    (INTERCONNECT \\Impresora\:BUART\:tx_ctrl_mark_last\\.q \\Impresora\:BUART\:rx_parity_error_pre\\.main_0 (4.901:4.901:4.901))
    (INTERCONNECT \\Impresora\:BUART\:tx_ctrl_mark_last\\.q \\Impresora\:BUART\:rx_state_0\\.main_0 (3.826:3.826:3.826))
    (INTERCONNECT \\Impresora\:BUART\:tx_ctrl_mark_last\\.q \\Impresora\:BUART\:rx_state_2\\.main_0 (4.901:4.901:4.901))
    (INTERCONNECT \\Impresora\:BUART\:tx_ctrl_mark_last\\.q \\Impresora\:BUART\:rx_state_3\\.main_0 (3.826:3.826:3.826))
    (INTERCONNECT \\Impresora\:BUART\:tx_ctrl_mark_last\\.q \\Impresora\:BUART\:rx_state_stop1_reg\\.main_0 (4.913:4.913:4.913))
    (INTERCONNECT \\Impresora\:BUART\:tx_ctrl_mark_last\\.q \\Impresora\:BUART\:rx_status_2\\.main_0 (4.913:4.913:4.913))
    (INTERCONNECT \\Impresora\:BUART\:tx_ctrl_mark_last\\.q \\Impresora\:BUART\:rx_status_3\\.main_0 (3.826:3.826:3.826))
    (INTERCONNECT \\Impresora\:BUART\:tx_ctrl_mark_last\\.q \\Impresora\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (2.926:2.926:2.926))
    (INTERCONNECT \\Impresora\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\Impresora\:BUART\:sTX\:TxSts\\.status_1 (4.236:4.236:4.236))
    (INTERCONNECT \\Impresora\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\Impresora\:BUART\:tx_state_0\\.main_3 (3.662:3.662:3.662))
    (INTERCONNECT \\Impresora\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\Impresora\:BUART\:tx_status_0\\.main_3 (3.662:3.662:3.662))
    (INTERCONNECT \\Impresora\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\Impresora\:BUART\:sTX\:TxSts\\.status_3 (2.587:2.587:2.587))
    (INTERCONNECT \\Impresora\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\Impresora\:BUART\:tx_status_2\\.main_0 (2.593:2.593:2.593))
    (INTERCONNECT \\Impresora\:BUART\:tx_parity_bit\\.q \\Impresora\:BUART\:tx_parity_bit\\.main_5 (2.611:2.611:2.611))
    (INTERCONNECT \\Impresora\:BUART\:tx_parity_bit\\.q \\Impresora\:BUART\:txn\\.main_7 (2.618:2.618:2.618))
    (INTERCONNECT \\Impresora\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\Impresora\:BUART\:txn\\.main_3 (2.295:2.295:2.295))
    (INTERCONNECT \\Impresora\:BUART\:tx_state_0\\.q \\Impresora\:BUART\:counter_load_not\\.main_1 (3.263:3.263:3.263))
    (INTERCONNECT \\Impresora\:BUART\:tx_state_0\\.q \\Impresora\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.270:3.270:3.270))
    (INTERCONNECT \\Impresora\:BUART\:tx_state_0\\.q \\Impresora\:BUART\:tx_bitclk\\.main_1 (3.259:3.259:3.259))
    (INTERCONNECT \\Impresora\:BUART\:tx_state_0\\.q \\Impresora\:BUART\:tx_parity_bit\\.main_2 (3.259:3.259:3.259))
    (INTERCONNECT \\Impresora\:BUART\:tx_state_0\\.q \\Impresora\:BUART\:tx_state_0\\.main_1 (3.263:3.263:3.263))
    (INTERCONNECT \\Impresora\:BUART\:tx_state_0\\.q \\Impresora\:BUART\:tx_state_1\\.main_1 (3.259:3.259:3.259))
    (INTERCONNECT \\Impresora\:BUART\:tx_state_0\\.q \\Impresora\:BUART\:tx_state_2\\.main_1 (3.259:3.259:3.259))
    (INTERCONNECT \\Impresora\:BUART\:tx_state_0\\.q \\Impresora\:BUART\:tx_status_0\\.main_1 (3.263:3.263:3.263))
    (INTERCONNECT \\Impresora\:BUART\:tx_state_0\\.q \\Impresora\:BUART\:txn\\.main_2 (3.266:3.266:3.266))
    (INTERCONNECT \\Impresora\:BUART\:tx_state_1\\.q \\Impresora\:BUART\:counter_load_not\\.main_0 (6.278:6.278:6.278))
    (INTERCONNECT \\Impresora\:BUART\:tx_state_1\\.q \\Impresora\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (7.704:7.704:7.704))
    (INTERCONNECT \\Impresora\:BUART\:tx_state_1\\.q \\Impresora\:BUART\:tx_bitclk\\.main_0 (6.828:6.828:6.828))
    (INTERCONNECT \\Impresora\:BUART\:tx_state_1\\.q \\Impresora\:BUART\:tx_parity_bit\\.main_1 (6.828:6.828:6.828))
    (INTERCONNECT \\Impresora\:BUART\:tx_state_1\\.q \\Impresora\:BUART\:tx_state_0\\.main_0 (6.278:6.278:6.278))
    (INTERCONNECT \\Impresora\:BUART\:tx_state_1\\.q \\Impresora\:BUART\:tx_state_1\\.main_0 (6.828:6.828:6.828))
    (INTERCONNECT \\Impresora\:BUART\:tx_state_1\\.q \\Impresora\:BUART\:tx_state_2\\.main_0 (6.828:6.828:6.828))
    (INTERCONNECT \\Impresora\:BUART\:tx_state_1\\.q \\Impresora\:BUART\:tx_status_0\\.main_0 (6.278:6.278:6.278))
    (INTERCONNECT \\Impresora\:BUART\:tx_state_1\\.q \\Impresora\:BUART\:txn\\.main_1 (8.257:8.257:8.257))
    (INTERCONNECT \\Impresora\:BUART\:tx_state_2\\.q \\Impresora\:BUART\:counter_load_not\\.main_3 (3.073:3.073:3.073))
    (INTERCONNECT \\Impresora\:BUART\:tx_state_2\\.q \\Impresora\:BUART\:tx_bitclk\\.main_3 (2.923:2.923:2.923))
    (INTERCONNECT \\Impresora\:BUART\:tx_state_2\\.q \\Impresora\:BUART\:tx_parity_bit\\.main_3 (2.923:2.923:2.923))
    (INTERCONNECT \\Impresora\:BUART\:tx_state_2\\.q \\Impresora\:BUART\:tx_state_0\\.main_4 (3.073:3.073:3.073))
    (INTERCONNECT \\Impresora\:BUART\:tx_state_2\\.q \\Impresora\:BUART\:tx_state_1\\.main_3 (2.923:2.923:2.923))
    (INTERCONNECT \\Impresora\:BUART\:tx_state_2\\.q \\Impresora\:BUART\:tx_state_2\\.main_3 (2.923:2.923:2.923))
    (INTERCONNECT \\Impresora\:BUART\:tx_state_2\\.q \\Impresora\:BUART\:tx_status_0\\.main_4 (3.073:3.073:3.073))
    (INTERCONNECT \\Impresora\:BUART\:tx_state_2\\.q \\Impresora\:BUART\:txn\\.main_4 (3.072:3.072:3.072))
    (INTERCONNECT \\Impresora\:BUART\:tx_status_0\\.q \\Impresora\:BUART\:sTX\:TxSts\\.status_0 (2.317:2.317:2.317))
    (INTERCONNECT \\Impresora\:BUART\:tx_status_2\\.q \\Impresora\:BUART\:sTX\:TxSts\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\Impresora\:BUART\:txn\\.q Net_1507.main_0 (7.692:7.692:7.692))
    (INTERCONNECT \\Impresora\:BUART\:txn\\.q \\Impresora\:BUART\:tx_parity_bit\\.main_0 (2.799:2.799:2.799))
    (INTERCONNECT \\Impresora\:BUART\:txn\\.q \\Impresora\:BUART\:txn\\.main_0 (2.794:2.794:2.794))
    (INTERCONNECT ClockBlock.dclk_glb_3 MODIN9_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 MODIN9_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Impresora\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Impresora\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Impresora\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Impresora\:BUART\:rx_parity_bit\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Impresora\:BUART\:rx_parity_error_pre\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Impresora\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Impresora\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Impresora\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Impresora\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Impresora\:BUART\:rx_status_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Impresora\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Impresora\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Impresora\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Impresora\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Impresora\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Impresora\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Impresora\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Impresora\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Impresora\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Impresora\:BUART\:tx_parity_bit\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Impresora\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Impresora\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Impresora\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Impresora\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_1\:BUART\:counter_load_not\\.q \\LCD_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.252:2.252:2.252))
    (INTERCONNECT \\LCD_1\:BUART\:rx_bitclk_enable\\.q \\LCD_1\:BUART\:rx_load_fifo\\.main_2 (3.576:3.576:3.576))
    (INTERCONNECT \\LCD_1\:BUART\:rx_bitclk_enable\\.q \\LCD_1\:BUART\:rx_state_0\\.main_2 (3.557:3.557:3.557))
    (INTERCONNECT \\LCD_1\:BUART\:rx_bitclk_enable\\.q \\LCD_1\:BUART\:rx_state_2\\.main_2 (3.557:3.557:3.557))
    (INTERCONNECT \\LCD_1\:BUART\:rx_bitclk_enable\\.q \\LCD_1\:BUART\:rx_state_3\\.main_2 (3.557:3.557:3.557))
    (INTERCONNECT \\LCD_1\:BUART\:rx_bitclk_enable\\.q \\LCD_1\:BUART\:rx_status_3\\.main_2 (3.576:3.576:3.576))
    (INTERCONNECT \\LCD_1\:BUART\:rx_bitclk_enable\\.q \\LCD_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (2.637:2.637:2.637))
    (INTERCONNECT \\LCD_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\LCD_1\:BUART\:rx_bitclk_enable\\.main_2 (2.939:2.939:2.939))
    (INTERCONNECT \\LCD_1\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN5_0.main_1 (2.930:2.930:2.930))
    (INTERCONNECT \\LCD_1\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN5_1.main_1 (2.930:2.930:2.930))
    (INTERCONNECT \\LCD_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\LCD_1\:BUART\:rx_bitclk_enable\\.main_1 (2.930:2.930:2.930))
    (INTERCONNECT \\LCD_1\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN5_0.main_0 (2.928:2.928:2.928))
    (INTERCONNECT \\LCD_1\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN5_1.main_0 (2.928:2.928:2.928))
    (INTERCONNECT \\LCD_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\LCD_1\:BUART\:rx_bitclk_enable\\.main_0 (2.928:2.928:2.928))
    (INTERCONNECT \\LCD_1\:BUART\:rx_counter_load\\.q \\LCD_1\:BUART\:sRX\:RxBitCounter\\.load (2.295:2.295:2.295))
    (INTERCONNECT \\LCD_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\LCD_1\:BUART\:rx_status_4\\.main_1 (2.289:2.289:2.289))
    (INTERCONNECT \\LCD_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\LCD_1\:BUART\:rx_status_5\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\LCD_1\:BUART\:rx_last\\.q \\LCD_1\:BUART\:rx_state_2\\.main_5 (5.141:5.141:5.141))
    (INTERCONNECT \\LCD_1\:BUART\:rx_load_fifo\\.q \\LCD_1\:BUART\:rx_status_4\\.main_0 (3.859:3.859:3.859))
    (INTERCONNECT \\LCD_1\:BUART\:rx_load_fifo\\.q \\LCD_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.407:4.407:4.407))
    (INTERCONNECT \\LCD_1\:BUART\:rx_postpoll\\.q \\LCD_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.312:2.312:2.312))
    (INTERCONNECT \\LCD_1\:BUART\:rx_state_0\\.q \\LCD_1\:BUART\:rx_counter_load\\.main_1 (3.591:3.591:3.591))
    (INTERCONNECT \\LCD_1\:BUART\:rx_state_0\\.q \\LCD_1\:BUART\:rx_load_fifo\\.main_1 (3.591:3.591:3.591))
    (INTERCONNECT \\LCD_1\:BUART\:rx_state_0\\.q \\LCD_1\:BUART\:rx_state_0\\.main_1 (4.170:4.170:4.170))
    (INTERCONNECT \\LCD_1\:BUART\:rx_state_0\\.q \\LCD_1\:BUART\:rx_state_2\\.main_1 (4.170:4.170:4.170))
    (INTERCONNECT \\LCD_1\:BUART\:rx_state_0\\.q \\LCD_1\:BUART\:rx_state_3\\.main_1 (4.170:4.170:4.170))
    (INTERCONNECT \\LCD_1\:BUART\:rx_state_0\\.q \\LCD_1\:BUART\:rx_state_stop1_reg\\.main_1 (3.591:3.591:3.591))
    (INTERCONNECT \\LCD_1\:BUART\:rx_state_0\\.q \\LCD_1\:BUART\:rx_status_3\\.main_1 (3.591:3.591:3.591))
    (INTERCONNECT \\LCD_1\:BUART\:rx_state_0\\.q \\LCD_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (5.080:5.080:5.080))
    (INTERCONNECT \\LCD_1\:BUART\:rx_state_2\\.q \\LCD_1\:BUART\:rx_counter_load\\.main_3 (2.771:2.771:2.771))
    (INTERCONNECT \\LCD_1\:BUART\:rx_state_2\\.q \\LCD_1\:BUART\:rx_load_fifo\\.main_4 (2.771:2.771:2.771))
    (INTERCONNECT \\LCD_1\:BUART\:rx_state_2\\.q \\LCD_1\:BUART\:rx_state_0\\.main_4 (2.789:2.789:2.789))
    (INTERCONNECT \\LCD_1\:BUART\:rx_state_2\\.q \\LCD_1\:BUART\:rx_state_2\\.main_4 (2.789:2.789:2.789))
    (INTERCONNECT \\LCD_1\:BUART\:rx_state_2\\.q \\LCD_1\:BUART\:rx_state_3\\.main_4 (2.789:2.789:2.789))
    (INTERCONNECT \\LCD_1\:BUART\:rx_state_2\\.q \\LCD_1\:BUART\:rx_state_stop1_reg\\.main_3 (2.771:2.771:2.771))
    (INTERCONNECT \\LCD_1\:BUART\:rx_state_2\\.q \\LCD_1\:BUART\:rx_status_3\\.main_4 (2.771:2.771:2.771))
    (INTERCONNECT \\LCD_1\:BUART\:rx_state_3\\.q \\LCD_1\:BUART\:rx_counter_load\\.main_2 (2.773:2.773:2.773))
    (INTERCONNECT \\LCD_1\:BUART\:rx_state_3\\.q \\LCD_1\:BUART\:rx_load_fifo\\.main_3 (2.773:2.773:2.773))
    (INTERCONNECT \\LCD_1\:BUART\:rx_state_3\\.q \\LCD_1\:BUART\:rx_state_0\\.main_3 (2.775:2.775:2.775))
    (INTERCONNECT \\LCD_1\:BUART\:rx_state_3\\.q \\LCD_1\:BUART\:rx_state_2\\.main_3 (2.775:2.775:2.775))
    (INTERCONNECT \\LCD_1\:BUART\:rx_state_3\\.q \\LCD_1\:BUART\:rx_state_3\\.main_3 (2.775:2.775:2.775))
    (INTERCONNECT \\LCD_1\:BUART\:rx_state_3\\.q \\LCD_1\:BUART\:rx_state_stop1_reg\\.main_2 (2.773:2.773:2.773))
    (INTERCONNECT \\LCD_1\:BUART\:rx_state_3\\.q \\LCD_1\:BUART\:rx_status_3\\.main_3 (2.773:2.773:2.773))
    (INTERCONNECT \\LCD_1\:BUART\:rx_state_stop1_reg\\.q \\LCD_1\:BUART\:rx_status_5\\.main_1 (2.915:2.915:2.915))
    (INTERCONNECT \\LCD_1\:BUART\:rx_status_3\\.q \\LCD_1\:BUART\:sRX\:RxSts\\.status_3 (5.905:5.905:5.905))
    (INTERCONNECT \\LCD_1\:BUART\:rx_status_4\\.q \\LCD_1\:BUART\:sRX\:RxSts\\.status_4 (4.172:4.172:4.172))
    (INTERCONNECT \\LCD_1\:BUART\:rx_status_5\\.q \\LCD_1\:BUART\:sRX\:RxSts\\.status_5 (5.947:5.947:5.947))
    (INTERCONNECT \\LCD_1\:BUART\:tx_bitclk\\.q \\LCD_1\:BUART\:tx_state_0\\.main_5 (2.963:2.963:2.963))
    (INTERCONNECT \\LCD_1\:BUART\:tx_bitclk\\.q \\LCD_1\:BUART\:tx_state_1\\.main_5 (2.839:2.839:2.839))
    (INTERCONNECT \\LCD_1\:BUART\:tx_bitclk\\.q \\LCD_1\:BUART\:tx_state_2\\.main_5 (2.839:2.839:2.839))
    (INTERCONNECT \\LCD_1\:BUART\:tx_bitclk\\.q \\LCD_1\:BUART\:txn\\.main_6 (2.967:2.967:2.967))
    (INTERCONNECT \\LCD_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LCD_1\:BUART\:counter_load_not\\.main_2 (3.677:3.677:3.677))
    (INTERCONNECT \\LCD_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LCD_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.586:4.586:4.586))
    (INTERCONNECT \\LCD_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LCD_1\:BUART\:tx_bitclk\\.main_2 (3.666:3.666:3.666))
    (INTERCONNECT \\LCD_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LCD_1\:BUART\:tx_state_0\\.main_2 (3.677:3.677:3.677))
    (INTERCONNECT \\LCD_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LCD_1\:BUART\:tx_state_1\\.main_2 (3.666:3.666:3.666))
    (INTERCONNECT \\LCD_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LCD_1\:BUART\:tx_state_2\\.main_2 (3.666:3.666:3.666))
    (INTERCONNECT \\LCD_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LCD_1\:BUART\:tx_status_0\\.main_2 (3.677:3.677:3.677))
    (INTERCONNECT \\LCD_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\LCD_1\:BUART\:tx_state_1\\.main_4 (2.529:2.529:2.529))
    (INTERCONNECT \\LCD_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\LCD_1\:BUART\:tx_state_2\\.main_4 (2.529:2.529:2.529))
    (INTERCONNECT \\LCD_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\LCD_1\:BUART\:txn\\.main_5 (2.543:2.543:2.543))
    (INTERCONNECT \\LCD_1\:BUART\:tx_ctrl_mark_last\\.q \\LCD_1\:BUART\:rx_counter_load\\.main_0 (6.718:6.718:6.718))
    (INTERCONNECT \\LCD_1\:BUART\:tx_ctrl_mark_last\\.q \\LCD_1\:BUART\:rx_load_fifo\\.main_0 (6.718:6.718:6.718))
    (INTERCONNECT \\LCD_1\:BUART\:tx_ctrl_mark_last\\.q \\LCD_1\:BUART\:rx_state_0\\.main_0 (7.843:7.843:7.843))
    (INTERCONNECT \\LCD_1\:BUART\:tx_ctrl_mark_last\\.q \\LCD_1\:BUART\:rx_state_2\\.main_0 (7.843:7.843:7.843))
    (INTERCONNECT \\LCD_1\:BUART\:tx_ctrl_mark_last\\.q \\LCD_1\:BUART\:rx_state_3\\.main_0 (7.843:7.843:7.843))
    (INTERCONNECT \\LCD_1\:BUART\:tx_ctrl_mark_last\\.q \\LCD_1\:BUART\:rx_state_stop1_reg\\.main_0 (6.718:6.718:6.718))
    (INTERCONNECT \\LCD_1\:BUART\:tx_ctrl_mark_last\\.q \\LCD_1\:BUART\:rx_status_3\\.main_0 (6.718:6.718:6.718))
    (INTERCONNECT \\LCD_1\:BUART\:tx_ctrl_mark_last\\.q \\LCD_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (9.178:9.178:9.178))
    (INTERCONNECT \\LCD_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LCD_1\:BUART\:sTX\:TxSts\\.status_1 (6.294:6.294:6.294))
    (INTERCONNECT \\LCD_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LCD_1\:BUART\:tx_state_0\\.main_3 (3.814:3.814:3.814))
    (INTERCONNECT \\LCD_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LCD_1\:BUART\:tx_status_0\\.main_3 (3.814:3.814:3.814))
    (INTERCONNECT \\LCD_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\LCD_1\:BUART\:sTX\:TxSts\\.status_3 (6.076:6.076:6.076))
    (INTERCONNECT \\LCD_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\LCD_1\:BUART\:tx_status_2\\.main_0 (4.524:4.524:4.524))
    (INTERCONNECT \\LCD_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\LCD_1\:BUART\:txn\\.main_3 (2.248:2.248:2.248))
    (INTERCONNECT \\LCD_1\:BUART\:tx_state_0\\.q \\LCD_1\:BUART\:counter_load_not\\.main_1 (5.383:5.383:5.383))
    (INTERCONNECT \\LCD_1\:BUART\:tx_state_0\\.q \\LCD_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (6.631:6.631:6.631))
    (INTERCONNECT \\LCD_1\:BUART\:tx_state_0\\.q \\LCD_1\:BUART\:tx_bitclk\\.main_1 (5.406:5.406:5.406))
    (INTERCONNECT \\LCD_1\:BUART\:tx_state_0\\.q \\LCD_1\:BUART\:tx_state_0\\.main_1 (5.383:5.383:5.383))
    (INTERCONNECT \\LCD_1\:BUART\:tx_state_0\\.q \\LCD_1\:BUART\:tx_state_1\\.main_1 (5.406:5.406:5.406))
    (INTERCONNECT \\LCD_1\:BUART\:tx_state_0\\.q \\LCD_1\:BUART\:tx_state_2\\.main_1 (5.406:5.406:5.406))
    (INTERCONNECT \\LCD_1\:BUART\:tx_state_0\\.q \\LCD_1\:BUART\:tx_status_0\\.main_1 (5.383:5.383:5.383))
    (INTERCONNECT \\LCD_1\:BUART\:tx_state_0\\.q \\LCD_1\:BUART\:txn\\.main_2 (9.390:9.390:9.390))
    (INTERCONNECT \\LCD_1\:BUART\:tx_state_1\\.q \\LCD_1\:BUART\:counter_load_not\\.main_0 (4.170:4.170:4.170))
    (INTERCONNECT \\LCD_1\:BUART\:tx_state_1\\.q \\LCD_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (4.873:4.873:4.873))
    (INTERCONNECT \\LCD_1\:BUART\:tx_state_1\\.q \\LCD_1\:BUART\:tx_bitclk\\.main_0 (3.638:3.638:3.638))
    (INTERCONNECT \\LCD_1\:BUART\:tx_state_1\\.q \\LCD_1\:BUART\:tx_state_0\\.main_0 (4.170:4.170:4.170))
    (INTERCONNECT \\LCD_1\:BUART\:tx_state_1\\.q \\LCD_1\:BUART\:tx_state_1\\.main_0 (3.638:3.638:3.638))
    (INTERCONNECT \\LCD_1\:BUART\:tx_state_1\\.q \\LCD_1\:BUART\:tx_state_2\\.main_0 (3.638:3.638:3.638))
    (INTERCONNECT \\LCD_1\:BUART\:tx_state_1\\.q \\LCD_1\:BUART\:tx_status_0\\.main_0 (4.170:4.170:4.170))
    (INTERCONNECT \\LCD_1\:BUART\:tx_state_1\\.q \\LCD_1\:BUART\:txn\\.main_1 (4.854:4.854:4.854))
    (INTERCONNECT \\LCD_1\:BUART\:tx_state_2\\.q \\LCD_1\:BUART\:counter_load_not\\.main_3 (3.886:3.886:3.886))
    (INTERCONNECT \\LCD_1\:BUART\:tx_state_2\\.q \\LCD_1\:BUART\:tx_bitclk\\.main_3 (4.569:4.569:4.569))
    (INTERCONNECT \\LCD_1\:BUART\:tx_state_2\\.q \\LCD_1\:BUART\:tx_state_0\\.main_4 (3.886:3.886:3.886))
    (INTERCONNECT \\LCD_1\:BUART\:tx_state_2\\.q \\LCD_1\:BUART\:tx_state_1\\.main_3 (4.569:4.569:4.569))
    (INTERCONNECT \\LCD_1\:BUART\:tx_state_2\\.q \\LCD_1\:BUART\:tx_state_2\\.main_3 (4.569:4.569:4.569))
    (INTERCONNECT \\LCD_1\:BUART\:tx_state_2\\.q \\LCD_1\:BUART\:tx_status_0\\.main_4 (3.886:3.886:3.886))
    (INTERCONNECT \\LCD_1\:BUART\:tx_state_2\\.q \\LCD_1\:BUART\:txn\\.main_4 (4.560:4.560:4.560))
    (INTERCONNECT \\LCD_1\:BUART\:tx_status_0\\.q \\LCD_1\:BUART\:sTX\:TxSts\\.status_0 (2.263:2.263:2.263))
    (INTERCONNECT \\LCD_1\:BUART\:tx_status_2\\.q \\LCD_1\:BUART\:sTX\:TxSts\\.status_2 (2.255:2.255:2.255))
    (INTERCONNECT \\LCD_1\:BUART\:txn\\.q Net_692.main_0 (2.243:2.243:2.243))
    (INTERCONNECT \\LCD_1\:BUART\:txn\\.q \\LCD_1\:BUART\:txn\\.main_0 (2.243:2.243:2.243))
    (INTERCONNECT ClockBlock.dclk_glb_0 MODIN5_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 MODIN5_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\LCD_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\LCD_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\LCD_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\LCD_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\LCD_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\LCD_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\LCD_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\LCD_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\LCD_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\LCD_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\LCD_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\LCD_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\LCD_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\LCD_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\LCD_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\LCD_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\LCD_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\LCD_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\LCD_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\LCD_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_2\:BUART\:counter_load_not\\.q \\LCD_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.928:2.928:2.928))
    (INTERCONNECT \\LCD_2\:BUART\:rx_bitclk_enable\\.q \\LCD_2\:BUART\:rx_load_fifo\\.main_2 (6.513:6.513:6.513))
    (INTERCONNECT \\LCD_2\:BUART\:rx_bitclk_enable\\.q \\LCD_2\:BUART\:rx_state_0\\.main_2 (3.200:3.200:3.200))
    (INTERCONNECT \\LCD_2\:BUART\:rx_bitclk_enable\\.q \\LCD_2\:BUART\:rx_state_2\\.main_2 (6.513:6.513:6.513))
    (INTERCONNECT \\LCD_2\:BUART\:rx_bitclk_enable\\.q \\LCD_2\:BUART\:rx_state_3\\.main_2 (6.513:6.513:6.513))
    (INTERCONNECT \\LCD_2\:BUART\:rx_bitclk_enable\\.q \\LCD_2\:BUART\:rx_status_3\\.main_2 (3.200:3.200:3.200))
    (INTERCONNECT \\LCD_2\:BUART\:rx_bitclk_enable\\.q \\LCD_2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (5.503:5.503:5.503))
    (INTERCONNECT \\LCD_2\:BUART\:sRX\:RxBitCounter\\.count_0 \\LCD_2\:BUART\:rx_bitclk_enable\\.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\LCD_2\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN17_0.main_1 (2.311:2.311:2.311))
    (INTERCONNECT \\LCD_2\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN17_1.main_1 (2.311:2.311:2.311))
    (INTERCONNECT \\LCD_2\:BUART\:sRX\:RxBitCounter\\.count_1 \\LCD_2\:BUART\:rx_bitclk_enable\\.main_1 (2.311:2.311:2.311))
    (INTERCONNECT \\LCD_2\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN17_0.main_0 (2.320:2.320:2.320))
    (INTERCONNECT \\LCD_2\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN17_1.main_0 (2.320:2.320:2.320))
    (INTERCONNECT \\LCD_2\:BUART\:sRX\:RxBitCounter\\.count_2 \\LCD_2\:BUART\:rx_bitclk_enable\\.main_0 (2.320:2.320:2.320))
    (INTERCONNECT \\LCD_2\:BUART\:rx_counter_load\\.q \\LCD_2\:BUART\:sRX\:RxBitCounter\\.load (2.321:2.321:2.321))
    (INTERCONNECT \\LCD_2\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\LCD_2\:BUART\:rx_status_4\\.main_1 (2.290:2.290:2.290))
    (INTERCONNECT \\LCD_2\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\LCD_2\:BUART\:rx_status_5\\.main_0 (2.292:2.292:2.292))
    (INTERCONNECT \\LCD_2\:BUART\:rx_last\\.q \\LCD_2\:BUART\:rx_state_2\\.main_5 (2.306:2.306:2.306))
    (INTERCONNECT \\LCD_2\:BUART\:rx_load_fifo\\.q \\LCD_2\:BUART\:rx_status_4\\.main_0 (2.601:2.601:2.601))
    (INTERCONNECT \\LCD_2\:BUART\:rx_load_fifo\\.q \\LCD_2\:BUART\:sRX\:RxShifter\:u0\\.f0_load (2.609:2.609:2.609))
    (INTERCONNECT \\LCD_2\:BUART\:rx_postpoll\\.q \\LCD_2\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.296:2.296:2.296))
    (INTERCONNECT \\LCD_2\:BUART\:rx_state_0\\.q \\LCD_2\:BUART\:rx_counter_load\\.main_1 (2.318:2.318:2.318))
    (INTERCONNECT \\LCD_2\:BUART\:rx_state_0\\.q \\LCD_2\:BUART\:rx_load_fifo\\.main_1 (4.948:4.948:4.948))
    (INTERCONNECT \\LCD_2\:BUART\:rx_state_0\\.q \\LCD_2\:BUART\:rx_state_0\\.main_1 (2.318:2.318:2.318))
    (INTERCONNECT \\LCD_2\:BUART\:rx_state_0\\.q \\LCD_2\:BUART\:rx_state_2\\.main_1 (4.948:4.948:4.948))
    (INTERCONNECT \\LCD_2\:BUART\:rx_state_0\\.q \\LCD_2\:BUART\:rx_state_3\\.main_1 (4.948:4.948:4.948))
    (INTERCONNECT \\LCD_2\:BUART\:rx_state_0\\.q \\LCD_2\:BUART\:rx_state_stop1_reg\\.main_1 (4.948:4.948:4.948))
    (INTERCONNECT \\LCD_2\:BUART\:rx_state_0\\.q \\LCD_2\:BUART\:rx_status_3\\.main_1 (2.318:2.318:2.318))
    (INTERCONNECT \\LCD_2\:BUART\:rx_state_0\\.q \\LCD_2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.935:3.935:3.935))
    (INTERCONNECT \\LCD_2\:BUART\:rx_state_2\\.q \\LCD_2\:BUART\:rx_counter_load\\.main_3 (3.226:3.226:3.226))
    (INTERCONNECT \\LCD_2\:BUART\:rx_state_2\\.q \\LCD_2\:BUART\:rx_load_fifo\\.main_4 (2.311:2.311:2.311))
    (INTERCONNECT \\LCD_2\:BUART\:rx_state_2\\.q \\LCD_2\:BUART\:rx_state_0\\.main_4 (3.226:3.226:3.226))
    (INTERCONNECT \\LCD_2\:BUART\:rx_state_2\\.q \\LCD_2\:BUART\:rx_state_2\\.main_4 (2.311:2.311:2.311))
    (INTERCONNECT \\LCD_2\:BUART\:rx_state_2\\.q \\LCD_2\:BUART\:rx_state_3\\.main_4 (2.311:2.311:2.311))
    (INTERCONNECT \\LCD_2\:BUART\:rx_state_2\\.q \\LCD_2\:BUART\:rx_state_stop1_reg\\.main_3 (2.311:2.311:2.311))
    (INTERCONNECT \\LCD_2\:BUART\:rx_state_2\\.q \\LCD_2\:BUART\:rx_status_3\\.main_4 (3.226:3.226:3.226))
    (INTERCONNECT \\LCD_2\:BUART\:rx_state_3\\.q \\LCD_2\:BUART\:rx_counter_load\\.main_2 (4.105:4.105:4.105))
    (INTERCONNECT \\LCD_2\:BUART\:rx_state_3\\.q \\LCD_2\:BUART\:rx_load_fifo\\.main_3 (4.228:4.228:4.228))
    (INTERCONNECT \\LCD_2\:BUART\:rx_state_3\\.q \\LCD_2\:BUART\:rx_state_0\\.main_3 (4.105:4.105:4.105))
    (INTERCONNECT \\LCD_2\:BUART\:rx_state_3\\.q \\LCD_2\:BUART\:rx_state_2\\.main_3 (4.228:4.228:4.228))
    (INTERCONNECT \\LCD_2\:BUART\:rx_state_3\\.q \\LCD_2\:BUART\:rx_state_3\\.main_3 (4.228:4.228:4.228))
    (INTERCONNECT \\LCD_2\:BUART\:rx_state_3\\.q \\LCD_2\:BUART\:rx_state_stop1_reg\\.main_2 (4.228:4.228:4.228))
    (INTERCONNECT \\LCD_2\:BUART\:rx_state_3\\.q \\LCD_2\:BUART\:rx_status_3\\.main_3 (4.105:4.105:4.105))
    (INTERCONNECT \\LCD_2\:BUART\:rx_state_stop1_reg\\.q \\LCD_2\:BUART\:rx_status_5\\.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\LCD_2\:BUART\:rx_status_3\\.q \\LCD_2\:BUART\:sRX\:RxSts\\.status_3 (2.903:2.903:2.903))
    (INTERCONNECT \\LCD_2\:BUART\:rx_status_4\\.q \\LCD_2\:BUART\:sRX\:RxSts\\.status_4 (3.654:3.654:3.654))
    (INTERCONNECT \\LCD_2\:BUART\:rx_status_5\\.q \\LCD_2\:BUART\:sRX\:RxSts\\.status_5 (3.634:3.634:3.634))
    (INTERCONNECT \\LCD_2\:BUART\:tx_bitclk\\.q \\LCD_2\:BUART\:tx_state_0\\.main_5 (2.973:2.973:2.973))
    (INTERCONNECT \\LCD_2\:BUART\:tx_bitclk\\.q \\LCD_2\:BUART\:tx_state_1\\.main_5 (3.094:3.094:3.094))
    (INTERCONNECT \\LCD_2\:BUART\:tx_bitclk\\.q \\LCD_2\:BUART\:tx_state_2\\.main_5 (3.094:3.094:3.094))
    (INTERCONNECT \\LCD_2\:BUART\:tx_bitclk\\.q \\LCD_2\:BUART\:txn\\.main_6 (3.092:3.092:3.092))
    (INTERCONNECT \\LCD_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LCD_2\:BUART\:counter_load_not\\.main_2 (3.773:3.773:3.773))
    (INTERCONNECT \\LCD_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LCD_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.751:4.751:4.751))
    (INTERCONNECT \\LCD_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LCD_2\:BUART\:tx_bitclk\\.main_2 (3.789:3.789:3.789))
    (INTERCONNECT \\LCD_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LCD_2\:BUART\:tx_state_0\\.main_2 (4.206:4.206:4.206))
    (INTERCONNECT \\LCD_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LCD_2\:BUART\:tx_state_1\\.main_2 (3.773:3.773:3.773))
    (INTERCONNECT \\LCD_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LCD_2\:BUART\:tx_state_2\\.main_2 (3.773:3.773:3.773))
    (INTERCONNECT \\LCD_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LCD_2\:BUART\:tx_status_0\\.main_2 (4.206:4.206:4.206))
    (INTERCONNECT \\LCD_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\LCD_2\:BUART\:tx_state_1\\.main_4 (4.434:4.434:4.434))
    (INTERCONNECT \\LCD_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\LCD_2\:BUART\:tx_state_2\\.main_4 (4.434:4.434:4.434))
    (INTERCONNECT \\LCD_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\LCD_2\:BUART\:txn\\.main_5 (3.882:3.882:3.882))
    (INTERCONNECT \\LCD_2\:BUART\:tx_ctrl_mark_last\\.q \\LCD_2\:BUART\:rx_counter_load\\.main_0 (4.279:4.279:4.279))
    (INTERCONNECT \\LCD_2\:BUART\:tx_ctrl_mark_last\\.q \\LCD_2\:BUART\:rx_load_fifo\\.main_0 (7.099:7.099:7.099))
    (INTERCONNECT \\LCD_2\:BUART\:tx_ctrl_mark_last\\.q \\LCD_2\:BUART\:rx_state_0\\.main_0 (4.279:4.279:4.279))
    (INTERCONNECT \\LCD_2\:BUART\:tx_ctrl_mark_last\\.q \\LCD_2\:BUART\:rx_state_2\\.main_0 (7.099:7.099:7.099))
    (INTERCONNECT \\LCD_2\:BUART\:tx_ctrl_mark_last\\.q \\LCD_2\:BUART\:rx_state_3\\.main_0 (7.099:7.099:7.099))
    (INTERCONNECT \\LCD_2\:BUART\:tx_ctrl_mark_last\\.q \\LCD_2\:BUART\:rx_state_stop1_reg\\.main_0 (7.099:7.099:7.099))
    (INTERCONNECT \\LCD_2\:BUART\:tx_ctrl_mark_last\\.q \\LCD_2\:BUART\:rx_status_3\\.main_0 (4.279:4.279:4.279))
    (INTERCONNECT \\LCD_2\:BUART\:tx_ctrl_mark_last\\.q \\LCD_2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (6.540:6.540:6.540))
    (INTERCONNECT \\LCD_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LCD_2\:BUART\:sTX\:TxSts\\.status_1 (4.816:4.816:4.816))
    (INTERCONNECT \\LCD_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LCD_2\:BUART\:tx_state_0\\.main_3 (3.194:3.194:3.194))
    (INTERCONNECT \\LCD_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LCD_2\:BUART\:tx_status_0\\.main_3 (3.194:3.194:3.194))
    (INTERCONNECT \\LCD_2\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\LCD_2\:BUART\:sTX\:TxSts\\.status_3 (5.614:5.614:5.614))
    (INTERCONNECT \\LCD_2\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\LCD_2\:BUART\:tx_status_2\\.main_0 (4.197:4.197:4.197))
    (INTERCONNECT \\LCD_2\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\LCD_2\:BUART\:txn\\.main_3 (2.302:2.302:2.302))
    (INTERCONNECT \\LCD_2\:BUART\:tx_state_0\\.q \\LCD_2\:BUART\:counter_load_not\\.main_1 (3.202:3.202:3.202))
    (INTERCONNECT \\LCD_2\:BUART\:tx_state_0\\.q \\LCD_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.208:3.208:3.208))
    (INTERCONNECT \\LCD_2\:BUART\:tx_state_0\\.q \\LCD_2\:BUART\:tx_bitclk\\.main_1 (3.199:3.199:3.199))
    (INTERCONNECT \\LCD_2\:BUART\:tx_state_0\\.q \\LCD_2\:BUART\:tx_state_0\\.main_1 (3.202:3.202:3.202))
    (INTERCONNECT \\LCD_2\:BUART\:tx_state_0\\.q \\LCD_2\:BUART\:tx_state_1\\.main_1 (3.202:3.202:3.202))
    (INTERCONNECT \\LCD_2\:BUART\:tx_state_0\\.q \\LCD_2\:BUART\:tx_state_2\\.main_1 (3.202:3.202:3.202))
    (INTERCONNECT \\LCD_2\:BUART\:tx_state_0\\.q \\LCD_2\:BUART\:tx_status_0\\.main_1 (3.202:3.202:3.202))
    (INTERCONNECT \\LCD_2\:BUART\:tx_state_0\\.q \\LCD_2\:BUART\:txn\\.main_2 (3.199:3.199:3.199))
    (INTERCONNECT \\LCD_2\:BUART\:tx_state_1\\.q \\LCD_2\:BUART\:counter_load_not\\.main_0 (3.179:3.179:3.179))
    (INTERCONNECT \\LCD_2\:BUART\:tx_state_1\\.q \\LCD_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.187:3.187:3.187))
    (INTERCONNECT \\LCD_2\:BUART\:tx_state_1\\.q \\LCD_2\:BUART\:tx_bitclk\\.main_0 (3.177:3.177:3.177))
    (INTERCONNECT \\LCD_2\:BUART\:tx_state_1\\.q \\LCD_2\:BUART\:tx_state_0\\.main_0 (3.181:3.181:3.181))
    (INTERCONNECT \\LCD_2\:BUART\:tx_state_1\\.q \\LCD_2\:BUART\:tx_state_1\\.main_0 (3.179:3.179:3.179))
    (INTERCONNECT \\LCD_2\:BUART\:tx_state_1\\.q \\LCD_2\:BUART\:tx_state_2\\.main_0 (3.179:3.179:3.179))
    (INTERCONNECT \\LCD_2\:BUART\:tx_state_1\\.q \\LCD_2\:BUART\:tx_status_0\\.main_0 (3.181:3.181:3.181))
    (INTERCONNECT \\LCD_2\:BUART\:tx_state_1\\.q \\LCD_2\:BUART\:txn\\.main_1 (3.177:3.177:3.177))
    (INTERCONNECT \\LCD_2\:BUART\:tx_state_2\\.q \\LCD_2\:BUART\:counter_load_not\\.main_3 (4.037:4.037:4.037))
    (INTERCONNECT \\LCD_2\:BUART\:tx_state_2\\.q \\LCD_2\:BUART\:tx_bitclk\\.main_3 (4.746:4.746:4.746))
    (INTERCONNECT \\LCD_2\:BUART\:tx_state_2\\.q \\LCD_2\:BUART\:tx_state_0\\.main_4 (4.737:4.737:4.737))
    (INTERCONNECT \\LCD_2\:BUART\:tx_state_2\\.q \\LCD_2\:BUART\:tx_state_1\\.main_3 (4.037:4.037:4.037))
    (INTERCONNECT \\LCD_2\:BUART\:tx_state_2\\.q \\LCD_2\:BUART\:tx_state_2\\.main_3 (4.037:4.037:4.037))
    (INTERCONNECT \\LCD_2\:BUART\:tx_state_2\\.q \\LCD_2\:BUART\:tx_status_0\\.main_4 (4.737:4.737:4.737))
    (INTERCONNECT \\LCD_2\:BUART\:tx_state_2\\.q \\LCD_2\:BUART\:txn\\.main_4 (4.746:4.746:4.746))
    (INTERCONNECT \\LCD_2\:BUART\:tx_status_0\\.q \\LCD_2\:BUART\:sTX\:TxSts\\.status_0 (5.832:5.832:5.832))
    (INTERCONNECT \\LCD_2\:BUART\:tx_status_2\\.q \\LCD_2\:BUART\:sTX\:TxSts\\.status_2 (2.320:2.320:2.320))
    (INTERCONNECT \\LCD_2\:BUART\:txn\\.q Net_729.main_0 (2.805:2.805:2.805))
    (INTERCONNECT \\LCD_2\:BUART\:txn\\.q \\LCD_2\:BUART\:txn\\.main_0 (2.798:2.798:2.798))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN17_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN17_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD_2\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD_2\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD_2\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD_2\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD_2\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD_2\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD_2\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD_2\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD_2\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD_2\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD_2\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD_2\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD_2\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD_2\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD_2\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD_2\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD_2\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD_2\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD_2\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\LP\:BUART\:counter_load_not\\.q \\LP\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.238:2.238:2.238))
    (INTERCONNECT \\LP\:BUART\:pollcount_0\\.q \\LP\:BUART\:pollcount_0\\.main_2 (2.304:2.304:2.304))
    (INTERCONNECT \\LP\:BUART\:pollcount_0\\.q \\LP\:BUART\:pollcount_1\\.main_3 (2.304:2.304:2.304))
    (INTERCONNECT \\LP\:BUART\:pollcount_0\\.q \\LP\:BUART\:rx_postpoll\\.main_1 (2.304:2.304:2.304))
    (INTERCONNECT \\LP\:BUART\:pollcount_1\\.q \\LP\:BUART\:pollcount_1\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\LP\:BUART\:pollcount_1\\.q \\LP\:BUART\:rx_postpoll\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\LP\:BUART\:rx_bitclk_enable\\.q \\LP\:BUART\:rx_load_fifo\\.main_2 (3.722:3.722:3.722))
    (INTERCONNECT \\LP\:BUART\:rx_bitclk_enable\\.q \\LP\:BUART\:rx_parity_bit\\.main_2 (2.641:2.641:2.641))
    (INTERCONNECT \\LP\:BUART\:rx_bitclk_enable\\.q \\LP\:BUART\:rx_parity_error_pre\\.main_2 (3.703:3.703:3.703))
    (INTERCONNECT \\LP\:BUART\:rx_bitclk_enable\\.q \\LP\:BUART\:rx_state_0\\.main_2 (2.641:2.641:2.641))
    (INTERCONNECT \\LP\:BUART\:rx_bitclk_enable\\.q \\LP\:BUART\:rx_state_2\\.main_2 (3.703:3.703:3.703))
    (INTERCONNECT \\LP\:BUART\:rx_bitclk_enable\\.q \\LP\:BUART\:rx_state_3\\.main_2 (2.641:2.641:2.641))
    (INTERCONNECT \\LP\:BUART\:rx_bitclk_enable\\.q \\LP\:BUART\:rx_status_2\\.main_2 (3.703:3.703:3.703))
    (INTERCONNECT \\LP\:BUART\:rx_bitclk_enable\\.q \\LP\:BUART\:rx_status_3\\.main_2 (2.641:2.641:2.641))
    (INTERCONNECT \\LP\:BUART\:rx_bitclk_enable\\.q \\LP\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (3.403:3.403:3.403))
    (INTERCONNECT \\LP\:BUART\:sRX\:RxBitCounter\\.count_0 \\LP\:BUART\:rx_bitclk_enable\\.main_2 (2.336:2.336:2.336))
    (INTERCONNECT \\LP\:BUART\:sRX\:RxBitCounter\\.count_1 \\LP\:BUART\:pollcount_0\\.main_1 (2.636:2.636:2.636))
    (INTERCONNECT \\LP\:BUART\:sRX\:RxBitCounter\\.count_1 \\LP\:BUART\:pollcount_1\\.main_1 (2.636:2.636:2.636))
    (INTERCONNECT \\LP\:BUART\:sRX\:RxBitCounter\\.count_1 \\LP\:BUART\:rx_bitclk_enable\\.main_1 (2.645:2.645:2.645))
    (INTERCONNECT \\LP\:BUART\:sRX\:RxBitCounter\\.count_2 \\LP\:BUART\:pollcount_0\\.main_0 (2.636:2.636:2.636))
    (INTERCONNECT \\LP\:BUART\:sRX\:RxBitCounter\\.count_2 \\LP\:BUART\:pollcount_1\\.main_0 (2.636:2.636:2.636))
    (INTERCONNECT \\LP\:BUART\:sRX\:RxBitCounter\\.count_2 \\LP\:BUART\:rx_bitclk_enable\\.main_0 (2.645:2.645:2.645))
    (INTERCONNECT \\LP\:BUART\:sRX\:RxBitCounter\\.count_4 \\LP\:BUART\:rx_state_0\\.main_8 (2.338:2.338:2.338))
    (INTERCONNECT \\LP\:BUART\:sRX\:RxBitCounter\\.count_4 \\LP\:BUART\:rx_state_3\\.main_7 (2.338:2.338:2.338))
    (INTERCONNECT \\LP\:BUART\:sRX\:RxBitCounter\\.count_5 \\LP\:BUART\:rx_state_0\\.main_7 (5.632:5.632:5.632))
    (INTERCONNECT \\LP\:BUART\:sRX\:RxBitCounter\\.count_5 \\LP\:BUART\:rx_state_3\\.main_6 (5.632:5.632:5.632))
    (INTERCONNECT \\LP\:BUART\:sRX\:RxBitCounter\\.count_6 \\LP\:BUART\:rx_state_0\\.main_6 (2.314:2.314:2.314))
    (INTERCONNECT \\LP\:BUART\:sRX\:RxBitCounter\\.count_6 \\LP\:BUART\:rx_state_3\\.main_5 (2.314:2.314:2.314))
    (INTERCONNECT \\LP\:BUART\:rx_counter_load\\.q \\LP\:BUART\:sRX\:RxBitCounter\\.load (2.913:2.913:2.913))
    (INTERCONNECT \\LP\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\LP\:BUART\:rx_status_4\\.main_1 (2.312:2.312:2.312))
    (INTERCONNECT \\LP\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\LP\:BUART\:rx_status_5\\.main_0 (2.318:2.318:2.318))
    (INTERCONNECT \\LP\:BUART\:rx_last\\.q \\LP\:BUART\:rx_state_2\\.main_5 (2.905:2.905:2.905))
    (INTERCONNECT \\LP\:BUART\:rx_load_fifo\\.q \\LP\:BUART\:rx_status_4\\.main_0 (3.858:3.858:3.858))
    (INTERCONNECT \\LP\:BUART\:rx_load_fifo\\.q \\LP\:BUART\:sRX\:RxShifter\:u0\\.f0_load (3.837:3.837:3.837))
    (INTERCONNECT \\LP\:BUART\:rx_parity_bit\\.q \\LP\:BUART\:rx_parity_bit\\.main_6 (2.310:2.310:2.310))
    (INTERCONNECT \\LP\:BUART\:rx_parity_bit\\.q \\LP\:BUART\:rx_parity_error_pre\\.main_7 (3.205:3.205:3.205))
    (INTERCONNECT \\LP\:BUART\:rx_parity_error_pre\\.q \\LP\:BUART\:rx_parity_error_pre\\.main_6 (2.293:2.293:2.293))
    (INTERCONNECT \\LP\:BUART\:rx_parity_error_pre\\.q \\LP\:BUART\:rx_status_2\\.main_5 (2.293:2.293:2.293))
    (INTERCONNECT \\LP\:BUART\:rx_postpoll\\.q \\LP\:BUART\:rx_parity_bit\\.main_3 (2.622:2.622:2.622))
    (INTERCONNECT \\LP\:BUART\:rx_postpoll\\.q \\LP\:BUART\:rx_parity_error_pre\\.main_3 (3.523:3.523:3.523))
    (INTERCONNECT \\LP\:BUART\:rx_postpoll\\.q \\LP\:BUART\:rx_state_0\\.main_3 (2.622:2.622:2.622))
    (INTERCONNECT \\LP\:BUART\:rx_postpoll\\.q \\LP\:BUART\:rx_status_3\\.main_3 (2.622:2.622:2.622))
    (INTERCONNECT \\LP\:BUART\:rx_postpoll\\.q \\LP\:BUART\:sRX\:RxShifter\:u0\\.route_si (3.395:3.395:3.395))
    (INTERCONNECT \\LP\:BUART\:rx_state_0\\.q \\LP\:BUART\:rx_counter_load\\.main_1 (4.302:4.302:4.302))
    (INTERCONNECT \\LP\:BUART\:rx_state_0\\.q \\LP\:BUART\:rx_load_fifo\\.main_1 (4.302:4.302:4.302))
    (INTERCONNECT \\LP\:BUART\:rx_state_0\\.q \\LP\:BUART\:rx_parity_bit\\.main_1 (2.623:2.623:2.623))
    (INTERCONNECT \\LP\:BUART\:rx_state_0\\.q \\LP\:BUART\:rx_parity_error_pre\\.main_1 (4.882:4.882:4.882))
    (INTERCONNECT \\LP\:BUART\:rx_state_0\\.q \\LP\:BUART\:rx_state_0\\.main_1 (2.623:2.623:2.623))
    (INTERCONNECT \\LP\:BUART\:rx_state_0\\.q \\LP\:BUART\:rx_state_2\\.main_1 (4.882:4.882:4.882))
    (INTERCONNECT \\LP\:BUART\:rx_state_0\\.q \\LP\:BUART\:rx_state_3\\.main_1 (2.623:2.623:2.623))
    (INTERCONNECT \\LP\:BUART\:rx_state_0\\.q \\LP\:BUART\:rx_state_stop1_reg\\.main_1 (4.302:4.302:4.302))
    (INTERCONNECT \\LP\:BUART\:rx_state_0\\.q \\LP\:BUART\:rx_status_2\\.main_1 (4.882:4.882:4.882))
    (INTERCONNECT \\LP\:BUART\:rx_state_0\\.q \\LP\:BUART\:rx_status_3\\.main_1 (2.623:2.623:2.623))
    (INTERCONNECT \\LP\:BUART\:rx_state_0\\.q \\LP\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.534:3.534:3.534))
    (INTERCONNECT \\LP\:BUART\:rx_state_2\\.q \\LP\:BUART\:rx_counter_load\\.main_3 (3.488:3.488:3.488))
    (INTERCONNECT \\LP\:BUART\:rx_state_2\\.q \\LP\:BUART\:rx_load_fifo\\.main_4 (3.488:3.488:3.488))
    (INTERCONNECT \\LP\:BUART\:rx_state_2\\.q \\LP\:BUART\:rx_parity_bit\\.main_5 (4.829:4.829:4.829))
    (INTERCONNECT \\LP\:BUART\:rx_state_2\\.q \\LP\:BUART\:rx_parity_error_pre\\.main_5 (3.197:3.197:3.197))
    (INTERCONNECT \\LP\:BUART\:rx_state_2\\.q \\LP\:BUART\:rx_state_0\\.main_5 (4.829:4.829:4.829))
    (INTERCONNECT \\LP\:BUART\:rx_state_2\\.q \\LP\:BUART\:rx_state_2\\.main_4 (3.197:3.197:3.197))
    (INTERCONNECT \\LP\:BUART\:rx_state_2\\.q \\LP\:BUART\:rx_state_3\\.main_4 (4.829:4.829:4.829))
    (INTERCONNECT \\LP\:BUART\:rx_state_2\\.q \\LP\:BUART\:rx_state_stop1_reg\\.main_3 (3.488:3.488:3.488))
    (INTERCONNECT \\LP\:BUART\:rx_state_2\\.q \\LP\:BUART\:rx_status_2\\.main_4 (3.197:3.197:3.197))
    (INTERCONNECT \\LP\:BUART\:rx_state_2\\.q \\LP\:BUART\:rx_status_3\\.main_5 (4.829:4.829:4.829))
    (INTERCONNECT \\LP\:BUART\:rx_state_3\\.q \\LP\:BUART\:rx_counter_load\\.main_2 (4.303:4.303:4.303))
    (INTERCONNECT \\LP\:BUART\:rx_state_3\\.q \\LP\:BUART\:rx_load_fifo\\.main_3 (4.303:4.303:4.303))
    (INTERCONNECT \\LP\:BUART\:rx_state_3\\.q \\LP\:BUART\:rx_parity_bit\\.main_4 (2.629:2.629:2.629))
    (INTERCONNECT \\LP\:BUART\:rx_state_3\\.q \\LP\:BUART\:rx_parity_error_pre\\.main_4 (4.864:4.864:4.864))
    (INTERCONNECT \\LP\:BUART\:rx_state_3\\.q \\LP\:BUART\:rx_state_0\\.main_4 (2.629:2.629:2.629))
    (INTERCONNECT \\LP\:BUART\:rx_state_3\\.q \\LP\:BUART\:rx_state_2\\.main_3 (4.864:4.864:4.864))
    (INTERCONNECT \\LP\:BUART\:rx_state_3\\.q \\LP\:BUART\:rx_state_3\\.main_3 (2.629:2.629:2.629))
    (INTERCONNECT \\LP\:BUART\:rx_state_3\\.q \\LP\:BUART\:rx_state_stop1_reg\\.main_2 (4.303:4.303:4.303))
    (INTERCONNECT \\LP\:BUART\:rx_state_3\\.q \\LP\:BUART\:rx_status_2\\.main_3 (4.864:4.864:4.864))
    (INTERCONNECT \\LP\:BUART\:rx_state_3\\.q \\LP\:BUART\:rx_status_3\\.main_4 (2.629:2.629:2.629))
    (INTERCONNECT \\LP\:BUART\:rx_state_stop1_reg\\.q \\LP\:BUART\:rx_status_5\\.main_1 (3.670:3.670:3.670))
    (INTERCONNECT \\LP\:BUART\:rx_status_2\\.q \\LP\:BUART\:sRX\:RxSts\\.status_2 (3.645:3.645:3.645))
    (INTERCONNECT \\LP\:BUART\:rx_status_3\\.q \\LP\:BUART\:sRX\:RxSts\\.status_3 (2.900:2.900:2.900))
    (INTERCONNECT \\LP\:BUART\:rx_status_4\\.q \\LP\:BUART\:sRX\:RxSts\\.status_4 (2.310:2.310:2.310))
    (INTERCONNECT \\LP\:BUART\:rx_status_5\\.q \\LP\:BUART\:sRX\:RxSts\\.status_5 (2.308:2.308:2.308))
    (INTERCONNECT \\LP\:BUART\:tx_bitclk\\.q \\LP\:BUART\:tx_parity_bit\\.main_4 (3.013:3.013:3.013))
    (INTERCONNECT \\LP\:BUART\:tx_bitclk\\.q \\LP\:BUART\:tx_state_0\\.main_6 (2.856:2.856:2.856))
    (INTERCONNECT \\LP\:BUART\:tx_bitclk\\.q \\LP\:BUART\:tx_state_1\\.main_4 (2.856:2.856:2.856))
    (INTERCONNECT \\LP\:BUART\:tx_bitclk\\.q \\LP\:BUART\:tx_state_2\\.main_4 (2.856:2.856:2.856))
    (INTERCONNECT \\LP\:BUART\:tx_bitclk\\.q \\LP\:BUART\:txn\\.main_6 (3.008:3.008:3.008))
    (INTERCONNECT \\LP\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LP\:BUART\:counter_load_not\\.main_2 (3.145:3.145:3.145))
    (INTERCONNECT \\LP\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LP\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (3.138:3.138:3.138))
    (INTERCONNECT \\LP\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LP\:BUART\:tx_bitclk\\.main_2 (3.145:3.145:3.145))
    (INTERCONNECT \\LP\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LP\:BUART\:tx_state_0\\.main_2 (3.127:3.127:3.127))
    (INTERCONNECT \\LP\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LP\:BUART\:tx_state_1\\.main_2 (3.127:3.127:3.127))
    (INTERCONNECT \\LP\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LP\:BUART\:tx_state_2\\.main_2 (3.127:3.127:3.127))
    (INTERCONNECT \\LP\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LP\:BUART\:tx_status_0\\.main_2 (3.145:3.145:3.145))
    (INTERCONNECT \\LP\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\LP\:BUART\:tx_state_0\\.main_5 (2.552:2.552:2.552))
    (INTERCONNECT \\LP\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\LP\:BUART\:txn\\.main_5 (2.562:2.562:2.562))
    (INTERCONNECT \\LP\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LP\:BUART\:sTX\:TxSts\\.status_1 (6.485:6.485:6.485))
    (INTERCONNECT \\LP\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LP\:BUART\:tx_state_0\\.main_3 (4.983:4.983:4.983))
    (INTERCONNECT \\LP\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LP\:BUART\:tx_status_0\\.main_3 (3.944:3.944:3.944))
    (INTERCONNECT \\LP\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\LP\:BUART\:sTX\:TxSts\\.status_3 (4.028:4.028:4.028))
    (INTERCONNECT \\LP\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\LP\:BUART\:tx_status_2\\.main_0 (3.485:3.485:3.485))
    (INTERCONNECT \\LP\:BUART\:tx_parity_bit\\.q \\LP\:BUART\:tx_parity_bit\\.main_5 (2.232:2.232:2.232))
    (INTERCONNECT \\LP\:BUART\:tx_parity_bit\\.q \\LP\:BUART\:txn\\.main_7 (2.235:2.235:2.235))
    (INTERCONNECT \\LP\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\LP\:BUART\:txn\\.main_3 (2.252:2.252:2.252))
    (INTERCONNECT \\LP\:BUART\:tx_state_0\\.q \\LP\:BUART\:counter_load_not\\.main_1 (3.459:3.459:3.459))
    (INTERCONNECT \\LP\:BUART\:tx_state_0\\.q \\LP\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.471:3.471:3.471))
    (INTERCONNECT \\LP\:BUART\:tx_state_0\\.q \\LP\:BUART\:tx_bitclk\\.main_1 (3.459:3.459:3.459))
    (INTERCONNECT \\LP\:BUART\:tx_state_0\\.q \\LP\:BUART\:tx_parity_bit\\.main_2 (3.462:3.462:3.462))
    (INTERCONNECT \\LP\:BUART\:tx_state_0\\.q \\LP\:BUART\:tx_state_0\\.main_1 (3.285:3.285:3.285))
    (INTERCONNECT \\LP\:BUART\:tx_state_0\\.q \\LP\:BUART\:tx_state_1\\.main_1 (3.285:3.285:3.285))
    (INTERCONNECT \\LP\:BUART\:tx_state_0\\.q \\LP\:BUART\:tx_state_2\\.main_1 (3.285:3.285:3.285))
    (INTERCONNECT \\LP\:BUART\:tx_state_0\\.q \\LP\:BUART\:tx_status_0\\.main_1 (3.459:3.459:3.459))
    (INTERCONNECT \\LP\:BUART\:tx_state_0\\.q \\LP\:BUART\:txn\\.main_2 (3.285:3.285:3.285))
    (INTERCONNECT \\LP\:BUART\:tx_state_1\\.q \\LP\:BUART\:counter_load_not\\.main_0 (3.586:3.586:3.586))
    (INTERCONNECT \\LP\:BUART\:tx_state_1\\.q \\LP\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.590:3.590:3.590))
    (INTERCONNECT \\LP\:BUART\:tx_state_1\\.q \\LP\:BUART\:tx_bitclk\\.main_0 (3.586:3.586:3.586))
    (INTERCONNECT \\LP\:BUART\:tx_state_1\\.q \\LP\:BUART\:tx_parity_bit\\.main_1 (3.583:3.583:3.583))
    (INTERCONNECT \\LP\:BUART\:tx_state_1\\.q \\LP\:BUART\:tx_state_0\\.main_0 (3.143:3.143:3.143))
    (INTERCONNECT \\LP\:BUART\:tx_state_1\\.q \\LP\:BUART\:tx_state_1\\.main_0 (3.143:3.143:3.143))
    (INTERCONNECT \\LP\:BUART\:tx_state_1\\.q \\LP\:BUART\:tx_state_2\\.main_0 (3.143:3.143:3.143))
    (INTERCONNECT \\LP\:BUART\:tx_state_1\\.q \\LP\:BUART\:tx_status_0\\.main_0 (3.586:3.586:3.586))
    (INTERCONNECT \\LP\:BUART\:tx_state_1\\.q \\LP\:BUART\:txn\\.main_1 (3.585:3.585:3.585))
    (INTERCONNECT \\LP\:BUART\:tx_state_2\\.q \\LP\:BUART\:counter_load_not\\.main_3 (3.150:3.150:3.150))
    (INTERCONNECT \\LP\:BUART\:tx_state_2\\.q \\LP\:BUART\:tx_bitclk\\.main_3 (3.150:3.150:3.150))
    (INTERCONNECT \\LP\:BUART\:tx_state_2\\.q \\LP\:BUART\:tx_parity_bit\\.main_3 (3.163:3.163:3.163))
    (INTERCONNECT \\LP\:BUART\:tx_state_2\\.q \\LP\:BUART\:tx_state_0\\.main_4 (3.151:3.151:3.151))
    (INTERCONNECT \\LP\:BUART\:tx_state_2\\.q \\LP\:BUART\:tx_state_1\\.main_3 (3.151:3.151:3.151))
    (INTERCONNECT \\LP\:BUART\:tx_state_2\\.q \\LP\:BUART\:tx_state_2\\.main_3 (3.151:3.151:3.151))
    (INTERCONNECT \\LP\:BUART\:tx_state_2\\.q \\LP\:BUART\:tx_status_0\\.main_4 (3.150:3.150:3.150))
    (INTERCONNECT \\LP\:BUART\:tx_state_2\\.q \\LP\:BUART\:txn\\.main_4 (3.164:3.164:3.164))
    (INTERCONNECT \\LP\:BUART\:tx_status_0\\.q \\LP\:BUART\:sTX\:TxSts\\.status_0 (2.248:2.248:2.248))
    (INTERCONNECT \\LP\:BUART\:tx_status_2\\.q \\LP\:BUART\:sTX\:TxSts\\.status_2 (2.251:2.251:2.251))
    (INTERCONNECT \\LP\:BUART\:txn\\.q Net_1509.main_0 (2.681:2.681:2.681))
    (INTERCONNECT \\LP\:BUART\:txn\\.q \\LP\:BUART\:tx_parity_bit\\.main_0 (2.681:2.681:2.681))
    (INTERCONNECT \\LP\:BUART\:txn\\.q \\LP\:BUART\:txn\\.main_0 (2.671:2.671:2.671))
    (INTERCONNECT \\PC\:BUART\:counter_load_not\\.q \\PC\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.926:2.926:2.926))
    (INTERCONNECT \\PC\:BUART\:rx_bitclk_enable\\.q \\PC\:BUART\:rx_load_fifo\\.main_2 (5.519:5.519:5.519))
    (INTERCONNECT \\PC\:BUART\:rx_bitclk_enable\\.q \\PC\:BUART\:rx_state_0\\.main_2 (4.954:4.954:4.954))
    (INTERCONNECT \\PC\:BUART\:rx_bitclk_enable\\.q \\PC\:BUART\:rx_state_2\\.main_2 (4.954:4.954:4.954))
    (INTERCONNECT \\PC\:BUART\:rx_bitclk_enable\\.q \\PC\:BUART\:rx_state_3\\.main_2 (4.954:4.954:4.954))
    (INTERCONNECT \\PC\:BUART\:rx_bitclk_enable\\.q \\PC\:BUART\:rx_status_3\\.main_2 (5.519:5.519:5.519))
    (INTERCONNECT \\PC\:BUART\:rx_bitclk_enable\\.q \\PC\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (2.327:2.327:2.327))
    (INTERCONNECT \\PC\:BUART\:sRX\:RxBitCounter\\.count_0 \\PC\:BUART\:rx_bitclk_enable\\.main_2 (3.657:3.657:3.657))
    (INTERCONNECT \\PC\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN13_0.main_1 (3.640:3.640:3.640))
    (INTERCONNECT \\PC\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN13_1.main_1 (3.640:3.640:3.640))
    (INTERCONNECT \\PC\:BUART\:sRX\:RxBitCounter\\.count_1 \\PC\:BUART\:rx_bitclk_enable\\.main_1 (3.640:3.640:3.640))
    (INTERCONNECT \\PC\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN13_0.main_0 (3.639:3.639:3.639))
    (INTERCONNECT \\PC\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN13_1.main_0 (3.639:3.639:3.639))
    (INTERCONNECT \\PC\:BUART\:sRX\:RxBitCounter\\.count_2 \\PC\:BUART\:rx_bitclk_enable\\.main_0 (3.639:3.639:3.639))
    (INTERCONNECT \\PC\:BUART\:rx_counter_load\\.q \\PC\:BUART\:sRX\:RxBitCounter\\.load (2.311:2.311:2.311))
    (INTERCONNECT \\PC\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\PC\:BUART\:rx_status_4\\.main_1 (3.689:3.689:3.689))
    (INTERCONNECT \\PC\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\PC\:BUART\:rx_status_5\\.main_0 (3.678:3.678:3.678))
    (INTERCONNECT \\PC\:BUART\:rx_last\\.q \\PC\:BUART\:rx_state_2\\.main_5 (4.429:4.429:4.429))
    (INTERCONNECT \\PC\:BUART\:rx_load_fifo\\.q \\PC\:BUART\:rx_status_4\\.main_0 (2.303:2.303:2.303))
    (INTERCONNECT \\PC\:BUART\:rx_load_fifo\\.q \\PC\:BUART\:sRX\:RxShifter\:u0\\.f0_load (6.170:6.170:6.170))
    (INTERCONNECT \\PC\:BUART\:rx_postpoll\\.q \\PC\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.293:2.293:2.293))
    (INTERCONNECT \\PC\:BUART\:rx_state_0\\.q \\PC\:BUART\:rx_counter_load\\.main_1 (3.476:3.476:3.476))
    (INTERCONNECT \\PC\:BUART\:rx_state_0\\.q \\PC\:BUART\:rx_load_fifo\\.main_1 (3.476:3.476:3.476))
    (INTERCONNECT \\PC\:BUART\:rx_state_0\\.q \\PC\:BUART\:rx_state_0\\.main_1 (3.195:3.195:3.195))
    (INTERCONNECT \\PC\:BUART\:rx_state_0\\.q \\PC\:BUART\:rx_state_2\\.main_1 (3.195:3.195:3.195))
    (INTERCONNECT \\PC\:BUART\:rx_state_0\\.q \\PC\:BUART\:rx_state_3\\.main_1 (3.195:3.195:3.195))
    (INTERCONNECT \\PC\:BUART\:rx_state_0\\.q \\PC\:BUART\:rx_state_stop1_reg\\.main_1 (3.476:3.476:3.476))
    (INTERCONNECT \\PC\:BUART\:rx_state_0\\.q \\PC\:BUART\:rx_status_3\\.main_1 (3.476:3.476:3.476))
    (INTERCONNECT \\PC\:BUART\:rx_state_0\\.q \\PC\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (5.565:5.565:5.565))
    (INTERCONNECT \\PC\:BUART\:rx_state_2\\.q \\PC\:BUART\:rx_counter_load\\.main_3 (2.771:2.771:2.771))
    (INTERCONNECT \\PC\:BUART\:rx_state_2\\.q \\PC\:BUART\:rx_load_fifo\\.main_4 (2.771:2.771:2.771))
    (INTERCONNECT \\PC\:BUART\:rx_state_2\\.q \\PC\:BUART\:rx_state_0\\.main_4 (2.795:2.795:2.795))
    (INTERCONNECT \\PC\:BUART\:rx_state_2\\.q \\PC\:BUART\:rx_state_2\\.main_4 (2.795:2.795:2.795))
    (INTERCONNECT \\PC\:BUART\:rx_state_2\\.q \\PC\:BUART\:rx_state_3\\.main_4 (2.795:2.795:2.795))
    (INTERCONNECT \\PC\:BUART\:rx_state_2\\.q \\PC\:BUART\:rx_state_stop1_reg\\.main_3 (2.771:2.771:2.771))
    (INTERCONNECT \\PC\:BUART\:rx_state_2\\.q \\PC\:BUART\:rx_status_3\\.main_4 (2.771:2.771:2.771))
    (INTERCONNECT \\PC\:BUART\:rx_state_3\\.q \\PC\:BUART\:rx_counter_load\\.main_2 (2.763:2.763:2.763))
    (INTERCONNECT \\PC\:BUART\:rx_state_3\\.q \\PC\:BUART\:rx_load_fifo\\.main_3 (2.763:2.763:2.763))
    (INTERCONNECT \\PC\:BUART\:rx_state_3\\.q \\PC\:BUART\:rx_state_0\\.main_3 (2.777:2.777:2.777))
    (INTERCONNECT \\PC\:BUART\:rx_state_3\\.q \\PC\:BUART\:rx_state_2\\.main_3 (2.777:2.777:2.777))
    (INTERCONNECT \\PC\:BUART\:rx_state_3\\.q \\PC\:BUART\:rx_state_3\\.main_3 (2.777:2.777:2.777))
    (INTERCONNECT \\PC\:BUART\:rx_state_3\\.q \\PC\:BUART\:rx_state_stop1_reg\\.main_2 (2.763:2.763:2.763))
    (INTERCONNECT \\PC\:BUART\:rx_state_3\\.q \\PC\:BUART\:rx_status_3\\.main_3 (2.763:2.763:2.763))
    (INTERCONNECT \\PC\:BUART\:rx_state_stop1_reg\\.q \\PC\:BUART\:rx_status_5\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\PC\:BUART\:rx_status_3\\.q \\PC\:BUART\:sRX\:RxSts\\.status_3 (4.170:4.170:4.170))
    (INTERCONNECT \\PC\:BUART\:rx_status_4\\.q \\PC\:BUART\:sRX\:RxSts\\.status_4 (2.331:2.331:2.331))
    (INTERCONNECT \\PC\:BUART\:rx_status_5\\.q \\PC\:BUART\:sRX\:RxSts\\.status_5 (2.304:2.304:2.304))
    (INTERCONNECT \\PC\:BUART\:tx_bitclk\\.q \\PC\:BUART\:tx_state_0\\.main_5 (2.306:2.306:2.306))
    (INTERCONNECT \\PC\:BUART\:tx_bitclk\\.q \\PC\:BUART\:tx_state_1\\.main_5 (4.106:4.106:4.106))
    (INTERCONNECT \\PC\:BUART\:tx_bitclk\\.q \\PC\:BUART\:tx_state_2\\.main_5 (4.106:4.106:4.106))
    (INTERCONNECT \\PC\:BUART\:tx_bitclk\\.q \\PC\:BUART\:txn\\.main_6 (4.652:4.652:4.652))
    (INTERCONNECT \\PC\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\PC\:BUART\:counter_load_not\\.main_2 (3.586:3.586:3.586))
    (INTERCONNECT \\PC\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\PC\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (5.827:5.827:5.827))
    (INTERCONNECT \\PC\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\PC\:BUART\:tx_bitclk\\.main_2 (4.914:4.914:4.914))
    (INTERCONNECT \\PC\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\PC\:BUART\:tx_state_0\\.main_2 (4.914:4.914:4.914))
    (INTERCONNECT \\PC\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\PC\:BUART\:tx_state_1\\.main_2 (3.586:3.586:3.586))
    (INTERCONNECT \\PC\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\PC\:BUART\:tx_state_2\\.main_2 (3.586:3.586:3.586))
    (INTERCONNECT \\PC\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\PC\:BUART\:tx_status_0\\.main_2 (6.721:6.721:6.721))
    (INTERCONNECT \\PC\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\PC\:BUART\:tx_state_1\\.main_4 (3.119:3.119:3.119))
    (INTERCONNECT \\PC\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\PC\:BUART\:tx_state_2\\.main_4 (3.119:3.119:3.119))
    (INTERCONNECT \\PC\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\PC\:BUART\:txn\\.main_5 (3.114:3.114:3.114))
    (INTERCONNECT \\PC\:BUART\:tx_ctrl_mark_last\\.q \\PC\:BUART\:rx_counter_load\\.main_0 (3.801:3.801:3.801))
    (INTERCONNECT \\PC\:BUART\:tx_ctrl_mark_last\\.q \\PC\:BUART\:rx_load_fifo\\.main_0 (3.801:3.801:3.801))
    (INTERCONNECT \\PC\:BUART\:tx_ctrl_mark_last\\.q \\PC\:BUART\:rx_state_0\\.main_0 (6.024:6.024:6.024))
    (INTERCONNECT \\PC\:BUART\:tx_ctrl_mark_last\\.q \\PC\:BUART\:rx_state_2\\.main_0 (6.024:6.024:6.024))
    (INTERCONNECT \\PC\:BUART\:tx_ctrl_mark_last\\.q \\PC\:BUART\:rx_state_3\\.main_0 (6.024:6.024:6.024))
    (INTERCONNECT \\PC\:BUART\:tx_ctrl_mark_last\\.q \\PC\:BUART\:rx_state_stop1_reg\\.main_0 (3.801:3.801:3.801))
    (INTERCONNECT \\PC\:BUART\:tx_ctrl_mark_last\\.q \\PC\:BUART\:rx_status_3\\.main_0 (3.801:3.801:3.801))
    (INTERCONNECT \\PC\:BUART\:tx_ctrl_mark_last\\.q \\PC\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (7.704:7.704:7.704))
    (INTERCONNECT \\PC\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\PC\:BUART\:sTX\:TxSts\\.status_1 (4.720:4.720:4.720))
    (INTERCONNECT \\PC\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\PC\:BUART\:tx_state_0\\.main_3 (3.239:3.239:3.239))
    (INTERCONNECT \\PC\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\PC\:BUART\:tx_status_0\\.main_3 (3.824:3.824:3.824))
    (INTERCONNECT \\PC\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\PC\:BUART\:sTX\:TxSts\\.status_3 (5.568:5.568:5.568))
    (INTERCONNECT \\PC\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\PC\:BUART\:tx_status_2\\.main_0 (4.126:4.126:4.126))
    (INTERCONNECT \\PC\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\PC\:BUART\:txn\\.main_3 (3.644:3.644:3.644))
    (INTERCONNECT \\PC\:BUART\:tx_state_0\\.q \\PC\:BUART\:counter_load_not\\.main_1 (4.290:4.290:4.290))
    (INTERCONNECT \\PC\:BUART\:tx_state_0\\.q \\PC\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (5.000:5.000:5.000))
    (INTERCONNECT \\PC\:BUART\:tx_state_0\\.q \\PC\:BUART\:tx_bitclk\\.main_1 (2.622:2.622:2.622))
    (INTERCONNECT \\PC\:BUART\:tx_state_0\\.q \\PC\:BUART\:tx_state_0\\.main_1 (2.622:2.622:2.622))
    (INTERCONNECT \\PC\:BUART\:tx_state_0\\.q \\PC\:BUART\:tx_state_1\\.main_1 (4.290:4.290:4.290))
    (INTERCONNECT \\PC\:BUART\:tx_state_0\\.q \\PC\:BUART\:tx_state_2\\.main_1 (4.290:4.290:4.290))
    (INTERCONNECT \\PC\:BUART\:tx_state_0\\.q \\PC\:BUART\:tx_status_0\\.main_1 (4.922:4.922:4.922))
    (INTERCONNECT \\PC\:BUART\:tx_state_0\\.q \\PC\:BUART\:txn\\.main_2 (4.840:4.840:4.840))
    (INTERCONNECT \\PC\:BUART\:tx_state_1\\.q \\PC\:BUART\:counter_load_not\\.main_0 (2.608:2.608:2.608))
    (INTERCONNECT \\PC\:BUART\:tx_state_1\\.q \\PC\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (5.900:5.900:5.900))
    (INTERCONNECT \\PC\:BUART\:tx_state_1\\.q \\PC\:BUART\:tx_bitclk\\.main_0 (3.525:3.525:3.525))
    (INTERCONNECT \\PC\:BUART\:tx_state_1\\.q \\PC\:BUART\:tx_state_0\\.main_0 (3.525:3.525:3.525))
    (INTERCONNECT \\PC\:BUART\:tx_state_1\\.q \\PC\:BUART\:tx_state_1\\.main_0 (2.608:2.608:2.608))
    (INTERCONNECT \\PC\:BUART\:tx_state_1\\.q \\PC\:BUART\:tx_state_2\\.main_0 (2.608:2.608:2.608))
    (INTERCONNECT \\PC\:BUART\:tx_state_1\\.q \\PC\:BUART\:tx_status_0\\.main_0 (5.834:5.834:5.834))
    (INTERCONNECT \\PC\:BUART\:tx_state_1\\.q \\PC\:BUART\:txn\\.main_1 (2.606:2.606:2.606))
    (INTERCONNECT \\PC\:BUART\:tx_state_2\\.q \\PC\:BUART\:counter_load_not\\.main_3 (3.811:3.811:3.811))
    (INTERCONNECT \\PC\:BUART\:tx_state_2\\.q \\PC\:BUART\:tx_bitclk\\.main_3 (5.141:5.141:5.141))
    (INTERCONNECT \\PC\:BUART\:tx_state_2\\.q \\PC\:BUART\:tx_state_0\\.main_4 (5.141:5.141:5.141))
    (INTERCONNECT \\PC\:BUART\:tx_state_2\\.q \\PC\:BUART\:tx_state_1\\.main_3 (3.811:3.811:3.811))
    (INTERCONNECT \\PC\:BUART\:tx_state_2\\.q \\PC\:BUART\:tx_state_2\\.main_3 (3.811:3.811:3.811))
    (INTERCONNECT \\PC\:BUART\:tx_state_2\\.q \\PC\:BUART\:tx_status_0\\.main_4 (5.338:5.338:5.338))
    (INTERCONNECT \\PC\:BUART\:tx_state_2\\.q \\PC\:BUART\:txn\\.main_4 (3.535:3.535:3.535))
    (INTERCONNECT \\PC\:BUART\:tx_status_0\\.q \\PC\:BUART\:sTX\:TxSts\\.status_0 (4.001:4.001:4.001))
    (INTERCONNECT \\PC\:BUART\:tx_status_2\\.q \\PC\:BUART\:sTX\:TxSts\\.status_2 (2.240:2.240:2.240))
    (INTERCONNECT \\PC\:BUART\:txn\\.q Net_1304.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\PC\:BUART\:txn\\.q \\PC\:BUART\:txn\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN13_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN13_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PC\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PC\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PC\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PC\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PC\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PC\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PC\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PC\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PC\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PC\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PC\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PC\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PC\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PC\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PC\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PC\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PC\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PC\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PC\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PC\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\Surtidor\:BUART\:counter_load_not\\.q \\Surtidor\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.294:2.294:2.294))
    (INTERCONNECT \\Surtidor\:BUART\:rx_bitclk_enable\\.q \\Surtidor\:BUART\:rx_load_fifo\\.main_2 (6.747:6.747:6.747))
    (INTERCONNECT \\Surtidor\:BUART\:rx_bitclk_enable\\.q \\Surtidor\:BUART\:rx_parity_bit\\.main_2 (3.179:3.179:3.179))
    (INTERCONNECT \\Surtidor\:BUART\:rx_bitclk_enable\\.q \\Surtidor\:BUART\:rx_parity_error_pre\\.main_2 (6.747:6.747:6.747))
    (INTERCONNECT \\Surtidor\:BUART\:rx_bitclk_enable\\.q \\Surtidor\:BUART\:rx_state_0\\.main_2 (3.179:3.179:3.179))
    (INTERCONNECT \\Surtidor\:BUART\:rx_bitclk_enable\\.q \\Surtidor\:BUART\:rx_state_2\\.main_2 (6.747:6.747:6.747))
    (INTERCONNECT \\Surtidor\:BUART\:rx_bitclk_enable\\.q \\Surtidor\:BUART\:rx_state_3\\.main_2 (3.179:3.179:3.179))
    (INTERCONNECT \\Surtidor\:BUART\:rx_bitclk_enable\\.q \\Surtidor\:BUART\:rx_status_2\\.main_2 (6.747:6.747:6.747))
    (INTERCONNECT \\Surtidor\:BUART\:rx_bitclk_enable\\.q \\Surtidor\:BUART\:rx_status_3\\.main_2 (3.179:3.179:3.179))
    (INTERCONNECT \\Surtidor\:BUART\:rx_bitclk_enable\\.q \\Surtidor\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (5.399:5.399:5.399))
    (INTERCONNECT \\Surtidor\:BUART\:sRX\:RxBitCounter\\.count_0 \\Surtidor\:BUART\:rx_bitclk_enable\\.main_2 (2.326:2.326:2.326))
    (INTERCONNECT \\Surtidor\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_0.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\Surtidor\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_1.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\Surtidor\:BUART\:sRX\:RxBitCounter\\.count_1 \\Surtidor\:BUART\:rx_bitclk_enable\\.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\Surtidor\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_0.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\Surtidor\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_1.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\Surtidor\:BUART\:sRX\:RxBitCounter\\.count_2 \\Surtidor\:BUART\:rx_bitclk_enable\\.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\Surtidor\:BUART\:rx_counter_load\\.q \\Surtidor\:BUART\:sRX\:RxBitCounter\\.load (5.265:5.265:5.265))
    (INTERCONNECT \\Surtidor\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\Surtidor\:BUART\:rx_status_4\\.main_1 (2.324:2.324:2.324))
    (INTERCONNECT \\Surtidor\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\Surtidor\:BUART\:rx_status_5\\.main_0 (6.397:6.397:6.397))
    (INTERCONNECT \\Surtidor\:BUART\:rx_last\\.q \\Surtidor\:BUART\:rx_state_2\\.main_5 (2.917:2.917:2.917))
    (INTERCONNECT \\Surtidor\:BUART\:rx_load_fifo\\.q \\Surtidor\:BUART\:rx_status_4\\.main_0 (3.051:3.051:3.051))
    (INTERCONNECT \\Surtidor\:BUART\:rx_load_fifo\\.q \\Surtidor\:BUART\:sRX\:RxShifter\:u0\\.f0_load (3.076:3.076:3.076))
    (INTERCONNECT \\Surtidor\:BUART\:rx_parity_bit\\.q \\Surtidor\:BUART\:rx_parity_bit\\.main_6 (2.306:2.306:2.306))
    (INTERCONNECT \\Surtidor\:BUART\:rx_parity_bit\\.q \\Surtidor\:BUART\:rx_parity_error_pre\\.main_7 (3.959:3.959:3.959))
    (INTERCONNECT \\Surtidor\:BUART\:rx_parity_error_pre\\.q \\Surtidor\:BUART\:rx_parity_error_pre\\.main_6 (2.283:2.283:2.283))
    (INTERCONNECT \\Surtidor\:BUART\:rx_parity_error_pre\\.q \\Surtidor\:BUART\:rx_status_2\\.main_5 (2.283:2.283:2.283))
    (INTERCONNECT \\Surtidor\:BUART\:rx_postpoll\\.q \\Surtidor\:BUART\:rx_parity_bit\\.main_3 (2.633:2.633:2.633))
    (INTERCONNECT \\Surtidor\:BUART\:rx_postpoll\\.q \\Surtidor\:BUART\:rx_parity_error_pre\\.main_3 (4.281:4.281:4.281))
    (INTERCONNECT \\Surtidor\:BUART\:rx_postpoll\\.q \\Surtidor\:BUART\:rx_state_0\\.main_3 (2.633:2.633:2.633))
    (INTERCONNECT \\Surtidor\:BUART\:rx_postpoll\\.q \\Surtidor\:BUART\:rx_status_3\\.main_3 (2.633:2.633:2.633))
    (INTERCONNECT \\Surtidor\:BUART\:rx_postpoll\\.q \\Surtidor\:BUART\:sRX\:RxShifter\:u0\\.route_si (3.401:3.401:3.401))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_0\\.q \\Surtidor\:BUART\:rx_counter_load\\.main_1 (6.420:6.420:6.420))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_0\\.q \\Surtidor\:BUART\:rx_load_fifo\\.main_1 (6.406:6.406:6.406))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_0\\.q \\Surtidor\:BUART\:rx_parity_bit\\.main_1 (6.078:6.078:6.078))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_0\\.q \\Surtidor\:BUART\:rx_parity_error_pre\\.main_1 (6.406:6.406:6.406))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_0\\.q \\Surtidor\:BUART\:rx_state_0\\.main_1 (6.078:6.078:6.078))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_0\\.q \\Surtidor\:BUART\:rx_state_2\\.main_1 (6.406:6.406:6.406))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_0\\.q \\Surtidor\:BUART\:rx_state_3\\.main_1 (6.078:6.078:6.078))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_0\\.q \\Surtidor\:BUART\:rx_state_stop1_reg\\.main_1 (6.420:6.420:6.420))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_0\\.q \\Surtidor\:BUART\:rx_status_2\\.main_1 (6.406:6.406:6.406))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_0\\.q \\Surtidor\:BUART\:rx_status_3\\.main_1 (6.078:6.078:6.078))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_0\\.q \\Surtidor\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (5.316:5.316:5.316))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_2\\.q \\Surtidor\:BUART\:rx_counter_load\\.main_3 (3.490:3.490:3.490))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_2\\.q \\Surtidor\:BUART\:rx_load_fifo\\.main_4 (3.193:3.193:3.193))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_2\\.q \\Surtidor\:BUART\:rx_parity_bit\\.main_5 (7.900:7.900:7.900))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_2\\.q \\Surtidor\:BUART\:rx_parity_error_pre\\.main_5 (3.193:3.193:3.193))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_2\\.q \\Surtidor\:BUART\:rx_state_0\\.main_5 (7.900:7.900:7.900))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_2\\.q \\Surtidor\:BUART\:rx_state_2\\.main_4 (3.193:3.193:3.193))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_2\\.q \\Surtidor\:BUART\:rx_state_3\\.main_4 (7.900:7.900:7.900))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_2\\.q \\Surtidor\:BUART\:rx_state_stop1_reg\\.main_3 (3.490:3.490:3.490))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_2\\.q \\Surtidor\:BUART\:rx_status_2\\.main_4 (3.193:3.193:3.193))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_2\\.q \\Surtidor\:BUART\:rx_status_3\\.main_5 (7.900:7.900:7.900))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_3\\.q \\Surtidor\:BUART\:rx_counter_load\\.main_2 (5.120:5.120:5.120))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_3\\.q \\Surtidor\:BUART\:rx_load_fifo\\.main_3 (5.682:5.682:5.682))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_3\\.q \\Surtidor\:BUART\:rx_parity_bit\\.main_4 (2.622:2.622:2.622))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_3\\.q \\Surtidor\:BUART\:rx_parity_error_pre\\.main_4 (5.682:5.682:5.682))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_3\\.q \\Surtidor\:BUART\:rx_state_0\\.main_4 (2.622:2.622:2.622))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_3\\.q \\Surtidor\:BUART\:rx_state_2\\.main_3 (5.682:5.682:5.682))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_3\\.q \\Surtidor\:BUART\:rx_state_3\\.main_3 (2.622:2.622:2.622))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_3\\.q \\Surtidor\:BUART\:rx_state_stop1_reg\\.main_2 (5.120:5.120:5.120))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_3\\.q \\Surtidor\:BUART\:rx_status_2\\.main_3 (5.682:5.682:5.682))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_3\\.q \\Surtidor\:BUART\:rx_status_3\\.main_4 (2.622:2.622:2.622))
    (INTERCONNECT \\Surtidor\:BUART\:rx_state_stop1_reg\\.q \\Surtidor\:BUART\:rx_status_5\\.main_1 (6.175:6.175:6.175))
    (INTERCONNECT \\Surtidor\:BUART\:rx_status_2\\.q \\Surtidor\:BUART\:sRX\:RxSts\\.status_2 (7.595:7.595:7.595))
    (INTERCONNECT \\Surtidor\:BUART\:rx_status_3\\.q \\Surtidor\:BUART\:sRX\:RxSts\\.status_3 (6.304:6.304:6.304))
    (INTERCONNECT \\Surtidor\:BUART\:rx_status_4\\.q \\Surtidor\:BUART\:sRX\:RxSts\\.status_4 (6.854:6.854:6.854))
    (INTERCONNECT \\Surtidor\:BUART\:rx_status_5\\.q \\Surtidor\:BUART\:sRX\:RxSts\\.status_5 (3.669:3.669:3.669))
    (INTERCONNECT \\Surtidor\:BUART\:tx_bitclk\\.q \\Surtidor\:BUART\:tx_parity_bit\\.main_4 (3.066:3.066:3.066))
    (INTERCONNECT \\Surtidor\:BUART\:tx_bitclk\\.q \\Surtidor\:BUART\:tx_state_0\\.main_6 (3.066:3.066:3.066))
    (INTERCONNECT \\Surtidor\:BUART\:tx_bitclk\\.q \\Surtidor\:BUART\:tx_state_1\\.main_4 (2.939:2.939:2.939))
    (INTERCONNECT \\Surtidor\:BUART\:tx_bitclk\\.q \\Surtidor\:BUART\:tx_state_2\\.main_4 (2.939:2.939:2.939))
    (INTERCONNECT \\Surtidor\:BUART\:tx_bitclk\\.q \\Surtidor\:BUART\:txn\\.main_6 (3.064:3.064:3.064))
    (INTERCONNECT \\Surtidor\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\Surtidor\:BUART\:counter_load_not\\.main_2 (4.387:4.387:4.387))
    (INTERCONNECT \\Surtidor\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\Surtidor\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.940:4.940:4.940))
    (INTERCONNECT \\Surtidor\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\Surtidor\:BUART\:tx_bitclk\\.main_2 (4.387:4.387:4.387))
    (INTERCONNECT \\Surtidor\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\Surtidor\:BUART\:tx_state_0\\.main_2 (3.981:3.981:3.981))
    (INTERCONNECT \\Surtidor\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\Surtidor\:BUART\:tx_state_1\\.main_2 (4.387:4.387:4.387))
    (INTERCONNECT \\Surtidor\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\Surtidor\:BUART\:tx_state_2\\.main_2 (4.387:4.387:4.387))
    (INTERCONNECT \\Surtidor\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\Surtidor\:BUART\:tx_status_0\\.main_2 (3.442:3.442:3.442))
    (INTERCONNECT \\Surtidor\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\Surtidor\:BUART\:tx_state_0\\.main_5 (2.780:2.780:2.780))
    (INTERCONNECT \\Surtidor\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\Surtidor\:BUART\:txn\\.main_5 (2.802:2.802:2.802))
    (INTERCONNECT \\Surtidor\:BUART\:tx_ctrl_mark_last\\.q \\LP\:BUART\:rx_counter_load\\.main_0 (8.944:8.944:8.944))
    (INTERCONNECT \\Surtidor\:BUART\:tx_ctrl_mark_last\\.q \\LP\:BUART\:rx_load_fifo\\.main_0 (8.944:8.944:8.944))
    (INTERCONNECT \\Surtidor\:BUART\:tx_ctrl_mark_last\\.q \\LP\:BUART\:rx_parity_bit\\.main_0 (7.124:7.124:7.124))
    (INTERCONNECT \\Surtidor\:BUART\:tx_ctrl_mark_last\\.q \\LP\:BUART\:rx_parity_error_pre\\.main_0 (10.474:10.474:10.474))
    (INTERCONNECT \\Surtidor\:BUART\:tx_ctrl_mark_last\\.q \\LP\:BUART\:rx_state_0\\.main_0 (7.124:7.124:7.124))
    (INTERCONNECT \\Surtidor\:BUART\:tx_ctrl_mark_last\\.q \\LP\:BUART\:rx_state_2\\.main_0 (10.474:10.474:10.474))
    (INTERCONNECT \\Surtidor\:BUART\:tx_ctrl_mark_last\\.q \\LP\:BUART\:rx_state_3\\.main_0 (7.124:7.124:7.124))
    (INTERCONNECT \\Surtidor\:BUART\:tx_ctrl_mark_last\\.q \\LP\:BUART\:rx_state_stop1_reg\\.main_0 (8.944:8.944:8.944))
    (INTERCONNECT \\Surtidor\:BUART\:tx_ctrl_mark_last\\.q \\LP\:BUART\:rx_status_2\\.main_0 (10.474:10.474:10.474))
    (INTERCONNECT \\Surtidor\:BUART\:tx_ctrl_mark_last\\.q \\LP\:BUART\:rx_status_3\\.main_0 (7.124:7.124:7.124))
    (INTERCONNECT \\Surtidor\:BUART\:tx_ctrl_mark_last\\.q \\LP\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (5.465:5.465:5.465))
    (INTERCONNECT \\Surtidor\:BUART\:tx_ctrl_mark_last\\.q \\Surtidor\:BUART\:rx_counter_load\\.main_0 (6.484:6.484:6.484))
    (INTERCONNECT \\Surtidor\:BUART\:tx_ctrl_mark_last\\.q \\Surtidor\:BUART\:rx_load_fifo\\.main_0 (7.072:7.072:7.072))
    (INTERCONNECT \\Surtidor\:BUART\:tx_ctrl_mark_last\\.q \\Surtidor\:BUART\:rx_parity_bit\\.main_0 (10.850:10.850:10.850))
    (INTERCONNECT \\Surtidor\:BUART\:tx_ctrl_mark_last\\.q \\Surtidor\:BUART\:rx_parity_error_pre\\.main_0 (7.072:7.072:7.072))
    (INTERCONNECT \\Surtidor\:BUART\:tx_ctrl_mark_last\\.q \\Surtidor\:BUART\:rx_state_0\\.main_0 (10.850:10.850:10.850))
    (INTERCONNECT \\Surtidor\:BUART\:tx_ctrl_mark_last\\.q \\Surtidor\:BUART\:rx_state_2\\.main_0 (7.072:7.072:7.072))
    (INTERCONNECT \\Surtidor\:BUART\:tx_ctrl_mark_last\\.q \\Surtidor\:BUART\:rx_state_3\\.main_0 (10.850:10.850:10.850))
    (INTERCONNECT \\Surtidor\:BUART\:tx_ctrl_mark_last\\.q \\Surtidor\:BUART\:rx_state_stop1_reg\\.main_0 (6.484:6.484:6.484))
    (INTERCONNECT \\Surtidor\:BUART\:tx_ctrl_mark_last\\.q \\Surtidor\:BUART\:rx_status_2\\.main_0 (7.072:7.072:7.072))
    (INTERCONNECT \\Surtidor\:BUART\:tx_ctrl_mark_last\\.q \\Surtidor\:BUART\:rx_status_3\\.main_0 (10.850:10.850:10.850))
    (INTERCONNECT \\Surtidor\:BUART\:tx_ctrl_mark_last\\.q \\Surtidor\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (9.938:9.938:9.938))
    (INTERCONNECT \\Surtidor\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\Surtidor\:BUART\:sTX\:TxSts\\.status_1 (5.578:5.578:5.578))
    (INTERCONNECT \\Surtidor\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\Surtidor\:BUART\:tx_state_0\\.main_3 (5.573:5.573:5.573))
    (INTERCONNECT \\Surtidor\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\Surtidor\:BUART\:tx_status_0\\.main_3 (5.013:5.013:5.013))
    (INTERCONNECT \\Surtidor\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\Surtidor\:BUART\:sTX\:TxSts\\.status_3 (6.338:6.338:6.338))
    (INTERCONNECT \\Surtidor\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\Surtidor\:BUART\:tx_status_2\\.main_0 (4.770:4.770:4.770))
    (INTERCONNECT \\Surtidor\:BUART\:tx_parity_bit\\.q \\Surtidor\:BUART\:tx_parity_bit\\.main_5 (2.789:2.789:2.789))
    (INTERCONNECT \\Surtidor\:BUART\:tx_parity_bit\\.q \\Surtidor\:BUART\:txn\\.main_7 (2.774:2.774:2.774))
    (INTERCONNECT \\Surtidor\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\Surtidor\:BUART\:txn\\.main_3 (2.312:2.312:2.312))
    (INTERCONNECT \\Surtidor\:BUART\:tx_state_0\\.q \\Surtidor\:BUART\:counter_load_not\\.main_1 (3.234:3.234:3.234))
    (INTERCONNECT \\Surtidor\:BUART\:tx_state_0\\.q \\Surtidor\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.222:3.222:3.222))
    (INTERCONNECT \\Surtidor\:BUART\:tx_state_0\\.q \\Surtidor\:BUART\:tx_bitclk\\.main_1 (3.234:3.234:3.234))
    (INTERCONNECT \\Surtidor\:BUART\:tx_state_0\\.q \\Surtidor\:BUART\:tx_parity_bit\\.main_2 (3.233:3.233:3.233))
    (INTERCONNECT \\Surtidor\:BUART\:tx_state_0\\.q \\Surtidor\:BUART\:tx_state_0\\.main_1 (3.233:3.233:3.233))
    (INTERCONNECT \\Surtidor\:BUART\:tx_state_0\\.q \\Surtidor\:BUART\:tx_state_1\\.main_1 (3.234:3.234:3.234))
    (INTERCONNECT \\Surtidor\:BUART\:tx_state_0\\.q \\Surtidor\:BUART\:tx_state_2\\.main_1 (3.234:3.234:3.234))
    (INTERCONNECT \\Surtidor\:BUART\:tx_state_0\\.q \\Surtidor\:BUART\:tx_status_0\\.main_1 (3.215:3.215:3.215))
    (INTERCONNECT \\Surtidor\:BUART\:tx_state_0\\.q \\Surtidor\:BUART\:txn\\.main_2 (3.215:3.215:3.215))
    (INTERCONNECT \\Surtidor\:BUART\:tx_state_1\\.q \\Surtidor\:BUART\:counter_load_not\\.main_0 (4.529:4.529:4.529))
    (INTERCONNECT \\Surtidor\:BUART\:tx_state_1\\.q \\Surtidor\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (5.353:5.353:5.353))
    (INTERCONNECT \\Surtidor\:BUART\:tx_state_1\\.q \\Surtidor\:BUART\:tx_bitclk\\.main_0 (4.529:4.529:4.529))
    (INTERCONNECT \\Surtidor\:BUART\:tx_state_1\\.q \\Surtidor\:BUART\:tx_parity_bit\\.main_1 (5.345:5.345:5.345))
    (INTERCONNECT \\Surtidor\:BUART\:tx_state_1\\.q \\Surtidor\:BUART\:tx_state_0\\.main_0 (5.345:5.345:5.345))
    (INTERCONNECT \\Surtidor\:BUART\:tx_state_1\\.q \\Surtidor\:BUART\:tx_state_1\\.main_0 (4.529:4.529:4.529))
    (INTERCONNECT \\Surtidor\:BUART\:tx_state_1\\.q \\Surtidor\:BUART\:tx_state_2\\.main_0 (4.529:4.529:4.529))
    (INTERCONNECT \\Surtidor\:BUART\:tx_state_1\\.q \\Surtidor\:BUART\:tx_status_0\\.main_0 (5.354:5.354:5.354))
    (INTERCONNECT \\Surtidor\:BUART\:tx_state_1\\.q \\Surtidor\:BUART\:txn\\.main_1 (5.354:5.354:5.354))
    (INTERCONNECT \\Surtidor\:BUART\:tx_state_2\\.q \\Surtidor\:BUART\:counter_load_not\\.main_3 (3.068:3.068:3.068))
    (INTERCONNECT \\Surtidor\:BUART\:tx_state_2\\.q \\Surtidor\:BUART\:tx_bitclk\\.main_3 (3.068:3.068:3.068))
    (INTERCONNECT \\Surtidor\:BUART\:tx_state_2\\.q \\Surtidor\:BUART\:tx_parity_bit\\.main_3 (2.945:2.945:2.945))
    (INTERCONNECT \\Surtidor\:BUART\:tx_state_2\\.q \\Surtidor\:BUART\:tx_state_0\\.main_4 (2.945:2.945:2.945))
    (INTERCONNECT \\Surtidor\:BUART\:tx_state_2\\.q \\Surtidor\:BUART\:tx_state_1\\.main_3 (3.068:3.068:3.068))
    (INTERCONNECT \\Surtidor\:BUART\:tx_state_2\\.q \\Surtidor\:BUART\:tx_state_2\\.main_3 (3.068:3.068:3.068))
    (INTERCONNECT \\Surtidor\:BUART\:tx_state_2\\.q \\Surtidor\:BUART\:tx_status_0\\.main_4 (3.072:3.072:3.072))
    (INTERCONNECT \\Surtidor\:BUART\:tx_state_2\\.q \\Surtidor\:BUART\:txn\\.main_4 (3.072:3.072:3.072))
    (INTERCONNECT \\Surtidor\:BUART\:tx_status_0\\.q \\Surtidor\:BUART\:sTX\:TxSts\\.status_0 (5.579:5.579:5.579))
    (INTERCONNECT \\Surtidor\:BUART\:tx_status_2\\.q \\Surtidor\:BUART\:sTX\:TxSts\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\Surtidor\:BUART\:txn\\.q Net_1501.main_0 (2.593:2.593:2.593))
    (INTERCONNECT \\Surtidor\:BUART\:txn\\.q \\Surtidor\:BUART\:tx_parity_bit\\.main_0 (2.593:2.593:2.593))
    (INTERCONNECT \\Surtidor\:BUART\:txn\\.q \\Surtidor\:BUART\:txn\\.main_0 (2.587:2.587:2.587))
    (INTERCONNECT __ONE__.q \\Timer_Animacion2\:TimerHW\\.enable (10.744:10.744:10.744))
    (INTERCONNECT __ONE__.q \\Timer_Animacion\:TimerHW\\.enable (10.745:10.745:10.745))
    (INTERCONNECT __ONE__.q \\Timer_Modo\:TimerHW\\.enable (10.246:10.246:10.246))
    (INTERCONNECT __ONE__.q \\Timer_RxSurtidor\:TimerHW\\.enable (10.283:10.283:10.283))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\I2C_1\:I2C_FF\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_5 \\Timer_Animacion2\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_5 \\Timer_Animacion\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_5 \\Timer_Modo\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_5 \\Timer_RxSurtidor\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT Rx_TW\(0\)_PAD Rx_TW\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_TW\(0\).pad_out Tx_TW\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_TW\(0\)_PAD Tx_TW\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_Print\(0\).pad_out Tx_Print\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_Print\(0\)_PAD Tx_Print\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_PC\(0\)_PAD Rx_PC\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_PC\(0\).pad_out Tx_PC\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_PC\(0\)_PAD Tx_PC\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL_1\(0\).pad_out SCL_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SCL_1\(0\)_PAD SCL_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA_1\(0\).pad_out SDA_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SDA_1\(0\)_PAD SDA_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IB2\(0\)_PAD IB2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_LCD_1\(0\)_PAD Rx_LCD_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_LCD_1\(0\).pad_out Tx_LCD_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_LCD_1\(0\)_PAD Tx_LCD_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_LCD_2\(0\).pad_out Tx_LCD_2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_LCD_2\(0\)_PAD Tx_LCD_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_LCD_2\(0\)_PAD Rx_LCD_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_Print\(0\)_PAD Rx_Print\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IB1\(0\)_PAD IB1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_WP\(0\)_PAD Pin_WP\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_LP\(0\)_PAD Rx_LP\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_LP\(0\).pad_out Tx_LP\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_LP\(0\)_PAD Tx_LP\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_1\(0\)_PAD Pin_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_2\(0\)_PAD Pin_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_3\(0\)_PAD Pin_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_4\(0\)_PAD Pin_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_5\(0\)_PAD Pin_5\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
