#include <iostream>
#include <string.h>
using namespace std;

enum class op_type{
  //undefined
  Undefine,

  //Reserved
  Reserved_UDF,

  //SME
  SME_OuterProduct_64bit_FP64_FMOPA,
  SME_OuterProduct_64bit_FP64_FMOPS,

  SME_OuterProduct_64bit_Int16_FMOPA,
  SME_OuterProduct_64bit_Int16_FMOPS,
  SME_OuterProduct_64bit_Int16_SUMOPA,
  SME_OuterProduct_64bit_Int16_SUMOPS,
  SME_OuterProduct_64bit_Int16_USMOPA,
  SME_OuterProduct_64bit_Int16_USMOPS,
  SME_OuterProduct_64bit_Int16_UMOPA,
  SME_OuterProduct_64bit_Int16_UMOPS,

  SME_FP_OuterProduct_32bit_FP32_FMOPA,
  SME_FP_OuterProduct_32bit_FP32_FMOPS,
  SME_FP_OuterProduct_32bit_Widning_BF16_BFMOPA,
  SME_FP_OuterProduct_32bit_Widning_BF16_BFMOPS,
  SME_FP_OuterProduct_32bit_FP16_Widning_FMOPA,
  SME_FP_OuterProduct_32bit_FP16_Widning_FMOPS,

  SME_2_Binary_OuterProduct_32bit_BMOPA,
  SME_2_Binary_OuterProduct_32bit_BMOPS,

  SME_Integer_Outer_Product_32bit_Int16_2Way_SMOPA,
  SME_Integer_Outer_Product_32bit_Int16_2Way_SMOPS,
  SME_Integer_Outer_Product_32bit_Int16_2Way_UMOPA,
  SME_Integer_Outer_Product_32bit_Int16_2Way_UMOPS,
  SME_Integer_Outer_Product_32bit_Int8_SMOPA,
  SME_Integer_Outer_Product_32bit_Int8_SMOPS,
  SME_Integer_Outer_Product_32bit_Int8_SUMOPA,
  SME_Integer_Outer_Product_32bit_Int8_SUMOPS,
  SME_Integer_Outer_Product_32bit_Int8_USMOPA,
  SME_Integer_Outer_Product_32bit_Int8_USMOPS,
  SME_Integer_Outer_Product_32bit_Int8_UMOPA,
  SME_Integer_Outer_Product_32bit_Int8_UMOPS,

  SME_2_MultiVector_Memory_Continguous_Load_sps_2Register_LD1B,
  SME_2_MultiVector_Memory_Continguous_Load_sps_2Register_LDNT1B,
  SME_2_MultiVector_Memory_Continguous_Load_sps_2Register_LD1H,
  SME_2_MultiVector_Memory_Continguous_Load_sps_2Register_LDNT1H,
  SME_2_MultiVector_Memory_Continguous_Load_sps_2Register_LD1W,
  SME_2_MultiVector_Memory_Continguous_Load_sps_2Register_LDNT1W,
  SME_2_MultiVector_Memory_Continguous_Load_sps_2Register_LD1D,
  SME_2_MultiVector_Memory_Continguous_Load_sps_2Register_LDNT1D,
  SME_2_MultiVector_Memory_Continguous_Load_sps_4Register_LD1B,
  SME_2_MultiVector_Memory_Continguous_Load_sps_4Register_LDNT1B,
  SME_2_MultiVector_Memory_Continguous_Load_sps_4Register_LD1H,
  SME_2_MultiVector_Memory_Continguous_Load_sps_4Register_LDNT1H,
  SME_2_MultiVector_Memory_Continguous_Load_sps_4Register_LD1W,
  SME_2_MultiVector_Memory_Continguous_Load_sps_4Register_LDNT1W,
  SME_2_MultiVector_Memory_Continguous_Load_sps_4Register_LD1D,
  SME_2_MultiVector_Memory_Continguous_Load_sps_4Register_LDNT1D,
  SME_2_MultiVector_Memory_Continguous_Store_sps_2Register_ST1B,
  SME_2_MultiVector_Memory_Continguous_Store_sps_2Register_STNT1B,
  SME_2_MultiVector_Memory_Continguous_Store_sps_2Register_ST1H,
  SME_2_MultiVector_Memory_Continguous_Store_sps_2Register_STNT1H,
  SME_2_MultiVector_Memory_Continguous_Store_sps_2Register_ST1W,
  SME_2_MultiVector_Memory_Continguous_Store_sps_2Register_STNT1W,
  SME_2_MultiVector_Memory_Continguous_Store_sps_2Register_ST1D,
  SME_2_MultiVector_Memory_Continguous_Store_sps_2Register_STNT1D,
  SME_2_MultiVector_Memory_Continguous_Store_sps_4Register_ST1B,
  SME_2_MultiVector_Memory_Continguous_Store_sps_4Register_STNT1B,
  SME_2_MultiVector_Memory_Continguous_Store_sps_4Register_ST1H,
  SME_2_MultiVector_Memory_Continguous_Store_sps_4Register_STNT1H,
  SME_2_MultiVector_Memory_Continguous_Store_sps_4Register_ST1W,
  SME_2_MultiVector_Memory_Continguous_Store_sps_4Register_STNT1W,
  SME_2_MultiVector_Memory_Continguous_Store_sps_4Register_ST1D,
  SME_2_MultiVector_Memory_Continguous_Store_sps_4Register_STNT1D,
  SME_2_MultiVector_Memory_Continguous_Load_spi_2Register_LD1B,
  SME_2_MultiVector_Memory_Continguous_Load_spi_2Register_LDNT1B,
  SME_2_MultiVector_Memory_Continguous_Load_spi_2Register_LD1H,
  SME_2_MultiVector_Memory_Continguous_Load_spi_2Register_LDNT1H,
  SME_2_MultiVector_Memory_Continguous_Load_spi_2Register_LD1W,
  SME_2_MultiVector_Memory_Continguous_Load_spi_2Register_LDNT1W,
  SME_2_MultiVector_Memory_Continguous_Load_spi_2Register_LD1D,
  SME_2_MultiVector_Memory_Continguous_Load_spi_2Register_LDNT1D,
  SME_2_MultiVector_Memory_Continguous_Load_spi_4Register_LD1B,
  SME_2_MultiVector_Memory_Continguous_Load_spi_4Register_LDNT1B,
  SME_2_MultiVector_Memory_Continguous_Load_spi_4Register_LD1H,
  SME_2_MultiVector_Memory_Continguous_Load_spi_4Register_LDNT1H,
  SME_2_MultiVector_Memory_Continguous_Load_spi_4Register_LD1W,
  SME_2_MultiVector_Memory_Continguous_Load_spi_4Register_LDNT1W,
  SME_2_MultiVector_Memory_Continguous_Load_spi_4Register_LD1D,
  SME_2_MultiVector_Memory_Continguous_Load_spi_4Register_LDNT1D,
  SME_2_MultiVector_Memory_Continguous_Store_spi_2Register_ST1B,
  SME_2_MultiVector_Memory_Continguous_Store_spi_2Register_STNT1B,
  SME_2_MultiVector_Memory_Continguous_Store_spi_2Register_ST1H,
  SME_2_MultiVector_Memory_Continguous_Store_spi_2Register_STNT1H,
  SME_2_MultiVector_Memory_Continguous_Store_spi_2Register_ST1W,
  SME_2_MultiVector_Memory_Continguous_Store_spi_2Register_STNT1W,
  SME_2_MultiVector_Memory_Continguous_Store_spi_2Register_ST1D,
  SME_2_MultiVector_Memory_Continguous_Store_spi_2Register_STNT1D,
  SME_2_MultiVector_Memory_Continguous_Store_spi_4Register_ST1B,
  SME_2_MultiVector_Memory_Continguous_Store_spi_4Register_STNT1B,
  SME_2_MultiVector_Memory_Continguous_Store_spi_4Register_ST1H,
  SME_2_MultiVector_Memory_Continguous_Store_spi_4Register_STNT1H,
  SME_2_MultiVector_Memory_Continguous_Store_spi_4Register_ST1W,
  SME_2_MultiVector_Memory_Continguous_Store_spi_4Register_STNT1W,
  SME_2_MultiVector_Memory_Continguous_Store_spi_4Register_ST1D,
  SME_2_MultiVector_Memory_Continguous_Store_spi_4Register_STNT1D,

  SME_2_MultiVector_Memory_Strided_Load_sps_2Register_LD1B,
  SME_2_MultiVector_Memory_Strided_Load_sps_2Register_LDNT1B,
  SME_2_MultiVector_Memory_Strided_Load_sps_2Register_LD1H,
  SME_2_MultiVector_Memory_Strided_Load_sps_2Register_LDNT1H,
  SME_2_MultiVector_Memory_Strided_Load_sps_2Register_LD1W,
  SME_2_MultiVector_Memory_Strided_Load_sps_2Register_LDNT1W,
  SME_2_MultiVector_Memory_Strided_Load_sps_2Register_LD1D,
  SME_2_MultiVector_Memory_Strided_Load_sps_2Register_LDNT1D,
  SME_2_MultiVector_Memory_Strided_Load_sps_4Register_LD1B,
  SME_2_MultiVector_Memory_Strided_Load_sps_4Register_LDNT1B,
  SME_2_MultiVector_Memory_Strided_Load_sps_4Register_LD1H,
  SME_2_MultiVector_Memory_Strided_Load_sps_4Register_LDNT1H,
  SME_2_MultiVector_Memory_Strided_Load_sps_4Register_LD1W,
  SME_2_MultiVector_Memory_Strided_Load_sps_4Register_LDNT1W,
  SME_2_MultiVector_Memory_Strided_Load_sps_4Register_LD1D,
  SME_2_MultiVector_Memory_Strided_Load_sps_4Register_LDNT1D,
  SME_2_MultiVector_Memory_Strided_Store_sps_2Register_ST1B,
  SME_2_MultiVector_Memory_Strided_Store_sps_2Register_STNT1B,
  SME_2_MultiVector_Memory_Strided_Store_sps_2Register_ST1H,
  SME_2_MultiVector_Memory_Strided_Store_sps_2Register_STNT1H,
  SME_2_MultiVector_Memory_Strided_Store_sps_2Register_ST1W,
  SME_2_MultiVector_Memory_Strided_Store_sps_2Register_STNT1W,
  SME_2_MultiVector_Memory_Strided_Store_sps_2Register_ST1D,
  SME_2_MultiVector_Memory_Strided_Store_sps_2Register_STNT1D,
  SME_2_MultiVector_Memory_Strided_Store_sps_4Register_ST1B,
  SME_2_MultiVector_Memory_Strided_Store_sps_4Register_STNT1B,
  SME_2_MultiVector_Memory_Strided_Store_sps_4Register_ST1H,
  SME_2_MultiVector_Memory_Strided_Store_sps_4Register_STNT1H,
  SME_2_MultiVector_Memory_Strided_Store_sps_4Register_ST1W,
  SME_2_MultiVector_Memory_Strided_Store_sps_4Register_STNT1W,
  SME_2_MultiVector_Memory_Strided_Store_sps_4Register_ST1D,
  SME_2_MultiVector_Memory_Strided_Store_sps_4Register_STNT1D,
  SME_2_MultiVector_Memory_Strided_Load_spi_2Register_LD1B,
  SME_2_MultiVector_Memory_Strided_Load_spi_2Register_LDNT1B,
  SME_2_MultiVector_Memory_Strided_Load_spi_2Register_LD1H,
  SME_2_MultiVector_Memory_Strided_Load_spi_2Register_LDNT1H,
  SME_2_MultiVector_Memory_Strided_Load_spi_2Register_LD1W,
  SME_2_MultiVector_Memory_Strided_Load_spi_2Register_LDNT1W,
  SME_2_MultiVector_Memory_Strided_Load_spi_2Register_LD1D,
  SME_2_MultiVector_Memory_Strided_Load_spi_2Register_LDNT1D,
  SME_2_MultiVector_Memory_Strided_Load_spi_4Register_LD1B,
  SME_2_MultiVector_Memory_Strided_Load_spi_4Register_LDNT1B,
  SME_2_MultiVector_Memory_Strided_Load_spi_4Register_LD1H,
  SME_2_MultiVector_Memory_Strided_Load_spi_4Register_LDNT1H,
  SME_2_MultiVector_Memory_Strided_Load_spi_4Register_LD1W,
  SME_2_MultiVector_Memory_Strided_Load_spi_4Register_LDNT1W,
  SME_2_MultiVector_Memory_Strided_Load_spi_4Register_LD1D,
  SME_2_MultiVector_Memory_Strided_Load_spi_4Register_LDNT1D,
  SME_2_MultiVector_Memory_Strided_Store_spi_2Register_ST1B,
  SME_2_MultiVector_Memory_Strided_Store_spi_2Register_STNT1B,
  SME_2_MultiVector_Memory_Strided_Store_spi_2Register_ST1H,
  SME_2_MultiVector_Memory_Strided_Store_spi_2Register_STNT1H,
  SME_2_MultiVector_Memory_Strided_Store_spi_2Register_ST1W,
  SME_2_MultiVector_Memory_Strided_Store_spi_2Register_STNT1W,
  SME_2_MultiVector_Memory_Strided_Store_spi_2Register_ST1D,
  SME_2_MultiVector_Memory_Strided_Store_spi_2Register_STNT1D,
  SME_2_MultiVector_Memory_Strided_Store_spi_4Register_ST1B,
  SME_2_MultiVector_Memory_Strided_Store_spi_4Register_STNT1B,
  SME_2_MultiVector_Memory_Strided_Store_spi_4Register_ST1H,
  SME_2_MultiVector_Memory_Strided_Store_spi_4Register_STNT1H,
  SME_2_MultiVector_Memory_Strided_Store_spi_4Register_ST1W,
  SME_2_MultiVector_Memory_Strided_Store_spi_4Register_STNT1W,
  SME_2_MultiVector_Memory_Strided_Store_spi_4Register_ST1D,
  SME_2_MultiVector_Memory_Strided_Store_spi_4Register_STNT1D,

  SME_MoveIntoArray_MOVA_2Register,
  SME_MoveIntoArray_MOVA_4Register,
  SME_MoveIntoArray_MoveVectorToArray,
  SME_MoveIntoArray_2_MoveVectorToTitle_2Register,
  SME_MoveIntoArray_2_MoveVectorToTitle_4Register,

  SME_MoveFromArray_MOVA_2Register,
  SME_MoveFromArray_MOVA_4Register,
  SME_MoveFromArray_MoveArrayToVector,
  SME_MoveFromArray_2_MoveTitleToVector_2Register,
  SME_MoveFromArray_2_MoveTitleToVector_4Register,

  SME_AddVectorToArray_ADDHA_FEAT_SME,
  SME_AddVectorToArray_ADDVA_FEAT_SME,
  SME_AddVectorToArray_ADDHA_FEAT_SME_I16I64,
  SME_AddVectorToArray_ADDVA_FEAT_SME_I16I64,

  SME_Zero,

  SME_2_Zero_LookupTable,

  SME_2_Move_LookupTable_From_MOVT,
  SME_2_Move_LookupTable_Into_MOVT,

  SME_2_Expand_LookupTable_Continguous_4Register_LUTI4,
  SME_2_Expand_LookupTable_Continguous_4Register_LUTI2,
  SME_2_Expand_LookupTable_Continguous_2Register_LUTI4,
  SME_2_Expand_LookupTable_Continguous_2Register_LUTI2,
  SME_2_Expand_LookupTable_Continguous_1Register_LUTI4,
  SME_2_Expand_LookupTable_Continguous_1Register_LUTI2,

  SME_2_MultiVector_Indexed_1Register_longMLA_32bit_SMLALL,
  SME_2_MultiVector_Indexed_1Register_longMLA_32bit_USMLALL,
  SME_2_MultiVector_Indexed_1Register_longMLA_32bit_SMLSLL,
  SME_2_MultiVector_Indexed_1Register_longMLA_32bit_UMLALL,
  SME_2_MultiVector_Indexed_1Register_longMLA_32bit_SUMLALL,
  SME_2_MultiVector_Indexed_1Register_longMLA_32bit_UMLSLL,
  SME_2_MultiVector_Indexed_1Register_longMLA_64bit_SMLALL,
  SME_2_MultiVector_Indexed_1Register_longMLA_64bit_SMLSLL,
  SME_2_MultiVector_Indexed_1Register_longMLA_64bit_UMLALL,
  SME_2_MultiVector_Indexed_1Register_longMLA_64bit_UMLSLL,
  SME_2_MultiVector_Indexed_1Register_longFMA_FMLAL,
  SME_2_MultiVector_Indexed_1Register_longFMA_FMLSL,
  SME_2_MultiVector_Indexed_1Register_longFMA_BFMLAL,
  SME_2_MultiVector_Indexed_1Register_longFMA_BFMLSL,
  SME_2_MultiVector_Indexed_1Register_longMLA_SMLAL,
  SME_2_MultiVector_Indexed_1Register_longMLA_SMLSL,
  SME_2_MultiVector_Indexed_1Register_longMLA_UMLAL,
  SME_2_MultiVector_Indexed_1Register_longMLA_UMLSL,

  SME_2_MultiVector_Indexed_2Register_llongMLA_ts_32bit_SMLALL,
  SME_2_MultiVector_Indexed_2Register_llongMLA_ts_32bit_SMLSLL,
  SME_2_MultiVector_Indexed_2Register_llongMLA_ts_32bit_UMLALL,
  SME_2_MultiVector_Indexed_2Register_llongMLA_ts_32bit_UMLSLL,
  SME_2_MultiVector_Indexed_2Register_llongMLA_ts_32bit_USMLALL,
  SME_2_MultiVector_Indexed_2Register_llongMLA_ts_32bit_SUMLALL,
  SME_2_MultiVector_Indexed_2Register_Ternary_32bit_FMLA,
  SME_2_MultiVector_Indexed_2Register_Ternary_32bit_FVDOT,
  SME_2_MultiVector_Indexed_2Register_Ternary_32bit_FMLS,
  SME_2_MultiVector_Indexed_2Register_Ternary_32bit_BFVDOT,
  SME_2_MultiVector_Indexed_2Register_Ternary_32bit_SVDOT,
  SME_2_MultiVector_Indexed_2Register_Ternary_32bit_UVDOT,
  SME_2_MultiVector_Indexed_2Register_Ternary_32bit_SDOT2,
  SME_2_MultiVector_Indexed_2Register_Ternary_32bit_FDOT,
  SME_2_MultiVector_Indexed_2Register_Ternary_32bit_UDOT,
  SME_2_MultiVector_Indexed_2Register_Ternary_32bit_BFDOT,
  SME_2_MultiVector_Indexed_2Register_Ternary_32bit_SDOT4,
  SME_2_MultiVector_Indexed_2Register_Ternary_32bit_USDOT,
  SME_2_MultiVector_Indexed_2Register_Ternary_32bit_UDOT,
  SME_2_MultiVector_Indexed_2Register_Ternary_32bit_SUDOT,
  SME_2_MultiVector_Indexed_2Register_llongMLA_ts_64bit_SMLALL,
  SME_2_MultiVector_Indexed_2Register_llongMLA_ts_64bit_SMLSLL,
  SME_2_MultiVector_Indexed_2Register_llongMLA_ts_64bit_UMLALL,
  SME_2_MultiVector_Indexed_2Register_llongMLA_ts_64bit_UMLSLL,
  SME_2_MultiVector_Indexed_2Register_longFMA_ts_FMLAL,
  SME_2_MultiVector_Indexed_2Register_longFMA_ts_FMLSL,
  SME_2_MultiVector_Indexed_2Register_longFMA_ts_BFMLAL,
  SME_2_MultiVector_Indexed_2Register_longFMA_ts_BFMLSL,
  SME_2_MultiVector_Indexed_2Register_Ternary_64bit_FMLA,
  SME_2_MultiVector_Indexed_2Register_Ternary_64bit_SDOT,
  SME_2_MultiVector_Indexed_2Register_Ternary_64bit_FMLS,
  SME_2_MultiVector_Indexed_2Register_Ternary_64bit_UDOT,
  SME_2_MultiVector_Indexed_2Register_longMLA_ts_SMLAL,
  SME_2_MultiVector_Indexed_2Register_longMLA_ts_SMLSL,
  SME_2_MultiVector_Indexed_2Register_longMLA_ts_UMLAL,
  SME_2_MultiVector_Indexed_2Register_longMLA_ts_UMLSL,

  SME_2_MultiVector_Indexed_4Register_llongMLA_fs_32bit_SMLALL,
  SME_2_MultiVector_Indexed_4Register_llongMLA_fs_32bit_SMLSLL,
  SME_2_MultiVector_Indexed_4Register_llongMLA_fs_32bit_UMLALL,
  SME_2_MultiVector_Indexed_4Register_llongMLA_fs_32bit_UMLSLL,
  SME_2_MultiVector_Indexed_4Register_llongMLA_fs_32bit_USMLALL,
  SME_2_MultiVector_Indexed_4Register_llongMLA_fs_32bit_SUMLALL,
  SME_2_MultiVector_Indexed_4Register_Ternary_32bit_FMLA,
  SME_2_MultiVector_Indexed_4Register_Ternary_32bit_FMLS,
  SME_2_MultiVector_Indexed_4Register_Ternary_32bit_SVDOT,
  SME_2_MultiVector_Indexed_4Register_Ternary_32bit_USVDOT,
  SME_2_MultiVector_Indexed_4Register_Ternary_32bit_UVDOT,
  SME_2_MultiVector_Indexed_4Register_Ternary_32bit_SUVDOT,
  SME_2_MultiVector_Indexed_4Register_Ternary_32bit_SDOT2,
  SME_2_MultiVector_Indexed_4Register_Ternary_32bit_FDOT,
  SME_2_MultiVector_Indexed_4Register_Ternary_32bit_UDOT2,
  SME_2_MultiVector_Indexed_4Register_Ternary_32bit_BFDOT,
  SME_2_MultiVector_Indexed_4Register_Ternary_32bit_SDOT4,
  SME_2_MultiVector_Indexed_4Register_Ternary_32bit_USDOT,
  SME_2_MultiVector_Indexed_4Register_Ternary_32bit_UDOT4,
  SME_2_MultiVector_Indexed_4Register_Ternary_32bit_SUDOT,
  SME_2_MultiVector_Indexed_4Register_llongMLA_fs_64bit_SMLALL,
  SME_2_MultiVector_Indexed_4Register_llongMLA_fs_64bit_SMLSLL,
  SME_2_MultiVector_Indexed_4Register_llongMLA_fs_64bit_UMLALL,
  SME_2_MultiVector_Indexed_4Register_llongMLA_fs_64bit_UMLSLL,
  SME_2_MultiVector_Indexed_4Register_longFMA_fs_FMLAL,
  SME_2_MultiVector_Indexed_4Register_longFMA_fs_FMLSL,
  SME_2_MultiVector_Indexed_4Register_longFMA_fs_BFMLAL,
  SME_2_MultiVector_Indexed_4Register_longFMA_fs_BFMLSL,
  SME_2_MultiVector_Indexed_4Register_Ternary_64bit_FMLA,
  SME_2_MultiVector_Indexed_4Register_Ternary_64bit_SDOT,
  SME_2_MultiVector_Indexed_4Register_Ternary_64bit_FMLS,
  SME_2_MultiVector_Indexed_4Register_Ternary_64bit_UDOT,
  SME_2_MultiVector_Indexed_4Register_Ternary_64bit_SVDOT,
  SME_2_MultiVector_Indexed_4Register_Ternary_64bit_UVDOT,
  SME_2_MultiVector_Indexed_4Register_longMLA_fs_SMLAL,
  SME_2_MultiVector_Indexed_4Register_longMLA_fs_SMLSL,
  SME_2_MultiVector_Indexed_4Register_longMLA_fs_UMLAL,
  SME_2_MultiVector_Indexed_4Register_longMLA_fs_UMLSL,

  SME_2_MultiVector_SVE_Select_SEL,

  SME_2_MultiVector_SVE_Constructive_Binary_QuadwordsZIP_2Register_ZIP,
  SME_2_MultiVector_SVE_Constructive_Binary_QuadwordsZIP_2Register_UZP,
  SME_2_MultiVector_SVE_Constructive_Binary_SaturatingShiftRight_2Register_SQRSHR,
  SME_2_MultiVector_SVE_Constructive_Binary_SaturatingShiftRight_2Register_UQRSHR,
  SME_2_MultiVector_SVE_Constructive_Binary_SaturatingShiftRight_2Register_SQRSHRU,
  SME_2_MultiVector_SVE_Constructive_Binary_FCLAMP,
  SME_2_MultiVector_SVE_Constructive_Binary_CLAMP_2Register_SCLAMP,
  SME_2_MultiVector_SVE_Constructive_Binary_CLAMP_2Register_UCLAMP,
  SME_2_MultiVector_SVE_Constructive_Binary_CLAMP_4Register_SCLAMP,
  SME_2_MultiVector_SVE_Constructive_Binary_CLAMP_4Register_UCLAMP,
  SME_2_MultiVector_SVE_Constructive_Binary_ZIP_2Register_ZIP,
  SME_2_MultiVector_SVE_Constructive_Binary_ZIP_2Register_UZP,
  SME_2_MultiVector_SVE_Constructive_Binary_SaturatingShiftRight_4Register_SQRSHR,
  SME_2_MultiVector_SVE_Constructive_Binary_SaturatingShiftRight_4Register_UQRSHR,
  SME_2_MultiVector_SVE_Constructive_Binary_SaturatingShiftRight_4Register_SQRSHRU,
  SME_2_MultiVector_SVE_Constructive_Binary_SaturatingShiftRight_4Register_SQRSHRN,
  SME_2_MultiVector_SVE_Constructive_Binary_SaturatingShiftRight_4Register_UQRSHRN,
  SME_2_MultiVector_SVE_Constructive_Binary_SaturatingShiftRight_4Register_SQRSHRUN,

  SME_2_MultiVector_SVE_Constructive_Unary_FPToIntConvert_2Register_FCVTZS,
  SME_2_MultiVector_SVE_Constructive_Unary_FPToIntConvert_2Register_FCVTZU,
  SME_2_MultiVector_SVE_Constructive_Unary_IntToFP_2Register_SCVTF,
  SME_2_MultiVector_SVE_Constructive_Unary_IntToFP_2Register_UCVTF,
  SME_2_MultiVector_SVE_Constructive_Unary_FPToIntConvert_4Register_FCVTZS,
  SME_2_MultiVector_SVE_Constructive_Unary_FPToIntConvert_4Register_FCVTZU,
  SME_2_MultiVector_SVE_Constructive_Unary_IntToFP_4Register_SCVTF,
  SME_2_MultiVector_SVE_Constructive_Unary_IntToFP_4Register_UCVTF,
  SME_2_MultiVector_SVE_Constructive_Unary_QuadwordZIP_4Register_ZIP,
  SME_2_MultiVector_SVE_Constructive_Unary_QuadwordZIP_4Register_UZP,
  SME_2_MultiVector_SVE_Constructive_Unary_FPdownConvert_2Register_FCVT,
  SME_2_MultiVector_SVE_Constructive_Unary_FPdownConvert_2Register_FCVTN,
  SME_2_MultiVector_SVE_Constructive_Unary_FPdownConvert_2Register_BFCVT,
  SME_2_MultiVector_SVE_Constructive_Unary_FPdownConvert_2Register_BFCVTN,
  SME_2_MultiVector_SVE_Constructive_Unary_IntDownConvert_2Regiter_SQCVT,
  SME_2_MultiVector_SVE_Constructive_Unary_IntDownConvert_2Regiter_UQCVT,
  SME_2_MultiVector_SVE_Constructive_Unary_IntDownConvert_2Regiter_SQCVTU,
  SME_2_MultiVector_SVE_Constructive_Unary_Unpack_2Register_SUNPK,
  SME_2_MultiVector_SVE_Constructive_Unary_Unpack_2Register_UUNPK,
  SME_2_MultiVector_SVE_Constructive_Unary_FRINT_2Register_FRINTN,
  SME_2_MultiVector_SVE_Constructive_Unary_FRINT_2Register_FRINTP,
  SME_2_MultiVector_SVE_Constructive_Unary_FRINT_2Register_FRINTM,
  SME_2_MultiVector_SVE_Constructive_Unary_FRINT_2Register_FRINTA,
  SME_2_MultiVector_SVE_Constructive_Unary_IntDownConvert_4Register_SQCVT,
  SME_2_MultiVector_SVE_Constructive_Unary_IntDownConvert_4Register_UQCVT,
  SME_2_MultiVector_SVE_Constructive_Unary_IntDownConvert_4Register_SQCVTN,
  SME_2_MultiVector_SVE_Constructive_Unary_IntDownConvert_4Register_UQCVTN,
  SME_2_MultiVector_SVE_Constructive_Unary_IntDownConvert_4Register_SQCVTU,
  SME_2_MultiVector_SVE_Constructive_Unary_IntDownConvert_4Register_SQCVTUN,
  SME_2_MultiVector_SVE_Constructive_Unary_Unpack_4Register_SUNPK,
  SME_2_MultiVector_SVE_Constructive_Unary_Unpack_4Register_UUNPK,
  SME_2_MultiVector_SVE_Constructive_Unary_ZIP_4Register_ZIP,
  SME_2_MultiVector_SVE_Constructive_Unary_ZIP_4Register_UZP,
  SME_2_MultiVector_SVE_Constructive_Unary_FRINT_4Register_FRINTN,
  SME_2_MultiVector_SVE_Constructive_Unary_FRINT_4Register_FRINTP,
  SME_2_MultiVector_SVE_Constructive_Unary_FRINT_4Register_FRINTM,
  SME_2_MultiVector_SVE_Constructive_Unary_FRINT_4Register_FRINTA,
  
  SME_2_MultiVector_MultiVector_SVE_Destructive_2Register_IntMinMax_SMAX,
  SME_2_MultiVector_MultiVector_SVE_Destructive_2Register_IntMinMax_UMAX,
  SME_2_MultiVector_MultiVector_SVE_Destructive_2Register_IntMinMax_SMIN,
  SME_2_MultiVector_MultiVector_SVE_Destructive_2Register_IntMinMax_UMIN,
  SME_2_MultiVector_MultiVector_SVE_Destructive_2Register_FPMinMax_FMAX,
  SME_2_MultiVector_MultiVector_SVE_Destructive_2Register_FPMinMax_FMIN,
  SME_2_MultiVector_MultiVector_SVE_Destructive_2Register_FPMinMax_FMAXNM,
  SME_2_MultiVector_MultiVector_SVE_Destructive_2Register_FPMinMax_FMINNM,
  SME_2_MultiVector_MultiVector_SVE_Destructive_2Register_Shift_SRSHL,
  SME_2_MultiVector_MultiVector_SVE_Destructive_2Register_Shift_URSHL,
  SME_2_MultiVector_MultiVector_SVE_Destructive_2Register_SQDMULH,

  SME_2_MultiVector_MultiVector_SVE_Destructive_4Register_IntMinMax_SMAX,
  SME_2_MultiVector_MultiVector_SVE_Destructive_4Register_IntMinMax_UMAX,
  SME_2_MultiVector_MultiVector_SVE_Destructive_4Register_IntMinMax_SMIN,
  SME_2_MultiVector_MultiVector_SVE_Destructive_4Register_IntMinMax_UMIN,
  SME_2_MultiVector_MultiVector_SVE_Destructive_4Register_FPMinMax_FMAX,
  SME_2_MultiVector_MultiVector_SVE_Destructive_4Register_FPMinMax_FMIN,
  SME_2_MultiVector_MultiVector_SVE_Destructive_4Register_FPMinMax_FMAXNM,
  SME_2_MultiVector_MultiVector_SVE_Destructive_4Register_FPMinMax_FMINNM,
  SME_2_MultiVector_MultiVector_SVE_Destructive_4Register_Shift_SRSHL,
  SME_2_MultiVector_MultiVector_SVE_Destructive_4Register_Shift_URSHL,
  SME_2_MultiVector_MultiVector_SVE_Destructive_4Register_SQDMULH,

  SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_2Register_IntMinMax_SMAX,
  SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_2Register_IntMinMax_UMAX,
  SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_2Register_IntMinMax_SMIN,
  SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_2Register_IntMinMax_UMIN,
  SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_2Register_FPMinMax_FMAX,
  SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_2Register_FPMinMax_FMIN,
  SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_2Register_FPMinMax_FMAXNM,
  SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_2Register_FPMinMax_FMINNM,
  SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_2Register_Shift_SRSHL,
  SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_2Register_Shift_URSHL,
  SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_2Register_ADD,
  SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_2Register_SQDMULH,

  SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_4Register_IntMinMax_SMAX,
  SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_4Register_IntMinMax_UMAX,
  SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_4Register_IntMinMax_SMIN,
  SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_4Register_IntMinMax_UMIN,
  SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_4Register_FPMinMax_FMAX,
  SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_4Register_FPMinMax_FMIN,
  SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_4Register_FPMinMax_FMAXNM,
  SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_4Register_FPMinMax_FMINNM,
  SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_4Register_Shift_SRSHL,
  SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_4Register_Shift_URSHL,
  SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_4Register_ADD,
  SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_4Register_SQDMULH,

  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longFMA_ts_FMLAL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longFMA_ts_FMLSL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longFMA_ts_BFMLAL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longFMA_ts_BFMLSL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_masv_longFMA_os_FMLAL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_masv_longFMA_os_FMLSL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_masv_longFMA_os_BFMLAL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_masv_longFMA_os_BFMLSL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_smm_DotProduct_2Register_USDOT,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_smm_DotProduct_2Register_SUDOT,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longFMA_fs_FMLAL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longFMA_fs_FMLSL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longFMA_fs_BFMLAL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longFMA_fs_BFMLSL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_smm_DotProduct_4Register_USDOT,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_smm_DotProduct_4Register_SUDOT,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longMLA_ts_SMLAL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longMLA_ts_SMLSL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longMLA_ts_UMLAL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longMLA_ts_UMLSL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_masv_longMLA_os_SMLAL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_masv_longMLA_os_SMLSL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_masv_longMLA_os_UMLAL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_masv_longMLA_os_UMLSL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_smtw_DotProduct_2Register_SDOT,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_smtw_DotProduct_2Register_UDOT,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longMLA_fs_SMLAL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longMLA_fs_SMLSL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longMLA_fs_UMLAL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longMLA_fs_UMLSL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_smtw_DotProduct_4Register_SDOT,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_smtw_DotProduct_4Register_UDOT,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_llongMLA_ts_SMLALL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_llongMLA_ts_SMLSLL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_llongMLA_ts_UMLALL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_llongMLA_ts_UMLSLL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_llongMLA_ts_USMLALL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_llongMLA_ts_SUMLALL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_masv_llongFMA_os_SMLALL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_masv_llongFMA_os_SMLSLL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_masv_llongFMA_os_UMLALL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_masv_llongFMA_os_UMLSLL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_masv_llongFMA_os_USMLALL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_FP_DotProduct_2Register_FDOT,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_FP_DotProduct_2Register_BFDOT,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_smfw_DotProduct_2Register_SDOT,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_smfw_DotProduct_2Register_UDOT,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_Ternary_FP_2Register_FMLA,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_Ternary_FP_2Register_FMLS,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_Ternary_Int_2Register_ADD,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_Ternary_Int_2Register_SUB,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_llongMLA_fs_SMLALL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_llongMLA_fs_SMLSLL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_llongMLA_fs_UMLALL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_llongMLA_fs_UMLSLL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_llongMLA_fs_USMLALL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_llongMLA_fs_SUMLALL,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_FP_DotProduct_4Register_FDOT,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_FP_DotProduct_4Register_BFDOT,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_smfw_DotProduct_4Register_SDOT,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_smfw_DotProduct_4Register_UDOT,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_Ternary_FP_4Register_FMLA,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_Ternary_FP_4Register_FMLS,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_Ternary_Int_4Register_ADD,
  SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_Ternary_Int_4Register_SUB,

  SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_longFMA_ts_FMLAL,
  SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_longFMA_ts_FMLSL,
  SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_longFMA_ts_BFMLAL,
  SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_longFMA_ts_BFMLSL,
  SME_2_MultiVector_Multiple_ArrayVectors_2Register_USDOT,
  SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_longMLA_ts_SMLAL,
  SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_longMLA_ts_SMLSL,
  SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_longMLA_ts_UMLAL,
  SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_longMLA_ts_UMLSL,
  SME_2_MultiVector_Multiple_ArrayVectors_2Register_mvtw_DotProduct_SDOT,
  SME_2_MultiVector_Multiple_ArrayVectors_2Register_mvtw_DotProduct_UDOT,
  SME_2_MultiVector_Multiple_ArrayVectors_2Register_mvb_FP_FADD,
  SME_2_MultiVector_Multiple_ArrayVectors_2Register_mvb_FP_FSUB,
  SME_2_MultiVector_Multiple_ArrayVectors_2Register_mvb_Int_ADD,
  SME_2_MultiVector_Multiple_ArrayVectors_2Register_mvb_Int_SUB,
  SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_llongMLA_ts_SMLALL,
  SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_llongMLA_ts_SMLSLL,
  SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_llongMLA_ts_UMLALL,
  SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_llongMLA_ts_UMLSLL,
  SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_llongMLA_ts_USMLALL,
  SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_FP_DotProduct_FDOT,
  SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_FP_DotProduct_BFDOT,
  SME_2_MultiVector_Multiple_ArrayVectors_2Register_mvfw_DotProduct_SDOT,
  SME_2_MultiVector_Multiple_ArrayVectors_2Register_mvfw_DotProduct_UDOT,
  SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_Ternary_FP_FMLA,
  SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_Ternary_FP_FMLS,
  SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_Ternary_Int_ADD,
  SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_Ternary_Int_SUB,

  SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_longFMA_fs_FMLAL,
  SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_longFMA_fs_FMLSL,
  SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_longFMA_fs_BFMLAL,
  SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_longFMA_fs_BFMLSL,
  SME_2_MultiVector_Multiple_ArrayVectors_4Register_USDOT,
  SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_longMLA_fs_SMLAL,
  SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_longMLA_fs_SMLSL,
  SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_longMLA_fs_UMLAL,
  SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_longMLA_fs_UMLSL,
  SME_2_MultiVector_Multiple_ArrayVectors_4Register_mvtw_DotProduct_SDOT,
  SME_2_MultiVector_Multiple_ArrayVectors_4Register_mvtw_DotProduct_UDOT,
  SME_2_MultiVector_Multiple_ArrayVectors_4Register_mvb_FP_FADD,
  SME_2_MultiVector_Multiple_ArrayVectors_4Register_mvb_FP_FSUB,
  SME_2_MultiVector_Multiple_ArrayVectors_4Register_mvb_Int_ADD,
  SME_2_MultiVector_Multiple_ArrayVectors_4Register_mvb_Int_SUB,
  SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_llongMLA_fs_SMLALL,
  SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_llongMLA_fs_SMLSLL,
  SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_llongMLA_fs_UMLALL,
  SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_llongMLA_fs_UMLSLL,
  SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_llongMLA_fs_USMLALL,
  SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_FP_DotProduct_FDOT,
  SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_FP_DotProduct_BFDOT,
  SME_2_MultiVector_Multiple_ArrayVectors_4Register_mvfw_DotProduct_SDOT,
  SME_2_MultiVector_Multiple_ArrayVectors_4Register_mvfw_DotProduct_UDOT,
  SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_Ternary_FP_FMLA,
  SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_Ternary_FP_FMLS,
  SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_Ternary_Int_ADD,
  SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_Ternary_Int_SUB,
  
  SME_Memory_Load_ArrayVector_LD1B,
  SME_Memory_Load_ArrayVector_LD1H,
  SME_Memory_Load_ArrayVector_LD1W,
  SME_Memory_Load_ArrayVector_LD1D,
  SME_Memory_Store_ArrayVector_ST1B,
  SME_Memory_Store_ArrayVector_ST1H,
  SME_Memory_Store_ArrayVector_ST1W,
  SME_Memory_Store_ArrayVector_ST1D,
  SME_Memory_SaveAndRestoreArray_LDR,
  SME_Memory_SaveAndRestoreArray_STR,
  SME_Memory_LookupTable_LoadOrStore_LDR,
  SME_Memory_LookupTable_LoadOrStore_STR,
  SME_Memory_LD1Q,
  SME_Memory_ST1Q,
  
  //SVE 83
  SVE_Int_MultiAdd_Predicated_MAccumulateWritingAddressAddend_MLA,
  SVE_Int_MultiAdd_Predicated_MAccumulateWritingAddressAddend_MLS,
  SVE_Int_MultiAdd_Predicated_MAddWritingMultiplicand_MAD,
  SVE_Int_MultiAdd_Predicated_MAddWritingMultiplicand_MSB,

  SVE_Int_Binary_Arithmetic_Predicated_Int_AddSubVectors_ADD,
  SVE_Int_Binary_Arithmetic_Predicated_Int_AddSubVectors_SUB,
  SVE_Int_Binary_Arithmetic_Predicated_Int_AddSubVectors_SUBR,
  SVE_Int_Binary_Arithmetic_Predicated_Int_MinMaxDifference_SMAX,
  SVE_Int_Binary_Arithmetic_Predicated_Int_MinMaxDifference_UMAX,
  SVE_Int_Binary_Arithmetic_Predicated_Int_MinMaxDifference_SMIN,
  SVE_Int_Binary_Arithmetic_Predicated_Int_MinMaxDifference_UMIN,
  SVE_Int_Binary_Arithmetic_Predicated_Int_MinMaxDifference_SABD,
  SVE_Int_Binary_Arithmetic_Predicated_Int_MinMaxDifference_UABD,
  SVE_Int_Binary_Arithmetic_Predicated_Int_MultiplyVectors_MUL,
  SVE_Int_Binary_Arithmetic_Predicated_Int_MultiplyVectors_SMULH,
  SVE_Int_Binary_Arithmetic_Predicated_Int_MultiplyVectors_UMULH,
  SVE_Int_Binary_Arithmetic_Predicated_Int_DivideVectors_SDIV,
  SVE_Int_Binary_Arithmetic_Predicated_Int_DivideVectors_UDIV,
  SVE_Int_Binary_Arithmetic_Predicated_Int_DivideVectors_SDIVR,
  SVE_Int_Binary_Arithmetic_Predicated_Int_DivideVectors_UDIVR,
  SVE_Int_Binary_Arithmetic_Predicated_Bin_BitwiseLogicalOperations_ORR,
  SVE_Int_Binary_Arithmetic_Predicated_Bin_BitwiseLogicalOperations_EOR,
  SVE_Int_Binary_Arithmetic_Predicated_Bin_BitwiseLogicalOperations_AND,
  SVE_Int_Binary_Arithmetic_Predicated_Bin_BitwiseLogicalOperations_BIC,

  SVE_Int_Reduction_Int_AddReduction_SADDV,
  SVE_Int_Reduction_Int_AddReduction_UADDV,
  SVE_Int_Reduction_Int_MinMaxReduction_SMAXV,
  SVE_Int_Reduction_Int_MinMaxReduction_UMAXV,
  SVE_Int_Reduction_Int_MinMaxReduction_SMINV,
  SVE_Int_Reduction_Int_MinMaxReduction_UMINV,
  SVE_Int_Reduction_ConstructivePrefix_MOVPREFX,
  SVE_Int_Reduction_BitwiseLogicalOperation_ORV,
  SVE_Int_Reduction_BitwiseLogicalOperation_EORV,
  SVE_Int_Reduction_BitwiseLogicalOperation_ANDV,

  SVE_Bitwise_Shift_Predicated_byImmediate_ASR,
  SVE_Bitwise_Shift_Predicated_byImmediate_LSR,
  SVE_Bitwise_Shift_Predicated_byImmediate_LSL,
  SVE_Bitwise_Shift_Predicated_byImmediate_ASRD,
  SVE_Bitwise_Shift_Predicated_byImmediate_SQSHL,
  SVE_Bitwise_Shift_Predicated_byImmediate_UQSHL,
  SVE_Bitwise_Shift_Predicated_byImmediate_SRSHR,
  SVE_Bitwise_Shift_Predicated_byImmediate_URSHR,
  SVE_Bitwise_Shift_Predicated_byImmediate_SQSHLU,
  SVE_Bitwise_Shift_Predicated_byVector_ASR,
  SVE_Bitwise_Shift_Predicated_byVector_LSR,
  SVE_Bitwise_Shift_Predicated_byVector_LSL,
  SVE_Bitwise_Shift_Predicated_byVector_ASRR,
  SVE_Bitwise_Shift_Predicated_byVector_LSRR,
  SVE_Bitwise_Shift_Predicated_byVector_LSLR,
  SVE_Bitwise_Shift_Predicated_byWideElement_ASR,
  SVE_Bitwise_Shift_Predicated_byWideElement_LSR,
  SVE_Bitwise_Shift_Predicated_byWideElement_LSL,

  SVE_Int_Unary_Arithmetic_Predicated_Int_SXTx_BHW,
  SVE_Int_Unary_Arithmetic_Predicated_Int_UXTx_BHW,
  SVE_Int_Unary_Arithmetic_Predicated_Int_ABS,
  SVE_Int_Unary_Arithmetic_Predicated_Int_NEG,
  SVE_Int_Unary_Arithmetic_Predicated_Bin_CLS,
  SVE_Int_Unary_Arithmetic_Predicated_Bin_CLZ,
  SVE_Int_Unary_Arithmetic_Predicated_Bin_CNT,
  SVE_Int_Unary_Arithmetic_Predicated_Bin_CNOT,
  SVE_Int_Unary_Arithmetic_Predicated_Bin_FABS,
  SVE_Int_Unary_Arithmetic_Predicated_Bin_FNEG,
  SVE_Int_Unary_Arithmetic_Predicated_Bin_NOT,

  SVE_Int_AddSubVectors_UnPredicated_ADD,
  SVE_Int_AddSubVectors_UnPredicated_SUB,
  SVE_Int_AddSubVectors_UnPredicated_SQADD,
  SVE_Int_AddSubVectors_UnPredicated_UQADD,
  SVE_Int_AddSubVectors_UnPredicated_SQSUB,
  SVE_Int_AddSubVectors_UnPredicated_UQSUB,

  SVE_Bistwise_Logical_UnPredicated_Operations_AND,
  SVE_Bistwise_Logical_UnPredicated_Operations_ORR,
  SVE_Bistwise_Logical_UnPredicated_Operations_EOR,
  SVE_Bistwise_Logical_UnPredicated_Operations_BIC,
  SVE_Bistwise_Logical_UnPredicated_XAR,
  SVE_Bistwise_Logical_UnPredicated_TernaryOperations_EOR3,
  SVE_Bistwise_Logical_UnPredicated_TernaryOperations_BSL,
  SVE_Bistwise_Logical_UnPredicated_TernaryOperations_BCAX,
  SVE_Bistwise_Logical_UnPredicated_TernaryOperations_BSL1N,
  SVE_Bistwise_Logical_UnPredicated_TernaryOperations_BSL2N,
  SVE_Bistwise_Logical_UnPredicated_TernaryOperations_NBSL,

  SVE_IndexGeneration_Immediates_INDEX,
  SVE_IndexGeneration_ScalarAndImmediate_INDEX,
  SVE_IndexGeneration_ImmediateAndScalar_INDEX,
  SVE_IndexGeneration_Scalars_INDEX,

  SVE_StackAllocation_FrameAdjustment_ADDVL,
  SVE_StackAllocation_FrameAdjustment_ADDPL,
  SVE_StackAllocation_StreamingFrameAdjustment_ADDSVL,
  SVE_StackAllocation_StreamingFrameAdjustment_ADDSPL,
  SVE_StackAllocation_FrameSize_RDVL,
  SVE_StackAllocation_StreamingFrameSize_RDSVL,

  SVE_2_Int_Multiply_UnPredicated_Vectors_MUL,
  SVE_2_Int_Multiply_UnPredicated_Vectors_SMULH,
  SVE_2_Int_Multiply_UnPredicated_Vectors_UMULH,
  SVE_2_Int_Multiply_UnPredicated_Vectors_PMUL,
  SVE_2_Int_Multiply_UnPredicated_SignedSateratingDoublingHigh_SQDMULH,
  SVE_2_Int_Multiply_UnPredicated_SignedSateratingDoublingHigh_SQRDMULH,

  SVE_Bitwise_Shift_UnPredicated_WideElement_ASR,
  SVE_Bitwise_Shift_UnPredicated_WideElement_LSR,
  SVE_Bitwise_Shift_UnPredicated_WideElement_LSL,
  SVE_Bitwise_Shift_UnPredicated_Immediate_ASR,
  SVE_Bitwise_Shift_UnPredicated_Immediate_LSR,
  SVE_Bitwise_Shift_UnPredicated_Immediate_LSL,

  SVE_AddressGenration_ADR,

  SVE_Int_Misc_UnPredicated_FloatingPointTrigSelectCoefficient_FTSSEL,
  SVE_Int_Misc_UnPredicated_FloatingPointExponentialAccelerator_FEXPA,
  SVE_Int_Misc_UnPredicated_ConstructivePrefix_MOVPRFX,

  SVE_ElementCount_Saturating_IncDec_Vector_byElementCount_SQINCH,
  SVE_ElementCount_Saturating_IncDec_Vector_byElementCount_UQINCH,
  SVE_ElementCount_Saturating_IncDec_Vector_byElementCount_SQDECH,
  SVE_ElementCount_Saturating_IncDec_Vector_byElementCount_UQDECH,
  SVE_ElementCount_Saturating_IncDec_Vector_byElementCount_SQINCW,
  SVE_ElementCount_Saturating_IncDec_Vector_byElementCount_UQINCW,
  SVE_ElementCount_Saturating_IncDec_Vector_byElementCount_SQDECW,
  SVE_ElementCount_Saturating_IncDec_Vector_byElementCount_UQDECW,
  SVE_ElementCount_Saturating_IncDec_Vector_byElementCount_SQINCD,
  SVE_ElementCount_Saturating_IncDec_Vector_byElementCount_UQINCD,
  SVE_ElementCount_Saturating_IncDec_Vector_byElementCount_SQDECD,
  SVE_ElementCount_Saturating_IncDec_Vector_byElementCount_UQDECD,
  SVE_ElementCount_ElementCount_CNTx_BHWD,
  SVE_ElementCount_IncDec_Vector_byElementCount_INCx_HWD,
  SVE_ElementCount_IncDec_Vector_byElementCount_DEXx_HWD,
  SVE_ElementCount_IncDev_Register_byElementCount_INCx_BHWD,
  SVE_ElementCount_IncDev_Register_byElementCount_INCx_BHWD,
  SVE_ElementCount_Saturating_IncDec_Register_byElementCount_SQINCB,
  SVE_ElementCount_Saturating_IncDec_Register_byElementCount_UQINCB,
  SVE_ElementCount_Saturating_IncDec_Register_byElementCount_SQDECB,
  SVE_ElementCount_Saturating_IncDec_Register_byElementCount_UQDECB,
  SVE_ElementCount_Saturating_IncDec_Register_byElementCount_SQINCH,
  SVE_ElementCount_Saturating_IncDec_Register_byElementCount_UQINCH,
  SVE_ElementCount_Saturating_IncDec_Register_byElementCount_SQDECH,
  SVE_ElementCount_Saturating_IncDec_Register_byElementCount_SQDECH,
  SVE_ElementCount_Saturating_IncDec_Register_byElementCount_SQINCW,
  SVE_ElementCount_Saturating_IncDec_Register_byElementCount_UQINCW,
  SVE_ElementCount_Saturating_IncDec_Register_byElementCount_SQDECW,
  SVE_ElementCount_Saturating_IncDec_Register_byElementCount_UQDECW,
  SVE_ElementCount_Saturating_IncDec_Register_byElementCount_SQINCD,
  SVE_ElementCount_Saturating_IncDec_Register_byElementCount_UQINCD,
  SVE_ElementCount_Saturating_IncDec_Register_byElementCount_SQDECD,
  SVE_ElementCount_Saturating_IncDec_Register_byElementCount_UQDECD,

  SVE_Bitwise_Immediate_DUPM,
  SVE_Bitwise_Immediate_Logical_ORR,
  SVE_Bitwise_Immediate_Logical_EOR,
  SVE_Bitwise_Immediate_Logical_AND,

  SVE_Int_Wide_Immediate_Predicated_CopyInteger_Zeroing_CPY,
  SVE_Int_Wide_Immediate_Predicated_CopyInteger_Merging_CPY,
  SVE_Int_Wide_Immediate_Predicated_FCPY,

  SVE_DUP_Indexed_DUP,

  SVE_TableLookup_3s_TBL,
  SVE_TableLookup_3s_TBX,

  SVE_TBL,

  SVE_PermuteVector_UnPredicate_Scalar_DUP,
  SVE_PermuteVector_UnPredicate_Scalar_INSR,
  SVE_PermuteVector_UnPredicate_UnpackVectorElements_SUNPKHI,
  SVE_PermuteVector_UnPredicate_UnpackVectorElements_UUNPKHI,
  SVE_PermuteVector_UnPredicate_SIMD_FP_Scalar_INSR,
  SVE_PermuteVector_UnPredicate_Vector_REV,

  SVE_Permute_Predicate_UnpackElement_PUNPKxx_HI_LO,
  SVE_Permute_Predicate_PremuteElement_ZIPx_12,
  SVE_Permute_Predicate_PremuteElement_UZPx_12,
  SVE_Permute_Predicate_PremuteElement_TRNx_12,
  SVE_Permute_Predicate_REV,

  SVE_PermuteVectorElements_ZIPx_12,
  SVE_PermuteVectorElements_UZPx_12,
  SVE_PermuteVectorElements_TRNx_12,

  SVE_PermuteVector_Predicate_SIMD_FP_Scalar_CPY,
  SVE_PermuteVector_Predicate_COMPACT,
  SVE_PermuteVector_Predicate_ExtractElementToGeneralRegister_LASTA,
  SVE_PermuteVector_Predicate_ExtractElementToGeneralRegister_LASTB,
  SVE_PermuteVector_Predicate_ExtractElementToSIMDandFPscalarRegister_LASTA,
  SVE_PermuteVector_Predicate_ExtractElementToSIMDandFPscalarRegister_LASTB,
  SVE_PermuteVector_Predicate_ReverseWithinElements_REVx_BHW,
  SVE_PermuteVector_Predicate_ReverseWithinElements_RBIT,
  SVE_PermuteVector_Predicate_Scalar_CPY,
  SVE_PermuteVector_Predicate_ConditionallyBroadCastElementToVector_CLASTA,
  SVE_PermuteVector_Predicate_ConditionallyBroadCastElementToVector_CLASTB,
  SVE_PermuteVector_Predicate_ConditionallyExtractElementToSIMDandFPscalar_CLASTA,
  SVE_PermuteVector_Predicate_ConditionallyExtractElementToSIMDandFPscalar_CLASTB,
  SVE_PermuteVector_Predicate_SPLICE,
  SVE_PermuteVector_Predicate_ReverseDoubleWord_REVD,
  SVE_PermuteVector_Predicate_ConditionallyExtractElementToGeneralRegister_CLASTA,
  SVE_PermuteVector_Predicate_ConditionallyExtractElementToGeneralRegister_CLASTB,

  SVE_Vector_SEL,

  SVE_PermuteVector_Extract_EXT,

  SVE_PermuteVector_Segments_Vector_ZIPx_12,
  SVE_PermuteVector_Segments_Vector_UZPx_12,
  SVE_PermuteVector_Segments_Vector_TRNx_12,

  SVE_Int_Compare_Vectors_CMPcc,
  SVE_Int_Compare_Vectors_WithWideElement_CMPcc,

  SVE_Int_Compare_UnsignedImmediate_Immediate_CMPcc,

  SVE_Int_Compare_SignedImmediate_Immediate_CMPcc,
  
  SVE_Predicate_LogicalOperation_AND,
  SVE_Predicate_LogicalOperation_BIC,
  SVE_Predicate_LogicalOperation_EOR,
  SVE_Predicate_LogicalOperation_SEL,
  SVE_Predicate_LogicalOperation_ANDS,
  SVE_Predicate_LogicalOperation_BICS,
  SVE_Predicate_LogicalOperation_EORS,
  SVE_Predicate_LogicalOperation_ORR,
  SVE_Predicate_LogicalOperation_ORN,
  SVE_Predicate_LogicalOperation_NOR,
  SVE_Predicate_LogicalOperation_NAND,
  SVE_Predicate_LogicalOperation_ORRS,
  SVE_Predicate_LogicalOperation_ORNS,
  SVE_Predicate_LogicalOperation_NORS,
  SVE_Predicate_LogicalOperation_NANDS,

  SVE_PropagateBreak_FromPreviousPartition_BRKPA,
  SVE_PropagateBreak_FromPreviousPartition_BRKPB,
  SVE_PropagateBreak_FromPreviousPartition_BRKPAS,
  SVE_PropagateBreak_FromPreviousPartition_BRKPBS,

  SVE_PartitionBreak_PropagateBreakToNextPartition_BRKN,
  SVE_PartitionBreak_PropagateBreakToNextPartition_BRKNS,
  SVE_PartitionBreak_Condition_BRKA,
  SVE_PartitionBreak_Condition_BRKAS,
  SVE_PartitionBreak_Condition_BRKB,
  SVE_PartitionBreak_Condition_BRKBS,

  SVE_PredicateMisc_PredicateTest_PTEST,
  SVE_PredicateMisc_PredicateFirstActive_PFIRST,
  SVE_PredicateMisc_PredicateZero_PFALSE,
  SVE_PredicateMisc_PredicateReadFromFFR_Predicate_RDFFR,
  SVE_PredicateMisc_PredicateReadFromFFR_Predicate_RDFFRS,
  SVE_PredicateMisc_PNEXT,
  SVE_PredicateMisc_PredicateReadFromFFR_UnPredicate_RDFFR,
  SVE_PredicateMisc_PredicateInitialize_PTRUE,
  SVE_PredicateMisc_PredicateInitialize_PTRUES,

  SVE_Int_Compare_Scalars_CountAndLimit_WHILEGE,
  SVE_Int_Compare_Scalars_CountAndLimit_WHILEGT,
  SVE_Int_Compare_Scalars_CountAndLimit_WHILELT,
  SVE_Int_Compare_Scalars_CountAndLimit_WHILELE,
  SVE_Int_Compare_Scalars_CountAndLimit_WHILEHS,
  SVE_Int_Compare_Scalars_CountAndLimit_WHILEHI,
  SVE_Int_Compare_Scalars_CountAndLimit_WHILELO,
  SVE_Int_Compare_Scalars_CountAndLimit_WHILELS,
  SVE_Int_Compare_Scalars_ConditionallyTerminateScalar_CTERMEQlCTERMNE,
  SVE_Int_Compare_Scalars_ConditionallyTerminateScalar_CTERMEQlCTERMNE,
  SVE_Int_Compare_Scalars_PointerConflictCompare_WHILEWR,
  SVE_Int_Compare_Scalars_PointerConflictCompare_WHILERW,

  SVE_BroadcastPredicatedElement_PSEL,

  SVE_ScalarInt_Compare_PredicateAsCounter_ExtractMaskPredicateFromPredicateAsCounter_PEXT,
  SVE_ScalarInt_Compare_PredicateAsCounter_ExtractMaskPredicateFromPredicateAsCounter_Pair_PEXT,
  SVE_ScalarInt_Compare_PredicateAsCounter_PTRUE,
  SVE_ScalarInt_Compare_PredicateAsCounter_CountAndLimit_PredicatePair_WHILEGE,
  SVE_ScalarInt_Compare_PredicateAsCounter_CountAndLimit_PredicatePair_WHILEGT,
  SVE_ScalarInt_Compare_PredicateAsCounter_CountAndLimit_PredicatePair_WHILELT,
  SVE_ScalarInt_Compare_PredicateAsCounter_CountAndLimit_PredicatePair_WHILELE,
  SVE_ScalarInt_Compare_PredicateAsCounter_CountAndLimit_PredicatePair_WHILEHS,
  SVE_ScalarInt_Compare_PredicateAsCounter_CountAndLimit_PredicatePair_WHILEHI,
  SVE_ScalarInt_Compare_PredicateAsCounter_CountAndLimit_PredicatePair_WHILELO,
  SVE_ScalarInt_Compare_PredicateAsCounter_CountAndLimit_PredicatePair_WHILELS,
  SVE_ScalarInt_Compare_PredicateAsCounter_CountAndLimit_PredicateAsCounter_WHILEGE,
  SVE_ScalarInt_Compare_PredicateAsCounter_CountAndLimit_PredicateAsCounter_WHILEGT,
  SVE_ScalarInt_Compare_PredicateAsCounter_CountAndLimit_PredicateAsCounter_WHILELT,
  SVE_ScalarInt_Compare_PredicateAsCounter_CountAndLimit_PredicateAsCounter_WHILELE,
  SVE_ScalarInt_Compare_PredicateAsCounter_CountAndLimit_PredicateAsCounter_WHILEHS,
  SVE_ScalarInt_Compare_PredicateAsCounter_CountAndLimit_PredicateAsCounter_WHILEHI,
  SVE_ScalarInt_Compare_PredicateAsCounter_CountAndLimit_PredicateAsCounter_WHILELO,
  SVE_ScalarInt_Compare_PredicateAsCounter_CountAndLimit_PredicateAsCounter_WHILELS,

  SVE_Int_Wide_Immediate_UnPredicated_AddSub_ADD,
  SVE_Int_Wide_Immediate_UnPredicated_AddSub_SUB,
  SVE_Int_Wide_Immediate_UnPredicated_AddSub_SUBR,
  SVE_Int_Wide_Immediate_UnPredicated_AddSub_SQADD,
  SVE_Int_Wide_Immediate_UnPredicated_AddSub_UQADD,
  SVE_Int_Wide_Immediate_UnPredicated_AddSub_SQSUB,
  SVE_Int_Wide_Immediate_UnPredicated_AddSub_UQSUB,
  SVE_Int_Wide_Immediate_UnPredicated_MinMax_SMAX,
  SVE_Int_Wide_Immediate_UnPredicated_MinMax_UMAX,
  SVE_Int_Wide_Immediate_UnPredicated_MinMax_SMIN,
  SVE_Int_Wide_Immediate_UnPredicated_MinMax_UMIN,
  SVE_Int_Wide_Immediate_UnPredicated_Multiply_Immediate_MUL,
  SVE_Int_Wide_Immediate_UnPredicated_Broadcast_Int_Immediate_DUP,
  SVE_Int_Wide_Immediate_UnPredicated_Broadcast_Float_FDUP,

  SVE_Predicated_Count_PredicateAsCounter,
  SVE_Predicated_Count,

  SVE_IncOrDecByPredicateCount_Saturating_Vector,
  SVE_IncOrDecByPredicateCount_Saturating_Register,
  SVE_IncOrDecByPredicateCount_Vector,
  SVE_IncOrDecByPredicateCount_Register,

  SVE_WriteFFR_FromPredicate,
  SVE_WriteFFR_Initialise,

  SVE_Int_MultiAdd_UnPredicated_DotProduct,
  SVE_Int_MultiAdd_UnPredicated_2_Saturating_MultiAdd_Interleaved_long,
  SVE_Int_MultiAdd_UnPredicated_Vector_CDOT,
  SVE_Int_MultiAdd_UnPredicated_ComplexInt_MultiAdd,
  SVE_Int_MultiAdd_UnPredicated_Int_MultiAdd_long,
  SVE_Int_MultiAdd_UnPredicated_Saturating_MultiAdd_long,
  SVE_Int_MultiAdd_UnPredicated_Saturating_MultiAdd_high,
  SVE_Int_MultiAdd_UnPredicated_MixedSign_DotProduct,

  SVE_2_Int_Predicated_PairwiseAddAndAccumulateLong,
  SVE_2_Int_Predicated_UnaryOperations,
  SVE_2_Int_Predicated_SaturatingOrRounding_Bitwise_ShiftLeft,
  SVE_2_Int_Predicated_Halving_AddSub,
  SVE_2_Int_Predicated_PairwiseArithmetic,
  SVE_2_Int_Predicated_Saturating_AddSub,

  SVE_Int_Clamp_SCLAMP,
  SVE_Int_Clamp_UCLAMP,

  SVE_Multiply_Indexed_Int_DotProduct,
  SVE_Multiply_Indexed_2_Int_MultiAdd,
  SVE_Multiply_Indexed_2_Saturating_MultiAdd_high,
  SVE_Multiply_Indexed_MixedSign_DotProduct,
  SVE_Multiply_Indexed_2_Saturating_MultiAdd,
  SVE_Multiply_Indexed_2_ComplexInt_DotProduct,
  SVE_Multiply_Indexed_2_ComplexInt_MultiAdd,
  SVE_Multiply_Indexed_2_Complex_Saturating_MultiAdd,
  SVE_Multiply_Indexed_2_Int_MultiAdd_long,
  SVE_Multiply_Indexed_2_Int_Multiply_long,
  SVE_Multiply_Indexed_2_Saturating_Multiply,
  SVE_Multiply_Indexed_2_Saturating_Multiply_high,
  SVE_Multiply_Indexed_2_Int_Multiply,

  SVE_tw_DotProduct_SDOT,
  SVE_tw_DotProduct_UDOT,

  SVE_tw_DotProduct_Indexed_SDOT,
  SVE_tw_DotProduct_Indexed_UDOT,

  SVE_2_Widening_Int_Arithmetic_AddSub_long,
  SVE_2_Widening_Int_Arithmetic_AddSub_wide,
  SVE_2_Widening_Int_Arithmetic_Multiply_long,

  SVE_Misc_BitwiseShiftLeft_long,
  SVE_Misc_Int_AddSub_Interleaved_long,
  SVE_Misc_BitwiseExclusiveOrInterleaved,
  SVE_Misc_Int_MatrixMultiplyAccumulate,
  SVE_Misc_BitwisePermute,

  SVE_2_Accumulate_ComplexInt_Add,
  SVE_2_Accumulate_Int_AbsDiffrenceAndAccumulate_long,
  SVE_2_Accumulate_Int_AddSub_long_withCarry,
  SVE_2_Accumulate_BitwiseShiftRightAndAccumulate,
  SVE_2_Accumulate_BitwiseShiftAndInsert,
  SVE_2_Accumulate_AbsDifferenceAndAccumulate,

  SVE_2_Narrowing_SaturatingExtract,
  SVE_2_Narrowing_MultiVec_Extract,
  SVE_2_Narrowing_BitwiseShiftRight,
  SVE_2_Narrowing_MultiVec_Shift,
  SVE_2_Narrowing_Int_AddSub_HighPart,

  SVE_2_Charactor_Match_MATCH,
  SVE_2_Charactor_Match_NMATCH,

  SVE_2_HistogramComputation_Segment_HISTSEG,

  SVE_HISTCNT,

  SVE_2_Crypto_Extensions_UnaryOperations,
  SVE_2_Crypto_Extensions_DestuctiveBinaryOperations,
  SVE_2_Crypto_Extensions_ConstructiveBinaryOperations,

  SVE_Vectors_FCMLA,
  
  SVE_FCADD,
  
  SVE_FloatingPoint_ConvertPrecisionOddElement_FCVTXNT,
  SVE_FloatingPoint_ConvertPrecisionOddElement_FCVTNT,
  SVE_FloatingPoint_ConvertPrecisionOddElement_FCVTLT,
  SVE_FloatingPoint_ConvertPrecisionOddElement_BFCVTNT,

  SVE_FloatingPoint_PairwiseOperations_FADDP,
  SVE_FloatingPoint_PairwiseOperations_FMAXNMP,
  SVE_FloatingPoint_PairwiseOperations_FMINNMP,
  SVE_FloatingPoint_PairwiseOperations_FMAXP,
  SVE_FloatingPoint_PairwiseOperations_FMINP,

  SVE_FloatingPoint_MultiAdd_Indexed_FMLA,
  SVE_FloatingPoint_MultiAdd_Indexed_FMLS,

  SVE_FloatingPoint_Complex_MultiAdd_Indexed_FCMLA,

  SVE_FloatingPoint_Multiply_Indexed_FMUL,

  SVE_FCLAMP,

  SVE_FloatPoint_Widening_MultiAdd_Indexed_BFloat16_DotProduct,
  SVE_FloatPoint_Widening_MultiAdd_Indexed_Float_MultiAdd_long,

  SVE_FloatPoint_Widening_MultiAdd_BFloat16_DotProduct,
  SVE_FloatPoint_Widening_MultiAdd_Float_MultiAdd_long,

  SVE_FloatPoint_MatrixMultiplyAccumulate_BFMMLA,
  SVE_FloatPoint_MatrixMultiplyAccumulate_FMMLA,

  SVE_FloatPoint_Compare_Vectors_FCMcc,
  SVE_FloatPoint_Compare_Vectors_FACcc,

  SVE_FloatPoint_Arithmetic_UnPredicate_FADD,
  SVE_FloatPoint_Arithmetic_UnPredicate_FSUB,
  SVE_FloatPoint_Arithmetic_UnPredicate_FMUL,
  SVE_FloatPoint_Arithmetic_UnPredicate_FTSMUL,
  SVE_FloatPoint_Arithmetic_UnPredicate_FRECPS,
  SVE_FloatPoint_Arithmetic_UnPredicate_FRSQRTS,

  SVE_FloatPoint_Arithmetic_Predicate_n,
  SVE_FloatPoint_Arithmetic_Predicate_FTMAD,
  SVE_FloatPoint_Arithmetic_Predicate_withImmediate,

  SVE_FloatPoint_UnaryOperations_Predicated_RoundToInt,
  SVE_FloatPoint_UnaryOperations_Predicated_ConvertPrecision,
  SVE_FloatPoint_UnaryOperations_Predicated_n,
  SVE_FloatPoint_UnaryOperations_Predicated_IntConvertToFloat,
  SVE_FloatPoint_UnaryOperations_Predicated_ConvertToInt,

  SVE_FloatPoint_RecursiveReduction_FADDV,
  SVE_FloatPoint_RecursiveReduction_FMAXNMV,
  SVE_FloatPoint_RecursiveReduction_FMINNMV,
  SVE_FloatPoint_RecursiveReduction_FMAXV,
  SVE_FloatPoint_RecursiveReduction_FMINV,

  SVE_FloatPoint_UnaryOperations_UnPredicated_ReciprocalEstimate,

  SVE_FloatPoint_Compare_withZero_FCMcc,

  SVE_FloatPoint_AccumilatingReduction_Serial_FADDA,

  SVE_FloatPoint_MultiAdd_WritingAddEnd,
  SVE_FloatPoint_MultiAdd_WritingMuliplicand,

  SVE_Memory_32bitGatherAndUnsizedContiguous_Prefetch_ScalarPlus32bitScaledOffsets,
  SVE_Memory_32bitGatherAndUnsizedContiguous_Load_Halfwords_ScalarPlus32bitScaledOffsets,
  SVE_Memory_32bitGatherAndUnsizedContiguous_Load_Words_ScalarPlus32bitScaledOffsets,
  SVE_Memory_32bitGatherAndUnsizedContiguous_Predicate_LDR,
  SVE_Memory_32bitGatherAndUnsizedContiguous_Vector_LDR,
  SVE_Memory_32bitGatherAndUnsizedContiguous_Prefetch_ScalarPlusImmediate,
  SVE_Memory_32bitGatherAndUnsizedContiguous_Gather_Load_ScalarPlus32bitScaledOffsets,
  SVE_Memory_32bitGatherAndUnsizedContiguous_Gather_NonTemporalLoad_VectorPlusScalar,
  SVE_Memory_32bitGatherAndUnsizedContiguous_Prefetch_ScalarPlusScalar,
  SVE_Memory_32bitGatherAndUnsizedContiguous_32bitGather_Prefetch_VectorPlusImmediate,
  SVE_Memory_32bitGatherAndUnsizedContiguous_32bitGather_Load_VectorPlusImmediate,
  SVE_Memory_32bitGatherAndUnsizedContiguous_LoadAndBroadcastElement,

  SVE_Memory_ContiguousLoad_NonTemporal_Load_ScalarPlusImmediate,
  SVE_Memory_ContiguousLoad_NonTemporal_Load_ScalarPlusScalar,
  SVE_Memory_ContiguousLoad_Load_MultipleStructures_ScalarPlusImmediate,
  SVE_Memory_ContiguousLoad_Load_MultipleStructures_ScalarPlusScalar,
  SVE_Memory_ContiguousLoad_LoadAndBroadcast_Quadword_ScalarPlusImmediate,
  SVE_Memory_ContiguousLoad_ScalarPlusImmediate,
  SVE_Memory_ContiguousLoad_NonFaultLoad_ScalarPlusImmediate,
  SVE_Memory_ContiguousLoad_LoadAndBroadcast_Quadword_ScalarPlusScalar,
  SVE_Memory_ContiguousLoad_ScalarPlusScalar,
  SVE_Memory_ContiguousLoad_FirstFaultLoad_ScalarPlusScalar,

  SVE_Memory_64bitGather_Prefetch_ScalarPlus64bitScaledOffsets,
  SVE_Memory_64bitGather_Prefetch_ScalarPlusUnpacked32bitOffsets,
  SVE_Memory_64bitGather_Load_ScalarPlus64bitScaledOffsets,
  SVE_Memory_64bitGather_Load_ScalarPlusUnpacked32bitOffsets,
  SVE_Memory_64bitGather_Prefetch_VectorPlusImmediate,
  SVE_Memory_64bitGather_NonTemporalLoad_VectorPlusScalar,
  SVE_Memory_64bitGather_Load_VectorPlusImmediate,
  SVE_Memory_64bitGather_Load_ScalarPlus64bitUnScaledOffsets,
  SVE_Memory_64bitGather_Load_ScalarPlusUnpack32bitUnScaledOffsets,

  SVE_Memory_ContiguousStoreAndUnsizedContiguous_Predicate_STR,
  SVE_Memory_ContiguousStoreAndUnsizedContiguous_Vector_STR,
  SVE_Memory_ContiguousStoreAndUnsizedContiguous_ScalarPlusScalar,

  SVE_Memory_NonTemporalAndQuadwordScatterStore_64bit_NonTemporal_VectorPlusScalar,
  SVE_Memory_NonTemporalAndQuadwordScatterStore_32bit_NonTemporal_VectorPlusScalar,

  SVE_Memory_NonTempoalAndMultiRegisterContiguousStore_ScalarPlusScalar,
  SVE_Memory_NonTempoalAndMultiRegisterContiguousStore_MultipleStructures_ScalarPlusScalar,

  SVE_Memory_ScatterWithOptionalSignExtend_64bitStore_ScalarPlusUnpacked32bitUnScaledOffsets,
  SVE_Memory_ScatterWithOptionalSignExtend_64bitStore_ScalarPlusUnpacked32bitScaledOffsets,
  SVE_Memory_ScatterWithOptionalSignExtend_32bitStore_ScalarPlus32bitUnScaledOffsets,
  SVE_Memory_ScatterWithOptionalSignExtend_32bitStore_ScalarPlus32bitScaledOffsets,

  SVE_Memory_Scatter_64bitStore_ScalarPlus64bitUnScaledOffsets,
  SVE_Memory_Scatter_64bitStore_ScalarPlus64bitScaledOffsets,
  SVE_Memory_Scatter_64bitStore_VectorPlusImmediate,
  SVE_Memory_Scatter_32bitStore_VectorPlusImmediate,

  SVE_Memory_ContinguousStoreWithImmediateOffset_NonTemporal_ScalarPlusImmediate,
  SVE_Memory_ContinguousStoreWithImmediateOffset_MultipleStructures_ScalarPlusImmediate,
  SVE_Memory_ContinguousStoreWithImmediateOffset_Contiguous_ScalarPlusImmediate,

  //DataProcessing_Immidate
  DataProcessing_Immidate,

  //Branch or ExeptionSystemInstruction
  Branch_or_ExeptionSystemInstruction,

  //Load and Store
  Load_or_Store,

  //DataProcessing_Register
  DataProcessing_Register,

  //DataProcessing_ScalarFloat and SIMD
  DataProcessing_ScalarFloat_or_SIMD
};

inline bool is1(uint32_t inst, uint32_t loc){
  return inst & (1 << loc);
}

struct op_range{
  int start = 0;
  int end = 0;
};

inline int gr(op_range r, int index){
  return r.end - index;
}

bool masking(uint32_t inst, op_range r, const char* mask){
  int len = 1 + r.end - r.start;
  bool b = true;
  for(int i=0;i<len;++i){
    switch(mask[i]){
      case '1':
      b = b && is1(inst, gr(r, i));
      break;
      case '0':
      b = b && !is1(inst, gr(r, i));
      break;
      case '>':
      return b;
    }
    
    if(b == false) return false;
  }

  return true;
}

struct ccstr{
  char text[124] = {};
  int up = 0;
};

void push_text(ccstr* str, const char* text){
  int len = strlen(text);
  for(int i=0;i<len;++i){
    str->text[str->up] = text[i];
    str->up += 1;
  }
  str->text[str->up] = 0;
}

struct inst_info{
  //mnimonic
  char mnimonic[16] = {};

  //param_array
  int param_len = 0;
  uint32_t params[16] = {};

  // assembly code text
  ccstr asm_text;

  // emulate execute function pointer(uint32* param, int mod)
  // mod - 
  // 0 : emulate / 1 : to machine code / 2 : to assembly
  void (*func)(inst_info*, int);

  //inst type
  op_type inst_type;

  //machine code
  uint32_t inst_data;
};

void Reserved_UDF_func(inst_info* ii, int mod){
  switch(mod){
    case 0:
    break;
    case 1:
    break;
    case 2:
    {
      strcpy(ii->mnimonic, "UDF");
      ii->param_len = 1;
      ii->params[0] = getParam(ii->inst_data, {0, 15});
      push_text(&ii->asm_text, ii->mnimonic);
      push_text(&ii->asm_text, " #");
      push_text(&ii->asm_text, to_string(ii->params[0]).c_str());
    }
    break;
  }
}

uint32_t getParam(uint32_t inst, op_range r){
  uint32_t out = inst;
  int en = (31-r.end);
  out = out << en;
  out = out >> en;
  out = out >> r.start;
  return out;
}

inst_info gii(op_type type, uint32_t inst){
  inst_info ii;
  ii.inst_type = type;
  ii.inst_data = inst;
  switch(ii.inst_type){
    case op_type::Reserved_UDF:
    ii.func = Reserved_UDF_func;
    break;
  }

  ii.func(&ii, 2);

  return ii;
}

constexpr int op0 = 31;
constexpr op_range op1 = {25, 28};

inst_info getOP_Reserved(uint32_t inst){
  static constexpr op_range sop0 = {29, 30};
  static constexpr op_range sop1 = {16, 24};
  if(masking(inst, sop0, "00") && masking(inst, sop1, "000000000")){
    return gii(op_type::Reserved_UDF, inst);
  }

  return gii(op_type::Undefine, inst);
}

inst_info getOP_SME(uint32_t inst){
  static constexpr op_range sop0 = {29, 30};
  static constexpr op_range sop1 = {10, 24};
  static constexpr op_range sop2 = {2, 4};

  if(masking(inst, sop0, "00")){
    if(masking(inst, sop1, "x10>") && masking(inst, sop2, "x00")){
      constexpr int ssop0 = 24;
      constexpr int ssop1 = 21;
      constexpr int S = 4;
      if(!is1(inst, ssop0) && !is1(inst, ssop1)){
        if(!is1(inst, S)){
          return gii(op_type::SME_FP_OuterProduct_32bit_FP32_FMOPA, inst);
        }
        else{
          return gii(op_type::SME_FP_OuterProduct_32bit_FP32_FMOPS, inst);
        }
      }
      if(is1(inst, ssop0)){
        if(!is1(inst, ssop1)){
          if(!is1(inst, S)){
            return gii(op_type::SME_FP_OuterProduct_32bit_Widning_BF16_BFMOPA, inst);
          }
          else{
            return gii(op_type::SME_FP_OuterProduct_32bit_Widning_BF16_BFMOPS, inst);
          }
        }
        else{
          if(!is1(inst, S)){
            return gii(op_type::SME_FP_OuterProduct_32bit_FP16_Widning_FMOPA, inst);
          }
          else{
            return gii(op_type::SME_FP_OuterProduct_32bit_FP16_Widning_FMOPS, inst);
          }
        }
      }
    }
    if(masking(inst, sop1, "010>") && masking(inst, sop2, "x10")){
      //return gii(op_type::SME_2_Binary_OuterProduct_32bit, inst);
      constexpr int ssop0 = 21;
      constexpr int S = 4;
      if(!is1(inst, ssop0)){
        if(!is1(inst, S)){
          return gii(op_type::SME_2_Binary_OuterProduct_32bit_BMOPA, inst);
        }
        else{
          return gii(op_type::SME_2_Binary_OuterProduct_32bit_BMOPA, inst);
        }
      }
    }
  }
  else if(masking(inst, sop0, "01")){
    if(masking(inst, sop1, "x10>") && masking(inst, sop2, "xx1")){
      //return gii(op_type::SME_Integer_Outer_Product_32bit, inst);
      constexpr int ssop0 = 21;
      constexpr int ssop1 = 3;
      constexpr int S = 4;
      if(!is1(inst, ssop0) && is1(inst, ssop1)){
        constexpr int u0 = 24;
        if(!is1(inst, u0)){
          if(!is1(inst, S)){
            return gii(op_type::SME_Integer_Outer_Product_32bit_Int16_2Way_SMOPA, inst);
          }
          else{
            return gii(op_type::SME_Integer_Outer_Product_32bit_Int16_2Way_SMOPS, inst);
          }
        }
        else{
          if(!is1(inst, S)){
            return gii(op_type::SME_Integer_Outer_Product_32bit_Int16_2Way_UMOPA, inst);
          }
          else{
            return gii(op_type::SME_Integer_Outer_Product_32bit_Int16_2Way_UMOPS, inst);
          }
        }
      }
      if(!is1(inst, ssop1)){
        constexpr int u0 = 24;
        constexpr int u1 = 21;
        constexpr op_type oparr[2][2][2] = 
        {
          {
            {
              op_type::SME_Integer_Outer_Product_32bit_Int8_SMOPA,
              op_type::SME_Integer_Outer_Product_32bit_Int8_SMOPS
            },
            {
              op_type::SME_Integer_Outer_Product_32bit_Int8_SUMOPA,
              op_type::SME_Integer_Outer_Product_32bit_Int8_SUMOPS
            }
          },
          {
            {
              op_type::SME_Integer_Outer_Product_32bit_Int8_USMOPA,
              op_type::SME_Integer_Outer_Product_32bit_Int8_USMOPS
            },
            {
              op_type::SME_Integer_Outer_Product_32bit_Int8_UMOPA,
              op_type::SME_Integer_Outer_Product_32bit_Int8_UMOPS
            }
          }
        };
        int ind[3] = {
          is1(inst, u0) ? 1 : 0, 
          is1(inst, u1) ? 1 : 0, 
          is1(inst, S) ? 1 : 0
        };
        return gii(oparr[ind[0]][ind[1]][ind[2]], inst);
      }
    }
    if(masking(inst, sop1, "00>")){
      //return gii(op_type::SME_2_MultiVector_Memory_Continguous, inst);
      constexpr op_range ssop0 = {20, 22};
      constexpr int ssop1 = 15;
      constexpr int ssop2 = 1;
      if(masking(inst, ssop0, "00x")){
        if(!is1(inst, ssop1)){
          constexpr int msz0 = 14;
          constexpr int msz1 = 13;
          constexpr int N = 0;
          constexpr op_type oparr[2][2][2] =
              {
                  {{op_type::SME_2_MultiVector_Memory_Continguous_Load_sps_2Register_LD1B,
                    op_type::SME_2_MultiVector_Memory_Continguous_Load_sps_2Register_LDNT1B},
                   {op_type::SME_2_MultiVector_Memory_Continguous_Load_sps_2Register_LD1H,
                    op_type::SME_2_MultiVector_Memory_Continguous_Load_sps_2Register_LDNT1H}},
                  {{op_type::SME_2_MultiVector_Memory_Continguous_Load_sps_2Register_LD1W,
                    op_type::SME_2_MultiVector_Memory_Continguous_Load_sps_2Register_LDNT1W},
                   {op_type::SME_2_MultiVector_Memory_Continguous_Load_sps_2Register_LD1D,
                    op_type::SME_2_MultiVector_Memory_Continguous_Load_sps_2Register_LDNT1D}}};
          int ind[3] = {
              is1(inst, msz0) ? 1 : 0,
              is1(inst,msz1) ? 1 : 0,
              is1(inst, N) ? 1 : 0};
          return gii(oparr[ind[0]][ind[1]][ind[2]], inst);
        }

        if(is1(inst, ssop1) && !is1(inst, ssop2)){
          constexpr int msz0 = 14;
          constexpr int msz1 = 13;
          constexpr int N = 0;
          constexpr op_type oparr[2][2][2] =
              {
                  {{op_type::SME_2_MultiVector_Memory_Continguous_Load_sps_4Register_LD1B,
                    op_type::SME_2_MultiVector_Memory_Continguous_Load_sps_4Register_LDNT1B},
                   {op_type::SME_2_MultiVector_Memory_Continguous_Load_sps_4Register_LD1H,
                    op_type::SME_2_MultiVector_Memory_Continguous_Load_sps_4Register_LDNT1H}},
                  {{op_type::SME_2_MultiVector_Memory_Continguous_Load_sps_4Register_LD1W,
                    op_type::SME_2_MultiVector_Memory_Continguous_Load_sps_4Register_LDNT1W},
                   {op_type::SME_2_MultiVector_Memory_Continguous_Load_sps_4Register_LD1D,
                    op_type::SME_2_MultiVector_Memory_Continguous_Load_sps_4Register_LDNT1D}}};
          int ind[3] = {
              is1(inst, msz0) ? 1 : 0,
              is1(inst,msz1) ? 1 : 0,
              is1(inst, N) ? 1 : 0};
          return gii(oparr[ind[0]][ind[1]][ind[2]], inst);
        }
      }
      if (masking(inst, ssop0, "01x"))
      {
        if(!is1(inst, ssop1)){
          constexpr int msz0 = 14;
          constexpr int msz1 = 13;
          constexpr int N = 0;
          constexpr op_type oparr[2][2][2] =
              {
                  {{op_type::SME_2_MultiVector_Memory_Continguous_Store_sps_2Register_ST1B,
                    op_type::SME_2_MultiVector_Memory_Continguous_Store_sps_2Register_STNT1B},
                   {op_type::SME_2_MultiVector_Memory_Continguous_Store_sps_2Register_ST1H,
                    op_type::SME_2_MultiVector_Memory_Continguous_Store_sps_2Register_STNT1H}},
                  {{op_type::SME_2_MultiVector_Memory_Continguous_Store_sps_2Register_ST1W,
                    op_type::SME_2_MultiVector_Memory_Continguous_Store_sps_2Register_STNT1W},
                   {op_type::SME_2_MultiVector_Memory_Continguous_Store_sps_2Register_ST1D,
                    op_type::SME_2_MultiVector_Memory_Continguous_Store_sps_2Register_STNT1D}}};
          int ind[3] = {
              is1(inst, msz0) ? 1 : 0,
              is1(inst,msz1) ? 1 : 0,
              is1(inst, N) ? 1 : 0};
          return gii(oparr[ind[0]][ind[1]][ind[2]], inst);
        }

        if(is1(inst, ssop1) && !is1(inst, ssop2)){
          constexpr int msz0 = 14;
          constexpr int msz1 = 13;
          constexpr int N = 0;
          constexpr op_type oparr[2][2][2] =
              {
                  {{op_type::SME_2_MultiVector_Memory_Continguous_Store_sps_4Register_ST1B,
                    op_type::SME_2_MultiVector_Memory_Continguous_Store_sps_4Register_STNT1B},
                   {op_type::SME_2_MultiVector_Memory_Continguous_Store_sps_4Register_ST1H,
                    op_type::SME_2_MultiVector_Memory_Continguous_Store_sps_4Register_STNT1H}},
                  {{op_type::SME_2_MultiVector_Memory_Continguous_Store_sps_4Register_ST1W,
                    op_type::SME_2_MultiVector_Memory_Continguous_Store_sps_4Register_STNT1W},
                   {op_type::SME_2_MultiVector_Memory_Continguous_Store_sps_4Register_ST1D,
                    op_type::SME_2_MultiVector_Memory_Continguous_Store_sps_4Register_STNT1D}}};
          int ind[3] = {
              is1(inst, msz0) ? 1 : 0,
              is1(inst,msz1) ? 1 : 0,
              is1(inst, N) ? 1 : 0};
          return gii(oparr[ind[0]][ind[1]][ind[2]], inst);
        }
      }
      if(masking(inst, ssop0, "100")){
        if(!is1(inst, ssop1)){
          constexpr int msz0 = 14;
          constexpr int msz1 = 13;
          constexpr int N = 0;
          constexpr op_type oparr[2][2][2] =
              {
                  {{op_type::SME_2_MultiVector_Memory_Continguous_Load_spi_2Register_LD1B,
                    op_type::SME_2_MultiVector_Memory_Continguous_Load_spi_2Register_LDNT1B},
                   {op_type::SME_2_MultiVector_Memory_Continguous_Load_spi_2Register_LD1H,
                    op_type::SME_2_MultiVector_Memory_Continguous_Load_spi_2Register_LDNT1H}},
                  {{op_type::SME_2_MultiVector_Memory_Continguous_Load_spi_2Register_LD1W,
                    op_type::SME_2_MultiVector_Memory_Continguous_Load_spi_2Register_LDNT1W},
                   {op_type::SME_2_MultiVector_Memory_Continguous_Load_spi_2Register_LD1D,
                    op_type::SME_2_MultiVector_Memory_Continguous_Load_spi_2Register_LDNT1D}}};
          int ind[3] = {
              is1(inst, msz0) ? 1 : 0,
              is1(inst,msz1) ? 1 : 0,
              is1(inst, N) ? 1 : 0};
          return gii(oparr[ind[0]][ind[1]][ind[2]], inst);
        }

        if(is1(inst, ssop1) && !is1(inst, ssop2)){
          constexpr int msz0 = 14;
          constexpr int msz1 = 13;
          constexpr int N = 0;
          constexpr op_type oparr[2][2][2] =
              {
                  {{op_type::SME_2_MultiVector_Memory_Continguous_Load_sps_4Register_LD1B,
                    op_type::SME_2_MultiVector_Memory_Continguous_Load_sps_4Register_LDNT1B},
                   {op_type::SME_2_MultiVector_Memory_Continguous_Load_sps_4Register_LD1H,
                    op_type::SME_2_MultiVector_Memory_Continguous_Load_sps_4Register_LDNT1H}},
                  {{op_type::SME_2_MultiVector_Memory_Continguous_Load_sps_4Register_LD1W,
                    op_type::SME_2_MultiVector_Memory_Continguous_Load_sps_4Register_LDNT1W},
                   {op_type::SME_2_MultiVector_Memory_Continguous_Load_sps_4Register_LD1D,
                    op_type::SME_2_MultiVector_Memory_Continguous_Load_sps_4Register_LDNT1D}}};
          int ind[3] = {
              is1(inst, msz0) ? 1 : 0,
              is1(inst,msz1) ? 1 : 0,
              is1(inst, N) ? 1 : 0};
          return gii(oparr[ind[0]][ind[1]][ind[2]], inst);
        }
      }
      if(masking(inst, ssop0, "110")){
        if(!is1(inst, ssop1)){
          constexpr int msz0 = 14;
          constexpr int msz1 = 13;
          constexpr int N = 0;
          constexpr op_type oparr[2][2][2] =
              {
                  {{op_type::SME_2_MultiVector_Memory_Continguous_Store_spi_2Register_ST1B,
                    op_type::SME_2_MultiVector_Memory_Continguous_Store_spi_2Register_STNT1B},
                   {op_type::SME_2_MultiVector_Memory_Continguous_Store_spi_2Register_ST1H,
                    op_type::SME_2_MultiVector_Memory_Continguous_Store_spi_2Register_STNT1H}},
                  {{op_type::SME_2_MultiVector_Memory_Continguous_Store_spi_2Register_ST1W,
                    op_type::SME_2_MultiVector_Memory_Continguous_Store_spi_2Register_STNT1W},
                   {op_type::SME_2_MultiVector_Memory_Continguous_Store_spi_2Register_ST1D,
                    op_type::SME_2_MultiVector_Memory_Continguous_Store_spi_2Register_STNT1D}}};
          int ind[3] = {
              is1(inst, msz0) ? 1 : 0,
              is1(inst,msz1) ? 1 : 0,
              is1(inst, N) ? 1 : 0};
          return gii(oparr[ind[0]][ind[1]][ind[2]], inst);
        }

        if(is1(inst, ssop1) && !is1(inst, ssop2)){
          constexpr int msz0 = 14;
          constexpr int msz1 = 13;
          constexpr int N = 0;
          constexpr op_type oparr[2][2][2] =
              {
                  {{op_type::SME_2_MultiVector_Memory_Continguous_Store_spi_4Register_ST1B,
                    op_type::SME_2_MultiVector_Memory_Continguous_Store_spi_4Register_STNT1B},
                   {op_type::SME_2_MultiVector_Memory_Continguous_Store_spi_4Register_ST1H,
                    op_type::SME_2_MultiVector_Memory_Continguous_Store_spi_4Register_STNT1H}},
                  {{op_type::SME_2_MultiVector_Memory_Continguous_Store_spi_4Register_ST1W,
                    op_type::SME_2_MultiVector_Memory_Continguous_Store_spi_4Register_STNT1W},
                   {op_type::SME_2_MultiVector_Memory_Continguous_Store_spi_4Register_ST1D,
                    op_type::SME_2_MultiVector_Memory_Continguous_Store_spi_4Register_STNT1D}}};
          int ind[3] = {
              is1(inst, msz0) ? 1 : 0,
              is1(inst,msz1) ? 1 : 0,
              is1(inst, N) ? 1 : 0};
          return gii(oparr[ind[0]][ind[1]][ind[2]], inst);
        }
      }
    }
    if(masking(inst, sop1, "10>")){
      //return gii(op_type::SME_2_MultiVector_Memory_Strided, inst);
      constexpr op_range ssop0 = {20, 22};
      constexpr int ssop1 = 15;
      constexpr int ssop2 = 2;
      if(masking(inst, ssop0, "00x")){
        if(!is1(inst, ssop1)){
          constexpr int msz0 = 14;
          constexpr int msz1 = 13;
          constexpr int N = 3;
          constexpr op_type oparr[2][2][2] =
              {
                  {{op_type::SME_2_MultiVector_Memory_Strided_Load_sps_2Register_LD1B,
                    op_type::SME_2_MultiVector_Memory_Strided_Load_sps_2Register_LDNT1B},
                   {op_type::SME_2_MultiVector_Memory_Strided_Load_sps_2Register_LD1H,
                    op_type::SME_2_MultiVector_Memory_Strided_Load_sps_2Register_LDNT1H}},
                  {{op_type::SME_2_MultiVector_Memory_Strided_Load_sps_2Register_LD1W,
                    op_type::SME_2_MultiVector_Memory_Strided_Load_sps_2Register_LDNT1W},
                   {op_type::SME_2_MultiVector_Memory_Strided_Load_sps_2Register_LD1D,
                    op_type::SME_2_MultiVector_Memory_Strided_Load_sps_2Register_LDNT1D}}};
          int ind[3] = {
              is1(inst, msz0) ? 1 : 0,
              is1(inst,msz1) ? 1 : 0,
              is1(inst, N) ? 1 : 0};
          return gii(oparr[ind[0]][ind[1]][ind[2]], inst);
        }

        if(is1(inst, ssop1) && !is1(inst, ssop2)){
          constexpr int msz0 = 14;
          constexpr int msz1 = 13;
          constexpr int N = 3;
          constexpr op_type oparr[2][2][2] =
              {
                  {{op_type::SME_2_MultiVector_Memory_Strided_Load_sps_4Register_LD1B,
                    op_type::SME_2_MultiVector_Memory_Strided_Load_sps_4Register_LDNT1B},
                   {op_type::SME_2_MultiVector_Memory_Strided_Load_sps_4Register_LD1H,
                    op_type::SME_2_MultiVector_Memory_Strided_Load_sps_4Register_LDNT1H}},
                  {{op_type::SME_2_MultiVector_Memory_Strided_Load_sps_4Register_LD1W,
                    op_type::SME_2_MultiVector_Memory_Strided_Load_sps_4Register_LDNT1W},
                   {op_type::SME_2_MultiVector_Memory_Strided_Load_sps_4Register_LD1D,
                    op_type::SME_2_MultiVector_Memory_Strided_Load_sps_4Register_LDNT1D}}};
          int ind[3] = {
              is1(inst, msz0) ? 1 : 0,
              is1(inst,msz1) ? 1 : 0,
              is1(inst, N) ? 1 : 0};
          return gii(oparr[ind[0]][ind[1]][ind[2]], inst);
        }
      }
      if (masking(inst, ssop0, "01x"))
      {
        if(!is1(inst, ssop1)){
          constexpr int msz0 = 14;
          constexpr int msz1 = 13;
          constexpr int N = 3;
          constexpr op_type oparr[2][2][2] =
              {
                  {{op_type::SME_2_MultiVector_Memory_Strided_Store_sps_2Register_ST1B,
                    op_type::SME_2_MultiVector_Memory_Strided_Store_sps_2Register_STNT1B},
                   {op_type::SME_2_MultiVector_Memory_Strided_Store_sps_2Register_ST1H,
                    op_type::SME_2_MultiVector_Memory_Strided_Store_sps_2Register_STNT1H}},
                  {{op_type::SME_2_MultiVector_Memory_Strided_Store_sps_2Register_ST1W,
                    op_type::SME_2_MultiVector_Memory_Strided_Store_sps_2Register_STNT1W},
                   {op_type::SME_2_MultiVector_Memory_Strided_Store_sps_2Register_ST1D,
                    op_type::SME_2_MultiVector_Memory_Strided_Store_sps_2Register_STNT1D}}};
          int ind[3] = {
              is1(inst, msz0) ? 1 : 0,
              is1(inst,msz1) ? 1 : 0,
              is1(inst, N) ? 1 : 0};
          return gii(oparr[ind[0]][ind[1]][ind[2]], inst);
        }

        if(is1(inst, ssop1) && !is1(inst, ssop2)){
          constexpr int msz0 = 14;
          constexpr int msz1 = 13;
          constexpr int N = 3;
          constexpr op_type oparr[2][2][2] =
              {
                  {{op_type::SME_2_MultiVector_Memory_Strided_Store_sps_4Register_ST1B,
                    op_type::SME_2_MultiVector_Memory_Strided_Store_sps_4Register_STNT1B},
                   {op_type::SME_2_MultiVector_Memory_Strided_Store_sps_4Register_ST1H,
                    op_type::SME_2_MultiVector_Memory_Strided_Store_sps_4Register_STNT1H}},
                  {{op_type::SME_2_MultiVector_Memory_Strided_Store_sps_4Register_ST1W,
                    op_type::SME_2_MultiVector_Memory_Strided_Store_sps_4Register_STNT1W},
                   {op_type::SME_2_MultiVector_Memory_Strided_Store_sps_4Register_ST1D,
                    op_type::SME_2_MultiVector_Memory_Strided_Store_sps_4Register_STNT1D}}};
          int ind[3] = {
              is1(inst, msz0) ? 1 : 0,
              is1(inst,msz1) ? 1 : 0,
              is1(inst, N) ? 1 : 0};
          return gii(oparr[ind[0]][ind[1]][ind[2]], inst);
        }
      }
      if(masking(inst, ssop0, "100")){
        if(!is1(inst, ssop1)){
          constexpr int msz0 = 14;
          constexpr int msz1 = 13;
          constexpr int N = 3;
          constexpr op_type oparr[2][2][2] =
              {
                  {{op_type::SME_2_MultiVector_Memory_Strided_Load_spi_2Register_LD1B,
                    op_type::SME_2_MultiVector_Memory_Strided_Load_spi_2Register_LDNT1B},
                   {op_type::SME_2_MultiVector_Memory_Strided_Load_spi_2Register_LD1H,
                    op_type::SME_2_MultiVector_Memory_Strided_Load_spi_2Register_LDNT1H}},
                  {{op_type::SME_2_MultiVector_Memory_Strided_Load_spi_2Register_LD1W,
                    op_type::SME_2_MultiVector_Memory_Strided_Load_spi_2Register_LDNT1W},
                   {op_type::SME_2_MultiVector_Memory_Strided_Load_spi_2Register_LD1D,
                    op_type::SME_2_MultiVector_Memory_Strided_Load_spi_2Register_LDNT1D}}};
          int ind[3] = {
              is1(inst, msz0) ? 1 : 0,
              is1(inst,msz1) ? 1 : 0,
              is1(inst, N) ? 1 : 0};
          return gii(oparr[ind[0]][ind[1]][ind[2]], inst);
        }

        if(is1(inst, ssop1) && !is1(inst, ssop2)){
          constexpr int msz0 = 14;
          constexpr int msz1 = 13;
          constexpr int N = 3;
          constexpr op_type oparr[2][2][2] =
              {
                  {{op_type::SME_2_MultiVector_Memory_Strided_Load_sps_4Register_LD1B,
                    op_type::SME_2_MultiVector_Memory_Strided_Load_sps_4Register_LDNT1B},
                   {op_type::SME_2_MultiVector_Memory_Strided_Load_sps_4Register_LD1H,
                    op_type::SME_2_MultiVector_Memory_Strided_Load_sps_4Register_LDNT1H}},
                  {{op_type::SME_2_MultiVector_Memory_Strided_Load_sps_4Register_LD1W,
                    op_type::SME_2_MultiVector_Memory_Strided_Load_sps_4Register_LDNT1W},
                   {op_type::SME_2_MultiVector_Memory_Strided_Load_sps_4Register_LD1D,
                    op_type::SME_2_MultiVector_Memory_Strided_Load_sps_4Register_LDNT1D}}};
          int ind[3] = {
              is1(inst, msz0) ? 1 : 0,
              is1(inst,msz1) ? 1 : 0,
              is1(inst, N) ? 1 : 0};
          return gii(oparr[ind[0]][ind[1]][ind[2]], inst);
        }
      }
      if(masking(inst, ssop0, "110")){
        if(!is1(inst, ssop1)){
          constexpr int msz0 = 14;
          constexpr int msz1 = 13;
          constexpr int N = 0;
          constexpr op_type oparr[2][2][2] =
              {
                  {{op_type::SME_2_MultiVector_Memory_Strided_Store_spi_2Register_ST1B,
                    op_type::SME_2_MultiVector_Memory_Strided_Store_spi_2Register_STNT1B},
                   {op_type::SME_2_MultiVector_Memory_Strided_Store_spi_2Register_ST1H,
                    op_type::SME_2_MultiVector_Memory_Strided_Store_spi_2Register_STNT1H}},
                  {{op_type::SME_2_MultiVector_Memory_Strided_Store_spi_2Register_ST1W,
                    op_type::SME_2_MultiVector_Memory_Strided_Store_spi_2Register_STNT1W},
                   {op_type::SME_2_MultiVector_Memory_Strided_Store_spi_2Register_ST1D,
                    op_type::SME_2_MultiVector_Memory_Strided_Store_spi_2Register_STNT1D}}};
          int ind[3] = {
              is1(inst, msz0) ? 1 : 0,
              is1(inst,msz1) ? 1 : 0,
              is1(inst, N) ? 1 : 0};
          return gii(oparr[ind[0]][ind[1]][ind[2]], inst);
        }

        if(is1(inst, ssop1) && !is1(inst, ssop2)){
          constexpr int msz0 = 14;
          constexpr int msz1 = 13;
          constexpr int N = 0;
          constexpr op_type oparr[2][2][2] =
              {
                  {{op_type::SME_2_MultiVector_Memory_Strided_Store_spi_4Register_ST1B,
                    op_type::SME_2_MultiVector_Memory_Strided_Store_spi_4Register_STNT1B},
                   {op_type::SME_2_MultiVector_Memory_Strided_Store_spi_4Register_ST1H,
                    op_type::SME_2_MultiVector_Memory_Strided_Store_spi_4Register_STNT1H}},
                  {{op_type::SME_2_MultiVector_Memory_Strided_Store_spi_4Register_ST1W,
                    op_type::SME_2_MultiVector_Memory_Strided_Store_spi_4Register_STNT1W},
                   {op_type::SME_2_MultiVector_Memory_Strided_Store_spi_4Register_ST1D,
                    op_type::SME_2_MultiVector_Memory_Strided_Store_spi_4Register_STNT1D}}};
          int ind[3] = {
              is1(inst, msz0) ? 1 : 0,
              is1(inst,msz1) ? 1 : 0,
              is1(inst, N) ? 1 : 0};
          return gii(oparr[ind[0]][ind[1]][ind[2]], inst);
        }
      }
    }
  }
  else if(masking(inst, sop0, "10")){
    if(masking(inst, sop1, "0xx000x0>") && masking(inst, sop2, "0xx")){
      //return gii(op_type::SME_MoveIntoArray, inst);
      constexpr op_range ssop0 = {22, 23};
      constexpr int ssop1 = 18;
      constexpr op_range ssop2 = {15, 16};
      constexpr op_range ssop3 = {10, 12};
      constexpr op_range ssop4 = {5, 6};
      constexpr int ssop5 = 3;
      if((masking(inst, ssop0, "00") && is1(inst, ssop1)) && masking(inst, ssop2, "00")){
        if((masking(inst, ssop3, "010") && masking(inst, ssop4, "x0")) && !is1(inst, ssop5)){
          return gii(op_type::SME_MoveIntoArray_MOVA_2Register, inst);
        }
        if((masking(inst, ssop3, "011") && masking(inst, ssop4, "00")) && !is1(inst, ssop5)){
          return gii(op_type::SME_MoveIntoArray_MOVA_4Register, inst);
        }
      }

      if(!is1(inst, ssop1)){
        constexpr op_range size = {22, 23};
        constexpr int Q = 16;
        if(is1(inst, Q)){
          if(masking(inst, size, "11")){
            return gii(op_type::SME_MoveIntoArray_MoveVectorToArray, inst);
          }
        }
        else{
          return gii(op_type::SME_MoveIntoArray_MoveVectorToArray, inst);
        }
      }
      else{
        if(masking(inst, ssop2, "0x") && !is1(inst, ssop5)){
          if(masking(inst, ssop3, "000") && masking(inst, ssop4, "x0")){
            return gii(op_type::SME_MoveIntoArray_2_MoveVectorToTitle_2Register, inst);
          }
          if(masking(inst, ssop3, "001") && masking(inst, ssop4, "00")){
            constexpr op_range size = {22, 23};
            constexpr int opec = 2;
            if(is1(inst, opec)){
              if(masking(inst, size, "11")){
                return gii(op_type::SME_MoveIntoArray_2_MoveVectorToTitle_4Register, inst);
              }
            }
            else{
              return gii(op_type::SME_MoveIntoArray_2_MoveVectorToTitle_4Register, inst);
            }
          }
        }
      }
    }
    if(masking(inst, sop1, "0xx000x1>")){
      //return gii(op_type::SME_MoveFromArray, inst);
      constexpr op_range ssop0 = {22, 23};
      constexpr int ssop1 = 18;
      constexpr op_range ssop2 = {15, 16};
      constexpr op_range ssop3 = {10, 12};
      constexpr op_range ssop4 = {8, 9};
      constexpr op_range ssop5 = {0, 1};
      if((masking(inst, ssop0, "00") && is1(inst, ssop1)) && (masking(inst, ssop2, "00") && masking(inst, ssop4, "00")))
      {
        if(masking(inst, ssop3, "010") && masking(inst, ssop5, "x0")){
          return gii(op_type::SME_MoveFromArray_MOVA_2Register, inst);
        }
        if(masking(inst, ssop3, "011") && masking(inst, ssop5, "00")){
          return gii(op_type::SME_MoveFromArray_MOVA_4Register, inst);
        }
      }
      if(!is1(inst, ssop1) && masking(inst, ssop4, "0x")){
        constexpr op_range size = {22, 23};
        constexpr int Q = 16;
        if(is1(inst, Q)){
          if(masking(inst, size, "11")){
            return gii(op_type::SME_MoveFromArray_MoveArrayToVector, inst);
          }
        }
        else{
          return gii(op_type::SME_MoveFromArray_MoveArrayToVector, inst);
        }
      }
      if((is1(inst, ssop1) && masking(inst, ssop2, "0x")) && masking(inst, ssop4, "00"))
      {
        if (masking(inst, ssop3, "000") && masking(inst, ssop5, "x0"))
        {
          return gii(op_type::SME_MoveFromArray_2_MoveTitleToVector_2Register, inst);
        }
        if (masking(inst, ssop3, "001") && masking(inst, ssop5, "00"))
        {
          constexpr op_range size = {22, 23};
          constexpr int opec = 2;
          if (is1(inst, opec))
          {
            if (masking(inst, size, "11"))
            {
              return gii(op_type::SME_MoveFromArray_2_MoveTitleToVector_4Register, inst);
            }
          }
          else
          {
            return gii(op_type::SME_MoveFromArray_2_MoveTitleToVector_4Register, inst);
          }
        }
      }
    }
    if(masking(inst, sop1, "0xx010>") && masking(inst, sop2, "x0x")){
      //return gii(op_type::SME_AddVectorToArray, inst);
      constexpr int ssop0 = 23;
      constexpr op_range ssop1 = {17, 18};
      constexpr int ssop2 = 4;
      if((is1(inst, ssop0) && masking(inst, ssop1, "00")) && !is1(inst, ssop2)){
        constexpr int _op = 22;
        constexpr int V = 16;
        constexpr op_range opc2 = {0, 2};
        if(!is1(inst, _op) && masking(inst, opc2, "0xx")){
          if(!is1(inst, V)){
            return gii(op_type::SME_AddVectorToArray_ADDHA_FEAT_SME, inst);
          }
          else{
            return gii(op_type::SME_AddVectorToArray_ADDVA_FEAT_SME, inst);
          }
        }
        else{
          if(!is1(inst, V)){
            return gii(op_type::SME_AddVectorToArray_ADDHA_FEAT_SME_I16I64, inst);
          }
          else{
            return gii(op_type::SME_AddVectorToArray_ADDVA_FEAT_SME_I16I64, inst);
          }
        }
      }
    }
    if(masking(inst, sop1, "0000010>")){
      constexpr op_range ssop0 = {8, 17};
      if(masking(inst, ssop0, "0000000000")){
        return gii(op_type::SME_Zero, inst);
      }
    }
    if(masking(inst, sop1, "0010010>")){
      constexpr op_range ssop0 = {4, 17};
      constexpr op_range opc = {0, 3};
      if(masking(inst, ssop0, "0000000000000") && masking(inst, opc, "0001")){
        return gii(op_type::SME_2_Zero_LookupTable, inst);
      }
    }
    if(masking(inst, sop1, "0010011>")){
      constexpr int ssop0 = 17;
      constexpr op_range ssop1 = {15, 16};
      constexpr op_range opc = {5, 11};
      if(masking(inst, ssop1, "00") && masking(inst, opc, "0011111")){
        if(!is1(inst, ssop0)){
          return gii(op_type::SME_2_Move_LookupTable_From_MOVT, inst);
        }
        else{
          return gii(op_type::SME_2_Move_LookupTable_Into_MOVT, inst);
        }
      }
    }
    if(masking(inst, sop1, "01x001>")){
      //return gii(op_type::SME_2_Expand_LookupTable_Continguous, inst);
      constexpr int ssop0 = 22;
      constexpr op_range ssop1 = {14, 15};
      constexpr op_range ssop2 = {0, 1};
      if((!is1(inst, ssop0) && masking(inst, ssop1, "10")) && masking(inst, ssop2, "00")){
        constexpr op_range opc = {16, 18};
        constexpr op_range opc2 = {10, 11};
        if(masking(inst, opc, "01x") && masking(inst, opc2, "00")){
          return gii(op_type::SME_2_Expand_LookupTable_Continguous_4Register_LUTI4, inst);
        }
        if(masking(inst, opc, "1xx") && masking(inst, opc2, "00")){
          return gii(op_type::SME_2_Expand_LookupTable_Continguous_4Register_LUTI2, inst);
        }
      }
      if((!is1(inst, ssop0) && masking(inst, ssop1, "x1")) && masking(inst, ssop2, "x0")){
        constexpr op_range opc = {15, 18};
        constexpr op_range opc2 = {10, 11};
        if(masking(inst, opc, "01xx") && masking(inst, opc2, "00")){
          return gii(op_type::SME_2_Expand_LookupTable_Continguous_2Register_LUTI4, inst);
        }
        if(masking(inst, opc, "1xxx") && masking(inst, opc2, "00")){
          return gii(op_type::SME_2_Expand_LookupTable_Continguous_2Register_LUTI2, inst);
        }
      }
      if(is1(inst, ssop0)){
        constexpr op_range opc = {14, 18};
        constexpr op_range opc2 = {10, 11};
        if(masking(inst, opc, "01xxx") && masking(inst, opc2, "00")){
          return gii(op_type::SME_2_Expand_LookupTable_Continguous_1Register_LUTI4, inst);
        }
        if(masking(inst, opc, "1xxxx") && masking(inst, opc2, "00")){
          return gii(op_type::SME_2_Expand_LookupTable_Continguous_1Register_LUTI2, inst);
        }
      }
    }
    if(masking(inst, sop1, "1xx00>")){
      //return gii(op_type::SME_2_MultiVector_Indexed_1Register, inst);
      constexpr op_range ssop0 = {22, 23};
      constexpr int ssop1 = 12;
      constexpr int ssop2 = 2;
      if(masking(inst, ssop0, "00")){
        constexpr op_range USop = {2, 4};
        if(masking(inst, USop, "000")){
          return gii(op_type::SME_2_MultiVector_Indexed_1Register_longMLA_32bit_SMLALL, inst);
        }
        if(masking(inst, USop, "001")){
          return gii(op_type::SME_2_MultiVector_Indexed_1Register_longMLA_32bit_USMLALL, inst);
        }
        if(masking(inst, USop, "010")){
          return gii(op_type::SME_2_MultiVector_Indexed_1Register_longMLA_32bit_SMLSLL, inst);
        }
        if(masking(inst, USop, "100")){
          return gii(op_type::SME_2_MultiVector_Indexed_1Register_longMLA_32bit_UMLALL, inst);
        }
        if(masking(inst, USop, "101")){
          return gii(op_type::SME_2_MultiVector_Indexed_1Register_longMLA_32bit_SUMLALL, inst);
        }
        if(masking(inst, USop, "110")){
          return gii(op_type::SME_2_MultiVector_Indexed_1Register_longMLA_32bit_UMLSLL, inst);
        }
      }
      if(masking(inst, ssop0, "10")){
        if(!is1(inst, ssop1) && !is1(inst, ssop2)){
          constexpr op_type oarr[2][2] = {
            {op_type::SME_2_MultiVector_Indexed_1Register_longMLA_64bit_SMLALL,
            op_type::SME_2_MultiVector_Indexed_1Register_longMLA_64bit_SMLSLL}, 
            {op_type::SME_2_MultiVector_Indexed_1Register_longMLA_64bit_UMLALL,
            op_type::SME_2_MultiVector_Indexed_1Register_longMLA_64bit_UMLSLL}};
          constexpr int U = 4;
          constexpr int S = 3;
          return gii(oarr[is1(inst, U) ? 1 : 0][is1(inst, S) ? 1 : 0], inst);
        }
        if(is1(inst, ssop1)){
          constexpr op_type oarr[2][2] = {
            {op_type::SME_2_MultiVector_Indexed_1Register_longFMA_FMLAL,
            op_type::SME_2_MultiVector_Indexed_1Register_longFMA_FMLSL}, 
            {op_type::SME_2_MultiVector_Indexed_1Register_longFMA_BFMLAL,
            op_type::SME_2_MultiVector_Indexed_1Register_longFMA_BFMLSL}};
          constexpr int U = 4;
          constexpr int S = 3;
          return gii(oarr[is1(inst, U) ? 1 : 0][is1(inst, S) ? 1 : 0], inst);
        }
      }
      if(masking(inst, ssop0, "11") && is1(inst, ssop1)){
        constexpr op_type oarr[2][2] = {
            {op_type::SME_2_MultiVector_Indexed_1Register_longMLA_SMLAL,
            op_type::SME_2_MultiVector_Indexed_1Register_longMLA_SMLSL}, 
            {op_type::SME_2_MultiVector_Indexed_1Register_longMLA_UMLAL,
            op_type::SME_2_MultiVector_Indexed_1Register_longMLA_UMLSL}};
        constexpr int U = 4;
        constexpr int S = 3;
        return gii(oarr[is1(inst, U) ? 1 : 0][is1(inst, S) ? 1 : 0], inst);
      }
    }
    if(masking(inst, sop1, "1xx01xxxx0>")){
      //return gii(op_type::SME_2_MultiVector_Indexed_2Register, inst);
      constexpr op_range ssop0 = {20, 21};
      constexpr op_range ssop1 = {11, 12};
      constexpr int ssop2 = 5;
      if(masking(inst, ssop0, "00") && masking(inst, ssop1, "0x")){
        constexpr op_range opus = {3, 5};
        if(masking(inst, opus, "000")){
          return gii(op_type::SME_2_MultiVector_Indexed_2Register_llongMLA_ts_32bit_SMLALL, inst);
        }
        if(masking(inst, opus, "001")){
          return gii(op_type::SME_2_MultiVector_Indexed_2Register_llongMLA_ts_32bit_SMLSLL, inst);
        }
        if(masking(inst, opus, "010")){
          return gii(op_type::SME_2_MultiVector_Indexed_2Register_llongMLA_ts_32bit_UMLALL, inst);
        }
        if(masking(inst, opus, "011")){
          return gii(op_type::SME_2_MultiVector_Indexed_2Register_llongMLA_ts_32bit_UMLSLL, inst);
        }
        if(masking(inst, opus, "100")){
          return gii(op_type::SME_2_MultiVector_Indexed_2Register_llongMLA_ts_32bit_USMLALL, inst);
        }
        if(masking(inst, opus, "110")){
          return gii(op_type::SME_2_MultiVector_Indexed_2Register_llongMLA_ts_32bit_SUMLALL, inst);
        }
      }
      if(masking(inst, ssop0, "01")){
        constexpr int op = 12;
        constexpr op_range opc2 = {3, 5};
        if(!is1(inst, op)){
          if(masking(inst, opc2, "000")){
            return gii(op_type::SME_2_MultiVector_Indexed_2Register_Ternary_32bit_FMLA, inst);
          }
          if(masking(inst, opc2, "001")){
            return gii(op_type::SME_2_MultiVector_Indexed_2Register_Ternary_32bit_FVDOT, inst);
          }
          if(masking(inst, opc2, "010")){
            return gii(op_type::SME_2_MultiVector_Indexed_2Register_Ternary_32bit_FMLS, inst);
          }
          if(masking(inst, opc2, "011")){
            return gii(op_type::SME_2_MultiVector_Indexed_2Register_Ternary_32bit_BFVDOT, inst);
          }
          if(masking(inst, opc2, "100")){
            return gii(op_type::SME_2_MultiVector_Indexed_2Register_Ternary_32bit_SVDOT, inst);
          }
          if(masking(inst, opc2, "110")){
            return gii(op_type::SME_2_MultiVector_Indexed_2Register_Ternary_32bit_UVDOT, inst);
          }
        }
        else{
          if(masking(inst, opc2, "000")){
            return gii(op_type::SME_2_MultiVector_Indexed_2Register_Ternary_32bit_SDOT2, inst);
          }
          if(masking(inst, opc2, "001")){
            return gii(op_type::SME_2_MultiVector_Indexed_2Register_Ternary_32bit_FDOT, inst);
          }
          if(masking(inst, opc2, "010")){
            return gii(op_type::SME_2_MultiVector_Indexed_2Register_Ternary_32bit_UDOT, inst);
          }
          if(masking(inst, opc2, "011")){
            return gii(op_type::SME_2_MultiVector_Indexed_2Register_Ternary_32bit_BFDOT, inst);
          }
          if(masking(inst, opc2, "100")){
            return gii(op_type::SME_2_MultiVector_Indexed_2Register_Ternary_32bit_SDOT4, inst);
          }
          if(masking(inst, opc2, "101")){
            return gii(op_type::SME_2_MultiVector_Indexed_2Register_Ternary_32bit_USDOT, inst);
          }
          if(masking(inst, opc2, "110")){
            return gii(op_type::SME_2_MultiVector_Indexed_2Register_Ternary_32bit_UDOT, inst);
          }
          if(masking(inst, opc2, "111")){
            return gii(op_type::SME_2_MultiVector_Indexed_2Register_Ternary_32bit_SUDOT, inst);
          }
        }
      }
      if(masking(inst, ssop0, "10") && masking(inst, ssop1, "00") && !is1(inst, ssop2)){
        constexpr op_range us = {3, 4};
        if(masking(inst, us, "00")){
          return gii(op_type::SME_2_MultiVector_Indexed_2Register_llongMLA_ts_32bit_SMLALL, inst);
        }
        if(masking(inst, us, "01")){
          return gii(op_type::SME_2_MultiVector_Indexed_2Register_llongMLA_ts_32bit_SMLSLL, inst);
        }
        if(masking(inst, us, "10")){
          return gii(op_type::SME_2_MultiVector_Indexed_2Register_llongMLA_ts_32bit_UMLALL, inst);
        }
        if(masking(inst, us, "11")){
          return gii(op_type::SME_2_MultiVector_Indexed_2Register_llongMLA_ts_32bit_UMLSLL, inst);
        }
      }
      if(masking(inst, ssop0, "10") && masking(inst, ssop1, "1x") && !is1(inst, ssop2)){
        constexpr op_range us = {3, 4};
        if(masking(inst, us, "00")){
          return gii(op_type::SME_2_MultiVector_Indexed_2Register_longFMA_ts_FMLAL, inst);
        }
        if(masking(inst, us, "01")){
          return gii(op_type::SME_2_MultiVector_Indexed_2Register_longFMA_ts_FMLSL, inst);
        }
        if(masking(inst, us, "10")){
          return gii(op_type::SME_2_MultiVector_Indexed_2Register_longFMA_ts_BFMLAL, inst);
        }
        if(masking(inst, us, "11")){
          return gii(op_type::SME_2_MultiVector_Indexed_2Register_longFMA_ts_BFMLSL, inst);
        }
      }
      if(masking(inst, ssop0, "11") && masking(inst, ssop1, "00") && !is1(inst, ssop2)){
        constexpr op_range us = {3, 4};
        if(masking(inst, us, "00")){
          return gii(op_type::SME_2_MultiVector_Indexed_2Register_Ternary_64bit_FMLA, inst);
        }
        if(masking(inst, us, "01")){
          return gii(op_type::SME_2_MultiVector_Indexed_2Register_Ternary_64bit_SDOT, inst);
        }
        if(masking(inst, us, "10")){
          return gii(op_type::SME_2_MultiVector_Indexed_2Register_Ternary_64bit_FMLS, inst);
        }
        if(masking(inst, us, "11")){
          return gii(op_type::SME_2_MultiVector_Indexed_2Register_Ternary_64bit_UDOT, inst);
        }
      }
      if(masking(inst, ssop0, "11") && masking(inst, ssop1, "1x") && !is1(inst, ssop2)){
        constexpr op_range us = {3, 4};
        if(masking(inst, us, "00")){
          return gii(op_type::SME_2_MultiVector_Indexed_2Register_longMLA_ts_SMLAL, inst);
        }
        if(masking(inst, us, "01")){
          return gii(op_type::SME_2_MultiVector_Indexed_2Register_longMLA_ts_SMLSL, inst);
        }
        if(masking(inst, us, "10")){
          return gii(op_type::SME_2_MultiVector_Indexed_2Register_longMLA_ts_UMLAL, inst);
        }
        if(masking(inst, us, "11")){
          return gii(op_type::SME_2_MultiVector_Indexed_2Register_longMLA_ts_UMLSL, inst);
        }
      }
    }
    if(masking(inst, sop1, "1xx01xxxx1>")){
      //return gii(op_type::SME_2_MultiVector_Indexed_4Register, inst);
      constexpr op_range ssop0 = {22, 23};
      constexpr op_range ssop1 = {11, 12};
      constexpr op_range ssop2 = {5, 6};
      if((masking(inst, ssop0, "00") && masking(inst, ssop1, "0x")) && masking(inst, ssop2, "0x")){
        constexpr op_range opus = {3, 5};
        if(masking(inst, opus, "000")){
          return gii(op_type::SME_2_MultiVector_Indexed_4Register_llongMLA_fs_32bit_SMLALL, inst);
        }
        if(masking(inst, opus, "001")){
          return gii(op_type::SME_2_MultiVector_Indexed_4Register_llongMLA_fs_32bit_SMLSLL, inst);
        }
        if(masking(inst, opus, "010")){
          return gii(op_type::SME_2_MultiVector_Indexed_4Register_llongMLA_fs_32bit_UMLALL, inst);
        }
        if(masking(inst, opus, "011")){
          return gii(op_type::SME_2_MultiVector_Indexed_4Register_llongMLA_fs_32bit_UMLSLL, inst);
        }
        if(masking(inst, opus, "100")){
          return gii(op_type::SME_2_MultiVector_Indexed_4Register_llongMLA_fs_32bit_USMLALL, inst);
        }
        if(masking(inst, opus, "110")){
          return gii(op_type::SME_2_MultiVector_Indexed_4Register_llongMLA_fs_32bit_SUMLALL, inst);
        }
      }
      if((masking(inst, ssop0, "01")) && masking(inst, ssop2, "0x")){
        constexpr int _op = 12;
        constexpr op_range opc2 = {3, 5};
        if(!is1(inst, _op)){
          if(masking(inst, opc2, "000")){
            return gii(op_type::SME_2_MultiVector_Indexed_4Register_Ternary_32bit_FMLA, inst);
          }
          if(masking(inst, opc2, "010")){
            return gii(op_type::SME_2_MultiVector_Indexed_4Register_Ternary_32bit_FMLS, inst);
          }
          if(masking(inst, opc2, "100")){
            return gii(op_type::SME_2_MultiVector_Indexed_4Register_Ternary_32bit_SVDOT, inst);
          }
          if(masking(inst, opc2, "101")){
            return gii(op_type::SME_2_MultiVector_Indexed_4Register_Ternary_32bit_USVDOT, inst);
          }
          if(masking(inst, opc2, "110")){
            return gii(op_type::SME_2_MultiVector_Indexed_4Register_Ternary_32bit_UVDOT, inst);
          }
          if(masking(inst, opc2, "111")){
            return gii(op_type::SME_2_MultiVector_Indexed_4Register_Ternary_32bit_SUVDOT, inst);
          }
        }
        else{
          if(masking(inst, opc2, "000")){
            return gii(op_type::SME_2_MultiVector_Indexed_4Register_Ternary_32bit_SDOT2, inst);
          }
          if(masking(inst, opc2, "001")){
            return gii(op_type::SME_2_MultiVector_Indexed_4Register_Ternary_32bit_FDOT, inst);
          }
          if(masking(inst, opc2, "010")){
            return gii(op_type::SME_2_MultiVector_Indexed_4Register_Ternary_32bit_UDOT2, inst);
          }
          if(masking(inst, opc2, "011")){
            return gii(op_type::SME_2_MultiVector_Indexed_4Register_Ternary_32bit_BFDOT, inst);
          }
          if(masking(inst, opc2, "100")){
            return gii(op_type::SME_2_MultiVector_Indexed_4Register_Ternary_32bit_SDOT4, inst);
          }
          if(masking(inst, opc2, "101")){
            return gii(op_type::SME_2_MultiVector_Indexed_4Register_Ternary_32bit_USDOT, inst);
          }
          if(masking(inst, opc2, "110")){
            return gii(op_type::SME_2_MultiVector_Indexed_4Register_Ternary_32bit_UDOT4, inst);
          }
          if(masking(inst, opc2, "111")){
            return gii(op_type::SME_2_MultiVector_Indexed_4Register_Ternary_32bit_SUDOT, inst);
          }
        }
      }
      if((masking(inst, ssop0, "10") && masking(inst, ssop1, "00")) && masking(inst, ssop2, "00")){
        constexpr op_type oarr[2][2] = {{
          op_type::SME_2_MultiVector_Indexed_4Register_llongMLA_fs_64bit_SMLALL,
          op_type::SME_2_MultiVector_Indexed_4Register_llongMLA_fs_64bit_SMLSLL
        }, {
          op_type::SME_2_MultiVector_Indexed_4Register_llongMLA_fs_64bit_UMLALL,
          op_type::SME_2_MultiVector_Indexed_4Register_llongMLA_fs_64bit_UMLSLL
        }};
        constexpr int U = 4;
        constexpr int S = 3;
        return gii(oarr[is1(inst, U) ? 1:0][is1(inst, S) ? 1:0], inst);
      }
      if((masking(inst, ssop0, "10") && masking(inst, ssop1, "1x")) && masking(inst, ssop2, "00")){
        constexpr op_type oarr[2][2] = {{
          op_type::SME_2_MultiVector_Indexed_4Register_longFMA_fs_FMLAL,
          op_type::SME_2_MultiVector_Indexed_4Register_longFMA_fs_FMLSL
        }, {
          op_type::SME_2_MultiVector_Indexed_4Register_longFMA_fs_BFMLAL,
          op_type::SME_2_MultiVector_Indexed_4Register_longFMA_fs_BFMLSL
        }};
        constexpr int U = 4;
        constexpr int S = 3;
        return gii(oarr[is1(inst, U) ? 1:0][is1(inst, S) ? 1:0], inst);
      }
      if((masking(inst, ssop0, "11") && masking(inst, ssop1, "0x")) && masking(inst, ssop2, "00")){
        constexpr int _op = 11;
        constexpr op_range opc2 = {3, 4};
        if(!is1(inst, _op)){
          if(masking(inst, opc2, "00")){
            return gii(op_type::SME_2_MultiVector_Indexed_4Register_Ternary_64bit_FMLA, inst);
          }
          if(masking(inst, opc2, "01")){
            return gii(op_type::SME_2_MultiVector_Indexed_4Register_Ternary_64bit_SDOT, inst);
          }
          if(masking(inst, opc2, "10")){
            return gii(op_type::SME_2_MultiVector_Indexed_4Register_Ternary_64bit_FMLS, inst);
          }
          if(masking(inst, opc2, "11")){
            return gii(op_type::SME_2_MultiVector_Indexed_4Register_Ternary_64bit_UDOT, inst);
          }
        }
        else{
          if(masking(inst, opc2, "01")){
            return gii(op_type::SME_2_MultiVector_Indexed_4Register_Ternary_64bit_SVDOT, inst);
          }
          if(masking(inst, opc2, "11")){
            return gii(op_type::SME_2_MultiVector_Indexed_4Register_Ternary_64bit_UVDOT, inst);
          }
        }
      }
      if((masking(inst, ssop0, "11") && masking(inst, ssop1, "1x")) && masking(inst, ssop2, "00")){
        constexpr op_type oarr[2][2] = {{
          op_type::SME_2_MultiVector_Indexed_4Register_longMLA_fs_SMLAL,
          op_type::SME_2_MultiVector_Indexed_4Register_longMLA_fs_SMLSL
        }, {
          op_type::SME_2_MultiVector_Indexed_4Register_longMLA_fs_UMLAL,
          op_type::SME_2_MultiVector_Indexed_4Register_longMLA_fs_UMLSL
        }};
        constexpr int U = 4;
        constexpr int S = 3;
        return gii(oarr[is1(inst, U) ? 1:0][is1(inst, S) ? 1:0], inst);
      }
    }
    if(masking(inst, sop1, "1xx1xxxxx100>")){
      constexpr op_range ssop0 = {16, 17};
      constexpr op_range ssop1 = {5, 6};
      constexpr op_range ssop2 = {0, 1};
      if((masking(inst, ssop0, "01") && masking(inst, ssop1, "00")) && masking(inst, ssop2, "00")){
        return gii(op_type::SME_2_MultiVector_SVE_Select_SEL, inst);
      }
      if((masking(inst, ssop0, "x0") && masking(inst, ssop1, "x0")) && masking(inst, ssop2, "x0")){
        return gii(op_type::SME_2_MultiVector_SVE_Select_SEL, inst);
      }
    }
    if(masking(inst, sop1, "1xx1xxxxx110>")){
      //return gii(op_type::SME_2_MultiVector_SVE_Constructive_Binary, inst);
      constexpr op_range _op0 = {22, 23};
      constexpr op_range _op1 = {10, 12};
      constexpr op_range _op2 = {0, 1};
      if(masking(inst, _op0, "00") && masking(inst, _op1, "101")){
        if(!is1(inst, 0)){
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Binary_QuadwordsZIP_2Register_ZIP, inst);
        }
        else{
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Binary_QuadwordsZIP_2Register_UZP, inst);
        }
      }
      if(masking(inst, _op0, "11") && masking(inst, _op1, "101")){
        constexpr int _op = 20;
        constexpr int U = 5;
        if(!is1(inst, _op)){
          if(!is1(inst, U)){
            return gii(op_type::SME_2_MultiVector_SVE_Constructive_Binary_SaturatingShiftRight_2Register_SQRSHR, inst);
          }
          else{
            return gii(op_type::SME_2_MultiVector_SVE_Constructive_Binary_SaturatingShiftRight_2Register_UQRSHR, inst);
          }
        }
        else{
          if(!is1(inst, U)){
            return gii(op_type::SME_2_MultiVector_SVE_Constructive_Binary_SaturatingShiftRight_2Register_SQRSHRU, inst);
          }
        }
      }
      if((masking(inst, _op2, "x0") && masking(inst, _op1, "000")) || (masking(inst, _op2, "00") && masking(inst, _op1, "010"))){
        return gii(op_type::SME_2_MultiVector_SVE_Constructive_Binary_FCLAMP, inst);
      }
      if(masking(inst, _op1, "001")){
        if(!is1(inst, 0)){
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Binary_CLAMP_2Register_SCLAMP, inst);
        }
        else{
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Binary_CLAMP_2Register_UCLAMP, inst);
        }
      }
      if(masking(inst, _op1, "011") && masking(inst, _op2, "0x")){
        if(!is1(inst, 0)){
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Binary_CLAMP_4Register_SCLAMP, inst);
        }
        else{
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Binary_CLAMP_4Register_UCLAMP, inst);
        }
      }
      if(masking(inst, _op1, "100")){
        if(!is1(inst, 0)){
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Binary_ZIP_2Register_ZIP, inst);
        }
        else{
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Binary_ZIP_2Register_UZP, inst);
        }
      }
      if(masking(inst, _op1, "11x")){
        constexpr int N = 10;
        constexpr op_range opU = {5, 6};
        if(!is1(inst, N)){
          if(masking(inst, opU, "00")){
            return gii(op_type::SME_2_MultiVector_SVE_Constructive_Binary_SaturatingShiftRight_4Register_SQRSHR, inst);
          }
          if(masking(inst, opU, "01")){
            return gii(op_type::SME_2_MultiVector_SVE_Constructive_Binary_SaturatingShiftRight_4Register_UQRSHR, inst);
          }
          if(masking(inst, opU, "10")){
            return gii(op_type::SME_2_MultiVector_SVE_Constructive_Binary_SaturatingShiftRight_4Register_SQRSHRU, inst);
          }
        }
        else{
          if(masking(inst, opU, "00")){
            return gii(op_type::SME_2_MultiVector_SVE_Constructive_Binary_SaturatingShiftRight_4Register_SQRSHRN, inst);
          }
          if(masking(inst, opU, "01")){
            return gii(op_type::SME_2_MultiVector_SVE_Constructive_Binary_SaturatingShiftRight_4Register_UQRSHRN, inst);
          }
          if(masking(inst, opU, "10")){
            return gii(op_type::SME_2_MultiVector_SVE_Constructive_Binary_SaturatingShiftRight_4Register_SQRSHRUN, inst);
          }
        }
      }
    }
    if(masking(inst, sop1, "1xx1xxxxx111000")){
      //return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary, inst);
      constexpr op_range _op0 = {22, 23};
      constexpr op_range _op1 = {16, 20};
      constexpr op_range _op2 = {5, 6};
      constexpr op_range _op3 = {0, 1};
      constexpr int U = 5;
      if((masking(inst, _op0, "00") && masking(inst, _op1, "00001")) && (masking(inst, _op3, "x0"))){
        if(!is1(inst, U)){
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary_FPToIntConvert_2Register_FCVTZS, inst);
        }
        else{
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary_FPToIntConvert_2Register_FCVTZU, inst);
        }
      }
      if((masking(inst, _op0, "00") && masking(inst, _op1, "00010")) && (masking(inst, _op3, "x0"))){
        if(!is1(inst, U)){
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary_IntToFP_2Register_SCVTF, inst);
        }
        else{
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary_IntToFP_2Register_UCVTF, inst);
        }
      }
      if((masking(inst, _op0, "00") && masking(inst, _op1, "10001")) && (masking(inst, _op2, "0x") && masking(inst, _op3, "00"))){
        if(!is1(inst, U)){
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary_FPToIntConvert_4Register_FCVTZS, inst);
        }
        else{
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary_FPToIntConvert_4Register_FCVTZU, inst);
        }
      }
      if((masking(inst, _op0, "00") && masking(inst, _op1, "10010")) && (masking(inst, _op2, "0x") && masking(inst, _op3, "00"))){
        if(!is1(inst, U)){
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary_IntToFP_4Register_SCVTF, inst);
        }
        else{
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary_IntToFP_4Register_UCVTF, inst);
        }
      }
      if((masking(inst, _op0, "00") && masking(inst, _op1, "10111")) && (masking(inst, _op2, "00") && masking(inst, _op3, "x0"))){
        constexpr int _op = 1;
        if(!is1(inst, _op)){
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary_ZIP_4Register_ZIP, inst);
        }
        else{
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary_ZIP_4Register_UZP, inst);
        }
      }
      if(masking(inst, _op0, "0x") && masking(inst, _op1, "00000")){
        constexpr int _op = 22;
        constexpr int N = 5;
        constexpr op_type oarr[2][2] = {{
          op_type::SME_2_MultiVector_SVE_Constructive_Unary_FPdownConvert_2Register_FCVT,
          op_type::SME_2_MultiVector_SVE_Constructive_Unary_FPdownConvert_2Register_FCVTN
        }, {
          op_type::SME_2_MultiVector_SVE_Constructive_Unary_FPdownConvert_2Register_BFCVT,
          op_type::SME_2_MultiVector_SVE_Constructive_Unary_FPdownConvert_2Register_BFCVTN
        }};
        return gii(oarr[is1(inst, _op)?1:0][is1(inst, N)?1:0], inst);
      }
      if(masking(inst, _op0, "0x") && masking(inst, _op1, "00011")){
        constexpr int _op = 22;
        constexpr int _U = 0;
        constexpr op_type oarr[2][2] = {{
          op_type::SME_2_MultiVector_SVE_Constructive_Unary_FPdownConvert_2Register_FCVT,
          op_type::SME_2_MultiVector_SVE_Constructive_Unary_FPdownConvert_2Register_FCVTN
        }, {
          op_type::SME_2_MultiVector_SVE_Constructive_Unary_FPdownConvert_2Register_BFCVT,
          op_type::Undefine
        }};
        op_type ot = oarr[is1(inst, _op)?1:0][is1(inst, _U)?1:0];
        if(ot != op_type::Undefine){
          return gii(ot, inst);
        }
      }
      if(masking(inst, _op1, "00101")){
        constexpr int _U = 0;
        op_type ot = (!is1(inst, _U)) ? op_type::SME_2_MultiVector_SVE_Constructive_Unary_Unpack_2Register_SUNPK : op_type::SME_2_MultiVector_SVE_Constructive_Unary_Unpack_2Register_UUNPK;
        return gii(ot, inst);
      }
      if((masking(inst, _op1, "01xxx")) && (masking(inst, _op2, "x0") && masking(inst, _op3, "x0"))){
        constexpr op_range size = {22, 23};
        constexpr op_range opc = {16, 18};
        if(masking(inst, size, "10") && masking(inst, opc, "000")){
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary_FRINT_2Register_FRINTN, inst);
        }
        if(masking(inst, size, "10") && masking(inst, opc, "001")){
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary_FRINT_2Register_FRINTP, inst);
        }
        if(masking(inst, size, "10") && masking(inst, opc, "010")){
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary_FRINT_2Register_FRINTM, inst);
        }
        if(masking(inst, size, "10") && masking(inst, opc, "100")){
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary_FRINT_2Register_FRINTA, inst);
        }
      }
      if(masking(inst, _op1, "10011")){
        constexpr int _op = 22;
        constexpr op_range nu = {5, 6};
        if(!is1(inst, _op)){
          if(masking(inst, nu, "00")){
            return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary_IntDownConvert_4Register_SQCVT, inst);
          }
          if(masking(inst, nu, "01")){
            return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary_IntDownConvert_4Register_UQCVT, inst);
          }
          if(masking(inst, nu, "10")){
            return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary_IntDownConvert_4Register_SQCVTN, inst);
          }
          if(masking(inst, nu, "11")){
            return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary_IntDownConvert_4Register_UQCVTN, inst);
          }
        }
        else{
          if(masking(inst, nu, "00")){
            return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary_IntDownConvert_4Register_SQCVTU, inst);
          }
          if(masking(inst, nu, "10")){
            return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary_IntDownConvert_4Register_SQCVTUN, inst);
          }
        }
      }
      if((masking(inst, _op1, "10101")) && (masking(inst, _op2, "x0") && masking(inst, _op3, "0x"))){
        constexpr int _U = 0;
        if(!is1(inst, _U)){
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary_Unpack_4Register_SUNPK, inst);
        }
        else{
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary_Unpack_4Register_UUNPK, inst);
        }
      }
      if((masking(inst, _op1, "10110")) && (masking(inst, _op2, "00") && masking(inst, _op3, "x0"))){
        constexpr int _op = 1;
        if(!is1(inst, _op)){
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary_ZIP_4Register_ZIP, inst);
        }
        else{
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary_ZIP_4Register_UZP, inst);
        }
      }
      if((masking(inst, _op1, "11xxx")) && (masking(inst, _op2, "00") && masking(inst, _op3, "00"))){
        constexpr op_range size = {22, 23};
        constexpr op_range opc = {16, 18};
        if(masking(inst, size, "10") && masking(inst, opc, "000")){
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary_FRINT_4Register_FRINTN, inst);
        }
        if(masking(inst, size, "10") && masking(inst, opc, "001")){
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary_FRINT_4Register_FRINTP, inst);
        }
        if(masking(inst, size, "10") && masking(inst, opc, "010")){
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary_FRINT_4Register_FRINTM, inst);
        }
        if(masking(inst, size, "10") && masking(inst, opc, "100")){
          return gii(op_type::SME_2_MultiVector_SVE_Constructive_Unary_FRINT_4Register_FRINTA, inst);
        }
      }
    }
    if(masking(inst, sop1, "1xx1xxxx010110x")){
      //return gii(op_type::SME_2_MultiVector_MultiVector_SVE_Destructive_2Register, inst);
      constexpr op_range _op0op1 = {5, 10};
      constexpr int _op2 = 0;
      if(masking(inst, _op0op1, "00000x")){
        constexpr op_type oarr[2][2] = {{
          op_type::SME_2_MultiVector_MultiVector_SVE_Destructive_2Register_IntMinMax_SMAX,
          op_type::SME_2_MultiVector_MultiVector_SVE_Destructive_2Register_IntMinMax_UMAX
        }, {
          op_type::SME_2_MultiVector_MultiVector_SVE_Destructive_2Register_IntMinMax_SMIN,
          op_type::SME_2_MultiVector_MultiVector_SVE_Destructive_2Register_IntMinMax_UMIN
        }};
        constexpr int _op = 5;
        constexpr int _U = 0;
        return gii(oarr[is1(inst, _op)?1:0][is1(inst, _U)?1:0], inst);
      }
      if(masking(inst, _op0op1, "00100x")){
        constexpr op_type oarr[2][2] = {{
          op_type::SME_2_MultiVector_MultiVector_SVE_Destructive_2Register_FPMinMax_FMAX,
          op_type::SME_2_MultiVector_MultiVector_SVE_Destructive_2Register_FPMinMax_FMIN
        }, {
          op_type::SME_2_MultiVector_MultiVector_SVE_Destructive_2Register_FPMinMax_FMAXNM,
          op_type::SME_2_MultiVector_MultiVector_SVE_Destructive_2Register_FPMinMax_FMINNM
        }};
        constexpr int _op = 5;
        constexpr int _o2 = 0;
        return gii(oarr[is1(inst, _op)?1:0][is1(inst, _o2)?1:0], inst);
      }
      if(masking(inst, _op0op1, "010xxx")){
        constexpr op_range opc = {5, 7};
        constexpr int _U = 0;
        if(masking(inst, opc, "001") && !is1(inst, _U)){
          return gii(op_type::SME_2_MultiVector_MultiVector_SVE_Destructive_2Register_Shift_SRSHL, inst);
        }
        if(masking(inst, opc, "001") && is1(inst, _U)){
          return gii(op_type::SME_2_MultiVector_MultiVector_SVE_Destructive_2Register_Shift_URSHL, inst);
        }
      }
      if(masking(inst, _op0op1, "10000x") && is1(inst, _op2)){
        return gii(op_type::SME_2_MultiVector_MultiVector_SVE_Destructive_2Register_SQDMULH, inst);
      }
    }
    if(masking(inst, sop1, "1xx1xxxx010111x")){
      //return gii(op_type::SME_2_MultiVector_MultiVector_SVE_Destructive_4Register,inst);
      constexpr op_range _op0op1 = {5, 10};
      constexpr int _op2 = 0;
      if(masking(inst, _op0op1, "00000x")){
        constexpr op_type oarr[2][2] = {{
          op_type::SME_2_MultiVector_MultiVector_SVE_Destructive_4Register_IntMinMax_SMAX,
          op_type::SME_2_MultiVector_MultiVector_SVE_Destructive_4Register_IntMinMax_UMAX
        }, {
          op_type::SME_2_MultiVector_MultiVector_SVE_Destructive_4Register_IntMinMax_SMIN,
          op_type::SME_2_MultiVector_MultiVector_SVE_Destructive_4Register_IntMinMax_UMIN
        }};
        constexpr int _op = 5;
        constexpr int _U = 0;
        return gii(oarr[is1(inst, _op)?1:0][is1(inst, _U)?1:0], inst);
      }
      if(masking(inst, _op0op1, "00100x")){
        constexpr op_type oarr[2][2] = {{
          op_type::SME_2_MultiVector_MultiVector_SVE_Destructive_4Register_FPMinMax_FMAX,
          op_type::SME_2_MultiVector_MultiVector_SVE_Destructive_4Register_FPMinMax_FMIN
        }, {
          op_type::SME_2_MultiVector_MultiVector_SVE_Destructive_4Register_FPMinMax_FMAXNM,
          op_type::SME_2_MultiVector_MultiVector_SVE_Destructive_4Register_FPMinMax_FMINNM
        }};
        constexpr int _op = 5;
        constexpr int _o2 = 0;
        return gii(oarr[is1(inst, _op)?1:0][is1(inst, _o2)?1:0], inst);
      }
      if(masking(inst, _op0op1, "010xxx")){
        constexpr op_range opc = {5, 7};
        constexpr int _U = 0;
        if(masking(inst, opc, "001") && !is1(inst, _U)){
          return gii(op_type::SME_2_MultiVector_MultiVector_SVE_Destructive_4Register_Shift_SRSHL, inst);
        }
        if(masking(inst, opc, "001") && is1(inst, _U)){
          return gii(op_type::SME_2_MultiVector_MultiVector_SVE_Destructive_4Register_Shift_URSHL, inst);
        }
      }
      if(masking(inst, _op0op1, "10000x") && is1(inst, _op2)){
        return gii(op_type::SME_2_MultiVector_MultiVector_SVE_Destructive_4Register_SQDMULH, inst);
      }
    }
    if(masking(inst, sop1, "1xx10xxx010100x")){
      //return gii(op_type::SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_2Register, inst);
      constexpr op_range _op0op1 = {5, 10};
      constexpr int _op2 = 0;
      if(masking(inst, _op0op1, "00000x")){
        constexpr op_type oarr[2][2] = {{
          op_type::SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_2Register_IntMinMax_SMAX,
          op_type::SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_2Register_IntMinMax_SMIN
        }, {
          op_type::SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_2Register_IntMinMax_UMAX,
          op_type::SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_2Register_IntMinMax_UMIN
        }};
        constexpr int _op = 5;
        constexpr int _U = 0;
        return gii(oarr[is1(inst, _op)?1:0][is1(inst, _U)?1:0], inst);
      }
      if(masking(inst, _op0op1, "00100x")){
        constexpr op_type oarr[2][2] = {{
          op_type::SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_2Register_FPMinMax_FMAX,
          op_type::SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_2Register_FPMinMax_FMIN
        }, {
          op_type::SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_2Register_FPMinMax_FMAXNM,
          op_type::SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_2Register_FPMinMax_FMINNM
        }};
        constexpr int _op = 5;
        constexpr int _o2 = 0;
        return gii(oarr[is1(inst, _op)?1:0][is1(inst, _o2)?1:0], inst);
      }
      if(masking(inst, _op0op1, "010xxx")){
        constexpr op_range opc = {5, 7};
        constexpr int _U = 0;
        if(masking(inst, opc, "001") && !is1(inst, _U)){
          return gii(op_type::SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_2Register_Shift_SRSHL, inst);
        }
        if(masking(inst, opc, "001") && is1(inst, _U)){
          return gii(op_type::SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_2Register_Shift_URSHL, inst);
        }
      }
      if(masking(inst, _op0op1, "011000")){
        return gii(op_type::SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_2Register_ADD, inst);
      }
      if(masking(inst, _op0op1, "100000") && !is1(inst, _op2)){
        return gii(op_type::SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_2Register_SQDMULH, inst);
      }
    }
    if(masking(inst, sop1, "1xx10xxx010101x")){
      //return gii(op_type::SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_4Register, inst);
      constexpr op_range _op0op1 = {5, 10};
      constexpr int _op2 = 0;
      if(masking(inst, _op0op1, "00000x")){
        constexpr op_type oarr[2][2] = {{
          op_type::SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_4Register_IntMinMax_SMAX,
          op_type::SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_4Register_IntMinMax_SMIN
        }, {
          op_type::SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_4Register_IntMinMax_UMAX,
          op_type::SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_4Register_IntMinMax_UMIN
        }};
        constexpr int _op = 5;
        constexpr int _U = 0;
        return gii(oarr[is1(inst, _op)?1:0][is1(inst, _U)?1:0], inst);
      }
      if(masking(inst, _op0op1, "00100x")){
        constexpr op_type oarr[2][2] = {{
          op_type::SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_4Register_FPMinMax_FMAX,
          op_type::SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_4Register_FPMinMax_FMIN
        }, {
          op_type::SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_4Register_FPMinMax_FMAXNM,
          op_type::SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_4Register_FPMinMax_FMINNM
        }};
        constexpr int _op = 5;
        constexpr int _o2 = 0;
        return gii(oarr[is1(inst, _op)?1:0][is1(inst, _o2)?1:0], inst);
      }
      if(masking(inst, _op0op1, "010xxx")){
        constexpr op_range opc = {5, 7};
        constexpr int _U = 0;
        if(masking(inst, opc, "001") && !is1(inst, _U)){
          return gii(op_type::SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_4Register_Shift_SRSHL, inst);
        }
        if(masking(inst, opc, "001") && is1(inst, _U)){
          return gii(op_type::SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_4Register_Shift_URSHL, inst);
        }
      }
      if(masking(inst, _op0op1, "011000")){
        return gii(op_type::SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_4Register_ADD, inst);
      }
      if(masking(inst, _op0op1, "100000") && !is1(inst, _op2)){
        return gii(op_type::SME_2_MultiVector_MultiAndSingleVector_SVE_Destructive_4Register_SQDMULH, inst);
      }
    }
    if(masking(inst, sop1, "10x1xxxxx0>")){
      //return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors, inst);
      constexpr int _op0 = 22;
      constexpr int _op1 = 20;
      constexpr op_range _op2 = {10, 12};
      constexpr op_range _op3 = {1, 4};
      if(!is1(inst, _op0) && !is1(inst, _op1)){
        //00
        if(masking(inst, _op2, "010") && masking(inst, _op3, "xx0x")){
          constexpr int _op = 4;
          constexpr int S = 3;
          constexpr op_type oarr[2][2] = {{
            op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longFMA_ts_FMLAL,
            op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longFMA_ts_FMLSL
          }, {
            op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longFMA_ts_BFMLAL,
            op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longFMA_ts_BFMLSL
          }};
          return gii(oarr[is1(inst, _op)?1:0][is1(inst, S)?1:0], inst);
        }
        if(masking(inst, _op2, "011")){
          constexpr int _op = 4;
          constexpr int S = 3;
          constexpr op_type oarr[2][2] = {{
            op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_masv_longFMA_os_FMLAL,
            op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_masv_longFMA_os_FMLSL
          }, {
            op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_masv_longFMA_os_BFMLAL,
            op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_masv_longFMA_os_BFMLSL
          }};
          return gii(oarr[is1(inst, _op)?1:0][is1(inst, S)?1:0], inst);
        }
        if(masking(inst, _op2, "101") && masking(inst, _op3, "x1xx")){
          constexpr int U = 4;
          if(!is1(inst, U)){
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_smm_DotProduct_2Register_USDOT, inst);
          }
          else{
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_smm_DotProduct_2Register_SUDOT, inst);
          }
        }
      }
      if(!is1(inst, _op0) && is1(inst, _op1)){
        //01
        if(masking(inst, _op2, "010") && masking(inst, _op3, "xx0x")){
          constexpr int _op = 4;
          constexpr int S = 3;
          constexpr op_type oarr[2][2] = {{
            op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longFMA_fs_FMLAL,
            op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longFMA_fs_FMLSL
          }, {
            op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longFMA_fs_BFMLAL,
            op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longFMA_fs_BFMLSL
          }};
          return gii(oarr[is1(inst, _op)?1:0][is1(inst, S)?1:0], inst);
        }
        if(masking(inst, _op2, "101") && masking(inst, _op3, "x1xx")){
          constexpr int U = 4;
          if(!is1(inst, U)){
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_smm_DotProduct_4Register_USDOT, inst);
          }
          else{
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_smm_DotProduct_4Register_SUDOT, inst);
          }
        }
      }
      if(is1(inst, _op0) && !is1(inst, _op1)){
        //10
        if(masking(inst, _op2, "010") && masking(inst, _op3, "xx0x")){
          constexpr int _op = 4;
          constexpr int S = 3;
          constexpr op_type oarr[2][2] = {{
            op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longMLA_ts_SMLAL,
            op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longMLA_ts_SMLSL
          }, {
            op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longMLA_ts_UMLAL,
            op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longMLA_ts_UMLSL
          }};
          return gii(oarr[is1(inst, _op)?1:0][is1(inst, S)?1:0], inst);
        }
        if(masking(inst, _op2, "011")){
          constexpr int _op = 4;
          constexpr int S = 3;
          constexpr op_type oarr[2][2] = {{
            op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_masv_longMLA_os_SMLAL,
            op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_masv_longMLA_os_SMLSL
          }, {
            op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_masv_longMLA_os_UMLAL,
            op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_masv_longMLA_os_UMLSL
          }};
          return gii(oarr[is1(inst, _op)?1:0][is1(inst, S)?1:0], inst);
        }
        if(masking(inst, _op2, "101") && masking(inst, _op3, "x1xx")){
          constexpr int U = 4;
          if(!is1(inst, U)){
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_smtw_DotProduct_2Register_SDOT, inst);
          }
          else{
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_smtw_DotProduct_2Register_UDOT, inst);
          }
        }
      }
      if(is1(inst, _op0) && is1(inst, _op1)){
        //11
        if(masking(inst, _op2, "010") && masking(inst, _op3, "xx0x")){
          constexpr int _op = 4;
          constexpr int S = 3;
          constexpr op_type oarr[2][2] = {{
            op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longMLA_fs_SMLAL,
            op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longMLA_fs_SMLSL
          }, {
            op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longMLA_fs_UMLAL,
            op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_longMLA_fs_UMLSL
          }};
          return gii(oarr[is1(inst, _op)?1:0][is1(inst, S)?1:0], inst);
        }
        if(masking(inst, _op2, "101") && masking(inst, _op3, "x1xx")){
          constexpr int U = 4;
          if(!is1(inst, U)){
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_smtw_DotProduct_4Register_SDOT, inst);
          }
          else{
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_smtw_DotProduct_4Register_UDOT, inst);
          }
        }
      }

      if(!is1(inst, _op1)){
        if(masking(inst, _op2, "000") && masking(inst, _op3, "xxx0")){
          constexpr int sz = 22;
          constexpr op_range usop = {2, 4};
          if(masking(inst, usop, "000")){
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_llongMLA_ts_SMLALL, inst);
          }
          if(masking(inst, usop, "010")){
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_llongMLA_ts_SMLSLL, inst);
          }
          if(masking(inst, usop, "100")){
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_llongMLA_ts_UMLALL, inst);
          }
          if(masking(inst, usop, "110")){
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_llongMLA_ts_UMLSLL, inst);
          }
          if(!is1(inst, sz) && masking(inst, usop, "001")){
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_llongMLA_ts_USMLALL, inst);
          }
          if(!is1(inst, sz) && masking(inst, usop, "101")){
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_llongMLA_ts_SUMLALL, inst);
          }
        }
        if(masking(inst, _op2, "001")){
          constexpr int sz = 22;
          constexpr op_range usop = {2, 4};
          if(masking(inst, usop, "000")){
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_masv_llongFMA_os_SMLALL, inst);
          }
          if(masking(inst, usop, "010")){
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_masv_llongFMA_os_SMLSLL, inst);
          }
          if(masking(inst, usop, "100")){
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_masv_llongFMA_os_UMLALL, inst);
          }
          if(masking(inst, usop, "110")){
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_masv_llongFMA_os_UMLSLL, inst);
          }
          if(!is1(inst, sz) && masking(inst, usop, "001")){
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_masv_llongFMA_os_USMLALL, inst);
          }
        }
        if(masking(inst, _op2, "100")){
          constexpr int _op = 22;
          constexpr op_range opc2 = {3, 4};
          if(!is1(inst, _op)){
            if(masking(inst, opc2, "00")){
              return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_FP_DotProduct_2Register_FDOT, inst);
            }
            if(masking(inst, opc2, "01")){
              return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_FP_DotProduct_2Register_BFDOT, inst);
            }
          }
        }
        if(masking(inst, _op2, "101") && masking(inst, _op3, "x0xx")){
          constexpr int U = 4;
          if(!is1(inst, U)){
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_smfw_DotProduct_2Register_SDOT, inst);
          }
          else{
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_smfw_DotProduct_2Register_UDOT, inst);
          }
        }
        if(masking(inst, _op2, "110") && masking(inst, _op3, "0xxx")){
          constexpr int S = 3;
          if(!is1(inst, S)){
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_Ternary_FP_2Register_FMLA, inst);
          }
          else{
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_Ternary_FP_2Register_FMLS, inst);
          }
        }
        if(masking(inst, _op2, "110") && masking(inst, _op3, "1xxx")){
          constexpr int S = 3;
          if(!is1(inst, S)){
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_Ternary_Int_2Register_ADD, inst);
          }
          else{
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_Ternary_Int_2Register_SUB, inst);
          }
        }
      }
      else{
        if(masking(inst, _op2, "000") && masking(inst, _op3, "xxx0")){
          constexpr int sz = 22;
          constexpr op_range usop = {2, 4};
          if(masking(inst, usop, "000")){
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_llongMLA_fs_SMLALL, inst);
          }
          if(masking(inst, usop, "010")){
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_llongMLA_fs_SMLSLL, inst);
          }
          if(masking(inst, usop, "100")){
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_llongMLA_fs_UMLALL, inst);
          }
          if(masking(inst, usop, "110")){
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_llongMLA_fs_UMLSLL, inst);
          }
          if(!is1(inst, sz) && masking(inst, usop, "001")){
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_llongMLA_fs_USMLALL, inst);
          }
          if(!is1(inst, sz) && masking(inst, usop, "101")){
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_llongMLA_fs_SUMLALL, inst);
          }
        }
        if(masking(inst, _op2, "100")){
          constexpr int _op = 22;
          constexpr op_range opc2 = {3, 4};
          if(!is1(inst, _op)){
            if(masking(inst, opc2, "00")){
              return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_FP_DotProduct_4Register_FDOT, inst);
            }
            if(masking(inst, opc2, "01")){
              return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_FP_DotProduct_4Register_BFDOT, inst);
            }
          }
        }
        if(masking(inst, _op2, "101") && masking(inst, _op3, "x0xx")){
          constexpr int U = 4;
          if(!is1(inst, U)){
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_smfw_DotProduct_4Register_SDOT, inst);
          }
          else{
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_smfw_DotProduct_4Register_UDOT, inst);
          }
        }
        if(masking(inst, _op2, "110") && masking(inst, _op3, "0xxx")){
          constexpr int S = 3;
          if(!is1(inst, S)){
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_Ternary_FP_4Register_FMLA, inst);
          }
          else{
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_Ternary_FP_4Register_FMLS, inst);
          }
        }
        if(masking(inst, _op2, "110") && masking(inst, _op3, "1xxx")){
          constexpr int S = 3;
          if(!is1(inst, S)){
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_Ternary_Int_4Register_ADD, inst);
          }
          else{
            return gii(op_type::SME_2_MultiVector_MultiAndSingle_ArrayVectors_sm_Ternary_Int_4Register_SUB, inst);
          }
        }
      }
    }
    if(masking(inst, sop1, "11x1xxxx00>")){
      //return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register, inst);
      constexpr int _op0 = 22;
      constexpr op_range _op1 = {17, 20};
      constexpr op_range _op2 = {10, 12};
      constexpr op_range _op3 = {1, 5};
      if(!is1(inst, _op0)){
        if(masking(inst, _op2, "010") && masking(inst, _op3, "0xx0x")){
          constexpr int _op = 4;
          constexpr int S = 3;
          constexpr op_type oarr[2][2] = {{
            op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_longFMA_ts_FMLAL,
            op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_longFMA_ts_FMLSL
          }, {
            op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_longFMA_ts_BFMLAL,
            op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_longFMA_ts_BFMLSL
          }};
          return gii(oarr[is1(inst, _op)?1:0][is1(inst, S)?1:0], inst);
        }
        if(masking(inst, _op2, "101") && masking(inst, _op3, "001xx")){
          return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register_USDOT, inst);
        }
      }
      else{
        if(masking(inst, _op2, "010") && masking(inst, _op3, "0xx0x")){
          constexpr int _U = 4;
          constexpr int S = 3;
          constexpr op_type oarr[2][2] = {{
            op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_longMLA_ts_SMLAL,
            op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_longMLA_ts_SMLSL
          }, {
            op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_longMLA_ts_UMLAL,
            op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_longMLA_ts_UMLSL
          }};
          return gii(oarr[is1(inst, _U)?1:0][is1(inst, S)?1:0], inst);
        }
        if(masking(inst, _op2, "101") && masking(inst, _op3, "0x1xx")){
          constexpr int U = 4;
          if(!is1(inst, U)){
            return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register_mvtw_DotProduct_SDOT, inst);
          }
          else{
            return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register_mvtw_DotProduct_UDOT, inst);
          }
        }
      }

      if(masking(inst, _op1, "0000")){
        if(masking(inst, _op2, "111") && masking(inst, _op3, "00xxx")){
          constexpr int S = 3;
          if(!is1(inst, S)){
            return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register_mvb_FP_FADD, inst);
          }
          else{
            return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register_mvb_FP_FSUB, inst);
          }
        }
        if(masking(inst, _op2, "111") && masking(inst, _op3, "01xxx")){
          constexpr int S = 3;
          if(!is1(inst, S)){
            return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register_mvb_Int_ADD, inst);
          }
          else{
            return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register_mvb_Int_SUB, inst);
          }
        }
      }

      if(masking(inst, _op2, "000") && masking(inst, _op3, "0xxx0")){
        constexpr int sz = 22;
        constexpr op_range usop = {2, 4};
        if(masking(inst, usop, "000")){
          return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_llongMLA_ts_SMLALL, inst);
        }
        if(masking(inst, usop, "010")){
          return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_llongMLA_ts_SMLSLL, inst);
        }
        if(masking(inst, usop, "100")){
          return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_llongMLA_ts_UMLALL, inst);
        }
        if(masking(inst, usop, "110")){
          return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_llongMLA_ts_UMLSLL, inst);
        }
        if(!is1(inst, sz) && masking(inst, usop, "001")){
          return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_llongMLA_ts_USMLALL, inst);
        }
      }
      if(masking(inst, _op2, "100") && masking(inst, _op3, "xx0xx")){
        constexpr int _op = 22;
        constexpr op_range opc2 = {4, 5};
        if(!is1(inst, _op)){
          if(masking(inst, opc2, "00")){
            return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_FP_DotProduct_FDOT, inst);
          }
          if(masking(inst, opc2, "01")){
            return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_FP_DotProduct_BFDOT, inst);
          }
        }
      }
      if(masking(inst, _op2, "101") && masking(inst, _op3, "0x0xx")){
        constexpr int U = 4;
        if(!is1(inst, U)){
          return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register_mvfw_DotProduct_SDOT, inst);
        }
        else{
          return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register_mvfw_DotProduct_UDOT, inst);
        }
      }
      if(masking(inst, _op2, "110") && masking(inst, _op3, "00xxx")){
        constexpr int S = 3;
        if(!is1(inst, S)){
          return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_Ternary_FP_FMLA, inst);
        }
        else{
          return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_Ternary_FP_FMLS, inst);
        }
      }
      if(masking(inst, _op2, "110") && masking(inst, _op3, "01xxx")){
        constexpr int S = 3;
        if(!is1(inst, S)){
          return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_Ternary_Int_ADD, inst);
        }
        else{
          return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_2Register_mv_Ternary_Int_SUB, inst);
        }
      }
    }
    if(masking(inst, sop1, "11x1xxxx10>")){
      //return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register, inst);
      constexpr int _op0 = 22;
      constexpr op_range _op1 = {18, 20};
      constexpr int _op2 = 17;
      constexpr op_range _op3 = {10, 12};
      constexpr op_range _op4 = {5, 6};
      constexpr op_range _op5 = {1, 4};
      if (!is1(inst, _op0))
      {
        if (!is1(inst, _op2))
        {
          if ((masking(inst, _op3, "010") && masking(inst, _op4, "00")) && masking(inst, _op5, "xx0x"))
          {
            //
            constexpr int _op = 4;
            constexpr int S = 3;
            constexpr op_type oarr[2][2] = {{op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_longFMA_fs_FMLAL,
                                             op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_longFMA_fs_FMLSL},
                                            {op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_longFMA_fs_BFMLAL,
                                             op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_longFMA_fs_BFMLSL}};
            return gii(oarr[is1(inst, _op) ? 1 : 0][is1(inst, S) ? 1 : 0], inst);
          }
          if ((masking(inst, _op3, "101") && masking(inst, _op4, "00")) && masking(inst, _op5, "01xx"))
          {
            //
            return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register_USDOT, inst);
          }
        }
      }
      else{
        if (!is1(inst, _op2))
        {
          if ((masking(inst, _op3, "010") && masking(inst, _op4, "00")) && masking(inst, _op5, "xx0x"))
          {
            //
            constexpr int _U = 4;
            constexpr int S = 3;
            constexpr op_type oarr[2][2] = {{op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_longMLA_fs_SMLAL,
                                             op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_longMLA_fs_SMLSL},
                                            {op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_longMLA_fs_UMLAL,
                                             op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_longMLA_fs_UMLSL}};
            return gii(oarr[is1(inst, _U) ? 1 : 0][is1(inst, S) ? 1 : 0], inst);
          }
          if ((masking(inst, _op3, "101") && masking(inst, _op4, "00")) && masking(inst, _op5, "x1xx"))
          {
            //
            constexpr int U = 4;
            if (!is1(inst, U))
            {
              return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register_mvtw_DotProduct_SDOT, inst);
            }
            else
            {
              return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register_mvtw_DotProduct_UDOT, inst);
            }
          }
        }
      }

      if ((masking(inst, _op1, "000") && !is1(inst, _op2)) && ((masking(inst, _op3, "111") && masking(inst, _op4, "00")) && masking(inst, _op5, "0xxx")))
      {
        constexpr int S = 3;
        if (!is1(inst, S))
        {
          return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register_mvb_FP_FADD, inst);
        }
        else
        {
          return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register_mvb_FP_FSUB, inst);
        }
      }
      if ((masking(inst, _op1, "000") && !is1(inst, _op2)) && ((masking(inst, _op3, "111") && masking(inst, _op4, "00")) && masking(inst, _op5, "1xxx")))
      {
        constexpr int S = 3;
        if (!is1(inst, S))
        {
          return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register_mvb_Int_ADD, inst);
        }
        else
        {
          return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register_mvb_Int_SUB, inst);
        }
      }
      if((!is1(inst, _op2)) && ((masking(inst, _op3, "000") && masking(inst, _op4, "00")) && masking(inst, _op5, "xxx0"))){
        constexpr int sz = 22;
        constexpr op_range usop = {2, 4};
        if(masking(inst, usop, "000")){
          return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_llongMLA_fs_SMLALL, inst);
        }
        if(masking(inst, usop, "010")){
          return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_llongMLA_fs_SMLSLL, inst);
        }
        if(masking(inst, usop, "100")){
          return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_llongMLA_fs_UMLALL, inst);
        }
        if(masking(inst, usop, "110")){
          return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_llongMLA_fs_UMLSLL, inst);
        }
        if(!is1(inst, sz) && masking(inst, usop, "001")){
          return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_llongMLA_fs_USMLALL, inst);
        }
      }
      if((!is1(inst, _op2)) && ((masking(inst, _op3, "100") && masking(inst, _op4, "0x")) && masking(inst, _op5, "x0xx"))){
        constexpr int _op = 22;
        constexpr op_range opc2 = {4, 5};
        if(!is1(inst, _op)){
          if(masking(inst, opc2, "00")){
            return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_FP_DotProduct_FDOT, inst);
          }
          if(masking(inst, opc2, "01")){
            return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_FP_DotProduct_BFDOT, inst);
          }
        }
      }
      if((!is1(inst, _op2)) && ((masking(inst, _op3, "101") && masking(inst, _op4, "00")) && masking(inst, _op5, "x0xx"))){
        constexpr int U = 4;
        if(!is1(inst, U)){
          return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register_mvfw_DotProduct_SDOT, inst);
        }
        else{
          return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register_mvfw_DotProduct_UDOT, inst);
        }
      }
      if((!is1(inst, _op2)) && ((masking(inst, _op3, "110") && masking(inst, _op4, "00")) && masking(inst, _op5, "0xxx"))){
        constexpr int S = 3;
        if(!is1(inst, S)){
          return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_Ternary_FP_FMLA, inst);
        }
        else{
          return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_Ternary_FP_FMLS, inst);
        }
      }
      if((!is1(inst, _op2)) && ((masking(inst, _op3, "110") && masking(inst, _op4, "00")) && masking(inst, _op5, "1xxx"))){
        constexpr int S = 3;
        if(!is1(inst, S)){
          return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_Ternary_Int_ADD, inst);
        }
        else{
          return gii(op_type::SME_2_MultiVector_Multiple_ArrayVectors_4Register_mv_Ternary_Int_SUB, inst);
        }
      }
    }
  }
  else if(masking(inst, sop0, "11")){
    //return gii(op_type::SME_Memory, inst);
    constexpr op_range _op0123 = {10, 24};
    constexpr op_range _op4 = {2, 4};
    if(masking(inst, _op0123, "0xx0>") && masking(inst, _op4, "0xx")){
      constexpr op_range msz = {22, 23};
      if(masking(inst, msz, "00")){
        return gii(op_type::SME_Memory_Load_ArrayVector_LD1B, inst);
      }
      if(masking(inst, msz, "01")){
        return gii(op_type::SME_Memory_Load_ArrayVector_LD1H, inst);
      }
      if(masking(inst, msz, "10")){
        return gii(op_type::SME_Memory_Load_ArrayVector_LD1W, inst);
      }
      if(masking(inst, msz, "11")){
        return gii(op_type::SME_Memory_Load_ArrayVector_LD1D, inst);
      }
    }
    if(masking(inst, _op0123, "0xx1>") && masking(inst, _op4, "0xx")){
      constexpr op_range msz = {22, 23};
      if(masking(inst, msz, "00")){
        return gii(op_type::SME_Memory_Store_ArrayVector_ST1B, inst);
      }
      if(masking(inst, msz, "01")){
        return gii(op_type::SME_Memory_Store_ArrayVector_ST1H, inst);
      }
      if(masking(inst, msz, "10")){
        return gii(op_type::SME_Memory_Store_ArrayVector_ST1W, inst);
      }
      if(masking(inst, msz, "11")){
        return gii(op_type::SME_Memory_Store_ArrayVector_ST1D, inst);
      }
    }
    if(masking(inst, _op0123, "100x000000xx000") && masking(inst, _op4, "0xx")){
      constexpr int _op = 22;
      if(!is1(inst, _op)){
        return gii(op_type::SME_Memory_SaveAndRestoreArray_LDR, inst);
      }
      else{
        return gii(op_type::SME_Memory_SaveAndRestoreArray_STR, inst);
      }
    }
    if(masking(inst, _op0123, "100xxxxxx100000") && masking(inst, _op4, "000")){
      constexpr op_range opc = {16, 21};
      constexpr op_range opc2 = {0, 1};
      if(masking(inst, opc, "011111") && masking(inst, opc2, "00")){
        return gii(op_type::SME_Memory_LookupTable_LoadOrStore_LDR, inst);
      }
      if(masking(inst, opc, "111111") && masking(inst, opc2, "00")){
        return gii(op_type::SME_Memory_LookupTable_LoadOrStore_STR, inst);
      }
    }
    if(masking(inst, _op0123, "1110>") && masking(inst, _op4, "0xx")){
      return gii(op_type::SME_Memory_LD1Q, inst);
    }
    if(masking(inst, _op0123, "1111>") && masking(inst, _op4, "0xx")){
      return gii(op_type::SME_Memory_ST1Q, inst);
    }
  }

  if(masking(inst, sop0, "0x")){
    if(masking(inst, sop1, "x11>")){
      constexpr int ssop0 = 29;
      constexpr int ssop1 = 24;
      constexpr int ssop2 = 21;
      if(is1(inst, ssop0)){
        constexpr int sssop0 = 4;
        if(is1(inst, sssop0)){
          return gii(op_type::SME_OuterProduct_64bit_FP64_FMOPA, inst);
        }
        else{
          return gii(op_type::SME_OuterProduct_64bit_FP64_FMOPS, inst);
        }
      }
      if((!is1(inst, ssop0) && !is1(inst, ssop1)) && !is1(inst, ssop2)){
        constexpr int u0 = 24;
        constexpr int u1 = 21;
        constexpr int S = 4;
        if(!is1(inst, u0)){
          if(!is1(inst, u1)){
            if(!is1(inst, S)){
              return gii(op_type::SME_OuterProduct_64bit_Int16_FMOPA, inst);
            }
            else{
              return gii(op_type::SME_OuterProduct_64bit_Int16_FMOPS, inst);
            }
          }
          else{
            if(!is1(inst, S)){
              return gii(op_type::SME_OuterProduct_64bit_Int16_SUMOPA, inst);
            }
            else{
              return gii(op_type::SME_OuterProduct_64bit_Int16_SUMOPS, inst);
            }
          }
        }
        else{
          if(!is1(inst, u1)){
            if(!is1(inst, S)){
              return gii(op_type::SME_OuterProduct_64bit_Int16_USMOPA, inst);
            }
            else{
              return gii(op_type::SME_OuterProduct_64bit_Int16_USMOPS, inst);
            }
          }
          else{
            if(!is1(inst, S)){
              return gii(op_type::SME_OuterProduct_64bit_Int16_UMOPA, inst);
            }
            else{
              return gii(op_type::SME_OuterProduct_64bit_Int16_UMOPS, inst);
            }
          }
        }
      }
    }
  }
  return gii(op_type::Undefine, inst);
}

inst_info getOP_SVE(uint32_t inst){
  constexpr op_range o0 = {29, 31};
  constexpr op_range o1 = {10, 24};
  constexpr int o2 = 4;

  if(masking(inst, o0, "000")){
    if(masking(inst, o1, "0xx0xxxxxx1>")){
      constexpr int op0 = 15;
      constexpr int op = 13;
    }
    if(masking(inst, o1, "0xx0xxxxx000>")){
      
    }
    if(masking(inst, o1, "0xx0xxxxx001>")){
      
    }
    if(masking(inst, o1, "0xx0xxxxx100>")){
      
    }
    if(masking(inst, o1, "0xx0xxxxx101>")){
      
    }
    if(masking(inst, o1, "0xx1xxxxx000>")){
      
    }
    if(masking(inst, o1, "0xx1xxxxx001>")){
      
    }
    if(masking(inst, o1, "0xx1xxxxx0100>")){
      
    }
    if(masking(inst, o1, "0xx1xxxxx0101>")){
      
    }
    if(masking(inst, o1, "0xx1xxxxx011>")){
      
    }
    if(masking(inst, o1, "0xx1xxxxx100>")){
      
    }
    if(masking(inst, o1, "0xx1xxxxx1010>")){
      
    }
    if(masking(inst, o1, "0xx1xxxxx1011>")){
      
    }
    if(masking(inst, o1, "0xx1xxxxx11>")){
      
    }
    if(masking(inst, o1, "1xx00>")){
      
    }
    if(masking(inst, o1, "1xx01>")){
      
    }
    if(masking(inst, o1, "1xx1xxxxx001000")){
      
    }
    if(masking(inst, o1, "1xx1xxxxx001001")){
      return gii(op_type::Undefine, inst);
    }
    if(masking(inst, o1, "1xx1xxxxx00101x")){
      
    }
    if(masking(inst, o1, "1xx1xxxxx0011x1")){
      return gii(op_type::Undefine, inst);
    }
    if(masking(inst, o1, "1xx1xxxxx001100")){
      
    }
    if(masking(inst, o1, "1xx1xxxxx001110")){
      
    }
    if(masking(inst, o1, "1xx1xxxxx010>")){
      
    }
    if(masking(inst, o1, "1xx1xxxxx011>")){
      
    }
    if(masking(inst, o1, "1xx1xxxxx10>")){
      
    }
    if(masking(inst, o1, "1xx1xxxxx11>")){
      
    }
    if(masking(inst, o1, "10x1xxxxx000>")){
      
    }
    if(masking(inst, o1, "11x1xxxxx000>")){
      
    }
  }
  if(masking(inst, o0, "001")){
    if(masking(inst, o1, "0xx0>")){
      
    }
    if(masking(inst, o1, "0xx1>")){
      
    }
    if(masking(inst, o1, "1xx0xxxxxx0>")){
      
    }
    if(masking(inst, o1, "1xx00xxxx01>")){
      
    }
    if(masking(inst, o1, "1xx00xxxx11>")){
      
    }
    if(masking(inst, o1, "1xx01xxxx01>")){
      
    }
    if(masking(inst, o1, "1xx1xxxxx00>")){
      
    }
    if(masking(inst, o1, "1xx1xxxxx01>") && !is1(inst, o2)){
      
    }
    if(masking(inst, o1, "1xx1xxxxx01>") && is1(inst, o2)){
      
    }
    if(masking(inst, o1, "1xx1xxxxx11>")){
      
    }
    if(masking(inst, o1, "1xx100xxx10>")){
      
    }
    if(masking(inst, o1, "1xx101xxx1000>")){
      
    }
    if(masking(inst, o1, "1xx101xxx1001>")){
      
    }
    if(masking(inst, o1, "1xx101xxx101>")){
      return gii(op_type::Undefine, inst);
    }
    if(masking(inst, o1, "1xx11xxxx10>")){
      return gii(op_type::Undefine, inst);
    }
  }
  if(masking(inst, o0, "010")){
    if(masking(inst, o1, "0xx0xxxxx0>")){
      
    }
    if(masking(inst, o1, "0xx0xxxxx10>")){
      
    }
    if(masking(inst, o1, "0xx0xxxxx11000x")){
      
    }
    if(masking(inst, o1, "0xx0xxxxx1101xx")){
      return gii(op_type::Undefine, inst);
    }
    if(masking(inst, o1, "0xx0xxxxx111xxx")){
      return gii(op_type::Undefine, inst);
    }
    if(masking(inst, o1, "0xx1xxxxxxxxxxx")){
      
    }
    if(masking(inst, o1, "0x10xxxxx11001x")){
      return gii(op_type::Undefine, inst);
    }
    if(masking(inst, o1, "0000xxxxx11001x")){

    }
    if(masking(inst, o1, "0100xxxxx11001x")){
      
    }
    if(masking(inst, o1, "1xx0xxxxx0xxxxx")){
      
    }
    if(masking(inst, o1, "1xx0xxxxx10xxxx")){
      
    }
    if(masking(inst, o1, "1xx0xxxxx11xxxx")){
      
    }
    if(masking(inst, o1, "1xx1xxxxx0xxxxx")){
      
    }
    if(masking(inst, o1, "1xx1xxxxx100xxx")){
      
    }
    if(masking(inst, o1, "1xx1xxxxx110xxx")){
      
    }
    if(masking(inst, o1, "1xx1xxxxx111xxx")){
      
    }
  }
  if(masking(inst, o0, "011")){
    if(masking(inst, o1, "0xx0xxxxx0xxxxx")){
      
    }
    if(masking(inst, o1, "0xx00000x100xxx")){
      
    }
    if(masking(inst, o1, "0xx00000x101xxx")){
      return gii(op_type::Undefine, inst);
    }
    if(masking(inst, o1, "0xx00000x11xxxx")){
      return gii(op_type::Undefine, inst);
    }
    if(masking(inst, o1, "0xx00001x1xxxxx")){
      return gii(op_type::Undefine, inst);
    }
    if(masking(inst, o1, "0xx0001xx1xxxxx")){
      return gii(op_type::Undefine, inst);
    }
    if(masking(inst, o1, "0xx0010xx100xxx")){
      return gii(op_type::Undefine, inst);
    }
    if(masking(inst, o1, "0xx0010xx101xxx")){
      
    }
    if(masking(inst, o1, "0xx0010xx11xxxx")){
      return gii(op_type::Undefine, inst);
    }
    if(masking(inst, o1, "0xx001100100xxx")){
      return gii(op_type::Undefine, inst);
    }
    if(masking(inst, o1, "0xx00110011xxxx")){
      return gii(op_type::Undefine, inst);
    }
    if(masking(inst, o1, "0xx0011011xxxxx")){
      return gii(op_type::Undefine, inst);
    }
    if(masking(inst, o1, "0xx00111x1xxxxx")){
      return gii(op_type::Undefine, inst);
    }
    if(masking(inst, o1, "0xx010xxx100xxx")){
      
    }
    if(masking(inst, o1, "0xx010xxx101xxx")){
      return gii(op_type::Undefine, inst);
    }
    if(masking(inst, o1, "0xx010xxx11xxxx")){
      return gii(op_type::Undefine, inst);
    }
    if(masking(inst, o1, "0xx011xxx1xxxxx")){
      return gii(op_type::Undefine, inst);
    }
    if(masking(inst, o1, "0xx1xxxxx0000xx")){
      
    }
    if(masking(inst, o1, "0xx1xxxxx0001xx")){
      
    }
    if(masking(inst, o1, "0xx1xxxxx0010x0")){
      
    }
    if(masking(inst, o1, "0xx1xxxxx001001")){
      
    }
    if(masking(inst, o1, "0xx1xxxxx001011")){
      return gii(op_type::Undefine, inst);
    }
    if(masking(inst, o1, "0xx1xxxxx0011xx")){
      return gii(op_type::Undefine, inst);
    }
    if(masking(inst, o1, "0xx1xxxxx01x0xx")){
      
    }
    if(masking(inst, o1, "0xx1xxxxx01x1xx")){
      
    }
    if(masking(inst, o1, "0xx1xxxxx10x00x")){
      
    }
    if(masking(inst, o1, "0xx1xxxxx10x01x")){
      return gii(op_type::Undefine, inst);
    }
    if(masking(inst, o1, "0xx1xxxxx10x1xx")){
      return gii(op_type::Undefine, inst);
    }
    if(masking(inst, o1, "0xx1xxxxx110xxx")){
      return gii(op_type::Undefine, inst);
    }
    if(masking(inst, o1, "0xx1xxxxx111000")){
      return gii(op_type::Undefine, inst);
    }
    if(masking(inst, o1, "0xx1xxxxx111001")){
      
    }
    if(masking(inst, o1, "0xx1xxxxx11101x")){
      return gii(op_type::Undefine, inst);
    }
    if(masking(inst, o1, "0xx1xxxxx1111xx")){
      return gii(op_type::Undefine, inst);
    }
    if(masking(inst, o1, "1xx0xxxxxx1xxxx")){
      
    }
    if(masking(inst, o1, "1xx0xxxxx000xxx")){
      
    }
    if(masking(inst, o1, "1xx0xxxxx100xxx")){
      
    }
    if(masking(inst, o1, "1xx0xxxxx101xxx")){
      
    }
    if(masking(inst, o1, "1xx000xxx001xxx")){
      
    }
    if(masking(inst, o1, "1xx001xxx0010xx")){
      return gii(op_type::Undefine, inst);
    }
    if(masking(inst, o1, "1xx001xxx0011xx")){
      
    }
    if(masking(inst, o1, "1xx010xxx001xxx")){
      
    }
    if(masking(inst, o1, "1xx011xxx001xxx")){
      
    }
    if(masking(inst, o1, "1xx1xxxxxxxxxxx")){
      
    }
  }
  if(masking(inst, o0, "100")){
    
  }
  if(masking(inst, o0, "101")){
    
  }
  if(masking(inst, o0, "110")){
    
  }
  if(masking(inst, o0, "111")){
    if(masking(inst, o1, "xxxxxxxxx0x0xxx")){
      
    }
    if(masking(inst, o1, "xxxxxxxxx001xxx")){
      
    }
    if(masking(inst, o1, "xxxxxxxxx011xxx")){
      
    }
    if(masking(inst, o1, "xxxxxxxxx1x0xxx")){
      
    }
    if(masking(inst, o1, "xxxxxxxxx101xxx")){
      
    }
    if(masking(inst, o1, "xxxxxxxxx111xxx")){
      
    }
  }

  return gii(op_type::Undefine, inst);
}

inst_info getOP_DataProcessing_Immediate(uint32_t inst){
  return gii(op_type::Undefine, inst);
}

inst_info getOP_Branch_or_ExecptionSystemInstruction(uint32_t inst){
  return gii(op_type::Undefine, inst);
}

inst_info getOP_Load_Store(uint32_t inst){
  return gii(op_type::Undefine, inst);
}

inst_info getOP_DataProcessing_Register(uint32_t inst){
  return gii(op_type::Undefine, inst);
}

inst_info getOP_DataProcessing_ScalarFloat_or_SIMD(uint32_t inst){
  return gii(op_type::Undefine, inst);
}

inst_info getOP(uint32_t inst){
  if(!is1(inst, op0)){
    //inst[31] = 0
    if(masking(inst, op1, "0000")){
      return getOP_Reserved(inst);
    }
  }
  else{
    //inst[31] = 1
    if(masking(inst, op1, "0000")){
      return getOP_SME(inst);
    }
  }

  if(masking(inst, op1, "0010")){
    return getOP_SVE(inst);
  }
  if(masking(inst, op1, "100x")){
    return getOP_DataProcessing_Immediate(inst);
  }
  if(masking(inst, op1, "101x")){
    return getOP_Branch_or_ExecptionSystemInstruction(inst);
  }
  if(masking(inst, op1, "x1x0")){
    return getOP_Load_Store(inst);
  }
  if(masking(inst, op1, "x101")){
    return getOP_DataProcessing_Register(inst);
  }
  if(masking(inst, op1, "x111")){
    return getOP_DataProcessing_ScalarFloat_or_SIMD(inst);
  }

  return gii(op_type::Undefine, inst);
}

int main(){
  cout << "testing for codespaces" << endl;
  return 0;
}
