#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sat Dec 05 10:20:42 2015
# Process ID: 508
# Log file: D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.runs/impl_1/system_wrapper.vdi
# Journal file: D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 634 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/axi_vdma_VGA/U0'
Finished Parsing XDC File [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/axi_vdma_VGA/U0'
Parsing XDC File [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/sources_1/bd/system/ip/system_axi_vdma_1_1/system_axi_vdma_1_1.xdc] for cell 'system_i/axi_vdma_HDMI/U0'
Finished Parsing XDC File [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/sources_1/bd/system/ip/system_axi_vdma_1_1/system_axi_vdma_1_1.xdc] for cell 'system_i/axi_vdma_HDMI/U0'
Parsing XDC File [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.199980 which will be rounded to 0.200 to ensure it is an integer multiple of 1 picosecond [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc:27]
Finished Parsing XDC File [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/sources_1/bd/system/ip/system_axi_vdma_HDMI_0/system_axi_vdma_HDMI_0.xdc] for cell 'system_i/axi_vdma_HLS/U0'
Finished Parsing XDC File [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/sources_1/bd/system/ip/system_axi_vdma_HDMI_0/system_axi_vdma_HDMI_0.xdc] for cell 'system_i/axi_vdma_HLS/U0'
Parsing XDC File [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/Sws_4Bits/U0'
Finished Parsing XDC File [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/Sws_4Bits/U0'
Parsing XDC File [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/Sws_4Bits/U0'
Finished Parsing XDC File [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/Sws_4Bits/U0'
Parsing XDC File [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc]
WARNING: [Vivado 12-180] No cells matched 'system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst'. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-508] No pins matched 'system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O'. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:178]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for create_generated_clock constraint with option '-objects [get_pins system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O]'. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:178]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:179]
INFO: [Timing 38-2] Deriving generated clocks [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:179]
WARNING: [Vivado 12-627] No clocks matched 'vga_pxlclk'. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:179]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:179]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1085.605 ; gain = 448.105
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_false_path constraint with option '-from [get_clocks vga_pxlclk]'. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:179]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'vga_pxlclk'. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:180]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:180]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_false_path constraint with option '-to [get_clocks vga_pxlclk]'. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:180]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'JE[0]'. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:390]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:390]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JE[0]'. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:391]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:391]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JE[1]'. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:394]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:394]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JE[1]'. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:395]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:395]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JE[2]'. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:398]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:398]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JE[2]'. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:399]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:399]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JE[3]'. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:402]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:402]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JE[3]'. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:403]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:403]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JE[4]'. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:406]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:406]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JE[4]'. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:407]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:407]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JE[5]'. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:410]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:410]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JE[5]'. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:411]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:411]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JE[6]'. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:414]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:414]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JE[6]'. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:415]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:415]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JE[7]'. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:418]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:418]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JE[7]'. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:419]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:419]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'JE_OBUF[7]'. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:427]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_2_0' was not found. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:427]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_PXL_CLK_O'. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:428]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc:428]
Finished Parsing XDC File [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/constrs_1/imports/Proyecto/ZYBO_Master.xdc]
Parsing XDC File [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/axi_vdma_VGA/U0'
Finished Parsing XDC File [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/axi_vdma_VGA/U0'
Parsing XDC File [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/sources_1/bd/system/ip/system_axi_vdma_1_1/system_axi_vdma_1_1_clocks.xdc] for cell 'system_i/axi_vdma_HDMI/U0'
Finished Parsing XDC File [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/sources_1/bd/system/ip/system_axi_vdma_1_1/system_axi_vdma_1_1_clocks.xdc] for cell 'system_i/axi_vdma_HDMI/U0'
Parsing XDC File [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_0_0/system_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'system_i/HDMI_VideoIN_axi4s/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of [get_pins system_i/HDMI_VideoIN_axi4s/inst/vid_io_in_clk]'. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_0_0/system_v_vid_in_axi4s_0_0_clocks.xdc:2]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_0_0/system_v_vid_in_axi4s_0_0_clocks.xdc:2]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_0_0/system_v_vid_in_axi4s_0_0_clocks.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
CRITICAL WARNING: [Vivado 12-259] No clocks specified, please specify clocks using -clock, -fall_clock, -rise_clock options [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_0_0/system_v_vid_in_axi4s_0_0_clocks.xdc:11]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_max_delay constraint with option '-to [all_registers -clock [get_clocks -of [get_pins system_i/HDMI_VideoIN_axi4s/inst/vid_io_in_clk]]]'. [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_0_0/system_v_vid_in_axi4s_0_0_clocks.xdc:11]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_0_0/system_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'system_i/HDMI_VideoIN_axi4s/inst'
Parsing XDC File [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/sources_1/bd/system/ip/system_axi_vdma_HDMI_0/system_axi_vdma_HDMI_0_clocks.xdc] for cell 'system_i/axi_vdma_HLS/U0'
Finished Parsing XDC File [D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.srcs/sources_1/bd/system/ip/system_axi_vdma_HDMI_0/system_axi_vdma_HDMI_0_clocks.xdc] for cell 'system_i/axi_vdma_HLS/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 31 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 31 instances

link_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1085.645 ; gain = 889.219
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1085.645 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 50 inverter(s) to 283 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14785b773

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1085.645 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 52 inverter(s) to 52 load pin(s).
INFO: [Opt 31-10] Eliminated 1607 cells.
Phase 2 Constant Propagation | Checksum: 2c835531c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1085.645 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 19741 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 3100 unconnected cells.
Phase 3 Sweep | Checksum: 1e6d87deb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1085.645 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1e6d87deb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1085.645 ; gain = 0.000
Implement Debug Cores | Checksum: 196923ed1
Logic Optimization | Checksum: 196923ed1

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 12 BRAM(s) out of a total of 29 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 10 newly gated: 1 Total Ports: 58
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 1584a2a65

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1194.184 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1584a2a65

Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1194.184 ; gain = 108.539
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 42 Warnings, 25 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1194.184 ; gain = 108.539
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.158 . Memory (MB): peak = 1194.184 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1194.184 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.runs/impl_1/system_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 110738601

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.432 . Memory (MB): peak = 1194.184 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1194.184 ; gain = 0.000
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1194.184 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: e851c1a8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1194.184 ; gain = 0.000
WARNING: [Constraints 18-1079] Register system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: e851c1a8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1194.184 ; gain = 0.000

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: e851c1a8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1194.184 ; gain = 0.000

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: c2d8ff39

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1194.184 ; gain = 0.000
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14141e8a9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1194.184 ; gain = 0.000

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 1bb076f58

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1194.184 ; gain = 0.000
Phase 2.1.2.1 Place Init Design | Checksum: 14a4190ac

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1194.184 ; gain = 0.000
Phase 2.1.2 Build Placer Netlist Model | Checksum: 14a4190ac

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1194.184 ; gain = 0.000

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 241f197f3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1194.184 ; gain = 0.000
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 21a18e6ec

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1194.184 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 21a18e6ec

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1194.184 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 21a18e6ec

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1194.184 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 23099c5c7

Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1194.184 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 23099c5c7

Time (s): cpu = 00:01:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1194.184 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 283896f3e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:50 . Memory (MB): peak = 1194.184 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 29488fd76

Time (s): cpu = 00:01:11 ; elapsed = 00:00:50 . Memory (MB): peak = 1194.184 ; gain = 0.000

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 29488fd76

Time (s): cpu = 00:01:11 ; elapsed = 00:00:50 . Memory (MB): peak = 1194.184 ; gain = 0.000

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 2d9609683

Time (s): cpu = 00:01:15 ; elapsed = 00:00:52 . Memory (MB): peak = 1194.184 ; gain = 0.000

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 24aec5978

Time (s): cpu = 00:01:15 ; elapsed = 00:00:52 . Memory (MB): peak = 1194.184 ; gain = 0.000

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 280848791

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 1194.184 ; gain = 0.000
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 280848791

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 1194.184 ; gain = 0.000

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 280848791

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 1194.184 ; gain = 0.000

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 280848791

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 1194.184 ; gain = 0.000
Phase 4.6 Small Shape Detail Placement | Checksum: 280848791

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 1194.184 ; gain = 0.000

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 280848791

Time (s): cpu = 00:01:25 ; elapsed = 00:01:02 . Memory (MB): peak = 1194.184 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 280848791

Time (s): cpu = 00:01:25 ; elapsed = 00:01:03 . Memory (MB): peak = 1194.184 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1f79c4cf5

Time (s): cpu = 00:01:26 ; elapsed = 00:01:03 . Memory (MB): peak = 1194.184 ; gain = 0.000

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1f79c4cf5

Time (s): cpu = 00:01:26 ; elapsed = 00:01:03 . Memory (MB): peak = 1194.184 ; gain = 0.000

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 242d7596a

Time (s): cpu = 00:01:46 ; elapsed = 00:01:20 . Memory (MB): peak = 1194.184 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.502. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 242d7596a

Time (s): cpu = 00:01:46 ; elapsed = 00:01:20 . Memory (MB): peak = 1194.184 ; gain = 0.000
Phase 5.2.2 Post Placement Optimization | Checksum: 242d7596a

Time (s): cpu = 00:01:46 ; elapsed = 00:01:20 . Memory (MB): peak = 1194.184 ; gain = 0.000
Phase 5.2 Post Commit Optimization | Checksum: 242d7596a

Time (s): cpu = 00:01:46 ; elapsed = 00:01:20 . Memory (MB): peak = 1194.184 ; gain = 0.000

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 242d7596a

Time (s): cpu = 00:01:46 ; elapsed = 00:01:20 . Memory (MB): peak = 1194.184 ; gain = 0.000

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 242d7596a

Time (s): cpu = 00:01:46 ; elapsed = 00:01:20 . Memory (MB): peak = 1194.184 ; gain = 0.000

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 242d7596a

Time (s): cpu = 00:01:46 ; elapsed = 00:01:20 . Memory (MB): peak = 1194.184 ; gain = 0.000
Phase 5.5 Placer Reporting | Checksum: 242d7596a

Time (s): cpu = 00:01:46 ; elapsed = 00:01:21 . Memory (MB): peak = 1194.184 ; gain = 0.000

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1ff25e159

Time (s): cpu = 00:01:47 ; elapsed = 00:01:21 . Memory (MB): peak = 1194.184 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1ff25e159

Time (s): cpu = 00:01:47 ; elapsed = 00:01:21 . Memory (MB): peak = 1194.184 ; gain = 0.000
Ending Placer Task | Checksum: 1704b40b8

Time (s): cpu = 00:00:00 ; elapsed = 00:01:21 . Memory (MB): peak = 1194.184 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 60 Warnings, 25 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:52 ; elapsed = 00:01:24 . Memory (MB): peak = 1194.184 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1194.184 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1194.184 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1194.184 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.600 . Memory (MB): peak = 1194.184 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1194.184 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 51cee5c7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1228.289 ; gain = 34.105

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 51cee5c7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1230.410 ; gain = 36.227

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 51cee5c7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1237.730 ; gain = 43.547
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f4f312c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1283.938 ; gain = 89.754
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.462  | TNS=0      | WHS=-1.68  | THS=-521   |

Phase 2 Router Initialization | Checksum: 1e9d539ea

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1289.152 ; gain = 94.969

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19cf9dc37

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 1289.152 ; gain = 94.969

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2157
 Number of Nodes with overlaps = 238
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 15a716d1d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:42 . Memory (MB): peak = 1289.152 ; gain = 94.969
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0269 | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1c6f3e918

Time (s): cpu = 00:01:08 ; elapsed = 00:00:43 . Memory (MB): peak = 1289.152 ; gain = 94.969

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1de153d34

Time (s): cpu = 00:01:09 ; elapsed = 00:00:44 . Memory (MB): peak = 1291.375 ; gain = 97.191
Phase 4.1.2 GlobIterForTiming | Checksum: 249343d58

Time (s): cpu = 00:01:09 ; elapsed = 00:00:44 . Memory (MB): peak = 1291.375 ; gain = 97.191
Phase 4.1 Global Iteration 0 | Checksum: 249343d58

Time (s): cpu = 00:01:09 ; elapsed = 00:00:44 . Memory (MB): peak = 1291.375 ; gain = 97.191

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
INFO: [Route 35-325] The following overlapped node exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_L_X24Y34/IMUX_L0
Overlapping nets: 2
	system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[0]
	system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/n_3_sig_btt_eq_0_i_9

 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1b9fba2c8

Time (s): cpu = 00:01:13 ; elapsed = 00:00:47 . Memory (MB): peak = 1291.375 ; gain = 97.191
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.00693| TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b9fba2c8

Time (s): cpu = 00:01:13 ; elapsed = 00:00:47 . Memory (MB): peak = 1291.375 ; gain = 97.191
Phase 4 Rip-up And Reroute | Checksum: 1b9fba2c8

Time (s): cpu = 00:01:13 ; elapsed = 00:00:47 . Memory (MB): peak = 1291.375 ; gain = 97.191

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 14290db75

Time (s): cpu = 00:01:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1291.375 ; gain = 97.191
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.156  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 14290db75

Time (s): cpu = 00:01:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1291.375 ; gain = 97.191

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 14290db75

Time (s): cpu = 00:01:15 ; elapsed = 00:00:49 . Memory (MB): peak = 1291.375 ; gain = 97.191

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 178bded83

Time (s): cpu = 00:01:18 ; elapsed = 00:00:50 . Memory (MB): peak = 1291.375 ; gain = 97.191
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.156  | TNS=0      | WHS=-0.249 | THS=-1.11  |

Phase 7 Post Hold Fix | Checksum: 1230e2f56

Time (s): cpu = 00:01:19 ; elapsed = 00:00:51 . Memory (MB): peak = 1291.375 ; gain = 97.191

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 13.6309 %
  Global Horizontal Routing Utilization  = 15.7029 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 120795051

Time (s): cpu = 00:01:19 ; elapsed = 00:00:51 . Memory (MB): peak = 1291.375 ; gain = 97.191

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 120795051

Time (s): cpu = 00:01:19 ; elapsed = 00:00:51 . Memory (MB): peak = 1291.375 ; gain = 97.191

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 15a7e6f11

Time (s): cpu = 00:01:21 ; elapsed = 00:00:53 . Memory (MB): peak = 1291.375 ; gain = 97.191

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 15a7e6f11

Time (s): cpu = 00:01:24 ; elapsed = 00:00:54 . Memory (MB): peak = 1291.375 ; gain = 97.191
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.156  | TNS=0      | WHS=0.05   | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 15a7e6f11

Time (s): cpu = 00:01:24 ; elapsed = 00:00:54 . Memory (MB): peak = 1291.375 ; gain = 97.191
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:54 . Memory (MB): peak = 1291.375 ; gain = 97.191
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 60 Warnings, 25 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:27 ; elapsed = 00:00:56 . Memory (MB): peak = 1291.375 ; gain = 97.191
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1291.375 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1291.375 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Users/Manu/Desktop/VersionesProyecto/Proyecto_v3_0/Proyecto_v3_0.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1291.375 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1321.723 ; gain = 30.348
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets system_i/axi_dispctrl_VGA/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/RST_MMCM]'  to set the static_probability to '1'  if desired.
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1347.223 ; gain = 25.500
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/sobel_0/inst/sobel_U/sobel_CvtColor_U0/r_V_1_fu_234_p2 input A C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/sobel_0/inst/sobel_U/sobel_CvtColor_U0/r_V_i_reg_344_reg input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/sobel_0/inst/sobel_U/sobel_CvtColor_U0/tmp_i_cast_reg_349_reg input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/sobel_0/inst/sobel_U/sobel_CvtColor_U0/r_V_1_fu_234_p2 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/sobel_0/inst/sobel_U/sobel_CvtColor_U0/r_V_i_reg_344_reg output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/sobel_0/inst/sobel_U/sobel_CvtColor_U0/tmp_i_cast_reg_349_reg output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 7 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 1697.551 ; gain = 350.328
WARNING: [Vivado_Tcl 4-319] File system_wrapper.mmi does not exist
INFO: [Common 17-206] Exiting Vivado at Sat Dec 05 10:26:02 2015...
