<?xml version="1.0" ?>
<Presentation>
  <div class="page">
    <p>Onyx: A Prototype Phase-Change Memory Storage Array</p>
    <p>Ameen Akel*</p>
    <p>Adrian Caulfield, Todor Mollov, Rajesh Gupta, Steven Swanson</p>
    <p>Non-Volatile Systems Laboratory, Department of Computer Science and Engineering</p>
    <p>University of California, San Diego</p>
    <p>*Now at Micron Technology</p>
  </div>
  <div class="page">
    <p>Write Read</p>
    <p>Lo g</p>
    <p>O p</p>
    <p>e ra</p>
    <p>ti o</p>
    <p>n R</p>
    <p>e q</p>
    <p>u e</p>
    <p>st L</p>
    <p>a te</p>
    <p>n cy</p>
    <p>( u</p>
    <p>s)</p>
    <p>Disk Flash Current PCM Projected PCM</p>
  </div>
  <div class="page">
    <p>Advantages of Studying PCM SSDs</p>
    <p>Understand current PCM performance  With current storage infrastructure</p>
    <p>Versus other NV tech: e.g. Flash SSDs</p>
    <p>PCM performance may differ from simulation  Variance in write latency due to data</p>
    <p>Wear-out characteristics</p>
    <p>Use real applications to gauge performance</p>
    <p>Understand how software should change for PCM</p>
    <p>Prepare to integrate future-generation PCM</p>
  </div>
  <div class="page">
    <p>Overview</p>
    <p>Motivation  PCM Devices</p>
    <p>Technology Overview  Micron P8P Devices</p>
    <p>Onyx Architecture  Logical Architecture  PCM DIMMs  Physical Architecture</p>
    <p>Performance Analysis  Applications and Conclusions</p>
  </div>
  <div class="page">
    <p>PCM: The Device Level</p>
    <p>PCM storage medium: Chalcogenide  Resistance depends on</p>
    <p>molecular phase</p>
    <p>Writes  Heaters are attached to the</p>
    <p>chalcogenide  Current passed through</p>
    <p>heaters to change phase  Allows bit-alterable writes</p>
    <p>Reads  Measure resistance through</p>
    <p>chalcogenide area  Resistance sensed by ability</p>
    <p>to sink current</p>
    <p>M. Breitwisch et al VLSI '07</p>
  </div>
  <div class="page">
    <p>PCM: The Device Level</p>
    <p>PCM storage medium: Chalcogenide  Resistance depends on</p>
    <p>molecular phase</p>
    <p>Writes  Heaters are attached to the</p>
    <p>chalcogenide  Current passed through</p>
    <p>heaters to change phase  Allows bit-alterable writes</p>
    <p>Reads  Measure resistance through</p>
    <p>chalcogenide area  Resistance sensed by ability</p>
    <p>to sink current</p>
    <p>amorph fcc hexagonal</p>
    <p>XRD-measurements</p>
    <p>M. Wuttig, et. al., FP6 Project CAMELS.</p>
  </div>
  <div class="page">
    <p>PCM Write Operations in Depth</p>
    <p>silicon diodes was demonst rat ed in 1970 [130, 131]. Programming was achieved by elect rical</p>
    <p>pulses, wit h t he key insight t hat t he energy-t ime profile (and not t he energy) of t he applied</p>
    <p>pulse is crit ical in det ermining t he final st at e of t he memory device. T he init ial assessment s</p>
    <p>of t he t echnology were very opt imist ic; it was project ed t hat  cell densit ies approaching</p>
    <p>one million bit per square inch appear possible [148].</p>
    <p>I n spit e of t his and ot her similar demonst rat ions [187], PCM failed t o become t he</p>
    <p>accept ed choice for a solid st at e memory as t he required programming energy was much</p>
    <p>larger t han t hat for DRAM and flash memory. However, t he good news is t hat t he energy</p>
    <p>required for programming scales in proport ion wit h t he act ive volume of t he phase change</p>
    <p>element ; and is proj ect ed t o scale below t he pico-Joule range once t he diamet er of t he act ive</p>
    <p>volume shrinks below 50 nm [94]. T his, along wit h t he difficult ies for scaling flash memories</p>
    <p>has now opened a window of opport unity for PCM t o ent er t he market place.</p>
    <p>! &quot;</p>
    <p>#</p>
    <p>&quot; ! ! $ ! %</p>
    <p>&amp;' !</p>
    <p>( ' &amp;' !</p>
    <p>)</p>
    <p>! * +, &amp;' !</p>
    <p>( ' &amp;' !</p>
    <p>!</p>
    <p>! . / 0)</p>
    <p>! &quot; #</p>
    <p>( / 12</p>
    <p>F i gur e 2.9: (A ) T ypical R-T (normalized) curve of chalcogenide films show t hat t he resist ivit y</p>
    <p>of amorphous phase is 5  6 orders of magnit ude higher t han t he polycryst alline phases. T 1</p>
    <p>and T 2 are t he t emperat ures where t he t ransit ion t o f.c.c and h.c.p phases t ake place. (B) I-V</p>
    <p>curves observed for PCM devices show t hat in t he on st at e, t he device behaves like a non-linear</p>
    <p>resist or. I n t he off st at e, t he devices undergoes t hreshold swit ching at a crit ical bias (V t ). (C)</p>
    <p>Ideal t hermal profiles generat ed wit hin t he cell during SET and RESET programming. (Adapt ed</p>
    <p>from [25, 211]).</p>
    <p>A wide variet y of mat erials exist in ordered (poly-cryst alline or cryst alline) and disor</p>
    <p>dered (amorphous) form; however, chalcogenide phase change mat erials (e.g., Ge2Sb2Te5,</p>
    <p>GST in short ) are ideally suit ed for realizing t he next generat ion memory t echnology as it</p>
    <p>sat isfies t he following propert ies.</p>
    <p>Resist ivit y cont rast bet ween poly-cryst alline and amorphous phase</p>
    <p>T he as-deposit ed phase of t he alloy is amorphous, wit h typical sheet resist ivity great er</p>
    <p>t han 107/ sq. On annealing, t he resist ivity of t he film decreases as a funct ion of</p>
    <p>t emperat ure, unt il a drast ic drop in resist ivity is observed at about 150  C and 350  C.</p>
    <p>Material heated to</p>
    <p>&gt; 600C then cooled quickly  Amorphous</p>
    <p>~ 350C then cooled slowly  Crystalline</p>
    <p>Set and reset</p>
    <p>Reset  0 state</p>
    <p>Set  1 state</p>
  </div>
  <div class="page">
    <p>PCM Projections</p>
    <p>Future PCM latency projections*:</p>
    <p>Process node progression: 90, 45, 32, 20, 9 nm</p>
    <p>Operation Latency</p>
    <p>Read 48 ns</p>
    <p>Set 150 ns</p>
    <p>Reset 40 ns</p>
    <p>*B. C. Lee, et. al. Architecting Phase Change Memory as a Scalable DRAM Alternative. ISCA 2009.</p>
  </div>
  <div class="page">
    <p>P8P PCM</p>
    <p>First-generation NOR-flash replacement</p>
    <p>Part: NP8P128A13B1760E (P8P)</p>
    <p>Process Node: 90 nm</p>
    <p>Capacity: 16 MB</p>
    <p>Per Device Bandwidth, Latency, Current  Write (64 bytes): 0.5 MB/s, 120 us, 35 mA</p>
    <p>Read (16 bytes): 48.6 MB/s, 314 ns, 15 mA</p>
    <p>Lifetime: One million writes until first bit error</p>
  </div>
  <div class="page">
    <p>Overview</p>
    <p>Motivation  PCM Devices</p>
    <p>Technology Overview  Micron P8P Devices</p>
    <p>Onyx Architecture  Logical Architecture  PCM DIMMs  Physical Architecture</p>
    <p>Performance Analysis  Applications and Conclusions</p>
  </div>
  <div class="page">
    <p>Moneta: SSD for Emulated Fast NVMs</p>
    <p>DRAM-based NV-SSD emulator</p>
    <p>Learn by building  Hardware  Controller &amp;</p>
    <p>interconnect  Software  Driver, file</p>
    <p>system, apps</p>
    <p>Uses optimized software stack  Decreases request latency  Improves request</p>
    <p>concurrency</p>
    <p>CPU D</p>
    <p>R A</p>
    <p>M</p>
    <p>D R</p>
    <p>A M</p>
    <p>D R</p>
    <p>A M</p>
    <p>D R</p>
    <p>A M</p>
    <p>D R</p>
    <p>A M</p>
    <p>D R</p>
    <p>A M</p>
    <p>D R</p>
    <p>A M</p>
    <p>D R</p>
    <p>A M</p>
    <p>Moneta</p>
    <p>Moneta Driver</p>
    <p>OS IO Stack</p>
    <p>Application</p>
    <p>File System</p>
    <p>PCIe</p>
  </div>
  <div class="page">
    <p>Onyx: Phase-Change Memory SSD</p>
    <p>Based on Moneta*</p>
    <p>Shares hardware</p>
    <p>Shares software stack</p>
    <p>PCM replaces DRAM</p>
    <p>Uses real PCM</p>
    <p>Custom PCM controller</p>
    <p>CPU D</p>
    <p>R A</p>
    <p>M</p>
    <p>D R</p>
    <p>A M</p>
    <p>P C</p>
    <p>M</p>
    <p>P C</p>
    <p>M</p>
    <p>P C</p>
    <p>M</p>
    <p>P C</p>
    <p>M</p>
    <p>P C</p>
    <p>M</p>
    <p>P C</p>
    <p>M</p>
    <p>Onyx</p>
    <p>Onyx Driver</p>
    <p>OS IO Stack</p>
    <p>Application</p>
    <p>File System</p>
    <p>PCIe</p>
    <p>*A. M. Caulfield, et. al. Moneta: A highperformance storage array architecture for next-generation, non-volatile memories. MICRO 2010</p>
  </div>
  <div class="page">
    <p>Moneta/Onyx Architecture</p>
    <p>R in</p>
    <p>g (</p>
    <p>B /s</p>
    <p>)</p>
    <p>Ring Control</p>
    <p>Transfer Buffers</p>
    <p>DMA Control</p>
    <p>Scoreboard</p>
    <p>Tag Status Registers</p>
    <p>Host via PIO</p>
    <p>Host via DMA</p>
    <p>Request Queue</p>
  </div>
  <div class="page">
    <p>Onyx PCM Controller</p>
    <p>Request Completion</p>
    <p>Late Completion  On PCM write completion</p>
    <p>Early Completion  On request reception</p>
    <p>Start-Gap Wear Leveling*</p>
    <p>Low overhead wear leveling (two registers + logic)</p>
    <p>Prevents hot spots from wearing out memory</p>
    <p>Rotates line in memory every gap interval</p>
    <p>*M. K. Qureshi, et. al. Enhancing lifetime and security of PCMbased main memory with start-gap wear leveling. MICRO 42.</p>
  </div>
  <div class="page">
    <p>Closer Look at a PCM DIMM  8 Ranks of 5 PCM devices</p>
    <p>64 data bits + 16 ECC bits  Effectively 16 ranks per memory interface</p>
    <p>Shared control and data lines  Capacity: 640 MB / DIMM</p>
    <p>Device 0</p>
    <p>Device 1</p>
    <p>Device 3</p>
    <p>Device 2</p>
    <p>Device 4</p>
    <p>Data[0:15] Data[16:31] Data[32:47] Data[48:63] Data[64:79]</p>
    <p>Address[0:25]</p>
  </div>
  <div class="page">
    <p>Prototyping Advanced SSDs</p>
    <p>Built on RAMPs BEE3 board</p>
    <p>Four FPGAs connected in a ring</p>
    <p>Four DIMM slots per FPGA</p>
    <p>PCIe 1.1 x8 host connection</p>
    <p>System capacity: 10 GB</p>
  </div>
  <div class="page">
    <p>Overview</p>
    <p>Motivation  PCM Devices</p>
    <p>Technology Overview  Micron P8P Devices</p>
    <p>Onyx Architecture  Logical Architecture  PCM DIMMs  Physical Architecture</p>
    <p>Performance Analysis  Applications and Conclusions</p>
  </div>
  <div class="page">
    <p>Read Performance</p>
    <p>B a</p>
    <p>n d</p>
    <p>w id</p>
    <p>th (</p>
    <p>M B</p>
    <p>/s )</p>
    <p>Request Size (KB)</p>
    <p>Onyx FusionIO Moneta</p>
  </div>
  <div class="page">
    <p>Write Performance</p>
    <p>B a</p>
    <p>n d</p>
    <p>w id</p>
    <p>th (</p>
    <p>M B</p>
    <p>/s )</p>
    <p>Request Size (KB)</p>
    <p>Onyx-Late Onyx-Early FusionIO Moneta</p>
  </div>
  <div class="page">
    <p>BerkeleyDB Performance</p>
    <p>BTree HashTable</p>
    <p>Tr a</p>
    <p>n sa</p>
    <p>ct io</p>
    <p>n s</p>
    <p>/ S</p>
    <p>e co</p>
    <p>n d</p>
    <p>BDB Benchmark</p>
    <p>Onyx FusionIO Moneta</p>
  </div>
  <div class="page">
    <p>Potential PCM Applications</p>
    <p>As a read cache  First-gen PCM read speeds compete with flash  Next-gen PCM should improve read performance</p>
    <p>Replace DRAM in high-performance apps  PCM cost will likely drop below DRAM  Will scale aggressively past DRAM</p>
    <p>Outpace flash in high-performance SSDs  Reduces complexity of management  Provides higher-rated lifetime  Saves power, logic, and design time</p>
  </div>
  <div class="page">
    <p>Conclusions</p>
    <p>Onyx designed to maximize PCM performance</p>
    <p>More improvements possible as PCM scales</p>
    <p>Onyx architecture will scale with PCM</p>
    <p>Onyx will benefit from faster reads and writes</p>
    <p>PCM simplifies SSD management relative to flash and improves small access performance</p>
  </div>
  <div class="page">
    <p>Thank You!</p>
    <p>Questions?</p>
  </div>
</Presentation>
