Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Fri Apr 11 00:06:16 2014
| Host         : ee-boxer0 running 64-bit Ubuntu 10.04.4 LTS
| Command      : report_timing_summary -file vivado_activity_thread_timing_summary_routed.rpt -pb vivado_activity_thread_timing_summary_routed.pb
| Design       : vivado_activity_thread
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.09 2013-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 167 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 162 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 69 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.746        0.000                      0                 4373        0.077        0.000                      0                 4373        4.336        0.000                       0                  2334  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 2.746        0.000                      0                 4373        0.077        0.000                      0                 4373        4.336        0.000                       0                  2334  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp_U6/din1_buf1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp_U6/vivado_activity_thread_ap_dmul_3_max_dsp_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.229ns  (logic 5.446ns (87.430%)  route 0.783ns (12.570%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.177ns = ( 11.177 - 10.000 ) 
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=2363, unset)         1.256     1.256    vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp_U6/ap_clk
    SLICE_X46Y110                                                     r  vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp_U6/din1_buf1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y110        FDRE (Prop_fdre_C_Q)         0.259     1.515 r  vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp_U6/din1_buf1_reg[4]/Q
                         net (fo=3, routed)           0.783     2.298    vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp_U6/vivado_activity_thread_ap_dmul_3_max_dsp_u/U0/i_synth/s_axis_b_tdata[4]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      2.749     5.047 r  vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp_U6/vivado_activity_thread_ap_dmul_3_max_dsp_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     5.047    vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp_U6/vivado_activity_thread_ap_dmul_3_max_dsp_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/dsp0_pc_p3[47]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     6.266 r  vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp_U6/vivado_activity_thread_ap_dmul_3_max_dsp_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     6.266    vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp_U6/vivado_activity_thread_ap_dmul_3_max_dsp_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/dsp1_pc_p4[47]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.219     7.485 r  vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp_U6/vivado_activity_thread_ap_dmul_3_max_dsp_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[0]
                         net (fo=1, routed)           0.000     7.485    vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp_U6/vivado_activity_thread_ap_dmul_3_max_dsp_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/dsp2_pc_p5[0]
    DSP48_X3Y45          DSP48E1                                      r  vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp_U6/vivado_activity_thread_ap_dmul_3_max_dsp_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=2363, unset)         1.177    11.177    vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp_U6/vivado_activity_thread_ap_dmul_3_max_dsp_u/U0/i_synth/aclk
    DSP48_X3Y45                                                       r  vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp_U6/vivado_activity_thread_ap_dmul_3_max_dsp_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/CLK
                         clock pessimism              0.085    11.262    
                         clock uncertainty           -0.035    11.226    
    DSP48_X3Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995    10.231    vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp_U6/vivado_activity_thread_ap_dmul_3_max_dsp_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                  2.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U7/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U7/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP/C[12]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.118ns (47.541%)  route 0.130ns (52.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=2363, unset)         0.596     0.596    vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U7/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/aclk
    SLICE_X20Y119                                                     r  vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U7/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y119        FDRE (Prop_fdre_C_Q)         0.118     0.714 r  vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U7/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=1, routed)           0.130     0.844    vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U7/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q[15]
    DSP48_X1Y46          DSP48E1                                      r  vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U7/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP/C[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=2363, unset)         0.855     0.855    vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U7/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/aclk
    DSP48_X1Y46                                                       r  vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U7/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP/CLK
                         clock pessimism             -0.188     0.667    
    DSP48_X1Y46          DSP48E1 (Hold_dsp48e1_CLK_C[12])
                                                      0.100     0.767    vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U7/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform:           { 0 5 }
Period:             10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.772     10.000  7.228  DSP48_X2Y39    vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U7/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642     4.978   4.336  SLICE_X12Y134  vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U7/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/EXP_OP.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642     4.978   4.336  SLICE_X12Y134  vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U7/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/EXP_OP.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl10/CLK



