
---------- Begin Simulation Statistics ----------
final_tick                                79792580500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 291943                       # Simulator instruction rate (inst/s)
host_mem_usage                                 688996                       # Number of bytes of host memory used
host_op_rate                                   292516                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   342.53                       # Real time elapsed on the host
host_tick_rate                              232948332                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.079793                       # Number of seconds simulated
sim_ticks                                 79792580500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.595852                       # CPI: cycles per instruction
system.cpu.discardedOps                        190990                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        27319264                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.626625                       # IPC: instructions per cycle
system.cpu.numCycles                        159585161                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526873     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690529     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958213     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132265897                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75837                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        184619                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           74                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       432176                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          308                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       865627                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            308                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              29590                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        49582                       # Transaction distribution
system.membus.trans_dist::CleanEvict            26250                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79197                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79197                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         29590                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       293406                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 293406                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20271232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20271232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            108787                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  108787    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              108787                       # Request fanout histogram
system.membus.reqLayer0.occupancy           608631000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1016130750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  79792580500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            222709                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       449758                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          211                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           58345                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           210744                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          210744                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           466                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       222243                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1143                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1297937                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1299080                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        86656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    106644864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              106731520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           76140                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6346496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           509593                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000754                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027440                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 509209     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    384      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             509593                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1233587500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1082468997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1165000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  79792580500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   52                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               324611                       # number of demand (read+write) hits
system.l2.demand_hits::total                   324663                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  52                       # number of overall hits
system.l2.overall_hits::.cpu.data              324611                       # number of overall hits
system.l2.overall_hits::total                  324663                       # number of overall hits
system.l2.demand_misses::.cpu.inst                414                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             108376                       # number of demand (read+write) misses
system.l2.demand_misses::total                 108790                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               414                       # number of overall misses
system.l2.overall_misses::.cpu.data            108376                       # number of overall misses
system.l2.overall_misses::total                108790                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35869500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9691585500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9727455000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35869500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9691585500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9727455000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              466                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           432987                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               433453                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             466                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          432987                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              433453                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.888412                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.250299                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.250985                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.888412                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.250299                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.250985                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 86641.304348                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89425.569314                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89414.973803                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86641.304348                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89425.569314                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89414.973803                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               49582                       # number of writebacks
system.l2.writebacks::total                     49582                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           414                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        108373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            108787                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          414                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       108373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           108787                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31729500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8607638000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8639367500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31729500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8607638000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8639367500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.888412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.250292                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.250978                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.888412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.250292                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.250978                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76641.304348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79426.037851                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79415.440264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76641.304348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79426.037851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79415.440264                       # average overall mshr miss latency
system.l2.replacements                          76140                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       400176                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           400176                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       400176                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       400176                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          205                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              205                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          205                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          205                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            131547                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                131547                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           79197                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79197                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7236869000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7236869000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        210744                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            210744                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.375797                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.375797                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91378.069876                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91378.069876                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        79197                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79197                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6444899000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6444899000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.375797                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.375797                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81378.069876                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81378.069876                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          414                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              414                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35869500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35869500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          466                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            466                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.888412                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.888412                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86641.304348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86641.304348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          414                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          414                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31729500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31729500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.888412                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.888412                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76641.304348                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76641.304348                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        193064                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            193064                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        29179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           29179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2454716500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2454716500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       222243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        222243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.131293                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.131293                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84126.135234                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84126.135234                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        29176                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29176                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2162739000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2162739000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.131280                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.131280                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74127.330683                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74127.330683                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  79792580500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31565.783219                       # Cycle average of tags in use
system.l2.tags.total_refs                      865550                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    108908                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.947534                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      49.283290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        72.187559                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31444.312371                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.959604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.963311                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2604                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30164                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13957756                       # Number of tag accesses
system.l2.tags.data_accesses                 13957756                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79792580500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples     99164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    216746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002898745250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6039                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6039                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              385471                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              93292                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      108787                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      49582                       # Number of write requests accepted
system.mem_ctrls.readBursts                    217574                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    99164                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                217574                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                99164                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   92330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   16452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6039                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.021527                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.646279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    118.542413                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          6038     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6039                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.417453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.395609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.874788                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4848     80.28%     80.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.12%     80.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1117     18.50%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      0.15%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               37      0.61%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               21      0.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6039                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13924736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6346496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    174.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     79.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   74117746500                       # Total gap between requests
system.mem_ctrls.avgGap                     468006.66                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        52992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13871744                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6345280                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 664121.897900018375                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 173847542.128306031227                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 79522180.636832520366                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          828                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       216746                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        99164                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     27375500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7750135500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1706224911500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     33062.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35756.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17206092.04                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13871744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13924736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6346496                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6346496                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          414                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       108373                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         108787                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        49582                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         49582                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       664122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    173847542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        174511664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       664122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       664122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     79537420                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        79537420                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     79537420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       664122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    173847542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       254049084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               217574                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               99145                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13742                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13726                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13696                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13690                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13550                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13562                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13308                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13626                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13662                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13610                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13464                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6322                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6196                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6207                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6210                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6210                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6144                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3697998500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1087870000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7777511000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16996.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35746.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              184856                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              86109                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.96                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.85                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        45754                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   443.021725                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   283.135473                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   394.809461                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1107      2.42%      2.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        23760     51.93%     54.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2367      5.17%     59.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1368      2.99%     62.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1106      2.42%     64.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1676      3.66%     68.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1164      2.54%     71.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          945      2.07%     73.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12261     26.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        45754                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13924736                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6345280                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              174.511664                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               79.522181                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.98                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy       160871340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        85505145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      773718960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     256719600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6298216080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  14672618520                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  18284461920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   40532111565                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   507.968427                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  47365685000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2664220000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  29762675500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy       165812220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        88131285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      779759400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     260817300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6298216080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  15011550780                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  17999045280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   40603332345                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   508.861000                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  46617916250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2664220000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  30510444250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  79792580500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  79792580500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      8529848                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8529848                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8529848                       # number of overall hits
system.cpu.icache.overall_hits::total         8529848                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          466                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            466                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          466                       # number of overall misses
system.cpu.icache.overall_misses::total           466                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37644000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37644000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37644000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37644000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8530314                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8530314                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8530314                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8530314                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000055                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000055                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000055                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000055                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80781.115880                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80781.115880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80781.115880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80781.115880                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          211                       # number of writebacks
system.cpu.icache.writebacks::total               211                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          466                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          466                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          466                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          466                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37178000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37178000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37178000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37178000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79781.115880                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79781.115880                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79781.115880                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79781.115880                       # average overall mshr miss latency
system.cpu.icache.replacements                    211                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8529848                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8529848                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          466                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           466                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37644000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37644000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8530314                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8530314                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80781.115880                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80781.115880                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          466                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          466                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37178000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37178000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79781.115880                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79781.115880                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  79792580500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           247.708463                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8530314                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               466                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18305.394850                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   247.708463                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.967611                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.967611                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34121722                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34121722                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79792580500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79792580500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79792580500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51586474                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51586474                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51587043                       # number of overall hits
system.cpu.dcache.overall_hits::total        51587043                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       464304                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         464304                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       472154                       # number of overall misses
system.cpu.dcache.overall_misses::total        472154                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  16333056000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16333056000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16333056000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16333056000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52050778                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52050778                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52059197                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52059197                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008920                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008920                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009070                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009070                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35177.504394                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35177.504394                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34592.645620                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34592.645620                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       400176                       # number of writebacks
system.cpu.dcache.writebacks::total            400176                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35270                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35270                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35270                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35270                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       429034                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       429034                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       432987                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       432987                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13421830500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13421830500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13762865000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13762865000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008243                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008243                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008317                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008317                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31283.838810                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31283.838810                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31785.861931                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31785.861931                       # average overall mshr miss latency
system.cpu.dcache.replacements                 431963                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40880820                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40880820                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       220889                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        220889                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4862908000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4862908000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41101709                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41101709                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005374                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005374                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22015.165988                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22015.165988                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2599                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2599                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       218290                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       218290                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4486127000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4486127000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005311                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005311                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20551.225434                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20551.225434                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10705654                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10705654                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       243415                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       243415                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11470148000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11470148000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022232                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022232                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47121.779677                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47121.779677                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32671                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32671                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       210744                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       210744                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8935703500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8935703500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019248                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019248                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42400.749250                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42400.749250                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          569                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           569                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7850                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7850                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.932415                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.932415                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3953                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3953                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    341034500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    341034500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469533                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469533                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 86272.324817                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86272.324817                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  79792580500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1005.506318                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52020106                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            432987                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            120.142420                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1005.506318                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          576                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          298                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         416907171                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        416907171                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79792580500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  79792580500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 4486297                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3736025                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81004                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104212                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102125                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.900818                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65248                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             694                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              406                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            42688017                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43477092                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025981                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79792580500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79792580500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
