INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cbfp_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero
INFO: [VRFC 10-311] analyzing module fft_output_shift
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero_m1
INFO: [VRFC 10-311] analyzing module fft_output_shift_m1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_counter
INFO: [VRFC 10-311] analyzing module step0_num_counter
INFO: [VRFC 10-311] analyzing module step1_num_counter
INFO: [VRFC 10-311] analyzing module step_num_counter
INFO: [VRFC 10-311] analyzing module cbfp_num_counter
INFO: [VRFC 10-311] analyzing module step10_num_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/fft_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_0
INFO: [VRFC 10-311] analyzing module step0_1
INFO: [VRFC 10-311] analyzing module step0_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module0_cbfp
INFO: [VRFC 10-311] analyzing module min_val
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step1_0
INFO: [VRFC 10-311] analyzing module step1_1
INFO: [VRFC 10-311] analyzing module step1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module1_cbfp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module index_sum
INFO: [VRFC 10-311] analyzing module step2_0
INFO: [VRFC 10-311] analyzing module step2_1
INFO: [VRFC 10-311] analyzing module step2_2
INFO: [VRFC 10-311] analyzing module index_reorder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_shift_reg
INFO: [VRFC 10-311] analyzing module shift_reg
INFO: [VRFC 10-311] analyzing module cbfp_sr
INFO: [VRFC 10-311] analyzing module cbfp_sr_output
INFO: [VRFC 10-311] analyzing module shift11_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf512
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sim_1/imports/8.3 src/tb_cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
