0.6
2019.1
May 24 2019
14:51:52
/afs/ee.cooper.edu/user/r/ridwan.hussain/HardwareDesign/Homework3/MultiplierLUT/MultiplierLUT.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/afs/ee.cooper.edu/user/r/ridwan.hussain/HardwareDesign/Homework3/MultiplierLUT/MultiplierLUT.srcs/sim_1/new/tb_MultiplierLUT.v,1695847043,verilog,,,,tb_MultiplierLUT,,,,,,,,
/afs/ee.cooper.edu/user/r/ridwan.hussain/HardwareDesign/Homework3/MultiplierLUT/MultiplierLUT.srcs/sources_1/new/MultiplierLUT.v,1695847633,verilog,,/afs/ee.cooper.edu/user/r/ridwan.hussain/HardwareDesign/Homework3/MultiplierLUT/MultiplierLUT.srcs/sim_1/new/tb_MultiplierLUT.v,,MultiplierLUT,,,,,,,,
