#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon May  4 17:17:37 2020
# Process ID: 29012
# Current directory: /home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/ublaze_sopc_axi4lite_sl_if_0_0_synth_1
# Command line: vivado -log ublaze_sopc_axi4lite_sl_if_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ublaze_sopc_axi4lite_sl_if_0_0.tcl
# Log file: /home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/ublaze_sopc_axi4lite_sl_if_0_0_synth_1/ublaze_sopc_axi4lite_sl_if_0_0.vds
# Journal file: /home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/ublaze_sopc_axi4lite_sl_if_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source ublaze_sopc_axi4lite_sl_if_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/ublaze_sopc_axi4lite_sl_if_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top ublaze_sopc_axi4lite_sl_if_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9040 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1954.547 ; gain = 202.715 ; free physical = 2137 ; free virtual = 13350
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ublaze_sopc_axi4lite_sl_if_0_0' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/vivado/ublaze/2018.2/ublaze.srcs/sources_1/bd/ublaze_sopc/ip/ublaze_sopc_axi4lite_sl_if_0_0/synth/ublaze_sopc_axi4lite_sl_if_0_0.vhd:88]
	Parameter C_AXI4_ARADDR_SIZE bound to: 32 - type: integer 
	Parameter C_AXI4_RDATA_SIZE bound to: 32 - type: integer 
	Parameter C_AXI4_RRESP_SIZE bound to: 2 - type: integer 
	Parameter C_AXI4_AWADDR_SIZE bound to: 32 - type: integer 
	Parameter C_AXI4_WDATA_SIZE bound to: 32 - type: integer 
	Parameter C_AXI4_WSTRB_SIZE bound to: 4 - type: integer 
	Parameter C_AXI4_BRESP_SIZE bound to: 2 - type: integer 
	Parameter C_AXI4_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_AXI4_ADDR_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'axi4lite_sl_if' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/vivado/ublaze/2018.2/ublaze.srcs/sources_1/bd/ublaze_sopc/ipshared/ab31/src/hdl/axi4lite_sl_if.vhd:32' bound to instance 'U0' of component 'axi4lite_sl_if' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/vivado/ublaze/2018.2/ublaze.srcs/sources_1/bd/ublaze_sopc/ip/ublaze_sopc_axi4lite_sl_if_0_0/synth/ublaze_sopc_axi4lite_sl_if_0_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sl_if' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/vivado/ublaze/2018.2/ublaze.srcs/sources_1/bd/ublaze_sopc/ipshared/ab31/src/hdl/axi4lite_sl_if.vhd:87]
	Parameter C_AXI4_ARADDR_SIZE bound to: 32 - type: integer 
	Parameter C_AXI4_RDATA_SIZE bound to: 32 - type: integer 
	Parameter C_AXI4_RRESP_SIZE bound to: 2 - type: integer 
	Parameter C_AXI4_AWADDR_SIZE bound to: 32 - type: integer 
	Parameter C_AXI4_WDATA_SIZE bound to: 32 - type: integer 
	Parameter C_AXI4_WSTRB_SIZE bound to: 4 - type: integer 
	Parameter C_AXI4_BRESP_SIZE bound to: 2 - type: integer 
	Parameter C_AXI4_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_AXI4_ADDR_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi4lite_wr_chan_sl_if' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/vivado/ublaze/2018.2/ublaze.srcs/sources_1/bd/ublaze_sopc/ipshared/ab31/src/hdl/axi4lite_wr_chan_sl_if.vhd:66]
	Parameter C_AXI4_AWADDR_SIZE bound to: 32 - type: integer 
	Parameter C_AXI4_WDATA_SIZE bound to: 32 - type: integer 
	Parameter C_AXI4_WSTRB_SIZE bound to: 4 - type: integer 
	Parameter C_AXI4_BRESP_SIZE bound to: 2 - type: integer 
	Parameter C_AXI4_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_AXI4_ADDR_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi4lite_wr_chan_sl_if' (1#1) [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/vivado/ublaze/2018.2/ublaze.srcs/sources_1/bd/ublaze_sopc/ipshared/ab31/src/hdl/axi4lite_wr_chan_sl_if.vhd:66]
INFO: [Synth 8-638] synthesizing module 'axi4lite_rd_chan_sl_if' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/vivado/ublaze/2018.2/ublaze.srcs/sources_1/bd/ublaze_sopc/ipshared/ab31/src/hdl/axi4lite_rd_chan_sl_if.vhd:61]
	Parameter C_AXI4_ARADDR_SIZE bound to: 32 - type: integer 
	Parameter C_AXI4_RDATA_SIZE bound to: 32 - type: integer 
	Parameter C_AXI4_RRESP_SIZE bound to: 2 - type: integer 
	Parameter C_AXI4_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_AXI4_ADDR_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi4lite_rd_chan_sl_if' (2#1) [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/vivado/ublaze/2018.2/ublaze.srcs/sources_1/bd/ublaze_sopc/ipshared/ab31/src/hdl/axi4lite_rd_chan_sl_if.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sl_if' (3#1) [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/vivado/ublaze/2018.2/ublaze.srcs/sources_1/bd/ublaze_sopc/ipshared/ab31/src/hdl/axi4lite_sl_if.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'ublaze_sopc_axi4lite_sl_if_0_0' (4#1) [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/vivado/ublaze/2018.2/ublaze.srcs/sources_1/bd/ublaze_sopc/ip/ublaze_sopc_axi4lite_sl_if_0_0/synth/ublaze_sopc_axi4lite_sl_if_0_0.vhd:88]
WARNING: [Synth 8-3331] design axi4lite_rd_chan_sl_if has unconnected port SAxiARAddrxDI[31]
WARNING: [Synth 8-3331] design axi4lite_rd_chan_sl_if has unconnected port SAxiARAddrxDI[30]
WARNING: [Synth 8-3331] design axi4lite_rd_chan_sl_if has unconnected port SAxiARAddrxDI[29]
WARNING: [Synth 8-3331] design axi4lite_rd_chan_sl_if has unconnected port SAxiARAddrxDI[28]
WARNING: [Synth 8-3331] design axi4lite_rd_chan_sl_if has unconnected port SAxiARAddrxDI[27]
WARNING: [Synth 8-3331] design axi4lite_rd_chan_sl_if has unconnected port SAxiARAddrxDI[26]
WARNING: [Synth 8-3331] design axi4lite_rd_chan_sl_if has unconnected port SAxiARAddrxDI[25]
WARNING: [Synth 8-3331] design axi4lite_rd_chan_sl_if has unconnected port SAxiARAddrxDI[24]
WARNING: [Synth 8-3331] design axi4lite_rd_chan_sl_if has unconnected port SAxiARAddrxDI[23]
WARNING: [Synth 8-3331] design axi4lite_rd_chan_sl_if has unconnected port SAxiARAddrxDI[22]
WARNING: [Synth 8-3331] design axi4lite_rd_chan_sl_if has unconnected port SAxiARAddrxDI[21]
WARNING: [Synth 8-3331] design axi4lite_rd_chan_sl_if has unconnected port SAxiARAddrxDI[20]
WARNING: [Synth 8-3331] design axi4lite_rd_chan_sl_if has unconnected port SAxiARAddrxDI[19]
WARNING: [Synth 8-3331] design axi4lite_rd_chan_sl_if has unconnected port SAxiARAddrxDI[18]
WARNING: [Synth 8-3331] design axi4lite_rd_chan_sl_if has unconnected port SAxiARAddrxDI[17]
WARNING: [Synth 8-3331] design axi4lite_rd_chan_sl_if has unconnected port SAxiARAddrxDI[16]
WARNING: [Synth 8-3331] design axi4lite_rd_chan_sl_if has unconnected port SAxiARAddrxDI[15]
WARNING: [Synth 8-3331] design axi4lite_rd_chan_sl_if has unconnected port SAxiARAddrxDI[14]
WARNING: [Synth 8-3331] design axi4lite_rd_chan_sl_if has unconnected port SAxiARAddrxDI[13]
WARNING: [Synth 8-3331] design axi4lite_rd_chan_sl_if has unconnected port SAxiARAddrxDI[12]
WARNING: [Synth 8-3331] design axi4lite_wr_chan_sl_if has unconnected port SAxiAWAddrxDI[31]
WARNING: [Synth 8-3331] design axi4lite_wr_chan_sl_if has unconnected port SAxiAWAddrxDI[30]
WARNING: [Synth 8-3331] design axi4lite_wr_chan_sl_if has unconnected port SAxiAWAddrxDI[29]
WARNING: [Synth 8-3331] design axi4lite_wr_chan_sl_if has unconnected port SAxiAWAddrxDI[28]
WARNING: [Synth 8-3331] design axi4lite_wr_chan_sl_if has unconnected port SAxiAWAddrxDI[27]
WARNING: [Synth 8-3331] design axi4lite_wr_chan_sl_if has unconnected port SAxiAWAddrxDI[26]
WARNING: [Synth 8-3331] design axi4lite_wr_chan_sl_if has unconnected port SAxiAWAddrxDI[25]
WARNING: [Synth 8-3331] design axi4lite_wr_chan_sl_if has unconnected port SAxiAWAddrxDI[24]
WARNING: [Synth 8-3331] design axi4lite_wr_chan_sl_if has unconnected port SAxiAWAddrxDI[23]
WARNING: [Synth 8-3331] design axi4lite_wr_chan_sl_if has unconnected port SAxiAWAddrxDI[22]
WARNING: [Synth 8-3331] design axi4lite_wr_chan_sl_if has unconnected port SAxiAWAddrxDI[21]
WARNING: [Synth 8-3331] design axi4lite_wr_chan_sl_if has unconnected port SAxiAWAddrxDI[20]
WARNING: [Synth 8-3331] design axi4lite_wr_chan_sl_if has unconnected port SAxiAWAddrxDI[19]
WARNING: [Synth 8-3331] design axi4lite_wr_chan_sl_if has unconnected port SAxiAWAddrxDI[18]
WARNING: [Synth 8-3331] design axi4lite_wr_chan_sl_if has unconnected port SAxiAWAddrxDI[17]
WARNING: [Synth 8-3331] design axi4lite_wr_chan_sl_if has unconnected port SAxiAWAddrxDI[16]
WARNING: [Synth 8-3331] design axi4lite_wr_chan_sl_if has unconnected port SAxiAWAddrxDI[15]
WARNING: [Synth 8-3331] design axi4lite_wr_chan_sl_if has unconnected port SAxiAWAddrxDI[14]
WARNING: [Synth 8-3331] design axi4lite_wr_chan_sl_if has unconnected port SAxiAWAddrxDI[13]
WARNING: [Synth 8-3331] design axi4lite_wr_chan_sl_if has unconnected port SAxiAWAddrxDI[12]
WARNING: [Synth 8-3331] design axi4lite_wr_chan_sl_if has unconnected port SAxiWStrbxDI[3]
WARNING: [Synth 8-3331] design axi4lite_wr_chan_sl_if has unconnected port SAxiWStrbxDI[2]
WARNING: [Synth 8-3331] design axi4lite_wr_chan_sl_if has unconnected port SAxiWStrbxDI[1]
WARNING: [Synth 8-3331] design axi4lite_wr_chan_sl_if has unconnected port SAxiWStrbxDI[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2019.270 ; gain = 267.438 ; free physical = 2276 ; free virtual = 13491
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2019.270 ; gain = 267.438 ; free physical = 2371 ; free virtual = 13586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2019.270 ; gain = 267.438 ; free physical = 2371 ; free virtual = 13586
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2019.270 ; gain = 0.000 ; free physical = 2364 ; free virtual = 13579
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2167.047 ; gain = 0.000 ; free physical = 2214 ; free virtual = 13429
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2167.047 ; gain = 0.000 ; free physical = 2132 ; free virtual = 13347
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 2167.047 ; gain = 415.215 ; free physical = 2245 ; free virtual = 13467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 2167.047 ; gain = 415.215 ; free physical = 2245 ; free virtual = 13467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 2167.047 ; gain = 415.215 ; free physical = 2246 ; free virtual = 13467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 2167.047 ; gain = 415.215 ; free physical = 2230 ; free virtual = 13452
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi4lite_wr_chan_sl_if 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi4lite_rd_chan_sl_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design ublaze_sopc_axi4lite_sl_if_0_0 has port SAxiBRespxDO[1] driven by constant 0
INFO: [Synth 8-3917] design ublaze_sopc_axi4lite_sl_if_0_0 has port SAxiBRespxDO[0] driven by constant 0
INFO: [Synth 8-3917] design ublaze_sopc_axi4lite_sl_if_0_0 has port SAxiRRespxDO[1] driven by constant 0
INFO: [Synth 8-3917] design ublaze_sopc_axi4lite_sl_if_0_0 has port SAxiRRespxDO[0] driven by constant 0
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiAWAddrxDI[31]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiAWAddrxDI[30]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiAWAddrxDI[29]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiAWAddrxDI[28]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiAWAddrxDI[27]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiAWAddrxDI[26]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiAWAddrxDI[25]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiAWAddrxDI[24]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiAWAddrxDI[23]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiAWAddrxDI[22]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiAWAddrxDI[21]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiAWAddrxDI[20]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiAWAddrxDI[19]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiAWAddrxDI[18]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiAWAddrxDI[17]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiAWAddrxDI[16]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiAWAddrxDI[15]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiAWAddrxDI[14]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiAWAddrxDI[13]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiAWAddrxDI[12]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiWStrbxDI[3]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiWStrbxDI[2]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiWStrbxDI[1]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiWStrbxDI[0]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiARAddrxDI[31]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiARAddrxDI[30]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiARAddrxDI[29]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiARAddrxDI[28]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiARAddrxDI[27]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiARAddrxDI[26]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiARAddrxDI[25]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiARAddrxDI[24]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiARAddrxDI[23]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiARAddrxDI[22]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiARAddrxDI[21]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiARAddrxDI[20]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiARAddrxDI[19]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiARAddrxDI[18]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiARAddrxDI[17]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiARAddrxDI[16]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiARAddrxDI[15]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiARAddrxDI[14]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiARAddrxDI[13]
WARNING: [Synth 8-3331] design ublaze_sopc_axi4lite_sl_if_0_0 has unconnected port SAxiARAddrxDI[12]
INFO: [Synth 8-3886] merging instance 'U0/Axi4LiteSlIfxB.Axi4LiteRdChanSlIfxI/StateAfterResetxS_reg' (FDPE) to 'U0/Axi4LiteSlIfxB.Axi4LiteWrChanSlIfxI/StateAfterResetxS_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 2167.047 ; gain = 415.215 ; free physical = 2186 ; free virtual = 13411
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 2167.047 ; gain = 415.215 ; free physical = 1778 ; free virtual = 13009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 2167.047 ; gain = 415.215 ; free physical = 1778 ; free virtual = 13009
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 2167.047 ; gain = 415.215 ; free physical = 1776 ; free virtual = 13007
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 2167.047 ; gain = 415.215 ; free physical = 1778 ; free virtual = 13010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 2167.047 ; gain = 415.215 ; free physical = 1778 ; free virtual = 13010
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 2167.047 ; gain = 415.215 ; free physical = 1777 ; free virtual = 13009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 2167.047 ; gain = 415.215 ; free physical = 1777 ; free virtual = 13009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 2167.047 ; gain = 415.215 ; free physical = 1777 ; free virtual = 13009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 2167.047 ; gain = 415.215 ; free physical = 1777 ; free virtual = 13009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT4 |     5|
|3     |FDCE |    17|
|4     |FDPE |     1|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------+------+
|      |Instance                                  |Module                 |Cells |
+------+------------------------------------------+-----------------------+------+
|1     |top                                       |                       |    24|
|2     |  U0                                      |axi4lite_sl_if         |    24|
|3     |    \Axi4LiteSlIfxB.Axi4LiteRdChanSlIfxI  |axi4lite_rd_chan_sl_if |     4|
|4     |    \Axi4LiteSlIfxB.Axi4LiteWrChanSlIfxI  |axi4lite_wr_chan_sl_if |    20|
+------+------------------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 2167.047 ; gain = 415.215 ; free physical = 1777 ; free virtual = 13009
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 44 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:51 . Memory (MB): peak = 2167.047 ; gain = 267.438 ; free physical = 1819 ; free virtual = 13051
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 2167.047 ; gain = 415.215 ; free physical = 1818 ; free virtual = 13050
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2167.047 ; gain = 0.000 ; free physical = 2116 ; free virtual = 13348
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2170.016 ; gain = 0.000 ; free physical = 2071 ; free virtual = 13296
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 90 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:21 . Memory (MB): peak = 2170.016 ; gain = 629.227 ; free physical = 2307 ; free virtual = 13532
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2170.016 ; gain = 0.000 ; free physical = 2307 ; free virtual = 13532
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/ublaze_sopc_axi4lite_sl_if_0_0_synth_1/ublaze_sopc_axi4lite_sl_if_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ublaze_sopc_axi4lite_sl_if_0_0, cache-ID = 4ed063e07a98e4e2
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2194.031 ; gain = 0.000 ; free physical = 2450 ; free virtual = 13674
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/ublaze_sopc_axi4lite_sl_if_0_0_synth_1/ublaze_sopc_axi4lite_sl_if_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ublaze_sopc_axi4lite_sl_if_0_0_utilization_synth.rpt -pb ublaze_sopc_axi4lite_sl_if_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  4 17:19:15 2020...
