<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1224</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#000000;}
	.ft04{font-size:16px;font-family:Times;color:#0860a8;}
	.ft05{font-size:18px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1224-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1224.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">31-14&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">VIRTUAL-MACHINE MONITOR PROGRAMMING CONSIDERATIONS</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft02">In addition to&#160;the steps outlined in<a href="o_fe12b1e2a880e0ce-1216.html">&#160;Section 31.6,&#160;</a>VMM&#160;writers&#160;need&#160;to:&#160;</p>
<p style="position:absolute;top:122px;left:68px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:123px;left:93px;white-space:nowrap" class="ft07">Set the&#160;‚ÄúIA-32e-mode&#160;guest‚Äù&#160;VM-entry control&#160;to 1&#160;in&#160;the VMCS to&#160;assure VM-entry (VMLAUNCH or&#160;<br/>VMRESUME) will establish a&#160;64-bit (or&#160;32-bit&#160;compatible) guest operating&#160;environment.&#160;</p>
<p style="position:absolute;top:161px;left:68px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:162px;left:93px;white-space:nowrap" class="ft02">Enable&#160;paging (CR0.PG) and PAE mode&#160;(CR4.PAE)&#160;to&#160;assure&#160;VM-entry to a&#160;64-bit guest will succeed.&#160;</p>
<p style="position:absolute;top:184px;left:68px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:184px;left:93px;white-space:nowrap" class="ft07">Ensure that the host&#160;to be&#160;in&#160;IA-32e mode (the&#160;IA32_EFER.LMA must be&#160;set&#160;to 1) and the setting of&#160;the&#160;VM-exit&#160;<br/>‚Äúhost&#160;address-space&#160;size‚Äù control bit in&#160;the&#160;VMCS&#160;must&#160;also be&#160;set to&#160;1.&#160;</p>
<p style="position:absolute;top:225px;left:68px;white-space:nowrap" class="ft07">If each of the&#160;above&#160;conditions holds true, then&#160;VM-entry&#160;will copy the&#160;value&#160;of the&#160;VM-entry ‚ÄúIA-32e-mode guest‚Äù&#160;<br/>control bit&#160;into the guests IA32_EFER.LME&#160;bit, which&#160;will&#160;result&#160;in subsequent activation&#160;of&#160;IA-32e&#160;mode. If any&#160;of&#160;<br/>the above&#160;conditions is false,&#160;the&#160;VM-entry will fail and&#160;load&#160;state from the&#160;host-state area&#160;of the working VMCS as&#160;<br/>if a&#160;VM&#160;exit had occurred&#160;(see<a href="o_fe12b1e2a880e0ce-1117.html">&#160;Section 26.7).<br/></a>The following VMCS controls determine the value of IA32_EFER on a VM&#160;entry: the ‚ÄúIA-32e-mode guest‚Äù&#160;VM-entry&#160;<br/>control (described&#160;above),&#160;the&#160;‚Äúload&#160;IA32_EFER‚Äù&#160;VM-entry&#160;control,&#160;the ‚ÄúVM-entry MSR-load count,‚Äù&#160;and&#160;the&#160;‚ÄúVM-<br/>entry&#160;MSR-load&#160;ad<a href="o_fe12b1e2a880e0ce-1109.html">dress‚Äù (see Section 26.4).<br/></a>If the&#160;‚Äúload&#160;IA32_EFER‚Äù VM-entry control is&#160;1,&#160;the&#160;value&#160;of&#160;the LME and&#160;LMA bits in&#160;the IA32_EFER&#160;field in&#160;the&#160;<br/>guest-state&#160;area&#160;must be&#160;the&#160;value&#160;of the&#160;‚ÄúIA-32e-mode&#160;guest‚Äù&#160;VM-entry control.&#160;Otherwise,&#160;the&#160;VM entry&#160;fails.<br/>The loading of IA32_EFER.LME&#160;bit (described&#160;above)&#160;precedes&#160;any loading of the&#160;IA32_EFER MSR&#160;from the&#160;VM-<br/>entry MSR-load&#160;area&#160;of&#160;the&#160;VMCS.&#160;If loading&#160;of IA32_EFER&#160;is specified&#160;in the VM-entry&#160;MSR-load area, the&#160;value of&#160;<br/>the LME bit in the&#160;load&#160;image should&#160;be match the setting&#160;of the&#160;‚ÄúIA-32e-mode guest‚Äù&#160;VM-entry control.&#160;Otherwise,&#160;<br/>the attempt to modify the LME bit (while paging is enabled) results in a failed VM entry.&#160;However,&#160;IA32_EFER.LMA&#160;<br/>is always set by the processor to equal IA32_EFER.LME&#160;&amp;&#160;CR0.PG; the value specified for LMA in the load image of&#160;<br/>the IA32_EFER&#160;MSR is&#160;ignored.&#160;For these&#160;and&#160;performance reasons, VMM&#160;writers may&#160;choose to&#160;not&#160;use&#160;the&#160;VM-<br/>exit/entry&#160;MSR-load/save areas for IA32_EFER&#160;MSR.<br/>Note&#160;that&#160;the VMM can control&#160;the&#160;processor‚Äôs&#160;architectural state when transferring&#160;control to&#160;a VM.&#160;VMM writers&#160;<br/>may choose to launch guests&#160;in&#160;protected&#160;mode and subsequently allow the guest to&#160;activate&#160;IA-32e&#160;mode&#160;or they&#160;<br/>may allow guests&#160;to toggle&#160;in and out of IA-32e&#160;mode. In&#160;this&#160;case,&#160;the&#160;VMM should require&#160;VM&#160;exit on accesses to&#160;<br/>the IA32_EFER&#160;MSR to detect&#160;changes&#160;in the&#160;operating&#160;mode&#160;and modify&#160;the&#160;VM-entry ‚ÄúIA-32e-mode guest‚Äù&#160;<br/>control accordingly.<br/>A&#160;VMM&#160;should&#160;save/restore&#160;the&#160;extended&#160;(full 64-bit)&#160;contents&#160;of&#160;the guest general-purpose registers, the&#160;new&#160;<br/>general-purpose&#160;registers (R8-R15)&#160;and&#160;the&#160;SIMD&#160;registers&#160;introduced&#160;in 64-bit&#160;mode should&#160;it need to&#160;modify&#160;<br/>these&#160;upon VM&#160;exit.&#160;</p>
<p style="position:absolute;top:692px;left:68px;white-space:nowrap" class="ft04">31.9.5 32-Bit&#160;</p>
<p style="position:absolute;top:692px;left:203px;white-space:nowrap" class="ft04">Guests</p>
<p style="position:absolute;top:723px;left:68px;white-space:nowrap" class="ft07">To&#160;launch or resume&#160;a 32-bit guest,&#160;VMM writers can follow&#160;the steps outlined&#160;<a href="o_fe12b1e2a880e0ce-1216.html">in Section&#160;31.6,</a>&#160;making&#160;sure that the&#160;<br/>‚ÄúIA-32e-mode&#160;guest‚Äù&#160;VM-entry control bit is&#160;set&#160;to 0.&#160;Then&#160;the&#160;‚ÄúIA-32e-mode&#160;guest‚Äù&#160;control bit is&#160;copied&#160;into the&#160;<br/>guest IA32_EFER.LME&#160;bit,&#160;establishing IA32_EFER.LMA as&#160;0.&#160;</p>
<p style="position:absolute;top:811px;left:68px;white-space:nowrap" class="ft05">31.10 HANDLING&#160;</p>
<p style="position:absolute;top:811px;left:252px;white-space:nowrap" class="ft05">MODEL&#160;</p>
<p style="position:absolute;top:811px;left:323px;white-space:nowrap" class="ft05">SPECIFIC REGISTERS</p>
<p style="position:absolute;top:847px;left:68px;white-space:nowrap" class="ft09">Model specific registers&#160;(MSR)&#160;provide&#160;a wide&#160;range&#160;of functionality.&#160;They affect processor features, control&#160;the&#160;<br/>programming interfaces, or&#160;are used in&#160;conjunction with&#160;specific&#160;instructions. As&#160;part&#160;of&#160;processor virtualization, a&#160;<br/>VMM&#160;may&#160;wish&#160;to&#160;protect&#160;some or&#160;all MSR&#160;resources from&#160;direct guest access.&#160;<br/>VMX&#160;operation&#160;provides&#160;the following&#160;features&#160;to virtualize processor MSRs.</p>
<p style="position:absolute;top:955px;left:68px;white-space:nowrap" class="ft04">31.10.1&#160;&#160;Using VM-Execution Controls</p>
<p style="position:absolute;top:985px;left:68px;white-space:nowrap" class="ft07">Processor-based VM-execution controls provide two levels&#160;of support for handling guest access to processor MSRs&#160;<br/>using RDMSR and&#160;WRMSR:</p>
<p style="position:absolute;top:1024px;left:68px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:1024px;left:93px;white-space:nowrap" class="ft07"><b>MSR bitmaps</b>: In&#160;VMX implementations&#160;that support a&#160;1-setting&#160;(see<a href="˛ˇ">&#160;Appendix A) of the&#160;</a>user-MSR-bitmaps&#160;<br/>execution&#160;control&#160;bit, MSR&#160;bitmaps&#160;can be used&#160;to provide&#160;flexibility in&#160;managing guest MSR&#160;accesses. The&#160;</p>
</div>
</body>
</html>
