# Reading pref.tcl
# do Lab2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/Lab2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:54:16 on Oct 08,2023
# vcom -reportprogress 300 -93 -work work A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/Lab2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Lab2
# -- Compiling architecture behavorial of Lab2
# End time: 19:54:16 on Oct 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/Timer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:54:16 on Oct 08,2023
# vcom -reportprogress 300 -93 -work work A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/Timer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Timer
# -- Compiling architecture Behavioral of Timer
# End time: 19:54:16 on Oct 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/FSM2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:54:16 on Oct 08,2023
# vcom -reportprogress 300 -93 -work work A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/FSM2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FSM2
# -- Compiling architecture behavorial of FSM2
# End time: 19:54:16 on Oct 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.timer
# vsim work.timer 
# Start time: 19:54:26 on Oct 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.timer(behavioral)
wave create -driver freeze -pattern clock -initialvalue U -period 1fs -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/timer/clk
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/timer/done
wave create -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 1000ps sim:/timer/start
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000ps sim:/timer/reset
run
run
add wave -position insertpoint  \
sim:/timer/counter
run
run
run
run
run
run -continue
# End time: 20:22:19 on Oct 08,2023, Elapsed time: 0:27:53
# Errors: 0, Warnings: 0
