
*** Running vivado
    with args -log XDMA_AXI_BENES_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source XDMA_AXI_BENES_wrapper.tcl -notrace


****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source XDMA_AXI_BENES_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hs/Desktop/Real_prj'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/hs/Desktop/Real_prj' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top XDMA_AXI_BENES_wrapper -part xcu280-fsvh2892-2L-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Project 1-454] Reading design checkpoint '/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_axi_lite_benes_0_0/XDMA_AXI_BENES_axi_lite_benes_0_0.dcp' for cell 'XDMA_AXI_BENES_i/axi_lite_benes_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_ila_0_2/XDMA_AXI_BENES_ila_0_2.dcp' for cell 'XDMA_AXI_BENES_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_ila_0_3/XDMA_AXI_BENES_ila_0_3.dcp' for cell 'XDMA_AXI_BENES_i/ila_1'
INFO: [Project 1-454] Reading design checkpoint '/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_util_ds_buf_0/XDMA_AXI_BENES_util_ds_buf_0.dcp' for cell 'XDMA_AXI_BENES_i/util_ds_buf'
INFO: [Project 1-454] Reading design checkpoint '/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1.dcp' for cell 'XDMA_AXI_BENES_i/xdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_auto_ds_0/XDMA_AXI_BENES_auto_ds_0.dcp' for cell 'XDMA_AXI_BENES_i/xdma_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_auto_pc_0/XDMA_AXI_BENES_auto_pc_0.dcp' for cell 'XDMA_AXI_BENES_i/xdma_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3266.441 ; gain = 0.000 ; free physical = 34762 ; free virtual = 55250
INFO: [Netlist 29-17] Analyzing 3110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: XDMA_AXI_BENES_i/ila_0 UUID: 2af4f752-3d88-5e32-92ba-4c129d9cc4e5 
INFO: [Chipscope 16-324] Core: XDMA_AXI_BENES_i/ila_1 UUID: 7e52151d-d834-5dc0-8c90-803470462c0b 
Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/ip_0/ip_0/synth/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt.xdc] for cell 'XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst'
Finished Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/ip_0/ip_0/synth/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt.xdc] for cell 'XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst'
Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc] for cell 'XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst'
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:232]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:232]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:232]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:232]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:232]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:232]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:232]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:232]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:263]
INFO: [Timing 38-2] Deriving generated clocks [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:263]
set_switching_activity: Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 5454.363 ; gain = 1798.551 ; free physical = 71794 ; free virtual = 92291
Finished Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc] for cell 'XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst'
Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_board.xdc] for cell 'XDMA_AXI_BENES_i/xdma_0/inst'
Finished Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_board.xdc] for cell 'XDMA_AXI_BENES_i/xdma_0/inst'
Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/source/XDMA_AXI_BENES_xdma_0_1_pcie4_uscaleplus_ip.xdc] for cell 'XDMA_AXI_BENES_i/xdma_0/inst'
Finished Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/source/XDMA_AXI_BENES_xdma_0_1_pcie4_uscaleplus_ip.xdc] for cell 'XDMA_AXI_BENES_i/xdma_0/inst'
Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_util_ds_buf_0/XDMA_AXI_BENES_util_ds_buf_0_board.xdc] for cell 'XDMA_AXI_BENES_i/util_ds_buf/U0'
Finished Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_util_ds_buf_0/XDMA_AXI_BENES_util_ds_buf_0_board.xdc] for cell 'XDMA_AXI_BENES_i/util_ds_buf/U0'
Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_util_ds_buf_0/XDMA_AXI_BENES_util_ds_buf_0.xdc] for cell 'XDMA_AXI_BENES_i/util_ds_buf/U0'
Finished Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_util_ds_buf_0/XDMA_AXI_BENES_util_ds_buf_0.xdc] for cell 'XDMA_AXI_BENES_i/util_ds_buf/U0'
Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_ila_0_2/ila_v6_2/constraints/ila_impl.xdc] for cell 'XDMA_AXI_BENES_i/ila_0/inst'
Finished Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_ila_0_2/ila_v6_2/constraints/ila_impl.xdc] for cell 'XDMA_AXI_BENES_i/ila_0/inst'
Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_ila_0_2/ila_v6_2/constraints/ila.xdc] for cell 'XDMA_AXI_BENES_i/ila_0/inst'
Finished Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_ila_0_2/ila_v6_2/constraints/ila.xdc] for cell 'XDMA_AXI_BENES_i/ila_0/inst'
Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_ila_0_3/ila_v6_2/constraints/ila_impl.xdc] for cell 'XDMA_AXI_BENES_i/ila_1/inst'
Finished Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_ila_0_3/ila_v6_2/constraints/ila_impl.xdc] for cell 'XDMA_AXI_BENES_i/ila_1/inst'
Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_ila_0_3/ila_v6_2/constraints/ila.xdc] for cell 'XDMA_AXI_BENES_i/ila_1/inst'
Finished Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_ila_0_3/ila_v6_2/constraints/ila.xdc] for cell 'XDMA_AXI_BENES_i/ila_1/inst'
Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/ip_0/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_board.xdc] for cell 'XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst'
Finished Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/ip_0/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_board.xdc] for cell 'XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst'
Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/ip_0/synth/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_late.xdc] for cell 'XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst'
WARNING: [Timing 38-3] User defined clock exists on pin XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:118] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/ip_0/synth/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_late.xdc:63]
INFO: [Timing 38-2] Deriving generated clocks [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/ip_0/synth/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_late.xdc:63]
Finished Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/ip_0/synth/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_late.xdc] for cell 'XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst'
Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_auto_ds_0/XDMA_AXI_BENES_auto_ds_0_clocks.xdc] for cell 'XDMA_AXI_BENES_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_auto_ds_0/XDMA_AXI_BENES_auto_ds_0_clocks.xdc] for cell 'XDMA_AXI_BENES_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst'
INFO: [Project 1-1715] 2 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5454.363 ; gain = 0.000 ; free physical = 71745 ; free virtual = 92266
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1354 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 948 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 16 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 352 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 12 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 16 instances

23 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:07 . Memory (MB): peak = 5454.363 ; gain = 3092.156 ; free physical = 71740 ; free virtual = 92261
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 5454.363 ; gain = 0.000 ; free physical = 71730 ; free virtual = 92276

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:118] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Cache Timing Information Task | Checksum: 10c3f3734

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 5454.363 ; gain = 0.000 ; free physical = 71611 ; free virtual = 92164

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5454.363 ; gain = 0.000 ; free physical = 75290 ; free virtual = 95770
Phase 1 Generate And Synthesize Debug Cores | Checksum: ece4f3e3

Time (s): cpu = 00:01:05 ; elapsed = 00:01:19 . Memory (MB): peak = 5454.363 ; gain = 0.000 ; free physical = 75290 ; free virtual = 95770

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 94 inverter(s) to 26803 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell XDMA_AXI_BENES_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 14bfd51c2

Time (s): cpu = 00:01:12 ; elapsed = 00:01:23 . Memory (MB): peak = 5454.363 ; gain = 0.000 ; free physical = 75402 ; free virtual = 95883
INFO: [Opt 31-389] Phase Retarget created 71 cells and removed 1772 cells
INFO: [Opt 31-1021] In phase Retarget, 117 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 20 load pin(s).
Phase 3 Constant propagation | Checksum: 8d1fe212

Time (s): cpu = 00:01:13 ; elapsed = 00:01:25 . Memory (MB): peak = 5454.363 ; gain = 0.000 ; free physical = 75403 ; free virtual = 95884
INFO: [Opt 31-389] Phase Constant propagation created 3340 cells and removed 4421 cells
INFO: [Opt 31-1021] In phase Constant propagation, 74 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 917fe2b2

Time (s): cpu = 00:01:16 ; elapsed = 00:01:28 . Memory (MB): peak = 5454.363 ; gain = 0.000 ; free physical = 75405 ; free virtual = 95886
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3820 cells
INFO: [Opt 31-1021] In phase Sweep, 2819 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: 917fe2b2

Time (s): cpu = 00:01:17 ; elapsed = 00:01:29 . Memory (MB): peak = 5454.363 ; gain = 0.000 ; free physical = 75405 ; free virtual = 95887
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 917fe2b2

Time (s): cpu = 00:01:17 ; elapsed = 00:01:29 . Memory (MB): peak = 5454.363 ; gain = 0.000 ; free physical = 75405 ; free virtual = 95886
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 917fe2b2

Time (s): cpu = 00:01:18 ; elapsed = 00:01:29 . Memory (MB): peak = 5454.363 ; gain = 0.000 ; free physical = 75405 ; free virtual = 95886
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 93 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              71  |            1772  |                                            117  |
|  Constant propagation         |            3340  |            4421  |                                             74  |
|  Sweep                        |               0  |            3820  |                                           2819  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             93  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 5454.363 ; gain = 0.000 ; free physical = 75415 ; free virtual = 95897
Ending Logic Optimization Task | Checksum: 176442082

Time (s): cpu = 00:01:23 ; elapsed = 00:01:34 . Memory (MB): peak = 5454.363 ; gain = 0.000 ; free physical = 75414 ; free virtual = 95896

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-3] User defined clock exists on pin XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:118] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 117 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 12 WE to EN ports
Number of BRAM Ports augmented: 41 newly gated: 107 Total Ports: 234
Ending PowerOpt Patch Enables Task | Checksum: 204f39154

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.55 . Memory (MB): peak = 6136.395 ; gain = 0.000 ; free physical = 75391 ; free virtual = 95873
Ending Power Optimization Task | Checksum: 204f39154

Time (s): cpu = 00:00:40 ; elapsed = 00:00:12 . Memory (MB): peak = 6136.395 ; gain = 682.031 ; free physical = 75510 ; free virtual = 95991

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:118] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Logic Optimization Task | Checksum: 204adc590

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 6136.395 ; gain = 0.000 ; free physical = 75505 ; free virtual = 95987
Ending Final Cleanup Task | Checksum: 204adc590

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 6136.395 ; gain = 0.000 ; free physical = 75503 ; free virtual = 95984

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6136.395 ; gain = 0.000 ; free physical = 75502 ; free virtual = 95984
Ending Netlist Obfuscation Task | Checksum: 204adc590

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6136.395 ; gain = 0.000 ; free physical = 75502 ; free virtual = 95983
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:22 ; elapsed = 00:01:56 . Memory (MB): peak = 6136.395 ; gain = 682.031 ; free physical = 75503 ; free virtual = 95984
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:118] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6136.395 ; gain = 0.000 ; free physical = 75371 ; free virtual = 95860
INFO: [Common 17-1381] The checkpoint '/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/impl_1/XDMA_AXI_BENES_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 6136.395 ; gain = 0.000 ; free physical = 75341 ; free virtual = 95852
INFO: [runtcl-4] Executing : report_drc -file XDMA_AXI_BENES_wrapper_drc_opted.rpt -pb XDMA_AXI_BENES_wrapper_drc_opted.pb -rpx XDMA_AXI_BENES_wrapper_drc_opted.rpx
Command: report_drc -file XDMA_AXI_BENES_wrapper_drc_opted.rpt -pb XDMA_AXI_BENES_wrapper_drc_opted.pb -rpx XDMA_AXI_BENES_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/impl_1/XDMA_AXI_BENES_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-113] Running place_design in ultrathreads mode using maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6136.395 ; gain = 0.000 ; free physical = 75235 ; free virtual = 95746
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14228423a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6136.395 ; gain = 0.000 ; free physical = 75234 ; free virtual = 95745
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6136.395 ; gain = 0.000 ; free physical = 75234 ; free virtual = 95745

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1254b2f8e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 6136.395 ; gain = 0.000 ; free physical = 75238 ; free virtual = 95749

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 137ab7479

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 6215.762 ; gain = 79.367 ; free physical = 74909 ; free virtual = 95420

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 137ab7479

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 6215.762 ; gain = 79.367 ; free physical = 74911 ; free virtual = 95422
Phase 1 Placer Initialization | Checksum: 137ab7479

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 6215.762 ; gain = 79.367 ; free physical = 74881 ; free virtual = 95393

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 209062e66

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 6215.762 ; gain = 79.367 ; free physical = 74701 ; free virtual = 95212

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 21e960696

Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 6215.762 ; gain = 79.367 ; free physical = 74693 ; free virtual = 95204

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 21e960696

Time (s): cpu = 00:00:55 ; elapsed = 00:00:33 . Memory (MB): peak = 6476.387 ; gain = 339.992 ; free physical = 74594 ; free virtual = 95105

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1a974de6d

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 6476.387 ; gain = 339.992 ; free physical = 74585 ; free virtual = 95096

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1a974de6d

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 6476.387 ; gain = 339.992 ; free physical = 74585 ; free virtual = 95097
Phase 2.1.1 Partition Driven Placement | Checksum: 1a974de6d

Time (s): cpu = 00:01:00 ; elapsed = 00:00:35 . Memory (MB): peak = 6476.387 ; gain = 339.992 ; free physical = 74635 ; free virtual = 95146
Phase 2.1 Floorplanning | Checksum: 1a974de6d

Time (s): cpu = 00:01:00 ; elapsed = 00:00:35 . Memory (MB): peak = 6476.387 ; gain = 339.992 ; free physical = 74635 ; free virtual = 95146

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a974de6d

Time (s): cpu = 00:01:00 ; elapsed = 00:00:35 . Memory (MB): peak = 6476.387 ; gain = 339.992 ; free physical = 74635 ; free virtual = 95146

Phase 2.3 Global Placement Core
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2488 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 1074 nets or cells. Created 0 new cell, deleted 1074 existing cells and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 151 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 129 nets.  Re-placed 873 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 129 nets or cells. Created 1 new cell, deleted 3 existing cells and moved 873 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.45 . Memory (MB): peak = 7590.770 ; gain = 0.000 ; free physical = 74447 ; free virtual = 94959
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n. Replicated 7 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 7 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 7590.770 ; gain = 0.000 ; free physical = 74444 ; free virtual = 94957
INFO: [Physopt 32-46] Identified 4 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/waddr0[8] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 2 candidate cells for BRAM register optimization
INFO: [Physopt 32-666] Processed cell XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst. No change.
INFO: [Physopt 32-666] Processed cell XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst. No change.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7590.770 ; gain = 0.000 ; free physical = 74443 ; free virtual = 94955
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7590.770 ; gain = 0.000 ; free physical = 74445 ; free virtual = 94957

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1074  |                  1074  |           0  |           1  |  00:00:01  |
|  Equivalent Driver Rewiring                       |            1  |              3  |                   129  |           0  |           1  |  00:00:14  |
|  Very High Fanout                                 |            7  |              0  |                     1  |           1  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:09  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            8  |           1077  |                  1204  |           1  |          10  |  00:00:24  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1795136a6

Time (s): cpu = 00:04:15 ; elapsed = 00:02:30 . Memory (MB): peak = 7590.770 ; gain = 1454.375 ; free physical = 74449 ; free virtual = 94961
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
Phase 2.3 Global Placement Core | Checksum: 15b383d8a

Time (s): cpu = 00:04:24 ; elapsed = 00:02:35 . Memory (MB): peak = 7614.781 ; gain = 1478.387 ; free physical = 74331 ; free virtual = 94843
Phase 2 Global Placement | Checksum: 15b383d8a

Time (s): cpu = 00:04:24 ; elapsed = 00:02:35 . Memory (MB): peak = 7614.781 ; gain = 1478.387 ; free physical = 74473 ; free virtual = 94985

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1520622e0

Time (s): cpu = 00:04:31 ; elapsed = 00:02:39 . Memory (MB): peak = 7614.781 ; gain = 1478.387 ; free physical = 74472 ; free virtual = 94984

Phase 3.2 Commit Most Macros & LUTRAMs
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1492859d5

Time (s): cpu = 00:04:38 ; elapsed = 00:02:42 . Memory (MB): peak = 7614.781 ; gain = 1478.387 ; free physical = 74419 ; free virtual = 94931

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21020a725

Time (s): cpu = 00:04:40 ; elapsed = 00:02:44 . Memory (MB): peak = 7614.781 ; gain = 1478.387 ; free physical = 74454 ; free virtual = 94967

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 21020a725

Time (s): cpu = 00:04:42 ; elapsed = 00:02:46 . Memory (MB): peak = 7614.781 ; gain = 1478.387 ; free physical = 74456 ; free virtual = 94968

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ce06a162

Time (s): cpu = 00:04:47 ; elapsed = 00:02:47 . Memory (MB): peak = 7614.781 ; gain = 1478.387 ; free physical = 74448 ; free virtual = 94960

Phase 3.6 Small Shape DP

Phase 3.6.1 splitSLRCrossingNets
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
Phase 3.6.1 splitSLRCrossingNets | Checksum: 1ff2b2307

Time (s): cpu = 00:04:49 ; elapsed = 00:02:49 . Memory (MB): peak = 7614.781 ; gain = 1478.387 ; free physical = 74458 ; free virtual = 94971
Phase 3.6 Small Shape DP | Checksum: 19fd4d77c

Time (s): cpu = 00:05:23 ; elapsed = 00:03:12 . Memory (MB): peak = 7662.805 ; gain = 1526.410 ; free physical = 74191 ; free virtual = 94703

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 157326f80

Time (s): cpu = 00:05:26 ; elapsed = 00:03:15 . Memory (MB): peak = 7662.805 ; gain = 1526.410 ; free physical = 74198 ; free virtual = 94710
Phase 3 Detail Placement | Checksum: 157326f80

Time (s): cpu = 00:05:27 ; elapsed = 00:03:15 . Memory (MB): peak = 7662.805 ; gain = 1526.410 ; free physical = 74207 ; free virtual = 94719

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:118] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 8aabdb91

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.080 | TNS=-1.711 |
Phase 1 Physical Synthesis Initialization | Checksum: a4e242c1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 74202 ; free virtual = 94714
INFO: [Place 46-34] Processed net XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__3_n_0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__0_n_0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep_n_0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 3, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 778670ac

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 74194 ; free virtual = 94707
Phase 4.1.1.1 BUFG Insertion | Checksum: ab563c8d

Time (s): cpu = 00:06:02 ; elapsed = 00:03:29 . Memory (MB): peak = 7662.805 ; gain = 1526.410 ; free physical = 74211 ; free virtual = 94724

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: ab563c8d

Time (s): cpu = 00:06:03 ; elapsed = 00:03:30 . Memory (MB): peak = 7662.805 ; gain = 1526.410 ; free physical = 74212 ; free virtual = 94724
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.182. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.182. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 1210c786d

Time (s): cpu = 00:06:35 ; elapsed = 00:04:01 . Memory (MB): peak = 7662.805 ; gain = 1526.410 ; free physical = 74222 ; free virtual = 94734

Time (s): cpu = 00:06:35 ; elapsed = 00:04:01 . Memory (MB): peak = 7662.805 ; gain = 1526.410 ; free physical = 74227 ; free virtual = 94739
Phase 4.1 Post Commit Optimization | Checksum: 1210c786d

Time (s): cpu = 00:06:35 ; elapsed = 00:04:01 . Memory (MB): peak = 7662.805 ; gain = 1526.410 ; free physical = 74226 ; free virtual = 94738
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 74215 ; free virtual = 94726

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f684e579

Time (s): cpu = 00:06:44 ; elapsed = 00:04:10 . Memory (MB): peak = 7662.805 ; gain = 1526.410 ; free physical = 74270 ; free virtual = 94781

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                4x4|              16x16|                4x4|
|___________|___________________|___________________|___________________|
|      South|                4x4|                8x8|                4x4|
|___________|___________________|___________________|___________________|
|       East|                2x2|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       West|                2x2|                4x4|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f684e579

Time (s): cpu = 00:06:44 ; elapsed = 00:04:10 . Memory (MB): peak = 7662.805 ; gain = 1526.410 ; free physical = 74266 ; free virtual = 94778
Phase 4.3 Placer Reporting | Checksum: 1f684e579

Time (s): cpu = 00:06:45 ; elapsed = 00:04:11 . Memory (MB): peak = 7662.805 ; gain = 1526.410 ; free physical = 74266 ; free virtual = 94778

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 74266 ; free virtual = 94778

Time (s): cpu = 00:06:45 ; elapsed = 00:04:11 . Memory (MB): peak = 7662.805 ; gain = 1526.410 ; free physical = 74266 ; free virtual = 94778
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c1793b37

Time (s): cpu = 00:06:45 ; elapsed = 00:04:11 . Memory (MB): peak = 7662.805 ; gain = 1526.410 ; free physical = 74266 ; free virtual = 94778
Ending Placer Task | Checksum: 19249810c

Time (s): cpu = 00:06:45 ; elapsed = 00:04:11 . Memory (MB): peak = 7662.805 ; gain = 1526.410 ; free physical = 74266 ; free virtual = 94777
INFO: [Common 17-83] Releasing license: Implementation
153 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:50 ; elapsed = 00:04:13 . Memory (MB): peak = 7662.805 ; gain = 1526.410 ; free physical = 74839 ; free virtual = 95351
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 74619 ; free virtual = 95311
INFO: [Common 17-1381] The checkpoint '/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/impl_1/XDMA_AXI_BENES_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 74788 ; free virtual = 95343
INFO: [runtcl-4] Executing : report_io -file XDMA_AXI_BENES_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.34 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 74729 ; free virtual = 95284
INFO: [runtcl-4] Executing : report_utilization -file XDMA_AXI_BENES_wrapper_utilization_placed.rpt -pb XDMA_AXI_BENES_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file XDMA_AXI_BENES_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.49 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 74728 ; free virtual = 95286
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
162 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 74502 ; free virtual = 95239
INFO: [Common 17-1381] The checkpoint '/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/impl_1/XDMA_AXI_BENES_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 74661 ; free virtual = 95261
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a968432a ConstDB: 0 ShapeSum: 1368d0d6 RouteDB: d5786d0c

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 74229 ; free virtual = 94830
Phase 1 Build RT Design | Checksum: 156bcd4a0

Time (s): cpu = 00:00:37 ; elapsed = 00:00:15 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 74189 ; free virtual = 94789
Post Restoration Checksum: NetGraph: e30a7f39 NumContArr: 6422aeb6 Constraints: c530f676 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 20c5e2465

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 74034 ; free virtual = 94634

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 20c5e2465

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 74034 ; free virtual = 94634

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 21bf86962

Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 74007 ; free virtual = 94607

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1baa5d526

Time (s): cpu = 00:01:00 ; elapsed = 00:00:25 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 73954 ; free virtual = 94554
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.222  | TNS=0.000  | WHS=-0.517 | THS=-698.235|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1b56870dc

Time (s): cpu = 00:01:43 ; elapsed = 00:00:37 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 73911 ; free virtual = 94511
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.222  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 18ba10729

Time (s): cpu = 00:01:44 ; elapsed = 00:00:38 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 73909 ; free virtual = 94509
Phase 2 Router Initialization | Checksum: 1eb21aef5

Time (s): cpu = 00:01:44 ; elapsed = 00:00:38 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 73908 ; free virtual = 94508

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000239166 %
  Global Horizontal Routing Utilization  = 0.000294371 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 115870
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 90557
  Number of Partially Routed Nets     = 25313
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1eb21aef5

Time (s): cpu = 00:01:48 ; elapsed = 00:00:39 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 73904 ; free virtual = 94504
Phase 3 Initial Routing | Checksum: 1ca8ed57e

Time (s): cpu = 00:02:16 ; elapsed = 00:00:53 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 73774 ; free virtual = 94374

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   16x16|      0.19|   16x16|      0.44|     8x8|      0.15|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   16x16|      0.22|   16x16|      0.45|     8x8|      0.12|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.06|     4x4|      0.08|   16x16|      0.35|
|___________|________|__________|________|__________|________|__________|
|       WEST|     8x8|      0.14|     4x4|      0.15|   32x32|      0.39|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X136Y52->INT_X143Y83 (CLEM_X136Y52->CLEL_R_X143Y83)
	INT_X140Y80->INT_X143Y83 (INT_X140Y80->CLEL_R_X143Y83)
	INT_X140Y72->INT_X143Y75 (INT_X140Y72->CLEL_R_X143Y75)
	INT_X140Y68->INT_X143Y71 (INT_X140Y68->CLEL_R_X143Y71)
	INT_X140Y64->INT_X143Y67 (INT_X140Y64->CLEL_R_X143Y67)
SOUTH
	INT_X136Y34->INT_X143Y73 (CLEM_X136Y34->CLEL_R_X143Y73)
	INT_X136Y64->INT_X143Y71 (CLEM_X136Y64->CLEL_R_X143Y71)
	INT_X136Y56->INT_X143Y63 (CLEM_X136Y56->CLEL_R_X143Y63)
	INT_X136Y63->INT_X143Y70 (CLEM_X136Y63->CLEL_R_X143Y70)
	INT_X136Y55->INT_X143Y62 (CLEM_X136Y55->CLEL_R_X143Y62)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X137Y55->INT_X144Y102 (CLEM_X137Y55->CLEL_R_X144Y102)
	INT_X133Y69->INT_X147Y84 (CLEM_X133Y69->GTY_R_X147Y60)
	INT_X134Y64->INT_X147Y79 (CLEM_X134Y64->GTY_R_X147Y60)
	INT_X134Y76->INT_X147Y91 (CLEM_X134Y76->GTY_R_X147Y60)
	INT_X134Y75->INT_X147Y90 (CLEM_X134Y75->GTY_R_X147Y60)
SOUTH
	INT_X136Y43->INT_X143Y98 (CLEM_X136Y43->CLEL_R_X143Y98)
	INT_X134Y57->INT_X147Y72 (CLEM_X134Y57->GTY_R_X147Y60)
	INT_X135Y61->INT_X147Y76 (CLEM_X135Y61->GTY_R_X147Y60)
	INT_X135Y60->INT_X147Y75 (CLEM_X135Y60->GTY_R_X147Y60)
	INT_X135Y59->INT_X147Y74 (CLEM_X135Y59->GTY_R_X147Y60)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
EAST
	INT_X128Y29->INT_X143Y44 (CLEM_X128Y29->CLEL_R_X143Y44)
	INT_X128Y28->INT_X143Y43 (CLEM_X128Y28->CLEL_R_X143Y43)
	INT_X128Y27->INT_X143Y42 (CLEM_X128Y27->CLEL_R_X143Y42)
	INT_X128Y26->INT_X143Y41 (CLEM_X128Y26->CLEL_R_X143Y41)
WEST
	INT_X130Y15->INT_X145Y46 (CLEM_X130Y15->DSP_X145Y45)
	INT_X128Y29->INT_X143Y44 (CLEM_X128Y29->CLEL_R_X143Y44)
	INT_X128Y28->INT_X143Y43 (CLEM_X128Y28->CLEL_R_X143Y43)
	INT_X128Y27->INT_X143Y42 (CLEM_X128Y27->CLEL_R_X143Y42)
	INT_X129Y30->INT_X144Y45 (CLEL_L_X129Y30->CLEL_R_X144Y45)

INFO: [Route 35-448] Estimated Global/Short routing congestion is level 5 (32x32). Congestion levels of 5 and greater can reduce routability and impact timing closure.
INFO: [Route 35-580] Design has 74 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[20]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[24]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[30]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[14]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[52]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 34504
 Number of Nodes with overlaps = 3951
 Number of Nodes with overlaps = 670
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.085 | TNS=-0.317 | WHS=-0.025 | THS=-0.070 |

Phase 4.1 Global Iteration 0 | Checksum: 207fb11ed

Time (s): cpu = 00:07:40 ; elapsed = 00:02:50 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 73642 ; free virtual = 94243

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 595
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.059  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1eaf05bd9

Time (s): cpu = 00:08:10 ; elapsed = 00:03:10 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 73702 ; free virtual = 94303

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.059  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 23bb9bd68

Time (s): cpu = 00:08:24 ; elapsed = 00:03:22 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 73691 ; free virtual = 94292
Phase 4 Rip-up And Reroute | Checksum: 23bb9bd68

Time (s): cpu = 00:08:24 ; elapsed = 00:03:23 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 73691 ; free virtual = 94292

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 22f355035

Time (s): cpu = 00:08:40 ; elapsed = 00:03:28 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 73717 ; free virtual = 94318
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.059  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 21559ba83

Time (s): cpu = 00:08:40 ; elapsed = 00:03:28 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 73725 ; free virtual = 94325

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21559ba83

Time (s): cpu = 00:08:40 ; elapsed = 00:03:29 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 73725 ; free virtual = 94326
Phase 5 Delay and Skew Optimization | Checksum: 21559ba83

Time (s): cpu = 00:08:41 ; elapsed = 00:03:29 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 73725 ; free virtual = 94325

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 197feef66

Time (s): cpu = 00:08:52 ; elapsed = 00:03:33 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 73729 ; free virtual = 94330
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.059  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c59cfabe

Time (s): cpu = 00:08:53 ; elapsed = 00:03:33 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 73728 ; free virtual = 94328
Phase 6 Post Hold Fix | Checksum: 1c59cfabe

Time (s): cpu = 00:08:53 ; elapsed = 00:03:34 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 73727 ; free virtual = 94328

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.99736 %
  Global Horizontal Routing Utilization  = 1.87993 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 26cf5a19f

Time (s): cpu = 00:08:55 ; elapsed = 00:03:34 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 73711 ; free virtual = 94311

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26cf5a19f

Time (s): cpu = 00:08:56 ; elapsed = 00:03:35 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 73709 ; free virtual = 94309

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y8/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y9/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y10/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y11/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y12/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y13/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y14/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y15/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y2/COM0_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTYE4_COMMON_X1Y2/COM2_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y3/COM0_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTYE4_COMMON_X1Y3/COM2_REFCLKOUT3
Phase 9 Depositing Routes | Checksum: 26cf5a19f

Time (s): cpu = 00:09:01 ; elapsed = 00:03:38 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 73707 ; free virtual = 94308
Common:
   
SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   16x16|      0.56|   16x16|      1.31|     8x8|      0.45|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   16x16|      0.67|   16x16|      1.36|     8x8|      0.35|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.18|     4x4|      0.22|   16x16|      1.05|
|___________|________|__________|________|__________|________|__________|
|       WEST|     8x8|      0.41|     4x4|      0.44|   32x32|      1.16|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|

SLR2

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|



Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.059  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 26cf5a19f

Time (s): cpu = 00:09:02 ; elapsed = 00:03:39 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 73720 ; free virtual = 94321
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:09:02 ; elapsed = 00:03:39 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 74054 ; free virtual = 94655

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
195 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:16 ; elapsed = 00:03:43 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 74054 ; free virtual = 94655
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 73776 ; free virtual = 94611
INFO: [Common 17-1381] The checkpoint '/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/impl_1/XDMA_AXI_BENES_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 7662.805 ; gain = 0.000 ; free physical = 73996 ; free virtual = 94652
INFO: [runtcl-4] Executing : report_drc -file XDMA_AXI_BENES_wrapper_drc_routed.rpt -pb XDMA_AXI_BENES_wrapper_drc_routed.pb -rpx XDMA_AXI_BENES_wrapper_drc_routed.rpx
Command: report_drc -file XDMA_AXI_BENES_wrapper_drc_routed.rpt -pb XDMA_AXI_BENES_wrapper_drc_routed.pb -rpx XDMA_AXI_BENES_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/impl_1/XDMA_AXI_BENES_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:35 ; elapsed = 00:00:08 . Memory (MB): peak = 7678.812 ; gain = 16.008 ; free physical = 73885 ; free virtual = 94541
INFO: [runtcl-4] Executing : report_methodology -file XDMA_AXI_BENES_wrapper_methodology_drc_routed.rpt -pb XDMA_AXI_BENES_wrapper_methodology_drc_routed.pb -rpx XDMA_AXI_BENES_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file XDMA_AXI_BENES_wrapper_methodology_drc_routed.rpt -pb XDMA_AXI_BENES_wrapper_methodology_drc_routed.pb -rpx XDMA_AXI_BENES_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:118] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/impl_1/XDMA_AXI_BENES_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 7678.812 ; gain = 0.000 ; free physical = 73869 ; free virtual = 94526
INFO: [runtcl-4] Executing : report_power -file XDMA_AXI_BENES_wrapper_power_routed.rpt -pb XDMA_AXI_BENES_wrapper_power_summary_routed.pb -rpx XDMA_AXI_BENES_wrapper_power_routed.rpx
Command: report_power -file XDMA_AXI_BENES_wrapper_power_routed.rpt -pb XDMA_AXI_BENES_wrapper_power_summary_routed.pb -rpx XDMA_AXI_BENES_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:118] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
207 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 7678.812 ; gain = 0.000 ; free physical = 73744 ; free virtual = 94421
INFO: [runtcl-4] Executing : report_route_status -file XDMA_AXI_BENES_wrapper_route_status.rpt -pb XDMA_AXI_BENES_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file XDMA_AXI_BENES_wrapper_timing_summary_routed.rpt -pb XDMA_AXI_BENES_wrapper_timing_summary_routed.pb -rpx XDMA_AXI_BENES_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file XDMA_AXI_BENES_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file XDMA_AXI_BENES_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 7678.812 ; gain = 0.000 ; free physical = 73632 ; free virtual = 94324
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file XDMA_AXI_BENES_wrapper_bus_skew_routed.rpt -pb XDMA_AXI_BENES_wrapper_bus_skew_routed.pb -rpx XDMA_AXI_BENES_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force XDMA_AXI_BENES_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC RTSTAT-10] No routable loads: 65 net(s) have no routable loads. The problem bus(es) and/or net(s) are XDMA_AXI_BENES_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, XDMA_AXI_BENES_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, XDMA_AXI_BENES_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], XDMA_AXI_BENES_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_pfch_2_stg1, dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, XDMA_AXI_BENES_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, XDMA_AXI_BENES_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 51 listed).
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 9 Warnings, 22 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./XDMA_AXI_BENES_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 8052.254 ; gain = 357.434 ; free physical = 73494 ; free virtual = 94268
INFO: [Common 17-206] Exiting Vivado at Mon Nov 20 17:39:26 2023...
