+-----------------------------------+----------+-----------+-----------------+---------------+
|                         Port Name | Instance | Port bits | Route node type | Documentation |
+===================================+==========+===========+=================+===============+
|             CFG_DFX_BYPASS_ENABLE |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|               DFT_IN_FPGA_ATPG_EN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
| DFT_IN_FPGA_AVSTCMDPORTCLK_TESTEN |          |       0-5 |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|      DFT_IN_FPGA_AVSTRDCLK_TESTEN |          |       0-3 |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|      DFT_IN_FPGA_AVSTWRCLK_TESTEN |          |       0-3 |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|                DFT_IN_FPGA_BISTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|           DFT_IN_FPGA_BIST_CPU_SI |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|            DFT_IN_FPGA_BIST_L2_SI |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFT_IN_FPGA_BIST_NRST |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|          DFT_IN_FPGA_BIST_PERI_SI |      0-2 |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|               DFT_IN_FPGA_BIST_SE |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFT_IN_FPGA_CANTESTEN |      0-1 |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFT_IN_FPGA_CFGTESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|         DFT_IN_FPGA_CTICLK_TESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|           DFT_IN_FPGA_DBGATTESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFT_IN_FPGA_DBGTESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|           DFT_IN_FPGA_DBGTMTESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|           DFT_IN_FPGA_DBGTRTESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|        DFT_IN_FPGA_DDR2XDQSTESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|          DFT_IN_FPGA_DDRDQSTESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|           DFT_IN_FPGA_DDRDQTESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|               DFT_IN_FPGA_DLLNRST |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|            DFT_IN_FPGA_DLLUPDWNEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|              DFT_IN_FPGA_DLLUPNDN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFT_IN_FPGA_DQSUPDTEN |          |       0-4 |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|                DFT_IN_FPGA_ECCBYP |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|            DFT_IN_FPGA_EMACTESTEN |      0-1 |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|      DFT_IN_FPGA_F2SAXICLK_TESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|     DFT_IN_FPGA_F2SPCLKDBG_TESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|            DFT_IN_FPGA_FMBHNIOTRI |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|               DFT_IN_FPGA_FMCSREN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|              DFT_IN_FPGA_FMNIOTRI |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|            DFT_IN_FPGA_FMPLNIOTRI |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|          DFT_IN_FPGA_GPIODBTESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFT_IN_FPGA_HIOCLKIN0 |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|     DFT_IN_FPGA_HIOSCANCLK_TESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFT_IN_FPGA_HIOSCANEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFT_IN_FPGA_HIOSCANIN |          |       0-1 |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|               DFT_IN_FPGA_HIOSCLR |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|               DFT_IN_FPGA_IPSCCLK |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|            DFT_IN_FPGA_IPSCENABLE |          |      0-11 |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|                DFT_IN_FPGA_IPSCIN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|            DFT_IN_FPGA_IPSCUPDATE |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|          DFT_IN_FPGA_L3MAINTESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|            DFT_IN_FPGA_L3MPTESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|            DFT_IN_FPGA_L3SPTESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|          DFT_IN_FPGA_L4MAINTESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|            DFT_IN_FPGA_L4MPTESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|            DFT_IN_FPGA_L4SPTESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|    DFT_IN_FPGA_LWH2FAXICLK_TESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|            DFT_IN_FPGA_MEM_CPU_SI |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFT_IN_FPGA_MEM_L2_SI |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|           DFT_IN_FPGA_MEM_PERI_SI |      0-2 |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|                DFT_IN_FPGA_MEM_SE |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|        DFT_IN_FPGA_MPUL2RAMTESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|         DFT_IN_FPGA_MPUPERITESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFT_IN_FPGA_MPUTESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|         DFT_IN_FPGA_MPU_SCAN_MODE |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|               DFT_IN_FPGA_MTESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|            DFT_IN_FPGA_NANDTESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|           DFT_IN_FPGA_NANDXTESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|           DFT_IN_FPGA_OCTCLKENUSR |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFT_IN_FPGA_OCTCLKUSR |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|          DFT_IN_FPGA_OCTENSERUSER |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|            DFT_IN_FPGA_OCTNCLRUSR |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|            DFT_IN_FPGA_OCTS2PLOAD |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|            DFT_IN_FPGA_OCTSCANCLK |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFT_IN_FPGA_OCTSCANEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFT_IN_FPGA_OCTSCANIN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|            DFT_IN_FPGA_OCTSERDATA |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|            DFT_IN_FPGA_OSC1TESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|    DFT_IN_FPGA_PIPELINE_SE_ENABLE |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFT_IN_FPGA_PLLBYPASS |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|         DFT_IN_FPGA_PLLBYPASS_SEL |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|      DFT_IN_FPGA_PLLTEST_INPUT_EN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|           DFT_IN_FPGA_PLL_ADVANCE |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|          DFT_IN_FPGA_PLL_BG_PWRDN |      0-2 |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|          DFT_IN_FPGA_PLL_BG_RESET |      0-2 |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFT_IN_FPGA_PLL_BWADJ |          |      0-11 |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|              DFT_IN_FPGA_PLL_CLKF |          |      0-12 |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFT_IN_FPGA_PLL_CLKOD |          |       0-8 |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|              DFT_IN_FPGA_PLL_CLKR |          |       0-5 |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|        DFT_IN_FPGA_PLL_CLK_SELECT |      0-2 |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFT_IN_FPGA_PLL_ENSAT |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|            DFT_IN_FPGA_PLL_FASTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|          DFT_IN_FPGA_PLL_OUTRESET |      0-2 |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|       DFT_IN_FPGA_PLL_OUTRESETALL |      0-2 |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFT_IN_FPGA_PLL_PWRDN |      0-2 |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|       DFT_IN_FPGA_PLL_REG_EXT_SEL |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|         DFT_IN_FPGA_PLL_REG_PWRDN |      0-2 |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|         DFT_IN_FPGA_PLL_REG_RESET |      0-2 |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|      DFT_IN_FPGA_PLL_REG_TEST_DRV |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|      DFT_IN_FPGA_PLL_REG_TEST_OUT |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|      DFT_IN_FPGA_PLL_REG_TEST_REP |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|      DFT_IN_FPGA_PLL_REG_TEST_SEL |      0-2 |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFT_IN_FPGA_PLL_RESET |      0-2 |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|              DFT_IN_FPGA_PLL_STEP |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|              DFT_IN_FPGA_PLL_TEST |      0-2 |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|       DFT_IN_FPGA_PLL_TESTBUS_SEL |          |       0-4 |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFT_IN_FPGA_PSTDQSENA |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|            DFT_IN_FPGA_QSPITESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|      DFT_IN_FPGA_S2FAXICLK_TESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|                DFT_IN_FPGA_SCANIN |          |     0-389 |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|               DFT_IN_FPGA_SCAN_EN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|           DFT_IN_FPGA_SDMMCTESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|            DFT_IN_FPGA_SPIMTESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFT_IN_FPGA_TEST_CKEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|              DFT_IN_FPGA_TEST_CLK |          |           |           DCMUX |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|           DFT_IN_FPGA_TEST_CLKOFF |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
| DFT_IN_FPGA_TPIUTRACECLKIN_TESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|           DFT_IN_FPGA_USBMPTESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|     DFT_IN_FPGA_USBULPICLK_TESTEN |          |       0-1 |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|     DFT_IN_FPGA_VIOSCANCLK_TESTEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFT_IN_FPGA_VIOSCANEN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFT_IN_FPGA_VIOSCANIN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFT_IN_HPS_TESTMODE_N |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|          DFT_OUT_FPGA_BIST_CPU_SO |          |           |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|           DFT_OUT_FPGA_BIST_L2_SO |          |           |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|         DFT_OUT_FPGA_BIST_PERI_SO |      0-2 |           |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|            DFT_OUT_FPGA_DLLLOCKED |          |           |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|           DFT_OUT_FPGA_DLLSETTING |          |       0-6 |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|         DFT_OUT_FPGA_DLLUPDWNCORE |          |           |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|          DFT_OUT_FPGA_HIOCDATA3IN |          |      0-44 |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|            DFT_OUT_FPGA_HIODQSOUT |          |       0-4 |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|       DFT_OUT_FPGA_HIODQSUNGATING |          |       0-4 |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFT_OUT_FPGA_HIOOCTRT |          |       0-4 |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|           DFT_OUT_FPGA_HIOSCANOUT |          |       0-1 |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|              DFT_OUT_FPGA_IPSCOUT |          |       0-4 |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|           DFT_OUT_FPGA_MEM_CPU_SO |          |           |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|            DFT_OUT_FPGA_MEM_L2_SO |          |           |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|          DFT_OUT_FPGA_MEM_PERI_SO |      0-2 |           |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|         DFT_OUT_FPGA_OCTCLKUSRDFT |          |           |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|       DFT_OUT_FPGA_OCTCOMPOUT_RDN |          |           |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|       DFT_OUT_FPGA_OCTCOMPOUT_RUP |          |           |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|           DFT_OUT_FPGA_OCTSCANOUT |          |           |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|           DFT_OUT_FPGA_OCTSERDATA |          |           |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|      DFT_OUT_FPGA_PLL_TESTBUS_OUT |          |       0-2 |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|       DFT_OUT_FPGA_PSTTRACKSAMPLE |          |       0-4 |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFT_OUT_FPGA_PSTVFIFO |          |       0-4 |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|      DFT_OUT_FPGA_SCANOUT_100_126 |          |      0-26 |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|      DFT_OUT_FPGA_SCANOUT_131_250 |          |     0-119 |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|        DFT_OUT_FPGA_SCANOUT_15_83 |          |      0-68 |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|      DFT_OUT_FPGA_SCANOUT_254_264 |          |      0-10 |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|      DFT_OUT_FPGA_SCANOUT_271_389 |          |     0-118 |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|          DFT_OUT_FPGA_SCANOUT_2_3 |          |       0-1 |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|           DFT_OUT_FPGA_VIOSCANOUT |          |           |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|                DFX_IN_FPGA_T2_CLK |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFX_IN_FPGA_T2_DATAIN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|          DFX_IN_FPGA_T2_SCAN_EN_N |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|                 DFX_OUT_FPGA_DATA |          |      0-17 |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|                 DFX_OUT_FPGA_DCLK |          |           |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFX_OUT_FPGA_OSC1_CLK |          |           |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|           DFX_OUT_FPGA_PR_REQUEST |          |           |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|             DFX_OUT_FPGA_S2F_DATA |          |      0-31 |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|        DFX_OUT_FPGA_SDRAM_OBSERVE |          |       0-4 |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|           DFX_OUT_FPGA_T2_DATAOUT |          |           |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|                      DFX_SCAN_CLK |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|                      DFX_SCAN_DIN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|                     DFX_SCAN_DOUT |          |           |             GIN |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|                       DFX_SCAN_EN |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|                     DFX_SCAN_LOAD |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|                          F2S_CTRL |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
|              F2S_JTAG_ENABLE_CORE |          |           |            GOUT |          TODO |
+-----------------------------------+----------+-----------+-----------------+---------------+
