
//*************************************************************************
//   > æ–‡ä»¶å pipeline_cpu_display.v
//   > æè¿°  :äº”çº§æµæ°´CPUæ˜¾ç¤ºæ¨¡å—ï¼Œè°ƒç”¨FPGAæ¿ä¸Šçš„IOæ¥å£å’Œè§¦æ‘¸å±
//   > ä½œè€ : LOONGSON
//   > æ—¥æœŸ  : 2016-04-14
//*************************************************************************
module pipeline_cpu_display(  // å¤šå‘¨æœŸcpu
    //æ—¶é’Ÿä¸å¤ä½ä¿¡å
    input clk,
    input resetn,    //åç¼€"n"ä»£è¡¨ä½ç”µå¹³æœ‰æ•

    //è„‰å†²å¼€å…³ï¼Œç”¨äºäº§ç”Ÿè„‰å†²clkï¼Œå®ç°å•æ­¥æ‰§è¡
    input btn_clk,

    //è§¦æ‘¸å±ç›¸å…³æ¥å£ï¼Œä¸éœ€è¦æ›´æ”
    output lcd_rst,
    output lcd_cs,
    output lcd_rs,
    output lcd_wr,
    output lcd_rd,
    inout[15:0] lcd_data_io,
    output lcd_bl_ctr,
    inout ct_int,
    inout ct_sda,
    output ct_scl,
    output ct_rstn
    );
//-----{è°ƒç”¨å¤šå‘¨æœŸCPUæ¨¡å—}begin
    reg cpu_clk; //å•å‘¨æœŸCPUé‡Œä½¿ç”¨è„‰å†²å¼€å…³ä½œä¸ºæ—¶é’Ÿï¼Œä»¥å®ç°å•æ­¥æ‰§è¡
    always @(posedge clk)
    begin
        cpu_clk <= btn_clk;
    end

    //ç”¨äºåœ¨FPGAæ¿ä¸Šæ˜¾ç¤ºç»“æœ
    wire [ 4:0] rf_addr;   //æ‰«æå¯„å­˜å™¨å †çš„åœ°å€
    wire [31:0] rf_data;   //å¯„å­˜å™¨å †ä»è°ƒè¯•ç«¯å£è¯»å‡ºçš„æ•°æ®
    reg  [31:0] mem_addr;  //è¦è§‚å¯Ÿçš„å†…å­˜åœ°å€
    wire [31:0] mem_data;  //å†…å­˜åœ°å€å¯¹åº”çš„æ•°æ
    wire [31:0] IF_pc;     //IFæ¨¡å—çš„PC
    wire [31:0] IF_inst;   //IFæ¨¡å—å–å‡ºçš„æŒ‡ä»
    wire [31:0] ID_pc;     //IDæ¨¡å—çš„PC
    wire [31:0] EXE_pc;    //EXEæ¨¡å—çš„PC
    wire [31:0] MEM_pc;    //MEMæ¨¡å—çš„PC
    wire [31:0] WB_pc;     //WBæ¨¡å—çš„PC
    wire [31:0] cpu_5_valid; //å±•ç¤ºCPU5çº§çš„validä¿¡å·
    wire [31:0] HI_data;   //å±•ç¤ºHIå¯„å­˜å™¨çš„å€
    wire [31:0] LO_data;   //å±•ç¤ºLOå¯„å­˜å™¨çš„å€
    mips a_mips(
        .clk     (cpu_clk ),
        .resetn  (resetn  ),

        .rf_addr (rf_addr ),
        .mem_addr(mem_addr),
        .rf_data (rf_data ),
        .mem_data(mem_data),
        .IF_pc   (IF_pc   ),
        .IF_inst (IF_inst ),
        .ID_pc   (ID_pc   ),
        .EXE_pc  (EXE_pc  ),
        .MEM_pc  (MEM_pc  ),
        .WB_pc   (WB_pc   ),
        .cpu_5_valid (cpu_5_valid),
          .HI_data (HI_data ),
          .LO_data (LO_data )
    );
//-----{è°ƒç”¨å•å‘¨æœŸCPUæ¨¡å—}end

//---------------------{è°ƒç”¨è§¦æ‘¸å±æ¨¡å—}begin--------------------//
//-----{å®ä¾‹åŒ–è§¦æ‘¸å±}begin
//æ­¤å°èŠ‚ä¸éœ€è¦æ›´æ”
    reg         display_valid;
    reg  [39:0] display_name;
    reg  [31:0] display_value;
    wire [5 :0] display_number;
    wire        input_valid;
    wire [31:0] input_value;

    lcd_module lcd_module(
        .clk            (clk           ),   //10Mhz
        .resetn         (resetn        ),

        //è°ƒç”¨è§¦æ‘¸å±çš„æ¥å£
        .display_valid  (display_valid ),
        .display_name   (display_name  ),
        .display_value  (display_value ),
        .display_number (display_number),
        .input_valid    (input_valid   ),
        .input_value    (input_value   ),

        //lcdè§¦æ‘¸å±ç›¸å…³æ¥å£ï¼Œä¸éœ€è¦æ›´æ”
        .lcd_rst        (lcd_rst       ),
        .lcd_cs         (lcd_cs        ),
        .lcd_rs         (lcd_rs        ),
        .lcd_wr         (lcd_wr        ),
        .lcd_rd         (lcd_rd        ),
        .lcd_data_io    (lcd_data_io   ),
        .lcd_bl_ctr     (lcd_bl_ctr    ),
        .ct_int         (ct_int        ),
        .ct_sda         (ct_sda        ),
        .ct_scl         (ct_scl        ),
        .ct_rstn        (ct_rstn       )
    ); 
//-----{å®ä¾‹åŒ–è§¦æ‘¸å±}end

//-----{ä»è§¦æ‘¸å±è·å–è¾“å…¥}begin
//æ ¹æ®å®é™…éœ€è¦è¾“å…¥çš„æ•°ä¿®æ”¹æ­¤å°èŠ‚ï¼
//å»ºè®®å¯¹æ¯ä¸€ä¸ªæ•°çš„è¾“å…¥ï¼Œç¼–å†™å•ç‹¬ä¸€ä¸ªalwayså
    always @(posedge clk)
    begin
        if (!resetn)
        begin
            mem_addr <= 32'd0;
        end
        else if (input_valid)
        begin
            mem_addr <= input_value;
        end
    end
    assign rf_addr = display_number-6'd13;
//-----{ä»è§¦æ‘¸å±è·å–è¾“å…¥}end

//-----{è¾“å‡ºåˆ°è§¦æ‘¸å±æ˜¾ç¤º}begin
//æ ¹æ®éœ€è¦æ˜¾ç¤ºçš„æ•°ä¿®æ”¹æ­¤å°èŠ‚ï¼
//è§¦æ‘¸å±ä¸Šå…±æœ‰44å—æ˜¾ç¤ºåŒºåŸŸï¼Œå¯æ˜¾ç¤4ç»2ä½æ•°æ
//44å—æ˜¾ç¤ºåŒºåŸŸä»1å¼€å§‹ç¼–å·ï¼Œç¼–å·ä¸~44ï¼
    always @(posedge clk)
    begin
        if (display_number >6'd12 && display_number <6'd45 )
        begin  //å—å·5~36æ˜¾ç¤º32ä¸ªé€šç”¨å¯„å­˜å™¨çš„å€
            display_valid <= 1'b1;
            display_name[39:16] <= "REG";
            display_name[15: 8] <= {4'b0011,3'b000,rf_addr[4]};
            display_name[7 : 0] <= {4'b0011,rf_addr[3:0]}; 
            display_value       <= rf_data;
          end
        else
        begin
            case(display_number)
                6'd1 : //æ˜¾ç¤ºIFæ¨¡å—çš„PC
                begin
                    display_valid <= 1'b1;
                    display_name  <= "IF_PC";
                    display_value <= IF_pc;
                end
                6'd2 : //æ˜¾ç¤ºIFæ¨¡å—çš„æŒ‡ä»
                begin
                    display_valid <= 1'b1;
                    display_name  <= "IF_IN";
                    display_value <= IF_inst;
                end
                6'd3 : //æ˜¾ç¤ºIDæ¨¡å—çš„PC
                begin
                    display_valid <= 1'b1;
                    display_name  <= "ID_PC";
                    display_value <= ID_pc;
                end
                6'd4 : //æ˜¾ç¤ºEXEæ¨¡å—çš„PC
                begin
                    display_valid <= 1'b1;
                    display_name  <= "EXEPC";
                    display_value <= EXE_pc;
                end
                6'd5 : //æ˜¾ç¤ºMEMæ¨¡å—çš„PC
                begin
                    display_valid <= 1'b1;
                    display_name  <= "MEMPC";
                    display_value <= MEM_pc;
                end
                6'd6 : //æ˜¾ç¤ºWBæ¨¡å—çš„PC
                begin
                    display_valid <= 1'b1;
                    display_name  <= "WB_PC";
                    display_value <= WB_pc;
                end
                6'd7 : //æ˜¾ç¤ºè¦è§‚å¯Ÿçš„å†…å­˜åœ°å€
                begin
                    display_valid <= 1'b1;
                    display_name  <= "MADDR";
                    display_value <= mem_addr;
                end
                6'd8 : //æ˜¾ç¤ºè¯¥å†…å­˜åœ°å€å¯¹åº”çš„æ•°æ
                begin
                    display_valid <= 1'b1;
                    display_name  <= "MDATA";
                    display_value <= mem_data;
                end
                6'd9 : //æ˜¾ç¤ºCPUå½“å‰çŠ¶æ€
                begin
                    display_valid <= 1'b1;
                    display_name  <= "VALID";
                    display_value <= cpu_5_valid;
                end
                6'd11: //æ˜¾ç¤ºHIå¯„å­˜å™¨çš„å€
                begin
                    display_valid <= 1'b1;
                    display_name  <= "   HI";
                    display_value <= HI_data;
                end
                6'd12: //æ˜¾ç¤ºLOå¯„å­˜å™¨çš„å€
                begin
                    display_valid <= 1'b1;
                    display_name  <= "   LO";
                    display_value <= LO_data;
                end
                default :
                begin
                    display_valid <= 1'b0;
                    display_name  <= 40'd0;
                    display_value <= 32'd0;
                end
            endcase
        end
    end
//-----{è¾“å‡ºåˆ°è§¦æ‘¸å±æ˜¾ç¤º}end
//----------------------{è°ƒç”¨è§¦æ‘¸å±æ¨¡å—}end---------------------//
endmodule
