0.6
2019.1
May 24 2019
15:06:07
F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/17_mux_2x1_using_Buf/17_mux_2x1_using_Buf.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/17_mux_2x1_using_Buf/17_mux_2x1_using_Buf.srcs/sim_1/new/mux_2x1_tb.v,1660049445,verilog,,,,mux_2x1_tb,,,,,,,,
F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/17_mux_2x1_using_Buf/17_mux_2x1_using_Buf.srcs/sources_1/new/mux_2x1.v,1660049235,verilog,,F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/17_mux_2x1_using_Buf/17_mux_2x1_using_Buf.srcs/sim_1/new/mux_2x1_tb.v,,mux_2x1,,,,,,,,
