// Seed: 467831805
module module_0 (
    input real id_0,
    input id_1,
    input logic id_2,
    output id_3
);
  logic id_4;
  logic id_5;
  logic id_6;
  assign id_4 = 1 == id_5;
  logic id_7;
  logic id_8, id_9;
  logic id_10 = id_7;
  wire  id_11;
  logic id_12;
  logic id_13;
  assign id_11[1] = 1;
  logic id_14 = id_7;
  assign id_10 = ~id_1;
  logic id_15;
endmodule
