// Seed: 3576282300
module module_0 (
    input wor id_0,
    output supply1 id_1,
    input supply0 id_2,
    input wor id_3
);
  assign id_1 = 1'h0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    output wand id_2,
    input wor id_3,
    output wire id_4,
    output supply1 id_5,
    input wire id_6,
    input supply1 id_7,
    input tri1 id_8
    , id_11,
    output supply0 id_9
);
  wire id_12;
  ;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_8,
      id_8
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = id_2;
endmodule
module module_3 #(
    parameter id_11 = 32'd18,
    parameter id_6  = 32'd91,
    parameter id_7  = 32'd77
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    _id_11
);
  input wire _id_11;
  inout wire id_10;
  inout wire id_9;
  inout logic [7:0] id_8;
  module_2 modCall_1 (
      id_9,
      id_4,
      id_4,
      id_1,
      id_4,
      id_4,
      id_5,
      id_5,
      id_3,
      id_10,
      id_4
  );
  inout wire _id_7;
  inout wire _id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic [id_6  &  id_7 : 1] id_12;
  wire id_13 = id_13;
  logic [7:0] id_14;
  ;
  assign id_14[-1] = id_11 - id_8[-1'h0 : id_11];
endmodule
