// Seed: 843727685
module module_0 (
    input uwire id_0,
    output tri id_1,
    output tri1 id_2,
    input tri0 id_3,
    input wire id_4,
    input wor id_5,
    input tri0 id_6,
    output tri0 id_7,
    input tri id_8,
    output wor id_9,
    input supply1 id_10,
    input tri0 id_11,
    output tri0 id_12,
    input tri0 id_13,
    input wand id_14,
    output tri0 id_15#1,
    input tri1 id_16,
    input tri0 id_17,
    input wire id_18,
    input wor id_19,
    input wire id_20,
    input tri1 id_21,
    input supply0 id_22,
    output wand id_23,
    input wand id_24,
    input supply1 id_25
    , id_30 = 1,
    input tri0 id_26,
    input uwire id_27,
    input wand id_28
);
  always id_7 = 1'd0 - id_20;
  wire id_31;
endmodule
module module_1 (
    input  wire id_0,
    input  wire id_1,
    output wire id_2
    , id_4
);
  wire id_5;
  module_0(
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_0,
      id_0,
      id_2,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_2,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0
  );
endmodule
