\doxysubsubsubsection{RCC\+\_\+\+AHB\+\_\+\+Clock\+\_\+\+Source}
\label{group___r_c_c___a_h_b___clock___source}\index{RCC\_AHB\_Clock\_Source@{RCC\_AHB\_Clock\_Source}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLK\+\_\+\+Div1}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLK\+\_\+\+Div2}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLK\+\_\+\+Div4}~((uint32\+\_\+t)0x00000090)
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLK\+\_\+\+Div8}~((uint32\+\_\+t)0x000000\+A0)
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLK\+\_\+\+Div16}~((uint32\+\_\+t)0x000000\+B0)
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLK\+\_\+\+Div64}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLK\+\_\+\+Div128}~((uint32\+\_\+t)0x000000\+D0)
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLK\+\_\+\+Div256}~((uint32\+\_\+t)0x000000\+E0)
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLK\+\_\+\+Div512}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+HCLK}(HCLK)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\label{group___r_c_c___a_h_b___clock___source_ga6e9f1c193a2f41bcb3c2f7fa8459b5b3} 
\index{RCC\_AHB\_Clock\_Source@{RCC\_AHB\_Clock\_Source}!IS\_RCC\_HCLK@{IS\_RCC\_HCLK}}
\index{IS\_RCC\_HCLK@{IS\_RCC\_HCLK}!RCC\_AHB\_Clock\_Source@{RCC\_AHB\_Clock\_Source}}
\doxysubsubsubsubsubsection{IS\_RCC\_HCLK}
{\footnotesize\ttfamily \#define IS\+\_\+\+RCC\+\_\+\+HCLK(\begin{DoxyParamCaption}\item[{}]{HCLK }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((HCLK)\ ==\ RCC\_SYSCLK\_Div1)\ ||\ ((HCLK)\ ==\ RCC\_SYSCLK\_Div2)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HCLK)\ ==\ RCC\_SYSCLK\_Div4)\ ||\ ((HCLK)\ ==\ RCC\_SYSCLK\_Div8)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HCLK)\ ==\ RCC\_SYSCLK\_Div16)\ ||\ ((HCLK)\ ==\ RCC\_SYSCLK\_Div64)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HCLK)\ ==\ RCC\_SYSCLK\_Div128)\ ||\ ((HCLK)\ ==\ RCC\_SYSCLK\_Div256)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HCLK)\ ==\ RCC\_SYSCLK\_Div512))}

\end{DoxyCode}
\label{group___r_c_c___a_h_b___clock___source_gadc3ac37d90c2082d640e5948fac0878f} 
\index{RCC\_AHB\_Clock\_Source@{RCC\_AHB\_Clock\_Source}!RCC\_SYSCLK\_Div1@{RCC\_SYSCLK\_Div1}}
\index{RCC\_SYSCLK\_Div1@{RCC\_SYSCLK\_Div1}!RCC\_AHB\_Clock\_Source@{RCC\_AHB\_Clock\_Source}}
\doxysubsubsubsubsubsection{RCC\_SYSCLK\_Div1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+Div1~((uint32\+\_\+t)0x00000000)}

\label{group___r_c_c___a_h_b___clock___source_ga1a28926fcb86112058a365e01fe9a46b} 
\index{RCC\_AHB\_Clock\_Source@{RCC\_AHB\_Clock\_Source}!RCC\_SYSCLK\_Div128@{RCC\_SYSCLK\_Div128}}
\index{RCC\_SYSCLK\_Div128@{RCC\_SYSCLK\_Div128}!RCC\_AHB\_Clock\_Source@{RCC\_AHB\_Clock\_Source}}
\doxysubsubsubsubsubsection{RCC\_SYSCLK\_Div128}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+Div128~((uint32\+\_\+t)0x000000\+D0)}

\label{group___r_c_c___a_h_b___clock___source_gaefd8df4be9c9dbd9cebfb2384933500a} 
\index{RCC\_AHB\_Clock\_Source@{RCC\_AHB\_Clock\_Source}!RCC\_SYSCLK\_Div16@{RCC\_SYSCLK\_Div16}}
\index{RCC\_SYSCLK\_Div16@{RCC\_SYSCLK\_Div16}!RCC\_AHB\_Clock\_Source@{RCC\_AHB\_Clock\_Source}}
\doxysubsubsubsubsubsection{RCC\_SYSCLK\_Div16}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+Div16~((uint32\+\_\+t)0x000000\+B0)}

\label{group___r_c_c___a_h_b___clock___source_gacadd82156776154a07d128b454fc69fd} 
\index{RCC\_AHB\_Clock\_Source@{RCC\_AHB\_Clock\_Source}!RCC\_SYSCLK\_Div2@{RCC\_SYSCLK\_Div2}}
\index{RCC\_SYSCLK\_Div2@{RCC\_SYSCLK\_Div2}!RCC\_AHB\_Clock\_Source@{RCC\_AHB\_Clock\_Source}}
\doxysubsubsubsubsubsection{RCC\_SYSCLK\_Div2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+Div2~((uint32\+\_\+t)0x00000080)}

\label{group___r_c_c___a_h_b___clock___source_gaa28bb876893b3267a813fc98a462d5ee} 
\index{RCC\_AHB\_Clock\_Source@{RCC\_AHB\_Clock\_Source}!RCC\_SYSCLK\_Div256@{RCC\_SYSCLK\_Div256}}
\index{RCC\_SYSCLK\_Div256@{RCC\_SYSCLK\_Div256}!RCC\_AHB\_Clock\_Source@{RCC\_AHB\_Clock\_Source}}
\doxysubsubsubsubsubsection{RCC\_SYSCLK\_Div256}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+Div256~((uint32\+\_\+t)0x000000\+E0)}

\label{group___r_c_c___a_h_b___clock___source_ga458f8ae63164e878930dbebd7643f087} 
\index{RCC\_AHB\_Clock\_Source@{RCC\_AHB\_Clock\_Source}!RCC\_SYSCLK\_Div4@{RCC\_SYSCLK\_Div4}}
\index{RCC\_SYSCLK\_Div4@{RCC\_SYSCLK\_Div4}!RCC\_AHB\_Clock\_Source@{RCC\_AHB\_Clock\_Source}}
\doxysubsubsubsubsubsection{RCC\_SYSCLK\_Div4}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+Div4~((uint32\+\_\+t)0x00000090)}

\label{group___r_c_c___a_h_b___clock___source_gab5b4588c455d6327bc96f131ed6698ab} 
\index{RCC\_AHB\_Clock\_Source@{RCC\_AHB\_Clock\_Source}!RCC\_SYSCLK\_Div512@{RCC\_SYSCLK\_Div512}}
\index{RCC\_SYSCLK\_Div512@{RCC\_SYSCLK\_Div512}!RCC\_AHB\_Clock\_Source@{RCC\_AHB\_Clock\_Source}}
\doxysubsubsubsubsubsection{RCC\_SYSCLK\_Div512}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+Div512~((uint32\+\_\+t)0x000000\+F0)}

\label{group___r_c_c___a_h_b___clock___source_gab6a2c2d4e945c607259988a9b6df26e5} 
\index{RCC\_AHB\_Clock\_Source@{RCC\_AHB\_Clock\_Source}!RCC\_SYSCLK\_Div64@{RCC\_SYSCLK\_Div64}}
\index{RCC\_SYSCLK\_Div64@{RCC\_SYSCLK\_Div64}!RCC\_AHB\_Clock\_Source@{RCC\_AHB\_Clock\_Source}}
\doxysubsubsubsubsubsection{RCC\_SYSCLK\_Div64}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+Div64~((uint32\+\_\+t)0x000000\+C0)}

\label{group___r_c_c___a_h_b___clock___source_gade72fe3aca89f3e8c4fe8692ea217912} 
\index{RCC\_AHB\_Clock\_Source@{RCC\_AHB\_Clock\_Source}!RCC\_SYSCLK\_Div8@{RCC\_SYSCLK\_Div8}}
\index{RCC\_SYSCLK\_Div8@{RCC\_SYSCLK\_Div8}!RCC\_AHB\_Clock\_Source@{RCC\_AHB\_Clock\_Source}}
\doxysubsubsubsubsubsection{RCC\_SYSCLK\_Div8}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+Div8~((uint32\+\_\+t)0x000000\+A0)}

