// Seed: 3139800820
module module_0 (
    output wire  id_0,
    input  uwire id_1,
    output wor   id_2,
    input  tri   id_3,
    input  wand  id_4,
    input  wire  id_5,
    output tri1  id_6,
    output tri0  id_7,
    output tri   id_8,
    input  wor   id_9,
    input  tri   id_10,
    output uwire id_11,
    input  tri0  id_12,
    input  wor   id_13
);
  wire id_15, id_16, id_17, id_18;
  wire id_19, id_20;
endmodule
module module_1 (
    input  wire id_0,
    input  wire id_1,
    input  wor  id_2,
    output wire id_3
);
  assign id_3 = id_2;
  xor (id_3, id_2, id_1, id_0);
  module_0(
      id_3, id_2, id_3, id_2, id_2, id_1, id_3, id_3, id_3, id_0, id_1, id_3, id_1, id_2
  );
endmodule
