/// Auto-generated bit field definitions for I2S
/// Device: ATSAMD21G18A
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "bitfield_utils.hpp"

namespace alloy::hal::atmel::samd21::atsamd21g18a::i2s {

using namespace alloy::hal::bitfields;

// ============================================================================
// I2S Bit Field Definitions
// ============================================================================

/// CTRLA - Control A
namespace ctrla {
    /// Software Reset
    /// Position: 0, Width: 1
    using SWRST = BitField<0, 1>;
    constexpr uint32_t SWRST_Pos = 0;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

    /// Enable
    /// Position: 1, Width: 1
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// Clock Unit 0 Enable
    /// Position: 2, Width: 1
    using CKEN0 = BitField<2, 1>;
    constexpr uint32_t CKEN0_Pos = 2;
    constexpr uint32_t CKEN0_Msk = CKEN0::mask;

    /// Clock Unit 1 Enable
    /// Position: 3, Width: 1
    using CKEN1 = BitField<3, 1>;
    constexpr uint32_t CKEN1_Pos = 3;
    constexpr uint32_t CKEN1_Msk = CKEN1::mask;

    /// Serializer 0 Enable
    /// Position: 4, Width: 1
    using SEREN0 = BitField<4, 1>;
    constexpr uint32_t SEREN0_Pos = 4;
    constexpr uint32_t SEREN0_Msk = SEREN0::mask;

    /// Serializer 1 Enable
    /// Position: 5, Width: 1
    using SEREN1 = BitField<5, 1>;
    constexpr uint32_t SEREN1_Pos = 5;
    constexpr uint32_t SEREN1_Msk = SEREN1::mask;

}  // namespace ctrla

/// CLKCTRL%s - Clock Unit n Control
namespace clkctrl%s {
    /// Slot Size
    /// Position: 0, Width: 2
    using SLOTSIZE = BitField<0, 2>;
    constexpr uint32_t SLOTSIZE_Pos = 0;
    constexpr uint32_t SLOTSIZE_Msk = SLOTSIZE::mask;
    /// Enumerated values for SLOTSIZE
    namespace slotsize {
        constexpr uint32_t 8 = 0;
        constexpr uint32_t 16 = 1;
        constexpr uint32_t 24 = 2;
        constexpr uint32_t 32 = 3;
    }

    /// Number of Slots in Frame
    /// Position: 2, Width: 3
    using NBSLOTS = BitField<2, 3>;
    constexpr uint32_t NBSLOTS_Pos = 2;
    constexpr uint32_t NBSLOTS_Msk = NBSLOTS::mask;

    /// Frame Sync Width
    /// Position: 5, Width: 2
    using FSWIDTH = BitField<5, 2>;
    constexpr uint32_t FSWIDTH_Pos = 5;
    constexpr uint32_t FSWIDTH_Msk = FSWIDTH::mask;
    /// Enumerated values for FSWIDTH
    namespace fswidth {
        constexpr uint32_t SLOT = 0;
        constexpr uint32_t HALF = 1;
        constexpr uint32_t BIT = 2;
        constexpr uint32_t BURST = 3;
    }

    /// Data Delay from Frame Sync
    /// Position: 7, Width: 1
    using BITDELAY = BitField<7, 1>;
    constexpr uint32_t BITDELAY_Pos = 7;
    constexpr uint32_t BITDELAY_Msk = BITDELAY::mask;
    /// Enumerated values for BITDELAY
    namespace bitdelay {
        constexpr uint32_t LJ = 0;
        constexpr uint32_t I2S = 1;
    }

    /// Frame Sync Select
    /// Position: 8, Width: 1
    using FSSEL = BitField<8, 1>;
    constexpr uint32_t FSSEL_Pos = 8;
    constexpr uint32_t FSSEL_Msk = FSSEL::mask;
    /// Enumerated values for FSSEL
    namespace fssel {
        constexpr uint32_t SCKDIV = 0;
        constexpr uint32_t FSPIN = 1;
    }

    /// Frame Sync Invert
    /// Position: 11, Width: 1
    using FSINV = BitField<11, 1>;
    constexpr uint32_t FSINV_Pos = 11;
    constexpr uint32_t FSINV_Msk = FSINV::mask;

    /// Serial Clock Select
    /// Position: 12, Width: 1
    using SCKSEL = BitField<12, 1>;
    constexpr uint32_t SCKSEL_Pos = 12;
    constexpr uint32_t SCKSEL_Msk = SCKSEL::mask;
    /// Enumerated values for SCKSEL
    namespace scksel {
        constexpr uint32_t MCKDIV = 0;
        constexpr uint32_t SCKPIN = 1;
    }

    /// Master Clock Select
    /// Position: 16, Width: 1
    using MCKSEL = BitField<16, 1>;
    constexpr uint32_t MCKSEL_Pos = 16;
    constexpr uint32_t MCKSEL_Msk = MCKSEL::mask;
    /// Enumerated values for MCKSEL
    namespace mcksel {
        constexpr uint32_t GCLK = 0;
        constexpr uint32_t MCKPIN = 1;
    }

    /// Master Clock Enable
    /// Position: 18, Width: 1
    using MCKEN = BitField<18, 1>;
    constexpr uint32_t MCKEN_Pos = 18;
    constexpr uint32_t MCKEN_Msk = MCKEN::mask;

    /// Master Clock Division Factor
    /// Position: 19, Width: 5
    using MCKDIV = BitField<19, 5>;
    constexpr uint32_t MCKDIV_Pos = 19;
    constexpr uint32_t MCKDIV_Msk = MCKDIV::mask;

    /// Master Clock Output Division Factor
    /// Position: 24, Width: 5
    using MCKOUTDIV = BitField<24, 5>;
    constexpr uint32_t MCKOUTDIV_Pos = 24;
    constexpr uint32_t MCKOUTDIV_Msk = MCKOUTDIV::mask;

    /// Frame Sync Output Invert
    /// Position: 29, Width: 1
    using FSOUTINV = BitField<29, 1>;
    constexpr uint32_t FSOUTINV_Pos = 29;
    constexpr uint32_t FSOUTINV_Msk = FSOUTINV::mask;

    /// Serial Clock Output Invert
    /// Position: 30, Width: 1
    using SCKOUTINV = BitField<30, 1>;
    constexpr uint32_t SCKOUTINV_Pos = 30;
    constexpr uint32_t SCKOUTINV_Msk = SCKOUTINV::mask;

    /// Master Clock Output Invert
    /// Position: 31, Width: 1
    using MCKOUTINV = BitField<31, 1>;
    constexpr uint32_t MCKOUTINV_Pos = 31;
    constexpr uint32_t MCKOUTINV_Msk = MCKOUTINV::mask;

}  // namespace clkctrl%s

/// INTENCLR - Interrupt Enable Clear
namespace intenclr {
    /// Receive Ready 0 Interrupt Enable
    /// Position: 0, Width: 1
    using RXRDY0 = BitField<0, 1>;
    constexpr uint32_t RXRDY0_Pos = 0;
    constexpr uint32_t RXRDY0_Msk = RXRDY0::mask;

    /// Receive Ready 1 Interrupt Enable
    /// Position: 1, Width: 1
    using RXRDY1 = BitField<1, 1>;
    constexpr uint32_t RXRDY1_Pos = 1;
    constexpr uint32_t RXRDY1_Msk = RXRDY1::mask;

    /// Receive Overrun 0 Interrupt Enable
    /// Position: 4, Width: 1
    using RXOR0 = BitField<4, 1>;
    constexpr uint32_t RXOR0_Pos = 4;
    constexpr uint32_t RXOR0_Msk = RXOR0::mask;

    /// Receive Overrun 1 Interrupt Enable
    /// Position: 5, Width: 1
    using RXOR1 = BitField<5, 1>;
    constexpr uint32_t RXOR1_Pos = 5;
    constexpr uint32_t RXOR1_Msk = RXOR1::mask;

    /// Transmit Ready 0 Interrupt Enable
    /// Position: 8, Width: 1
    using TXRDY0 = BitField<8, 1>;
    constexpr uint32_t TXRDY0_Pos = 8;
    constexpr uint32_t TXRDY0_Msk = TXRDY0::mask;

    /// Transmit Ready 1 Interrupt Enable
    /// Position: 9, Width: 1
    using TXRDY1 = BitField<9, 1>;
    constexpr uint32_t TXRDY1_Pos = 9;
    constexpr uint32_t TXRDY1_Msk = TXRDY1::mask;

    /// Transmit Underrun 0 Interrupt Enable
    /// Position: 12, Width: 1
    using TXUR0 = BitField<12, 1>;
    constexpr uint32_t TXUR0_Pos = 12;
    constexpr uint32_t TXUR0_Msk = TXUR0::mask;

    /// Transmit Underrun 1 Interrupt Enable
    /// Position: 13, Width: 1
    using TXUR1 = BitField<13, 1>;
    constexpr uint32_t TXUR1_Pos = 13;
    constexpr uint32_t TXUR1_Msk = TXUR1::mask;

}  // namespace intenclr

/// INTENSET - Interrupt Enable Set
namespace intenset {
    /// Receive Ready 0 Interrupt Enable
    /// Position: 0, Width: 1
    using RXRDY0 = BitField<0, 1>;
    constexpr uint32_t RXRDY0_Pos = 0;
    constexpr uint32_t RXRDY0_Msk = RXRDY0::mask;

    /// Receive Ready 1 Interrupt Enable
    /// Position: 1, Width: 1
    using RXRDY1 = BitField<1, 1>;
    constexpr uint32_t RXRDY1_Pos = 1;
    constexpr uint32_t RXRDY1_Msk = RXRDY1::mask;

    /// Receive Overrun 0 Interrupt Enable
    /// Position: 4, Width: 1
    using RXOR0 = BitField<4, 1>;
    constexpr uint32_t RXOR0_Pos = 4;
    constexpr uint32_t RXOR0_Msk = RXOR0::mask;

    /// Receive Overrun 1 Interrupt Enable
    /// Position: 5, Width: 1
    using RXOR1 = BitField<5, 1>;
    constexpr uint32_t RXOR1_Pos = 5;
    constexpr uint32_t RXOR1_Msk = RXOR1::mask;

    /// Transmit Ready 0 Interrupt Enable
    /// Position: 8, Width: 1
    using TXRDY0 = BitField<8, 1>;
    constexpr uint32_t TXRDY0_Pos = 8;
    constexpr uint32_t TXRDY0_Msk = TXRDY0::mask;

    /// Transmit Ready 1 Interrupt Enable
    /// Position: 9, Width: 1
    using TXRDY1 = BitField<9, 1>;
    constexpr uint32_t TXRDY1_Pos = 9;
    constexpr uint32_t TXRDY1_Msk = TXRDY1::mask;

    /// Transmit Underrun 0 Interrupt Enable
    /// Position: 12, Width: 1
    using TXUR0 = BitField<12, 1>;
    constexpr uint32_t TXUR0_Pos = 12;
    constexpr uint32_t TXUR0_Msk = TXUR0::mask;

    /// Transmit Underrun 1 Interrupt Enable
    /// Position: 13, Width: 1
    using TXUR1 = BitField<13, 1>;
    constexpr uint32_t TXUR1_Pos = 13;
    constexpr uint32_t TXUR1_Msk = TXUR1::mask;

}  // namespace intenset

/// INTFLAG - Interrupt Flag Status and Clear
namespace intflag {
    /// Receive Ready 0
    /// Position: 0, Width: 1
    using RXRDY0 = BitField<0, 1>;
    constexpr uint32_t RXRDY0_Pos = 0;
    constexpr uint32_t RXRDY0_Msk = RXRDY0::mask;

    /// Receive Ready 1
    /// Position: 1, Width: 1
    using RXRDY1 = BitField<1, 1>;
    constexpr uint32_t RXRDY1_Pos = 1;
    constexpr uint32_t RXRDY1_Msk = RXRDY1::mask;

    /// Receive Overrun 0
    /// Position: 4, Width: 1
    using RXOR0 = BitField<4, 1>;
    constexpr uint32_t RXOR0_Pos = 4;
    constexpr uint32_t RXOR0_Msk = RXOR0::mask;

    /// Receive Overrun 1
    /// Position: 5, Width: 1
    using RXOR1 = BitField<5, 1>;
    constexpr uint32_t RXOR1_Pos = 5;
    constexpr uint32_t RXOR1_Msk = RXOR1::mask;

    /// Transmit Ready 0
    /// Position: 8, Width: 1
    using TXRDY0 = BitField<8, 1>;
    constexpr uint32_t TXRDY0_Pos = 8;
    constexpr uint32_t TXRDY0_Msk = TXRDY0::mask;

    /// Transmit Ready 1
    /// Position: 9, Width: 1
    using TXRDY1 = BitField<9, 1>;
    constexpr uint32_t TXRDY1_Pos = 9;
    constexpr uint32_t TXRDY1_Msk = TXRDY1::mask;

    /// Transmit Underrun 0
    /// Position: 12, Width: 1
    using TXUR0 = BitField<12, 1>;
    constexpr uint32_t TXUR0_Pos = 12;
    constexpr uint32_t TXUR0_Msk = TXUR0::mask;

    /// Transmit Underrun 1
    /// Position: 13, Width: 1
    using TXUR1 = BitField<13, 1>;
    constexpr uint32_t TXUR1_Pos = 13;
    constexpr uint32_t TXUR1_Msk = TXUR1::mask;

}  // namespace intflag

/// SYNCBUSY - Synchronization Status
namespace syncbusy {
    /// Software Reset Synchronization Status
    /// Position: 0, Width: 1
    using SWRST = BitField<0, 1>;
    constexpr uint32_t SWRST_Pos = 0;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

    /// Enable Synchronization Status
    /// Position: 1, Width: 1
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// Clock Unit 0 Enable Synchronization Status
    /// Position: 2, Width: 1
    using CKEN0 = BitField<2, 1>;
    constexpr uint32_t CKEN0_Pos = 2;
    constexpr uint32_t CKEN0_Msk = CKEN0::mask;

    /// Clock Unit 1 Enable Synchronization Status
    /// Position: 3, Width: 1
    using CKEN1 = BitField<3, 1>;
    constexpr uint32_t CKEN1_Pos = 3;
    constexpr uint32_t CKEN1_Msk = CKEN1::mask;

    /// Serializer 0 Enable Synchronization Status
    /// Position: 4, Width: 1
    using SEREN0 = BitField<4, 1>;
    constexpr uint32_t SEREN0_Pos = 4;
    constexpr uint32_t SEREN0_Msk = SEREN0::mask;

    /// Serializer 1 Enable Synchronization Status
    /// Position: 5, Width: 1
    using SEREN1 = BitField<5, 1>;
    constexpr uint32_t SEREN1_Pos = 5;
    constexpr uint32_t SEREN1_Msk = SEREN1::mask;

    /// Data 0 Synchronization Status
    /// Position: 8, Width: 1
    using DATA0 = BitField<8, 1>;
    constexpr uint32_t DATA0_Pos = 8;
    constexpr uint32_t DATA0_Msk = DATA0::mask;

    /// Data 1 Synchronization Status
    /// Position: 9, Width: 1
    using DATA1 = BitField<9, 1>;
    constexpr uint32_t DATA1_Pos = 9;
    constexpr uint32_t DATA1_Msk = DATA1::mask;

}  // namespace syncbusy

/// SERCTRL%s - Serializer n Control
namespace serctrl%s {
    /// Serializer Mode
    /// Position: 0, Width: 2
    using SERMODE = BitField<0, 2>;
    constexpr uint32_t SERMODE_Pos = 0;
    constexpr uint32_t SERMODE_Msk = SERMODE::mask;
    /// Enumerated values for SERMODE
    namespace sermode {
        constexpr uint32_t RX = 0;
        constexpr uint32_t TX = 1;
        constexpr uint32_t PDM2 = 2;
    }

    /// Line Default Line when Slot Disabled
    /// Position: 2, Width: 2
    using TXDEFAULT = BitField<2, 2>;
    constexpr uint32_t TXDEFAULT_Pos = 2;
    constexpr uint32_t TXDEFAULT_Msk = TXDEFAULT::mask;
    /// Enumerated values for TXDEFAULT
    namespace txdefault {
        constexpr uint32_t ZERO = 0;
        constexpr uint32_t ONE = 1;
        constexpr uint32_t HIZ = 3;
    }

    /// Transmit Data when Underrun
    /// Position: 4, Width: 1
    using TXSAME = BitField<4, 1>;
    constexpr uint32_t TXSAME_Pos = 4;
    constexpr uint32_t TXSAME_Msk = TXSAME::mask;
    /// Enumerated values for TXSAME
    namespace txsame {
        constexpr uint32_t ZERO = 0;
        constexpr uint32_t SAME = 1;
    }

    /// Clock Unit Selection
    /// Position: 5, Width: 1
    using CLKSEL = BitField<5, 1>;
    constexpr uint32_t CLKSEL_Pos = 5;
    constexpr uint32_t CLKSEL_Msk = CLKSEL::mask;
    /// Enumerated values for CLKSEL
    namespace clksel {
        constexpr uint32_t CLK0 = 0;
        constexpr uint32_t CLK1 = 1;
    }

    /// Data Slot Formatting Adjust
    /// Position: 7, Width: 1
    using SLOTADJ = BitField<7, 1>;
    constexpr uint32_t SLOTADJ_Pos = 7;
    constexpr uint32_t SLOTADJ_Msk = SLOTADJ::mask;
    /// Enumerated values for SLOTADJ
    namespace slotadj {
        constexpr uint32_t RIGHT = 0;
        constexpr uint32_t LEFT = 1;
    }

    /// Data Word Size
    /// Position: 8, Width: 3
    using DATASIZE = BitField<8, 3>;
    constexpr uint32_t DATASIZE_Pos = 8;
    constexpr uint32_t DATASIZE_Msk = DATASIZE::mask;
    /// Enumerated values for DATASIZE
    namespace datasize {
        constexpr uint32_t 32 = 0;
        constexpr uint32_t 24 = 1;
        constexpr uint32_t 20 = 2;
        constexpr uint32_t 18 = 3;
        constexpr uint32_t 16 = 4;
        constexpr uint32_t 16C = 5;
        constexpr uint32_t 8 = 6;
        constexpr uint32_t 8C = 7;
    }

    /// Data Word Formatting Adjust
    /// Position: 12, Width: 1
    using WORDADJ = BitField<12, 1>;
    constexpr uint32_t WORDADJ_Pos = 12;
    constexpr uint32_t WORDADJ_Msk = WORDADJ::mask;
    /// Enumerated values for WORDADJ
    namespace wordadj {
        constexpr uint32_t RIGHT = 0;
        constexpr uint32_t LEFT = 1;
    }

    /// Data Formatting Bit Extension
    /// Position: 13, Width: 2
    using EXTEND = BitField<13, 2>;
    constexpr uint32_t EXTEND_Pos = 13;
    constexpr uint32_t EXTEND_Msk = EXTEND::mask;
    /// Enumerated values for EXTEND
    namespace extend {
        constexpr uint32_t ZERO = 0;
        constexpr uint32_t ONE = 1;
        constexpr uint32_t MSBIT = 2;
        constexpr uint32_t LSBIT = 3;
    }

    /// Data Formatting Bit Reverse
    /// Position: 15, Width: 1
    using BITREV = BitField<15, 1>;
    constexpr uint32_t BITREV_Pos = 15;
    constexpr uint32_t BITREV_Msk = BITREV::mask;
    /// Enumerated values for BITREV
    namespace bitrev {
        constexpr uint32_t MSBIT = 0;
        constexpr uint32_t LSBIT = 1;
    }

    /// Slot 0 Disabled for this Serializer
    /// Position: 16, Width: 1
    using SLOTDIS0 = BitField<16, 1>;
    constexpr uint32_t SLOTDIS0_Pos = 16;
    constexpr uint32_t SLOTDIS0_Msk = SLOTDIS0::mask;

    /// Slot 1 Disabled for this Serializer
    /// Position: 17, Width: 1
    using SLOTDIS1 = BitField<17, 1>;
    constexpr uint32_t SLOTDIS1_Pos = 17;
    constexpr uint32_t SLOTDIS1_Msk = SLOTDIS1::mask;

    /// Slot 2 Disabled for this Serializer
    /// Position: 18, Width: 1
    using SLOTDIS2 = BitField<18, 1>;
    constexpr uint32_t SLOTDIS2_Pos = 18;
    constexpr uint32_t SLOTDIS2_Msk = SLOTDIS2::mask;

    /// Slot 3 Disabled for this Serializer
    /// Position: 19, Width: 1
    using SLOTDIS3 = BitField<19, 1>;
    constexpr uint32_t SLOTDIS3_Pos = 19;
    constexpr uint32_t SLOTDIS3_Msk = SLOTDIS3::mask;

    /// Slot 4 Disabled for this Serializer
    /// Position: 20, Width: 1
    using SLOTDIS4 = BitField<20, 1>;
    constexpr uint32_t SLOTDIS4_Pos = 20;
    constexpr uint32_t SLOTDIS4_Msk = SLOTDIS4::mask;

    /// Slot 5 Disabled for this Serializer
    /// Position: 21, Width: 1
    using SLOTDIS5 = BitField<21, 1>;
    constexpr uint32_t SLOTDIS5_Pos = 21;
    constexpr uint32_t SLOTDIS5_Msk = SLOTDIS5::mask;

    /// Slot 6 Disabled for this Serializer
    /// Position: 22, Width: 1
    using SLOTDIS6 = BitField<22, 1>;
    constexpr uint32_t SLOTDIS6_Pos = 22;
    constexpr uint32_t SLOTDIS6_Msk = SLOTDIS6::mask;

    /// Slot 7 Disabled for this Serializer
    /// Position: 23, Width: 1
    using SLOTDIS7 = BitField<23, 1>;
    constexpr uint32_t SLOTDIS7_Pos = 23;
    constexpr uint32_t SLOTDIS7_Msk = SLOTDIS7::mask;

    /// Mono Mode
    /// Position: 24, Width: 1
    using MONO = BitField<24, 1>;
    constexpr uint32_t MONO_Pos = 24;
    constexpr uint32_t MONO_Msk = MONO::mask;
    /// Enumerated values for MONO
    namespace mono {
        constexpr uint32_t STEREO = 0;
        constexpr uint32_t MONO = 1;
    }

    /// Single or Multiple DMA Channels
    /// Position: 25, Width: 1
    using DMA = BitField<25, 1>;
    constexpr uint32_t DMA_Pos = 25;
    constexpr uint32_t DMA_Msk = DMA::mask;
    /// Enumerated values for DMA
    namespace dma {
        constexpr uint32_t SINGLE = 0;
        constexpr uint32_t MULTIPLE = 1;
    }

    /// Loop-back Test Mode
    /// Position: 26, Width: 1
    using RXLOOP = BitField<26, 1>;
    constexpr uint32_t RXLOOP_Pos = 26;
    constexpr uint32_t RXLOOP_Msk = RXLOOP::mask;

}  // namespace serctrl%s

/// DATA%s - Data n
namespace data%s {
    /// Sample Data
    /// Position: 0, Width: 32
    using DATA = BitField<0, 32>;
    constexpr uint32_t DATA_Pos = 0;
    constexpr uint32_t DATA_Msk = DATA::mask;

}  // namespace data%s

}  // namespace alloy::hal::atmel::samd21::atsamd21g18a::i2s
