vendor_name = ModelSim
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/orGate_tb.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/orGate.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/encoder32bits.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/andGate_tb.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/andGate.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/reg_32.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/ram.qip
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/ram.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/decoder16bits.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/selectEncode_tb.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1_tb.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/reg_IR.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/reg_IR_tb.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/conFF.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/conFFSubComponent1.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/reg_Zero.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/andGate_32vs1.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/decoder4bits.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/flipFlop.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent3.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/reg_Zero_tb.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/andGate_32vs1_tb.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/regZero_tb.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/conFF_tb.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/conFFSubComponent1_tb.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/flipFlop_tb.vhd
source_file = 1, Z:/ELEC_374/CPU_Design_Project-Phase2/CPU_Design_Project-Phase2/CPU_Design_Memory_SelectEncode/db/phase2.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = conFF
instance = comp, \U1|process_0~1\, U1|process_0~1, conFF, 1
instance = comp, \U1|process_0~2\, U1|process_0~2, conFF, 1
instance = comp, \U1|process_0~3\, U1|process_0~3, conFF, 1
instance = comp, \U1|process_0~4\, U1|process_0~4, conFF, 1
instance = comp, \U1|process_0~5\, U1|process_0~5, conFF, 1
instance = comp, \U1|process_0~7\, U1|process_0~7, conFF, 1
instance = comp, \BusMuxOut[16]~input\, BusMuxOut[16]~input, conFF, 1
instance = comp, \BusMuxOut[0]~input\, BusMuxOut[0]~input, conFF, 1
instance = comp, \BusMuxOut[1]~input\, BusMuxOut[1]~input, conFF, 1
instance = comp, \BusMuxOut[2]~input\, BusMuxOut[2]~input, conFF, 1
instance = comp, \BusMuxOut[3]~input\, BusMuxOut[3]~input, conFF, 1
instance = comp, \BusMuxOut[4]~input\, BusMuxOut[4]~input, conFF, 1
instance = comp, \BusMuxOut[5]~input\, BusMuxOut[5]~input, conFF, 1
instance = comp, \BusMuxOut[6]~input\, BusMuxOut[6]~input, conFF, 1
instance = comp, \BusMuxOut[7]~input\, BusMuxOut[7]~input, conFF, 1
instance = comp, \BusMuxOut[8]~input\, BusMuxOut[8]~input, conFF, 1
instance = comp, \BusMuxOut[9]~input\, BusMuxOut[9]~input, conFF, 1
instance = comp, \BusMuxOut[10]~input\, BusMuxOut[10]~input, conFF, 1
instance = comp, \BusMuxOut[11]~input\, BusMuxOut[11]~input, conFF, 1
instance = comp, \BusMuxOut[12]~input\, BusMuxOut[12]~input, conFF, 1
instance = comp, \BusMuxOut[13]~input\, BusMuxOut[13]~input, conFF, 1
instance = comp, \BusMuxOut[14]~input\, BusMuxOut[14]~input, conFF, 1
instance = comp, \BusMuxOut[15]~input\, BusMuxOut[15]~input, conFF, 1
instance = comp, \BusMuxOut[22]~input\, BusMuxOut[22]~input, conFF, 1
instance = comp, \BusMuxOut[24]~input\, BusMuxOut[24]~input, conFF, 1
instance = comp, \BusMuxOut[25]~input\, BusMuxOut[25]~input, conFF, 1
instance = comp, \BusMuxOut[26]~input\, BusMuxOut[26]~input, conFF, 1
instance = comp, \BusMuxOut[27]~input\, BusMuxOut[27]~input, conFF, 1
instance = comp, \CONout~output\, CONout~output, conFF, 1
instance = comp, \BusMuxOut[30]~input\, BusMuxOut[30]~input, conFF, 1
instance = comp, \BusMuxOut[29]~input\, BusMuxOut[29]~input, conFF, 1
instance = comp, \BusMuxOut[21]~input\, BusMuxOut[21]~input, conFF, 1
instance = comp, \BusMuxOut[20]~input\, BusMuxOut[20]~input, conFF, 1
instance = comp, \BusMuxOut[23]~input\, BusMuxOut[23]~input, conFF, 1
instance = comp, \U1|process_0~6\, U1|process_0~6, conFF, 1
instance = comp, \U1|conFFOutput~0\, U1|conFFOutput~0, conFF, 1
instance = comp, \BusMuxOut[28]~input\, BusMuxOut[28]~input, conFF, 1
instance = comp, \BusMuxOut[17]~input\, BusMuxOut[17]~input, conFF, 1
instance = comp, \BusMuxOut[19]~input\, BusMuxOut[19]~input, conFF, 1
instance = comp, \BusMuxOut[18]~input\, BusMuxOut[18]~input, conFF, 1
instance = comp, \U1|process_0~0\, U1|process_0~0, conFF, 1
instance = comp, \U1|conFFOutput~1\, U1|conFFOutput~1, conFF, 1
instance = comp, \IRout[20]~input\, IRout[20]~input, conFF, 1
instance = comp, \BusMuxOut[31]~input\, BusMuxOut[31]~input, conFF, 1
instance = comp, \IRout[19]~input\, IRout[19]~input, conFF, 1
instance = comp, \U1|conFFOutput~2\, U1|conFFOutput~2, conFF, 1
instance = comp, \clk~input\, clk~input, conFF, 1
instance = comp, \IRout[0]~input\, IRout[0]~input, conFF, 1
instance = comp, \IRout[1]~input\, IRout[1]~input, conFF, 1
instance = comp, \IRout[2]~input\, IRout[2]~input, conFF, 1
instance = comp, \IRout[3]~input\, IRout[3]~input, conFF, 1
instance = comp, \IRout[4]~input\, IRout[4]~input, conFF, 1
instance = comp, \IRout[5]~input\, IRout[5]~input, conFF, 1
instance = comp, \IRout[6]~input\, IRout[6]~input, conFF, 1
instance = comp, \IRout[7]~input\, IRout[7]~input, conFF, 1
instance = comp, \IRout[8]~input\, IRout[8]~input, conFF, 1
instance = comp, \IRout[9]~input\, IRout[9]~input, conFF, 1
instance = comp, \IRout[10]~input\, IRout[10]~input, conFF, 1
instance = comp, \IRout[11]~input\, IRout[11]~input, conFF, 1
instance = comp, \IRout[12]~input\, IRout[12]~input, conFF, 1
instance = comp, \IRout[13]~input\, IRout[13]~input, conFF, 1
instance = comp, \IRout[14]~input\, IRout[14]~input, conFF, 1
instance = comp, \IRout[15]~input\, IRout[15]~input, conFF, 1
instance = comp, \IRout[16]~input\, IRout[16]~input, conFF, 1
instance = comp, \IRout[17]~input\, IRout[17]~input, conFF, 1
instance = comp, \IRout[18]~input\, IRout[18]~input, conFF, 1
instance = comp, \IRout[21]~input\, IRout[21]~input, conFF, 1
instance = comp, \IRout[22]~input\, IRout[22]~input, conFF, 1
instance = comp, \IRout[23]~input\, IRout[23]~input, conFF, 1
instance = comp, \IRout[24]~input\, IRout[24]~input, conFF, 1
instance = comp, \IRout[25]~input\, IRout[25]~input, conFF, 1
instance = comp, \IRout[26]~input\, IRout[26]~input, conFF, 1
instance = comp, \IRout[27]~input\, IRout[27]~input, conFF, 1
instance = comp, \IRout[28]~input\, IRout[28]~input, conFF, 1
instance = comp, \IRout[29]~input\, IRout[29]~input, conFF, 1
instance = comp, \IRout[30]~input\, IRout[30]~input, conFF, 1
instance = comp, \IRout[31]~input\, IRout[31]~input, conFF, 1
instance = comp, \CONin~input\, CONin~input, conFF, 1
