# Verilog_AXI_Stream_Gen
Python scripts to generate Verilog files for AXI stream peripherals
