git clone --depth 1 --no-tags https://github.com/dillonhuff/vparser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105736616
git clone --depth 1 --no-tags https://github.com/carpco/Proyecto2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105699832
git clone --depth 1 --no-tags https://github.com/SeshaSusmitha/CMPE240.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104927028
git clone --depth 1 --no-tags https://github.com/soumithrib/FPGA-Face-Blocker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105201046
git clone --depth 1 --no-tags https://github.com/happycrazy07/bit-carpim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105269064
git clone --depth 1 --no-tags https://github.com/LGKev/Hardware-Language.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107575887
git clone --depth 1 --no-tags https://github.com/PriyaBathija/CSC258.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105065437
git clone --depth 1 --no-tags https://github.com/dav1d-wright/EmbHardw_lab2IrqTightlyCoupledMem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106919905
git clone --depth 1 --no-tags https://github.com/SanojPunchihewa/SimpleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101549748
git clone --depth 1 --no-tags https://github.com/svdpuranik/mips-cpu-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101444238
git clone --depth 1 --no-tags https://github.com/vicg42/knowledge_base.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103820436
git clone --depth 1 --no-tags https://github.com/sabrosisimo/digital_2017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102663078
git clone --depth 1 --no-tags https://github.com/tiodospc/Sistemas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104920638
git clone --depth 1 --no-tags https://github.com/spacequal/uart_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105152503
git clone --depth 1 --no-tags https://github.com/qwe2508/DLAFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105226978
git clone --depth 1 --no-tags https://github.com/wizarri/mephi_kaf27_17.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107178406
git clone --depth 1 --no-tags https://github.com/ShijianChi/Calculator_ASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108176202
git clone --depth 1 --no-tags https://github.com/kqyao/Pipelined-CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108382235
git clone --depth 1 --no-tags https://github.com/psanch/COEN122.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108780963
git clone --depth 1 --no-tags https://github.com/Angel-Avila/MIPS_Practica2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108666236
git clone --depth 1 --no-tags https://github.com/PulseRain/M10_high_speed_config_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108691169
git clone --depth 1 --no-tags https://github.com/bem1009/ECE583.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106225838
git clone --depth 1 --no-tags https://github.com/suyufeng/Toy-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104047493
git clone --depth 1 --no-tags https://github.com/rafayoshi/Trabalho_Pratico_OCII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106319497
git clone --depth 1 --no-tags https://github.com/jiading-zhu/ece352_lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106367540
git clone --depth 1 --no-tags https://github.com/yacropolisy/oyoshuseki.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106359293
git clone --depth 1 --no-tags https://github.com/YoelRP/PROYECTO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103257964
git clone --depth 1 --no-tags https://github.com/Abdelrahmanhm23/Verilog-Tasks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107779841
git clone --depth 1 --no-tags https://github.com/CompArchFA17/Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107682876
git clone --depth 1 --no-tags https://github.com/CSE-Projects/ModifiedEnigmaMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106803835
git clone --depth 1 --no-tags https://github.com/SonsOfDlaiton/MultiClockProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106782504
git clone --depth 1 --no-tags https://github.com/RomeoEighty/RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108092097
git clone --depth 1 --no-tags https://github.com/danab101/Signal-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101016579
git clone --depth 1 --no-tags https://github.com/BryanOrabutt/ECK-88.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104504209
git clone --depth 1 --no-tags https://github.com/gloryobi/Digital-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104427728
git clone --depth 1 --no-tags https://github.com/BaylorComputerEngineering/digital-logic-lab-05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104274865
git clone --depth 1 --no-tags https://github.com/cbish9/FPGA-Reaction-Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104714946
git clone --depth 1 --no-tags https://github.com/CompArchFA17/HW2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103777197
git clone --depth 1 --no-tags https://github.com/rsabhilash/fir.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103689890
git clone --depth 1 --no-tags https://github.com/jmfveneroso/verilog_list1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104101463
git clone --depth 1 --no-tags https://github.com/invoqwer/breakout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104172140
git clone --depth 1 --no-tags https://github.com/bomfimmarilene/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105850755
git clone --depth 1 --no-tags https://github.com/srtlg/dvr-connectors-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105772342
git clone --depth 1 --no-tags https://github.com/ali-shamakhi/ProjectCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105769242
git clone --depth 1 --no-tags https://github.com/artsaldel/Altera-ImageProcessing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105797898
git clone --depth 1 --no-tags https://github.com/jingzhi/FPGA_for_machinelearning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101050955
git clone --depth 1 --no-tags https://github.com/DenisTroshchenkov/TestForPLI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102687247
git clone --depth 1 --no-tags https://github.com/mybjh9251/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101708285
git clone --depth 1 --no-tags https://github.com/ch39137/Dylon-Chan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104443416
git clone --depth 1 --no-tags https://github.com/TSEA26/Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103256030
git clone --depth 1 --no-tags https://github.com/ConchuOD/CombLock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103441703
git clone --depth 1 --no-tags https://github.com/VerasThiago/OAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103433613
git clone --depth 1 --no-tags https://github.com/kumarshikhardeep/32-Bits-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107666189
git clone --depth 1 --no-tags https://github.com/WRL-TOP666G/2016Spring_VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108607403
git clone --depth 1 --no-tags https://github.com/hrege/Space-Attack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107841764
git clone --depth 1 --no-tags https://github.com/jelsaoverlandfrost/8-bit-mojo-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107563351
git clone --depth 1 --no-tags https://github.com/ted-xie/test_vcs_basic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108363336
git clone --depth 1 --no-tags https://github.com/payrawsa/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108482860
git clone --depth 1 --no-tags https://github.com/Team15ECE3400/Team15ECE3400.github.io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102155698
git clone --depth 1 --no-tags https://github.com/qeedquan/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101171422
git clone --depth 1 --no-tags https://github.com/wageeshagunasena/Hardware_based_virus_scanning_acceleration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102405292
git clone --depth 1 --no-tags https://github.com/baetis-ma/Cyclone-II-FPGA-I2C-Data-collection-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106560849
git clone --depth 1 --no-tags https://github.com/aa18514/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103752579
git clone --depth 1 --no-tags https://github.com/yuehniu/VLSI.Intra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103722361
git clone --depth 1 --no-tags https://github.com/bestbeet/Intro_FPGA_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103677289
git clone --depth 1 --no-tags https://github.com/DonatoK/Gforce_Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103689813
git clone --depth 1 --no-tags https://github.com/ka7833/CS385-Computer-Architecure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106215567
git clone --depth 1 --no-tags https://github.com/chroco/ece485hw1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106201335
git clone --depth 1 --no-tags https://github.com/Liiiyang/1D_8Bit_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106530303
git clone --depth 1 --no-tags https://github.com/husteryjw/FPGA_DE1_VGA_learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106547991
git clone --depth 1 --no-tags https://github.com/kirtanmehta/hello_world.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106969853
git clone --depth 1 --no-tags https://github.com/jdwapman/FPGA-Traffic-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105729488
git clone --depth 1 --no-tags https://github.com/jdwapman/FPGA-Prime-Finder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105729015
git clone --depth 1 --no-tags https://github.com/BVCOEND/Minor-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104574626
git clone --depth 1 --no-tags https://github.com/Johnmc104/Verilog_JD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105607199
git clone --depth 1 --no-tags https://github.com/onealabdulrahim/Digital-Logic-ECEN248.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103012231
git clone --depth 1 --no-tags https://github.com/Olivia-Roscoe/BopIt-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105225151
git clone --depth 1 --no-tags https://github.com/DexterZ7/Verilog-Code-Files-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102184716
git clone --depth 1 --no-tags https://github.com/FelipeEngComp/jogolig4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102431549
git clone --depth 1 --no-tags https://github.com/CollinBradford/KickerControllerFirmware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102507493
git clone --depth 1 --no-tags https://github.com/shubhamvarshney/verilog-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103021783
git clone --depth 1 --no-tags https://github.com/sachitkuhar/amba_ahb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105847195
git clone --depth 1 --no-tags https://github.com/TokiSeven/schoolMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106283231
git clone --depth 1 --no-tags https://github.com/andreneto/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106180921
git clone --depth 1 --no-tags https://github.com/Nie13/RRT_VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103990689
git clone --depth 1 --no-tags https://github.com/EliasManj/mips-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103876159
git clone --depth 1 --no-tags https://github.com/boyoffreedom/FPGA_SERIAL_BUS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106539563
git clone --depth 1 --no-tags https://github.com/Sebas95/AlarmClockSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106623276
git clone --depth 1 --no-tags https://github.com/Siluriformes/8ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107525817
git clone --depth 1 --no-tags https://github.com/abhishekmaringanti/calc_assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107301537
git clone --depth 1 --no-tags https://github.com/goma201/AES_Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107283094
git clone --depth 1 --no-tags https://github.com/unfamiliar-tropic/digitalSystemDesign_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107146029
git clone --depth 1 --no-tags https://github.com/davafons/ALU-4bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107820075
git clone --depth 1 --no-tags https://github.com/TSAI-CHANCHANG/Pipeline_CPU_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107789524
git clone --depth 1 --no-tags https://github.com/HM2D/m-n-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107786250
git clone --depth 1 --no-tags https://github.com/JeremyLWright/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108077862
git clone --depth 1 --no-tags https://github.com/PJEstrada/pic-16f84-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107897959
git clone --depth 1 --no-tags https://github.com/liliwei25/EE2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101044908
git clone --depth 1 --no-tags https://github.com/KevinDahm/HDL_Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102056520
