Simulator report for g31_lab3-1
Thu Mar 20 18:58:47 2014
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 500.0 us     ;
; Simulation Netlist Size     ; 261 nodes    ;
; Simulation Coverage         ;      78.64 % ;
; Total Number of Transitions ; 649701       ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C20F484C7 ;
+-----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                 ;
+--------------------------------------------------------------------------------------------+-----------------------+---------------+
; Option                                                                                     ; Setting               ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------------+---------------+
; Simulation mode                                                                            ; Timing                ; Timing        ;
; Start time                                                                                 ; 0 ns                  ; 0 ns          ;
; Simulation results format                                                                  ; CVWF                  ;               ;
; Vector input source                                                                        ; g31_test_bed_wave.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                    ; On            ;
; Check outputs                                                                              ; Off                   ; Off           ;
; Report simulation coverage                                                                 ; On                    ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                    ; On            ;
; Display missing 1-value coverage report                                                    ; On                    ; On            ;
; Display missing 0-value coverage report                                                    ; On                    ; On            ;
; Detect setup and hold time violations                                                      ; Off                   ; Off           ;
; Detect glitches                                                                            ; Off                   ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                   ; Off           ;
; Generate Signal Activity File                                                              ; Off                   ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                   ; Off           ;
; Group bus channels in simulation results                                                   ; Off                   ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                    ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE            ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                   ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On                    ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                  ; Auto          ;
+--------------------------------------------------------------------------------------------+-----------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      78.64 % ;
; Total nodes checked                                 ; 261          ;
; Total output ports checked                          ; 323          ;
; Total output ports with complete 1/0-value coverage ; 254          ;
; Total output ports with no 1/0-value coverage       ; 58           ;
; Total output ports with no 1-value coverage         ; 62           ;
; Total output ports with no 0-value coverage         ; 65           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                    ; Output Port Name                                                                                                ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+
; |g31_test_bed|g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_reg_bit1a[0] ; |g31_test_bed|g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[0]               ; regout           ;
; |g31_test_bed|g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_reg_bit1a[1] ; |g31_test_bed|g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[1]               ; regout           ;
; |g31_test_bed|g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_reg_bit1a[2] ; |g31_test_bed|g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[2]               ; regout           ;
; |g31_test_bed|g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_reg_bit1a[3] ; |g31_test_bed|g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[3]               ; regout           ;
; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_reg_bit1a[0]  ; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[0]                ; regout           ;
; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_reg_bit1a[1]  ; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[1]                ; regout           ;
; |g31_test_bed|g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_reg_bit1a[0] ; |g31_test_bed|g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[0]               ; regout           ;
; |g31_test_bed|g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_reg_bit1a[1] ; |g31_test_bed|g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[1]               ; regout           ;
; |g31_test_bed|g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_reg_bit1a[2] ; |g31_test_bed|g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[2]               ; regout           ;
; |g31_test_bed|g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_reg_bit1a[3] ; |g31_test_bed|g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[3]               ; regout           ;
; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_reg_bit1a[0]  ; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[0]                ; regout           ;
; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_reg_bit1a[1]  ; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[1]                ; regout           ;
; |g31_test_bed|g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_comb_bita0   ; |g31_test_bed|g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_comb_bita0      ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_comb_bita0   ; |g31_test_bed|g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[8]         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[8]                       ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[7]         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[7]                       ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[6]         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[6]                       ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[5]         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[5]                       ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[4]         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[4]                       ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[3]         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[3]                       ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[2]         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[2]                       ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[1]         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[1]                       ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[0]         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[0]                       ; regout           ;
; |g31_test_bed|g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_comb_bita1   ; |g31_test_bed|g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_comb_bita1      ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_comb_bita1   ; |g31_test_bed|g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |g31_test_bed|g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_comb_bita2   ; |g31_test_bed|g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_comb_bita2      ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_comb_bita2   ; |g31_test_bed|g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |g31_test_bed|g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_comb_bita3   ; |g31_test_bed|g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_comb_bita3      ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita0    ; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita0       ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita0    ; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita1    ; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita1       ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita1    ; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita2    ; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita2       ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_comb_bita0   ; |g31_test_bed|g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_comb_bita0      ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_comb_bita0   ; |g31_test_bed|g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[9]        ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[9]                      ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[8]        ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[8]                      ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[7]        ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[7]                      ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[6]        ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[6]                      ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[5]        ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[5]                      ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[4]        ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[4]                      ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[3]        ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[3]                      ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[2]        ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[2]                      ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[1]        ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[1]                      ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[0]        ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[0]                      ; regout           ;
; |g31_test_bed|g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_comb_bita1   ; |g31_test_bed|g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_comb_bita1      ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_comb_bita1   ; |g31_test_bed|g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |g31_test_bed|g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_comb_bita2   ; |g31_test_bed|g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_comb_bita2      ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_comb_bita2   ; |g31_test_bed|g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |g31_test_bed|g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_comb_bita3   ; |g31_test_bed|g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|counter_comb_bita3      ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita0    ; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita0       ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita0    ; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita1    ; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita1       ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita1    ; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita2    ; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita2       ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita0           ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita0              ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita0           ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita0~COUT         ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita1           ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita1              ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita1           ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita1~COUT         ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita2           ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita2              ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita2           ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita2~COUT         ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita3           ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita3              ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita3           ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita3~COUT         ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita4           ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita4              ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita4           ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita4~COUT         ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita5           ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita5              ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita5           ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita5~COUT         ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita6           ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita6              ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita6           ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita6~COUT         ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita7           ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita7              ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita7           ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita7~COUT         ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita8           ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita8              ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita8           ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita8~COUT         ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita9           ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita9              ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita9           ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita9~COUT         ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita10          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita10             ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita10          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita10~COUT        ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita11          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita11             ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita11          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita11~COUT        ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita12          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita12             ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita12          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita12~COUT        ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita13          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita13             ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita13          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita13~COUT        ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita14          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita14             ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita14          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita14~COUT        ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita15          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita15             ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita15          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita15~COUT        ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita16          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita16             ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita16          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita16~COUT        ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita17          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita17             ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita17          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita17~COUT        ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita18          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita18             ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita18          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita18~COUT        ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita19          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita19             ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita19          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita19~COUT        ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita20          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita20             ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita20          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita20~COUT        ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita21          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita21             ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita21          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita21~COUT        ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita22          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita22             ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita22          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita22~COUT        ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita23          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita23             ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita23          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita23~COUT        ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita24          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita24             ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita24          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita24~COUT        ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita25          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_comb_bita25             ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita0          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita0             ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita0          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita0~COUT        ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita1          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita1             ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita1          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita1~COUT        ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita2          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita2             ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita2          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita2~COUT        ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita3          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita3             ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita3          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita3~COUT        ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita4          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita4             ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita4          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita4~COUT        ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita5          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita5             ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita5          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita5~COUT        ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita6          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita6             ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita6          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita6~COUT        ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita7          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita7             ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita7          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita7~COUT        ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita8          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita8             ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita8          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita8~COUT        ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita9          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita9             ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita9          ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita9~COUT        ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita10         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita10            ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita10         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita10~COUT       ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita11         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita11            ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita11         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita11~COUT       ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita12         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita12            ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita12         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita12~COUT       ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita13         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita13            ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita13         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita13~COUT       ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita14         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita14            ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita14         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita14~COUT       ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita15         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita15            ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita15         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita15~COUT       ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita16         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita16            ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita16         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita16~COUT       ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita17         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita17            ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita17         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita17~COUT       ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita18         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita18            ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita18         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita18~COUT       ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita19         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita19            ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita19         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita19~COUT       ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita20         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita20            ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita20         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita20~COUT       ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita21         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita21            ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita21         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita21~COUT       ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita22         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita22            ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita22         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita22~COUT       ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita23         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita23            ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita23         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita23~COUT       ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita24         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita24            ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita24         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita24~COUT       ; cout             ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita25         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_comb_bita25            ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux7~0                           ; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux7~0                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux7~1                           ; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux7~1                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux4~0                           ; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux4~0                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux5~0                           ; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux5~0                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux5~1                           ; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux5~1                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux3~0                           ; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux3~0                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux3~1                           ; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux3~1                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux3~2                           ; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux3~2                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux2~0                           ; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux2~0                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux2~1                           ; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux2~1                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux1~0                           ; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux1~0                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux7~0                           ; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux7~0                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux6~0                           ; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux6~0                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux5~0                           ; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux5~0                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux4~0                           ; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux4~0                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux3~0                           ; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux3~0                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux1~0                           ; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux1~0                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg2|Mux0~0                           ; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg2|Mux0~0                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux7~0                           ; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux7~0                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux7~1                           ; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux7~1                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux4~0                           ; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux4~0                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux5~0                           ; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux5~0                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux5~1                           ; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux5~1                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux3~0                           ; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux3~0                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux3~1                           ; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux3~1                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux3~2                           ; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux3~2                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux2~0                           ; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux2~0                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux2~1                           ; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux2~1                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux1~0                           ; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux1~0                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg2|Mux7~0                           ; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg2|Mux7~0                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg2|Mux6~0                           ; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg2|Mux6~0                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg2|Mux5~0                           ; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg2|Mux5~0                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg2|Mux4~0                           ; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg2|Mux4~0                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg2|Mux3~0                           ; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg2|Mux3~0                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|comb~0                                                               ; |g31_test_bed|g31_time_counter:counter1|comb~0                                                                  ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|Equal0~5                                                                 ; |g31_test_bed|g31_basic_timer:timer|Equal0~5                                                                    ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|Equal0~6                                                                 ; |g31_test_bed|g31_basic_timer:timer|Equal0~6                                                                    ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|Equal0~7                                                                 ; |g31_test_bed|g31_basic_timer:timer|Equal0~7                                                                    ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|_~0                  ; |g31_test_bed|g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|_~0                     ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|_~0                   ; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|_~0                      ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|comb~0                                                               ; |g31_test_bed|g31_time_counter:counter2|comb~0                                                                  ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|Equal1~5                                                                 ; |g31_test_bed|g31_basic_timer:timer|Equal1~5                                                                    ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|Equal1~6                                                                 ; |g31_test_bed|g31_basic_timer:timer|Equal1~6                                                                    ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|Equal1~7                                                                 ; |g31_test_bed|g31_basic_timer:timer|Equal1~7                                                                    ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|_~0                  ; |g31_test_bed|g31_time_counter:counter2|lpm_counter:seecCounter|cntr_bpk:auto_generated|_~0                     ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|Mux1~0                                                               ; |g31_test_bed|g31_time_counter:counter2|Mux1~0                                                                  ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|comb~1                                                               ; |g31_test_bed|g31_time_counter:counter2|comb~1                                                                  ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|_~0                   ; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|_~0                      ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|comb~0                                                                   ; |g31_test_bed|g31_basic_timer:timer|comb~0                                                                      ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|comb~1                                                                   ; |g31_test_bed|g31_basic_timer:timer|comb~1                                                                      ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux4~1                           ; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux4~1                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux4~2                           ; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux4~2                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux6~0                           ; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux6~0                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux6~1                           ; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg1|Mux6~1                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux4~1                           ; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux4~1                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux4~2                           ; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux4~2                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux6~0                           ; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux6~0                              ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux6~1                           ; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux6~1                              ; combout          ;
; |g31_test_bed|eOne[0]                                                                                        ; |g31_test_bed|eOne[0]                                                                                           ; padio            ;
; |g31_test_bed|eOne[1]                                                                                        ; |g31_test_bed|eOne[1]                                                                                           ; padio            ;
; |g31_test_bed|eOne[2]                                                                                        ; |g31_test_bed|eOne[2]                                                                                           ; padio            ;
; |g31_test_bed|eOne[3]                                                                                        ; |g31_test_bed|eOne[3]                                                                                           ; padio            ;
; |g31_test_bed|eTen[0]                                                                                        ; |g31_test_bed|eTen[0]                                                                                           ; padio            ;
; |g31_test_bed|eTen[1]                                                                                        ; |g31_test_bed|eTen[1]                                                                                           ; padio            ;
; |g31_test_bed|mOne[0]                                                                                        ; |g31_test_bed|mOne[0]                                                                                           ; padio            ;
; |g31_test_bed|mOne[1]                                                                                        ; |g31_test_bed|mOne[1]                                                                                           ; padio            ;
; |g31_test_bed|mOne[2]                                                                                        ; |g31_test_bed|mOne[2]                                                                                           ; padio            ;
; |g31_test_bed|mOne[3]                                                                                        ; |g31_test_bed|mOne[3]                                                                                           ; padio            ;
; |g31_test_bed|mTen[0]                                                                                        ; |g31_test_bed|mTen[0]                                                                                           ; padio            ;
; |g31_test_bed|mTen[1]                                                                                        ; |g31_test_bed|mTen[1]                                                                                           ; padio            ;
; |g31_test_bed|eOneSeg[0]                                                                                     ; |g31_test_bed|eOneSeg[0]                                                                                        ; padio            ;
; |g31_test_bed|eOneSeg[1]                                                                                     ; |g31_test_bed|eOneSeg[1]                                                                                        ; padio            ;
; |g31_test_bed|eOneSeg[2]                                                                                     ; |g31_test_bed|eOneSeg[2]                                                                                        ; padio            ;
; |g31_test_bed|eOneSeg[3]                                                                                     ; |g31_test_bed|eOneSeg[3]                                                                                        ; padio            ;
; |g31_test_bed|eOneSeg[4]                                                                                     ; |g31_test_bed|eOneSeg[4]                                                                                        ; padio            ;
; |g31_test_bed|eOneSeg[5]                                                                                     ; |g31_test_bed|eOneSeg[5]                                                                                        ; padio            ;
; |g31_test_bed|eOneSeg[6]                                                                                     ; |g31_test_bed|eOneSeg[6]                                                                                        ; padio            ;
; |g31_test_bed|eTenSeg[0]                                                                                     ; |g31_test_bed|eTenSeg[0]                                                                                        ; padio            ;
; |g31_test_bed|eTenSeg[1]                                                                                     ; |g31_test_bed|eTenSeg[1]                                                                                        ; padio            ;
; |g31_test_bed|eTenSeg[2]                                                                                     ; |g31_test_bed|eTenSeg[2]                                                                                        ; padio            ;
; |g31_test_bed|eTenSeg[3]                                                                                     ; |g31_test_bed|eTenSeg[3]                                                                                        ; padio            ;
; |g31_test_bed|eTenSeg[4]                                                                                     ; |g31_test_bed|eTenSeg[4]                                                                                        ; padio            ;
; |g31_test_bed|eTenSeg[6]                                                                                     ; |g31_test_bed|eTenSeg[6]                                                                                        ; padio            ;
; |g31_test_bed|mOneSeg[0]                                                                                     ; |g31_test_bed|mOneSeg[0]                                                                                        ; padio            ;
; |g31_test_bed|mOneSeg[1]                                                                                     ; |g31_test_bed|mOneSeg[1]                                                                                        ; padio            ;
; |g31_test_bed|mOneSeg[2]                                                                                     ; |g31_test_bed|mOneSeg[2]                                                                                        ; padio            ;
; |g31_test_bed|mOneSeg[3]                                                                                     ; |g31_test_bed|mOneSeg[3]                                                                                        ; padio            ;
; |g31_test_bed|mOneSeg[4]                                                                                     ; |g31_test_bed|mOneSeg[4]                                                                                        ; padio            ;
; |g31_test_bed|mOneSeg[5]                                                                                     ; |g31_test_bed|mOneSeg[5]                                                                                        ; padio            ;
; |g31_test_bed|mOneSeg[6]                                                                                     ; |g31_test_bed|mOneSeg[6]                                                                                        ; padio            ;
; |g31_test_bed|mTenSeg[0]                                                                                     ; |g31_test_bed|mTenSeg[0]                                                                                        ; padio            ;
; |g31_test_bed|mTenSeg[1]                                                                                     ; |g31_test_bed|mTenSeg[1]                                                                                        ; padio            ;
; |g31_test_bed|mTenSeg[2]                                                                                     ; |g31_test_bed|mTenSeg[2]                                                                                        ; padio            ;
; |g31_test_bed|mTenSeg[3]                                                                                     ; |g31_test_bed|mTenSeg[3]                                                                                        ; padio            ;
; |g31_test_bed|mTenSeg[4]                                                                                     ; |g31_test_bed|mTenSeg[4]                                                                                        ; padio            ;
; |g31_test_bed|clock                                                                                          ; |g31_test_bed|clock~corein                                                                                      ; combout          ;
; |g31_test_bed|clock~clkctrl                                                                                  ; |g31_test_bed|clock~clkctrl                                                                                     ; outclk           ;
+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                   ; Output Port Name                                                                                               ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_reg_bit1a[3] ; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[3]               ; regout           ;
; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_reg_bit1a[3] ; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[3]               ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[25]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[25]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[24]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[24]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[23]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[23]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[22]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[22]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[21]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[20]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[20]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[19]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[19]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[18]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[18]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[17]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[17]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[16]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[16]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[15]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[15]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[14]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[14]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[13]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[13]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[12]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[12]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[11]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[11]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[10]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[10]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[9]        ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[9]                      ; regout           ;
; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita2   ; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita3   ; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita3      ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[25]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[25]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[24]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[24]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[23]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[23]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[22]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[22]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[21]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[21]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[20]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[20]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[19]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[19]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[18]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[18]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[17]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[17]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[16]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[16]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[15]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[15]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[14]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[14]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[13]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[13]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[12]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[12]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[11]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[11]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[10]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[10]                    ; regout           ;
; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita2   ; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita3   ; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita3      ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux0~0                          ; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux0~0                             ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|Equal0~0                                                                ; |g31_test_bed|g31_basic_timer:timer|Equal0~0                                                                   ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|Equal0~1                                                                ; |g31_test_bed|g31_basic_timer:timer|Equal0~1                                                                   ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|Equal0~2                                                                ; |g31_test_bed|g31_basic_timer:timer|Equal0~2                                                                   ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|Equal0~3                                                                ; |g31_test_bed|g31_basic_timer:timer|Equal0~3                                                                   ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|Equal0~4                                                                ; |g31_test_bed|g31_basic_timer:timer|Equal0~4                                                                   ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|Mux1~0                                                              ; |g31_test_bed|g31_time_counter:counter1|Mux1~0                                                                 ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|comb~1                                                              ; |g31_test_bed|g31_time_counter:counter1|comb~1                                                                 ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|Equal1~0                                                                ; |g31_test_bed|g31_basic_timer:timer|Equal1~0                                                                   ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|Equal1~1                                                                ; |g31_test_bed|g31_basic_timer:timer|Equal1~1                                                                   ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|Equal1~2                                                                ; |g31_test_bed|g31_basic_timer:timer|Equal1~2                                                                   ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|Equal1~3                                                                ; |g31_test_bed|g31_basic_timer:timer|Equal1~3                                                                   ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|Equal1~4                                                                ; |g31_test_bed|g31_basic_timer:timer|Equal1~4                                                                   ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|_~0                         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|_~0                            ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|_~0                        ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|_~0                           ; combout          ;
; |g31_test_bed|~GND                                                                                          ; |g31_test_bed|~GND                                                                                             ; combout          ;
; |g31_test_bed|eTen[3]                                                                                       ; |g31_test_bed|eTen[3]                                                                                          ; padio            ;
; |g31_test_bed|mTen[3]                                                                                       ; |g31_test_bed|mTen[3]                                                                                          ; padio            ;
; |g31_test_bed|eTenSeg[5]                                                                                    ; |g31_test_bed|eTenSeg[5]                                                                                       ; padio            ;
; |g31_test_bed|mTenSeg[5]                                                                                    ; |g31_test_bed|mTenSeg[5]                                                                                       ; padio            ;
; |g31_test_bed|mTenSeg[6]                                                                                    ; |g31_test_bed|mTenSeg[6]                                                                                       ; padio            ;
; |g31_test_bed|reset                                                                                         ; |g31_test_bed|reset~corein                                                                                     ; combout          ;
; |g31_test_bed|enable                                                                                        ; |g31_test_bed|enable~corein                                                                                    ; combout          ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                   ; Output Port Name                                                                                               ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_reg_bit1a[2] ; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[2]               ; regout           ;
; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_reg_bit1a[3] ; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[3]               ; regout           ;
; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_reg_bit1a[2] ; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[2]               ; regout           ;
; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_reg_bit1a[3] ; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[3]               ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[25]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[25]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[24]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[24]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[23]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[23]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[22]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[22]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[21]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[20]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[20]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[19]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[19]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[18]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[18]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[17]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[17]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[16]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[16]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[15]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[15]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[14]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[14]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[13]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[13]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[12]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[12]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[11]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[11]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[10]       ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[10]                     ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|counter_reg_bit1a[9]        ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[9]                      ; regout           ;
; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita2   ; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita3   ; |g31_test_bed|g31_time_counter:counter1|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita3      ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[25]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[25]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[24]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[24]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[23]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[23]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[22]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[22]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[21]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[21]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[20]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[20]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[19]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[19]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[18]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[18]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[17]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[17]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[16]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[16]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[15]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[15]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[14]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[14]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[13]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[13]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[12]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[12]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[11]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[11]                    ; regout           ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|counter_reg_bit1a[10]      ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[10]                    ; regout           ;
; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita2   ; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita3   ; |g31_test_bed|g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|counter_comb_bita3      ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux2~0                          ; |g31_test_bed|g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux2~0                             ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg2|Mux2~0                          ; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg2|Mux2~0                             ; combout          ;
; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg2|Mux1~0                          ; |g31_test_bed|g31_time_counter:counter2|g31_seven_segment_decoder:sevenSeg2|Mux1~0                             ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|Equal0~0                                                                ; |g31_test_bed|g31_basic_timer:timer|Equal0~0                                                                   ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|Equal0~1                                                                ; |g31_test_bed|g31_basic_timer:timer|Equal0~1                                                                   ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|Equal0~2                                                                ; |g31_test_bed|g31_basic_timer:timer|Equal0~2                                                                   ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|Equal0~3                                                                ; |g31_test_bed|g31_basic_timer:timer|Equal0~3                                                                   ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|Equal0~4                                                                ; |g31_test_bed|g31_basic_timer:timer|Equal0~4                                                                   ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|Mux1~0                                                              ; |g31_test_bed|g31_time_counter:counter1|Mux1~0                                                                 ; combout          ;
; |g31_test_bed|g31_time_counter:counter1|comb~1                                                              ; |g31_test_bed|g31_time_counter:counter1|comb~1                                                                 ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|Equal1~0                                                                ; |g31_test_bed|g31_basic_timer:timer|Equal1~0                                                                   ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|Equal1~1                                                                ; |g31_test_bed|g31_basic_timer:timer|Equal1~1                                                                   ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|Equal1~2                                                                ; |g31_test_bed|g31_basic_timer:timer|Equal1~2                                                                   ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|Equal1~3                                                                ; |g31_test_bed|g31_basic_timer:timer|Equal1~3                                                                   ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|Equal1~4                                                                ; |g31_test_bed|g31_basic_timer:timer|Equal1~4                                                                   ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|_~0                         ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|_~0                            ; combout          ;
; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|_~0                        ; |g31_test_bed|g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|_~0                           ; combout          ;
; |g31_test_bed|~GND                                                                                          ; |g31_test_bed|~GND                                                                                             ; combout          ;
; |g31_test_bed|eTen[2]                                                                                       ; |g31_test_bed|eTen[2]                                                                                          ; padio            ;
; |g31_test_bed|eTen[3]                                                                                       ; |g31_test_bed|eTen[3]                                                                                          ; padio            ;
; |g31_test_bed|mTen[2]                                                                                       ; |g31_test_bed|mTen[2]                                                                                          ; padio            ;
; |g31_test_bed|mTen[3]                                                                                       ; |g31_test_bed|mTen[3]                                                                                          ; padio            ;
; |g31_test_bed|reset                                                                                         ; |g31_test_bed|reset~corein                                                                                     ; combout          ;
; |g31_test_bed|enable                                                                                        ; |g31_test_bed|enable~corein                                                                                    ; combout          ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Mar 20 18:58:44 2014
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off g31_lab3-1 -c g31_lab3-1
Info: Using vector source file "C:/altera/g31/Lab3.1/g31_test_bed_wave.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of g31_test_bed_wave.vwf called g31_lab3-1.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      78.64 %
Info: Number of transitions in simulation is 649701
Info: Vector file g31_test_bed_wave.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Thu Mar 20 18:58:49 2014
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


