\def\nothing{\Verb|0x0000| - do nothing}

\def\begini{\Verb|0x0001| - begin instruction (and increment \Verb|pk|)}

\def\specialtodata#1  {\Verb|0x#1002| - output \Verb|sr#1| to data bus}
\def\specialtoaddr#1  {\Verb|0x#1003| - output \Verb|sr#1| to addr bus}
\def\specialptodata#1 {\Verb|0x#1004| - output *\Verb|sr#1| to data bus}
\def\specialptodatao#1{\Verb|0x#1005| - output *(\Verb|sr#1|+\Verb|offs|) to data bus}
\def\datatospecial#1  {\Verb|0x#1006| - write to \Verb|sr#1| from data bus}

\def\pktodata  {\Verb|0x0002| - output \Verb|pk| to data bus}
\def\pktoaddr  {\Verb|0x0003| - output \Verb|pk| to addr bus}
\def\pkptrouta {\Verb|0x0004| - output *\Verb|pk| to data bus}
\def\pkptrout  {\Verb|0x0005| - output *(\Verb|pk|+\Verb|offs|) to data bus}
\def\datatopk  {\Verb|0x0006| - write to \Verb|pk| from data bus}

\def\sptodata  {\Verb|0x1002| - output \Verb|sp| to data bus}
\def\sptoaddr  {\Verb|0x1003| - output \Verb|sp| to addr bus}
\def\spptrout  {\Verb|0x1004| - output *\Verb|sp| to data bus}
\def\spptrout  {\Verb|0x1005| - output *(\Verb|sp|+\Verb|offs|) to data bus}
\def\datatosp  {\Verb|0x1006| - write to \Verb|sp| from data bus}

\def\tmpatodata  {\Verb|0x2002| - output \Verb|tmpa| to data bus}
\def\tmpatoaddr  {\Verb|0x2003| - output \Verb|tmpa| to addr bus}
\def\tmpaptrouta {\Verb|0x2004| - output *\Verb|tmpa| to data bus}
\def\tmpaptrout  {\Verb|0x2005| - output *(\Verb|tmpa|+\Verb|offs|) to data bus}
\def\datatotmpa  {\Verb|0x2006| - write to \Verb|tmpa| from data bus}

\def\tmpbtodata  {\Verb|0x3002| - output \Verb|tmpb| to data bus}
\def\tmpbtoaddr  {\Verb|0x3003| - output \Verb|tmpb| to addr bus}
\def\tmpbptrout  {\Verb|0x3004| - output *\Verb|tmpb| to data bus}
\def\tmpbptrout  {\Verb|0x3005| - output *(\Verb|tmpb|+\Verb|offs|) to data bus}
\def\datatotmpb  {\Verb|0x3006| - write to \Verb|tmpb| from data bus}

\def\offstodata  {\Verb|0x4002| - output \Verb|offs| to data bus}
\def\offstoaddr  {\Verb|0x4003| - output \Verb|offs| to addr bus}
\def\offsptrout  {\Verb|0x4004| - output *\Verb|offs| to data bus}
\def\offsptrout  {\Verb|0x4005| - output *(\Verb|offs|+\Verb|offs|) to data bus}
\def\datatooffs  {\Verb|0x4006| - write to \Verb|offs| from data bus}

\def\sregsfuncn#1#2{\Verb|0x#101#2| - Special register #1 special function #2}

\def\incrementpk    {\Verb|0x0010| - increment \Verb|pk|}

\def\pkptroutinc   {\Verb|0x0011| - output \Verb|*pk| to data bus and increment \Verb|pk|}

\def\writetmpatopk   {\Verb|0x0012| - write to \Verb|pk| from \Verb|tmpA|}
\def\writetmpbtopk	 {\Verb|0x0013| - write to \Verb|pk| from \Verb|tmpB|} 	

\def\tmpatopkifz    {\Verb|0x0014| - write to \Verb|pk| from \Verb|tmpA| if data bus is zero; increment otherwise}
\def\tmpatopkifnz   {\Verb|0x0015| - write to \Verb|pk| from \Verb|tmpA| if data bus is nonzero; increment otherwise}

\def\tmpatopkifn    {\Verb|0x0016| - write to \Verb|pk| from \Verb|tmpA| if data bus is negative; increment otherwise}
\def\tmpatopkifnn   {\Verb|0x0017| - write to \Verb|pk| from \Verb|tmpA| if data bus is non-negative; increment otherwise}  

\def\tmpatopkifp    {\Verb|0x0018| - write to \Verb|pk| from \Verb|tmpA| if data bus is positive; increment otherwise}
\def\tmpatopkifnp   {\Verb|0x0019| - write to \Verb|pk| from \Verb|tmpA| if data bus is non-positive; increment otherwise}

\def\incrementsp    {\Verb|0x1010| - increment \Verb|sp|}
\def\decrementsp    {\Verb|0x1011| - decrement \Verb|sp|}

\def\predecsptoaddr {\Verb|0x1012| - put \Verb|sp-1| on the addr bus, and decrement sp}

\def\tmpatopk     {\Verb|0x2010| - output \Verb|tmpA| to \Verb|pk| via secret line}
\def\tmpbtopk     {\Verb|0x2010| - output \Verb|tmpB| to \Verb|pk| via secret line}

\def\regtodata#1    {\Verb|0x#1020| - output \Verb|r#1| to data bus}
\def\regtoaddr#1    {\Verb|0x#1021| - output \Verb|r#1| to addr bus}
\def\regptodata#1   {\Verb|0x#1022| - output *\Verb|r#1| to data bus}
\def\regptodatao#1  {\Verb|0x#1023| - output *(\Verb|r#1|+\Verb|offs|) to data bus}
\def\datatoreg#1    {\Verb|0x#1024| - write to \Verb|r#1| from data bus}

\def\writeRAM       {\Verb|0x0025| - write data bus to *(addr bus)}
\def\writeRAMo      {\Verb|0x0026| - write data bus to *(addr bus+\Verb|offs|)}
\def\readRAM      	{\Verb|0x0027| - output *(addr bus) RAM to data bus}
\def\readRAMo     	{\Verb|0x0028| - output *(addr bus+\Verb|offs|) RAM to data bus}

\def\pinmodein#1    {\Verb|0x#1030| - set I/O pin \Verb|#1| to input mode}
\def\pinmodeout#1   {\Verb|0x#1031| - set I/O pin \Verb|#1| to output mode}
\def\setpinlow#1    {\Verb|0x#1032| - set I/O pin \Verb|#1| to low}
\def\setpinhigh#1   {\Verb|0x#1033| - set I/O pin \Verb|#1| to high}
\def\pintodata#1    {\Verb|0x#1034| - output I/O pin \Verb|#1| to data bus}
\def\datatopin#1    {\Verb|0x#1035| - write data bus to I/O pin \Verb|#1|}

\def\pinmodeinaddr    {\Verb|0x0130| - set I/O pin \Verb|addr| to input mode}
\def\pinmodeoutaddr   {\Verb|0x0131| - set I/O pin \Verb|addr| to output mode}
\def\setpinlowaddr    {\Verb|0x0132| - set I/O pin \Verb|addr| to low}
\def\setpinhighaddr   {\Verb|0x0133| - set I/O pin \Verb|addr| to high}
\def\pintodataaddr	  {\Verb|0x0134| - output I/O pin \Verb|addr| to data bus}
\def\datatopinaddr    {\Verb|0x0135| - write data bus to I/O pin \Verb|addr|}

\def\ALUop#1#2#3	{\Verb|0x#1#24#3| - output ALU operation #3 on (\Verb|r#1|, \Verb|r#2|) to data bus}

\def\holddata	{\Verb|0x0050| - prevent data bus from updating on next rising edge}
\def\holdaddr	{\Verb|0x0051| - prevent addr bus from updating on next falling edge}

\def\holdaddrdata	{\Verb|0x0052| - move the value on the addr bus to the data bus}
\def\holddataaddr	{\Verb|0x0053| - move the value on the data bus to the addr bus}

\def\givestackercontrol {\Verb|0x0060| - give the Stacker control of the CPU}
\def\giveunstackercontrol {\Verb|0x0061| - give the UnStacker control of the CPU}

\def\done{\Verb|0xfffe| - end instruction}
\def\reset{\Verb|0xffff| - reset everything}
