// Seed: 1722936797
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input tri0 id_2,
    output supply1 id_3,
    input supply1 id_4,
    input uwire id_5,
    input wire id_6,
    output supply1 id_7,
    input supply0 id_8,
    input supply0 id_9,
    output uwire id_10
    , id_21,
    output tri id_11,
    input tri1 id_12,
    output tri id_13,
    input supply0 id_14,
    output tri1 id_15,
    input supply0 id_16,
    input wire id_17
    , id_22,
    input uwire id_18,
    output wand id_19
);
  wand id_23 = 1;
  assign id_10 = 1;
  uwire id_24 = 1;
  assign id_24 = 1 | 1'b0;
  wire id_25;
  wire id_26;
  wire id_27;
  assign id_23 = 1 >= (id_9);
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    input tri id_2,
    output wand id_3
);
  id_5(
      .id_0(1 > 1), .id_1(1), .id_2(~id_3)
  );
  assign id_0 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_1,
      id_2,
      id_0,
      id_1,
      id_2,
      id_3,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_1,
      id_2,
      id_2,
      id_0
  );
  assign modCall_1.type_32 = 0;
endmodule
