

================================================================
== Vivado HLS Report for 'read_stream_32_256_s'
================================================================
* Date:           Thu Dec  9 11:54:36 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        prj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 0.710 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 70.000 ns | 70.000 ns |    8|    8| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 8, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call { i32, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V)" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 9 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i4, i1 } %empty, 0" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 10 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i32, i4, i1 } %empty, 1" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 11 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i4, i1 } %empty, 2" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 12 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, [5 x i8]* @p_str4, i32 0, i32 0, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%acc_data_V_read_2 = call i256 @_ssdm_op_Read.ap_auto.i256(i256 %acc_data_V_read)"   --->   Operation 14 'read' 'acc_data_V_read_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_s = call i256 @llvm.part.set.i256.i32(i256 %acc_data_V_read_2, i32 %tmp_data_V, i32 0, i32 31)" [../finn_rtl_krnl_final_cmodel.cpp:37]   --->   Operation 15 'partset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i4 %tmp_keep_V to i32" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 16 'zext' 'zext_ln414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.70ns)   --->   "br i1 %tmp_last_V, label %.loopexit, label %1" [../finn_rtl_krnl_final_cmodel.cpp:39]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_8 = call { i32, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V)" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 18 'read' 'empty_8' <Predicate = (!tmp_last_V)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i32, i4, i1 } %empty_8, 0" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 19 'extractvalue' 'tmp_data_V_1' <Predicate = (!tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_keep_V_1 = extractvalue { i32, i4, i1 } %empty_8, 1" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 20 'extractvalue' 'tmp_keep_V_1' <Predicate = (!tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = extractvalue { i32, i4, i1 } %empty_8, 2" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 21 'extractvalue' 'tmp_last_V_1' <Predicate = (!tmp_last_V)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_1 = call i256 @llvm.part.set.i256.i32(i256 %p_Result_s, i32 %tmp_data_V_1, i32 32, i32 63)" [../finn_rtl_krnl_final_cmodel.cpp:37]   --->   Operation 22 'partset' 'p_Result_1' <Predicate = (!tmp_last_V)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_keep_V_1, i4 %tmp_keep_V)" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 23 'bitconcatenate' 'tmp' <Predicate = (!tmp_last_V)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln414_1 = zext i8 %tmp to i32" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 24 'zext' 'zext_ln414_1' <Predicate = (!tmp_last_V)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.70ns)   --->   "br i1 %tmp_last_V_1, label %.loopexit, label %2" [../finn_rtl_krnl_final_cmodel.cpp:39]   --->   Operation 25 'br' <Predicate = (!tmp_last_V)> <Delay = 0.70>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_9 = call { i32, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V)" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 26 'read' 'empty_9' <Predicate = (!tmp_last_V & !tmp_last_V_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i32, i4, i1 } %empty_9, 0" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 27 'extractvalue' 'tmp_data_V_2' <Predicate = (!tmp_last_V & !tmp_last_V_1)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_keep_V_2 = extractvalue { i32, i4, i1 } %empty_9, 1" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 28 'extractvalue' 'tmp_keep_V_2' <Predicate = (!tmp_last_V & !tmp_last_V_1)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue { i32, i4, i1 } %empty_9, 2" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 29 'extractvalue' 'tmp_last_V_2' <Predicate = (!tmp_last_V & !tmp_last_V_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_s_10 = call i256 @llvm.part.set.i256.i32(i256 %p_Result_1, i32 %tmp_data_V_2, i32 64, i32 95)" [../finn_rtl_krnl_final_cmodel.cpp:37]   --->   Operation 30 'partset' 'p_Result_s_10' <Predicate = (!tmp_last_V & !tmp_last_V_1)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i4.i4(i4 %tmp_keep_V_2, i4 %tmp_keep_V_1, i4 %tmp_keep_V)" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 31 'bitconcatenate' 'tmp_1' <Predicate = (!tmp_last_V & !tmp_last_V_1)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln414_2 = zext i12 %tmp_1 to i32" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 32 'zext' 'zext_ln414_2' <Predicate = (!tmp_last_V & !tmp_last_V_1)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.70ns)   --->   "br i1 %tmp_last_V_2, label %.loopexit, label %3" [../finn_rtl_krnl_final_cmodel.cpp:39]   --->   Operation 33 'br' <Predicate = (!tmp_last_V & !tmp_last_V_1)> <Delay = 0.70>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%empty_11 = call { i32, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V)" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 34 'read' 'empty_11' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i32, i4, i1 } %empty_11, 0" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 35 'extractvalue' 'tmp_data_V_3' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_keep_V_3 = extractvalue { i32, i4, i1 } %empty_11, 1" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 36 'extractvalue' 'tmp_keep_V_3' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_last_V_3 = extractvalue { i32, i4, i1 } %empty_11, 2" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 37 'extractvalue' 'tmp_last_V_3' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.70>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_3 = call i256 @llvm.part.set.i256.i32(i256 %p_Result_s_10, i32 %tmp_data_V_3, i32 96, i32 127)" [../finn_rtl_krnl_final_cmodel.cpp:37]   --->   Operation 38 'partset' 'p_Result_3' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_2 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i4.i4.i4(i4 %tmp_keep_V_3, i4 %tmp_keep_V_2, i4 %tmp_keep_V_1, i4 %tmp_keep_V)" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 39 'bitconcatenate' 'tmp_2' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln414_3 = zext i16 %tmp_2 to i32" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 40 'zext' 'zext_ln414_3' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.70ns)   --->   "br i1 %tmp_last_V_3, label %.loopexit, label %4" [../finn_rtl_krnl_final_cmodel.cpp:39]   --->   Operation 41 'br' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.70>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%empty_12 = call { i32, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V)" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 42 'read' 'empty_12' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue { i32, i4, i1 } %empty_12, 0" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 43 'extractvalue' 'tmp_data_V_4' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_keep_V_4 = extractvalue { i32, i4, i1 } %empty_12, 1" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 44 'extractvalue' 'tmp_keep_V_4' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_last_V_4 = extractvalue { i32, i4, i1 } %empty_12, 2" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 45 'extractvalue' 'tmp_last_V_4' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_4 = call i256 @llvm.part.set.i256.i32(i256 %p_Result_3, i32 %tmp_data_V_4, i32 128, i32 159)" [../finn_rtl_krnl_final_cmodel.cpp:37]   --->   Operation 46 'partset' 'p_Result_4' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_3 = call i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4(i4 %tmp_keep_V_4, i4 %tmp_keep_V_3, i4 %tmp_keep_V_2, i4 %tmp_keep_V_1, i4 %tmp_keep_V)" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 47 'bitconcatenate' 'tmp_3' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln414_4 = zext i20 %tmp_3 to i32" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 48 'zext' 'zext_ln414_4' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.70ns)   --->   "br i1 %tmp_last_V_4, label %.loopexit, label %5" [../finn_rtl_krnl_final_cmodel.cpp:39]   --->   Operation 49 'br' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.70>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%empty_13 = call { i32, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V)" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 50 'read' 'empty_13' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue { i32, i4, i1 } %empty_13, 0" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 51 'extractvalue' 'tmp_data_V_5' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_keep_V_5 = extractvalue { i32, i4, i1 } %empty_13, 1" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 52 'extractvalue' 'tmp_keep_V_5' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_last_V_5 = extractvalue { i32, i4, i1 } %empty_13, 2" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 53 'extractvalue' 'tmp_last_V_5' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.70>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_5 = call i256 @llvm.part.set.i256.i32(i256 %p_Result_4, i32 %tmp_data_V_5, i32 160, i32 191)" [../finn_rtl_krnl_final_cmodel.cpp:37]   --->   Operation 54 'partset' 'p_Result_5' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_4 = call i24 @_ssdm_op_BitConcatenate.i24.i4.i4.i4.i4.i4.i4(i4 %tmp_keep_V_5, i4 %tmp_keep_V_4, i4 %tmp_keep_V_3, i4 %tmp_keep_V_2, i4 %tmp_keep_V_1, i4 %tmp_keep_V)" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 55 'bitconcatenate' 'tmp_4' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln414_5 = zext i24 %tmp_4 to i32" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 56 'zext' 'zext_ln414_5' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.70ns)   --->   "br i1 %tmp_last_V_5, label %.loopexit, label %6" [../finn_rtl_krnl_final_cmodel.cpp:39]   --->   Operation 57 'br' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4)> <Delay = 0.70>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%empty_14 = call { i32, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V)" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 58 'read' 'empty_14' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = extractvalue { i32, i4, i1 } %empty_14, 0" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 59 'extractvalue' 'tmp_data_V_6' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_keep_V_6 = extractvalue { i32, i4, i1 } %empty_14, 1" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 60 'extractvalue' 'tmp_keep_V_6' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_last_V_6 = extractvalue { i32, i4, i1 } %empty_14, 2" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 61 'extractvalue' 'tmp_last_V_6' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_6 = call i256 @llvm.part.set.i256.i32(i256 %p_Result_5, i32 %tmp_data_V_6, i32 192, i32 223)" [../finn_rtl_krnl_final_cmodel.cpp:37]   --->   Operation 62 'partset' 'p_Result_6' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_5 = call i28 @_ssdm_op_BitConcatenate.i28.i4.i4.i4.i4.i4.i4.i4(i4 %tmp_keep_V_6, i4 %tmp_keep_V_5, i4 %tmp_keep_V_4, i4 %tmp_keep_V_3, i4 %tmp_keep_V_2, i4 %tmp_keep_V_1, i4 %tmp_keep_V)" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 63 'bitconcatenate' 'tmp_5' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln414_6 = zext i28 %tmp_5 to i32" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 64 'zext' 'zext_ln414_6' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.70ns)   --->   "br i1 %tmp_last_V_6, label %.loopexit, label %7" [../finn_rtl_krnl_final_cmodel.cpp:39]   --->   Operation 65 'br' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5)> <Delay = 0.70>

State 8 <SV = 7> <Delay = 0.70>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%empty_15 = call { i32, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V)" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 66 'read' 'empty_15' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5 & !tmp_last_V_6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = extractvalue { i32, i4, i1 } %empty_15, 0" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 67 'extractvalue' 'tmp_data_V_7' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5 & !tmp_last_V_6)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_keep_V_7 = extractvalue { i32, i4, i1 } %empty_15, 1" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 68 'extractvalue' 'tmp_keep_V_7' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5 & !tmp_last_V_6)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_last_V_7 = extractvalue { i32, i4, i1 } %empty_15, 2" [../finn_rtl_krnl_final_cmodel.cpp:36]   --->   Operation 69 'extractvalue' 'tmp_last_V_7' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5 & !tmp_last_V_6)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_7 = call i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32(i32 %tmp_data_V_7, i32 %tmp_data_V_6, i32 %tmp_data_V_5, i32 %tmp_data_V_4, i32 %tmp_data_V_3, i32 %tmp_data_V_2, i32 %tmp_data_V_1, i32 %tmp_data_V)" [../finn_rtl_krnl_final_cmodel.cpp:37]   --->   Operation 70 'bitconcatenate' 'p_Result_7' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5 & !tmp_last_V_6)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_2_7 = call i32 @_ssdm_op_BitConcatenate.i32.i4.i4.i4.i4.i4.i4.i4.i4(i4 %tmp_keep_V_7, i4 %tmp_keep_V_6, i4 %tmp_keep_V_5, i4 %tmp_keep_V_4, i4 %tmp_keep_V_3, i4 %tmp_keep_V_2, i4 %tmp_keep_V_1, i4 %tmp_keep_V)" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 71 'bitconcatenate' 'p_Result_2_7' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5 & !tmp_last_V_6)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.70ns)   --->   "br label %.loopexit" [../finn_rtl_krnl_final_cmodel.cpp:39]   --->   Operation 72 'br' <Predicate = (!tmp_last_V & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3 & !tmp_last_V_4 & !tmp_last_V_5 & !tmp_last_V_6)> <Delay = 0.70>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%acc_keep_V_1 = phi i32 [ %zext_ln414, %0 ], [ %zext_ln414_1, %1 ], [ %zext_ln414_2, %2 ], [ %zext_ln414_3, %3 ], [ %zext_ln414_4, %4 ], [ %zext_ln414_5, %5 ], [ %zext_ln414_6, %6 ], [ %p_Result_2_7, %7 ]" [../finn_rtl_krnl_final_cmodel.cpp:38]   --->   Operation 73 'phi' 'acc_keep_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%acc_data_V_1 = phi i256 [ %p_Result_s, %0 ], [ %p_Result_1, %1 ], [ %p_Result_s_10, %2 ], [ %p_Result_3, %3 ], [ %p_Result_4, %4 ], [ %p_Result_5, %5 ], [ %p_Result_6, %6 ], [ %p_Result_7, %7 ]" [../finn_rtl_krnl_final_cmodel.cpp:37]   --->   Operation 74 'phi' 'acc_data_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%acc_last_V_write_assign = phi i1 [ true, %0 ], [ true, %1 ], [ true, %2 ], [ true, %3 ], [ true, %4 ], [ true, %5 ], [ true, %6 ], [ %tmp_last_V_7, %7 ]"   --->   Operation 75 'phi' 'acc_last_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i256, i32, i1 } undef, i256 %acc_data_V_1, 0" [../finn_rtl_krnl_final_cmodel.cpp:44]   --->   Operation 76 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i256, i32, i1 } %mrv, i32 %acc_keep_V_1, 1" [../finn_rtl_krnl_final_cmodel.cpp:44]   --->   Operation 77 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i256, i32, i1 } %mrv_1, i1 %acc_last_V_write_assign, 2" [../finn_rtl_krnl_final_cmodel.cpp:44]   --->   Operation 78 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "ret { i256, i32, i1 } %mrv_2" [../finn_rtl_krnl_final_cmodel.cpp:44]   --->   Operation 79 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ acc_data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                   (read          ) [ 000000000]
tmp_data_V              (extractvalue  ) [ 001111111]
tmp_keep_V              (extractvalue  ) [ 001111111]
tmp_last_V              (extractvalue  ) [ 001111111]
specinterface_ln0       (specinterface ) [ 000000000]
acc_data_V_read_2       (read          ) [ 000000000]
p_Result_s              (partset       ) [ 001111111]
zext_ln414              (zext          ) [ 001111111]
br_ln39                 (br            ) [ 001111111]
empty_8                 (read          ) [ 000000000]
tmp_data_V_1            (extractvalue  ) [ 000111111]
tmp_keep_V_1            (extractvalue  ) [ 000111111]
tmp_last_V_1            (extractvalue  ) [ 000111111]
p_Result_1              (partset       ) [ 001111111]
tmp                     (bitconcatenate) [ 000000000]
zext_ln414_1            (zext          ) [ 001111111]
br_ln39                 (br            ) [ 001111111]
empty_9                 (read          ) [ 000000000]
tmp_data_V_2            (extractvalue  ) [ 000011111]
tmp_keep_V_2            (extractvalue  ) [ 000011111]
tmp_last_V_2            (extractvalue  ) [ 000011111]
p_Result_s_10           (partset       ) [ 001111111]
tmp_1                   (bitconcatenate) [ 000000000]
zext_ln414_2            (zext          ) [ 001111111]
br_ln39                 (br            ) [ 001111111]
empty_11                (read          ) [ 000000000]
tmp_data_V_3            (extractvalue  ) [ 000001111]
tmp_keep_V_3            (extractvalue  ) [ 000001111]
tmp_last_V_3            (extractvalue  ) [ 000001111]
p_Result_3              (partset       ) [ 001111111]
tmp_2                   (bitconcatenate) [ 000000000]
zext_ln414_3            (zext          ) [ 001111111]
br_ln39                 (br            ) [ 001111111]
empty_12                (read          ) [ 000000000]
tmp_data_V_4            (extractvalue  ) [ 000000111]
tmp_keep_V_4            (extractvalue  ) [ 000000111]
tmp_last_V_4            (extractvalue  ) [ 000000111]
p_Result_4              (partset       ) [ 001111111]
tmp_3                   (bitconcatenate) [ 000000000]
zext_ln414_4            (zext          ) [ 001111111]
br_ln39                 (br            ) [ 001111111]
empty_13                (read          ) [ 000000000]
tmp_data_V_5            (extractvalue  ) [ 000000011]
tmp_keep_V_5            (extractvalue  ) [ 000000011]
tmp_last_V_5            (extractvalue  ) [ 000000011]
p_Result_5              (partset       ) [ 001111111]
tmp_4                   (bitconcatenate) [ 000000000]
zext_ln414_5            (zext          ) [ 001111111]
br_ln39                 (br            ) [ 001111111]
empty_14                (read          ) [ 000000000]
tmp_data_V_6            (extractvalue  ) [ 000000001]
tmp_keep_V_6            (extractvalue  ) [ 000000001]
tmp_last_V_6            (extractvalue  ) [ 000000001]
p_Result_6              (partset       ) [ 001111111]
tmp_5                   (bitconcatenate) [ 000000000]
zext_ln414_6            (zext          ) [ 001111111]
br_ln39                 (br            ) [ 001111111]
empty_15                (read          ) [ 000000000]
tmp_data_V_7            (extractvalue  ) [ 000000000]
tmp_keep_V_7            (extractvalue  ) [ 000000000]
tmp_last_V_7            (extractvalue  ) [ 000000000]
p_Result_7              (bitconcatenate) [ 000000000]
p_Result_2_7            (bitconcatenate) [ 000000000]
br_ln39                 (br            ) [ 000000000]
acc_keep_V_1            (phi           ) [ 000000001]
acc_data_V_1            (phi           ) [ 000000001]
acc_last_V_write_assign (phi           ) [ 000000001]
mrv                     (insertvalue   ) [ 000000000]
mrv_1                   (insertvalue   ) [ 000000000]
mrv_2                   (insertvalue   ) [ 000000000]
ret_ln44                (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_axis_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="acc_data_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_data_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i1P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i256"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i256.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i4.i4.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i4.i4.i4.i4.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i4.i4.i4.i4.i4.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i4.i4.i4.i4.i4.i4.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="grp_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="37" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="4" slack="0"/>
<pin id="74" dir="0" index="3" bw="1" slack="0"/>
<pin id="75" dir="1" index="4" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 empty_8/2 empty_9/3 empty_11/4 empty_12/5 empty_13/6 empty_14/7 empty_15/8 "/>
</bind>
</comp>

<comp id="80" class="1004" name="acc_data_V_read_2_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="256" slack="0"/>
<pin id="82" dir="0" index="1" bw="256" slack="0"/>
<pin id="83" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="acc_data_V_read_2/2 "/>
</bind>
</comp>

<comp id="86" class="1005" name="acc_keep_V_1_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="acc_keep_V_1 (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="acc_keep_V_1_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="6"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="8" slack="5"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="4" bw="12" slack="4"/>
<pin id="95" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="6" bw="16" slack="3"/>
<pin id="97" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="8" bw="20" slack="2"/>
<pin id="99" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="10" bw="24" slack="1"/>
<pin id="101" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="12" bw="28" slack="1"/>
<pin id="103" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="14" bw="32" slack="0"/>
<pin id="105" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_keep_V_1/8 "/>
</bind>
</comp>

<comp id="107" class="1005" name="acc_data_V_1_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="109" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opset="acc_data_V_1 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="acc_data_V_1_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="256" slack="6"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="256" slack="5"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="4" bw="256" slack="4"/>
<pin id="116" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="6" bw="256" slack="3"/>
<pin id="118" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="8" bw="256" slack="2"/>
<pin id="120" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="10" bw="256" slack="1"/>
<pin id="122" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="12" bw="256" slack="1"/>
<pin id="124" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="14" bw="256" slack="0"/>
<pin id="126" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="16" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_data_V_1/8 "/>
</bind>
</comp>

<comp id="128" class="1005" name="acc_last_V_write_assign_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="acc_last_V_write_assign (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="acc_last_V_write_assign_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="6"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="5"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="4" bw="1" slack="4"/>
<pin id="138" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="6" bw="1" slack="3"/>
<pin id="140" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="8" bw="1" slack="2"/>
<pin id="142" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="10" bw="1" slack="1"/>
<pin id="144" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="12" bw="1" slack="1"/>
<pin id="146" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="14" bw="1" slack="0"/>
<pin id="148" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="16" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_last_V_write_assign/8 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="37" slack="0"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 tmp_data_V_1/2 tmp_data_V_2/3 tmp_data_V_3/4 tmp_data_V_4/5 tmp_data_V_5/6 tmp_data_V_6/7 tmp_data_V_7/8 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="37" slack="0"/>
<pin id="163" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/1 tmp_keep_V_1/2 tmp_keep_V_2/3 tmp_keep_V_3/4 tmp_keep_V_4/5 tmp_keep_V_5/6 tmp_keep_V_6/7 tmp_keep_V_7/8 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="37" slack="0"/>
<pin id="167" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 tmp_last_V_1/2 tmp_last_V_2/3 tmp_last_V_3/4 tmp_last_V_4/5 tmp_last_V_5/6 tmp_last_V_6/7 tmp_last_V_7/8 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_Result_s_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="256" slack="0"/>
<pin id="172" dir="0" index="1" bw="256" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="1"/>
<pin id="174" dir="0" index="3" bw="1" slack="0"/>
<pin id="175" dir="0" index="4" bw="6" slack="0"/>
<pin id="176" dir="1" index="5" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln414_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_Result_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="256" slack="0"/>
<pin id="186" dir="0" index="1" bw="256" slack="1"/>
<pin id="187" dir="0" index="2" bw="32" slack="1"/>
<pin id="188" dir="0" index="3" bw="7" slack="0"/>
<pin id="189" dir="0" index="4" bw="7" slack="0"/>
<pin id="190" dir="1" index="5" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_1/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="1"/>
<pin id="197" dir="0" index="2" bw="4" slack="2"/>
<pin id="198" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln414_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_1/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_Result_s_10_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="256" slack="0"/>
<pin id="206" dir="0" index="1" bw="256" slack="1"/>
<pin id="207" dir="0" index="2" bw="32" slack="1"/>
<pin id="208" dir="0" index="3" bw="8" slack="0"/>
<pin id="209" dir="0" index="4" bw="8" slack="0"/>
<pin id="210" dir="1" index="5" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s_10/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="12" slack="0"/>
<pin id="216" dir="0" index="1" bw="4" slack="1"/>
<pin id="217" dir="0" index="2" bw="4" slack="2"/>
<pin id="218" dir="0" index="3" bw="4" slack="3"/>
<pin id="219" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln414_2_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="12" slack="0"/>
<pin id="223" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_2/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_Result_3_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="256" slack="0"/>
<pin id="227" dir="0" index="1" bw="256" slack="1"/>
<pin id="228" dir="0" index="2" bw="32" slack="1"/>
<pin id="229" dir="0" index="3" bw="8" slack="0"/>
<pin id="230" dir="0" index="4" bw="8" slack="0"/>
<pin id="231" dir="1" index="5" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_3/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="0" index="1" bw="4" slack="1"/>
<pin id="238" dir="0" index="2" bw="4" slack="2"/>
<pin id="239" dir="0" index="3" bw="4" slack="3"/>
<pin id="240" dir="0" index="4" bw="4" slack="4"/>
<pin id="241" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln414_3_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_3/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_Result_4_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="256" slack="0"/>
<pin id="249" dir="0" index="1" bw="256" slack="1"/>
<pin id="250" dir="0" index="2" bw="32" slack="1"/>
<pin id="251" dir="0" index="3" bw="9" slack="0"/>
<pin id="252" dir="0" index="4" bw="9" slack="0"/>
<pin id="253" dir="1" index="5" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_4/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_3_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="20" slack="0"/>
<pin id="259" dir="0" index="1" bw="4" slack="1"/>
<pin id="260" dir="0" index="2" bw="4" slack="2"/>
<pin id="261" dir="0" index="3" bw="4" slack="3"/>
<pin id="262" dir="0" index="4" bw="4" slack="4"/>
<pin id="263" dir="0" index="5" bw="4" slack="5"/>
<pin id="264" dir="1" index="6" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln414_4_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="20" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_4/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_Result_5_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="256" slack="0"/>
<pin id="272" dir="0" index="1" bw="256" slack="1"/>
<pin id="273" dir="0" index="2" bw="32" slack="1"/>
<pin id="274" dir="0" index="3" bw="9" slack="0"/>
<pin id="275" dir="0" index="4" bw="9" slack="0"/>
<pin id="276" dir="1" index="5" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_5/7 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_4_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="24" slack="0"/>
<pin id="282" dir="0" index="1" bw="4" slack="1"/>
<pin id="283" dir="0" index="2" bw="4" slack="2"/>
<pin id="284" dir="0" index="3" bw="4" slack="3"/>
<pin id="285" dir="0" index="4" bw="4" slack="4"/>
<pin id="286" dir="0" index="5" bw="4" slack="5"/>
<pin id="287" dir="0" index="6" bw="4" slack="6"/>
<pin id="288" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln414_5_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="24" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_5/7 "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_Result_6_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="256" slack="0"/>
<pin id="296" dir="0" index="1" bw="256" slack="0"/>
<pin id="297" dir="0" index="2" bw="32" slack="0"/>
<pin id="298" dir="0" index="3" bw="9" slack="0"/>
<pin id="299" dir="0" index="4" bw="9" slack="0"/>
<pin id="300" dir="1" index="5" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_6/7 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_5_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="28" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="0" index="2" bw="4" slack="1"/>
<pin id="310" dir="0" index="3" bw="4" slack="2"/>
<pin id="311" dir="0" index="4" bw="4" slack="3"/>
<pin id="312" dir="0" index="5" bw="4" slack="4"/>
<pin id="313" dir="0" index="6" bw="4" slack="5"/>
<pin id="314" dir="0" index="7" bw="4" slack="6"/>
<pin id="315" dir="1" index="8" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln414_6_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="28" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_6/7 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_Result_7_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="256" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="0" index="2" bw="32" slack="1"/>
<pin id="326" dir="0" index="3" bw="32" slack="2"/>
<pin id="327" dir="0" index="4" bw="32" slack="3"/>
<pin id="328" dir="0" index="5" bw="32" slack="4"/>
<pin id="329" dir="0" index="6" bw="32" slack="5"/>
<pin id="330" dir="0" index="7" bw="32" slack="6"/>
<pin id="331" dir="0" index="8" bw="32" slack="7"/>
<pin id="332" dir="1" index="9" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_7/8 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_Result_2_7_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="4" slack="0"/>
<pin id="339" dir="0" index="2" bw="4" slack="1"/>
<pin id="340" dir="0" index="3" bw="4" slack="2"/>
<pin id="341" dir="0" index="4" bw="4" slack="3"/>
<pin id="342" dir="0" index="5" bw="4" slack="4"/>
<pin id="343" dir="0" index="6" bw="4" slack="5"/>
<pin id="344" dir="0" index="7" bw="4" slack="6"/>
<pin id="345" dir="0" index="8" bw="4" slack="7"/>
<pin id="346" dir="1" index="9" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2_7/8 "/>
</bind>
</comp>

<comp id="350" class="1004" name="mrv_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="289" slack="0"/>
<pin id="352" dir="0" index="1" bw="256" slack="0"/>
<pin id="353" dir="1" index="2" bw="289" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/8 "/>
</bind>
</comp>

<comp id="356" class="1004" name="mrv_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="289" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="289" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/8 "/>
</bind>
</comp>

<comp id="362" class="1004" name="mrv_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="289" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="289" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/8 "/>
</bind>
</comp>

<comp id="368" class="1005" name="tmp_data_V_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="374" class="1005" name="tmp_keep_V_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="1"/>
<pin id="376" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="386" class="1005" name="tmp_last_V_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="390" class="1005" name="p_Result_s_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="256" slack="1"/>
<pin id="392" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="396" class="1005" name="zext_ln414_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="6"/>
<pin id="398" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln414 "/>
</bind>
</comp>

<comp id="401" class="1005" name="tmp_data_V_1_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="407" class="1005" name="tmp_keep_V_1_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="1"/>
<pin id="409" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_1 "/>
</bind>
</comp>

<comp id="418" class="1005" name="tmp_last_V_1_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="1"/>
<pin id="420" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 "/>
</bind>
</comp>

<comp id="422" class="1005" name="p_Result_1_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="256" slack="1"/>
<pin id="424" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="428" class="1005" name="zext_ln414_1_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="5"/>
<pin id="430" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln414_1 "/>
</bind>
</comp>

<comp id="433" class="1005" name="tmp_data_V_2_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="439" class="1005" name="tmp_keep_V_2_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="1"/>
<pin id="441" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_2 "/>
</bind>
</comp>

<comp id="449" class="1005" name="tmp_last_V_2_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="1"/>
<pin id="451" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

<comp id="453" class="1005" name="p_Result_s_10_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="256" slack="1"/>
<pin id="455" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s_10 "/>
</bind>
</comp>

<comp id="459" class="1005" name="zext_ln414_2_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="4"/>
<pin id="461" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln414_2 "/>
</bind>
</comp>

<comp id="464" class="1005" name="tmp_data_V_3_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_3 "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_keep_V_3_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="1"/>
<pin id="472" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_3 "/>
</bind>
</comp>

<comp id="479" class="1005" name="tmp_last_V_3_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="1"/>
<pin id="481" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_3 "/>
</bind>
</comp>

<comp id="483" class="1005" name="p_Result_3_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="256" slack="1"/>
<pin id="485" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="489" class="1005" name="zext_ln414_3_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="3"/>
<pin id="491" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln414_3 "/>
</bind>
</comp>

<comp id="494" class="1005" name="tmp_data_V_4_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 "/>
</bind>
</comp>

<comp id="500" class="1005" name="tmp_keep_V_4_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="1"/>
<pin id="502" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_4 "/>
</bind>
</comp>

<comp id="508" class="1005" name="tmp_last_V_4_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="1"/>
<pin id="510" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_4 "/>
</bind>
</comp>

<comp id="512" class="1005" name="p_Result_4_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="256" slack="1"/>
<pin id="514" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="518" class="1005" name="zext_ln414_4_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="2"/>
<pin id="520" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln414_4 "/>
</bind>
</comp>

<comp id="523" class="1005" name="tmp_data_V_5_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_5 "/>
</bind>
</comp>

<comp id="529" class="1005" name="tmp_keep_V_5_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="4" slack="1"/>
<pin id="531" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_5 "/>
</bind>
</comp>

<comp id="536" class="1005" name="tmp_last_V_5_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_5 "/>
</bind>
</comp>

<comp id="540" class="1005" name="p_Result_5_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="256" slack="1"/>
<pin id="542" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_5 "/>
</bind>
</comp>

<comp id="545" class="1005" name="zext_ln414_5_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln414_5 "/>
</bind>
</comp>

<comp id="550" class="1005" name="tmp_data_V_6_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_6 "/>
</bind>
</comp>

<comp id="555" class="1005" name="tmp_keep_V_6_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="4" slack="1"/>
<pin id="557" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_6 "/>
</bind>
</comp>

<comp id="560" class="1005" name="tmp_last_V_6_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_6 "/>
</bind>
</comp>

<comp id="564" class="1005" name="p_Result_6_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="256" slack="1"/>
<pin id="566" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="569" class="1005" name="zext_ln414_6_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="1"/>
<pin id="571" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln414_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="131"><net_src comp="66" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="150"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="151"><net_src comp="128" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="152"><net_src comp="128" pin="1"/><net_sink comp="132" pin=4"/></net>

<net id="153"><net_src comp="128" pin="1"/><net_sink comp="132" pin=6"/></net>

<net id="154"><net_src comp="128" pin="1"/><net_sink comp="132" pin=8"/></net>

<net id="155"><net_src comp="128" pin="1"/><net_sink comp="132" pin=10"/></net>

<net id="156"><net_src comp="128" pin="1"/><net_sink comp="132" pin=12"/></net>

<net id="160"><net_src comp="70" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="70" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="70" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="132" pin=14"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="80" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="170" pin=4"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="26" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="193"><net_src comp="28" pin="0"/><net_sink comp="184" pin=4"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="194" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="22" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="32" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="204" pin=4"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="22" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="234"><net_src comp="40" pin="0"/><net_sink comp="225" pin=4"/></net>

<net id="242"><net_src comp="42" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="235" pin="5"/><net_sink comp="243" pin=0"/></net>

<net id="254"><net_src comp="22" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="44" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="256"><net_src comp="46" pin="0"/><net_sink comp="247" pin=4"/></net>

<net id="265"><net_src comp="48" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="269"><net_src comp="257" pin="6"/><net_sink comp="266" pin=0"/></net>

<net id="277"><net_src comp="22" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="50" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="279"><net_src comp="52" pin="0"/><net_sink comp="270" pin=4"/></net>

<net id="289"><net_src comp="54" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="293"><net_src comp="280" pin="7"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="22" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="270" pin="5"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="157" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="304"><net_src comp="56" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="305"><net_src comp="58" pin="0"/><net_sink comp="294" pin=4"/></net>

<net id="316"><net_src comp="60" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="317"><net_src comp="161" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="321"><net_src comp="306" pin="8"/><net_sink comp="318" pin=0"/></net>

<net id="333"><net_src comp="62" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="334"><net_src comp="157" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="335"><net_src comp="322" pin="9"/><net_sink comp="110" pin=14"/></net>

<net id="347"><net_src comp="64" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="348"><net_src comp="161" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="349"><net_src comp="336" pin="9"/><net_sink comp="89" pin=14"/></net>

<net id="354"><net_src comp="68" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="110" pin="16"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="89" pin="16"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="132" pin="16"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="157" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="322" pin=8"/></net>

<net id="377"><net_src comp="161" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="380"><net_src comp="374" pin="1"/><net_sink comp="214" pin=3"/></net>

<net id="381"><net_src comp="374" pin="1"/><net_sink comp="235" pin=4"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="257" pin=5"/></net>

<net id="383"><net_src comp="374" pin="1"/><net_sink comp="280" pin=6"/></net>

<net id="384"><net_src comp="374" pin="1"/><net_sink comp="306" pin=7"/></net>

<net id="385"><net_src comp="374" pin="1"/><net_sink comp="336" pin=8"/></net>

<net id="389"><net_src comp="165" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="170" pin="5"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="399"><net_src comp="181" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="404"><net_src comp="157" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="322" pin=7"/></net>

<net id="410"><net_src comp="161" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="413"><net_src comp="407" pin="1"/><net_sink comp="235" pin=3"/></net>

<net id="414"><net_src comp="407" pin="1"/><net_sink comp="257" pin=4"/></net>

<net id="415"><net_src comp="407" pin="1"/><net_sink comp="280" pin=5"/></net>

<net id="416"><net_src comp="407" pin="1"/><net_sink comp="306" pin=6"/></net>

<net id="417"><net_src comp="407" pin="1"/><net_sink comp="336" pin=7"/></net>

<net id="421"><net_src comp="165" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="184" pin="5"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="431"><net_src comp="200" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="436"><net_src comp="157" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="322" pin=6"/></net>

<net id="442"><net_src comp="161" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="445"><net_src comp="439" pin="1"/><net_sink comp="257" pin=3"/></net>

<net id="446"><net_src comp="439" pin="1"/><net_sink comp="280" pin=4"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="306" pin=5"/></net>

<net id="448"><net_src comp="439" pin="1"/><net_sink comp="336" pin=6"/></net>

<net id="452"><net_src comp="165" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="204" pin="5"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="110" pin=4"/></net>

<net id="462"><net_src comp="221" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="89" pin=4"/></net>

<net id="467"><net_src comp="157" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="322" pin=5"/></net>

<net id="473"><net_src comp="161" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="476"><net_src comp="470" pin="1"/><net_sink comp="280" pin=3"/></net>

<net id="477"><net_src comp="470" pin="1"/><net_sink comp="306" pin=4"/></net>

<net id="478"><net_src comp="470" pin="1"/><net_sink comp="336" pin=5"/></net>

<net id="482"><net_src comp="165" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="225" pin="5"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="110" pin=6"/></net>

<net id="492"><net_src comp="243" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="89" pin=6"/></net>

<net id="497"><net_src comp="157" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="322" pin=4"/></net>

<net id="503"><net_src comp="161" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="506"><net_src comp="500" pin="1"/><net_sink comp="306" pin=3"/></net>

<net id="507"><net_src comp="500" pin="1"/><net_sink comp="336" pin=4"/></net>

<net id="511"><net_src comp="165" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="247" pin="5"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="110" pin=8"/></net>

<net id="521"><net_src comp="266" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="89" pin=8"/></net>

<net id="526"><net_src comp="157" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="528"><net_src comp="523" pin="1"/><net_sink comp="322" pin=3"/></net>

<net id="532"><net_src comp="161" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="535"><net_src comp="529" pin="1"/><net_sink comp="336" pin=3"/></net>

<net id="539"><net_src comp="165" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="270" pin="5"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="110" pin=10"/></net>

<net id="548"><net_src comp="290" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="89" pin=10"/></net>

<net id="553"><net_src comp="157" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="558"><net_src comp="161" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="563"><net_src comp="165" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="294" pin="5"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="110" pin=12"/></net>

<net id="572"><net_src comp="318" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="89" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: read_stream<32, 256> : s_axis_V_data_V | {1 2 3 4 5 6 7 8 }
	Port: read_stream<32, 256> : s_axis_V_keep_V | {1 2 3 4 5 6 7 8 }
	Port: read_stream<32, 256> : s_axis_V_last_V | {1 2 3 4 5 6 7 8 }
	Port: read_stream<32, 256> : acc_data_V_read | {2 }
  - Chain level:
	State 1
	State 2
	State 3
		zext_ln414_1 : 1
	State 4
		zext_ln414_2 : 1
	State 5
		zext_ln414_3 : 1
	State 6
		zext_ln414_4 : 1
	State 7
		zext_ln414_5 : 1
		p_Result_6 : 1
		tmp_5 : 1
		zext_ln414_6 : 2
		br_ln39 : 1
	State 8
		p_Result_7 : 1
		p_Result_2_7 : 1
		acc_keep_V_1 : 2
		acc_data_V_1 : 2
		acc_last_V_write_assign : 1
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		ret_ln44 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|
| Operation|        Functional Unit       |
|----------|------------------------------|
|   read   |        grp_read_fu_70        |
|          | acc_data_V_read_2_read_fu_80 |
|----------|------------------------------|
|          |          grp_fu_157          |
|extractvalue|          grp_fu_161          |
|          |          grp_fu_165          |
|----------|------------------------------|
|          |       p_Result_s_fu_170      |
|          |       p_Result_1_fu_184      |
|          |     p_Result_s_10_fu_204     |
|  partset |       p_Result_3_fu_225      |
|          |       p_Result_4_fu_247      |
|          |       p_Result_5_fu_270      |
|          |       p_Result_6_fu_294      |
|----------|------------------------------|
|          |       zext_ln414_fu_181      |
|          |      zext_ln414_1_fu_200     |
|          |      zext_ln414_2_fu_221     |
|   zext   |      zext_ln414_3_fu_243     |
|          |      zext_ln414_4_fu_266     |
|          |      zext_ln414_5_fu_290     |
|          |      zext_ln414_6_fu_318     |
|----------|------------------------------|
|          |          tmp_fu_194          |
|          |         tmp_1_fu_214         |
|          |         tmp_2_fu_235         |
|bitconcatenate|         tmp_3_fu_257         |
|          |         tmp_4_fu_280         |
|          |         tmp_5_fu_306         |
|          |       p_Result_7_fu_322      |
|          |      p_Result_2_7_fu_336     |
|----------|------------------------------|
|          |          mrv_fu_350          |
|insertvalue|         mrv_1_fu_356         |
|          |         mrv_2_fu_362         |
|----------|------------------------------|
|   Total  |                              |
|----------|------------------------------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      acc_data_V_1_reg_107     |   256  |
|      acc_keep_V_1_reg_86      |   32   |
|acc_last_V_write_assign_reg_128|    1   |
|       p_Result_1_reg_422      |   256  |
|       p_Result_3_reg_483      |   256  |
|       p_Result_4_reg_512      |   256  |
|       p_Result_5_reg_540      |   256  |
|       p_Result_6_reg_564      |   256  |
|     p_Result_s_10_reg_453     |   256  |
|       p_Result_s_reg_390      |   256  |
|      tmp_data_V_1_reg_401     |   32   |
|      tmp_data_V_2_reg_433     |   32   |
|      tmp_data_V_3_reg_464     |   32   |
|      tmp_data_V_4_reg_494     |   32   |
|      tmp_data_V_5_reg_523     |   32   |
|      tmp_data_V_6_reg_550     |   32   |
|       tmp_data_V_reg_368      |   32   |
|      tmp_keep_V_1_reg_407     |    4   |
|      tmp_keep_V_2_reg_439     |    4   |
|      tmp_keep_V_3_reg_470     |    4   |
|      tmp_keep_V_4_reg_500     |    4   |
|      tmp_keep_V_5_reg_529     |    4   |
|      tmp_keep_V_6_reg_555     |    4   |
|       tmp_keep_V_reg_374      |    4   |
|      tmp_last_V_1_reg_418     |    1   |
|      tmp_last_V_2_reg_449     |    1   |
|      tmp_last_V_3_reg_479     |    1   |
|      tmp_last_V_4_reg_508     |    1   |
|      tmp_last_V_5_reg_536     |    1   |
|      tmp_last_V_6_reg_560     |    1   |
|       tmp_last_V_reg_386      |    1   |
|      zext_ln414_1_reg_428     |   32   |
|      zext_ln414_2_reg_459     |   32   |
|      zext_ln414_3_reg_489     |   32   |
|      zext_ln414_4_reg_518     |   32   |
|      zext_ln414_5_reg_545     |   32   |
|      zext_ln414_6_reg_569     |   32   |
|       zext_ln414_reg_396      |   32   |
+-------------------------------+--------+
|             Total             |  2564  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |  2564  |
+-----------+--------+
|   Total   |  2564  |
+-----------+--------+
