#-----------------------------------------------------------
# Webtalk v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Sep 21 15:18:22 2021
# Process ID: 1467
# Current directory: /ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog
# Command line: wbtcv -mode batch -source /ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/xsim.dir/matmul/webtalk/xsim_webtalk.tcl -notrace
# Log file: /ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/webtalk.log
# Journal file: /ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/webtalk.jou
#-----------------------------------------------------------
source /ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/xsim.dir/matmul/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/xsim.dir/matmul/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Sep 21 15:18:26 2021. For additional details about this file, please refer to the WebTalk help file at /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 21 15:18:26 2021...
