Protel Design System Design Rule Check
PCB File : E:\Projects_Files\Projects\Altium_Projects\S6_Line\RL02\RL02.PcbDoc
Date     : 18.10.2017
Time     : 10:18:05

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=3mm) (Preferred=0.5mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=7mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.1mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-14(90.425mm,78.45mm) on Top Layer And Pad DD1-13(89.925mm,78.45mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-15(90.925mm,78.45mm) on Top Layer And Pad DD1-14(90.425mm,78.45mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-16(91.425mm,78.45mm) on Top Layer And Pad DD1-15(90.925mm,78.45mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-17(91.925mm,78.45mm) on Top Layer And Pad DD1-16(91.425mm,78.45mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-18(92.425mm,78.45mm) on Top Layer And Pad DD1-17(91.925mm,78.45mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-19(92.925mm,78.45mm) on Top Layer And Pad DD1-18(92.425mm,78.45mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-20(93.425mm,78.45mm) on Top Layer And Pad DD1-19(92.925mm,78.45mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-21(93.925mm,78.45mm) on Top Layer And Pad DD1-20(93.425mm,78.45mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-22(94.425mm,78.45mm) on Top Layer And Pad DD1-21(93.925mm,78.45mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-23(94.925mm,78.45mm) on Top Layer And Pad DD1-22(94.425mm,78.45mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-38(94.925mm,86.85mm) on Top Layer And Pad DD1-39(94.425mm,86.85mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-40(93.925mm,86.85mm) on Top Layer And Pad DD1-39(94.425mm,86.85mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-41(93.425mm,86.85mm) on Top Layer And Pad DD1-40(93.925mm,86.85mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-42(92.925mm,86.85mm) on Top Layer And Pad DD1-41(93.425mm,86.85mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-43(92.425mm,86.85mm) on Top Layer And Pad DD1-42(92.925mm,86.85mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-44(91.925mm,86.85mm) on Top Layer And Pad DD1-43(92.425mm,86.85mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-45(91.425mm,86.85mm) on Top Layer And Pad DD1-44(91.925mm,86.85mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-46(90.925mm,86.85mm) on Top Layer And Pad DD1-45(91.425mm,86.85mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-47(90.425mm,86.85mm) on Top Layer And Pad DD1-46(90.925mm,86.85mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-48(89.925mm,86.85mm) on Top Layer And Pad DD1-47(90.425mm,86.85mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-26(96.875mm,80.4mm) on Top Layer And Pad DD1-25(96.875mm,79.9mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-27(96.875mm,80.9mm) on Top Layer And Pad DD1-26(96.875mm,80.4mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-28(96.875mm,81.4mm) on Top Layer And Pad DD1-27(96.875mm,80.9mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-29(96.875mm,81.9mm) on Top Layer And Pad DD1-28(96.875mm,81.4mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-30(96.875mm,82.4mm) on Top Layer And Pad DD1-29(96.875mm,81.9mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-31(96.875mm,82.9mm) on Top Layer And Pad DD1-32(96.875mm,83.4mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-33(96.875mm,83.9mm) on Top Layer And Pad DD1-32(96.875mm,83.4mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-34(96.875mm,84.4mm) on Top Layer And Pad DD1-33(96.875mm,83.9mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-35(96.875mm,84.9mm) on Top Layer And Pad DD1-34(96.875mm,84.4mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-36(96.875mm,85.4mm) on Top Layer And Pad DD1-35(96.875mm,84.9mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-31(96.875mm,82.9mm) on Top Layer And Pad DD1-30(96.875mm,82.4mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-7(88.475mm,82.4mm) on Top Layer And Pad DD1-8(88.475mm,81.9mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-9(88.475mm,81.4mm) on Top Layer And Pad DD1-8(88.475mm,81.9mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-10(88.475mm,80.9mm) on Top Layer And Pad DD1-9(88.475mm,81.4mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-11(88.475mm,80.4mm) on Top Layer And Pad DD1-10(88.475mm,80.9mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-12(88.475mm,79.9mm) on Top Layer And Pad DD1-11(88.475mm,80.4mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-24(95.425mm,78.45mm) on Top Layer And Pad DD1-23(94.925mm,78.45mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-2(88.475mm,84.9mm) on Top Layer And Pad DD1-1(88.475mm,85.4mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-3(88.475mm,84.4mm) on Top Layer And Pad DD1-2(88.475mm,84.9mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-4(88.475mm,83.9mm) on Top Layer And Pad DD1-3(88.475mm,84.4mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-5(88.475mm,83.4mm) on Top Layer And Pad DD1-4(88.475mm,83.9mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-6(88.475mm,82.9mm) on Top Layer And Pad DD1-5(88.475mm,83.4mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-38(94.925mm,86.85mm) on Top Layer And Pad DD1-37(95.425mm,86.85mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.1mm) Between Pad DD1-7(88.475mm,82.4mm) on Top Layer And Pad DD1-6(88.475mm,82.9mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.1mm) Between Pad R14-1(109.925mm,56.075mm) on Top Layer And Pad R13-1(109.925mm,54.1mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.1mm) Between Pad R14-2(112.825mm,56.075mm) on Top Layer And Pad R13-2(112.825mm,54.1mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
Rule Violations :46

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (82.069mm,84.414mm) on Top Overlay And Pad C10-1(82.069mm,83.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (82.069mm,84.388mm) on Top Overlay And Pad C10-2(82.069mm,85.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (82.069mm,80.736mm) on Top Overlay And Pad C9-1(82.069mm,81.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (82.069mm,80.762mm) on Top Overlay And Pad C9-2(82.069mm,79.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (118.75mm,81.439mm) on Top Overlay And Pad C2-1(118.75mm,80.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (118.75mm,81.413mm) on Top Overlay And Pad C2-2(118.75mm,82.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (120.55mm,81.439mm) on Top Overlay And Pad C4-1(120.55mm,80.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (120.55mm,81.413mm) on Top Overlay And Pad C4-2(120.55mm,82.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (105.525mm,85.536mm) on Top Overlay And Pad C1-1(105.525mm,86.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (105.525mm,85.562mm) on Top Overlay And Pad C1-2(105.525mm,84.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (107mm,89.114mm) on Top Overlay And Pad C3-1(107mm,88.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (107mm,89.088mm) on Top Overlay And Pad C3-2(107mm,89.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (84.625mm,58.286mm) on Top Overlay And Pad C18-1(84.625mm,59.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (84.625mm,58.312mm) on Top Overlay And Pad C18-2(84.625mm,57.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Arc (118.718mm,51.636mm) on Top Overlay And Pad VD8-2(118.718mm,52.906mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Arc (118.718mm,51.636mm) on Top Overlay And Pad VD8-1(118.718mm,50.366mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Arc (118.718mm,51.636mm) on Top Overlay And Pad VD8-2(118.718mm,52.906mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Arc (118.718mm,51.636mm) on Top Overlay And Pad VD8-1(118.718mm,50.366mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (109.539mm,64.525mm) on Top Overlay And Pad C22-1(108.675mm,64.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (109.513mm,64.525mm) on Top Overlay And Pad C22-2(110.375mm,64.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Arc (108.206mm,65.459mm) on Top Overlay And Pad C22-1(108.675mm,64.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (106.4mm,70.639mm) on Top Overlay And Pad C19-1(106.4mm,69.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (106.4mm,70.613mm) on Top Overlay And Pad C19-2(106.4mm,71.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (103.875mm,92.436mm) on Top Overlay And Pad C12-1(103.875mm,93.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (103.875mm,92.462mm) on Top Overlay And Pad C12-2(103.875mm,91.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (93.525mm,92.411mm) on Top Overlay And Pad C11-1(93.525mm,93.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (93.525mm,92.437mm) on Top Overlay And Pad C11-2(93.525mm,91.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (102.086mm,85.575mm) on Top Overlay And Pad C7-1(102.95mm,85.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (102.112mm,85.575mm) on Top Overlay And Pad C7-2(101.25mm,85.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (88mm,50.964mm) on Bottom Overlay And Pad C14-1(88mm,50.1mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (88mm,50.938mm) on Bottom Overlay And Pad C14-2(88mm,51.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (99.636mm,59.8mm) on Bottom Overlay And Pad C17-1(100.5mm,59.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (99.662mm,59.8mm) on Bottom Overlay And Pad C17-2(98.8mm,59.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (91.9mm,80.589mm) on Bottom Overlay And Pad C23-1(91.9mm,79.725mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (91.9mm,80.563mm) on Bottom Overlay And Pad C23-2(91.9mm,81.425mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (93.425mm,80.563mm) on Bottom Overlay And Pad C8-1(93.425mm,81.427mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (93.425mm,80.589mm) on Bottom Overlay And Pad C8-2(93.425mm,79.727mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (91.925mm,86.239mm) on Bottom Overlay And Pad C5-1(91.925mm,85.375mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (91.925mm,86.213mm) on Bottom Overlay And Pad C5-2(91.925mm,87.075mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (89.289mm,81.925mm) on Bottom Overlay And Pad C6-1(88.425mm,81.925mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (89.263mm,81.925mm) on Bottom Overlay And Pad C6-2(90.125mm,81.925mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (81.412mm,108.548mm)(109.912mm,108.548mm) on Top Overlay And Pad K1-1(83.312mm,109.848mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (81.412mm,118.648mm)(109.912mm,118.648mm) on Top Overlay And Pad K1-2(83.312mm,117.348mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (81.412mm,118.648mm)(109.912mm,118.648mm) on Top Overlay And Pad K1-12(102.212mm,117.348mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (81.412mm,108.548mm)(109.912mm,108.548mm) on Top Overlay And Pad K1-11(105.412mm,109.848mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (109.912mm,108.548mm)(109.912mm,118.648mm) on Top Overlay And Pad K1-14(108.612mm,117.348mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (81.412mm,118.648mm)(109.912mm,118.648mm) on Top Overlay And Pad K1-14(108.612mm,117.348mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (81.412mm,97.753mm)(109.912mm,97.753mm) on Top Overlay And Pad K2-1(83.312mm,99.053mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (81.412mm,107.853mm)(109.912mm,107.853mm) on Top Overlay And Pad K2-2(83.312mm,106.553mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (81.412mm,107.853mm)(109.912mm,107.853mm) on Top Overlay And Pad K2-12(102.212mm,106.553mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (81.412mm,97.753mm)(109.912mm,97.753mm) on Top Overlay And Pad K2-11(105.412mm,99.053mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (109.912mm,97.753mm)(109.912mm,107.853mm) on Top Overlay And Pad K2-14(108.612mm,106.553mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (81.412mm,107.853mm)(109.912mm,107.853mm) on Top Overlay And Pad K2-14(108.612mm,106.553mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Text "VT1" (109.45mm,58.825mm) on Top Overlay And Pad VT1-2(105.525mm,56.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (81.419mm,82.875mm)(81.419mm,85.925mm) on Top Overlay And Pad C10-2(82.069mm,85.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (82.717mm,82.877mm)(82.717mm,85.925mm) on Top Overlay And Pad C10-2(82.069mm,85.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (81.419mm,82.875mm)(81.419mm,85.925mm) on Top Overlay And Pad C10-1(82.069mm,83.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (82.717mm,82.877mm)(82.717mm,85.925mm) on Top Overlay And Pad C10-1(82.069mm,83.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (86.269mm,80.175mm)(86.369mm,80.175mm) on Top Overlay And Pad QR1-2(84.769mm,80.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (83.169mm,80.175mm)(83.269mm,80.175mm) on Top Overlay And Pad QR1-2(84.769mm,80.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Text "QR1" (83.794mm,78.475mm) on Top Overlay And Pad QR1-2(84.769mm,80.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (86.269mm,85.175mm)(86.369mm,85.175mm) on Top Overlay And Pad QR1-1(84.769mm,84.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (83.169mm,85.175mm)(83.269mm,85.175mm) on Top Overlay And Pad QR1-1(84.769mm,84.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (82.719mm,79.225mm)(82.719mm,82.275mm) on Top Overlay And Pad C9-2(82.069mm,79.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (81.422mm,79.225mm)(81.422mm,82.273mm) on Top Overlay And Pad C9-2(82.069mm,79.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (82.719mm,79.225mm)(82.719mm,82.275mm) on Top Overlay And Pad C9-1(82.069mm,81.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (81.422mm,79.225mm)(81.422mm,82.273mm) on Top Overlay And Pad C9-1(82.069mm,81.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Text "DD2" (98.825mm,78.675mm) on Top Overlay And Pad DD1-25(96.875mm,79.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Text "DD2" (98.825mm,78.675mm) on Top Overlay And Pad DD1-26(96.875mm,80.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (116.55mm,80.175mm)(116.55mm,82.825mm) on Top Overlay And Pad R4-2(117.2mm,82.274mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (116.55mm,82.825mm)(117.85mm,82.825mm) on Top Overlay And Pad R4-2(117.2mm,82.274mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (117.85mm,80.175mm)(117.85mm,82.825mm) on Top Overlay And Pad R4-2(117.2mm,82.274mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (116.55mm,80.175mm)(116.55mm,82.825mm) on Top Overlay And Pad R4-1(117.2mm,80.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (116.55mm,80.175mm)(117.85mm,80.175mm) on Top Overlay And Pad R4-1(117.2mm,80.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (117.85mm,80.175mm)(117.85mm,82.825mm) on Top Overlay And Pad R4-1(117.2mm,80.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (118.1mm,79.9mm)(118.1mm,82.95mm) on Top Overlay And Pad C2-2(118.75mm,82.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (119.398mm,79.902mm)(119.398mm,82.95mm) on Top Overlay And Pad C2-2(118.75mm,82.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (118.1mm,79.9mm)(118.1mm,82.95mm) on Top Overlay And Pad C2-1(118.75mm,80.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (119.398mm,79.902mm)(119.398mm,82.95mm) on Top Overlay And Pad C2-1(118.75mm,80.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Pad DD2-1(99.985mm,75.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (121.575mm,80.175mm)(121.575mm,82.825mm) on Top Overlay And Pad R8-2(122.225mm,82.274mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (122.875mm,80.175mm)(122.875mm,82.825mm) on Top Overlay And Pad R8-2(122.225mm,82.274mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (121.575mm,82.825mm)(122.875mm,82.825mm) on Top Overlay And Pad R8-2(122.225mm,82.274mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (121.575mm,80.175mm)(121.575mm,82.825mm) on Top Overlay And Pad R8-1(122.225mm,80.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (122.875mm,80.175mm)(122.875mm,82.825mm) on Top Overlay And Pad R8-1(122.225mm,80.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (121.575mm,80.175mm)(122.875mm,80.175mm) on Top Overlay And Pad R8-1(122.225mm,80.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (121.198mm,79.902mm)(121.198mm,82.95mm) on Top Overlay And Pad C4-2(120.55mm,82.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (119.9mm,79.9mm)(119.9mm,82.95mm) on Top Overlay And Pad C4-2(120.55mm,82.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (121.198mm,79.902mm)(121.198mm,82.95mm) on Top Overlay And Pad C4-1(120.55mm,80.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (119.9mm,79.9mm)(119.9mm,82.95mm) on Top Overlay And Pad C4-1(120.55mm,80.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (108.775mm,81.075mm)(108.775mm,82.375mm) on Top Overlay And Pad R1-2(108.224mm,81.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (106.125mm,81.075mm)(108.775mm,81.075mm) on Top Overlay And Pad R1-2(108.224mm,81.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (106.125mm,82.375mm)(108.775mm,82.375mm) on Top Overlay And Pad R1-2(108.224mm,81.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (106.125mm,81.075mm)(106.125mm,82.375mm) on Top Overlay And Pad R1-1(106.675mm,81.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (106.125mm,81.075mm)(108.775mm,81.075mm) on Top Overlay And Pad R1-1(106.675mm,81.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (106.125mm,82.375mm)(108.775mm,82.375mm) on Top Overlay And Pad R1-1(106.675mm,81.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (104.877mm,84.025mm)(104.877mm,87.073mm) on Top Overlay And Pad C1-2(105.525mm,84.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (106.175mm,84.025mm)(106.175mm,87.075mm) on Top Overlay And Pad C1-2(105.525mm,84.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (104.877mm,84.025mm)(104.877mm,87.073mm) on Top Overlay And Pad C1-1(105.525mm,86.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (106.175mm,84.025mm)(106.175mm,87.075mm) on Top Overlay And Pad C1-1(105.525mm,86.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (106.45mm,84.325mm)(106.45mm,86.975mm) on Top Overlay And Pad R3-2(107.1mm,84.876mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (107.75mm,84.325mm)(107.75mm,86.975mm) on Top Overlay And Pad R3-2(107.1mm,84.876mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (106.45mm,84.325mm)(107.75mm,84.325mm) on Top Overlay And Pad R3-2(107.1mm,84.876mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (106.45mm,84.325mm)(106.45mm,86.975mm) on Top Overlay And Pad R3-1(107.1mm,86.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (107.75mm,84.325mm)(107.75mm,86.975mm) on Top Overlay And Pad R3-1(107.1mm,86.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (106.45mm,86.975mm)(107.75mm,86.975mm) on Top Overlay And Pad R3-1(107.1mm,86.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (106.35mm,87.575mm)(106.35mm,90.625mm) on Top Overlay And Pad C3-2(107mm,89.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (107.648mm,87.577mm)(107.648mm,90.625mm) on Top Overlay And Pad C3-2(107mm,89.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (106.35mm,87.575mm)(106.35mm,90.625mm) on Top Overlay And Pad C3-1(107mm,88.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (107.648mm,87.577mm)(107.648mm,90.625mm) on Top Overlay And Pad C3-1(107mm,88.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (104.7mm,94.151mm)(104.7mm,96.801mm) on Top Overlay And Pad R5-2(105.35mm,96.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (106mm,94.151mm)(106mm,96.801mm) on Top Overlay And Pad R5-2(105.35mm,96.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (104.7mm,96.801mm)(106mm,96.801mm) on Top Overlay And Pad R5-2(105.35mm,96.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (104.7mm,94.151mm)(104.7mm,96.801mm) on Top Overlay And Pad R5-1(105.35mm,94.701mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (106mm,94.151mm)(106mm,96.801mm) on Top Overlay And Pad R5-1(105.35mm,94.701mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (104.7mm,94.151mm)(106mm,94.151mm) on Top Overlay And Pad R5-1(105.35mm,94.701mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Track (108.425mm,90.85mm)(108.575mm,90.85mm) on Top Overlay And Pad VD5-2(107.907mm,91.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (107.975mm,90.4mm)(108.425mm,90.85mm) on Top Overlay And Pad VD5-2(107.907mm,91.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (108.415mm,92.487mm)(108.415mm,93.503mm) on Top Overlay And Pad VD5-2(107.907mm,91.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (105.367mm,92.487mm)(105.367mm,93.503mm) on Top Overlay And Pad VD5-1(105.875mm,91.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Text "R1" (106.875mm,80.025mm) on Top Overlay And Pad FU2-1(107.575mm,78.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (83.977mm,56.775mm)(83.977mm,59.823mm) on Top Overlay And Pad C18-2(84.625mm,57.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (85.275mm,56.775mm)(85.275mm,59.825mm) on Top Overlay And Pad C18-2(84.625mm,57.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (83.977mm,56.775mm)(83.977mm,59.823mm) on Top Overlay And Pad C18-1(84.625mm,59.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (85.275mm,56.775mm)(85.275mm,59.825mm) on Top Overlay And Pad C18-1(84.625mm,59.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Text "VD13" (82.575mm,62.6mm) on Top Overlay And Pad VD13-1(83.975mm,63.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (83.375mm,62.525mm)(83.375mm,62.8mm) on Top Overlay And Pad VD13-1(83.975mm,63.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Track (85.39mm,63.086mm)(85.39mm,64.864mm) on Top Overlay And Pad VD13-1(83.975mm,63.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (83.375mm,65.15mm)(83.375mm,65.425mm) on Top Overlay And Pad VD13-1(83.975mm,63.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Track (86.66mm,63.086mm)(86.66mm,64.864mm) on Top Overlay And Pad VD13-2(88.075mm,63.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (88.675mm,62.525mm)(88.675mm,62.8mm) on Top Overlay And Pad VD13-2(88.075mm,63.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (88.675mm,65.15mm)(88.675mm,65.425mm) on Top Overlay And Pad VD13-2(88.075mm,63.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Track (85.39mm,64.864mm)(86.66mm,63.975mm) on Top Overlay And Pad VD13-2(88.075mm,63.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Track (85.39mm,63.086mm)(86.66mm,63.975mm) on Top Overlay And Pad VD13-2(88.075mm,63.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (87.15mm,60.8mm)(87.15mm,62.1mm) on Top Overlay And Pad R18-2(87.701mm,61.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (87.15mm,60.8mm)(89.8mm,60.8mm) on Top Overlay And Pad R18-2(87.701mm,61.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (87.15mm,62.1mm)(89.8mm,62.1mm) on Top Overlay And Pad R18-2(87.701mm,61.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (89.8mm,60.8mm)(89.8mm,62.1mm) on Top Overlay And Pad R18-1(89.25mm,61.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (87.15mm,60.8mm)(89.8mm,60.8mm) on Top Overlay And Pad R18-1(89.25mm,61.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (87.15mm,62.1mm)(89.8mm,62.1mm) on Top Overlay And Pad R18-1(89.25mm,61.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Text "R15" (114.875mm,49.975mm) on Top Overlay And Pad R15-2(116.05mm,50mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (119.712mm,53.942mm)(120.728mm,53.942mm) on Top Overlay And Pad VD11-2(118.95mm,54.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (119.712mm,56.99mm)(120.728mm,56.99mm) on Top Overlay And Pad VD11-1(118.95mm,56.482mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (115.462mm,53.942mm)(116.478mm,53.942mm) on Top Overlay And Pad VT2-2(114.7mm,54.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (115.462mm,56.99mm)(116.478mm,56.99mm) on Top Overlay And Pad VT2-1(114.7mm,56.482mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (121.65mm,49.975mm)(121.65mm,52.625mm) on Top Overlay And Pad R9-2(122.3mm,50.526mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (122.95mm,49.975mm)(122.95mm,52.625mm) on Top Overlay And Pad R9-2(122.3mm,50.526mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (121.65mm,49.975mm)(122.95mm,49.975mm) on Top Overlay And Pad R9-2(122.3mm,50.526mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (121.65mm,49.975mm)(121.65mm,52.625mm) on Top Overlay And Pad R9-1(122.3mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (122.95mm,49.975mm)(122.95mm,52.625mm) on Top Overlay And Pad R9-1(122.3mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (121.65mm,52.625mm)(122.95mm,52.625mm) on Top Overlay And Pad R9-1(122.3mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Text "VD12" (109.875mm,48.95mm) on Top Overlay And Pad VD12-3(110.8mm,51mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Text "R15" (114.875mm,49.975mm) on Top Overlay And Pad VD12-2(113.111mm,52.016mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (111.333mm,52.524mm)(112.349mm,52.524mm) on Top Overlay And Pad VD12-2(113.111mm,52.016mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Text "R15" (114.875mm,49.975mm) on Top Overlay And Pad VD12-1(113.111mm,49.984mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (111.333mm,49.476mm)(112.349mm,49.476mm) on Top Overlay And Pad VD12-1(113.111mm,49.984mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Track (87.15mm,60.8mm)(89.8mm,60.8mm) on Top Overlay And Pad DA1-2(89.27mm,59.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Track (87.15mm,60.8mm)(89.8mm,60.8mm) on Top Overlay And Pad DA1-3(88mm,59.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (86.55mm,49.275mm)(86.55mm,51.925mm) on Top Overlay And Pad R19-2(87.2mm,51.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (87.85mm,49.275mm)(87.85mm,51.925mm) on Top Overlay And Pad R19-2(87.2mm,51.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (86.55mm,51.925mm)(87.85mm,51.925mm) on Top Overlay And Pad R19-2(87.2mm,51.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (86.55mm,49.275mm)(86.55mm,51.925mm) on Top Overlay And Pad R19-1(87.2mm,49.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (87.85mm,49.275mm)(87.85mm,51.925mm) on Top Overlay And Pad R19-1(87.2mm,49.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (86.55mm,49.275mm)(87.85mm,49.275mm) on Top Overlay And Pad R19-1(87.2mm,49.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (88.1mm,49.275mm)(88.1mm,51.925mm) on Top Overlay And Pad R20-2(88.75mm,51.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (88.1mm,51.925mm)(89.4mm,51.925mm) on Top Overlay And Pad R20-2(88.75mm,51.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (89.4mm,49.275mm)(89.4mm,51.925mm) on Top Overlay And Pad R20-2(88.75mm,51.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (88.1mm,49.275mm)(88.1mm,51.925mm) on Top Overlay And Pad R20-1(88.75mm,49.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (88.1mm,49.275mm)(89.4mm,49.275mm) on Top Overlay And Pad R20-1(88.75mm,49.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (89.4mm,49.275mm)(89.4mm,51.925mm) on Top Overlay And Pad R20-1(88.75mm,49.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (108.002mm,63.877mm)(111.05mm,63.877mm) on Top Overlay And Pad C22-2(110.375mm,64.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (108mm,65.175mm)(111.05mm,65.175mm) on Top Overlay And Pad C22-2(110.375mm,64.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (108.002mm,63.877mm)(111.05mm,63.877mm) on Top Overlay And Pad C22-1(108.675mm,64.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (108mm,65.175mm)(111.05mm,65.175mm) on Top Overlay And Pad C22-1(108.675mm,64.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (107.925mm,61.75mm)(107.925mm,63.55mm) on Top Overlay And Pad C21-2(108.675mm,62.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (107.925mm,61.75mm)(111.225mm,61.75mm) on Top Overlay And Pad C21-2(108.675mm,62.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (107.925mm,63.55mm)(111.225mm,63.55mm) on Top Overlay And Pad C21-2(108.675mm,62.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (111.225mm,61.75mm)(111.225mm,63.55mm) on Top Overlay And Pad C21-1(110.475mm,62.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (107.925mm,61.75mm)(111.225mm,61.75mm) on Top Overlay And Pad C21-1(110.475mm,62.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (107.925mm,63.55mm)(111.225mm,63.55mm) on Top Overlay And Pad C21-1(110.475mm,62.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (111.171mm,65.925mm)(111.171mm,70.225mm) on Top Overlay And Pad DA2-3(110.575mm,66.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (108.101mm,65.916mm)(111.149mm,65.916mm) on Top Overlay And Pad DA2-3(110.575mm,66.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (111.171mm,65.925mm)(111.171mm,70.225mm) on Top Overlay And Pad DA2-4(110.575mm,69.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (108.101mm,70.234mm)(111.149mm,70.234mm) on Top Overlay And Pad DA2-4(110.575mm,69.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (108.079mm,65.925mm)(108.079mm,70.225mm) on Top Overlay And Pad DA2-1(108.675mm,66.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (108.101mm,65.916mm)(111.149mm,65.916mm) on Top Overlay And Pad DA2-1(108.675mm,66.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (108.079mm,65.925mm)(108.079mm,70.225mm) on Top Overlay And Pad DA2-5(108.675mm,69.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (108.101mm,70.234mm)(111.149mm,70.234mm) on Top Overlay And Pad DA2-5(108.675mm,69.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (108.101mm,65.916mm)(111.149mm,65.916mm) on Top Overlay And Pad DA2-2(109.625mm,66.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (110.525mm,70.675mm)(110.525mm,73.325mm) on Top Overlay And Pad R22-2(111.175mm,71.226mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (110.525mm,70.675mm)(111.825mm,70.675mm) on Top Overlay And Pad R22-2(111.175mm,71.226mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (111.825mm,70.675mm)(111.825mm,73.325mm) on Top Overlay And Pad R22-2(111.175mm,71.226mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (110.525mm,70.675mm)(110.525mm,73.325mm) on Top Overlay And Pad R22-1(111.175mm,72.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (110.525mm,73.325mm)(111.825mm,73.325mm) on Top Overlay And Pad R22-1(111.175mm,72.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (111.825mm,70.675mm)(111.825mm,73.325mm) on Top Overlay And Pad R22-1(111.175mm,72.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (107.625mm,70.575mm)(110.275mm,70.575mm) on Top Overlay And Pad R21-2(108.176mm,71.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (107.625mm,71.875mm)(110.275mm,71.875mm) on Top Overlay And Pad R21-2(108.176mm,71.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (107.625mm,70.575mm)(107.625mm,71.875mm) on Top Overlay And Pad R21-2(108.176mm,71.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (110.275mm,70.575mm)(110.275mm,71.875mm) on Top Overlay And Pad R21-1(109.725mm,71.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (107.625mm,70.575mm)(110.275mm,70.575mm) on Top Overlay And Pad R21-1(109.725mm,71.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (107.625mm,71.875mm)(110.275mm,71.875mm) on Top Overlay And Pad R21-1(109.725mm,71.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (107.048mm,69.102mm)(107.048mm,72.15mm) on Top Overlay And Pad C19-2(106.4mm,71.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (105.75mm,69.1mm)(105.75mm,72.15mm) on Top Overlay And Pad C19-2(106.4mm,71.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (107.048mm,69.102mm)(107.048mm,72.15mm) on Top Overlay And Pad C19-1(106.4mm,69.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (105.75mm,69.1mm)(105.75mm,72.15mm) on Top Overlay And Pad C19-1(106.4mm,69.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (104.8mm,87.825mm)(104.8mm,90.475mm) on Top Overlay And Pad R7-2(105.45mm,89.924mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (106.1mm,87.825mm)(106.1mm,90.475mm) on Top Overlay And Pad R7-2(105.45mm,89.924mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (104.8mm,90.475mm)(106.1mm,90.475mm) on Top Overlay And Pad R7-2(105.45mm,89.924mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (104.8mm,87.825mm)(104.8mm,90.475mm) on Top Overlay And Pad R7-1(105.45mm,88.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (106.1mm,87.825mm)(106.1mm,90.475mm) on Top Overlay And Pad R7-1(105.45mm,88.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (104.8mm,87.825mm)(106.1mm,87.825mm) on Top Overlay And Pad R7-1(105.45mm,88.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (103.227mm,90.925mm)(103.227mm,93.973mm) on Top Overlay And Pad C12-2(103.875mm,91.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (104.525mm,90.925mm)(104.525mm,93.975mm) on Top Overlay And Pad C12-2(103.875mm,91.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (103.227mm,90.925mm)(103.227mm,93.973mm) on Top Overlay And Pad C12-1(103.875mm,93.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (104.525mm,90.925mm)(104.525mm,93.975mm) on Top Overlay And Pad C12-1(103.875mm,93.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (98.15mm,93.7mm)(99.45mm,93.7mm) on Top Overlay And Pad R12-2(98.8mm,93.149mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (98.15mm,91.05mm)(98.15mm,93.7mm) on Top Overlay And Pad R12-2(98.8mm,93.149mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (99.45mm,91.05mm)(99.45mm,93.7mm) on Top Overlay And Pad R12-2(98.8mm,93.149mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (98.15mm,91.05mm)(99.45mm,91.05mm) on Top Overlay And Pad R12-1(98.8mm,91.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (98.15mm,91.05mm)(98.15mm,93.7mm) on Top Overlay And Pad R12-1(98.8mm,91.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (99.45mm,91.05mm)(99.45mm,93.7mm) on Top Overlay And Pad R12-1(98.8mm,91.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (92.877mm,90.9mm)(92.877mm,93.948mm) on Top Overlay And Pad C11-2(93.525mm,91.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (94.175mm,90.9mm)(94.175mm,93.95mm) on Top Overlay And Pad C11-2(93.525mm,91.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (92.877mm,90.9mm)(92.877mm,93.948mm) on Top Overlay And Pad C11-1(93.525mm,93.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (94.175mm,90.9mm)(94.175mm,93.95mm) on Top Overlay And Pad C11-1(93.525mm,93.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (91.275mm,89.5mm)(91.275mm,92.15mm) on Top Overlay And Pad R10-2(91.925mm,91.599mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (92.575mm,89.5mm)(92.575mm,92.15mm) on Top Overlay And Pad R10-2(91.925mm,91.599mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (91.275mm,92.15mm)(92.575mm,92.15mm) on Top Overlay And Pad R10-2(91.925mm,91.599mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (91.275mm,89.5mm)(91.275mm,92.15mm) on Top Overlay And Pad R10-1(91.925mm,90.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (92.575mm,89.5mm)(92.575mm,92.15mm) on Top Overlay And Pad R10-1(91.925mm,90.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (91.275mm,89.5mm)(92.575mm,89.5mm) on Top Overlay And Pad R10-1(91.925mm,90.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (100.575mm,84.925mm)(103.625mm,84.925mm) on Top Overlay And Pad C7-2(101.25mm,85.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (100.575mm,86.223mm)(103.623mm,86.223mm) on Top Overlay And Pad C7-2(101.25mm,85.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (100.575mm,84.925mm)(103.625mm,84.925mm) on Top Overlay And Pad C7-1(102.95mm,85.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (100.575mm,86.223mm)(103.623mm,86.223mm) on Top Overlay And Pad C7-1(102.95mm,85.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Track (107.605mm,76.285mm)(107.605mm,78.065mm) on Bottom Overlay And Pad R27-2(108.325mm,77.175mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (107.605mm,76.285mm)(110.945mm,76.285mm) on Bottom Overlay And Pad R27-2(108.325mm,77.175mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (107.605mm,78.065mm)(110.945mm,78.065mm) on Bottom Overlay And Pad R27-2(108.325mm,77.175mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Track (110.945mm,76.285mm)(110.945mm,78.065mm) on Bottom Overlay And Pad R27-1(110.225mm,77.175mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (107.605mm,76.285mm)(110.945mm,76.285mm) on Bottom Overlay And Pad R27-1(110.225mm,77.175mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (107.605mm,78.065mm)(110.945mm,78.065mm) on Bottom Overlay And Pad R27-1(110.225mm,77.175mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Track (90.185mm,114.528mm)(90.947mm,114.528mm) on Bottom Overlay And Pad VD14-1(88.9mm,115.076mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Track (90.185mm,113.512mm)(90.185mm,114.528mm) on Bottom Overlay And Pad VD14-1(88.9mm,115.076mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (90.185mm,113.512mm)(90.185mm,114.528mm) on Bottom Overlay And Pad VT3-2(90.693mm,112.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (93.233mm,113.512mm)(93.233mm,114.528mm) on Bottom Overlay And Pad VT3-1(92.725mm,112.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (93.275mm,110.35mm)(93.275mm,111.65mm) on Bottom Overlay And Pad R24-2(92.724mm,111mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (90.625mm,110.35mm)(93.275mm,110.35mm) on Bottom Overlay And Pad R24-2(92.724mm,111mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (90.625mm,111.65mm)(93.275mm,111.65mm) on Bottom Overlay And Pad R24-2(92.724mm,111mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (90.625mm,110.35mm)(90.625mm,111.65mm) on Bottom Overlay And Pad R24-1(91.175mm,111mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (90.625mm,110.35mm)(93.275mm,110.35mm) on Bottom Overlay And Pad R24-1(91.175mm,111mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (90.625mm,111.65mm)(93.275mm,111.65mm) on Bottom Overlay And Pad R24-1(91.175mm,111mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (92.075mm,109.975mm)(93.375mm,109.975mm) on Bottom Overlay And Pad R23-2(92.725mm,109.424mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (93.375mm,107.325mm)(93.375mm,109.975mm) on Bottom Overlay And Pad R23-2(92.725mm,109.424mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (92.075mm,107.325mm)(92.075mm,109.975mm) on Bottom Overlay And Pad R23-2(92.725mm,109.424mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (92.075mm,107.325mm)(93.375mm,107.325mm) on Bottom Overlay And Pad R23-1(92.725mm,107.875mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (93.375mm,107.325mm)(93.375mm,109.975mm) on Bottom Overlay And Pad R23-1(92.725mm,107.875mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (92.075mm,107.325mm)(92.075mm,109.975mm) on Bottom Overlay And Pad R23-1(92.725mm,107.875mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Text "VT4" (92.9mm,105.825mm) on Bottom Overlay And Pad VT4-3(91.85mm,104.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (90.326mm,103.251mm)(90.326mm,104.267mm) on Bottom Overlay And Pad VT4-2(90.834mm,102.489mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (93.374mm,103.251mm)(93.374mm,104.267mm) on Bottom Overlay And Pad VT4-1(92.866mm,102.489mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (90.775mm,100.05mm)(93.425mm,100.05mm) on Bottom Overlay And Pad R26-2(92.874mm,100.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (90.775mm,101.35mm)(93.425mm,101.35mm) on Bottom Overlay And Pad R26-2(92.874mm,100.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (93.425mm,100.05mm)(93.425mm,101.35mm) on Bottom Overlay And Pad R26-2(92.874mm,100.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (90.775mm,100.05mm)(90.775mm,101.35mm) on Bottom Overlay And Pad R26-1(91.325mm,100.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (90.775mm,100.05mm)(93.425mm,100.05mm) on Bottom Overlay And Pad R26-1(91.325mm,100.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (90.775mm,101.35mm)(93.425mm,101.35mm) on Bottom Overlay And Pad R26-1(91.325mm,100.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (92.225mm,97.025mm)(92.225mm,99.675mm) on Bottom Overlay And Pad R25-2(92.875mm,99.124mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (92.225mm,99.675mm)(93.525mm,99.675mm) on Bottom Overlay And Pad R25-2(92.875mm,99.124mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (93.525mm,97.025mm)(93.525mm,99.675mm) on Bottom Overlay And Pad R25-2(92.875mm,99.124mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (92.225mm,97.025mm)(92.225mm,99.675mm) on Bottom Overlay And Pad R25-1(92.875mm,97.575mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (92.225mm,97.025mm)(93.525mm,97.025mm) on Bottom Overlay And Pad R25-1(92.875mm,97.575mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (93.525mm,97.025mm)(93.525mm,99.675mm) on Bottom Overlay And Pad R25-1(92.875mm,97.575mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.75mm,53.375mm)(109.75mm,53.65mm) on Bottom Overlay And Pad VD9-1(110.35mm,54.825mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.75mm,56mm)(109.75mm,56.275mm) on Bottom Overlay And Pad VD9-1(110.35mm,54.825mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Track (111.765mm,53.936mm)(111.765mm,55.714mm) on Bottom Overlay And Pad VD9-1(110.35mm,54.825mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (115.05mm,53.375mm)(115.05mm,53.65mm) on Bottom Overlay And Pad VD9-2(114.45mm,54.825mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (115.05mm,56mm)(115.05mm,56.275mm) on Bottom Overlay And Pad VD9-2(114.45mm,54.825mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Track (113.035mm,53.936mm)(113.035mm,55.714mm) on Bottom Overlay And Pad VD9-2(114.45mm,54.825mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Track (111.765mm,53.936mm)(113.035mm,54.825mm) on Bottom Overlay And Pad VD9-2(114.45mm,54.825mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Track (111.765mm,55.714mm)(113.035mm,54.825mm) on Bottom Overlay And Pad VD9-2(114.45mm,54.825mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Track (120.45mm,54.55mm)(121.35mm,54.55mm) on Bottom Overlay And Pad C13-1(122.35mm,55.45mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Track (120.45mm,56.35mm)(121.35mm,56.35mm) on Bottom Overlay And Pad C13-1(122.35mm,55.45mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Track (120.45mm,54.55mm)(121.35mm,54.55mm) on Bottom Overlay And Pad C13-2(119.45mm,55.45mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Track (120.45mm,56.35mm)(121.35mm,56.35mm) on Bottom Overlay And Pad C13-2(119.45mm,55.45mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (90.56mm,54.655mm)(90.56mm,57.995mm) on Bottom Overlay And Pad R17-2(91.45mm,57.275mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (92.34mm,54.655mm)(92.34mm,57.995mm) on Bottom Overlay And Pad R17-2(91.45mm,57.275mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Track (90.56mm,57.995mm)(92.34mm,57.995mm) on Bottom Overlay And Pad R17-2(91.45mm,57.275mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (90.56mm,54.655mm)(90.56mm,57.995mm) on Bottom Overlay And Pad R17-1(91.45mm,55.375mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (92.34mm,54.655mm)(92.34mm,57.995mm) on Bottom Overlay And Pad R17-1(91.45mm,55.375mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Track (90.56mm,54.655mm)(92.34mm,54.655mm) on Bottom Overlay And Pad R17-1(91.45mm,55.375mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (88.56mm,54.655mm)(88.56mm,57.995mm) on Bottom Overlay And Pad R16-2(89.45mm,57.275mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (90.34mm,54.655mm)(90.34mm,57.995mm) on Bottom Overlay And Pad R16-2(89.45mm,57.275mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Track (88.56mm,57.995mm)(90.34mm,57.995mm) on Bottom Overlay And Pad R16-2(89.45mm,57.275mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (88.56mm,54.655mm)(88.56mm,57.995mm) on Bottom Overlay And Pad R16-1(89.45mm,55.375mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (90.34mm,54.655mm)(90.34mm,57.995mm) on Bottom Overlay And Pad R16-1(89.45mm,55.375mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Track (88.56mm,54.655mm)(90.34mm,54.655mm) on Bottom Overlay And Pad R16-1(89.45mm,55.375mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (88.65mm,49.425mm)(88.65mm,52.475mm) on Bottom Overlay And Pad C14-2(88mm,51.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (87.352mm,49.427mm)(87.352mm,52.475mm) on Bottom Overlay And Pad C14-2(88mm,51.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (88.65mm,49.425mm)(88.65mm,52.475mm) on Bottom Overlay And Pad C14-1(88mm,50.1mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (87.352mm,49.427mm)(87.352mm,52.475mm) on Bottom Overlay And Pad C14-1(88mm,50.1mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (98.125mm,60.45mm)(101.175mm,60.45mm) on Bottom Overlay And Pad C17-2(98.8mm,59.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (98.125mm,59.152mm)(101.173mm,59.152mm) on Bottom Overlay And Pad C17-2(98.8mm,59.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (98.125mm,60.45mm)(101.175mm,60.45mm) on Bottom Overlay And Pad C17-1(100.5mm,59.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (98.125mm,59.152mm)(101.173mm,59.152mm) on Bottom Overlay And Pad C17-1(100.5mm,59.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (108.375mm,68.425mm)(108.375mm,70.225mm) on Bottom Overlay And Pad C20-2(109.125mm,69.325mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (108.375mm,68.425mm)(111.675mm,68.425mm) on Bottom Overlay And Pad C20-2(109.125mm,69.325mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (108.375mm,70.225mm)(111.675mm,70.225mm) on Bottom Overlay And Pad C20-2(109.125mm,69.325mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (111.675mm,68.425mm)(111.675mm,70.225mm) on Bottom Overlay And Pad C20-1(110.925mm,69.325mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (108.375mm,68.425mm)(111.675mm,68.425mm) on Bottom Overlay And Pad C20-1(110.925mm,69.325mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (108.375mm,70.225mm)(111.675mm,70.225mm) on Bottom Overlay And Pad C20-1(110.925mm,69.325mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (103.651mm,78.549mm)(104.667mm,78.549mm) on Bottom Overlay And Pad VD1-2(102.889mm,78.041mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (103.651mm,75.501mm)(104.667mm,75.501mm) on Bottom Overlay And Pad VD1-1(102.889mm,76.009mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (122.358mm,85.687mm)(122.358mm,86.703mm) on Bottom Overlay And Pad VD6-1(121.85mm,84.925mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Text "VD6" (121.8mm,83.075mm) on Bottom Overlay And Pad VD6-1(121.85mm,84.925mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (119.31mm,85.687mm)(119.31mm,86.703mm) on Bottom Overlay And Pad VD6-2(119.818mm,84.925mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Text "VD6" (121.8mm,83.075mm) on Bottom Overlay And Pad VD6-2(119.818mm,84.925mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (120.175mm,88.475mm)(121.475mm,88.475mm) on Bottom Overlay And Pad R6-2(120.825mm,89.026mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (120.175mm,88.475mm)(120.175mm,91.125mm) on Bottom Overlay And Pad R6-2(120.825mm,89.026mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (121.475mm,88.475mm)(121.475mm,91.125mm) on Bottom Overlay And Pad R6-2(120.825mm,89.026mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (120.175mm,91.125mm)(121.475mm,91.125mm) on Bottom Overlay And Pad R6-1(120.825mm,90.575mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (120.175mm,88.475mm)(120.175mm,91.125mm) on Bottom Overlay And Pad R6-1(120.825mm,90.575mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (121.475mm,88.475mm)(121.475mm,91.125mm) on Bottom Overlay And Pad R6-1(120.825mm,90.575mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (116.8mm,88.325mm)(116.8mm,89.625mm) on Bottom Overlay And Pad R2-2(117.351mm,88.975mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (116.8mm,88.325mm)(119.45mm,88.325mm) on Bottom Overlay And Pad R2-2(117.351mm,88.975mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (116.8mm,89.625mm)(119.45mm,89.625mm) on Bottom Overlay And Pad R2-2(117.351mm,88.975mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (119.45mm,88.325mm)(119.45mm,89.625mm) on Bottom Overlay And Pad R2-1(118.9mm,88.975mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (116.8mm,88.325mm)(119.45mm,88.325mm) on Bottom Overlay And Pad R2-1(118.9mm,88.975mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (116.8mm,89.625mm)(119.45mm,89.625mm) on Bottom Overlay And Pad R2-1(118.9mm,88.975mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (116.8mm,88.325mm)(119.45mm,88.325mm) on Bottom Overlay And Pad VD2-3(117.359mm,87.236mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (118.883mm,85.687mm)(118.883mm,86.703mm) on Bottom Overlay And Pad VD2-1(118.375mm,84.925mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Text "VD2" (118.325mm,83.1mm) on Bottom Overlay And Pad VD2-1(118.375mm,84.925mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (115.835mm,85.687mm)(115.835mm,86.703mm) on Bottom Overlay And Pad VD2-2(116.343mm,84.925mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Text "VD2" (118.325mm,83.1mm) on Bottom Overlay And Pad VD2-2(116.343mm,84.925mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Text "FU3" (108.525mm,84.975mm) on Bottom Overlay And Pad FU3-2(110.425mm,86mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Text "FU3" (108.525mm,84.975mm) on Bottom Overlay And Pad VD4-2(107.275mm,87.525mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Text "FU4" (108.5mm,88.05mm) on Bottom Overlay And Pad VD4-2(107.275mm,87.525mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (105.933mm,80.751mm)(106.949mm,80.751mm) on Bottom Overlay And Pad VD3-2(107.711mm,81.259mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (105.933mm,83.799mm)(106.949mm,83.799mm) on Bottom Overlay And Pad VD3-1(107.711mm,83.291mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (98.15mm,93.7mm)(99.45mm,93.7mm) on Bottom Overlay And Pad R11-2(98.8mm,93.149mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (99.45mm,91.05mm)(99.45mm,93.7mm) on Bottom Overlay And Pad R11-2(98.8mm,93.149mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (98.15mm,91.05mm)(98.15mm,93.7mm) on Bottom Overlay And Pad R11-2(98.8mm,93.149mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (98.15mm,91.05mm)(99.45mm,91.05mm) on Bottom Overlay And Pad R11-1(98.8mm,91.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (99.45mm,91.05mm)(99.45mm,93.7mm) on Bottom Overlay And Pad R11-1(98.8mm,91.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (98.15mm,91.05mm)(98.15mm,93.7mm) on Bottom Overlay And Pad R11-1(98.8mm,91.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (91.252mm,79.052mm)(91.252mm,82.1mm) on Bottom Overlay And Pad C23-2(91.9mm,81.425mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (92.55mm,79.05mm)(92.55mm,82.1mm) on Bottom Overlay And Pad C23-2(91.9mm,81.425mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (91.252mm,79.052mm)(91.252mm,82.1mm) on Bottom Overlay And Pad C23-1(91.9mm,79.725mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (92.55mm,79.05mm)(92.55mm,82.1mm) on Bottom Overlay And Pad C23-1(91.9mm,79.725mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (92.775mm,79.052mm)(92.775mm,82.102mm) on Bottom Overlay And Pad C8-2(93.425mm,79.727mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (94.073mm,79.052mm)(94.073mm,82.1mm) on Bottom Overlay And Pad C8-2(93.425mm,79.727mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (92.775mm,79.052mm)(92.775mm,82.102mm) on Bottom Overlay And Pad C8-1(93.425mm,81.427mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (94.073mm,79.052mm)(94.073mm,82.1mm) on Bottom Overlay And Pad C8-1(93.425mm,81.427mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (91.277mm,84.702mm)(91.277mm,87.75mm) on Bottom Overlay And Pad C5-2(91.925mm,87.075mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (92.575mm,84.7mm)(92.575mm,87.75mm) on Bottom Overlay And Pad C5-2(91.925mm,87.075mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (91.277mm,84.702mm)(91.277mm,87.75mm) on Bottom Overlay And Pad C5-1(91.925mm,85.375mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (92.575mm,84.7mm)(92.575mm,87.75mm) on Bottom Overlay And Pad C5-1(91.925mm,85.375mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (87.752mm,82.573mm)(90.8mm,82.573mm) on Bottom Overlay And Pad C6-2(90.125mm,81.925mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (87.75mm,81.275mm)(90.8mm,81.275mm) on Bottom Overlay And Pad C6-2(90.125mm,81.925mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (87.752mm,82.573mm)(90.8mm,82.573mm) on Bottom Overlay And Pad C6-1(88.425mm,81.925mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (87.75mm,81.275mm)(90.8mm,81.275mm) on Bottom Overlay And Pad C6-1(88.425mm,81.925mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
Rule Violations :360

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.171mm < 0.254mm) Between Text "C10" (81.044mm,86.425mm) on Top Overlay And Arc (82.069mm,84.388mm) on Top Overlay Silk Text to Silk Clearance [0.171mm]
   Violation between Silk To Silk Clearance Constraint: (0.067mm < 0.254mm) Between Text "C2" (119.2mm,78.175mm) on Top Overlay And Arc (118.75mm,81.439mm) on Top Overlay Silk Text to Silk Clearance [0.067mm]
   Violation between Silk To Silk Clearance Constraint: (0.171mm < 0.254mm) Between Text "DD2" (98.825mm,78.675mm) on Top Overlay And Arc (99.223mm,79.735mm) on Top Overlay Silk Text to Silk Clearance [0.171mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "C4" (119.925mm,83.5mm) on Top Overlay And Arc (120.55mm,81.413mm) on Top Overlay Silk Text to Silk Clearance [0.234mm]
   Violation between Silk To Silk Clearance Constraint: (0.089mm < 0.254mm) Between Text "C16" (98.775mm,60.85mm) on Top Overlay And Arc (103.4mm,65.075mm) on Top Overlay Silk Text to Silk Clearance [0.089mm]
   Violation between Silk To Silk Clearance Constraint: (0.1mm < 0.254mm) Between Text "VD8" (121.225mm,49.1mm) on Top Overlay And Arc (118.718mm,51.636mm) on Top Overlay Silk Text to Silk Clearance [0.1mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C22" (112.4mm,63.625mm) on Top Overlay And Arc (109.513mm,64.525mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.173mm < 0.254mm) Between Text "C12" (104.225mm,94.475mm) on Top Overlay And Arc (103.875mm,92.436mm) on Top Overlay Silk Text to Silk Clearance [0.173mm]
   Violation between Silk To Silk Clearance Constraint: (0.198mm < 0.254mm) Between Text "C11" (93.9mm,94.475mm) on Top Overlay And Arc (93.525mm,92.411mm) on Top Overlay Silk Text to Silk Clearance [0.198mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "C23" (91.575mm,76.4mm) on Bottom Overlay And Arc (91.9mm,80.589mm) on Bottom Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.167mm < 0.254mm) Between Text "C8" (93.075mm,77.225mm) on Bottom Overlay And Arc (93.425mm,80.589mm) on Bottom Overlay Silk Text to Silk Clearance [0.167mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "VD12" (109.875mm,48.95mm) on Top Overlay And Track (108.875mm,51.95mm)(108.875mm,53.05mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "VD12" (109.875mm,48.95mm) on Top Overlay And Track (102.175mm,51.95mm)(108.875mm,51.95mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Text "C3" (108.95mm,90.55mm) on Top Overlay And Track (108.425mm,90.85mm)(108.575mm,90.85mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "PROG" (83.375mm,88.3mm) on Top Overlay And Track (81.385mm,89.685mm)(85.39mm,89.68mm) on Top Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (0.163mm < 0.254mm) Between Text "XP4" (81.2mm,96.475mm) on Top Overlay And Track (81.385mm,96.085mm)(90.685mm,96.085mm) on Top Overlay Silk Text to Silk Clearance [0.163mm]
   Violation between Silk To Silk Clearance Constraint: (0.235mm < 0.254mm) Between Text "XP4" (81.2mm,96.475mm) on Top Overlay And Track (81.326mm,89.68mm)(81.326mm,96.03mm) on Top Overlay Silk Text to Silk Clearance [0.235mm]
   Violation between Silk To Silk Clearance Constraint: (0.157mm < 0.254mm) Between Text "PROG" (83.375mm,88.3mm) on Top Overlay And Track (85.285mm,89.685mm)(90.724mm,89.68mm) on Top Overlay Silk Text to Silk Clearance [0.157mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "R4" (117.6mm,78.525mm) on Top Overlay And Track (116.55mm,80.175mm)(117.85mm,80.175mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (0.252mm < 0.254mm) Between Text "C2" (119.2mm,78.175mm) on Top Overlay And Track (119.398mm,79.902mm)(119.398mm,82.95mm) on Top Overlay Silk Text to Silk Clearance [0.252mm]
   Violation between Silk To Silk Clearance Constraint: (0.171mm < 0.254mm) Between Text "DD2" (98.825mm,78.675mm) on Top Overlay And Track (99.223mm,77.703mm)(99.223mm,78.973mm) on Top Overlay Silk Text to Silk Clearance [0.171mm]
   Violation between Silk To Silk Clearance Constraint: (0.171mm < 0.254mm) Between Text "DD2" (98.825mm,78.675mm) on Top Overlay And Track (99.223mm,80.497mm)(99.223mm,81.767mm) on Top Overlay Silk Text to Silk Clearance [0.171mm]
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.254mm) Between Text "R8" (121.6mm,83.175mm) on Top Overlay And Track (121.575mm,82.825mm)(122.875mm,82.825mm) on Top Overlay Silk Text to Silk Clearance [0.161mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "R8" (121.6mm,83.175mm) on Top Overlay And Track (122.875mm,80.175mm)(122.875mm,82.825mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Text "R8" (121.6mm,83.175mm) on Top Overlay And Track (121.575mm,80.175mm)(121.575mm,82.825mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "C1" (105.75mm,82.175mm) on Top Overlay And Track (106.125mm,81.075mm)(106.125mm,82.375mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (0.061mm < 0.254mm) Between Text "R1" (106.875mm,80.025mm) on Top Overlay And Track (106.125mm,81.075mm)(108.775mm,81.075mm) on Top Overlay Silk Text to Silk Clearance [0.061mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "C1" (105.75mm,82.175mm) on Top Overlay And Track (106.125mm,82.375mm)(108.775mm,82.375mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (0.136mm < 0.254mm) Between Text "R3" (107.5mm,82.7mm) on Top Overlay And Track (106.125mm,82.375mm)(108.775mm,82.375mm) on Top Overlay Silk Text to Silk Clearance [0.136mm]
   Violation between Silk To Silk Clearance Constraint: (0.103mm < 0.254mm) Between Text "R3" (107.5mm,82.7mm) on Top Overlay And Track (106.45mm,84.325mm)(107.75mm,84.325mm) on Top Overlay Silk Text to Silk Clearance [0.103mm]
   Violation between Silk To Silk Clearance Constraint: (0.164mm < 0.254mm) Between Text "R5" (107.15mm,95.425mm) on Top Overlay And Track (104.7mm,96.801mm)(106mm,96.801mm) on Top Overlay Silk Text to Silk Clearance [0.164mm]
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.254mm) Between Text "R5" (107.15mm,95.425mm) on Top Overlay And Track (106mm,94.151mm)(106mm,96.801mm) on Top Overlay Silk Text to Silk Clearance [0.161mm]
   Violation between Silk To Silk Clearance Constraint: (0.195mm < 0.254mm) Between Text "VD5" (109.591mm,92.111mm) on Top Overlay And Track (107.653mm,93.503mm)(108.415mm,93.503mm) on Top Overlay Silk Text to Silk Clearance [0.195mm]
   Violation between Silk To Silk Clearance Constraint: (0.149mm < 0.254mm) Between Text "VD5" (109.591mm,92.111mm) on Top Overlay And Track (108.415mm,92.487mm)(108.415mm,93.503mm) on Top Overlay Silk Text to Silk Clearance [0.149mm]
   Violation between Silk To Silk Clearance Constraint: (0.163mm < 0.254mm) Between Text "C18" (83.625mm,57.175mm) on Top Overlay And Track (83.977mm,56.775mm)(83.977mm,59.823mm) on Top Overlay Silk Text to Silk Clearance [0.163mm]
   Violation between Silk To Silk Clearance Constraint: (0.212mm < 0.254mm) Between Text "R18" (84.75mm,61.025mm) on Top Overlay And Track (87.15mm,60.8mm)(87.15mm,62.1mm) on Top Overlay Silk Text to Silk Clearance [0.212mm]
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Text "R15" (114.875mm,49.975mm) on Top Overlay And Track (115.25mm,50.9mm)(115.25mm,52mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (0.208mm < 0.254mm) Between Text "VD11" (118.625mm,57.425mm) on Top Overlay And Track (119.712mm,56.99mm)(120.728mm,56.99mm) on Top Overlay Silk Text to Silk Clearance [0.208mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.254mm) Between Text "VD11" (118.625mm,57.425mm) on Top Overlay And Track (120.728mm,56.228mm)(120.728mm,56.99mm) on Top Overlay Silk Text to Silk Clearance [0.238mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "R9" (121.675mm,53.05mm) on Top Overlay And Track (121.65mm,52.625mm)(122.95mm,52.625mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "VD8" (121.225mm,49.1mm) on Top Overlay And Track (121.65mm,49.975mm)(122.95mm,49.975mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "VD8" (121.225mm,49.1mm) on Top Overlay And Track (121.65mm,49.975mm)(121.65mm,52.625mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.237mm < 0.254mm) Between Text "R9" (121.675mm,53.05mm) on Top Overlay And Track (121.65mm,49.975mm)(121.65mm,52.625mm) on Top Overlay Silk Text to Silk Clearance [0.237mm]
   Violation between Silk To Silk Clearance Constraint: (0.243mm < 0.254mm) Between Text "R9" (121.675mm,53.05mm) on Top Overlay And Track (122.95mm,49.975mm)(122.95mm,52.625mm) on Top Overlay Silk Text to Silk Clearance [0.243mm]
   Violation between Silk To Silk Clearance Constraint: (0.097mm < 0.254mm) Between Text "K1" (110.236mm,117.856mm) on Top Overlay And Track (109.912mm,108.548mm)(109.912mm,118.648mm) on Top Overlay Silk Text to Silk Clearance [0.097mm]
   Violation between Silk To Silk Clearance Constraint: (0.097mm < 0.254mm) Between Text "K1" (110.236mm,117.856mm) on Top Overlay And Track (81.412mm,118.648mm)(109.912mm,118.648mm) on Top Overlay Silk Text to Silk Clearance [0.097mm]
   Violation between Silk To Silk Clearance Constraint: (0.097mm < 0.254mm) Between Text "K2" (110.236mm,107.061mm) on Top Overlay And Track (109.912mm,97.753mm)(109.912mm,107.853mm) on Top Overlay Silk Text to Silk Clearance [0.097mm]
   Violation between Silk To Silk Clearance Constraint: (0.251mm < 0.254mm) Between Text "XP4" (81.2mm,96.475mm) on Top Overlay And Track (81.412mm,97.753mm)(109.912mm,97.753mm) on Top Overlay Silk Text to Silk Clearance [0.251mm]
   Violation between Silk To Silk Clearance Constraint: (0.097mm < 0.254mm) Between Text "K2" (110.236mm,107.061mm) on Top Overlay And Track (81.412mm,107.853mm)(109.912mm,107.853mm) on Top Overlay Silk Text to Silk Clearance [0.097mm]
   Violation between Silk To Silk Clearance Constraint: (0.207mm < 0.254mm) Between Text "C2" (119.2mm,78.175mm) on Top Overlay And Track (117.318mm,77.741mm)(126.218mm,77.741mm) on Top Overlay Silk Text to Silk Clearance [0.207mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "R19" (86.175mm,49.675mm) on Top Overlay And Track (86.55mm,49.275mm)(86.55mm,51.925mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (0.211mm < 0.254mm) Between Text "R20" (90.6mm,49.55mm) on Top Overlay And Track (89.4mm,49.275mm)(89.4mm,51.925mm) on Top Overlay Silk Text to Silk Clearance [0.211mm]
   Violation between Silk To Silk Clearance Constraint: (0.089mm < 0.254mm) Between Text "DA2" (112.25mm,66.55mm) on Top Overlay And Track (111.171mm,65.925mm)(111.171mm,70.225mm) on Top Overlay Silk Text to Silk Clearance [0.089mm]
   Violation between Silk To Silk Clearance Constraint: (0.136mm < 0.254mm) Between Text "R22" (112.95mm,71mm) on Top Overlay And Track (111.825mm,70.675mm)(111.825mm,73.325mm) on Top Overlay Silk Text to Silk Clearance [0.136mm]
   Violation between Silk To Silk Clearance Constraint: (0.223mm < 0.254mm) Between Text "ISP" (94.675mm,88.85mm) on Top Overlay And Track (94.65mm,90.3mm)(97.25mm,90.3mm) on Top Overlay Silk Text to Silk Clearance [0.223mm]
   Violation between Silk To Silk Clearance Constraint: (0.224mm < 0.254mm) Between Text "ISP" (94.675mm,88.85mm) on Top Overlay And Track (94.65mm,90.3mm)(94.65mm,95.5mm) on Top Overlay Silk Text to Silk Clearance [0.224mm]
   Violation between Silk To Silk Clearance Constraint: (0.223mm < 0.254mm) Between Text "RST" (100.225mm,88.85mm) on Top Overlay And Track (100.25mm,90.3mm)(102.85mm,90.3mm) on Top Overlay Silk Text to Silk Clearance [0.223mm]
   Violation between Silk To Silk Clearance Constraint: (0.223mm < 0.254mm) Between Text "RST" (100.225mm,88.85mm) on Top Overlay And Track (102.85mm,90.3mm)(102.85mm,95.5mm) on Top Overlay Silk Text to Silk Clearance [0.223mm]
   Violation between Silk To Silk Clearance Constraint: (0.223mm < 0.254mm) Between Text "RST" (100.225mm,88.85mm) on Top Overlay And Track (100.25mm,90.3mm)(100.25mm,95.5mm) on Top Overlay Silk Text to Silk Clearance [0.223mm]
   Violation between Silk To Silk Clearance Constraint: (0.163mm < 0.254mm) Between Text "C7" (101.4mm,86.575mm) on Top Overlay And Track (100.575mm,86.223mm)(103.623mm,86.223mm) on Top Overlay Silk Text to Silk Clearance [0.163mm]
   Violation between Silk To Silk Clearance Constraint: (0.228mm < 0.254mm) Between Text "R24" (95.825mm,110.6mm) on Bottom Overlay And Track (93.275mm,110.35mm)(93.275mm,111.65mm) on Bottom Overlay Silk Text to Silk Clearance [0.228mm]
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.254mm) Between Text "R23" (90.925mm,107.65mm) on Bottom Overlay And Track (92.075mm,107.325mm)(92.075mm,109.975mm) on Bottom Overlay Silk Text to Silk Clearance [0.161mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "R26" (95.95mm,100.3mm) on Bottom Overlay And Track (93.425mm,100.05mm)(93.425mm,101.35mm) on Bottom Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "R25" (91mm,97.2mm) on Bottom Overlay And Track (92.225mm,97.025mm)(92.225mm,99.675mm) on Bottom Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.225mm < 0.254mm) Between Text "VD9" (113.425mm,52.15mm) on Bottom Overlay And Track (109.75mm,53.375mm)(115.05mm,53.375mm) on Bottom Overlay Silk Text to Silk Clearance [0.225mm]
   Violation between Silk To Silk Clearance Constraint: (0.16mm < 0.254mm) Between Text "R17" (92.65mm,55.525mm) on Bottom Overlay And Track (92.34mm,54.655mm)(92.34mm,57.995mm) on Bottom Overlay Silk Text to Silk Clearance [0.16mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "C14" (89.025mm,49.85mm) on Bottom Overlay And Track (88.65mm,49.425mm)(88.65mm,52.475mm) on Bottom Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (0.136mm < 0.254mm) Between Text "R6" (120.45mm,91.45mm) on Bottom Overlay And Track (120.175mm,91.125mm)(121.475mm,91.125mm) on Bottom Overlay Silk Text to Silk Clearance [0.136mm]
   Violation between Silk To Silk Clearance Constraint: (0.206mm < 0.254mm) Between Text "R6" (120.45mm,91.45mm) on Bottom Overlay And Track (121.475mm,88.475mm)(121.475mm,91.125mm) on Bottom Overlay Silk Text to Silk Clearance [0.206mm]
   Violation between Silk To Silk Clearance Constraint: (0.237mm < 0.254mm) Between Text "R6" (120.45mm,91.45mm) on Bottom Overlay And Track (120.175mm,88.475mm)(120.175mm,91.125mm) on Bottom Overlay Silk Text to Silk Clearance [0.237mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "VD4" (105.975mm,89.875mm) on Bottom Overlay And Track (102.175mm,89.425mm)(107.775mm,89.425mm) on Bottom Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.1mm < 0.254mm) Between Text "R13" (109.95mm,57.35mm) on Top Overlay And Text "R14" (109.925mm,58.45mm) on Top Overlay Silk Text to Silk Clearance [0.1mm]
   Violation between Silk To Silk Clearance Constraint: (0.142mm < 0.254mm) Between Text "C4" (119.925mm,83.5mm) on Top Overlay And Text "R8" (121.6mm,83.175mm) on Top Overlay Silk Text to Silk Clearance [0.142mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "C16" (98.775mm,60.85mm) on Top Overlay And Text "L1" (99.15mm,59.65mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "VD3" (107.925mm,79.375mm) on Bottom Overlay And Text "R27" (110.35mm,78.525mm) on Bottom Overlay Silk Text to Silk Clearance [0.231mm]
Rule Violations :75

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 481
Waived Violations : 0
Time Elapsed        : 00:00:05