

================================================================
== Vitis HLS Report for 'yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y'
================================================================
* Date:           Fri Feb 28 16:04:11 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        yuv_filter
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.960 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    |                    Pipeline                    |
    |   min   |   max   |    min   |    max    |  min  |   max   |                      Type                      |
    +---------+---------+----------+-----------+-------+---------+------------------------------------------------+
    |    40006|  2457606|  0.400 ms|  24.576 ms|  40001|  2457601|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+-----------+-------+---------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |       Trip      |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y  |    40004|  2457604|         6|          1|          1|  40000 ~ 2457600|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    225|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|    123|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|     255|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     255|    434|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_8ns_15_1_1_U19  |mul_8ns_8ns_15_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_15_1_1_U20  |mul_8ns_8ns_15_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_15_1_1_U21  |mul_8ns_8ns_15_1_1  |        0|   0|  0|  41|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   0|  0| 123|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln155_1_fu_226_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln155_fu_243_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln158_1_fu_294_p2   |         +|   0|  0|  22|          22|          22|
    |add_ln158_fu_310_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln160_fu_304_p2     |         +|   0|  0|  22|          22|          22|
    |icmp_ln155_fu_220_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln158_fu_249_p2    |      icmp|   0|  0|  23|          16|          16|
    |select_ln144_fu_254_p3  |    select|   0|  0|  16|           1|           1|
    |select_ln155_fu_262_p3  |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 225|         159|         114|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten62_load  |   9|          2|   32|         64|
    |indvar_flatten62_fu_78                  |   9|          2|   32|         64|
    |x_fu_74                                 |   9|          2|   16|         32|
    |y_fu_70                                 |   9|          2|   16|         32|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  54|         12|   98|        196|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |U_reg_463                         |   8|   0|    8|          0|
    |V_reg_468                         |   8|   0|    8|          0|
    |Y_reg_458                         |   8|   0|    8|          0|
    |add_ln160_reg_431                 |  22|   0|   22|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |indvar_flatten62_fu_78            |  32|   0|   32|          0|
    |trunc_ln5_reg_473                 |   8|   0|    8|          0|
    |trunc_ln6_reg_478                 |   8|   0|    8|          0|
    |trunc_ln7_reg_483                 |   8|   0|    8|          0|
    |x_fu_74                           |  16|   0|   16|          0|
    |y_fu_70                           |  16|   0|   16|          0|
    |zext_ln160_1_reg_436              |  22|   0|   64|         42|
    |zext_ln163_1_cast_reg_422         |   8|   0|   15|          7|
    |zext_ln164_1_cast_reg_417         |   8|   0|   15|          7|
    |zext_ln165_1_cast_reg_412         |   8|   0|   15|          7|
    |zext_ln160_1_reg_436              |  64|  32|   64|         42|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 255|  32|  318|        105|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y|  return value|
|mul_ln30                       |   in|   32|     ap_none|                                               mul_ln30|        scalar|
|height                         |   in|   16|     ap_none|                                                 height|        scalar|
|p_yuv_channels_ch1_address0    |  out|   22|   ap_memory|                                     p_yuv_channels_ch1|         array|
|p_yuv_channels_ch1_ce0         |  out|    1|   ap_memory|                                     p_yuv_channels_ch1|         array|
|p_yuv_channels_ch1_q0          |   in|    8|   ap_memory|                                     p_yuv_channels_ch1|         array|
|p_yuv_channels_ch2_address0    |  out|   22|   ap_memory|                                     p_yuv_channels_ch2|         array|
|p_yuv_channels_ch2_ce0         |  out|    1|   ap_memory|                                     p_yuv_channels_ch2|         array|
|p_yuv_channels_ch2_q0          |   in|    8|   ap_memory|                                     p_yuv_channels_ch2|         array|
|p_yuv_channels_ch3_address0    |  out|   22|   ap_memory|                                     p_yuv_channels_ch3|         array|
|p_yuv_channels_ch3_ce0         |  out|    1|   ap_memory|                                     p_yuv_channels_ch3|         array|
|p_yuv_channels_ch3_q0          |   in|    8|   ap_memory|                                     p_yuv_channels_ch3|         array|
|p_scale_channels_ch1_address0  |  out|   22|   ap_memory|                                   p_scale_channels_ch1|         array|
|p_scale_channels_ch1_ce0       |  out|    1|   ap_memory|                                   p_scale_channels_ch1|         array|
|p_scale_channels_ch1_we0       |  out|    1|   ap_memory|                                   p_scale_channels_ch1|         array|
|p_scale_channels_ch1_d0        |  out|    8|   ap_memory|                                   p_scale_channels_ch1|         array|
|p_scale_channels_ch2_address0  |  out|   22|   ap_memory|                                   p_scale_channels_ch2|         array|
|p_scale_channels_ch2_ce0       |  out|    1|   ap_memory|                                   p_scale_channels_ch2|         array|
|p_scale_channels_ch2_we0       |  out|    1|   ap_memory|                                   p_scale_channels_ch2|         array|
|p_scale_channels_ch2_d0        |  out|    8|   ap_memory|                                   p_scale_channels_ch2|         array|
|p_scale_channels_ch3_address0  |  out|   22|   ap_memory|                                   p_scale_channels_ch3|         array|
|p_scale_channels_ch3_ce0       |  out|    1|   ap_memory|                                   p_scale_channels_ch3|         array|
|p_scale_channels_ch3_we0       |  out|    1|   ap_memory|                                   p_scale_channels_ch3|         array|
|p_scale_channels_ch3_d0        |  out|    8|   ap_memory|                                   p_scale_channels_ch3|         array|
|zext_ln163_1                   |   in|    8|     ap_none|                                           zext_ln163_1|        scalar|
|zext_ln164_1                   |   in|    8|     ap_none|                                           zext_ln164_1|        scalar|
|zext_ln165_1                   |   in|    8|     ap_none|                                           zext_ln165_1|        scalar|
+-------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:144->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 9 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:144->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 10 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten62 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln165_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln165_1"   --->   Operation 12 'read' 'zext_ln165_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln164_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln164_1"   --->   Operation 13 'read' 'zext_ln164_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln163_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln163_1"   --->   Operation 14 'read' 'zext_ln163_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %height"   --->   Operation 15 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mul_ln30_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_ln30"   --->   Operation 16 'read' 'mul_ln30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln165_1_cast = zext i8 %zext_ln165_1_read"   --->   Operation 17 'zext' 'zext_ln165_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln164_1_cast = zext i8 %zext_ln164_1_read"   --->   Operation 18 'zext' 'zext_ln164_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln163_1_cast = zext i8 %zext_ln163_1_read"   --->   Operation 19 'zext' 'zext_ln163_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %indvar_flatten62"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln144 = store i16 0, i16 %x" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:144->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 21 'store' 'store_ln144' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln144 = store i16 0, i16 %y" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:144->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 22 'store' 'store_ln144' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i15"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten62_load = load i32 %indvar_flatten62" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:155->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 24 'load' 'indvar_flatten62_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.55ns)   --->   "%icmp_ln155 = icmp_eq  i32 %indvar_flatten62_load, i32 %mul_ln30_read" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:155->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 25 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.55ns)   --->   "%add_ln155_1 = add i32 %indvar_flatten62_load, i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:155->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 26 'add' 'add_ln155_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln155, void %for.inc57.i.loopexit, void %yuv_scale.exit.exitStub" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:155->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 27 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln155 = store i32 %add_ln155_1, i32 %indvar_flatten62" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:155->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 28 'store' 'store_ln155' <Predicate = (!icmp_ln155)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.96>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%y_load = load i16 %y" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:158->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 29 'load' 'y_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%x_load = load i16 %x" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:155->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 30 'load' 'x_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.07ns)   --->   "%add_ln155 = add i16 %x_load, i16 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:155->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 31 'add' 'add_ln155' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (2.07ns)   --->   "%icmp_ln158 = icmp_eq  i16 %y_load, i16 %height_read" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:158->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 32 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.80ns)   --->   "%select_ln144 = select i1 %icmp_ln158, i16 0, i16 %y_load" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:144->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 33 'select' 'select_ln144' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.80ns)   --->   "%select_ln155 = select i1 %icmp_ln158, i16 %add_ln155, i16 %x_load" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:155->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 34 'select' 'select_ln155' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i16 %select_ln155" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:160->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 35 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %trunc_ln160, i10 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:158->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 36 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln160_1 = trunc i16 %select_ln155" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:160->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 37 'trunc' 'trunc_ln160_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln160_1, i8 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:158->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 38 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln158_1 = add i22 %p_shl, i22 %p_shl1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:158->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 39 'add' 'add_ln158_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i16 %select_ln144" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:160->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 40 'zext' 'zext_ln160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (4.07ns) (root node of TernaryAdder)   --->   "%add_ln160 = add i22 %add_ln158_1, i22 %zext_ln160" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:160->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 41 'add' 'add_ln160' <Predicate = true> <Delay = 4.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (2.07ns)   --->   "%add_ln158 = add i16 %select_ln144, i16 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:158->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 42 'add' 'add_ln158' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln144 = store i16 %select_ln155, i16 %x" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:144->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 43 'store' 'store_ln144' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln144 = store i16 %add_ln158, i16 %y" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:144->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 44 'store' 'store_ln144' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln160_1 = zext i22 %add_ln160" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:160->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 45 'zext' 'zext_ln160_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_yuv_channels_ch1_addr = getelementptr i8 %p_yuv_channels_ch1, i64 0, i64 %zext_ln160_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:160->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 46 'getelementptr' 'p_yuv_channels_ch1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_yuv_channels_ch2_addr = getelementptr i8 %p_yuv_channels_ch2, i64 0, i64 %zext_ln160_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:161->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 47 'getelementptr' 'p_yuv_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_yuv_channels_ch3_addr = getelementptr i8 %p_yuv_channels_ch3, i64 0, i64 %zext_ln160_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:162->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 48 'getelementptr' 'p_yuv_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (3.25ns)   --->   "%Y = load i22 %p_yuv_channels_ch1_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:160->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 49 'load' 'Y' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 50 [2/2] (3.25ns)   --->   "%U = load i22 %p_yuv_channels_ch2_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:161->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 50 'load' 'U' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 51 [2/2] (3.25ns)   --->   "%V = load i22 %p_yuv_channels_ch3_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:162->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 51 'load' 'V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 52 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Y = load i22 %p_yuv_channels_ch1_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:160->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 52 'load' 'Y' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 53 [1/2] ( I:3.25ns O:3.25ns )   --->   "%U = load i22 %p_yuv_channels_ch2_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:161->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 53 'load' 'U' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 54 [1/2] ( I:3.25ns O:3.25ns )   --->   "%V = load i22 %p_yuv_channels_ch3_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:162->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 54 'load' 'V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 5 <SV = 4> <Delay = 4.17>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i8 %Y" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:163->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 55 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (4.17ns)   --->   "%mul_ln163 = mul i15 %zext_ln163, i15 %zext_ln163_1_cast" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:163->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 56 'mul' 'mul_ln163' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i8 %U" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:164->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 57 'zext' 'zext_ln164' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (4.17ns)   --->   "%mul_ln164 = mul i15 %zext_ln164, i15 %zext_ln164_1_cast" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:164->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 58 'mul' 'mul_ln164' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i8 %V" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:165->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 59 'zext' 'zext_ln165' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (4.17ns)   --->   "%mul_ln165 = mul i15 %zext_ln165, i15 %zext_ln165_1_cast" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:165->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 60 'mul' 'mul_ln165' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %mul_ln163, i32 7, i32 14" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:166->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 61 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %mul_ln164, i32 7, i32 14" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:167->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 62 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %mul_ln165, i32 7, i32 14" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:168->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 63 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln155)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_str"   --->   Operation 64 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40000, i64 2457600, i64 784400"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%p_scale_channels_ch1_addr = getelementptr i8 %p_scale_channels_ch1, i64 0, i64 %zext_ln160_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:166->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 66 'getelementptr' 'p_scale_channels_ch1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%p_scale_channels_ch2_addr = getelementptr i8 %p_scale_channels_ch2, i64 0, i64 %zext_ln160_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:167->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 67 'getelementptr' 'p_scale_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%p_scale_channels_ch3_addr = getelementptr i8 %p_scale_channels_ch3, i64 0, i64 %zext_ln160_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:168->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 68 'getelementptr' 'p_scale_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln144 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:144->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 69 'specpipeline' 'specpipeline_ln144' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln166 = store i8 %trunc_ln5, i22 %p_scale_channels_ch1_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:166->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 70 'store' 'store_ln166' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 71 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln167 = store i8 %trunc_ln6, i22 %p_scale_channels_ch2_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:167->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 71 'store' 'store_ln167' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 72 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln168 = store i8 %trunc_ln7, i22 %p_scale_channels_ch3_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:168->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 72 'store' 'store_ln168' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln158 = br void %for.inc.i15" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:158->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 73 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mul_ln30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_yuv_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_yuv_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_yuv_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_scale_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_scale_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_scale_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ zext_ln163_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln164_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln165_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                         (alloca           ) [ 0110000]
x                         (alloca           ) [ 0110000]
indvar_flatten62          (alloca           ) [ 0100000]
zext_ln165_1_read         (read             ) [ 0000000]
zext_ln164_1_read         (read             ) [ 0000000]
zext_ln163_1_read         (read             ) [ 0000000]
height_read               (read             ) [ 0110000]
mul_ln30_read             (read             ) [ 0000000]
zext_ln165_1_cast         (zext             ) [ 0111110]
zext_ln164_1_cast         (zext             ) [ 0111110]
zext_ln163_1_cast         (zext             ) [ 0111110]
store_ln0                 (store            ) [ 0000000]
store_ln144               (store            ) [ 0000000]
store_ln144               (store            ) [ 0000000]
br_ln0                    (br               ) [ 0000000]
indvar_flatten62_load     (load             ) [ 0000000]
icmp_ln155                (icmp             ) [ 0111110]
add_ln155_1               (add              ) [ 0000000]
br_ln155                  (br               ) [ 0000000]
store_ln155               (store            ) [ 0000000]
y_load                    (load             ) [ 0000000]
x_load                    (load             ) [ 0000000]
add_ln155                 (add              ) [ 0000000]
icmp_ln158                (icmp             ) [ 0000000]
select_ln144              (select           ) [ 0000000]
select_ln155              (select           ) [ 0000000]
trunc_ln160               (trunc            ) [ 0000000]
p_shl                     (bitconcatenate   ) [ 0000000]
trunc_ln160_1             (trunc            ) [ 0000000]
p_shl1                    (bitconcatenate   ) [ 0000000]
add_ln158_1               (add              ) [ 0000000]
zext_ln160                (zext             ) [ 0000000]
add_ln160                 (add              ) [ 0101000]
add_ln158                 (add              ) [ 0000000]
store_ln144               (store            ) [ 0000000]
store_ln144               (store            ) [ 0000000]
zext_ln160_1              (zext             ) [ 0100111]
p_yuv_channels_ch1_addr   (getelementptr    ) [ 0100100]
p_yuv_channels_ch2_addr   (getelementptr    ) [ 0100100]
p_yuv_channels_ch3_addr   (getelementptr    ) [ 0100100]
Y                         (load             ) [ 0100010]
U                         (load             ) [ 0100010]
V                         (load             ) [ 0100010]
zext_ln163                (zext             ) [ 0000000]
mul_ln163                 (mul              ) [ 0000000]
zext_ln164                (zext             ) [ 0000000]
mul_ln164                 (mul              ) [ 0000000]
zext_ln165                (zext             ) [ 0000000]
mul_ln165                 (mul              ) [ 0000000]
trunc_ln5                 (partselect       ) [ 0100001]
trunc_ln6                 (partselect       ) [ 0100001]
trunc_ln7                 (partselect       ) [ 0100001]
specloopname_ln0          (specloopname     ) [ 0000000]
speclooptripcount_ln0     (speclooptripcount) [ 0000000]
p_scale_channels_ch1_addr (getelementptr    ) [ 0000000]
p_scale_channels_ch2_addr (getelementptr    ) [ 0000000]
p_scale_channels_ch3_addr (getelementptr    ) [ 0000000]
specpipeline_ln144        (specpipeline     ) [ 0000000]
store_ln166               (store            ) [ 0000000]
store_ln167               (store            ) [ 0000000]
store_ln168               (store            ) [ 0000000]
br_ln158                  (br               ) [ 0000000]
ret_ln0                   (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul_ln30">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln30"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_yuv_channels_ch1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_yuv_channels_ch1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_yuv_channels_ch2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_yuv_channels_ch2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_yuv_channels_ch3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_yuv_channels_ch3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_scale_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_scale_channels_ch1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_scale_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_scale_channels_ch2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_scale_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_scale_channels_ch3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="zext_ln163_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln163_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="zext_ln164_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln164_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="zext_ln165_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln165_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i12.i10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="y_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="x_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten62_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten62/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="zext_ln165_1_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln165_1_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="zext_ln164_1_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln164_1_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="zext_ln163_1_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln163_1_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="height_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="mul_ln30_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln30_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_yuv_channels_ch1_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="22" slack="0"/>
<pin id="116" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_yuv_channels_ch1_addr/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="p_yuv_channels_ch2_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="22" slack="0"/>
<pin id="123" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_yuv_channels_ch2_addr/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_yuv_channels_ch3_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="22" slack="0"/>
<pin id="130" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_yuv_channels_ch3_addr/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="22" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Y/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="22" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="U/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="22" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="p_scale_channels_ch1_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="22" slack="3"/>
<pin id="155" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_scale_channels_ch1_addr/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_scale_channels_ch2_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="22" slack="3"/>
<pin id="162" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_scale_channels_ch2_addr/6 "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_scale_channels_ch3_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="22" slack="3"/>
<pin id="169" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_scale_channels_ch3_addr/6 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln166_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="22" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="1"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/6 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln167_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="22" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="1"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/6 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln168_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="22" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="1"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/6 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln165_1_cast_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165_1_cast/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln164_1_cast_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln164_1_cast/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln163_1_cast_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163_1_cast/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln0_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln144_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln144_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="indvar_flatten62_load_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten62_load/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln155_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln155_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln155_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="y_load_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="1"/>
<pin id="239" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="x_load_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="1"/>
<pin id="242" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln155_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln158_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="0" index="1" bw="16" slack="1"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln158/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="select_ln144_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="0" index="2" bw="16" slack="0"/>
<pin id="258" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln144/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="select_ln155_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="0"/>
<pin id="265" dir="0" index="2" bw="16" slack="0"/>
<pin id="266" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln155/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln160_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_shl_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="22" slack="0"/>
<pin id="276" dir="0" index="1" bw="12" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln160_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="0"/>
<pin id="284" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160_1/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_shl1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="22" slack="0"/>
<pin id="288" dir="0" index="1" bw="14" slack="0"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln158_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="22" slack="0"/>
<pin id="296" dir="0" index="1" bw="22" slack="0"/>
<pin id="297" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158_1/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln160_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln160_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="22" slack="0"/>
<pin id="306" dir="0" index="1" bw="16" slack="0"/>
<pin id="307" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln160/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln158_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln144_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="1"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln144_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="0"/>
<pin id="323" dir="0" index="1" bw="16" slack="1"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln160_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="22" slack="1"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160_1/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln163_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="1"/>
<pin id="334" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="mul_ln163_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="4"/>
<pin id="338" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln163/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln164_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="1"/>
<pin id="342" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln164/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="mul_ln164_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="4"/>
<pin id="346" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln164/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln165_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="1"/>
<pin id="350" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="mul_ln165_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="4"/>
<pin id="354" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln165/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="trunc_ln5_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="15" slack="0"/>
<pin id="359" dir="0" index="2" bw="4" slack="0"/>
<pin id="360" dir="0" index="3" bw="5" slack="0"/>
<pin id="361" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="trunc_ln6_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="15" slack="0"/>
<pin id="369" dir="0" index="2" bw="4" slack="0"/>
<pin id="370" dir="0" index="3" bw="5" slack="0"/>
<pin id="371" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="trunc_ln7_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="15" slack="0"/>
<pin id="379" dir="0" index="2" bw="4" slack="0"/>
<pin id="380" dir="0" index="3" bw="5" slack="0"/>
<pin id="381" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/5 "/>
</bind>
</comp>

<comp id="386" class="1005" name="y_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="393" class="1005" name="x_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="400" class="1005" name="indvar_flatten62_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten62 "/>
</bind>
</comp>

<comp id="407" class="1005" name="height_read_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="1"/>
<pin id="409" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="412" class="1005" name="zext_ln165_1_cast_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="15" slack="4"/>
<pin id="414" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln165_1_cast "/>
</bind>
</comp>

<comp id="417" class="1005" name="zext_ln164_1_cast_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="15" slack="4"/>
<pin id="419" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln164_1_cast "/>
</bind>
</comp>

<comp id="422" class="1005" name="zext_ln163_1_cast_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="15" slack="4"/>
<pin id="424" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln163_1_cast "/>
</bind>
</comp>

<comp id="427" class="1005" name="icmp_ln155_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="4"/>
<pin id="429" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln155 "/>
</bind>
</comp>

<comp id="431" class="1005" name="add_ln160_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="22" slack="1"/>
<pin id="433" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="add_ln160 "/>
</bind>
</comp>

<comp id="436" class="1005" name="zext_ln160_1_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="3"/>
<pin id="438" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln160_1 "/>
</bind>
</comp>

<comp id="443" class="1005" name="p_yuv_channels_ch1_addr_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="22" slack="1"/>
<pin id="445" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="p_yuv_channels_ch1_addr "/>
</bind>
</comp>

<comp id="448" class="1005" name="p_yuv_channels_ch2_addr_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="22" slack="1"/>
<pin id="450" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="p_yuv_channels_ch2_addr "/>
</bind>
</comp>

<comp id="453" class="1005" name="p_yuv_channels_ch3_addr_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="22" slack="1"/>
<pin id="455" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="p_yuv_channels_ch3_addr "/>
</bind>
</comp>

<comp id="458" class="1005" name="Y_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="1"/>
<pin id="460" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Y "/>
</bind>
</comp>

<comp id="463" class="1005" name="U_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="1"/>
<pin id="465" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="U "/>
</bind>
</comp>

<comp id="468" class="1005" name="V_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="1"/>
<pin id="470" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="V "/>
</bind>
</comp>

<comp id="473" class="1005" name="trunc_ln5_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="1"/>
<pin id="475" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="478" class="1005" name="trunc_ln6_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="1"/>
<pin id="480" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="483" class="1005" name="trunc_ln7_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="1"/>
<pin id="485" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="44" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="44" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="112" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="119" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="126" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="44" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="44" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="151" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="158" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="165" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="82" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="88" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="94" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="30" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="32" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="32" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="106" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="217" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="247"><net_src comp="240" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="34" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="237" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="32" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="237" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="267"><net_src comp="249" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="243" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="240" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="273"><net_src comp="262" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="36" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="38" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="262" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="40" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="42" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="298"><net_src comp="274" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="286" pin="3"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="254" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="294" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="300" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="254" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="34" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="262" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="310" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="326" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="339"><net_src comp="332" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="347"><net_src comp="340" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="355"><net_src comp="348" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="362"><net_src comp="46" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="335" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="48" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="50" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="372"><net_src comp="46" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="343" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="48" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="50" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="382"><net_src comp="46" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="351" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="48" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="50" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="389"><net_src comp="70" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="392"><net_src comp="386" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="396"><net_src comp="74" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="399"><net_src comp="393" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="403"><net_src comp="78" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="406"><net_src comp="400" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="410"><net_src comp="100" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="415"><net_src comp="190" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="420"><net_src comp="194" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="425"><net_src comp="198" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="430"><net_src comp="220" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="304" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="439"><net_src comp="326" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="442"><net_src comp="436" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="446"><net_src comp="112" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="451"><net_src comp="119" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="456"><net_src comp="126" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="461"><net_src comp="133" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="466"><net_src comp="139" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="471"><net_src comp="145" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="476"><net_src comp="356" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="481"><net_src comp="366" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="486"><net_src comp="376" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="184" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_scale_channels_ch1 | {6 }
	Port: p_scale_channels_ch2 | {6 }
	Port: p_scale_channels_ch3 | {6 }
 - Input state : 
	Port: yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y : mul_ln30 | {1 }
	Port: yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y : height | {1 }
	Port: yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y : p_yuv_channels_ch1 | {3 4 }
	Port: yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y : p_yuv_channels_ch2 | {3 4 }
	Port: yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y : p_yuv_channels_ch3 | {3 4 }
	Port: yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y : zext_ln163_1 | {1 }
	Port: yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y : zext_ln164_1 | {1 }
	Port: yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y : zext_ln165_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln144 : 1
		store_ln144 : 1
		indvar_flatten62_load : 1
		icmp_ln155 : 2
		add_ln155_1 : 2
		br_ln155 : 3
		store_ln155 : 3
	State 2
		add_ln155 : 1
		icmp_ln158 : 1
		select_ln144 : 2
		select_ln155 : 2
		trunc_ln160 : 3
		p_shl : 4
		trunc_ln160_1 : 3
		p_shl1 : 4
		add_ln158_1 : 5
		zext_ln160 : 3
		add_ln160 : 6
		add_ln158 : 3
		store_ln144 : 3
		store_ln144 : 4
	State 3
		p_yuv_channels_ch1_addr : 1
		p_yuv_channels_ch2_addr : 1
		p_yuv_channels_ch3_addr : 1
		Y : 2
		U : 2
		V : 2
	State 4
	State 5
		mul_ln163 : 1
		mul_ln164 : 1
		mul_ln165 : 1
		trunc_ln5 : 2
		trunc_ln6 : 2
		trunc_ln7 : 2
	State 6
		store_ln166 : 1
		store_ln167 : 1
		store_ln168 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |      add_ln155_1_fu_226      |    0    |    0    |    39   |
|          |       add_ln155_fu_243       |    0    |    0    |    23   |
|    add   |      add_ln158_1_fu_294      |    0    |    0    |    22   |
|          |       add_ln160_fu_304       |    0    |    0    |    22   |
|          |       add_ln158_fu_310       |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|
|          |       mul_ln163_fu_335       |    0    |    0    |    41   |
|    mul   |       mul_ln164_fu_343       |    0    |    0    |    41   |
|          |       mul_ln165_fu_351       |    0    |    0    |    41   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln155_fu_220      |    0    |    0    |    39   |
|          |       icmp_ln158_fu_249      |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|
|  select  |      select_ln144_fu_254     |    0    |    0    |    16   |
|          |      select_ln155_fu_262     |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|          | zext_ln165_1_read_read_fu_82 |    0    |    0    |    0    |
|          | zext_ln164_1_read_read_fu_88 |    0    |    0    |    0    |
|   read   | zext_ln163_1_read_read_fu_94 |    0    |    0    |    0    |
|          |    height_read_read_fu_100   |    0    |    0    |    0    |
|          |   mul_ln30_read_read_fu_106  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |   zext_ln165_1_cast_fu_190   |    0    |    0    |    0    |
|          |   zext_ln164_1_cast_fu_194   |    0    |    0    |    0    |
|          |   zext_ln163_1_cast_fu_198   |    0    |    0    |    0    |
|   zext   |       zext_ln160_fu_300      |    0    |    0    |    0    |
|          |      zext_ln160_1_fu_326     |    0    |    0    |    0    |
|          |       zext_ln163_fu_332      |    0    |    0    |    0    |
|          |       zext_ln164_fu_340      |    0    |    0    |    0    |
|          |       zext_ln165_fu_348      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |      trunc_ln160_fu_270      |    0    |    0    |    0    |
|          |     trunc_ln160_1_fu_282     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|         p_shl_fu_274         |    0    |    0    |    0    |
|          |         p_shl1_fu_286        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln5_fu_356       |    0    |    0    |    0    |
|partselect|       trunc_ln6_fu_366       |    0    |    0    |    0    |
|          |       trunc_ln7_fu_376       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    0    |    0    |   346   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|           U_reg_463           |    8   |
|           V_reg_468           |    8   |
|           Y_reg_458           |    8   |
|       add_ln160_reg_431       |   22   |
|      height_read_reg_407      |   16   |
|       icmp_ln155_reg_427      |    1   |
|    indvar_flatten62_reg_400   |   32   |
|p_yuv_channels_ch1_addr_reg_443|   22   |
|p_yuv_channels_ch2_addr_reg_448|   22   |
|p_yuv_channels_ch3_addr_reg_453|   22   |
|       trunc_ln5_reg_473       |    8   |
|       trunc_ln6_reg_478       |    8   |
|       trunc_ln7_reg_483       |    8   |
|           x_reg_393           |   16   |
|           y_reg_386           |   16   |
|      zext_ln160_1_reg_436     |   64   |
|   zext_ln163_1_cast_reg_422   |   15   |
|   zext_ln164_1_cast_reg_417   |   15   |
|   zext_ln165_1_cast_reg_412   |   15   |
+-------------------------------+--------+
|             Total             |   326  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_133 |  p0  |   2  |  22  |   44   ||    0    ||    9    |
| grp_access_fu_139 |  p0  |   2  |  22  |   44   ||    0    ||    9    |
| grp_access_fu_145 |  p0  |   2  |  22  |   44   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   132  ||  4.764  ||    0    ||    27   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   346  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    0   |   27   |
|  Register |    -   |    -   |   326  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   326  |   373  |
+-----------+--------+--------+--------+--------+
