Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Nov  7 18:06:57 2025
| Host         : PC-1000-times running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file XC7A200_TOP_timing_summary_routed.rpt -pb XC7A200_TOP_timing_summary_routed.pb -rpx XC7A200_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : XC7A200_TOP
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 631 register/latch pins with no clock driven by root clock pin: i_clk_50M (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: i_gtref_clk_p (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: u_i2c_dri/dri_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 4 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1605 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.389        0.000                      0                 2254        0.062        0.000                      0                 2232        5.000        0.000                       0                  1390  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                                                                   ------------       ----------      --------------
aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK  {0.000 8.000}      16.000          62.500          
  clkfbout                                                                                                                              {0.000 8.000}      16.000          62.500          
  clkout0                                                                                                                               {0.000 16.000}     32.000          31.250          
  clkout1                                                                                                                               {0.000 8.000}      16.000          62.500          
aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK  {0.000 8.000}      16.000          62.500          
  clkfbout_1                                                                                                                            {0.000 8.000}      16.000          62.500          
  clkout0_1                                                                                                                             {0.000 16.000}     32.000          31.250          
  clkout1_1                                                                                                                             {0.000 8.000}      16.000          62.500          
cmos_pclk                                                                                                                               {0.000 20.000}     40.000          25.000          
instance_name/inst/clk_in1                                                                                                              {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0                                                                                                                    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0                                                                                                                    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK                                                                                                                                                    5.000        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                                               14.751        0.000                       0                     2  
  clkout0                                                                                                                                    26.921        0.000                      0                 1159        0.084        0.000                      0                 1159       15.146        0.000                       0                   709  
  clkout1                                                                                                                                                                                                                                                                                12.970        0.000                       0                     4  
aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK                                                                                                                                                    5.000        0.000                       0                     3  
  clkfbout_1                                                                                                                                                                                                                                                                             14.751        0.000                       0                     2  
  clkout0_1                                                                                                                                  22.992        0.000                      0                  842        0.120        0.000                      0                  842       15.146        0.000                       0                   514  
  clkout1_1                                                                                                                                                                                                                                                                              12.970        0.000                       0                     4  
cmos_pclk                                                                                                                                    35.775        0.000                      0                  204        0.120        0.000                      0                  204       19.146        0.000                       0                   132  
instance_name/inst/clk_in1                                                                                                                                                                                                                                                                7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                         17.389        0.000                      0                   11        0.062        0.000                      0                   11        9.500        0.000                       0                    13  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                                                                     18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
cmos_pclk     clkout0            38.965        0.000                      0                   11                                                                        
clkout0       cmos_pclk          31.103        0.000                      0                   11                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout0            clkout0                 29.952        0.000                      0                    8        0.340        0.000                      0                    8  
**async_default**  clkout0_1          clkout0_1               29.894        0.000                      0                    8        0.421        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
  To Clock:  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTPE2_CHANNEL_X0Y4  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         16.000      14.408     BUFGCTRL_X0Y20      aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y4     aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X1Y4     aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y4     aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y4     aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y4     aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y4     aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y4  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y4  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X1Y4  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y4  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       26.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.921ns  (required time - arrival time)
  Source:                 u_img_data_pkt/ro_udp_len_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_img_data_pkt/r_rd_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0 rise@32.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 2.232ns (46.596%)  route 2.558ns (53.404%))
  Logic Levels:           6  (CARRY4=3 LUT2=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 38.269 - 32.000 ) 
    Source Clock Delay      (SCD):    6.644ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.662     3.017    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.094 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     5.111    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.192 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.452     6.644    u_img_data_pkt/o_user_clk
    SLICE_X38Y178        FDCE                                         r  u_img_data_pkt/ro_udp_len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y178        FDCE (Prop_fdce_C_Q)         0.348     6.992 r  u_img_data_pkt/ro_udp_len_reg[3]/Q
                         net (fo=9, routed)           0.558     7.550    u_img_data_pkt/ro_udp_len[3]
    SLICE_X39Y178        LUT2 (Prop_lut2_I1_O)        0.242     7.792 r  u_img_data_pkt/r_fifo_rd_en1_carry_i_5/O
                         net (fo=2, routed)           0.402     8.194    u_img_data_pkt/r_fifo_rd_en1_carry_i_5_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.503     8.697 r  u_img_data_pkt/r_fifo_rd_en1_carry__0_i_1/CO[2]
                         net (fo=8, routed)           0.374     9.071    u_img_data_pkt/r_fifo_rd_en1_carry__0_i_1_n_1
    SLICE_X36Y180        LUT2 (Prop_lut2_I0_O)        0.252     9.323 r  u_img_data_pkt/r_fifo_rd_en1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.323    u_img_data_pkt/r_fifo_rd_en1_carry__0_i_2_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.767 r  u_img_data_pkt/r_fifo_rd_en1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.767    u_img_data_pkt/r_fifo_rd_en1_carry__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.958 r  u_img_data_pkt/r_fifo_rd_en1_carry__1/CO[2]
                         net (fo=19, routed)          0.678    10.636    u_img_data_pkt/r_fifo_rd_en1
    SLICE_X40Y178        LUT2 (Prop_lut2_I1_O)        0.252    10.888 r  u_img_data_pkt/r_rd_cnt[0]_i_1/O
                         net (fo=16, routed)          0.545    11.434    u_img_data_pkt/r_rd_cnt[0]_i_1_n_0
    SLICE_X37Y181        FDCE                                         r  u_img_data_pkt/r_rd_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   32.000    32.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.552    34.845    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.918 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.920    36.838    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    36.915 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.354    38.269    u_img_data_pkt/o_user_clk
    SLICE_X37Y181        FDCE                                         r  u_img_data_pkt/r_rd_cnt_reg[12]/C
                         clock pessimism              0.341    38.611    
                         clock uncertainty           -0.088    38.523    
    SLICE_X37Y181        FDCE (Setup_fdce_C_CE)      -0.168    38.355    u_img_data_pkt/r_rd_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         38.355    
                         arrival time                         -11.434    
  -------------------------------------------------------------------
                         slack                                 26.921    

Slack (MET) :             26.921ns  (required time - arrival time)
  Source:                 u_img_data_pkt/ro_udp_len_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_img_data_pkt/r_rd_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0 rise@32.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 2.232ns (46.596%)  route 2.558ns (53.404%))
  Logic Levels:           6  (CARRY4=3 LUT2=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 38.269 - 32.000 ) 
    Source Clock Delay      (SCD):    6.644ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.662     3.017    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.094 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     5.111    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.192 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.452     6.644    u_img_data_pkt/o_user_clk
    SLICE_X38Y178        FDCE                                         r  u_img_data_pkt/ro_udp_len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y178        FDCE (Prop_fdce_C_Q)         0.348     6.992 r  u_img_data_pkt/ro_udp_len_reg[3]/Q
                         net (fo=9, routed)           0.558     7.550    u_img_data_pkt/ro_udp_len[3]
    SLICE_X39Y178        LUT2 (Prop_lut2_I1_O)        0.242     7.792 r  u_img_data_pkt/r_fifo_rd_en1_carry_i_5/O
                         net (fo=2, routed)           0.402     8.194    u_img_data_pkt/r_fifo_rd_en1_carry_i_5_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.503     8.697 r  u_img_data_pkt/r_fifo_rd_en1_carry__0_i_1/CO[2]
                         net (fo=8, routed)           0.374     9.071    u_img_data_pkt/r_fifo_rd_en1_carry__0_i_1_n_1
    SLICE_X36Y180        LUT2 (Prop_lut2_I0_O)        0.252     9.323 r  u_img_data_pkt/r_fifo_rd_en1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.323    u_img_data_pkt/r_fifo_rd_en1_carry__0_i_2_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.767 r  u_img_data_pkt/r_fifo_rd_en1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.767    u_img_data_pkt/r_fifo_rd_en1_carry__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.958 r  u_img_data_pkt/r_fifo_rd_en1_carry__1/CO[2]
                         net (fo=19, routed)          0.678    10.636    u_img_data_pkt/r_fifo_rd_en1
    SLICE_X40Y178        LUT2 (Prop_lut2_I1_O)        0.252    10.888 r  u_img_data_pkt/r_rd_cnt[0]_i_1/O
                         net (fo=16, routed)          0.545    11.434    u_img_data_pkt/r_rd_cnt[0]_i_1_n_0
    SLICE_X37Y181        FDCE                                         r  u_img_data_pkt/r_rd_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   32.000    32.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.552    34.845    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.918 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.920    36.838    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    36.915 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.354    38.269    u_img_data_pkt/o_user_clk
    SLICE_X37Y181        FDCE                                         r  u_img_data_pkt/r_rd_cnt_reg[13]/C
                         clock pessimism              0.341    38.611    
                         clock uncertainty           -0.088    38.523    
    SLICE_X37Y181        FDCE (Setup_fdce_C_CE)      -0.168    38.355    u_img_data_pkt/r_rd_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         38.355    
                         arrival time                         -11.434    
  -------------------------------------------------------------------
                         slack                                 26.921    

Slack (MET) :             26.921ns  (required time - arrival time)
  Source:                 u_img_data_pkt/ro_udp_len_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_img_data_pkt/r_rd_cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0 rise@32.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 2.232ns (46.596%)  route 2.558ns (53.404%))
  Logic Levels:           6  (CARRY4=3 LUT2=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 38.269 - 32.000 ) 
    Source Clock Delay      (SCD):    6.644ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.662     3.017    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.094 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     5.111    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.192 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.452     6.644    u_img_data_pkt/o_user_clk
    SLICE_X38Y178        FDCE                                         r  u_img_data_pkt/ro_udp_len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y178        FDCE (Prop_fdce_C_Q)         0.348     6.992 r  u_img_data_pkt/ro_udp_len_reg[3]/Q
                         net (fo=9, routed)           0.558     7.550    u_img_data_pkt/ro_udp_len[3]
    SLICE_X39Y178        LUT2 (Prop_lut2_I1_O)        0.242     7.792 r  u_img_data_pkt/r_fifo_rd_en1_carry_i_5/O
                         net (fo=2, routed)           0.402     8.194    u_img_data_pkt/r_fifo_rd_en1_carry_i_5_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.503     8.697 r  u_img_data_pkt/r_fifo_rd_en1_carry__0_i_1/CO[2]
                         net (fo=8, routed)           0.374     9.071    u_img_data_pkt/r_fifo_rd_en1_carry__0_i_1_n_1
    SLICE_X36Y180        LUT2 (Prop_lut2_I0_O)        0.252     9.323 r  u_img_data_pkt/r_fifo_rd_en1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.323    u_img_data_pkt/r_fifo_rd_en1_carry__0_i_2_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.767 r  u_img_data_pkt/r_fifo_rd_en1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.767    u_img_data_pkt/r_fifo_rd_en1_carry__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.958 r  u_img_data_pkt/r_fifo_rd_en1_carry__1/CO[2]
                         net (fo=19, routed)          0.678    10.636    u_img_data_pkt/r_fifo_rd_en1
    SLICE_X40Y178        LUT2 (Prop_lut2_I1_O)        0.252    10.888 r  u_img_data_pkt/r_rd_cnt[0]_i_1/O
                         net (fo=16, routed)          0.545    11.434    u_img_data_pkt/r_rd_cnt[0]_i_1_n_0
    SLICE_X37Y181        FDCE                                         r  u_img_data_pkt/r_rd_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   32.000    32.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.552    34.845    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.918 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.920    36.838    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    36.915 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.354    38.269    u_img_data_pkt/o_user_clk
    SLICE_X37Y181        FDCE                                         r  u_img_data_pkt/r_rd_cnt_reg[14]/C
                         clock pessimism              0.341    38.611    
                         clock uncertainty           -0.088    38.523    
    SLICE_X37Y181        FDCE (Setup_fdce_C_CE)      -0.168    38.355    u_img_data_pkt/r_rd_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         38.355    
                         arrival time                         -11.434    
  -------------------------------------------------------------------
                         slack                                 26.921    

Slack (MET) :             26.921ns  (required time - arrival time)
  Source:                 u_img_data_pkt/ro_udp_len_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_img_data_pkt/r_rd_cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0 rise@32.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 2.232ns (46.596%)  route 2.558ns (53.404%))
  Logic Levels:           6  (CARRY4=3 LUT2=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 38.269 - 32.000 ) 
    Source Clock Delay      (SCD):    6.644ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.662     3.017    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.094 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     5.111    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.192 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.452     6.644    u_img_data_pkt/o_user_clk
    SLICE_X38Y178        FDCE                                         r  u_img_data_pkt/ro_udp_len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y178        FDCE (Prop_fdce_C_Q)         0.348     6.992 r  u_img_data_pkt/ro_udp_len_reg[3]/Q
                         net (fo=9, routed)           0.558     7.550    u_img_data_pkt/ro_udp_len[3]
    SLICE_X39Y178        LUT2 (Prop_lut2_I1_O)        0.242     7.792 r  u_img_data_pkt/r_fifo_rd_en1_carry_i_5/O
                         net (fo=2, routed)           0.402     8.194    u_img_data_pkt/r_fifo_rd_en1_carry_i_5_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.503     8.697 r  u_img_data_pkt/r_fifo_rd_en1_carry__0_i_1/CO[2]
                         net (fo=8, routed)           0.374     9.071    u_img_data_pkt/r_fifo_rd_en1_carry__0_i_1_n_1
    SLICE_X36Y180        LUT2 (Prop_lut2_I0_O)        0.252     9.323 r  u_img_data_pkt/r_fifo_rd_en1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.323    u_img_data_pkt/r_fifo_rd_en1_carry__0_i_2_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.767 r  u_img_data_pkt/r_fifo_rd_en1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.767    u_img_data_pkt/r_fifo_rd_en1_carry__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.958 r  u_img_data_pkt/r_fifo_rd_en1_carry__1/CO[2]
                         net (fo=19, routed)          0.678    10.636    u_img_data_pkt/r_fifo_rd_en1
    SLICE_X40Y178        LUT2 (Prop_lut2_I1_O)        0.252    10.888 r  u_img_data_pkt/r_rd_cnt[0]_i_1/O
                         net (fo=16, routed)          0.545    11.434    u_img_data_pkt/r_rd_cnt[0]_i_1_n_0
    SLICE_X37Y181        FDCE                                         r  u_img_data_pkt/r_rd_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   32.000    32.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.552    34.845    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.918 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.920    36.838    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    36.915 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.354    38.269    u_img_data_pkt/o_user_clk
    SLICE_X37Y181        FDCE                                         r  u_img_data_pkt/r_rd_cnt_reg[15]/C
                         clock pessimism              0.341    38.611    
                         clock uncertainty           -0.088    38.523    
    SLICE_X37Y181        FDCE (Setup_fdce_C_CE)      -0.168    38.355    u_img_data_pkt/r_rd_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         38.355    
                         arrival time                         -11.434    
  -------------------------------------------------------------------
                         slack                                 26.921    

Slack (MET) :             26.941ns  (required time - arrival time)
  Source:                 u_img_data_pkt/ro_udp_len_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_img_data_pkt/r_rd_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0 rise@32.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 3.150ns (63.042%)  route 1.847ns (36.958%))
  Logic Levels:           10  (CARRY4=7 LUT2=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 38.269 - 32.000 ) 
    Source Clock Delay      (SCD):    6.644ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.662     3.017    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.094 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     5.111    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.192 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.452     6.644    u_img_data_pkt/o_user_clk
    SLICE_X38Y178        FDCE                                         r  u_img_data_pkt/ro_udp_len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y178        FDCE (Prop_fdce_C_Q)         0.348     6.992 r  u_img_data_pkt/ro_udp_len_reg[3]/Q
                         net (fo=9, routed)           0.558     7.550    u_img_data_pkt/ro_udp_len[3]
    SLICE_X39Y178        LUT2 (Prop_lut2_I1_O)        0.242     7.792 r  u_img_data_pkt/r_fifo_rd_en1_carry_i_5/O
                         net (fo=2, routed)           0.402     8.194    u_img_data_pkt/r_fifo_rd_en1_carry_i_5_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.503     8.697 r  u_img_data_pkt/r_fifo_rd_en1_carry__0_i_1/CO[2]
                         net (fo=8, routed)           0.374     9.071    u_img_data_pkt/r_fifo_rd_en1_carry__0_i_1_n_1
    SLICE_X36Y180        LUT2 (Prop_lut2_I0_O)        0.252     9.323 r  u_img_data_pkt/r_fifo_rd_en1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.323    u_img_data_pkt/r_fifo_rd_en1_carry__0_i_2_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.767 r  u_img_data_pkt/r_fifo_rd_en1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.767    u_img_data_pkt/r_fifo_rd_en1_carry__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.958 f  u_img_data_pkt/r_fifo_rd_en1_carry__1/CO[2]
                         net (fo=19, routed)          0.512    10.471    u_img_data_pkt/r_fifo_rd_en1
    SLICE_X37Y178        LUT2 (Prop_lut2_I1_O)        0.252    10.723 r  u_img_data_pkt/r_rd_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000    10.723    u_img_data_pkt/r_rd_cnt[0]_i_6_n_0
    SLICE_X37Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.180 r  u_img_data_pkt/r_rd_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.180    u_img_data_pkt/r_rd_cnt_reg[0]_i_2_n_0
    SLICE_X37Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.278 r  u_img_data_pkt/r_rd_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.278    u_img_data_pkt/r_rd_cnt_reg[4]_i_1_n_0
    SLICE_X37Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.376 r  u_img_data_pkt/r_rd_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.376    u_img_data_pkt/r_rd_cnt_reg[8]_i_1_n_0
    SLICE_X37Y181        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.641 r  u_img_data_pkt/r_rd_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.641    u_img_data_pkt/r_rd_cnt_reg[12]_i_1_n_6
    SLICE_X37Y181        FDCE                                         r  u_img_data_pkt/r_rd_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   32.000    32.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.552    34.845    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.918 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.920    36.838    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    36.915 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.354    38.269    u_img_data_pkt/o_user_clk
    SLICE_X37Y181        FDCE                                         r  u_img_data_pkt/r_rd_cnt_reg[13]/C
                         clock pessimism              0.341    38.611    
                         clock uncertainty           -0.088    38.523    
    SLICE_X37Y181        FDCE (Setup_fdce_C_D)        0.059    38.582    u_img_data_pkt/r_rd_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         38.582    
                         arrival time                         -11.641    
  -------------------------------------------------------------------
                         slack                                 26.941    

Slack (MET) :             26.946ns  (required time - arrival time)
  Source:                 u_img_data_pkt/ro_udp_len_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_img_data_pkt/r_rd_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0 rise@32.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 3.145ns (63.005%)  route 1.847ns (36.995%))
  Logic Levels:           10  (CARRY4=7 LUT2=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 38.269 - 32.000 ) 
    Source Clock Delay      (SCD):    6.644ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.662     3.017    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.094 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     5.111    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.192 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.452     6.644    u_img_data_pkt/o_user_clk
    SLICE_X38Y178        FDCE                                         r  u_img_data_pkt/ro_udp_len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y178        FDCE (Prop_fdce_C_Q)         0.348     6.992 r  u_img_data_pkt/ro_udp_len_reg[3]/Q
                         net (fo=9, routed)           0.558     7.550    u_img_data_pkt/ro_udp_len[3]
    SLICE_X39Y178        LUT2 (Prop_lut2_I1_O)        0.242     7.792 r  u_img_data_pkt/r_fifo_rd_en1_carry_i_5/O
                         net (fo=2, routed)           0.402     8.194    u_img_data_pkt/r_fifo_rd_en1_carry_i_5_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.503     8.697 r  u_img_data_pkt/r_fifo_rd_en1_carry__0_i_1/CO[2]
                         net (fo=8, routed)           0.374     9.071    u_img_data_pkt/r_fifo_rd_en1_carry__0_i_1_n_1
    SLICE_X36Y180        LUT2 (Prop_lut2_I0_O)        0.252     9.323 r  u_img_data_pkt/r_fifo_rd_en1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.323    u_img_data_pkt/r_fifo_rd_en1_carry__0_i_2_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.767 r  u_img_data_pkt/r_fifo_rd_en1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.767    u_img_data_pkt/r_fifo_rd_en1_carry__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.958 f  u_img_data_pkt/r_fifo_rd_en1_carry__1/CO[2]
                         net (fo=19, routed)          0.512    10.471    u_img_data_pkt/r_fifo_rd_en1
    SLICE_X37Y178        LUT2 (Prop_lut2_I1_O)        0.252    10.723 r  u_img_data_pkt/r_rd_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000    10.723    u_img_data_pkt/r_rd_cnt[0]_i_6_n_0
    SLICE_X37Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.180 r  u_img_data_pkt/r_rd_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.180    u_img_data_pkt/r_rd_cnt_reg[0]_i_2_n_0
    SLICE_X37Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.278 r  u_img_data_pkt/r_rd_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.278    u_img_data_pkt/r_rd_cnt_reg[4]_i_1_n_0
    SLICE_X37Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.376 r  u_img_data_pkt/r_rd_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.376    u_img_data_pkt/r_rd_cnt_reg[8]_i_1_n_0
    SLICE_X37Y181        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.636 r  u_img_data_pkt/r_rd_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.636    u_img_data_pkt/r_rd_cnt_reg[12]_i_1_n_4
    SLICE_X37Y181        FDCE                                         r  u_img_data_pkt/r_rd_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   32.000    32.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.552    34.845    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.918 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.920    36.838    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    36.915 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.354    38.269    u_img_data_pkt/o_user_clk
    SLICE_X37Y181        FDCE                                         r  u_img_data_pkt/r_rd_cnt_reg[15]/C
                         clock pessimism              0.341    38.611    
                         clock uncertainty           -0.088    38.523    
    SLICE_X37Y181        FDCE (Setup_fdce_C_D)        0.059    38.582    u_img_data_pkt/r_rd_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         38.582    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                 26.946    

Slack (MET) :             27.006ns  (required time - arrival time)
  Source:                 u_img_data_pkt/ro_udp_len_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_img_data_pkt/r_rd_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0 rise@32.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 3.085ns (62.554%)  route 1.847ns (37.446%))
  Logic Levels:           10  (CARRY4=7 LUT2=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 38.269 - 32.000 ) 
    Source Clock Delay      (SCD):    6.644ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.662     3.017    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.094 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     5.111    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.192 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.452     6.644    u_img_data_pkt/o_user_clk
    SLICE_X38Y178        FDCE                                         r  u_img_data_pkt/ro_udp_len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y178        FDCE (Prop_fdce_C_Q)         0.348     6.992 r  u_img_data_pkt/ro_udp_len_reg[3]/Q
                         net (fo=9, routed)           0.558     7.550    u_img_data_pkt/ro_udp_len[3]
    SLICE_X39Y178        LUT2 (Prop_lut2_I1_O)        0.242     7.792 r  u_img_data_pkt/r_fifo_rd_en1_carry_i_5/O
                         net (fo=2, routed)           0.402     8.194    u_img_data_pkt/r_fifo_rd_en1_carry_i_5_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.503     8.697 r  u_img_data_pkt/r_fifo_rd_en1_carry__0_i_1/CO[2]
                         net (fo=8, routed)           0.374     9.071    u_img_data_pkt/r_fifo_rd_en1_carry__0_i_1_n_1
    SLICE_X36Y180        LUT2 (Prop_lut2_I0_O)        0.252     9.323 r  u_img_data_pkt/r_fifo_rd_en1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.323    u_img_data_pkt/r_fifo_rd_en1_carry__0_i_2_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.767 r  u_img_data_pkt/r_fifo_rd_en1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.767    u_img_data_pkt/r_fifo_rd_en1_carry__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.958 f  u_img_data_pkt/r_fifo_rd_en1_carry__1/CO[2]
                         net (fo=19, routed)          0.512    10.471    u_img_data_pkt/r_fifo_rd_en1
    SLICE_X37Y178        LUT2 (Prop_lut2_I1_O)        0.252    10.723 r  u_img_data_pkt/r_rd_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000    10.723    u_img_data_pkt/r_rd_cnt[0]_i_6_n_0
    SLICE_X37Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.180 r  u_img_data_pkt/r_rd_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.180    u_img_data_pkt/r_rd_cnt_reg[0]_i_2_n_0
    SLICE_X37Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.278 r  u_img_data_pkt/r_rd_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.278    u_img_data_pkt/r_rd_cnt_reg[4]_i_1_n_0
    SLICE_X37Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.376 r  u_img_data_pkt/r_rd_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.376    u_img_data_pkt/r_rd_cnt_reg[8]_i_1_n_0
    SLICE_X37Y181        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    11.576 r  u_img_data_pkt/r_rd_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.576    u_img_data_pkt/r_rd_cnt_reg[12]_i_1_n_5
    SLICE_X37Y181        FDCE                                         r  u_img_data_pkt/r_rd_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   32.000    32.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.552    34.845    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.918 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.920    36.838    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    36.915 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.354    38.269    u_img_data_pkt/o_user_clk
    SLICE_X37Y181        FDCE                                         r  u_img_data_pkt/r_rd_cnt_reg[14]/C
                         clock pessimism              0.341    38.611    
                         clock uncertainty           -0.088    38.523    
    SLICE_X37Y181        FDCE (Setup_fdce_C_D)        0.059    38.582    u_img_data_pkt/r_rd_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         38.582    
                         arrival time                         -11.576    
  -------------------------------------------------------------------
                         slack                                 27.006    

Slack (MET) :             27.025ns  (required time - arrival time)
  Source:                 u_img_data_pkt/ro_udp_len_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_img_data_pkt/r_rd_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0 rise@32.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 3.066ns (62.410%)  route 1.847ns (37.590%))
  Logic Levels:           10  (CARRY4=7 LUT2=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 38.269 - 32.000 ) 
    Source Clock Delay      (SCD):    6.644ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.662     3.017    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.094 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     5.111    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.192 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.452     6.644    u_img_data_pkt/o_user_clk
    SLICE_X38Y178        FDCE                                         r  u_img_data_pkt/ro_udp_len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y178        FDCE (Prop_fdce_C_Q)         0.348     6.992 r  u_img_data_pkt/ro_udp_len_reg[3]/Q
                         net (fo=9, routed)           0.558     7.550    u_img_data_pkt/ro_udp_len[3]
    SLICE_X39Y178        LUT2 (Prop_lut2_I1_O)        0.242     7.792 r  u_img_data_pkt/r_fifo_rd_en1_carry_i_5/O
                         net (fo=2, routed)           0.402     8.194    u_img_data_pkt/r_fifo_rd_en1_carry_i_5_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.503     8.697 r  u_img_data_pkt/r_fifo_rd_en1_carry__0_i_1/CO[2]
                         net (fo=8, routed)           0.374     9.071    u_img_data_pkt/r_fifo_rd_en1_carry__0_i_1_n_1
    SLICE_X36Y180        LUT2 (Prop_lut2_I0_O)        0.252     9.323 r  u_img_data_pkt/r_fifo_rd_en1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.323    u_img_data_pkt/r_fifo_rd_en1_carry__0_i_2_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.767 r  u_img_data_pkt/r_fifo_rd_en1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.767    u_img_data_pkt/r_fifo_rd_en1_carry__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.958 f  u_img_data_pkt/r_fifo_rd_en1_carry__1/CO[2]
                         net (fo=19, routed)          0.512    10.471    u_img_data_pkt/r_fifo_rd_en1
    SLICE_X37Y178        LUT2 (Prop_lut2_I1_O)        0.252    10.723 r  u_img_data_pkt/r_rd_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000    10.723    u_img_data_pkt/r_rd_cnt[0]_i_6_n_0
    SLICE_X37Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.180 r  u_img_data_pkt/r_rd_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.180    u_img_data_pkt/r_rd_cnt_reg[0]_i_2_n_0
    SLICE_X37Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.278 r  u_img_data_pkt/r_rd_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.278    u_img_data_pkt/r_rd_cnt_reg[4]_i_1_n_0
    SLICE_X37Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.376 r  u_img_data_pkt/r_rd_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.376    u_img_data_pkt/r_rd_cnt_reg[8]_i_1_n_0
    SLICE_X37Y181        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    11.557 r  u_img_data_pkt/r_rd_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.557    u_img_data_pkt/r_rd_cnt_reg[12]_i_1_n_7
    SLICE_X37Y181        FDCE                                         r  u_img_data_pkt/r_rd_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   32.000    32.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.552    34.845    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.918 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.920    36.838    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    36.915 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.354    38.269    u_img_data_pkt/o_user_clk
    SLICE_X37Y181        FDCE                                         r  u_img_data_pkt/r_rd_cnt_reg[12]/C
                         clock pessimism              0.341    38.611    
                         clock uncertainty           -0.088    38.523    
    SLICE_X37Y181        FDCE (Setup_fdce_C_D)        0.059    38.582    u_img_data_pkt/r_rd_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         38.582    
                         arrival time                         -11.557    
  -------------------------------------------------------------------
                         slack                                 27.025    

Slack (MET) :             27.038ns  (required time - arrival time)
  Source:                 u_img_data_pkt/ro_udp_len_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_img_data_pkt/r_rd_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0 rise@32.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 3.052ns (62.302%)  route 1.847ns (37.698%))
  Logic Levels:           9  (CARRY4=6 LUT2=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 38.268 - 32.000 ) 
    Source Clock Delay      (SCD):    6.644ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.662     3.017    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.094 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     5.111    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.192 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.452     6.644    u_img_data_pkt/o_user_clk
    SLICE_X38Y178        FDCE                                         r  u_img_data_pkt/ro_udp_len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y178        FDCE (Prop_fdce_C_Q)         0.348     6.992 r  u_img_data_pkt/ro_udp_len_reg[3]/Q
                         net (fo=9, routed)           0.558     7.550    u_img_data_pkt/ro_udp_len[3]
    SLICE_X39Y178        LUT2 (Prop_lut2_I1_O)        0.242     7.792 r  u_img_data_pkt/r_fifo_rd_en1_carry_i_5/O
                         net (fo=2, routed)           0.402     8.194    u_img_data_pkt/r_fifo_rd_en1_carry_i_5_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.503     8.697 r  u_img_data_pkt/r_fifo_rd_en1_carry__0_i_1/CO[2]
                         net (fo=8, routed)           0.374     9.071    u_img_data_pkt/r_fifo_rd_en1_carry__0_i_1_n_1
    SLICE_X36Y180        LUT2 (Prop_lut2_I0_O)        0.252     9.323 r  u_img_data_pkt/r_fifo_rd_en1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.323    u_img_data_pkt/r_fifo_rd_en1_carry__0_i_2_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.767 r  u_img_data_pkt/r_fifo_rd_en1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.767    u_img_data_pkt/r_fifo_rd_en1_carry__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.958 f  u_img_data_pkt/r_fifo_rd_en1_carry__1/CO[2]
                         net (fo=19, routed)          0.512    10.471    u_img_data_pkt/r_fifo_rd_en1
    SLICE_X37Y178        LUT2 (Prop_lut2_I1_O)        0.252    10.723 r  u_img_data_pkt/r_rd_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000    10.723    u_img_data_pkt/r_rd_cnt[0]_i_6_n_0
    SLICE_X37Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.180 r  u_img_data_pkt/r_rd_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.180    u_img_data_pkt/r_rd_cnt_reg[0]_i_2_n_0
    SLICE_X37Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.278 r  u_img_data_pkt/r_rd_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.278    u_img_data_pkt/r_rd_cnt_reg[4]_i_1_n_0
    SLICE_X37Y180        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.543 r  u_img_data_pkt/r_rd_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.543    u_img_data_pkt/r_rd_cnt_reg[8]_i_1_n_6
    SLICE_X37Y180        FDCE                                         r  u_img_data_pkt/r_rd_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   32.000    32.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.552    34.845    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.918 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.920    36.838    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    36.915 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.353    38.268    u_img_data_pkt/o_user_clk
    SLICE_X37Y180        FDCE                                         r  u_img_data_pkt/r_rd_cnt_reg[9]/C
                         clock pessimism              0.341    38.610    
                         clock uncertainty           -0.088    38.522    
    SLICE_X37Y180        FDCE (Setup_fdce_C_D)        0.059    38.581    u_img_data_pkt/r_rd_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         38.581    
                         arrival time                         -11.543    
  -------------------------------------------------------------------
                         slack                                 27.038    

Slack (MET) :             27.040ns  (required time - arrival time)
  Source:                 u_img_data_pkt/ro_udp_len_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_img_data_pkt/r_rd_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0 rise@32.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 2.232ns (47.805%)  route 2.437ns (52.194%))
  Logic Levels:           6  (CARRY4=3 LUT2=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.267ns = ( 38.267 - 32.000 ) 
    Source Clock Delay      (SCD):    6.644ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.662     3.017    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.094 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     5.111    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.192 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.452     6.644    u_img_data_pkt/o_user_clk
    SLICE_X38Y178        FDCE                                         r  u_img_data_pkt/ro_udp_len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y178        FDCE (Prop_fdce_C_Q)         0.348     6.992 r  u_img_data_pkt/ro_udp_len_reg[3]/Q
                         net (fo=9, routed)           0.558     7.550    u_img_data_pkt/ro_udp_len[3]
    SLICE_X39Y178        LUT2 (Prop_lut2_I1_O)        0.242     7.792 r  u_img_data_pkt/r_fifo_rd_en1_carry_i_5/O
                         net (fo=2, routed)           0.402     8.194    u_img_data_pkt/r_fifo_rd_en1_carry_i_5_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.503     8.697 r  u_img_data_pkt/r_fifo_rd_en1_carry__0_i_1/CO[2]
                         net (fo=8, routed)           0.374     9.071    u_img_data_pkt/r_fifo_rd_en1_carry__0_i_1_n_1
    SLICE_X36Y180        LUT2 (Prop_lut2_I0_O)        0.252     9.323 r  u_img_data_pkt/r_fifo_rd_en1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.323    u_img_data_pkt/r_fifo_rd_en1_carry__0_i_2_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.767 r  u_img_data_pkt/r_fifo_rd_en1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.767    u_img_data_pkt/r_fifo_rd_en1_carry__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.958 r  u_img_data_pkt/r_fifo_rd_en1_carry__1/CO[2]
                         net (fo=19, routed)          0.678    10.636    u_img_data_pkt/r_fifo_rd_en1
    SLICE_X40Y178        LUT2 (Prop_lut2_I1_O)        0.252    10.888 r  u_img_data_pkt/r_rd_cnt[0]_i_1/O
                         net (fo=16, routed)          0.424    11.313    u_img_data_pkt/r_rd_cnt[0]_i_1_n_0
    SLICE_X37Y179        FDCE                                         r  u_img_data_pkt/r_rd_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   32.000    32.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.552    34.845    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.918 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.920    36.838    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    36.915 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.352    38.267    u_img_data_pkt/o_user_clk
    SLICE_X37Y179        FDCE                                         r  u_img_data_pkt/r_rd_cnt_reg[4]/C
                         clock pessimism              0.341    38.609    
                         clock uncertainty           -0.088    38.521    
    SLICE_X37Y179        FDCE (Setup_fdce_C_CE)      -0.168    38.353    u_img_data_pkt/r_rd_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.353    
                         arrival time                         -11.313    
  -------------------------------------------------------------------
                         slack                                 27.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/RX_SPA_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_descrambler_top_i/RX_SPA_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.800%)  route 0.196ns (58.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.690     1.209    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.259 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.773     2.032    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.058 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.669     2.727    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/user_clk
    SLICE_X50Y203        FDRE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/RX_SPA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y203        FDRE (Prop_fdre_C_Q)         0.141     2.868 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/RX_SPA_reg/Q
                         net (fo=1, routed)           0.196     3.065    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_descrambler_top_i/rx_spa_descram_in
    SLICE_X53Y199        FDRE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_descrambler_top_i/RX_SPA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.964     1.522    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.575 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844     2.418    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.447 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.853     3.300    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_descrambler_top_i/user_clk
    SLICE_X53Y199        FDRE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_descrambler_top_i/RX_SPA_reg/C
                         clock pessimism             -0.394     2.906    
    SLICE_X53Y199        FDRE (Hold_fdre_C_D)         0.075     2.981    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_descrambler_top_i/RX_SPA_reg
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           3.065    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.292ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.690     1.209    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.259 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.773     2.032    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.058 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.576     2.634    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y167        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y167        FDRE (Prop_fdre_C_Q)         0.141     2.775 f  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/Q
                         net (fo=1, routed)           0.053     2.828    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[1]
    SLICE_X42Y167        LUT3 (Prop_lut3_I0_O)        0.045     2.873 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     2.873    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0
    SLICE_X42Y167        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.964     1.522    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.575 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844     2.418    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.447 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.844     3.292    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y167        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.645     2.647    
    SLICE_X42Y167        FDRE (Hold_fdre_C_D)         0.121     2.768    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.768    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.931%)  route 0.125ns (47.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.690     1.209    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.259 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.773     2.032    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.058 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.572     2.630    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X43Y178        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y178        FDRE (Prop_fdre_C_Q)         0.141     2.771 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.125     2.896    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X44Y178        SRL16E                                       r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.964     1.522    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.575 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844     2.418    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.447 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.840     3.288    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X44Y178        SRL16E                                       r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.623     2.665    
    SLICE_X44Y178        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.782    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/sof_to_eof_1_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.483%)  route 0.064ns (25.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.299ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.690     1.209    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.259 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.773     2.032    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.058 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.581     2.639    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X43Y192        FDRE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/sof_to_eof_1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y192        FDRE (Prop_fdre_C_Q)         0.141     2.780 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/sof_to_eof_1_r_reg/Q
                         net (fo=3, routed)           0.064     2.844    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/sof_to_eof_1_r
    SLICE_X42Y192        LUT6 (Prop_lut6_I3_O)        0.045     2.889 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_i_2/O
                         net (fo=1, routed)           0.000     2.889    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/tx_dst_rdy_n_c
    SLICE_X42Y192        FDSE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.964     1.522    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.575 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844     2.418    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.447 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.851     3.299    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X42Y192        FDSE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                         clock pessimism             -0.647     2.652    
    SLICE_X42Y192        FDSE (Hold_fdse_C_D)         0.121     2.773    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/gen_r_flop_0_i/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_r_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.690     1.209    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.259 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.773     2.032    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.058 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.583     2.641    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/user_clk
    SLICE_X49Y197        FDRE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/gen_r_flop_0_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.141     2.782 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/gen_r_flop_0_i/Q
                         net (fo=1, routed)           0.055     2.837    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_r_r_reg[0]_0[3]
    SLICE_X49Y197        FDRE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_r_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.964     1.522    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.575 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844     2.418    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.447 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.853     3.300    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X49Y197        FDRE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_r_r_reg[0]/C
                         clock pessimism             -0.659     2.641    
    SLICE_X49Y197        FDRE (Hold_fdre_C_D)         0.076     2.717    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_r_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.690     1.209    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.259 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.773     2.032    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.058 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.602     2.660    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y171        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y171        FDRE (Prop_fdre_C_Q)         0.141     2.801 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     2.856    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X39Y171        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.964     1.522    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.575 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844     2.418    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.447 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.872     3.319    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y171        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.659     2.660    
    SLICE_X39Y171        FDRE (Hold_fdre_C_D)         0.075     2.735    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -2.735    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/gen_k_flop_0_i/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_k_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.690     1.209    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.259 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.773     2.032    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.058 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.583     2.641    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/user_clk
    SLICE_X49Y197        FDRE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/gen_k_flop_0_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.141     2.782 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/gen_k_flop_0_i/Q
                         net (fo=1, routed)           0.055     2.837    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_k_r_reg[0]_0[3]
    SLICE_X49Y197        FDRE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_k_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.964     1.522    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.575 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844     2.418    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.447 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.853     3.300    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X49Y197        FDRE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_k_r_reg[0]/C
                         clock pessimism             -0.659     2.641    
    SLICE_X49Y197        FDRE (Hold_fdre_C_D)         0.075     2.716    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_k_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.287ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.690     1.209    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.259 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.773     2.032    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.058 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.572     2.630    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y171        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y171        FDRE (Prop_fdre_C_Q)         0.141     2.771 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     2.826    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X47Y171        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.964     1.522    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.575 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844     2.418    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.447 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.840     3.287    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y171        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.657     2.630    
    SLICE_X47Y171        FDRE (Hold_fdre_C_D)         0.075     2.705    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.690     1.209    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.259 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.773     2.032    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.058 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.573     2.631    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/user_clk
    SLICE_X67Y192        FDRE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y192        FDRE (Prop_fdre_C_Q)         0.141     2.772 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.827    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to
    SLICE_X67Y192        FDRE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.964     1.522    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.575 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844     2.418    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.447 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.844     3.291    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/user_clk
    SLICE_X67Y192        FDRE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.660     2.631    
    SLICE_X67Y192        FDRE (Hold_fdre_C_D)         0.075     2.706    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.847%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.690     1.209    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.259 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.773     2.032    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.058 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.602     2.660    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X38Y171        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y171        FDRE (Prop_fdre_C_Q)         0.141     2.801 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.058     2.859    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X38Y171        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.964     1.522    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.575 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844     2.418    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.447 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.872     3.319    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X38Y171        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.659     2.660    
    SLICE_X38Y171        FDRE (Hold_fdre_C_D)         0.076     2.736    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            6.060         32.000      25.940     GTPE2_CHANNEL_X0Y4  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         32.000      25.940     GTPE2_CHANNEL_X0Y4  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     RAMB18E1/CLKBWRCLK       n/a            2.170         32.000      29.830     RAMB18_X2Y68        u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I                   n/a            1.592         32.000      30.408     BUFGCTRL_X0Y16      aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a            1.249         32.000      30.751     MMCME2_ADV_X1Y4     aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C                   n/a            1.000         32.000      31.000     SLICE_X48Y204       aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_scrambler_top_i/aurora_8b10b_0_scrambler1_i/DOUT_reg[6]/C
Min Period        n/a     FDRE/C                   n/a            1.000         32.000      31.000     SLICE_X48Y204       aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_scrambler_top_i/aurora_8b10b_0_scrambler1_i/DOUT_reg[7]/C
Min Period        n/a     FDRE/C                   n/a            1.000         32.000      31.000     SLICE_X48Y206       aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_scrambler_top_i/aurora_8b10b_0_scrambler1_i/DOUT_reg[8]/C
Min Period        n/a     FDRE/C                   n/a            1.000         32.000      31.000     SLICE_X48Y206       aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_scrambler_top_i/aurora_8b10b_0_scrambler1_i/DOUT_reg[9]/C
Min Period        n/a     FDSE/C                   n/a            1.000         32.000      31.000     SLICE_X47Y206       aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_scrambler_top_i/aurora_8b10b_0_scrambler1_i/lfsr_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       32.000      181.360    MMCME2_ADV_X1Y4     aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X44Y198       aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X56Y194       aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt0_txresetdone_r3_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X40Y198       aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/v_count_r_reg[14]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X44Y197       aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X64Y197       aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt0_rxresetdone_r3_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X56Y194       aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt0_txresetdone_r3_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X46Y197       aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/txver_count_r_reg[6]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X48Y198       aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X48Y198       aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/ver_counter_i/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X52Y199       aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X64Y197       aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt0_rxresetdone_r3_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X40Y198       aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/v_count_r_reg[14]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X44Y178       u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X44Y178       u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X44Y198       aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X56Y194       aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt0_txresetdone_r3_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X46Y197       aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/txver_count_r_reg[6]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X44Y197       aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X36Y192       aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/standard_cc_module_i/count_13d_srl_r_reg[9]_srl11___standard_cc_module_i_count_13d_srl_r_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X48Y198       aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.970ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period  n/a     GTPE2_CHANNEL/RXUSRCLK  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/RXUSRCLK
Min Period  n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXUSRCLK
Min Period  n/a     BUFG/I                  n/a            1.592         16.000      14.408     BUFGCTRL_X0Y18      aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1      n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y4     aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y4     aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
  To Clock:  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTPE2_CHANNEL_X0Y5  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         16.000      14.408     BUFGCTRL_X0Y21      aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4     aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y4     aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_1
  To Clock:  clkfbout_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y4  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y4  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack       22.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.992ns  (required time - arrival time)
  Source:                 aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0_1 rise@32.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 0.538ns (6.122%)  route 8.251ns (93.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.490ns = ( 38.490 - 32.000 ) 
    Source Clock Delay      (SCD):    6.803ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.555     6.803    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/user_clk
    SLICE_X46Y220        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y220        FDRE (Prop_fdre_C_Q)         0.433     7.236 f  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg/Q
                         net (fo=6, routed)           4.052    11.287    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg_0
    SLICE_X114Y217       LUT5 (Prop_lut5_I0_O)        0.105    11.392 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r_i_1/O
                         net (fo=9, routed)           4.199    15.591    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r0
    SLICE_X34Y221        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     32.000    32.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.565    34.858    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.931 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    36.895    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.972 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.518    38.490    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/user_clk
    SLICE_X34Y221        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[0]/C
                         clock pessimism              0.348    38.839    
                         clock uncertainty           -0.088    38.751    
    SLICE_X34Y221        FDRE (Setup_fdre_C_CE)      -0.168    38.583    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[0]
  -------------------------------------------------------------------
                         required time                         38.583    
                         arrival time                         -15.591    
  -------------------------------------------------------------------
                         slack                                 22.992    

Slack (MET) :             22.992ns  (required time - arrival time)
  Source:                 aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0_1 rise@32.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 0.538ns (6.122%)  route 8.251ns (93.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.490ns = ( 38.490 - 32.000 ) 
    Source Clock Delay      (SCD):    6.803ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.555     6.803    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/user_clk
    SLICE_X46Y220        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y220        FDRE (Prop_fdre_C_Q)         0.433     7.236 f  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg/Q
                         net (fo=6, routed)           4.052    11.287    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg_0
    SLICE_X114Y217       LUT5 (Prop_lut5_I0_O)        0.105    11.392 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r_i_1/O
                         net (fo=9, routed)           4.199    15.591    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r0
    SLICE_X34Y221        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     32.000    32.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.565    34.858    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.931 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    36.895    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.972 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.518    38.490    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/user_clk
    SLICE_X34Y221        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[1]/C
                         clock pessimism              0.348    38.839    
                         clock uncertainty           -0.088    38.751    
    SLICE_X34Y221        FDRE (Setup_fdre_C_CE)      -0.168    38.583    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         38.583    
                         arrival time                         -15.591    
  -------------------------------------------------------------------
                         slack                                 22.992    

Slack (MET) :             23.227ns  (required time - arrival time)
  Source:                 aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0_1 rise@32.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        8.556ns  (logic 0.538ns (6.288%)  route 8.018ns (93.712%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.493ns = ( 38.493 - 32.000 ) 
    Source Clock Delay      (SCD):    6.803ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.555     6.803    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/user_clk
    SLICE_X46Y220        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y220        FDRE (Prop_fdre_C_Q)         0.433     7.236 f  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg/Q
                         net (fo=6, routed)           4.052    11.287    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg_0
    SLICE_X114Y217       LUT5 (Prop_lut5_I0_O)        0.105    11.392 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r_i_1/O
                         net (fo=9, routed)           3.967    15.359    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r0
    SLICE_X34Y219        FDSE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     32.000    32.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.565    34.858    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.931 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    36.895    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.972 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.521    38.493    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/user_clk
    SLICE_X34Y219        FDSE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[7]/C
                         clock pessimism              0.348    38.842    
                         clock uncertainty           -0.088    38.754    
    SLICE_X34Y219        FDSE (Setup_fdse_C_CE)      -0.168    38.586    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[7]
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                         -15.359    
  -------------------------------------------------------------------
                         slack                                 23.227    

Slack (MET) :             23.243ns  (required time - arrival time)
  Source:                 aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0_1 rise@32.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        8.539ns  (logic 0.538ns (6.300%)  route 8.001ns (93.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 38.492 - 32.000 ) 
    Source Clock Delay      (SCD):    6.803ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.555     6.803    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/user_clk
    SLICE_X46Y220        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y220        FDRE (Prop_fdre_C_Q)         0.433     7.236 f  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg/Q
                         net (fo=6, routed)           4.052    11.287    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg_0
    SLICE_X114Y217       LUT5 (Prop_lut5_I0_O)        0.105    11.392 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r_i_1/O
                         net (fo=9, routed)           3.949    15.342    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r0
    SLICE_X34Y220        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     32.000    32.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.565    34.858    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.931 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    36.895    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.972 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.520    38.492    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/user_clk
    SLICE_X34Y220        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[2]/C
                         clock pessimism              0.348    38.841    
                         clock uncertainty           -0.088    38.753    
    SLICE_X34Y220        FDRE (Setup_fdre_C_CE)      -0.168    38.585    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[2]
  -------------------------------------------------------------------
                         required time                         38.585    
                         arrival time                         -15.342    
  -------------------------------------------------------------------
                         slack                                 23.243    

Slack (MET) :             23.243ns  (required time - arrival time)
  Source:                 aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0_1 rise@32.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        8.539ns  (logic 0.538ns (6.300%)  route 8.001ns (93.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 38.492 - 32.000 ) 
    Source Clock Delay      (SCD):    6.803ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.555     6.803    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/user_clk
    SLICE_X46Y220        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y220        FDRE (Prop_fdre_C_Q)         0.433     7.236 f  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg/Q
                         net (fo=6, routed)           4.052    11.287    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg_0
    SLICE_X114Y217       LUT5 (Prop_lut5_I0_O)        0.105    11.392 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r_i_1/O
                         net (fo=9, routed)           3.949    15.342    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r0
    SLICE_X34Y220        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     32.000    32.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.565    34.858    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.931 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    36.895    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.972 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.520    38.492    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/user_clk
    SLICE_X34Y220        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[3]/C
                         clock pessimism              0.348    38.841    
                         clock uncertainty           -0.088    38.753    
    SLICE_X34Y220        FDRE (Setup_fdre_C_CE)      -0.168    38.585    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[3]
  -------------------------------------------------------------------
                         required time                         38.585    
                         arrival time                         -15.342    
  -------------------------------------------------------------------
                         slack                                 23.243    

Slack (MET) :             23.243ns  (required time - arrival time)
  Source:                 aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0_1 rise@32.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        8.539ns  (logic 0.538ns (6.300%)  route 8.001ns (93.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 38.492 - 32.000 ) 
    Source Clock Delay      (SCD):    6.803ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.555     6.803    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/user_clk
    SLICE_X46Y220        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y220        FDRE (Prop_fdre_C_Q)         0.433     7.236 f  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg/Q
                         net (fo=6, routed)           4.052    11.287    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg_0
    SLICE_X114Y217       LUT5 (Prop_lut5_I0_O)        0.105    11.392 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r_i_1/O
                         net (fo=9, routed)           3.949    15.342    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r0
    SLICE_X34Y220        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     32.000    32.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.565    34.858    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.931 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    36.895    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.972 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.520    38.492    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/user_clk
    SLICE_X34Y220        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[4]/C
                         clock pessimism              0.348    38.841    
                         clock uncertainty           -0.088    38.753    
    SLICE_X34Y220        FDRE (Setup_fdre_C_CE)      -0.168    38.585    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[4]
  -------------------------------------------------------------------
                         required time                         38.585    
                         arrival time                         -15.342    
  -------------------------------------------------------------------
                         slack                                 23.243    

Slack (MET) :             23.243ns  (required time - arrival time)
  Source:                 aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0_1 rise@32.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        8.539ns  (logic 0.538ns (6.300%)  route 8.001ns (93.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 38.492 - 32.000 ) 
    Source Clock Delay      (SCD):    6.803ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.555     6.803    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/user_clk
    SLICE_X46Y220        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y220        FDRE (Prop_fdre_C_Q)         0.433     7.236 f  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg/Q
                         net (fo=6, routed)           4.052    11.287    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg_0
    SLICE_X114Y217       LUT5 (Prop_lut5_I0_O)        0.105    11.392 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r_i_1/O
                         net (fo=9, routed)           3.949    15.342    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r0
    SLICE_X35Y220        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     32.000    32.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.565    34.858    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.931 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    36.895    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.972 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.520    38.492    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/user_clk
    SLICE_X35Y220        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[5]/C
                         clock pessimism              0.348    38.841    
                         clock uncertainty           -0.088    38.753    
    SLICE_X35Y220        FDRE (Setup_fdre_C_CE)      -0.168    38.585    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[5]
  -------------------------------------------------------------------
                         required time                         38.585    
                         arrival time                         -15.342    
  -------------------------------------------------------------------
                         slack                                 23.243    

Slack (MET) :             23.243ns  (required time - arrival time)
  Source:                 aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0_1 rise@32.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        8.539ns  (logic 0.538ns (6.300%)  route 8.001ns (93.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 38.492 - 32.000 ) 
    Source Clock Delay      (SCD):    6.803ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.555     6.803    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/user_clk
    SLICE_X46Y220        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y220        FDRE (Prop_fdre_C_Q)         0.433     7.236 f  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg/Q
                         net (fo=6, routed)           4.052    11.287    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg_0
    SLICE_X114Y217       LUT5 (Prop_lut5_I0_O)        0.105    11.392 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r_i_1/O
                         net (fo=9, routed)           3.949    15.342    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r0
    SLICE_X34Y220        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     32.000    32.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.565    34.858    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.931 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    36.895    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.972 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.520    38.492    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/user_clk
    SLICE_X34Y220        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[6]/C
                         clock pessimism              0.348    38.841    
                         clock uncertainty           -0.088    38.753    
    SLICE_X34Y220        FDRE (Setup_fdre_C_CE)      -0.168    38.585    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r_reg[6]
  -------------------------------------------------------------------
                         required time                         38.585    
                         arrival time                         -15.342    
  -------------------------------------------------------------------
                         slack                                 23.243    

Slack (MET) :             23.666ns  (required time - arrival time)
  Source:                 aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0_1 rise@32.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 0.538ns (6.578%)  route 7.640ns (93.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.414ns = ( 38.414 - 32.000 ) 
    Source Clock Delay      (SCD):    6.803ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.555     6.803    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/user_clk
    SLICE_X46Y220        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y220        FDRE (Prop_fdre_C_Q)         0.433     7.236 f  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg/Q
                         net (fo=6, routed)           4.052    11.287    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/align_r_reg_0
    SLICE_X114Y217       LUT5 (Prop_lut5_I0_O)        0.105    11.392 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r_i_1/O
                         net (fo=9, routed)           3.589    14.981    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r0
    SLICE_X47Y219        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     32.000    32.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.565    34.858    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.931 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    36.895    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.972 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.442    38.414    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/user_clk
    SLICE_X47Y219        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r_reg/C
                         clock pessimism              0.364    38.779    
                         clock uncertainty           -0.088    38.691    
    SLICE_X47Y219        FDRE (Setup_fdre_C_D)       -0.044    38.647    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r_reg
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                         -14.981    
  -------------------------------------------------------------------
                         slack                                 23.666    

Slack (MET) :             27.467ns  (required time - arrival time)
  Source:                 aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/RX_CHAR_IS_COMMA_R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0_1 rise@32.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.965ns (23.560%)  route 3.131ns (76.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.434ns = ( 38.434 - 32.000 ) 
    Source Clock Delay      (SCD):    7.025ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.778     7.025    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/user_clk
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXCHARISCOMMA[0])
                                                      0.965     7.990 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/RXCHARISCOMMA[0]
                         net (fo=1, routed)           3.131    11.121    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/RX_CHAR_IS_COMMA_R_reg[3]_0[0]
    SLICE_X114Y217       FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/RX_CHAR_IS_COMMA_R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     32.000    32.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.565    34.858    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.931 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    36.895    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.972 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.462    38.434    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/user_clk
    SLICE_X114Y217       FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/RX_CHAR_IS_COMMA_R_reg[0]/C
                         clock pessimism              0.289    38.723    
                         clock uncertainty           -0.088    38.636    
    SLICE_X114Y217       FDRE (Setup_fdre_C_D)       -0.047    38.589    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/RX_CHAR_IS_COMMA_R_reg[0]
  -------------------------------------------------------------------
                         required time                         38.589    
                         arrival time                         -11.121    
  -------------------------------------------------------------------
                         slack                                 27.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.485%)  route 0.067ns (26.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.659     2.738    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/user_clk
    SLICE_X47Y222        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y222        FDRE (Prop_fdre_C_Q)         0.141     2.879 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r_reg[2]/Q
                         net (fo=2, routed)           0.067     2.946    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r[2]
    SLICE_X46Y222        LUT5 (Prop_lut5_I0_O)        0.045     2.991 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r2_i_1/O
                         net (fo=1, routed)           0.000     2.991    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r2_i_1_n_0
    SLICE_X46Y222        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.468 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.931     3.400    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/user_clk
    SLICE_X46Y222        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r2_reg/C
                         clock pessimism             -0.648     2.751    
    SLICE_X46Y222        FDRE (Hold_fdre_C_D)         0.120     2.871    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r2_reg
  -------------------------------------------------------------------
                         required time                         -2.871    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.668     2.747    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/link_reset_cdc_sync/user_clk
    SLICE_X43Y210        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y210        FDRE (Prop_fdre_C_Q)         0.141     2.888 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.943    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to
    SLICE_X43Y210        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.468 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.943     3.412    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/link_reset_cdc_sync/user_clk
    SLICE_X43Y210        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.664     2.747    
    SLICE_X43Y210        FDRE (Hold_fdre_C_D)         0.075     2.822    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.822    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.703     2.782    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/user_clk
    SLICE_X35Y206        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y206        FDRE (Prop_fdre_C_Q)         0.141     2.923 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.978    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to
    SLICE_X35Y206        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.468 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.978     3.447    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/user_clk
    SLICE_X35Y206        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.664     2.782    
    SLICE_X35Y206        FDRE (Hold_fdre_C_D)         0.075     2.857    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.857    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.657     2.736    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/user_clk
    SLICE_X49Y226        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y226        FDRE (Prop_fdre_C_Q)         0.141     2.877 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.932    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to
    SLICE_X49Y226        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.468 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.929     3.398    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/user_clk
    SLICE_X49Y226        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.661     2.736    
    SLICE_X49Y226        FDRE (Hold_fdre_C_D)         0.075     2.811    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.811    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.669     2.748    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/USER_CLK
    SLICE_X45Y209        FDRE                                         r  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y209        FDRE (Prop_fdre_C_Q)         0.141     2.889 r  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.944    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to
    SLICE_X45Y209        FDRE                                         r  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.468 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.944     3.413    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/USER_CLK
    SLICE_X45Y209        FDRE                                         r  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.664     2.748    
    SLICE_X45Y209        FDRE (Hold_fdre_C_D)         0.075     2.823    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.823    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_ecp_d_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.445%)  route 0.074ns (28.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.663     2.742    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/user_clk
    SLICE_X49Y217        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y217        FDRE (Prop_fdre_C_Q)         0.141     2.883 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[26]/Q
                         net (fo=4, routed)           0.074     2.958    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg_n_0_[26]
    SLICE_X48Y217        LUT4 (Prop_lut4_I0_O)        0.045     3.003 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_scp_d_r0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     3.003    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_scp_d_r0_inferred__1/i__n_0
    SLICE_X48Y217        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_ecp_d_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.468 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.936     3.405    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/user_clk
    SLICE_X48Y217        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_ecp_d_r_reg[6]/C
                         clock pessimism             -0.649     2.755    
    SLICE_X48Y217        FDRE (Hold_fdre_C_D)         0.121     2.876    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_ecp_d_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_scrambler_top_i/aurora_8b10b_0_scrambler1_i/DOUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.947%)  route 0.076ns (29.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.665     2.744    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X49Y215        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y215        FDRE (Prop_fdre_C_Q)         0.141     2.885 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[18]/Q
                         net (fo=3, routed)           0.076     2.961    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_scrambler_top_i/aurora_8b10b_0_scrambler1_i/D[0]
    SLICE_X48Y215        LUT2 (Prop_lut2_I1_O)        0.045     3.006 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_scrambler_top_i/aurora_8b10b_0_scrambler1_i/DOUT[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.006    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_scrambler_top_i/aurora_8b10b_0_scrambler1_i/DOUT[2]_i_1__0_n_0
    SLICE_X48Y215        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_scrambler_top_i/aurora_8b10b_0_scrambler1_i/DOUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.468 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.938     3.407    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_scrambler_top_i/aurora_8b10b_0_scrambler1_i/user_clk
    SLICE_X48Y215        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_scrambler_top_i/aurora_8b10b_0_scrambler1_i/DOUT_reg[2]/C
                         clock pessimism             -0.649     2.757    
    SLICE_X48Y215        FDRE (Hold_fdre_C_D)         0.120     2.877    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_scrambler_top_i/aurora_8b10b_0_scrambler1_i/DOUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.877    
                         arrival time                           3.006    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.445ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.701     2.780    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/tx_lock_cdc_sync/user_clk
    SLICE_X34Y211        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y211        FDRE (Prop_fdre_C_Q)         0.141     2.921 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.064     2.985    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to
    SLICE_X34Y211        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.468 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.976     3.445    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/tx_lock_cdc_sync/user_clk
    SLICE_X34Y211        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.664     2.780    
    SLICE_X34Y211        FDRE (Hold_fdre_C_D)         0.075     2.855    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.855    
                         arrival time                           2.985    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.703     2.782    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/user_clk
    SLICE_X34Y205        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y205        FDRE (Prop_fdre_C_Q)         0.141     2.923 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.064     2.987    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to
    SLICE_X34Y205        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.468 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.978     3.447    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/user_clk
    SLICE_X34Y205        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.664     2.782    
    SLICE_X34Y205        FDRE (Hold_fdre_C_D)         0.075     2.857    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.857    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_spa_neg_d_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.908%)  route 0.084ns (31.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.403ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.661     2.740    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/user_clk
    SLICE_X49Y219        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y219        FDRE (Prop_fdre_C_Q)         0.141     2.881 f  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[13]/Q
                         net (fo=6, routed)           0.084     2.965    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg_n_0_[13]
    SLICE_X48Y219        LUT4 (Prop_lut4_I0_O)        0.045     3.010 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_spa_neg_d_r0/O
                         net (fo=1, routed)           0.000     3.010    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_spa_neg_d_r0_n_0
    SLICE_X48Y219        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_spa_neg_d_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.468 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.934     3.403    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/user_clk
    SLICE_X48Y219        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_spa_neg_d_r_reg[1]/C
                         clock pessimism             -0.649     2.753    
    SLICE_X48Y219        FDRE (Hold_fdre_C_D)         0.121     2.874    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_spa_neg_d_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.874    
                         arrival time                           3.010    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0_1
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            6.060         32.000      25.940     GTPE2_CHANNEL_X0Y5  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         32.000      25.940     GTPE2_CHANNEL_X0Y5  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.592         32.000      30.408     BUFGCTRL_X0Y17      aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a            1.249         32.000      30.751     MMCME2_ADV_X0Y4     aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C                   n/a            1.000         32.000      31.000     SLICE_X50Y224       aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/err_cnt_r_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            1.000         32.000      31.000     SLICE_X50Y224       aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/err_cnt_r_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            1.000         32.000      31.000     SLICE_X50Y224       aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/err_cnt_r_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            1.000         32.000      31.000     SLICE_X50Y225       aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/good_cnt_r_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            1.000         32.000      31.000     SLICE_X50Y225       aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/good_cnt_r_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            1.000         32.000      31.000     SLICE_X50Y225       aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/good_cnt_r_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       32.000      181.360    MMCME2_ADV_X0Y4     aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X48Y216       aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt0_txresetdone_r3_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X46Y215       aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X48Y226       aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/standard_cc_module_i/count_13d_srl_r_reg[9]_srl11___standard_cc_module_i_count_13d_srl_r_reg_r_8/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X44Y219       aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X44Y219       aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X48Y226       aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/standard_cc_module_i/prepare_count_r_reg[7]_srl4___standard_cc_module_i_count_13d_srl_r_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X48Y209       aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt0_rxresetdone_r3_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X48Y209       aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt0_rxresetdone_r3_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X48Y216       aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt0_txresetdone_r3_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X44Y217       aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X48Y209       aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt0_rxresetdone_r3_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X48Y209       aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt0_rxresetdone_r3_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X48Y216       aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt0_txresetdone_r3_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X48Y216       aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt0_txresetdone_r3_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X44Y217       aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X44Y217       aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X44Y215       aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/txver_count_r_reg[6]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X44Y215       aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/txver_count_r_reg[6]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X44Y216       aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/v_count_r_reg[14]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         16.000      15.146     SLICE_X44Y216       aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/v_count_r_reg[14]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_1
  To Clock:  clkout1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.970ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period  n/a     GTPE2_CHANNEL/RXUSRCLK  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y5  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/RXUSRCLK
Min Period  n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y5  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXUSRCLK
Min Period  n/a     BUFG/I                  n/a            1.592         16.000      14.408     BUFGCTRL_X0Y19      aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1      n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4     aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y4     aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  cmos_pclk
  To Clock:  cmos_pclk

Setup :            0  Failing Endpoints,  Worst Slack       35.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.775ns  (required time - arrival time)
  Source:                 u_img_data_pkt/img_data_d0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/wr_fifo_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.602ns (15.058%)  route 3.396ns (84.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 45.300 - 40.000 ) 
    Source Clock Delay      (SCD):    5.993ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         1.424     1.424 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.903     4.327    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.408 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.585     5.993    u_img_data_pkt/CLK
    ILOGIC_X0Y106        FDCE                                         r  u_img_data_pkt/img_data_d0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y106        FDCE (Prop_fdce_C_Q)         0.448     6.441 r  u_img_data_pkt/img_data_d0_reg[1]/Q
                         net (fo=1, routed)           3.396     9.837    u_img_data_pkt/img_data_d0[1]
    SLICE_X37Y162        LUT4 (Prop_lut4_I3_O)        0.154     9.991 r  u_img_data_pkt/wr_fifo_data[1]_i_1/O
                         net (fo=1, routed)           0.000     9.991    u_img_data_pkt/wr_fifo_data[1]_i_1_n_0
    SLICE_X37Y162        FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         1.358    41.358 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.503    43.861    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.938 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.361    45.300    u_img_data_pkt/CLK
    SLICE_X37Y162        FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[1]/C
                         clock pessimism              0.470    45.769    
                         clock uncertainty           -0.035    45.734    
    SLICE_X37Y162        FDCE (Setup_fdce_C_D)        0.032    45.766    u_img_data_pkt/wr_fifo_data_reg[1]
  -------------------------------------------------------------------
                         required time                         45.766    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                 35.775    

Slack (MET) :             35.820ns  (required time - arrival time)
  Source:                 u_img_data_pkt/img_data_d0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/wr_fifo_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.602ns (15.078%)  route 3.390ns (84.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 45.299 - 40.000 ) 
    Source Clock Delay      (SCD):    5.995ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         1.424     1.424 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.903     4.327    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.408 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.587     5.995    u_img_data_pkt/CLK
    ILOGIC_X0Y102        FDCE                                         r  u_img_data_pkt/img_data_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y102        FDCE (Prop_fdce_C_Q)         0.448     6.443 r  u_img_data_pkt/img_data_d0_reg[4]/Q
                         net (fo=1, routed)           3.390     9.834    u_img_data_pkt/img_data_d0[4]
    SLICE_X36Y163        LUT6 (Prop_lut6_I5_O)        0.154     9.988 r  u_img_data_pkt/wr_fifo_data[4]_i_1/O
                         net (fo=1, routed)           0.000     9.988    u_img_data_pkt/wr_fifo_data[4]_i_1_n_0
    SLICE_X36Y163        FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         1.358    41.358 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.503    43.861    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.938 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.360    45.299    u_img_data_pkt/CLK
    SLICE_X36Y163        FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[4]/C
                         clock pessimism              0.470    45.768    
                         clock uncertainty           -0.035    45.733    
    SLICE_X36Y163        FDCE (Setup_fdce_C_D)        0.074    45.807    u_img_data_pkt/wr_fifo_data_reg[4]
  -------------------------------------------------------------------
                         required time                         45.807    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                 35.820    

Slack (MET) :             35.905ns  (required time - arrival time)
  Source:                 u_img_data_pkt/img_data_d0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/wr_fifo_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.602ns (15.396%)  route 3.308ns (84.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 45.300 - 40.000 ) 
    Source Clock Delay      (SCD):    5.993ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         1.424     1.424 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.903     4.327    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.408 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.585     5.993    u_img_data_pkt/CLK
    ILOGIC_X0Y107        FDCE                                         r  u_img_data_pkt/img_data_d0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y107        FDCE (Prop_fdce_C_Q)         0.448     6.441 r  u_img_data_pkt/img_data_d0_reg[0]/Q
                         net (fo=1, routed)           3.308     9.749    u_img_data_pkt/img_data_d0[0]
    SLICE_X36Y162        LUT6 (Prop_lut6_I2_O)        0.154     9.903 r  u_img_data_pkt/wr_fifo_data[0]_i_1/O
                         net (fo=1, routed)           0.000     9.903    u_img_data_pkt/wr_fifo_data[0]_i_1_n_0
    SLICE_X36Y162        FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         1.358    41.358 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.503    43.861    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.938 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.361    45.300    u_img_data_pkt/CLK
    SLICE_X36Y162        FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[0]/C
                         clock pessimism              0.470    45.769    
                         clock uncertainty           -0.035    45.734    
    SLICE_X36Y162        FDCE (Setup_fdce_C_D)        0.074    45.808    u_img_data_pkt/wr_fifo_data_reg[0]
  -------------------------------------------------------------------
                         required time                         45.808    
                         arrival time                          -9.903    
  -------------------------------------------------------------------
                         slack                                 35.905    

Slack (MET) :             36.070ns  (required time - arrival time)
  Source:                 u_img_data_pkt/img_data_d0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/wr_fifo_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.602ns (16.222%)  route 3.109ns (83.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 45.300 - 40.000 ) 
    Source Clock Delay      (SCD):    5.985ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         1.424     1.424 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.903     4.327    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.408 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.577     5.985    u_img_data_pkt/CLK
    ILOGIC_X0Y117        FDCE                                         r  u_img_data_pkt/img_data_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y117        FDCE (Prop_fdce_C_Q)         0.448     6.433 r  u_img_data_pkt/img_data_d0_reg[6]/Q
                         net (fo=1, routed)           3.109     9.542    u_img_data_pkt/img_data_d0[6]
    SLICE_X37Y162        LUT4 (Prop_lut4_I3_O)        0.154     9.696 r  u_img_data_pkt/wr_fifo_data[6]_i_1/O
                         net (fo=1, routed)           0.000     9.696    u_img_data_pkt/wr_fifo_data[6]_i_1_n_0
    SLICE_X37Y162        FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         1.358    41.358 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.503    43.861    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.938 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.361    45.300    u_img_data_pkt/CLK
    SLICE_X37Y162        FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[6]/C
                         clock pessimism              0.470    45.769    
                         clock uncertainty           -0.035    45.734    
    SLICE_X37Y162        FDCE (Setup_fdce_C_D)        0.032    45.766    u_img_data_pkt/wr_fifo_data_reg[6]
  -------------------------------------------------------------------
                         required time                         45.766    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                 36.070    

Slack (MET) :             36.126ns  (required time - arrival time)
  Source:                 u_img_data_pkt/img_data_d0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/wr_fifo_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 0.602ns (16.303%)  route 3.091ns (83.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 45.299 - 40.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         1.424     1.424 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.903     4.327    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.408 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.580     5.988    u_img_data_pkt/CLK
    ILOGIC_X0Y114        FDCE                                         r  u_img_data_pkt/img_data_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y114        FDCE (Prop_fdce_C_Q)         0.448     6.436 r  u_img_data_pkt/img_data_d0_reg[7]/Q
                         net (fo=1, routed)           3.091     9.527    u_img_data_pkt/img_data_d0[7]
    SLICE_X36Y163        LUT6 (Prop_lut6_I1_O)        0.154     9.681 r  u_img_data_pkt/wr_fifo_data[7]_i_2/O
                         net (fo=1, routed)           0.000     9.681    u_img_data_pkt/wr_fifo_data[7]_i_2_n_0
    SLICE_X36Y163        FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         1.358    41.358 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.503    43.861    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.938 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.360    45.299    u_img_data_pkt/CLK
    SLICE_X36Y163        FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[7]/C
                         clock pessimism              0.470    45.768    
                         clock uncertainty           -0.035    45.733    
    SLICE_X36Y163        FDCE (Setup_fdce_C_D)        0.074    45.807    u_img_data_pkt/wr_fifo_data_reg[7]
  -------------------------------------------------------------------
                         required time                         45.807    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                 36.126    

Slack (MET) :             36.136ns  (required time - arrival time)
  Source:                 u_img_data_pkt/img_data_d0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/wr_fifo_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.602ns (16.366%)  route 3.076ns (83.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 45.299 - 40.000 ) 
    Source Clock Delay      (SCD):    5.995ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         1.424     1.424 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.903     4.327    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.408 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.587     5.995    u_img_data_pkt/CLK
    ILOGIC_X0Y101        FDCE                                         r  u_img_data_pkt/img_data_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y101        FDCE (Prop_fdce_C_Q)         0.448     6.443 r  u_img_data_pkt/img_data_d0_reg[3]/Q
                         net (fo=1, routed)           3.076     9.519    u_img_data_pkt/img_data_d0[3]
    SLICE_X36Y163        LUT6 (Prop_lut6_I5_O)        0.154     9.673 r  u_img_data_pkt/wr_fifo_data[3]_i_1/O
                         net (fo=1, routed)           0.000     9.673    u_img_data_pkt/wr_fifo_data[3]_i_1_n_0
    SLICE_X36Y163        FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         1.358    41.358 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.503    43.861    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.938 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.360    45.299    u_img_data_pkt/CLK
    SLICE_X36Y163        FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[3]/C
                         clock pessimism              0.470    45.768    
                         clock uncertainty           -0.035    45.733    
    SLICE_X36Y163        FDCE (Setup_fdce_C_D)        0.076    45.809    u_img_data_pkt/wr_fifo_data_reg[3]
  -------------------------------------------------------------------
                         required time                         45.809    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                 36.136    

Slack (MET) :             36.239ns  (required time - arrival time)
  Source:                 u_img_data_pkt/img_data_d0_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/wr_fifo_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 0.602ns (16.786%)  route 2.984ns (83.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 45.300 - 40.000 ) 
    Source Clock Delay      (SCD):    5.985ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         1.424     1.424 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.903     4.327    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.408 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.577     5.985    u_img_data_pkt/CLK
    ILOGIC_X0Y118        FDCE                                         r  u_img_data_pkt/img_data_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y118        FDCE (Prop_fdce_C_Q)         0.448     6.433 r  u_img_data_pkt/img_data_d0_reg[5]/Q
                         net (fo=1, routed)           2.984     9.417    u_img_data_pkt/img_data_d0[5]
    SLICE_X36Y162        LUT4 (Prop_lut4_I3_O)        0.154     9.571 r  u_img_data_pkt/wr_fifo_data[5]_i_1/O
                         net (fo=1, routed)           0.000     9.571    u_img_data_pkt/wr_fifo_data[5]_i_1_n_0
    SLICE_X36Y162        FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         1.358    41.358 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.503    43.861    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.938 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.361    45.300    u_img_data_pkt/CLK
    SLICE_X36Y162        FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[5]/C
                         clock pessimism              0.470    45.769    
                         clock uncertainty           -0.035    45.734    
    SLICE_X36Y162        FDCE (Setup_fdce_C_D)        0.076    45.810    u_img_data_pkt/wr_fifo_data_reg[5]
  -------------------------------------------------------------------
                         required time                         45.810    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                 36.239    

Slack (MET) :             36.409ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 1.248ns (35.582%)  route 2.259ns (64.418%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 45.294 - 40.000 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         1.424     1.424 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.903     4.327    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.408 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.457     5.866    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y170        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y170        FDRE (Prop_fdre_C_Q)         0.348     6.214 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/Q
                         net (fo=4, routed)           1.061     7.275    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[4].gms.ms_0[9]
    SLICE_X40Y170        LUT4 (Prop_lut4_I3_O)        0.242     7.517 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[4].gms.ms_i_1__0/O
                         net (fo=1, routed)           0.000     7.517    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[5].gms.ms_0[4]
    SLICE_X40Y170        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.381     7.898 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.801     8.699    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp2
    SLICE_X40Y166        LUT5 (Prop_lut5_I0_O)        0.277     8.976 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.397     9.373    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2_n_0
    SLICE_X40Y166        FDSE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         1.358    41.358 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.503    43.861    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.938 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.355    45.294    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X40Y166        FDSE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.551    45.845    
                         clock uncertainty           -0.035    45.809    
    SLICE_X40Y166        FDSE (Setup_fdse_C_D)       -0.027    45.782    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         45.782    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                 36.409    

Slack (MET) :             36.493ns  (required time - arrival time)
  Source:                 u_img_data_pkt/img_data_d0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/wr_fifo_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.602ns (18.136%)  route 2.717ns (81.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 45.299 - 40.000 ) 
    Source Clock Delay      (SCD):    5.993ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         1.424     1.424 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.903     4.327    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.408 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.585     5.993    u_img_data_pkt/CLK
    ILOGIC_X0Y105        FDCE                                         r  u_img_data_pkt/img_data_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y105        FDCE (Prop_fdce_C_Q)         0.448     6.441 r  u_img_data_pkt/img_data_d0_reg[2]/Q
                         net (fo=1, routed)           2.717     9.159    u_img_data_pkt/img_data_d0[2]
    SLICE_X36Y163        LUT6 (Prop_lut6_I5_O)        0.154     9.313 r  u_img_data_pkt/wr_fifo_data[2]_i_1/O
                         net (fo=1, routed)           0.000     9.313    u_img_data_pkt/wr_fifo_data[2]_i_1_n_0
    SLICE_X36Y163        FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         1.358    41.358 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.503    43.861    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.938 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.360    45.299    u_img_data_pkt/CLK
    SLICE_X36Y163        FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[2]/C
                         clock pessimism              0.470    45.768    
                         clock uncertainty           -0.035    45.733    
    SLICE_X36Y163        FDCE (Setup_fdce_C_D)        0.072    45.805    u_img_data_pkt/wr_fifo_data_reg[2]
  -------------------------------------------------------------------
                         required time                         45.805    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                 36.493    

Slack (MET) :             36.905ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 1.248ns (40.120%)  route 1.863ns (59.880%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 45.294 - 40.000 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         1.424     1.424 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.903     4.327    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.408 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.457     5.866    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y170        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y170        FDRE (Prop_fdre_C_Q)         0.348     6.214 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/Q
                         net (fo=4, routed)           1.061     7.275    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[4].gms.ms_0[9]
    SLICE_X40Y170        LUT4 (Prop_lut4_I3_O)        0.242     7.517 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[4].gms.ms_i_1__0/O
                         net (fo=1, routed)           0.000     7.517    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[5].gms.ms_0[4]
    SLICE_X40Y170        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.381     7.898 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.801     8.699    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp2
    SLICE_X40Y166        LUT5 (Prop_lut5_I0_O)        0.277     8.976 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.000     8.976    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2_n_0
    SLICE_X40Y166        FDSE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         1.358    41.358 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.503    43.861    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.938 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.355    45.294    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X40Y166        FDSE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.551    45.845    
                         clock uncertainty           -0.035    45.809    
    SLICE_X40Y166        FDSE (Setup_fdse_C_D)        0.072    45.881    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         45.881    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                 36.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.064ns
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.520     1.781    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.807 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.576     2.383    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X43Y169        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y169        FDRE (Prop_fdre_C_Q)         0.141     2.524 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     2.579    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X43Y169        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         0.449     0.449 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.741     2.190    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.219 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.844     3.064    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X43Y169        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.681     2.383    
    SLICE_X43Y169        FDRE (Hold_fdre_C_D)         0.076     2.459    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.064ns
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.520     1.781    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.807 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.576     2.383    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X43Y169        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y169        FDRE (Prop_fdre_C_Q)         0.141     2.524 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     2.579    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X43Y169        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         0.449     0.449 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.741     2.190    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.219 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.844     3.064    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X43Y169        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.681     2.383    
    SLICE_X43Y169        FDRE (Hold_fdre_C_D)         0.075     2.458    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.520     1.781    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.807 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.610     2.417    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y164        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y164        FDRE (Prop_fdre_C_Q)         0.141     2.558 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.613    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X41Y164        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         0.449     0.449 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.741     2.190    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.219 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.881     3.100    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y164        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.683     2.417    
    SLICE_X41Y164        FDRE (Hold_fdre_C_D)         0.075     2.492    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.064ns
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.520     1.781    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.807 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.576     2.383    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X43Y169        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y169        FDRE (Prop_fdre_C_Q)         0.141     2.524 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     2.579    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X43Y169        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         0.449     0.449 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.741     2.190    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.219 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.844     3.064    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X43Y169        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.681     2.383    
    SLICE_X43Y169        FDRE (Hold_fdre_C_D)         0.071     2.454    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.073%)  route 0.079ns (35.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.094ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.520     1.781    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.807 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.605     2.412    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y170        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y170        FDRE (Prop_fdre_C_Q)         0.141     2.553 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/Q
                         net (fo=3, routed)           0.079     2.632    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus2[10]
    SLICE_X38Y170        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         0.449     0.449 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.741     2.190    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.219 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.875     3.094    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y170        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/C
                         clock pessimism             -0.682     2.412    
    SLICE_X38Y170        FDRE (Hold_fdre_C_D)         0.071     2.483    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.064ns
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.520     1.781    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.807 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.576     2.383    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y169        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y169        FDRE (Prop_fdre_C_Q)         0.164     2.547 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     2.602    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X44Y169        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         0.449     0.449 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.741     2.190    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.219 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.844     3.064    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y169        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.681     2.383    
    SLICE_X44Y169        FDRE (Hold_fdre_C_D)         0.064     2.447    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.063ns
    Source Clock Delay      (SCD):    2.382ns
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.520     1.781    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.807 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.575     2.382    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X42Y170        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y170        FDRE (Prop_fdre_C_Q)         0.164     2.546 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     2.601    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X42Y170        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         0.449     0.449 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.741     2.190    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.219 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.843     3.063    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X42Y170        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.681     2.382    
    SLICE_X42Y170        FDRE (Hold_fdre_C_D)         0.064     2.446    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.064ns
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.520     1.781    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.807 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.576     2.383    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y169        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y169        FDRE (Prop_fdre_C_Q)         0.164     2.547 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     2.602    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X44Y169        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         0.449     0.449 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.741     2.190    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.219 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.844     3.064    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y169        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.681     2.383    
    SLICE_X44Y169        FDRE (Hold_fdre_C_D)         0.060     2.443    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.093ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.520     1.781    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.807 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.604     2.411    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y171        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y171        FDRE (Prop_fdre_C_Q)         0.164     2.575 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.055     2.630    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X40Y171        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         0.449     0.449 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.741     2.190    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.219 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.874     3.093    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y171        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.682     2.411    
    SLICE_X40Y171        FDRE (Hold_fdre_C_D)         0.060     2.471    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -2.471    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.063ns
    Source Clock Delay      (SCD):    2.382ns
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.520     1.781    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.807 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.575     2.382    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X42Y170        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y170        FDRE (Prop_fdre_C_Q)         0.164     2.546 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     2.601    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X42Y170        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    U18                  IBUF (Prop_ibuf_I_O)         0.449     0.449 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.741     2.190    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.219 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.843     3.063    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X42Y170        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.681     2.382    
    SLICE_X42Y170        FDRE (Hold_fdre_C_D)         0.060     2.442    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cmos_pclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { cam_pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB18_X2Y68   u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y0  cam_pclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y107  u_img_data_pkt/img_data_d0_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y106  u_img_data_pkt/img_data_d0_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y105  u_img_data_pkt/img_data_d0_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y101  u_img_data_pkt/img_data_d0_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y102  u_img_data_pkt/img_data_d0_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y118  u_img_data_pkt/img_data_d0_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y117  u_img_data_pkt/img_data_d0_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y114  u_img_data_pkt/img_data_d0_reg[7]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X44Y179  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X44Y179  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y168  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X40Y166  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X40Y166  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X40Y166  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y169  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y169  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y169  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y169  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X44Y179  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X44Y179  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y169  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y169  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y169  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y169  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y169  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y169  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y168  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y179  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  instance_name/inst/clk_in1
  To Clock:  instance_name/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         instance_name/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.389ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.907ns (37.358%)  route 1.521ns (62.642%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 21.271 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.517     1.517    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.640 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.081    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.388     1.388    u_i2c_dri/CLK
    SLICE_X84Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.398     1.786 f  u_i2c_dri/clk_cnt_reg[1]/Q
                         net (fo=9, routed)           0.811     2.597    u_i2c_dri/clk_cnt[1]
    SLICE_X83Y146        LUT3 (Prop_lut3_I2_O)        0.242     2.839 r  u_i2c_dri/clk_cnt[7]_i_2/O
                         net (fo=2, routed)           0.710     3.549    u_i2c_dri/clk_cnt[7]_i_2_n_0
    SLICE_X82Y146        LUT6 (Prop_lut6_I3_O)        0.267     3.816 r  u_i2c_dri/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     3.816    u_i2c_dri/clk_cnt_1[7]
    SLICE_X82Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.415    21.415    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    18.436 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    19.923    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.271    21.271    u_i2c_dri/CLK
    SLICE_X82Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/C
                         clock pessimism              0.006    21.277    
                         clock uncertainty           -0.102    21.174    
    SLICE_X82Y146        FDCE (Setup_fdce_C_D)        0.030    21.204    u_i2c_dri/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         21.204    
                         arrival time                          -3.816    
  -------------------------------------------------------------------
                         slack                                 17.389    

Slack (MET) :             17.637ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.589ns (26.301%)  route 1.650ns (73.699%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 21.278 - 20.000 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.517     1.517    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.640 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.081    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.381     1.381    u_i2c_dri/CLK
    SLICE_X83Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.379     1.760 r  u_i2c_dri/clk_cnt_reg[2]/Q
                         net (fo=7, routed)           0.595     2.355    u_i2c_dri/clk_cnt[2]
    SLICE_X82Y146        LUT6 (Prop_lut6_I5_O)        0.105     2.460 r  u_i2c_dri/clk_cnt[4]_i_2/O
                         net (fo=4, routed)           1.055     3.515    u_i2c_dri/clk_cnt[4]_i_2_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I4_O)        0.105     3.620 r  u_i2c_dri/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     3.620    u_i2c_dri/clk_cnt_1[4]
    SLICE_X84Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.415    21.415    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    18.436 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    19.923    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.278    21.278    u_i2c_dri/CLK
    SLICE_X84Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/C
                         clock pessimism              0.006    21.284    
                         clock uncertainty           -0.102    21.181    
    SLICE_X84Y146        FDCE (Setup_fdce_C_D)        0.076    21.257    u_i2c_dri/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         21.257    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                 17.637    

Slack (MET) :             17.727ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.907ns (43.358%)  route 1.185ns (56.642%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 21.271 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.517     1.517    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.640 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.081    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.388     1.388    u_i2c_dri/CLK
    SLICE_X84Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.398     1.786 f  u_i2c_dri/clk_cnt_reg[1]/Q
                         net (fo=9, routed)           0.811     2.597    u_i2c_dri/clk_cnt[1]
    SLICE_X83Y146        LUT3 (Prop_lut3_I2_O)        0.242     2.839 r  u_i2c_dri/clk_cnt[7]_i_2/O
                         net (fo=2, routed)           0.374     3.213    u_i2c_dri/clk_cnt[7]_i_2_n_0
    SLICE_X82Y146        LUT5 (Prop_lut5_I1_O)        0.267     3.480 r  u_i2c_dri/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     3.480    u_i2c_dri/clk_cnt_1[6]
    SLICE_X82Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.415    21.415    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    18.436 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    19.923    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.271    21.271    u_i2c_dri/CLK
    SLICE_X82Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/C
                         clock pessimism              0.006    21.277    
                         clock uncertainty           -0.102    21.174    
    SLICE_X82Y146        FDCE (Setup_fdce_C_D)        0.032    21.206    u_i2c_dri/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         21.206    
                         arrival time                          -3.480    
  -------------------------------------------------------------------
                         slack                                 17.727    

Slack (MET) :             17.966ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.589ns (30.862%)  route 1.319ns (69.138%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 21.278 - 20.000 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.517     1.517    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.640 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.081    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.381     1.381    u_i2c_dri/CLK
    SLICE_X83Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.379     1.760 r  u_i2c_dri/clk_cnt_reg[2]/Q
                         net (fo=7, routed)           0.595     2.355    u_i2c_dri/clk_cnt[2]
    SLICE_X82Y146        LUT6 (Prop_lut6_I5_O)        0.105     2.460 r  u_i2c_dri/clk_cnt[4]_i_2/O
                         net (fo=4, routed)           0.724     3.184    u_i2c_dri/clk_cnt[4]_i_2_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I4_O)        0.105     3.289 r  u_i2c_dri/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.289    u_i2c_dri/clk_cnt_1[3]
    SLICE_X84Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.415    21.415    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    18.436 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    19.923    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.278    21.278    u_i2c_dri/CLK
    SLICE_X84Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/C
                         clock pessimism              0.006    21.284    
                         clock uncertainty           -0.102    21.181    
    SLICE_X84Y146        FDCE (Setup_fdce_C_D)        0.074    21.255    u_i2c_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         21.255    
                         arrival time                          -3.289    
  -------------------------------------------------------------------
                         slack                                 17.966    

Slack (MET) :             17.993ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.589ns (31.329%)  route 1.291ns (68.671%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 21.278 - 20.000 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.517     1.517    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.640 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.081    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.381     1.381    u_i2c_dri/CLK
    SLICE_X83Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.379     1.760 r  u_i2c_dri/clk_cnt_reg[2]/Q
                         net (fo=7, routed)           0.595     2.355    u_i2c_dri/clk_cnt[2]
    SLICE_X82Y146        LUT6 (Prop_lut6_I5_O)        0.105     2.460 r  u_i2c_dri/clk_cnt[4]_i_2/O
                         net (fo=4, routed)           0.696     3.156    u_i2c_dri/clk_cnt[4]_i_2_n_0
    SLICE_X84Y146        LUT5 (Prop_lut5_I4_O)        0.105     3.261 r  u_i2c_dri/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.261    u_i2c_dri/clk_cnt_1[0]
    SLICE_X84Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.415    21.415    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    18.436 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    19.923    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.278    21.278    u_i2c_dri/CLK
    SLICE_X84Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
                         clock pessimism              0.006    21.284    
                         clock uncertainty           -0.102    21.181    
    SLICE_X84Y146        FDCE (Setup_fdce_C_D)        0.072    21.253    u_i2c_dri/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.253    
                         arrival time                          -3.261    
  -------------------------------------------------------------------
                         slack                                 17.993    

Slack (MET) :             18.117ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.643ns (37.780%)  route 1.059ns (62.220%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 21.271 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.517     1.517    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.640 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.081    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.388     1.388    u_i2c_dri/CLK
    SLICE_X84Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.433     1.821 f  u_i2c_dri/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.723     2.544    u_i2c_dri/clk_cnt[0]
    SLICE_X83Y146        LUT6 (Prop_lut6_I3_O)        0.105     2.649 r  u_i2c_dri/clk_cnt[9]_i_2/O
                         net (fo=2, routed)           0.336     2.985    u_i2c_dri/clk_cnt[9]_i_2_n_0
    SLICE_X82Y146        LUT4 (Prop_lut4_I1_O)        0.105     3.090 r  u_i2c_dri/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     3.090    u_i2c_dri/clk_cnt_1[8]
    SLICE_X82Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.415    21.415    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    18.436 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    19.923    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.271    21.271    u_i2c_dri/CLK
    SLICE_X82Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/C
                         clock pessimism              0.006    21.277    
                         clock uncertainty           -0.102    21.174    
    SLICE_X82Y146        FDCE (Setup_fdce_C_D)        0.032    21.206    u_i2c_dri/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         21.206    
                         arrival time                          -3.090    
  -------------------------------------------------------------------
                         slack                                 18.117    

Slack (MET) :             18.151ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.705ns  (logic 0.646ns (37.889%)  route 1.059ns (62.111%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 21.271 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.517     1.517    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.640 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.081    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.388     1.388    u_i2c_dri/CLK
    SLICE_X84Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.433     1.821 f  u_i2c_dri/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.723     2.544    u_i2c_dri/clk_cnt[0]
    SLICE_X83Y146        LUT6 (Prop_lut6_I3_O)        0.105     2.649 r  u_i2c_dri/clk_cnt[9]_i_2/O
                         net (fo=2, routed)           0.336     2.985    u_i2c_dri/clk_cnt[9]_i_2_n_0
    SLICE_X82Y146        LUT5 (Prop_lut5_I2_O)        0.108     3.093 r  u_i2c_dri/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     3.093    u_i2c_dri/clk_cnt_1[9]
    SLICE_X82Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.415    21.415    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    18.436 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    19.923    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.271    21.271    u_i2c_dri/CLK
    SLICE_X82Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/C
                         clock pessimism              0.006    21.277    
                         clock uncertainty           -0.102    21.174    
    SLICE_X82Y146        FDCE (Setup_fdce_C_D)        0.069    21.243    u_i2c_dri/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         21.243    
                         arrival time                          -3.093    
  -------------------------------------------------------------------
                         slack                                 18.151    

Slack (MET) :             18.331ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/dri_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.589ns (38.146%)  route 0.955ns (61.854%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 21.278 - 20.000 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.517     1.517    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.640 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.081    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.381     1.381    u_i2c_dri/CLK
    SLICE_X83Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.379     1.760 r  u_i2c_dri/clk_cnt_reg[2]/Q
                         net (fo=7, routed)           0.595     2.355    u_i2c_dri/clk_cnt[2]
    SLICE_X82Y146        LUT6 (Prop_lut6_I5_O)        0.105     2.460 r  u_i2c_dri/clk_cnt[4]_i_2/O
                         net (fo=4, routed)           0.360     2.820    u_i2c_dri/clk_cnt[4]_i_2_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I0_O)        0.105     2.925 r  u_i2c_dri/dri_clk_i_1/O
                         net (fo=1, routed)           0.000     2.925    u_i2c_dri/dri_clk_i_1_n_0
    SLICE_X84Y146        FDCE                                         r  u_i2c_dri/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.415    21.415    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    18.436 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    19.923    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.278    21.278    u_i2c_dri/CLK
    SLICE_X84Y146        FDCE                                         r  u_i2c_dri/dri_clk_reg/C
                         clock pessimism              0.006    21.284    
                         clock uncertainty           -0.102    21.181    
    SLICE_X84Y146        FDCE (Setup_fdce_C_D)        0.074    21.255    u_i2c_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                         21.255    
                         arrival time                          -2.925    
  -------------------------------------------------------------------
                         slack                                 18.331    

Slack (MET) :             18.375ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.630ns (43.714%)  route 0.811ns (56.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 21.271 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.517     1.517    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.640 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.081    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.388     1.388    u_i2c_dri/CLK
    SLICE_X84Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.398     1.786 r  u_i2c_dri/clk_cnt_reg[1]/Q
                         net (fo=9, routed)           0.811     2.597    u_i2c_dri/clk_cnt[1]
    SLICE_X83Y146        LUT3 (Prop_lut3_I0_O)        0.232     2.829 r  u_i2c_dri/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.829    u_i2c_dri/clk_cnt_1[2]
    SLICE_X83Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.415    21.415    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    18.436 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    19.923    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.271    21.271    u_i2c_dri/CLK
    SLICE_X83Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C
                         clock pessimism              0.006    21.277    
                         clock uncertainty           -0.102    21.174    
    SLICE_X83Y146        FDCE (Setup_fdce_C_D)        0.030    21.204    u_i2c_dri/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         21.204    
                         arrival time                          -2.829    
  -------------------------------------------------------------------
                         slack                                 18.375    

Slack (MET) :             18.469ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.630ns (46.692%)  route 0.719ns (53.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 21.271 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.517     1.517    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.640 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.081    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.388     1.388    u_i2c_dri/CLK
    SLICE_X84Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.398     1.786 r  u_i2c_dri/clk_cnt_reg[1]/Q
                         net (fo=9, routed)           0.719     2.505    u_i2c_dri/clk_cnt[1]
    SLICE_X83Y146        LUT6 (Prop_lut6_I4_O)        0.232     2.737 r  u_i2c_dri/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.737    u_i2c_dri/clk_cnt_1[5]
    SLICE_X83Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.415    21.415    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    18.436 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    19.923    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.271    21.271    u_i2c_dri/CLK
    SLICE_X83Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/C
                         clock pessimism              0.006    21.277    
                         clock uncertainty           -0.102    21.174    
    SLICE_X83Y146        FDCE (Setup_fdce_C_D)        0.032    21.206    u_i2c_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         21.206    
                         arrival time                          -2.737    
  -------------------------------------------------------------------
                         slack                                 18.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.035%)  route 0.209ns (49.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.610     0.610    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.566     0.566    u_i2c_dri/CLK
    SLICE_X84Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     0.730 r  u_i2c_dri/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           0.209     0.938    u_i2c_dri/clk_cnt[3]
    SLICE_X83Y146        LUT6 (Prop_lut6_I0_O)        0.045     0.983 r  u_i2c_dri/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.983    u_i2c_dri/clk_cnt_1[5]
    SLICE_X83Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.879     0.879    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.835     0.835    u_i2c_dri/CLK
    SLICE_X83Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/C
                         clock pessimism             -0.005     0.830    
    SLICE_X83Y146        FDCE (Hold_fdce_C_D)         0.092     0.922    u_i2c_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/dri_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.231ns (48.126%)  route 0.249ns (51.874%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.610     0.610    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.565     0.565    u_i2c_dri/CLK
    SLICE_X83Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     0.706 r  u_i2c_dri/clk_cnt_reg[5]/Q
                         net (fo=5, routed)           0.091     0.797    u_i2c_dri/clk_cnt[5]
    SLICE_X82Y146        LUT6 (Prop_lut6_I4_O)        0.045     0.842 r  u_i2c_dri/clk_cnt[4]_i_2/O
                         net (fo=4, routed)           0.158     1.000    u_i2c_dri/clk_cnt[4]_i_2_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I0_O)        0.045     1.045 r  u_i2c_dri/dri_clk_i_1/O
                         net (fo=1, routed)           0.000     1.045    u_i2c_dri/dri_clk_i_1_n_0
    SLICE_X84Y146        FDCE                                         r  u_i2c_dri/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.879     0.879    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.836     0.836    u_i2c_dri/CLK
    SLICE_X84Y146        FDCE                                         r  u_i2c_dri/dri_clk_reg/C
                         clock pessimism             -0.005     0.831    
    SLICE_X84Y146        FDCE (Hold_fdce_C_D)         0.121     0.952    u_i2c_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.863%)  route 0.247ns (54.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.610     0.610    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.566     0.566    u_i2c_dri/CLK
    SLICE_X84Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     0.730 r  u_i2c_dri/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.247     0.976    u_i2c_dri/clk_cnt[0]
    SLICE_X83Y146        LUT3 (Prop_lut3_I1_O)        0.045     1.021 r  u_i2c_dri/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.021    u_i2c_dri/clk_cnt_1[2]
    SLICE_X83Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.879     0.879    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.835     0.835    u_i2c_dri/CLK
    SLICE_X83Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C
                         clock pessimism             -0.005     0.830    
    SLICE_X83Y146        FDCE (Hold_fdce_C_D)         0.091     0.921    u_i2c_dri/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.022%)  route 0.087ns (31.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.610     0.610    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.565     0.565    u_i2c_dri/CLK
    SLICE_X83Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     0.706 r  u_i2c_dri/clk_cnt_reg[5]/Q
                         net (fo=5, routed)           0.087     0.793    u_i2c_dri/clk_cnt[5]
    SLICE_X82Y146        LUT5 (Prop_lut5_I0_O)        0.045     0.838 r  u_i2c_dri/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.838    u_i2c_dri/clk_cnt_1[6]
    SLICE_X82Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.879     0.879    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.835     0.835    u_i2c_dri/CLK
    SLICE_X82Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/C
                         clock pessimism             -0.257     0.578    
    SLICE_X82Y146        FDCE (Hold_fdce_C_D)         0.092     0.670    u_i2c_dri/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.186ns (33.376%)  route 0.371ns (66.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.610     0.610    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.565     0.565    u_i2c_dri/CLK
    SLICE_X83Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     0.706 r  u_i2c_dri/clk_cnt_reg[2]/Q
                         net (fo=7, routed)           0.371     1.077    u_i2c_dri/clk_cnt[2]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.045     1.122 r  u_i2c_dri/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.122    u_i2c_dri/clk_cnt_1[4]
    SLICE_X84Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.879     0.879    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.836     0.836    u_i2c_dri/CLK
    SLICE_X84Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/C
                         clock pessimism             -0.005     0.831    
    SLICE_X84Y146        FDCE (Hold_fdce_C_D)         0.121     0.952    u_i2c_dri/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.614%)  route 0.154ns (42.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.610     0.610    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.566     0.566    u_i2c_dri/CLK
    SLICE_X84Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     0.730 r  u_i2c_dri/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           0.154     0.883    u_i2c_dri/clk_cnt[3]
    SLICE_X84Y146        LUT6 (Prop_lut6_I1_O)        0.045     0.928 r  u_i2c_dri/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.928    u_i2c_dri/clk_cnt_1[3]
    SLICE_X84Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.879     0.879    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.836     0.836    u_i2c_dri/CLK
    SLICE_X84Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X84Y146        FDCE (Hold_fdce_C_D)         0.121     0.687    u_i2c_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.231ns (36.725%)  route 0.398ns (63.275%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.610     0.610    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.565     0.565    u_i2c_dri/CLK
    SLICE_X83Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     0.706 r  u_i2c_dri/clk_cnt_reg[5]/Q
                         net (fo=5, routed)           0.091     0.797    u_i2c_dri/clk_cnt[5]
    SLICE_X82Y146        LUT6 (Prop_lut6_I4_O)        0.045     0.842 r  u_i2c_dri/clk_cnt[4]_i_2/O
                         net (fo=4, routed)           0.307     1.149    u_i2c_dri/clk_cnt[4]_i_2_n_0
    SLICE_X84Y146        LUT5 (Prop_lut5_I4_O)        0.045     1.194 r  u_i2c_dri/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.194    u_i2c_dri/clk_cnt_1[0]
    SLICE_X84Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.879     0.879    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.836     0.836    u_i2c_dri/CLK
    SLICE_X84Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
                         clock pessimism             -0.005     0.831    
    SLICE_X84Y146        FDCE (Hold_fdce_C_D)         0.120     0.951    u_i2c_dri/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.318%)  route 0.176ns (48.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.610     0.610    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.565     0.565    u_i2c_dri/CLK
    SLICE_X83Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     0.706 r  u_i2c_dri/clk_cnt_reg[5]/Q
                         net (fo=5, routed)           0.176     0.882    u_i2c_dri/clk_cnt[5]
    SLICE_X82Y146        LUT6 (Prop_lut6_I4_O)        0.045     0.927 r  u_i2c_dri/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.927    u_i2c_dri/clk_cnt_1[7]
    SLICE_X82Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.879     0.879    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.835     0.835    u_i2c_dri/CLK
    SLICE_X82Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/C
                         clock pessimism             -0.257     0.578    
    SLICE_X82Y146        FDCE (Hold_fdce_C_D)         0.091     0.669    u_i2c_dri/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.184ns (50.147%)  route 0.183ns (49.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.610     0.610    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.565     0.565    u_i2c_dri/CLK
    SLICE_X82Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDCE (Prop_fdce_C_Q)         0.141     0.706 r  u_i2c_dri/clk_cnt_reg[7]/Q
                         net (fo=4, routed)           0.183     0.889    u_i2c_dri/clk_cnt[7]
    SLICE_X82Y146        LUT5 (Prop_lut5_I3_O)        0.043     0.932 r  u_i2c_dri/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.932    u_i2c_dri/clk_cnt_1[9]
    SLICE_X82Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.879     0.879    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.835     0.835    u_i2c_dri/CLK
    SLICE_X82Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X82Y146        FDCE (Hold_fdce_C_D)         0.107     0.672    u_i2c_dri/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.207ns (51.346%)  route 0.196ns (48.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.610     0.610    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.566     0.566    u_i2c_dri/CLK
    SLICE_X84Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     0.730 r  u_i2c_dri/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.196     0.926    u_i2c_dri/clk_cnt[0]
    SLICE_X84Y146        LUT2 (Prop_lut2_I0_O)        0.043     0.969 r  u_i2c_dri/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.969    u_i2c_dri/clk_cnt_1[1]
    SLICE_X84Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_50M_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.879     0.879    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.836     0.836    u_i2c_dri/CLK
    SLICE_X84Y146        FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X84Y146        FDCE (Hold_fdce_C_D)         0.131     0.697    u_i2c_dri/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y3    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X84Y146    u_i2c_dri/clk_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X84Y146    u_i2c_dri/clk_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X83Y146    u_i2c_dri/clk_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X84Y146    u_i2c_dri/clk_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X84Y146    u_i2c_dri/clk_cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X83Y146    u_i2c_dri/clk_cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X82Y146    u_i2c_dri/clk_cnt_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X82Y146    u_i2c_dri/clk_cnt_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X84Y146    u_i2c_dri/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X84Y146    u_i2c_dri/clk_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X84Y146    u_i2c_dri/clk_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X84Y146    u_i2c_dri/clk_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X84Y146    u_i2c_dri/dri_clk_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X83Y146    u_i2c_dri/clk_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X83Y146    u_i2c_dri/clk_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X82Y146    u_i2c_dri/clk_cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X82Y146    u_i2c_dri/clk_cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X82Y146    u_i2c_dri/clk_cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X84Y146    u_i2c_dri/clk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X84Y146    u_i2c_dri/clk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X84Y146    u_i2c_dri/clk_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X84Y146    u_i2c_dri/clk_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X83Y146    u_i2c_dri/clk_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X84Y146    u_i2c_dri/clk_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X84Y146    u_i2c_dri/clk_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X84Y146    u_i2c_dri/clk_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X84Y146    u_i2c_dri/clk_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X83Y146    u_i2c_dri/clk_cnt_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y4    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y2  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cmos_pclk
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       38.965ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.965ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.825ns  (logic 0.348ns (42.168%)  route 0.477ns (57.832%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y170                                     0.000     0.000 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X41Y170        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.477     0.825    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X39Y171        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X39Y171        FDRE (Setup_fdre_C_D)       -0.210    39.790    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         39.790    
                         arrival time                          -0.825    
  -------------------------------------------------------------------
                         slack                                 38.965    

Slack (MET) :             38.977ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.815ns  (logic 0.348ns (42.712%)  route 0.467ns (57.288%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y170                                     0.000     0.000 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X41Y170        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.467     0.815    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X38Y171        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X38Y171        FDRE (Setup_fdre_C_D)       -0.208    39.792    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.792    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                 38.977    

Slack (MET) :             38.977ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.950ns  (logic 0.379ns (39.908%)  route 0.571ns (60.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y170                                     0.000     0.000 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X41Y170        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.571     0.950    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X47Y171        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X47Y171        FDRE (Setup_fdre_C_D)       -0.073    39.927    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.927    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                 38.977    

Slack (MET) :             39.027ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.898ns  (logic 0.433ns (48.219%)  route 0.465ns (51.781%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y170                                     0.000     0.000 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X44Y170        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.465     0.898    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X47Y171        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X47Y171        FDRE (Setup_fdre_C_D)       -0.075    39.925    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.925    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                 39.027    

Slack (MET) :             39.045ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.794ns  (logic 0.398ns (50.103%)  route 0.396ns (49.897%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y170                                     0.000     0.000 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X44Y170        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.396     0.794    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X46Y170        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X46Y170        FDRE (Setup_fdre_C_D)       -0.161    39.839    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.839    
                         arrival time                          -0.794    
  -------------------------------------------------------------------
                         slack                                 39.045    

Slack (MET) :             39.071ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.856ns  (logic 0.379ns (44.278%)  route 0.477ns (55.722%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y170                                     0.000     0.000 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X41Y170        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.477     0.856    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X38Y171        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X38Y171        FDRE (Setup_fdre_C_D)       -0.073    39.927    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         39.927    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 39.071    

Slack (MET) :             39.072ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.768ns  (logic 0.398ns (51.802%)  route 0.370ns (48.198%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y170                                     0.000     0.000 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X44Y170        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.370     0.768    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X46Y170        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X46Y170        FDRE (Setup_fdre_C_D)       -0.160    39.840    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.840    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                 39.072    

Slack (MET) :             39.079ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.846ns  (logic 0.379ns (44.822%)  route 0.467ns (55.178%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y170                                     0.000     0.000 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X41Y170        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.467     0.846    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X39Y171        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X39Y171        FDRE (Setup_fdre_C_D)       -0.075    39.925    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.925    
                         arrival time                          -0.846    
  -------------------------------------------------------------------
                         slack                                 39.079    

Slack (MET) :             39.098ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.693ns  (logic 0.348ns (50.237%)  route 0.345ns (49.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y170                                     0.000     0.000 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X41Y170        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.345     0.693    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X38Y171        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X38Y171        FDRE (Setup_fdre_C_D)       -0.209    39.791    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.791    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                 39.098    

Slack (MET) :             39.170ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.801ns  (logic 0.433ns (54.057%)  route 0.368ns (45.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y170                                     0.000     0.000 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X44Y170        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.368     0.801    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X46Y170        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X46Y170        FDRE (Setup_fdre_C_D)       -0.029    39.971    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.971    
                         arrival time                          -0.801    
  -------------------------------------------------------------------
                         slack                                 39.170    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  cmos_pclk

Setup :            0  Failing Endpoints,  Worst Slack       31.103ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.103ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.729ns  (logic 0.348ns (47.722%)  route 0.381ns (52.278%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y170                                     0.000     0.000 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X43Y170        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.381     0.729    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X42Y170        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X42Y170        FDRE (Setup_fdre_C_D)       -0.168    31.832    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         31.832    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                 31.103    

Slack (MET) :             31.109ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.723ns  (logic 0.348ns (48.122%)  route 0.375ns (51.878%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y170                                     0.000     0.000 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X43Y170        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.375     0.723    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X42Y170        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X42Y170        FDRE (Setup_fdre_C_D)       -0.168    31.832    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         31.832    
                         arrival time                          -0.723    
  -------------------------------------------------------------------
                         slack                                 31.109    

Slack (MET) :             31.109ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.684ns  (logic 0.348ns (50.901%)  route 0.336ns (49.099%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y170                                     0.000     0.000 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X43Y170        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.336     0.684    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X43Y169        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X43Y169        FDRE (Setup_fdre_C_D)       -0.207    31.793    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         31.793    
                         arrival time                          -0.684    
  -------------------------------------------------------------------
                         slack                                 31.109    

Slack (MET) :             31.123ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.709ns  (logic 0.348ns (49.070%)  route 0.361ns (50.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y170                                     0.000     0.000 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X43Y170        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.361     0.709    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X44Y169        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X44Y169        FDRE (Setup_fdre_C_D)       -0.168    31.832    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         31.832    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                 31.123    

Slack (MET) :             31.130ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.704ns  (logic 0.348ns (49.436%)  route 0.356ns (50.564%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y170                                     0.000     0.000 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X45Y170        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.356     0.704    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X44Y169        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X44Y169        FDRE (Setup_fdre_C_D)       -0.166    31.834    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         31.834    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                 31.130    

Slack (MET) :             31.134ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.837ns  (logic 0.379ns (45.266%)  route 0.458ns (54.734%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y170                                     0.000     0.000 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X43Y170        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.458     0.837    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X42Y170        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X42Y170        FDRE (Setup_fdre_C_D)       -0.029    31.971    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         31.971    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                 31.134    

Slack (MET) :             31.178ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.747ns  (logic 0.379ns (50.719%)  route 0.368ns (49.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y170                                     0.000     0.000 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X43Y170        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.368     0.747    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X43Y169        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X43Y169        FDRE (Setup_fdre_C_D)       -0.075    31.925    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         31.925    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                 31.178    

Slack (MET) :             31.190ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.777ns  (logic 0.379ns (48.796%)  route 0.398ns (51.204%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y170                                     0.000     0.000 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X45Y170        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.398     0.777    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X44Y169        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X44Y169        FDRE (Setup_fdre_C_D)       -0.033    31.967    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         31.967    
                         arrival time                          -0.777    
  -------------------------------------------------------------------
                         slack                                 31.190    

Slack (MET) :             31.203ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.724ns  (logic 0.379ns (52.367%)  route 0.345ns (47.633%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y170                                     0.000     0.000 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X43Y170        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.345     0.724    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X43Y169        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X43Y169        FDRE (Setup_fdre_C_D)       -0.073    31.927    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         31.927    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                 31.203    

Slack (MET) :             31.209ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.758ns  (logic 0.379ns (49.983%)  route 0.379ns (50.017%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y171                                     0.000     0.000 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X41Y171        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.379     0.758    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X40Y171        FDRE                                         r  u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X40Y171        FDRE (Setup_fdre_C_D)       -0.033    31.967    u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         31.967    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 31.209    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       29.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.952ns  (required time - arrival time)
  Source:                 aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0 rise@32.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.633ns (37.770%)  route 1.043ns (62.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.198ns = ( 38.198 - 32.000 ) 
    Source Clock Delay      (SCD):    6.582ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.662     3.017    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.094 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     5.111    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.192 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.390     6.582    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/user_clk
    SLICE_X52Y186        FDRE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y186        FDRE (Prop_fdre_C_Q)         0.398     6.980 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.563     7.542    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3
    SLICE_X52Y186        LUT1 (Prop_lut1_I0_O)        0.235     7.777 f  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.480     8.258    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r2_reg_0
    SLICE_X52Y188        FDCE                                         f  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   32.000    32.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.552    34.845    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.918 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.920    36.838    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    36.915 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.283    38.198    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/user_clk
    SLICE_X52Y188        FDCE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/C
                         clock pessimism              0.357    38.556    
                         clock uncertainty           -0.088    38.468    
    SLICE_X52Y188        FDCE (Recov_fdce_C_CLR)     -0.258    38.210    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         38.210    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                 29.952    

Slack (MET) :             29.952ns  (required time - arrival time)
  Source:                 aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0 rise@32.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.633ns (37.770%)  route 1.043ns (62.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.198ns = ( 38.198 - 32.000 ) 
    Source Clock Delay      (SCD):    6.582ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.662     3.017    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.094 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     5.111    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.192 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.390     6.582    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/user_clk
    SLICE_X52Y186        FDRE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y186        FDRE (Prop_fdre_C_Q)         0.398     6.980 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.563     7.542    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3
    SLICE_X52Y186        LUT1 (Prop_lut1_I0_O)        0.235     7.777 f  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.480     8.258    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r2_reg_0
    SLICE_X52Y188        FDCE                                         f  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   32.000    32.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.552    34.845    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.918 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.920    36.838    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    36.915 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.283    38.198    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/user_clk
    SLICE_X52Y188        FDCE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r_reg/C
                         clock pessimism              0.357    38.556    
                         clock uncertainty           -0.088    38.468    
    SLICE_X52Y188        FDCE (Recov_fdce_C_CLR)     -0.258    38.210    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         38.210    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                 29.952    

Slack (MET) :             30.238ns  (required time - arrival time)
  Source:                 aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0 rise@32.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.538ns (38.761%)  route 0.850ns (61.239%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.193ns = ( 38.193 - 32.000 ) 
    Source Clock Delay      (SCD):    6.580ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.662     3.017    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.094 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     5.111    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.192 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.388     6.580    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/user_clk
    SLICE_X64Y194        FDRE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y194        FDRE (Prop_fdre_C_Q)         0.433     7.013 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=1, routed)           0.332     7.344    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X64Y194        LUT1 (Prop_lut1_I0_O)        0.105     7.449 f  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.518     7.968    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg_0
    SLICE_X64Y193        FDCE                                         f  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   32.000    32.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.552    34.845    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.918 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.920    36.838    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    36.915 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.278    38.193    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/user_clk
    SLICE_X64Y193        FDCE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/C
                         clock pessimism              0.358    38.552    
                         clock uncertainty           -0.088    38.464    
    SLICE_X64Y193        FDCE (Recov_fdce_C_CLR)     -0.258    38.206    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         38.206    
                         arrival time                          -7.968    
  -------------------------------------------------------------------
                         slack                                 30.238    

Slack (MET) :             30.238ns  (required time - arrival time)
  Source:                 aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0 rise@32.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.538ns (38.761%)  route 0.850ns (61.239%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.193ns = ( 38.193 - 32.000 ) 
    Source Clock Delay      (SCD):    6.580ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.662     3.017    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.094 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     5.111    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.192 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.388     6.580    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/user_clk
    SLICE_X64Y194        FDRE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y194        FDRE (Prop_fdre_C_Q)         0.433     7.013 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=1, routed)           0.332     7.344    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X64Y194        LUT1 (Prop_lut1_I0_O)        0.105     7.449 f  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.518     7.968    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg_0
    SLICE_X64Y193        FDCE                                         f  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   32.000    32.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.552    34.845    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.918 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.920    36.838    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    36.915 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.278    38.193    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/user_clk
    SLICE_X64Y193        FDCE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/C
                         clock pessimism              0.358    38.552    
                         clock uncertainty           -0.088    38.464    
    SLICE_X64Y193        FDCE (Recov_fdce_C_CLR)     -0.258    38.206    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         38.206    
                         arrival time                          -7.968    
  -------------------------------------------------------------------
                         slack                                 30.238    

Slack (MET) :             30.947ns  (required time - arrival time)
  Source:                 aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[0]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0 rise@32.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.379ns (58.625%)  route 0.267ns (41.375%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.200ns = ( 38.200 - 32.000 ) 
    Source Clock Delay      (SCD):    6.585ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.662     3.017    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.094 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     5.111    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.192 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.393     6.585    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/USER_CLK
    SLICE_X50Y190        FDRE                                         r  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y190        FDRE (Prop_fdre_C_Q)         0.379     6.964 f  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.267     7.231    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_sync
    SLICE_X50Y191        FDPE                                         f  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   32.000    32.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.552    34.845    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.918 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.920    36.838    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    36.915 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.285    38.200    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/USER_CLK
    SLICE_X50Y191        FDPE                                         r  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[0]/C
                         clock pessimism              0.357    38.558    
                         clock uncertainty           -0.088    38.470    
    SLICE_X50Y191        FDPE (Recov_fdpe_C_PRE)     -0.292    38.178    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                         38.178    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                 30.947    

Slack (MET) :             30.947ns  (required time - arrival time)
  Source:                 aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[1]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0 rise@32.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.379ns (58.625%)  route 0.267ns (41.375%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.200ns = ( 38.200 - 32.000 ) 
    Source Clock Delay      (SCD):    6.585ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.662     3.017    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.094 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     5.111    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.192 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.393     6.585    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/USER_CLK
    SLICE_X50Y190        FDRE                                         r  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y190        FDRE (Prop_fdre_C_Q)         0.379     6.964 f  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.267     7.231    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_sync
    SLICE_X50Y191        FDPE                                         f  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   32.000    32.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.552    34.845    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.918 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.920    36.838    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    36.915 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.285    38.200    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/USER_CLK
    SLICE_X50Y191        FDPE                                         r  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[1]/C
                         clock pessimism              0.357    38.558    
                         clock uncertainty           -0.088    38.470    
    SLICE_X50Y191        FDPE (Recov_fdpe_C_PRE)     -0.292    38.178    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[1]
  -------------------------------------------------------------------
                         required time                         38.178    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                 30.947    

Slack (MET) :             30.947ns  (required time - arrival time)
  Source:                 aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[2]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0 rise@32.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.379ns (58.625%)  route 0.267ns (41.375%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.200ns = ( 38.200 - 32.000 ) 
    Source Clock Delay      (SCD):    6.585ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.662     3.017    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.094 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     5.111    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.192 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.393     6.585    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/USER_CLK
    SLICE_X50Y190        FDRE                                         r  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y190        FDRE (Prop_fdre_C_Q)         0.379     6.964 f  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.267     7.231    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_sync
    SLICE_X50Y191        FDPE                                         f  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   32.000    32.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.552    34.845    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.918 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.920    36.838    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    36.915 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.285    38.200    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/USER_CLK
    SLICE_X50Y191        FDPE                                         r  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[2]/C
                         clock pessimism              0.357    38.558    
                         clock uncertainty           -0.088    38.470    
    SLICE_X50Y191        FDPE (Recov_fdpe_C_PRE)     -0.292    38.178    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[2]
  -------------------------------------------------------------------
                         required time                         38.178    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                 30.947    

Slack (MET) :             30.947ns  (required time - arrival time)
  Source:                 aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[3]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0 rise@32.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.379ns (58.625%)  route 0.267ns (41.375%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.200ns = ( 38.200 - 32.000 ) 
    Source Clock Delay      (SCD):    6.585ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.662     3.017    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.094 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     5.111    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.192 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.393     6.585    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/USER_CLK
    SLICE_X50Y190        FDRE                                         r  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y190        FDRE (Prop_fdre_C_Q)         0.379     6.964 f  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.267     7.231    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_sync
    SLICE_X50Y191        FDPE                                         f  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   32.000    32.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.552    34.845    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.918 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.920    36.838    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    36.915 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         1.285    38.200    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/USER_CLK
    SLICE_X50Y191        FDPE                                         r  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[3]/C
                         clock pessimism              0.357    38.558    
                         clock uncertainty           -0.088    38.470    
    SLICE_X50Y191        FDPE (Recov_fdpe_C_PRE)     -0.292    38.178    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[3]
  -------------------------------------------------------------------
                         required time                         38.178    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                 30.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[0]/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.924%)  route 0.120ns (46.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.690     1.209    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.259 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.773     2.032    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.058 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.581     2.639    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/USER_CLK
    SLICE_X50Y190        FDRE                                         r  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y190        FDRE (Prop_fdre_C_Q)         0.141     2.780 f  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.120     2.900    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_sync
    SLICE_X50Y191        FDPE                                         f  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.964     1.522    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.575 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844     2.418    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.447 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.850     3.298    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/USER_CLK
    SLICE_X50Y191        FDPE                                         r  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[0]/C
                         clock pessimism             -0.643     2.655    
    SLICE_X50Y191        FDPE (Remov_fdpe_C_PRE)     -0.095     2.560    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[1]/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.924%)  route 0.120ns (46.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.690     1.209    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.259 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.773     2.032    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.058 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.581     2.639    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/USER_CLK
    SLICE_X50Y190        FDRE                                         r  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y190        FDRE (Prop_fdre_C_Q)         0.141     2.780 f  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.120     2.900    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_sync
    SLICE_X50Y191        FDPE                                         f  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.964     1.522    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.575 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844     2.418    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.447 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.850     3.298    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/USER_CLK
    SLICE_X50Y191        FDPE                                         r  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[1]/C
                         clock pessimism             -0.643     2.655    
    SLICE_X50Y191        FDPE (Remov_fdpe_C_PRE)     -0.095     2.560    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[2]/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.924%)  route 0.120ns (46.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.690     1.209    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.259 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.773     2.032    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.058 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.581     2.639    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/USER_CLK
    SLICE_X50Y190        FDRE                                         r  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y190        FDRE (Prop_fdre_C_Q)         0.141     2.780 f  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.120     2.900    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_sync
    SLICE_X50Y191        FDPE                                         f  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.964     1.522    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.575 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844     2.418    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.447 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.850     3.298    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/USER_CLK
    SLICE_X50Y191        FDPE                                         r  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[2]/C
                         clock pessimism             -0.643     2.655    
    SLICE_X50Y191        FDPE (Remov_fdpe_C_PRE)     -0.095     2.560    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[3]/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.924%)  route 0.120ns (46.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.690     1.209    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.259 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.773     2.032    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.058 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.581     2.639    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/USER_CLK
    SLICE_X50Y190        FDRE                                         r  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y190        FDRE (Prop_fdre_C_Q)         0.141     2.780 f  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.120     2.900    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_sync
    SLICE_X50Y191        FDPE                                         f  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.964     1.522    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.575 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844     2.418    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.447 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.850     3.298    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/USER_CLK
    SLICE_X50Y191        FDPE                                         r  aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[3]/C
                         clock pessimism             -0.643     2.655    
    SLICE_X50Y191        FDPE (Remov_fdpe_C_PRE)     -0.095     2.560    aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/reset_debounce_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.544%)  route 0.379ns (64.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.690     1.209    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.259 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.773     2.032    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.058 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.576     2.634    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/user_clk
    SLICE_X64Y194        FDRE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y194        FDRE (Prop_fdre_C_Q)         0.164     2.798 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=1, routed)           0.143     2.940    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X64Y194        LUT1 (Prop_lut1_I0_O)        0.045     2.985 f  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.236     3.222    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg_0
    SLICE_X64Y193        FDCE                                         f  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.964     1.522    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.575 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844     2.418    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.447 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.846     3.294    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/user_clk
    SLICE_X64Y193        FDCE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/C
                         clock pessimism             -0.644     2.650    
    SLICE_X64Y193        FDCE (Remov_fdce_C_CLR)     -0.067     2.583    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           3.222    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.544%)  route 0.379ns (64.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.690     1.209    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.259 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.773     2.032    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.058 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.576     2.634    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/user_clk
    SLICE_X64Y194        FDRE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y194        FDRE (Prop_fdre_C_Q)         0.164     2.798 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=1, routed)           0.143     2.940    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X64Y194        LUT1 (Prop_lut1_I0_O)        0.045     2.985 f  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.236     3.222    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg_0
    SLICE_X64Y193        FDCE                                         f  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.964     1.522    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.575 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844     2.418    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.447 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.846     3.294    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/user_clk
    SLICE_X64Y193        FDCE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/C
                         clock pessimism             -0.644     2.650    
    SLICE_X64Y193        FDCE (Remov_fdce_C_CLR)     -0.067     2.583    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           3.222    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.247ns (35.440%)  route 0.450ns (64.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.297ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.690     1.209    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.259 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.773     2.032    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.058 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.578     2.636    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/user_clk
    SLICE_X52Y186        FDRE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y186        FDRE (Prop_fdre_C_Q)         0.148     2.784 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.231     3.014    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3
    SLICE_X52Y186        LUT1 (Prop_lut1_I0_O)        0.099     3.113 f  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.219     3.333    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r2_reg_0
    SLICE_X52Y188        FDCE                                         f  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.964     1.522    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.575 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844     2.418    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.447 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.850     3.297    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/user_clk
    SLICE_X52Y188        FDCE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/C
                         clock pessimism             -0.643     2.654    
    SLICE_X52Y188        FDCE (Remov_fdce_C_CLR)     -0.067     2.587    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -2.587    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.247ns (35.440%)  route 0.450ns (64.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.297ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.690     1.209    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.259 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.773     2.032    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.058 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.578     2.636    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/user_clk
    SLICE_X52Y186        FDRE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y186        FDRE (Prop_fdre_C_Q)         0.148     2.784 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.231     3.014    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3
    SLICE_X52Y186        LUT1 (Prop_lut1_I0_O)        0.099     3.113 f  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.219     3.333    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r2_reg_0
    SLICE_X52Y188        FDCE                                         f  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.964     1.522    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.575 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844     2.418    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.447 r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=707, routed)         0.850     3.297    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/user_clk
    SLICE_X52Y188        FDCE                                         r  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r_reg/C
                         clock pessimism             -0.643     2.654    
    SLICE_X52Y188        FDCE (Remov_fdce_C_CLR)     -0.067     2.587    aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -2.587    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.746    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack       29.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.894ns  (required time - arrival time)
  Source:                 aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0_1 rise@32.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.587ns (35.646%)  route 1.060ns (64.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.409ns = ( 38.409 - 32.000 ) 
    Source Clock Delay      (SCD):    6.798ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.550     6.798    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/user_clk
    SLICE_X49Y226        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y226        FDRE (Prop_fdre_C_Q)         0.348     7.146 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.549     7.695    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3
    SLICE_X49Y226        LUT1 (Prop_lut1_I0_O)        0.239     7.934 f  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.510     8.444    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r2_reg_0
    SLICE_X49Y223        FDCE                                         f  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     32.000    32.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.565    34.858    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.931 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    36.895    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.972 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.437    38.409    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/user_clk
    SLICE_X49Y223        FDCE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/C
                         clock pessimism              0.348    38.758    
                         clock uncertainty           -0.088    38.670    
    SLICE_X49Y223        FDCE (Recov_fdce_C_CLR)     -0.331    38.339    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         38.339    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                 29.894    

Slack (MET) :             29.894ns  (required time - arrival time)
  Source:                 aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0_1 rise@32.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.587ns (35.646%)  route 1.060ns (64.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.409ns = ( 38.409 - 32.000 ) 
    Source Clock Delay      (SCD):    6.798ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.550     6.798    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/user_clk
    SLICE_X49Y226        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y226        FDRE (Prop_fdre_C_Q)         0.348     7.146 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.549     7.695    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3
    SLICE_X49Y226        LUT1 (Prop_lut1_I0_O)        0.239     7.934 f  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.510     8.444    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r2_reg_0
    SLICE_X49Y223        FDCE                                         f  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     32.000    32.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.565    34.858    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.931 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    36.895    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.972 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.437    38.409    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/user_clk
    SLICE_X49Y223        FDCE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r_reg/C
                         clock pessimism              0.348    38.758    
                         clock uncertainty           -0.088    38.670    
    SLICE_X49Y223        FDCE (Recov_fdce_C_CLR)     -0.331    38.339    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         38.339    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                 29.894    

Slack (MET) :             30.005ns  (required time - arrival time)
  Source:                 aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0_1 rise@32.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.484ns (31.578%)  route 1.049ns (68.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.422ns = ( 38.422 - 32.000 ) 
    Source Clock Delay      (SCD):    6.814ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.566     6.814    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/user_clk
    SLICE_X50Y209        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y209        FDRE (Prop_fdre_C_Q)         0.379     7.193 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=1, routed)           0.542     7.735    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X50Y209        LUT1 (Prop_lut1_I0_O)        0.105     7.840 f  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.507     8.346    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg_0
    SLICE_X47Y208        FDCE                                         f  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     32.000    32.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.565    34.858    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.931 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    36.895    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.972 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.450    38.422    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/user_clk
    SLICE_X47Y208        FDCE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/C
                         clock pessimism              0.348    38.771    
                         clock uncertainty           -0.088    38.683    
    SLICE_X47Y208        FDCE (Recov_fdce_C_CLR)     -0.331    38.352    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         38.352    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                 30.005    

Slack (MET) :             30.005ns  (required time - arrival time)
  Source:                 aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0_1 rise@32.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.484ns (31.578%)  route 1.049ns (68.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.422ns = ( 38.422 - 32.000 ) 
    Source Clock Delay      (SCD):    6.814ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.566     6.814    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/user_clk
    SLICE_X50Y209        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y209        FDRE (Prop_fdre_C_Q)         0.379     7.193 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=1, routed)           0.542     7.735    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X50Y209        LUT1 (Prop_lut1_I0_O)        0.105     7.840 f  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.507     8.346    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg_0
    SLICE_X47Y208        FDCE                                         f  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     32.000    32.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.565    34.858    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.931 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    36.895    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.972 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.450    38.422    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/user_clk
    SLICE_X47Y208        FDCE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/C
                         clock pessimism              0.348    38.771    
                         clock uncertainty           -0.088    38.683    
    SLICE_X47Y208        FDCE (Recov_fdce_C_CLR)     -0.331    38.352    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         38.352    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                 30.005    

Slack (MET) :             30.671ns  (required time - arrival time)
  Source:                 aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[0]/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0_1 rise@32.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.348ns (45.104%)  route 0.424ns (54.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.422ns = ( 38.422 - 32.000 ) 
    Source Clock Delay      (SCD):    6.815ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.567     6.815    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/USER_CLK
    SLICE_X45Y209        FDRE                                         r  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y209        FDRE (Prop_fdre_C_Q)         0.348     7.163 f  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.424     7.586    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_sync
    SLICE_X43Y209        FDPE                                         f  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     32.000    32.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.565    34.858    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.931 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    36.895    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.972 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.450    38.422    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/USER_CLK
    SLICE_X43Y209        FDPE                                         r  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[0]/C
                         clock pessimism              0.348    38.771    
                         clock uncertainty           -0.088    38.683    
    SLICE_X43Y209        FDPE (Recov_fdpe_C_PRE)     -0.426    38.257    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                         38.257    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                 30.671    

Slack (MET) :             30.671ns  (required time - arrival time)
  Source:                 aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[1]/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0_1 rise@32.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.348ns (45.104%)  route 0.424ns (54.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.422ns = ( 38.422 - 32.000 ) 
    Source Clock Delay      (SCD):    6.815ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.567     6.815    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/USER_CLK
    SLICE_X45Y209        FDRE                                         r  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y209        FDRE (Prop_fdre_C_Q)         0.348     7.163 f  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.424     7.586    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_sync
    SLICE_X43Y209        FDPE                                         f  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     32.000    32.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.565    34.858    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.931 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    36.895    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.972 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.450    38.422    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/USER_CLK
    SLICE_X43Y209        FDPE                                         r  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[1]/C
                         clock pessimism              0.348    38.771    
                         clock uncertainty           -0.088    38.683    
    SLICE_X43Y209        FDPE (Recov_fdpe_C_PRE)     -0.426    38.257    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[1]
  -------------------------------------------------------------------
                         required time                         38.257    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                 30.671    

Slack (MET) :             30.671ns  (required time - arrival time)
  Source:                 aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[2]/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0_1 rise@32.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.348ns (45.104%)  route 0.424ns (54.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.422ns = ( 38.422 - 32.000 ) 
    Source Clock Delay      (SCD):    6.815ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.567     6.815    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/USER_CLK
    SLICE_X45Y209        FDRE                                         r  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y209        FDRE (Prop_fdre_C_Q)         0.348     7.163 f  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.424     7.586    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_sync
    SLICE_X43Y209        FDPE                                         f  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     32.000    32.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.565    34.858    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.931 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    36.895    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.972 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.450    38.422    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/USER_CLK
    SLICE_X43Y209        FDPE                                         r  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[2]/C
                         clock pessimism              0.348    38.771    
                         clock uncertainty           -0.088    38.683    
    SLICE_X43Y209        FDPE (Recov_fdpe_C_PRE)     -0.426    38.257    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[2]
  -------------------------------------------------------------------
                         required time                         38.257    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                 30.671    

Slack (MET) :             30.671ns  (required time - arrival time)
  Source:                 aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[3]/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clkout0_1 rise@32.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.348ns (45.104%)  route 0.424ns (54.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.422ns = ( 38.422 - 32.000 ) 
    Source Clock Delay      (SCD):    6.815ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.081     1.355 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.567     6.815    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/USER_CLK
    SLICE_X45Y209        FDRE                                         r  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y209        FDRE (Prop_fdre_C_Q)         0.348     7.163 f  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.424     7.586    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_sync
    SLICE_X43Y209        FDPE                                         f  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     32.000    32.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    32.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    33.216    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.077    33.293 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           1.565    34.858    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    34.931 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    36.895    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.972 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         1.450    38.422    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/USER_CLK
    SLICE_X43Y209        FDPE                                         r  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[3]/C
                         clock pessimism              0.348    38.771    
                         clock uncertainty           -0.088    38.683    
    SLICE_X43Y209        FDPE (Recov_fdpe_C_PRE)     -0.426    38.257    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[3]
  -------------------------------------------------------------------
                         required time                         38.257    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                 30.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[0]/PRE
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.351%)  route 0.182ns (58.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.669     2.748    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/USER_CLK
    SLICE_X45Y209        FDRE                                         r  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y209        FDRE (Prop_fdre_C_Q)         0.128     2.876 f  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.182     3.058    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_sync
    SLICE_X43Y209        FDPE                                         f  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.468 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.944     3.413    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/USER_CLK
    SLICE_X43Y209        FDPE                                         r  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[0]/C
                         clock pessimism             -0.627     2.785    
    SLICE_X43Y209        FDPE (Remov_fdpe_C_PRE)     -0.148     2.637    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.637    
                         arrival time                           3.058    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[1]/PRE
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.351%)  route 0.182ns (58.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.669     2.748    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/USER_CLK
    SLICE_X45Y209        FDRE                                         r  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y209        FDRE (Prop_fdre_C_Q)         0.128     2.876 f  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.182     3.058    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_sync
    SLICE_X43Y209        FDPE                                         f  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.468 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.944     3.413    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/USER_CLK
    SLICE_X43Y209        FDPE                                         r  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[1]/C
                         clock pessimism             -0.627     2.785    
    SLICE_X43Y209        FDPE (Remov_fdpe_C_PRE)     -0.148     2.637    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.637    
                         arrival time                           3.058    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[2]/PRE
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.351%)  route 0.182ns (58.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.669     2.748    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/USER_CLK
    SLICE_X45Y209        FDRE                                         r  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y209        FDRE (Prop_fdre_C_Q)         0.128     2.876 f  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.182     3.058    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_sync
    SLICE_X43Y209        FDPE                                         f  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.468 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.944     3.413    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/USER_CLK
    SLICE_X43Y209        FDPE                                         r  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[2]/C
                         clock pessimism             -0.627     2.785    
    SLICE_X43Y209        FDPE (Remov_fdpe_C_PRE)     -0.148     2.637    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.637    
                         arrival time                           3.058    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[3]/PRE
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.351%)  route 0.182ns (58.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.669     2.748    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/USER_CLK
    SLICE_X45Y209        FDRE                                         r  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y209        FDRE (Prop_fdre_C_Q)         0.128     2.876 f  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.182     3.058    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_sync
    SLICE_X43Y209        FDPE                                         f  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.468 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.944     3.413    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/USER_CLK
    SLICE_X43Y209        FDPE                                         r  aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[3]/C
                         clock pessimism             -0.627     2.785    
    SLICE_X43Y209        FDPE (Remov_fdpe_C_PRE)     -0.148     2.637    aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/reset_debounce_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.637    
                         arrival time                           3.058    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.678%)  route 0.441ns (70.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.668     2.747    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/user_clk
    SLICE_X50Y209        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y209        FDRE (Prop_fdre_C_Q)         0.141     2.888 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=1, routed)           0.220     3.108    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X50Y209        LUT1 (Prop_lut1_I0_O)        0.045     3.153 f  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.221     3.374    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg_0
    SLICE_X47Y208        FDCE                                         f  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.468 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.943     3.412    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/user_clk
    SLICE_X47Y208        FDCE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/C
                         clock pessimism             -0.627     2.784    
    SLICE_X47Y208        FDCE (Remov_fdce_C_CLR)     -0.092     2.692    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -2.692    
                         arrival time                           3.374    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.678%)  route 0.441ns (70.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.668     2.747    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/user_clk
    SLICE_X50Y209        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y209        FDRE (Prop_fdre_C_Q)         0.141     2.888 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=1, routed)           0.220     3.108    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X50Y209        LUT1 (Prop_lut1_I0_O)        0.045     3.153 f  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.221     3.374    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg_0
    SLICE_X47Y208        FDCE                                         f  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.468 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.943     3.412    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/user_clk
    SLICE_X47Y208        FDCE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/C
                         clock pessimism             -0.627     2.784    
    SLICE_X47Y208        FDCE (Remov_fdce_C_CLR)     -0.092     2.692    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -2.692    
                         arrival time                           3.374    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.226ns (32.530%)  route 0.469ns (67.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.657     2.736    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/user_clk
    SLICE_X49Y226        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y226        FDRE (Prop_fdre_C_Q)         0.128     2.864 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.222     3.087    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3
    SLICE_X49Y226        LUT1 (Prop_lut1_I0_O)        0.098     3.185 f  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.246     3.431    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r2_reg_0
    SLICE_X49Y223        FDCE                                         f  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.468 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.929     3.398    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/user_clk
    SLICE_X49Y223        FDCE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/C
                         clock pessimism             -0.627     2.770    
    SLICE_X49Y223        FDCE (Remov_fdce_C_CLR)     -0.092     2.678    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           3.431    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.226ns (32.530%)  route 0.469ns (67.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.657     2.736    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/user_clk
    SLICE_X49Y226        FDRE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y226        FDRE (Prop_fdre_C_Q)         0.128     2.864 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.222     3.087    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3
    SLICE_X49Y226        LUT1 (Prop_lut1_I0_O)        0.098     3.185 f  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.246     3.431    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r2_reg_0
    SLICE_X49Y223        FDCE                                         f  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/GT_CLK
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.468 r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0_buf/O
                         net (fo=512, routed)         0.929     3.398    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/user_clk
    SLICE_X49Y223        FDCE                                         r  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r_reg/C
                         clock pessimism             -0.627     2.770    
    SLICE_X49Y223        FDCE (Remov_fdce_C_CLR)     -0.092     2.678    aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/gt_txresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           3.431    
  -------------------------------------------------------------------
                         slack                                  0.753    





