Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Jun  3 05:42:25 2019
| Host         : travis-job-b42a989c-5d2f-4db5-9e34-6bc81261ea66 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.484    -1657.985                   1534                14960        0.047        0.000                      0                14956        0.264        0.000                       0                  5232  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_clocks_rx           {0.000 4.000}        8.000           125.000         
eth_rx_clk              {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx     {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx90   {2.000 6.000}        8.000           125.000         
  ethphy_pll_fb         {0.000 4.000}        8.000           125.000         
eth_tx_clk              {0.000 4.000}        8.000           125.000         
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     1  
  netsoc_pll_clk200           2.928        0.000                      0                   13        0.298        0.000                      0                   13        0.264        0.000                       0                    11  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                             5.845        0.000                       0                     1  
eth_rx_clk                    1.192        0.000                      0                  428        0.054        0.000                      0                  428        2.000        0.000                       0                   152  
  ethphy_pll_clk_tx                                                                                                                                                       5.845        0.000                       0                     2  
  ethphy_pll_clk_tx90                                                                                                                                                     5.845        0.000                       0                     3  
  ethphy_pll_fb                                                                                                                                                           6.751        0.000                       0                     2  
eth_tx_clk                    0.148        0.000                      0                  226        0.122        0.000                      0                  226        3.500        0.000                       0                   102  
sys_clk                      -3.484    -1657.985                   1534                14289        0.047        0.000                      0                14289        3.750        0.000                       0                  4873  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                   netsoc_pll_clk200        3.757        0.000                      0                    1                                                                        
                   eth_rx_clk               2.451        0.000                      0                    1                                                                        
                   eth_tx_clk               2.340        0.000                      0                    1                                                                        
                   sys_clk                  2.448        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.191ns = ( 11.191 - 5.000 ) 
    Source Clock Delay      (SCD):    6.547ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.832     6.547    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y145       FDSE (Prop_fdse_C_Q)         0.518     7.065 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.894    netsoc_reset_counter[0]
    SLICE_X162Y145       LUT4 (Prop_lut4_I1_O)        0.124     8.018 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.397    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.713    11.191    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.356    11.547    
                         clock uncertainty           -0.053    11.494    
    SLICE_X162Y145       FDSE (Setup_fdse_C_CE)      -0.169    11.325    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.325    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.191ns = ( 11.191 - 5.000 ) 
    Source Clock Delay      (SCD):    6.547ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.832     6.547    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y145       FDSE (Prop_fdse_C_Q)         0.518     7.065 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.894    netsoc_reset_counter[0]
    SLICE_X162Y145       LUT4 (Prop_lut4_I1_O)        0.124     8.018 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.397    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.713    11.191    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.356    11.547    
                         clock uncertainty           -0.053    11.494    
    SLICE_X162Y145       FDSE (Setup_fdse_C_CE)      -0.169    11.325    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.325    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.191ns = ( 11.191 - 5.000 ) 
    Source Clock Delay      (SCD):    6.547ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.832     6.547    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y145       FDSE (Prop_fdse_C_Q)         0.518     7.065 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.894    netsoc_reset_counter[0]
    SLICE_X162Y145       LUT4 (Prop_lut4_I1_O)        0.124     8.018 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.397    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.713    11.191    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.356    11.547    
                         clock uncertainty           -0.053    11.494    
    SLICE_X162Y145       FDSE (Setup_fdse_C_CE)      -0.169    11.325    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.325    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.191ns = ( 11.191 - 5.000 ) 
    Source Clock Delay      (SCD):    6.547ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.832     6.547    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y145       FDSE (Prop_fdse_C_Q)         0.518     7.065 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.894    netsoc_reset_counter[0]
    SLICE_X162Y145       LUT4 (Prop_lut4_I1_O)        0.124     8.018 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.397    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.713    11.191    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.356    11.547    
                         clock uncertainty           -0.053    11.494    
    SLICE_X162Y145       FDSE (Setup_fdse_C_CE)      -0.169    11.325    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.325    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.933ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.773ns (39.464%)  route 1.186ns (60.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.191ns = ( 11.191 - 5.000 ) 
    Source Clock Delay      (SCD):    6.547ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.832     6.547    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y145       FDSE (Prop_fdse_C_Q)         0.478     7.025 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.856     7.881    netsoc_reset_counter[1]
    SLICE_X162Y145       LUT6 (Prop_lut6_I0_O)        0.295     8.176 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.330     8.506    netsoc_ic_reset_i_1_n_0
    SLICE_X162Y146       FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.713    11.191    clk200_clk
    SLICE_X162Y146       FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism              0.331    11.522    
                         clock uncertainty           -0.053    11.469    
    SLICE_X162Y146       FDRE (Setup_fdre_C_D)       -0.031    11.438    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.438    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  2.933    

Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.419ns (45.925%)  route 0.493ns (54.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.191ns = ( 11.191 - 5.000 ) 
    Source Clock Delay      (SCD):    6.547ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.832     6.547    clk200_clk
    SLICE_X163Y146       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y146       FDPE (Prop_fdpe_C_Q)         0.419     6.966 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.459    clk200_rst
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.713    11.191    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.331    11.522    
                         clock uncertainty           -0.053    11.469    
    SLICE_X162Y145       FDSE (Setup_fdse_C_S)       -0.699    10.770    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.770    
                         arrival time                          -7.459    
  -------------------------------------------------------------------
                         slack                                  3.311    

Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.419ns (45.925%)  route 0.493ns (54.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.191ns = ( 11.191 - 5.000 ) 
    Source Clock Delay      (SCD):    6.547ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.832     6.547    clk200_clk
    SLICE_X163Y146       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y146       FDPE (Prop_fdpe_C_Q)         0.419     6.966 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.459    clk200_rst
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.713    11.191    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.331    11.522    
                         clock uncertainty           -0.053    11.469    
    SLICE_X162Y145       FDSE (Setup_fdse_C_S)       -0.699    10.770    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.770    
                         arrival time                          -7.459    
  -------------------------------------------------------------------
                         slack                                  3.311    

Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.419ns (45.925%)  route 0.493ns (54.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.191ns = ( 11.191 - 5.000 ) 
    Source Clock Delay      (SCD):    6.547ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.832     6.547    clk200_clk
    SLICE_X163Y146       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y146       FDPE (Prop_fdpe_C_Q)         0.419     6.966 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.459    clk200_rst
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.713    11.191    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.331    11.522    
                         clock uncertainty           -0.053    11.469    
    SLICE_X162Y145       FDSE (Setup_fdse_C_S)       -0.699    10.770    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.770    
                         arrival time                          -7.459    
  -------------------------------------------------------------------
                         slack                                  3.311    

Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.419ns (45.925%)  route 0.493ns (54.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.191ns = ( 11.191 - 5.000 ) 
    Source Clock Delay      (SCD):    6.547ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.832     6.547    clk200_clk
    SLICE_X163Y146       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y146       FDPE (Prop_fdpe_C_Q)         0.419     6.966 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.459    clk200_rst
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.713    11.191    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.331    11.522    
                         clock uncertainty           -0.053    11.469    
    SLICE_X162Y145       FDSE (Setup_fdse_C_S)       -0.699    10.770    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.770    
                         arrival time                          -7.459    
  -------------------------------------------------------------------
                         slack                                  3.311    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.642ns (38.399%)  route 1.030ns (61.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.191ns = ( 11.191 - 5.000 ) 
    Source Clock Delay      (SCD):    6.547ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.832     6.547    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y145       FDSE (Prop_fdse_C_Q)         0.518     7.065 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.030     8.095    netsoc_reset_counter[0]
    SLICE_X162Y145       LUT1 (Prop_lut1_I0_O)        0.124     8.219 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.219    netsoc_reset_counter0[0]
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.713    11.191    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.356    11.547    
                         clock uncertainty           -0.053    11.494    
    SLICE_X162Y145       FDSE (Setup_fdse_C_D)        0.077    11.571    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.571    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  3.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.249ns (58.049%)  route 0.180ns (41.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.648     1.953    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y145       FDSE (Prop_fdse_C_Q)         0.148     2.101 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.180     2.281    netsoc_reset_counter[1]
    SLICE_X162Y145       LUT2 (Prop_lut2_I1_O)        0.101     2.382 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.382    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.921     2.509    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.556     1.953    
    SLICE_X162Y145       FDSE (Hold_fdse_C_D)         0.131     2.084    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.513%)  route 0.184ns (42.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.648     1.953    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y145       FDSE (Prop_fdse_C_Q)         0.148     2.101 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.184     2.285    netsoc_reset_counter[1]
    SLICE_X162Y145       LUT4 (Prop_lut4_I2_O)        0.101     2.386 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.386    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.921     2.509    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.556     1.953    
    SLICE_X162Y145       FDSE (Hold_fdse_C_D)         0.131     2.084    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.246ns (57.216%)  route 0.184ns (42.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.648     1.953    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y145       FDSE (Prop_fdse_C_Q)         0.148     2.101 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.184     2.285    netsoc_reset_counter[1]
    SLICE_X162Y145       LUT3 (Prop_lut3_I0_O)        0.098     2.383 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.383    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.921     2.509    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.556     1.953    
    SLICE_X162Y145       FDSE (Hold_fdse_C_D)         0.121     2.074    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.590%)  route 0.187ns (59.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.648     1.953    clk200_clk
    SLICE_X163Y146       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y146       FDPE (Prop_fdpe_C_Q)         0.128     2.081 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.268    clk200_rst
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.921     2.509    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.540     1.969    
    SLICE_X162Y145       FDSE (Hold_fdse_C_S)        -0.045     1.924    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.590%)  route 0.187ns (59.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.648     1.953    clk200_clk
    SLICE_X163Y146       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y146       FDPE (Prop_fdpe_C_Q)         0.128     2.081 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.268    clk200_rst
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.921     2.509    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.540     1.969    
    SLICE_X162Y145       FDSE (Hold_fdse_C_S)        -0.045     1.924    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.590%)  route 0.187ns (59.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.648     1.953    clk200_clk
    SLICE_X163Y146       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y146       FDPE (Prop_fdpe_C_Q)         0.128     2.081 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.268    clk200_rst
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.921     2.509    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.540     1.969    
    SLICE_X162Y145       FDSE (Hold_fdse_C_S)        -0.045     1.924    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.590%)  route 0.187ns (59.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.648     1.953    clk200_clk
    SLICE_X163Y146       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y146       FDPE (Prop_fdpe_C_Q)         0.128     2.081 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.268    clk200_rst
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.921     2.509    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.540     1.969    
    SLICE_X162Y145       FDSE (Hold_fdse_C_S)        -0.045     1.924    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 netsoc_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.209ns (45.665%)  route 0.249ns (54.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.648     1.953    clk200_clk
    SLICE_X162Y146       FDRE                                         r  netsoc_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y146       FDRE (Prop_fdre_C_Q)         0.164     2.117 r  netsoc_ic_reset_reg/Q
                         net (fo=3, routed)           0.139     2.256    netsoc_ic_reset
    SLICE_X162Y145       LUT6 (Prop_lut6_I4_O)        0.045     2.301 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.110     2.410    netsoc_ic_reset_i_1_n_0
    SLICE_X162Y146       FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.921     2.509    clk200_clk
    SLICE_X162Y146       FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.556     1.953    
    SLICE_X162Y146       FDRE (Hold_fdre_C_D)         0.059     2.012    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.209ns (36.227%)  route 0.368ns (63.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.648     1.953    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y145       FDSE (Prop_fdse_C_Q)         0.164     2.117 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.368     2.485    netsoc_reset_counter[0]
    SLICE_X162Y145       LUT1 (Prop_lut1_I0_O)        0.045     2.530 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.530    netsoc_reset_counter0[0]
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.921     2.509    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.556     1.953    
    SLICE_X162Y145       FDSE (Hold_fdse_C_D)         0.120     2.073    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.247ns (51.849%)  route 0.229ns (48.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.648     1.953    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y145       FDSE (Prop_fdse_C_Q)         0.148     2.101 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.113     2.214    netsoc_reset_counter[3]
    SLICE_X162Y145       LUT4 (Prop_lut4_I3_O)        0.099     2.313 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.429    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.921     2.509    clk200_clk
    SLICE_X162Y145       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.556     1.953    
    SLICE_X162Y145       FDSE (Hold_fdse_C_CE)       -0.016     1.937    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.492    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y4    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X163Y146   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X163Y146   FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y145   netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y145   netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y145   netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y145   netsoc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y146   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y146   FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y145   netsoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y145   netsoc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y145   netsoc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y145   netsoc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y146   netsoc_ic_reset_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y146   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y146   FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y145   netsoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y146   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y146   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y146   FDPE_3/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y146   FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y145   netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y145   netsoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y145   netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y145   netsoc_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y145   netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y145   netsoc_reset_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y5   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 1.552ns (23.235%)  route 5.128ns (76.765%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 9.526 - 8.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.671     1.671    eth_rx_clk
    SLICE_X51Y103        FDRE                                         r  ethphy_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.456     2.127 r  ethphy_source_payload_data_reg[5]/Q
                         net (fo=9, routed)           0.639     2.767    p_7_in43_in
    SLICE_X53Y103        LUT2 (Prop_lut2_I1_O)        0.150     2.917 r  ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=14, routed)          0.643     3.560    ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X55Y103        LUT6 (Prop_lut6_I4_O)        0.326     3.886 r  ethmac_crc32_checker_crc_reg[28]_i_1/O
                         net (fo=2, routed)           0.566     4.451    ethmac_crc32_checker_crc_next_reg[28]
    SLICE_X55Y104        LUT6 (Prop_lut6_I3_O)        0.124     4.575 r  ethmac_rx_converter_converter_source_payload_data[39]_i_18/O
                         net (fo=1, routed)           0.816     5.391    ethmac_rx_converter_converter_source_payload_data[39]_i_18_n_0
    SLICE_X53Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.515 r  ethmac_rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.154     5.669    ethmac_rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X53Y104        LUT6 (Prop_lut6_I5_O)        0.124     5.793 r  ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.414     6.207    ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.331 r  ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.420     6.750    ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I5_O)        0.124     6.874 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.477     8.351    ethmac_crc32_checker_source_source_payload_error
    SLICE_X72Y121        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.526     9.526    eth_rx_clk
    SLICE_X72Y121        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.080     9.606    
                         clock uncertainty           -0.035     9.571    
    SLICE_X72Y121        FDRE (Setup_fdre_C_D)       -0.028     9.543    ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                          9.543    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_last_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 1.173ns (18.511%)  route 5.164ns (81.489%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 9.537 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           3.503     6.038    ethphy_rx_ctl
    SLICE_X54Y107        LUT3 (Prop_lut3_I0_O)        0.206     6.244 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           0.723     6.967    ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X58Y115        LUT6 (Prop_lut6_I5_O)        0.326     7.293 f  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=3, routed)           0.937     8.230    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I1_O)        0.124     8.354 r  ethmac_rx_converter_converter_source_last_i_1/O
                         net (fo=1, routed)           0.000     8.354    ethmac_rx_converter_converter_source_last_i_1_n_0
    SLICE_X64Y116        FDRE                                         r  ethmac_rx_converter_converter_source_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.537     9.537    eth_rx_clk
    SLICE_X64Y116        FDRE                                         r  ethmac_rx_converter_converter_source_last_reg/C
                         clock pessimism              0.008     9.545    
                         clock uncertainty           -0.035     9.510    
    SLICE_X64Y116        FDRE (Setup_fdre_C_D)        0.081     9.591    ethmac_rx_converter_converter_source_last_reg
  -------------------------------------------------------------------
                         required time                          9.591    
                         arrival time                          -8.354    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 1.552ns (23.559%)  route 5.036ns (76.441%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 9.527 - 8.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.671     1.671    eth_rx_clk
    SLICE_X51Y103        FDRE                                         r  ethphy_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.456     2.127 r  ethphy_source_payload_data_reg[5]/Q
                         net (fo=9, routed)           0.639     2.767    p_7_in43_in
    SLICE_X53Y103        LUT2 (Prop_lut2_I1_O)        0.150     2.917 r  ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=14, routed)          0.643     3.560    ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X55Y103        LUT6 (Prop_lut6_I4_O)        0.326     3.886 r  ethmac_crc32_checker_crc_reg[28]_i_1/O
                         net (fo=2, routed)           0.566     4.451    ethmac_crc32_checker_crc_next_reg[28]
    SLICE_X55Y104        LUT6 (Prop_lut6_I3_O)        0.124     4.575 r  ethmac_rx_converter_converter_source_payload_data[39]_i_18/O
                         net (fo=1, routed)           0.816     5.391    ethmac_rx_converter_converter_source_payload_data[39]_i_18_n_0
    SLICE_X53Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.515 r  ethmac_rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.154     5.669    ethmac_rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X53Y104        LUT6 (Prop_lut6_I5_O)        0.124     5.793 r  ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.414     6.207    ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.331 r  ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.420     6.750    ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I5_O)        0.124     6.874 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.385     8.259    ethmac_crc32_checker_source_source_payload_error
    SLICE_X73Y120        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.527     9.527    eth_rx_clk
    SLICE_X73Y120        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.080     9.607    
                         clock uncertainty           -0.035     9.572    
    SLICE_X73Y120        FDRE (Setup_fdre_C_D)       -0.062     9.510    ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                          9.510    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 1.552ns (23.500%)  route 5.052ns (76.500%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 9.526 - 8.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.671     1.671    eth_rx_clk
    SLICE_X51Y103        FDRE                                         r  ethphy_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.456     2.127 r  ethphy_source_payload_data_reg[5]/Q
                         net (fo=9, routed)           0.639     2.767    p_7_in43_in
    SLICE_X53Y103        LUT2 (Prop_lut2_I1_O)        0.150     2.917 r  ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=14, routed)          0.643     3.560    ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X55Y103        LUT6 (Prop_lut6_I4_O)        0.326     3.886 r  ethmac_crc32_checker_crc_reg[28]_i_1/O
                         net (fo=2, routed)           0.566     4.451    ethmac_crc32_checker_crc_next_reg[28]
    SLICE_X55Y104        LUT6 (Prop_lut6_I3_O)        0.124     4.575 r  ethmac_rx_converter_converter_source_payload_data[39]_i_18/O
                         net (fo=1, routed)           0.816     5.391    ethmac_rx_converter_converter_source_payload_data[39]_i_18_n_0
    SLICE_X53Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.515 r  ethmac_rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.154     5.669    ethmac_rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X53Y104        LUT6 (Prop_lut6_I5_O)        0.124     5.793 r  ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.414     6.207    ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.331 r  ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.420     6.750    ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I5_O)        0.124     6.874 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.401     8.276    ethmac_crc32_checker_source_source_payload_error
    SLICE_X73Y121        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.526     9.526    eth_rx_clk
    SLICE_X73Y121        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.080     9.606    
                         clock uncertainty           -0.035     9.571    
    SLICE_X73Y121        FDRE (Setup_fdre_C_D)       -0.040     9.531    ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                          9.531    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 1.552ns (23.563%)  route 5.035ns (76.437%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 9.527 - 8.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.671     1.671    eth_rx_clk
    SLICE_X51Y103        FDRE                                         r  ethphy_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.456     2.127 r  ethphy_source_payload_data_reg[5]/Q
                         net (fo=9, routed)           0.639     2.767    p_7_in43_in
    SLICE_X53Y103        LUT2 (Prop_lut2_I1_O)        0.150     2.917 r  ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=14, routed)          0.643     3.560    ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X55Y103        LUT6 (Prop_lut6_I4_O)        0.326     3.886 r  ethmac_crc32_checker_crc_reg[28]_i_1/O
                         net (fo=2, routed)           0.566     4.451    ethmac_crc32_checker_crc_next_reg[28]
    SLICE_X55Y104        LUT6 (Prop_lut6_I3_O)        0.124     4.575 r  ethmac_rx_converter_converter_source_payload_data[39]_i_18/O
                         net (fo=1, routed)           0.816     5.391    ethmac_rx_converter_converter_source_payload_data[39]_i_18_n_0
    SLICE_X53Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.515 r  ethmac_rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.154     5.669    ethmac_rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X53Y104        LUT6 (Prop_lut6_I5_O)        0.124     5.793 r  ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.414     6.207    ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.331 r  ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.420     6.750    ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I5_O)        0.124     6.874 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.384     8.258    ethmac_crc32_checker_source_source_payload_error
    SLICE_X72Y120        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.527     9.527    eth_rx_clk
    SLICE_X72Y120        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.080     9.607    
                         clock uncertainty           -0.035     9.572    
    SLICE_X72Y120        FDRE (Setup_fdre_C_D)       -0.013     9.559    ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                          9.559    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_demux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.173ns (19.393%)  route 4.876ns (80.607%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 9.538 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           3.503     6.038    ethphy_rx_ctl
    SLICE_X54Y107        LUT3 (Prop_lut3_I0_O)        0.206     6.244 f  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           0.723     6.967    ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X58Y115        LUT6 (Prop_lut6_I5_O)        0.326     7.293 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=3, routed)           0.649     7.942    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X63Y116        LUT5 (Prop_lut5_I1_O)        0.124     8.066 r  ethmac_rx_converter_converter_demux[0]_i_1/O
                         net (fo=1, routed)           0.000     8.066    ethmac_rx_converter_converter_demux[0]_i_1_n_0
    SLICE_X63Y116        FDRE                                         r  ethmac_rx_converter_converter_demux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.538     9.538    eth_rx_clk
    SLICE_X63Y116        FDRE                                         r  ethmac_rx_converter_converter_demux_reg[0]/C
                         clock pessimism              0.008     9.546    
                         clock uncertainty           -0.035     9.511    
    SLICE_X63Y116        FDRE (Setup_fdre_C_D)        0.029     9.540    ethmac_rx_converter_converter_demux_reg[0]
  -------------------------------------------------------------------
                         required time                          9.540    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_demux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.173ns (19.253%)  route 4.920ns (80.747%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 9.537 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           3.503     6.038    ethphy_rx_ctl
    SLICE_X54Y107        LUT3 (Prop_lut3_I0_O)        0.206     6.244 f  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           0.723     6.967    ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X58Y115        LUT6 (Prop_lut6_I5_O)        0.326     7.293 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=3, routed)           0.693     7.986    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I1_O)        0.124     8.110 r  ethmac_rx_converter_converter_demux[1]_i_1/O
                         net (fo=1, routed)           0.000     8.110    ethmac_rx_converter_converter_demux[1]_i_1_n_0
    SLICE_X64Y116        FDRE                                         r  ethmac_rx_converter_converter_demux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.537     9.537    eth_rx_clk
    SLICE_X64Y116        FDRE                                         r  ethmac_rx_converter_converter_demux_reg[1]/C
                         clock pessimism              0.008     9.545    
                         clock uncertainty           -0.035     9.510    
    SLICE_X64Y116        FDRE (Setup_fdre_C_D)        0.077     9.587    ethmac_rx_converter_converter_demux_reg[1]
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 0.723ns (12.598%)  route 5.016ns (87.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 9.527 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           3.503     6.038    ethphy_rx_ctl
    SLICE_X54Y107        LUT3 (Prop_lut3_I0_O)        0.206     6.244 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           1.513     7.757    ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X73Y120        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.527     9.527    eth_rx_clk
    SLICE_X73Y120        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[28]/C
                         clock pessimism              0.008     9.535    
                         clock uncertainty           -0.035     9.500    
    SLICE_X73Y120        FDRE (Setup_fdre_C_D)       -0.249     9.251    ethmac_rx_converter_converter_source_payload_data_reg[28]
  -------------------------------------------------------------------
                         required time                          9.251    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.710ns  (logic 0.723ns (12.663%)  route 4.987ns (87.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 9.527 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           3.503     6.038    ethphy_rx_ctl
    SLICE_X54Y107        LUT3 (Prop_lut3_I0_O)        0.206     6.244 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           1.484     7.728    ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X73Y119        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.527     9.527    eth_rx_clk
    SLICE_X73Y119        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[38]/C
                         clock pessimism              0.008     9.535    
                         clock uncertainty           -0.035     9.500    
    SLICE_X73Y119        FDRE (Setup_fdre_C_D)       -0.269     9.231    ethmac_rx_converter_converter_source_payload_data_reg[38]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.653ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 0.723ns (12.917%)  route 4.874ns (87.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 9.528 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           3.503     6.038    ethphy_rx_ctl
    SLICE_X54Y107        LUT3 (Prop_lut3_I0_O)        0.206     6.244 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           1.371     7.615    ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X72Y118        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.528     9.528    eth_rx_clk
    SLICE_X72Y118        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[18]/C
                         clock pessimism              0.008     9.536    
                         clock uncertainty           -0.035     9.501    
    SLICE_X72Y118        FDRE (Setup_fdre_C_D)       -0.233     9.268    ethmac_rx_converter_converter_source_payload_data_reg[18]
  -------------------------------------------------------------------
                         required time                          9.268    
                         arrival time                          -7.615    
  -------------------------------------------------------------------
                         slack                                  1.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.748%)  route 0.259ns (61.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.567     0.567    eth_rx_clk
    SLICE_X72Y121        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y121        FDRE (Prop_fdre_C_Q)         0.164     0.731 r  ethmac_rx_converter_converter_source_payload_data_reg[14]/Q
                         net (fo=1, routed)           0.259     0.990    ethmac_rx_converter_converter_source_payload_data[14]
    RAMB36_X4Y24         RAMB36E1                                     r  storage_12_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.874     0.874    eth_rx_clk
    RAMB36_X4Y24         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.640    
    RAMB36_X4Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[12])
                                                      0.296     0.936    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.718%)  route 0.290ns (67.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.570     0.570    eth_rx_clk
    SLICE_X69Y119        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y119        FDRE (Prop_fdre_C_Q)         0.141     0.711 r  ethmac_rx_converter_converter_source_payload_data_reg[8]/Q
                         net (fo=1, routed)           0.290     1.001    ethmac_rx_converter_converter_source_payload_data[8]
    RAMB36_X4Y24         RAMB36E1                                     r  storage_12_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.874     0.874    eth_rx_clk
    RAMB36_X4Y24         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.640    
    RAMB36_X4Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     0.936    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.901%)  route 0.269ns (62.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.569     0.569    eth_rx_clk
    SLICE_X72Y119        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y119        FDRE (Prop_fdre_C_Q)         0.164     0.733 r  ethmac_rx_converter_converter_source_payload_data_reg[30]/Q
                         net (fo=1, routed)           0.269     1.001    ethmac_rx_converter_converter_source_payload_data[30]
    RAMB36_X4Y24         RAMB36E1                                     r  storage_12_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.874     0.874    eth_rx_clk
    RAMB36_X4Y24         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.640    
    RAMB36_X4Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[24])
                                                      0.296     0.936    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.854%)  route 0.269ns (62.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.569     0.569    eth_rx_clk
    SLICE_X66Y120        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDRE (Prop_fdre_C_Q)         0.164     0.733 r  ethmac_rx_converter_converter_source_payload_data_reg[3]/Q
                         net (fo=1, routed)           0.269     1.002    ethmac_rx_converter_converter_source_payload_data[3]
    RAMB36_X4Y24         RAMB36E1                                     r  storage_12_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.874     0.874    eth_rx_clk
    RAMB36_X4Y24         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.640    
    RAMB36_X4Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[3])
                                                      0.296     0.936    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.661%)  route 0.283ns (63.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.568     0.568    eth_rx_clk
    SLICE_X72Y120        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.164     0.732 r  ethmac_rx_converter_converter_source_payload_data_reg[4]/Q
                         net (fo=1, routed)           0.283     1.015    ethmac_rx_converter_converter_source_payload_data[4]
    RAMB36_X4Y24         RAMB36E1                                     r  storage_12_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.874     0.874    eth_rx_clk
    RAMB36_X4Y24         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.640    
    RAMB36_X4Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[4])
                                                      0.296     0.936    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.137%)  route 0.270ns (67.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.567     0.567    eth_rx_clk
    SLICE_X73Y121        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDRE (Prop_fdre_C_Q)         0.128     0.695 r  ethmac_rx_converter_converter_source_payload_data_reg[35]/Q
                         net (fo=1, routed)           0.270     0.965    ethmac_rx_converter_converter_source_payload_data[35]
    RAMB36_X4Y24         RAMB36E1                                     r  storage_12_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.874     0.874    eth_rx_clk
    RAMB36_X4Y24         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.640    
    RAMB36_X4Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[29])
                                                      0.242     0.882    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.128ns (31.961%)  route 0.272ns (68.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.567     0.567    eth_rx_clk
    SLICE_X73Y121        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDRE (Prop_fdre_C_Q)         0.128     0.695 r  ethmac_rx_converter_converter_source_payload_data_reg[39]/Q
                         net (fo=1, routed)           0.272     0.967    ethmac_rx_converter_converter_source_payload_data[39]
    RAMB36_X4Y24         RAMB36E1                                     r  storage_12_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.874     0.874    eth_rx_clk
    RAMB36_X4Y24         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.640    
    RAMB36_X4Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.243     0.883    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.125%)  route 0.290ns (63.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.567     0.567    eth_rx_clk
    SLICE_X72Y121        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y121        FDRE (Prop_fdre_C_Q)         0.164     0.731 r  ethmac_rx_converter_converter_source_payload_data_reg[12]/Q
                         net (fo=1, routed)           0.290     1.021    ethmac_rx_converter_converter_source_payload_data[12]
    RAMB36_X4Y24         RAMB36E1                                     r  storage_12_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.874     0.874    eth_rx_clk
    RAMB36_X4Y24         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.640    
    RAMB36_X4Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[10])
                                                      0.296     0.936    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.125%)  route 0.290ns (63.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.568     0.568    eth_rx_clk
    SLICE_X72Y120        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.164     0.732 r  ethmac_rx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=1, routed)           0.290     1.022    ethmac_rx_converter_converter_source_payload_data[2]
    RAMB36_X4Y24         RAMB36E1                                     r  storage_12_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.874     0.874    eth_rx_clk
    RAMB36_X4Y24         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.640    
    RAMB36_X4Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[2])
                                                      0.296     0.936    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (35.966%)  route 0.292ns (64.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.567     0.567    eth_rx_clk
    SLICE_X72Y121        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y121        FDRE (Prop_fdre_C_Q)         0.164     0.731 r  ethmac_rx_converter_converter_source_payload_data_reg[19]/Q
                         net (fo=1, routed)           0.292     1.023    ethmac_rx_converter_converter_source_payload_data[19]
    RAMB36_X4Y24         RAMB36E1                                     r  storage_12_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.874     0.874    eth_rx_clk
    RAMB36_X4Y24         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.640    
    RAMB36_X4Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.296     0.936    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y24    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X66Y109   FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X66Y109   FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X64Y118   xilinxmultiregimpl7_regs0_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X60Y109   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X60Y109   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X60Y109   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X60Y109   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X60Y109   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X60Y109   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X60Y109   storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X60Y109   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X60Y109   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X60Y109   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X60Y109   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X60Y109   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X60Y109   storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X60Y109   storage_10_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X60Y109   storage_10_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X60Y109   storage_10_reg_0_7_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx
  To Clock:  ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx90
  To Clock:  ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y6   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_fb
  To Clock:  ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.235ns  (logic 1.830ns (25.293%)  route 5.405ns (74.707%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 9.854 - 8.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.939     1.939    eth_tx_clk
    SLICE_X22Y87         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y87         FDRE (Prop_fdre_C_Q)         0.518     2.457 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.111     3.569    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X21Y89         LUT6 (Prop_lut6_I1_O)        0.124     3.693 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.291     3.984    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X21Y89         LUT6 (Prop_lut6_I5_O)        0.124     4.108 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.449     4.556    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X20Y89         LUT3 (Prop_lut3_I0_O)        0.124     4.680 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.605     5.285    ethmac_padding_inserter_source_valid
    SLICE_X20Y88         LUT3 (Prop_lut3_I0_O)        0.124     5.409 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.593     6.002    ethmac_crc32_inserter_source_valid
    SLICE_X18Y87         LUT4 (Prop_lut4_I1_O)        0.116     6.118 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.495     6.613    ethmac_preamble_inserter_sink_ready
    SLICE_X21Y88         LUT6 (Prop_lut6_I5_O)        0.328     6.941 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.452     7.393    ethmac_tx_converter_converter_mux0
    SLICE_X22Y88         LUT3 (Prop_lut3_I2_O)        0.124     7.517 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.412     7.929    ethmac_tx_converter_converter_mux__0
    SLICE_X23Y88         LUT6 (Prop_lut6_I2_O)        0.124     8.053 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.416     8.469    storage_11_reg_i_46_n_0
    SLICE_X23Y87         LUT2 (Prop_lut2_I0_O)        0.124     8.593 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.582     9.175    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.854     9.854    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.103     9.958    
                         clock uncertainty           -0.069     9.889    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.323    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.323    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.446ns  (logic 1.824ns (24.496%)  route 5.622ns (75.504%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.811ns = ( 9.811 - 8.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.939     1.939    eth_tx_clk
    SLICE_X22Y87         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y87         FDRE (Prop_fdre_C_Q)         0.518     2.457 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.111     3.569    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X21Y89         LUT6 (Prop_lut6_I1_O)        0.124     3.693 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.291     3.984    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X21Y89         LUT6 (Prop_lut6_I5_O)        0.124     4.108 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.449     4.556    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X20Y89         LUT3 (Prop_lut3_I0_O)        0.124     4.680 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.605     5.285    ethmac_padding_inserter_source_valid
    SLICE_X20Y88         LUT3 (Prop_lut3_I0_O)        0.124     5.409 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.593     6.002    ethmac_crc32_inserter_source_valid
    SLICE_X18Y87         LUT4 (Prop_lut4_I1_O)        0.116     6.118 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.495     6.613    ethmac_preamble_inserter_sink_ready
    SLICE_X21Y88         LUT6 (Prop_lut6_I5_O)        0.328     6.941 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.452     7.393    ethmac_tx_converter_converter_mux0
    SLICE_X22Y88         LUT3 (Prop_lut3_I2_O)        0.124     7.517 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.412     7.929    ethmac_tx_converter_converter_mux__0
    SLICE_X23Y88         LUT6 (Prop_lut6_I2_O)        0.124     8.053 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.556     8.609    storage_11_reg_i_46_n_0
    SLICE_X23Y87         LUT3 (Prop_lut3_I0_O)        0.118     8.727 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.659     9.386    ethmac_tx_cdc_rdport_adr[6]
    SLICE_X23Y87         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.811     9.811    eth_tx_clk
    SLICE_X23Y87         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism              0.106     9.917    
                         clock uncertainty           -0.069     9.848    
    SLICE_X23Y87         FDRE (Setup_fdre_C_D)       -0.260     9.588    ethmac_tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                          9.588    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 1.824ns (24.733%)  route 5.551ns (75.267%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.811ns = ( 9.811 - 8.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.939     1.939    eth_tx_clk
    SLICE_X22Y87         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y87         FDRE (Prop_fdre_C_Q)         0.518     2.457 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.111     3.569    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X21Y89         LUT6 (Prop_lut6_I1_O)        0.124     3.693 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.291     3.984    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X21Y89         LUT6 (Prop_lut6_I5_O)        0.124     4.108 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.449     4.556    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X20Y89         LUT3 (Prop_lut3_I0_O)        0.124     4.680 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.605     5.285    ethmac_padding_inserter_source_valid
    SLICE_X20Y88         LUT3 (Prop_lut3_I0_O)        0.124     5.409 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.593     6.002    ethmac_crc32_inserter_source_valid
    SLICE_X18Y87         LUT4 (Prop_lut4_I1_O)        0.116     6.118 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.495     6.613    ethmac_preamble_inserter_sink_ready
    SLICE_X21Y88         LUT6 (Prop_lut6_I5_O)        0.328     6.941 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.452     7.393    ethmac_tx_converter_converter_mux0
    SLICE_X22Y88         LUT3 (Prop_lut3_I2_O)        0.124     7.517 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.412     7.929    ethmac_tx_converter_converter_mux__0
    SLICE_X23Y88         LUT6 (Prop_lut6_I2_O)        0.124     8.053 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.556     8.609    storage_11_reg_i_46_n_0
    SLICE_X23Y87         LUT3 (Prop_lut3_I0_O)        0.118     8.727 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.588     9.314    ethmac_tx_cdc_rdport_adr[6]
    SLICE_X22Y87         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.811     9.811    eth_tx_clk
    SLICE_X22Y87         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.128     9.939    
                         clock uncertainty           -0.069     9.870    
    SLICE_X22Y87         FDRE (Setup_fdre_C_D)       -0.230     9.640    ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.640    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 3.022ns (45.647%)  route 3.598ns (54.353%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.437 r  storage_11_reg/DOADO[8]
                         net (fo=1, routed)           1.157     5.594    ethmac_tx_converter_converter_sink_payload_data_reg[10]
    SLICE_X23Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.718 r  ODDR_2_i_8/O
                         net (fo=2, routed)           0.786     6.504    ODDR_2_i_8_n_0
    SLICE_X16Y86         LUT4 (Prop_lut4_I3_O)        0.116     6.620 r  ODDR_2_i_4/O
                         net (fo=1, routed)           0.452     7.072    ODDR_2_i_4_n_0
    SLICE_X16Y86         LUT6 (Prop_lut6_I3_O)        0.328     7.400 r  ODDR_2_i_1/O
                         net (fo=1, routed)           1.203     8.603    ethmac_tx_gap_inserter_source_payload_data[0]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 3.022ns (45.965%)  route 3.553ns (54.035%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.437 r  storage_11_reg/DOADO[14]
                         net (fo=1, routed)           1.144     5.581    ethmac_tx_converter_converter_sink_payload_data_reg[16]
    SLICE_X23Y88         LUT6 (Prop_lut6_I0_O)        0.124     5.705 r  ODDR_4_i_8/O
                         net (fo=2, routed)           0.736     6.441    ODDR_4_i_8_n_0
    SLICE_X13Y88         LUT4 (Prop_lut4_I3_O)        0.118     6.559 r  ODDR_4_i_6/O
                         net (fo=1, routed)           0.433     6.992    ODDR_4_i_6_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I3_O)        0.326     7.318 r  ODDR_4_i_2/O
                         net (fo=1, routed)           1.240     8.557    ethmac_tx_gap_inserter_source_payload_data[6]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.869ns  (logic 1.706ns (24.835%)  route 5.163ns (75.165%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 9.854 - 8.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.939     1.939    eth_tx_clk
    SLICE_X22Y87         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y87         FDRE (Prop_fdre_C_Q)         0.518     2.457 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.111     3.569    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X21Y89         LUT6 (Prop_lut6_I1_O)        0.124     3.693 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.291     3.984    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X21Y89         LUT6 (Prop_lut6_I5_O)        0.124     4.108 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.449     4.556    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X20Y89         LUT3 (Prop_lut3_I0_O)        0.124     4.680 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.605     5.285    ethmac_padding_inserter_source_valid
    SLICE_X20Y88         LUT3 (Prop_lut3_I0_O)        0.124     5.409 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.593     6.002    ethmac_crc32_inserter_source_valid
    SLICE_X18Y87         LUT4 (Prop_lut4_I1_O)        0.116     6.118 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.495     6.613    ethmac_preamble_inserter_sink_ready
    SLICE_X21Y88         LUT6 (Prop_lut6_I5_O)        0.328     6.941 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.452     7.393    ethmac_tx_converter_converter_mux0
    SLICE_X22Y88         LUT3 (Prop_lut3_I2_O)        0.124     7.517 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.506     8.023    ethmac_tx_converter_converter_mux__0
    SLICE_X22Y87         LUT4 (Prop_lut4_I0_O)        0.124     8.147 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.662     8.809    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.854     9.854    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.103     9.958    
                         clock uncertainty           -0.069     9.889    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.323    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.323    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 1.706ns (24.958%)  route 5.130ns (75.042%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 9.854 - 8.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.939     1.939    eth_tx_clk
    SLICE_X22Y87         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y87         FDRE (Prop_fdre_C_Q)         0.518     2.457 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.111     3.569    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X21Y89         LUT6 (Prop_lut6_I1_O)        0.124     3.693 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.291     3.984    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X21Y89         LUT6 (Prop_lut6_I5_O)        0.124     4.108 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.449     4.556    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X20Y89         LUT3 (Prop_lut3_I0_O)        0.124     4.680 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.605     5.285    ethmac_padding_inserter_source_valid
    SLICE_X20Y88         LUT3 (Prop_lut3_I0_O)        0.124     5.409 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.593     6.002    ethmac_crc32_inserter_source_valid
    SLICE_X18Y87         LUT4 (Prop_lut4_I1_O)        0.116     6.118 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.495     6.613    ethmac_preamble_inserter_sink_ready
    SLICE_X21Y88         LUT6 (Prop_lut6_I5_O)        0.328     6.941 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.452     7.393    ethmac_tx_converter_converter_mux0
    SLICE_X22Y88         LUT3 (Prop_lut3_I2_O)        0.124     7.517 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.489     8.006    ethmac_tx_converter_converter_mux__0
    SLICE_X23Y87         LUT2 (Prop_lut2_I1_O)        0.124     8.130 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.645     8.775    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.854     9.854    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.103     9.958    
                         clock uncertainty           -0.069     9.889    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     9.323    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.323    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 1.706ns (25.105%)  route 5.090ns (74.895%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 9.854 - 8.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.939     1.939    eth_tx_clk
    SLICE_X22Y87         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y87         FDRE (Prop_fdre_C_Q)         0.518     2.457 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.111     3.569    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X21Y89         LUT6 (Prop_lut6_I1_O)        0.124     3.693 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.291     3.984    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X21Y89         LUT6 (Prop_lut6_I5_O)        0.124     4.108 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.449     4.556    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X20Y89         LUT3 (Prop_lut3_I0_O)        0.124     4.680 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.605     5.285    ethmac_padding_inserter_source_valid
    SLICE_X20Y88         LUT3 (Prop_lut3_I0_O)        0.124     5.409 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.593     6.002    ethmac_crc32_inserter_source_valid
    SLICE_X18Y87         LUT4 (Prop_lut4_I1_O)        0.116     6.118 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.495     6.613    ethmac_preamble_inserter_sink_ready
    SLICE_X21Y88         LUT6 (Prop_lut6_I5_O)        0.328     6.941 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.452     7.393    ethmac_tx_converter_converter_mux0
    SLICE_X22Y88         LUT3 (Prop_lut3_I2_O)        0.124     7.517 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.511     8.028    ethmac_tx_converter_converter_mux__0
    SLICE_X22Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.152 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.583     8.735    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.854     9.854    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.103     9.958    
                         clock uncertainty           -0.069     9.889    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     9.323    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.323    
                         arrival time                          -8.735    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 3.043ns (47.202%)  route 3.404ns (52.798%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.437 r  storage_11_reg/DOADO[10]
                         net (fo=1, routed)           1.001     5.438    ethmac_tx_converter_converter_sink_payload_data_reg[12]
    SLICE_X23Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.562 r  ODDR_4_i_7/O
                         net (fo=2, routed)           0.751     6.314    ODDR_4_i_7_n_0
    SLICE_X16Y86         LUT4 (Prop_lut4_I3_O)        0.117     6.431 r  ODDR_4_i_4/O
                         net (fo=1, routed)           0.442     6.873    ODDR_4_i_4_n_0
    SLICE_X14Y86         LUT6 (Prop_lut6_I3_O)        0.348     7.221 r  ODDR_4_i_1/O
                         net (fo=1, routed)           1.209     8.430    ethmac_tx_gap_inserter_source_payload_data[2]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.703ns  (logic 1.706ns (25.452%)  route 4.997ns (74.548%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 9.854 - 8.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.939     1.939    eth_tx_clk
    SLICE_X22Y87         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y87         FDRE (Prop_fdre_C_Q)         0.518     2.457 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.111     3.569    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X21Y89         LUT6 (Prop_lut6_I1_O)        0.124     3.693 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.291     3.984    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X21Y89         LUT6 (Prop_lut6_I5_O)        0.124     4.108 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.449     4.556    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X20Y89         LUT3 (Prop_lut3_I0_O)        0.124     4.680 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.605     5.285    ethmac_padding_inserter_source_valid
    SLICE_X20Y88         LUT3 (Prop_lut3_I0_O)        0.124     5.409 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.593     6.002    ethmac_crc32_inserter_source_valid
    SLICE_X18Y87         LUT4 (Prop_lut4_I1_O)        0.116     6.118 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.495     6.613    ethmac_preamble_inserter_sink_ready
    SLICE_X21Y88         LUT6 (Prop_lut6_I5_O)        0.328     6.941 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.452     7.393    ethmac_tx_converter_converter_mux0
    SLICE_X22Y88         LUT3 (Prop_lut3_I2_O)        0.124     7.517 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.407     7.924    ethmac_tx_converter_converter_mux__0
    SLICE_X23Y88         LUT3 (Prop_lut3_I1_O)        0.124     8.048 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.594     8.642    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.854     9.854    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.103     9.958    
                         clock uncertainty           -0.069     9.889    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     9.323    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.323    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  0.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.690     0.690    eth_tx_clk
    SLICE_X21Y90         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y90         FDRE (Prop_fdre_C_Q)         0.141     0.831 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.887    xilinxmultiregimpl4_regs0[1]
    SLICE_X21Y90         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.967     0.967    eth_tx_clk
    SLICE_X21Y90         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.276     0.690    
    SLICE_X21Y90         FDRE (Hold_fdre_C_D)         0.075     0.765    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.689     0.689    eth_tx_clk
    SLICE_X21Y89         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y89         FDRE (Prop_fdre_C_Q)         0.141     0.830 r  xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.886    xilinxmultiregimpl4_regs0[4]
    SLICE_X21Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.966     0.966    eth_tx_clk
    SLICE_X21Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.276     0.689    
    SLICE_X21Y89         FDRE (Hold_fdre_C_D)         0.075     0.764    xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.690     0.690    eth_tx_clk
    SLICE_X21Y90         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y90         FDRE (Prop_fdre_C_Q)         0.141     0.831 r  xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.887    xilinxmultiregimpl4_regs0[2]
    SLICE_X21Y90         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.967     0.967    eth_tx_clk
    SLICE_X21Y90         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.276     0.690    
    SLICE_X21Y90         FDRE (Hold_fdre_C_D)         0.071     0.761    xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.689     0.689    eth_tx_clk
    SLICE_X21Y89         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y89         FDRE (Prop_fdre_C_Q)         0.141     0.830 r  xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.886    xilinxmultiregimpl4_regs0[6]
    SLICE_X21Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.966     0.966    eth_tx_clk
    SLICE_X21Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.276     0.689    
    SLICE_X21Y89         FDRE (Hold_fdre_C_D)         0.071     0.760    xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.689     0.689    eth_tx_clk
    SLICE_X20Y89         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y89         FDRE (Prop_fdre_C_Q)         0.164     0.853 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.909    xilinxmultiregimpl4_regs0[0]
    SLICE_X20Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.966     0.966    eth_tx_clk
    SLICE_X20Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.276     0.689    
    SLICE_X20Y89         FDRE (Hold_fdre_C_D)         0.060     0.749    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.689     0.689    eth_tx_clk
    SLICE_X20Y89         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y89         FDRE (Prop_fdre_C_Q)         0.164     0.853 r  xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.909    xilinxmultiregimpl4_regs0[3]
    SLICE_X20Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.966     0.966    eth_tx_clk
    SLICE_X20Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.276     0.689    
    SLICE_X20Y89         FDRE (Hold_fdre_C_D)         0.053     0.742    xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.190ns (55.833%)  route 0.150ns (44.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.691     0.691    eth_tx_clk
    SLICE_X15Y88         FDSE                                         r  ethmac_crc32_inserter_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDSE (Prop_fdse_C_Q)         0.141     0.832 r  ethmac_crc32_inserter_reg_reg[20]/Q
                         net (fo=2, routed)           0.150     0.983    p_35_in
    SLICE_X14Y88         LUT4 (Prop_lut4_I3_O)        0.049     1.032 r  ethmac_crc32_inserter_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     1.032    ethmac_crc32_inserter_next_reg[28]
    SLICE_X14Y88         FDSE                                         r  ethmac_crc32_inserter_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.967     0.967    eth_tx_clk
    SLICE_X14Y88         FDSE                                         r  ethmac_crc32_inserter_reg_reg[28]/C
                         clock pessimism             -0.262     0.704    
    SLICE_X14Y88         FDSE (Hold_fdse_C_D)         0.131     0.835    ethmac_crc32_inserter_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ethmac_tx_cdc_graycounter1_q_binary_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.264%)  route 0.106ns (33.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.687     0.687    eth_tx_clk
    SLICE_X22Y87         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y87         FDRE (Prop_fdre_C_Q)         0.164     0.851 r  ethmac_tx_cdc_graycounter1_q_binary_reg[2]/Q
                         net (fo=8, routed)           0.106     0.958    ethmac_tx_cdc_graycounter1_q_binary_reg__0[2]
    SLICE_X23Y87         LUT5 (Prop_lut5_I3_O)        0.045     1.003 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.000     1.003    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    SLICE_X23Y87         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.962     0.962    eth_tx_clk
    SLICE_X23Y87         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[3]/C
                         clock pessimism             -0.261     0.700    
    SLICE_X23Y87         FDRE (Hold_fdre_C_D)         0.092     0.792    ethmac_tx_cdc_graycounter1_q_binary_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.222%)  route 0.170ns (47.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.687     0.687    eth_tx_clk
    SLICE_X23Y87         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y87         FDRE (Prop_fdre_C_Q)         0.141     0.828 r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/Q
                         net (fo=4, routed)           0.170     0.998    ethmac_tx_cdc_graycounter1_q_binary_reg__0[5]
    SLICE_X22Y87         LUT3 (Prop_lut3_I0_O)        0.045     1.043 r  ethmac_tx_cdc_graycounter1_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.043    ethmac_tx_cdc_graycounter1_q_next[4]
    SLICE_X22Y87         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.962     0.962    eth_tx_clk
    SLICE_X22Y87         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[4]/C
                         clock pessimism             -0.261     0.700    
    SLICE_X22Y87         FDRE (Hold_fdre_C_D)         0.121     0.821    ethmac_tx_cdc_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ethmac_tx_cdc_graycounter1_q_binary_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.887%)  route 0.180ns (49.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.687     0.687    eth_tx_clk
    SLICE_X23Y87         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y87         FDRE (Prop_fdre_C_Q)         0.141     0.828 r  ethmac_tx_cdc_graycounter1_q_binary_reg[3]/Q
                         net (fo=6, routed)           0.180     1.008    ethmac_tx_cdc_graycounter1_q_binary_reg__0[3]
    SLICE_X22Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.053 r  ethmac_tx_cdc_graycounter1_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.053    ethmac_tx_cdc_graycounter1_q_next[3]
    SLICE_X22Y88         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.964     0.964    eth_tx_clk
    SLICE_X22Y88         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[3]/C
                         clock pessimism             -0.259     0.704    
    SLICE_X22Y88         FDRE (Hold_fdre_C_D)         0.121     0.825    ethmac_tx_cdc_graycounter1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y17   storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80   ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77   ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75   ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76   ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78   ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X58Y109  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X58Y109  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X20Y89   xilinxmultiregimpl4_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X21Y90   xilinxmultiregimpl4_regs0_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X58Y109  FDPE_6/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X58Y109  FDPE_6/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X58Y109  FDPE_7/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X58Y109  FDPE_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y89   xilinxmultiregimpl4_regs0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y89   xilinxmultiregimpl4_regs0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y90   xilinxmultiregimpl4_regs0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y90   xilinxmultiregimpl4_regs0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y90   xilinxmultiregimpl4_regs0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y90   xilinxmultiregimpl4_regs0_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X15Y89   ethmac_crc32_inserter_reg_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X14Y89   ethmac_crc32_inserter_reg_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X15Y88   ethmac_crc32_inserter_reg_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X16Y88   ethmac_crc32_inserter_reg_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X14Y88   ethmac_crc32_inserter_reg_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X15Y87   ethmac_crc32_inserter_reg_reg[14]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X16Y87   ethmac_crc32_inserter_reg_reg[15]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X15Y88   ethmac_crc32_inserter_reg_reg[16]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X14Y88   ethmac_crc32_inserter_reg_reg[17]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X14Y89   ethmac_crc32_inserter_reg_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :         1534  Failing Endpoints,  Worst Slack       -3.484ns,  Total Violation    -1657.985ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.484ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.392ns  (logic 6.237ns (46.573%)  route 7.155ns (53.427%))
  Logic Levels:           17  (CARRY4=5 LUT4=2 LUT6=10)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 11.561 - 10.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        1.706     1.706    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X6Y25         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     4.160 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[17]
                         net (fo=2, routed)           1.058     5.218    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[4]
    SLICE_X104Y129       LUT6 (Prop_lut6_I1_O)        0.124     5.342 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.342    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][1]
    SLICE_X104Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.875 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     5.875    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X104Y130       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.104 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=8, routed)           0.367     6.471    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X107Y130       LUT4 (Prop_lut4_I1_O)        0.310     6.781 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=50, routed)          0.656     7.437    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X109Y133       LUT4 (Prop_lut4_I1_O)        0.124     7.561 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_8__0/O
                         net (fo=3, routed)           0.582     8.143    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_8__0_n_0
    SLICE_X111Y133       LUT6 (Prop_lut6_I0_O)        0.124     8.267 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.267    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/S[1]
    SLICE_X111Y133       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.665 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry/CO[3]
                         net (fo=1, routed)           0.000     8.665    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry_n_0
    SLICE_X111Y134       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.893 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry__0/CO[2]
                         net (fo=4, routed)           0.592     9.485    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_13
    SLICE_X108Y134       LUT6 (Prop_lut6_I4_O)        0.313     9.798 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.174     9.972    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X108Y134       LUT6 (Prop_lut6_I5_O)        0.124    10.096 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.177    10.273    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_flag_set_reg
    SLICE_X108Y134       LUT6 (Prop_lut6_I1_O)        0.124    10.397 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_flag_set_i_4/O
                         net (fo=5, routed)           0.612    11.010    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_valid_o
    SLICE_X104Y135       LUT6 (Prop_lut6_I4_O)        0.124    11.134 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_2__4/O
                         net (fo=7, routed)           0.224    11.358    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_op_mfspr_o_reg
    SLICE_X104Y135       LUT6 (Prop_lut6_I4_O)        0.124    11.482 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_2/O
                         net (fo=5, routed)           1.303    12.785    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_rfd_adr_o[4]_i_2_n_0_alias
    SLICE_X103Y136       LUT6 (Prop_lut6_I4_O)        0.124    12.909 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_i_8__1_comp/O
                         net (fo=3, routed)           0.691    13.599    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/dmmu_gen.virt_addr[2]
    SLICE_X113Y136       LUT6 (Prop_lut6_I3_O)        0.124    13.723 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass2_carry_i_4/O
                         net (fo=1, routed)           0.000    13.723    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass2_carry_i_4_n_0
    SLICE_X113Y136       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.255 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass2_carry/CO[3]
                         net (fo=1, routed)           0.718    14.974    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/CO[0]
    SLICE_X114Y136       LUT6 (Prop_lut6_I0_O)        0.124    15.098 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/bypass_gen.bypass_i_1__0/O
                         net (fo=1, routed)           0.000    15.098    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/tag_save_lru_reg[0]
    SLICE_X114Y136       FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4874, routed)        1.561    11.561    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/clk100
    SLICE_X114Y136       FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_reg/C
                         clock pessimism              0.080    11.641    
                         clock uncertainty           -0.057    11.585    
    SLICE_X114Y136       FDRE (Setup_fdre_C_D)        0.029    11.614    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_reg
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                         -15.098    
  -------------------------------------------------------------------
                         slack                                 -3.484    

Slack (VIOLATED) :        -3.318ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.571ns  (logic 5.673ns (45.126%)  route 6.898ns (54.874%))
  Logic Levels:           14  (CARRY4=4 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 11.584 - 10.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        1.707     1.707    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/clk100
    RAMB36_X6Y30         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     4.161 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/DOADO[15]
                         net (fo=3, routed)           1.211     5.373    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/itlb_match_dout[0]_2[15]
    SLICE_X103Y145       LUT6 (Prop_lut6_I0_O)        0.124     5.497 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/way_hit_00_carry_i_4/O
                         net (fo=1, routed)           0.000     5.497    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs_n_58
    SLICE_X103Y145       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.029 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     6.029    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/way_hit_00_carry_n_0
    SLICE_X103Y146       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.257 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/way_hit_00_carry__0/CO[2]
                         net (fo=4, routed)           0.442     6.698    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/pc_fetch_reg[31]_0[0]
    SLICE_X103Y147       LUT6 (Prop_lut6_I2_O)        0.313     7.011 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/ibus_adr[23]_i_2/O
                         net (fo=22, routed)          0.523     7.534    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/ibus_adr_reg[13]
    SLICE_X103Y144       LUT3 (Prop_lut3_I1_O)        0.124     7.658 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/check_way_match[0]_carry_i_7/O
                         net (fo=2, routed)           0.808     8.466    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/tag_tag[9]
    SLICE_X102Y139       LUT6 (Prop_lut6_I1_O)        0.124     8.590 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/refill_hit1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.590    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/ibus_adr_reg[27][1]
    SLICE_X102Y139       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.123 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_hit1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.123    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_hit1_carry__0_n_0
    SLICE_X102Y140       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.377 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_hit1_carry__1/CO[0]
                         net (fo=1, routed)           0.443     9.820    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_hit1
    SLICE_X101Y141       LUT6 (Prop_lut6_I1_O)        0.367    10.187 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/nop_ack_i_10/O
                         net (fo=1, routed)           0.149    10.336    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/nop_ack_i_10_n_0
    SLICE_X101Y141       LUT6 (Prop_lut6_I1_O)        0.124    10.460 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/nop_ack_i_8/O
                         net (fo=1, routed)           0.292    10.752    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/pc_fetch_reg[3]
    SLICE_X101Y140       LUT6 (Prop_lut6_I1_O)        0.124    10.876 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/nop_ack_i_4/O
                         net (fo=6, routed)           0.945    11.821    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ibus_ack_reg
    SLICE_X103Y136       LUT6 (Prop_lut6_I5_O)        0.124    11.945 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.388    12.334    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X103Y138       LUT6 (Prop_lut6_I1_O)        0.124    12.458 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          1.113    13.570    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/decode_except_itlb_miss_o_reg
    SLICE_X103Y121       LUT6 (Prop_lut6_I4_O)        0.124    13.694 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_5__5/O
                         net (fo=1, routed)           0.584    14.279    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/ADDRARDADDR[1]
    RAMB36_X6Y24         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4874, routed)        1.584    11.584    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/clk100
    RAMB36_X6Y24         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/CLKARDCLK
                         clock pessimism              0.000    11.584    
                         clock uncertainty           -0.057    11.527    
    RAMB36_X6Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.961    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                         -14.279    
  -------------------------------------------------------------------
                         slack                                 -3.318    

Slack (VIOLATED) :        -3.301ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.560ns  (logic 5.581ns (44.434%)  route 6.979ns (55.566%))
  Logic Levels:           15  (CARRY4=4 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 11.588 - 10.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        1.706     1.706    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X6Y25         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     4.160 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[17]
                         net (fo=2, routed)           1.058     5.218    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[4]
    SLICE_X104Y129       LUT6 (Prop_lut6_I1_O)        0.124     5.342 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.342    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][1]
    SLICE_X104Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.875 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     5.875    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X104Y130       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.104 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=8, routed)           0.367     6.471    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X107Y130       LUT4 (Prop_lut4_I1_O)        0.310     6.781 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=50, routed)          0.656     7.437    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X109Y133       LUT4 (Prop_lut4_I1_O)        0.124     7.561 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_8__0/O
                         net (fo=3, routed)           0.582     8.143    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_8__0_n_0
    SLICE_X111Y133       LUT6 (Prop_lut6_I0_O)        0.124     8.267 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.267    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/S[1]
    SLICE_X111Y133       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.665 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry/CO[3]
                         net (fo=1, routed)           0.000     8.665    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry_n_0
    SLICE_X111Y134       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.893 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry__0/CO[2]
                         net (fo=4, routed)           0.592     9.485    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_13
    SLICE_X108Y134       LUT6 (Prop_lut6_I4_O)        0.313     9.798 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.174     9.972    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X108Y134       LUT6 (Prop_lut6_I5_O)        0.124    10.096 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.177    10.273    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_flag_set_reg
    SLICE_X108Y134       LUT6 (Prop_lut6_I1_O)        0.124    10.397 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_flag_set_i_4/O
                         net (fo=5, routed)           0.612    11.010    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_valid_o
    SLICE_X104Y135       LUT6 (Prop_lut6_I4_O)        0.124    11.134 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_2__4/O
                         net (fo=7, routed)           0.224    11.358    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_op_mfspr_o_reg
    SLICE_X104Y135       LUT6 (Prop_lut6_I4_O)        0.124    11.482 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_2/O
                         net (fo=5, routed)           0.575    12.056    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_2_n_0
    SLICE_X106Y136       LUT4 (Prop_lut4_I2_O)        0.124    12.180 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1/O
                         net (fo=119, routed)         0.722    12.902    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X106Y140       LUT5 (Prop_lut5_I1_O)        0.124    13.026 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_i_13__0/O
                         net (fo=2, routed)           1.240    14.266    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/dmmu_gen.virt_addr[0]
    RAMB36_X6Y31         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4874, routed)        1.588    11.588    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/clk100
    RAMB36_X6Y31         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    11.588    
                         clock uncertainty           -0.057    11.531    
    RAMB36_X6Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    10.965    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -14.266    
  -------------------------------------------------------------------
                         slack                                 -3.301    

Slack (VIOLATED) :        -3.250ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 5.581ns (44.614%)  route 6.929ns (55.386%))
  Logic Levels:           15  (CARRY4=4 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 11.588 - 10.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        1.706     1.706    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X6Y25         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     4.160 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[17]
                         net (fo=2, routed)           1.058     5.218    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[4]
    SLICE_X104Y129       LUT6 (Prop_lut6_I1_O)        0.124     5.342 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.342    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][1]
    SLICE_X104Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.875 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     5.875    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X104Y130       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.104 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=8, routed)           0.367     6.471    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X107Y130       LUT4 (Prop_lut4_I1_O)        0.310     6.781 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=50, routed)          0.656     7.437    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X109Y133       LUT4 (Prop_lut4_I1_O)        0.124     7.561 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_8__0/O
                         net (fo=3, routed)           0.582     8.143    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_8__0_n_0
    SLICE_X111Y133       LUT6 (Prop_lut6_I0_O)        0.124     8.267 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.267    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/S[1]
    SLICE_X111Y133       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.665 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry/CO[3]
                         net (fo=1, routed)           0.000     8.665    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry_n_0
    SLICE_X111Y134       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.893 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry__0/CO[2]
                         net (fo=4, routed)           0.592     9.485    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_13
    SLICE_X108Y134       LUT6 (Prop_lut6_I4_O)        0.313     9.798 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.174     9.972    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X108Y134       LUT6 (Prop_lut6_I5_O)        0.124    10.096 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.177    10.273    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_flag_set_reg
    SLICE_X108Y134       LUT6 (Prop_lut6_I1_O)        0.124    10.397 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_flag_set_i_4/O
                         net (fo=5, routed)           0.612    11.010    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_valid_o
    SLICE_X104Y135       LUT6 (Prop_lut6_I4_O)        0.124    11.134 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_2__4/O
                         net (fo=7, routed)           0.224    11.358    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_op_mfspr_o_reg
    SLICE_X104Y135       LUT6 (Prop_lut6_I4_O)        0.124    11.482 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_2/O
                         net (fo=5, routed)           0.575    12.056    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_2_n_0
    SLICE_X106Y136       LUT4 (Prop_lut4_I2_O)        0.124    12.180 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1/O
                         net (fo=119, routed)         0.683    12.864    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X107Y139       LUT5 (Prop_lut5_I1_O)        0.124    12.988 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_i_1__3/O
                         net (fo=2, routed)           1.228    14.216    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/dmmu_gen.virt_addr[9]
    RAMB36_X6Y31         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4874, routed)        1.588    11.588    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/clk100
    RAMB36_X6Y31         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    11.588    
                         clock uncertainty           -0.057    11.531    
    RAMB36_X6Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    10.965    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -14.216    
  -------------------------------------------------------------------
                         slack                                 -3.250    

Slack (VIOLATED) :        -3.224ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.484ns  (logic 5.581ns (44.706%)  route 6.903ns (55.294%))
  Logic Levels:           15  (CARRY4=4 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 11.588 - 10.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        1.706     1.706    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X6Y25         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     4.160 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[17]
                         net (fo=2, routed)           1.058     5.218    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[4]
    SLICE_X104Y129       LUT6 (Prop_lut6_I1_O)        0.124     5.342 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.342    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][1]
    SLICE_X104Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.875 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     5.875    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X104Y130       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.104 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=8, routed)           0.367     6.471    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X107Y130       LUT4 (Prop_lut4_I1_O)        0.310     6.781 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=50, routed)          0.656     7.437    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X109Y133       LUT4 (Prop_lut4_I1_O)        0.124     7.561 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_8__0/O
                         net (fo=3, routed)           0.582     8.143    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_8__0_n_0
    SLICE_X111Y133       LUT6 (Prop_lut6_I0_O)        0.124     8.267 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.267    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/S[1]
    SLICE_X111Y133       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.665 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry/CO[3]
                         net (fo=1, routed)           0.000     8.665    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry_n_0
    SLICE_X111Y134       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.893 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry__0/CO[2]
                         net (fo=4, routed)           0.592     9.485    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_13
    SLICE_X108Y134       LUT6 (Prop_lut6_I4_O)        0.313     9.798 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.174     9.972    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X108Y134       LUT6 (Prop_lut6_I5_O)        0.124    10.096 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.177    10.273    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_flag_set_reg
    SLICE_X108Y134       LUT6 (Prop_lut6_I1_O)        0.124    10.397 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_flag_set_i_4/O
                         net (fo=5, routed)           0.612    11.010    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_valid_o
    SLICE_X104Y135       LUT6 (Prop_lut6_I4_O)        0.124    11.134 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_2__4/O
                         net (fo=7, routed)           0.224    11.358    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_op_mfspr_o_reg
    SLICE_X104Y135       LUT6 (Prop_lut6_I4_O)        0.124    11.482 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_2/O
                         net (fo=5, routed)           0.575    12.056    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_2_n_0
    SLICE_X106Y136       LUT4 (Prop_lut4_I2_O)        0.124    12.180 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1/O
                         net (fo=119, routed)         0.512    12.693    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X107Y135       LUT5 (Prop_lut5_I1_O)        0.124    12.817 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_i_3__3/O
                         net (fo=3, routed)           1.373    14.190    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/dmmu_gen.virt_addr[7]
    RAMB36_X6Y31         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4874, routed)        1.588    11.588    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/clk100
    RAMB36_X6Y31         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    11.588    
                         clock uncertainty           -0.057    11.531    
    RAMB36_X6Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    10.965    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -14.190    
  -------------------------------------------------------------------
                         slack                                 -3.224    

Slack (VIOLATED) :        -3.202ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.462ns  (logic 5.581ns (44.783%)  route 6.881ns (55.217%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT6=8)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns = ( 11.589 - 10.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        1.706     1.706    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X6Y25         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     4.160 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[17]
                         net (fo=2, routed)           1.058     5.218    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[4]
    SLICE_X104Y129       LUT6 (Prop_lut6_I1_O)        0.124     5.342 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.342    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][1]
    SLICE_X104Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.875 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     5.875    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X104Y130       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.104 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=8, routed)           0.367     6.471    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X107Y130       LUT4 (Prop_lut4_I1_O)        0.310     6.781 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=50, routed)          0.656     7.437    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X109Y133       LUT4 (Prop_lut4_I1_O)        0.124     7.561 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_8__0/O
                         net (fo=3, routed)           0.582     8.143    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_8__0_n_0
    SLICE_X111Y133       LUT6 (Prop_lut6_I0_O)        0.124     8.267 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.267    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/S[1]
    SLICE_X111Y133       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.665 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry/CO[3]
                         net (fo=1, routed)           0.000     8.665    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry_n_0
    SLICE_X111Y134       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.893 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry__0/CO[2]
                         net (fo=4, routed)           0.592     9.485    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_13
    SLICE_X108Y134       LUT6 (Prop_lut6_I4_O)        0.313     9.798 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.174     9.972    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X108Y134       LUT6 (Prop_lut6_I5_O)        0.124    10.096 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.177    10.273    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_flag_set_reg
    SLICE_X108Y134       LUT6 (Prop_lut6_I1_O)        0.124    10.397 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_flag_set_i_4/O
                         net (fo=5, routed)           0.612    11.010    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_valid_o
    SLICE_X104Y135       LUT6 (Prop_lut6_I4_O)        0.124    11.134 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_2__4/O
                         net (fo=7, routed)           0.706    11.839    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg
    SLICE_X103Y136       LUT6 (Prop_lut6_I0_O)        0.124    11.963 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.388    12.352    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X103Y138       LUT6 (Prop_lut6_I1_O)        0.124    12.476 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          0.421    12.897    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_0
    SLICE_X103Y137       LUT3 (Prop_lut3_I1_O)        0.124    13.021 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_10/O
                         net (fo=2, routed)           1.148    14.168    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/immu_gen.virt_addr[2]
    RAMB36_X6Y30         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4874, routed)        1.589    11.589    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/clk100
    RAMB36_X6Y30         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    11.589    
                         clock uncertainty           -0.057    11.532    
    RAMB36_X6Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    10.966    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                         -14.168    
  -------------------------------------------------------------------
                         slack                                 -3.202    

Slack (VIOLATED) :        -3.199ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.460ns  (logic 5.581ns (44.793%)  route 6.879ns (55.207%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT6=8)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns = ( 11.589 - 10.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        1.706     1.706    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X6Y25         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     4.160 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[17]
                         net (fo=2, routed)           1.058     5.218    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[4]
    SLICE_X104Y129       LUT6 (Prop_lut6_I1_O)        0.124     5.342 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.342    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][1]
    SLICE_X104Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.875 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     5.875    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X104Y130       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.104 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=8, routed)           0.367     6.471    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X107Y130       LUT4 (Prop_lut4_I1_O)        0.310     6.781 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=50, routed)          0.656     7.437    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X109Y133       LUT4 (Prop_lut4_I1_O)        0.124     7.561 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_8__0/O
                         net (fo=3, routed)           0.582     8.143    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_8__0_n_0
    SLICE_X111Y133       LUT6 (Prop_lut6_I0_O)        0.124     8.267 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.267    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/S[1]
    SLICE_X111Y133       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.665 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry/CO[3]
                         net (fo=1, routed)           0.000     8.665    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry_n_0
    SLICE_X111Y134       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.893 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry__0/CO[2]
                         net (fo=4, routed)           0.592     9.485    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_13
    SLICE_X108Y134       LUT6 (Prop_lut6_I4_O)        0.313     9.798 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.174     9.972    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X108Y134       LUT6 (Prop_lut6_I5_O)        0.124    10.096 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.177    10.273    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_flag_set_reg
    SLICE_X108Y134       LUT6 (Prop_lut6_I1_O)        0.124    10.397 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_flag_set_i_4/O
                         net (fo=5, routed)           0.612    11.010    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_valid_o
    SLICE_X104Y135       LUT6 (Prop_lut6_I4_O)        0.124    11.134 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_2__4/O
                         net (fo=7, routed)           0.706    11.839    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg
    SLICE_X103Y136       LUT6 (Prop_lut6_I0_O)        0.124    11.963 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.388    12.352    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X103Y138       LUT6 (Prop_lut6_I1_O)        0.124    12.476 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          0.432    12.908    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_0
    SLICE_X103Y137       LUT3 (Prop_lut3_I1_O)        0.124    13.032 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_11/O
                         net (fo=2, routed)           1.134    14.165    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/immu_gen.virt_addr[1]
    RAMB36_X6Y30         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4874, routed)        1.589    11.589    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/clk100
    RAMB36_X6Y30         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    11.589    
                         clock uncertainty           -0.057    11.532    
    RAMB36_X6Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    10.966    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                         -14.165    
  -------------------------------------------------------------------
                         slack                                 -3.199    

Slack (VIOLATED) :        -3.195ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.454ns  (logic 5.581ns (44.812%)  route 6.873ns (55.188%))
  Logic Levels:           15  (CARRY4=4 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 11.588 - 10.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        1.706     1.706    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X6Y25         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     4.160 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[17]
                         net (fo=2, routed)           1.058     5.218    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[4]
    SLICE_X104Y129       LUT6 (Prop_lut6_I1_O)        0.124     5.342 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.342    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][1]
    SLICE_X104Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.875 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     5.875    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X104Y130       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.104 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=8, routed)           0.367     6.471    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X107Y130       LUT4 (Prop_lut4_I1_O)        0.310     6.781 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=50, routed)          0.656     7.437    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X109Y133       LUT4 (Prop_lut4_I1_O)        0.124     7.561 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_8__0/O
                         net (fo=3, routed)           0.582     8.143    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_8__0_n_0
    SLICE_X111Y133       LUT6 (Prop_lut6_I0_O)        0.124     8.267 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.267    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/S[1]
    SLICE_X111Y133       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.665 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry/CO[3]
                         net (fo=1, routed)           0.000     8.665    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry_n_0
    SLICE_X111Y134       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.893 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry__0/CO[2]
                         net (fo=4, routed)           0.592     9.485    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_13
    SLICE_X108Y134       LUT6 (Prop_lut6_I4_O)        0.313     9.798 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.174     9.972    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X108Y134       LUT6 (Prop_lut6_I5_O)        0.124    10.096 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.177    10.273    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_flag_set_reg
    SLICE_X108Y134       LUT6 (Prop_lut6_I1_O)        0.124    10.397 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_flag_set_i_4/O
                         net (fo=5, routed)           0.612    11.010    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_valid_o
    SLICE_X104Y135       LUT6 (Prop_lut6_I4_O)        0.124    11.134 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_2__4/O
                         net (fo=7, routed)           0.224    11.358    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_op_mfspr_o_reg
    SLICE_X104Y135       LUT6 (Prop_lut6_I4_O)        0.124    11.482 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_2/O
                         net (fo=5, routed)           0.575    12.056    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_2_n_0
    SLICE_X106Y136       LUT4 (Prop_lut4_I2_O)        0.124    12.180 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1/O
                         net (fo=119, routed)         0.682    12.863    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X107Y139       LUT5 (Prop_lut5_I1_O)        0.124    12.987 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_i_2__2/O
                         net (fo=3, routed)           1.173    14.160    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/dmmu_gen.virt_addr[8]
    RAMB36_X6Y31         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4874, routed)        1.588    11.588    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/clk100
    RAMB36_X6Y31         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    11.588    
                         clock uncertainty           -0.057    11.531    
    RAMB36_X6Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    10.965    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -14.160    
  -------------------------------------------------------------------
                         slack                                 -3.195    

Slack (VIOLATED) :        -3.188ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.644ns  (logic 5.701ns (45.088%)  route 6.943ns (54.912%))
  Logic Levels:           16  (CARRY4=4 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 11.546 - 10.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        1.706     1.706    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X6Y25         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     4.160 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[17]
                         net (fo=2, routed)           1.058     5.218    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[4]
    SLICE_X104Y129       LUT6 (Prop_lut6_I1_O)        0.124     5.342 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.342    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][1]
    SLICE_X104Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.875 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     5.875    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X104Y130       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.104 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=8, routed)           0.367     6.471    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X107Y130       LUT4 (Prop_lut4_I1_O)        0.310     6.781 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=50, routed)          0.656     7.437    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X109Y133       LUT4 (Prop_lut4_I1_O)        0.124     7.561 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_8__0/O
                         net (fo=3, routed)           0.582     8.143    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_8__0_n_0
    SLICE_X111Y133       LUT6 (Prop_lut6_I0_O)        0.124     8.267 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.267    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/S[1]
    SLICE_X111Y133       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.665 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry/CO[3]
                         net (fo=1, routed)           0.000     8.665    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry_n_0
    SLICE_X111Y134       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.893 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry__0/CO[2]
                         net (fo=4, routed)           0.592     9.485    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_13
    SLICE_X108Y134       LUT6 (Prop_lut6_I4_O)        0.313     9.798 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.174     9.972    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X108Y134       LUT6 (Prop_lut6_I5_O)        0.124    10.096 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.338    10.435    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X106Y135       LUT6 (Prop_lut6_I2_O)        0.124    10.559 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.306    10.865    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X108Y135       LUT6 (Prop_lut6_I3_O)        0.124    10.989 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.988    11.976    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X102Y134       LUT5 (Prop_lut5_I4_O)        0.124    12.100 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/nop_ack_i_6/O
                         net (fo=5, routed)           0.533    12.633    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/padv_fetch_o
    SLICE_X95Y134        LUT6 (Prop_lut6_I4_O)        0.124    12.757 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/tag_save_lru[0]_i_1/O
                         net (fo=6, routed)           0.472    13.230    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ic_req
    SLICE_X97Y133        LUT6 (Prop_lut6_I2_O)        0.124    13.354 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ibus_adr[31]_i_3/O
                         net (fo=2, routed)           0.263    13.617    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ibus_adr[31]_i_3_n_0
    SLICE_X97Y133        LUT5 (Prop_lut5_I1_O)        0.120    13.737 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ibus_adr[3]_i_1/O
                         net (fo=2, routed)           0.613    14.350    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr[3]
    SLICE_X97Y135        FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4874, routed)        1.546    11.546    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/clk100
    SLICE_X97Y135        FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_reg[2]/C
                         clock pessimism              0.080    11.626    
                         clock uncertainty           -0.057    11.570    
    SLICE_X97Y135        FDRE (Setup_fdre_C_CE)      -0.408    11.162    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_reg[2]
  -------------------------------------------------------------------
                         required time                         11.162    
                         arrival time                         -14.350    
  -------------------------------------------------------------------
                         slack                                 -3.188    

Slack (VIOLATED) :        -3.188ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.644ns  (logic 5.701ns (45.088%)  route 6.943ns (54.912%))
  Logic Levels:           16  (CARRY4=4 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 11.546 - 10.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        1.706     1.706    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X6Y25         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     4.160 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[17]
                         net (fo=2, routed)           1.058     5.218    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[4]
    SLICE_X104Y129       LUT6 (Prop_lut6_I1_O)        0.124     5.342 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.342    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][1]
    SLICE_X104Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.875 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     5.875    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X104Y130       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.104 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=8, routed)           0.367     6.471    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X107Y130       LUT4 (Prop_lut4_I1_O)        0.310     6.781 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=50, routed)          0.656     7.437    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X109Y133       LUT4 (Prop_lut4_I1_O)        0.124     7.561 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_8__0/O
                         net (fo=3, routed)           0.582     8.143    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_8__0_n_0
    SLICE_X111Y133       LUT6 (Prop_lut6_I0_O)        0.124     8.267 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.267    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/S[1]
    SLICE_X111Y133       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.665 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry/CO[3]
                         net (fo=1, routed)           0.000     8.665    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry_n_0
    SLICE_X111Y134       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.893 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry__0/CO[2]
                         net (fo=4, routed)           0.592     9.485    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_13
    SLICE_X108Y134       LUT6 (Prop_lut6_I4_O)        0.313     9.798 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.174     9.972    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X108Y134       LUT6 (Prop_lut6_I5_O)        0.124    10.096 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.338    10.435    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X106Y135       LUT6 (Prop_lut6_I2_O)        0.124    10.559 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.306    10.865    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X108Y135       LUT6 (Prop_lut6_I3_O)        0.124    10.989 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.988    11.976    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X102Y134       LUT5 (Prop_lut5_I4_O)        0.124    12.100 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/nop_ack_i_6/O
                         net (fo=5, routed)           0.533    12.633    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/padv_fetch_o
    SLICE_X95Y134        LUT6 (Prop_lut6_I4_O)        0.124    12.757 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/tag_save_lru[0]_i_1/O
                         net (fo=6, routed)           0.472    13.230    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ic_req
    SLICE_X97Y133        LUT6 (Prop_lut6_I2_O)        0.124    13.354 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ibus_adr[31]_i_3/O
                         net (fo=2, routed)           0.263    13.617    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ibus_adr[31]_i_3_n_0
    SLICE_X97Y133        LUT5 (Prop_lut5_I1_O)        0.120    13.737 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ibus_adr[3]_i_1/O
                         net (fo=2, routed)           0.613    14.350    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr[3]
    SLICE_X97Y135        FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4874, routed)        1.546    11.546    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/clk100
    SLICE_X97Y135        FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_reg[3]/C
                         clock pessimism              0.080    11.626    
                         clock uncertainty           -0.057    11.570    
    SLICE_X97Y135        FDRE (Setup_fdre_C_CE)      -0.408    11.162    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.162    
                         arrival time                         -14.350    
  -------------------------------------------------------------------
                         slack                                 -3.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_18_22/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        0.622     0.622    sys_clk
    SLICE_X153Y147       FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y147       FDRE (Prop_fdre_C_Q)         0.141     0.763 r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     0.991    storage_5_reg_0_7_18_22/ADDRD0
    SLICE_X152Y147       RAMD32                                       r  storage_5_reg_0_7_18_22/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        0.894     0.894    storage_5_reg_0_7_18_22/WCLK
    SLICE_X152Y147       RAMD32                                       r  storage_5_reg_0_7_18_22/RAMA/CLK
                         clock pessimism             -0.259     0.635    
    SLICE_X152Y147       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.945    storage_5_reg_0_7_18_22/RAMA
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_18_22/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        0.622     0.622    sys_clk
    SLICE_X153Y147       FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y147       FDRE (Prop_fdre_C_Q)         0.141     0.763 r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     0.991    storage_5_reg_0_7_18_22/ADDRD0
    SLICE_X152Y147       RAMD32                                       r  storage_5_reg_0_7_18_22/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        0.894     0.894    storage_5_reg_0_7_18_22/WCLK
    SLICE_X152Y147       RAMD32                                       r  storage_5_reg_0_7_18_22/RAMA_D1/CLK
                         clock pessimism             -0.259     0.635    
    SLICE_X152Y147       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.945    storage_5_reg_0_7_18_22/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_18_22/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        0.622     0.622    sys_clk
    SLICE_X153Y147       FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y147       FDRE (Prop_fdre_C_Q)         0.141     0.763 r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     0.991    storage_5_reg_0_7_18_22/ADDRD0
    SLICE_X152Y147       RAMD32                                       r  storage_5_reg_0_7_18_22/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        0.894     0.894    storage_5_reg_0_7_18_22/WCLK
    SLICE_X152Y147       RAMD32                                       r  storage_5_reg_0_7_18_22/RAMB/CLK
                         clock pessimism             -0.259     0.635    
    SLICE_X152Y147       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.945    storage_5_reg_0_7_18_22/RAMB
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_18_22/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        0.622     0.622    sys_clk
    SLICE_X153Y147       FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y147       FDRE (Prop_fdre_C_Q)         0.141     0.763 r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     0.991    storage_5_reg_0_7_18_22/ADDRD0
    SLICE_X152Y147       RAMD32                                       r  storage_5_reg_0_7_18_22/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        0.894     0.894    storage_5_reg_0_7_18_22/WCLK
    SLICE_X152Y147       RAMD32                                       r  storage_5_reg_0_7_18_22/RAMB_D1/CLK
                         clock pessimism             -0.259     0.635    
    SLICE_X152Y147       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.945    storage_5_reg_0_7_18_22/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_18_22/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        0.622     0.622    sys_clk
    SLICE_X153Y147       FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y147       FDRE (Prop_fdre_C_Q)         0.141     0.763 r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     0.991    storage_5_reg_0_7_18_22/ADDRD0
    SLICE_X152Y147       RAMD32                                       r  storage_5_reg_0_7_18_22/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        0.894     0.894    storage_5_reg_0_7_18_22/WCLK
    SLICE_X152Y147       RAMD32                                       r  storage_5_reg_0_7_18_22/RAMC/CLK
                         clock pessimism             -0.259     0.635    
    SLICE_X152Y147       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.945    storage_5_reg_0_7_18_22/RAMC
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_18_22/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        0.622     0.622    sys_clk
    SLICE_X153Y147       FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y147       FDRE (Prop_fdre_C_Q)         0.141     0.763 r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     0.991    storage_5_reg_0_7_18_22/ADDRD0
    SLICE_X152Y147       RAMD32                                       r  storage_5_reg_0_7_18_22/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        0.894     0.894    storage_5_reg_0_7_18_22/WCLK
    SLICE_X152Y147       RAMD32                                       r  storage_5_reg_0_7_18_22/RAMC_D1/CLK
                         clock pessimism             -0.259     0.635    
    SLICE_X152Y147       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.945    storage_5_reg_0_7_18_22/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_18_22/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        0.622     0.622    sys_clk
    SLICE_X153Y147       FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y147       FDRE (Prop_fdre_C_Q)         0.141     0.763 r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     0.991    storage_5_reg_0_7_18_22/ADDRD0
    SLICE_X152Y147       RAMS32                                       r  storage_5_reg_0_7_18_22/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        0.894     0.894    storage_5_reg_0_7_18_22/WCLK
    SLICE_X152Y147       RAMS32                                       r  storage_5_reg_0_7_18_22/RAMD/CLK
                         clock pessimism             -0.259     0.635    
    SLICE_X152Y147       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.945    storage_5_reg_0_7_18_22/RAMD
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_18_22/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        0.622     0.622    sys_clk
    SLICE_X153Y147       FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y147       FDRE (Prop_fdre_C_Q)         0.141     0.763 r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     0.991    storage_5_reg_0_7_18_22/ADDRD0
    SLICE_X152Y147       RAMS32                                       r  storage_5_reg_0_7_18_22/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        0.894     0.894    storage_5_reg_0_7_18_22/WCLK
    SLICE_X152Y147       RAMS32                                       r  storage_5_reg_0_7_18_22/RAMD_D1/CLK
                         clock pessimism             -0.259     0.635    
    SLICE_X152Y147       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.945    storage_5_reg_0_7_18_22/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 netsoc_uart_phy_tx_bitcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_uart_phy_tx_busy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.190%)  route 0.235ns (55.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        0.582     0.582    sys_clk
    SLICE_X101Y150       FDRE                                         r  netsoc_uart_phy_tx_bitcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y150       FDRE (Prop_fdre_C_Q)         0.141     0.723 f  netsoc_uart_phy_tx_bitcount_reg[0]/Q
                         net (fo=6, routed)           0.235     0.958    netsoc_uart_phy_tx_bitcount_reg__0[0]
    SLICE_X101Y149       LUT5 (Prop_lut5_I1_O)        0.045     1.003 r  netsoc_uart_phy_tx_busy_i_1/O
                         net (fo=1, routed)           0.000     1.003    netsoc_uart_phy_tx_busy_i_1_n_0
    SLICE_X101Y149       FDRE                                         r  netsoc_uart_phy_tx_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        0.855     0.855    sys_clk
    SLICE_X101Y149       FDRE                                         r  netsoc_uart_phy_tx_busy_reg/C
                         clock pessimism              0.000     0.855    
    SLICE_X101Y149       FDRE (Hold_fdre_C_D)         0.091     0.946    netsoc_uart_phy_tx_busy_reg
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 netsoc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_6_reg_0_7_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        0.618     0.618    sys_clk
    SLICE_X147Y153       FDRE                                         r  netsoc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y153       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  netsoc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     0.999    storage_6_reg_0_7_6_11/ADDRD0
    SLICE_X146Y153       RAMD32                                       r  storage_6_reg_0_7_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4874, routed)        0.889     0.889    storage_6_reg_0_7_6_11/WCLK
    SLICE_X146Y153       RAMD32                                       r  storage_6_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X146Y153       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_6_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y48     mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y49     mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y52    mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y52    mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y53    mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y53    mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X7Y26    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X7Y26    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X7Y50    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y148  storage_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y148  storage_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y148  storage_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y148  storage_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y148  storage_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y148  storage_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y148  storage_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y148  storage_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y149  storage_reg_0_15_6_9/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y149  storage_reg_0_15_6_9/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X142Y156  storage_9_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X142Y156  storage_9_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X142Y156  storage_9_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X142Y156  storage_9_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X142Y156  storage_9_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X142Y156  storage_9_reg_0_7_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X142Y156  storage_9_reg_0_7_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X142Y156  storage_9_reg_0_7_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X140Y155  storage_9_reg_0_7_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X140Y155  storage_9_reg_0_7_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.757ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.757ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y146       FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X163Y146       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     3.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.305 r  BUFG_3/O
                         net (fo=9, routed)           0.648     3.953    clk200_clk
    SLICE_X163Y146       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.953    
                         clock uncertainty           -0.125     3.828    
    SLICE_X163Y146       FDPE (Setup_fdpe_C_D)       -0.005     3.823    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.823    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.757    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.451ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.577ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X66Y109        FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         0.577     2.577    eth_rx_clk
    SLICE_X66Y109        FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.577    
                         clock uncertainty           -0.025     2.552    
    SLICE_X66Y109        FDPE (Setup_fdpe_C_D)       -0.035     2.517    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.517    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.451    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.340ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.340ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.582ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.075     0.075    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X58Y109        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, routed)         0.582     2.582    eth_tx_clk
    SLICE_X58Y109        FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     2.582    
                         clock uncertainty           -0.161     2.420    
    SLICE_X58Y109        FDPE (Setup_fdpe_C_D)       -0.005     2.415    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.415    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.340    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.448ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X163Y147       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4874, routed)        0.649     2.649    sys_clk
    SLICE_X163Y147       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.649    
                         clock uncertainty           -0.129     2.519    
    SLICE_X163Y147       FDPE (Setup_fdpe_C_D)       -0.005     2.514    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.514    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.448    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.206 (r) | FAST    |     3.218 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.263 (r) | FAST    |     5.177 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.191 (f) | FAST    |     5.177 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.268 (r) | FAST    |     5.177 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.196 (f) | FAST    |     5.177 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.274 (r) | FAST    |     5.185 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.202 (f) | FAST    |     5.185 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.247 (r) | FAST    |     5.162 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.175 (f) | FAST    |     5.162 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.245 (r) | FAST    |     5.160 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.173 (f) | FAST    |     5.160 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.267 (r) | FAST    |     5.177 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.195 (f) | FAST    |     5.177 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.262 (r) | FAST    |     5.176 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.190 (f) | FAST    |     5.176 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.277 (r) | FAST    |     5.187 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.205 (f) | FAST    |     5.187 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.259 (r) | FAST    |     5.176 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (f) | FAST    |     5.176 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.248 (r) | FAST    |     5.165 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.176 (f) | FAST    |     5.165 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.271 (r) | FAST    |     5.188 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.199 (f) | FAST    |     5.188 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.169 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.169 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.256 (r) | FAST    |     5.173 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.184 (f) | FAST    |     5.173 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.241 (r) | FAST    |     5.159 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.169 (f) | FAST    |     5.159 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.258 (r) | FAST    |     5.176 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.186 (f) | FAST    |     5.176 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.168 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.168 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (r) | FAST    |     0.346 (r) | FAST    |                   |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (f) | FAST    |     0.346 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (r) | FAST    |     0.364 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (f) | FAST    |     0.364 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (r) | FAST    |     0.367 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (f) | FAST    |     0.367 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (r) | FAST    |     0.356 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (f) | FAST    |     0.356 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (r) | FAST    |     0.357 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (f) | FAST    |     0.357 (f) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     2.421 (r) | SLOW    |    -0.382 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     6.035 (r) | SLOW    |    -2.470 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     5.814 (r) | SLOW    |    -2.041 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     5.363 (r) | SLOW    |    -1.491 (r) | FAST    |                   |
sys_clk    | user_sw0         | FDRE           | -        |    10.334 (r) | SLOW    |    -2.532 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (r) | SLOW    |      5.703 (r) | FAST    | ethphy_pll_clk_tx90  |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (f) | SLOW    |      5.703 (f) | FAST    | ethphy_pll_clk_tx90  |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (r) | SLOW    |      1.969 (r) | FAST    |                      |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (f) | SLOW    |      1.969 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (r) | SLOW    |      1.939 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (f) | SLOW    |      1.939 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (r) | SLOW    |      1.941 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (f) | SLOW    |      1.941 (f) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.405 (r) | SLOW    |      1.484 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      7.147 (r) | SLOW    |      1.791 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      6.857 (r) | SLOW    |      1.665 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.405 (r) | SLOW    |      1.502 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.555 (r) | SLOW    |      1.569 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.007 (r) | SLOW    |      1.735 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.256 (r) | SLOW    |      1.422 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.997 (r) | SLOW    |      1.718 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.705 (r) | SLOW    |      1.622 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.600 (r) | SLOW    |      2.023 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.855 (r) | SLOW    |      1.675 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      7.148 (r) | SLOW    |      1.819 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      7.750 (r) | SLOW    |      2.080 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      7.900 (r) | SLOW    |      2.161 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      7.298 (r) | SLOW    |      1.878 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      8.040 (r) | SLOW    |      2.206 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      6.554 (r) | SLOW    |      1.526 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      7.449 (r) | SLOW    |      1.922 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      6.555 (r) | SLOW    |      1.528 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      7.450 (r) | SLOW    |      1.920 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |     13.848 (r) | SLOW    |      5.455 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDRE           | -     |     13.374 (r) | SLOW    |      4.226 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |     14.253 (r) | SLOW    |      3.986 (r) | FAST    |                      |
sys_clk    | oled_dc          | FDRE           | -     |     11.429 (r) | SLOW    |      4.197 (r) | FAST    |                      |
sys_clk    | oled_res         | FDRE           | -     |     11.087 (r) | SLOW    |      4.044 (r) | FAST    |                      |
sys_clk    | oled_sclk        | FDRE           | -     |     11.251 (r) | SLOW    |      4.049 (r) | FAST    |                      |
sys_clk    | oled_sdin        | FDRE           | -     |     11.411 (r) | SLOW    |      4.190 (r) | FAST    |                      |
sys_clk    | oled_vbat        | FDRE           | -     |     10.996 (r) | SLOW    |      4.001 (r) | FAST    |                      |
sys_clk    | oled_vdd         | FDRE           | -     |      9.662 (r) | SLOW    |      3.225 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |     10.254 (r) | SLOW    |      3.482 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |     12.324 (r) | SLOW    |      4.284 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     12.466 (r) | SLOW    |      4.230 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.072 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         6.808 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         4.692 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         7.852 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         5.195 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.790 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.688 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |        13.484 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.018 ns
Ideal Clock Offset to Actual Clock: 3.178 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.263 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.191 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.268 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.196 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.274 (r) | FAST    |   5.185 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.202 (f) | FAST    |   5.185 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.247 (r) | FAST    |   5.162 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.175 (f) | FAST    |   5.162 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.245 (r) | FAST    |   5.160 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.173 (f) | FAST    |   5.160 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.267 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.195 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.262 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.190 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.277 (r) | FAST    |   5.187 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.205 (f) | FAST    |   5.187 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.259 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.187 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.248 (r) | FAST    |   5.165 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.176 (f) | FAST    |   5.165 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.271 (r) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.199 (f) | FAST    |   5.188 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.251 (r) | FAST    |   5.169 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.179 (f) | FAST    |   5.169 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.256 (r) | FAST    |   5.173 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.184 (f) | FAST    |   5.173 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.241 (r) | FAST    |   5.159 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.169 (f) | FAST    |   5.159 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.258 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.186 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.251 (r) | FAST    |   5.168 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.179 (f) | FAST    |   5.168 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.169 (f) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 0.750 ns
Ideal Clock Offset to Actual Clock: -0.008 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.374 (r) | FAST    |  0.364 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.374 (f) | FAST    |  0.364 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (f) | FAST    |  0.367 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (r) | FAST    |  0.356 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (f) | FAST    |  0.356 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (r) | FAST    |  0.357 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (f) | FAST    |  0.357 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.383 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.785 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.405 (r) | SLOW    |   1.484 (r) | FAST    |    0.150 |
ddram_dq[1]        |   7.147 (r) | SLOW    |   1.791 (r) | FAST    |    0.891 |
ddram_dq[2]        |   6.857 (r) | SLOW    |   1.665 (r) | FAST    |    0.601 |
ddram_dq[3]        |   6.405 (r) | SLOW    |   1.502 (r) | FAST    |    0.150 |
ddram_dq[4]        |   6.555 (r) | SLOW    |   1.569 (r) | FAST    |    0.300 |
ddram_dq[5]        |   7.007 (r) | SLOW    |   1.735 (r) | FAST    |    0.751 |
ddram_dq[6]        |   6.256 (r) | SLOW    |   1.422 (r) | FAST    |    0.000 |
ddram_dq[7]        |   6.997 (r) | SLOW    |   1.718 (r) | FAST    |    0.741 |
ddram_dq[8]        |   6.705 (r) | SLOW    |   1.622 (r) | FAST    |    0.450 |
ddram_dq[9]        |   7.600 (r) | SLOW    |   2.023 (r) | FAST    |    1.345 |
ddram_dq[10]       |   6.855 (r) | SLOW    |   1.675 (r) | FAST    |    0.600 |
ddram_dq[11]       |   7.148 (r) | SLOW    |   1.819 (r) | FAST    |    0.893 |
ddram_dq[12]       |   7.750 (r) | SLOW    |   2.080 (r) | FAST    |    1.495 |
ddram_dq[13]       |   7.900 (r) | SLOW    |   2.161 (r) | FAST    |    1.645 |
ddram_dq[14]       |   7.298 (r) | SLOW    |   1.878 (r) | FAST    |    1.043 |
ddram_dq[15]       |   8.040 (r) | SLOW    |   2.206 (r) | FAST    |    1.785 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.040 (r) | SLOW    |   1.422 (r) | FAST    |    1.785 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.896 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.554 (r) | SLOW    |   1.526 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.449 (r) | SLOW    |   1.922 (r) | FAST    |    0.895 |
ddram_dqs_p[0]     |   6.555 (r) | SLOW    |   1.528 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   7.450 (r) | SLOW    |   1.920 (r) | FAST    |    0.896 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.450 (r) | SLOW    |   1.526 (r) | FAST    |    0.896 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.602 (r) | SLOW    |   1.939 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.602 (f) | SLOW    |   1.939 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.604 (r) | SLOW    |   1.941 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.604 (f) | SLOW    |   1.941 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.607 (r) | SLOW    |   1.939 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




