INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/advai/OneDrive/Documents/GitHub/VLSI/Half_Adder/Half_Adder.srcs/sim_1/new/HALFAdder_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'HALFAdder_TB'
