{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 10:24:56 2022 " "Info: Processing started: Wed Nov 16 10:24:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab5 -c lab5 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "s54_2st:inst\|inst~8 " "Warning: Node \"s54_2st:inst\|inst~8\" is a latch" {  } { { "s54_2st.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/s54_2st.bdf" { { 200 744 808 248 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "s54_2st:inst\|inst4~8 " "Warning: Node \"s54_2st:inst\|inst4~8\" is a latch" {  } { { "s54_2st.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/s54_2st.bdf" { { 176 472 536 224 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "s54_d3tr:inst2\|inst " "Warning: Node \"s54_d3tr:inst2\|inst\" is a latch" {  } { { "s54_d3tr.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/s54_d3tr.bdf" { { 200 728 792 248 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "s54_d3tr:inst2\|inst3~20 " "Warning: Node \"s54_d3tr:inst2\|inst3~20\"" {  } { { "s54_d3tr.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/s54_d3tr.bdf" { { 192 608 672 240 "inst3" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "s54_d3tr:inst2\|inst4~21 " "Warning: Node \"s54_d3tr:inst2\|inst4~21\"" {  } { { "s54_d3tr.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/s54_d3tr.bdf" { { 272 608 672 320 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "s54_d3tr.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/s54_d3tr.bdf" { { 192 608 672 240 "inst3" "" } } } } { "s54_d3tr.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/s54_d3tr.bdf" { { 272 608 672 320 "inst4" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "c " "Info: Assuming node \"c\" is an undefined clock" {  } { { "ssv54_d_din.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/ssv54_d_din.bdf" { { 64 88 256 80 "c" "" } { 152 240 288 168 "c" "" } { 152 456 496 168 "c" "" } { 152 688 720 168 "c" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "c" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "c register s54_2st:inst\|inst4~8 register s54_2st:inst\|inst~8 161.66 MHz 6.186 ns Internal " "Info: Clock \"c\" has Internal fmax of 161.66 MHz between source register \"s54_2st:inst\|inst4~8\" and destination register \"s54_2st:inst\|inst~8\" (period= 6.186 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.939 ns + Longest register register " "Info: + Longest register to register delay is 0.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns s54_2st:inst\|inst4~8 1 REG LC_X2_Y3_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N1; Fanout = 1; REG Node = 's54_2st:inst\|inst4~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { s54_2st:inst|inst4~8 } "NODE_NAME" } } { "s54_2st.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/s54_2st.bdf" { { 176 472 536 224 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.200 ns) 0.939 ns s54_2st:inst\|inst~8 2 REG LC_X2_Y3_N4 1 " "Info: 2: + IC(0.739 ns) + CELL(0.200 ns) = 0.939 ns; Loc. = LC_X2_Y3_N4; Fanout = 1; REG Node = 's54_2st:inst\|inst~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { s54_2st:inst|inst4~8 s54_2st:inst|inst~8 } "NODE_NAME" } } { "s54_2st.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/s54_2st.bdf" { { 200 744 808 248 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.200 ns ( 21.30 % ) " "Info: Total cell delay = 0.200 ns ( 21.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.739 ns ( 78.70 % ) " "Info: Total interconnect delay = 0.739 ns ( 78.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { s54_2st:inst|inst4~8 s54_2st:inst|inst~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.939 ns" { s54_2st:inst|inst4~8 {} s54_2st:inst|inst~8 {} } { 0.000ns 0.739ns } { 0.000ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 6.335 ns + Shortest register " "Info: + Shortest clock path from clock \"c\" to destination register is 6.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns c 1 CLK PIN_26 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_26; Fanout = 7; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "ssv54_d_din.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/ssv54_d_din.bdf" { { 64 88 256 80 "c" "" } { 152 240 288 168 "c" "" } { 152 456 496 168 "c" "" } { 152 688 720 168 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.692 ns) + CELL(0.511 ns) 6.335 ns s54_2st:inst\|inst~8 2 REG LC_X2_Y3_N4 1 " "Info: 2: + IC(4.692 ns) + CELL(0.511 ns) = 6.335 ns; Loc. = LC_X2_Y3_N4; Fanout = 1; REG Node = 's54_2st:inst\|inst~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.203 ns" { c s54_2st:inst|inst~8 } "NODE_NAME" } } { "s54_2st.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/s54_2st.bdf" { { 200 744 808 248 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 25.94 % ) " "Info: Total cell delay = 1.643 ns ( 25.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.692 ns ( 74.06 % ) " "Info: Total interconnect delay = 4.692 ns ( 74.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.335 ns" { c s54_2st:inst|inst~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.335 ns" { c {} c~combout {} s54_2st:inst|inst~8 {} } { 0.000ns 0.000ns 4.692ns } { 0.000ns 1.132ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c source 6.338 ns - Longest register " "Info: - Longest clock path from clock \"c\" to source register is 6.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns c 1 CLK PIN_26 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_26; Fanout = 7; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "ssv54_d_din.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/ssv54_d_din.bdf" { { 64 88 256 80 "c" "" } { 152 240 288 168 "c" "" } { 152 456 496 168 "c" "" } { 152 688 720 168 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.695 ns) + CELL(0.511 ns) 6.338 ns s54_2st:inst\|inst4~8 2 REG LC_X2_Y3_N1 1 " "Info: 2: + IC(4.695 ns) + CELL(0.511 ns) = 6.338 ns; Loc. = LC_X2_Y3_N1; Fanout = 1; REG Node = 's54_2st:inst\|inst4~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.206 ns" { c s54_2st:inst|inst4~8 } "NODE_NAME" } } { "s54_2st.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/s54_2st.bdf" { { 176 472 536 224 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 25.92 % ) " "Info: Total cell delay = 1.643 ns ( 25.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.695 ns ( 74.08 % ) " "Info: Total interconnect delay = 4.695 ns ( 74.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.338 ns" { c s54_2st:inst|inst4~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.338 ns" { c {} c~combout {} s54_2st:inst|inst4~8 {} } { 0.000ns 0.000ns 4.695ns } { 0.000ns 1.132ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.335 ns" { c s54_2st:inst|inst~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.335 ns" { c {} c~combout {} s54_2st:inst|inst~8 {} } { 0.000ns 0.000ns 4.692ns } { 0.000ns 1.132ns 0.511ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.338 ns" { c s54_2st:inst|inst4~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.338 ns" { c {} c~combout {} s54_2st:inst|inst4~8 {} } { 0.000ns 0.000ns 4.695ns } { 0.000ns 1.132ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "s54_2st.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/s54_2st.bdf" { { 176 472 536 224 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.151 ns + " "Info: + Micro setup delay of destination is 2.151 ns" {  } { { "s54_2st.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/s54_2st.bdf" { { 200 744 808 248 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "s54_2st.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/s54_2st.bdf" { { 176 472 536 224 "inst4" "" } } } } { "s54_2st.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/s54_2st.bdf" { { 200 744 808 248 "inst" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { s54_2st:inst|inst4~8 s54_2st:inst|inst~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.939 ns" { s54_2st:inst|inst4~8 {} s54_2st:inst|inst~8 {} } { 0.000ns 0.739ns } { 0.000ns 0.200ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.335 ns" { c s54_2st:inst|inst~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.335 ns" { c {} c~combout {} s54_2st:inst|inst~8 {} } { 0.000ns 0.000ns 4.692ns } { 0.000ns 1.132ns 0.511ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.338 ns" { c s54_2st:inst|inst4~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.338 ns" { c {} c~combout {} s54_2st:inst|inst4~8 {} } { 0.000ns 0.000ns 4.695ns } { 0.000ns 1.132ns 0.511ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "s54_2st:inst\|inst4~8 d c 1.838 ns register " "Info: tsu for register \"s54_2st:inst\|inst4~8\" (data pin = \"d\", clock pin = \"c\") is 1.838 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.786 ns + Longest pin register " "Info: + Longest pin to register delay is 5.786 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns d 1 PIN PIN_27 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_27; Fanout = 6; PIN Node = 'd'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d } "NODE_NAME" } } { "ssv54_d_din.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/ssv54_d_din.bdf" { { 40 88 256 56 "d" "" } { 168 208 288 184 "d" "" } { 168 440 496 184 "d" "" } { 168 672 720 184 "d" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.454 ns) + CELL(0.200 ns) 5.786 ns s54_2st:inst\|inst4~8 2 REG LC_X2_Y3_N1 1 " "Info: 2: + IC(4.454 ns) + CELL(0.200 ns) = 5.786 ns; Loc. = LC_X2_Y3_N1; Fanout = 1; REG Node = 's54_2st:inst\|inst4~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.654 ns" { d s54_2st:inst|inst4~8 } "NODE_NAME" } } { "s54_2st.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/s54_2st.bdf" { { 176 472 536 224 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.332 ns ( 23.02 % ) " "Info: Total cell delay = 1.332 ns ( 23.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.454 ns ( 76.98 % ) " "Info: Total interconnect delay = 4.454 ns ( 76.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.786 ns" { d s54_2st:inst|inst4~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.786 ns" { d {} d~combout {} s54_2st:inst|inst4~8 {} } { 0.000ns 0.000ns 4.454ns } { 0.000ns 1.132ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.390 ns + " "Info: + Micro setup delay of destination is 2.390 ns" {  } { { "s54_2st.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/s54_2st.bdf" { { 176 472 536 224 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 6.338 ns - Shortest register " "Info: - Shortest clock path from clock \"c\" to destination register is 6.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns c 1 CLK PIN_26 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_26; Fanout = 7; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "ssv54_d_din.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/ssv54_d_din.bdf" { { 64 88 256 80 "c" "" } { 152 240 288 168 "c" "" } { 152 456 496 168 "c" "" } { 152 688 720 168 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.695 ns) + CELL(0.511 ns) 6.338 ns s54_2st:inst\|inst4~8 2 REG LC_X2_Y3_N1 1 " "Info: 2: + IC(4.695 ns) + CELL(0.511 ns) = 6.338 ns; Loc. = LC_X2_Y3_N1; Fanout = 1; REG Node = 's54_2st:inst\|inst4~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.206 ns" { c s54_2st:inst|inst4~8 } "NODE_NAME" } } { "s54_2st.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/s54_2st.bdf" { { 176 472 536 224 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 25.92 % ) " "Info: Total cell delay = 1.643 ns ( 25.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.695 ns ( 74.08 % ) " "Info: Total interconnect delay = 4.695 ns ( 74.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.338 ns" { c s54_2st:inst|inst4~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.338 ns" { c {} c~combout {} s54_2st:inst|inst4~8 {} } { 0.000ns 0.000ns 4.695ns } { 0.000ns 1.132ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.786 ns" { d s54_2st:inst|inst4~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.786 ns" { d {} d~combout {} s54_2st:inst|inst4~8 {} } { 0.000ns 0.000ns 4.454ns } { 0.000ns 1.132ns 0.200ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.338 ns" { c s54_2st:inst|inst4~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.338 ns" { c {} c~combout {} s54_2st:inst|inst4~8 {} } { 0.000ns 0.000ns 4.695ns } { 0.000ns 1.132ns 0.511ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "c q_2st s54_2st:inst\|inst~8 9.297 ns register " "Info: tco from clock \"c\" to destination pin \"q_2st\" through register \"s54_2st:inst\|inst~8\" is 9.297 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c source 6.335 ns + Longest register " "Info: + Longest clock path from clock \"c\" to source register is 6.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns c 1 CLK PIN_26 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_26; Fanout = 7; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "ssv54_d_din.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/ssv54_d_din.bdf" { { 64 88 256 80 "c" "" } { 152 240 288 168 "c" "" } { 152 456 496 168 "c" "" } { 152 688 720 168 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.692 ns) + CELL(0.511 ns) 6.335 ns s54_2st:inst\|inst~8 2 REG LC_X2_Y3_N4 1 " "Info: 2: + IC(4.692 ns) + CELL(0.511 ns) = 6.335 ns; Loc. = LC_X2_Y3_N4; Fanout = 1; REG Node = 's54_2st:inst\|inst~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.203 ns" { c s54_2st:inst|inst~8 } "NODE_NAME" } } { "s54_2st.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/s54_2st.bdf" { { 200 744 808 248 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 25.94 % ) " "Info: Total cell delay = 1.643 ns ( 25.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.692 ns ( 74.06 % ) " "Info: Total interconnect delay = 4.692 ns ( 74.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.335 ns" { c s54_2st:inst|inst~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.335 ns" { c {} c~combout {} s54_2st:inst|inst~8 {} } { 0.000ns 0.000ns 4.692ns } { 0.000ns 1.132ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "s54_2st.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/s54_2st.bdf" { { 200 744 808 248 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.962 ns + Longest register pin " "Info: + Longest register to pin delay is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns s54_2st:inst\|inst~8 1 REG LC_X2_Y3_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N4; Fanout = 1; REG Node = 's54_2st:inst\|inst~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { s54_2st:inst|inst~8 } "NODE_NAME" } } { "s54_2st.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/s54_2st.bdf" { { 200 744 808 248 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(2.322 ns) 2.962 ns q_2st 2 PIN PIN_8 0 " "Info: 2: + IC(0.640 ns) + CELL(2.322 ns) = 2.962 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'q_2st'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { s54_2st:inst|inst~8 q_2st } "NODE_NAME" } } { "ssv54_d_din.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/ssv54_d_din.bdf" { { 80 424 600 96 "q_2st" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 78.39 % ) " "Info: Total cell delay = 2.322 ns ( 78.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.640 ns ( 21.61 % ) " "Info: Total interconnect delay = 0.640 ns ( 21.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { s54_2st:inst|inst~8 q_2st } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { s54_2st:inst|inst~8 {} q_2st {} } { 0.000ns 0.640ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.335 ns" { c s54_2st:inst|inst~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.335 ns" { c {} c~combout {} s54_2st:inst|inst~8 {} } { 0.000ns 0.000ns 4.692ns } { 0.000ns 1.132ns 0.511ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { s54_2st:inst|inst~8 q_2st } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { s54_2st:inst|inst~8 {} q_2st {} } { 0.000ns 0.640ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "s54_2st:inst\|inst4~8 d c 0.552 ns register " "Info: th for register \"s54_2st:inst\|inst4~8\" (data pin = \"d\", clock pin = \"c\") is 0.552 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 6.338 ns + Longest register " "Info: + Longest clock path from clock \"c\" to destination register is 6.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns c 1 CLK PIN_26 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_26; Fanout = 7; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "ssv54_d_din.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/ssv54_d_din.bdf" { { 64 88 256 80 "c" "" } { 152 240 288 168 "c" "" } { 152 456 496 168 "c" "" } { 152 688 720 168 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.695 ns) + CELL(0.511 ns) 6.338 ns s54_2st:inst\|inst4~8 2 REG LC_X2_Y3_N1 1 " "Info: 2: + IC(4.695 ns) + CELL(0.511 ns) = 6.338 ns; Loc. = LC_X2_Y3_N1; Fanout = 1; REG Node = 's54_2st:inst\|inst4~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.206 ns" { c s54_2st:inst|inst4~8 } "NODE_NAME" } } { "s54_2st.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/s54_2st.bdf" { { 176 472 536 224 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 25.92 % ) " "Info: Total cell delay = 1.643 ns ( 25.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.695 ns ( 74.08 % ) " "Info: Total interconnect delay = 4.695 ns ( 74.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.338 ns" { c s54_2st:inst|inst4~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.338 ns" { c {} c~combout {} s54_2st:inst|inst4~8 {} } { 0.000ns 0.000ns 4.695ns } { 0.000ns 1.132ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "s54_2st.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/s54_2st.bdf" { { 176 472 536 224 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.786 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.786 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns d 1 PIN PIN_27 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_27; Fanout = 6; PIN Node = 'd'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d } "NODE_NAME" } } { "ssv54_d_din.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/ssv54_d_din.bdf" { { 40 88 256 56 "d" "" } { 168 208 288 184 "d" "" } { 168 440 496 184 "d" "" } { 168 672 720 184 "d" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.454 ns) + CELL(0.200 ns) 5.786 ns s54_2st:inst\|inst4~8 2 REG LC_X2_Y3_N1 1 " "Info: 2: + IC(4.454 ns) + CELL(0.200 ns) = 5.786 ns; Loc. = LC_X2_Y3_N1; Fanout = 1; REG Node = 's54_2st:inst\|inst4~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.654 ns" { d s54_2st:inst|inst4~8 } "NODE_NAME" } } { "s54_2st.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/s54_2st.bdf" { { 176 472 536 224 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.332 ns ( 23.02 % ) " "Info: Total cell delay = 1.332 ns ( 23.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.454 ns ( 76.98 % ) " "Info: Total interconnect delay = 4.454 ns ( 76.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.786 ns" { d s54_2st:inst|inst4~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.786 ns" { d {} d~combout {} s54_2st:inst|inst4~8 {} } { 0.000ns 0.000ns 4.454ns } { 0.000ns 1.132ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.338 ns" { c s54_2st:inst|inst4~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.338 ns" { c {} c~combout {} s54_2st:inst|inst4~8 {} } { 0.000ns 0.000ns 4.695ns } { 0.000ns 1.132ns 0.511ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.786 ns" { d s54_2st:inst|inst4~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.786 ns" { d {} d~combout {} s54_2st:inst|inst4~8 {} } { 0.000ns 0.000ns 4.454ns } { 0.000ns 1.132ns 0.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 10:24:56 2022 " "Info: Processing ended: Wed Nov 16 10:24:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
