{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 16 20:42:43 2015 " "Info: Processing started: Mon Mar 16 20:42:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off presetable_updown_counter -c presetable_updown_counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off presetable_updown_counter -c presetable_updown_counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "count\[0\]~latch " "Warning: Node \"count\[0\]~latch\" is a latch" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "count\[3\]~latch " "Warning: Node \"count\[3\]~latch\" is a latch" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "count\[1\]~latch " "Warning: Node \"count\[1\]~latch\" is a latch" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "count\[2\]~latch " "Warning: Node \"count\[2\]~latch\" is a latch" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 9 -1 0 } } { "c:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset " "Info: Assuming node \"reset\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register count\[0\]~_emulated register count\[3\]~_emulated 397.93 MHz 2.513 ns Internal " "Info: Clock \"clk\" has Internal fmax of 397.93 MHz between source register \"count\[0\]~_emulated\" and destination register \"count\[3\]~_emulated\" (period= 2.513 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.299 ns + Longest register register " "Info: + Longest register to register delay is 2.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[0\]~_emulated 1 REG LCFF_X24_Y35_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y35_N11; Fanout = 1; REG Node = 'count\[0\]~_emulated'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0]~_emulated } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.150 ns) 0.460 ns count\[0\]~head_lut 2 COMB LCCOMB_X24_Y35_N14 4 " "Info: 2: + IC(0.310 ns) + CELL(0.150 ns) = 0.460 ns; Loc. = LCCOMB_X24_Y35_N14; Fanout = 4; COMB Node = 'count\[0\]~head_lut'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { count[0]~_emulated count[0]~head_lut } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.393 ns) 1.134 ns Add0~97 3 COMB LCCOMB_X24_Y35_N18 2 " "Info: 3: + IC(0.281 ns) + CELL(0.393 ns) = 1.134 ns; Loc. = LCCOMB_X24_Y35_N18; Fanout = 2; COMB Node = 'Add0~97'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { count[0]~head_lut Add0~97 } "NODE_NAME" } } { "c:/program files/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/program files/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.205 ns Add0~99 4 COMB LCCOMB_X24_Y35_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.205 ns; Loc. = LCCOMB_X24_Y35_N20; Fanout = 2; COMB Node = 'Add0~99'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~97 Add0~99 } "NODE_NAME" } } { "c:/program files/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/program files/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.276 ns Add0~101 5 COMB LCCOMB_X24_Y35_N22 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.276 ns; Loc. = LCCOMB_X24_Y35_N22; Fanout = 1; COMB Node = 'Add0~101'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~99 Add0~101 } "NODE_NAME" } } { "c:/program files/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/program files/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.686 ns Add0~102 6 COMB LCCOMB_X24_Y35_N24 1 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 1.686 ns; Loc. = LCCOMB_X24_Y35_N24; Fanout = 1; COMB Node = 'Add0~102'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~101 Add0~102 } "NODE_NAME" } } { "c:/program files/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/program files/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 2.215 ns count\[3\]~data_lut 7 COMB LCCOMB_X24_Y35_N16 1 " "Info: 7: + IC(0.254 ns) + CELL(0.275 ns) = 2.215 ns; Loc. = LCCOMB_X24_Y35_N16; Fanout = 1; COMB Node = 'count\[3\]~data_lut'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { Add0~102 count[3]~data_lut } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.299 ns count\[3\]~_emulated 8 REG LCFF_X24_Y35_N17 1 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 2.299 ns; Loc. = LCFF_X24_Y35_N17; Fanout = 1; REG Node = 'count\[3\]~_emulated'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { count[3]~data_lut count[3]~_emulated } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 63.24 % ) " "Info: Total cell delay = 1.454 ns ( 63.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.845 ns ( 36.76 % ) " "Info: Total interconnect delay = 0.845 ns ( 36.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.299 ns" { count[0]~_emulated count[0]~head_lut Add0~97 Add0~99 Add0~101 Add0~102 count[3]~data_lut count[3]~_emulated } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.299 ns" { count[0]~_emulated {} count[0]~head_lut {} Add0~97 {} Add0~99 {} Add0~101 {} Add0~102 {} count[3]~data_lut {} count[3]~_emulated {} } { 0.000ns 0.310ns 0.281ns 0.000ns 0.000ns 0.000ns 0.254ns 0.000ns } { 0.000ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.692 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 2.692 ns count\[3\]~_emulated 3 REG LCFF_X24_Y35_N17 1 " "Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X24_Y35_N17; Fanout = 1; REG Node = 'count\[3\]~_emulated'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk~clkctrl count[3]~_emulated } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.06 % ) " "Info: Total cell delay = 1.536 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.156 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { clk clk~clkctrl count[3]~_emulated } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { clk {} clk~combout {} clk~clkctrl {} count[3]~_emulated {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.692 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 2.692 ns count\[0\]~_emulated 3 REG LCFF_X24_Y35_N11 1 " "Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X24_Y35_N11; Fanout = 1; REG Node = 'count\[0\]~_emulated'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk~clkctrl count[0]~_emulated } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.06 % ) " "Info: Total cell delay = 1.536 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.156 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { clk clk~clkctrl count[0]~_emulated } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { clk {} clk~combout {} clk~clkctrl {} count[0]~_emulated {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { clk clk~clkctrl count[3]~_emulated } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { clk {} clk~combout {} clk~clkctrl {} count[3]~_emulated {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { clk clk~clkctrl count[0]~_emulated } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { clk {} clk~combout {} clk~clkctrl {} count[0]~_emulated {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.299 ns" { count[0]~_emulated count[0]~head_lut Add0~97 Add0~99 Add0~101 Add0~102 count[3]~data_lut count[3]~_emulated } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.299 ns" { count[0]~_emulated {} count[0]~head_lut {} Add0~97 {} Add0~99 {} Add0~101 {} Add0~102 {} count[3]~data_lut {} count[3]~_emulated {} } { 0.000ns 0.310ns 0.281ns 0.000ns 0.000ns 0.000ns 0.254ns 0.000ns } { 0.000ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { clk clk~clkctrl count[3]~_emulated } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { clk {} clk~combout {} clk~clkctrl {} count[3]~_emulated {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { clk clk~clkctrl count[0]~_emulated } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { clk {} clk~combout {} clk~clkctrl {} count[0]~_emulated {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "count\[2\]~_emulated in_data\[2\] clk 5.026 ns register " "Info: tsu for register \"count\[2\]~_emulated\" (data pin = \"in_data\[2\]\", clock pin = \"clk\") is 5.026 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.754 ns + Longest pin register " "Info: + Longest pin to register delay is 7.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns in_data\[2\] 1 PIN PIN_J14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_J14; Fanout = 3; PIN Node = 'in_data\[2\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_data[2] } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.848 ns) + CELL(0.275 ns) 5.953 ns count\[2\]~head_lut 2 COMB LCCOMB_X24_Y35_N8 4 " "Info: 2: + IC(4.848 ns) + CELL(0.275 ns) = 5.953 ns; Loc. = LCCOMB_X24_Y35_N8; Fanout = 4; COMB Node = 'count\[2\]~head_lut'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.123 ns" { in_data[2] count[2]~head_lut } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.150 ns) 6.554 ns count\[0\]~246 3 COMB LCCOMB_X24_Y35_N26 1 " "Info: 3: + IC(0.451 ns) + CELL(0.150 ns) = 6.554 ns; Loc. = LCCOMB_X24_Y35_N26; Fanout = 1; COMB Node = 'count\[0\]~246'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.601 ns" { count[2]~head_lut count[0]~246 } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 6.967 ns count\[0\]~247 4 COMB LCCOMB_X24_Y35_N30 5 " "Info: 4: + IC(0.263 ns) + CELL(0.150 ns) = 6.967 ns; Loc. = LCCOMB_X24_Y35_N30; Fanout = 5; COMB Node = 'count\[0\]~247'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { count[0]~246 count[0]~247 } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.420 ns) 7.670 ns count\[2\]~data_lut 5 COMB LCCOMB_X24_Y35_N2 1 " "Info: 5: + IC(0.283 ns) + CELL(0.420 ns) = 7.670 ns; Loc. = LCCOMB_X24_Y35_N2; Fanout = 1; COMB Node = 'count\[2\]~data_lut'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { count[0]~247 count[2]~data_lut } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.754 ns count\[2\]~_emulated 6 REG LCFF_X24_Y35_N3 1 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 7.754 ns; Loc. = LCFF_X24_Y35_N3; Fanout = 1; REG Node = 'count\[2\]~_emulated'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { count[2]~data_lut count[2]~_emulated } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.909 ns ( 24.62 % ) " "Info: Total cell delay = 1.909 ns ( 24.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.845 ns ( 75.38 % ) " "Info: Total interconnect delay = 5.845 ns ( 75.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.754 ns" { in_data[2] count[2]~head_lut count[0]~246 count[0]~247 count[2]~data_lut count[2]~_emulated } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "7.754 ns" { in_data[2] {} in_data[2]~combout {} count[2]~head_lut {} count[0]~246 {} count[0]~247 {} count[2]~data_lut {} count[2]~_emulated {} } { 0.000ns 0.000ns 4.848ns 0.451ns 0.263ns 0.283ns 0.000ns } { 0.000ns 0.830ns 0.275ns 0.150ns 0.150ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.692 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 2.692 ns count\[2\]~_emulated 3 REG LCFF_X24_Y35_N3 1 " "Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X24_Y35_N3; Fanout = 1; REG Node = 'count\[2\]~_emulated'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk~clkctrl count[2]~_emulated } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.06 % ) " "Info: Total cell delay = 1.536 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.156 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { clk clk~clkctrl count[2]~_emulated } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { clk {} clk~combout {} clk~clkctrl {} count[2]~_emulated {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.754 ns" { in_data[2] count[2]~head_lut count[0]~246 count[0]~247 count[2]~data_lut count[2]~_emulated } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "7.754 ns" { in_data[2] {} in_data[2]~combout {} count[2]~head_lut {} count[0]~246 {} count[0]~247 {} count[2]~data_lut {} count[2]~_emulated {} } { 0.000ns 0.000ns 4.848ns 0.451ns 0.263ns 0.283ns 0.000ns } { 0.000ns 0.830ns 0.275ns 0.150ns 0.150ns 0.420ns 0.084ns } "" } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { clk clk~clkctrl count[2]~_emulated } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { clk {} clk~combout {} clk~clkctrl {} count[2]~_emulated {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "reset out_data\[0\] count\[0\]~latch 7.493 ns register " "Info: tco from clock \"reset\" to destination pin \"out_data\[0\]\" through register \"count\[0\]~latch\" is 7.493 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 2.617 ns + Longest register " "Info: + Longest clock path from clock \"reset\" to source register is 2.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 CLK PIN_P1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 6; CLK Node = 'reset'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns reset~clkctrl 2 COMB CLKCTRL_G1 8 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'reset~clkctrl'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { reset reset~clkctrl } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.150 ns) 2.617 ns count\[0\]~latch 3 REG LCCOMB_X25_Y35_N30 2 " "Info: 3: + IC(1.355 ns) + CELL(0.150 ns) = 2.617 ns; Loc. = LCCOMB_X25_Y35_N30; Fanout = 2; REG Node = 'count\[0\]~latch'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { reset~clkctrl count[0]~latch } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 43.91 % ) " "Info: Total cell delay = 1.149 ns ( 43.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.468 ns ( 56.09 % ) " "Info: Total interconnect delay = 1.468 ns ( 56.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { reset reset~clkctrl count[0]~latch } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.617 ns" { reset {} reset~combout {} reset~clkctrl {} count[0]~latch {} } { 0.000ns 0.000ns 0.113ns 1.355ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.876 ns + Longest register pin " "Info: + Longest register to pin delay is 4.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[0\]~latch 1 REG LCCOMB_X25_Y35_N30 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y35_N30; Fanout = 2; REG Node = 'count\[0\]~latch'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0]~latch } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.275 ns) 0.988 ns count\[0\]~head_lut 2 COMB LCCOMB_X24_Y35_N14 4 " "Info: 2: + IC(0.713 ns) + CELL(0.275 ns) = 0.988 ns; Loc. = LCCOMB_X24_Y35_N14; Fanout = 4; COMB Node = 'count\[0\]~head_lut'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { count[0]~latch count[0]~head_lut } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(2.828 ns) 4.876 ns out_data\[0\] 3 PIN PIN_J10 0 " "Info: 3: + IC(1.060 ns) + CELL(2.828 ns) = 4.876 ns; Loc. = PIN_J10; Fanout = 0; PIN Node = 'out_data\[0\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.888 ns" { count[0]~head_lut out_data[0] } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.103 ns ( 63.64 % ) " "Info: Total cell delay = 3.103 ns ( 63.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.773 ns ( 36.36 % ) " "Info: Total interconnect delay = 1.773 ns ( 36.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.876 ns" { count[0]~latch count[0]~head_lut out_data[0] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "4.876 ns" { count[0]~latch {} count[0]~head_lut {} out_data[0] {} } { 0.000ns 0.713ns 1.060ns } { 0.000ns 0.275ns 2.828ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { reset reset~clkctrl count[0]~latch } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.617 ns" { reset {} reset~combout {} reset~clkctrl {} count[0]~latch {} } { 0.000ns 0.000ns 0.113ns 1.355ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.876 ns" { count[0]~latch count[0]~head_lut out_data[0] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "4.876 ns" { count[0]~latch {} count[0]~head_lut {} out_data[0] {} } { 0.000ns 0.713ns 1.060ns } { 0.000ns 0.275ns 2.828ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "in_data\[2\] out_data\[2\] 9.321 ns Longest " "Info: Longest tpd from source pin \"in_data\[2\]\" to destination pin \"out_data\[2\]\" is 9.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns in_data\[2\] 1 PIN PIN_J14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_J14; Fanout = 3; PIN Node = 'in_data\[2\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_data[2] } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.848 ns) + CELL(0.275 ns) 5.953 ns count\[2\]~head_lut 2 COMB LCCOMB_X24_Y35_N8 4 " "Info: 2: + IC(4.848 ns) + CELL(0.275 ns) = 5.953 ns; Loc. = LCCOMB_X24_Y35_N8; Fanout = 4; COMB Node = 'count\[2\]~head_lut'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.123 ns" { in_data[2] count[2]~head_lut } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(2.788 ns) 9.321 ns out_data\[2\] 3 PIN PIN_E12 0 " "Info: 3: + IC(0.580 ns) + CELL(2.788 ns) = 9.321 ns; Loc. = PIN_E12; Fanout = 0; PIN Node = 'out_data\[2\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.368 ns" { count[2]~head_lut out_data[2] } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.893 ns ( 41.77 % ) " "Info: Total cell delay = 3.893 ns ( 41.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.428 ns ( 58.23 % ) " "Info: Total interconnect delay = 5.428 ns ( 58.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.321 ns" { in_data[2] count[2]~head_lut out_data[2] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "9.321 ns" { in_data[2] {} in_data[2]~combout {} count[2]~head_lut {} out_data[2] {} } { 0.000ns 0.000ns 4.848ns 0.580ns } { 0.000ns 0.830ns 0.275ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "count\[1\]~latch in_data\[1\] reset 0.325 ns register " "Info: th for register \"count\[1\]~latch\" (data pin = \"in_data\[1\]\", clock pin = \"reset\") is 0.325 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 2.623 ns + Longest register " "Info: + Longest clock path from clock \"reset\" to destination register is 2.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 CLK PIN_P1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 6; CLK Node = 'reset'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns reset~clkctrl 2 COMB CLKCTRL_G1 8 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'reset~clkctrl'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { reset reset~clkctrl } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.150 ns) 2.623 ns count\[1\]~latch 3 REG LCCOMB_X27_Y35_N0 2 " "Info: 3: + IC(1.361 ns) + CELL(0.150 ns) = 2.623 ns; Loc. = LCCOMB_X27_Y35_N0; Fanout = 2; REG Node = 'count\[1\]~latch'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { reset~clkctrl count[1]~latch } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 43.80 % ) " "Info: Total cell delay = 1.149 ns ( 43.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.474 ns ( 56.20 % ) " "Info: Total interconnect delay = 1.474 ns ( 56.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { reset reset~clkctrl count[1]~latch } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { reset {} reset~combout {} reset~clkctrl {} count[1]~latch {} } { 0.000ns 0.000ns 0.113ns 1.361ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.298 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns in_data\[1\] 1 PIN PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; PIN Node = 'in_data\[1\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_data[1] } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.437 ns) 2.298 ns count\[1\]~latch 2 REG LCCOMB_X27_Y35_N0 2 " "Info: 2: + IC(0.882 ns) + CELL(0.437 ns) = 2.298 ns; Loc. = LCCOMB_X27_Y35_N0; Fanout = 2; REG Node = 'count\[1\]~latch'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { in_data[1] count[1]~latch } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.416 ns ( 61.62 % ) " "Info: Total cell delay = 1.416 ns ( 61.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.882 ns ( 38.38 % ) " "Info: Total interconnect delay = 0.882 ns ( 38.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.298 ns" { in_data[1] count[1]~latch } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.298 ns" { in_data[1] {} in_data[1]~combout {} count[1]~latch {} } { 0.000ns 0.000ns 0.882ns } { 0.000ns 0.979ns 0.437ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { reset reset~clkctrl count[1]~latch } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { reset {} reset~combout {} reset~clkctrl {} count[1]~latch {} } { 0.000ns 0.000ns 0.113ns 1.361ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.298 ns" { in_data[1] count[1]~latch } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.298 ns" { in_data[1] {} in_data[1]~combout {} count[1]~latch {} } { 0.000ns 0.000ns 0.882ns } { 0.000ns 0.979ns 0.437ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Allocated 161 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 16 20:43:09 2015 " "Info: Processing ended: Mon Mar 16 20:43:09 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Info: Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
