srcscan starts
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/A-T Controller.v(21): INFO: Compiling verilog file "define.v" included at line 21. (VERI-9003)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/A-T Controller.v(21): INFO: back to file 'D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/A-T Controller.v' (VERI-2320)
INFO: analyzing module AT (VERI-9002)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/A-T Controller.v(47): WARNING: use of undefined macro 'BGEZ' (VERI-1158)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/A-T Controller.v(47): WARNING: syntax error near ) (VERI-1137)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/A-T Controller.v(47): WARNING: syntax error near == (VERI-1137)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/A-T Controller.v(47): WARNING: syntax error near ) (VERI-1137)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/A-T Controller.v(48): WARNING: use of undefined macro 'JALR' (VERI-1158)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/A-T Controller.v(48): WARNING: syntax error near ) (VERI-1137)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/A-T Controller.v(49): WARNING: use of undefined macro 'SRA' (VERI-1158)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/A-T Controller.v(49): WARNING: syntax error near ) (VERI-1137)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/A-T Controller.v(50): WARNING: use of undefined macro 'ADDI' (VERI-1158)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/A-T Controller.v(50): WARNING: syntax error near ) (VERI-1137)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/A-T Controller.v(36): WARNING: empty statement in sequential block (VERI-1988)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/ADD4.v(21): INFO: Compiling verilog file "define.v" included at line 21. (VERI-9003)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/ADD4.v(21): INFO: back to file 'D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/ADD4.v' (VERI-2320)
INFO: analyzing module ADD4 (VERI-9002)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/ALU.v(21): INFO: Compiling verilog file "define.v" included at line 21. (VERI-9003)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/ALU.v(21): INFO: back to file 'D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/ALU.v' (VERI-2320)
INFO: analyzing module ALU (VERI-9002)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/CMP.v(21): INFO: Compiling verilog file "define.v" included at line 21. (VERI-9003)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/CMP.v(21): INFO: back to file 'D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/CMP.v' (VERI-2320)
INFO: analyzing module CMP (VERI-9002)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/Controller.v(21): INFO: Compiling verilog file "define.v" included at line 21. (VERI-9003)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/Controller.v(21): INFO: back to file 'D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/Controller.v' (VERI-2320)
INFO: analyzing module Controller (VERI-9002)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/Controller.v(48): WARNING: syntax error near ) (VERI-1137)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/Controller.v(48): WARNING: syntax error near == (VERI-1137)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/Controller.v(48): WARNING: syntax error near ) (VERI-1137)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/Controller.v(49): WARNING: syntax error near ) (VERI-1137)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/Controller.v(50): WARNING: syntax error near ) (VERI-1137)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/Controller.v(51): WARNING: syntax error near ) (VERI-1137)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/Controller.v(37): WARNING: empty statement in sequential block (VERI-1988)
INFO: analyzing module DM (VERI-9002)
INFO: analyzing module EXME (VERI-9002)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/EXT.v(21): INFO: Compiling verilog file "define.v" included at line 21. (VERI-9003)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/EXT.v(21): INFO: back to file 'D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/EXT.v' (VERI-2320)
INFO: analyzing module EXT (VERI-9002)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/Forward Controller.v(21): INFO: Compiling verilog file "define.v" included at line 21. (VERI-9003)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/Forward Controller.v(21): INFO: back to file 'D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/Forward Controller.v' (VERI-2320)
INFO: analyzing module Forward_Unit (VERI-9002)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/GRF.v(22): INFO: Compiling verilog file "define.v" included at line 22. (VERI-9003)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/GRF.v(22): INFO: back to file 'D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/GRF.v' (VERI-2320)
INFO: analyzing module GRF (VERI-9002)
INFO: analyzing module IDEX (VERI-9002)
INFO: analyzing module IFID (VERI-9002)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/IM.v(22): INFO: Compiling verilog file "define.v" included at line 22. (VERI-9003)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/IM.v(22): INFO: back to file 'D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/IM.v' (VERI-2320)
INFO: analyzing module IM (VERI-9002)
INFO: analyzing module MEWB (VERI-9002)
INFO: analyzing module MUX_2_32 (VERI-9002)
INFO: analyzing module MUX_4_5 (VERI-9002)
INFO: analyzing module MUX_4_32 (VERI-9002)
INFO: analyzing module MUX_8_32 (VERI-9002)
INFO: analyzing module MUX_6_32 (VERI-9002)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/NPC.v(22): INFO: Compiling verilog file "define.v" included at line 22. (VERI-9003)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/NPC.v(22): INFO: back to file 'D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/NPC.v' (VERI-2320)
INFO: analyzing module NPC (VERI-9002)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/PC.v(21): INFO: Compiling verilog file "define.v" included at line 21. (VERI-9003)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/PC.v(21): INFO: back to file 'D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/PC.v' (VERI-2320)
INFO: analyzing module PC (VERI-9002)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/StageD.v(22): INFO: Compiling verilog file "define.v" included at line 22. (VERI-9003)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/StageD.v(22): INFO: back to file 'D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/StageD.v' (VERI-2320)
INFO: analyzing module StageD (VERI-9002)
INFO: analyzing module StageE (VERI-9002)
INFO: analyzing module StageF (VERI-9002)
INFO: analyzing module StageM (VERI-9002)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/Stall.v(21): INFO: Compiling verilog file "define.v" included at line 21. (VERI-9003)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/Stall.v(21): INFO: back to file 'D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/Stall.v' (VERI-2320)
INFO: analyzing module Stall_Judge (VERI-9002)
INFO: analyzing module Stall_Sign (VERI-9002)
D:/Archive/ISE/Monocycle_CPU/Monocycle_CPU.srcs/sources_1/new/dasm.v(75): WARNING: macro 'ori' redefined (VERI-1295)
INFO: analyzing module DASM (VERI-9002)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/define.v(36): WARNING: macro 'ori' redefined (VERI-1295)
INFO: analyzing module mips (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:MUX_4_5
VeriTop library:xil_defaultlib mod:DASM
VeriTop library:xil_defaultlib mod:mips
END of tops
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/MUX.v(32): INFO: compiling module 'MUX_4_5_default' (VERI-1018)
D:/Archive/ISE/Monocycle_CPU/Monocycle_CPU.srcs/sources_1/new/dasm.v(106): INFO: compiling module 'DASM_default' (VERI-1018)
D:/Archive/ISE/PipelineCPU_R/PipelineCPU_R.srcs/sources_1/new/mips.v(23): INFO: compiling module 'mips_default' (VERI-1018)
srcscan exits with return value 0
