// Seed: 3811052020
module module_0 (
    id_1,
    id_2,
    id_3
);
  output uwire id_3;
  input wire id_2;
  inout wor id_1;
  assign #1 id_1 = 1'b0;
  assign id_3 = 1'b0;
  wire id_4;
  if (1) logic id_5;
  else assign {1'h0} = id_5[1'b0];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_7,
      id_11,
      id_6
  );
  input wire id_1;
  logic id_15;
  assign id_15[-1] = id_11;
endmodule
