# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do AdderControl_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Charles/Dropbox/Imperial\ College/Final\ Year\ Project/Implementation/AdderTest {C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/AdderTest/AdderControl.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module AdderControl
# 
# Top level modules:
# 	AdderControl
# vlog -vlog01compat -work work +incdir+C:/Users/Charles/Dropbox/Imperial\ College/Final\ Year\ Project/Implementation/AdderTest {C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/AdderTest/online_adder_r4.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module online_adder_r4
# 
# Top level modules:
# 	online_adder_r4
# vlog -vlog01compat -work work +incdir+C:/Users/Charles/Dropbox/Imperial\ College/Final\ Year\ Project/Implementation/AdderTest {C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/AdderTest/button_debouncer.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module button_debouncer
# 
# Top level modules:
# 	button_debouncer
# vlog -vlog01compat -work work +incdir+C:/Users/Charles/Dropbox/Imperial\ College/Final\ Year\ Project/Implementation/AdderTest {C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/AdderTest/SEG7_LUT.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SEG7_LUT
# 
# Top level modules:
# 	SEG7_LUT
# vlog -vlog01compat -work work +incdir+C:/Users/Charles/Dropbox/Imperial\ College/Final\ Year\ Project/Implementation/AdderTest {C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/AdderTest/tester_r4.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tester_r4
# 
# Top level modules:
# 	tester_r4
# 
vsim +altera -do AdderControl_run_msim_rtl_verilog.do -l msim_transcript -gui work.AdderControl
# vsim +altera -do AdderControl_run_msim_rtl_verilog.do -l msim_transcript -gui work.AdderControl 
# Loading work.AdderControl
# Loading work.button_debouncer
# Loading work.SEG7_LUT
# Loading work.online_adder_r4
# Loading work.tester_r4
# do AdderControl_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Charles/Dropbox/Imperial\ College/Final\ Year\ Project/Implementation/AdderTest {C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/AdderTest/AdderControl.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module AdderControl
# 
# Top level modules:
# 	AdderControl
# vlog -vlog01compat -work work +incdir+C:/Users/Charles/Dropbox/Imperial\ College/Final\ Year\ Project/Implementation/AdderTest {C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/AdderTest/online_adder_r4.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module online_adder_r4
# 
# Top level modules:
# 	online_adder_r4
# vlog -vlog01compat -work work +incdir+C:/Users/Charles/Dropbox/Imperial\ College/Final\ Year\ Project/Implementation/AdderTest {C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/AdderTest/button_debouncer.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module button_debouncer
# 
# Top level modules:
# 	button_debouncer
# vlog -vlog01compat -work work +incdir+C:/Users/Charles/Dropbox/Imperial\ College/Final\ Year\ Project/Implementation/AdderTest {C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/AdderTest/SEG7_LUT.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SEG7_LUT
# 
# Top level modules:
# 	SEG7_LUT
# vlog -vlog01compat -work work +incdir+C:/Users/Charles/Dropbox/Imperial\ College/Final\ Year\ Project/Implementation/AdderTest {C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/AdderTest/tester_r4.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tester_r4
# 
# Top level modules:
# 	tester_r4
# 
add wave -position insertpoint  \
sim:/AdderControl/CLOCK_50
force -freeze sim:/AdderControl/CLOCK_50 1 0, 0 {50 ps} -r 100
step -over
run -all
# zi =  0
# zi =  0
# zi =  0
# zi =  2
# zi =  1
# Break in Module AdderControl at C:/Users/Charles/Dropbox/Imperial College/Final Year Project/Implementation/AdderTest/AdderControl.v line 317
