<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/dspba_library_package.vhd"
   type="VHDL"
   library="CORDIC_0" />
 <file
   path="simulation/submodules/dspba_library.vhd"
   type="VHDL"
   library="CORDIC_0" />
 <file
   path="simulation/submodules/unnamed_CORDIC_0.vhd"
   type="VHDL"
   library="CORDIC_0" />
 <file path="simulation/unnamed.v" type="VERILOG" />
 <topLevel name="unnamed" />
 <deviceFamily name="cyclonev" />
</simPackage>
