Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar  7 18:42:29 2019
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputFF/Q_reg/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputFF/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/CLK_DIV2/ff0/Q_reg/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/CLK_DIV4/ff0/Q_reg/Q (HIGH)

 There are 170 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/MASK_HSCK/ff0/Q_reg/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/MASK_HSCK/ff1/Q_reg/Q (HIGH)

 There are 172 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/r_reg_reg[0]/Q (HIGH)

 There are 172 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/r_reg_reg[1]/Q (HIGH)

 There are 172 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/r_reg_reg[2]/Q (HIGH)

 There are 269 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/r_reg_reg[3]/Q (HIGH)

 There are 269 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/r_reg_reg[4]/Q (HIGH)

 There are 269 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/r_reg_reg[5]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: design_1_i/RxFIFO/inst/rd_ptr_gray_sync2_reg_reg[0]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: design_1_i/RxFIFO/inst/rd_ptr_gray_sync2_reg_reg[10]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: design_1_i/RxFIFO/inst/rd_ptr_gray_sync2_reg_reg[11]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: design_1_i/RxFIFO/inst/rd_ptr_gray_sync2_reg_reg[12]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: design_1_i/RxFIFO/inst/rd_ptr_gray_sync2_reg_reg[1]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: design_1_i/RxFIFO/inst/rd_ptr_gray_sync2_reg_reg[2]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: design_1_i/RxFIFO/inst/rd_ptr_gray_sync2_reg_reg[3]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: design_1_i/RxFIFO/inst/rd_ptr_gray_sync2_reg_reg[4]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: design_1_i/RxFIFO/inst/rd_ptr_gray_sync2_reg_reg[5]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: design_1_i/RxFIFO/inst/rd_ptr_gray_sync2_reg_reg[6]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: design_1_i/RxFIFO/inst/rd_ptr_gray_sync2_reg_reg[7]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: design_1_i/RxFIFO/inst/rd_ptr_gray_sync2_reg_reg[8]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: design_1_i/RxFIFO/inst/rd_ptr_gray_sync2_reg_reg[9]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: design_1_i/RxFIFO/inst/s00_rst_sync3_reg_reg/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: design_1_i/RxFIFO/inst/wr_ptr_gray_reg_reg[0]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: design_1_i/RxFIFO/inst/wr_ptr_gray_reg_reg[10]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: design_1_i/RxFIFO/inst/wr_ptr_gray_reg_reg[11]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: design_1_i/RxFIFO/inst/wr_ptr_gray_reg_reg[12]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: design_1_i/RxFIFO/inst/wr_ptr_gray_reg_reg[1]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: design_1_i/RxFIFO/inst/wr_ptr_gray_reg_reg[2]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: design_1_i/RxFIFO/inst/wr_ptr_gray_reg_reg[3]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: design_1_i/RxFIFO/inst/wr_ptr_gray_reg_reg[4]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: design_1_i/RxFIFO/inst/wr_ptr_gray_reg_reg[5]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: design_1_i/RxFIFO/inst/wr_ptr_gray_reg_reg[6]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: design_1_i/RxFIFO/inst/wr_ptr_gray_reg_reg[7]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: design_1_i/RxFIFO/inst/wr_ptr_gray_reg_reg[8]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: design_1_i/RxFIFO/inst/wr_ptr_gray_reg_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff1/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff2/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff3/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff4/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff5/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff6/Q_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff7/Q_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 617 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.878        0.000                      0                31134        0.029        0.000                      0                31134        3.750        0.000                       0                 10739  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.878        0.000                      0                31090        0.029        0.000                      0                31090        3.750        0.000                       0                 10739  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.421        0.000                      0                   44        0.956        0.000                      0                   44  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TxFIFO/inst/mem_reg/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.125ns  (logic 0.642ns (30.214%)  route 1.483ns (69.786%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.692 - 10.000 ) 
    Source Clock Delay      (SCD):    4.290ns = ( 9.290 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       2.300     8.594    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.124     8.718 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/data_out_c_i_1/O
                         net (fo=106, routed)         0.572     9.290    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/debug_in_shift_int
    SLICE_X36Y64         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDCE (Prop_fdce_C_Q)         0.518     9.808 f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/Q
                         net (fo=14, routed)          0.790    10.598    design_1_i/TxFIFO/inst/m00_axis_tready
    SLICE_X38Y61         LUT2 (Prop_lut2_I0_O)        0.124    10.722 r  design_1_i/TxFIFO/inst/mem_reg_i_2/O
                         net (fo=2, routed)           0.692    11.414    design_1_i/TxFIFO/inst/mem_reg_i_2_n_0
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/TxFIFO/inst/mem_reg/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.513    12.692    design_1_i/TxFIFO/inst/m00_axis_aclk
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/TxFIFO/inst/mem_reg/CLKBWRCLK
                         clock pessimism              0.115    12.807    
                         clock uncertainty           -0.154    12.653    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    12.293    design_1_i/TxFIFO/inst/mem_reg
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                         -11.414    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TxFIFO/inst/mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.030ns  (logic 0.642ns (31.630%)  route 1.388ns (68.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.692 - 10.000 ) 
    Source Clock Delay      (SCD):    4.290ns = ( 9.290 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       2.300     8.594    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.124     8.718 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/data_out_c_i_1/O
                         net (fo=106, routed)         0.572     9.290    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/debug_in_shift_int
    SLICE_X36Y64         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDCE (Prop_fdce_C_Q)         0.518     9.808 f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/Q
                         net (fo=14, routed)          0.559    10.367    design_1_i/TxFIFO/inst/m00_axis_tready
    SLICE_X38Y59         LUT4 (Prop_lut4_I1_O)        0.124    10.491 r  design_1_i/TxFIFO/inst/mem_reg_i_1/O
                         net (fo=21, routed)          0.828    11.319    design_1_i/TxFIFO/inst/read1_out
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/TxFIFO/inst/mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.513    12.692    design_1_i/TxFIFO/inst/m00_axis_aclk
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/TxFIFO/inst/mem_reg/CLKBWRCLK
                         clock pessimism              0.115    12.807    
                         clock uncertainty           -0.154    12.653    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    12.210    design_1_i/TxFIFO/inst/mem_reg
  -------------------------------------------------------------------
                         required time                         12.210    
                         arrival time                         -11.319    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TxFIFO/inst/rd_addr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.158ns  (logic 0.766ns (35.489%)  route 1.392ns (64.511%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    4.290ns = ( 9.290 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       2.300     8.594    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.124     8.718 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/data_out_c_i_1/O
                         net (fo=106, routed)         0.572     9.290    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/debug_in_shift_int
    SLICE_X36Y64         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDCE (Prop_fdce_C_Q)         0.518     9.808 f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/Q
                         net (fo=14, routed)          0.790    10.598    design_1_i/TxFIFO/inst/m00_axis_tready
    SLICE_X38Y61         LUT2 (Prop_lut2_I0_O)        0.124    10.722 r  design_1_i/TxFIFO/inst/mem_reg_i_2/O
                         net (fo=2, routed)           0.602    11.324    design_1_i/TxFIFO/inst/mem_reg_i_2_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I2_O)        0.124    11.448 r  design_1_i/TxFIFO/inst/rd_addr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.448    design_1_i/TxFIFO/inst/rd_addr_reg[2]_i_1_n_0
    SLICE_X38Y60         FDRE                                         r  design_1_i/TxFIFO/inst/rd_addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.477    12.656    design_1_i/TxFIFO/inst/m00_axis_aclk
    SLICE_X38Y60         FDRE                                         r  design_1_i/TxFIFO/inst/rd_addr_reg_reg[2]/C
                         clock pessimism              0.115    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X38Y60         FDRE (Setup_fdre_C_D)        0.081    12.698    design_1_i/TxFIFO/inst/rd_addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                         -11.448    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TxFIFO/inst/rd_ptr_gray_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        1.805ns  (logic 0.642ns (35.564%)  route 1.163ns (64.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    4.290ns = ( 9.290 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       2.300     8.594    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.124     8.718 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/data_out_c_i_1/O
                         net (fo=106, routed)         0.572     9.290    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/debug_in_shift_int
    SLICE_X36Y64         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDCE (Prop_fdce_C_Q)         0.518     9.808 f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/Q
                         net (fo=14, routed)          0.559    10.367    design_1_i/TxFIFO/inst/m00_axis_tready
    SLICE_X38Y59         LUT4 (Prop_lut4_I1_O)        0.124    10.491 r  design_1_i/TxFIFO/inst/mem_reg_i_1/O
                         net (fo=21, routed)          0.604    11.095    design_1_i/TxFIFO/inst/read1_out
    SLICE_X39Y59         FDRE                                         r  design_1_i/TxFIFO/inst/rd_ptr_gray_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.477    12.656    design_1_i/TxFIFO/inst/m00_axis_aclk
    SLICE_X39Y59         FDRE                                         r  design_1_i/TxFIFO/inst/rd_ptr_gray_reg_reg[0]/C
                         clock pessimism              0.115    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X39Y59         FDRE (Setup_fdre_C_CE)      -0.205    12.412    design_1_i/TxFIFO/inst/rd_ptr_gray_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                         -11.095    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TxFIFO/inst/rd_ptr_gray_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        1.805ns  (logic 0.642ns (35.564%)  route 1.163ns (64.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    4.290ns = ( 9.290 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       2.300     8.594    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.124     8.718 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/data_out_c_i_1/O
                         net (fo=106, routed)         0.572     9.290    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/debug_in_shift_int
    SLICE_X36Y64         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDCE (Prop_fdce_C_Q)         0.518     9.808 f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/Q
                         net (fo=14, routed)          0.559    10.367    design_1_i/TxFIFO/inst/m00_axis_tready
    SLICE_X38Y59         LUT4 (Prop_lut4_I1_O)        0.124    10.491 r  design_1_i/TxFIFO/inst/mem_reg_i_1/O
                         net (fo=21, routed)          0.604    11.095    design_1_i/TxFIFO/inst/read1_out
    SLICE_X39Y59         FDRE                                         r  design_1_i/TxFIFO/inst/rd_ptr_gray_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.477    12.656    design_1_i/TxFIFO/inst/m00_axis_aclk
    SLICE_X39Y59         FDRE                                         r  design_1_i/TxFIFO/inst/rd_ptr_gray_reg_reg[2]/C
                         clock pessimism              0.115    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X39Y59         FDRE (Setup_fdre_C_CE)      -0.205    12.412    design_1_i/TxFIFO/inst/rd_ptr_gray_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                         -11.095    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TxFIFO/inst/rd_ptr_gray_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        1.805ns  (logic 0.642ns (35.564%)  route 1.163ns (64.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    4.290ns = ( 9.290 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       2.300     8.594    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.124     8.718 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/data_out_c_i_1/O
                         net (fo=106, routed)         0.572     9.290    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/debug_in_shift_int
    SLICE_X36Y64         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDCE (Prop_fdce_C_Q)         0.518     9.808 f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/Q
                         net (fo=14, routed)          0.559    10.367    design_1_i/TxFIFO/inst/m00_axis_tready
    SLICE_X38Y59         LUT4 (Prop_lut4_I1_O)        0.124    10.491 r  design_1_i/TxFIFO/inst/mem_reg_i_1/O
                         net (fo=21, routed)          0.604    11.095    design_1_i/TxFIFO/inst/read1_out
    SLICE_X39Y59         FDRE                                         r  design_1_i/TxFIFO/inst/rd_ptr_gray_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.477    12.656    design_1_i/TxFIFO/inst/m00_axis_aclk
    SLICE_X39Y59         FDRE                                         r  design_1_i/TxFIFO/inst/rd_ptr_gray_reg_reg[4]/C
                         clock pessimism              0.115    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X39Y59         FDRE (Setup_fdre_C_CE)      -0.205    12.412    design_1_i/TxFIFO/inst/rd_ptr_gray_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                         -11.095    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TxFIFO/inst/rd_ptr_gray_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        1.805ns  (logic 0.642ns (35.564%)  route 1.163ns (64.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    4.290ns = ( 9.290 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       2.300     8.594    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.124     8.718 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/data_out_c_i_1/O
                         net (fo=106, routed)         0.572     9.290    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/debug_in_shift_int
    SLICE_X36Y64         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDCE (Prop_fdce_C_Q)         0.518     9.808 f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/Q
                         net (fo=14, routed)          0.559    10.367    design_1_i/TxFIFO/inst/m00_axis_tready
    SLICE_X38Y59         LUT4 (Prop_lut4_I1_O)        0.124    10.491 r  design_1_i/TxFIFO/inst/mem_reg_i_1/O
                         net (fo=21, routed)          0.604    11.095    design_1_i/TxFIFO/inst/read1_out
    SLICE_X39Y59         FDRE                                         r  design_1_i/TxFIFO/inst/rd_ptr_gray_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.477    12.656    design_1_i/TxFIFO/inst/m00_axis_aclk
    SLICE_X39Y59         FDRE                                         r  design_1_i/TxFIFO/inst/rd_ptr_gray_reg_reg[6]/C
                         clock pessimism              0.115    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X39Y59         FDRE (Setup_fdre_C_CE)      -0.205    12.412    design_1_i/TxFIFO/inst/rd_ptr_gray_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                         -11.095    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TxFIFO/inst/rd_ptr_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        1.805ns  (logic 0.642ns (35.564%)  route 1.163ns (64.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    4.290ns = ( 9.290 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       2.300     8.594    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.124     8.718 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/data_out_c_i_1/O
                         net (fo=106, routed)         0.572     9.290    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/debug_in_shift_int
    SLICE_X36Y64         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDCE (Prop_fdce_C_Q)         0.518     9.808 f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/Q
                         net (fo=14, routed)          0.559    10.367    design_1_i/TxFIFO/inst/m00_axis_tready
    SLICE_X38Y59         LUT4 (Prop_lut4_I1_O)        0.124    10.491 r  design_1_i/TxFIFO/inst/mem_reg_i_1/O
                         net (fo=21, routed)          0.604    11.095    design_1_i/TxFIFO/inst/read1_out
    SLICE_X39Y59         FDRE                                         r  design_1_i/TxFIFO/inst/rd_ptr_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.477    12.656    design_1_i/TxFIFO/inst/m00_axis_aclk
    SLICE_X39Y59         FDRE                                         r  design_1_i/TxFIFO/inst/rd_ptr_reg_reg[4]/C
                         clock pessimism              0.115    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X39Y59         FDRE (Setup_fdre_C_CE)      -0.205    12.412    design_1_i/TxFIFO/inst/rd_ptr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                         -11.095    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TxFIFO/inst/rd_ptr_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        1.805ns  (logic 0.642ns (35.564%)  route 1.163ns (64.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    4.290ns = ( 9.290 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       2.300     8.594    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.124     8.718 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/data_out_c_i_1/O
                         net (fo=106, routed)         0.572     9.290    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/debug_in_shift_int
    SLICE_X36Y64         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDCE (Prop_fdce_C_Q)         0.518     9.808 f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/Q
                         net (fo=14, routed)          0.559    10.367    design_1_i/TxFIFO/inst/m00_axis_tready
    SLICE_X38Y59         LUT4 (Prop_lut4_I1_O)        0.124    10.491 r  design_1_i/TxFIFO/inst/mem_reg_i_1/O
                         net (fo=21, routed)          0.604    11.095    design_1_i/TxFIFO/inst/read1_out
    SLICE_X39Y59         FDRE                                         r  design_1_i/TxFIFO/inst/rd_ptr_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.477    12.656    design_1_i/TxFIFO/inst/m00_axis_aclk
    SLICE_X39Y59         FDRE                                         r  design_1_i/TxFIFO/inst/rd_ptr_reg_reg[7]/C
                         clock pessimism              0.115    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X39Y59         FDRE (Setup_fdre_C_CE)      -0.205    12.412    design_1_i/TxFIFO/inst/rd_ptr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                         -11.095    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TxFIFO/inst/rd_ptr_gray_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        1.709ns  (logic 0.642ns (37.556%)  route 1.067ns (62.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    4.290ns = ( 9.290 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       2.300     8.594    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.124     8.718 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/data_out_c_i_1/O
                         net (fo=106, routed)         0.572     9.290    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/debug_in_shift_int
    SLICE_X36Y64         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDCE (Prop_fdce_C_Q)         0.518     9.808 f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/Q
                         net (fo=14, routed)          0.559    10.367    design_1_i/TxFIFO/inst/m00_axis_tready
    SLICE_X38Y59         LUT4 (Prop_lut4_I1_O)        0.124    10.491 r  design_1_i/TxFIFO/inst/mem_reg_i_1/O
                         net (fo=21, routed)          0.508    10.999    design_1_i/TxFIFO/inst/read1_out
    SLICE_X40Y60         FDRE                                         r  design_1_i/TxFIFO/inst/rd_ptr_gray_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.477    12.656    design_1_i/TxFIFO/inst/m00_axis_aclk
    SLICE_X40Y60         FDRE                                         r  design_1_i/TxFIFO/inst/rd_ptr_gray_reg_reg[10]/C
                         clock pessimism              0.115    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X40Y60         FDRE (Setup_fdre_C_CE)      -0.205    12.412    design_1_i/TxFIFO/inst/rd_ptr_gray_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                         -10.999    
  -------------------------------------------------------------------
                         slack                                  1.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TxFIFO/inst/mem_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.178%)  route 0.216ns (56.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.557     0.893    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X32Y59         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/Q
                         net (fo=1, routed)           0.216     1.272    design_1_i/TxFIFO/inst/s00_axis_tdata[30]
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/TxFIFO/inst/mem_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.862     1.228    design_1_i/TxFIFO/inst/s00_axis_aclk
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/TxFIFO/inst/mem_reg/CLKARDCLK
                         clock pessimism             -0.281     0.947    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.296     1.243    design_1_i/TxFIFO/inst/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1076]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.196%)  route 0.220ns (59.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.550     0.886    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X50Y30         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1076]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.148     1.033 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1076]/Q
                         net (fo=1, routed)           0.220     1.254    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIB1
    SLICE_X46Y32         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.821     1.187    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X46Y32         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK
                         clock pessimism             -0.035     1.152    
    SLICE_X46Y32         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.070     1.222    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.579     0.914    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X83Y21         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y21         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=13, routed)          0.145     1.201    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD3
    SLICE_X82Y21         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.846     1.212    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X82Y21         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.285     0.928    
    SLICE_X82Y21         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.168    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.579     0.914    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X83Y21         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y21         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=13, routed)          0.145     1.201    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD3
    SLICE_X82Y21         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.846     1.212    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X82Y21         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.285     0.928    
    SLICE_X82Y21         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.168    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.579     0.914    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X83Y21         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y21         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=13, routed)          0.145     1.201    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD3
    SLICE_X82Y21         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.846     1.212    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X82Y21         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.285     0.928    
    SLICE_X82Y21         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.168    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.579     0.914    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X83Y21         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y21         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=13, routed)          0.145     1.201    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD3
    SLICE_X82Y21         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.846     1.212    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X82Y21         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.285     0.928    
    SLICE_X82Y21         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.168    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.579     0.914    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X83Y21         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y21         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=13, routed)          0.145     1.201    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD3
    SLICE_X82Y21         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.846     1.212    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X82Y21         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.285     0.928    
    SLICE_X82Y21         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.168    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.579     0.914    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X83Y21         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y21         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=13, routed)          0.145     1.201    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD3
    SLICE_X82Y21         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.846     1.212    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X82Y21         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.285     0.928    
    SLICE_X82Y21         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.168    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.579     0.914    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X83Y21         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y21         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=13, routed)          0.145     1.201    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD3
    SLICE_X82Y21         RAMS32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.846     1.212    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X82Y21         RAMS32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD/CLK
                         clock pessimism             -0.285     0.928    
    SLICE_X82Y21         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.168    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.579     0.914    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X83Y21         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y21         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=13, routed)          0.145     1.201    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD3
    SLICE_X82Y21         RAMS32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.846     1.212    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X82Y21         RAMS32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1/CLK
                         clock pessimism             -0.285     0.928    
    SLICE_X82Y21         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.168    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y11  design_1_i/RxFIFO/inst/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y11  design_1_i/RxFIFO/inst/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y12  design_1_i/RxFIFO/inst/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y12  design_1_i/RxFIFO/inst/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12  design_1_i/TxFIFO/inst/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12  design_1_i/TxFIFO/inst/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13  design_1_i/RxFIFO/inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13  design_1_i/RxFIFO/inst/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10  design_1_i/RxFIFO/inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10  design_1_i/RxFIFO/inst/mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y35  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y35  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y35  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y35  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y35  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y35  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y35  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y35  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y46  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y46  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y46  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y46  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y46  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y46  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y46  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y46  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y46  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y46  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y52  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y52  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.956ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg0/data_out_reg_c/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.779ns (26.264%)  route 2.187ns (73.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 8.773 - 5.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.478     3.419 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.272     4.691    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y69         LUT2 (Prop_lut2_I1_O)        0.301     4.992 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=157, routed)         0.915     5.907    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg0/slv_reg0_reg[31]
    SLICE_X35Y64         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg0/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.997     8.177    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.100     8.277 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/data_out_c_i_1/O
                         net (fo=106, routed)         0.496     8.773    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg0/debug_in_shift_int
    SLICE_X35Y64         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg0/data_out_reg_c/C
                         clock pessimism              0.115     8.888    
                         clock uncertainty           -0.154     8.734    
    SLICE_X35Y64         FDCE (Recov_fdce_C_CLR)     -0.405     8.329    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg0/data_out_reg_c
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.779ns (26.264%)  route 2.187ns (73.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 8.773 - 5.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.478     3.419 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.272     4.691    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y69         LUT2 (Prop_lut2_I1_O)        0.301     4.992 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=157, routed)         0.915     5.907    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/slv_reg0_reg[31]
    SLICE_X35Y64         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.997     8.177    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.100     8.277 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/data_out_c_i_1/O
                         net (fo=106, routed)         0.496     8.773    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/debug_in_shift_int
    SLICE_X35Y64         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[0]/C
                         clock pessimism              0.115     8.888    
                         clock uncertainty           -0.154     8.734    
    SLICE_X35Y64         FDCE (Recov_fdce_C_CLR)     -0.405     8.329    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.779ns (26.264%)  route 2.187ns (73.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 8.773 - 5.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.478     3.419 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.272     4.691    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y69         LUT2 (Prop_lut2_I1_O)        0.301     4.992 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=157, routed)         0.915     5.907    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/slv_reg0_reg[31]
    SLICE_X35Y64         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.997     8.177    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.100     8.277 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/data_out_c_i_1/O
                         net (fo=106, routed)         0.496     8.773    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/debug_in_shift_int
    SLICE_X35Y64         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[18]/C
                         clock pessimism              0.115     8.888    
                         clock uncertainty           -0.154     8.734    
    SLICE_X35Y64         FDCE (Recov_fdce_C_CLR)     -0.405     8.329    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[18]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.779ns (26.264%)  route 2.187ns (73.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 8.773 - 5.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.478     3.419 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.272     4.691    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y69         LUT2 (Prop_lut2_I1_O)        0.301     4.992 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=157, routed)         0.915     5.907    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/slv_reg0_reg[31]
    SLICE_X35Y64         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.997     8.177    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.100     8.277 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/data_out_c_i_1/O
                         net (fo=106, routed)         0.496     8.773    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/debug_in_shift_int
    SLICE_X35Y64         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[19]/C
                         clock pessimism              0.115     8.888    
                         clock uncertainty           -0.154     8.734    
    SLICE_X35Y64         FDCE (Recov_fdce_C_CLR)     -0.405     8.329    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.779ns (26.264%)  route 2.187ns (73.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 8.773 - 5.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.478     3.419 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.272     4.691    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y69         LUT2 (Prop_lut2_I1_O)        0.301     4.992 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=157, routed)         0.915     5.907    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/slv_reg0_reg[31]
    SLICE_X35Y64         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.997     8.177    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.100     8.277 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/data_out_c_i_1/O
                         net (fo=106, routed)         0.496     8.773    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/debug_in_shift_int
    SLICE_X35Y64         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[1]/C
                         clock pessimism              0.115     8.888    
                         clock uncertainty           -0.154     8.734    
    SLICE_X35Y64         FDCE (Recov_fdce_C_CLR)     -0.405     8.329    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.779ns (26.264%)  route 2.187ns (73.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 8.773 - 5.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.478     3.419 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.272     4.691    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y69         LUT2 (Prop_lut2_I1_O)        0.301     4.992 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=157, routed)         0.915     5.907    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/slv_reg0_reg[31]
    SLICE_X35Y64         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.997     8.177    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.100     8.277 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/data_out_c_i_1/O
                         net (fo=106, routed)         0.496     8.773    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/debug_in_shift_int
    SLICE_X35Y64         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[6]/C
                         clock pessimism              0.115     8.888    
                         clock uncertainty           -0.154     8.734    
    SLICE_X35Y64         FDCE (Recov_fdce_C_CLR)     -0.405     8.329    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.779ns (26.264%)  route 2.187ns (73.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 8.773 - 5.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.478     3.419 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.272     4.691    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y69         LUT2 (Prop_lut2_I1_O)        0.301     4.992 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=157, routed)         0.915     5.907    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/slv_reg0_reg[31]
    SLICE_X35Y64         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.997     8.177    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.100     8.277 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/data_out_c_i_1/O
                         net (fo=106, routed)         0.496     8.773    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/debug_in_shift_int
    SLICE_X35Y64         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[7]/C
                         clock pessimism              0.115     8.888    
                         clock uncertainty           -0.154     8.734    
    SLICE_X35Y64         FDCE (Recov_fdce_C_CLR)     -0.405     8.329    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg4/data_out_reg_c/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.779ns (26.264%)  route 2.187ns (73.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 8.773 - 5.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.478     3.419 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.272     4.691    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y69         LUT2 (Prop_lut2_I1_O)        0.301     4.992 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=157, routed)         0.915     5.907    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg4/slv_reg0_reg[31]
    SLICE_X34Y64         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg4/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.997     8.177    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.100     8.277 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/data_out_c_i_1/O
                         net (fo=106, routed)         0.496     8.773    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg4/debug_in_shift_int
    SLICE_X34Y64         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg4/data_out_reg_c/C
                         clock pessimism              0.115     8.888    
                         clock uncertainty           -0.154     8.734    
    SLICE_X34Y64         FDCE (Recov_fdce_C_CLR)     -0.361     8.373    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg4/data_out_reg_c
  -------------------------------------------------------------------
                         required time                          8.373    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg5/data_out_reg_c/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.779ns (26.264%)  route 2.187ns (73.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 8.773 - 5.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.478     3.419 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.272     4.691    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y69         LUT2 (Prop_lut2_I1_O)        0.301     4.992 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=157, routed)         0.915     5.907    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg5/slv_reg0_reg[31]
    SLICE_X34Y64         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg5/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.997     8.177    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.100     8.277 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/data_out_c_i_1/O
                         net (fo=106, routed)         0.496     8.773    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg5/debug_in_shift_int
    SLICE_X34Y64         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg5/data_out_reg_c/C
                         clock pessimism              0.115     8.888    
                         clock uncertainty           -0.154     8.734    
    SLICE_X34Y64         FDCE (Recov_fdce_C_CLR)     -0.361     8.373    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg5/data_out_reg_c
  -------------------------------------------------------------------
                         required time                          8.373    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg6/data_out_reg_c/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.779ns (26.264%)  route 2.187ns (73.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 8.773 - 5.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.478     3.419 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.272     4.691    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y69         LUT2 (Prop_lut2_I1_O)        0.301     4.992 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=157, routed)         0.915     5.907    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg6/slv_reg0_reg[31]
    SLICE_X34Y64         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg6/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.997     8.177    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.100     8.277 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/data_out_c_i_1/O
                         net (fo=106, routed)         0.496     8.773    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg6/debug_in_shift_int
    SLICE_X34Y64         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg6/data_out_reg_c/C
                         clock pessimism              0.115     8.888    
                         clock uncertainty           -0.154     8.734    
    SLICE_X34Y64         FDCE (Recov_fdce_C_CLR)     -0.361     8.373    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg6/data_out_reg_c
  -------------------------------------------------------------------
                         required time                          8.373    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  2.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputFF/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.186ns (20.595%)  route 0.717ns (79.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.543     0.879    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y74         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=67, routed)          0.342     1.362    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_4[2]
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.045     1.407 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=157, routed)         0.375     1.782    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputFF/slv_reg0_reg[31]
    SLICE_X45Y67         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputFF/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.816     1.182    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputFF/s00_axi_aclk
    SLICE_X45Y67         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputFF/Q_reg/C
                         clock pessimism             -0.264     0.918    
    SLICE_X45Y67         FDCE (Remov_fdce_C_CLR)     -0.092     0.826    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputFF/Q_reg
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/CHANNELS/CLK_DIV2/ff0/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.186ns (15.730%)  route 0.996ns (84.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.543     0.879    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y74         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=67, routed)          0.342     1.362    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_4[2]
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.045     1.407 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=157, routed)         0.654     2.061    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/CLK_DIV2/ff0/slv_reg0_reg[31]
    SLICE_X50Y69         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/CLK_DIV2/ff0/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.810     1.176    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/CLK_DIV2/ff0/s00_axi_aclk
    SLICE_X50Y69         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/CLK_DIV2/ff0/Q_reg/C
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y69         FDCE (Remov_fdce_C_CLR)     -0.067     1.074    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/CLK_DIV2/ff0/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.104ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.247ns (19.518%)  route 1.018ns (80.482%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         0.679     1.716    design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/s00_axi_aresetn
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.099     1.815 f  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/slv_reg0[31]_i_1/O
                         net (fo=156, routed)         0.340     2.155    design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0
    SLICE_X52Y82         FDCE                                         f  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.812     1.178    design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/s00_axi_aclk
    SLICE_X52Y82         FDCE                                         r  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg/C
                         clock pessimism             -0.035     1.143    
    SLICE_X52Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.051    design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.328ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputFF/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.186ns (14.757%)  route 1.074ns (85.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.543     0.879    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y74         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=67, routed)          0.342     1.362    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_4[2]
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.045     1.407 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=157, routed)         0.732     2.139    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputFF/slv_reg0_reg[31]
    SLICE_X37Y64         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputFF/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.819     1.185    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputFF/s00_axi_aclk
    SLICE_X37Y64         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputFF/Q_reg/C
                         clock pessimism             -0.282     0.903    
    SLICE_X37Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.811    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputFF/Q_reg
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             4.829ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.589%)  route 0.676ns (78.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 6.879 - 5.000 ) 
    Source Clock Delay      (SCD):    0.879ns = ( 10.879 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.543    10.879    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y74         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.141    11.020 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=67, routed)          0.342    11.362    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_4[2]
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.045    11.407 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=157, routed)         0.333    11.740    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/slv_reg0_reg[31]
    SLICE_X33Y64         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.092     6.458    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.056     6.514 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/data_out_c_i_1/O
                         net (fo=106, routed)         0.365     6.879    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/debug_in_shift_int
    SLICE_X33Y64         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[10]/C
                         clock pessimism             -0.030     6.849    
                         clock uncertainty            0.154     7.003    
    SLICE_X33Y64         FDCE (Remov_fdce_C_CLR)     -0.092     6.911    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.911    
                         arrival time                          11.740    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             4.829ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.589%)  route 0.676ns (78.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 6.879 - 5.000 ) 
    Source Clock Delay      (SCD):    0.879ns = ( 10.879 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.543    10.879    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y74         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.141    11.020 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=67, routed)          0.342    11.362    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_4[2]
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.045    11.407 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=157, routed)         0.333    11.740    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/slv_reg0_reg[31]
    SLICE_X33Y64         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.092     6.458    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.056     6.514 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/data_out_c_i_1/O
                         net (fo=106, routed)         0.365     6.879    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/debug_in_shift_int
    SLICE_X33Y64         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[11]/C
                         clock pessimism             -0.030     6.849    
                         clock uncertainty            0.154     7.003    
    SLICE_X33Y64         FDCE (Remov_fdce_C_CLR)     -0.092     6.911    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.911    
                         arrival time                          11.740    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             4.829ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.589%)  route 0.676ns (78.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 6.879 - 5.000 ) 
    Source Clock Delay      (SCD):    0.879ns = ( 10.879 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.543    10.879    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y74         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.141    11.020 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=67, routed)          0.342    11.362    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_4[2]
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.045    11.407 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=157, routed)         0.333    11.740    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/slv_reg0_reg[31]
    SLICE_X33Y64         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.092     6.458    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.056     6.514 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/data_out_c_i_1/O
                         net (fo=106, routed)         0.365     6.879    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/debug_in_shift_int
    SLICE_X33Y64         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[14]/C
                         clock pessimism             -0.030     6.849    
                         clock uncertainty            0.154     7.003    
    SLICE_X33Y64         FDCE (Remov_fdce_C_CLR)     -0.092     6.911    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.911    
                         arrival time                          11.740    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             4.829ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.589%)  route 0.676ns (78.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 6.879 - 5.000 ) 
    Source Clock Delay      (SCD):    0.879ns = ( 10.879 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.543    10.879    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y74         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.141    11.020 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=67, routed)          0.342    11.362    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_4[2]
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.045    11.407 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=157, routed)         0.333    11.740    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/slv_reg0_reg[31]
    SLICE_X33Y64         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.092     6.458    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.056     6.514 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/data_out_c_i_1/O
                         net (fo=106, routed)         0.365     6.879    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/debug_in_shift_int
    SLICE_X33Y64         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[15]/C
                         clock pessimism             -0.030     6.849    
                         clock uncertainty            0.154     7.003    
    SLICE_X33Y64         FDCE (Remov_fdce_C_CLR)     -0.092     6.911    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.911    
                         arrival time                          11.740    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             4.829ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.589%)  route 0.676ns (78.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 6.879 - 5.000 ) 
    Source Clock Delay      (SCD):    0.879ns = ( 10.879 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.543    10.879    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y74         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.141    11.020 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=67, routed)          0.342    11.362    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_4[2]
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.045    11.407 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=157, routed)         0.333    11.740    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/slv_reg0_reg[31]
    SLICE_X33Y64         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.092     6.458    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.056     6.514 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/data_out_c_i_1/O
                         net (fo=106, routed)         0.365     6.879    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/debug_in_shift_int
    SLICE_X33Y64         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[16]/C
                         clock pessimism             -0.030     6.849    
                         clock uncertainty            0.154     7.003    
    SLICE_X33Y64         FDCE (Remov_fdce_C_CLR)     -0.092     6.911    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -6.911    
                         arrival time                          11.740    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             4.829ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.589%)  route 0.676ns (78.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 6.879 - 5.000 ) 
    Source Clock Delay      (SCD):    0.879ns = ( 10.879 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       0.543    10.879    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y74         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.141    11.020 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=67, routed)          0.342    11.362    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_4[2]
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.045    11.407 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=157, routed)         0.333    11.740    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/slv_reg0_reg[31]
    SLICE_X33Y64         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10635, routed)       1.092     6.458    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.056     6.514 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/data_out_c_i_1/O
                         net (fo=106, routed)         0.365     6.879    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/debug_in_shift_int
    SLICE_X33Y64         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[17]/C
                         clock pessimism             -0.030     6.849    
                         clock uncertainty            0.154     7.003    
    SLICE_X33Y64         FDCE (Remov_fdce_C_CLR)     -0.092     6.911    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -6.911    
                         arrival time                          11.740    
  -------------------------------------------------------------------
                         slack                                  4.829    





