
*** Running vivado
    with args -log Board.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Board.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Board.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1304.562 ; gain = 0.027 ; free physical = 745 ; free virtual = 3192
Command: synth_design -top Board -part xc7a100tfgg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 57180
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2023.199 ; gain = 404.598 ; free physical = 314 ; free virtual = 2420
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'toggle', assumed default net type 'wire' [/home/zhywyt/CSON/01_Test/Board.v:121]
INFO: [Synth 8-6157] synthesizing module 'Board' [/home/zhywyt/CSON/01_Test/Board.v:2]
WARNING: [Synth 8-567] referenced signal 'ALU_NZCV' should be on the sensitivity list [/home/zhywyt/CSON/01_Test/Board.v:62]
WARNING: [Synth 8-567] referenced signal 'sw' should be on the sensitivity list [/home/zhywyt/CSON/01_Test/Board.v:62]
INFO: [Synth 8-6157] synthesizing module 'barrelshifter32' [/home/zhywyt/CSON/01_Test/01_Test.srcs/sources_1/new/barrelshifter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'barrelshifter32' (0#1) [/home/zhywyt/CSON/01_Test/01_Test.srcs/sources_1/new/barrelshifter.v:2]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/zhywyt/CSON/01_Test/01_Test.srcs/sources_1/new/ALU.v:1]
WARNING: [Synth 8-567] referenced signal 'C' should be on the sensitivity list [/home/zhywyt/CSON/01_Test/01_Test.srcs/sources_1/new/ALU.v:13]
WARNING: [Synth 8-567] referenced signal 'ALU_OP' should be on the sensitivity list [/home/zhywyt/CSON/01_Test/01_Test.srcs/sources_1/new/ALU.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [/home/zhywyt/CSON/01_Test/01_Test.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Display' [/home/zhywyt/CSON/01_Test/Display.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Display' (0#1) [/home/zhywyt/CSON/01_Test/Display.v:3]
WARNING: [Synth 8-7071] port 'count' of module 'Display' is unconnected for instance 'Display_Instance' [/home/zhywyt/CSON/01_Test/Board.v:117]
WARNING: [Synth 8-7071] port 'digit' of module 'Display' is unconnected for instance 'Display_Instance' [/home/zhywyt/CSON/01_Test/Board.v:117]
WARNING: [Synth 8-7023] instance 'Display_Instance' of module 'Display' has 6 connections declared, but only 4 given [/home/zhywyt/CSON/01_Test/Board.v:117]
INFO: [Synth 8-6155] done synthesizing module 'Board' (0#1) [/home/zhywyt/CSON/01_Test/Board.v:2]
WARNING: [Synth 8-3848] Net V in module/entity Board does not have driver. [/home/zhywyt/CSON/01_Test/Board.v:49]
WARNING: [Synth 8-3848] Net C in module/entity Board does not have driver. [/home/zhywyt/CSON/01_Test/Board.v:49]
WARNING: [Synth 8-3848] Net Z in module/entity Board does not have driver. [/home/zhywyt/CSON/01_Test/Board.v:49]
WARNING: [Synth 8-3848] Net N in module/entity Board does not have driver. [/home/zhywyt/CSON/01_Test/Board.v:49]
WARNING: [Synth 8-7129] Port led[5] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[15] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[16] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[17] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[18] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[19] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[20] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[21] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[22] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[23] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[24] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[25] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[26] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[27] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[28] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[29] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[30] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[31] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[32] in module Board is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2101.168 ; gain = 482.566 ; free physical = 211 ; free virtual = 2321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2118.980 ; gain = 500.379 ; free physical = 204 ; free virtual = 2314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2118.980 ; gain = 500.379 ; free physical = 204 ; free virtual = 2314
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2118.980 ; gain = 0.000 ; free physical = 204 ; free virtual = 2313
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/zhywyt/CSON/01_Test/Board.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [/home/zhywyt/CSON/01_Test/Board.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhywyt/CSON/01_Test/Board.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[1]'. [/home/zhywyt/CSON/01_Test/Board.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhywyt/CSON/01_Test/Board.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[2]'. [/home/zhywyt/CSON/01_Test/Board.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhywyt/CSON/01_Test/Board.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[3]'. [/home/zhywyt/CSON/01_Test/Board.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhywyt/CSON/01_Test/Board.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[4]'. [/home/zhywyt/CSON/01_Test/Board.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhywyt/CSON/01_Test/Board.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[5]'. [/home/zhywyt/CSON/01_Test/Board.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhywyt/CSON/01_Test/Board.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[6]'. [/home/zhywyt/CSON/01_Test/Board.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhywyt/CSON/01_Test/Board.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/zhywyt/CSON/01_Test/Board.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zhywyt/CSON/01_Test/Board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Board_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Board_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2262.730 ; gain = 0.000 ; free physical = 183 ; free virtual = 2296
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2262.766 ; gain = 0.000 ; free physical = 183 ; free virtual = 2295
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2262.766 ; gain = 644.164 ; free physical = 255 ; free virtual = 2288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2262.766 ; gain = 644.164 ; free physical = 254 ; free virtual = 2287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2262.766 ; gain = 644.164 ; free physical = 254 ; free virtual = 2287
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [/home/zhywyt/CSON/01_Test/01_Test.srcs/sources_1/new/barrelshifter.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'Shift_carry_out_reg' [/home/zhywyt/CSON/01_Test/01_Test.srcs/sources_1/new/barrelshifter.v:20]
WARNING: [Synth 8-327] inferring latch for variable 'Cout_reg' [/home/zhywyt/CSON/01_Test/01_Test.srcs/sources_1/new/ALU.v:17]
WARNING: [Synth 8-327] inferring latch for variable 'NZCV_reg' [/home/zhywyt/CSON/01_Test/Board.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'datatube_reg' [/home/zhywyt/CSON/01_Test/Board.v:73]
WARNING: [Synth 8-327] inferring latch for variable 'A_reg' [/home/zhywyt/CSON/01_Test/Board.v:73]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_OP_reg' [/home/zhywyt/CSON/01_Test/Board.v:79]
WARNING: [Synth 8-327] inferring latch for variable 'Shift_Num_reg' [/home/zhywyt/CSON/01_Test/Board.v:79]
WARNING: [Synth 8-327] inferring latch for variable 'SHIFT_OP_reg' [/home/zhywyt/CSON/01_Test/Board.v:79]
WARNING: [Synth 8-327] inferring latch for variable 'Shift_Data_reg' [/home/zhywyt/CSON/01_Test/Board.v:76]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2262.766 ; gain = 644.164 ; free physical = 259 ; free virtual = 2293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 3     
	   2 Input   33 Bit       Adders := 2     
	   4 Input   33 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 10    
	   4 Input   64 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 11    
	   4 Input   28 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 14    
	   4 Input    1 Bit        Muxes := 2     
	  15 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port led[5] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[15] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[16] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[17] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[18] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[19] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[20] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[21] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[22] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[23] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[24] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[25] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[26] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[27] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[28] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[29] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[30] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[31] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[32] in module Board is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[63]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[62]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[61]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[60]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[59]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[58]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[57]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[56]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[55]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[54]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[53]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[52]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[51]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[50]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[49]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[48]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[47]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[46]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[45]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[44]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[43]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[42]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[41]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[40]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[39]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[38]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[37]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[36]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[35]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[34]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[33]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[32]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[31]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[30]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[29]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[28]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[27]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[26]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[25]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[24]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[23]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[22]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[21]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[20]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[19]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[18]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[17]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[16]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[15]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[14]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[13]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[12]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[11]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[10]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[9]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[8]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[7]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[6]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[5]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[4]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[3]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[2]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[1]) is unused and will be removed from module Board.
WARNING: [Synth 8-3332] Sequential element (BB2/temp_reg[0]) is unused and will be removed from module Board.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2262.766 ; gain = 644.164 ; free physical = 200 ; free virtual = 2238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2262.766 ; gain = 644.164 ; free physical = 184 ; free virtual = 2229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2262.766 ; gain = 644.164 ; free physical = 184 ; free virtual = 2229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2262.766 ; gain = 644.164 ; free physical = 184 ; free virtual = 2229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2262.766 ; gain = 644.164 ; free physical = 197 ; free virtual = 2200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2262.766 ; gain = 644.164 ; free physical = 197 ; free virtual = 2200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2262.766 ; gain = 644.164 ; free physical = 197 ; free virtual = 2200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2262.766 ; gain = 644.164 ; free physical = 197 ; free virtual = 2200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2262.766 ; gain = 644.164 ; free physical = 197 ; free virtual = 2200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2262.766 ; gain = 644.164 ; free physical = 197 ; free virtual = 2200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |    67|
|3     |LUT1   |    21|
|4     |LUT2   |   195|
|5     |LUT3   |    54|
|6     |LUT4   |   106|
|7     |LUT5   |   129|
|8     |LUT6   |   560|
|9     |MUXF7  |    11|
|10    |FDRE   |    19|
|11    |LD     |   104|
|12    |LDC    |    13|
|13    |IBUF   |    39|
|14    |OBUF   |    16|
|15    |OBUFT  |    28|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2262.766 ; gain = 644.164 ; free physical = 197 ; free virtual = 2200
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 103 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2262.766 ; gain = 500.379 ; free physical = 196 ; free virtual = 2199
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2262.766 ; gain = 644.164 ; free physical = 196 ; free virtual = 2199
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2262.766 ; gain = 0.000 ; free physical = 191 ; free virtual = 2197
INFO: [Netlist 29-17] Analyzing 195 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2262.766 ; gain = 0.000 ; free physical = 175 ; free virtual = 2199
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 117 instances were transformed.
  LD => LDCE: 104 instances
  LDC => LDCE: 13 instances

Synth Design complete | Checksum: 7951e343
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 149 Warnings, 7 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2262.766 ; gain = 958.203 ; free physical = 179 ; free virtual = 2203
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1914.295; main = 1528.189; forked = 386.105
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3260.801; main = 2262.734; forked = 998.082
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2286.742 ; gain = 0.000 ; free physical = 177 ; free virtual = 2202
INFO: [Common 17-1381] The checkpoint '/home/zhywyt/CSON/01_Test/01_Test.runs/synth_1/Board.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Board_utilization_synth.rpt -pb Board_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 21 15:15:50 2024...
