
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'pis7' on host 'en-ec-rhel-ecelinux-10.coecis.cornell.edu' (Linux_x86_64 version 4.18.0-553.16.1.el8_10.x86_64) on Sat Aug 31 00:46:44 EDT 2024
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/home/pis7/ece6775/lab1'
Sourcing Tcl script 'run_float.tcl'
INFO: [HLS 200-10] Creating and opening project '/home/pis7/ece6775/lab1/float_iter_5.prj'.
INFO: [HLS 200-10] Adding design file 'cordic.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'cordic_test.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/pis7/ece6775/lab1/float_iter_5.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory '/home/pis7/ece6775/lab1/float_iter_5.prj/solution1/csim/build'
   Compiling ../../../../cordic_test.cpp in debug mode
   Compiling ../../../../cordic.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory '/home/pis7/ece6775/lab1/float_iter_5.prj/solution1/csim/build'
#------------------------------------------------
Overall_Error_Sin = 100
Overall_Error_Cos = 100
#------------------------------------------------
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cordic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19647 ; free virtual = 32557
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19647 ; free virtual = 32557
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19646 ; free virtual = 32556
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'cordic' (cordic.cpp:17) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19645 ; free virtual = 32555
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1173.180 ; gain = 535.156 ; free physical = 19624 ; free virtual = 32535
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1173.180 ; gain = 535.156 ; free physical = 19622 ; free virtual = 32534
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.94 seconds; current allocated memory: 120.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 120.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/c' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'cordic/theta' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cordic/s' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cordic/c' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 120.369 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1184.973 ; gain = 546.949 ; free physical = 19615 ; free virtual = 32527
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-10] Creating and opening project '/home/pis7/ece6775/lab1/float_iter_10.prj'.
INFO: [HLS 200-10] Adding design file 'cordic.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'cordic_test.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/pis7/ece6775/lab1/float_iter_10.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory '/home/pis7/ece6775/lab1/float_iter_10.prj/solution1/csim/build'
   Compiling ../../../../cordic_test.cpp in debug mode
   Compiling ../../../../cordic.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory '/home/pis7/ece6775/lab1/float_iter_10.prj/solution1/csim/build'
#------------------------------------------------
Overall_Error_Sin = 100
Overall_Error_Cos = 100
#------------------------------------------------
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cordic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1184.973 ; gain = 546.949 ; free physical = 19613 ; free virtual = 32527
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1184.973 ; gain = 546.949 ; free physical = 19613 ; free virtual = 32527
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1184.973 ; gain = 546.949 ; free physical = 19610 ; free virtual = 32525
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'cordic' (cordic.cpp:17) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1184.973 ; gain = 546.949 ; free physical = 19611 ; free virtual = 32526
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1184.973 ; gain = 546.949 ; free physical = 19593 ; free virtual = 32509
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1184.973 ; gain = 546.949 ; free physical = 19593 ; free virtual = 32509
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.82 seconds; current allocated memory: 135.579 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 135.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/c' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'cordic/theta' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cordic/s' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cordic/c' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 135.634 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1184.973 ; gain = 546.949 ; free physical = 19592 ; free virtual = 32508
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-112] Total elapsed time: 30.09 seconds; peak allocated memory: 135.634 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Aug 31 00:47:13 2024...
