// Seed: 335304461
module module_0;
  tri id_1, id_2, id_3, id_4, id_5, id_6;
  wire id_7;
  assign id_3 = -1'b0;
  assign id_2 = {-1'b0, id_7};
  assign id_1 = 1'b0 - id_7;
  wire id_8 = -1;
  assign id_4 = -1 != id_5;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    output tri id_2,
    input supply1 id_3
    , id_7,
    input tri id_4,
    input uwire id_5
);
  wire id_8;
  module_0 modCall_1 ();
endmodule
