{
    "created_time": "2025-06-16T11:27:58Z",
    "files": [
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:27:59Z",
            "id": "1676",
            "modified_time": "2025-06-16T11:27:59Z",
            "name": "Verilog HDL(一)：%的用法、文件管理任务的使用、仿真.md",
            "signature": "117460515684287",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:27:59Z",
            "id": "1677",
            "modified_time": "2025-06-16T11:27:59Z",
            "name": "Verilog HDL（七）异步寄存器fpga与cpu进行并口通信 （异步并口时序仿真）.md",
            "signature": "99640696373183",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:27:59Z",
            "id": "1678",
            "modified_time": "2025-06-16T11:27:59Z",
            "name": "Verilog HDL（三）赋值语句.md",
            "signature": "84475166851007",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:00Z",
            "id": "1679",
            "modified_time": "2025-06-16T11:28:00Z",
            "name": "Verilog HDL（九）异步FIFO.md",
            "signature": "105159729348544",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:00Z",
            "id": "1680",
            "modified_time": "2025-06-16T11:28:00Z",
            "name": "Verilog HDL（二）：行为级建模的结构（initial和always）、begin、fork、时间控制.md",
            "signature": "35568374251456",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:01Z",
            "id": "1681",
            "modified_time": "2025-06-16T11:28:01Z",
            "name": "Verilog HDL（五）组合逻辑(always和assign)与时序逻辑.md",
            "signature": "20334125252545",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:01Z",
            "id": "1682",
            "modified_time": "2025-06-16T11:28:01Z",
            "name": "Verilog HDL（八）变量类型（reg和wire）.md",
            "signature": "229383339969",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:01Z",
            "id": "1683",
            "modified_time": "2025-06-16T11:28:01Z",
            "name": "Verilog HDL（六）状态机 检测11101序列.md",
            "signature": "8587389697985",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:02Z",
            "id": "1684",
            "modified_time": "2025-06-16T11:28:02Z",
            "name": "Verilog HDL（四）if_case_forever_repeat_while_for.md",
            "signature": "113466196099010",
            "tags": [
            ]
        }
    ],
    "folders": [
    ],
    "id": "1675",
    "modified_time": "2025-06-16T11:27:58Z",
    "signature": "103171159490494",
    "version": 3
}
