transcript off
onbreak {quit -force}
onerror {quit -force}
transcript on

vlib work
vlib riviera/xilinx_vip
vlib riviera/xpm
vlib riviera/xlslice_v1_0_3
vlib riviera/xil_defaultlib
vlib riviera/axi_lite_ipif_v3_0_4
vlib riviera/lib_cdc_v1_0_2
vlib riviera/interrupt_control_v3_1_5
vlib riviera/axi_gpio_v2_0_32
vlib riviera/axi_i2s_adi_v1_00_a
vlib riviera/adi_common_v1_00_a
vlib riviera/lib_pkg_v1_0_3
vlib riviera/axi_iic_v2_1_6
vlib riviera/fifo_generator_v13_2_9
vlib riviera/lib_fifo_v1_0_18
vlib riviera/blk_mem_gen_v8_4_7
vlib riviera/lib_bmg_v1_0_16
vlib riviera/lib_srl_fifo_v1_0_3
vlib riviera/axi_datamover_v5_1_32
vlib riviera/axi_vdma_v6_3_18
vlib riviera/axis_infrastructure_v1_1_1
vlib riviera/axis_register_slice_v1_1_30
vlib riviera/axis_subset_converter_v1_1_30
vlib riviera/generic_baseblocks_v2_1_1
vlib riviera/axi_infrastructure_v1_1_0
vlib riviera/axi_register_slice_v2_1_30
vlib riviera/axi_data_fifo_v2_1_29
vlib riviera/axi_crossbar_v2_1_31
vlib riviera/proc_sys_reset_v5_0_14
vlib riviera/mipi_csi2_rx_ctrl_v1_0_9
vlib riviera/mipi_dphy_v4_3_9
vlib riviera/axis_dwidth_converter_v1_1_29
vlib riviera/axis_switch_v1_1_30
vlib riviera/vfb_v1_0_24
vlib riviera/axi_vip_v1_1_16
vlib riviera/processing_system7_vip_v1_0_18
vlib riviera/v_tc_v6_1_13
vlib riviera/v_vid_in_axi4s_v4_0_11
vlib riviera/v_axi4s_vid_out_v4_0_17
vlib riviera/xbip_utils_v3_0_12
vlib riviera/axi_utils_v2_0_8
vlib riviera/xbip_pipe_v3_0_8
vlib riviera/xbip_dsp48_wrapper_v3_0_5
vlib riviera/xbip_dsp48_addsub_v3_0_8
vlib riviera/xbip_bram18k_v3_0_8
vlib riviera/mult_gen_v12_0_20
vlib riviera/floating_point_v7_0_22
vlib riviera/xbip_dsp48_mult_v3_0_8
vlib riviera/xbip_dsp48_multadd_v3_0_8
vlib riviera/div_gen_v5_1_21
vlib riviera/v_frmbuf_wr_v2_5_1
vlib riviera/v_tc_v6_2_7
vlib riviera/v_vid_in_axi4s_v5_0_3
vlib riviera/xlconcat_v2_1_5
vlib riviera/xlconstant_v1_1_8
vlib riviera/axi_protocol_converter_v2_1_30

vmap xilinx_vip riviera/xilinx_vip
vmap xpm riviera/xpm
vmap xlslice_v1_0_3 riviera/xlslice_v1_0_3
vmap xil_defaultlib riviera/xil_defaultlib
vmap axi_lite_ipif_v3_0_4 riviera/axi_lite_ipif_v3_0_4
vmap lib_cdc_v1_0_2 riviera/lib_cdc_v1_0_2
vmap interrupt_control_v3_1_5 riviera/interrupt_control_v3_1_5
vmap axi_gpio_v2_0_32 riviera/axi_gpio_v2_0_32
vmap axi_i2s_adi_v1_00_a riviera/axi_i2s_adi_v1_00_a
vmap adi_common_v1_00_a riviera/adi_common_v1_00_a
vmap lib_pkg_v1_0_3 riviera/lib_pkg_v1_0_3
vmap axi_iic_v2_1_6 riviera/axi_iic_v2_1_6
vmap fifo_generator_v13_2_9 riviera/fifo_generator_v13_2_9
vmap lib_fifo_v1_0_18 riviera/lib_fifo_v1_0_18
vmap blk_mem_gen_v8_4_7 riviera/blk_mem_gen_v8_4_7
vmap lib_bmg_v1_0_16 riviera/lib_bmg_v1_0_16
vmap lib_srl_fifo_v1_0_3 riviera/lib_srl_fifo_v1_0_3
vmap axi_datamover_v5_1_32 riviera/axi_datamover_v5_1_32
vmap axi_vdma_v6_3_18 riviera/axi_vdma_v6_3_18
vmap axis_infrastructure_v1_1_1 riviera/axis_infrastructure_v1_1_1
vmap axis_register_slice_v1_1_30 riviera/axis_register_slice_v1_1_30
vmap axis_subset_converter_v1_1_30 riviera/axis_subset_converter_v1_1_30
vmap generic_baseblocks_v2_1_1 riviera/generic_baseblocks_v2_1_1
vmap axi_infrastructure_v1_1_0 riviera/axi_infrastructure_v1_1_0
vmap axi_register_slice_v2_1_30 riviera/axi_register_slice_v2_1_30
vmap axi_data_fifo_v2_1_29 riviera/axi_data_fifo_v2_1_29
vmap axi_crossbar_v2_1_31 riviera/axi_crossbar_v2_1_31
vmap proc_sys_reset_v5_0_14 riviera/proc_sys_reset_v5_0_14
vmap mipi_csi2_rx_ctrl_v1_0_9 riviera/mipi_csi2_rx_ctrl_v1_0_9
vmap mipi_dphy_v4_3_9 riviera/mipi_dphy_v4_3_9
vmap axis_dwidth_converter_v1_1_29 riviera/axis_dwidth_converter_v1_1_29
vmap axis_switch_v1_1_30 riviera/axis_switch_v1_1_30
vmap vfb_v1_0_24 riviera/vfb_v1_0_24
vmap axi_vip_v1_1_16 riviera/axi_vip_v1_1_16
vmap processing_system7_vip_v1_0_18 riviera/processing_system7_vip_v1_0_18
vmap v_tc_v6_1_13 riviera/v_tc_v6_1_13
vmap v_vid_in_axi4s_v4_0_11 riviera/v_vid_in_axi4s_v4_0_11
vmap v_axi4s_vid_out_v4_0_17 riviera/v_axi4s_vid_out_v4_0_17
vmap xbip_utils_v3_0_12 riviera/xbip_utils_v3_0_12
vmap axi_utils_v2_0_8 riviera/axi_utils_v2_0_8
vmap xbip_pipe_v3_0_8 riviera/xbip_pipe_v3_0_8
vmap xbip_dsp48_wrapper_v3_0_5 riviera/xbip_dsp48_wrapper_v3_0_5
vmap xbip_dsp48_addsub_v3_0_8 riviera/xbip_dsp48_addsub_v3_0_8
vmap xbip_bram18k_v3_0_8 riviera/xbip_bram18k_v3_0_8
vmap mult_gen_v12_0_20 riviera/mult_gen_v12_0_20
vmap floating_point_v7_0_22 riviera/floating_point_v7_0_22
vmap xbip_dsp48_mult_v3_0_8 riviera/xbip_dsp48_mult_v3_0_8
vmap xbip_dsp48_multadd_v3_0_8 riviera/xbip_dsp48_multadd_v3_0_8
vmap div_gen_v5_1_21 riviera/div_gen_v5_1_21
vmap v_frmbuf_wr_v2_5_1 riviera/v_frmbuf_wr_v2_5_1
vmap v_tc_v6_2_7 riviera/v_tc_v6_2_7
vmap v_vid_in_axi4s_v5_0_3 riviera/v_vid_in_axi4s_v5_0_3
vmap xlconcat_v2_1_5 riviera/xlconcat_v2_1_5
vmap xlconstant_v1_1_8 riviera/xlconstant_v1_1_8
vmap axi_protocol_converter_v2_1_30 riviera/axi_protocol_converter_v2_1_30

vlog -work xilinx_vip  -incr "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
"C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
"C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/rst_vip_if.sv" \

vlog -work xpm  -incr "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

vcom -work xpm -93  -incr \
"C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_VCOMP.vhd" \

vlog -work xlslice_v1_0_3  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../bd/system/ip/system_PS_GPIO_0_0/sim/system_PS_GPIO_0_0.v" \
"../../../bd/system/ip/system_PS_GPIO_2_0/sim/system_PS_GPIO_2_0.v" \
"../../../bd/system/ip/system_PS_GPIO_3_0/sim/system_PS_GPIO_3_0.v" \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/2a7c/src/mmcme2_drp.v" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/system/ipshared/2a7c/src/SyncAsync.vhd" \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/2a7c/src/axi_dynclk_S00_AXI.vhd" \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/2a7c/src/axi_dynclk.vhd" \
"../../../bd/system/ip/system_axi_dynclk_0_0/sim/system_axi_dynclk_0_0.vhd" \

vcom -work axi_lite_ipif_v3_0_4 -93  -incr \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vcom -work lib_cdc_v1_0_2 -93  -incr \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vcom -work interrupt_control_v3_1_5 -93  -incr \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd" \

vcom -work axi_gpio_v2_0_32 -93  -incr \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/32ee/hdl/axi_gpio_v2_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/system/ip/system_axi_gpio_eth_0/sim/system_axi_gpio_eth_0.vhd" \
"../../../bd/system/ip/system_axi_gpio_led_0/sim/system_axi_gpio_led_0.vhd" \
"../../../bd/system/ip/system_axi_gpio_sw_btn_0/sim/system_axi_gpio_sw_btn_0.vhd" \
"../../../bd/system/ip/system_axi_gpio_video_0/sim/system_axi_gpio_video_0.vhd" \
"../../../bd/system/ipshared/596e/hdl/axi_i2s_adi_v1_2.vhd" \

vcom -work axi_i2s_adi_v1_00_a -93  -incr \
"../../../bd/system/ipshared/596e/hdl/i2s_rx.vhd" \
"../../../bd/system/ipshared/596e/hdl/i2s_tx.vhd" \
"../../../bd/system/ipshared/596e/hdl/i2s_clkgen.vhd" \
"../../../bd/system/ipshared/596e/hdl/fifo_synchronizer.vhd" \
"../../../bd/system/ipshared/596e/hdl/i2s_controller.vhd" \

vcom -work adi_common_v1_00_a -93  -incr \
"../../../bd/system/ipshared/596e/hdl/adi_common/axi_ctrlif.vhd" \
"../../../bd/system/ipshared/596e/hdl/adi_common/axi_streaming_dma_rx_fifo.vhd" \
"../../../bd/system/ipshared/596e/hdl/adi_common/pl330_dma_fifo.vhd" \
"../../../bd/system/ipshared/596e/hdl/adi_common/axi_streaming_dma_tx_fifo.vhd" \
"../../../bd/system/ipshared/596e/hdl/adi_common/dma_fifo.vhd" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/system/ipshared/596e/hdl/axi_i2s_adi_S_AXI.vhd" \
"../../../bd/system/ip/system_axi_i2s_adi_1_0/sim/system_axi_i2s_adi_1_0.vhd" \

vcom -work lib_pkg_v1_0_3 -93  -incr \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/56d9/hdl/lib_pkg_v1_0_rfs.vhd" \

vcom -work axi_iic_v2_1_6 -93  -incr \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/9ead/hdl/axi_iic_v2_1_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/system/ip/system_axi_iic_0_0/sim/system_axi_iic_0_0.vhd" \

vlog -work fifo_generator_v13_2_9  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ac72/simulation/fifo_generator_vlog_beh.v" \

vcom -work fifo_generator_v13_2_9 -93  -incr \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ac72/hdl/fifo_generator_v13_2_rfs.vhd" \

vlog -work fifo_generator_v13_2_9  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ac72/hdl/fifo_generator_v13_2_rfs.v" \

vcom -work lib_fifo_v1_0_18 -93  -incr \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd" \

vlog -work blk_mem_gen_v8_4_7  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/3c0c/simulation/blk_mem_gen_v8_4.v" \

vcom -work lib_bmg_v1_0_16 -93  -incr \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/5c9c/hdl/lib_bmg_v1_0_rfs.vhd" \

vcom -work lib_srl_fifo_v1_0_3 -93  -incr \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd" \

vcom -work axi_datamover_v5_1_32 -93  -incr \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/9c00/hdl/axi_datamover_v5_1_vh_rfs.vhd" \

vlog -work axi_vdma_v6_3_18  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl/axi_vdma_v6_3_rfs.v" \

vcom -work axi_vdma_v6_3_18 -93  -incr \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl/axi_vdma_v6_3_rfs.vhd" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/system/ip/system_axi_vdma_0_0/sim/system_axi_vdma_0_0.vhd" \
"../../../bd/system/ip/system_axi_vdma_1_0/sim/system_axi_vdma_1_0.vhd" \

vlog -work axis_infrastructure_v1_1_1  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v" \

vlog -work axis_register_slice_v1_1_30  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/12b0/hdl/axis_register_slice_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tdata_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tuser_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tstrb_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tkeep_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tid_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tdest_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tlast_system_axis_subset_converter_0_0.v" \

vlog -work axis_subset_converter_v1_1_30  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f1e7/hdl/axis_subset_converter_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/top_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/sim/system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/tdata_system_axis_subset_converter_in_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/tuser_system_axis_subset_converter_in_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/tstrb_system_axis_subset_converter_in_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/tkeep_system_axis_subset_converter_in_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/tid_system_axis_subset_converter_in_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/tdest_system_axis_subset_converter_in_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/tlast_system_axis_subset_converter_in_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/top_system_axis_subset_converter_in_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_in_0/sim/system_axis_subset_converter_in_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/tdata_system_axis_subset_converter_out_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/tuser_system_axis_subset_converter_out_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/tstrb_system_axis_subset_converter_out_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/tkeep_system_axis_subset_converter_out_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/tid_system_axis_subset_converter_out_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/tdest_system_axis_subset_converter_out_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/tlast_system_axis_subset_converter_out_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/top_system_axis_subset_converter_out_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_out_0/sim/system_axis_subset_converter_out_0.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" \
"../../../bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/sim/ila_pixclk.v" \
"../../../bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/sim/ila_refclk.v" \

vcom -work xil_defaultlib -93  -incr \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f99d/src/DVI_Constants.vhd" \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f99d/src/ChannelBond.vhd" \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f99d/src/SyncAsync.vhd" \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f99d/src/GlitchFilter.vhd" \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f99d/src/TWI_SlaveCtl.vhd" \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f99d/src/EEPROM_8b.vhd" \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f99d/src/InputSERDES.vhd" \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f99d/src/PhaseAlign.vhd" \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f99d/src/ResyncToBUFG.vhd" \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f99d/src/SyncAsyncReset.vhd" \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f99d/src/SyncBase.vhd" \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f99d/src/TMDS_Clocking.vhd" \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f99d/src/TMDS_Decoder.vhd" \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f99d/src/dvi2rgb.vhd" \
"../../../bd/system/ip/system_dvi2rgb_1_0/sim/system_dvi2rgb_1_0.vhd" \

vlog -work generic_baseblocks_v2_1_1  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

vlog -work axi_infrastructure_v1_1_0  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

vlog -work axi_register_slice_v2_1_30  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/85f1/hdl/axi_register_slice_v2_1_vl_rfs.v" \

vlog -work axi_data_fifo_v2_1_29  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/7964/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

vlog -work axi_crossbar_v2_1_31  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_0/sim/bd_ca02_xbar_0.v" \

vcom -work proc_sys_reset_v5_0_14 -93  -incr \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_1/sim/bd_ca02_r_sync_0.vhd" \

vlog -work mipi_csi2_rx_ctrl_v1_0_9  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl/mipi_csi2_rx_ctrl_v1_0_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_2/sim/bd_ca02_rx_0.v" \

vlog -work mipi_dphy_v4_3_9  -incr "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/023e/hdl/mipi_dphy_v4_3_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0_c1.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0_core.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0.v" \

vlog -work axis_dwidth_converter_v1_1_29  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/a551/hdl/axis_dwidth_converter_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/ip_0/sim/bd_ca02_vfb_0_0_axis_converter.v" \

vlog -work axis_switch_v1_1_30  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0dfa/hdl/axis_switch_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/ip_1/sim/bd_ca02_vfb_0_0_axisswitch.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/ip_2/sim/bd_ca02_vfb_0_0_sli.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/ip_3/sim/bd_ca02_vfb_0_0_slo.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_fifo.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_axis_ycomp_dconverter.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_fifo_ycomp.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_YUV420_DT_Demux.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_YUV420_DT_Mux.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_YUV420_vc4_mux.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_YUV420_vc4_demux.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_YUV420_vc16_mux.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_YUV420_vc16_demux.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_fifo_yuv.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_fifo_sb.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_axis_dconverter.v" \

vlog -work vfb_v1_0_24  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/4efc/hdl/vfb_v1_0_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0_core.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0.v" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/sim/bd_ca02.vhd" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/sim/system_mipi_csi2_rx_subsystem_0_0.vhd" \
"../../../bd/system/ip/system_proc_sys_reset_0_0/sim/system_proc_sys_reset_0_0.vhd" \

vlog -work axi_vip_v1_1_16  -incr "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/fd36/hdl/axi_vip_v1_1_vl_rfs.sv" \

vlog -work processing_system7_vip_v1_0_18  -incr "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../bd/system/ipshared/d587/hdl/PWM_AXI.sv" \
"../../../bd/system/ipshared/d587/hdl/PWM_v2_0.sv" \
"../../../bd/system/ip/system_pwm_rgb_0/sim/system_pwm_rgb_0.sv" \

vcom -work xil_defaultlib -93  -incr \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/d57c/src/ClockGen.vhd" \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/d57c/src/OutputSERDES.vhd" \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/d57c/src/TMDS_Encoder.vhd" \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/d57c/src/rgb2dvi.vhd" \
"../../../bd/system/ip/system_rgb2dvi_1_0/sim/system_rgb2dvi_1_0.vhd" \
"../../../bd/system/ip/system_rst_ps7_0_100M_0/sim/system_rst_ps7_0_100M_0.vhd" \
"../../../bd/system/ip/system_rst_ps7_0_133M_0/sim/system_rst_ps7_0_133M_0.vhd" \
"../../../bd/system/ip/system_util_ds_buf_fclk1_0/util_ds_buf.vhd" \
"../../../bd/system/ip/system_util_ds_buf_fclk1_0/sim/system_util_ds_buf_fclk1_0.vhd" \

vcom -work v_tc_v6_1_13 -93  -incr \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b92e/hdl/v_tc_v6_1_vh_rfs.vhd" \

vlog -work v_vid_in_axi4s_v4_0_11  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/4705/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v" \

vlog -work v_axi4s_vid_out_v4_0_17  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b7a6/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../bd/system/ip/system_v_axi4s_vid_out_0_0/sim/system_v_axi4s_vid_out_0_0.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_CTRL_s_axi.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_entry_proc.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w15_d2_S.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w15_d3_S.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w24_d2_S.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w32_d4_S.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w64_d960_B.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_FrmbufWrHlsDataFlow.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_hls_deadlock_detection_unit.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_hls_deadlock_idx0_monitor.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_hls_deadlock_idx1_monitor.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_hls_deadlock_idx2_monitor.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mul_15s_3ns_15_1_1.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_1.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_716_5.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_757_8.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_reg_unsigned_short_s.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_regslice_both.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_v_frmbuf_wr.v" \

vcom -work xbip_utils_v3_0_12 -93  -incr \
"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vcom -work axi_utils_v2_0_8 -93  -incr \
"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/axi_utils_v2_0_vh_rfs.vhd" \

vcom -work xbip_pipe_v3_0_8 -93  -incr \
"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_wrapper_v3_0_5 -93  -incr \
"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_addsub_v3_0_8 -93  -incr \
"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vcom -work xbip_bram18k_v3_0_8 -93  -incr \
"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \

vcom -work mult_gen_v12_0_20 -93  -incr \
"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vcom -work floating_point_v7_0_22 -93  -incr \
"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/floating_point_v7_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_mult_v3_0_8 -93  -incr \
"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/xbip_dsp48_mult_v3_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_multadd_v3_0_8 -93  -incr \
"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \

vcom -work div_gen_v5_1_21 -93  -incr \
"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/div_gen_v5_1_vh_rfs.vhd" \

vlog -work v_frmbuf_wr_v2_5_1  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/v_frmbuf_wr_v2_5_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/sim/system_v_frmbuf_wr_0_0.v" \

vcom -work v_tc_v6_2_7 -93  -incr \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0e63/hdl/v_tc_v6_2_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/system/ip/system_v_tc_in_0/sim/system_v_tc_in_0.vhd" \
"../../../bd/system/ip/system_v_tc_out_0/sim/system_v_tc_out_0.vhd" \

vlog -work v_vid_in_axi4s_v5_0_3  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/7302/hdl/v_vid_in_axi4s_v5_0_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../bd/system/ip/system_v_vid_in_axi4s_0_0/sim/system_v_vid_in_axi4s_0_0.v" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_conv_funs_pkg.vhd" \
"../../../bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_proc_common_pkg.vhd" \
"../../../bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_ipif_pkg.vhd" \
"../../../bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_family_support.vhd" \
"../../../bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_family.vhd" \
"../../../bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_soft_reset.vhd" \
"../../../bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd" \
"../../../bd/system/ip/system_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_wiz_0_0_address_decoder.vhd" \
"../../../bd/system/ip/system_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_wiz_0_0_slave_attachment.vhd" \
"../../../bd/system/ip/system_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/system_xadc_wiz_0_0_interrupt_control.vhd" \
"../../../bd/system/ip/system_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_wiz_0_0_axi_lite_ipif.vhd" \
"../../../bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0_xadc_core_drp.vhd" \
"../../../bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0_axi_xadc.vhd" \
"../../../bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.vhd" \

vlog -work xlconcat_v2_1_5  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \

vlog -work xlconstant_v1_1_8  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v" \
"../../../bd/system/ip/system_xlconstant_1_0/sim/system_xlconstant_1_0.v" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/system/sim/system.vhd" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_xbar_1/sim/system_xbar_1.v" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/system/ip/system_PetaENC_1_0/src/PetaENC_axi_gpio_0_0/sim/PetaENC_axi_gpio_0_0.vhd" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../bd/system/ip/system_PetaENC_1_0/src/PetaENC_xlconstant_0_0/sim/PetaENC_xlconstant_0_0.v" \
"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_PetaENC_1_0/src/PetaENC_pmod_bridge_0_1/src/pmod_concat.v" \
"../../../bd/system/ip/system_PetaENC_1_0/src/PetaENC_pmod_bridge_0_1/sim/PetaENC_pmod_bridge_0_1.v" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/system/ipshared/38bc/src/Debouncer.vhd" \
"../../../bd/system/ipshared/38bc/src/Encoder.vhd" \
"../../../bd/system/ipshared/38bc/src/PmodENC.vhd" \
"../../../bd/system/ipshared/38bc/sim/PetaENC_PmodENC_0_1.vhd" \
"../../../bd/system/ipshared/38bc/sim/PetaENC.vhd" \
"../../../bd/system/ip/system_PetaENC_1_0/sim/system_PetaENC_1_0.vhd" \

vlog -work axi_protocol_converter_v2_1_30  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/3956/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" "+incdir+../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" "+incdir+../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l xlslice_v1_0_3 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_32 -l axi_i2s_adi_v1_00_a -l adi_common_v1_00_a -l lib_pkg_v1_0_3 -l axi_iic_v2_1_6 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_32 -l axi_vdma_v6_3_18 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_30 -l axis_subset_converter_v1_1_30 -l generic_baseblocks_v2_1_1 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_30 -l axi_data_fifo_v2_1_29 -l axi_crossbar_v2_1_31 -l proc_sys_reset_v5_0_14 -l mipi_csi2_rx_ctrl_v1_0_9 -l mipi_dphy_v4_3_9 -l axis_dwidth_converter_v1_1_29 -l axis_switch_v1_1_30 -l vfb_v1_0_24 -l axi_vip_v1_1_16 -l processing_system7_vip_v1_0_18 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xbip_utils_v3_0_12 -l axi_utils_v2_0_8 -l xbip_pipe_v3_0_8 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_8 -l xbip_bram18k_v3_0_8 -l mult_gen_v12_0_20 -l floating_point_v7_0_22 -l xbip_dsp48_mult_v3_0_8 -l xbip_dsp48_multadd_v3_0_8 -l div_gen_v5_1_21 -l v_frmbuf_wr_v2_5_1 -l v_tc_v6_2_7 -l v_vid_in_axi4s_v5_0_3 -l xlconcat_v2_1_5 -l xlconstant_v1_1_8 -l axi_protocol_converter_v2_1_30 \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_s00_regslice_0/sim/system_s00_regslice_0.v" \
"../../../bd/system/ip/system_s01_regslice_0/sim/system_s01_regslice_0.v" \
"../../../bd/system/ip/system_m00_regslice_0/sim/system_m00_regslice_0.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../bd/system/ip/system_auto_pc_2/sim/system_auto_pc_2.v" \

vlog -work xil_defaultlib \
"glbl.v"

