
===========================================================================
Clock Skew (Hold)
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

Clock clk
1.100021 source latency mem_i0/clk1 v
-1.490548 target latency _122_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.640527 hold skew

