Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 25 01:53:04 2025
| Host         : KASHJJ-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.828        0.000                      0                   61        0.181        0.000                      0                   61        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.828        0.000                      0                   61        0.181        0.000                      0                   61        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 nolabel_line38/r_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/r_Count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.766ns (21.352%)  route 2.822ns (78.648%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line38/r_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  nolabel_line38/r_Count_reg[10]/Q
                         net (fo=2, routed)           0.817     6.482    nolabel_line38/r_Count_reg[10]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.606 r  nolabel_line38/r_State_i_4/O
                         net (fo=2, routed)           0.940     7.546    nolabel_line38/r_State_i_4_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.670 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          1.065     8.735    nolabel_line38/p_0_in
    SLICE_X64Y21         FDRE                                         r  nolabel_line38/r_Count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  nolabel_line38/r_Count_reg[16]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.563    nolabel_line38/r_Count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.735    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 nolabel_line38/r_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/r_Count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.766ns (21.352%)  route 2.822ns (78.648%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line38/r_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  nolabel_line38/r_Count_reg[10]/Q
                         net (fo=2, routed)           0.817     6.482    nolabel_line38/r_Count_reg[10]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.606 r  nolabel_line38/r_State_i_4/O
                         net (fo=2, routed)           0.940     7.546    nolabel_line38/r_State_i_4_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.670 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          1.065     8.735    nolabel_line38/p_0_in
    SLICE_X64Y21         FDRE                                         r  nolabel_line38/r_Count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  nolabel_line38/r_Count_reg[17]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.563    nolabel_line38/r_Count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.735    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 nolabel_line38/r_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/r_Count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.766ns (21.352%)  route 2.822ns (78.648%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line38/r_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  nolabel_line38/r_Count_reg[10]/Q
                         net (fo=2, routed)           0.817     6.482    nolabel_line38/r_Count_reg[10]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.606 r  nolabel_line38/r_State_i_4/O
                         net (fo=2, routed)           0.940     7.546    nolabel_line38/r_State_i_4_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.670 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          1.065     8.735    nolabel_line38/p_0_in
    SLICE_X64Y21         FDRE                                         r  nolabel_line38/r_Count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  nolabel_line38/r_Count_reg[18]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.563    nolabel_line38/r_Count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.735    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 nolabel_line38/r_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/r_Count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.766ns (21.352%)  route 2.822ns (78.648%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line38/r_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  nolabel_line38/r_Count_reg[10]/Q
                         net (fo=2, routed)           0.817     6.482    nolabel_line38/r_Count_reg[10]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.606 r  nolabel_line38/r_State_i_4/O
                         net (fo=2, routed)           0.940     7.546    nolabel_line38/r_State_i_4_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.670 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          1.065     8.735    nolabel_line38/p_0_in
    SLICE_X64Y21         FDRE                                         r  nolabel_line38/r_Count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  nolabel_line38/r_Count_reg[19]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.563    nolabel_line38/r_Count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.735    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 nolabel_line38/r_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/r_Count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.766ns (22.209%)  route 2.683ns (77.791%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line38/r_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  nolabel_line38/r_Count_reg[10]/Q
                         net (fo=2, routed)           0.817     6.482    nolabel_line38/r_Count_reg[10]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.606 r  nolabel_line38/r_State_i_4/O
                         net (fo=2, routed)           0.940     7.546    nolabel_line38/r_State_i_4_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.670 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.926     8.596    nolabel_line38/p_0_in
    SLICE_X64Y20         FDRE                                         r  nolabel_line38/r_Count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  nolabel_line38/r_Count_reg[12]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.524    14.564    nolabel_line38/r_Count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 nolabel_line38/r_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/r_Count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.766ns (22.209%)  route 2.683ns (77.791%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line38/r_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  nolabel_line38/r_Count_reg[10]/Q
                         net (fo=2, routed)           0.817     6.482    nolabel_line38/r_Count_reg[10]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.606 r  nolabel_line38/r_State_i_4/O
                         net (fo=2, routed)           0.940     7.546    nolabel_line38/r_State_i_4_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.670 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.926     8.596    nolabel_line38/p_0_in
    SLICE_X64Y20         FDRE                                         r  nolabel_line38/r_Count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  nolabel_line38/r_Count_reg[13]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.524    14.564    nolabel_line38/r_Count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 nolabel_line38/r_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/r_Count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.766ns (22.209%)  route 2.683ns (77.791%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line38/r_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  nolabel_line38/r_Count_reg[10]/Q
                         net (fo=2, routed)           0.817     6.482    nolabel_line38/r_Count_reg[10]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.606 r  nolabel_line38/r_State_i_4/O
                         net (fo=2, routed)           0.940     7.546    nolabel_line38/r_State_i_4_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.670 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.926     8.596    nolabel_line38/p_0_in
    SLICE_X64Y20         FDRE                                         r  nolabel_line38/r_Count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  nolabel_line38/r_Count_reg[14]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.524    14.564    nolabel_line38/r_Count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 nolabel_line38/r_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/r_Count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.766ns (22.209%)  route 2.683ns (77.791%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line38/r_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  nolabel_line38/r_Count_reg[10]/Q
                         net (fo=2, routed)           0.817     6.482    nolabel_line38/r_Count_reg[10]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.606 r  nolabel_line38/r_State_i_4/O
                         net (fo=2, routed)           0.940     7.546    nolabel_line38/r_State_i_4_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.670 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.926     8.596    nolabel_line38/p_0_in
    SLICE_X64Y20         FDRE                                         r  nolabel_line38/r_Count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  nolabel_line38/r_Count_reg[15]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.524    14.564    nolabel_line38/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             6.140ns  (required time - arrival time)
  Source:                 nolabel_line38/r_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/r_Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.766ns (23.206%)  route 2.535ns (76.794%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line38/r_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  nolabel_line38/r_Count_reg[10]/Q
                         net (fo=2, routed)           0.817     6.482    nolabel_line38/r_Count_reg[10]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.606 r  nolabel_line38/r_State_i_4/O
                         net (fo=2, routed)           0.940     7.546    nolabel_line38/r_State_i_4_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.670 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.778     8.448    nolabel_line38/p_0_in
    SLICE_X64Y19         FDRE                                         r  nolabel_line38/r_Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line38/r_Count_reg[10]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X64Y19         FDRE (Setup_fdre_C_R)       -0.524    14.588    nolabel_line38/r_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  6.140    

Slack (MET) :             6.140ns  (required time - arrival time)
  Source:                 nolabel_line38/r_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/r_Count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.766ns (23.206%)  route 2.535ns (76.794%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line38/r_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  nolabel_line38/r_Count_reg[10]/Q
                         net (fo=2, routed)           0.817     6.482    nolabel_line38/r_Count_reg[10]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.606 r  nolabel_line38/r_State_i_4/O
                         net (fo=2, routed)           0.940     7.546    nolabel_line38/r_State_i_4_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.670 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.778     8.448    nolabel_line38/p_0_in
    SLICE_X64Y19         FDRE                                         r  nolabel_line38/r_Count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line38/r_Count_reg[11]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X64Y19         FDRE (Setup_fdre_C_R)       -0.524    14.588    nolabel_line38/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  6.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 nolabel_line38/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Switch_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.471    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  nolabel_line38/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  nolabel_line38/r_State_reg/Q
                         net (fo=4, routed)           0.123     1.735    w_Switch_1
    SLICE_X63Y19         FDRE                                         r  r_Switch_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    i_clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  r_Switch_1_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.070     1.554    r_Switch_1_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 r_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/r_Hex_Encoding_reg[6]_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.205%)  route 0.151ns (44.795%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    i_clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  r_Count_reg[0]/Q
                         net (fo=12, routed)          0.151     1.762    nolabel_line46/r_Count[0]
    SLICE_X65Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.807 r  nolabel_line46/r_Hex_Encoding[6]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.807    nolabel_line46/r_Hex_Encoding[6]
    SLICE_X65Y19         FDRE                                         r  nolabel_line46/r_Hex_Encoding_reg[6]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    nolabel_line46/i_clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  nolabel_line46/r_Hex_Encoding_reg[6]_inv/C
                         clock pessimism             -0.499     1.484    
    SLICE_X65Y19         FDRE (Hold_fdre_C_D)         0.092     1.576    nolabel_line46/r_Hex_Encoding_reg[6]_inv
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line38/r_Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/r_Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.469    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  nolabel_line38/r_Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  nolabel_line38/r_Count_reg[14]/Q
                         net (fo=2, routed)           0.125     1.759    nolabel_line38/r_Count_reg[14]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  nolabel_line38/r_Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    nolabel_line38/r_Count_reg[12]_i_1_n_5
    SLICE_X64Y20         FDRE                                         r  nolabel_line38/r_Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  nolabel_line38/r_Count_reg[14]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     1.603    nolabel_line38/r_Count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line38/r_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/r_Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line38/r_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  nolabel_line38/r_Count_reg[10]/Q
                         net (fo=2, routed)           0.127     1.761    nolabel_line38/r_Count_reg[10]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  nolabel_line38/r_Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    nolabel_line38/r_Count_reg[8]_i_1_n_5
    SLICE_X64Y19         FDRE                                         r  nolabel_line38/r_Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line38/r_Count_reg[10]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134     1.604    nolabel_line38/r_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line38/r_Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/r_Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  nolabel_line38/r_Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  nolabel_line38/r_Count_reg[18]/Q
                         net (fo=3, routed)           0.127     1.759    nolabel_line38/r_Count_reg[18]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  nolabel_line38/r_Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    nolabel_line38/r_Count_reg[16]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  nolabel_line38/r_Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     1.981    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  nolabel_line38/r_Count_reg[18]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.602    nolabel_line38/r_Count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line38/r_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/r_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  nolabel_line38/r_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  nolabel_line38/r_Count_reg[2]/Q
                         net (fo=2, routed)           0.127     1.763    nolabel_line38/r_Count_reg[2]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  nolabel_line38/r_Count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.873    nolabel_line38/r_Count_reg[0]_i_2_n_5
    SLICE_X64Y17         FDRE                                         r  nolabel_line38/r_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.985    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  nolabel_line38/r_Count_reg[2]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X64Y17         FDRE (Hold_fdre_C_D)         0.134     1.606    nolabel_line38/r_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 nolabel_line38/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/r_Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.672%)  route 0.137ns (33.328%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.471    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  nolabel_line38/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  nolabel_line38/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.137     1.772    nolabel_line38/r_Count_reg[6]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.882 r  nolabel_line38/r_Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    nolabel_line38/r_Count_reg[4]_i_1_n_5
    SLICE_X64Y18         FDRE                                         r  nolabel_line38/r_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.984    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  nolabel_line38/r_Count_reg[6]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y18         FDRE (Hold_fdre_C_D)         0.134     1.605    nolabel_line38/r_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 r_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/r_Hex_Encoding_reg[5]_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.018%)  route 0.227ns (54.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    i_clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  r_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  r_Count_reg[2]/Q
                         net (fo=10, routed)          0.227     1.838    nolabel_line46/r_Count[2]
    SLICE_X65Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.883 r  nolabel_line46/r_Hex_Encoding[5]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.883    nolabel_line46/r_Hex_Encoding[5]
    SLICE_X65Y19         FDRE                                         r  nolabel_line46/r_Hex_Encoding_reg[5]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    nolabel_line46/i_clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  nolabel_line46/r_Hex_Encoding_reg[5]_inv/C
                         clock pessimism             -0.499     1.484    
    SLICE_X65Y19         FDRE (Hold_fdre_C_D)         0.107     1.591    nolabel_line46/r_Hex_Encoding_reg[5]_inv
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 r_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/r_Hex_Encoding_reg[3]_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.294%)  route 0.234ns (55.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    i_clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  r_Count_reg[0]/Q
                         net (fo=12, routed)          0.234     1.845    nolabel_line46/r_Count[0]
    SLICE_X65Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.890 r  nolabel_line46/r_Hex_Encoding[3]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.890    nolabel_line46/r_Hex_Encoding[3]
    SLICE_X65Y19         FDRE                                         r  nolabel_line46/r_Hex_Encoding_reg[3]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    nolabel_line46/i_clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  nolabel_line46/r_Hex_Encoding_reg[3]_inv/C
                         clock pessimism             -0.499     1.484    
    SLICE_X65Y19         FDRE (Hold_fdre_C_D)         0.107     1.591    nolabel_line46/r_Hex_Encoding_reg[3]_inv
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 nolabel_line38/r_Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/r_Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.469    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  nolabel_line38/r_Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  nolabel_line38/r_Count_reg[14]/Q
                         net (fo=2, routed)           0.125     1.759    nolabel_line38/r_Count_reg[14]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.905 r  nolabel_line38/r_Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    nolabel_line38/r_Count_reg[12]_i_1_n_4
    SLICE_X64Y20         FDRE                                         r  nolabel_line38/r_Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  nolabel_line38/r_Count_reg[15]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     1.603    nolabel_line38/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   r_Count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   r_Count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   r_Count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y19   r_Switch_1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   nolabel_line38/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y19   nolabel_line38/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y19   nolabel_line38/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   nolabel_line38/r_Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   r_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   r_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   r_Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   r_Count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   r_Count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   r_Count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   r_Count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   r_Count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   r_Switch_1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   r_Switch_1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   r_Count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   r_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   r_Count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   r_Count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   r_Count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   r_Count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   r_Switch_1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   r_Switch_1_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line46/r_Hex_Encoding_reg[5]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segment_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.986ns  (logic 4.121ns (68.851%)  route 1.864ns (31.149%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    nolabel_line46/i_clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  nolabel_line46/r_Hex_Encoding_reg[5]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  nolabel_line46/r_Hex_Encoding_reg[5]_inv/Q
                         net (fo=1, routed)           1.864     7.431    o_Segment_B_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.702    11.133 r  o_Segment_B_OBUF_inst/O
                         net (fo=0)                   0.000    11.133    o_Segment_B
    W6                                                                r  o_Segment_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line46/r_Hex_Encoding_reg[3]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segment_D
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.935ns  (logic 4.127ns (69.530%)  route 1.808ns (30.470%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    nolabel_line46/i_clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  nolabel_line46/r_Hex_Encoding_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  nolabel_line46/r_Hex_Encoding_reg[3]_inv/Q
                         net (fo=1, routed)           1.808     7.375    o_Segment_D_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.708    11.082 r  o_Segment_D_OBUF_inst/O
                         net (fo=0)                   0.000    11.082    o_Segment_D
    V8                                                                r  o_Segment_D (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line46/r_Hex_Encoding_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segment_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.869ns  (logic 3.987ns (67.939%)  route 1.882ns (32.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    nolabel_line46/i_clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  nolabel_line46/r_Hex_Encoding_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line46/r_Hex_Encoding_reg[0]_inv/Q
                         net (fo=1, routed)           1.882     7.485    o_Segment_G_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.016 r  o_Segment_G_OBUF_inst/O
                         net (fo=0)                   0.000    11.016    o_Segment_G
    U7                                                                r  o_Segment_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line46/r_Hex_Encoding_reg[6]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segment_A
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.820ns  (logic 3.967ns (68.159%)  route 1.853ns (31.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    nolabel_line46/i_clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  nolabel_line46/r_Hex_Encoding_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line46/r_Hex_Encoding_reg[6]_inv/Q
                         net (fo=1, routed)           1.853     7.456    o_Segment_A_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.967 r  o_Segment_A_OBUF_inst/O
                         net (fo=0)                   0.000    10.967    o_Segment_A
    W7                                                                r  o_Segment_A (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line46/r_Hex_Encoding_reg[4]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segment_C
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.795ns  (logic 3.991ns (68.872%)  route 1.804ns (31.128%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    nolabel_line46/i_clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  nolabel_line46/r_Hex_Encoding_reg[4]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line46/r_Hex_Encoding_reg[4]_inv/Q
                         net (fo=1, routed)           1.804     7.407    o_Segment_C_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.942 r  o_Segment_C_OBUF_inst/O
                         net (fo=0)                   0.000    10.942    o_Segment_C
    U8                                                                r  o_Segment_C (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line46/r_Hex_Encoding_reg[2]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segment_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.792ns  (logic 4.114ns (71.030%)  route 1.678ns (28.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    nolabel_line46/i_clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  nolabel_line46/r_Hex_Encoding_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  nolabel_line46/r_Hex_Encoding_reg[2]_inv/Q
                         net (fo=1, routed)           1.678     7.244    o_Segment_E_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.695    10.939 r  o_Segment_E_OBUF_inst/O
                         net (fo=0)                   0.000    10.939    o_Segment_E
    U5                                                                r  o_Segment_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line46/r_Hex_Encoding_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segment_F
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.630ns  (logic 3.960ns (70.340%)  route 1.670ns (29.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    nolabel_line46/i_clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  nolabel_line46/r_Hex_Encoding_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line46/r_Hex_Encoding_reg[1]_inv/Q
                         net (fo=1, routed)           1.670     7.273    o_Segment_F_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.778 r  o_Segment_F_OBUF_inst/O
                         net (fo=0)                   0.000    10.778    o_Segment_F
    V5                                                                r  o_Segment_F (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line46/r_Hex_Encoding_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segment_F
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.688ns  (logic 1.347ns (79.793%)  route 0.341ns (20.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    nolabel_line46/i_clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  nolabel_line46/r_Hex_Encoding_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  nolabel_line46/r_Hex_Encoding_reg[1]_inv/Q
                         net (fo=1, routed)           0.341     1.952    o_Segment_F_OBUF
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.158 r  o_Segment_F_OBUF_inst/O
                         net (fo=0)                   0.000     3.158    o_Segment_F
    V5                                                                r  o_Segment_F (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line46/r_Hex_Encoding_reg[2]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segment_E
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.403ns (81.057%)  route 0.328ns (18.943%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    nolabel_line46/i_clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  nolabel_line46/r_Hex_Encoding_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  nolabel_line46/r_Hex_Encoding_reg[2]_inv/Q
                         net (fo=1, routed)           0.328     1.926    o_Segment_E_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.275     3.201 r  o_Segment_E_OBUF_inst/O
                         net (fo=0)                   0.000     3.201    o_Segment_E
    U5                                                                r  o_Segment_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line46/r_Hex_Encoding_reg[6]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segment_A
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.353ns (76.827%)  route 0.408ns (23.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    nolabel_line46/i_clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  nolabel_line46/r_Hex_Encoding_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  nolabel_line46/r_Hex_Encoding_reg[6]_inv/Q
                         net (fo=1, routed)           0.408     2.019    o_Segment_A_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.231 r  o_Segment_A_OBUF_inst/O
                         net (fo=0)                   0.000     3.231    o_Segment_A
    W7                                                                r  o_Segment_A (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line46/r_Hex_Encoding_reg[4]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segment_C
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.377ns (77.713%)  route 0.395ns (22.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    nolabel_line46/i_clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  nolabel_line46/r_Hex_Encoding_reg[4]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  nolabel_line46/r_Hex_Encoding_reg[4]_inv/Q
                         net (fo=1, routed)           0.395     2.006    o_Segment_C_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.242 r  o_Segment_C_OBUF_inst/O
                         net (fo=0)                   0.000     3.242    o_Segment_C
    U8                                                                r  o_Segment_C (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line46/r_Hex_Encoding_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segment_G
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.373ns (76.849%)  route 0.414ns (23.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    nolabel_line46/i_clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  nolabel_line46/r_Hex_Encoding_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  nolabel_line46/r_Hex_Encoding_reg[0]_inv/Q
                         net (fo=1, routed)           0.414     2.025    o_Segment_G_OBUF
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.257 r  o_Segment_G_OBUF_inst/O
                         net (fo=0)                   0.000     3.257    o_Segment_G
    U7                                                                r  o_Segment_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line46/r_Hex_Encoding_reg[3]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segment_D
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 1.417ns (78.405%)  route 0.390ns (21.595%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    nolabel_line46/i_clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  nolabel_line46/r_Hex_Encoding_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  nolabel_line46/r_Hex_Encoding_reg[3]_inv/Q
                         net (fo=1, routed)           0.390     1.989    o_Segment_D_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.289     3.278 r  o_Segment_D_OBUF_inst/O
                         net (fo=0)                   0.000     3.278    o_Segment_D
    V8                                                                r  o_Segment_D (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line46/r_Hex_Encoding_reg[5]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segment_B
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.411ns (77.169%)  route 0.417ns (22.831%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    nolabel_line46/i_clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  nolabel_line46/r_Hex_Encoding_reg[5]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  nolabel_line46/r_Hex_Encoding_reg[5]_inv/Q
                         net (fo=1, routed)           0.417     2.016    o_Segment_B_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.283     3.299 r  o_Segment_B_OBUF_inst/O
                         net (fo=0)                   0.000     3.299    o_Segment_B
    W6                                                                r  o_Segment_B (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Switch_1
                            (input port)
  Destination:            nolabel_line38/r_Count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.982ns  (logic 1.565ns (26.168%)  route 4.417ns (73.832%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_Switch_1 (IN)
                         net (fo=0)                   0.000     0.000    i_Switch_1
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_Switch_1_IBUF_inst/O
                         net (fo=2, routed)           3.352     4.793    nolabel_line38/i_Switch_1_IBUF
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124     4.917 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          1.065     5.982    nolabel_line38/p_0_in
    SLICE_X64Y21         FDRE                                         r  nolabel_line38/r_Count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507     4.848    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  nolabel_line38/r_Count_reg[16]/C

Slack:                    inf
  Source:                 i_Switch_1
                            (input port)
  Destination:            nolabel_line38/r_Count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.982ns  (logic 1.565ns (26.168%)  route 4.417ns (73.832%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_Switch_1 (IN)
                         net (fo=0)                   0.000     0.000    i_Switch_1
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_Switch_1_IBUF_inst/O
                         net (fo=2, routed)           3.352     4.793    nolabel_line38/i_Switch_1_IBUF
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124     4.917 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          1.065     5.982    nolabel_line38/p_0_in
    SLICE_X64Y21         FDRE                                         r  nolabel_line38/r_Count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507     4.848    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  nolabel_line38/r_Count_reg[17]/C

Slack:                    inf
  Source:                 i_Switch_1
                            (input port)
  Destination:            nolabel_line38/r_Count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.982ns  (logic 1.565ns (26.168%)  route 4.417ns (73.832%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_Switch_1 (IN)
                         net (fo=0)                   0.000     0.000    i_Switch_1
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_Switch_1_IBUF_inst/O
                         net (fo=2, routed)           3.352     4.793    nolabel_line38/i_Switch_1_IBUF
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124     4.917 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          1.065     5.982    nolabel_line38/p_0_in
    SLICE_X64Y21         FDRE                                         r  nolabel_line38/r_Count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507     4.848    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  nolabel_line38/r_Count_reg[18]/C

Slack:                    inf
  Source:                 i_Switch_1
                            (input port)
  Destination:            nolabel_line38/r_Count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.982ns  (logic 1.565ns (26.168%)  route 4.417ns (73.832%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_Switch_1 (IN)
                         net (fo=0)                   0.000     0.000    i_Switch_1
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_Switch_1_IBUF_inst/O
                         net (fo=2, routed)           3.352     4.793    nolabel_line38/i_Switch_1_IBUF
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124     4.917 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          1.065     5.982    nolabel_line38/p_0_in
    SLICE_X64Y21         FDRE                                         r  nolabel_line38/r_Count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507     4.848    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  nolabel_line38/r_Count_reg[19]/C

Slack:                    inf
  Source:                 i_Switch_1
                            (input port)
  Destination:            nolabel_line38/r_Count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.843ns  (logic 1.565ns (26.787%)  route 4.278ns (73.213%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_Switch_1 (IN)
                         net (fo=0)                   0.000     0.000    i_Switch_1
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_Switch_1_IBUF_inst/O
                         net (fo=2, routed)           3.352     4.793    nolabel_line38/i_Switch_1_IBUF
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124     4.917 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.926     5.843    nolabel_line38/p_0_in
    SLICE_X64Y20         FDRE                                         r  nolabel_line38/r_Count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508     4.849    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  nolabel_line38/r_Count_reg[12]/C

Slack:                    inf
  Source:                 i_Switch_1
                            (input port)
  Destination:            nolabel_line38/r_Count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.843ns  (logic 1.565ns (26.787%)  route 4.278ns (73.213%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_Switch_1 (IN)
                         net (fo=0)                   0.000     0.000    i_Switch_1
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_Switch_1_IBUF_inst/O
                         net (fo=2, routed)           3.352     4.793    nolabel_line38/i_Switch_1_IBUF
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124     4.917 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.926     5.843    nolabel_line38/p_0_in
    SLICE_X64Y20         FDRE                                         r  nolabel_line38/r_Count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508     4.849    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  nolabel_line38/r_Count_reg[13]/C

Slack:                    inf
  Source:                 i_Switch_1
                            (input port)
  Destination:            nolabel_line38/r_Count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.843ns  (logic 1.565ns (26.787%)  route 4.278ns (73.213%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_Switch_1 (IN)
                         net (fo=0)                   0.000     0.000    i_Switch_1
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_Switch_1_IBUF_inst/O
                         net (fo=2, routed)           3.352     4.793    nolabel_line38/i_Switch_1_IBUF
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124     4.917 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.926     5.843    nolabel_line38/p_0_in
    SLICE_X64Y20         FDRE                                         r  nolabel_line38/r_Count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508     4.849    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  nolabel_line38/r_Count_reg[14]/C

Slack:                    inf
  Source:                 i_Switch_1
                            (input port)
  Destination:            nolabel_line38/r_Count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.843ns  (logic 1.565ns (26.787%)  route 4.278ns (73.213%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_Switch_1 (IN)
                         net (fo=0)                   0.000     0.000    i_Switch_1
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_Switch_1_IBUF_inst/O
                         net (fo=2, routed)           3.352     4.793    nolabel_line38/i_Switch_1_IBUF
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124     4.917 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.926     5.843    nolabel_line38/p_0_in
    SLICE_X64Y20         FDRE                                         r  nolabel_line38/r_Count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508     4.849    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  nolabel_line38/r_Count_reg[15]/C

Slack:                    inf
  Source:                 i_Switch_1
                            (input port)
  Destination:            nolabel_line38/r_Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.695ns  (logic 1.565ns (27.485%)  route 4.130ns (72.515%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_Switch_1 (IN)
                         net (fo=0)                   0.000     0.000    i_Switch_1
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_Switch_1_IBUF_inst/O
                         net (fo=2, routed)           3.352     4.793    nolabel_line38/i_Switch_1_IBUF
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124     4.917 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.778     5.695    nolabel_line38/p_0_in
    SLICE_X64Y19         FDRE                                         r  nolabel_line38/r_Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508     4.849    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line38/r_Count_reg[10]/C

Slack:                    inf
  Source:                 i_Switch_1
                            (input port)
  Destination:            nolabel_line38/r_Count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.695ns  (logic 1.565ns (27.485%)  route 4.130ns (72.515%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_Switch_1 (IN)
                         net (fo=0)                   0.000     0.000    i_Switch_1
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_Switch_1_IBUF_inst/O
                         net (fo=2, routed)           3.352     4.793    nolabel_line38/i_Switch_1_IBUF
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124     4.917 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.778     5.695    nolabel_line38/p_0_in
    SLICE_X64Y19         FDRE                                         r  nolabel_line38/r_Count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508     4.849    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line38/r_Count_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Switch_1
                            (input port)
  Destination:            nolabel_line38/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.511ns  (logic 0.210ns (13.864%)  route 1.302ns (86.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_Switch_1 (IN)
                         net (fo=0)                   0.000     0.000    i_Switch_1
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_Switch_1_IBUF_inst/O
                         net (fo=2, routed)           1.302     1.511    nolabel_line38/i_Switch_1_IBUF
    SLICE_X63Y18         FDRE                                         r  nolabel_line38/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.984    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  nolabel_line38/r_State_reg/C

Slack:                    inf
  Source:                 i_Switch_1
                            (input port)
  Destination:            nolabel_line38/r_Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.945ns  (logic 0.255ns (13.088%)  route 1.690ns (86.912%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_Switch_1 (IN)
                         net (fo=0)                   0.000     0.000    i_Switch_1
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_Switch_1_IBUF_inst/O
                         net (fo=2, routed)           1.520     1.729    nolabel_line38/i_Switch_1_IBUF
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.045     1.774 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.170     1.945    nolabel_line38/p_0_in
    SLICE_X64Y17         FDRE                                         r  nolabel_line38/r_Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.985    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  nolabel_line38/r_Count_reg[0]/C

Slack:                    inf
  Source:                 i_Switch_1
                            (input port)
  Destination:            nolabel_line38/r_Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.945ns  (logic 0.255ns (13.088%)  route 1.690ns (86.912%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_Switch_1 (IN)
                         net (fo=0)                   0.000     0.000    i_Switch_1
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_Switch_1_IBUF_inst/O
                         net (fo=2, routed)           1.520     1.729    nolabel_line38/i_Switch_1_IBUF
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.045     1.774 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.170     1.945    nolabel_line38/p_0_in
    SLICE_X64Y17         FDRE                                         r  nolabel_line38/r_Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.985    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  nolabel_line38/r_Count_reg[1]/C

Slack:                    inf
  Source:                 i_Switch_1
                            (input port)
  Destination:            nolabel_line38/r_Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.945ns  (logic 0.255ns (13.088%)  route 1.690ns (86.912%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_Switch_1 (IN)
                         net (fo=0)                   0.000     0.000    i_Switch_1
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_Switch_1_IBUF_inst/O
                         net (fo=2, routed)           1.520     1.729    nolabel_line38/i_Switch_1_IBUF
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.045     1.774 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.170     1.945    nolabel_line38/p_0_in
    SLICE_X64Y17         FDRE                                         r  nolabel_line38/r_Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.985    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  nolabel_line38/r_Count_reg[2]/C

Slack:                    inf
  Source:                 i_Switch_1
                            (input port)
  Destination:            nolabel_line38/r_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.945ns  (logic 0.255ns (13.088%)  route 1.690ns (86.912%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_Switch_1 (IN)
                         net (fo=0)                   0.000     0.000    i_Switch_1
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_Switch_1_IBUF_inst/O
                         net (fo=2, routed)           1.520     1.729    nolabel_line38/i_Switch_1_IBUF
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.045     1.774 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.170     1.945    nolabel_line38/p_0_in
    SLICE_X64Y17         FDRE                                         r  nolabel_line38/r_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.985    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  nolabel_line38/r_Count_reg[3]/C

Slack:                    inf
  Source:                 i_Switch_1
                            (input port)
  Destination:            nolabel_line38/r_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.008ns  (logic 0.255ns (12.675%)  route 1.754ns (87.325%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_Switch_1 (IN)
                         net (fo=0)                   0.000     0.000    i_Switch_1
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_Switch_1_IBUF_inst/O
                         net (fo=2, routed)           1.520     1.729    nolabel_line38/i_Switch_1_IBUF
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.045     1.774 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.234     2.008    nolabel_line38/p_0_in
    SLICE_X64Y18         FDRE                                         r  nolabel_line38/r_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.984    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  nolabel_line38/r_Count_reg[4]/C

Slack:                    inf
  Source:                 i_Switch_1
                            (input port)
  Destination:            nolabel_line38/r_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.008ns  (logic 0.255ns (12.675%)  route 1.754ns (87.325%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_Switch_1 (IN)
                         net (fo=0)                   0.000     0.000    i_Switch_1
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_Switch_1_IBUF_inst/O
                         net (fo=2, routed)           1.520     1.729    nolabel_line38/i_Switch_1_IBUF
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.045     1.774 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.234     2.008    nolabel_line38/p_0_in
    SLICE_X64Y18         FDRE                                         r  nolabel_line38/r_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.984    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  nolabel_line38/r_Count_reg[5]/C

Slack:                    inf
  Source:                 i_Switch_1
                            (input port)
  Destination:            nolabel_line38/r_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.008ns  (logic 0.255ns (12.675%)  route 1.754ns (87.325%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_Switch_1 (IN)
                         net (fo=0)                   0.000     0.000    i_Switch_1
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_Switch_1_IBUF_inst/O
                         net (fo=2, routed)           1.520     1.729    nolabel_line38/i_Switch_1_IBUF
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.045     1.774 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.234     2.008    nolabel_line38/p_0_in
    SLICE_X64Y18         FDRE                                         r  nolabel_line38/r_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.984    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  nolabel_line38/r_Count_reg[6]/C

Slack:                    inf
  Source:                 i_Switch_1
                            (input port)
  Destination:            nolabel_line38/r_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.008ns  (logic 0.255ns (12.675%)  route 1.754ns (87.325%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_Switch_1 (IN)
                         net (fo=0)                   0.000     0.000    i_Switch_1
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_Switch_1_IBUF_inst/O
                         net (fo=2, routed)           1.520     1.729    nolabel_line38/i_Switch_1_IBUF
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.045     1.774 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.234     2.008    nolabel_line38/p_0_in
    SLICE_X64Y18         FDRE                                         r  nolabel_line38/r_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.984    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  nolabel_line38/r_Count_reg[7]/C

Slack:                    inf
  Source:                 i_Switch_1
                            (input port)
  Destination:            nolabel_line38/r_Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.071ns  (logic 0.255ns (12.288%)  route 1.817ns (87.712%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_Switch_1 (IN)
                         net (fo=0)                   0.000     0.000    i_Switch_1
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_Switch_1_IBUF_inst/O
                         net (fo=2, routed)           1.520     1.729    nolabel_line38/i_Switch_1_IBUF
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.045     1.774 r  nolabel_line38/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.297     2.071    nolabel_line38/p_0_in
    SLICE_X64Y19         FDRE                                         r  nolabel_line38/r_Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    nolabel_line38/i_clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line38/r_Count_reg[10]/C





