{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 19:07:42 2013 " "Info: Processing started: Tue Nov 12 19:07:42 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|19 " "Warning: Node \"74373b:inst2\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|15 " "Warning: Node \"74373b:inst2\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|19 " "Warning: Node \"74373b:inst3\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|18 " "Warning: Node \"74373b:inst2\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|18 " "Warning: Node \"74373b:inst3\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|15 " "Warning: Node \"74373b:inst3\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|16 " "Warning: Node \"74373b:inst2\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|16 " "Warning: Node \"74373b:inst3\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|17 " "Warning: Node \"74373b:inst2\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|17 " "Warning: Node \"74373b:inst3\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|14 " "Warning: Node \"74373b:inst2\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|14 " "Warning: Node \"74373b:inst3\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|13 " "Warning: Node \"74373b:inst2\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|13 " "Warning: Node \"74373b:inst3\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|12 " "Warning: Node \"74373b:inst2\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|12 " "Warning: Node \"74373b:inst3\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Sclk " "Info: Assuming node \"Sclk\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "D:/alu/Block1.bdf" { { 104 72 240 120 "Sclk" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Sclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "A0_B1 " "Info: Assuming node \"A0_B1\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Block1.bdf" "" { Schematic "D:/alu/Block1.bdf" { { 376 -192 -24 392 "A0_B1" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Sclk register register lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|safe_q\[1\] lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|safe_q\[3\] 275.03 MHz Internal " "Info: Clock \"Sclk\" Internal fmax is restricted to 275.03 MHz between source register \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|safe_q\[1\]\" and destination register \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|safe_q\[3\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.965 ns + Longest register register " "Info: + Longest register to register delay is 1.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|safe_q\[1\] 1 REG LC_X12_Y10_N1 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y10_N1; Fanout = 22; REG Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_6dh.tdf" "" { Text "D:/alu/db/cntr_6dh.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.575 ns) 1.098 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|counter_cella1~COUTCOUT1_3 2 COMB LC_X12_Y10_N1 2 " "Info: 2: + IC(0.523 ns) + CELL(0.575 ns) = 1.098 ns; Loc. = LC_X12_Y10_N1; Fanout = 2; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|counter_cella1~COUTCOUT1_3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[1] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|counter_cella1~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_6dh.tdf" "" { Text "D:/alu/db/cntr_6dh.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.178 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|counter_cella2~COUTCOUT1_3 3 COMB LC_X12_Y10_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.178 ns; Loc. = LC_X12_Y10_N2; Fanout = 1; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|counter_cella2~COUTCOUT1_3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|counter_cella1~COUTCOUT1_3 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|counter_cella2~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_6dh.tdf" "" { Text "D:/alu/db/cntr_6dh.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 1.965 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|safe_q\[3\] 4 REG LC_X12_Y10_N3 86 " "Info: 4: + IC(0.000 ns) + CELL(0.787 ns) = 1.965 ns; Loc. = LC_X12_Y10_N3; Fanout = 86; REG Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|counter_cella2~COUTCOUT1_3 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_6dh.tdf" "" { Text "D:/alu/db/cntr_6dh.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.442 ns ( 73.38 % ) " "Info: Total cell delay = 1.442 ns ( 73.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.523 ns ( 26.62 % ) " "Info: Total interconnect delay = 0.523 ns ( 26.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[1] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|counter_cella1~COUTCOUT1_3 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|counter_cella2~COUTCOUT1_3 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.965 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[1] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|counter_cella1~COUTCOUT1_3 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|counter_cella2~COUTCOUT1_3 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[3] {} } { 0.000ns 0.523ns 0.000ns 0.000ns } { 0.000ns 0.575ns 0.080ns 0.787ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sclk destination 7.756 ns + Shortest register " "Info: + Shortest clock path from clock \"Sclk\" to destination register is 7.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns Sclk 1 CLK PIN_238 4 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_238; Fanout = 4; CLK Node = 'Sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sclk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/alu/Block1.bdf" { { 104 72 240 120 "Sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.570 ns) + CELL(0.711 ns) 7.756 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|safe_q\[3\] 2 REG LC_X12_Y10_N3 86 " "Info: 2: + IC(5.570 ns) + CELL(0.711 ns) = 7.756 ns; Loc. = LC_X12_Y10_N3; Fanout = 86; REG Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.281 ns" { Sclk lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_6dh.tdf" "" { Text "D:/alu/db/cntr_6dh.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 28.18 % ) " "Info: Total cell delay = 2.186 ns ( 28.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.570 ns ( 71.82 % ) " "Info: Total interconnect delay = 5.570 ns ( 71.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.756 ns" { Sclk lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.756 ns" { Sclk {} Sclk~out0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 5.570ns } { 0.000ns 1.475ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sclk source 7.756 ns - Longest register " "Info: - Longest clock path from clock \"Sclk\" to source register is 7.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns Sclk 1 CLK PIN_238 4 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_238; Fanout = 4; CLK Node = 'Sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sclk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/alu/Block1.bdf" { { 104 72 240 120 "Sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.570 ns) + CELL(0.711 ns) 7.756 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|safe_q\[1\] 2 REG LC_X12_Y10_N1 22 " "Info: 2: + IC(5.570 ns) + CELL(0.711 ns) = 7.756 ns; Loc. = LC_X12_Y10_N1; Fanout = 22; REG Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.281 ns" { Sclk lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_6dh.tdf" "" { Text "D:/alu/db/cntr_6dh.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 28.18 % ) " "Info: Total cell delay = 2.186 ns ( 28.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.570 ns ( 71.82 % ) " "Info: Total interconnect delay = 5.570 ns ( 71.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.756 ns" { Sclk lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.756 ns" { Sclk {} Sclk~out0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 5.570ns } { 0.000ns 1.475ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.756 ns" { Sclk lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.756 ns" { Sclk {} Sclk~out0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 5.570ns } { 0.000ns 1.475ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.756 ns" { Sclk lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.756 ns" { Sclk {} Sclk~out0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 5.570ns } { 0.000ns 1.475ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "db/cntr_6dh.tdf" "" { Text "D:/alu/db/cntr_6dh.tdf" 66 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "db/cntr_6dh.tdf" "" { Text "D:/alu/db/cntr_6dh.tdf" 66 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[1] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|counter_cella1~COUTCOUT1_3 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|counter_cella2~COUTCOUT1_3 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.965 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[1] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|counter_cella1~COUTCOUT1_3 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|counter_cella2~COUTCOUT1_3 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[3] {} } { 0.000ns 0.523ns 0.000ns 0.000ns } { 0.000ns 0.575ns 0.080ns 0.787ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.756 ns" { Sclk lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.756 ns" { Sclk {} Sclk~out0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 5.570ns } { 0.000ns 1.475ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.756 ns" { Sclk lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.756 ns" { Sclk {} Sclk~out0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 5.570ns } { 0.000ns 1.475ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[3] {} } {  } {  } "" } } { "db/cntr_6dh.tdf" "" { Text "D:/alu/db/cntr_6dh.tdf" 66 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74373b:inst3\|18 IN\[6\] A0_B1 2.476 ns register " "Info: tsu for register \"74373b:inst3\|18\" (data pin = \"IN\[6\]\", clock pin = \"A0_B1\") is 2.476 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.024 ns + Longest pin register " "Info: + Longest pin to register delay is 9.024 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IN\[6\] 1 PIN PIN_8 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_8; Fanout = 2; PIN Node = 'IN\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[6] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/alu/Block1.bdf" { { 136 -288 -120 152 "IN\[7..0\]" "" } { 288 -112 16 304 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.965 ns) + CELL(0.590 ns) 9.024 ns 74373b:inst3\|18 2 REG LC_X10_Y8_N9 27 " "Info: 2: + IC(6.965 ns) + CELL(0.590 ns) = 9.024 ns; Loc. = LC_X10_Y8_N9; Fanout = 27; REG Node = '74373b:inst3\|18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.555 ns" { IN[6] 74373b:inst3|18 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.059 ns ( 22.82 % ) " "Info: Total cell delay = 2.059 ns ( 22.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.965 ns ( 77.18 % ) " "Info: Total interconnect delay = 6.965 ns ( 77.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.024 ns" { IN[6] 74373b:inst3|18 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.024 ns" { IN[6] {} IN[6]~out0 {} 74373b:inst3|18 {} } { 0.000ns 0.000ns 6.965ns } { 0.000ns 1.469ns 0.590ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.854 ns + " "Info: + Micro setup delay of destination is 0.854 ns" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A0_B1 destination 7.402 ns - Shortest register " "Info: - Shortest clock path from clock \"A0_B1\" to destination register is 7.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns A0_B1 1 CLK PIN_235 16 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_235; Fanout = 16; CLK Node = 'A0_B1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0_B1 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/alu/Block1.bdf" { { 376 -192 -24 392 "A0_B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.813 ns) + CELL(0.114 ns) 7.402 ns 74373b:inst3\|18 2 REG LC_X10_Y8_N9 27 " "Info: 2: + IC(5.813 ns) + CELL(0.114 ns) = 7.402 ns; Loc. = LC_X10_Y8_N9; Fanout = 27; REG Node = '74373b:inst3\|18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.927 ns" { A0_B1 74373b:inst3|18 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.589 ns ( 21.47 % ) " "Info: Total cell delay = 1.589 ns ( 21.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.813 ns ( 78.53 % ) " "Info: Total interconnect delay = 5.813 ns ( 78.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.402 ns" { A0_B1 74373b:inst3|18 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.402 ns" { A0_B1 {} A0_B1~out0 {} 74373b:inst3|18 {} } { 0.000ns 0.000ns 5.813ns } { 0.000ns 1.475ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.024 ns" { IN[6] 74373b:inst3|18 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.024 ns" { IN[6] {} IN[6]~out0 {} 74373b:inst3|18 {} } { 0.000ns 0.000ns 6.965ns } { 0.000ns 1.469ns 0.590ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.402 ns" { A0_B1 74373b:inst3|18 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.402 ns" { A0_B1 {} A0_B1~out0 {} 74373b:inst3|18 {} } { 0.000ns 0.000ns 5.813ns } { 0.000ns 1.475ns 0.114ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "A0_B1 F\[6\] 74373b:inst2\|12 27.880 ns register " "Info: tco from clock \"A0_B1\" to destination pin \"F\[6\]\" through register \"74373b:inst2\|12\" is 27.880 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A0_B1 source 7.711 ns + Longest register " "Info: + Longest clock path from clock \"A0_B1\" to source register is 7.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns A0_B1 1 CLK PIN_235 16 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_235; Fanout = 16; CLK Node = 'A0_B1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0_B1 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/alu/Block1.bdf" { { 376 -192 -24 392 "A0_B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.944 ns) + CELL(0.292 ns) 7.711 ns 74373b:inst2\|12 2 REG LC_X11_Y13_N7 35 " "Info: 2: + IC(5.944 ns) + CELL(0.292 ns) = 7.711 ns; Loc. = LC_X11_Y13_N7; Fanout = 35; REG Node = '74373b:inst2\|12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.236 ns" { A0_B1 74373b:inst2|12 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.767 ns ( 22.92 % ) " "Info: Total cell delay = 1.767 ns ( 22.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.944 ns ( 77.08 % ) " "Info: Total interconnect delay = 5.944 ns ( 77.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.711 ns" { A0_B1 74373b:inst2|12 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.711 ns" { A0_B1 {} A0_B1~out0 {} 74373b:inst2|12 {} } { 0.000ns 0.000ns 5.944ns } { 0.000ns 1.475ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.169 ns + Longest register pin " "Info: + Longest register to pin delay is 20.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74373b:inst2\|12 1 REG LC_X11_Y13_N7 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y13_N7; Fanout = 35; REG Node = '74373b:inst2\|12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74373b:inst2|12 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.366 ns) + CELL(0.114 ns) 2.480 ns alu:inst\|F9~226 2 COMB LC_X13_Y12_N1 13 " "Info: 2: + IC(2.366 ns) + CELL(0.114 ns) = 2.480 ns; Loc. = LC_X13_Y12_N1; Fanout = 13; COMB Node = 'alu:inst\|F9~226'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { 74373b:inst2|12 alu:inst|F9~226 } "NODE_NAME" } } { "alu.vhd" "" { Text "D:/alu/alu.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.028 ns) + CELL(0.564 ns) 5.072 ns alu:inst\|Add10~41 3 COMB LC_X9_Y11_N0 2 " "Info: 3: + IC(2.028 ns) + CELL(0.564 ns) = 5.072 ns; Loc. = LC_X9_Y11_N0; Fanout = 2; COMB Node = 'alu:inst\|Add10~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.592 ns" { alu:inst|F9~226 alu:inst|Add10~41 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 5.150 ns alu:inst\|Add10~39 4 COMB LC_X9_Y11_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 5.150 ns; Loc. = LC_X9_Y11_N1; Fanout = 2; COMB Node = 'alu:inst\|Add10~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { alu:inst|Add10~41 alu:inst|Add10~39 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 5.228 ns alu:inst\|Add10~37 5 COMB LC_X9_Y11_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 5.228 ns; Loc. = LC_X9_Y11_N2; Fanout = 2; COMB Node = 'alu:inst\|Add10~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { alu:inst|Add10~39 alu:inst|Add10~37 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 5.306 ns alu:inst\|Add10~35 6 COMB LC_X9_Y11_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.078 ns) = 5.306 ns; Loc. = LC_X9_Y11_N3; Fanout = 2; COMB Node = 'alu:inst\|Add10~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { alu:inst|Add10~37 alu:inst|Add10~35 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 5.484 ns alu:inst\|Add10~33 7 COMB LC_X9_Y11_N4 4 " "Info: 7: + IC(0.000 ns) + CELL(0.178 ns) = 5.484 ns; Loc. = LC_X9_Y11_N4; Fanout = 4; COMB Node = 'alu:inst\|Add10~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { alu:inst|Add10~35 alu:inst|Add10~33 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 6.105 ns alu:inst\|Add10~28 8 COMB LC_X9_Y11_N6 1 " "Info: 8: + IC(0.000 ns) + CELL(0.621 ns) = 6.105 ns; Loc. = LC_X9_Y11_N6; Fanout = 1; COMB Node = 'alu:inst\|Add10~28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { alu:inst|Add10~33 alu:inst|Add10~28 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.590 ns) 7.935 ns alu:inst\|Mux2~9 9 COMB LC_X10_Y8_N0 1 " "Info: 9: + IC(1.240 ns) + CELL(0.590 ns) = 7.935 ns; Loc. = LC_X10_Y8_N0; Fanout = 1; COMB Node = 'alu:inst\|Mux2~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { alu:inst|Add10~28 alu:inst|Mux2~9 } "NODE_NAME" } } { "alu.vhd" "" { Text "D:/alu/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.292 ns) 8.954 ns alu:inst\|Mux2~10 10 COMB LC_X10_Y8_N3 1 " "Info: 10: + IC(0.727 ns) + CELL(0.292 ns) = 8.954 ns; Loc. = LC_X10_Y8_N3; Fanout = 1; COMB Node = 'alu:inst\|Mux2~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { alu:inst|Mux2~9 alu:inst|Mux2~10 } "NODE_NAME" } } { "alu.vhd" "" { Text "D:/alu/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.008 ns) + CELL(0.114 ns) 11.076 ns alu:inst\|Mux2~11 11 COMB LC_X13_Y13_N7 1 " "Info: 11: + IC(2.008 ns) + CELL(0.114 ns) = 11.076 ns; Loc. = LC_X13_Y13_N7; Fanout = 1; COMB Node = 'alu:inst\|Mux2~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.122 ns" { alu:inst|Mux2~10 alu:inst|Mux2~11 } "NODE_NAME" } } { "alu.vhd" "" { Text "D:/alu/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.442 ns) 12.733 ns alu:inst\|Mux2~12 12 COMB LC_X14_Y11_N1 1 " "Info: 12: + IC(1.215 ns) + CELL(0.442 ns) = 12.733 ns; Loc. = LC_X14_Y11_N1; Fanout = 1; COMB Node = 'alu:inst\|Mux2~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { alu:inst|Mux2~11 alu:inst|Mux2~12 } "NODE_NAME" } } { "alu.vhd" "" { Text "D:/alu/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.292 ns) 14.284 ns alu:inst\|Mux2~13 13 COMB LC_X14_Y9_N3 1 " "Info: 13: + IC(1.259 ns) + CELL(0.292 ns) = 14.284 ns; Loc. = LC_X14_Y9_N3; Fanout = 1; COMB Node = 'alu:inst\|Mux2~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { alu:inst|Mux2~12 alu:inst|Mux2~13 } "NODE_NAME" } } { "alu.vhd" "" { Text "D:/alu/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.114 ns) 14.820 ns alu:inst\|Mux2~19 14 COMB LC_X14_Y9_N2 1 " "Info: 14: + IC(0.422 ns) + CELL(0.114 ns) = 14.820 ns; Loc. = LC_X14_Y9_N2; Fanout = 1; COMB Node = 'alu:inst\|Mux2~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { alu:inst|Mux2~13 alu:inst|Mux2~19 } "NODE_NAME" } } { "alu.vhd" "" { Text "D:/alu/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.225 ns) + CELL(2.124 ns) 20.169 ns F\[6\] 15 PIN PIN_159 0 " "Info: 15: + IC(3.225 ns) + CELL(2.124 ns) = 20.169 ns; Loc. = PIN_159; Fanout = 0; PIN Node = 'F\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.349 ns" { alu:inst|Mux2~19 F[6] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/alu/Block1.bdf" { { 312 608 784 328 "F\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.679 ns ( 28.16 % ) " "Info: Total cell delay = 5.679 ns ( 28.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.490 ns ( 71.84 % ) " "Info: Total interconnect delay = 14.490 ns ( 71.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "20.169 ns" { 74373b:inst2|12 alu:inst|F9~226 alu:inst|Add10~41 alu:inst|Add10~39 alu:inst|Add10~37 alu:inst|Add10~35 alu:inst|Add10~33 alu:inst|Add10~28 alu:inst|Mux2~9 alu:inst|Mux2~10 alu:inst|Mux2~11 alu:inst|Mux2~12 alu:inst|Mux2~13 alu:inst|Mux2~19 F[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "20.169 ns" { 74373b:inst2|12 {} alu:inst|F9~226 {} alu:inst|Add10~41 {} alu:inst|Add10~39 {} alu:inst|Add10~37 {} alu:inst|Add10~35 {} alu:inst|Add10~33 {} alu:inst|Add10~28 {} alu:inst|Mux2~9 {} alu:inst|Mux2~10 {} alu:inst|Mux2~11 {} alu:inst|Mux2~12 {} alu:inst|Mux2~13 {} alu:inst|Mux2~19 {} F[6] {} } { 0.000ns 2.366ns 2.028ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.240ns 0.727ns 2.008ns 1.215ns 1.259ns 0.422ns 3.225ns } { 0.000ns 0.114ns 0.564ns 0.078ns 0.078ns 0.078ns 0.178ns 0.621ns 0.590ns 0.292ns 0.114ns 0.442ns 0.292ns 0.114ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.711 ns" { A0_B1 74373b:inst2|12 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.711 ns" { A0_B1 {} A0_B1~out0 {} 74373b:inst2|12 {} } { 0.000ns 0.000ns 5.944ns } { 0.000ns 1.475ns 0.292ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "20.169 ns" { 74373b:inst2|12 alu:inst|F9~226 alu:inst|Add10~41 alu:inst|Add10~39 alu:inst|Add10~37 alu:inst|Add10~35 alu:inst|Add10~33 alu:inst|Add10~28 alu:inst|Mux2~9 alu:inst|Mux2~10 alu:inst|Mux2~11 alu:inst|Mux2~12 alu:inst|Mux2~13 alu:inst|Mux2~19 F[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "20.169 ns" { 74373b:inst2|12 {} alu:inst|F9~226 {} alu:inst|Add10~41 {} alu:inst|Add10~39 {} alu:inst|Add10~37 {} alu:inst|Add10~35 {} alu:inst|Add10~33 {} alu:inst|Add10~28 {} alu:inst|Mux2~9 {} alu:inst|Mux2~10 {} alu:inst|Mux2~11 {} alu:inst|Mux2~12 {} alu:inst|Mux2~13 {} alu:inst|Mux2~19 {} F[6] {} } { 0.000ns 2.366ns 2.028ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.240ns 0.727ns 2.008ns 1.215ns 1.259ns 0.422ns 3.225ns } { 0.000ns 0.114ns 0.564ns 0.078ns 0.078ns 0.078ns 0.178ns 0.621ns 0.590ns 0.292ns 0.114ns 0.442ns 0.292ns 0.114ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CN F\[7\] 24.693 ns Longest " "Info: Longest tpd from source pin \"CN\" to destination pin \"F\[7\]\" is 24.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns CN 1 PIN PIN_239 36 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_239; Fanout = 36; PIN Node = 'CN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/alu/Block1.bdf" { { 464 -16 152 480 "CN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.801 ns) + CELL(0.564 ns) 9.840 ns alu:inst\|Add11~46 2 COMB LC_X12_Y13_N0 2 " "Info: 2: + IC(7.801 ns) + CELL(0.564 ns) = 9.840 ns; Loc. = LC_X12_Y13_N0; Fanout = 2; COMB Node = 'alu:inst\|Add11~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.365 ns" { CN alu:inst|Add11~46 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 9.918 ns alu:inst\|Add11~44 3 COMB LC_X12_Y13_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 9.918 ns; Loc. = LC_X12_Y13_N1; Fanout = 2; COMB Node = 'alu:inst\|Add11~44'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { alu:inst|Add11~46 alu:inst|Add11~44 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 9.996 ns alu:inst\|Add11~42 4 COMB LC_X12_Y13_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 9.996 ns; Loc. = LC_X12_Y13_N2; Fanout = 2; COMB Node = 'alu:inst\|Add11~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { alu:inst|Add11~44 alu:inst|Add11~42 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 10.074 ns alu:inst\|Add11~40 5 COMB LC_X12_Y13_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 10.074 ns; Loc. = LC_X12_Y13_N3; Fanout = 2; COMB Node = 'alu:inst\|Add11~40'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { alu:inst|Add11~42 alu:inst|Add11~40 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 10.252 ns alu:inst\|Add11~38 6 COMB LC_X12_Y13_N4 5 " "Info: 6: + IC(0.000 ns) + CELL(0.178 ns) = 10.252 ns; Loc. = LC_X12_Y13_N4; Fanout = 5; COMB Node = 'alu:inst\|Add11~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { alu:inst|Add11~40 alu:inst|Add11~38 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 10.873 ns alu:inst\|Add11~29 7 COMB LC_X12_Y13_N8 1 " "Info: 7: + IC(0.000 ns) + CELL(0.621 ns) = 10.873 ns; Loc. = LC_X12_Y13_N8; Fanout = 1; COMB Node = 'alu:inst\|Add11~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { alu:inst|Add11~38 alu:inst|Add11~29 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.442 ns) 12.505 ns alu:inst\|Mux1~5 8 COMB LC_X12_Y14_N3 1 " "Info: 8: + IC(1.190 ns) + CELL(0.442 ns) = 12.505 ns; Loc. = LC_X12_Y14_N3; Fanout = 1; COMB Node = 'alu:inst\|Mux1~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.632 ns" { alu:inst|Add11~29 alu:inst|Mux1~5 } "NODE_NAME" } } { "alu.vhd" "" { Text "D:/alu/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.442 ns) 13.374 ns alu:inst\|Mux1~8 9 COMB LC_X12_Y14_N2 1 " "Info: 9: + IC(0.427 ns) + CELL(0.442 ns) = 13.374 ns; Loc. = LC_X12_Y14_N2; Fanout = 1; COMB Node = 'alu:inst\|Mux1~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { alu:inst|Mux1~5 alu:inst|Mux1~8 } "NODE_NAME" } } { "alu.vhd" "" { Text "D:/alu/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.656 ns) + CELL(0.590 ns) 15.620 ns alu:inst\|Mux1~9 10 COMB LC_X11_Y9_N4 1 " "Info: 10: + IC(1.656 ns) + CELL(0.590 ns) = 15.620 ns; Loc. = LC_X11_Y9_N4; Fanout = 1; COMB Node = 'alu:inst\|Mux1~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.246 ns" { alu:inst|Mux1~8 alu:inst|Mux1~9 } "NODE_NAME" } } { "alu.vhd" "" { Text "D:/alu/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.292 ns) 16.363 ns alu:inst\|Mux1~13 11 COMB LC_X11_Y9_N9 1 " "Info: 11: + IC(0.451 ns) + CELL(0.292 ns) = 16.363 ns; Loc. = LC_X11_Y9_N9; Fanout = 1; COMB Node = 'alu:inst\|Mux1~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { alu:inst|Mux1~9 alu:inst|Mux1~13 } "NODE_NAME" } } { "alu.vhd" "" { Text "D:/alu/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.292 ns) 17.099 ns alu:inst\|Mux1~20 12 COMB LC_X11_Y9_N1 1 " "Info: 12: + IC(0.444 ns) + CELL(0.292 ns) = 17.099 ns; Loc. = LC_X11_Y9_N1; Fanout = 1; COMB Node = 'alu:inst\|Mux1~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { alu:inst|Mux1~13 alu:inst|Mux1~20 } "NODE_NAME" } } { "alu.vhd" "" { Text "D:/alu/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.442 ns) 19.070 ns alu:inst\|Mux1~26 13 COMB LC_X14_Y11_N5 1 " "Info: 13: + IC(1.529 ns) + CELL(0.442 ns) = 19.070 ns; Loc. = LC_X14_Y11_N5; Fanout = 1; COMB Node = 'alu:inst\|Mux1~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { alu:inst|Mux1~20 alu:inst|Mux1~26 } "NODE_NAME" } } { "alu.vhd" "" { Text "D:/alu/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.499 ns) + CELL(2.124 ns) 24.693 ns F\[7\] 14 PIN PIN_160 0 " "Info: 14: + IC(3.499 ns) + CELL(2.124 ns) = 24.693 ns; Loc. = PIN_160; Fanout = 0; PIN Node = 'F\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.623 ns" { alu:inst|Mux1~26 F[7] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/alu/Block1.bdf" { { 312 608 784 328 "F\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.696 ns ( 31.17 % ) " "Info: Total cell delay = 7.696 ns ( 31.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.997 ns ( 68.83 % ) " "Info: Total interconnect delay = 16.997 ns ( 68.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "24.693 ns" { CN alu:inst|Add11~46 alu:inst|Add11~44 alu:inst|Add11~42 alu:inst|Add11~40 alu:inst|Add11~38 alu:inst|Add11~29 alu:inst|Mux1~5 alu:inst|Mux1~8 alu:inst|Mux1~9 alu:inst|Mux1~13 alu:inst|Mux1~20 alu:inst|Mux1~26 F[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "24.693 ns" { CN {} CN~out0 {} alu:inst|Add11~46 {} alu:inst|Add11~44 {} alu:inst|Add11~42 {} alu:inst|Add11~40 {} alu:inst|Add11~38 {} alu:inst|Add11~29 {} alu:inst|Mux1~5 {} alu:inst|Mux1~8 {} alu:inst|Mux1~9 {} alu:inst|Mux1~13 {} alu:inst|Mux1~20 {} alu:inst|Mux1~26 {} F[7] {} } { 0.000ns 0.000ns 7.801ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.190ns 0.427ns 1.656ns 0.451ns 0.444ns 1.529ns 3.499ns } { 0.000ns 1.475ns 0.564ns 0.078ns 0.078ns 0.078ns 0.178ns 0.621ns 0.442ns 0.442ns 0.590ns 0.292ns 0.292ns 0.442ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74373b:inst2\|16 IN\[4\] A0_B1 -0.403 ns register " "Info: th for register \"74373b:inst2\|16\" (data pin = \"IN\[4\]\", clock pin = \"A0_B1\") is -0.403 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A0_B1 destination 7.741 ns + Longest register " "Info: + Longest clock path from clock \"A0_B1\" to destination register is 7.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns A0_B1 1 CLK PIN_235 16 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_235; Fanout = 16; CLK Node = 'A0_B1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0_B1 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/alu/Block1.bdf" { { 376 -192 -24 392 "A0_B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.974 ns) + CELL(0.292 ns) 7.741 ns 74373b:inst2\|16 2 REG LC_X11_Y15_N5 41 " "Info: 2: + IC(5.974 ns) + CELL(0.292 ns) = 7.741 ns; Loc. = LC_X11_Y15_N5; Fanout = 41; REG Node = '74373b:inst2\|16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.266 ns" { A0_B1 74373b:inst2|16 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.767 ns ( 22.83 % ) " "Info: Total cell delay = 1.767 ns ( 22.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.974 ns ( 77.17 % ) " "Info: Total interconnect delay = 5.974 ns ( 77.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.741 ns" { A0_B1 74373b:inst2|16 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.741 ns" { A0_B1 {} A0_B1~out0 {} 74373b:inst2|16 {} } { 0.000ns 0.000ns 5.974ns } { 0.000ns 1.475ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.144 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IN\[4\] 1 PIN PIN_6 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_6; Fanout = 2; PIN Node = 'IN\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/alu/Block1.bdf" { { 136 -288 -120 152 "IN\[7..0\]" "" } { 288 -112 16 304 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.085 ns) + CELL(0.590 ns) 8.144 ns 74373b:inst2\|16 2 REG LC_X11_Y15_N5 41 " "Info: 2: + IC(6.085 ns) + CELL(0.590 ns) = 8.144 ns; Loc. = LC_X11_Y15_N5; Fanout = 41; REG Node = '74373b:inst2\|16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.675 ns" { IN[4] 74373b:inst2|16 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.059 ns ( 25.28 % ) " "Info: Total cell delay = 2.059 ns ( 25.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.085 ns ( 74.72 % ) " "Info: Total interconnect delay = 6.085 ns ( 74.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.144 ns" { IN[4] 74373b:inst2|16 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.144 ns" { IN[4] {} IN[4]~out0 {} 74373b:inst2|16 {} } { 0.000ns 0.000ns 6.085ns } { 0.000ns 1.469ns 0.590ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.741 ns" { A0_B1 74373b:inst2|16 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.741 ns" { A0_B1 {} A0_B1~out0 {} 74373b:inst2|16 {} } { 0.000ns 0.000ns 5.974ns } { 0.000ns 1.475ns 0.292ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.144 ns" { IN[4] 74373b:inst2|16 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.144 ns" { IN[4] {} IN[4]~out0 {} 74373b:inst2|16 {} } { 0.000ns 0.000ns 6.085ns } { 0.000ns 1.469ns 0.590ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 18 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Peak virtual memory: 134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 19:07:43 2013 " "Info: Processing ended: Tue Nov 12 19:07:43 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
