parameter RESET_VALUE = 0;parameter WIDTH = 8;
module i_can_register_asyn(
input             clk,
input             rst,
input             we,
input [WIDTH-1:0] data_out,
input [WIDTH-1:0] data_in
);

assert property(@(posedge clk)              (we) |-> (data_in == data_out));

endmodule