
*** Running vivado
    with args -log waveGenerator_VIO_ILA.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source waveGenerator_VIO_ILA.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source waveGenerator_VIO_ILA.tcl -notrace
Command: link_design -top waveGenerator_VIO_ILA -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/01 - ELECTRONICA/Especializaciones/CESE/10 Circuitos Logicos Programables/Practicas/CLP/00-TP-FINAL/sintesis/Gen_Onda_VIO_ILA.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila_0_inst'
INFO: [Project 1-454] Reading design checkpoint 'c:/01 - ELECTRONICA/Especializaciones/CESE/10 Circuitos Logicos Programables/Practicas/CLP/00-TP-FINAL/sintesis/Gen_Onda_VIO_ILA.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'vio_0_inst'
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_0_inst UUID: d8923df3-e0ca-58ef-8f94-7de50e816f31 
INFO: [Chipscope 16-324] Core: vio_0_inst UUID: e7ff0c21-2432-5e10-a2c1-ded3bcfa7191 
Parsing XDC File [c:/01 - ELECTRONICA/Especializaciones/CESE/10 Circuitos Logicos Programables/Practicas/CLP/00-TP-FINAL/sintesis/Gen_Onda_VIO_ILA.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio_0_inst'
Finished Parsing XDC File [c:/01 - ELECTRONICA/Especializaciones/CESE/10 Circuitos Logicos Programables/Practicas/CLP/00-TP-FINAL/sintesis/Gen_Onda_VIO_ILA.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio_0_inst'
Parsing XDC File [c:/01 - ELECTRONICA/Especializaciones/CESE/10 Circuitos Logicos Programables/Practicas/CLP/00-TP-FINAL/sintesis/Gen_Onda_VIO_ILA.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_0_inst/U0'
Finished Parsing XDC File [c:/01 - ELECTRONICA/Especializaciones/CESE/10 Circuitos Logicos Programables/Practicas/CLP/00-TP-FINAL/sintesis/Gen_Onda_VIO_ILA.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_0_inst/U0'
Parsing XDC File [c:/01 - ELECTRONICA/Especializaciones/CESE/10 Circuitos Logicos Programables/Practicas/CLP/00-TP-FINAL/sintesis/Gen_Onda_VIO_ILA.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_0_inst/U0'
Finished Parsing XDC File [c:/01 - ELECTRONICA/Especializaciones/CESE/10 Circuitos Logicos Programables/Practicas/CLP/00-TP-FINAL/sintesis/Gen_Onda_VIO_ILA.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_0_inst/U0'
Parsing XDC File [C:/01 - ELECTRONICA/Especializaciones/CESE/10 Circuitos Logicos Programables/Practicas/CLP/00-TP-FINAL/sintesis/Gen_Onda_VIO_ILA.srcs/constrs_1/imports/fuentes/waveGenerator_ArtyZ7_10.xdc]
Finished Parsing XDC File [C:/01 - ELECTRONICA/Especializaciones/CESE/10 Circuitos Logicos Programables/Practicas/CLP/00-TP-FINAL/sintesis/Gen_Onda_VIO_ILA.srcs/constrs_1/imports/fuentes/waveGenerator_ArtyZ7_10.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 60 instances

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 659.422 ; gain = 353.582
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.833 . Memory (MB): peak = 672.457 ; gain = 13.035
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
ERROR: [Chipscope 16-302] Could not generate core for dbg_hub. Aborting IP Generation operaion. The current Vivado temporary directory path, 'C:/01 - ELECTRONICA/Especializaciones/CESE/10 Circuitos Logicos Programables/Practicas/CLP/00-TP-FINAL/sintesis/Gen_Onda_VIO_ILA.runs/impl_1/.Xil/Vivado-11828-md3hrntc', is 167 characters. Errors on the host OS will occur when trying to insert logic for debug core 'dbg_hub' when temporary directory paths exceed 146 characters. Please move this Vivado project or the Vivado working directory to a shorter path; alternately consider using the OS subst command to map part of the path to a drive letter.
  
	
Phase 1 Generate And Synthesize Debug Cores | Checksum: f3942869

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1220.152 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
opt_design failed
ERROR: [Chipscope 16-338] Implementing debug Cores failed due to earlier errors
INFO: [Common 17-206] Exiting Vivado at Mon Apr  8 19:16:37 2024...
