// Seed: 1262546532
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  supply0 id_3 = 1;
  wire id_4, id_5, id_6, id_7;
  tri1 id_8, id_9 = 1;
  final id_1 <= 1 - 1;
  assign id_6 = id_7 ? 1 : id_3;
  assign id_2 = id_1;
  tri0 id_10 = 1;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_5,
      id_9
  );
endmodule
