

================================================================
== Vitis HLS Report for 'AXIvideoAlpha2MultiPixStream_Pipeline_loop_width'
================================================================
* Date:           Mon Sep  5 13:08:58 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  5.176 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|      802|  60.000 ns|  16.040 us|    3|  802|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_width  |        1|      800|         2|          1|          1|  1 ~ 800|       yes|
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.17>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%axi_data_V = alloca i32 1"   --->   Operation 6 'alloca' 'axi_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%axi_last_V = alloca i32 1"   --->   Operation 7 'alloca' 'axi_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video1_V_dest_V, void @empty_3, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video1_V_id_V, void @empty_3, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video1_V_last_V, void @empty_3, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video1_V_user_V, void @empty_3, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %s_axis_video1_V_strb_V, void @empty_3, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %s_axis_video1_V_keep_V, void @empty_3, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_axis_video1_V_data_V, void @empty_3, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer1, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %srcLayer1Alpha, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cols_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %cols"   --->   Operation 17 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%axi_data_V_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %axi_data_V_2"   --->   Operation 18 'read' 'axi_data_V_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%axi_last_V_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axi_last_V_2"   --->   Operation 19 'read' 'axi_last_V_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sof_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof_5"   --->   Operation 20 'read' 'sof_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.61ns)   --->   "%store_ln0 = store i1 %axi_last_V_2_read, i1 %axi_last_V"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 22 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %axi_data_V_2_read, i32 %axi_data_V"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 23 [1/1] (1.61ns)   --->   "%store_ln0 = store i10 0, i10 %j"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 24 [1/1] (1.61ns)   --->   "%br_ln0 = br void %for.body10.i"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%eol = phi i1 %axi_last_V_4, void %if.end.i, i1 0, void %newFuncRoot"   --->   Operation 25 'phi' 'eol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sof = phi i1 0, void %if.end.i, i1 %sof_5_read, void %newFuncRoot"   --->   Operation 26 'phi' 'sof' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j_3 = load i10 %j" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2960->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 27 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.70ns)   --->   "%icmp_ln2960 = icmp_eq  i10 %j_3, i10 %cols_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2960->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 28 'icmp' 'icmp_ln2960' <Predicate = true> <Delay = 1.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 800, i64 0"   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.12ns)   --->   "%j_4 = add i10 %j_3, i10 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2960->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 30 'add' 'j_4' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln2960 = br i1 %icmp_ln2960, void %for.body10.split.i, void %loop_wait_for_eol.i.loopexit.exitStub" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2960->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 31 'br' 'br_ln2960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln2963 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_38" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2963->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 32 'specpipeline' 'specpipeline_ln2963' <Predicate = (!icmp_ln2960)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln2930 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2930->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 33 'specloopname' 'specloopname_ln2930' <Predicate = (!icmp_ln2960)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.97ns)   --->   "%or_ln2964 = or i1 %sof, i1 %eol" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2964->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 34 'or' 'or_ln2964' <Predicate = (!icmp_ln2960)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln2964 = br i1 %or_ln2964, void %if.else.i, void %if.end.i" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2964->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 35 'br' 'br_ln2964' <Predicate = (!icmp_ln2960)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %s_axis_video1_V_data_V, i4 %s_axis_video1_V_keep_V, i4 %s_axis_video1_V_strb_V, i1 %s_axis_video1_V_user_V, i1 %s_axis_video1_V_last_V, i1 %s_axis_video1_V_id_V, i1 %s_axis_video1_V_dest_V"   --->   Operation 36 'read' 'empty' <Predicate = (!icmp_ln2960 & !or_ln2964)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i44 %empty"   --->   Operation 37 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln2960 & !or_ln2964)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i44 %empty"   --->   Operation 38 'extractvalue' 'tmp_last_V' <Predicate = (!icmp_ln2960 & !or_ln2964)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.61ns)   --->   "%store_ln283 = store i1 %tmp_last_V, i1 %axi_last_V"   --->   Operation 39 'store' 'store_ln283' <Predicate = (!icmp_ln2960 & !or_ln2964)> <Delay = 1.61>
ST_1 : Operation 40 [1/1] (1.61ns)   --->   "%store_ln283 = store i32 %tmp_data_V, i32 %axi_data_V"   --->   Operation 40 'store' 'store_ln283' <Predicate = (!icmp_ln2960 & !or_ln2964)> <Delay = 1.61>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 41 'br' 'br_ln0' <Predicate = (!icmp_ln2960 & !or_ln2964)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.61ns)   --->   "%store_ln2960 = store i10 %j_4, i10 %j" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2960->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 42 'store' 'store_ln2960' <Predicate = (!icmp_ln2960)> <Delay = 1.61>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln2960 = br void %for.body10.i" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2960->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 43 'br' 'br_ln2960' <Predicate = (!icmp_ln2960)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%axi_data_V_load = load i32 %axi_data_V"   --->   Operation 52 'load' 'axi_data_V_load' <Predicate = (icmp_ln2960)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %eol_out, i1 %eol"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln2960)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %axi_data_V_3_out, i32 %axi_data_V_load"   --->   Operation 54 'write' 'write_ln0' <Predicate = (icmp_ln2960)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln2960)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.90>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%axi_data_V_4 = load i32 %axi_data_V" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 44 'load' 'axi_data_V_4' <Predicate = (!icmp_ln2960)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%axi_last_V_4 = load i1 %axi_last_V"   --->   Operation 45 'load' 'axi_last_V_4' <Predicate = (!icmp_ln2960)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_6_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %axi_data_V_4, i32 16, i32 23"   --->   Operation 46 'partselect' 'tmp_6_i' <Predicate = (!icmp_ln2960)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%pix_alpha_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %axi_data_V_4, i32 24, i32 31"   --->   Operation 47 'partselect' 'pix_alpha_V' <Predicate = (!icmp_ln2960)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i32 %axi_data_V_4" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'trunc' 'trunc_ln174' <Predicate = (!icmp_ln2960)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln174, i8 %tmp_6_i" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 49 'bitconcatenate' 'p_s' <Predicate = (!icmp_ln2960)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (3.90ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %srcLayer1, i24 %p_s" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 50 'write' 'write_ln174' <Predicate = (!icmp_ln2960)> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 51 [1/1] (3.67ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %srcLayer1Alpha, i8 %pix_alpha_V" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 51 'write' 'write_ln174' <Predicate = (!icmp_ln2960)> <Delay = 3.67> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 16> <FIFO>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sof_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axi_last_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axi_data_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ srcLayer1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ srcLayer1Alpha]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_axis_video1_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video1_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video1_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video1_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video1_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video1_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video1_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ eol_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ axi_data_V_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 010]
axi_data_V            (alloca           ) [ 011]
axi_last_V            (alloca           ) [ 011]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
cols_read             (read             ) [ 000]
axi_data_V_2_read     (read             ) [ 000]
axi_last_V_2_read     (read             ) [ 000]
sof_5_read            (read             ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
eol                   (phi              ) [ 010]
sof                   (phi              ) [ 010]
j_3                   (load             ) [ 000]
icmp_ln2960           (icmp             ) [ 011]
speclooptripcount_ln0 (speclooptripcount) [ 000]
j_4                   (add              ) [ 000]
br_ln2960             (br               ) [ 000]
specpipeline_ln2963   (specpipeline     ) [ 000]
specloopname_ln2930   (specloopname     ) [ 000]
or_ln2964             (or               ) [ 010]
br_ln2964             (br               ) [ 000]
empty                 (read             ) [ 000]
tmp_data_V            (extractvalue     ) [ 000]
tmp_last_V            (extractvalue     ) [ 000]
store_ln283           (store            ) [ 000]
store_ln283           (store            ) [ 000]
br_ln0                (br               ) [ 000]
store_ln2960          (store            ) [ 000]
br_ln2960             (br               ) [ 010]
axi_data_V_4          (load             ) [ 000]
axi_last_V_4          (load             ) [ 010]
tmp_6_i               (partselect       ) [ 000]
pix_alpha_V           (partselect       ) [ 000]
trunc_ln174           (trunc            ) [ 000]
p_s                   (bitconcatenate   ) [ 000]
write_ln174           (write            ) [ 000]
write_ln174           (write            ) [ 000]
axi_data_V_load       (load             ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sof_5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sof_5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="axi_last_V_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_last_V_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="axi_data_V_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_data_V_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cols">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="srcLayer1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcLayer1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="srcLayer1Alpha">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcLayer1Alpha"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_axis_video1_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video1_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s_axis_video1_V_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video1_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s_axis_video1_V_strb_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video1_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s_axis_video1_V_user_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video1_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s_axis_video1_V_last_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video1_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s_axis_video1_V_id_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video1_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="s_axis_video1_V_dest_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video1_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="eol_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eol_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="axi_data_V_3_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_data_V_3_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="j_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="axi_data_V_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_data_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="axi_last_V_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_last_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="cols_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="10" slack="0"/>
<pin id="108" dir="0" index="1" bw="10" slack="0"/>
<pin id="109" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="axi_data_V_2_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axi_data_V_2_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="axi_last_V_2_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axi_last_V_2_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sof_5_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sof_5_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="empty_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="44" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="0" index="3" bw="4" slack="0"/>
<pin id="135" dir="0" index="4" bw="1" slack="0"/>
<pin id="136" dir="0" index="5" bw="1" slack="0"/>
<pin id="137" dir="0" index="6" bw="1" slack="0"/>
<pin id="138" dir="0" index="7" bw="1" slack="0"/>
<pin id="139" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln174_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="24" slack="0"/>
<pin id="151" dir="0" index="2" bw="24" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="write_ln174_write_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="0"/>
<pin id="158" dir="0" index="2" bw="8" slack="0"/>
<pin id="159" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="write_ln0_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="write_ln0_write_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="32" slack="0"/>
<pin id="173" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="176" class="1005" name="eol_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="178" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="eol (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="eol_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol/1 "/>
</bind>
</comp>

<comp id="187" class="1005" name="sof_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="189" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sof (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="sof_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sof/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln0_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln0_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln0_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="10" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="j_3_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln2960_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="10" slack="0"/>
<pin id="218" dir="0" index="1" bw="10" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2960/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="j_4_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="or_ln2964_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln2964/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_data_V_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="44" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_last_V_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="44" slack="0"/>
<pin id="240" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln283_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln283/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln283_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln283/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln2960_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="10" slack="0"/>
<pin id="254" dir="0" index="1" bw="10" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2960/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="axi_data_V_4_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data_V_4/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="axi_last_V_4_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_last_V_4/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_6_i_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="6" slack="0"/>
<pin id="267" dir="0" index="3" bw="6" slack="0"/>
<pin id="268" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6_i/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="pix_alpha_V_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="6" slack="0"/>
<pin id="277" dir="0" index="3" bw="6" slack="0"/>
<pin id="278" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pix_alpha_V/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="trunc_ln174_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln174/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_s_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="24" slack="0"/>
<pin id="290" dir="0" index="1" bw="16" slack="0"/>
<pin id="291" dir="0" index="2" bw="8" slack="0"/>
<pin id="292" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="axi_data_V_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data_V_load/1 "/>
</bind>
</comp>

<comp id="301" class="1005" name="j_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="0"/>
<pin id="303" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="308" class="1005" name="axi_data_V_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="axi_data_V "/>
</bind>
</comp>

<comp id="316" class="1005" name="axi_last_V_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="axi_last_V "/>
</bind>
</comp>

<comp id="323" class="1005" name="icmp_ln2960_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln2960 "/>
</bind>
</comp>

<comp id="330" class="1005" name="axi_last_V_4_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="46" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="48" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="50" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="50" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="140"><net_src comp="72" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="130" pin=4"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="130" pin=5"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="130" pin=6"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="130" pin=7"/></net>

<net id="153"><net_src comp="86" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="88" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="90" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="92" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="185"><net_src comp="54" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="186"><net_src comp="179" pin="4"/><net_sink comp="162" pin=2"/></net>

<net id="196"><net_src comp="54" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="124" pin="2"/><net_sink comp="190" pin=2"/></net>

<net id="202"><net_src comp="118" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="112" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="52" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="220"><net_src comp="213" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="106" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="213" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="64" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="190" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="179" pin="4"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="130" pin="8"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="130" pin="8"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="234" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="222" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="269"><net_src comp="74" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="257" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="76" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="78" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="279"><net_src comp="74" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="257" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="80" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="82" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="283"><net_src comp="273" pin="4"/><net_sink comp="155" pin=2"/></net>

<net id="287"><net_src comp="257" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="84" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="263" pin="4"/><net_sink comp="288" pin=2"/></net>

<net id="296"><net_src comp="288" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="300"><net_src comp="297" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="304"><net_src comp="94" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="307"><net_src comp="301" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="311"><net_src comp="98" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="315"><net_src comp="308" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="319"><net_src comp="102" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="326"><net_src comp="216" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="260" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="179" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: srcLayer1 | {2 }
	Port: srcLayer1Alpha | {2 }
	Port: eol_out | {1 }
	Port: axi_data_V_3_out | {1 }
 - Input state : 
	Port: AXIvideoAlpha2MultiPixStream_Pipeline_loop_width : sof_5 | {1 }
	Port: AXIvideoAlpha2MultiPixStream_Pipeline_loop_width : axi_last_V_2 | {1 }
	Port: AXIvideoAlpha2MultiPixStream_Pipeline_loop_width : axi_data_V_2 | {1 }
	Port: AXIvideoAlpha2MultiPixStream_Pipeline_loop_width : cols | {1 }
	Port: AXIvideoAlpha2MultiPixStream_Pipeline_loop_width : s_axis_video1_V_data_V | {1 }
	Port: AXIvideoAlpha2MultiPixStream_Pipeline_loop_width : s_axis_video1_V_keep_V | {1 }
	Port: AXIvideoAlpha2MultiPixStream_Pipeline_loop_width : s_axis_video1_V_strb_V | {1 }
	Port: AXIvideoAlpha2MultiPixStream_Pipeline_loop_width : s_axis_video1_V_user_V | {1 }
	Port: AXIvideoAlpha2MultiPixStream_Pipeline_loop_width : s_axis_video1_V_last_V | {1 }
	Port: AXIvideoAlpha2MultiPixStream_Pipeline_loop_width : s_axis_video1_V_id_V | {1 }
	Port: AXIvideoAlpha2MultiPixStream_Pipeline_loop_width : s_axis_video1_V_dest_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		eol : 1
		sof : 1
		j_3 : 1
		icmp_ln2960 : 2
		j_4 : 2
		br_ln2960 : 3
		or_ln2964 : 2
		br_ln2964 : 2
		store_ln283 : 1
		store_ln283 : 1
		store_ln2960 : 3
		axi_data_V_load : 1
		write_ln0 : 2
		write_ln0 : 2
	State 2
		tmp_6_i : 1
		pix_alpha_V : 1
		trunc_ln174 : 1
		p_s : 2
		write_ln174 : 3
		write_ln174 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   |           j_4_fu_222          |    0    |    17   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln2960_fu_216      |    0    |    11   |
|----------|-------------------------------|---------|---------|
|    or    |        or_ln2964_fu_228       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |     cols_read_read_fu_106     |    0    |    0    |
|          | axi_data_V_2_read_read_fu_112 |    0    |    0    |
|   read   | axi_last_V_2_read_read_fu_118 |    0    |    0    |
|          |     sof_5_read_read_fu_124    |    0    |    0    |
|          |       empty_read_fu_130       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |    write_ln174_write_fu_148   |    0    |    0    |
|   write  |    write_ln174_write_fu_155   |    0    |    0    |
|          |     write_ln0_write_fu_162    |    0    |    0    |
|          |     write_ln0_write_fu_169    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|extractvalue|       tmp_data_V_fu_234       |    0    |    0    |
|          |       tmp_last_V_fu_238       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|         tmp_6_i_fu_263        |    0    |    0    |
|          |       pix_alpha_V_fu_273      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln174_fu_284      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|           p_s_fu_288          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    30   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| axi_data_V_reg_308 |   32   |
|axi_last_V_4_reg_330|    1   |
| axi_last_V_reg_316 |    1   |
|     eol_reg_176    |    1   |
| icmp_ln2960_reg_323|    1   |
|      j_reg_301     |   10   |
|     sof_reg_187    |    1   |
+--------------------+--------+
|        Total       |   47   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   30   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   47   |    -   |
+-----------+--------+--------+
|   Total   |   47   |   30   |
+-----------+--------+--------+
