Analysis & Synthesis Status : Successful - Sun Jun 02 12:17:38 2013
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : relogio
Top-level Entity Name : relogio
Family : Stratix III
Logic utilization : N/A
    Combinational ALUTs : 180
    Memory ALUTs : 0
    Dedicated logic registers : 7
Total registers : 7
Total pins : 46
Total virtual pins : 0
Total block memory bits : 0
DSP block 18-bit elements : 0
Total PLLs : 0
Total DLLs : 0
