/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  reg [8:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [25:0] celloutsig_0_14z;
  reg [2:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire [17:0] celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  reg [4:0] celloutsig_0_19z;
  reg [9:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire [11:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [18:0] celloutsig_1_0z;
  wire [20:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [16:0] celloutsig_1_15z;
  wire [5:0] celloutsig_1_17z;
  wire [18:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [25:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~in_data[133];
  assign celloutsig_0_4z = ~in_data[43];
  assign celloutsig_0_6z = ~celloutsig_0_5z;
  assign celloutsig_1_1z = in_data[173] | ~(celloutsig_1_0z[13]);
  assign celloutsig_0_5z = celloutsig_0_3z[2] | ~(celloutsig_0_0z);
  assign celloutsig_0_35z = celloutsig_0_28z | ~(celloutsig_0_19z[4]);
  assign celloutsig_1_12z = celloutsig_1_4z | celloutsig_1_0z[9];
  assign celloutsig_1_5z = celloutsig_1_0z[17:2] / { 1'h1, in_data[119:105] };
  assign celloutsig_1_6z = celloutsig_1_0z[15:3] / { 1'h1, in_data[166:156], celloutsig_1_3z };
  assign celloutsig_1_8z = { celloutsig_1_5z[6:2], celloutsig_1_2z, celloutsig_1_1z } / { 1'h1, celloutsig_1_5z[5:0] };
  assign celloutsig_1_11z = { celloutsig_1_9z[23:21], celloutsig_1_1z } / { 1'h1, celloutsig_1_0z[1:0], in_data[96] };
  assign celloutsig_1_19z = { celloutsig_1_15z[11:4], celloutsig_1_2z, celloutsig_1_3z } / { 1'h1, celloutsig_1_7z };
  assign celloutsig_1_3z = { in_data[144:142], celloutsig_1_2z } && in_data[160:157];
  assign celloutsig_1_4z = in_data[114:102] && in_data[183:171];
  assign celloutsig_1_14z = celloutsig_1_8z[2:0] && celloutsig_1_6z[7:5];
  assign celloutsig_0_28z = { celloutsig_0_12z[5:0], celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_6z } && { celloutsig_0_18z[7:6], celloutsig_0_26z, celloutsig_0_16z };
  assign celloutsig_1_15z = { celloutsig_1_10z[19:4], celloutsig_1_14z } % { 1'h1, celloutsig_1_0z[14:8], celloutsig_1_7z };
  assign celloutsig_1_18z = { celloutsig_1_5z[14:0], celloutsig_1_11z } % { 1'h1, celloutsig_1_17z[4:0], celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_14z = in_data[75:50] % { 1'h1, celloutsig_0_10z[3:0], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_25z = celloutsig_0_10z % { 1'h1, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_34z = { celloutsig_0_25z[3:2], celloutsig_0_1z } % { 1'h1, celloutsig_0_17z[10:0] };
  assign celloutsig_1_9z = ~ { in_data[170:146], celloutsig_1_4z };
  assign celloutsig_1_10z = ~ { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_17z = ~ { celloutsig_0_14z[25:9], celloutsig_0_5z };
  assign celloutsig_0_18z = ~ celloutsig_0_1z;
  assign celloutsig_0_2z = ~ celloutsig_0_1z[5:3];
  assign celloutsig_0_26z = ~ { celloutsig_0_14z[23], celloutsig_0_2z };
  assign celloutsig_0_3z = ~ in_data[88:86];
  assign celloutsig_1_0z = ~ in_data[185:167];
  assign celloutsig_0_0z = | in_data[39:37];
  assign celloutsig_1_13z = | { celloutsig_1_12z, celloutsig_1_9z[13:2] };
  assign celloutsig_0_9z = | celloutsig_0_8z[5:1];
  assign celloutsig_0_16z = { celloutsig_0_13z[5:4], celloutsig_0_15z } >> { celloutsig_0_10z[4:1], celloutsig_0_5z };
  assign celloutsig_1_7z = celloutsig_1_6z[9:1] - celloutsig_1_5z[15:7];
  assign celloutsig_1_17z = { celloutsig_1_15z[13:9], celloutsig_1_4z } - { celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_14z };
  assign celloutsig_0_10z = { celloutsig_0_3z[1:0], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_9z } - { celloutsig_0_8z[2:0], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_13z = { celloutsig_0_5z, celloutsig_0_8z } - { celloutsig_0_1z[6:1], celloutsig_0_9z };
  always_latch
    if (clkin_data[0]) celloutsig_0_8z = 6'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_8z = { in_data[52:50], celloutsig_0_3z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_1z = 10'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_1z = { in_data[90:82], celloutsig_0_0z };
  always_latch
    if (clkin_data[0]) celloutsig_0_12z = 9'h000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_12z = { celloutsig_0_1z[9:2], celloutsig_0_9z };
  always_latch
    if (clkin_data[0]) celloutsig_0_15z = 3'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_15z = celloutsig_0_10z[2:0];
  always_latch
    if (!clkin_data[0]) celloutsig_0_19z = 5'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_19z = { celloutsig_0_16z[4:1], celloutsig_0_9z };
  assign { out_data[146:128], out_data[105:96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
