
---------- Begin Simulation Statistics ----------
final_tick                               2541830554500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 214091                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744064                       # Number of bytes of host memory used
host_op_rate                                   214089                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.61                       # Real time elapsed on the host
host_tick_rate                              602767392                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198439                       # Number of instructions simulated
sim_ops                                       4198439                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011821                       # Number of seconds simulated
sim_ticks                                 11820709500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.624886                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377340                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               845582                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2431                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74506                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            803463                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53047                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278373                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225326                       # Number of indirect misses.
system.cpu.branchPred.lookups                  975223                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63859                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26672                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198439                       # Number of instructions committed
system.cpu.committedOps                       4198439                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.627752                       # CPI: cycles per instruction
system.cpu.discardedOps                        188528                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607941                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1452535                       # DTB hits
system.cpu.dtb.data_misses                       7709                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406028                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849401                       # DTB read hits
system.cpu.dtb.read_misses                       6918                       # DTB read misses
system.cpu.dtb.write_accesses                  201913                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      603134                       # DTB write hits
system.cpu.dtb.write_misses                       791                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18037                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3374012                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1026952                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658795                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16736247                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177691                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  953860                       # ITB accesses
system.cpu.itb.fetch_acv                          883                       # ITB acv
system.cpu.itb.fetch_hits                      947348                       # ITB hits
system.cpu.itb.fetch_misses                      6512                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4216     69.35%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.06% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.11% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.74%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6079                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14422                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2433     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2679     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5129                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2420     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2420     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4857                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10911861500     92.28%     92.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9110500      0.08%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17541000      0.15%     92.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               886304000      7.50%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11824817000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994657                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903322                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946968                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7987358500     67.55%     67.55% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3837458500     32.45%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23627774                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85456      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542826     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839944     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593050     14.13%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104835      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198439                       # Class of committed instruction
system.cpu.quiesceCycles                        13645                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6891527                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          439                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155614                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312831                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22765455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22765455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22765455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22765455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116745.923077                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116745.923077                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116745.923077                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116745.923077                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13002489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13002489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13002489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13002489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66679.430769                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66679.430769                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66679.430769                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66679.430769                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22415958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22415958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116749.781250                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116749.781250                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12802992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12802992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66682.250000                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66682.250000                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.267757                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539415276000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.267757                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204235                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204235                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128126                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34841                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86580                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34170                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               18                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29011                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29011                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87170                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40849                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11115904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11115904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6689344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6689777                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17816945                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               67                       # Total snoops (count)
system.membus.snoopTraffic                       4288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157447                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002801                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052850                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157006     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     441      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157447                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820696537                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375766500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462171500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5574784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4470784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10045568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5574784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5574784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34841                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34841                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471611624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378216215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849827838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471611624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471611624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188637070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188637070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188637070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471611624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378216215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038464908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77193.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000130085750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7326                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7326                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406537                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111732                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156962                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121200                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156962                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121200                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10425                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2188                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5711                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2010812750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732685000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4758381500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13722.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32472.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103880                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80282                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156962                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121200                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81358                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.858625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.356264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.615862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34433     42.32%     42.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24194     29.74%     72.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9952     12.23%     84.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4655      5.72%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2371      2.91%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1389      1.71%     94.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          955      1.17%     95.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          595      0.73%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2814      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81358                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.001229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.384631                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.806051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1305     17.81%     17.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5538     75.59%     93.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           297      4.05%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            87      1.19%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            39      0.53%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            15      0.20%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           18      0.25%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.10%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7326                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.241742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.225937                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.750233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6553     89.45%     89.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               79      1.08%     90.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              466      6.36%     96.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              161      2.20%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               60      0.82%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7326                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9378368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  667200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7615168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10045568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7756800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11820704500                       # Total gap between requests
system.mem_ctrls.avgGap                      42495.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4940352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4438016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7615168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417940395.202166140079                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375444130.489798426628                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644222582.409287691116                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87106                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69856                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121200                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2515937500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2242444000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290388218500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28883.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32100.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2395942.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313910100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166835790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559825980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308856960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5167117260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        187896000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7637465610                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.108900                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    436328000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10989701500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267014580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141917820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486448200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312255180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5120477010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        227172000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7488308310                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.490596                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    538974250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10887055250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1003455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11813509500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1626966                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1626966                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1626966                       # number of overall hits
system.cpu.icache.overall_hits::total         1626966                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87171                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87171                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87171                       # number of overall misses
system.cpu.icache.overall_misses::total         87171                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5367589000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5367589000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5367589000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5367589000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1714137                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1714137                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1714137                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1714137                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050854                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050854                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050854                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050854                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61575.397781                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61575.397781                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61575.397781                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61575.397781                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86580                       # number of writebacks
system.cpu.icache.writebacks::total             86580                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87171                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87171                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87171                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87171                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5280419000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5280419000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5280419000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5280419000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050854                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050854                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050854                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050854                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60575.409253                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60575.409253                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60575.409253                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60575.409253                       # average overall mshr miss latency
system.cpu.icache.replacements                  86580                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1626966                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1626966                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87171                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87171                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5367589000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5367589000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1714137                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1714137                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050854                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050854                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61575.397781                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61575.397781                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87171                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87171                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5280419000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5280419000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050854                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050854                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60575.409253                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60575.409253                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.803989                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1650406                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86658                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.045051                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.803989                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995711                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995711                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3515444                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3515444                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1313382                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1313382                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1313382                       # number of overall hits
system.cpu.dcache.overall_hits::total         1313382                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105673                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105673                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105673                       # number of overall misses
system.cpu.dcache.overall_misses::total        105673                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6773407500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6773407500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6773407500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6773407500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1419055                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1419055                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1419055                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1419055                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074467                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074467                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074467                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074467                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64097.806441                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64097.806441                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64097.806441                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64097.806441                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34665                       # number of writebacks
system.cpu.dcache.writebacks::total             34665                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36698                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36698                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36698                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36698                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68975                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68975                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68975                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68975                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4388225000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4388225000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4388225000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4388225000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048606                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048606                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048606                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048606                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63620.514679                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63620.514679                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63620.514679                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63620.514679                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68832                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782062                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782062                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49174                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49174                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3286099000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3286099000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831236                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831236                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059158                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059158                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66825.944605                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66825.944605                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9226                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9226                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39948                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39948                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2660799500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2660799500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048059                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048059                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66606.576049                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66606.576049                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531320                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531320                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56499                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56499                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3487308500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3487308500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587819                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587819                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096116                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096116                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61723.366785                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61723.366785                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29027                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29027                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1727425500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1727425500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049381                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049381                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59510.989768                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59510.989768                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10286                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10286                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     65204000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     65204000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080458                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080458                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72448.888889                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72448.888889                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     64304000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     64304000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080458                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080458                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71448.888889                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71448.888889                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541830554500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.452059                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1374962                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68832                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.975622                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.452059                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2952574                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2952574                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2625381342500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 288422                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745088                       # Number of bytes of host memory used
host_op_rate                                   288422                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   204.52                       # Real time elapsed on the host
host_tick_rate                              397510369                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58987196                       # Number of instructions simulated
sim_ops                                      58987196                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081298                       # Number of seconds simulated
sim_ticks                                 81297728000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             63.951113                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5675307                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8874446                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1113                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            539625                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           7877037                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             192706                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          631175                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           438469                       # Number of indirect misses.
system.cpu.branchPred.lookups                10076581                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  392115                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        39317                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54047393                       # Number of instructions committed
system.cpu.committedOps                      54047393                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.006304                       # CPI: cycles per instruction
system.cpu.discardedOps                        946912                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15094418                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15620672                       # DTB hits
system.cpu.dtb.data_misses                       1546                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10626671                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     10941800                       # DTB read hits
system.cpu.dtb.read_misses                       1299                       # DTB read misses
system.cpu.dtb.write_accesses                 4467747                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4678872                       # DTB write hits
system.cpu.dtb.write_misses                       247                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123502                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           38072147                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          11378813                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4861772                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        89422962                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.332634                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                18040166                       # ITB accesses
system.cpu.itb.fetch_acv                          128                       # ITB acv
system.cpu.itb.fetch_hits                    18039044                       # ITB hits
system.cpu.itb.fetch_misses                      1122                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4937      9.68%      9.96% # number of callpals executed
system.cpu.kern.callpal::rdps                     298      0.58%     10.54% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.54% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.54% # number of callpals executed
system.cpu.kern.callpal::rti                      392      0.77%     11.31% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.53% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.54% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.46%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  50986                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52630                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1913     35.11%     35.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.68%     35.79% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      83      1.52%     37.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3416     62.69%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5449                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1911     48.48%     48.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.94%     49.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       83      2.11%     51.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1911     48.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3942                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              78601448500     96.68%     96.68% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                63472000      0.08%     96.76% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                92547500      0.11%     96.87% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2543059500      3.13%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          81300527500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998955                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.559426                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.723435                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 349                      
system.cpu.kern.mode_good::user                   349                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               523                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 349                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.667304                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.800459                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6482165500      7.97%      7.97% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          74818362000     92.03%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        162482887                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897361      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37601767     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28369      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10605539     19.62%     91.14% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4549351      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                84759      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54047393                       # Class of committed instruction
system.cpu.quiesceCycles                       112569                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        73059925                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1301916                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2603734                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1838571630                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1838571630                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1838571630                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1838571630                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117902.502886                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117902.502886                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117902.502886                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117902.502886                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1057996339                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1057996339                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1057996339                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1057996339                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67846.372900                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67846.372900                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67846.372900                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67846.372900                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4850475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4850475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115487.500000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115487.500000                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2750475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2750475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65487.500000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65487.500000                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1833721155                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1833721155                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117909.024884                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117909.024884                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1055245864                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1055245864                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67852.743313                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67852.743313                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1274924                       # Transaction distribution
system.membus.trans_dist::WriteReq                735                       # Transaction distribution
system.membus.trans_dist::WriteResp               735                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31521                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1255218                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15076                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12134                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12134                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1255219                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18944                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           33                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3765656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3765656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        93086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        96078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3892922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    160667968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    160667968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3027                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3008320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3011347                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164674643                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               75                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1303356                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000115                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010727                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1303206     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     150      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1303356                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2585500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7879020483                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy             270972                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          169246000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6414507750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       80334016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1986304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           82320320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     80334016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      80334016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2017344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2017344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1255219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           31036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1286255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31521                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31521                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         988145893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24432466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1012578359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    988145893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        988145893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24814273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24814273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24814273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        988145893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         24432466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1037392632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    979357.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    468486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000087390750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56158                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56158                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2220236                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             926833                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1286255                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1286701                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1286255                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1286701                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 787371                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                307344                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            139230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            157092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            278161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             44894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            391903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            143444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4528                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6109221000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2494420000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15463296000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12245.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30995.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        59                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   395946                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  876524                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1286255                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1286701                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  489726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  52178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  59713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  56900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  56459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  68388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  55912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  55973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  56499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  56274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  56175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  56230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  56225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  56236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  56361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  56380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    164                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       205767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    459.782181                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   320.930508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.162246                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        31892     15.50%     15.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        37984     18.46%     33.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25898     12.59%     46.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22154     10.77%     57.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20657     10.04%     67.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18508      8.99%     76.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11512      5.59%     81.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5658      2.75%     84.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        31504     15.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       205767                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56158                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.883436                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.271180                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          50619     90.14%     90.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5362      9.55%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           131      0.23%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            23      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             7      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56158                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.439225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.369244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.592583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            27386     48.77%     48.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1751      3.12%     51.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10011     17.83%     69.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10575     18.83%     88.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5787     10.30%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              279      0.50%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              141      0.25%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               84      0.15%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               59      0.11%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               36      0.06%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               20      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               11      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                8      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56158                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31928576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50391744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                62678528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                82320320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             82348864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       392.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       770.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1012.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1012.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81297728000                       # Total gap between requests
system.mem_ctrls.avgGap                      31597.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     29983104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1945472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     62678528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 368806173.771547496319                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23930213.646314937621                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 770975149.514633417130                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1255219                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        31036                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1286701                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14431306250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1031989750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1979994482250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11497.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33251.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1538814.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            241289160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            128225460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           391850340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          276325920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6417456240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6554859780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25699867680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39709874580                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.449992                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  66751012250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2714660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11835627250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1228151400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            652762770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3170524140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4836225600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6417456240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36378437970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        585290400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        53268848520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        655.231700                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1222488500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2714660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  77364321500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16287                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16287                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2992                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3027                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998691                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               357000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2257000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81216630                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1172000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              915500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               95500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     83490788000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17323388                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17323388                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17323388                       # number of overall hits
system.cpu.icache.overall_hits::total        17323388                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1255219                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1255219                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1255219                       # number of overall misses
system.cpu.icache.overall_misses::total       1255219                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  48712846000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  48712846000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  48712846000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  48712846000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     18578607                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18578607                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     18578607                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18578607                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.067563                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.067563                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.067563                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.067563                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38808.244617                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38808.244617                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38808.244617                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38808.244617                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1255218                       # number of writebacks
system.cpu.icache.writebacks::total           1255218                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1255219                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1255219                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1255219                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1255219                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  47457627000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  47457627000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  47457627000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47457627000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.067563                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.067563                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.067563                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.067563                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37808.244617                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37808.244617                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37808.244617                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37808.244617                       # average overall mshr miss latency
system.cpu.icache.replacements                1255218                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17323388                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17323388                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1255219                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1255219                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  48712846000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  48712846000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     18578607                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18578607                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.067563                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.067563                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38808.244617                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38808.244617                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1255219                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1255219                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  47457627000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  47457627000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.067563                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.067563                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37808.244617                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37808.244617                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999863                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18578950                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1255218                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.801373                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999863                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          282                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          38412433                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         38412433                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15477540                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15477540                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15477540                       # number of overall hits
system.cpu.dcache.overall_hits::total        15477540                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41887                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41887                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41887                       # number of overall misses
system.cpu.dcache.overall_misses::total         41887                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2719229000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2719229000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2719229000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2719229000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15519427                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15519427                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15519427                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15519427                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002699                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002699                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002699                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002699                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64918.208513                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64918.208513                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64918.208513                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64918.208513                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15969                       # number of writebacks
system.cpu.dcache.writebacks::total             15969                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11221                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11221                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11221                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11221                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30666                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30666                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30666                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30666                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1496                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1496                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1982760500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1982760500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1982760500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1982760500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149802500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149802500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001976                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001976                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001976                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001976                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64656.639275                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64656.639275                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64656.639275                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64656.639275                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 100135.360963                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 100135.360963                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  31003                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10862992                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10862992                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1395179000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1395179000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10883267                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10883267                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001863                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001863                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68812.774353                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68812.774353                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1753                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1753                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18522                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18522                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1259941000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1259941000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149802500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149802500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001702                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001702                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68024.025483                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68024.025483                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196849.540079                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196849.540079                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4614548                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4614548                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21612                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21612                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1324050000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1324050000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4636160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4636160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004662                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004662                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61264.575236                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61264.575236                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9468                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9468                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12144                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12144                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          735                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          735                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    722819500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    722819500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002619                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002619                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59520.709816                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59520.709816                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13867                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13867                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          383                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          383                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     30329000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     30329000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026877                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026877                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79187.989556                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79187.989556                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          381                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          381                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     29585500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     29585500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026737                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026737                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77652.230971                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77652.230971                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14098                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14098                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14098                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14098                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83550788000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.938750                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15527425                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31036                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            500.303680                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.938750                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          959                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31126586                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31126586                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2967545744500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 255350                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745088                       # Number of bytes of host memory used
host_op_rate                                   255350                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1570.30                       # Real time elapsed on the host
host_tick_rate                              217897935                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   400974727                       # Number of instructions simulated
sim_ops                                     400974727                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.342164                       # Number of seconds simulated
sim_ticks                                342164402000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             18.408689                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                16913637                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             91878552                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            2858458                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5573888                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          84783100                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            9618954                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        57264324                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         47645370                       # Number of indirect misses.
system.cpu.branchPred.lookups               104533370                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 7468216                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1283294                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   341987531                       # Number of instructions committed
system.cpu.committedOps                     341987531                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.001034                       # CPI: cycles per instruction
system.cpu.discardedOps                      30934656                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 34664319                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    113232189                       # DTB hits
system.cpu.dtb.data_misses                     159588                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 24891379                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     68277381                       # DTB read hits
system.cpu.dtb.read_misses                     159577                       # DTB read misses
system.cpu.dtb.write_accesses                 9772940                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    44954808                       # DTB write hits
system.cpu.dtb.write_misses                        11                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            55495068                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          285274639                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          80569450                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         67689935                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        47552419                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.499742                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               120387209                       # ITB accesses
system.cpu.itb.fetch_acv                       761991                       # ITB acv
system.cpu.itb.fetch_hits                   120387150                       # ITB hits
system.cpu.itb.fetch_misses                        59                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                962546     32.48%     32.48% # number of callpals executed
system.cpu.kern.callpal::rdps                     704      0.02%     32.51% # number of callpals executed
system.cpu.kern.callpal::rti                   957355     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys               956999     32.30%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               85465      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                2963077                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    2963519                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                   958428     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     350      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  961473     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              1920251                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    958428     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      350      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   958428     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               1917206                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             276669059000     80.86%     80.86% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               222043500      0.06%     80.92% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             65273227500     19.08%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         342164330000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996833                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998414                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel              957244                      
system.cpu.kern.mode_good::user                957244                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel            957363                       # number of protection mode switches
system.cpu.kern.mode_switch::user              957244                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999876                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999938                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       158043577000     46.19%     46.19% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         184120753000     53.81%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        684328804                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            15423705      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               149969767     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3211      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              28800417      8.42%     56.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               3689466      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4116004      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11064897      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                753334      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               161384      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               47297669     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              38511084     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          17453724      5.10%     92.76% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          6444381      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             18298488      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                341987531                       # Class of committed instruction
system.cpu.tickCycles                       636776385                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       620982                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1241966                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             605961                       # Transaction distribution
system.membus.trans_dist::WriteReq                350                       # Transaction distribution
system.membus.trans_dist::WriteResp               350                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17145                       # Transaction distribution
system.membus.trans_dist::WritebackClean       509716                       # Transaction distribution
system.membus.trans_dist::CleanEvict            94122                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15022                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15022                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         509716                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         96245                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1529148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1529148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       333801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       334501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1863649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     65243648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     65243648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      8218368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      8221168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                73464816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            621333                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001794                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  621331    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              621333                       # Request fanout histogram
system.membus.reqLayer0.occupancy              875000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3475395500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          601620500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2557415500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       32621824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7121088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39742912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     32621824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      32621824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1097280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1097280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          509716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          111267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              620983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        17145                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17145                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          95339620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          20811890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             116151510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     95339620                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         95339620                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3206879                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3206879                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3206879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         95339620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         20811890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            119358390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     48126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     23892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    107132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001954038500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2878                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2878                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              872931                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              45294                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      620983                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     526860                       # Number of write requests accepted
system.mem_ctrls.readBursts                    620983                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   526860                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 489959                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                478734                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1457                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2101275000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  655120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4557975000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16037.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34787.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    39109                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   33871                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 29.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                620983                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               526860                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  102776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   28179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       106185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    107.988435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.814849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   102.069726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        79132     74.52%     74.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16336     15.38%     89.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7427      6.99%     96.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1793      1.69%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          752      0.71%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          294      0.28%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          164      0.15%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          124      0.12%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          163      0.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       106185                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.528492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.557408                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.146424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            804     27.94%     27.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           982     34.12%     62.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           157      5.46%     67.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           183      6.36%     73.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           195      6.78%     80.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           151      5.25%     85.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           88      3.06%     88.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           79      2.74%     91.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           59      2.05%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           60      2.08%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           42      1.46%     97.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           30      1.04%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           19      0.66%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           17      0.59%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           11      0.38%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2878                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.723767                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.690120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.085083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1916     66.57%     66.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               70      2.43%     69.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              717     24.91%     93.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              123      4.27%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               50      1.74%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2878                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8385536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                31357376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3080384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39742912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33719040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    116.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  342164356000                       # Total gap between requests
system.mem_ctrls.avgGap                     298093.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1529088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      6856448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3080384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4468869.324401549064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 20038460.926744800061                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9002643.121244389564                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       509716                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       111267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       526860                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    806653500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3751321500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8476950541250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1582.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33714.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16089569.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    40.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            478172940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            254177715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           535292940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          161846100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27010354800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      52527060660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      87157816320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       168124721475                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        491.356554                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 226015863000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11425700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 104722839000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            279916560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            148794360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           400218420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           89397720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27010354800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      37763133270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      99590597280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       165282412410                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        483.049702                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 258532516000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11425700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  72206186000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 350                       # Transaction distribution
system.iobus.trans_dist::WriteResp                350                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          700                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          700                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     700                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               875000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              350000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    342164402000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    153242347                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        153242347                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    153242347                       # number of overall hits
system.cpu.icache.overall_hits::total       153242347                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       509715                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         509715                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       509715                       # number of overall misses
system.cpu.icache.overall_misses::total        509715                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  12430231000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12430231000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12430231000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12430231000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    153752062                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    153752062                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    153752062                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    153752062                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003315                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003315                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003315                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003315                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24386.629783                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24386.629783                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24386.629783                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24386.629783                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       509716                       # number of writebacks
system.cpu.icache.writebacks::total            509716                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       509715                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       509715                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       509715                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       509715                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  11920515000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11920515000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  11920515000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11920515000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003315                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003315                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003315                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003315                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23386.627821                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23386.627821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23386.627821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23386.627821                       # average overall mshr miss latency
system.cpu.icache.replacements                 509716                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    153242347                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       153242347                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       509715                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        509715                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12430231000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12430231000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    153752062                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    153752062                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003315                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003315                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24386.629783                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24386.629783                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       509715                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       509715                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  11920515000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11920515000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003315                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003315                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23386.627821                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23386.627821                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           153780657                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            510228                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            301.395958                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          453                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         308013840                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        308013840                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    110956627                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        110956627                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    110956627                       # number of overall hits
system.cpu.dcache.overall_hits::total       110956627                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       115203                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         115203                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       115203                       # number of overall misses
system.cpu.dcache.overall_misses::total        115203                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7496363500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7496363500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7496363500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7496363500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    111071830                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    111071830                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    111071830                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    111071830                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001037                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001037                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001037                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001037                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65070.905272                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65070.905272                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65070.905272                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65070.905272                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17145                       # number of writebacks
system.cpu.dcache.writebacks::total             17145                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4149                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4149                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4149                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4149                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       111054                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       111054                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       111054                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       111054                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          350                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          350                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7254832500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7254832500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7254832500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7254832500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001000                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001000                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001000                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65327.070614                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65327.070614                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65327.070614                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65327.070614                       # average overall mshr miss latency
system.cpu.dcache.replacements                 111267                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     66980960                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        66980960                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        96079                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         96079                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6526783500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6526783500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     67077039                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     67077039                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001432                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001432                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67931.426222                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67931.426222                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           47                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        96032                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        96032                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6426868500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6426868500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001432                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001432                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66924.238795                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66924.238795                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     43975667                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       43975667                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19124                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19124                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    969580000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    969580000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     43994791                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     43994791                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000435                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000435                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50699.644426                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50699.644426                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4102                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4102                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15022                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15022                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          350                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          350                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    827964000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    827964000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55116.762082                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55116.762082                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2039                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2039                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          213                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          213                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     16569000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     16569000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.094583                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.094583                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77788.732394                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77788.732394                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          213                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          213                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     16356000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     16356000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.094583                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.094583                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76788.732394                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76788.732394                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2252                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2252                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2252                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2252                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 342164402000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           111110595                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            112291                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            989.487982                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          637                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         222263935                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        222263935                       # Number of data accesses

---------- End Simulation Statistics   ----------
