
BRICK6_CUBE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001abec  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a84  0801ae8c  0801ae8c  0001be8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801b910  0801b910  0001c910  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801b918  0801b918  0001c918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801b91c  0801b91c  0001c91c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001e0  24000000  0801b920  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000161a8  240001e0  0801bb00  0001d1e0  2**5
                  ALLOC
  8 .ram_d1       00002000  240163a0  0801bb00  0001d3a0  2**5
                  ALLOC
  9 ._user_heap_stack 00000600  240183a0  0801bb00  0001d3a0  2**0
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  0001d1e0  2**0
                  CONTENTS, READONLY
 11 .debug_info   0003c5e9  00000000  00000000  0001d20e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00008dcc  00000000  00000000  000597f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002840  00000000  00000000  000625c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001eb2  00000000  00000000  00064e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00043407  00000000  00000000  00066cba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0004038c  00000000  00000000  000aa0c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0016f928  00000000  00000000  000ea44d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  00259d75  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000a9bc  00000000  00000000  00259db8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000070  00000000  00000000  00264774  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001e0 	.word	0x240001e0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801ae74 	.word	0x0801ae74

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001e4 	.word	0x240001e4
 80002dc:	0801ae74 	.word	0x0801ae74

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr

080002f4 <strlen>:
 80002f4:	4603      	mov	r3, r0
 80002f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	d1fb      	bne.n	80002f6 <strlen+0x2>
 80002fe:	1a18      	subs	r0, r3, r0
 8000300:	3801      	subs	r0, #1
 8000302:	4770      	bx	lr
	...

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <USBD_MIDI_GetState>:
  *         Get MIDI State
  * @param  pdev: device instance
  * @retval usb state  (MIDI_IDLE, MIDI_BUSY)
  */
uint8_t USBD_MIDI_GetState(USBD_HandleTypeDef  *pdev)
{
 80006dc:	b480      	push	{r7}
 80006de:	b083      	sub	sp, #12
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
  return ((USBD_MIDI_HandleTypeDef *)pdev->pClassData)->state;
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80006ea:	7b1b      	ldrb	r3, [r3, #12]
}
 80006ec:	4618      	mov	r0, r3
 80006ee:	370c      	adds	r7, #12
 80006f0:	46bd      	mov	sp, r7
 80006f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f6:	4770      	bx	lr

080006f8 <USBD_MIDI_SendPackets>:
  * @retval status
  */
uint8_t USBD_MIDI_SendPackets(USBD_HandleTypeDef  *pdev, 
                                 uint8_t *data,
                                 uint16_t len)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b086      	sub	sp, #24
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	60f8      	str	r0, [r7, #12]
 8000700:	60b9      	str	r1, [r7, #8]
 8000702:	4613      	mov	r3, r2
 8000704:	80fb      	strh	r3, [r7, #6]
  USBD_MIDI_HandleTypeDef *hmidi = pdev->pClassData;
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800070c:	617b      	str	r3, [r7, #20]
  
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000714:	b2db      	uxtb	r3, r3
 8000716:	2b03      	cmp	r3, #3
 8000718:	d10c      	bne.n	8000734 <USBD_MIDI_SendPackets+0x3c>
  {
    if(hmidi->state == MIDI_IDLE)
 800071a:	697b      	ldr	r3, [r7, #20]
 800071c:	7b1b      	ldrb	r3, [r3, #12]
 800071e:	2b00      	cmp	r3, #0
 8000720:	d108      	bne.n	8000734 <USBD_MIDI_SendPackets+0x3c>
    {
      hmidi->state = MIDI_BUSY;
 8000722:	697b      	ldr	r3, [r7, #20]
 8000724:	2201      	movs	r2, #1
 8000726:	731a      	strb	r2, [r3, #12]
      USBD_LL_Transmit(pdev, MIDI_EPIN_ADDR, data, len);
 8000728:	88fb      	ldrh	r3, [r7, #6]
 800072a:	68ba      	ldr	r2, [r7, #8]
 800072c:	2181      	movs	r1, #129	@ 0x81
 800072e:	68f8      	ldr	r0, [r7, #12]
 8000730:	f003 fd57 	bl	80041e2 <USBD_LL_Transmit>
    }
  }
  return USBD_OK;
 8000734:	2300      	movs	r3, #0
}
 8000736:	4618      	mov	r0, r3
 8000738:	3718      	adds	r7, #24
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}

0800073e <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800073e:	b580      	push	{r7, lr}
 8000740:	b086      	sub	sp, #24
 8000742:	af00      	add	r7, sp, #0
 8000744:	60f8      	str	r0, [r7, #12]
 8000746:	60b9      	str	r1, [r7, #8]
 8000748:	4613      	mov	r3, r2
 800074a:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	2b00      	cmp	r3, #0
 8000750:	d101      	bne.n	8000756 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8000752:	2303      	movs	r3, #3
 8000754:	e01f      	b.n	8000796 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	2200      	movs	r2, #0
 800075a:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	2200      	movs	r2, #0
 8000762:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8000766:	68fb      	ldr	r3, [r7, #12]
 8000768:	2200      	movs	r2, #0
 800076a:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800076e:	68bb      	ldr	r3, [r7, #8]
 8000770:	2b00      	cmp	r3, #0
 8000772:	d003      	beq.n	800077c <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	68ba      	ldr	r2, [r7, #8]
 8000778:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	2201      	movs	r2, #1
 8000780:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	79fa      	ldrb	r2, [r7, #7]
 8000788:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800078a:	68f8      	ldr	r0, [r7, #12]
 800078c:	f003 fbf0 	bl	8003f70 <USBD_LL_Init>
 8000790:	4603      	mov	r3, r0
 8000792:	75fb      	strb	r3, [r7, #23]

  return ret;
 8000794:	7dfb      	ldrb	r3, [r7, #23]
}
 8000796:	4618      	mov	r0, r3
 8000798:	3718      	adds	r7, #24
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}

0800079e <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800079e:	b580      	push	{r7, lr}
 80007a0:	b084      	sub	sp, #16
 80007a2:	af00      	add	r7, sp, #0
 80007a4:	6078      	str	r0, [r7, #4]
 80007a6:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80007a8:	2300      	movs	r3, #0
 80007aa:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80007ac:	683b      	ldr	r3, [r7, #0]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d101      	bne.n	80007b6 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80007b2:	2303      	movs	r3, #3
 80007b4:	e025      	b.n	8000802 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	683a      	ldr	r2, [r7, #0]
 80007ba:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	32ae      	adds	r2, #174	@ 0xae
 80007c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80007cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d00f      	beq.n	80007f2 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	32ae      	adds	r2, #174	@ 0xae
 80007dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80007e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007e2:	f107 020e 	add.w	r2, r7, #14
 80007e6:	4610      	mov	r0, r2
 80007e8:	4798      	blx	r3
 80007ea:	4602      	mov	r2, r0
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80007f8:	1c5a      	adds	r2, r3, #1
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8000800:	2300      	movs	r3, #0
}
 8000802:	4618      	mov	r0, r3
 8000804:	3710      	adds	r7, #16
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}

0800080a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800080a:	b580      	push	{r7, lr}
 800080c:	b082      	sub	sp, #8
 800080e:	af00      	add	r7, sp, #0
 8000810:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8000812:	6878      	ldr	r0, [r7, #4]
 8000814:	f003 fbfc 	bl	8004010 <USBD_LL_Start>
 8000818:	4603      	mov	r3, r0
}
 800081a:	4618      	mov	r0, r3
 800081c:	3708      	adds	r7, #8
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}

08000822 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8000822:	b480      	push	{r7}
 8000824:	b083      	sub	sp, #12
 8000826:	af00      	add	r7, sp, #0
 8000828:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800082a:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800082c:	4618      	mov	r0, r3
 800082e:	370c      	adds	r7, #12
 8000830:	46bd      	mov	sp, r7
 8000832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000836:	4770      	bx	lr

08000838 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b084      	sub	sp, #16
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
 8000840:	460b      	mov	r3, r1
 8000842:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8000844:	2300      	movs	r3, #0
 8000846:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800084e:	2b00      	cmp	r3, #0
 8000850:	d009      	beq.n	8000866 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	78fa      	ldrb	r2, [r7, #3]
 800085c:	4611      	mov	r1, r2
 800085e:	6878      	ldr	r0, [r7, #4]
 8000860:	4798      	blx	r3
 8000862:	4603      	mov	r3, r0
 8000864:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8000866:	7bfb      	ldrb	r3, [r7, #15]
}
 8000868:	4618      	mov	r0, r3
 800086a:	3710      	adds	r7, #16
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}

08000870 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b084      	sub	sp, #16
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
 8000878:	460b      	mov	r3, r1
 800087a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800087c:	2300      	movs	r3, #0
 800087e:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000886:	685b      	ldr	r3, [r3, #4]
 8000888:	78fa      	ldrb	r2, [r7, #3]
 800088a:	4611      	mov	r1, r2
 800088c:	6878      	ldr	r0, [r7, #4]
 800088e:	4798      	blx	r3
 8000890:	4603      	mov	r3, r0
 8000892:	2b00      	cmp	r3, #0
 8000894:	d001      	beq.n	800089a <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8000896:	2303      	movs	r3, #3
 8000898:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800089a:	7bfb      	ldrb	r3, [r7, #15]
}
 800089c:	4618      	mov	r0, r3
 800089e:	3710      	adds	r7, #16
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}

080008a4 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b084      	sub	sp, #16
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
 80008ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80008b4:	6839      	ldr	r1, [r7, #0]
 80008b6:	4618      	mov	r0, r3
 80008b8:	f001 f8e3 	bl	8001a82 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	2201      	movs	r2, #1
 80008c0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80008ca:	461a      	mov	r2, r3
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80008d8:	f003 031f 	and.w	r3, r3, #31
 80008dc:	2b02      	cmp	r3, #2
 80008de:	d01a      	beq.n	8000916 <USBD_LL_SetupStage+0x72>
 80008e0:	2b02      	cmp	r3, #2
 80008e2:	d822      	bhi.n	800092a <USBD_LL_SetupStage+0x86>
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d002      	beq.n	80008ee <USBD_LL_SetupStage+0x4a>
 80008e8:	2b01      	cmp	r3, #1
 80008ea:	d00a      	beq.n	8000902 <USBD_LL_SetupStage+0x5e>
 80008ec:	e01d      	b.n	800092a <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80008f4:	4619      	mov	r1, r3
 80008f6:	6878      	ldr	r0, [r7, #4]
 80008f8:	f000 fb10 	bl	8000f1c <USBD_StdDevReq>
 80008fc:	4603      	mov	r3, r0
 80008fe:	73fb      	strb	r3, [r7, #15]
      break;
 8000900:	e020      	b.n	8000944 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8000908:	4619      	mov	r1, r3
 800090a:	6878      	ldr	r0, [r7, #4]
 800090c:	f000 fb78 	bl	8001000 <USBD_StdItfReq>
 8000910:	4603      	mov	r3, r0
 8000912:	73fb      	strb	r3, [r7, #15]
      break;
 8000914:	e016      	b.n	8000944 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800091c:	4619      	mov	r1, r3
 800091e:	6878      	ldr	r0, [r7, #4]
 8000920:	f000 fbda 	bl	80010d8 <USBD_StdEPReq>
 8000924:	4603      	mov	r3, r0
 8000926:	73fb      	strb	r3, [r7, #15]
      break;
 8000928:	e00c      	b.n	8000944 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8000930:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000934:	b2db      	uxtb	r3, r3
 8000936:	4619      	mov	r1, r3
 8000938:	6878      	ldr	r0, [r7, #4]
 800093a:	f003 fbc9 	bl	80040d0 <USBD_LL_StallEP>
 800093e:	4603      	mov	r3, r0
 8000940:	73fb      	strb	r3, [r7, #15]
      break;
 8000942:	bf00      	nop
  }

  return ret;
 8000944:	7bfb      	ldrb	r3, [r7, #15]
}
 8000946:	4618      	mov	r0, r3
 8000948:	3710      	adds	r7, #16
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}

0800094e <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800094e:	b580      	push	{r7, lr}
 8000950:	b086      	sub	sp, #24
 8000952:	af00      	add	r7, sp, #0
 8000954:	60f8      	str	r0, [r7, #12]
 8000956:	460b      	mov	r3, r1
 8000958:	607a      	str	r2, [r7, #4]
 800095a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800095c:	2300      	movs	r3, #0
 800095e:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8000960:	7afb      	ldrb	r3, [r7, #11]
 8000962:	2b00      	cmp	r3, #0
 8000964:	d16e      	bne.n	8000a44 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800096c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8000974:	2b03      	cmp	r3, #3
 8000976:	f040 8098 	bne.w	8000aaa <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800097a:	693b      	ldr	r3, [r7, #16]
 800097c:	689a      	ldr	r2, [r3, #8]
 800097e:	693b      	ldr	r3, [r7, #16]
 8000980:	68db      	ldr	r3, [r3, #12]
 8000982:	429a      	cmp	r2, r3
 8000984:	d913      	bls.n	80009ae <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8000986:	693b      	ldr	r3, [r7, #16]
 8000988:	689a      	ldr	r2, [r3, #8]
 800098a:	693b      	ldr	r3, [r7, #16]
 800098c:	68db      	ldr	r3, [r3, #12]
 800098e:	1ad2      	subs	r2, r2, r3
 8000990:	693b      	ldr	r3, [r7, #16]
 8000992:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8000994:	693b      	ldr	r3, [r7, #16]
 8000996:	68da      	ldr	r2, [r3, #12]
 8000998:	693b      	ldr	r3, [r7, #16]
 800099a:	689b      	ldr	r3, [r3, #8]
 800099c:	4293      	cmp	r3, r2
 800099e:	bf28      	it	cs
 80009a0:	4613      	movcs	r3, r2
 80009a2:	461a      	mov	r2, r3
 80009a4:	6879      	ldr	r1, [r7, #4]
 80009a6:	68f8      	ldr	r0, [r7, #12]
 80009a8:	f001 f94e 	bl	8001c48 <USBD_CtlContinueRx>
 80009ac:	e07d      	b.n	8000aaa <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80009b4:	f003 031f 	and.w	r3, r3, #31
 80009b8:	2b02      	cmp	r3, #2
 80009ba:	d014      	beq.n	80009e6 <USBD_LL_DataOutStage+0x98>
 80009bc:	2b02      	cmp	r3, #2
 80009be:	d81d      	bhi.n	80009fc <USBD_LL_DataOutStage+0xae>
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d002      	beq.n	80009ca <USBD_LL_DataOutStage+0x7c>
 80009c4:	2b01      	cmp	r3, #1
 80009c6:	d003      	beq.n	80009d0 <USBD_LL_DataOutStage+0x82>
 80009c8:	e018      	b.n	80009fc <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80009ca:	2300      	movs	r3, #0
 80009cc:	75bb      	strb	r3, [r7, #22]
            break;
 80009ce:	e018      	b.n	8000a02 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80009d6:	b2db      	uxtb	r3, r3
 80009d8:	4619      	mov	r1, r3
 80009da:	68f8      	ldr	r0, [r7, #12]
 80009dc:	f000 fa64 	bl	8000ea8 <USBD_CoreFindIF>
 80009e0:	4603      	mov	r3, r0
 80009e2:	75bb      	strb	r3, [r7, #22]
            break;
 80009e4:	e00d      	b.n	8000a02 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80009e6:	68fb      	ldr	r3, [r7, #12]
 80009e8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80009ec:	b2db      	uxtb	r3, r3
 80009ee:	4619      	mov	r1, r3
 80009f0:	68f8      	ldr	r0, [r7, #12]
 80009f2:	f000 fa66 	bl	8000ec2 <USBD_CoreFindEP>
 80009f6:	4603      	mov	r3, r0
 80009f8:	75bb      	strb	r3, [r7, #22]
            break;
 80009fa:	e002      	b.n	8000a02 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80009fc:	2300      	movs	r3, #0
 80009fe:	75bb      	strb	r3, [r7, #22]
            break;
 8000a00:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8000a02:	7dbb      	ldrb	r3, [r7, #22]
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d119      	bne.n	8000a3c <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000a0e:	b2db      	uxtb	r3, r3
 8000a10:	2b03      	cmp	r3, #3
 8000a12:	d113      	bne.n	8000a3c <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8000a14:	7dba      	ldrb	r2, [r7, #22]
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	32ae      	adds	r2, #174	@ 0xae
 8000a1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a1e:	691b      	ldr	r3, [r3, #16]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d00b      	beq.n	8000a3c <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8000a24:	7dba      	ldrb	r2, [r7, #22]
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8000a2c:	7dba      	ldrb	r2, [r7, #22]
 8000a2e:	68fb      	ldr	r3, [r7, #12]
 8000a30:	32ae      	adds	r2, #174	@ 0xae
 8000a32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a36:	691b      	ldr	r3, [r3, #16]
 8000a38:	68f8      	ldr	r0, [r7, #12]
 8000a3a:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8000a3c:	68f8      	ldr	r0, [r7, #12]
 8000a3e:	f001 f914 	bl	8001c6a <USBD_CtlSendStatus>
 8000a42:	e032      	b.n	8000aaa <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8000a44:	7afb      	ldrb	r3, [r7, #11]
 8000a46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000a4a:	b2db      	uxtb	r3, r3
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	68f8      	ldr	r0, [r7, #12]
 8000a50:	f000 fa37 	bl	8000ec2 <USBD_CoreFindEP>
 8000a54:	4603      	mov	r3, r0
 8000a56:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8000a58:	7dbb      	ldrb	r3, [r7, #22]
 8000a5a:	2bff      	cmp	r3, #255	@ 0xff
 8000a5c:	d025      	beq.n	8000aaa <USBD_LL_DataOutStage+0x15c>
 8000a5e:	7dbb      	ldrb	r3, [r7, #22]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d122      	bne.n	8000aaa <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000a6a:	b2db      	uxtb	r3, r3
 8000a6c:	2b03      	cmp	r3, #3
 8000a6e:	d117      	bne.n	8000aa0 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8000a70:	7dba      	ldrb	r2, [r7, #22]
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	32ae      	adds	r2, #174	@ 0xae
 8000a76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a7a:	699b      	ldr	r3, [r3, #24]
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d00f      	beq.n	8000aa0 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8000a80:	7dba      	ldrb	r2, [r7, #22]
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8000a88:	7dba      	ldrb	r2, [r7, #22]
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	32ae      	adds	r2, #174	@ 0xae
 8000a8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a92:	699b      	ldr	r3, [r3, #24]
 8000a94:	7afa      	ldrb	r2, [r7, #11]
 8000a96:	4611      	mov	r1, r2
 8000a98:	68f8      	ldr	r0, [r7, #12]
 8000a9a:	4798      	blx	r3
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8000aa0:	7dfb      	ldrb	r3, [r7, #23]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8000aa6:	7dfb      	ldrb	r3, [r7, #23]
 8000aa8:	e000      	b.n	8000aac <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8000aaa:	2300      	movs	r3, #0
}
 8000aac:	4618      	mov	r0, r3
 8000aae:	3718      	adds	r7, #24
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}

08000ab4 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b086      	sub	sp, #24
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	60f8      	str	r0, [r7, #12]
 8000abc:	460b      	mov	r3, r1
 8000abe:	607a      	str	r2, [r7, #4]
 8000ac0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8000ac2:	7afb      	ldrb	r3, [r7, #11]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d16f      	bne.n	8000ba8 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	3314      	adds	r3, #20
 8000acc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8000ad4:	2b02      	cmp	r3, #2
 8000ad6:	d15a      	bne.n	8000b8e <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8000ad8:	693b      	ldr	r3, [r7, #16]
 8000ada:	689a      	ldr	r2, [r3, #8]
 8000adc:	693b      	ldr	r3, [r7, #16]
 8000ade:	68db      	ldr	r3, [r3, #12]
 8000ae0:	429a      	cmp	r2, r3
 8000ae2:	d914      	bls.n	8000b0e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8000ae4:	693b      	ldr	r3, [r7, #16]
 8000ae6:	689a      	ldr	r2, [r3, #8]
 8000ae8:	693b      	ldr	r3, [r7, #16]
 8000aea:	68db      	ldr	r3, [r3, #12]
 8000aec:	1ad2      	subs	r2, r2, r3
 8000aee:	693b      	ldr	r3, [r7, #16]
 8000af0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8000af2:	693b      	ldr	r3, [r7, #16]
 8000af4:	689b      	ldr	r3, [r3, #8]
 8000af6:	461a      	mov	r2, r3
 8000af8:	6879      	ldr	r1, [r7, #4]
 8000afa:	68f8      	ldr	r0, [r7, #12]
 8000afc:	f001 f893 	bl	8001c26 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8000b00:	2300      	movs	r3, #0
 8000b02:	2200      	movs	r2, #0
 8000b04:	2100      	movs	r1, #0
 8000b06:	68f8      	ldr	r0, [r7, #12]
 8000b08:	f003 fb8c 	bl	8004224 <USBD_LL_PrepareReceive>
 8000b0c:	e03f      	b.n	8000b8e <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8000b0e:	693b      	ldr	r3, [r7, #16]
 8000b10:	68da      	ldr	r2, [r3, #12]
 8000b12:	693b      	ldr	r3, [r7, #16]
 8000b14:	689b      	ldr	r3, [r3, #8]
 8000b16:	429a      	cmp	r2, r3
 8000b18:	d11c      	bne.n	8000b54 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8000b1a:	693b      	ldr	r3, [r7, #16]
 8000b1c:	685a      	ldr	r2, [r3, #4]
 8000b1e:	693b      	ldr	r3, [r7, #16]
 8000b20:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8000b22:	429a      	cmp	r2, r3
 8000b24:	d316      	bcc.n	8000b54 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8000b26:	693b      	ldr	r3, [r7, #16]
 8000b28:	685a      	ldr	r2, [r3, #4]
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8000b30:	429a      	cmp	r2, r3
 8000b32:	d20f      	bcs.n	8000b54 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8000b34:	2200      	movs	r2, #0
 8000b36:	2100      	movs	r1, #0
 8000b38:	68f8      	ldr	r0, [r7, #12]
 8000b3a:	f001 f874 	bl	8001c26 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	2200      	movs	r2, #0
 8000b42:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8000b46:	2300      	movs	r3, #0
 8000b48:	2200      	movs	r2, #0
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	68f8      	ldr	r0, [r7, #12]
 8000b4e:	f003 fb69 	bl	8004224 <USBD_LL_PrepareReceive>
 8000b52:	e01c      	b.n	8000b8e <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000b5a:	b2db      	uxtb	r3, r3
 8000b5c:	2b03      	cmp	r3, #3
 8000b5e:	d10f      	bne.n	8000b80 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000b66:	68db      	ldr	r3, [r3, #12]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d009      	beq.n	8000b80 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	2200      	movs	r2, #0
 8000b70:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000b7a:	68db      	ldr	r3, [r3, #12]
 8000b7c:	68f8      	ldr	r0, [r7, #12]
 8000b7e:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8000b80:	2180      	movs	r1, #128	@ 0x80
 8000b82:	68f8      	ldr	r0, [r7, #12]
 8000b84:	f003 faa4 	bl	80040d0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8000b88:	68f8      	ldr	r0, [r7, #12]
 8000b8a:	f001 f881 	bl	8001c90 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d03a      	beq.n	8000c0e <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8000b98:	68f8      	ldr	r0, [r7, #12]
 8000b9a:	f7ff fe42 	bl	8000822 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8000b9e:	68fb      	ldr	r3, [r7, #12]
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8000ba6:	e032      	b.n	8000c0e <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8000ba8:	7afb      	ldrb	r3, [r7, #11]
 8000baa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000bae:	b2db      	uxtb	r3, r3
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	68f8      	ldr	r0, [r7, #12]
 8000bb4:	f000 f985 	bl	8000ec2 <USBD_CoreFindEP>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8000bbc:	7dfb      	ldrb	r3, [r7, #23]
 8000bbe:	2bff      	cmp	r3, #255	@ 0xff
 8000bc0:	d025      	beq.n	8000c0e <USBD_LL_DataInStage+0x15a>
 8000bc2:	7dfb      	ldrb	r3, [r7, #23]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d122      	bne.n	8000c0e <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000bce:	b2db      	uxtb	r3, r3
 8000bd0:	2b03      	cmp	r3, #3
 8000bd2:	d11c      	bne.n	8000c0e <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8000bd4:	7dfa      	ldrb	r2, [r7, #23]
 8000bd6:	68fb      	ldr	r3, [r7, #12]
 8000bd8:	32ae      	adds	r2, #174	@ 0xae
 8000bda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bde:	695b      	ldr	r3, [r3, #20]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d014      	beq.n	8000c0e <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8000be4:	7dfa      	ldrb	r2, [r7, #23]
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8000bec:	7dfa      	ldrb	r2, [r7, #23]
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	32ae      	adds	r2, #174	@ 0xae
 8000bf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bf6:	695b      	ldr	r3, [r3, #20]
 8000bf8:	7afa      	ldrb	r2, [r7, #11]
 8000bfa:	4611      	mov	r1, r2
 8000bfc:	68f8      	ldr	r0, [r7, #12]
 8000bfe:	4798      	blx	r3
 8000c00:	4603      	mov	r3, r0
 8000c02:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8000c04:	7dbb      	ldrb	r3, [r7, #22]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8000c0a:	7dbb      	ldrb	r3, [r7, #22]
 8000c0c:	e000      	b.n	8000c10 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8000c0e:	2300      	movs	r3, #0
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	3718      	adds	r7, #24
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}

08000c18 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b084      	sub	sp, #16
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8000c20:	2300      	movs	r3, #0
 8000c22:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	2201      	movs	r2, #1
 8000c28:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2200      	movs	r2, #0
 8000c30:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	2200      	movs	r2, #0
 8000c38:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	2200      	movs	r2, #0
 8000c46:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d014      	beq.n	8000c7e <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d00e      	beq.n	8000c7e <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000c66:	685b      	ldr	r3, [r3, #4]
 8000c68:	687a      	ldr	r2, [r7, #4]
 8000c6a:	6852      	ldr	r2, [r2, #4]
 8000c6c:	b2d2      	uxtb	r2, r2
 8000c6e:	4611      	mov	r1, r2
 8000c70:	6878      	ldr	r0, [r7, #4]
 8000c72:	4798      	blx	r3
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d001      	beq.n	8000c7e <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8000c7a:	2303      	movs	r3, #3
 8000c7c:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8000c7e:	2340      	movs	r3, #64	@ 0x40
 8000c80:	2200      	movs	r2, #0
 8000c82:	2100      	movs	r1, #0
 8000c84:	6878      	ldr	r0, [r7, #4]
 8000c86:	f003 f9de 	bl	8004046 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2240      	movs	r2, #64	@ 0x40
 8000c96:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8000c9a:	2340      	movs	r3, #64	@ 0x40
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	2180      	movs	r1, #128	@ 0x80
 8000ca0:	6878      	ldr	r0, [r7, #4]
 8000ca2:	f003 f9d0 	bl	8004046 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	2201      	movs	r2, #1
 8000caa:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2240      	movs	r2, #64	@ 0x40
 8000cb0:	621a      	str	r2, [r3, #32]

  return ret;
 8000cb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	3710      	adds	r7, #16
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}

08000cbc <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b083      	sub	sp, #12
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
 8000cc4:	460b      	mov	r3, r1
 8000cc6:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	78fa      	ldrb	r2, [r7, #3]
 8000ccc:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8000cce:	2300      	movs	r3, #0
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	370c      	adds	r7, #12
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cda:	4770      	bx	lr

08000cdc <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b083      	sub	sp, #12
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	2b04      	cmp	r3, #4
 8000cee:	d006      	beq.n	8000cfe <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000cf6:	b2da      	uxtb	r2, r3
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	2204      	movs	r2, #4
 8000d02:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8000d06:	2300      	movs	r3, #0
}
 8000d08:	4618      	mov	r0, r3
 8000d0a:	370c      	adds	r7, #12
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr

08000d14 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8000d14:	b480      	push	{r7}
 8000d16:	b083      	sub	sp, #12
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000d22:	b2db      	uxtb	r3, r3
 8000d24:	2b04      	cmp	r3, #4
 8000d26:	d106      	bne.n	8000d36 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8000d2e:	b2da      	uxtb	r2, r3
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8000d36:	2300      	movs	r3, #0
}
 8000d38:	4618      	mov	r0, r3
 8000d3a:	370c      	adds	r7, #12
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d42:	4770      	bx	lr

08000d44 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000d52:	b2db      	uxtb	r3, r3
 8000d54:	2b03      	cmp	r3, #3
 8000d56:	d110      	bne.n	8000d7a <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d00b      	beq.n	8000d7a <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000d68:	69db      	ldr	r3, [r3, #28]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d005      	beq.n	8000d7a <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000d74:	69db      	ldr	r3, [r3, #28]
 8000d76:	6878      	ldr	r0, [r7, #4]
 8000d78:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8000d7a:	2300      	movs	r3, #0
}
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	3708      	adds	r7, #8
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}

08000d84 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
 8000d8c:	460b      	mov	r3, r1
 8000d8e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	32ae      	adds	r2, #174	@ 0xae
 8000d9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d101      	bne.n	8000da6 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8000da2:	2303      	movs	r3, #3
 8000da4:	e01c      	b.n	8000de0 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	2b03      	cmp	r3, #3
 8000db0:	d115      	bne.n	8000dde <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	32ae      	adds	r2, #174	@ 0xae
 8000dbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dc0:	6a1b      	ldr	r3, [r3, #32]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d00b      	beq.n	8000dde <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	32ae      	adds	r2, #174	@ 0xae
 8000dd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dd4:	6a1b      	ldr	r3, [r3, #32]
 8000dd6:	78fa      	ldrb	r2, [r7, #3]
 8000dd8:	4611      	mov	r1, r2
 8000dda:	6878      	ldr	r0, [r7, #4]
 8000ddc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8000dde:	2300      	movs	r3, #0
}
 8000de0:	4618      	mov	r0, r3
 8000de2:	3708      	adds	r7, #8
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}

08000de8 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
 8000df0:	460b      	mov	r3, r1
 8000df2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	32ae      	adds	r2, #174	@ 0xae
 8000dfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d101      	bne.n	8000e0a <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8000e06:	2303      	movs	r3, #3
 8000e08:	e01c      	b.n	8000e44 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000e10:	b2db      	uxtb	r3, r3
 8000e12:	2b03      	cmp	r3, #3
 8000e14:	d115      	bne.n	8000e42 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	32ae      	adds	r2, #174	@ 0xae
 8000e20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d00b      	beq.n	8000e42 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	32ae      	adds	r2, #174	@ 0xae
 8000e34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e3a:	78fa      	ldrb	r2, [r7, #3]
 8000e3c:	4611      	mov	r1, r2
 8000e3e:	6878      	ldr	r0, [r7, #4]
 8000e40:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8000e42:	2300      	movs	r3, #0
}
 8000e44:	4618      	mov	r0, r3
 8000e46:	3708      	adds	r7, #8
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}

08000e4c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8000e54:	2300      	movs	r3, #0
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	370c      	adds	r7, #12
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr

08000e62 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8000e62:	b580      	push	{r7, lr}
 8000e64:	b084      	sub	sp, #16
 8000e66:	af00      	add	r7, sp, #0
 8000e68:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	2201      	movs	r2, #1
 8000e72:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d00e      	beq.n	8000e9e <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	687a      	ldr	r2, [r7, #4]
 8000e8a:	6852      	ldr	r2, [r2, #4]
 8000e8c:	b2d2      	uxtb	r2, r2
 8000e8e:	4611      	mov	r1, r2
 8000e90:	6878      	ldr	r0, [r7, #4]
 8000e92:	4798      	blx	r3
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8000e9a:	2303      	movs	r3, #3
 8000e9c:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8000e9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	3710      	adds	r7, #16
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}

08000ea8 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b083      	sub	sp, #12
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
 8000eb0:	460b      	mov	r3, r1
 8000eb2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8000eb4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	370c      	adds	r7, #12
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr

08000ec2 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8000ec2:	b480      	push	{r7}
 8000ec4:	b083      	sub	sp, #12
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	6078      	str	r0, [r7, #4]
 8000eca:	460b      	mov	r3, r1
 8000ecc:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8000ece:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	370c      	adds	r7, #12
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr

08000edc <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b087      	sub	sp, #28
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	3301      	adds	r3, #1
 8000ef2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8000ef4:	697b      	ldr	r3, [r7, #20]
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8000efa:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000efe:	021b      	lsls	r3, r3, #8
 8000f00:	b21a      	sxth	r2, r3
 8000f02:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000f06:	4313      	orrs	r3, r2
 8000f08:	b21b      	sxth	r3, r3
 8000f0a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8000f0c:	89fb      	ldrh	r3, [r7, #14]
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	371c      	adds	r7, #28
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
	...

08000f1c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b084      	sub	sp, #16
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
 8000f24:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8000f26:	2300      	movs	r3, #0
 8000f28:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8000f32:	2b40      	cmp	r3, #64	@ 0x40
 8000f34:	d005      	beq.n	8000f42 <USBD_StdDevReq+0x26>
 8000f36:	2b40      	cmp	r3, #64	@ 0x40
 8000f38:	d857      	bhi.n	8000fea <USBD_StdDevReq+0xce>
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d00f      	beq.n	8000f5e <USBD_StdDevReq+0x42>
 8000f3e:	2b20      	cmp	r3, #32
 8000f40:	d153      	bne.n	8000fea <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	32ae      	adds	r2, #174	@ 0xae
 8000f4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f50:	689b      	ldr	r3, [r3, #8]
 8000f52:	6839      	ldr	r1, [r7, #0]
 8000f54:	6878      	ldr	r0, [r7, #4]
 8000f56:	4798      	blx	r3
 8000f58:	4603      	mov	r3, r0
 8000f5a:	73fb      	strb	r3, [r7, #15]
      break;
 8000f5c:	e04a      	b.n	8000ff4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	785b      	ldrb	r3, [r3, #1]
 8000f62:	2b09      	cmp	r3, #9
 8000f64:	d83b      	bhi.n	8000fde <USBD_StdDevReq+0xc2>
 8000f66:	a201      	add	r2, pc, #4	@ (adr r2, 8000f6c <USBD_StdDevReq+0x50>)
 8000f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f6c:	08000fc1 	.word	0x08000fc1
 8000f70:	08000fd5 	.word	0x08000fd5
 8000f74:	08000fdf 	.word	0x08000fdf
 8000f78:	08000fcb 	.word	0x08000fcb
 8000f7c:	08000fdf 	.word	0x08000fdf
 8000f80:	08000f9f 	.word	0x08000f9f
 8000f84:	08000f95 	.word	0x08000f95
 8000f88:	08000fdf 	.word	0x08000fdf
 8000f8c:	08000fb7 	.word	0x08000fb7
 8000f90:	08000fa9 	.word	0x08000fa9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8000f94:	6839      	ldr	r1, [r7, #0]
 8000f96:	6878      	ldr	r0, [r7, #4]
 8000f98:	f000 fa3c 	bl	8001414 <USBD_GetDescriptor>
          break;
 8000f9c:	e024      	b.n	8000fe8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8000f9e:	6839      	ldr	r1, [r7, #0]
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f000 fbcb 	bl	800173c <USBD_SetAddress>
          break;
 8000fa6:	e01f      	b.n	8000fe8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8000fa8:	6839      	ldr	r1, [r7, #0]
 8000faa:	6878      	ldr	r0, [r7, #4]
 8000fac:	f000 fc0a 	bl	80017c4 <USBD_SetConfig>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	73fb      	strb	r3, [r7, #15]
          break;
 8000fb4:	e018      	b.n	8000fe8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8000fb6:	6839      	ldr	r1, [r7, #0]
 8000fb8:	6878      	ldr	r0, [r7, #4]
 8000fba:	f000 fcad 	bl	8001918 <USBD_GetConfig>
          break;
 8000fbe:	e013      	b.n	8000fe8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8000fc0:	6839      	ldr	r1, [r7, #0]
 8000fc2:	6878      	ldr	r0, [r7, #4]
 8000fc4:	f000 fcde 	bl	8001984 <USBD_GetStatus>
          break;
 8000fc8:	e00e      	b.n	8000fe8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8000fca:	6839      	ldr	r1, [r7, #0]
 8000fcc:	6878      	ldr	r0, [r7, #4]
 8000fce:	f000 fd0d 	bl	80019ec <USBD_SetFeature>
          break;
 8000fd2:	e009      	b.n	8000fe8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8000fd4:	6839      	ldr	r1, [r7, #0]
 8000fd6:	6878      	ldr	r0, [r7, #4]
 8000fd8:	f000 fd31 	bl	8001a3e <USBD_ClrFeature>
          break;
 8000fdc:	e004      	b.n	8000fe8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8000fde:	6839      	ldr	r1, [r7, #0]
 8000fe0:	6878      	ldr	r0, [r7, #4]
 8000fe2:	f000 fd88 	bl	8001af6 <USBD_CtlError>
          break;
 8000fe6:	bf00      	nop
      }
      break;
 8000fe8:	e004      	b.n	8000ff4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8000fea:	6839      	ldr	r1, [r7, #0]
 8000fec:	6878      	ldr	r0, [r7, #4]
 8000fee:	f000 fd82 	bl	8001af6 <USBD_CtlError>
      break;
 8000ff2:	bf00      	nop
  }

  return ret;
 8000ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3710      	adds	r7, #16
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop

08001000 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800100a:	2300      	movs	r3, #0
 800100c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8001016:	2b40      	cmp	r3, #64	@ 0x40
 8001018:	d005      	beq.n	8001026 <USBD_StdItfReq+0x26>
 800101a:	2b40      	cmp	r3, #64	@ 0x40
 800101c:	d852      	bhi.n	80010c4 <USBD_StdItfReq+0xc4>
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <USBD_StdItfReq+0x26>
 8001022:	2b20      	cmp	r3, #32
 8001024:	d14e      	bne.n	80010c4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800102c:	b2db      	uxtb	r3, r3
 800102e:	3b01      	subs	r3, #1
 8001030:	2b02      	cmp	r3, #2
 8001032:	d840      	bhi.n	80010b6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	889b      	ldrh	r3, [r3, #4]
 8001038:	b2db      	uxtb	r3, r3
 800103a:	2b03      	cmp	r3, #3
 800103c:	d836      	bhi.n	80010ac <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	889b      	ldrh	r3, [r3, #4]
 8001042:	b2db      	uxtb	r3, r3
 8001044:	4619      	mov	r1, r3
 8001046:	6878      	ldr	r0, [r7, #4]
 8001048:	f7ff ff2e 	bl	8000ea8 <USBD_CoreFindIF>
 800104c:	4603      	mov	r3, r0
 800104e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8001050:	7bbb      	ldrb	r3, [r7, #14]
 8001052:	2bff      	cmp	r3, #255	@ 0xff
 8001054:	d01d      	beq.n	8001092 <USBD_StdItfReq+0x92>
 8001056:	7bbb      	ldrb	r3, [r7, #14]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d11a      	bne.n	8001092 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800105c:	7bba      	ldrb	r2, [r7, #14]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	32ae      	adds	r2, #174	@ 0xae
 8001062:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001066:	689b      	ldr	r3, [r3, #8]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d00f      	beq.n	800108c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800106c:	7bba      	ldrb	r2, [r7, #14]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8001074:	7bba      	ldrb	r2, [r7, #14]
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	32ae      	adds	r2, #174	@ 0xae
 800107a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800107e:	689b      	ldr	r3, [r3, #8]
 8001080:	6839      	ldr	r1, [r7, #0]
 8001082:	6878      	ldr	r0, [r7, #4]
 8001084:	4798      	blx	r3
 8001086:	4603      	mov	r3, r0
 8001088:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800108a:	e004      	b.n	8001096 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800108c:	2303      	movs	r3, #3
 800108e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8001090:	e001      	b.n	8001096 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8001092:	2303      	movs	r3, #3
 8001094:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	88db      	ldrh	r3, [r3, #6]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d110      	bne.n	80010c0 <USBD_StdItfReq+0xc0>
 800109e:	7bfb      	ldrb	r3, [r7, #15]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d10d      	bne.n	80010c0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80010a4:	6878      	ldr	r0, [r7, #4]
 80010a6:	f000 fde0 	bl	8001c6a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80010aa:	e009      	b.n	80010c0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80010ac:	6839      	ldr	r1, [r7, #0]
 80010ae:	6878      	ldr	r0, [r7, #4]
 80010b0:	f000 fd21 	bl	8001af6 <USBD_CtlError>
          break;
 80010b4:	e004      	b.n	80010c0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80010b6:	6839      	ldr	r1, [r7, #0]
 80010b8:	6878      	ldr	r0, [r7, #4]
 80010ba:	f000 fd1c 	bl	8001af6 <USBD_CtlError>
          break;
 80010be:	e000      	b.n	80010c2 <USBD_StdItfReq+0xc2>
          break;
 80010c0:	bf00      	nop
      }
      break;
 80010c2:	e004      	b.n	80010ce <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80010c4:	6839      	ldr	r1, [r7, #0]
 80010c6:	6878      	ldr	r0, [r7, #4]
 80010c8:	f000 fd15 	bl	8001af6 <USBD_CtlError>
      break;
 80010cc:	bf00      	nop
  }

  return ret;
 80010ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3710      	adds	r7, #16
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80010e2:	2300      	movs	r3, #0
 80010e4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	889b      	ldrh	r3, [r3, #4]
 80010ea:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80010f4:	2b40      	cmp	r3, #64	@ 0x40
 80010f6:	d007      	beq.n	8001108 <USBD_StdEPReq+0x30>
 80010f8:	2b40      	cmp	r3, #64	@ 0x40
 80010fa:	f200 817f 	bhi.w	80013fc <USBD_StdEPReq+0x324>
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d02a      	beq.n	8001158 <USBD_StdEPReq+0x80>
 8001102:	2b20      	cmp	r3, #32
 8001104:	f040 817a 	bne.w	80013fc <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8001108:	7bbb      	ldrb	r3, [r7, #14]
 800110a:	4619      	mov	r1, r3
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	f7ff fed8 	bl	8000ec2 <USBD_CoreFindEP>
 8001112:	4603      	mov	r3, r0
 8001114:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8001116:	7b7b      	ldrb	r3, [r7, #13]
 8001118:	2bff      	cmp	r3, #255	@ 0xff
 800111a:	f000 8174 	beq.w	8001406 <USBD_StdEPReq+0x32e>
 800111e:	7b7b      	ldrb	r3, [r7, #13]
 8001120:	2b00      	cmp	r3, #0
 8001122:	f040 8170 	bne.w	8001406 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8001126:	7b7a      	ldrb	r2, [r7, #13]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800112e:	7b7a      	ldrb	r2, [r7, #13]
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	32ae      	adds	r2, #174	@ 0xae
 8001134:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001138:	689b      	ldr	r3, [r3, #8]
 800113a:	2b00      	cmp	r3, #0
 800113c:	f000 8163 	beq.w	8001406 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8001140:	7b7a      	ldrb	r2, [r7, #13]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	32ae      	adds	r2, #174	@ 0xae
 8001146:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800114a:	689b      	ldr	r3, [r3, #8]
 800114c:	6839      	ldr	r1, [r7, #0]
 800114e:	6878      	ldr	r0, [r7, #4]
 8001150:	4798      	blx	r3
 8001152:	4603      	mov	r3, r0
 8001154:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8001156:	e156      	b.n	8001406 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	785b      	ldrb	r3, [r3, #1]
 800115c:	2b03      	cmp	r3, #3
 800115e:	d008      	beq.n	8001172 <USBD_StdEPReq+0x9a>
 8001160:	2b03      	cmp	r3, #3
 8001162:	f300 8145 	bgt.w	80013f0 <USBD_StdEPReq+0x318>
 8001166:	2b00      	cmp	r3, #0
 8001168:	f000 809b 	beq.w	80012a2 <USBD_StdEPReq+0x1ca>
 800116c:	2b01      	cmp	r3, #1
 800116e:	d03c      	beq.n	80011ea <USBD_StdEPReq+0x112>
 8001170:	e13e      	b.n	80013f0 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001178:	b2db      	uxtb	r3, r3
 800117a:	2b02      	cmp	r3, #2
 800117c:	d002      	beq.n	8001184 <USBD_StdEPReq+0xac>
 800117e:	2b03      	cmp	r3, #3
 8001180:	d016      	beq.n	80011b0 <USBD_StdEPReq+0xd8>
 8001182:	e02c      	b.n	80011de <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8001184:	7bbb      	ldrb	r3, [r7, #14]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d00d      	beq.n	80011a6 <USBD_StdEPReq+0xce>
 800118a:	7bbb      	ldrb	r3, [r7, #14]
 800118c:	2b80      	cmp	r3, #128	@ 0x80
 800118e:	d00a      	beq.n	80011a6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8001190:	7bbb      	ldrb	r3, [r7, #14]
 8001192:	4619      	mov	r1, r3
 8001194:	6878      	ldr	r0, [r7, #4]
 8001196:	f002 ff9b 	bl	80040d0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800119a:	2180      	movs	r1, #128	@ 0x80
 800119c:	6878      	ldr	r0, [r7, #4]
 800119e:	f002 ff97 	bl	80040d0 <USBD_LL_StallEP>
 80011a2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80011a4:	e020      	b.n	80011e8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80011a6:	6839      	ldr	r1, [r7, #0]
 80011a8:	6878      	ldr	r0, [r7, #4]
 80011aa:	f000 fca4 	bl	8001af6 <USBD_CtlError>
              break;
 80011ae:	e01b      	b.n	80011e8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	885b      	ldrh	r3, [r3, #2]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d10e      	bne.n	80011d6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80011b8:	7bbb      	ldrb	r3, [r7, #14]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d00b      	beq.n	80011d6 <USBD_StdEPReq+0xfe>
 80011be:	7bbb      	ldrb	r3, [r7, #14]
 80011c0:	2b80      	cmp	r3, #128	@ 0x80
 80011c2:	d008      	beq.n	80011d6 <USBD_StdEPReq+0xfe>
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	88db      	ldrh	r3, [r3, #6]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d104      	bne.n	80011d6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80011cc:	7bbb      	ldrb	r3, [r7, #14]
 80011ce:	4619      	mov	r1, r3
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	f002 ff7d 	bl	80040d0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80011d6:	6878      	ldr	r0, [r7, #4]
 80011d8:	f000 fd47 	bl	8001c6a <USBD_CtlSendStatus>

              break;
 80011dc:	e004      	b.n	80011e8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80011de:	6839      	ldr	r1, [r7, #0]
 80011e0:	6878      	ldr	r0, [r7, #4]
 80011e2:	f000 fc88 	bl	8001af6 <USBD_CtlError>
              break;
 80011e6:	bf00      	nop
          }
          break;
 80011e8:	e107      	b.n	80013fa <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	2b02      	cmp	r3, #2
 80011f4:	d002      	beq.n	80011fc <USBD_StdEPReq+0x124>
 80011f6:	2b03      	cmp	r3, #3
 80011f8:	d016      	beq.n	8001228 <USBD_StdEPReq+0x150>
 80011fa:	e04b      	b.n	8001294 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80011fc:	7bbb      	ldrb	r3, [r7, #14]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d00d      	beq.n	800121e <USBD_StdEPReq+0x146>
 8001202:	7bbb      	ldrb	r3, [r7, #14]
 8001204:	2b80      	cmp	r3, #128	@ 0x80
 8001206:	d00a      	beq.n	800121e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8001208:	7bbb      	ldrb	r3, [r7, #14]
 800120a:	4619      	mov	r1, r3
 800120c:	6878      	ldr	r0, [r7, #4]
 800120e:	f002 ff5f 	bl	80040d0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8001212:	2180      	movs	r1, #128	@ 0x80
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	f002 ff5b 	bl	80040d0 <USBD_LL_StallEP>
 800121a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800121c:	e040      	b.n	80012a0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800121e:	6839      	ldr	r1, [r7, #0]
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f000 fc68 	bl	8001af6 <USBD_CtlError>
              break;
 8001226:	e03b      	b.n	80012a0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	885b      	ldrh	r3, [r3, #2]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d136      	bne.n	800129e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8001230:	7bbb      	ldrb	r3, [r7, #14]
 8001232:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001236:	2b00      	cmp	r3, #0
 8001238:	d004      	beq.n	8001244 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800123a:	7bbb      	ldrb	r3, [r7, #14]
 800123c:	4619      	mov	r1, r3
 800123e:	6878      	ldr	r0, [r7, #4]
 8001240:	f002 ff65 	bl	800410e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8001244:	6878      	ldr	r0, [r7, #4]
 8001246:	f000 fd10 	bl	8001c6a <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800124a:	7bbb      	ldrb	r3, [r7, #14]
 800124c:	4619      	mov	r1, r3
 800124e:	6878      	ldr	r0, [r7, #4]
 8001250:	f7ff fe37 	bl	8000ec2 <USBD_CoreFindEP>
 8001254:	4603      	mov	r3, r0
 8001256:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8001258:	7b7b      	ldrb	r3, [r7, #13]
 800125a:	2bff      	cmp	r3, #255	@ 0xff
 800125c:	d01f      	beq.n	800129e <USBD_StdEPReq+0x1c6>
 800125e:	7b7b      	ldrb	r3, [r7, #13]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d11c      	bne.n	800129e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8001264:	7b7a      	ldrb	r2, [r7, #13]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800126c:	7b7a      	ldrb	r2, [r7, #13]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	32ae      	adds	r2, #174	@ 0xae
 8001272:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001276:	689b      	ldr	r3, [r3, #8]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d010      	beq.n	800129e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800127c:	7b7a      	ldrb	r2, [r7, #13]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	32ae      	adds	r2, #174	@ 0xae
 8001282:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001286:	689b      	ldr	r3, [r3, #8]
 8001288:	6839      	ldr	r1, [r7, #0]
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	4798      	blx	r3
 800128e:	4603      	mov	r3, r0
 8001290:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8001292:	e004      	b.n	800129e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8001294:	6839      	ldr	r1, [r7, #0]
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f000 fc2d 	bl	8001af6 <USBD_CtlError>
              break;
 800129c:	e000      	b.n	80012a0 <USBD_StdEPReq+0x1c8>
              break;
 800129e:	bf00      	nop
          }
          break;
 80012a0:	e0ab      	b.n	80013fa <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	2b02      	cmp	r3, #2
 80012ac:	d002      	beq.n	80012b4 <USBD_StdEPReq+0x1dc>
 80012ae:	2b03      	cmp	r3, #3
 80012b0:	d032      	beq.n	8001318 <USBD_StdEPReq+0x240>
 80012b2:	e097      	b.n	80013e4 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80012b4:	7bbb      	ldrb	r3, [r7, #14]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d007      	beq.n	80012ca <USBD_StdEPReq+0x1f2>
 80012ba:	7bbb      	ldrb	r3, [r7, #14]
 80012bc:	2b80      	cmp	r3, #128	@ 0x80
 80012be:	d004      	beq.n	80012ca <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80012c0:	6839      	ldr	r1, [r7, #0]
 80012c2:	6878      	ldr	r0, [r7, #4]
 80012c4:	f000 fc17 	bl	8001af6 <USBD_CtlError>
                break;
 80012c8:	e091      	b.n	80013ee <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80012ca:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	da0b      	bge.n	80012ea <USBD_StdEPReq+0x212>
 80012d2:	7bbb      	ldrb	r3, [r7, #14]
 80012d4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80012d8:	4613      	mov	r3, r2
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	4413      	add	r3, r2
 80012de:	009b      	lsls	r3, r3, #2
 80012e0:	3310      	adds	r3, #16
 80012e2:	687a      	ldr	r2, [r7, #4]
 80012e4:	4413      	add	r3, r2
 80012e6:	3304      	adds	r3, #4
 80012e8:	e00b      	b.n	8001302 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80012ea:	7bbb      	ldrb	r3, [r7, #14]
 80012ec:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80012f0:	4613      	mov	r3, r2
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	4413      	add	r3, r2
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80012fc:	687a      	ldr	r2, [r7, #4]
 80012fe:	4413      	add	r3, r2
 8001300:	3304      	adds	r3, #4
 8001302:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	2200      	movs	r2, #0
 8001308:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800130a:	68bb      	ldr	r3, [r7, #8]
 800130c:	2202      	movs	r2, #2
 800130e:	4619      	mov	r1, r3
 8001310:	6878      	ldr	r0, [r7, #4]
 8001312:	f000 fc6d 	bl	8001bf0 <USBD_CtlSendData>
              break;
 8001316:	e06a      	b.n	80013ee <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8001318:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800131c:	2b00      	cmp	r3, #0
 800131e:	da11      	bge.n	8001344 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8001320:	7bbb      	ldrb	r3, [r7, #14]
 8001322:	f003 020f 	and.w	r2, r3, #15
 8001326:	6879      	ldr	r1, [r7, #4]
 8001328:	4613      	mov	r3, r2
 800132a:	009b      	lsls	r3, r3, #2
 800132c:	4413      	add	r3, r2
 800132e:	009b      	lsls	r3, r3, #2
 8001330:	440b      	add	r3, r1
 8001332:	3324      	adds	r3, #36	@ 0x24
 8001334:	881b      	ldrh	r3, [r3, #0]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d117      	bne.n	800136a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800133a:	6839      	ldr	r1, [r7, #0]
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f000 fbda 	bl	8001af6 <USBD_CtlError>
                  break;
 8001342:	e054      	b.n	80013ee <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8001344:	7bbb      	ldrb	r3, [r7, #14]
 8001346:	f003 020f 	and.w	r2, r3, #15
 800134a:	6879      	ldr	r1, [r7, #4]
 800134c:	4613      	mov	r3, r2
 800134e:	009b      	lsls	r3, r3, #2
 8001350:	4413      	add	r3, r2
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	440b      	add	r3, r1
 8001356:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800135a:	881b      	ldrh	r3, [r3, #0]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d104      	bne.n	800136a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8001360:	6839      	ldr	r1, [r7, #0]
 8001362:	6878      	ldr	r0, [r7, #4]
 8001364:	f000 fbc7 	bl	8001af6 <USBD_CtlError>
                  break;
 8001368:	e041      	b.n	80013ee <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800136a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800136e:	2b00      	cmp	r3, #0
 8001370:	da0b      	bge.n	800138a <USBD_StdEPReq+0x2b2>
 8001372:	7bbb      	ldrb	r3, [r7, #14]
 8001374:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001378:	4613      	mov	r3, r2
 800137a:	009b      	lsls	r3, r3, #2
 800137c:	4413      	add	r3, r2
 800137e:	009b      	lsls	r3, r3, #2
 8001380:	3310      	adds	r3, #16
 8001382:	687a      	ldr	r2, [r7, #4]
 8001384:	4413      	add	r3, r2
 8001386:	3304      	adds	r3, #4
 8001388:	e00b      	b.n	80013a2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800138a:	7bbb      	ldrb	r3, [r7, #14]
 800138c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8001390:	4613      	mov	r3, r2
 8001392:	009b      	lsls	r3, r3, #2
 8001394:	4413      	add	r3, r2
 8001396:	009b      	lsls	r3, r3, #2
 8001398:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800139c:	687a      	ldr	r2, [r7, #4]
 800139e:	4413      	add	r3, r2
 80013a0:	3304      	adds	r3, #4
 80013a2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80013a4:	7bbb      	ldrb	r3, [r7, #14]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d002      	beq.n	80013b0 <USBD_StdEPReq+0x2d8>
 80013aa:	7bbb      	ldrb	r3, [r7, #14]
 80013ac:	2b80      	cmp	r3, #128	@ 0x80
 80013ae:	d103      	bne.n	80013b8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80013b0:	68bb      	ldr	r3, [r7, #8]
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	e00e      	b.n	80013d6 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80013b8:	7bbb      	ldrb	r3, [r7, #14]
 80013ba:	4619      	mov	r1, r3
 80013bc:	6878      	ldr	r0, [r7, #4]
 80013be:	f002 fec5 	bl	800414c <USBD_LL_IsStallEP>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d003      	beq.n	80013d0 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80013c8:	68bb      	ldr	r3, [r7, #8]
 80013ca:	2201      	movs	r2, #1
 80013cc:	601a      	str	r2, [r3, #0]
 80013ce:	e002      	b.n	80013d6 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80013d0:	68bb      	ldr	r3, [r7, #8]
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80013d6:	68bb      	ldr	r3, [r7, #8]
 80013d8:	2202      	movs	r2, #2
 80013da:	4619      	mov	r1, r3
 80013dc:	6878      	ldr	r0, [r7, #4]
 80013de:	f000 fc07 	bl	8001bf0 <USBD_CtlSendData>
              break;
 80013e2:	e004      	b.n	80013ee <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80013e4:	6839      	ldr	r1, [r7, #0]
 80013e6:	6878      	ldr	r0, [r7, #4]
 80013e8:	f000 fb85 	bl	8001af6 <USBD_CtlError>
              break;
 80013ec:	bf00      	nop
          }
          break;
 80013ee:	e004      	b.n	80013fa <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 80013f0:	6839      	ldr	r1, [r7, #0]
 80013f2:	6878      	ldr	r0, [r7, #4]
 80013f4:	f000 fb7f 	bl	8001af6 <USBD_CtlError>
          break;
 80013f8:	bf00      	nop
      }
      break;
 80013fa:	e005      	b.n	8001408 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80013fc:	6839      	ldr	r1, [r7, #0]
 80013fe:	6878      	ldr	r0, [r7, #4]
 8001400:	f000 fb79 	bl	8001af6 <USBD_CtlError>
      break;
 8001404:	e000      	b.n	8001408 <USBD_StdEPReq+0x330>
      break;
 8001406:	bf00      	nop
  }

  return ret;
 8001408:	7bfb      	ldrb	r3, [r7, #15]
}
 800140a:	4618      	mov	r0, r3
 800140c:	3710      	adds	r7, #16
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
	...

08001414 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b084      	sub	sp, #16
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800141e:	2300      	movs	r3, #0
 8001420:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8001422:	2300      	movs	r3, #0
 8001424:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8001426:	2300      	movs	r3, #0
 8001428:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	885b      	ldrh	r3, [r3, #2]
 800142e:	0a1b      	lsrs	r3, r3, #8
 8001430:	b29b      	uxth	r3, r3
 8001432:	3b01      	subs	r3, #1
 8001434:	2b0e      	cmp	r3, #14
 8001436:	f200 8152 	bhi.w	80016de <USBD_GetDescriptor+0x2ca>
 800143a:	a201      	add	r2, pc, #4	@ (adr r2, 8001440 <USBD_GetDescriptor+0x2c>)
 800143c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001440:	080014b1 	.word	0x080014b1
 8001444:	080014c9 	.word	0x080014c9
 8001448:	08001509 	.word	0x08001509
 800144c:	080016df 	.word	0x080016df
 8001450:	080016df 	.word	0x080016df
 8001454:	0800167f 	.word	0x0800167f
 8001458:	080016ab 	.word	0x080016ab
 800145c:	080016df 	.word	0x080016df
 8001460:	080016df 	.word	0x080016df
 8001464:	080016df 	.word	0x080016df
 8001468:	080016df 	.word	0x080016df
 800146c:	080016df 	.word	0x080016df
 8001470:	080016df 	.word	0x080016df
 8001474:	080016df 	.word	0x080016df
 8001478:	0800147d 	.word	0x0800147d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8001482:	69db      	ldr	r3, [r3, #28]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d00b      	beq.n	80014a0 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800148e:	69db      	ldr	r3, [r3, #28]
 8001490:	687a      	ldr	r2, [r7, #4]
 8001492:	7c12      	ldrb	r2, [r2, #16]
 8001494:	f107 0108 	add.w	r1, r7, #8
 8001498:	4610      	mov	r0, r2
 800149a:	4798      	blx	r3
 800149c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800149e:	e126      	b.n	80016ee <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80014a0:	6839      	ldr	r1, [r7, #0]
 80014a2:	6878      	ldr	r0, [r7, #4]
 80014a4:	f000 fb27 	bl	8001af6 <USBD_CtlError>
        err++;
 80014a8:	7afb      	ldrb	r3, [r7, #11]
 80014aa:	3301      	adds	r3, #1
 80014ac:	72fb      	strb	r3, [r7, #11]
      break;
 80014ae:	e11e      	b.n	80016ee <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	7c12      	ldrb	r2, [r2, #16]
 80014bc:	f107 0108 	add.w	r1, r7, #8
 80014c0:	4610      	mov	r0, r2
 80014c2:	4798      	blx	r3
 80014c4:	60f8      	str	r0, [r7, #12]
      break;
 80014c6:	e112      	b.n	80016ee <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	7c1b      	ldrb	r3, [r3, #16]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d10d      	bne.n	80014ec <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80014d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014d8:	f107 0208 	add.w	r2, r7, #8
 80014dc:	4610      	mov	r0, r2
 80014de:	4798      	blx	r3
 80014e0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	3301      	adds	r3, #1
 80014e6:	2202      	movs	r2, #2
 80014e8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80014ea:	e100      	b.n	80016ee <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80014f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014f4:	f107 0208 	add.w	r2, r7, #8
 80014f8:	4610      	mov	r0, r2
 80014fa:	4798      	blx	r3
 80014fc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	3301      	adds	r3, #1
 8001502:	2202      	movs	r2, #2
 8001504:	701a      	strb	r2, [r3, #0]
      break;
 8001506:	e0f2      	b.n	80016ee <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	885b      	ldrh	r3, [r3, #2]
 800150c:	b2db      	uxtb	r3, r3
 800150e:	2b05      	cmp	r3, #5
 8001510:	f200 80ac 	bhi.w	800166c <USBD_GetDescriptor+0x258>
 8001514:	a201      	add	r2, pc, #4	@ (adr r2, 800151c <USBD_GetDescriptor+0x108>)
 8001516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800151a:	bf00      	nop
 800151c:	08001535 	.word	0x08001535
 8001520:	08001569 	.word	0x08001569
 8001524:	0800159d 	.word	0x0800159d
 8001528:	080015d1 	.word	0x080015d1
 800152c:	08001605 	.word	0x08001605
 8001530:	08001639 	.word	0x08001639
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d00b      	beq.n	8001558 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	687a      	ldr	r2, [r7, #4]
 800154a:	7c12      	ldrb	r2, [r2, #16]
 800154c:	f107 0108 	add.w	r1, r7, #8
 8001550:	4610      	mov	r0, r2
 8001552:	4798      	blx	r3
 8001554:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8001556:	e091      	b.n	800167c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8001558:	6839      	ldr	r1, [r7, #0]
 800155a:	6878      	ldr	r0, [r7, #4]
 800155c:	f000 facb 	bl	8001af6 <USBD_CtlError>
            err++;
 8001560:	7afb      	ldrb	r3, [r7, #11]
 8001562:	3301      	adds	r3, #1
 8001564:	72fb      	strb	r3, [r7, #11]
          break;
 8001566:	e089      	b.n	800167c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800156e:	689b      	ldr	r3, [r3, #8]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d00b      	beq.n	800158c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	687a      	ldr	r2, [r7, #4]
 800157e:	7c12      	ldrb	r2, [r2, #16]
 8001580:	f107 0108 	add.w	r1, r7, #8
 8001584:	4610      	mov	r0, r2
 8001586:	4798      	blx	r3
 8001588:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800158a:	e077      	b.n	800167c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800158c:	6839      	ldr	r1, [r7, #0]
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	f000 fab1 	bl	8001af6 <USBD_CtlError>
            err++;
 8001594:	7afb      	ldrb	r3, [r7, #11]
 8001596:	3301      	adds	r3, #1
 8001598:	72fb      	strb	r3, [r7, #11]
          break;
 800159a:	e06f      	b.n	800167c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80015a2:	68db      	ldr	r3, [r3, #12]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d00b      	beq.n	80015c0 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80015ae:	68db      	ldr	r3, [r3, #12]
 80015b0:	687a      	ldr	r2, [r7, #4]
 80015b2:	7c12      	ldrb	r2, [r2, #16]
 80015b4:	f107 0108 	add.w	r1, r7, #8
 80015b8:	4610      	mov	r0, r2
 80015ba:	4798      	blx	r3
 80015bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80015be:	e05d      	b.n	800167c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80015c0:	6839      	ldr	r1, [r7, #0]
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	f000 fa97 	bl	8001af6 <USBD_CtlError>
            err++;
 80015c8:	7afb      	ldrb	r3, [r7, #11]
 80015ca:	3301      	adds	r3, #1
 80015cc:	72fb      	strb	r3, [r7, #11]
          break;
 80015ce:	e055      	b.n	800167c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80015d6:	691b      	ldr	r3, [r3, #16]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d00b      	beq.n	80015f4 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80015e2:	691b      	ldr	r3, [r3, #16]
 80015e4:	687a      	ldr	r2, [r7, #4]
 80015e6:	7c12      	ldrb	r2, [r2, #16]
 80015e8:	f107 0108 	add.w	r1, r7, #8
 80015ec:	4610      	mov	r0, r2
 80015ee:	4798      	blx	r3
 80015f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80015f2:	e043      	b.n	800167c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80015f4:	6839      	ldr	r1, [r7, #0]
 80015f6:	6878      	ldr	r0, [r7, #4]
 80015f8:	f000 fa7d 	bl	8001af6 <USBD_CtlError>
            err++;
 80015fc:	7afb      	ldrb	r3, [r7, #11]
 80015fe:	3301      	adds	r3, #1
 8001600:	72fb      	strb	r3, [r7, #11]
          break;
 8001602:	e03b      	b.n	800167c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800160a:	695b      	ldr	r3, [r3, #20]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d00b      	beq.n	8001628 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8001616:	695b      	ldr	r3, [r3, #20]
 8001618:	687a      	ldr	r2, [r7, #4]
 800161a:	7c12      	ldrb	r2, [r2, #16]
 800161c:	f107 0108 	add.w	r1, r7, #8
 8001620:	4610      	mov	r0, r2
 8001622:	4798      	blx	r3
 8001624:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8001626:	e029      	b.n	800167c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8001628:	6839      	ldr	r1, [r7, #0]
 800162a:	6878      	ldr	r0, [r7, #4]
 800162c:	f000 fa63 	bl	8001af6 <USBD_CtlError>
            err++;
 8001630:	7afb      	ldrb	r3, [r7, #11]
 8001632:	3301      	adds	r3, #1
 8001634:	72fb      	strb	r3, [r7, #11]
          break;
 8001636:	e021      	b.n	800167c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800163e:	699b      	ldr	r3, [r3, #24]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d00b      	beq.n	800165c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800164a:	699b      	ldr	r3, [r3, #24]
 800164c:	687a      	ldr	r2, [r7, #4]
 800164e:	7c12      	ldrb	r2, [r2, #16]
 8001650:	f107 0108 	add.w	r1, r7, #8
 8001654:	4610      	mov	r0, r2
 8001656:	4798      	blx	r3
 8001658:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800165a:	e00f      	b.n	800167c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800165c:	6839      	ldr	r1, [r7, #0]
 800165e:	6878      	ldr	r0, [r7, #4]
 8001660:	f000 fa49 	bl	8001af6 <USBD_CtlError>
            err++;
 8001664:	7afb      	ldrb	r3, [r7, #11]
 8001666:	3301      	adds	r3, #1
 8001668:	72fb      	strb	r3, [r7, #11]
          break;
 800166a:	e007      	b.n	800167c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800166c:	6839      	ldr	r1, [r7, #0]
 800166e:	6878      	ldr	r0, [r7, #4]
 8001670:	f000 fa41 	bl	8001af6 <USBD_CtlError>
          err++;
 8001674:	7afb      	ldrb	r3, [r7, #11]
 8001676:	3301      	adds	r3, #1
 8001678:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800167a:	bf00      	nop
      }
      break;
 800167c:	e037      	b.n	80016ee <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	7c1b      	ldrb	r3, [r3, #16]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d109      	bne.n	800169a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800168c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800168e:	f107 0208 	add.w	r2, r7, #8
 8001692:	4610      	mov	r0, r2
 8001694:	4798      	blx	r3
 8001696:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8001698:	e029      	b.n	80016ee <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800169a:	6839      	ldr	r1, [r7, #0]
 800169c:	6878      	ldr	r0, [r7, #4]
 800169e:	f000 fa2a 	bl	8001af6 <USBD_CtlError>
        err++;
 80016a2:	7afb      	ldrb	r3, [r7, #11]
 80016a4:	3301      	adds	r3, #1
 80016a6:	72fb      	strb	r3, [r7, #11]
      break;
 80016a8:	e021      	b.n	80016ee <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	7c1b      	ldrb	r3, [r3, #16]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d10d      	bne.n	80016ce <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80016b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ba:	f107 0208 	add.w	r2, r7, #8
 80016be:	4610      	mov	r0, r2
 80016c0:	4798      	blx	r3
 80016c2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	3301      	adds	r3, #1
 80016c8:	2207      	movs	r2, #7
 80016ca:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80016cc:	e00f      	b.n	80016ee <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80016ce:	6839      	ldr	r1, [r7, #0]
 80016d0:	6878      	ldr	r0, [r7, #4]
 80016d2:	f000 fa10 	bl	8001af6 <USBD_CtlError>
        err++;
 80016d6:	7afb      	ldrb	r3, [r7, #11]
 80016d8:	3301      	adds	r3, #1
 80016da:	72fb      	strb	r3, [r7, #11]
      break;
 80016dc:	e007      	b.n	80016ee <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80016de:	6839      	ldr	r1, [r7, #0]
 80016e0:	6878      	ldr	r0, [r7, #4]
 80016e2:	f000 fa08 	bl	8001af6 <USBD_CtlError>
      err++;
 80016e6:	7afb      	ldrb	r3, [r7, #11]
 80016e8:	3301      	adds	r3, #1
 80016ea:	72fb      	strb	r3, [r7, #11]
      break;
 80016ec:	bf00      	nop
  }

  if (err != 0U)
 80016ee:	7afb      	ldrb	r3, [r7, #11]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d11e      	bne.n	8001732 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	88db      	ldrh	r3, [r3, #6]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d016      	beq.n	800172a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80016fc:	893b      	ldrh	r3, [r7, #8]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d00e      	beq.n	8001720 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	88da      	ldrh	r2, [r3, #6]
 8001706:	893b      	ldrh	r3, [r7, #8]
 8001708:	4293      	cmp	r3, r2
 800170a:	bf28      	it	cs
 800170c:	4613      	movcs	r3, r2
 800170e:	b29b      	uxth	r3, r3
 8001710:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8001712:	893b      	ldrh	r3, [r7, #8]
 8001714:	461a      	mov	r2, r3
 8001716:	68f9      	ldr	r1, [r7, #12]
 8001718:	6878      	ldr	r0, [r7, #4]
 800171a:	f000 fa69 	bl	8001bf0 <USBD_CtlSendData>
 800171e:	e009      	b.n	8001734 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8001720:	6839      	ldr	r1, [r7, #0]
 8001722:	6878      	ldr	r0, [r7, #4]
 8001724:	f000 f9e7 	bl	8001af6 <USBD_CtlError>
 8001728:	e004      	b.n	8001734 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800172a:	6878      	ldr	r0, [r7, #4]
 800172c:	f000 fa9d 	bl	8001c6a <USBD_CtlSendStatus>
 8001730:	e000      	b.n	8001734 <USBD_GetDescriptor+0x320>
    return;
 8001732:	bf00      	nop
  }
}
 8001734:	3710      	adds	r7, #16
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop

0800173c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b084      	sub	sp, #16
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	889b      	ldrh	r3, [r3, #4]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d131      	bne.n	80017b2 <USBD_SetAddress+0x76>
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	88db      	ldrh	r3, [r3, #6]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d12d      	bne.n	80017b2 <USBD_SetAddress+0x76>
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	885b      	ldrh	r3, [r3, #2]
 800175a:	2b7f      	cmp	r3, #127	@ 0x7f
 800175c:	d829      	bhi.n	80017b2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	885b      	ldrh	r3, [r3, #2]
 8001762:	b2db      	uxtb	r3, r3
 8001764:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001768:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001770:	b2db      	uxtb	r3, r3
 8001772:	2b03      	cmp	r3, #3
 8001774:	d104      	bne.n	8001780 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8001776:	6839      	ldr	r1, [r7, #0]
 8001778:	6878      	ldr	r0, [r7, #4]
 800177a:	f000 f9bc 	bl	8001af6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800177e:	e01d      	b.n	80017bc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	7bfa      	ldrb	r2, [r7, #15]
 8001784:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8001788:	7bfb      	ldrb	r3, [r7, #15]
 800178a:	4619      	mov	r1, r3
 800178c:	6878      	ldr	r0, [r7, #4]
 800178e:	f002 fd09 	bl	80041a4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8001792:	6878      	ldr	r0, [r7, #4]
 8001794:	f000 fa69 	bl	8001c6a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8001798:	7bfb      	ldrb	r3, [r7, #15]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d004      	beq.n	80017a8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2202      	movs	r2, #2
 80017a2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80017a6:	e009      	b.n	80017bc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	2201      	movs	r2, #1
 80017ac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80017b0:	e004      	b.n	80017bc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80017b2:	6839      	ldr	r1, [r7, #0]
 80017b4:	6878      	ldr	r0, [r7, #4]
 80017b6:	f000 f99e 	bl	8001af6 <USBD_CtlError>
  }
}
 80017ba:	bf00      	nop
 80017bc:	bf00      	nop
 80017be:	3710      	adds	r7, #16
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}

080017c4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b084      	sub	sp, #16
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80017ce:	2300      	movs	r3, #0
 80017d0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	885b      	ldrh	r3, [r3, #2]
 80017d6:	b2da      	uxtb	r2, r3
 80017d8:	4b4e      	ldr	r3, [pc, #312]	@ (8001914 <USBD_SetConfig+0x150>)
 80017da:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80017dc:	4b4d      	ldr	r3, [pc, #308]	@ (8001914 <USBD_SetConfig+0x150>)
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	2b01      	cmp	r3, #1
 80017e2:	d905      	bls.n	80017f0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80017e4:	6839      	ldr	r1, [r7, #0]
 80017e6:	6878      	ldr	r0, [r7, #4]
 80017e8:	f000 f985 	bl	8001af6 <USBD_CtlError>
    return USBD_FAIL;
 80017ec:	2303      	movs	r3, #3
 80017ee:	e08c      	b.n	800190a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80017f6:	b2db      	uxtb	r3, r3
 80017f8:	2b02      	cmp	r3, #2
 80017fa:	d002      	beq.n	8001802 <USBD_SetConfig+0x3e>
 80017fc:	2b03      	cmp	r3, #3
 80017fe:	d029      	beq.n	8001854 <USBD_SetConfig+0x90>
 8001800:	e075      	b.n	80018ee <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8001802:	4b44      	ldr	r3, [pc, #272]	@ (8001914 <USBD_SetConfig+0x150>)
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d020      	beq.n	800184c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800180a:	4b42      	ldr	r3, [pc, #264]	@ (8001914 <USBD_SetConfig+0x150>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	461a      	mov	r2, r3
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8001814:	4b3f      	ldr	r3, [pc, #252]	@ (8001914 <USBD_SetConfig+0x150>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	4619      	mov	r1, r3
 800181a:	6878      	ldr	r0, [r7, #4]
 800181c:	f7ff f80c 	bl	8000838 <USBD_SetClassConfig>
 8001820:	4603      	mov	r3, r0
 8001822:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8001824:	7bfb      	ldrb	r3, [r7, #15]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d008      	beq.n	800183c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800182a:	6839      	ldr	r1, [r7, #0]
 800182c:	6878      	ldr	r0, [r7, #4]
 800182e:	f000 f962 	bl	8001af6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2202      	movs	r2, #2
 8001836:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800183a:	e065      	b.n	8001908 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800183c:	6878      	ldr	r0, [r7, #4]
 800183e:	f000 fa14 	bl	8001c6a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2203      	movs	r2, #3
 8001846:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800184a:	e05d      	b.n	8001908 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800184c:	6878      	ldr	r0, [r7, #4]
 800184e:	f000 fa0c 	bl	8001c6a <USBD_CtlSendStatus>
      break;
 8001852:	e059      	b.n	8001908 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8001854:	4b2f      	ldr	r3, [pc, #188]	@ (8001914 <USBD_SetConfig+0x150>)
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d112      	bne.n	8001882 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2202      	movs	r2, #2
 8001860:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8001864:	4b2b      	ldr	r3, [pc, #172]	@ (8001914 <USBD_SetConfig+0x150>)
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	461a      	mov	r2, r3
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800186e:	4b29      	ldr	r3, [pc, #164]	@ (8001914 <USBD_SetConfig+0x150>)
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	4619      	mov	r1, r3
 8001874:	6878      	ldr	r0, [r7, #4]
 8001876:	f7fe fffb 	bl	8000870 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800187a:	6878      	ldr	r0, [r7, #4]
 800187c:	f000 f9f5 	bl	8001c6a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8001880:	e042      	b.n	8001908 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8001882:	4b24      	ldr	r3, [pc, #144]	@ (8001914 <USBD_SetConfig+0x150>)
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	461a      	mov	r2, r3
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	429a      	cmp	r2, r3
 800188e:	d02a      	beq.n	80018e6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	b2db      	uxtb	r3, r3
 8001896:	4619      	mov	r1, r3
 8001898:	6878      	ldr	r0, [r7, #4]
 800189a:	f7fe ffe9 	bl	8000870 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800189e:	4b1d      	ldr	r3, [pc, #116]	@ (8001914 <USBD_SetConfig+0x150>)
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	461a      	mov	r2, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80018a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001914 <USBD_SetConfig+0x150>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	4619      	mov	r1, r3
 80018ae:	6878      	ldr	r0, [r7, #4]
 80018b0:	f7fe ffc2 	bl	8000838 <USBD_SetClassConfig>
 80018b4:	4603      	mov	r3, r0
 80018b6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80018b8:	7bfb      	ldrb	r3, [r7, #15]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d00f      	beq.n	80018de <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80018be:	6839      	ldr	r1, [r7, #0]
 80018c0:	6878      	ldr	r0, [r7, #4]
 80018c2:	f000 f918 	bl	8001af6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	b2db      	uxtb	r3, r3
 80018cc:	4619      	mov	r1, r3
 80018ce:	6878      	ldr	r0, [r7, #4]
 80018d0:	f7fe ffce 	bl	8000870 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2202      	movs	r2, #2
 80018d8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80018dc:	e014      	b.n	8001908 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80018de:	6878      	ldr	r0, [r7, #4]
 80018e0:	f000 f9c3 	bl	8001c6a <USBD_CtlSendStatus>
      break;
 80018e4:	e010      	b.n	8001908 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f000 f9bf 	bl	8001c6a <USBD_CtlSendStatus>
      break;
 80018ec:	e00c      	b.n	8001908 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80018ee:	6839      	ldr	r1, [r7, #0]
 80018f0:	6878      	ldr	r0, [r7, #4]
 80018f2:	f000 f900 	bl	8001af6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80018f6:	4b07      	ldr	r3, [pc, #28]	@ (8001914 <USBD_SetConfig+0x150>)
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	4619      	mov	r1, r3
 80018fc:	6878      	ldr	r0, [r7, #4]
 80018fe:	f7fe ffb7 	bl	8000870 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8001902:	2303      	movs	r3, #3
 8001904:	73fb      	strb	r3, [r7, #15]
      break;
 8001906:	bf00      	nop
  }

  return ret;
 8001908:	7bfb      	ldrb	r3, [r7, #15]
}
 800190a:	4618      	mov	r0, r3
 800190c:	3710      	adds	r7, #16
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	240001fc 	.word	0x240001fc

08001918 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
 8001920:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	88db      	ldrh	r3, [r3, #6]
 8001926:	2b01      	cmp	r3, #1
 8001928:	d004      	beq.n	8001934 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800192a:	6839      	ldr	r1, [r7, #0]
 800192c:	6878      	ldr	r0, [r7, #4]
 800192e:	f000 f8e2 	bl	8001af6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8001932:	e023      	b.n	800197c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800193a:	b2db      	uxtb	r3, r3
 800193c:	2b02      	cmp	r3, #2
 800193e:	dc02      	bgt.n	8001946 <USBD_GetConfig+0x2e>
 8001940:	2b00      	cmp	r3, #0
 8001942:	dc03      	bgt.n	800194c <USBD_GetConfig+0x34>
 8001944:	e015      	b.n	8001972 <USBD_GetConfig+0x5a>
 8001946:	2b03      	cmp	r3, #3
 8001948:	d00b      	beq.n	8001962 <USBD_GetConfig+0x4a>
 800194a:	e012      	b.n	8001972 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2200      	movs	r2, #0
 8001950:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	3308      	adds	r3, #8
 8001956:	2201      	movs	r2, #1
 8001958:	4619      	mov	r1, r3
 800195a:	6878      	ldr	r0, [r7, #4]
 800195c:	f000 f948 	bl	8001bf0 <USBD_CtlSendData>
        break;
 8001960:	e00c      	b.n	800197c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	3304      	adds	r3, #4
 8001966:	2201      	movs	r2, #1
 8001968:	4619      	mov	r1, r3
 800196a:	6878      	ldr	r0, [r7, #4]
 800196c:	f000 f940 	bl	8001bf0 <USBD_CtlSendData>
        break;
 8001970:	e004      	b.n	800197c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8001972:	6839      	ldr	r1, [r7, #0]
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	f000 f8be 	bl	8001af6 <USBD_CtlError>
        break;
 800197a:	bf00      	nop
}
 800197c:	bf00      	nop
 800197e:	3708      	adds	r7, #8
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}

08001984 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
 800198c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001994:	b2db      	uxtb	r3, r3
 8001996:	3b01      	subs	r3, #1
 8001998:	2b02      	cmp	r3, #2
 800199a:	d81e      	bhi.n	80019da <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	88db      	ldrh	r3, [r3, #6]
 80019a0:	2b02      	cmp	r3, #2
 80019a2:	d004      	beq.n	80019ae <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80019a4:	6839      	ldr	r1, [r7, #0]
 80019a6:	6878      	ldr	r0, [r7, #4]
 80019a8:	f000 f8a5 	bl	8001af6 <USBD_CtlError>
        break;
 80019ac:	e01a      	b.n	80019e4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2201      	movs	r2, #1
 80019b2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d005      	beq.n	80019ca <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	68db      	ldr	r3, [r3, #12]
 80019c2:	f043 0202 	orr.w	r2, r3, #2
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	330c      	adds	r3, #12
 80019ce:	2202      	movs	r2, #2
 80019d0:	4619      	mov	r1, r3
 80019d2:	6878      	ldr	r0, [r7, #4]
 80019d4:	f000 f90c 	bl	8001bf0 <USBD_CtlSendData>
      break;
 80019d8:	e004      	b.n	80019e4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80019da:	6839      	ldr	r1, [r7, #0]
 80019dc:	6878      	ldr	r0, [r7, #4]
 80019de:	f000 f88a 	bl	8001af6 <USBD_CtlError>
      break;
 80019e2:	bf00      	nop
  }
}
 80019e4:	bf00      	nop
 80019e6:	3708      	adds	r7, #8
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}

080019ec <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
 80019f4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	885b      	ldrh	r3, [r3, #2]
 80019fa:	2b01      	cmp	r3, #1
 80019fc:	d107      	bne.n	8001a0e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2201      	movs	r2, #1
 8001a02:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8001a06:	6878      	ldr	r0, [r7, #4]
 8001a08:	f000 f92f 	bl	8001c6a <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8001a0c:	e013      	b.n	8001a36 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	885b      	ldrh	r3, [r3, #2]
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	d10b      	bne.n	8001a2e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	889b      	ldrh	r3, [r3, #4]
 8001a1a:	0a1b      	lsrs	r3, r3, #8
 8001a1c:	b29b      	uxth	r3, r3
 8001a1e:	b2da      	uxtb	r2, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8001a26:	6878      	ldr	r0, [r7, #4]
 8001a28:	f000 f91f 	bl	8001c6a <USBD_CtlSendStatus>
}
 8001a2c:	e003      	b.n	8001a36 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8001a2e:	6839      	ldr	r1, [r7, #0]
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f000 f860 	bl	8001af6 <USBD_CtlError>
}
 8001a36:	bf00      	nop
 8001a38:	3708      	adds	r7, #8
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}

08001a3e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001a3e:	b580      	push	{r7, lr}
 8001a40:	b082      	sub	sp, #8
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	6078      	str	r0, [r7, #4]
 8001a46:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	3b01      	subs	r3, #1
 8001a52:	2b02      	cmp	r3, #2
 8001a54:	d80b      	bhi.n	8001a6e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	885b      	ldrh	r3, [r3, #2]
 8001a5a:	2b01      	cmp	r3, #1
 8001a5c:	d10c      	bne.n	8001a78 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2200      	movs	r2, #0
 8001a62:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f000 f8ff 	bl	8001c6a <USBD_CtlSendStatus>
      }
      break;
 8001a6c:	e004      	b.n	8001a78 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8001a6e:	6839      	ldr	r1, [r7, #0]
 8001a70:	6878      	ldr	r0, [r7, #4]
 8001a72:	f000 f840 	bl	8001af6 <USBD_CtlError>
      break;
 8001a76:	e000      	b.n	8001a7a <USBD_ClrFeature+0x3c>
      break;
 8001a78:	bf00      	nop
  }
}
 8001a7a:	bf00      	nop
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8001a82:	b580      	push	{r7, lr}
 8001a84:	b084      	sub	sp, #16
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
 8001a8a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	781a      	ldrb	r2, [r3, #0]
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	3301      	adds	r3, #1
 8001a9c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	781a      	ldrb	r2, [r3, #0]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	3301      	adds	r3, #1
 8001aaa:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8001aac:	68f8      	ldr	r0, [r7, #12]
 8001aae:	f7ff fa15 	bl	8000edc <SWAPBYTE>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	461a      	mov	r2, r3
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	3301      	adds	r3, #1
 8001abe:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	3301      	adds	r3, #1
 8001ac4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8001ac6:	68f8      	ldr	r0, [r7, #12]
 8001ac8:	f7ff fa08 	bl	8000edc <SWAPBYTE>
 8001acc:	4603      	mov	r3, r0
 8001ace:	461a      	mov	r2, r3
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	3301      	adds	r3, #1
 8001ade:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8001ae0:	68f8      	ldr	r0, [r7, #12]
 8001ae2:	f7ff f9fb 	bl	8000edc <SWAPBYTE>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	461a      	mov	r2, r3
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	80da      	strh	r2, [r3, #6]
}
 8001aee:	bf00      	nop
 8001af0:	3710      	adds	r7, #16
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}

08001af6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001af6:	b580      	push	{r7, lr}
 8001af8:	b082      	sub	sp, #8
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	6078      	str	r0, [r7, #4]
 8001afe:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8001b00:	2180      	movs	r1, #128	@ 0x80
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f002 fae4 	bl	80040d0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8001b08:	2100      	movs	r1, #0
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f002 fae0 	bl	80040d0 <USBD_LL_StallEP>
}
 8001b10:	bf00      	nop
 8001b12:	3708      	adds	r7, #8
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b086      	sub	sp, #24
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	60f8      	str	r0, [r7, #12]
 8001b20:	60b9      	str	r1, [r7, #8]
 8001b22:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8001b24:	2300      	movs	r3, #0
 8001b26:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d042      	beq.n	8001bb4 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8001b32:	6938      	ldr	r0, [r7, #16]
 8001b34:	f000 f842 	bl	8001bbc <USBD_GetLen>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	005b      	lsls	r3, r3, #1
 8001b3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001b42:	d808      	bhi.n	8001b56 <USBD_GetString+0x3e>
 8001b44:	6938      	ldr	r0, [r7, #16]
 8001b46:	f000 f839 	bl	8001bbc <USBD_GetLen>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	3301      	adds	r3, #1
 8001b4e:	b29b      	uxth	r3, r3
 8001b50:	005b      	lsls	r3, r3, #1
 8001b52:	b29a      	uxth	r2, r3
 8001b54:	e001      	b.n	8001b5a <USBD_GetString+0x42>
 8001b56:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8001b5e:	7dfb      	ldrb	r3, [r7, #23]
 8001b60:	68ba      	ldr	r2, [r7, #8]
 8001b62:	4413      	add	r3, r2
 8001b64:	687a      	ldr	r2, [r7, #4]
 8001b66:	7812      	ldrb	r2, [r2, #0]
 8001b68:	701a      	strb	r2, [r3, #0]
  idx++;
 8001b6a:	7dfb      	ldrb	r3, [r7, #23]
 8001b6c:	3301      	adds	r3, #1
 8001b6e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8001b70:	7dfb      	ldrb	r3, [r7, #23]
 8001b72:	68ba      	ldr	r2, [r7, #8]
 8001b74:	4413      	add	r3, r2
 8001b76:	2203      	movs	r2, #3
 8001b78:	701a      	strb	r2, [r3, #0]
  idx++;
 8001b7a:	7dfb      	ldrb	r3, [r7, #23]
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8001b80:	e013      	b.n	8001baa <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8001b82:	7dfb      	ldrb	r3, [r7, #23]
 8001b84:	68ba      	ldr	r2, [r7, #8]
 8001b86:	4413      	add	r3, r2
 8001b88:	693a      	ldr	r2, [r7, #16]
 8001b8a:	7812      	ldrb	r2, [r2, #0]
 8001b8c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	3301      	adds	r3, #1
 8001b92:	613b      	str	r3, [r7, #16]
    idx++;
 8001b94:	7dfb      	ldrb	r3, [r7, #23]
 8001b96:	3301      	adds	r3, #1
 8001b98:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8001b9a:	7dfb      	ldrb	r3, [r7, #23]
 8001b9c:	68ba      	ldr	r2, [r7, #8]
 8001b9e:	4413      	add	r3, r2
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	701a      	strb	r2, [r3, #0]
    idx++;
 8001ba4:	7dfb      	ldrb	r3, [r7, #23]
 8001ba6:	3301      	adds	r3, #1
 8001ba8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d1e7      	bne.n	8001b82 <USBD_GetString+0x6a>
 8001bb2:	e000      	b.n	8001bb6 <USBD_GetString+0x9e>
    return;
 8001bb4:	bf00      	nop
  }
}
 8001bb6:	3718      	adds	r7, #24
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b085      	sub	sp, #20
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8001bcc:	e005      	b.n	8001bda <USBD_GetLen+0x1e>
  {
    len++;
 8001bce:	7bfb      	ldrb	r3, [r7, #15]
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	3301      	adds	r3, #1
 8001bd8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8001bda:	68bb      	ldr	r3, [r7, #8]
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d1f5      	bne.n	8001bce <USBD_GetLen+0x12>
  }

  return len;
 8001be2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3714      	adds	r7, #20
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr

08001bf0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b084      	sub	sp, #16
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	60f8      	str	r0, [r7, #12]
 8001bf8:	60b9      	str	r1, [r7, #8]
 8001bfa:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	2202      	movs	r2, #2
 8001c00:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	687a      	ldr	r2, [r7, #4]
 8001c08:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	687a      	ldr	r2, [r7, #4]
 8001c0e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	68ba      	ldr	r2, [r7, #8]
 8001c14:	2100      	movs	r1, #0
 8001c16:	68f8      	ldr	r0, [r7, #12]
 8001c18:	f002 fae3 	bl	80041e2 <USBD_LL_Transmit>

  return USBD_OK;
 8001c1c:	2300      	movs	r3, #0
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3710      	adds	r7, #16
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}

08001c26 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8001c26:	b580      	push	{r7, lr}
 8001c28:	b084      	sub	sp, #16
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	60f8      	str	r0, [r7, #12]
 8001c2e:	60b9      	str	r1, [r7, #8]
 8001c30:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	68ba      	ldr	r2, [r7, #8]
 8001c36:	2100      	movs	r1, #0
 8001c38:	68f8      	ldr	r0, [r7, #12]
 8001c3a:	f002 fad2 	bl	80041e2 <USBD_LL_Transmit>

  return USBD_OK;
 8001c3e:	2300      	movs	r3, #0
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	3710      	adds	r7, #16
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}

08001c48 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b084      	sub	sp, #16
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	60f8      	str	r0, [r7, #12]
 8001c50:	60b9      	str	r1, [r7, #8]
 8001c52:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	68ba      	ldr	r2, [r7, #8]
 8001c58:	2100      	movs	r1, #0
 8001c5a:	68f8      	ldr	r0, [r7, #12]
 8001c5c:	f002 fae2 	bl	8004224 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8001c60:	2300      	movs	r3, #0
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3710      	adds	r7, #16
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}

08001c6a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8001c6a:	b580      	push	{r7, lr}
 8001c6c:	b082      	sub	sp, #8
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2204      	movs	r2, #4
 8001c76:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	2100      	movs	r1, #0
 8001c80:	6878      	ldr	r0, [r7, #4]
 8001c82:	f002 faae 	bl	80041e2 <USBD_LL_Transmit>

  return USBD_OK;
 8001c86:	2300      	movs	r3, #0
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	3708      	adds	r7, #8
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}

08001c90 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2205      	movs	r2, #5
 8001c9c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	6878      	ldr	r0, [r7, #4]
 8001ca8:	f002 fabc 	bl	8004224 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8001cac:	2300      	movs	r3, #0
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3708      	adds	r7, #8
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}

08001cb6 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	b084      	sub	sp, #16
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	60f8      	str	r0, [r7, #12]
 8001cbe:	60b9      	str	r1, [r7, #8]
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d101      	bne.n	8001cce <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8001cca:	2302      	movs	r3, #2
 8001ccc:	e029      	b.n	8001d22 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	79fa      	ldrb	r2, [r7, #7]
 8001cd2:	f883 24a4 	strb.w	r2, [r3, #1188]	@ 0x4a4

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	2200      	movs	r2, #0
 8001cda:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454
  phost->ClassNumber = 0U;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	f8c3 2458 	str.w	r2, [r3, #1112]	@ 0x458

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8001ce6:	68f8      	ldr	r0, [r7, #12]
 8001ce8:	f000 f81f 	bl	8001d2a <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	2200      	movs	r2, #0
 8001cf0:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	2200      	movs	r2, #0
 8001d00:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	2200      	movs	r2, #0
 8001d08:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8001d0c:	68bb      	ldr	r3, [r7, #8]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d003      	beq.n	8001d1a <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	68ba      	ldr	r2, [r7, #8]
 8001d16:	f8c3 24ac 	str.w	r2, [r3, #1196]	@ 0x4ac

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8001d1a:	68f8      	ldr	r0, [r7, #12]
 8001d1c:	f002 fcc0 	bl	80046a0 <USBH_LL_Init>

  return USBH_OK;
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3710      	adds	r7, #16
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}

08001d2a <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8001d2a:	b580      	push	{r7, lr}
 8001d2c:	b084      	sub	sp, #16
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8001d32:	2300      	movs	r3, #0
 8001d34:	60fb      	str	r3, [r7, #12]
 8001d36:	e00a      	b.n	8001d4e <DeInitStateMachine+0x24>
  {
    phost->Pipes[i] = 0U;
 8001d38:	687a      	ldr	r2, [r7, #4]
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 8001d40:	009b      	lsls	r3, r3, #2
 8001d42:	4413      	add	r3, r2
 8001d44:	2200      	movs	r2, #0
 8001d46:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	3301      	adds	r3, #1
 8001d4c:	60fb      	str	r3, [r7, #12]
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	2b0f      	cmp	r3, #15
 8001d52:	d9f1      	bls.n	8001d38 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8001d54:	2300      	movs	r3, #0
 8001d56:	60fb      	str	r3, [r7, #12]
 8001d58:	e009      	b.n	8001d6e <DeInitStateMachine+0x44>
  {
    phost->device.Data[i] = 0U;
 8001d5a:	687a      	ldr	r2, [r7, #4]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	4413      	add	r3, r2
 8001d60:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8001d64:	2200      	movs	r2, #0
 8001d66:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	3301      	adds	r3, #1
 8001d6c:	60fb      	str	r3, [r7, #12]
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001d74:	d3f1      	bcc.n	8001d5a <DeInitStateMachine+0x30>
  }

  phost->gState = HOST_IDLE;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2200      	movs	r2, #0
 8001d7a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2200      	movs	r2, #0
 8001d80:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2201      	movs	r2, #1
 8001d86:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	f8c3 249c 	str.w	r2, [r3, #1180]	@ 0x49c

  phost->Control.state = CTRL_SETUP;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2201      	movs	r2, #1
 8001d94:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2240      	movs	r2, #64	@ 0x40
 8001d9a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2200      	movs	r2, #0
 8001da6:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2201      	movs	r2, #1
 8001dae:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2200      	movs	r2, #0
 8001db6:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	331c      	adds	r3, #28
 8001dc6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001dca:	2100      	movs	r1, #0
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f018 fbd3 	bl	801a578 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8001dd8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ddc:	2100      	movs	r1, #0
 8001dde:	4618      	mov	r0, r3
 8001de0:	f018 fbca 	bl	801a578 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8001dea:	2212      	movs	r2, #18
 8001dec:	2100      	movs	r1, #0
 8001dee:	4618      	mov	r0, r3
 8001df0:	f018 fbc2 	bl	801a578 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8001dfa:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001dfe:	2100      	movs	r1, #0
 8001e00:	4618      	mov	r0, r3
 8001e02:	f018 fbb9 	bl	801a578 <memset>

  return USBH_OK;
 8001e06:	2300      	movs	r3, #0
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	3710      	adds	r7, #16
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}

08001e10 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b085      	sub	sp, #20
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d018      	beq.n	8001e56 <USBH_RegisterClass+0x46>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	f8d3 3458 	ldr.w	r3, [r3, #1112]	@ 0x458
 8001e2a:	2b05      	cmp	r3, #5
 8001e2c:	d810      	bhi.n	8001e50 <USBH_RegisterClass+0x40>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	f8d3 3458 	ldr.w	r3, [r3, #1112]	@ 0x458
 8001e34:	1c59      	adds	r1, r3, #1
 8001e36:	687a      	ldr	r2, [r7, #4]
 8001e38:	f8c2 1458 	str.w	r1, [r2, #1112]	@ 0x458
 8001e3c:	687a      	ldr	r2, [r7, #4]
 8001e3e:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	4413      	add	r3, r2
 8001e46:	683a      	ldr	r2, [r7, #0]
 8001e48:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	73fb      	strb	r3, [r7, #15]
 8001e4e:	e004      	b.n	8001e5a <USBH_RegisterClass+0x4a>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8001e50:	2302      	movs	r3, #2
 8001e52:	73fb      	strb	r3, [r7, #15]
 8001e54:	e001      	b.n	8001e5a <USBH_RegisterClass+0x4a>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8001e56:	2302      	movs	r3, #2
 8001e58:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8001e5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	3714      	adds	r7, #20
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr

08001e68 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b085      	sub	sp, #20
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
 8001e70:	460b      	mov	r3, r1
 8001e72:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8001e74:	2300      	movs	r3, #0
 8001e76:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8001e7e:	78fa      	ldrb	r2, [r7, #3]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d204      	bcs.n	8001e8e <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	78fa      	ldrb	r2, [r7, #3]
 8001e88:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8001e8c:	e001      	b.n	8001e92 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8001e8e:	2302      	movs	r3, #2
 8001e90:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8001e92:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	3714      	adds	r7, #20
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr

08001ea0 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8001ea8:	6878      	ldr	r0, [r7, #4]
 8001eaa:	f002 fc3b 	bl	8004724 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8001eae:	2101      	movs	r1, #1
 8001eb0:	6878      	ldr	r0, [r7, #4]
 8001eb2:	f002 fd54 	bl	800495e <USBH_LL_DriverVBUS>

  return USBH_OK;
 8001eb6:	2300      	movs	r3, #0
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3708      	adds	r7, #8
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b088      	sub	sp, #32
 8001ec4:	af04      	add	r7, sp, #16
 8001ec6:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8001ec8:	2302      	movs	r3, #2
 8001eca:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d102      	bne.n	8001ee2 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2203      	movs	r2, #3
 8001ee0:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	781b      	ldrb	r3, [r3, #0]
 8001ee6:	b2db      	uxtb	r3, r3
 8001ee8:	2b0b      	cmp	r3, #11
 8001eea:	f200 81c0 	bhi.w	800226e <USBH_Process+0x3ae>
 8001eee:	a201      	add	r2, pc, #4	@ (adr r2, 8001ef4 <USBH_Process+0x34>)
 8001ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ef4:	08001f25 	.word	0x08001f25
 8001ef8:	08001f57 	.word	0x08001f57
 8001efc:	08001fc1 	.word	0x08001fc1
 8001f00:	08002209 	.word	0x08002209
 8001f04:	0800226f 	.word	0x0800226f
 8001f08:	08002061 	.word	0x08002061
 8001f0c:	080021af 	.word	0x080021af
 8001f10:	08002097 	.word	0x08002097
 8001f14:	080020b7 	.word	0x080020b7
 8001f18:	080020d5 	.word	0x080020d5
 8001f1c:	08002119 	.word	0x08002119
 8001f20:	080021f1 	.word	0x080021f1
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8001f2a:	b2db      	uxtb	r3, r3
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	f000 81a0 	beq.w	8002272 <USBH_Process+0x3b2>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2201      	movs	r2, #1
 8001f36:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8001f38:	20c8      	movs	r0, #200	@ 0xc8
 8001f3a:	f002 fd51 	bl	80049e0 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8001f3e:	6878      	ldr	r0, [r7, #4]
 8001f40:	f002 fc4d 	bl	80047de <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2200      	movs	r2, #0
 8001f48:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f8c3 24a0 	str.w	r2, [r3, #1184]	@ 0x4a0

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8001f54:	e18d      	b.n	8002272 <USBH_Process+0x3b2>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d107      	bne.n	8001f72 <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2200      	movs	r2, #0
 8001f66:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2202      	movs	r2, #2
 8001f6e:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8001f70:	e18e      	b.n	8002290 <USBH_Process+0x3d0>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	@ 0x4a0
 8001f78:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001f7c:	d914      	bls.n	8001fa8 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8001f84:	3301      	adds	r3, #1
 8001f86:	b2da      	uxtb	r2, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8001f94:	2b03      	cmp	r3, #3
 8001f96:	d903      	bls.n	8001fa0 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	220d      	movs	r2, #13
 8001f9c:	701a      	strb	r2, [r3, #0]
      break;
 8001f9e:	e177      	b.n	8002290 <USBH_Process+0x3d0>
            phost->gState = HOST_IDLE;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	701a      	strb	r2, [r3, #0]
      break;
 8001fa6:	e173      	b.n	8002290 <USBH_Process+0x3d0>
          phost->Timeout += 10U;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	@ 0x4a0
 8001fae:	f103 020a 	add.w	r2, r3, #10
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	f8c3 24a0 	str.w	r2, [r3, #1184]	@ 0x4a0
          USBH_Delay(10U);
 8001fb8:	200a      	movs	r0, #10
 8001fba:	f002 fd11 	bl	80049e0 <USBH_Delay>
      break;
 8001fbe:	e167      	b.n	8002290 <USBH_Process+0x3d0>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d005      	beq.n	8001fd6 <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8001fd0:	2104      	movs	r1, #4
 8001fd2:	6878      	ldr	r0, [r7, #4]
 8001fd4:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8001fd6:	2064      	movs	r0, #100	@ 0x64
 8001fd8:	f002 fd02 	bl	80049e0 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8001fdc:	6878      	ldr	r0, [r7, #4]
 8001fde:	f002 fbd7 	bl	8004790 <USBH_LL_GetSpeed>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2205      	movs	r2, #5
 8001ff0:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8001ff2:	2100      	movs	r1, #0
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	f001 faa6 	bl	8003546 <USBH_AllocPipe>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8002002:	2180      	movs	r1, #128	@ 0x80
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	f001 fa9e 	bl	8003546 <USBH_AllocPipe>
 800200a:	4603      	mov	r3, r0
 800200c:	461a      	mov	r2, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	7919      	ldrb	r1, [r3, #4]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8002022:	687a      	ldr	r2, [r7, #4]
 8002024:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8002026:	9202      	str	r2, [sp, #8]
 8002028:	2200      	movs	r2, #0
 800202a:	9201      	str	r2, [sp, #4]
 800202c:	9300      	str	r3, [sp, #0]
 800202e:	4603      	mov	r3, r0
 8002030:	2280      	movs	r2, #128	@ 0x80
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f001 fa58 	bl	80034e8 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	7959      	ldrb	r1, [r3, #5]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8002048:	687a      	ldr	r2, [r7, #4]
 800204a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800204c:	9202      	str	r2, [sp, #8]
 800204e:	2200      	movs	r2, #0
 8002050:	9201      	str	r2, [sp, #4]
 8002052:	9300      	str	r3, [sp, #0]
 8002054:	4603      	mov	r3, r0
 8002056:	2200      	movs	r2, #0
 8002058:	6878      	ldr	r0, [r7, #4]
 800205a:	f001 fa45 	bl	80034e8 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800205e:	e117      	b.n	8002290 <USBH_Process+0x3d0>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8002060:	6878      	ldr	r0, [r7, #4]
 8002062:	f000 f91b 	bl	800229c <USBH_HandleEnum>
 8002066:	4603      	mov	r3, r0
 8002068:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800206a:	7bbb      	ldrb	r3, [r7, #14]
 800206c:	b2db      	uxtb	r3, r3
 800206e:	2b00      	cmp	r3, #0
 8002070:	f040 8101 	bne.w	8002276 <USBH_Process+0x3b6>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2200      	movs	r2, #0
 8002078:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8002082:	2b01      	cmp	r3, #1
 8002084:	d103      	bne.n	800208e <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2208      	movs	r2, #8
 800208a:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800208c:	e0f3      	b.n	8002276 <USBH_Process+0x3b6>
          phost->gState = HOST_INPUT;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2207      	movs	r2, #7
 8002092:	701a      	strb	r2, [r3, #0]
      break;
 8002094:	e0ef      	b.n	8002276 <USBH_Process+0x3b6>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 800209c:	2b00      	cmp	r3, #0
 800209e:	f000 80ec 	beq.w	800227a <USBH_Process+0x3ba>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 80020a8:	2101      	movs	r1, #1
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2208      	movs	r2, #8
 80020b2:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 80020b4:	e0e1      	b.n	800227a <USBH_Process+0x3ba>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 80020bc:	4619      	mov	r1, r3
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f000 fc43 	bl	800294a <USBH_SetCfg>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	f040 80d9 	bne.w	800227e <USBH_Process+0x3be>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2209      	movs	r2, #9
 80020d0:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80020d2:	e0d4      	b.n	800227e <USBH_Process+0x3be>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 80020da:	f003 0320 	and.w	r3, r3, #32
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d016      	beq.n	8002110 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 80020e2:	2101      	movs	r1, #1
 80020e4:	6878      	ldr	r0, [r7, #4]
 80020e6:	f000 fc53 	bl	8002990 <USBH_SetFeature>
 80020ea:	4603      	mov	r3, r0
 80020ec:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80020ee:	7bbb      	ldrb	r3, [r7, #14]
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d103      	bne.n	80020fe <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	220a      	movs	r2, #10
 80020fa:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80020fc:	e0c1      	b.n	8002282 <USBH_Process+0x3c2>
        else if (status == USBH_NOT_SUPPORTED)
 80020fe:	7bbb      	ldrb	r3, [r7, #14]
 8002100:	b2db      	uxtb	r3, r3
 8002102:	2b03      	cmp	r3, #3
 8002104:	f040 80bd 	bne.w	8002282 <USBH_Process+0x3c2>
          phost->gState = HOST_CHECK_CLASS;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	220a      	movs	r2, #10
 800210c:	701a      	strb	r2, [r3, #0]
      break;
 800210e:	e0b8      	b.n	8002282 <USBH_Process+0x3c2>
        phost->gState = HOST_CHECK_CLASS;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	220a      	movs	r2, #10
 8002114:	701a      	strb	r2, [r3, #0]
      break;
 8002116:	e0b4      	b.n	8002282 <USBH_Process+0x3c2>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	f8d3 3458 	ldr.w	r3, [r3, #1112]	@ 0x458
 800211e:	2b00      	cmp	r3, #0
 8002120:	f000 80b1 	beq.w	8002286 <USBH_Process+0x3c6>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2200      	movs	r2, #0
 8002128:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800212c:	2300      	movs	r3, #0
 800212e:	73fb      	strb	r3, [r7, #15]
 8002130:	e01a      	b.n	8002168 <USBH_Process+0x2a8>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8002132:	7bfb      	ldrb	r3, [r7, #15]
 8002134:	687a      	ldr	r2, [r7, #4]
 8002136:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
 800213a:	009b      	lsls	r3, r3, #2
 800213c:	4413      	add	r3, r2
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	791a      	ldrb	r2, [r3, #4]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8002148:	429a      	cmp	r2, r3
 800214a:	d10a      	bne.n	8002162 <USBH_Process+0x2a2>
          {
            phost->pActiveClass = phost->pClass[idx];
 800214c:	7bfb      	ldrb	r3, [r7, #15]
 800214e:	687a      	ldr	r2, [r7, #4]
 8002150:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
 8002154:	009b      	lsls	r3, r3, #2
 8002156:	4413      	add	r3, r2
 8002158:	685a      	ldr	r2, [r3, #4]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454
            break;
 8002160:	e005      	b.n	800216e <USBH_Process+0x2ae>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8002162:	7bfb      	ldrb	r3, [r7, #15]
 8002164:	3301      	adds	r3, #1
 8002166:	73fb      	strb	r3, [r7, #15]
 8002168:	7bfb      	ldrb	r3, [r7, #15]
 800216a:	2b05      	cmp	r3, #5
 800216c:	d9e1      	bls.n	8002132 <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8002174:	2b00      	cmp	r3, #0
 8002176:	d016      	beq.n	80021a6 <USBH_Process+0x2e6>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	6878      	ldr	r0, [r7, #4]
 8002182:	4798      	blx	r3
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d109      	bne.n	800219e <USBH_Process+0x2de>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2206      	movs	r2, #6
 800218e:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8002196:	2103      	movs	r1, #3
 8002198:	6878      	ldr	r0, [r7, #4]
 800219a:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800219c:	e073      	b.n	8002286 <USBH_Process+0x3c6>
            phost->gState = HOST_ABORT_STATE;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	220d      	movs	r2, #13
 80021a2:	701a      	strb	r2, [r3, #0]
      break;
 80021a4:	e06f      	b.n	8002286 <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	220d      	movs	r2, #13
 80021aa:	701a      	strb	r2, [r3, #0]
      break;
 80021ac:	e06b      	b.n	8002286 <USBH_Process+0x3c6>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d017      	beq.n	80021e8 <USBH_Process+0x328>
      {
        status = phost->pActiveClass->Requests(phost);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 80021be:	691b      	ldr	r3, [r3, #16]
 80021c0:	6878      	ldr	r0, [r7, #4]
 80021c2:	4798      	blx	r3
 80021c4:	4603      	mov	r3, r0
 80021c6:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80021c8:	7bbb      	ldrb	r3, [r7, #14]
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d103      	bne.n	80021d8 <USBH_Process+0x318>
        {
          phost->gState = HOST_CLASS;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	220b      	movs	r2, #11
 80021d4:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80021d6:	e058      	b.n	800228a <USBH_Process+0x3ca>
        else if (status == USBH_FAIL)
 80021d8:	7bbb      	ldrb	r3, [r7, #14]
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	2b02      	cmp	r3, #2
 80021de:	d154      	bne.n	800228a <USBH_Process+0x3ca>
          phost->gState = HOST_ABORT_STATE;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	220d      	movs	r2, #13
 80021e4:	701a      	strb	r2, [r3, #0]
      break;
 80021e6:	e050      	b.n	800228a <USBH_Process+0x3ca>
        phost->gState = HOST_ABORT_STATE;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	220d      	movs	r2, #13
 80021ec:	701a      	strb	r2, [r3, #0]
      break;
 80021ee:	e04c      	b.n	800228a <USBH_Process+0x3ca>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d049      	beq.n	800228e <USBH_Process+0x3ce>
      {
        phost->pActiveClass->BgndProcess(phost);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8002200:	695b      	ldr	r3, [r3, #20]
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	4798      	blx	r3
      }
      break;
 8002206:	e042      	b.n	800228e <USBH_Process+0x3ce>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2200      	movs	r2, #0
 800220c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8002210:	6878      	ldr	r0, [r7, #4]
 8002212:	f7ff fd8a 	bl	8001d2a <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 800221c:	2b00      	cmp	r3, #0
 800221e:	d009      	beq.n	8002234 <USBH_Process+0x374>
      {
        phost->pActiveClass->DeInit(phost);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8002226:	68db      	ldr	r3, [r3, #12]
 8002228:	6878      	ldr	r0, [r7, #4]
 800222a:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2200      	movs	r2, #0
 8002230:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454
      }

      if (phost->pUser != NULL)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 800223a:	2b00      	cmp	r3, #0
 800223c:	d005      	beq.n	800224a <USBH_Process+0x38a>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8002244:	2105      	movs	r1, #5
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8002250:	b2db      	uxtb	r3, r3
 8002252:	2b01      	cmp	r3, #1
 8002254:	d107      	bne.n	8002266 <USBH_Process+0x3a6>
      {
        phost->device.is_ReEnumerated = 0U;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2200      	movs	r2, #0
 800225a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	f7ff fe1e 	bl	8001ea0 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8002264:	e014      	b.n	8002290 <USBH_Process+0x3d0>
        (void)USBH_LL_Start(phost);
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	f002 fa5c 	bl	8004724 <USBH_LL_Start>
      break;
 800226c:	e010      	b.n	8002290 <USBH_Process+0x3d0>

    case HOST_ABORT_STATE:
    default :
      break;
 800226e:	bf00      	nop
 8002270:	e00e      	b.n	8002290 <USBH_Process+0x3d0>
      break;
 8002272:	bf00      	nop
 8002274:	e00c      	b.n	8002290 <USBH_Process+0x3d0>
      break;
 8002276:	bf00      	nop
 8002278:	e00a      	b.n	8002290 <USBH_Process+0x3d0>
    break;
 800227a:	bf00      	nop
 800227c:	e008      	b.n	8002290 <USBH_Process+0x3d0>
      break;
 800227e:	bf00      	nop
 8002280:	e006      	b.n	8002290 <USBH_Process+0x3d0>
      break;
 8002282:	bf00      	nop
 8002284:	e004      	b.n	8002290 <USBH_Process+0x3d0>
      break;
 8002286:	bf00      	nop
 8002288:	e002      	b.n	8002290 <USBH_Process+0x3d0>
      break;
 800228a:	bf00      	nop
 800228c:	e000      	b.n	8002290 <USBH_Process+0x3d0>
      break;
 800228e:	bf00      	nop
  }
  return USBH_OK;
 8002290:	2300      	movs	r3, #0
}
 8002292:	4618      	mov	r0, r3
 8002294:	3710      	adds	r7, #16
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop

0800229c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b088      	sub	sp, #32
 80022a0:	af04      	add	r7, sp, #16
 80022a2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80022a4:	2301      	movs	r3, #1
 80022a6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80022a8:	2301      	movs	r3, #1
 80022aa:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	785b      	ldrb	r3, [r3, #1]
 80022b0:	2b07      	cmp	r3, #7
 80022b2:	f200 81bd 	bhi.w	8002630 <USBH_HandleEnum+0x394>
 80022b6:	a201      	add	r2, pc, #4	@ (adr r2, 80022bc <USBH_HandleEnum+0x20>)
 80022b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022bc:	080022dd 	.word	0x080022dd
 80022c0:	08002397 	.word	0x08002397
 80022c4:	08002401 	.word	0x08002401
 80022c8:	0800248b 	.word	0x0800248b
 80022cc:	080024f5 	.word	0x080024f5
 80022d0:	08002565 	.word	0x08002565
 80022d4:	080025ab 	.word	0x080025ab
 80022d8:	080025f1 	.word	0x080025f1
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80022dc:	2108      	movs	r1, #8
 80022de:	6878      	ldr	r0, [r7, #4]
 80022e0:	f000 fa50 	bl	8002784 <USBH_Get_DevDesc>
 80022e4:	4603      	mov	r3, r0
 80022e6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80022e8:	7bbb      	ldrb	r3, [r7, #14]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d12e      	bne.n	800234c <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2201      	movs	r2, #1
 80022fc:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	7919      	ldrb	r1, [r3, #4]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800230e:	687a      	ldr	r2, [r7, #4]
 8002310:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8002312:	9202      	str	r2, [sp, #8]
 8002314:	2200      	movs	r2, #0
 8002316:	9201      	str	r2, [sp, #4]
 8002318:	9300      	str	r3, [sp, #0]
 800231a:	4603      	mov	r3, r0
 800231c:	2280      	movs	r2, #128	@ 0x80
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	f001 f8e2 	bl	80034e8 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	7959      	ldrb	r1, [r3, #5]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8002334:	687a      	ldr	r2, [r7, #4]
 8002336:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8002338:	9202      	str	r2, [sp, #8]
 800233a:	2200      	movs	r2, #0
 800233c:	9201      	str	r2, [sp, #4]
 800233e:	9300      	str	r3, [sp, #0]
 8002340:	4603      	mov	r3, r0
 8002342:	2200      	movs	r2, #0
 8002344:	6878      	ldr	r0, [r7, #4]
 8002346:	f001 f8cf 	bl	80034e8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800234a:	e173      	b.n	8002634 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800234c:	7bbb      	ldrb	r3, [r7, #14]
 800234e:	2b03      	cmp	r3, #3
 8002350:	f040 8170 	bne.w	8002634 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800235a:	3301      	adds	r3, #1
 800235c:	b2da      	uxtb	r2, r3
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800236a:	2b03      	cmp	r3, #3
 800236c:	d903      	bls.n	8002376 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	220d      	movs	r2, #13
 8002372:	701a      	strb	r2, [r3, #0]
      break;
 8002374:	e15e      	b.n	8002634 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	795b      	ldrb	r3, [r3, #5]
 800237a:	4619      	mov	r1, r3
 800237c:	6878      	ldr	r0, [r7, #4]
 800237e:	f001 f904 	bl	800358a <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	791b      	ldrb	r3, [r3, #4]
 8002386:	4619      	mov	r1, r3
 8002388:	6878      	ldr	r0, [r7, #4]
 800238a:	f001 f8fe 	bl	800358a <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2200      	movs	r2, #0
 8002392:	701a      	strb	r2, [r3, #0]
      break;
 8002394:	e14e      	b.n	8002634 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8002396:	2112      	movs	r1, #18
 8002398:	6878      	ldr	r0, [r7, #4]
 800239a:	f000 f9f3 	bl	8002784 <USBH_Get_DevDesc>
 800239e:	4603      	mov	r3, r0
 80023a0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80023a2:	7bbb      	ldrb	r3, [r7, #14]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d103      	bne.n	80023b0 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2202      	movs	r2, #2
 80023ac:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80023ae:	e143      	b.n	8002638 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80023b0:	7bbb      	ldrb	r3, [r7, #14]
 80023b2:	2b03      	cmp	r3, #3
 80023b4:	f040 8140 	bne.w	8002638 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80023be:	3301      	adds	r3, #1
 80023c0:	b2da      	uxtb	r2, r3
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80023ce:	2b03      	cmp	r3, #3
 80023d0:	d903      	bls.n	80023da <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	220d      	movs	r2, #13
 80023d6:	701a      	strb	r2, [r3, #0]
      break;
 80023d8:	e12e      	b.n	8002638 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	795b      	ldrb	r3, [r3, #5]
 80023de:	4619      	mov	r1, r3
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	f001 f8d2 	bl	800358a <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	791b      	ldrb	r3, [r3, #4]
 80023ea:	4619      	mov	r1, r3
 80023ec:	6878      	ldr	r0, [r7, #4]
 80023ee:	f001 f8cc 	bl	800358a <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2200      	movs	r2, #0
 80023f6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2200      	movs	r2, #0
 80023fc:	701a      	strb	r2, [r3, #0]
      break;
 80023fe:	e11b      	b.n	8002638 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8002400:	2101      	movs	r1, #1
 8002402:	6878      	ldr	r0, [r7, #4]
 8002404:	f000 fa7d 	bl	8002902 <USBH_SetAddress>
 8002408:	4603      	mov	r3, r0
 800240a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800240c:	7bbb      	ldrb	r3, [r7, #14]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d130      	bne.n	8002474 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8002412:	2002      	movs	r0, #2
 8002414:	f002 fae4 	bl	80049e0 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2201      	movs	r2, #1
 800241c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2203      	movs	r2, #3
 8002424:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	7919      	ldrb	r1, [r3, #4]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8002436:	687a      	ldr	r2, [r7, #4]
 8002438:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800243a:	9202      	str	r2, [sp, #8]
 800243c:	2200      	movs	r2, #0
 800243e:	9201      	str	r2, [sp, #4]
 8002440:	9300      	str	r3, [sp, #0]
 8002442:	4603      	mov	r3, r0
 8002444:	2280      	movs	r2, #128	@ 0x80
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	f001 f84e 	bl	80034e8 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	7959      	ldrb	r1, [r3, #5]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800245c:	687a      	ldr	r2, [r7, #4]
 800245e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8002460:	9202      	str	r2, [sp, #8]
 8002462:	2200      	movs	r2, #0
 8002464:	9201      	str	r2, [sp, #4]
 8002466:	9300      	str	r3, [sp, #0]
 8002468:	4603      	mov	r3, r0
 800246a:	2200      	movs	r2, #0
 800246c:	6878      	ldr	r0, [r7, #4]
 800246e:	f001 f83b 	bl	80034e8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8002472:	e0e3      	b.n	800263c <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8002474:	7bbb      	ldrb	r3, [r7, #14]
 8002476:	2b03      	cmp	r3, #3
 8002478:	f040 80e0 	bne.w	800263c <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	220d      	movs	r2, #13
 8002480:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2200      	movs	r2, #0
 8002486:	705a      	strb	r2, [r3, #1]
      break;
 8002488:	e0d8      	b.n	800263c <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800248a:	2109      	movs	r1, #9
 800248c:	6878      	ldr	r0, [r7, #4]
 800248e:	f000 f9a5 	bl	80027dc <USBH_Get_CfgDesc>
 8002492:	4603      	mov	r3, r0
 8002494:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8002496:	7bbb      	ldrb	r3, [r7, #14]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d103      	bne.n	80024a4 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2204      	movs	r2, #4
 80024a0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80024a2:	e0cd      	b.n	8002640 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80024a4:	7bbb      	ldrb	r3, [r7, #14]
 80024a6:	2b03      	cmp	r3, #3
 80024a8:	f040 80ca 	bne.w	8002640 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80024b2:	3301      	adds	r3, #1
 80024b4:	b2da      	uxtb	r2, r3
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80024c2:	2b03      	cmp	r3, #3
 80024c4:	d903      	bls.n	80024ce <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	220d      	movs	r2, #13
 80024ca:	701a      	strb	r2, [r3, #0]
      break;
 80024cc:	e0b8      	b.n	8002640 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	795b      	ldrb	r3, [r3, #5]
 80024d2:	4619      	mov	r1, r3
 80024d4:	6878      	ldr	r0, [r7, #4]
 80024d6:	f001 f858 	bl	800358a <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	791b      	ldrb	r3, [r3, #4]
 80024de:	4619      	mov	r1, r3
 80024e0:	6878      	ldr	r0, [r7, #4]
 80024e2:	f001 f852 	bl	800358a <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2200      	movs	r2, #0
 80024ea:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2200      	movs	r2, #0
 80024f0:	701a      	strb	r2, [r3, #0]
      break;
 80024f2:	e0a5      	b.n	8002640 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 80024fa:	4619      	mov	r1, r3
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	f000 f96d 	bl	80027dc <USBH_Get_CfgDesc>
 8002502:	4603      	mov	r3, r0
 8002504:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8002506:	7bbb      	ldrb	r3, [r7, #14]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d103      	bne.n	8002514 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2205      	movs	r2, #5
 8002510:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8002512:	e097      	b.n	8002644 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8002514:	7bbb      	ldrb	r3, [r7, #14]
 8002516:	2b03      	cmp	r3, #3
 8002518:	f040 8094 	bne.w	8002644 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8002522:	3301      	adds	r3, #1
 8002524:	b2da      	uxtb	r2, r3
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8002532:	2b03      	cmp	r3, #3
 8002534:	d903      	bls.n	800253e <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	220d      	movs	r2, #13
 800253a:	701a      	strb	r2, [r3, #0]
      break;
 800253c:	e082      	b.n	8002644 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	795b      	ldrb	r3, [r3, #5]
 8002542:	4619      	mov	r1, r3
 8002544:	6878      	ldr	r0, [r7, #4]
 8002546:	f001 f820 	bl	800358a <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	791b      	ldrb	r3, [r3, #4]
 800254e:	4619      	mov	r1, r3
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	f001 f81a 	bl	800358a <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2200      	movs	r2, #0
 800255a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2200      	movs	r2, #0
 8002560:	701a      	strb	r2, [r3, #0]
      break;
 8002562:	e06f      	b.n	8002644 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800256a:	2b00      	cmp	r3, #0
 800256c:	d019      	beq.n	80025a2 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800257a:	23ff      	movs	r3, #255	@ 0xff
 800257c:	6878      	ldr	r0, [r7, #4]
 800257e:	f000 f957 	bl	8002830 <USBH_Get_StringDesc>
 8002582:	4603      	mov	r3, r0
 8002584:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8002586:	7bbb      	ldrb	r3, [r7, #14]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d103      	bne.n	8002594 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2206      	movs	r2, #6
 8002590:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8002592:	e059      	b.n	8002648 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8002594:	7bbb      	ldrb	r3, [r7, #14]
 8002596:	2b03      	cmp	r3, #3
 8002598:	d156      	bne.n	8002648 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2206      	movs	r2, #6
 800259e:	705a      	strb	r2, [r3, #1]
      break;
 80025a0:	e052      	b.n	8002648 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2206      	movs	r2, #6
 80025a6:	705a      	strb	r2, [r3, #1]
      break;
 80025a8:	e04e      	b.n	8002648 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d019      	beq.n	80025e8 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80025c0:	23ff      	movs	r3, #255	@ 0xff
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f000 f934 	bl	8002830 <USBH_Get_StringDesc>
 80025c8:	4603      	mov	r3, r0
 80025ca:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80025cc:	7bbb      	ldrb	r3, [r7, #14]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d103      	bne.n	80025da <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2207      	movs	r2, #7
 80025d6:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80025d8:	e038      	b.n	800264c <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80025da:	7bbb      	ldrb	r3, [r7, #14]
 80025dc:	2b03      	cmp	r3, #3
 80025de:	d135      	bne.n	800264c <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2207      	movs	r2, #7
 80025e4:	705a      	strb	r2, [r3, #1]
      break;
 80025e6:	e031      	b.n	800264c <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2207      	movs	r2, #7
 80025ec:	705a      	strb	r2, [r3, #1]
      break;
 80025ee:	e02d      	b.n	800264c <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d017      	beq.n	800262a <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8002606:	23ff      	movs	r3, #255	@ 0xff
 8002608:	6878      	ldr	r0, [r7, #4]
 800260a:	f000 f911 	bl	8002830 <USBH_Get_StringDesc>
 800260e:	4603      	mov	r3, r0
 8002610:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8002612:	7bbb      	ldrb	r3, [r7, #14]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d102      	bne.n	800261e <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8002618:	2300      	movs	r3, #0
 800261a:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800261c:	e018      	b.n	8002650 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800261e:	7bbb      	ldrb	r3, [r7, #14]
 8002620:	2b03      	cmp	r3, #3
 8002622:	d115      	bne.n	8002650 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8002624:	2300      	movs	r3, #0
 8002626:	73fb      	strb	r3, [r7, #15]
      break;
 8002628:	e012      	b.n	8002650 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800262a:	2300      	movs	r3, #0
 800262c:	73fb      	strb	r3, [r7, #15]
      break;
 800262e:	e00f      	b.n	8002650 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8002630:	bf00      	nop
 8002632:	e00e      	b.n	8002652 <USBH_HandleEnum+0x3b6>
      break;
 8002634:	bf00      	nop
 8002636:	e00c      	b.n	8002652 <USBH_HandleEnum+0x3b6>
      break;
 8002638:	bf00      	nop
 800263a:	e00a      	b.n	8002652 <USBH_HandleEnum+0x3b6>
      break;
 800263c:	bf00      	nop
 800263e:	e008      	b.n	8002652 <USBH_HandleEnum+0x3b6>
      break;
 8002640:	bf00      	nop
 8002642:	e006      	b.n	8002652 <USBH_HandleEnum+0x3b6>
      break;
 8002644:	bf00      	nop
 8002646:	e004      	b.n	8002652 <USBH_HandleEnum+0x3b6>
      break;
 8002648:	bf00      	nop
 800264a:	e002      	b.n	8002652 <USBH_HandleEnum+0x3b6>
      break;
 800264c:	bf00      	nop
 800264e:	e000      	b.n	8002652 <USBH_HandleEnum+0x3b6>
      break;
 8002650:	bf00      	nop
  }
  return Status;
 8002652:	7bfb      	ldrb	r3, [r7, #15]
}
 8002654:	4618      	mov	r0, r3
 8002656:	3710      	adds	r7, #16
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}

0800265c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800265c:	b480      	push	{r7}
 800265e:	b083      	sub	sp, #12
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	683a      	ldr	r2, [r7, #0]
 800266a:	f8c3 249c 	str.w	r2, [r3, #1180]	@ 0x49c
}
 800266e:	bf00      	nop
 8002670:	370c      	adds	r7, #12
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr

0800267a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800267a:	b580      	push	{r7, lr}
 800267c:	b082      	sub	sp, #8
 800267e:	af00      	add	r7, sp, #0
 8002680:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 8002688:	1c5a      	adds	r2, r3, #1
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	f8c3 249c 	str.w	r2, [r3, #1180]	@ 0x49c
  USBH_HandleSof(phost);
 8002690:	6878      	ldr	r0, [r7, #4]
 8002692:	f000 f804 	bl	800269e <USBH_HandleSof>
}
 8002696:	bf00      	nop
 8002698:	3708      	adds	r7, #8
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}

0800269e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800269e:	b580      	push	{r7, lr}
 80026a0:	b082      	sub	sp, #8
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	781b      	ldrb	r3, [r3, #0]
 80026aa:	b2db      	uxtb	r3, r3
 80026ac:	2b0b      	cmp	r3, #11
 80026ae:	d10a      	bne.n	80026c6 <USBH_HandleSof+0x28>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d005      	beq.n	80026c6 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 80026c0:	699b      	ldr	r3, [r3, #24]
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	4798      	blx	r3
  }
}
 80026c6:	bf00      	nop
 80026c8:	3708      	adds	r7, #8
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}

080026ce <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80026ce:	b480      	push	{r7}
 80026d0:	b083      	sub	sp, #12
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2201      	movs	r2, #1
 80026da:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 80026de:	bf00      	nop
}
 80026e0:	370c      	adds	r7, #12
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr

080026ea <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80026ea:	b480      	push	{r7}
 80026ec:	b083      	sub	sp, #12
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2200      	movs	r2, #0
 80026f6:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2201      	movs	r2, #1
 80026fe:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8002702:	bf00      	nop
}
 8002704:	370c      	adds	r7, #12
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr

0800270e <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800270e:	b480      	push	{r7}
 8002710:	b083      	sub	sp, #12
 8002712:	af00      	add	r7, sp, #0
 8002714:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2201      	movs	r2, #1
 800271a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2200      	movs	r2, #0
 800272a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800272e:	2300      	movs	r3, #0
}
 8002730:	4618      	mov	r0, r3
 8002732:	370c      	adds	r7, #12
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr

0800273c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b082      	sub	sp, #8
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2201      	movs	r2, #1
 8002748:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2200      	movs	r2, #0
 8002750:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2200      	movs	r2, #0
 8002758:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800275c:	6878      	ldr	r0, [r7, #4]
 800275e:	f001 fffc 	bl	800475a <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	791b      	ldrb	r3, [r3, #4]
 8002766:	4619      	mov	r1, r3
 8002768:	6878      	ldr	r0, [r7, #4]
 800276a:	f000 ff0e 	bl	800358a <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	795b      	ldrb	r3, [r3, #5]
 8002772:	4619      	mov	r1, r3
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f000 ff08 	bl	800358a <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800277a:	2300      	movs	r3, #0
}
 800277c:	4618      	mov	r0, r3
 800277e:	3708      	adds	r7, #8
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}

08002784 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b086      	sub	sp, #24
 8002788:	af02      	add	r7, sp, #8
 800278a:	6078      	str	r0, [r7, #4]
 800278c:	460b      	mov	r3, r1
 800278e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8002790:	887b      	ldrh	r3, [r7, #2]
 8002792:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002796:	d901      	bls.n	800279c <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8002798:	2303      	movs	r3, #3
 800279a:	e01b      	b.n	80027d4 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80027a2:	887b      	ldrh	r3, [r7, #2]
 80027a4:	9300      	str	r3, [sp, #0]
 80027a6:	4613      	mov	r3, r2
 80027a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80027ac:	2100      	movs	r1, #0
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f000 f872 	bl	8002898 <USBH_GetDescriptor>
 80027b4:	4603      	mov	r3, r0
 80027b6:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 80027b8:	7bfb      	ldrb	r3, [r7, #15]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d109      	bne.n	80027d2 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80027c4:	887a      	ldrh	r2, [r7, #2]
 80027c6:	4619      	mov	r1, r3
 80027c8:	6878      	ldr	r0, [r7, #4]
 80027ca:	f000 f929 	bl	8002a20 <USBH_ParseDevDesc>
 80027ce:	4603      	mov	r3, r0
 80027d0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80027d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	3710      	adds	r7, #16
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}

080027dc <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b086      	sub	sp, #24
 80027e0:	af02      	add	r7, sp, #8
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	460b      	mov	r3, r1
 80027e6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	331c      	adds	r3, #28
 80027ec:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 80027ee:	887b      	ldrh	r3, [r7, #2]
 80027f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80027f4:	d901      	bls.n	80027fa <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e016      	b.n	8002828 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80027fa:	887b      	ldrh	r3, [r7, #2]
 80027fc:	9300      	str	r3, [sp, #0]
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002804:	2100      	movs	r1, #0
 8002806:	6878      	ldr	r0, [r7, #4]
 8002808:	f000 f846 	bl	8002898 <USBH_GetDescriptor>
 800280c:	4603      	mov	r3, r0
 800280e:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8002810:	7bfb      	ldrb	r3, [r7, #15]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d107      	bne.n	8002826 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8002816:	887b      	ldrh	r3, [r7, #2]
 8002818:	461a      	mov	r2, r3
 800281a:	68b9      	ldr	r1, [r7, #8]
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	f000 f9af 	bl	8002b80 <USBH_ParseCfgDesc>
 8002822:	4603      	mov	r3, r0
 8002824:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8002826:	7bfb      	ldrb	r3, [r7, #15]
}
 8002828:	4618      	mov	r0, r3
 800282a:	3710      	adds	r7, #16
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}

08002830 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b088      	sub	sp, #32
 8002834:	af02      	add	r7, sp, #8
 8002836:	60f8      	str	r0, [r7, #12]
 8002838:	607a      	str	r2, [r7, #4]
 800283a:	461a      	mov	r2, r3
 800283c:	460b      	mov	r3, r1
 800283e:	72fb      	strb	r3, [r7, #11]
 8002840:	4613      	mov	r3, r2
 8002842:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8002844:	893b      	ldrh	r3, [r7, #8]
 8002846:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800284a:	d802      	bhi.n	8002852 <USBH_Get_StringDesc+0x22>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d101      	bne.n	8002856 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8002852:	2303      	movs	r3, #3
 8002854:	e01c      	b.n	8002890 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8002856:	7afb      	ldrb	r3, [r7, #11]
 8002858:	b29b      	uxth	r3, r3
 800285a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800285e:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8002866:	893b      	ldrh	r3, [r7, #8]
 8002868:	9300      	str	r3, [sp, #0]
 800286a:	460b      	mov	r3, r1
 800286c:	2100      	movs	r1, #0
 800286e:	68f8      	ldr	r0, [r7, #12]
 8002870:	f000 f812 	bl	8002898 <USBH_GetDescriptor>
 8002874:	4603      	mov	r3, r0
 8002876:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8002878:	7dfb      	ldrb	r3, [r7, #23]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d107      	bne.n	800288e <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8002884:	893a      	ldrh	r2, [r7, #8]
 8002886:	6879      	ldr	r1, [r7, #4]
 8002888:	4618      	mov	r0, r3
 800288a:	f000 fb8c 	bl	8002fa6 <USBH_ParseStringDesc>
  }

  return status;
 800288e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002890:	4618      	mov	r0, r3
 8002892:	3718      	adds	r7, #24
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}

08002898 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	607b      	str	r3, [r7, #4]
 80028a2:	460b      	mov	r3, r1
 80028a4:	72fb      	strb	r3, [r7, #11]
 80028a6:	4613      	mov	r3, r2
 80028a8:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	789b      	ldrb	r3, [r3, #2]
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	d11c      	bne.n	80028ec <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80028b2:	7afb      	ldrb	r3, [r7, #11]
 80028b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80028b8:	b2da      	uxtb	r2, r3
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2206      	movs	r2, #6
 80028c2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	893a      	ldrh	r2, [r7, #8]
 80028c8:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80028ca:	893b      	ldrh	r3, [r7, #8]
 80028cc:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80028d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80028d4:	d104      	bne.n	80028e0 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	f240 4209 	movw	r2, #1033	@ 0x409
 80028dc:	829a      	strh	r2, [r3, #20]
 80028de:	e002      	b.n	80028e6 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2200      	movs	r2, #0
 80028e4:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	8b3a      	ldrh	r2, [r7, #24]
 80028ea:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80028ec:	8b3b      	ldrh	r3, [r7, #24]
 80028ee:	461a      	mov	r2, r3
 80028f0:	6879      	ldr	r1, [r7, #4]
 80028f2:	68f8      	ldr	r0, [r7, #12]
 80028f4:	f000 fba4 	bl	8003040 <USBH_CtlReq>
 80028f8:	4603      	mov	r3, r0
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	3710      	adds	r7, #16
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}

08002902 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8002902:	b580      	push	{r7, lr}
 8002904:	b082      	sub	sp, #8
 8002906:	af00      	add	r7, sp, #0
 8002908:	6078      	str	r0, [r7, #4]
 800290a:	460b      	mov	r3, r1
 800290c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	789b      	ldrb	r3, [r3, #2]
 8002912:	2b01      	cmp	r3, #1
 8002914:	d10f      	bne.n	8002936 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2200      	movs	r2, #0
 800291a:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2205      	movs	r2, #5
 8002920:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8002922:	78fb      	ldrb	r3, [r7, #3]
 8002924:	b29a      	uxth	r2, r3
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2200      	movs	r2, #0
 800292e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8002936:	2200      	movs	r2, #0
 8002938:	2100      	movs	r1, #0
 800293a:	6878      	ldr	r0, [r7, #4]
 800293c:	f000 fb80 	bl	8003040 <USBH_CtlReq>
 8002940:	4603      	mov	r3, r0
}
 8002942:	4618      	mov	r0, r3
 8002944:	3708      	adds	r7, #8
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}

0800294a <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800294a:	b580      	push	{r7, lr}
 800294c:	b082      	sub	sp, #8
 800294e:	af00      	add	r7, sp, #0
 8002950:	6078      	str	r0, [r7, #4]
 8002952:	460b      	mov	r3, r1
 8002954:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	789b      	ldrb	r3, [r3, #2]
 800295a:	2b01      	cmp	r3, #1
 800295c:	d10e      	bne.n	800297c <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2200      	movs	r2, #0
 8002962:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2209      	movs	r2, #9
 8002968:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	887a      	ldrh	r2, [r7, #2]
 800296e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2200      	movs	r2, #0
 8002974:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2200      	movs	r2, #0
 800297a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800297c:	2200      	movs	r2, #0
 800297e:	2100      	movs	r1, #0
 8002980:	6878      	ldr	r0, [r7, #4]
 8002982:	f000 fb5d 	bl	8003040 <USBH_CtlReq>
 8002986:	4603      	mov	r3, r0
}
 8002988:	4618      	mov	r0, r3
 800298a:	3708      	adds	r7, #8
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}

08002990 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b082      	sub	sp, #8
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	460b      	mov	r3, r1
 800299a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	789b      	ldrb	r3, [r3, #2]
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d10f      	bne.n	80029c4 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2200      	movs	r2, #0
 80029a8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2203      	movs	r2, #3
 80029ae:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80029b0:	78fb      	ldrb	r3, [r7, #3]
 80029b2:	b29a      	uxth	r2, r3
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2200      	movs	r2, #0
 80029bc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80029c4:	2200      	movs	r2, #0
 80029c6:	2100      	movs	r1, #0
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	f000 fb39 	bl	8003040 <USBH_CtlReq>
 80029ce:	4603      	mov	r3, r0
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3708      	adds	r7, #8
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}

080029d8 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	460b      	mov	r3, r1
 80029e2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	789b      	ldrb	r3, [r3, #2]
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	d10f      	bne.n	8002a0c <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2202      	movs	r2, #2
 80029f0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2201      	movs	r2, #1
 80029f6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2200      	movs	r2, #0
 80029fc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80029fe:	78fb      	ldrb	r3, [r7, #3]
 8002a00:	b29a      	uxth	r2, r3
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	2100      	movs	r1, #0
 8002a10:	6878      	ldr	r0, [r7, #4]
 8002a12:	f000 fb15 	bl	8003040 <USBH_CtlReq>
 8002a16:	4603      	mov	r3, r0
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	3708      	adds	r7, #8
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}

08002a20 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b087      	sub	sp, #28
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	60f8      	str	r0, [r7, #12]
 8002a28:	60b9      	str	r1, [r7, #8]
 8002a2a:	4613      	mov	r3, r2
 8002a2c:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8002a34:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8002a36:	2300      	movs	r3, #0
 8002a38:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d101      	bne.n	8002a44 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8002a40:	2302      	movs	r3, #2
 8002a42:	e094      	b.n	8002b6e <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	781a      	ldrb	r2, [r3, #0]
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	785a      	ldrb	r2, [r3, #1]
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	3302      	adds	r3, #2
 8002a58:	781b      	ldrb	r3, [r3, #0]
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	3303      	adds	r3, #3
 8002a60:	781b      	ldrb	r3, [r3, #0]
 8002a62:	021b      	lsls	r3, r3, #8
 8002a64:	b29b      	uxth	r3, r3
 8002a66:	4313      	orrs	r3, r2
 8002a68:	b29a      	uxth	r2, r3
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	791a      	ldrb	r2, [r3, #4]
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	795a      	ldrb	r2, [r3, #5]
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	799a      	ldrb	r2, [r3, #6]
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	79da      	ldrb	r2, [r3, #7]
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d004      	beq.n	8002aa2 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d11b      	bne.n	8002ada <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	79db      	ldrb	r3, [r3, #7]
 8002aa6:	2b20      	cmp	r3, #32
 8002aa8:	dc0f      	bgt.n	8002aca <USBH_ParseDevDesc+0xaa>
 8002aaa:	2b08      	cmp	r3, #8
 8002aac:	db0f      	blt.n	8002ace <USBH_ParseDevDesc+0xae>
 8002aae:	3b08      	subs	r3, #8
 8002ab0:	4a32      	ldr	r2, [pc, #200]	@ (8002b7c <USBH_ParseDevDesc+0x15c>)
 8002ab2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ab6:	f003 0301 	and.w	r3, r3, #1
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	bf14      	ite	ne
 8002abe:	2301      	movne	r3, #1
 8002ac0:	2300      	moveq	r3, #0
 8002ac2:	b2db      	uxtb	r3, r3
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d106      	bne.n	8002ad6 <USBH_ParseDevDesc+0xb6>
 8002ac8:	e001      	b.n	8002ace <USBH_ParseDevDesc+0xae>
 8002aca:	2b40      	cmp	r3, #64	@ 0x40
 8002acc:	d003      	beq.n	8002ad6 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	2208      	movs	r2, #8
 8002ad2:	71da      	strb	r2, [r3, #7]
        break;
 8002ad4:	e000      	b.n	8002ad8 <USBH_ParseDevDesc+0xb8>
        break;
 8002ad6:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8002ad8:	e00e      	b.n	8002af8 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8002ae0:	2b02      	cmp	r3, #2
 8002ae2:	d107      	bne.n	8002af4 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	79db      	ldrb	r3, [r3, #7]
 8002ae8:	2b08      	cmp	r3, #8
 8002aea:	d005      	beq.n	8002af8 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	2208      	movs	r2, #8
 8002af0:	71da      	strb	r2, [r3, #7]
 8002af2:	e001      	b.n	8002af8 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8002af4:	2303      	movs	r3, #3
 8002af6:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8002af8:	88fb      	ldrh	r3, [r7, #6]
 8002afa:	2b08      	cmp	r3, #8
 8002afc:	d936      	bls.n	8002b6c <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	3308      	adds	r3, #8
 8002b02:	781b      	ldrb	r3, [r3, #0]
 8002b04:	461a      	mov	r2, r3
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	3309      	adds	r3, #9
 8002b0a:	781b      	ldrb	r3, [r3, #0]
 8002b0c:	021b      	lsls	r3, r3, #8
 8002b0e:	b29b      	uxth	r3, r3
 8002b10:	4313      	orrs	r3, r2
 8002b12:	b29a      	uxth	r2, r3
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	330a      	adds	r3, #10
 8002b1c:	781b      	ldrb	r3, [r3, #0]
 8002b1e:	461a      	mov	r2, r3
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	330b      	adds	r3, #11
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	021b      	lsls	r3, r3, #8
 8002b28:	b29b      	uxth	r3, r3
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	b29a      	uxth	r2, r3
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8002b32:	68bb      	ldr	r3, [r7, #8]
 8002b34:	330c      	adds	r3, #12
 8002b36:	781b      	ldrb	r3, [r3, #0]
 8002b38:	461a      	mov	r2, r3
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	330d      	adds	r3, #13
 8002b3e:	781b      	ldrb	r3, [r3, #0]
 8002b40:	021b      	lsls	r3, r3, #8
 8002b42:	b29b      	uxth	r3, r3
 8002b44:	4313      	orrs	r3, r2
 8002b46:	b29a      	uxth	r2, r3
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	7b9a      	ldrb	r2, [r3, #14]
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	7bda      	ldrb	r2, [r3, #15]
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	7c1a      	ldrb	r2, [r3, #16]
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	7c5a      	ldrb	r2, [r3, #17]
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8002b6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	371c      	adds	r7, #28
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	01000101 	.word	0x01000101

08002b80 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b08c      	sub	sp, #48	@ 0x30
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	60f8      	str	r0, [r7, #12]
 8002b88:	60b9      	str	r1, [r7, #8]
 8002b8a:	4613      	mov	r3, r2
 8002b8c:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8002b94:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8002b96:	2300      	movs	r3, #0
 8002b98:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d101      	bne.n	8002bb2 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8002bae:	2302      	movs	r3, #2
 8002bb0:	e0de      	b.n	8002d70 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8002bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	2b09      	cmp	r3, #9
 8002bbc:	d002      	beq.n	8002bc4 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8002bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bc0:	2209      	movs	r2, #9
 8002bc2:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	781a      	ldrb	r2, [r3, #0]
 8002bc8:	6a3b      	ldr	r3, [r7, #32]
 8002bca:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	785a      	ldrb	r2, [r3, #1]
 8002bd0:	6a3b      	ldr	r3, [r7, #32]
 8002bd2:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	3302      	adds	r3, #2
 8002bd8:	781b      	ldrb	r3, [r3, #0]
 8002bda:	461a      	mov	r2, r3
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	3303      	adds	r3, #3
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	021b      	lsls	r3, r3, #8
 8002be4:	b29b      	uxth	r3, r3
 8002be6:	4313      	orrs	r3, r2
 8002be8:	b29b      	uxth	r3, r3
 8002bea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002bee:	bf28      	it	cs
 8002bf0:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8002bf4:	b29a      	uxth	r2, r3
 8002bf6:	6a3b      	ldr	r3, [r7, #32]
 8002bf8:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	791a      	ldrb	r2, [r3, #4]
 8002bfe:	6a3b      	ldr	r3, [r7, #32]
 8002c00:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	795a      	ldrb	r2, [r3, #5]
 8002c06:	6a3b      	ldr	r3, [r7, #32]
 8002c08:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	799a      	ldrb	r2, [r3, #6]
 8002c0e:	6a3b      	ldr	r3, [r7, #32]
 8002c10:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	79da      	ldrb	r2, [r3, #7]
 8002c16:	6a3b      	ldr	r3, [r7, #32]
 8002c18:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	7a1a      	ldrb	r2, [r3, #8]
 8002c1e:	6a3b      	ldr	r3, [r7, #32]
 8002c20:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8002c22:	88fb      	ldrh	r3, [r7, #6]
 8002c24:	2b09      	cmp	r3, #9
 8002c26:	f240 80a1 	bls.w	8002d6c <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8002c2a:	2309      	movs	r3, #9
 8002c2c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8002c32:	e085      	b.n	8002d40 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8002c34:	f107 0316 	add.w	r3, r7, #22
 8002c38:	4619      	mov	r1, r3
 8002c3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002c3c:	f000 f9e6 	bl	800300c <USBH_GetNextDesc>
 8002c40:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8002c42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c44:	785b      	ldrb	r3, [r3, #1]
 8002c46:	2b04      	cmp	r3, #4
 8002c48:	d17a      	bne.n	8002d40 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8002c4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	2b09      	cmp	r3, #9
 8002c50:	d002      	beq.n	8002c58 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8002c52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c54:	2209      	movs	r2, #9
 8002c56:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8002c58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002c5c:	2232      	movs	r2, #50	@ 0x32
 8002c5e:	fb02 f303 	mul.w	r3, r2, r3
 8002c62:	3308      	adds	r3, #8
 8002c64:	6a3a      	ldr	r2, [r7, #32]
 8002c66:	4413      	add	r3, r2
 8002c68:	3302      	adds	r3, #2
 8002c6a:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8002c6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c6e:	69f8      	ldr	r0, [r7, #28]
 8002c70:	f000 f882 	bl	8002d78 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8002c74:	2300      	movs	r3, #0
 8002c76:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8002c7e:	e043      	b.n	8002d08 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8002c80:	f107 0316 	add.w	r3, r7, #22
 8002c84:	4619      	mov	r1, r3
 8002c86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002c88:	f000 f9c0 	bl	800300c <USBH_GetNextDesc>
 8002c8c:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8002c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c90:	785b      	ldrb	r3, [r3, #1]
 8002c92:	2b05      	cmp	r3, #5
 8002c94:	d138      	bne.n	8002d08 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8002c96:	69fb      	ldr	r3, [r7, #28]
 8002c98:	795b      	ldrb	r3, [r3, #5]
 8002c9a:	2b01      	cmp	r3, #1
 8002c9c:	d113      	bne.n	8002cc6 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8002c9e:	69fb      	ldr	r3, [r7, #28]
 8002ca0:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8002ca2:	2b02      	cmp	r3, #2
 8002ca4:	d003      	beq.n	8002cae <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	799b      	ldrb	r3, [r3, #6]
 8002caa:	2b03      	cmp	r3, #3
 8002cac:	d10b      	bne.n	8002cc6 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	79db      	ldrb	r3, [r3, #7]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d10b      	bne.n	8002cce <USBH_ParseCfgDesc+0x14e>
 8002cb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cb8:	781b      	ldrb	r3, [r3, #0]
 8002cba:	2b09      	cmp	r3, #9
 8002cbc:	d007      	beq.n	8002cce <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8002cbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cc0:	2209      	movs	r2, #9
 8002cc2:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8002cc4:	e003      	b.n	8002cce <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8002cc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cc8:	2207      	movs	r2, #7
 8002cca:	701a      	strb	r2, [r3, #0]
 8002ccc:	e000      	b.n	8002cd0 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8002cce:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8002cd0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002cd4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002cd8:	3201      	adds	r2, #1
 8002cda:	00d2      	lsls	r2, r2, #3
 8002cdc:	2132      	movs	r1, #50	@ 0x32
 8002cde:	fb01 f303 	mul.w	r3, r1, r3
 8002ce2:	4413      	add	r3, r2
 8002ce4:	3308      	adds	r3, #8
 8002ce6:	6a3a      	ldr	r2, [r7, #32]
 8002ce8:	4413      	add	r3, r2
 8002cea:	3304      	adds	r3, #4
 8002cec:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8002cee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002cf0:	69b9      	ldr	r1, [r7, #24]
 8002cf2:	68f8      	ldr	r0, [r7, #12]
 8002cf4:	f000 f86f 	bl	8002dd6 <USBH_ParseEPDesc>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8002cfe:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002d02:	3301      	adds	r3, #1
 8002d04:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8002d08:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002d0c:	2b04      	cmp	r3, #4
 8002d0e:	d80a      	bhi.n	8002d26 <USBH_ParseCfgDesc+0x1a6>
 8002d10:	69fb      	ldr	r3, [r7, #28]
 8002d12:	791b      	ldrb	r3, [r3, #4]
 8002d14:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d204      	bcs.n	8002d26 <USBH_ParseCfgDesc+0x1a6>
 8002d1c:	6a3b      	ldr	r3, [r7, #32]
 8002d1e:	885a      	ldrh	r2, [r3, #2]
 8002d20:	8afb      	ldrh	r3, [r7, #22]
 8002d22:	429a      	cmp	r2, r3
 8002d24:	d8ac      	bhi.n	8002c80 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8002d26:	69fb      	ldr	r3, [r7, #28]
 8002d28:	791b      	ldrb	r3, [r3, #4]
 8002d2a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d201      	bcs.n	8002d36 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8002d32:	2303      	movs	r3, #3
 8002d34:	e01c      	b.n	8002d70 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8002d36:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d3a:	3301      	adds	r3, #1
 8002d3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8002d40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d44:	2b04      	cmp	r3, #4
 8002d46:	d805      	bhi.n	8002d54 <USBH_ParseCfgDesc+0x1d4>
 8002d48:	6a3b      	ldr	r3, [r7, #32]
 8002d4a:	885a      	ldrh	r2, [r3, #2]
 8002d4c:	8afb      	ldrh	r3, [r7, #22]
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	f63f af70 	bhi.w	8002c34 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8002d54:	6a3b      	ldr	r3, [r7, #32]
 8002d56:	791b      	ldrb	r3, [r3, #4]
 8002d58:	2b05      	cmp	r3, #5
 8002d5a:	bf28      	it	cs
 8002d5c:	2305      	movcs	r3, #5
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d201      	bcs.n	8002d6c <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8002d68:	2303      	movs	r3, #3
 8002d6a:	e001      	b.n	8002d70 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8002d6c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	3730      	adds	r7, #48	@ 0x30
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
 8002d80:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	781a      	ldrb	r2, [r3, #0]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	785a      	ldrb	r2, [r3, #1]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	789a      	ldrb	r2, [r3, #2]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	78da      	ldrb	r2, [r3, #3]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	791a      	ldrb	r2, [r3, #4]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	795a      	ldrb	r2, [r3, #5]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	799a      	ldrb	r2, [r3, #6]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	79da      	ldrb	r2, [r3, #7]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	7a1a      	ldrb	r2, [r3, #8]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	721a      	strb	r2, [r3, #8]
}
 8002dca:	bf00      	nop
 8002dcc:	370c      	adds	r7, #12
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd4:	4770      	bx	lr

08002dd6 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8002dd6:	b480      	push	{r7}
 8002dd8:	b087      	sub	sp, #28
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	60f8      	str	r0, [r7, #12]
 8002dde:	60b9      	str	r1, [r7, #8]
 8002de0:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8002de2:	2300      	movs	r3, #0
 8002de4:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	781a      	ldrb	r2, [r3, #0]
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	785a      	ldrb	r2, [r3, #1]
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	789a      	ldrb	r2, [r3, #2]
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	78da      	ldrb	r2, [r3, #3]
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	3304      	adds	r3, #4
 8002e0a:	781b      	ldrb	r3, [r3, #0]
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	3305      	adds	r3, #5
 8002e12:	781b      	ldrb	r3, [r3, #0]
 8002e14:	021b      	lsls	r3, r3, #8
 8002e16:	b29b      	uxth	r3, r3
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	b29a      	uxth	r2, r3
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	799a      	ldrb	r2, [r3, #6]
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	889b      	ldrh	r3, [r3, #4]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d009      	beq.n	8002e44 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8002e34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e38:	d804      	bhi.n	8002e44 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8002e3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e42:	d901      	bls.n	8002e48 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8002e44:	2303      	movs	r3, #3
 8002e46:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d136      	bne.n	8002ec0 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	78db      	ldrb	r3, [r3, #3]
 8002e56:	f003 0303 	and.w	r3, r3, #3
 8002e5a:	2b02      	cmp	r3, #2
 8002e5c:	d108      	bne.n	8002e70 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	889b      	ldrh	r3, [r3, #4]
 8002e62:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e66:	f240 8097 	bls.w	8002f98 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	75fb      	strb	r3, [r7, #23]
 8002e6e:	e093      	b.n	8002f98 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	78db      	ldrb	r3, [r3, #3]
 8002e74:	f003 0303 	and.w	r3, r3, #3
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d107      	bne.n	8002e8c <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	889b      	ldrh	r3, [r3, #4]
 8002e80:	2b40      	cmp	r3, #64	@ 0x40
 8002e82:	f240 8089 	bls.w	8002f98 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8002e86:	2303      	movs	r3, #3
 8002e88:	75fb      	strb	r3, [r7, #23]
 8002e8a:	e085      	b.n	8002f98 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	78db      	ldrb	r3, [r3, #3]
 8002e90:	f003 0303 	and.w	r3, r3, #3
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d005      	beq.n	8002ea4 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	78db      	ldrb	r3, [r3, #3]
 8002e9c:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8002ea0:	2b03      	cmp	r3, #3
 8002ea2:	d10a      	bne.n	8002eba <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	799b      	ldrb	r3, [r3, #6]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d003      	beq.n	8002eb4 <USBH_ParseEPDesc+0xde>
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	799b      	ldrb	r3, [r3, #6]
 8002eb0:	2b10      	cmp	r3, #16
 8002eb2:	d970      	bls.n	8002f96 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8002eb4:	2303      	movs	r3, #3
 8002eb6:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8002eb8:	e06d      	b.n	8002f96 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	75fb      	strb	r3, [r7, #23]
 8002ebe:	e06b      	b.n	8002f98 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d13c      	bne.n	8002f44 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	78db      	ldrb	r3, [r3, #3]
 8002ece:	f003 0303 	and.w	r3, r3, #3
 8002ed2:	2b02      	cmp	r3, #2
 8002ed4:	d005      	beq.n	8002ee2 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	78db      	ldrb	r3, [r3, #3]
 8002eda:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d106      	bne.n	8002ef0 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	889b      	ldrh	r3, [r3, #4]
 8002ee6:	2b40      	cmp	r3, #64	@ 0x40
 8002ee8:	d956      	bls.n	8002f98 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8002eea:	2303      	movs	r3, #3
 8002eec:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8002eee:	e053      	b.n	8002f98 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	78db      	ldrb	r3, [r3, #3]
 8002ef4:	f003 0303 	and.w	r3, r3, #3
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d10e      	bne.n	8002f1a <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	799b      	ldrb	r3, [r3, #6]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d007      	beq.n	8002f14 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8002f08:	2b10      	cmp	r3, #16
 8002f0a:	d803      	bhi.n	8002f14 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8002f10:	2b40      	cmp	r3, #64	@ 0x40
 8002f12:	d941      	bls.n	8002f98 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8002f14:	2303      	movs	r3, #3
 8002f16:	75fb      	strb	r3, [r7, #23]
 8002f18:	e03e      	b.n	8002f98 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	78db      	ldrb	r3, [r3, #3]
 8002f1e:	f003 0303 	and.w	r3, r3, #3
 8002f22:	2b03      	cmp	r3, #3
 8002f24:	d10b      	bne.n	8002f3e <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	799b      	ldrb	r3, [r3, #6]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d004      	beq.n	8002f38 <USBH_ParseEPDesc+0x162>
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	889b      	ldrh	r3, [r3, #4]
 8002f32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f36:	d32f      	bcc.n	8002f98 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8002f38:	2303      	movs	r3, #3
 8002f3a:	75fb      	strb	r3, [r7, #23]
 8002f3c:	e02c      	b.n	8002f98 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8002f3e:	2303      	movs	r3, #3
 8002f40:	75fb      	strb	r3, [r7, #23]
 8002f42:	e029      	b.n	8002f98 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8002f4a:	2b02      	cmp	r3, #2
 8002f4c:	d120      	bne.n	8002f90 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	78db      	ldrb	r3, [r3, #3]
 8002f52:	f003 0303 	and.w	r3, r3, #3
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d106      	bne.n	8002f68 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	889b      	ldrh	r3, [r3, #4]
 8002f5e:	2b08      	cmp	r3, #8
 8002f60:	d01a      	beq.n	8002f98 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8002f62:	2303      	movs	r3, #3
 8002f64:	75fb      	strb	r3, [r7, #23]
 8002f66:	e017      	b.n	8002f98 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	78db      	ldrb	r3, [r3, #3]
 8002f6c:	f003 0303 	and.w	r3, r3, #3
 8002f70:	2b03      	cmp	r3, #3
 8002f72:	d10a      	bne.n	8002f8a <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	799b      	ldrb	r3, [r3, #6]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d003      	beq.n	8002f84 <USBH_ParseEPDesc+0x1ae>
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	889b      	ldrh	r3, [r3, #4]
 8002f80:	2b08      	cmp	r3, #8
 8002f82:	d909      	bls.n	8002f98 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8002f84:	2303      	movs	r3, #3
 8002f86:	75fb      	strb	r3, [r7, #23]
 8002f88:	e006      	b.n	8002f98 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	75fb      	strb	r3, [r7, #23]
 8002f8e:	e003      	b.n	8002f98 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8002f90:	2303      	movs	r3, #3
 8002f92:	75fb      	strb	r3, [r7, #23]
 8002f94:	e000      	b.n	8002f98 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8002f96:	bf00      	nop
  }

  return status;
 8002f98:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	371c      	adds	r7, #28
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr

08002fa6 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8002fa6:	b480      	push	{r7}
 8002fa8:	b087      	sub	sp, #28
 8002faa:	af00      	add	r7, sp, #0
 8002fac:	60f8      	str	r0, [r7, #12]
 8002fae:	60b9      	str	r1, [r7, #8]
 8002fb0:	4613      	mov	r3, r2
 8002fb2:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	3301      	adds	r3, #1
 8002fb8:	781b      	ldrb	r3, [r3, #0]
 8002fba:	2b03      	cmp	r3, #3
 8002fbc:	d120      	bne.n	8003000 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	781b      	ldrb	r3, [r3, #0]
 8002fc2:	1e9a      	subs	r2, r3, #2
 8002fc4:	88fb      	ldrh	r3, [r7, #6]
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	bf28      	it	cs
 8002fca:	4613      	movcs	r3, r2
 8002fcc:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	3302      	adds	r3, #2
 8002fd2:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	82fb      	strh	r3, [r7, #22]
 8002fd8:	e00b      	b.n	8002ff2 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8002fda:	8afb      	ldrh	r3, [r7, #22]
 8002fdc:	68fa      	ldr	r2, [r7, #12]
 8002fde:	4413      	add	r3, r2
 8002fe0:	781a      	ldrb	r2, [r3, #0]
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	701a      	strb	r2, [r3, #0]
      pdest++;
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	3301      	adds	r3, #1
 8002fea:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8002fec:	8afb      	ldrh	r3, [r7, #22]
 8002fee:	3302      	adds	r3, #2
 8002ff0:	82fb      	strh	r3, [r7, #22]
 8002ff2:	8afa      	ldrh	r2, [r7, #22]
 8002ff4:	8abb      	ldrh	r3, [r7, #20]
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d3ef      	bcc.n	8002fda <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	701a      	strb	r2, [r3, #0]
  }
}
 8003000:	bf00      	nop
 8003002:	371c      	adds	r7, #28
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr

0800300c <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800300c:	b480      	push	{r7}
 800300e:	b085      	sub	sp, #20
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
 8003014:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	881b      	ldrh	r3, [r3, #0]
 800301a:	687a      	ldr	r2, [r7, #4]
 800301c:	7812      	ldrb	r2, [r2, #0]
 800301e:	4413      	add	r3, r2
 8003020:	b29a      	uxth	r2, r3
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	781b      	ldrb	r3, [r3, #0]
 800302a:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	4413      	add	r3, r2
 8003030:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8003032:	68fb      	ldr	r3, [r7, #12]
}
 8003034:	4618      	mov	r0, r3
 8003036:	3714      	adds	r7, #20
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr

08003040 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b086      	sub	sp, #24
 8003044:	af00      	add	r7, sp, #0
 8003046:	60f8      	str	r0, [r7, #12]
 8003048:	60b9      	str	r1, [r7, #8]
 800304a:	4613      	mov	r3, r2
 800304c:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800304e:	2301      	movs	r3, #1
 8003050:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	789b      	ldrb	r3, [r3, #2]
 8003056:	2b01      	cmp	r3, #1
 8003058:	d002      	beq.n	8003060 <USBH_CtlReq+0x20>
 800305a:	2b02      	cmp	r3, #2
 800305c:	d00f      	beq.n	800307e <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800305e:	e027      	b.n	80030b0 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	68ba      	ldr	r2, [r7, #8]
 8003064:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	88fa      	ldrh	r2, [r7, #6]
 800306a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2201      	movs	r2, #1
 8003070:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2202      	movs	r2, #2
 8003076:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8003078:	2301      	movs	r3, #1
 800307a:	75fb      	strb	r3, [r7, #23]
      break;
 800307c:	e018      	b.n	80030b0 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800307e:	68f8      	ldr	r0, [r7, #12]
 8003080:	f000 f81c 	bl	80030bc <USBH_HandleControl>
 8003084:	4603      	mov	r3, r0
 8003086:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8003088:	7dfb      	ldrb	r3, [r7, #23]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d002      	beq.n	8003094 <USBH_CtlReq+0x54>
 800308e:	7dfb      	ldrb	r3, [r7, #23]
 8003090:	2b03      	cmp	r3, #3
 8003092:	d106      	bne.n	80030a2 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2201      	movs	r2, #1
 8003098:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2200      	movs	r2, #0
 800309e:	761a      	strb	r2, [r3, #24]
      break;
 80030a0:	e005      	b.n	80030ae <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 80030a2:	7dfb      	ldrb	r3, [r7, #23]
 80030a4:	2b02      	cmp	r3, #2
 80030a6:	d102      	bne.n	80030ae <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2201      	movs	r2, #1
 80030ac:	709a      	strb	r2, [r3, #2]
      break;
 80030ae:	bf00      	nop
  }
  return status;
 80030b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3718      	adds	r7, #24
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
	...

080030bc <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b086      	sub	sp, #24
 80030c0:	af02      	add	r7, sp, #8
 80030c2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 80030c4:	2301      	movs	r3, #1
 80030c6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80030c8:	2300      	movs	r3, #0
 80030ca:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	7e1b      	ldrb	r3, [r3, #24]
 80030d0:	3b01      	subs	r3, #1
 80030d2:	2b0a      	cmp	r3, #10
 80030d4:	f200 8157 	bhi.w	8003386 <USBH_HandleControl+0x2ca>
 80030d8:	a201      	add	r2, pc, #4	@ (adr r2, 80030e0 <USBH_HandleControl+0x24>)
 80030da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030de:	bf00      	nop
 80030e0:	0800310d 	.word	0x0800310d
 80030e4:	08003127 	.word	0x08003127
 80030e8:	08003191 	.word	0x08003191
 80030ec:	080031b7 	.word	0x080031b7
 80030f0:	080031f1 	.word	0x080031f1
 80030f4:	0800321b 	.word	0x0800321b
 80030f8:	0800326d 	.word	0x0800326d
 80030fc:	0800328f 	.word	0x0800328f
 8003100:	080032cb 	.word	0x080032cb
 8003104:	080032f1 	.word	0x080032f1
 8003108:	0800332f 	.word	0x0800332f
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	f103 0110 	add.w	r1, r3, #16
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	795b      	ldrb	r3, [r3, #5]
 8003116:	461a      	mov	r2, r3
 8003118:	6878      	ldr	r0, [r7, #4]
 800311a:	f000 f945 	bl	80033a8 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2202      	movs	r2, #2
 8003122:	761a      	strb	r2, [r3, #24]
      break;
 8003124:	e13a      	b.n	800339c <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	795b      	ldrb	r3, [r3, #5]
 800312a:	4619      	mov	r1, r3
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f001 fc03 	bl	8004938 <USBH_LL_GetURBState>
 8003132:	4603      	mov	r3, r0
 8003134:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8003136:	7bbb      	ldrb	r3, [r7, #14]
 8003138:	2b01      	cmp	r3, #1
 800313a:	d11e      	bne.n	800317a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	7c1b      	ldrb	r3, [r3, #16]
 8003140:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8003144:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	8adb      	ldrh	r3, [r3, #22]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d00a      	beq.n	8003164 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800314e:	7b7b      	ldrb	r3, [r7, #13]
 8003150:	2b80      	cmp	r3, #128	@ 0x80
 8003152:	d103      	bne.n	800315c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2203      	movs	r2, #3
 8003158:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800315a:	e116      	b.n	800338a <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2205      	movs	r2, #5
 8003160:	761a      	strb	r2, [r3, #24]
      break;
 8003162:	e112      	b.n	800338a <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 8003164:	7b7b      	ldrb	r3, [r7, #13]
 8003166:	2b80      	cmp	r3, #128	@ 0x80
 8003168:	d103      	bne.n	8003172 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2209      	movs	r2, #9
 800316e:	761a      	strb	r2, [r3, #24]
      break;
 8003170:	e10b      	b.n	800338a <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2207      	movs	r2, #7
 8003176:	761a      	strb	r2, [r3, #24]
      break;
 8003178:	e107      	b.n	800338a <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800317a:	7bbb      	ldrb	r3, [r7, #14]
 800317c:	2b04      	cmp	r3, #4
 800317e:	d003      	beq.n	8003188 <USBH_HandleControl+0xcc>
 8003180:	7bbb      	ldrb	r3, [r7, #14]
 8003182:	2b02      	cmp	r3, #2
 8003184:	f040 8101 	bne.w	800338a <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	220b      	movs	r2, #11
 800318c:	761a      	strb	r2, [r3, #24]
      break;
 800318e:	e0fc      	b.n	800338a <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 8003196:	b29a      	uxth	r2, r3
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6899      	ldr	r1, [r3, #8]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	899a      	ldrh	r2, [r3, #12]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	791b      	ldrb	r3, [r3, #4]
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	f000 f93c 	bl	8003426 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2204      	movs	r2, #4
 80031b2:	761a      	strb	r2, [r3, #24]
      break;
 80031b4:	e0f2      	b.n	800339c <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	791b      	ldrb	r3, [r3, #4]
 80031ba:	4619      	mov	r1, r3
 80031bc:	6878      	ldr	r0, [r7, #4]
 80031be:	f001 fbbb 	bl	8004938 <USBH_LL_GetURBState>
 80031c2:	4603      	mov	r3, r0
 80031c4:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 80031c6:	7bbb      	ldrb	r3, [r7, #14]
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d103      	bne.n	80031d4 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2209      	movs	r2, #9
 80031d0:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80031d2:	e0dc      	b.n	800338e <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 80031d4:	7bbb      	ldrb	r3, [r7, #14]
 80031d6:	2b05      	cmp	r3, #5
 80031d8:	d102      	bne.n	80031e0 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 80031da:	2303      	movs	r3, #3
 80031dc:	73fb      	strb	r3, [r7, #15]
      break;
 80031de:	e0d6      	b.n	800338e <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 80031e0:	7bbb      	ldrb	r3, [r7, #14]
 80031e2:	2b04      	cmp	r3, #4
 80031e4:	f040 80d3 	bne.w	800338e <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	220b      	movs	r2, #11
 80031ec:	761a      	strb	r2, [r3, #24]
      break;
 80031ee:	e0ce      	b.n	800338e <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6899      	ldr	r1, [r3, #8]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	899a      	ldrh	r2, [r3, #12]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	795b      	ldrb	r3, [r3, #5]
 80031fc:	2001      	movs	r0, #1
 80031fe:	9000      	str	r0, [sp, #0]
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	f000 f8eb 	bl	80033dc <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 800320c:	b29a      	uxth	r2, r3
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2206      	movs	r2, #6
 8003216:	761a      	strb	r2, [r3, #24]
      break;
 8003218:	e0c0      	b.n	800339c <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	795b      	ldrb	r3, [r3, #5]
 800321e:	4619      	mov	r1, r3
 8003220:	6878      	ldr	r0, [r7, #4]
 8003222:	f001 fb89 	bl	8004938 <USBH_LL_GetURBState>
 8003226:	4603      	mov	r3, r0
 8003228:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800322a:	7bbb      	ldrb	r3, [r7, #14]
 800322c:	2b01      	cmp	r3, #1
 800322e:	d103      	bne.n	8003238 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2207      	movs	r2, #7
 8003234:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8003236:	e0ac      	b.n	8003392 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 8003238:	7bbb      	ldrb	r3, [r7, #14]
 800323a:	2b05      	cmp	r3, #5
 800323c:	d105      	bne.n	800324a <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	220c      	movs	r2, #12
 8003242:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8003244:	2303      	movs	r3, #3
 8003246:	73fb      	strb	r3, [r7, #15]
      break;
 8003248:	e0a3      	b.n	8003392 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800324a:	7bbb      	ldrb	r3, [r7, #14]
 800324c:	2b02      	cmp	r3, #2
 800324e:	d103      	bne.n	8003258 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2205      	movs	r2, #5
 8003254:	761a      	strb	r2, [r3, #24]
      break;
 8003256:	e09c      	b.n	8003392 <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 8003258:	7bbb      	ldrb	r3, [r7, #14]
 800325a:	2b04      	cmp	r3, #4
 800325c:	f040 8099 	bne.w	8003392 <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	220b      	movs	r2, #11
 8003264:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8003266:	2302      	movs	r3, #2
 8003268:	73fb      	strb	r3, [r7, #15]
      break;
 800326a:	e092      	b.n	8003392 <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	791b      	ldrb	r3, [r3, #4]
 8003270:	2200      	movs	r2, #0
 8003272:	2100      	movs	r1, #0
 8003274:	6878      	ldr	r0, [r7, #4]
 8003276:	f000 f8d6 	bl	8003426 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 8003280:	b29a      	uxth	r2, r3
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2208      	movs	r2, #8
 800328a:	761a      	strb	r2, [r3, #24]

      break;
 800328c:	e086      	b.n	800339c <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	791b      	ldrb	r3, [r3, #4]
 8003292:	4619      	mov	r1, r3
 8003294:	6878      	ldr	r0, [r7, #4]
 8003296:	f001 fb4f 	bl	8004938 <USBH_LL_GetURBState>
 800329a:	4603      	mov	r3, r0
 800329c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800329e:	7bbb      	ldrb	r3, [r7, #14]
 80032a0:	2b01      	cmp	r3, #1
 80032a2:	d105      	bne.n	80032b0 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	220d      	movs	r2, #13
 80032a8:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 80032aa:	2300      	movs	r3, #0
 80032ac:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80032ae:	e072      	b.n	8003396 <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 80032b0:	7bbb      	ldrb	r3, [r7, #14]
 80032b2:	2b04      	cmp	r3, #4
 80032b4:	d103      	bne.n	80032be <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	220b      	movs	r2, #11
 80032ba:	761a      	strb	r2, [r3, #24]
      break;
 80032bc:	e06b      	b.n	8003396 <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 80032be:	7bbb      	ldrb	r3, [r7, #14]
 80032c0:	2b05      	cmp	r3, #5
 80032c2:	d168      	bne.n	8003396 <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 80032c4:	2303      	movs	r3, #3
 80032c6:	73fb      	strb	r3, [r7, #15]
      break;
 80032c8:	e065      	b.n	8003396 <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	795b      	ldrb	r3, [r3, #5]
 80032ce:	2201      	movs	r2, #1
 80032d0:	9200      	str	r2, [sp, #0]
 80032d2:	2200      	movs	r2, #0
 80032d4:	2100      	movs	r1, #0
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f000 f880 	bl	80033dc <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 80032e2:	b29a      	uxth	r2, r3
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	220a      	movs	r2, #10
 80032ec:	761a      	strb	r2, [r3, #24]
      break;
 80032ee:	e055      	b.n	800339c <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	795b      	ldrb	r3, [r3, #5]
 80032f4:	4619      	mov	r1, r3
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f001 fb1e 	bl	8004938 <USBH_LL_GetURBState>
 80032fc:	4603      	mov	r3, r0
 80032fe:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8003300:	7bbb      	ldrb	r3, [r7, #14]
 8003302:	2b01      	cmp	r3, #1
 8003304:	d105      	bne.n	8003312 <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 8003306:	2300      	movs	r3, #0
 8003308:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	220d      	movs	r2, #13
 800330e:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8003310:	e043      	b.n	800339a <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 8003312:	7bbb      	ldrb	r3, [r7, #14]
 8003314:	2b02      	cmp	r3, #2
 8003316:	d103      	bne.n	8003320 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2209      	movs	r2, #9
 800331c:	761a      	strb	r2, [r3, #24]
      break;
 800331e:	e03c      	b.n	800339a <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 8003320:	7bbb      	ldrb	r3, [r7, #14]
 8003322:	2b04      	cmp	r3, #4
 8003324:	d139      	bne.n	800339a <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	220b      	movs	r2, #11
 800332a:	761a      	strb	r2, [r3, #24]
      break;
 800332c:	e035      	b.n	800339a <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	7e5b      	ldrb	r3, [r3, #25]
 8003332:	3301      	adds	r3, #1
 8003334:	b2da      	uxtb	r2, r3
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	765a      	strb	r2, [r3, #25]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	7e5b      	ldrb	r3, [r3, #25]
 800333e:	2b02      	cmp	r3, #2
 8003340:	d806      	bhi.n	8003350 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2201      	movs	r2, #1
 8003346:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2201      	movs	r2, #1
 800334c:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800334e:	e025      	b.n	800339c <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8003356:	2106      	movs	r1, #6
 8003358:	6878      	ldr	r0, [r7, #4]
 800335a:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	795b      	ldrb	r3, [r3, #5]
 8003366:	4619      	mov	r1, r3
 8003368:	6878      	ldr	r0, [r7, #4]
 800336a:	f000 f90e 	bl	800358a <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	791b      	ldrb	r3, [r3, #4]
 8003372:	4619      	mov	r1, r3
 8003374:	6878      	ldr	r0, [r7, #4]
 8003376:	f000 f908 	bl	800358a <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2200      	movs	r2, #0
 800337e:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8003380:	2302      	movs	r3, #2
 8003382:	73fb      	strb	r3, [r7, #15]
      break;
 8003384:	e00a      	b.n	800339c <USBH_HandleControl+0x2e0>

    default:
      break;
 8003386:	bf00      	nop
 8003388:	e008      	b.n	800339c <USBH_HandleControl+0x2e0>
      break;
 800338a:	bf00      	nop
 800338c:	e006      	b.n	800339c <USBH_HandleControl+0x2e0>
      break;
 800338e:	bf00      	nop
 8003390:	e004      	b.n	800339c <USBH_HandleControl+0x2e0>
      break;
 8003392:	bf00      	nop
 8003394:	e002      	b.n	800339c <USBH_HandleControl+0x2e0>
      break;
 8003396:	bf00      	nop
 8003398:	e000      	b.n	800339c <USBH_HandleControl+0x2e0>
      break;
 800339a:	bf00      	nop
  }

  return status;
 800339c:	7bfb      	ldrb	r3, [r7, #15]
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3710      	adds	r7, #16
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop

080033a8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b088      	sub	sp, #32
 80033ac:	af04      	add	r7, sp, #16
 80033ae:	60f8      	str	r0, [r7, #12]
 80033b0:	60b9      	str	r1, [r7, #8]
 80033b2:	4613      	mov	r3, r2
 80033b4:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80033b6:	79f9      	ldrb	r1, [r7, #7]
 80033b8:	2300      	movs	r3, #0
 80033ba:	9303      	str	r3, [sp, #12]
 80033bc:	2308      	movs	r3, #8
 80033be:	9302      	str	r3, [sp, #8]
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	9301      	str	r3, [sp, #4]
 80033c4:	2300      	movs	r3, #0
 80033c6:	9300      	str	r3, [sp, #0]
 80033c8:	2300      	movs	r3, #0
 80033ca:	2200      	movs	r2, #0
 80033cc:	68f8      	ldr	r0, [r7, #12]
 80033ce:	f001 fa82 	bl	80048d6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 80033d2:	2300      	movs	r3, #0
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3710      	adds	r7, #16
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}

080033dc <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b088      	sub	sp, #32
 80033e0:	af04      	add	r7, sp, #16
 80033e2:	60f8      	str	r0, [r7, #12]
 80033e4:	60b9      	str	r1, [r7, #8]
 80033e6:	4611      	mov	r1, r2
 80033e8:	461a      	mov	r2, r3
 80033ea:	460b      	mov	r3, r1
 80033ec:	80fb      	strh	r3, [r7, #6]
 80033ee:	4613      	mov	r3, r2
 80033f0:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d001      	beq.n	8003400 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80033fc:	2300      	movs	r3, #0
 80033fe:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8003400:	7979      	ldrb	r1, [r7, #5]
 8003402:	7e3b      	ldrb	r3, [r7, #24]
 8003404:	9303      	str	r3, [sp, #12]
 8003406:	88fb      	ldrh	r3, [r7, #6]
 8003408:	9302      	str	r3, [sp, #8]
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	9301      	str	r3, [sp, #4]
 800340e:	2301      	movs	r3, #1
 8003410:	9300      	str	r3, [sp, #0]
 8003412:	2300      	movs	r3, #0
 8003414:	2200      	movs	r2, #0
 8003416:	68f8      	ldr	r0, [r7, #12]
 8003418:	f001 fa5d 	bl	80048d6 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800341c:	2300      	movs	r3, #0
}
 800341e:	4618      	mov	r0, r3
 8003420:	3710      	adds	r7, #16
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}

08003426 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8003426:	b580      	push	{r7, lr}
 8003428:	b088      	sub	sp, #32
 800342a:	af04      	add	r7, sp, #16
 800342c:	60f8      	str	r0, [r7, #12]
 800342e:	60b9      	str	r1, [r7, #8]
 8003430:	4611      	mov	r1, r2
 8003432:	461a      	mov	r2, r3
 8003434:	460b      	mov	r3, r1
 8003436:	80fb      	strh	r3, [r7, #6]
 8003438:	4613      	mov	r3, r2
 800343a:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800343c:	7979      	ldrb	r1, [r7, #5]
 800343e:	2300      	movs	r3, #0
 8003440:	9303      	str	r3, [sp, #12]
 8003442:	88fb      	ldrh	r3, [r7, #6]
 8003444:	9302      	str	r3, [sp, #8]
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	9301      	str	r3, [sp, #4]
 800344a:	2301      	movs	r3, #1
 800344c:	9300      	str	r3, [sp, #0]
 800344e:	2300      	movs	r3, #0
 8003450:	2201      	movs	r2, #1
 8003452:	68f8      	ldr	r0, [r7, #12]
 8003454:	f001 fa3f 	bl	80048d6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8003458:	2300      	movs	r3, #0

}
 800345a:	4618      	mov	r0, r3
 800345c:	3710      	adds	r7, #16
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}

08003462 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8003462:	b580      	push	{r7, lr}
 8003464:	b088      	sub	sp, #32
 8003466:	af04      	add	r7, sp, #16
 8003468:	60f8      	str	r0, [r7, #12]
 800346a:	60b9      	str	r1, [r7, #8]
 800346c:	4611      	mov	r1, r2
 800346e:	461a      	mov	r2, r3
 8003470:	460b      	mov	r3, r1
 8003472:	80fb      	strh	r3, [r7, #6]
 8003474:	4613      	mov	r3, r2
 8003476:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800347e:	2b00      	cmp	r3, #0
 8003480:	d001      	beq.n	8003486 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8003482:	2300      	movs	r3, #0
 8003484:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8003486:	7979      	ldrb	r1, [r7, #5]
 8003488:	7e3b      	ldrb	r3, [r7, #24]
 800348a:	9303      	str	r3, [sp, #12]
 800348c:	88fb      	ldrh	r3, [r7, #6]
 800348e:	9302      	str	r3, [sp, #8]
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	9301      	str	r3, [sp, #4]
 8003494:	2301      	movs	r3, #1
 8003496:	9300      	str	r3, [sp, #0]
 8003498:	2302      	movs	r3, #2
 800349a:	2200      	movs	r2, #0
 800349c:	68f8      	ldr	r0, [r7, #12]
 800349e:	f001 fa1a 	bl	80048d6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80034a2:	2300      	movs	r3, #0
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	3710      	adds	r7, #16
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}

080034ac <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b088      	sub	sp, #32
 80034b0:	af04      	add	r7, sp, #16
 80034b2:	60f8      	str	r0, [r7, #12]
 80034b4:	60b9      	str	r1, [r7, #8]
 80034b6:	4611      	mov	r1, r2
 80034b8:	461a      	mov	r2, r3
 80034ba:	460b      	mov	r3, r1
 80034bc:	80fb      	strh	r3, [r7, #6]
 80034be:	4613      	mov	r3, r2
 80034c0:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80034c2:	7979      	ldrb	r1, [r7, #5]
 80034c4:	2300      	movs	r3, #0
 80034c6:	9303      	str	r3, [sp, #12]
 80034c8:	88fb      	ldrh	r3, [r7, #6]
 80034ca:	9302      	str	r3, [sp, #8]
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	9301      	str	r3, [sp, #4]
 80034d0:	2301      	movs	r3, #1
 80034d2:	9300      	str	r3, [sp, #0]
 80034d4:	2302      	movs	r3, #2
 80034d6:	2201      	movs	r2, #1
 80034d8:	68f8      	ldr	r0, [r7, #12]
 80034da:	f001 f9fc 	bl	80048d6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3710      	adds	r7, #16
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}

080034e8 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b086      	sub	sp, #24
 80034ec:	af04      	add	r7, sp, #16
 80034ee:	6078      	str	r0, [r7, #4]
 80034f0:	4608      	mov	r0, r1
 80034f2:	4611      	mov	r1, r2
 80034f4:	461a      	mov	r2, r3
 80034f6:	4603      	mov	r3, r0
 80034f8:	70fb      	strb	r3, [r7, #3]
 80034fa:	460b      	mov	r3, r1
 80034fc:	70bb      	strb	r3, [r7, #2]
 80034fe:	4613      	mov	r3, r2
 8003500:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8003502:	7878      	ldrb	r0, [r7, #1]
 8003504:	78ba      	ldrb	r2, [r7, #2]
 8003506:	78f9      	ldrb	r1, [r7, #3]
 8003508:	8b3b      	ldrh	r3, [r7, #24]
 800350a:	9302      	str	r3, [sp, #8]
 800350c:	7d3b      	ldrb	r3, [r7, #20]
 800350e:	9301      	str	r3, [sp, #4]
 8003510:	7c3b      	ldrb	r3, [r7, #16]
 8003512:	9300      	str	r3, [sp, #0]
 8003514:	4603      	mov	r3, r0
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f001 f98f 	bl	800483a <USBH_LL_OpenPipe>

  return USBH_OK;
 800351c:	2300      	movs	r3, #0
}
 800351e:	4618      	mov	r0, r3
 8003520:	3708      	adds	r7, #8
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}

08003526 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8003526:	b580      	push	{r7, lr}
 8003528:	b082      	sub	sp, #8
 800352a:	af00      	add	r7, sp, #0
 800352c:	6078      	str	r0, [r7, #4]
 800352e:	460b      	mov	r3, r1
 8003530:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8003532:	78fb      	ldrb	r3, [r7, #3]
 8003534:	4619      	mov	r1, r3
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f001 f9ae 	bl	8004898 <USBH_LL_ClosePipe>

  return USBH_OK;
 800353c:	2300      	movs	r3, #0
}
 800353e:	4618      	mov	r0, r3
 8003540:	3708      	adds	r7, #8
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}

08003546 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8003546:	b580      	push	{r7, lr}
 8003548:	b084      	sub	sp, #16
 800354a:	af00      	add	r7, sp, #0
 800354c:	6078      	str	r0, [r7, #4]
 800354e:	460b      	mov	r3, r1
 8003550:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f000 f839 	bl	80035ca <USBH_GetFreePipe>
 8003558:	4603      	mov	r3, r0
 800355a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800355c:	89fb      	ldrh	r3, [r7, #14]
 800355e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003562:	4293      	cmp	r3, r2
 8003564:	d00b      	beq.n	800357e <USBH_AllocPipe+0x38>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8003566:	78fa      	ldrb	r2, [r7, #3]
 8003568:	89fb      	ldrh	r3, [r7, #14]
 800356a:	f003 030f 	and.w	r3, r3, #15
 800356e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003572:	6879      	ldr	r1, [r7, #4]
 8003574:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 8003578:	009b      	lsls	r3, r3, #2
 800357a:	440b      	add	r3, r1
 800357c:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800357e:	89fb      	ldrh	r3, [r7, #14]
 8003580:	b2db      	uxtb	r3, r3
}
 8003582:	4618      	mov	r0, r3
 8003584:	3710      	adds	r7, #16
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}

0800358a <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800358a:	b480      	push	{r7}
 800358c:	b083      	sub	sp, #12
 800358e:	af00      	add	r7, sp, #0
 8003590:	6078      	str	r0, [r7, #4]
 8003592:	460b      	mov	r3, r1
 8003594:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8003596:	78fb      	ldrb	r3, [r7, #3]
 8003598:	2b0f      	cmp	r3, #15
 800359a:	d80f      	bhi.n	80035bc <USBH_FreePipe+0x32>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800359c:	78fb      	ldrb	r3, [r7, #3]
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 80035a4:	009b      	lsls	r3, r3, #2
 80035a6:	4413      	add	r3, r2
 80035a8:	685a      	ldr	r2, [r3, #4]
 80035aa:	78fb      	ldrb	r3, [r7, #3]
 80035ac:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80035b0:	6879      	ldr	r1, [r7, #4]
 80035b2:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	440b      	add	r3, r1
 80035ba:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80035bc:	2300      	movs	r3, #0
}
 80035be:	4618      	mov	r0, r3
 80035c0:	370c      	adds	r7, #12
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr

080035ca <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80035ca:	b480      	push	{r7}
 80035cc:	b085      	sub	sp, #20
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80035d2:	2300      	movs	r3, #0
 80035d4:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80035d6:	2300      	movs	r3, #0
 80035d8:	73fb      	strb	r3, [r7, #15]
 80035da:	e010      	b.n	80035fe <USBH_GetFreePipe+0x34>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80035dc:	7bfb      	ldrb	r3, [r7, #15]
 80035de:	687a      	ldr	r2, [r7, #4]
 80035e0:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 80035e4:	009b      	lsls	r3, r3, #2
 80035e6:	4413      	add	r3, r2
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d102      	bne.n	80035f8 <USBH_GetFreePipe+0x2e>
    {
      return (uint16_t)idx;
 80035f2:	7bfb      	ldrb	r3, [r7, #15]
 80035f4:	b29b      	uxth	r3, r3
 80035f6:	e007      	b.n	8003608 <USBH_GetFreePipe+0x3e>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80035f8:	7bfb      	ldrb	r3, [r7, #15]
 80035fa:	3301      	adds	r3, #1
 80035fc:	73fb      	strb	r3, [r7, #15]
 80035fe:	7bfb      	ldrb	r3, [r7, #15]
 8003600:	2b0f      	cmp	r3, #15
 8003602:	d9eb      	bls.n	80035dc <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8003604:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8003608:	4618      	mov	r0, r3
 800360a:	3714      	adds	r7, #20
 800360c:	46bd      	mov	sp, r7
 800360e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003612:	4770      	bx	lr

08003614 <usb_audio_backend_init>:
#include "usb_audio_backend.h"

void usb_audio_backend_init(void)
{
 8003614:	b480      	push	{r7}
 8003616:	af00      	add	r7, sp, #0
}
 8003618:	bf00      	nop
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr

08003622 <usb_audio_backend_pop_frames>:

uint32_t usb_audio_backend_pop_frames(int32_t *dst, uint32_t max_frames)
{
 8003622:	b480      	push	{r7}
 8003624:	b083      	sub	sp, #12
 8003626:	af00      	add	r7, sp, #0
 8003628:	6078      	str	r0, [r7, #4]
 800362a:	6039      	str	r1, [r7, #0]
  (void)dst;
  (void)max_frames;
  return 0U;
 800362c:	2300      	movs	r3, #0
}
 800362e:	4618      	mov	r0, r3
 8003630:	370c      	adds	r7, #12
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr
	...

0800363c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8003640:	2200      	movs	r2, #0
 8003642:	490f      	ldr	r1, [pc, #60]	@ (8003680 <MX_USB_DEVICE_Init+0x44>)
 8003644:	480f      	ldr	r0, [pc, #60]	@ (8003684 <MX_USB_DEVICE_Init+0x48>)
 8003646:	f7fd f87a 	bl	800073e <USBD_Init>
 800364a:	4603      	mov	r3, r0
 800364c:	2b00      	cmp	r3, #0
 800364e:	d001      	beq.n	8003654 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8003650:	f014 f898 	bl	8017784 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_BRICK6_COMPOSITE) != USBD_OK)
 8003654:	490c      	ldr	r1, [pc, #48]	@ (8003688 <MX_USB_DEVICE_Init+0x4c>)
 8003656:	480b      	ldr	r0, [pc, #44]	@ (8003684 <MX_USB_DEVICE_Init+0x48>)
 8003658:	f7fd f8a1 	bl	800079e <USBD_RegisterClass>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d001      	beq.n	8003666 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8003662:	f014 f88f 	bl	8017784 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8003666:	4807      	ldr	r0, [pc, #28]	@ (8003684 <MX_USB_DEVICE_Init+0x48>)
 8003668:	f7fd f8cf 	bl	800080a <USBD_Start>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d001      	beq.n	8003676 <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 8003672:	f014 f887 	bl	8017784 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8003676:	f008 f921 	bl	800b8bc <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800367a:	bf00      	nop
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	24000044 	.word	0x24000044
 8003684:	24000200 	.word	0x24000200
 8003688:	24000000 	.word	0x24000000

0800368c <uart_log>:
USBH_HandleTypeDef hUsbHostHS;
ApplicationTypeDef Appli_state = APPLICATION_IDLE;

/* USER CODE BEGIN 0 */
static void uart_log(const char *message)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b082      	sub	sp, #8
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 8003694:	6878      	ldr	r0, [r7, #4]
 8003696:	f7fc fe2d 	bl	80002f4 <strlen>
 800369a:	4603      	mov	r3, r0
 800369c:	b29a      	uxth	r2, r3
 800369e:	230a      	movs	r3, #10
 80036a0:	6879      	ldr	r1, [r7, #4]
 80036a2:	4803      	ldr	r0, [pc, #12]	@ (80036b0 <uart_log+0x24>)
 80036a4:	f00e fad7 	bl	8011c56 <HAL_UART_Transmit>
}
 80036a8:	bf00      	nop
 80036aa:	3708      	adds	r7, #8
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	24015ec0 	.word	0x24015ec0

080036b4 <uart_log_status>:

static void uart_log_status(const char *label, USBH_StatusTypeDef status)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b09c      	sub	sp, #112	@ 0x70
 80036b8:	af02      	add	r7, sp, #8
 80036ba:	6078      	str	r0, [r7, #4]
 80036bc:	460b      	mov	r3, r1
 80036be:	70fb      	strb	r3, [r7, #3]
  char buffer[96];
  snprintf(buffer, sizeof(buffer), "%s status=%d\r\n", label, (int)status);
 80036c0:	78fb      	ldrb	r3, [r7, #3]
 80036c2:	f107 0008 	add.w	r0, r7, #8
 80036c6:	9300      	str	r3, [sp, #0]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	4a06      	ldr	r2, [pc, #24]	@ (80036e4 <uart_log_status+0x30>)
 80036cc:	2160      	movs	r1, #96	@ 0x60
 80036ce:	f016 fee1 	bl	801a494 <sniprintf>
  uart_log(buffer);
 80036d2:	f107 0308 	add.w	r3, r7, #8
 80036d6:	4618      	mov	r0, r3
 80036d8:	f7ff ffd8 	bl	800368c <uart_log>
}
 80036dc:	bf00      	nop
 80036de:	3768      	adds	r7, #104	@ 0x68
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	0801ae8c 	.word	0x0801ae8c

080036e8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b082      	sub	sp, #8
 80036ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  uart_log("USBH: MX_USB_HOST_Init begin\r\n");
 80036ee:	4821      	ldr	r0, [pc, #132]	@ (8003774 <MX_USB_HOST_Init+0x8c>)
 80036f0:	f7ff ffcc 	bl	800368c <uart_log>
  /* USER CODE END USB_HOST_Init_PreTreatment */

  USBH_StatusTypeDef status;

  uart_log("USBH: USBH_Init begin\r\n");
 80036f4:	4820      	ldr	r0, [pc, #128]	@ (8003778 <MX_USB_HOST_Init+0x90>)
 80036f6:	f7ff ffc9 	bl	800368c <uart_log>
  status = USBH_Init(&hUsbHostHS, USBH_UserProcess, HOST_HS);
 80036fa:	2200      	movs	r2, #0
 80036fc:	491f      	ldr	r1, [pc, #124]	@ (800377c <MX_USB_HOST_Init+0x94>)
 80036fe:	4820      	ldr	r0, [pc, #128]	@ (8003780 <MX_USB_HOST_Init+0x98>)
 8003700:	f7fe fad9 	bl	8001cb6 <USBH_Init>
 8003704:	4603      	mov	r3, r0
 8003706:	71fb      	strb	r3, [r7, #7]
  uart_log_status("USBH: USBH_Init end", status);
 8003708:	79fb      	ldrb	r3, [r7, #7]
 800370a:	4619      	mov	r1, r3
 800370c:	481d      	ldr	r0, [pc, #116]	@ (8003784 <MX_USB_HOST_Init+0x9c>)
 800370e:	f7ff ffd1 	bl	80036b4 <uart_log_status>
  if (status != USBH_OK)
 8003712:	79fb      	ldrb	r3, [r7, #7]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d001      	beq.n	800371c <MX_USB_HOST_Init+0x34>
  {
    Error_Handler();
 8003718:	f014 f834 	bl	8017784 <Error_Handler>
  }

  uart_log("USBH: RegisterClass MIDI begin\r\n");
 800371c:	481a      	ldr	r0, [pc, #104]	@ (8003788 <MX_USB_HOST_Init+0xa0>)
 800371e:	f7ff ffb5 	bl	800368c <uart_log>
  status = USBH_RegisterClass(&hUsbHostHS, &USBH_MIDI_Class);
 8003722:	491a      	ldr	r1, [pc, #104]	@ (800378c <MX_USB_HOST_Init+0xa4>)
 8003724:	4816      	ldr	r0, [pc, #88]	@ (8003780 <MX_USB_HOST_Init+0x98>)
 8003726:	f7fe fb73 	bl	8001e10 <USBH_RegisterClass>
 800372a:	4603      	mov	r3, r0
 800372c:	71fb      	strb	r3, [r7, #7]
  uart_log_status("USBH: RegisterClass MIDI end", status);
 800372e:	79fb      	ldrb	r3, [r7, #7]
 8003730:	4619      	mov	r1, r3
 8003732:	4817      	ldr	r0, [pc, #92]	@ (8003790 <MX_USB_HOST_Init+0xa8>)
 8003734:	f7ff ffbe 	bl	80036b4 <uart_log_status>
  if (status != USBH_OK)
 8003738:	79fb      	ldrb	r3, [r7, #7]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d001      	beq.n	8003742 <MX_USB_HOST_Init+0x5a>
  {
    Error_Handler();
 800373e:	f014 f821 	bl	8017784 <Error_Handler>
  }

  uart_log("USBH: USBH_Start begin\r\n");
 8003742:	4814      	ldr	r0, [pc, #80]	@ (8003794 <MX_USB_HOST_Init+0xac>)
 8003744:	f7ff ffa2 	bl	800368c <uart_log>
  status = USBH_Start(&hUsbHostHS);
 8003748:	480d      	ldr	r0, [pc, #52]	@ (8003780 <MX_USB_HOST_Init+0x98>)
 800374a:	f7fe fba9 	bl	8001ea0 <USBH_Start>
 800374e:	4603      	mov	r3, r0
 8003750:	71fb      	strb	r3, [r7, #7]
  uart_log_status("USBH: USBH_Start end", status);
 8003752:	79fb      	ldrb	r3, [r7, #7]
 8003754:	4619      	mov	r1, r3
 8003756:	4810      	ldr	r0, [pc, #64]	@ (8003798 <MX_USB_HOST_Init+0xb0>)
 8003758:	f7ff ffac 	bl	80036b4 <uart_log_status>
  if (status != USBH_OK)
 800375c:	79fb      	ldrb	r3, [r7, #7]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d001      	beq.n	8003766 <MX_USB_HOST_Init+0x7e>
  {
    Error_Handler();
 8003762:	f014 f80f 	bl	8017784 <Error_Handler>
  }

  uart_log("USBH: MX_USB_HOST_Init end\r\n");
 8003766:	480d      	ldr	r0, [pc, #52]	@ (800379c <MX_USB_HOST_Init+0xb4>)
 8003768:	f7ff ff90 	bl	800368c <uart_log>
}
 800376c:	bf00      	nop
 800376e:	3708      	adds	r7, #8
 8003770:	46bd      	mov	sp, r7
 8003772:	bd80      	pop	{r7, pc}
 8003774:	0801ae9c 	.word	0x0801ae9c
 8003778:	0801aebc 	.word	0x0801aebc
 800377c:	08003811 	.word	0x08003811
 8003780:	240004dc 	.word	0x240004dc
 8003784:	0801aed4 	.word	0x0801aed4
 8003788:	0801aee8 	.word	0x0801aee8
 800378c:	24000170 	.word	0x24000170
 8003790:	0801af0c 	.word	0x0801af0c
 8003794:	0801af2c 	.word	0x0801af2c
 8003798:	0801af48 	.word	0x0801af48
 800379c:	0801af60 	.word	0x0801af60

080037a0 <usb_host_tasklet_poll_bounded>:
{
  USBH_Process(&hUsbHostHS);
}

void usb_host_tasklet_poll_bounded(uint32_t max_packets)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b084      	sub	sp, #16
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
#if BRICK6_ENABLE_DIAGNOSTICS
  brick6_usb_host_poll_count++;
 80037a8:	4b16      	ldr	r3, [pc, #88]	@ (8003804 <usb_host_tasklet_poll_bounded+0x64>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	3301      	adds	r3, #1
 80037ae:	4a15      	ldr	r2, [pc, #84]	@ (8003804 <usb_host_tasklet_poll_bounded+0x64>)
 80037b0:	6013      	str	r3, [r2, #0]
#endif
  uint32_t n = 0U;
 80037b2:	2300      	movs	r3, #0
 80037b4:	60fb      	str	r3, [r7, #12]
  for (; n < max_packets; n++)
 80037b6:	e00a      	b.n	80037ce <usb_host_tasklet_poll_bounded+0x2e>
  {
    USBH_Process(&hUsbHostHS);
 80037b8:	4813      	ldr	r0, [pc, #76]	@ (8003808 <usb_host_tasklet_poll_bounded+0x68>)
 80037ba:	f7fe fb81 	bl	8001ec0 <USBH_Process>
    if (hUsbHostHS.gState == HOST_IDLE)
 80037be:	4b12      	ldr	r3, [pc, #72]	@ (8003808 <usb_host_tasklet_poll_bounded+0x68>)
 80037c0:	781b      	ldrb	r3, [r3, #0]
 80037c2:	b2db      	uxtb	r3, r3
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d007      	beq.n	80037d8 <usb_host_tasklet_poll_bounded+0x38>
  for (; n < max_packets; n++)
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	3301      	adds	r3, #1
 80037cc:	60fb      	str	r3, [r7, #12]
 80037ce:	68fa      	ldr	r2, [r7, #12]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	429a      	cmp	r2, r3
 80037d4:	d3f0      	bcc.n	80037b8 <usb_host_tasklet_poll_bounded+0x18>
 80037d6:	e000      	b.n	80037da <usb_host_tasklet_poll_bounded+0x3a>
    {
      break;
 80037d8:	bf00      	nop
    }
  }

  if ((max_packets > 0U) && (n >= max_packets) && (hUsbHostHS.gState != HOST_IDLE))
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d00d      	beq.n	80037fc <usb_host_tasklet_poll_bounded+0x5c>
 80037e0:	68fa      	ldr	r2, [r7, #12]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d309      	bcc.n	80037fc <usb_host_tasklet_poll_bounded+0x5c>
 80037e8:	4b07      	ldr	r3, [pc, #28]	@ (8003808 <usb_host_tasklet_poll_bounded+0x68>)
 80037ea:	781b      	ldrb	r3, [r3, #0]
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d004      	beq.n	80037fc <usb_host_tasklet_poll_bounded+0x5c>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    usb_budget_hit_count++;
 80037f2:	4b06      	ldr	r3, [pc, #24]	@ (800380c <usb_host_tasklet_poll_bounded+0x6c>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	3301      	adds	r3, #1
 80037f8:	4a04      	ldr	r2, [pc, #16]	@ (800380c <usb_host_tasklet_poll_bounded+0x6c>)
 80037fa:	6013      	str	r3, [r2, #0]
#endif
  }
}
 80037fc:	bf00      	nop
 80037fe:	3710      	adds	r7, #16
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}
 8003804:	24009680 	.word	0x24009680
 8003808:	240004dc 	.word	0x240004dc
 800380c:	24009688 	.word	0x24009688

08003810 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess(USBH_HandleTypeDef *phost, uint8_t id)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b082      	sub	sp, #8
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
 8003818:	460b      	mov	r3, r1
 800381a:	70fb      	strb	r3, [r7, #3]
  (void)phost;

  switch(id)
 800381c:	78fb      	ldrb	r3, [r7, #3]
 800381e:	3b01      	subs	r3, #1
 8003820:	2b05      	cmp	r3, #5
 8003822:	d833      	bhi.n	800388c <USBH_UserProcess+0x7c>
 8003824:	a201      	add	r2, pc, #4	@ (adr r2, 800382c <USBH_UserProcess+0x1c>)
 8003826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800382a:	bf00      	nop
 800382c:	08003845 	.word	0x08003845
 8003830:	0800385b 	.word	0x0800385b
 8003834:	08003869 	.word	0x08003869
 8003838:	08003871 	.word	0x08003871
 800383c:	0800384d 	.word	0x0800384d
 8003840:	0800387f 	.word	0x0800387f
  {
  case HOST_USER_SELECT_CONFIGURATION:
    uart_log("USBH: USER_SELECT_CONFIGURATION\r\n");
 8003844:	4815      	ldr	r0, [pc, #84]	@ (800389c <USBH_UserProcess+0x8c>)
 8003846:	f7ff ff21 	bl	800368c <uart_log>
    break;
 800384a:	e023      	b.n	8003894 <USBH_UserProcess+0x84>

  case HOST_USER_DISCONNECTION:
    uart_log("USBH: USER_DISCONNECTION\r\n");
 800384c:	4814      	ldr	r0, [pc, #80]	@ (80038a0 <USBH_UserProcess+0x90>)
 800384e:	f7ff ff1d 	bl	800368c <uart_log>
    Appli_state = APPLICATION_DISCONNECT;
 8003852:	4b14      	ldr	r3, [pc, #80]	@ (80038a4 <USBH_UserProcess+0x94>)
 8003854:	2203      	movs	r2, #3
 8003856:	701a      	strb	r2, [r3, #0]
    break;
 8003858:	e01c      	b.n	8003894 <USBH_UserProcess+0x84>

  case HOST_USER_CLASS_ACTIVE:
    uart_log("USBH: USER_CLASS_ACTIVE\r\n");
 800385a:	4813      	ldr	r0, [pc, #76]	@ (80038a8 <USBH_UserProcess+0x98>)
 800385c:	f7ff ff16 	bl	800368c <uart_log>
    Appli_state = APPLICATION_READY;
 8003860:	4b10      	ldr	r3, [pc, #64]	@ (80038a4 <USBH_UserProcess+0x94>)
 8003862:	2202      	movs	r2, #2
 8003864:	701a      	strb	r2, [r3, #0]
    break;
 8003866:	e015      	b.n	8003894 <USBH_UserProcess+0x84>

  case HOST_USER_CLASS_SELECTED:
    uart_log("USBH: USER_CLASS_SELECTED\r\n");
 8003868:	4810      	ldr	r0, [pc, #64]	@ (80038ac <USBH_UserProcess+0x9c>)
 800386a:	f7ff ff0f 	bl	800368c <uart_log>
    break;
 800386e:	e011      	b.n	8003894 <USBH_UserProcess+0x84>

  case HOST_USER_CONNECTION:
    uart_log("USBH: USER_CONNECTION\r\n");
 8003870:	480f      	ldr	r0, [pc, #60]	@ (80038b0 <USBH_UserProcess+0xa0>)
 8003872:	f7ff ff0b 	bl	800368c <uart_log>
    Appli_state = APPLICATION_START;
 8003876:	4b0b      	ldr	r3, [pc, #44]	@ (80038a4 <USBH_UserProcess+0x94>)
 8003878:	2201      	movs	r2, #1
 800387a:	701a      	strb	r2, [r3, #0]
    break;
 800387c:	e00a      	b.n	8003894 <USBH_UserProcess+0x84>

  case HOST_USER_UNRECOVERED_ERROR:
    uart_log("USBH: USER_UNRECOVERED_ERROR\r\n");
 800387e:	480d      	ldr	r0, [pc, #52]	@ (80038b4 <USBH_UserProcess+0xa4>)
 8003880:	f7ff ff04 	bl	800368c <uart_log>
    Appli_state = APPLICATION_DISCONNECT;
 8003884:	4b07      	ldr	r3, [pc, #28]	@ (80038a4 <USBH_UserProcess+0x94>)
 8003886:	2203      	movs	r2, #3
 8003888:	701a      	strb	r2, [r3, #0]
    break;
 800388a:	e003      	b.n	8003894 <USBH_UserProcess+0x84>

  default:
    uart_log("USBH: USER_EVENT_UNKNOWN\r\n");
 800388c:	480a      	ldr	r0, [pc, #40]	@ (80038b8 <USBH_UserProcess+0xa8>)
 800388e:	f7ff fefd 	bl	800368c <uart_log>
    break;
 8003892:	bf00      	nop
  }
}
 8003894:	bf00      	nop
 8003896:	3708      	adds	r7, #8
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}
 800389c:	0801af80 	.word	0x0801af80
 80038a0:	0801afa4 	.word	0x0801afa4
 80038a4:	2400098c 	.word	0x2400098c
 80038a8:	0801afc0 	.word	0x0801afc0
 80038ac:	0801afdc 	.word	0x0801afdc
 80038b0:	0801aff8 	.word	0x0801aff8
 80038b4:	0801b010 	.word	0x0801b010
 80038b8:	0801b030 	.word	0x0801b030

080038bc <USBD_BRICK6_COMPOSITE_Init>:
  0x01,
  0x00,
};

static uint8_t USBD_BRICK6_COMPOSITE_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b084      	sub	sp, #16
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
 80038c4:	460b      	mov	r3, r1
 80038c6:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = USBD_OK;
 80038c8:	2300      	movs	r3, #0
 80038ca:	73fb      	strb	r3, [r7, #15]

  UNUSED(cfgidx);

  USBD_LL_OpenEP(pdev, MIDI_EPIN_ADDR, USBD_EP_TYPE_BULK, MIDI_EPIN_SIZE);
 80038cc:	2340      	movs	r3, #64	@ 0x40
 80038ce:	2202      	movs	r2, #2
 80038d0:	2181      	movs	r1, #129	@ 0x81
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	f000 fbb7 	bl	8004046 <USBD_LL_OpenEP>
  USBD_LL_OpenEP(pdev, MIDI_EPOUT_ADDR, USBD_EP_TYPE_BULK, MIDI_EPOUT_SIZE);
 80038d8:	2340      	movs	r3, #64	@ 0x40
 80038da:	2202      	movs	r2, #2
 80038dc:	2101      	movs	r1, #1
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f000 fbb1 	bl	8004046 <USBD_LL_OpenEP>

  USBD_LL_PrepareReceive(pdev, MIDI_EPOUT_ADDR, usb_rx_buffer, MIDI_EPOUT_SIZE);
 80038e4:	2340      	movs	r3, #64	@ 0x40
 80038e6:	4a15      	ldr	r2, [pc, #84]	@ (800393c <USBD_BRICK6_COMPOSITE_Init+0x80>)
 80038e8:	2101      	movs	r1, #1
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f000 fc9a 	bl	8004224 <USBD_LL_PrepareReceive>

  pdev->pClassData = USBD_malloc(sizeof(USBD_MIDI_HandleTypeDef));
 80038f0:	2010      	movs	r0, #16
 80038f2:	f000 fcb9 	bl	8004268 <USBD_static_malloc>
 80038f6:	4602      	mov	r2, r0
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  if (pdev->pClassData == NULL)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8003904:	2b00      	cmp	r3, #0
 8003906:	d102      	bne.n	800390e <USBD_BRICK6_COMPOSITE_Init+0x52>
  {
    ret = USBD_FAIL;
 8003908:	2303      	movs	r3, #3
 800390a:	73fb      	strb	r3, [r7, #15]
 800390c:	e009      	b.n	8003922 <USBD_BRICK6_COMPOSITE_Init+0x66>
  }
  else
  {
    USBD_MIDI_HandleTypeDef *hmidi = (USBD_MIDI_HandleTypeDef *)pdev->pClassData;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8003914:	60bb      	str	r3, [r7, #8]
    hmidi->state = MIDI_IDLE;
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	2200      	movs	r2, #0
 800391a:	731a      	strb	r2, [r3, #12]
    hmidi->AltSetting = 0U;
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	2200      	movs	r2, #0
 8003920:	609a      	str	r2, [r3, #8]
  }

  brick6_audio_alt_setting = 0U;
 8003922:	4b07      	ldr	r3, [pc, #28]	@ (8003940 <USBD_BRICK6_COMPOSITE_Init+0x84>)
 8003924:	2200      	movs	r2, #0
 8003926:	701a      	strb	r2, [r3, #0]
  brick6_audio_ep_opened = 0U;
 8003928:	4b06      	ldr	r3, [pc, #24]	@ (8003944 <USBD_BRICK6_COMPOSITE_Init+0x88>)
 800392a:	2200      	movs	r2, #0
 800392c:	701a      	strb	r2, [r3, #0]
  usb_audio_backend_init();
 800392e:	f7ff fe71 	bl	8003614 <usb_audio_backend_init>

  return ret;
 8003932:	7bfb      	ldrb	r3, [r7, #15]
}
 8003934:	4618      	mov	r0, r3
 8003936:	3710      	adds	r7, #16
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}
 800393c:	24000990 	.word	0x24000990
 8003940:	24000b50 	.word	0x24000b50
 8003944:	24000b51 	.word	0x24000b51

08003948 <USBD_BRICK6_COMPOSITE_DeInit>:

static uint8_t USBD_BRICK6_COMPOSITE_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b082      	sub	sp, #8
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
 8003950:	460b      	mov	r3, r1
 8003952:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  USBD_LL_CloseEP(pdev, MIDI_EPIN_ADDR);
 8003954:	2181      	movs	r1, #129	@ 0x81
 8003956:	6878      	ldr	r0, [r7, #4]
 8003958:	f000 fb9b 	bl	8004092 <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev, MIDI_EPOUT_ADDR);
 800395c:	2101      	movs	r1, #1
 800395e:	6878      	ldr	r0, [r7, #4]
 8003960:	f000 fb97 	bl	8004092 <USBD_LL_CloseEP>

  if (brick6_audio_ep_opened != 0U)
 8003964:	4b0f      	ldr	r3, [pc, #60]	@ (80039a4 <USBD_BRICK6_COMPOSITE_DeInit+0x5c>)
 8003966:	781b      	ldrb	r3, [r3, #0]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d006      	beq.n	800397a <USBD_BRICK6_COMPOSITE_DeInit+0x32>
  {
    USBD_LL_CloseEP(pdev, BRICK6_AUDIO_EP_IN_ADDR);
 800396c:	2182      	movs	r1, #130	@ 0x82
 800396e:	6878      	ldr	r0, [r7, #4]
 8003970:	f000 fb8f 	bl	8004092 <USBD_LL_CloseEP>
    brick6_audio_ep_opened = 0U;
 8003974:	4b0b      	ldr	r3, [pc, #44]	@ (80039a4 <USBD_BRICK6_COMPOSITE_DeInit+0x5c>)
 8003976:	2200      	movs	r2, #0
 8003978:	701a      	strb	r2, [r3, #0]
  }

  if (pdev->pClassData != NULL)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8003980:	2b00      	cmp	r3, #0
 8003982:	d009      	beq.n	8003998 <USBD_BRICK6_COMPOSITE_DeInit+0x50>
  {
    USBD_free(pdev->pClassData);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800398a:	4618      	mov	r0, r3
 800398c:	f000 fc7a 	bl	8004284 <USBD_static_free>
    pdev->pClassData = NULL;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2200      	movs	r2, #0
 8003994:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return USBD_OK;
 8003998:	2300      	movs	r3, #0
}
 800399a:	4618      	mov	r0, r3
 800399c:	3708      	adds	r7, #8
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	24000b51 	.word	0x24000b51

080039a8 <USBD_BRICK6_COMPOSITE_Setup>:

static uint8_t USBD_BRICK6_COMPOSITE_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b086      	sub	sp, #24
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80039b2:	2300      	movs	r3, #0
 80039b4:	82fb      	strh	r3, [r7, #22]
  uint8_t *pbuf = NULL;
 80039b6:	2300      	movs	r3, #0
 80039b8:	613b      	str	r3, [r7, #16]
  USBD_MIDI_HandleTypeDef *hmidi = (USBD_MIDI_HandleTypeDef *)pdev->pClassData;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80039c0:	60fb      	str	r3, [r7, #12]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	781b      	ldrb	r3, [r3, #0]
 80039c6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d044      	beq.n	8003a58 <USBD_BRICK6_COMPOSITE_Setup+0xb0>
 80039ce:	2b20      	cmp	r3, #32
 80039d0:	f040 80be 	bne.w	8003b50 <USBD_BRICK6_COMPOSITE_Setup+0x1a8>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	785b      	ldrb	r3, [r3, #1]
 80039d8:	3b02      	subs	r3, #2
 80039da:	2b09      	cmp	r3, #9
 80039dc:	d835      	bhi.n	8003a4a <USBD_BRICK6_COMPOSITE_Setup+0xa2>
 80039de:	a201      	add	r2, pc, #4	@ (adr r2, 80039e4 <USBD_BRICK6_COMPOSITE_Setup+0x3c>)
 80039e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039e4:	08003a3b 	.word	0x08003a3b
 80039e8:	08003a1b 	.word	0x08003a1b
 80039ec:	08003a4b 	.word	0x08003a4b
 80039f0:	08003a4b 	.word	0x08003a4b
 80039f4:	08003a4b 	.word	0x08003a4b
 80039f8:	08003a4b 	.word	0x08003a4b
 80039fc:	08003a4b 	.word	0x08003a4b
 8003a00:	08003a4b 	.word	0x08003a4b
 8003a04:	08003a29 	.word	0x08003a29
 8003a08:	08003a0d 	.word	0x08003a0d
      {
        case MIDI_REQ_SET_PROTOCOL:
          hmidi->Protocol = (uint8_t)(req->wValue);
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	885b      	ldrh	r3, [r3, #2]
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	461a      	mov	r2, r3
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	601a      	str	r2, [r3, #0]
          break;
 8003a18:	e01d      	b.n	8003a56 <USBD_BRICK6_COMPOSITE_Setup+0xae>
        case MIDI_REQ_GET_PROTOCOL:
          USBD_CtlSendData(pdev, (uint8_t *)&hmidi->Protocol, 1U);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	4619      	mov	r1, r3
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	f7fe f8e5 	bl	8001bf0 <USBD_CtlSendData>
          break;
 8003a26:	e016      	b.n	8003a56 <USBD_BRICK6_COMPOSITE_Setup+0xae>
        case MIDI_REQ_SET_IDLE:
          hmidi->IdleState = (uint8_t)(req->wValue >> 8);
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	885b      	ldrh	r3, [r3, #2]
 8003a2c:	0a1b      	lsrs	r3, r3, #8
 8003a2e:	b29b      	uxth	r3, r3
 8003a30:	b2db      	uxtb	r3, r3
 8003a32:	461a      	mov	r2, r3
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	605a      	str	r2, [r3, #4]
          break;
 8003a38:	e00d      	b.n	8003a56 <USBD_BRICK6_COMPOSITE_Setup+0xae>
        case MIDI_REQ_GET_IDLE:
          USBD_CtlSendData(pdev, (uint8_t *)&hmidi->IdleState, 1U);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	3304      	adds	r3, #4
 8003a3e:	2201      	movs	r2, #1
 8003a40:	4619      	mov	r1, r3
 8003a42:	6878      	ldr	r0, [r7, #4]
 8003a44:	f7fe f8d4 	bl	8001bf0 <USBD_CtlSendData>
          break;
 8003a48:	e005      	b.n	8003a56 <USBD_BRICK6_COMPOSITE_Setup+0xae>
        default:
          USBD_CtlError(pdev, req);
 8003a4a:	6839      	ldr	r1, [r7, #0]
 8003a4c:	6878      	ldr	r0, [r7, #4]
 8003a4e:	f7fe f852 	bl	8001af6 <USBD_CtlError>
          return USBD_FAIL;
 8003a52:	2303      	movs	r3, #3
 8003a54:	e07e      	b.n	8003b54 <USBD_BRICK6_COMPOSITE_Setup+0x1ac>
      }
      break;
 8003a56:	e07c      	b.n	8003b52 <USBD_BRICK6_COMPOSITE_Setup+0x1aa>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	785b      	ldrb	r3, [r3, #1]
 8003a5c:	2b0b      	cmp	r3, #11
 8003a5e:	d037      	beq.n	8003ad0 <USBD_BRICK6_COMPOSITE_Setup+0x128>
 8003a60:	2b0b      	cmp	r3, #11
 8003a62:	dc6f      	bgt.n	8003b44 <USBD_BRICK6_COMPOSITE_Setup+0x19c>
 8003a64:	2b06      	cmp	r3, #6
 8003a66:	d002      	beq.n	8003a6e <USBD_BRICK6_COMPOSITE_Setup+0xc6>
 8003a68:	2b0a      	cmp	r3, #10
 8003a6a:	d015      	beq.n	8003a98 <USBD_BRICK6_COMPOSITE_Setup+0xf0>
            hmidi->AltSetting = (uint8_t)(req->wValue);
          }
          break;

        default:
          break;
 8003a6c:	e06a      	b.n	8003b44 <USBD_BRICK6_COMPOSITE_Setup+0x19c>
          if ((req->wValue >> 8) == MIDI_DESCRIPTOR_TYPE)
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	885b      	ldrh	r3, [r3, #2]
 8003a72:	0a1b      	lsrs	r3, r3, #8
 8003a74:	b29b      	uxth	r3, r3
 8003a76:	2b21      	cmp	r3, #33	@ 0x21
 8003a78:	d166      	bne.n	8003b48 <USBD_BRICK6_COMPOSITE_Setup+0x1a0>
            pbuf = USBD_Brick6_Composite_CfgDesc + BRICK6_MIDI_CLASS_DESC_OFFSET;
 8003a7a:	4b38      	ldr	r3, [pc, #224]	@ (8003b5c <USBD_BRICK6_COMPOSITE_Setup+0x1b4>)
 8003a7c:	613b      	str	r3, [r7, #16]
            len = MIN(USB_MIDI_DESC_SIZE, req->wLength);
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	88db      	ldrh	r3, [r3, #6]
 8003a82:	2b07      	cmp	r3, #7
 8003a84:	bf28      	it	cs
 8003a86:	2307      	movcs	r3, #7
 8003a88:	82fb      	strh	r3, [r7, #22]
            USBD_CtlSendData(pdev, pbuf, len);
 8003a8a:	8afb      	ldrh	r3, [r7, #22]
 8003a8c:	461a      	mov	r2, r3
 8003a8e:	6939      	ldr	r1, [r7, #16]
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f7fe f8ad 	bl	8001bf0 <USBD_CtlSendData>
          break;
 8003a96:	e057      	b.n	8003b48 <USBD_BRICK6_COMPOSITE_Setup+0x1a0>
          if (req->wIndex == BRICK6_AUDIO_STREAMING_IF)
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	889b      	ldrh	r3, [r3, #4]
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	d105      	bne.n	8003aac <USBD_BRICK6_COMPOSITE_Setup+0x104>
            USBD_CtlSendData(pdev, &brick6_audio_alt_setting, 1U);
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	492f      	ldr	r1, [pc, #188]	@ (8003b60 <USBD_BRICK6_COMPOSITE_Setup+0x1b8>)
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	f7fe f8a3 	bl	8001bf0 <USBD_CtlSendData>
          break;
 8003aaa:	e050      	b.n	8003b4e <USBD_BRICK6_COMPOSITE_Setup+0x1a6>
          else if (req->wIndex == BRICK6_MIDI_STREAMING_IF)
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	889b      	ldrh	r3, [r3, #4]
 8003ab0:	2b02      	cmp	r3, #2
 8003ab2:	d107      	bne.n	8003ac4 <USBD_BRICK6_COMPOSITE_Setup+0x11c>
            USBD_CtlSendData(pdev, (uint8_t *)&hmidi->AltSetting, 1U);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	3308      	adds	r3, #8
 8003ab8:	2201      	movs	r2, #1
 8003aba:	4619      	mov	r1, r3
 8003abc:	6878      	ldr	r0, [r7, #4]
 8003abe:	f7fe f897 	bl	8001bf0 <USBD_CtlSendData>
          break;
 8003ac2:	e044      	b.n	8003b4e <USBD_BRICK6_COMPOSITE_Setup+0x1a6>
            USBD_CtlSendData(pdev, &brick6_audio_alt_setting, 1U);
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	4926      	ldr	r1, [pc, #152]	@ (8003b60 <USBD_BRICK6_COMPOSITE_Setup+0x1b8>)
 8003ac8:	6878      	ldr	r0, [r7, #4]
 8003aca:	f7fe f891 	bl	8001bf0 <USBD_CtlSendData>
          break;
 8003ace:	e03e      	b.n	8003b4e <USBD_BRICK6_COMPOSITE_Setup+0x1a6>
          if (req->wIndex == BRICK6_AUDIO_STREAMING_IF)
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	889b      	ldrh	r3, [r3, #4]
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d12a      	bne.n	8003b2e <USBD_BRICK6_COMPOSITE_Setup+0x186>
            brick6_audio_alt_setting = (uint8_t)(req->wValue);
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	885b      	ldrh	r3, [r3, #2]
 8003adc:	b2da      	uxtb	r2, r3
 8003ade:	4b20      	ldr	r3, [pc, #128]	@ (8003b60 <USBD_BRICK6_COMPOSITE_Setup+0x1b8>)
 8003ae0:	701a      	strb	r2, [r3, #0]
            if ((brick6_audio_alt_setting == 1U) && (brick6_audio_ep_opened == 0U))
 8003ae2:	4b1f      	ldr	r3, [pc, #124]	@ (8003b60 <USBD_BRICK6_COMPOSITE_Setup+0x1b8>)
 8003ae4:	781b      	ldrb	r3, [r3, #0]
 8003ae6:	2b01      	cmp	r3, #1
 8003ae8:	d111      	bne.n	8003b0e <USBD_BRICK6_COMPOSITE_Setup+0x166>
 8003aea:	4b1e      	ldr	r3, [pc, #120]	@ (8003b64 <USBD_BRICK6_COMPOSITE_Setup+0x1bc>)
 8003aec:	781b      	ldrb	r3, [r3, #0]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d10d      	bne.n	8003b0e <USBD_BRICK6_COMPOSITE_Setup+0x166>
              USBD_LL_OpenEP(pdev, BRICK6_AUDIO_EP_IN_ADDR, USBD_EP_TYPE_ISOC, BRICK6_AUDIO_EP_IN_SIZE);
 8003af2:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8003af6:	2201      	movs	r2, #1
 8003af8:	2182      	movs	r1, #130	@ 0x82
 8003afa:	6878      	ldr	r0, [r7, #4]
 8003afc:	f000 faa3 	bl	8004046 <USBD_LL_OpenEP>
              brick6_audio_ep_opened = 1U;
 8003b00:	4b18      	ldr	r3, [pc, #96]	@ (8003b64 <USBD_BRICK6_COMPOSITE_Setup+0x1bc>)
 8003b02:	2201      	movs	r2, #1
 8003b04:	701a      	strb	r2, [r3, #0]
              BRICK6_Audio_QueuePacket(pdev);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 f89c 	bl	8003c44 <BRICK6_Audio_QueuePacket>
          break;
 8003b0c:	e01e      	b.n	8003b4c <USBD_BRICK6_COMPOSITE_Setup+0x1a4>
            else if ((brick6_audio_alt_setting == 0U) && (brick6_audio_ep_opened != 0U))
 8003b0e:	4b14      	ldr	r3, [pc, #80]	@ (8003b60 <USBD_BRICK6_COMPOSITE_Setup+0x1b8>)
 8003b10:	781b      	ldrb	r3, [r3, #0]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d11a      	bne.n	8003b4c <USBD_BRICK6_COMPOSITE_Setup+0x1a4>
 8003b16:	4b13      	ldr	r3, [pc, #76]	@ (8003b64 <USBD_BRICK6_COMPOSITE_Setup+0x1bc>)
 8003b18:	781b      	ldrb	r3, [r3, #0]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d016      	beq.n	8003b4c <USBD_BRICK6_COMPOSITE_Setup+0x1a4>
              USBD_LL_CloseEP(pdev, BRICK6_AUDIO_EP_IN_ADDR);
 8003b1e:	2182      	movs	r1, #130	@ 0x82
 8003b20:	6878      	ldr	r0, [r7, #4]
 8003b22:	f000 fab6 	bl	8004092 <USBD_LL_CloseEP>
              brick6_audio_ep_opened = 0U;
 8003b26:	4b0f      	ldr	r3, [pc, #60]	@ (8003b64 <USBD_BRICK6_COMPOSITE_Setup+0x1bc>)
 8003b28:	2200      	movs	r2, #0
 8003b2a:	701a      	strb	r2, [r3, #0]
          break;
 8003b2c:	e00e      	b.n	8003b4c <USBD_BRICK6_COMPOSITE_Setup+0x1a4>
          else if (req->wIndex == BRICK6_MIDI_STREAMING_IF)
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	889b      	ldrh	r3, [r3, #4]
 8003b32:	2b02      	cmp	r3, #2
 8003b34:	d10a      	bne.n	8003b4c <USBD_BRICK6_COMPOSITE_Setup+0x1a4>
            hmidi->AltSetting = (uint8_t)(req->wValue);
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	885b      	ldrh	r3, [r3, #2]
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	461a      	mov	r2, r3
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	609a      	str	r2, [r3, #8]
          break;
 8003b42:	e003      	b.n	8003b4c <USBD_BRICK6_COMPOSITE_Setup+0x1a4>
          break;
 8003b44:	bf00      	nop
 8003b46:	e004      	b.n	8003b52 <USBD_BRICK6_COMPOSITE_Setup+0x1aa>
          break;
 8003b48:	bf00      	nop
 8003b4a:	e002      	b.n	8003b52 <USBD_BRICK6_COMPOSITE_Setup+0x1aa>
          break;
 8003b4c:	bf00      	nop
      }
      break;
 8003b4e:	e000      	b.n	8003b52 <USBD_BRICK6_COMPOSITE_Setup+0x1aa>

    default:
      break;
 8003b50:	bf00      	nop
  }

  return USBD_OK;
 8003b52:	2300      	movs	r3, #0
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	3718      	adds	r7, #24
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	240000e5 	.word	0x240000e5
 8003b60:	24000b50 	.word	0x24000b50
 8003b64:	24000b51 	.word	0x24000b51

08003b68 <USBD_BRICK6_COMPOSITE_GetCfgDesc>:

static uint8_t *USBD_BRICK6_COMPOSITE_GetCfgDesc(uint16_t *length)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  *length = BRICK6_COMPOSITE_CONFIG_DESC_SIZE;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	22c0      	movs	r2, #192	@ 0xc0
 8003b74:	801a      	strh	r2, [r3, #0]
  return USBD_Brick6_Composite_CfgDesc;
 8003b76:	4b03      	ldr	r3, [pc, #12]	@ (8003b84 <USBD_BRICK6_COMPOSITE_GetCfgDesc+0x1c>)
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	370c      	adds	r7, #12
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b82:	4770      	bx	lr
 8003b84:	24000078 	.word	0x24000078

08003b88 <USBD_BRICK6_COMPOSITE_GetDeviceQualifierDesc>:

static uint8_t *USBD_BRICK6_COMPOSITE_GetDeviceQualifierDesc(uint16_t *length)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b083      	sub	sp, #12
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_BRICK6_COMPOSITE_DeviceQualifierDesc);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	220a      	movs	r2, #10
 8003b94:	801a      	strh	r2, [r3, #0]
  return USBD_BRICK6_COMPOSITE_DeviceQualifierDesc;
 8003b96:	4b03      	ldr	r3, [pc, #12]	@ (8003ba4 <USBD_BRICK6_COMPOSITE_GetDeviceQualifierDesc+0x1c>)
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	370c      	adds	r7, #12
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba2:	4770      	bx	lr
 8003ba4:	24000038 	.word	0x24000038

08003ba8 <USBD_BRICK6_COMPOSITE_DataIn>:

static uint8_t USBD_BRICK6_COMPOSITE_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b082      	sub	sp, #8
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
 8003bb0:	460b      	mov	r3, r1
 8003bb2:	70fb      	strb	r3, [r7, #3]
  if (epnum == (MIDI_EPIN_ADDR & 0x0FU))
 8003bb4:	78fb      	ldrb	r3, [r7, #3]
 8003bb6:	2b01      	cmp	r3, #1
 8003bb8:	d108      	bne.n	8003bcc <USBD_BRICK6_COMPOSITE_DataIn+0x24>
  {
    ((USBD_MIDI_HandleTypeDef *)pdev->pClassData)->state = MIDI_IDLE;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	731a      	strb	r2, [r3, #12]
    USBD_MIDI_OnPacketsSent();
 8003bc4:	f014 fa2a 	bl	801801c <USBD_MIDI_OnPacketsSent>
    return USBD_OK;
 8003bc8:	2300      	movs	r3, #0
 8003bca:	e00c      	b.n	8003be6 <USBD_BRICK6_COMPOSITE_DataIn+0x3e>
  }

  if (epnum == (BRICK6_AUDIO_EP_IN_ADDR & 0x0FU))
 8003bcc:	78fb      	ldrb	r3, [r7, #3]
 8003bce:	2b02      	cmp	r3, #2
 8003bd0:	d108      	bne.n	8003be4 <USBD_BRICK6_COMPOSITE_DataIn+0x3c>
  {
    if (brick6_audio_ep_opened != 0U)
 8003bd2:	4b07      	ldr	r3, [pc, #28]	@ (8003bf0 <USBD_BRICK6_COMPOSITE_DataIn+0x48>)
 8003bd4:	781b      	ldrb	r3, [r3, #0]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d002      	beq.n	8003be0 <USBD_BRICK6_COMPOSITE_DataIn+0x38>
    {
      BRICK6_Audio_QueuePacket(pdev);
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	f000 f832 	bl	8003c44 <BRICK6_Audio_QueuePacket>
    }
    return USBD_OK;
 8003be0:	2300      	movs	r3, #0
 8003be2:	e000      	b.n	8003be6 <USBD_BRICK6_COMPOSITE_DataIn+0x3e>
  }

  return USBD_FAIL;
 8003be4:	2303      	movs	r3, #3
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3708      	adds	r7, #8
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	bf00      	nop
 8003bf0:	24000b51 	.word	0x24000b51

08003bf4 <USBD_BRICK6_COMPOSITE_DataOut>:

static uint8_t USBD_BRICK6_COMPOSITE_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b084      	sub	sp, #16
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
 8003bfc:	460b      	mov	r3, r1
 8003bfe:	70fb      	strb	r3, [r7, #3]
  uint8_t len;

  if (epnum != (MIDI_EPOUT_ADDR & 0x0FU))
 8003c00:	78fb      	ldrb	r3, [r7, #3]
 8003c02:	2b01      	cmp	r3, #1
 8003c04:	d001      	beq.n	8003c0a <USBD_BRICK6_COMPOSITE_DataOut+0x16>
  {
    return USBD_FAIL;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e015      	b.n	8003c36 <USBD_BRICK6_COMPOSITE_DataOut+0x42>
  }

  len = (uint8_t)HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef *)pdev->pData, epnum);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8003c10:	78fa      	ldrb	r2, [r7, #3]
 8003c12:	4611      	mov	r1, r2
 8003c14:	4618      	mov	r0, r3
 8003c16:	f007 fa98 	bl	800b14a <HAL_PCD_EP_GetRxCount>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	73fb      	strb	r3, [r7, #15]
  USBD_MIDI_OnPacketsReceived(usb_rx_buffer, len);
 8003c1e:	7bfb      	ldrb	r3, [r7, #15]
 8003c20:	4619      	mov	r1, r3
 8003c22:	4807      	ldr	r0, [pc, #28]	@ (8003c40 <USBD_BRICK6_COMPOSITE_DataOut+0x4c>)
 8003c24:	f014 f9ea 	bl	8017ffc <USBD_MIDI_OnPacketsReceived>
  USBD_LL_PrepareReceive(pdev, MIDI_EPOUT_ADDR, usb_rx_buffer, MIDI_EPOUT_SIZE);
 8003c28:	2340      	movs	r3, #64	@ 0x40
 8003c2a:	4a05      	ldr	r2, [pc, #20]	@ (8003c40 <USBD_BRICK6_COMPOSITE_DataOut+0x4c>)
 8003c2c:	2101      	movs	r1, #1
 8003c2e:	6878      	ldr	r0, [r7, #4]
 8003c30:	f000 faf8 	bl	8004224 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8003c34:	2300      	movs	r3, #0
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	3710      	adds	r7, #16
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bd80      	pop	{r7, pc}
 8003c3e:	bf00      	nop
 8003c40:	24000990 	.word	0x24000990

08003c44 <BRICK6_Audio_QueuePacket>:

static void BRICK6_Audio_QueuePacket(USBD_HandleTypeDef *pdev)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b086      	sub	sp, #24
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  uint32_t frames;
  uint32_t fill_start;
  uint32_t idx;

  frames = usb_audio_backend_pop_frames(audio_tx_frames, BRICK6_AUDIO_FRAMES_PER_PACKET);
 8003c4c:	2130      	movs	r1, #48	@ 0x30
 8003c4e:	4814      	ldr	r0, [pc, #80]	@ (8003ca0 <BRICK6_Audio_QueuePacket+0x5c>)
 8003c50:	f7ff fce7 	bl	8003622 <usb_audio_backend_pop_frames>
 8003c54:	6138      	str	r0, [r7, #16]
  if (frames < BRICK6_AUDIO_FRAMES_PER_PACKET)
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	2b2f      	cmp	r3, #47	@ 0x2f
 8003c5a:	d810      	bhi.n	8003c7e <BRICK6_Audio_QueuePacket+0x3a>
  {
    fill_start = frames * BRICK6_AUDIO_CHANNELS;
 8003c5c:	693b      	ldr	r3, [r7, #16]
 8003c5e:	005b      	lsls	r3, r3, #1
 8003c60:	60fb      	str	r3, [r7, #12]
    for (idx = fill_start; idx < BRICK6_AUDIO_SAMPLES_PER_PACKET; idx++)
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	617b      	str	r3, [r7, #20]
 8003c66:	e007      	b.n	8003c78 <BRICK6_Audio_QueuePacket+0x34>
    {
      audio_tx_frames[idx] = 0;
 8003c68:	4a0d      	ldr	r2, [pc, #52]	@ (8003ca0 <BRICK6_Audio_QueuePacket+0x5c>)
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	2100      	movs	r1, #0
 8003c6e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (idx = fill_start; idx < BRICK6_AUDIO_SAMPLES_PER_PACKET; idx++)
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	3301      	adds	r3, #1
 8003c76:	617b      	str	r3, [r7, #20]
 8003c78:	697b      	ldr	r3, [r7, #20]
 8003c7a:	2b5f      	cmp	r3, #95	@ 0x5f
 8003c7c:	d9f4      	bls.n	8003c68 <BRICK6_Audio_QueuePacket+0x24>
    }
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	2b03      	cmp	r3, #3
 8003c88:	d106      	bne.n	8003c98 <BRICK6_Audio_QueuePacket+0x54>
  {
    USBD_LL_Transmit(pdev, BRICK6_AUDIO_EP_IN_ADDR, (uint8_t *)audio_tx_frames, BRICK6_AUDIO_EP_IN_SIZE);
 8003c8a:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8003c8e:	4a04      	ldr	r2, [pc, #16]	@ (8003ca0 <BRICK6_Audio_QueuePacket+0x5c>)
 8003c90:	2182      	movs	r1, #130	@ 0x82
 8003c92:	6878      	ldr	r0, [r7, #4]
 8003c94:	f000 faa5 	bl	80041e2 <USBD_LL_Transmit>
  }
}
 8003c98:	bf00      	nop
 8003c9a:	3718      	adds	r7, #24
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bd80      	pop	{r7, pc}
 8003ca0:	240009d0 	.word	0x240009d0

08003ca4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b0ba      	sub	sp, #232	@ 0xe8
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cac:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	601a      	str	r2, [r3, #0]
 8003cb4:	605a      	str	r2, [r3, #4]
 8003cb6:	609a      	str	r2, [r3, #8]
 8003cb8:	60da      	str	r2, [r3, #12]
 8003cba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003cbc:	f107 0310 	add.w	r3, r7, #16
 8003cc0:	22c0      	movs	r2, #192	@ 0xc0
 8003cc2:	2100      	movs	r1, #0
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f016 fc57 	bl	801a578 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a2c      	ldr	r2, [pc, #176]	@ (8003d80 <HAL_PCD_MspInit+0xdc>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d151      	bne.n	8003d78 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8003cd4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8003cd8:	f04f 0300 	mov.w	r3, #0
 8003cdc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8003ce0:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8003ce4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003ce8:	f107 0310 	add.w	r3, r7, #16
 8003cec:	4618      	mov	r0, r3
 8003cee:	f008 fddb 	bl	800c8a8 <HAL_RCCEx_PeriphCLKConfig>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d001      	beq.n	8003cfc <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8003cf8:	f013 fd44 	bl	8017784 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8003cfc:	f007 fdde 	bl	800b8bc <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d00:	4b20      	ldr	r3, [pc, #128]	@ (8003d84 <HAL_PCD_MspInit+0xe0>)
 8003d02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d06:	4a1f      	ldr	r2, [pc, #124]	@ (8003d84 <HAL_PCD_MspInit+0xe0>)
 8003d08:	f043 0301 	orr.w	r3, r3, #1
 8003d0c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003d10:	4b1c      	ldr	r3, [pc, #112]	@ (8003d84 <HAL_PCD_MspInit+0xe0>)
 8003d12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d16:	f003 0301 	and.w	r3, r3, #1
 8003d1a:	60fb      	str	r3, [r7, #12]
 8003d1c:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8003d1e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8003d22:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d26:	2302      	movs	r3, #2
 8003d28:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d32:	2300      	movs	r3, #0
 8003d34:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8003d38:	230a      	movs	r3, #10
 8003d3a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d3e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003d42:	4619      	mov	r1, r3
 8003d44:	4810      	ldr	r0, [pc, #64]	@ (8003d88 <HAL_PCD_MspInit+0xe4>)
 8003d46:	f003 fe9d 	bl	8007a84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8003d4a:	4b0e      	ldr	r3, [pc, #56]	@ (8003d84 <HAL_PCD_MspInit+0xe0>)
 8003d4c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003d50:	4a0c      	ldr	r2, [pc, #48]	@ (8003d84 <HAL_PCD_MspInit+0xe0>)
 8003d52:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003d56:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003d5a:	4b0a      	ldr	r3, [pc, #40]	@ (8003d84 <HAL_PCD_MspInit+0xe0>)
 8003d5c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003d60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003d64:	60bb      	str	r3, [r7, #8]
 8003d66:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8003d68:	2200      	movs	r2, #0
 8003d6a:	2100      	movs	r1, #0
 8003d6c:	2065      	movs	r0, #101	@ 0x65
 8003d6e:	f001 f80c 	bl	8004d8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8003d72:	2065      	movs	r0, #101	@ 0x65
 8003d74:	f001 f823 	bl	8004dbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8003d78:	bf00      	nop
 8003d7a:	37e8      	adds	r7, #232	@ 0xe8
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}
 8003d80:	40080000 	.word	0x40080000
 8003d84:	58024400 	.word	0x58024400
 8003d88:	58020000 	.word	0x58020000

08003d8c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b082      	sub	sp, #8
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003da0:	4619      	mov	r1, r3
 8003da2:	4610      	mov	r0, r2
 8003da4:	f7fc fd7e 	bl	80008a4 <USBD_LL_SetupStage>
}
 8003da8:	bf00      	nop
 8003daa:	3708      	adds	r7, #8
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}

08003db0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b082      	sub	sp, #8
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
 8003db8:	460b      	mov	r3, r1
 8003dba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8003dc2:	78fa      	ldrb	r2, [r7, #3]
 8003dc4:	6879      	ldr	r1, [r7, #4]
 8003dc6:	4613      	mov	r3, r2
 8003dc8:	00db      	lsls	r3, r3, #3
 8003dca:	4413      	add	r3, r2
 8003dcc:	009b      	lsls	r3, r3, #2
 8003dce:	440b      	add	r3, r1
 8003dd0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	78fb      	ldrb	r3, [r7, #3]
 8003dd8:	4619      	mov	r1, r3
 8003dda:	f7fc fdb8 	bl	800094e <USBD_LL_DataOutStage>
}
 8003dde:	bf00      	nop
 8003de0:	3708      	adds	r7, #8
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}

08003de6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003de6:	b580      	push	{r7, lr}
 8003de8:	b082      	sub	sp, #8
 8003dea:	af00      	add	r7, sp, #0
 8003dec:	6078      	str	r0, [r7, #4]
 8003dee:	460b      	mov	r3, r1
 8003df0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8003df8:	78fa      	ldrb	r2, [r7, #3]
 8003dfa:	6879      	ldr	r1, [r7, #4]
 8003dfc:	4613      	mov	r3, r2
 8003dfe:	00db      	lsls	r3, r3, #3
 8003e00:	4413      	add	r3, r2
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	440b      	add	r3, r1
 8003e06:	3320      	adds	r3, #32
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	78fb      	ldrb	r3, [r7, #3]
 8003e0c:	4619      	mov	r1, r3
 8003e0e:	f7fc fe51 	bl	8000ab4 <USBD_LL_DataInStage>
}
 8003e12:	bf00      	nop
 8003e14:	3708      	adds	r7, #8
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}

08003e1a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003e1a:	b580      	push	{r7, lr}
 8003e1c:	b082      	sub	sp, #8
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f7fc ff8b 	bl	8000d44 <USBD_LL_SOF>
}
 8003e2e:	bf00      	nop
 8003e30:	3708      	adds	r7, #8
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}

08003e36 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003e36:	b580      	push	{r7, lr}
 8003e38:	b084      	sub	sp, #16
 8003e3a:	af00      	add	r7, sp, #0
 8003e3c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	79db      	ldrb	r3, [r3, #7]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d102      	bne.n	8003e50 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	73fb      	strb	r3, [r7, #15]
 8003e4e:	e008      	b.n	8003e62 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	79db      	ldrb	r3, [r3, #7]
 8003e54:	2b02      	cmp	r3, #2
 8003e56:	d102      	bne.n	8003e5e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	73fb      	strb	r3, [r7, #15]
 8003e5c:	e001      	b.n	8003e62 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8003e5e:	f013 fc91 	bl	8017784 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003e68:	7bfa      	ldrb	r2, [r7, #15]
 8003e6a:	4611      	mov	r1, r2
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	f7fc ff25 	bl	8000cbc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f7fc fecd 	bl	8000c18 <USBD_LL_Reset>
}
 8003e7e:	bf00      	nop
 8003e80:	3710      	adds	r7, #16
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd80      	pop	{r7, pc}
	...

08003e88 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b082      	sub	sp, #8
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003e96:	4618      	mov	r0, r3
 8003e98:	f7fc ff20 	bl	8000cdc <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	687a      	ldr	r2, [r7, #4]
 8003ea8:	6812      	ldr	r2, [r2, #0]
 8003eaa:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8003eae:	f043 0301 	orr.w	r3, r3, #1
 8003eb2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	7adb      	ldrb	r3, [r3, #11]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d005      	beq.n	8003ec8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8003ebc:	4b04      	ldr	r3, [pc, #16]	@ (8003ed0 <HAL_PCD_SuspendCallback+0x48>)
 8003ebe:	691b      	ldr	r3, [r3, #16]
 8003ec0:	4a03      	ldr	r2, [pc, #12]	@ (8003ed0 <HAL_PCD_SuspendCallback+0x48>)
 8003ec2:	f043 0306 	orr.w	r3, r3, #6
 8003ec6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8003ec8:	bf00      	nop
 8003eca:	3708      	adds	r7, #8
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}
 8003ed0:	e000ed00 	.word	0xe000ed00

08003ed4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b082      	sub	sp, #8
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f7fc ff16 	bl	8000d14 <USBD_LL_Resume>
}
 8003ee8:	bf00      	nop
 8003eea:	3708      	adds	r7, #8
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}

08003ef0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b082      	sub	sp, #8
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
 8003ef8:	460b      	mov	r3, r1
 8003efa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003f02:	78fa      	ldrb	r2, [r7, #3]
 8003f04:	4611      	mov	r1, r2
 8003f06:	4618      	mov	r0, r3
 8003f08:	f7fc ff6e 	bl	8000de8 <USBD_LL_IsoOUTIncomplete>
}
 8003f0c:	bf00      	nop
 8003f0e:	3708      	adds	r7, #8
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}

08003f14 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b082      	sub	sp, #8
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
 8003f1c:	460b      	mov	r3, r1
 8003f1e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003f26:	78fa      	ldrb	r2, [r7, #3]
 8003f28:	4611      	mov	r1, r2
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f7fc ff2a 	bl	8000d84 <USBD_LL_IsoINIncomplete>
}
 8003f30:	bf00      	nop
 8003f32:	3708      	adds	r7, #8
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b082      	sub	sp, #8
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003f46:	4618      	mov	r0, r3
 8003f48:	f7fc ff80 	bl	8000e4c <USBD_LL_DevConnected>
}
 8003f4c:	bf00      	nop
 8003f4e:	3708      	adds	r7, #8
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}

08003f54 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b082      	sub	sp, #8
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003f62:	4618      	mov	r0, r3
 8003f64:	f7fc ff7d 	bl	8000e62 <USBD_LL_DevDisconnected>
}
 8003f68:	bf00      	nop
 8003f6a:	3708      	adds	r7, #8
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}

08003f70 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b082      	sub	sp, #8
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	781b      	ldrb	r3, [r3, #0]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d13e      	bne.n	8003ffe <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8003f80:	4a21      	ldr	r2, [pc, #132]	@ (8004008 <USBD_LL_Init+0x98>)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	4a1f      	ldr	r2, [pc, #124]	@ (8004008 <USBD_LL_Init+0x98>)
 8003f8c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8003f90:	4b1d      	ldr	r3, [pc, #116]	@ (8004008 <USBD_LL_Init+0x98>)
 8003f92:	4a1e      	ldr	r2, [pc, #120]	@ (800400c <USBD_LL_Init+0x9c>)
 8003f94:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8003f96:	4b1c      	ldr	r3, [pc, #112]	@ (8004008 <USBD_LL_Init+0x98>)
 8003f98:	2209      	movs	r2, #9
 8003f9a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8003f9c:	4b1a      	ldr	r3, [pc, #104]	@ (8004008 <USBD_LL_Init+0x98>)
 8003f9e:	2202      	movs	r2, #2
 8003fa0:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8003fa2:	4b19      	ldr	r3, [pc, #100]	@ (8004008 <USBD_LL_Init+0x98>)
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8003fa8:	4b17      	ldr	r3, [pc, #92]	@ (8004008 <USBD_LL_Init+0x98>)
 8003faa:	2202      	movs	r2, #2
 8003fac:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8003fae:	4b16      	ldr	r3, [pc, #88]	@ (8004008 <USBD_LL_Init+0x98>)
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8003fb4:	4b14      	ldr	r3, [pc, #80]	@ (8004008 <USBD_LL_Init+0x98>)
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8003fba:	4b13      	ldr	r3, [pc, #76]	@ (8004008 <USBD_LL_Init+0x98>)
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8003fc0:	4b11      	ldr	r3, [pc, #68]	@ (8004008 <USBD_LL_Init+0x98>)
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8003fc6:	4b10      	ldr	r3, [pc, #64]	@ (8004008 <USBD_LL_Init+0x98>)
 8003fc8:	2200      	movs	r2, #0
 8003fca:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8003fcc:	4b0e      	ldr	r3, [pc, #56]	@ (8004008 <USBD_LL_Init+0x98>)
 8003fce:	2200      	movs	r2, #0
 8003fd0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8003fd2:	480d      	ldr	r0, [pc, #52]	@ (8004008 <USBD_LL_Init+0x98>)
 8003fd4:	f006 f997 	bl	800a306 <HAL_PCD_Init>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d001      	beq.n	8003fe2 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8003fde:	f013 fbd1 	bl	8017784 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8003fe2:	2180      	movs	r1, #128	@ 0x80
 8003fe4:	4808      	ldr	r0, [pc, #32]	@ (8004008 <USBD_LL_Init+0x98>)
 8003fe6:	f007 fbee 	bl	800b7c6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8003fea:	2240      	movs	r2, #64	@ 0x40
 8003fec:	2100      	movs	r1, #0
 8003fee:	4806      	ldr	r0, [pc, #24]	@ (8004008 <USBD_LL_Init+0x98>)
 8003ff0:	f007 fba2 	bl	800b738 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8003ff4:	2280      	movs	r2, #128	@ 0x80
 8003ff6:	2101      	movs	r1, #1
 8003ff8:	4803      	ldr	r0, [pc, #12]	@ (8004008 <USBD_LL_Init+0x98>)
 8003ffa:	f007 fb9d 	bl	800b738 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 8003ffe:	2300      	movs	r3, #0
}
 8004000:	4618      	mov	r0, r3
 8004002:	3708      	adds	r7, #8
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}
 8004008:	24000b54 	.word	0x24000b54
 800400c:	40080000 	.word	0x40080000

08004010 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b084      	sub	sp, #16
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8004018:	2300      	movs	r3, #0
 800401a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800401c:	2300      	movs	r3, #0
 800401e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8004026:	4618      	mov	r0, r3
 8004028:	f006 fa79 	bl	800a51e <HAL_PCD_Start>
 800402c:	4603      	mov	r3, r0
 800402e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8004030:	7bfb      	ldrb	r3, [r7, #15]
 8004032:	4618      	mov	r0, r3
 8004034:	f000 f930 	bl	8004298 <USBD_Get_USB_Status>
 8004038:	4603      	mov	r3, r0
 800403a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800403c:	7bbb      	ldrb	r3, [r7, #14]
}
 800403e:	4618      	mov	r0, r3
 8004040:	3710      	adds	r7, #16
 8004042:	46bd      	mov	sp, r7
 8004044:	bd80      	pop	{r7, pc}

08004046 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8004046:	b580      	push	{r7, lr}
 8004048:	b084      	sub	sp, #16
 800404a:	af00      	add	r7, sp, #0
 800404c:	6078      	str	r0, [r7, #4]
 800404e:	4608      	mov	r0, r1
 8004050:	4611      	mov	r1, r2
 8004052:	461a      	mov	r2, r3
 8004054:	4603      	mov	r3, r0
 8004056:	70fb      	strb	r3, [r7, #3]
 8004058:	460b      	mov	r3, r1
 800405a:	70bb      	strb	r3, [r7, #2]
 800405c:	4613      	mov	r3, r2
 800405e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8004060:	2300      	movs	r3, #0
 8004062:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8004064:	2300      	movs	r3, #0
 8004066:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800406e:	78bb      	ldrb	r3, [r7, #2]
 8004070:	883a      	ldrh	r2, [r7, #0]
 8004072:	78f9      	ldrb	r1, [r7, #3]
 8004074:	f006 ff7a 	bl	800af6c <HAL_PCD_EP_Open>
 8004078:	4603      	mov	r3, r0
 800407a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800407c:	7bfb      	ldrb	r3, [r7, #15]
 800407e:	4618      	mov	r0, r3
 8004080:	f000 f90a 	bl	8004298 <USBD_Get_USB_Status>
 8004084:	4603      	mov	r3, r0
 8004086:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8004088:	7bbb      	ldrb	r3, [r7, #14]
}
 800408a:	4618      	mov	r0, r3
 800408c:	3710      	adds	r7, #16
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}

08004092 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8004092:	b580      	push	{r7, lr}
 8004094:	b084      	sub	sp, #16
 8004096:	af00      	add	r7, sp, #0
 8004098:	6078      	str	r0, [r7, #4]
 800409a:	460b      	mov	r3, r1
 800409c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800409e:	2300      	movs	r3, #0
 80040a0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80040a2:	2300      	movs	r3, #0
 80040a4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80040ac:	78fa      	ldrb	r2, [r7, #3]
 80040ae:	4611      	mov	r1, r2
 80040b0:	4618      	mov	r0, r3
 80040b2:	f006 ffc5 	bl	800b040 <HAL_PCD_EP_Close>
 80040b6:	4603      	mov	r3, r0
 80040b8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80040ba:	7bfb      	ldrb	r3, [r7, #15]
 80040bc:	4618      	mov	r0, r3
 80040be:	f000 f8eb 	bl	8004298 <USBD_Get_USB_Status>
 80040c2:	4603      	mov	r3, r0
 80040c4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80040c6:	7bbb      	ldrb	r3, [r7, #14]
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	3710      	adds	r7, #16
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}

080040d0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b084      	sub	sp, #16
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	460b      	mov	r3, r1
 80040da:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80040dc:	2300      	movs	r3, #0
 80040de:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80040e0:	2300      	movs	r3, #0
 80040e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80040ea:	78fa      	ldrb	r2, [r7, #3]
 80040ec:	4611      	mov	r1, r2
 80040ee:	4618      	mov	r0, r3
 80040f0:	f007 f87d 	bl	800b1ee <HAL_PCD_EP_SetStall>
 80040f4:	4603      	mov	r3, r0
 80040f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80040f8:	7bfb      	ldrb	r3, [r7, #15]
 80040fa:	4618      	mov	r0, r3
 80040fc:	f000 f8cc 	bl	8004298 <USBD_Get_USB_Status>
 8004100:	4603      	mov	r3, r0
 8004102:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8004104:	7bbb      	ldrb	r3, [r7, #14]
}
 8004106:	4618      	mov	r0, r3
 8004108:	3710      	adds	r7, #16
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}

0800410e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800410e:	b580      	push	{r7, lr}
 8004110:	b084      	sub	sp, #16
 8004112:	af00      	add	r7, sp, #0
 8004114:	6078      	str	r0, [r7, #4]
 8004116:	460b      	mov	r3, r1
 8004118:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800411a:	2300      	movs	r3, #0
 800411c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800411e:	2300      	movs	r3, #0
 8004120:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8004128:	78fa      	ldrb	r2, [r7, #3]
 800412a:	4611      	mov	r1, r2
 800412c:	4618      	mov	r0, r3
 800412e:	f007 f8c1 	bl	800b2b4 <HAL_PCD_EP_ClrStall>
 8004132:	4603      	mov	r3, r0
 8004134:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8004136:	7bfb      	ldrb	r3, [r7, #15]
 8004138:	4618      	mov	r0, r3
 800413a:	f000 f8ad 	bl	8004298 <USBD_Get_USB_Status>
 800413e:	4603      	mov	r3, r0
 8004140:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8004142:	7bbb      	ldrb	r3, [r7, #14]
}
 8004144:	4618      	mov	r0, r3
 8004146:	3710      	adds	r7, #16
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}

0800414c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800414c:	b480      	push	{r7}
 800414e:	b085      	sub	sp, #20
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
 8004154:	460b      	mov	r3, r1
 8004156:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800415e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8004160:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004164:	2b00      	cmp	r3, #0
 8004166:	da0b      	bge.n	8004180 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8004168:	78fb      	ldrb	r3, [r7, #3]
 800416a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800416e:	68f9      	ldr	r1, [r7, #12]
 8004170:	4613      	mov	r3, r2
 8004172:	00db      	lsls	r3, r3, #3
 8004174:	4413      	add	r3, r2
 8004176:	009b      	lsls	r3, r3, #2
 8004178:	440b      	add	r3, r1
 800417a:	3316      	adds	r3, #22
 800417c:	781b      	ldrb	r3, [r3, #0]
 800417e:	e00b      	b.n	8004198 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8004180:	78fb      	ldrb	r3, [r7, #3]
 8004182:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004186:	68f9      	ldr	r1, [r7, #12]
 8004188:	4613      	mov	r3, r2
 800418a:	00db      	lsls	r3, r3, #3
 800418c:	4413      	add	r3, r2
 800418e:	009b      	lsls	r3, r3, #2
 8004190:	440b      	add	r3, r1
 8004192:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8004196:	781b      	ldrb	r3, [r3, #0]
  }
}
 8004198:	4618      	mov	r0, r3
 800419a:	3714      	adds	r7, #20
 800419c:	46bd      	mov	sp, r7
 800419e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a2:	4770      	bx	lr

080041a4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b084      	sub	sp, #16
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
 80041ac:	460b      	mov	r3, r1
 80041ae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80041b0:	2300      	movs	r3, #0
 80041b2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80041b4:	2300      	movs	r3, #0
 80041b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80041be:	78fa      	ldrb	r2, [r7, #3]
 80041c0:	4611      	mov	r1, r2
 80041c2:	4618      	mov	r0, r3
 80041c4:	f006 feae 	bl	800af24 <HAL_PCD_SetAddress>
 80041c8:	4603      	mov	r3, r0
 80041ca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80041cc:	7bfb      	ldrb	r3, [r7, #15]
 80041ce:	4618      	mov	r0, r3
 80041d0:	f000 f862 	bl	8004298 <USBD_Get_USB_Status>
 80041d4:	4603      	mov	r3, r0
 80041d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80041d8:	7bbb      	ldrb	r3, [r7, #14]
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3710      	adds	r7, #16
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}

080041e2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80041e2:	b580      	push	{r7, lr}
 80041e4:	b086      	sub	sp, #24
 80041e6:	af00      	add	r7, sp, #0
 80041e8:	60f8      	str	r0, [r7, #12]
 80041ea:	607a      	str	r2, [r7, #4]
 80041ec:	603b      	str	r3, [r7, #0]
 80041ee:	460b      	mov	r3, r1
 80041f0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80041f2:	2300      	movs	r3, #0
 80041f4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80041f6:	2300      	movs	r3, #0
 80041f8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8004200:	7af9      	ldrb	r1, [r7, #11]
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	f006 ffb8 	bl	800b17a <HAL_PCD_EP_Transmit>
 800420a:	4603      	mov	r3, r0
 800420c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800420e:	7dfb      	ldrb	r3, [r7, #23]
 8004210:	4618      	mov	r0, r3
 8004212:	f000 f841 	bl	8004298 <USBD_Get_USB_Status>
 8004216:	4603      	mov	r3, r0
 8004218:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800421a:	7dbb      	ldrb	r3, [r7, #22]
}
 800421c:	4618      	mov	r0, r3
 800421e:	3718      	adds	r7, #24
 8004220:	46bd      	mov	sp, r7
 8004222:	bd80      	pop	{r7, pc}

08004224 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b086      	sub	sp, #24
 8004228:	af00      	add	r7, sp, #0
 800422a:	60f8      	str	r0, [r7, #12]
 800422c:	607a      	str	r2, [r7, #4]
 800422e:	603b      	str	r3, [r7, #0]
 8004230:	460b      	mov	r3, r1
 8004232:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8004234:	2300      	movs	r3, #0
 8004236:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8004238:	2300      	movs	r3, #0
 800423a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8004242:	7af9      	ldrb	r1, [r7, #11]
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	687a      	ldr	r2, [r7, #4]
 8004248:	f006 ff44 	bl	800b0d4 <HAL_PCD_EP_Receive>
 800424c:	4603      	mov	r3, r0
 800424e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8004250:	7dfb      	ldrb	r3, [r7, #23]
 8004252:	4618      	mov	r0, r3
 8004254:	f000 f820 	bl	8004298 <USBD_Get_USB_Status>
 8004258:	4603      	mov	r3, r0
 800425a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800425c:	7dbb      	ldrb	r3, [r7, #22]
}
 800425e:	4618      	mov	r0, r3
 8004260:	3718      	adds	r7, #24
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
	...

08004268 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8004268:	b480      	push	{r7}
 800426a:	b083      	sub	sp, #12
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_MIDI_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8004270:	4b03      	ldr	r3, [pc, #12]	@ (8004280 <USBD_static_malloc+0x18>)
}
 8004272:	4618      	mov	r0, r3
 8004274:	370c      	adds	r7, #12
 8004276:	46bd      	mov	sp, r7
 8004278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427c:	4770      	bx	lr
 800427e:	bf00      	nop
 8004280:	24001038 	.word	0x24001038

08004284 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8004284:	b480      	push	{r7}
 8004286:	b083      	sub	sp, #12
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 800428c:	bf00      	nop
 800428e:	370c      	adds	r7, #12
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr

08004298 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8004298:	b480      	push	{r7}
 800429a:	b085      	sub	sp, #20
 800429c:	af00      	add	r7, sp, #0
 800429e:	4603      	mov	r3, r0
 80042a0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80042a2:	2300      	movs	r3, #0
 80042a4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80042a6:	79fb      	ldrb	r3, [r7, #7]
 80042a8:	2b03      	cmp	r3, #3
 80042aa:	d817      	bhi.n	80042dc <USBD_Get_USB_Status+0x44>
 80042ac:	a201      	add	r2, pc, #4	@ (adr r2, 80042b4 <USBD_Get_USB_Status+0x1c>)
 80042ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042b2:	bf00      	nop
 80042b4:	080042c5 	.word	0x080042c5
 80042b8:	080042cb 	.word	0x080042cb
 80042bc:	080042d1 	.word	0x080042d1
 80042c0:	080042d7 	.word	0x080042d7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80042c4:	2300      	movs	r3, #0
 80042c6:	73fb      	strb	r3, [r7, #15]
    break;
 80042c8:	e00b      	b.n	80042e2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80042ca:	2303      	movs	r3, #3
 80042cc:	73fb      	strb	r3, [r7, #15]
    break;
 80042ce:	e008      	b.n	80042e2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80042d0:	2301      	movs	r3, #1
 80042d2:	73fb      	strb	r3, [r7, #15]
    break;
 80042d4:	e005      	b.n	80042e2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80042d6:	2303      	movs	r3, #3
 80042d8:	73fb      	strb	r3, [r7, #15]
    break;
 80042da:	e002      	b.n	80042e2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80042dc:	2303      	movs	r3, #3
 80042de:	73fb      	strb	r3, [r7, #15]
    break;
 80042e0:	bf00      	nop
  }
  return usb_status;
 80042e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	3714      	adds	r7, #20
 80042e8:	46bd      	mov	sp, r7
 80042ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ee:	4770      	bx	lr

080042f0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80042f0:	b480      	push	{r7}
 80042f2:	b083      	sub	sp, #12
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	4603      	mov	r3, r0
 80042f8:	6039      	str	r1, [r7, #0]
 80042fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	2212      	movs	r2, #18
 8004300:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8004302:	4b03      	ldr	r3, [pc, #12]	@ (8004310 <USBD_FS_DeviceDescriptor+0x20>)
}
 8004304:	4618      	mov	r0, r3
 8004306:	370c      	adds	r7, #12
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr
 8004310:	24000064 	.word	0x24000064

08004314 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004314:	b480      	push	{r7}
 8004316:	b083      	sub	sp, #12
 8004318:	af00      	add	r7, sp, #0
 800431a:	4603      	mov	r3, r0
 800431c:	6039      	str	r1, [r7, #0]
 800431e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	2204      	movs	r2, #4
 8004324:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8004326:	4b03      	ldr	r3, [pc, #12]	@ (8004334 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8004328:	4618      	mov	r0, r3
 800432a:	370c      	adds	r7, #12
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr
 8004334:	24000138 	.word	0x24000138

08004338 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b082      	sub	sp, #8
 800433c:	af00      	add	r7, sp, #0
 800433e:	4603      	mov	r3, r0
 8004340:	6039      	str	r1, [r7, #0]
 8004342:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8004344:	79fb      	ldrb	r3, [r7, #7]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d105      	bne.n	8004356 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800434a:	683a      	ldr	r2, [r7, #0]
 800434c:	4907      	ldr	r1, [pc, #28]	@ (800436c <USBD_FS_ProductStrDescriptor+0x34>)
 800434e:	4808      	ldr	r0, [pc, #32]	@ (8004370 <USBD_FS_ProductStrDescriptor+0x38>)
 8004350:	f7fd fbe2 	bl	8001b18 <USBD_GetString>
 8004354:	e004      	b.n	8004360 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8004356:	683a      	ldr	r2, [r7, #0]
 8004358:	4904      	ldr	r1, [pc, #16]	@ (800436c <USBD_FS_ProductStrDescriptor+0x34>)
 800435a:	4805      	ldr	r0, [pc, #20]	@ (8004370 <USBD_FS_ProductStrDescriptor+0x38>)
 800435c:	f7fd fbdc 	bl	8001b18 <USBD_GetString>
  }
  return USBD_StrDesc;
 8004360:	4b02      	ldr	r3, [pc, #8]	@ (800436c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8004362:	4618      	mov	r0, r3
 8004364:	3708      	adds	r7, #8
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop
 800436c:	2400104c 	.word	0x2400104c
 8004370:	0801b04c 	.word	0x0801b04c

08004374 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b082      	sub	sp, #8
 8004378:	af00      	add	r7, sp, #0
 800437a:	4603      	mov	r3, r0
 800437c:	6039      	str	r1, [r7, #0]
 800437e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8004380:	683a      	ldr	r2, [r7, #0]
 8004382:	4904      	ldr	r1, [pc, #16]	@ (8004394 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8004384:	4804      	ldr	r0, [pc, #16]	@ (8004398 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8004386:	f7fd fbc7 	bl	8001b18 <USBD_GetString>
  return USBD_StrDesc;
 800438a:	4b02      	ldr	r3, [pc, #8]	@ (8004394 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800438c:	4618      	mov	r0, r3
 800438e:	3708      	adds	r7, #8
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}
 8004394:	2400104c 	.word	0x2400104c
 8004398:	0801b064 	.word	0x0801b064

0800439c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b082      	sub	sp, #8
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	4603      	mov	r3, r0
 80043a4:	6039      	str	r1, [r7, #0]
 80043a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	221a      	movs	r2, #26
 80043ac:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80043ae:	f000 f843 	bl	8004438 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80043b2:	4b02      	ldr	r3, [pc, #8]	@ (80043bc <USBD_FS_SerialStrDescriptor+0x20>)
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3708      	adds	r7, #8
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}
 80043bc:	2400013c 	.word	0x2400013c

080043c0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b082      	sub	sp, #8
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	4603      	mov	r3, r0
 80043c8:	6039      	str	r1, [r7, #0]
 80043ca:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80043cc:	79fb      	ldrb	r3, [r7, #7]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d105      	bne.n	80043de <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80043d2:	683a      	ldr	r2, [r7, #0]
 80043d4:	4907      	ldr	r1, [pc, #28]	@ (80043f4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80043d6:	4808      	ldr	r0, [pc, #32]	@ (80043f8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80043d8:	f7fd fb9e 	bl	8001b18 <USBD_GetString>
 80043dc:	e004      	b.n	80043e8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80043de:	683a      	ldr	r2, [r7, #0]
 80043e0:	4904      	ldr	r1, [pc, #16]	@ (80043f4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80043e2:	4805      	ldr	r0, [pc, #20]	@ (80043f8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80043e4:	f7fd fb98 	bl	8001b18 <USBD_GetString>
  }
  return USBD_StrDesc;
 80043e8:	4b02      	ldr	r3, [pc, #8]	@ (80043f4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	3708      	adds	r7, #8
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bd80      	pop	{r7, pc}
 80043f2:	bf00      	nop
 80043f4:	2400104c 	.word	0x2400104c
 80043f8:	0801b078 	.word	0x0801b078

080043fc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b082      	sub	sp, #8
 8004400:	af00      	add	r7, sp, #0
 8004402:	4603      	mov	r3, r0
 8004404:	6039      	str	r1, [r7, #0]
 8004406:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8004408:	79fb      	ldrb	r3, [r7, #7]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d105      	bne.n	800441a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800440e:	683a      	ldr	r2, [r7, #0]
 8004410:	4907      	ldr	r1, [pc, #28]	@ (8004430 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8004412:	4808      	ldr	r0, [pc, #32]	@ (8004434 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8004414:	f7fd fb80 	bl	8001b18 <USBD_GetString>
 8004418:	e004      	b.n	8004424 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800441a:	683a      	ldr	r2, [r7, #0]
 800441c:	4904      	ldr	r1, [pc, #16]	@ (8004430 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800441e:	4805      	ldr	r0, [pc, #20]	@ (8004434 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8004420:	f7fd fb7a 	bl	8001b18 <USBD_GetString>
  }
  return USBD_StrDesc;
 8004424:	4b02      	ldr	r3, [pc, #8]	@ (8004430 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8004426:	4618      	mov	r0, r3
 8004428:	3708      	adds	r7, #8
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
 800442e:	bf00      	nop
 8004430:	2400104c 	.word	0x2400104c
 8004434:	0801b08c 	.word	0x0801b08c

08004438 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b084      	sub	sp, #16
 800443c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800443e:	4b0f      	ldr	r3, [pc, #60]	@ (800447c <Get_SerialNum+0x44>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8004444:	4b0e      	ldr	r3, [pc, #56]	@ (8004480 <Get_SerialNum+0x48>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800444a:	4b0e      	ldr	r3, [pc, #56]	@ (8004484 <Get_SerialNum+0x4c>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8004450:	68fa      	ldr	r2, [r7, #12]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	4413      	add	r3, r2
 8004456:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d009      	beq.n	8004472 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800445e:	2208      	movs	r2, #8
 8004460:	4909      	ldr	r1, [pc, #36]	@ (8004488 <Get_SerialNum+0x50>)
 8004462:	68f8      	ldr	r0, [r7, #12]
 8004464:	f000 f814 	bl	8004490 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8004468:	2204      	movs	r2, #4
 800446a:	4908      	ldr	r1, [pc, #32]	@ (800448c <Get_SerialNum+0x54>)
 800446c:	68b8      	ldr	r0, [r7, #8]
 800446e:	f000 f80f 	bl	8004490 <IntToUnicode>
  }
}
 8004472:	bf00      	nop
 8004474:	3710      	adds	r7, #16
 8004476:	46bd      	mov	sp, r7
 8004478:	bd80      	pop	{r7, pc}
 800447a:	bf00      	nop
 800447c:	1ff1e800 	.word	0x1ff1e800
 8004480:	1ff1e804 	.word	0x1ff1e804
 8004484:	1ff1e808 	.word	0x1ff1e808
 8004488:	2400013e 	.word	0x2400013e
 800448c:	2400014e 	.word	0x2400014e

08004490 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8004490:	b480      	push	{r7}
 8004492:	b087      	sub	sp, #28
 8004494:	af00      	add	r7, sp, #0
 8004496:	60f8      	str	r0, [r7, #12]
 8004498:	60b9      	str	r1, [r7, #8]
 800449a:	4613      	mov	r3, r2
 800449c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800449e:	2300      	movs	r3, #0
 80044a0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80044a2:	2300      	movs	r3, #0
 80044a4:	75fb      	strb	r3, [r7, #23]
 80044a6:	e027      	b.n	80044f8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	0f1b      	lsrs	r3, r3, #28
 80044ac:	2b09      	cmp	r3, #9
 80044ae:	d80b      	bhi.n	80044c8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	0f1b      	lsrs	r3, r3, #28
 80044b4:	b2da      	uxtb	r2, r3
 80044b6:	7dfb      	ldrb	r3, [r7, #23]
 80044b8:	005b      	lsls	r3, r3, #1
 80044ba:	4619      	mov	r1, r3
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	440b      	add	r3, r1
 80044c0:	3230      	adds	r2, #48	@ 0x30
 80044c2:	b2d2      	uxtb	r2, r2
 80044c4:	701a      	strb	r2, [r3, #0]
 80044c6:	e00a      	b.n	80044de <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	0f1b      	lsrs	r3, r3, #28
 80044cc:	b2da      	uxtb	r2, r3
 80044ce:	7dfb      	ldrb	r3, [r7, #23]
 80044d0:	005b      	lsls	r3, r3, #1
 80044d2:	4619      	mov	r1, r3
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	440b      	add	r3, r1
 80044d8:	3237      	adds	r2, #55	@ 0x37
 80044da:	b2d2      	uxtb	r2, r2
 80044dc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	011b      	lsls	r3, r3, #4
 80044e2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80044e4:	7dfb      	ldrb	r3, [r7, #23]
 80044e6:	005b      	lsls	r3, r3, #1
 80044e8:	3301      	adds	r3, #1
 80044ea:	68ba      	ldr	r2, [r7, #8]
 80044ec:	4413      	add	r3, r2
 80044ee:	2200      	movs	r2, #0
 80044f0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80044f2:	7dfb      	ldrb	r3, [r7, #23]
 80044f4:	3301      	adds	r3, #1
 80044f6:	75fb      	strb	r3, [r7, #23]
 80044f8:	7dfa      	ldrb	r2, [r7, #23]
 80044fa:	79fb      	ldrb	r3, [r7, #7]
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d3d3      	bcc.n	80044a8 <IntToUnicode+0x18>
  }
}
 8004500:	bf00      	nop
 8004502:	bf00      	nop
 8004504:	371c      	adds	r7, #28
 8004506:	46bd      	mov	sp, r7
 8004508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450c:	4770      	bx	lr
	...

08004510 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b0ba      	sub	sp, #232	@ 0xe8
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004518:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800451c:	2200      	movs	r2, #0
 800451e:	601a      	str	r2, [r3, #0]
 8004520:	605a      	str	r2, [r3, #4]
 8004522:	609a      	str	r2, [r3, #8]
 8004524:	60da      	str	r2, [r3, #12]
 8004526:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004528:	f107 0310 	add.w	r3, r7, #16
 800452c:	22c0      	movs	r2, #192	@ 0xc0
 800452e:	2100      	movs	r1, #0
 8004530:	4618      	mov	r0, r3
 8004532:	f016 f821 	bl	801a578 <memset>
  if(hcdHandle->Instance==USB_OTG_HS)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a2c      	ldr	r2, [pc, #176]	@ (80045ec <HAL_HCD_MspInit+0xdc>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d151      	bne.n	80045e4 <HAL_HCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8004540:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004544:	f04f 0300 	mov.w	r3, #0
 8004548:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800454c:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8004550:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004554:	f107 0310 	add.w	r3, r7, #16
 8004558:	4618      	mov	r0, r3
 800455a:	f008 f9a5 	bl	800c8a8 <HAL_RCCEx_PeriphCLKConfig>
 800455e:	4603      	mov	r3, r0
 8004560:	2b00      	cmp	r3, #0
 8004562:	d001      	beq.n	8004568 <HAL_HCD_MspInit+0x58>
    {
      Error_Handler();
 8004564:	f013 f90e 	bl	8017784 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8004568:	f007 f9a8 	bl	800b8bc <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800456c:	4b20      	ldr	r3, [pc, #128]	@ (80045f0 <HAL_HCD_MspInit+0xe0>)
 800456e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004572:	4a1f      	ldr	r2, [pc, #124]	@ (80045f0 <HAL_HCD_MspInit+0xe0>)
 8004574:	f043 0302 	orr.w	r3, r3, #2
 8004578:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800457c:	4b1c      	ldr	r3, [pc, #112]	@ (80045f0 <HAL_HCD_MspInit+0xe0>)
 800457e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004582:	f003 0302 	and.w	r3, r3, #2
 8004586:	60fb      	str	r3, [r7, #12]
 8004588:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_HS GPIO Configuration
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800458a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800458e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004592:	2302      	movs	r3, #2
 8004594:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004598:	2300      	movs	r3, #0
 800459a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800459e:	2300      	movs	r3, #0
 80045a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG2_FS;
 80045a4:	230c      	movs	r3, #12
 80045a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045aa:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80045ae:	4619      	mov	r1, r3
 80045b0:	4810      	ldr	r0, [pc, #64]	@ (80045f4 <HAL_HCD_MspInit+0xe4>)
 80045b2:	f003 fa67 	bl	8007a84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 80045b6:	4b0e      	ldr	r3, [pc, #56]	@ (80045f0 <HAL_HCD_MspInit+0xe0>)
 80045b8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80045bc:	4a0c      	ldr	r2, [pc, #48]	@ (80045f0 <HAL_HCD_MspInit+0xe0>)
 80045be:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80045c2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80045c6:	4b0a      	ldr	r3, [pc, #40]	@ (80045f0 <HAL_HCD_MspInit+0xe0>)
 80045c8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80045cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045d0:	60bb      	str	r3, [r7, #8]
 80045d2:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 80045d4:	2200      	movs	r2, #0
 80045d6:	2100      	movs	r1, #0
 80045d8:	204d      	movs	r0, #77	@ 0x4d
 80045da:	f000 fbd6 	bl	8004d8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 80045de:	204d      	movs	r0, #77	@ 0x4d
 80045e0:	f000 fbed 	bl	8004dbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 80045e4:	bf00      	nop
 80045e6:	37e8      	adds	r7, #232	@ 0xe8
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}
 80045ec:	40040000 	.word	0x40040000
 80045f0:	58024400 	.word	0x58024400
 80045f4:	58020400 	.word	0x58020400

080045f8 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b082      	sub	sp, #8
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8004606:	4618      	mov	r0, r3
 8004608:	f7fe f837 	bl	800267a <USBH_LL_IncTimer>
}
 800460c:	bf00      	nop
 800460e:	3708      	adds	r7, #8
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}

08004614 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b082      	sub	sp, #8
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8004622:	4618      	mov	r0, r3
 8004624:	f7fe f873 	bl	800270e <USBH_LL_Connect>
}
 8004628:	bf00      	nop
 800462a:	3708      	adds	r7, #8
 800462c:	46bd      	mov	sp, r7
 800462e:	bd80      	pop	{r7, pc}

08004630 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b082      	sub	sp, #8
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800463e:	4618      	mov	r0, r3
 8004640:	f7fe f87c 	bl	800273c <USBH_LL_Disconnect>
}
 8004644:	bf00      	nop
 8004646:	3708      	adds	r7, #8
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}

0800464c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800464c:	b480      	push	{r7}
 800464e:	b083      	sub	sp, #12
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
 8004654:	460b      	mov	r3, r1
 8004656:	70fb      	strb	r3, [r7, #3]
 8004658:	4613      	mov	r3, r2
 800465a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800465c:	bf00      	nop
 800465e:	370c      	adds	r7, #12
 8004660:	46bd      	mov	sp, r7
 8004662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004666:	4770      	bx	lr

08004668 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b082      	sub	sp, #8
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8004676:	4618      	mov	r0, r3
 8004678:	f7fe f829 	bl	80026ce <USBH_LL_PortEnabled>
}
 800467c:	bf00      	nop
 800467e:	3708      	adds	r7, #8
 8004680:	46bd      	mov	sp, r7
 8004682:	bd80      	pop	{r7, pc}

08004684 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b082      	sub	sp, #8
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8004692:	4618      	mov	r0, r3
 8004694:	f7fe f829 	bl	80026ea <USBH_LL_PortDisabled>
}
 8004698:	bf00      	nop
 800469a:	3708      	adds	r7, #8
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}

080046a0 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b082      	sub	sp, #8
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_HS) {
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	f893 34a4 	ldrb.w	r3, [r3, #1188]	@ 0x4a4
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d12f      	bne.n	8004712 <USBH_LL_Init+0x72>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_HS.pData = phost;
 80046b2:	4a1a      	ldr	r2, [pc, #104]	@ (800471c <USBH_LL_Init+0x7c>)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_HS;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a17      	ldr	r2, [pc, #92]	@ (800471c <USBH_LL_Init+0x7c>)
 80046be:	f8c3 24a8 	str.w	r2, [r3, #1192]	@ 0x4a8

  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 80046c2:	4b16      	ldr	r3, [pc, #88]	@ (800471c <USBH_LL_Init+0x7c>)
 80046c4:	4a16      	ldr	r2, [pc, #88]	@ (8004720 <USBH_LL_Init+0x80>)
 80046c6:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 16;
 80046c8:	4b14      	ldr	r3, [pc, #80]	@ (800471c <USBH_LL_Init+0x7c>)
 80046ca:	2210      	movs	r2, #16
 80046cc:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 80046ce:	4b13      	ldr	r3, [pc, #76]	@ (800471c <USBH_LL_Init+0x7c>)
 80046d0:	2201      	movs	r2, #1
 80046d2:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 80046d4:	4b11      	ldr	r3, [pc, #68]	@ (800471c <USBH_LL_Init+0x7c>)
 80046d6:	2200      	movs	r2, #0
 80046d8:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 80046da:	4b10      	ldr	r3, [pc, #64]	@ (800471c <USBH_LL_Init+0x7c>)
 80046dc:	2202      	movs	r2, #2
 80046de:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 80046e0:	4b0e      	ldr	r3, [pc, #56]	@ (800471c <USBH_LL_Init+0x7c>)
 80046e2:	2200      	movs	r2, #0
 80046e4:	729a      	strb	r2, [r3, #10]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 80046e6:	4b0d      	ldr	r3, [pc, #52]	@ (800471c <USBH_LL_Init+0x7c>)
 80046e8:	2200      	movs	r2, #0
 80046ea:	72da      	strb	r2, [r3, #11]
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 80046ec:	4b0b      	ldr	r3, [pc, #44]	@ (800471c <USBH_LL_Init+0x7c>)
 80046ee:	2200      	movs	r2, #0
 80046f0:	741a      	strb	r2, [r3, #16]
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 80046f2:	480a      	ldr	r0, [pc, #40]	@ (800471c <USBH_LL_Init+0x7c>)
 80046f4:	f003 fba9 	bl	8007e4a <HAL_HCD_Init>
 80046f8:	4603      	mov	r3, r0
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d001      	beq.n	8004702 <USBH_LL_Init+0x62>
  {
    Error_Handler( );
 80046fe:	f013 f841 	bl	8017784 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_HS));
 8004702:	4806      	ldr	r0, [pc, #24]	@ (800471c <USBH_LL_Init+0x7c>)
 8004704:	f004 f800 	bl	8008708 <HAL_HCD_GetCurrentFrame>
 8004708:	4603      	mov	r3, r0
 800470a:	4619      	mov	r1, r3
 800470c:	6878      	ldr	r0, [r7, #4]
 800470e:	f7fd ffa5 	bl	800265c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8004712:	2300      	movs	r3, #0
}
 8004714:	4618      	mov	r0, r3
 8004716:	3708      	adds	r7, #8
 8004718:	46bd      	mov	sp, r7
 800471a:	bd80      	pop	{r7, pc}
 800471c:	2400124c 	.word	0x2400124c
 8004720:	40040000 	.word	0x40040000

08004724 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b084      	sub	sp, #16
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800472c:	2300      	movs	r3, #0
 800472e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8004730:	2300      	movs	r3, #0
 8004732:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 800473a:	4618      	mov	r0, r3
 800473c:	f003 ff6c 	bl	8008618 <HAL_HCD_Start>
 8004740:	4603      	mov	r3, r0
 8004742:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8004744:	7bfb      	ldrb	r3, [r7, #15]
 8004746:	4618      	mov	r0, r3
 8004748:	f000 f956 	bl	80049f8 <USBH_Get_USB_Status>
 800474c:	4603      	mov	r3, r0
 800474e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8004750:	7bbb      	ldrb	r3, [r7, #14]
}
 8004752:	4618      	mov	r0, r3
 8004754:	3710      	adds	r7, #16
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}

0800475a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800475a:	b580      	push	{r7, lr}
 800475c:	b084      	sub	sp, #16
 800475e:	af00      	add	r7, sp, #0
 8004760:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8004762:	2300      	movs	r3, #0
 8004764:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8004766:	2300      	movs	r3, #0
 8004768:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 8004770:	4618      	mov	r0, r3
 8004772:	f003 ff74 	bl	800865e <HAL_HCD_Stop>
 8004776:	4603      	mov	r3, r0
 8004778:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800477a:	7bfb      	ldrb	r3, [r7, #15]
 800477c:	4618      	mov	r0, r3
 800477e:	f000 f93b 	bl	80049f8 <USBH_Get_USB_Status>
 8004782:	4603      	mov	r3, r0
 8004784:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8004786:	7bbb      	ldrb	r3, [r7, #14]
}
 8004788:	4618      	mov	r0, r3
 800478a:	3710      	adds	r7, #16
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}

08004790 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b084      	sub	sp, #16
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8004798:	2301      	movs	r3, #1
 800479a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 80047a2:	4618      	mov	r0, r3
 80047a4:	f003 ffbe 	bl	8008724 <HAL_HCD_GetCurrentSpeed>
 80047a8:	4603      	mov	r3, r0
 80047aa:	2b02      	cmp	r3, #2
 80047ac:	d00c      	beq.n	80047c8 <USBH_LL_GetSpeed+0x38>
 80047ae:	2b02      	cmp	r3, #2
 80047b0:	d80d      	bhi.n	80047ce <USBH_LL_GetSpeed+0x3e>
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d002      	beq.n	80047bc <USBH_LL_GetSpeed+0x2c>
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d003      	beq.n	80047c2 <USBH_LL_GetSpeed+0x32>
 80047ba:	e008      	b.n	80047ce <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80047bc:	2300      	movs	r3, #0
 80047be:	73fb      	strb	r3, [r7, #15]
    break;
 80047c0:	e008      	b.n	80047d4 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 80047c2:	2301      	movs	r3, #1
 80047c4:	73fb      	strb	r3, [r7, #15]
    break;
 80047c6:	e005      	b.n	80047d4 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 80047c8:	2302      	movs	r3, #2
 80047ca:	73fb      	strb	r3, [r7, #15]
    break;
 80047cc:	e002      	b.n	80047d4 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 80047ce:	2301      	movs	r3, #1
 80047d0:	73fb      	strb	r3, [r7, #15]
    break;
 80047d2:	bf00      	nop
  }
  return  speed;
 80047d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3710      	adds	r7, #16
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}

080047de <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 80047de:	b580      	push	{r7, lr}
 80047e0:	b084      	sub	sp, #16
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80047e6:	2300      	movs	r3, #0
 80047e8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80047ea:	2300      	movs	r3, #0
 80047ec:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 80047f4:	4618      	mov	r0, r3
 80047f6:	f003 ff4f 	bl	8008698 <HAL_HCD_ResetPort>
 80047fa:	4603      	mov	r3, r0
 80047fc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80047fe:	7bfb      	ldrb	r3, [r7, #15]
 8004800:	4618      	mov	r0, r3
 8004802:	f000 f8f9 	bl	80049f8 <USBH_Get_USB_Status>
 8004806:	4603      	mov	r3, r0
 8004808:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800480a:	7bbb      	ldrb	r3, [r7, #14]
}
 800480c:	4618      	mov	r0, r3
 800480e:	3710      	adds	r7, #16
 8004810:	46bd      	mov	sp, r7
 8004812:	bd80      	pop	{r7, pc}

08004814 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b082      	sub	sp, #8
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
 800481c:	460b      	mov	r3, r1
 800481e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 8004826:	78fa      	ldrb	r2, [r7, #3]
 8004828:	4611      	mov	r1, r2
 800482a:	4618      	mov	r0, r3
 800482c:	f003 ff57 	bl	80086de <HAL_HCD_HC_GetXferCount>
 8004830:	4603      	mov	r3, r0
}
 8004832:	4618      	mov	r0, r3
 8004834:	3708      	adds	r7, #8
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}

0800483a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800483a:	b590      	push	{r4, r7, lr}
 800483c:	b089      	sub	sp, #36	@ 0x24
 800483e:	af04      	add	r7, sp, #16
 8004840:	6078      	str	r0, [r7, #4]
 8004842:	4608      	mov	r0, r1
 8004844:	4611      	mov	r1, r2
 8004846:	461a      	mov	r2, r3
 8004848:	4603      	mov	r3, r0
 800484a:	70fb      	strb	r3, [r7, #3]
 800484c:	460b      	mov	r3, r1
 800484e:	70bb      	strb	r3, [r7, #2]
 8004850:	4613      	mov	r3, r2
 8004852:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8004854:	2300      	movs	r3, #0
 8004856:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8004858:	2300      	movs	r3, #0
 800485a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	f8d3 04a8 	ldr.w	r0, [r3, #1192]	@ 0x4a8
 8004862:	787c      	ldrb	r4, [r7, #1]
 8004864:	78ba      	ldrb	r2, [r7, #2]
 8004866:	78f9      	ldrb	r1, [r7, #3]
 8004868:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800486a:	9302      	str	r3, [sp, #8]
 800486c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004870:	9301      	str	r3, [sp, #4]
 8004872:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004876:	9300      	str	r3, [sp, #0]
 8004878:	4623      	mov	r3, r4
 800487a:	f003 fb43 	bl	8007f04 <HAL_HCD_HC_Init>
 800487e:	4603      	mov	r3, r0
 8004880:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8004882:	7bfb      	ldrb	r3, [r7, #15]
 8004884:	4618      	mov	r0, r3
 8004886:	f000 f8b7 	bl	80049f8 <USBH_Get_USB_Status>
 800488a:	4603      	mov	r3, r0
 800488c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800488e:	7bbb      	ldrb	r3, [r7, #14]
}
 8004890:	4618      	mov	r0, r3
 8004892:	3714      	adds	r7, #20
 8004894:	46bd      	mov	sp, r7
 8004896:	bd90      	pop	{r4, r7, pc}

08004898 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b084      	sub	sp, #16
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
 80048a0:	460b      	mov	r3, r1
 80048a2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80048a4:	2300      	movs	r3, #0
 80048a6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80048a8:	2300      	movs	r3, #0
 80048aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 80048b2:	78fa      	ldrb	r2, [r7, #3]
 80048b4:	4611      	mov	r1, r2
 80048b6:	4618      	mov	r0, r3
 80048b8:	f003 fbdc 	bl	8008074 <HAL_HCD_HC_Halt>
 80048bc:	4603      	mov	r3, r0
 80048be:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80048c0:	7bfb      	ldrb	r3, [r7, #15]
 80048c2:	4618      	mov	r0, r3
 80048c4:	f000 f898 	bl	80049f8 <USBH_Get_USB_Status>
 80048c8:	4603      	mov	r3, r0
 80048ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80048cc:	7bbb      	ldrb	r3, [r7, #14]
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3710      	adds	r7, #16
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}

080048d6 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80048d6:	b590      	push	{r4, r7, lr}
 80048d8:	b089      	sub	sp, #36	@ 0x24
 80048da:	af04      	add	r7, sp, #16
 80048dc:	6078      	str	r0, [r7, #4]
 80048de:	4608      	mov	r0, r1
 80048e0:	4611      	mov	r1, r2
 80048e2:	461a      	mov	r2, r3
 80048e4:	4603      	mov	r3, r0
 80048e6:	70fb      	strb	r3, [r7, #3]
 80048e8:	460b      	mov	r3, r1
 80048ea:	70bb      	strb	r3, [r7, #2]
 80048ec:	4613      	mov	r3, r2
 80048ee:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80048f0:	2300      	movs	r3, #0
 80048f2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80048f4:	2300      	movs	r3, #0
 80048f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	f8d3 04a8 	ldr.w	r0, [r3, #1192]	@ 0x4a8
 80048fe:	787c      	ldrb	r4, [r7, #1]
 8004900:	78ba      	ldrb	r2, [r7, #2]
 8004902:	78f9      	ldrb	r1, [r7, #3]
 8004904:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004908:	9303      	str	r3, [sp, #12]
 800490a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800490c:	9302      	str	r3, [sp, #8]
 800490e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004910:	9301      	str	r3, [sp, #4]
 8004912:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004916:	9300      	str	r3, [sp, #0]
 8004918:	4623      	mov	r3, r4
 800491a:	f003 fbcf 	bl	80080bc <HAL_HCD_HC_SubmitRequest>
 800491e:	4603      	mov	r3, r0
 8004920:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8004922:	7bfb      	ldrb	r3, [r7, #15]
 8004924:	4618      	mov	r0, r3
 8004926:	f000 f867 	bl	80049f8 <USBH_Get_USB_Status>
 800492a:	4603      	mov	r3, r0
 800492c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800492e:	7bbb      	ldrb	r3, [r7, #14]
}
 8004930:	4618      	mov	r0, r3
 8004932:	3714      	adds	r7, #20
 8004934:	46bd      	mov	sp, r7
 8004936:	bd90      	pop	{r4, r7, pc}

08004938 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b082      	sub	sp, #8
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	460b      	mov	r3, r1
 8004942:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 800494a:	78fa      	ldrb	r2, [r7, #3]
 800494c:	4611      	mov	r1, r2
 800494e:	4618      	mov	r0, r3
 8004950:	f003 feb0 	bl	80086b4 <HAL_HCD_HC_GetURBState>
 8004954:	4603      	mov	r3, r0
}
 8004956:	4618      	mov	r0, r3
 8004958:	3708      	adds	r7, #8
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}

0800495e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800495e:	b580      	push	{r7, lr}
 8004960:	b082      	sub	sp, #8
 8004962:	af00      	add	r7, sp, #0
 8004964:	6078      	str	r0, [r7, #4]
 8004966:	460b      	mov	r3, r1
 8004968:	70fb      	strb	r3, [r7, #3]
      /* USER CODE BEGIN DRIVE_LOW_CHARGE_FOR_HS */

      /* USER CODE END DRIVE_LOW_CHARGE_FOR_HS */
    }
  }
  HAL_Delay(200);
 800496a:	20c8      	movs	r0, #200	@ 0xc8
 800496c:	f000 f902 	bl	8004b74 <HAL_Delay>
  return USBH_OK;
 8004970:	2300      	movs	r3, #0
}
 8004972:	4618      	mov	r0, r3
 8004974:	3708      	adds	r7, #8
 8004976:	46bd      	mov	sp, r7
 8004978:	bd80      	pop	{r7, pc}

0800497a <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800497a:	b480      	push	{r7}
 800497c:	b085      	sub	sp, #20
 800497e:	af00      	add	r7, sp, #0
 8004980:	6078      	str	r0, [r7, #4]
 8004982:	460b      	mov	r3, r1
 8004984:	70fb      	strb	r3, [r7, #3]
 8004986:	4613      	mov	r3, r2
 8004988:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 8004990:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8004992:	78fa      	ldrb	r2, [r7, #3]
 8004994:	68f9      	ldr	r1, [r7, #12]
 8004996:	4613      	mov	r3, r2
 8004998:	011b      	lsls	r3, r3, #4
 800499a:	1a9b      	subs	r3, r3, r2
 800499c:	009b      	lsls	r3, r3, #2
 800499e:	440b      	add	r3, r1
 80049a0:	3317      	adds	r3, #23
 80049a2:	781b      	ldrb	r3, [r3, #0]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d00a      	beq.n	80049be <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80049a8:	78fa      	ldrb	r2, [r7, #3]
 80049aa:	68f9      	ldr	r1, [r7, #12]
 80049ac:	4613      	mov	r3, r2
 80049ae:	011b      	lsls	r3, r3, #4
 80049b0:	1a9b      	subs	r3, r3, r2
 80049b2:	009b      	lsls	r3, r3, #2
 80049b4:	440b      	add	r3, r1
 80049b6:	333c      	adds	r3, #60	@ 0x3c
 80049b8:	78ba      	ldrb	r2, [r7, #2]
 80049ba:	701a      	strb	r2, [r3, #0]
 80049bc:	e009      	b.n	80049d2 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80049be:	78fa      	ldrb	r2, [r7, #3]
 80049c0:	68f9      	ldr	r1, [r7, #12]
 80049c2:	4613      	mov	r3, r2
 80049c4:	011b      	lsls	r3, r3, #4
 80049c6:	1a9b      	subs	r3, r3, r2
 80049c8:	009b      	lsls	r3, r3, #2
 80049ca:	440b      	add	r3, r1
 80049cc:	333d      	adds	r3, #61	@ 0x3d
 80049ce:	78ba      	ldrb	r2, [r7, #2]
 80049d0:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 80049d2:	2300      	movs	r3, #0
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	3714      	adds	r7, #20
 80049d8:	46bd      	mov	sp, r7
 80049da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049de:	4770      	bx	lr

080049e0 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b082      	sub	sp, #8
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80049e8:	6878      	ldr	r0, [r7, #4]
 80049ea:	f000 f8c3 	bl	8004b74 <HAL_Delay>
}
 80049ee:	bf00      	nop
 80049f0:	3708      	adds	r7, #8
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}
	...

080049f8 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b085      	sub	sp, #20
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	4603      	mov	r3, r0
 8004a00:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8004a02:	2300      	movs	r3, #0
 8004a04:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8004a06:	79fb      	ldrb	r3, [r7, #7]
 8004a08:	2b03      	cmp	r3, #3
 8004a0a:	d817      	bhi.n	8004a3c <USBH_Get_USB_Status+0x44>
 8004a0c:	a201      	add	r2, pc, #4	@ (adr r2, 8004a14 <USBH_Get_USB_Status+0x1c>)
 8004a0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a12:	bf00      	nop
 8004a14:	08004a25 	.word	0x08004a25
 8004a18:	08004a2b 	.word	0x08004a2b
 8004a1c:	08004a31 	.word	0x08004a31
 8004a20:	08004a37 	.word	0x08004a37
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8004a24:	2300      	movs	r3, #0
 8004a26:	73fb      	strb	r3, [r7, #15]
    break;
 8004a28:	e00b      	b.n	8004a42 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8004a2a:	2302      	movs	r3, #2
 8004a2c:	73fb      	strb	r3, [r7, #15]
    break;
 8004a2e:	e008      	b.n	8004a42 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8004a30:	2301      	movs	r3, #1
 8004a32:	73fb      	strb	r3, [r7, #15]
    break;
 8004a34:	e005      	b.n	8004a42 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8004a36:	2302      	movs	r3, #2
 8004a38:	73fb      	strb	r3, [r7, #15]
    break;
 8004a3a:	e002      	b.n	8004a42 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8004a3c:	2302      	movs	r3, #2
 8004a3e:	73fb      	strb	r3, [r7, #15]
    break;
 8004a40:	bf00      	nop
  }
  return usb_status;
 8004a42:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3714      	adds	r7, #20
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr

08004a50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b082      	sub	sp, #8
 8004a54:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004a56:	2003      	movs	r0, #3
 8004a58:	f000 f98c 	bl	8004d74 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004a5c:	f007 fd4e 	bl	800c4fc <HAL_RCC_GetSysClockFreq>
 8004a60:	4602      	mov	r2, r0
 8004a62:	4b15      	ldr	r3, [pc, #84]	@ (8004ab8 <HAL_Init+0x68>)
 8004a64:	699b      	ldr	r3, [r3, #24]
 8004a66:	0a1b      	lsrs	r3, r3, #8
 8004a68:	f003 030f 	and.w	r3, r3, #15
 8004a6c:	4913      	ldr	r1, [pc, #76]	@ (8004abc <HAL_Init+0x6c>)
 8004a6e:	5ccb      	ldrb	r3, [r1, r3]
 8004a70:	f003 031f 	and.w	r3, r3, #31
 8004a74:	fa22 f303 	lsr.w	r3, r2, r3
 8004a78:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004a7a:	4b0f      	ldr	r3, [pc, #60]	@ (8004ab8 <HAL_Init+0x68>)
 8004a7c:	699b      	ldr	r3, [r3, #24]
 8004a7e:	f003 030f 	and.w	r3, r3, #15
 8004a82:	4a0e      	ldr	r2, [pc, #56]	@ (8004abc <HAL_Init+0x6c>)
 8004a84:	5cd3      	ldrb	r3, [r2, r3]
 8004a86:	f003 031f 	and.w	r3, r3, #31
 8004a8a:	687a      	ldr	r2, [r7, #4]
 8004a8c:	fa22 f303 	lsr.w	r3, r2, r3
 8004a90:	4a0b      	ldr	r2, [pc, #44]	@ (8004ac0 <HAL_Init+0x70>)
 8004a92:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004a94:	4a0b      	ldr	r2, [pc, #44]	@ (8004ac4 <HAL_Init+0x74>)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004a9a:	200f      	movs	r0, #15
 8004a9c:	f000 f814 	bl	8004ac8 <HAL_InitTick>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d001      	beq.n	8004aaa <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e002      	b.n	8004ab0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004aaa:	f014 fe31 	bl	8019710 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004aae:	2300      	movs	r3, #0
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	3708      	adds	r7, #8
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	bd80      	pop	{r7, pc}
 8004ab8:	58024400 	.word	0x58024400
 8004abc:	0801b8cc 	.word	0x0801b8cc
 8004ac0:	2400016c 	.word	0x2400016c
 8004ac4:	24000168 	.word	0x24000168

08004ac8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b082      	sub	sp, #8
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8004ad0:	4b15      	ldr	r3, [pc, #84]	@ (8004b28 <HAL_InitTick+0x60>)
 8004ad2:	781b      	ldrb	r3, [r3, #0]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d101      	bne.n	8004adc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	e021      	b.n	8004b20 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8004adc:	4b13      	ldr	r3, [pc, #76]	@ (8004b2c <HAL_InitTick+0x64>)
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	4b11      	ldr	r3, [pc, #68]	@ (8004b28 <HAL_InitTick+0x60>)
 8004ae2:	781b      	ldrb	r3, [r3, #0]
 8004ae4:	4619      	mov	r1, r3
 8004ae6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004aea:	fbb3 f3f1 	udiv	r3, r3, r1
 8004aee:	fbb2 f3f3 	udiv	r3, r2, r3
 8004af2:	4618      	mov	r0, r3
 8004af4:	f000 f971 	bl	8004dda <HAL_SYSTICK_Config>
 8004af8:	4603      	mov	r3, r0
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d001      	beq.n	8004b02 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e00e      	b.n	8004b20 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2b0f      	cmp	r3, #15
 8004b06:	d80a      	bhi.n	8004b1e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004b08:	2200      	movs	r2, #0
 8004b0a:	6879      	ldr	r1, [r7, #4]
 8004b0c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b10:	f000 f93b 	bl	8004d8a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004b14:	4a06      	ldr	r2, [pc, #24]	@ (8004b30 <HAL_InitTick+0x68>)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	e000      	b.n	8004b20 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	3708      	adds	r7, #8
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}
 8004b28:	2400015c 	.word	0x2400015c
 8004b2c:	24000168 	.word	0x24000168
 8004b30:	24000158 	.word	0x24000158

08004b34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004b34:	b480      	push	{r7}
 8004b36:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004b38:	4b06      	ldr	r3, [pc, #24]	@ (8004b54 <HAL_IncTick+0x20>)
 8004b3a:	781b      	ldrb	r3, [r3, #0]
 8004b3c:	461a      	mov	r2, r3
 8004b3e:	4b06      	ldr	r3, [pc, #24]	@ (8004b58 <HAL_IncTick+0x24>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4413      	add	r3, r2
 8004b44:	4a04      	ldr	r2, [pc, #16]	@ (8004b58 <HAL_IncTick+0x24>)
 8004b46:	6013      	str	r3, [r2, #0]
}
 8004b48:	bf00      	nop
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr
 8004b52:	bf00      	nop
 8004b54:	2400015c 	.word	0x2400015c
 8004b58:	2400162c 	.word	0x2400162c

08004b5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	af00      	add	r7, sp, #0
  return uwTick;
 8004b60:	4b03      	ldr	r3, [pc, #12]	@ (8004b70 <HAL_GetTick+0x14>)
 8004b62:	681b      	ldr	r3, [r3, #0]
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	46bd      	mov	sp, r7
 8004b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6c:	4770      	bx	lr
 8004b6e:	bf00      	nop
 8004b70:	2400162c 	.word	0x2400162c

08004b74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b084      	sub	sp, #16
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004b7c:	f7ff ffee 	bl	8004b5c <HAL_GetTick>
 8004b80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b8c:	d005      	beq.n	8004b9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004b8e:	4b0a      	ldr	r3, [pc, #40]	@ (8004bb8 <HAL_Delay+0x44>)
 8004b90:	781b      	ldrb	r3, [r3, #0]
 8004b92:	461a      	mov	r2, r3
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	4413      	add	r3, r2
 8004b98:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004b9a:	bf00      	nop
 8004b9c:	f7ff ffde 	bl	8004b5c <HAL_GetTick>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	1ad3      	subs	r3, r2, r3
 8004ba6:	68fa      	ldr	r2, [r7, #12]
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	d8f7      	bhi.n	8004b9c <HAL_Delay+0x28>
  {
  }
}
 8004bac:	bf00      	nop
 8004bae:	bf00      	nop
 8004bb0:	3710      	adds	r7, #16
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	bf00      	nop
 8004bb8:	2400015c 	.word	0x2400015c

08004bbc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8004bc0:	4b03      	ldr	r3, [pc, #12]	@ (8004bd0 <HAL_GetREVID+0x14>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	0c1b      	lsrs	r3, r3, #16
}
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bce:	4770      	bx	lr
 8004bd0:	5c001000 	.word	0x5c001000

08004bd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b085      	sub	sp, #20
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	f003 0307 	and.w	r3, r3, #7
 8004be2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004be4:	4b0b      	ldr	r3, [pc, #44]	@ (8004c14 <__NVIC_SetPriorityGrouping+0x40>)
 8004be6:	68db      	ldr	r3, [r3, #12]
 8004be8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004bea:	68ba      	ldr	r2, [r7, #8]
 8004bec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004bf0:	4013      	ands	r3, r2
 8004bf2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004bfc:	4b06      	ldr	r3, [pc, #24]	@ (8004c18 <__NVIC_SetPriorityGrouping+0x44>)
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004c02:	4a04      	ldr	r2, [pc, #16]	@ (8004c14 <__NVIC_SetPriorityGrouping+0x40>)
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	60d3      	str	r3, [r2, #12]
}
 8004c08:	bf00      	nop
 8004c0a:	3714      	adds	r7, #20
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c12:	4770      	bx	lr
 8004c14:	e000ed00 	.word	0xe000ed00
 8004c18:	05fa0000 	.word	0x05fa0000

08004c1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004c20:	4b04      	ldr	r3, [pc, #16]	@ (8004c34 <__NVIC_GetPriorityGrouping+0x18>)
 8004c22:	68db      	ldr	r3, [r3, #12]
 8004c24:	0a1b      	lsrs	r3, r3, #8
 8004c26:	f003 0307 	and.w	r3, r3, #7
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr
 8004c34:	e000ed00 	.word	0xe000ed00

08004c38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b083      	sub	sp, #12
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	4603      	mov	r3, r0
 8004c40:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004c42:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	db0b      	blt.n	8004c62 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004c4a:	88fb      	ldrh	r3, [r7, #6]
 8004c4c:	f003 021f 	and.w	r2, r3, #31
 8004c50:	4907      	ldr	r1, [pc, #28]	@ (8004c70 <__NVIC_EnableIRQ+0x38>)
 8004c52:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004c56:	095b      	lsrs	r3, r3, #5
 8004c58:	2001      	movs	r0, #1
 8004c5a:	fa00 f202 	lsl.w	r2, r0, r2
 8004c5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004c62:	bf00      	nop
 8004c64:	370c      	adds	r7, #12
 8004c66:	46bd      	mov	sp, r7
 8004c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6c:	4770      	bx	lr
 8004c6e:	bf00      	nop
 8004c70:	e000e100 	.word	0xe000e100

08004c74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b083      	sub	sp, #12
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	6039      	str	r1, [r7, #0]
 8004c7e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004c80:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	db0a      	blt.n	8004c9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	b2da      	uxtb	r2, r3
 8004c8c:	490c      	ldr	r1, [pc, #48]	@ (8004cc0 <__NVIC_SetPriority+0x4c>)
 8004c8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004c92:	0112      	lsls	r2, r2, #4
 8004c94:	b2d2      	uxtb	r2, r2
 8004c96:	440b      	add	r3, r1
 8004c98:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004c9c:	e00a      	b.n	8004cb4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	b2da      	uxtb	r2, r3
 8004ca2:	4908      	ldr	r1, [pc, #32]	@ (8004cc4 <__NVIC_SetPriority+0x50>)
 8004ca4:	88fb      	ldrh	r3, [r7, #6]
 8004ca6:	f003 030f 	and.w	r3, r3, #15
 8004caa:	3b04      	subs	r3, #4
 8004cac:	0112      	lsls	r2, r2, #4
 8004cae:	b2d2      	uxtb	r2, r2
 8004cb0:	440b      	add	r3, r1
 8004cb2:	761a      	strb	r2, [r3, #24]
}
 8004cb4:	bf00      	nop
 8004cb6:	370c      	adds	r7, #12
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbe:	4770      	bx	lr
 8004cc0:	e000e100 	.word	0xe000e100
 8004cc4:	e000ed00 	.word	0xe000ed00

08004cc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004cc8:	b480      	push	{r7}
 8004cca:	b089      	sub	sp, #36	@ 0x24
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	60f8      	str	r0, [r7, #12]
 8004cd0:	60b9      	str	r1, [r7, #8]
 8004cd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f003 0307 	and.w	r3, r3, #7
 8004cda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004cdc:	69fb      	ldr	r3, [r7, #28]
 8004cde:	f1c3 0307 	rsb	r3, r3, #7
 8004ce2:	2b04      	cmp	r3, #4
 8004ce4:	bf28      	it	cs
 8004ce6:	2304      	movcs	r3, #4
 8004ce8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004cea:	69fb      	ldr	r3, [r7, #28]
 8004cec:	3304      	adds	r3, #4
 8004cee:	2b06      	cmp	r3, #6
 8004cf0:	d902      	bls.n	8004cf8 <NVIC_EncodePriority+0x30>
 8004cf2:	69fb      	ldr	r3, [r7, #28]
 8004cf4:	3b03      	subs	r3, #3
 8004cf6:	e000      	b.n	8004cfa <NVIC_EncodePriority+0x32>
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004cfc:	f04f 32ff 	mov.w	r2, #4294967295
 8004d00:	69bb      	ldr	r3, [r7, #24]
 8004d02:	fa02 f303 	lsl.w	r3, r2, r3
 8004d06:	43da      	mvns	r2, r3
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	401a      	ands	r2, r3
 8004d0c:	697b      	ldr	r3, [r7, #20]
 8004d0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004d10:	f04f 31ff 	mov.w	r1, #4294967295
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	fa01 f303 	lsl.w	r3, r1, r3
 8004d1a:	43d9      	mvns	r1, r3
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d20:	4313      	orrs	r3, r2
         );
}
 8004d22:	4618      	mov	r0, r3
 8004d24:	3724      	adds	r7, #36	@ 0x24
 8004d26:	46bd      	mov	sp, r7
 8004d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2c:	4770      	bx	lr
	...

08004d30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b082      	sub	sp, #8
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	3b01      	subs	r3, #1
 8004d3c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004d40:	d301      	bcc.n	8004d46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004d42:	2301      	movs	r3, #1
 8004d44:	e00f      	b.n	8004d66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004d46:	4a0a      	ldr	r2, [pc, #40]	@ (8004d70 <SysTick_Config+0x40>)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	3b01      	subs	r3, #1
 8004d4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004d4e:	210f      	movs	r1, #15
 8004d50:	f04f 30ff 	mov.w	r0, #4294967295
 8004d54:	f7ff ff8e 	bl	8004c74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004d58:	4b05      	ldr	r3, [pc, #20]	@ (8004d70 <SysTick_Config+0x40>)
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004d5e:	4b04      	ldr	r3, [pc, #16]	@ (8004d70 <SysTick_Config+0x40>)
 8004d60:	2207      	movs	r2, #7
 8004d62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004d64:	2300      	movs	r3, #0
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3708      	adds	r7, #8
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}
 8004d6e:	bf00      	nop
 8004d70:	e000e010 	.word	0xe000e010

08004d74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b082      	sub	sp, #8
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	f7ff ff29 	bl	8004bd4 <__NVIC_SetPriorityGrouping>
}
 8004d82:	bf00      	nop
 8004d84:	3708      	adds	r7, #8
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}

08004d8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d8a:	b580      	push	{r7, lr}
 8004d8c:	b086      	sub	sp, #24
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	4603      	mov	r3, r0
 8004d92:	60b9      	str	r1, [r7, #8]
 8004d94:	607a      	str	r2, [r7, #4]
 8004d96:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004d98:	f7ff ff40 	bl	8004c1c <__NVIC_GetPriorityGrouping>
 8004d9c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004d9e:	687a      	ldr	r2, [r7, #4]
 8004da0:	68b9      	ldr	r1, [r7, #8]
 8004da2:	6978      	ldr	r0, [r7, #20]
 8004da4:	f7ff ff90 	bl	8004cc8 <NVIC_EncodePriority>
 8004da8:	4602      	mov	r2, r0
 8004daa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004dae:	4611      	mov	r1, r2
 8004db0:	4618      	mov	r0, r3
 8004db2:	f7ff ff5f 	bl	8004c74 <__NVIC_SetPriority>
}
 8004db6:	bf00      	nop
 8004db8:	3718      	adds	r7, #24
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}

08004dbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004dbe:	b580      	push	{r7, lr}
 8004dc0:	b082      	sub	sp, #8
 8004dc2:	af00      	add	r7, sp, #0
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004dc8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004dcc:	4618      	mov	r0, r3
 8004dce:	f7ff ff33 	bl	8004c38 <__NVIC_EnableIRQ>
}
 8004dd2:	bf00      	nop
 8004dd4:	3708      	adds	r7, #8
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}

08004dda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004dda:	b580      	push	{r7, lr}
 8004ddc:	b082      	sub	sp, #8
 8004dde:	af00      	add	r7, sp, #0
 8004de0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f7ff ffa4 	bl	8004d30 <SysTick_Config>
 8004de8:	4603      	mov	r3, r0
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	3708      	adds	r7, #8
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}
	...

08004df4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b086      	sub	sp, #24
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004dfc:	f7ff feae 	bl	8004b5c <HAL_GetTick>
 8004e00:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d101      	bne.n	8004e0c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004e08:	2301      	movs	r3, #1
 8004e0a:	e316      	b.n	800543a <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a66      	ldr	r2, [pc, #408]	@ (8004fac <HAL_DMA_Init+0x1b8>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d04a      	beq.n	8004eac <HAL_DMA_Init+0xb8>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a65      	ldr	r2, [pc, #404]	@ (8004fb0 <HAL_DMA_Init+0x1bc>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d045      	beq.n	8004eac <HAL_DMA_Init+0xb8>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a63      	ldr	r2, [pc, #396]	@ (8004fb4 <HAL_DMA_Init+0x1c0>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d040      	beq.n	8004eac <HAL_DMA_Init+0xb8>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a62      	ldr	r2, [pc, #392]	@ (8004fb8 <HAL_DMA_Init+0x1c4>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d03b      	beq.n	8004eac <HAL_DMA_Init+0xb8>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a60      	ldr	r2, [pc, #384]	@ (8004fbc <HAL_DMA_Init+0x1c8>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d036      	beq.n	8004eac <HAL_DMA_Init+0xb8>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4a5f      	ldr	r2, [pc, #380]	@ (8004fc0 <HAL_DMA_Init+0x1cc>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d031      	beq.n	8004eac <HAL_DMA_Init+0xb8>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4a5d      	ldr	r2, [pc, #372]	@ (8004fc4 <HAL_DMA_Init+0x1d0>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d02c      	beq.n	8004eac <HAL_DMA_Init+0xb8>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a5c      	ldr	r2, [pc, #368]	@ (8004fc8 <HAL_DMA_Init+0x1d4>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d027      	beq.n	8004eac <HAL_DMA_Init+0xb8>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a5a      	ldr	r2, [pc, #360]	@ (8004fcc <HAL_DMA_Init+0x1d8>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d022      	beq.n	8004eac <HAL_DMA_Init+0xb8>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a59      	ldr	r2, [pc, #356]	@ (8004fd0 <HAL_DMA_Init+0x1dc>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d01d      	beq.n	8004eac <HAL_DMA_Init+0xb8>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a57      	ldr	r2, [pc, #348]	@ (8004fd4 <HAL_DMA_Init+0x1e0>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d018      	beq.n	8004eac <HAL_DMA_Init+0xb8>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4a56      	ldr	r2, [pc, #344]	@ (8004fd8 <HAL_DMA_Init+0x1e4>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d013      	beq.n	8004eac <HAL_DMA_Init+0xb8>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a54      	ldr	r2, [pc, #336]	@ (8004fdc <HAL_DMA_Init+0x1e8>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d00e      	beq.n	8004eac <HAL_DMA_Init+0xb8>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a53      	ldr	r2, [pc, #332]	@ (8004fe0 <HAL_DMA_Init+0x1ec>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d009      	beq.n	8004eac <HAL_DMA_Init+0xb8>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a51      	ldr	r2, [pc, #324]	@ (8004fe4 <HAL_DMA_Init+0x1f0>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d004      	beq.n	8004eac <HAL_DMA_Init+0xb8>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a50      	ldr	r2, [pc, #320]	@ (8004fe8 <HAL_DMA_Init+0x1f4>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d101      	bne.n	8004eb0 <HAL_DMA_Init+0xbc>
 8004eac:	2301      	movs	r3, #1
 8004eae:	e000      	b.n	8004eb2 <HAL_DMA_Init+0xbe>
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	f000 813b 	beq.w	800512e <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2202      	movs	r2, #2
 8004ebc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a37      	ldr	r2, [pc, #220]	@ (8004fac <HAL_DMA_Init+0x1b8>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d04a      	beq.n	8004f68 <HAL_DMA_Init+0x174>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a36      	ldr	r2, [pc, #216]	@ (8004fb0 <HAL_DMA_Init+0x1bc>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d045      	beq.n	8004f68 <HAL_DMA_Init+0x174>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a34      	ldr	r2, [pc, #208]	@ (8004fb4 <HAL_DMA_Init+0x1c0>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d040      	beq.n	8004f68 <HAL_DMA_Init+0x174>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a33      	ldr	r2, [pc, #204]	@ (8004fb8 <HAL_DMA_Init+0x1c4>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d03b      	beq.n	8004f68 <HAL_DMA_Init+0x174>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a31      	ldr	r2, [pc, #196]	@ (8004fbc <HAL_DMA_Init+0x1c8>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d036      	beq.n	8004f68 <HAL_DMA_Init+0x174>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a30      	ldr	r2, [pc, #192]	@ (8004fc0 <HAL_DMA_Init+0x1cc>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d031      	beq.n	8004f68 <HAL_DMA_Init+0x174>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a2e      	ldr	r2, [pc, #184]	@ (8004fc4 <HAL_DMA_Init+0x1d0>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d02c      	beq.n	8004f68 <HAL_DMA_Init+0x174>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a2d      	ldr	r2, [pc, #180]	@ (8004fc8 <HAL_DMA_Init+0x1d4>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d027      	beq.n	8004f68 <HAL_DMA_Init+0x174>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a2b      	ldr	r2, [pc, #172]	@ (8004fcc <HAL_DMA_Init+0x1d8>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d022      	beq.n	8004f68 <HAL_DMA_Init+0x174>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a2a      	ldr	r2, [pc, #168]	@ (8004fd0 <HAL_DMA_Init+0x1dc>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d01d      	beq.n	8004f68 <HAL_DMA_Init+0x174>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a28      	ldr	r2, [pc, #160]	@ (8004fd4 <HAL_DMA_Init+0x1e0>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d018      	beq.n	8004f68 <HAL_DMA_Init+0x174>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a27      	ldr	r2, [pc, #156]	@ (8004fd8 <HAL_DMA_Init+0x1e4>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d013      	beq.n	8004f68 <HAL_DMA_Init+0x174>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a25      	ldr	r2, [pc, #148]	@ (8004fdc <HAL_DMA_Init+0x1e8>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d00e      	beq.n	8004f68 <HAL_DMA_Init+0x174>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4a24      	ldr	r2, [pc, #144]	@ (8004fe0 <HAL_DMA_Init+0x1ec>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d009      	beq.n	8004f68 <HAL_DMA_Init+0x174>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a22      	ldr	r2, [pc, #136]	@ (8004fe4 <HAL_DMA_Init+0x1f0>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d004      	beq.n	8004f68 <HAL_DMA_Init+0x174>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a21      	ldr	r2, [pc, #132]	@ (8004fe8 <HAL_DMA_Init+0x1f4>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d108      	bne.n	8004f7a <HAL_DMA_Init+0x186>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f022 0201 	bic.w	r2, r2, #1
 8004f76:	601a      	str	r2, [r3, #0]
 8004f78:	e007      	b.n	8004f8a <HAL_DMA_Init+0x196>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f022 0201 	bic.w	r2, r2, #1
 8004f88:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004f8a:	e02f      	b.n	8004fec <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004f8c:	f7ff fde6 	bl	8004b5c <HAL_GetTick>
 8004f90:	4602      	mov	r2, r0
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	1ad3      	subs	r3, r2, r3
 8004f96:	2b05      	cmp	r3, #5
 8004f98:	d928      	bls.n	8004fec <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2220      	movs	r2, #32
 8004f9e:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2203      	movs	r2, #3
 8004fa4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8004fa8:	2301      	movs	r3, #1
 8004faa:	e246      	b.n	800543a <HAL_DMA_Init+0x646>
 8004fac:	40020010 	.word	0x40020010
 8004fb0:	40020028 	.word	0x40020028
 8004fb4:	40020040 	.word	0x40020040
 8004fb8:	40020058 	.word	0x40020058
 8004fbc:	40020070 	.word	0x40020070
 8004fc0:	40020088 	.word	0x40020088
 8004fc4:	400200a0 	.word	0x400200a0
 8004fc8:	400200b8 	.word	0x400200b8
 8004fcc:	40020410 	.word	0x40020410
 8004fd0:	40020428 	.word	0x40020428
 8004fd4:	40020440 	.word	0x40020440
 8004fd8:	40020458 	.word	0x40020458
 8004fdc:	40020470 	.word	0x40020470
 8004fe0:	40020488 	.word	0x40020488
 8004fe4:	400204a0 	.word	0x400204a0
 8004fe8:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f003 0301 	and.w	r3, r3, #1
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d1c8      	bne.n	8004f8c <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005002:	697a      	ldr	r2, [r7, #20]
 8005004:	4b83      	ldr	r3, [pc, #524]	@ (8005214 <HAL_DMA_Init+0x420>)
 8005006:	4013      	ands	r3, r2
 8005008:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8005012:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	691b      	ldr	r3, [r3, #16]
 8005018:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800501e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	699b      	ldr	r3, [r3, #24]
 8005024:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800502a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6a1b      	ldr	r3, [r3, #32]
 8005030:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8005032:	697a      	ldr	r2, [r7, #20]
 8005034:	4313      	orrs	r3, r2
 8005036:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800503c:	2b04      	cmp	r3, #4
 800503e:	d107      	bne.n	8005050 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005048:	4313      	orrs	r3, r2
 800504a:	697a      	ldr	r2, [r7, #20]
 800504c:	4313      	orrs	r3, r2
 800504e:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005050:	4b71      	ldr	r3, [pc, #452]	@ (8005218 <HAL_DMA_Init+0x424>)
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	4b71      	ldr	r3, [pc, #452]	@ (800521c <HAL_DMA_Init+0x428>)
 8005056:	4013      	ands	r3, r2
 8005058:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800505c:	d328      	bcc.n	80050b0 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	2b28      	cmp	r3, #40	@ 0x28
 8005064:	d903      	bls.n	800506e <HAL_DMA_Init+0x27a>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	2b2e      	cmp	r3, #46	@ 0x2e
 800506c:	d917      	bls.n	800509e <HAL_DMA_Init+0x2aa>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	2b3e      	cmp	r3, #62	@ 0x3e
 8005074:	d903      	bls.n	800507e <HAL_DMA_Init+0x28a>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	2b42      	cmp	r3, #66	@ 0x42
 800507c:	d90f      	bls.n	800509e <HAL_DMA_Init+0x2aa>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	2b46      	cmp	r3, #70	@ 0x46
 8005084:	d903      	bls.n	800508e <HAL_DMA_Init+0x29a>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	2b48      	cmp	r3, #72	@ 0x48
 800508c:	d907      	bls.n	800509e <HAL_DMA_Init+0x2aa>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	2b4e      	cmp	r3, #78	@ 0x4e
 8005094:	d905      	bls.n	80050a2 <HAL_DMA_Init+0x2ae>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	2b52      	cmp	r3, #82	@ 0x52
 800509c:	d801      	bhi.n	80050a2 <HAL_DMA_Init+0x2ae>
 800509e:	2301      	movs	r3, #1
 80050a0:	e000      	b.n	80050a4 <HAL_DMA_Init+0x2b0>
 80050a2:	2300      	movs	r3, #0
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d003      	beq.n	80050b0 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80050ae:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	697a      	ldr	r2, [r7, #20]
 80050b6:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	695b      	ldr	r3, [r3, #20]
 80050be:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	f023 0307 	bic.w	r3, r3, #7
 80050c6:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050cc:	697a      	ldr	r2, [r7, #20]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d6:	2b04      	cmp	r3, #4
 80050d8:	d117      	bne.n	800510a <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050de:	697a      	ldr	r2, [r7, #20]
 80050e0:	4313      	orrs	r3, r2
 80050e2:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d00e      	beq.n	800510a <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80050ec:	6878      	ldr	r0, [r7, #4]
 80050ee:	f002 fb3f 	bl	8007770 <DMA_CheckFifoParam>
 80050f2:	4603      	mov	r3, r0
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d008      	beq.n	800510a <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2240      	movs	r2, #64	@ 0x40
 80050fc:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2201      	movs	r2, #1
 8005102:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8005106:	2301      	movs	r3, #1
 8005108:	e197      	b.n	800543a <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	697a      	ldr	r2, [r7, #20]
 8005110:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005112:	6878      	ldr	r0, [r7, #4]
 8005114:	f002 fa7a 	bl	800760c <DMA_CalcBaseAndBitshift>
 8005118:	4603      	mov	r3, r0
 800511a:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005120:	f003 031f 	and.w	r3, r3, #31
 8005124:	223f      	movs	r2, #63	@ 0x3f
 8005126:	409a      	lsls	r2, r3
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	609a      	str	r2, [r3, #8]
 800512c:	e0cd      	b.n	80052ca <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a3b      	ldr	r2, [pc, #236]	@ (8005220 <HAL_DMA_Init+0x42c>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d022      	beq.n	800517e <HAL_DMA_Init+0x38a>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a39      	ldr	r2, [pc, #228]	@ (8005224 <HAL_DMA_Init+0x430>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d01d      	beq.n	800517e <HAL_DMA_Init+0x38a>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a38      	ldr	r2, [pc, #224]	@ (8005228 <HAL_DMA_Init+0x434>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d018      	beq.n	800517e <HAL_DMA_Init+0x38a>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a36      	ldr	r2, [pc, #216]	@ (800522c <HAL_DMA_Init+0x438>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d013      	beq.n	800517e <HAL_DMA_Init+0x38a>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a35      	ldr	r2, [pc, #212]	@ (8005230 <HAL_DMA_Init+0x43c>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d00e      	beq.n	800517e <HAL_DMA_Init+0x38a>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a33      	ldr	r2, [pc, #204]	@ (8005234 <HAL_DMA_Init+0x440>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d009      	beq.n	800517e <HAL_DMA_Init+0x38a>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4a32      	ldr	r2, [pc, #200]	@ (8005238 <HAL_DMA_Init+0x444>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d004      	beq.n	800517e <HAL_DMA_Init+0x38a>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a30      	ldr	r2, [pc, #192]	@ (800523c <HAL_DMA_Init+0x448>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d101      	bne.n	8005182 <HAL_DMA_Init+0x38e>
 800517e:	2301      	movs	r3, #1
 8005180:	e000      	b.n	8005184 <HAL_DMA_Init+0x390>
 8005182:	2300      	movs	r3, #0
 8005184:	2b00      	cmp	r3, #0
 8005186:	f000 8097 	beq.w	80052b8 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a24      	ldr	r2, [pc, #144]	@ (8005220 <HAL_DMA_Init+0x42c>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d021      	beq.n	80051d8 <HAL_DMA_Init+0x3e4>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a22      	ldr	r2, [pc, #136]	@ (8005224 <HAL_DMA_Init+0x430>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d01c      	beq.n	80051d8 <HAL_DMA_Init+0x3e4>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a21      	ldr	r2, [pc, #132]	@ (8005228 <HAL_DMA_Init+0x434>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d017      	beq.n	80051d8 <HAL_DMA_Init+0x3e4>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a1f      	ldr	r2, [pc, #124]	@ (800522c <HAL_DMA_Init+0x438>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d012      	beq.n	80051d8 <HAL_DMA_Init+0x3e4>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a1e      	ldr	r2, [pc, #120]	@ (8005230 <HAL_DMA_Init+0x43c>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d00d      	beq.n	80051d8 <HAL_DMA_Init+0x3e4>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a1c      	ldr	r2, [pc, #112]	@ (8005234 <HAL_DMA_Init+0x440>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d008      	beq.n	80051d8 <HAL_DMA_Init+0x3e4>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a1b      	ldr	r2, [pc, #108]	@ (8005238 <HAL_DMA_Init+0x444>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d003      	beq.n	80051d8 <HAL_DMA_Init+0x3e4>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a19      	ldr	r2, [pc, #100]	@ (800523c <HAL_DMA_Init+0x448>)
 80051d6:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2202      	movs	r2, #2
 80051dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2200      	movs	r2, #0
 80051e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80051f0:	697a      	ldr	r2, [r7, #20]
 80051f2:	4b13      	ldr	r3, [pc, #76]	@ (8005240 <HAL_DMA_Init+0x44c>)
 80051f4:	4013      	ands	r3, r2
 80051f6:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	2b40      	cmp	r3, #64	@ 0x40
 80051fe:	d021      	beq.n	8005244 <HAL_DMA_Init+0x450>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	2b80      	cmp	r3, #128	@ 0x80
 8005206:	d102      	bne.n	800520e <HAL_DMA_Init+0x41a>
 8005208:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800520c:	e01b      	b.n	8005246 <HAL_DMA_Init+0x452>
 800520e:	2300      	movs	r3, #0
 8005210:	e019      	b.n	8005246 <HAL_DMA_Init+0x452>
 8005212:	bf00      	nop
 8005214:	fe10803f 	.word	0xfe10803f
 8005218:	5c001000 	.word	0x5c001000
 800521c:	ffff0000 	.word	0xffff0000
 8005220:	58025408 	.word	0x58025408
 8005224:	5802541c 	.word	0x5802541c
 8005228:	58025430 	.word	0x58025430
 800522c:	58025444 	.word	0x58025444
 8005230:	58025458 	.word	0x58025458
 8005234:	5802546c 	.word	0x5802546c
 8005238:	58025480 	.word	0x58025480
 800523c:	58025494 	.word	0x58025494
 8005240:	fffe000f 	.word	0xfffe000f
 8005244:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005246:	687a      	ldr	r2, [r7, #4]
 8005248:	68d2      	ldr	r2, [r2, #12]
 800524a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800524c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	691b      	ldr	r3, [r3, #16]
 8005252:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005254:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	695b      	ldr	r3, [r3, #20]
 800525a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800525c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	699b      	ldr	r3, [r3, #24]
 8005262:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005264:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	69db      	ldr	r3, [r3, #28]
 800526a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800526c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a1b      	ldr	r3, [r3, #32]
 8005272:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005274:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005276:	697a      	ldr	r2, [r7, #20]
 8005278:	4313      	orrs	r3, r2
 800527a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	697a      	ldr	r2, [r7, #20]
 8005282:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	461a      	mov	r2, r3
 800528a:	4b6e      	ldr	r3, [pc, #440]	@ (8005444 <HAL_DMA_Init+0x650>)
 800528c:	4413      	add	r3, r2
 800528e:	4a6e      	ldr	r2, [pc, #440]	@ (8005448 <HAL_DMA_Init+0x654>)
 8005290:	fba2 2303 	umull	r2, r3, r2, r3
 8005294:	091b      	lsrs	r3, r3, #4
 8005296:	009a      	lsls	r2, r3, #2
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f002 f9b5 	bl	800760c <DMA_CalcBaseAndBitshift>
 80052a2:	4603      	mov	r3, r0
 80052a4:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052aa:	f003 031f 	and.w	r3, r3, #31
 80052ae:	2201      	movs	r2, #1
 80052b0:	409a      	lsls	r2, r3
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	605a      	str	r2, [r3, #4]
 80052b6:	e008      	b.n	80052ca <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2240      	movs	r2, #64	@ 0x40
 80052bc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2203      	movs	r2, #3
 80052c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	e0b7      	b.n	800543a <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a5f      	ldr	r2, [pc, #380]	@ (800544c <HAL_DMA_Init+0x658>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d072      	beq.n	80053ba <HAL_DMA_Init+0x5c6>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a5d      	ldr	r2, [pc, #372]	@ (8005450 <HAL_DMA_Init+0x65c>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d06d      	beq.n	80053ba <HAL_DMA_Init+0x5c6>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a5c      	ldr	r2, [pc, #368]	@ (8005454 <HAL_DMA_Init+0x660>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d068      	beq.n	80053ba <HAL_DMA_Init+0x5c6>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a5a      	ldr	r2, [pc, #360]	@ (8005458 <HAL_DMA_Init+0x664>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d063      	beq.n	80053ba <HAL_DMA_Init+0x5c6>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4a59      	ldr	r2, [pc, #356]	@ (800545c <HAL_DMA_Init+0x668>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d05e      	beq.n	80053ba <HAL_DMA_Init+0x5c6>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a57      	ldr	r2, [pc, #348]	@ (8005460 <HAL_DMA_Init+0x66c>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d059      	beq.n	80053ba <HAL_DMA_Init+0x5c6>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a56      	ldr	r2, [pc, #344]	@ (8005464 <HAL_DMA_Init+0x670>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d054      	beq.n	80053ba <HAL_DMA_Init+0x5c6>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a54      	ldr	r2, [pc, #336]	@ (8005468 <HAL_DMA_Init+0x674>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d04f      	beq.n	80053ba <HAL_DMA_Init+0x5c6>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4a53      	ldr	r2, [pc, #332]	@ (800546c <HAL_DMA_Init+0x678>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d04a      	beq.n	80053ba <HAL_DMA_Init+0x5c6>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	4a51      	ldr	r2, [pc, #324]	@ (8005470 <HAL_DMA_Init+0x67c>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d045      	beq.n	80053ba <HAL_DMA_Init+0x5c6>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	4a50      	ldr	r2, [pc, #320]	@ (8005474 <HAL_DMA_Init+0x680>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d040      	beq.n	80053ba <HAL_DMA_Init+0x5c6>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a4e      	ldr	r2, [pc, #312]	@ (8005478 <HAL_DMA_Init+0x684>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d03b      	beq.n	80053ba <HAL_DMA_Init+0x5c6>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4a4d      	ldr	r2, [pc, #308]	@ (800547c <HAL_DMA_Init+0x688>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d036      	beq.n	80053ba <HAL_DMA_Init+0x5c6>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4a4b      	ldr	r2, [pc, #300]	@ (8005480 <HAL_DMA_Init+0x68c>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d031      	beq.n	80053ba <HAL_DMA_Init+0x5c6>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4a4a      	ldr	r2, [pc, #296]	@ (8005484 <HAL_DMA_Init+0x690>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d02c      	beq.n	80053ba <HAL_DMA_Init+0x5c6>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4a48      	ldr	r2, [pc, #288]	@ (8005488 <HAL_DMA_Init+0x694>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d027      	beq.n	80053ba <HAL_DMA_Init+0x5c6>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a47      	ldr	r2, [pc, #284]	@ (800548c <HAL_DMA_Init+0x698>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d022      	beq.n	80053ba <HAL_DMA_Init+0x5c6>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4a45      	ldr	r2, [pc, #276]	@ (8005490 <HAL_DMA_Init+0x69c>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d01d      	beq.n	80053ba <HAL_DMA_Init+0x5c6>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a44      	ldr	r2, [pc, #272]	@ (8005494 <HAL_DMA_Init+0x6a0>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d018      	beq.n	80053ba <HAL_DMA_Init+0x5c6>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4a42      	ldr	r2, [pc, #264]	@ (8005498 <HAL_DMA_Init+0x6a4>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d013      	beq.n	80053ba <HAL_DMA_Init+0x5c6>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a41      	ldr	r2, [pc, #260]	@ (800549c <HAL_DMA_Init+0x6a8>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d00e      	beq.n	80053ba <HAL_DMA_Init+0x5c6>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a3f      	ldr	r2, [pc, #252]	@ (80054a0 <HAL_DMA_Init+0x6ac>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d009      	beq.n	80053ba <HAL_DMA_Init+0x5c6>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4a3e      	ldr	r2, [pc, #248]	@ (80054a4 <HAL_DMA_Init+0x6b0>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d004      	beq.n	80053ba <HAL_DMA_Init+0x5c6>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a3c      	ldr	r2, [pc, #240]	@ (80054a8 <HAL_DMA_Init+0x6b4>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d101      	bne.n	80053be <HAL_DMA_Init+0x5ca>
 80053ba:	2301      	movs	r3, #1
 80053bc:	e000      	b.n	80053c0 <HAL_DMA_Init+0x5cc>
 80053be:	2300      	movs	r3, #0
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d032      	beq.n	800542a <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80053c4:	6878      	ldr	r0, [r7, #4]
 80053c6:	f002 fa4f 	bl	8007868 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	2b80      	cmp	r3, #128	@ 0x80
 80053d0:	d102      	bne.n	80053d8 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2200      	movs	r2, #0
 80053d6:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	685a      	ldr	r2, [r3, #4]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053e0:	b2d2      	uxtb	r2, r2
 80053e2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80053e8:	687a      	ldr	r2, [r7, #4]
 80053ea:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80053ec:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d010      	beq.n	8005418 <HAL_DMA_Init+0x624>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	2b08      	cmp	r3, #8
 80053fc:	d80c      	bhi.n	8005418 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f002 facc 	bl	800799c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005408:	2200      	movs	r2, #0
 800540a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005410:	687a      	ldr	r2, [r7, #4]
 8005412:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005414:	605a      	str	r2, [r3, #4]
 8005416:	e008      	b.n	800542a <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2200      	movs	r2, #0
 800541c:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2200      	movs	r2, #0
 8005422:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2200      	movs	r2, #0
 8005428:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2200      	movs	r2, #0
 800542e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2201      	movs	r2, #1
 8005434:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005438:	2300      	movs	r3, #0
}
 800543a:	4618      	mov	r0, r3
 800543c:	3718      	adds	r7, #24
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}
 8005442:	bf00      	nop
 8005444:	a7fdabf8 	.word	0xa7fdabf8
 8005448:	cccccccd 	.word	0xcccccccd
 800544c:	40020010 	.word	0x40020010
 8005450:	40020028 	.word	0x40020028
 8005454:	40020040 	.word	0x40020040
 8005458:	40020058 	.word	0x40020058
 800545c:	40020070 	.word	0x40020070
 8005460:	40020088 	.word	0x40020088
 8005464:	400200a0 	.word	0x400200a0
 8005468:	400200b8 	.word	0x400200b8
 800546c:	40020410 	.word	0x40020410
 8005470:	40020428 	.word	0x40020428
 8005474:	40020440 	.word	0x40020440
 8005478:	40020458 	.word	0x40020458
 800547c:	40020470 	.word	0x40020470
 8005480:	40020488 	.word	0x40020488
 8005484:	400204a0 	.word	0x400204a0
 8005488:	400204b8 	.word	0x400204b8
 800548c:	58025408 	.word	0x58025408
 8005490:	5802541c 	.word	0x5802541c
 8005494:	58025430 	.word	0x58025430
 8005498:	58025444 	.word	0x58025444
 800549c:	58025458 	.word	0x58025458
 80054a0:	5802546c 	.word	0x5802546c
 80054a4:	58025480 	.word	0x58025480
 80054a8:	58025494 	.word	0x58025494

080054ac <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b086      	sub	sp, #24
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	60f8      	str	r0, [r7, #12]
 80054b4:	60b9      	str	r1, [r7, #8]
 80054b6:	607a      	str	r2, [r7, #4]
 80054b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80054ba:	2300      	movs	r3, #0
 80054bc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d101      	bne.n	80054c8 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80054c4:	2301      	movs	r3, #1
 80054c6:	e226      	b.n	8005916 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	d101      	bne.n	80054d6 <HAL_DMA_Start_IT+0x2a>
 80054d2:	2302      	movs	r3, #2
 80054d4:	e21f      	b.n	8005916 <HAL_DMA_Start_IT+0x46a>
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	2201      	movs	r2, #1
 80054da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80054e4:	b2db      	uxtb	r3, r3
 80054e6:	2b01      	cmp	r3, #1
 80054e8:	f040 820a 	bne.w	8005900 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2202      	movs	r2, #2
 80054f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2200      	movs	r2, #0
 80054f8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4a68      	ldr	r2, [pc, #416]	@ (80056a0 <HAL_DMA_Start_IT+0x1f4>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d04a      	beq.n	800559a <HAL_DMA_Start_IT+0xee>
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a66      	ldr	r2, [pc, #408]	@ (80056a4 <HAL_DMA_Start_IT+0x1f8>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d045      	beq.n	800559a <HAL_DMA_Start_IT+0xee>
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	4a65      	ldr	r2, [pc, #404]	@ (80056a8 <HAL_DMA_Start_IT+0x1fc>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d040      	beq.n	800559a <HAL_DMA_Start_IT+0xee>
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4a63      	ldr	r2, [pc, #396]	@ (80056ac <HAL_DMA_Start_IT+0x200>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d03b      	beq.n	800559a <HAL_DMA_Start_IT+0xee>
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	4a62      	ldr	r2, [pc, #392]	@ (80056b0 <HAL_DMA_Start_IT+0x204>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d036      	beq.n	800559a <HAL_DMA_Start_IT+0xee>
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	4a60      	ldr	r2, [pc, #384]	@ (80056b4 <HAL_DMA_Start_IT+0x208>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d031      	beq.n	800559a <HAL_DMA_Start_IT+0xee>
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4a5f      	ldr	r2, [pc, #380]	@ (80056b8 <HAL_DMA_Start_IT+0x20c>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d02c      	beq.n	800559a <HAL_DMA_Start_IT+0xee>
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4a5d      	ldr	r2, [pc, #372]	@ (80056bc <HAL_DMA_Start_IT+0x210>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d027      	beq.n	800559a <HAL_DMA_Start_IT+0xee>
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4a5c      	ldr	r2, [pc, #368]	@ (80056c0 <HAL_DMA_Start_IT+0x214>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d022      	beq.n	800559a <HAL_DMA_Start_IT+0xee>
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a5a      	ldr	r2, [pc, #360]	@ (80056c4 <HAL_DMA_Start_IT+0x218>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d01d      	beq.n	800559a <HAL_DMA_Start_IT+0xee>
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4a59      	ldr	r2, [pc, #356]	@ (80056c8 <HAL_DMA_Start_IT+0x21c>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d018      	beq.n	800559a <HAL_DMA_Start_IT+0xee>
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4a57      	ldr	r2, [pc, #348]	@ (80056cc <HAL_DMA_Start_IT+0x220>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d013      	beq.n	800559a <HAL_DMA_Start_IT+0xee>
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4a56      	ldr	r2, [pc, #344]	@ (80056d0 <HAL_DMA_Start_IT+0x224>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d00e      	beq.n	800559a <HAL_DMA_Start_IT+0xee>
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a54      	ldr	r2, [pc, #336]	@ (80056d4 <HAL_DMA_Start_IT+0x228>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d009      	beq.n	800559a <HAL_DMA_Start_IT+0xee>
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a53      	ldr	r2, [pc, #332]	@ (80056d8 <HAL_DMA_Start_IT+0x22c>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d004      	beq.n	800559a <HAL_DMA_Start_IT+0xee>
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a51      	ldr	r2, [pc, #324]	@ (80056dc <HAL_DMA_Start_IT+0x230>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d108      	bne.n	80055ac <HAL_DMA_Start_IT+0x100>
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	681a      	ldr	r2, [r3, #0]
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f022 0201 	bic.w	r2, r2, #1
 80055a8:	601a      	str	r2, [r3, #0]
 80055aa:	e007      	b.n	80055bc <HAL_DMA_Start_IT+0x110>
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	681a      	ldr	r2, [r3, #0]
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f022 0201 	bic.w	r2, r2, #1
 80055ba:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	687a      	ldr	r2, [r7, #4]
 80055c0:	68b9      	ldr	r1, [r7, #8]
 80055c2:	68f8      	ldr	r0, [r7, #12]
 80055c4:	f001 fe76 	bl	80072b4 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4a34      	ldr	r2, [pc, #208]	@ (80056a0 <HAL_DMA_Start_IT+0x1f4>)
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d04a      	beq.n	8005668 <HAL_DMA_Start_IT+0x1bc>
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4a33      	ldr	r2, [pc, #204]	@ (80056a4 <HAL_DMA_Start_IT+0x1f8>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d045      	beq.n	8005668 <HAL_DMA_Start_IT+0x1bc>
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a31      	ldr	r2, [pc, #196]	@ (80056a8 <HAL_DMA_Start_IT+0x1fc>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d040      	beq.n	8005668 <HAL_DMA_Start_IT+0x1bc>
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a30      	ldr	r2, [pc, #192]	@ (80056ac <HAL_DMA_Start_IT+0x200>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d03b      	beq.n	8005668 <HAL_DMA_Start_IT+0x1bc>
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a2e      	ldr	r2, [pc, #184]	@ (80056b0 <HAL_DMA_Start_IT+0x204>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d036      	beq.n	8005668 <HAL_DMA_Start_IT+0x1bc>
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a2d      	ldr	r2, [pc, #180]	@ (80056b4 <HAL_DMA_Start_IT+0x208>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d031      	beq.n	8005668 <HAL_DMA_Start_IT+0x1bc>
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a2b      	ldr	r2, [pc, #172]	@ (80056b8 <HAL_DMA_Start_IT+0x20c>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d02c      	beq.n	8005668 <HAL_DMA_Start_IT+0x1bc>
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a2a      	ldr	r2, [pc, #168]	@ (80056bc <HAL_DMA_Start_IT+0x210>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d027      	beq.n	8005668 <HAL_DMA_Start_IT+0x1bc>
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a28      	ldr	r2, [pc, #160]	@ (80056c0 <HAL_DMA_Start_IT+0x214>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d022      	beq.n	8005668 <HAL_DMA_Start_IT+0x1bc>
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4a27      	ldr	r2, [pc, #156]	@ (80056c4 <HAL_DMA_Start_IT+0x218>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d01d      	beq.n	8005668 <HAL_DMA_Start_IT+0x1bc>
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a25      	ldr	r2, [pc, #148]	@ (80056c8 <HAL_DMA_Start_IT+0x21c>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d018      	beq.n	8005668 <HAL_DMA_Start_IT+0x1bc>
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a24      	ldr	r2, [pc, #144]	@ (80056cc <HAL_DMA_Start_IT+0x220>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d013      	beq.n	8005668 <HAL_DMA_Start_IT+0x1bc>
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a22      	ldr	r2, [pc, #136]	@ (80056d0 <HAL_DMA_Start_IT+0x224>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d00e      	beq.n	8005668 <HAL_DMA_Start_IT+0x1bc>
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4a21      	ldr	r2, [pc, #132]	@ (80056d4 <HAL_DMA_Start_IT+0x228>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d009      	beq.n	8005668 <HAL_DMA_Start_IT+0x1bc>
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4a1f      	ldr	r2, [pc, #124]	@ (80056d8 <HAL_DMA_Start_IT+0x22c>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d004      	beq.n	8005668 <HAL_DMA_Start_IT+0x1bc>
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a1e      	ldr	r2, [pc, #120]	@ (80056dc <HAL_DMA_Start_IT+0x230>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d101      	bne.n	800566c <HAL_DMA_Start_IT+0x1c0>
 8005668:	2301      	movs	r3, #1
 800566a:	e000      	b.n	800566e <HAL_DMA_Start_IT+0x1c2>
 800566c:	2300      	movs	r3, #0
 800566e:	2b00      	cmp	r3, #0
 8005670:	d036      	beq.n	80056e0 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f023 021e 	bic.w	r2, r3, #30
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f042 0216 	orr.w	r2, r2, #22
 8005684:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800568a:	2b00      	cmp	r3, #0
 800568c:	d03e      	beq.n	800570c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	681a      	ldr	r2, [r3, #0]
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f042 0208 	orr.w	r2, r2, #8
 800569c:	601a      	str	r2, [r3, #0]
 800569e:	e035      	b.n	800570c <HAL_DMA_Start_IT+0x260>
 80056a0:	40020010 	.word	0x40020010
 80056a4:	40020028 	.word	0x40020028
 80056a8:	40020040 	.word	0x40020040
 80056ac:	40020058 	.word	0x40020058
 80056b0:	40020070 	.word	0x40020070
 80056b4:	40020088 	.word	0x40020088
 80056b8:	400200a0 	.word	0x400200a0
 80056bc:	400200b8 	.word	0x400200b8
 80056c0:	40020410 	.word	0x40020410
 80056c4:	40020428 	.word	0x40020428
 80056c8:	40020440 	.word	0x40020440
 80056cc:	40020458 	.word	0x40020458
 80056d0:	40020470 	.word	0x40020470
 80056d4:	40020488 	.word	0x40020488
 80056d8:	400204a0 	.word	0x400204a0
 80056dc:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f023 020e 	bic.w	r2, r3, #14
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f042 020a 	orr.w	r2, r2, #10
 80056f2:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d007      	beq.n	800570c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f042 0204 	orr.w	r2, r2, #4
 800570a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4a83      	ldr	r2, [pc, #524]	@ (8005920 <HAL_DMA_Start_IT+0x474>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d072      	beq.n	80057fc <HAL_DMA_Start_IT+0x350>
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a82      	ldr	r2, [pc, #520]	@ (8005924 <HAL_DMA_Start_IT+0x478>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d06d      	beq.n	80057fc <HAL_DMA_Start_IT+0x350>
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4a80      	ldr	r2, [pc, #512]	@ (8005928 <HAL_DMA_Start_IT+0x47c>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d068      	beq.n	80057fc <HAL_DMA_Start_IT+0x350>
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4a7f      	ldr	r2, [pc, #508]	@ (800592c <HAL_DMA_Start_IT+0x480>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d063      	beq.n	80057fc <HAL_DMA_Start_IT+0x350>
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	4a7d      	ldr	r2, [pc, #500]	@ (8005930 <HAL_DMA_Start_IT+0x484>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d05e      	beq.n	80057fc <HAL_DMA_Start_IT+0x350>
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4a7c      	ldr	r2, [pc, #496]	@ (8005934 <HAL_DMA_Start_IT+0x488>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d059      	beq.n	80057fc <HAL_DMA_Start_IT+0x350>
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	4a7a      	ldr	r2, [pc, #488]	@ (8005938 <HAL_DMA_Start_IT+0x48c>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d054      	beq.n	80057fc <HAL_DMA_Start_IT+0x350>
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	4a79      	ldr	r2, [pc, #484]	@ (800593c <HAL_DMA_Start_IT+0x490>)
 8005758:	4293      	cmp	r3, r2
 800575a:	d04f      	beq.n	80057fc <HAL_DMA_Start_IT+0x350>
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4a77      	ldr	r2, [pc, #476]	@ (8005940 <HAL_DMA_Start_IT+0x494>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d04a      	beq.n	80057fc <HAL_DMA_Start_IT+0x350>
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4a76      	ldr	r2, [pc, #472]	@ (8005944 <HAL_DMA_Start_IT+0x498>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d045      	beq.n	80057fc <HAL_DMA_Start_IT+0x350>
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a74      	ldr	r2, [pc, #464]	@ (8005948 <HAL_DMA_Start_IT+0x49c>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d040      	beq.n	80057fc <HAL_DMA_Start_IT+0x350>
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4a73      	ldr	r2, [pc, #460]	@ (800594c <HAL_DMA_Start_IT+0x4a0>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d03b      	beq.n	80057fc <HAL_DMA_Start_IT+0x350>
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a71      	ldr	r2, [pc, #452]	@ (8005950 <HAL_DMA_Start_IT+0x4a4>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d036      	beq.n	80057fc <HAL_DMA_Start_IT+0x350>
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a70      	ldr	r2, [pc, #448]	@ (8005954 <HAL_DMA_Start_IT+0x4a8>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d031      	beq.n	80057fc <HAL_DMA_Start_IT+0x350>
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a6e      	ldr	r2, [pc, #440]	@ (8005958 <HAL_DMA_Start_IT+0x4ac>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d02c      	beq.n	80057fc <HAL_DMA_Start_IT+0x350>
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4a6d      	ldr	r2, [pc, #436]	@ (800595c <HAL_DMA_Start_IT+0x4b0>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d027      	beq.n	80057fc <HAL_DMA_Start_IT+0x350>
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a6b      	ldr	r2, [pc, #428]	@ (8005960 <HAL_DMA_Start_IT+0x4b4>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d022      	beq.n	80057fc <HAL_DMA_Start_IT+0x350>
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4a6a      	ldr	r2, [pc, #424]	@ (8005964 <HAL_DMA_Start_IT+0x4b8>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d01d      	beq.n	80057fc <HAL_DMA_Start_IT+0x350>
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a68      	ldr	r2, [pc, #416]	@ (8005968 <HAL_DMA_Start_IT+0x4bc>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d018      	beq.n	80057fc <HAL_DMA_Start_IT+0x350>
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a67      	ldr	r2, [pc, #412]	@ (800596c <HAL_DMA_Start_IT+0x4c0>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d013      	beq.n	80057fc <HAL_DMA_Start_IT+0x350>
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a65      	ldr	r2, [pc, #404]	@ (8005970 <HAL_DMA_Start_IT+0x4c4>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d00e      	beq.n	80057fc <HAL_DMA_Start_IT+0x350>
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a64      	ldr	r2, [pc, #400]	@ (8005974 <HAL_DMA_Start_IT+0x4c8>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d009      	beq.n	80057fc <HAL_DMA_Start_IT+0x350>
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a62      	ldr	r2, [pc, #392]	@ (8005978 <HAL_DMA_Start_IT+0x4cc>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d004      	beq.n	80057fc <HAL_DMA_Start_IT+0x350>
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a61      	ldr	r2, [pc, #388]	@ (800597c <HAL_DMA_Start_IT+0x4d0>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d101      	bne.n	8005800 <HAL_DMA_Start_IT+0x354>
 80057fc:	2301      	movs	r3, #1
 80057fe:	e000      	b.n	8005802 <HAL_DMA_Start_IT+0x356>
 8005800:	2300      	movs	r3, #0
 8005802:	2b00      	cmp	r3, #0
 8005804:	d01a      	beq.n	800583c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005810:	2b00      	cmp	r3, #0
 8005812:	d007      	beq.n	8005824 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005818:	681a      	ldr	r2, [r3, #0]
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800581e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005822:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005828:	2b00      	cmp	r3, #0
 800582a:	d007      	beq.n	800583c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005830:	681a      	ldr	r2, [r3, #0]
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005836:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800583a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4a37      	ldr	r2, [pc, #220]	@ (8005920 <HAL_DMA_Start_IT+0x474>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d04a      	beq.n	80058dc <HAL_DMA_Start_IT+0x430>
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4a36      	ldr	r2, [pc, #216]	@ (8005924 <HAL_DMA_Start_IT+0x478>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d045      	beq.n	80058dc <HAL_DMA_Start_IT+0x430>
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a34      	ldr	r2, [pc, #208]	@ (8005928 <HAL_DMA_Start_IT+0x47c>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d040      	beq.n	80058dc <HAL_DMA_Start_IT+0x430>
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4a33      	ldr	r2, [pc, #204]	@ (800592c <HAL_DMA_Start_IT+0x480>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d03b      	beq.n	80058dc <HAL_DMA_Start_IT+0x430>
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a31      	ldr	r2, [pc, #196]	@ (8005930 <HAL_DMA_Start_IT+0x484>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d036      	beq.n	80058dc <HAL_DMA_Start_IT+0x430>
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	4a30      	ldr	r2, [pc, #192]	@ (8005934 <HAL_DMA_Start_IT+0x488>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d031      	beq.n	80058dc <HAL_DMA_Start_IT+0x430>
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4a2e      	ldr	r2, [pc, #184]	@ (8005938 <HAL_DMA_Start_IT+0x48c>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d02c      	beq.n	80058dc <HAL_DMA_Start_IT+0x430>
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a2d      	ldr	r2, [pc, #180]	@ (800593c <HAL_DMA_Start_IT+0x490>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d027      	beq.n	80058dc <HAL_DMA_Start_IT+0x430>
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a2b      	ldr	r2, [pc, #172]	@ (8005940 <HAL_DMA_Start_IT+0x494>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d022      	beq.n	80058dc <HAL_DMA_Start_IT+0x430>
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a2a      	ldr	r2, [pc, #168]	@ (8005944 <HAL_DMA_Start_IT+0x498>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d01d      	beq.n	80058dc <HAL_DMA_Start_IT+0x430>
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a28      	ldr	r2, [pc, #160]	@ (8005948 <HAL_DMA_Start_IT+0x49c>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d018      	beq.n	80058dc <HAL_DMA_Start_IT+0x430>
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a27      	ldr	r2, [pc, #156]	@ (800594c <HAL_DMA_Start_IT+0x4a0>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d013      	beq.n	80058dc <HAL_DMA_Start_IT+0x430>
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a25      	ldr	r2, [pc, #148]	@ (8005950 <HAL_DMA_Start_IT+0x4a4>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d00e      	beq.n	80058dc <HAL_DMA_Start_IT+0x430>
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a24      	ldr	r2, [pc, #144]	@ (8005954 <HAL_DMA_Start_IT+0x4a8>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d009      	beq.n	80058dc <HAL_DMA_Start_IT+0x430>
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4a22      	ldr	r2, [pc, #136]	@ (8005958 <HAL_DMA_Start_IT+0x4ac>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d004      	beq.n	80058dc <HAL_DMA_Start_IT+0x430>
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	4a21      	ldr	r2, [pc, #132]	@ (800595c <HAL_DMA_Start_IT+0x4b0>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d108      	bne.n	80058ee <HAL_DMA_Start_IT+0x442>
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	681a      	ldr	r2, [r3, #0]
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f042 0201 	orr.w	r2, r2, #1
 80058ea:	601a      	str	r2, [r3, #0]
 80058ec:	e012      	b.n	8005914 <HAL_DMA_Start_IT+0x468>
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	681a      	ldr	r2, [r3, #0]
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f042 0201 	orr.w	r2, r2, #1
 80058fc:	601a      	str	r2, [r3, #0]
 80058fe:	e009      	b.n	8005914 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005906:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2200      	movs	r2, #0
 800590c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8005910:	2301      	movs	r3, #1
 8005912:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005914:	7dfb      	ldrb	r3, [r7, #23]
}
 8005916:	4618      	mov	r0, r3
 8005918:	3718      	adds	r7, #24
 800591a:	46bd      	mov	sp, r7
 800591c:	bd80      	pop	{r7, pc}
 800591e:	bf00      	nop
 8005920:	40020010 	.word	0x40020010
 8005924:	40020028 	.word	0x40020028
 8005928:	40020040 	.word	0x40020040
 800592c:	40020058 	.word	0x40020058
 8005930:	40020070 	.word	0x40020070
 8005934:	40020088 	.word	0x40020088
 8005938:	400200a0 	.word	0x400200a0
 800593c:	400200b8 	.word	0x400200b8
 8005940:	40020410 	.word	0x40020410
 8005944:	40020428 	.word	0x40020428
 8005948:	40020440 	.word	0x40020440
 800594c:	40020458 	.word	0x40020458
 8005950:	40020470 	.word	0x40020470
 8005954:	40020488 	.word	0x40020488
 8005958:	400204a0 	.word	0x400204a0
 800595c:	400204b8 	.word	0x400204b8
 8005960:	58025408 	.word	0x58025408
 8005964:	5802541c 	.word	0x5802541c
 8005968:	58025430 	.word	0x58025430
 800596c:	58025444 	.word	0x58025444
 8005970:	58025458 	.word	0x58025458
 8005974:	5802546c 	.word	0x5802546c
 8005978:	58025480 	.word	0x58025480
 800597c:	58025494 	.word	0x58025494

08005980 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b086      	sub	sp, #24
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8005988:	f7ff f8e8 	bl	8004b5c <HAL_GetTick>
 800598c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d101      	bne.n	8005998 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8005994:	2301      	movs	r3, #1
 8005996:	e2dc      	b.n	8005f52 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800599e:	b2db      	uxtb	r3, r3
 80059a0:	2b02      	cmp	r3, #2
 80059a2:	d008      	beq.n	80059b6 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2280      	movs	r2, #128	@ 0x80
 80059a8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2200      	movs	r2, #0
 80059ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
 80059b4:	e2cd      	b.n	8005f52 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a76      	ldr	r2, [pc, #472]	@ (8005b94 <HAL_DMA_Abort+0x214>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d04a      	beq.n	8005a56 <HAL_DMA_Abort+0xd6>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a74      	ldr	r2, [pc, #464]	@ (8005b98 <HAL_DMA_Abort+0x218>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d045      	beq.n	8005a56 <HAL_DMA_Abort+0xd6>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a73      	ldr	r2, [pc, #460]	@ (8005b9c <HAL_DMA_Abort+0x21c>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d040      	beq.n	8005a56 <HAL_DMA_Abort+0xd6>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a71      	ldr	r2, [pc, #452]	@ (8005ba0 <HAL_DMA_Abort+0x220>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d03b      	beq.n	8005a56 <HAL_DMA_Abort+0xd6>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a70      	ldr	r2, [pc, #448]	@ (8005ba4 <HAL_DMA_Abort+0x224>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d036      	beq.n	8005a56 <HAL_DMA_Abort+0xd6>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a6e      	ldr	r2, [pc, #440]	@ (8005ba8 <HAL_DMA_Abort+0x228>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d031      	beq.n	8005a56 <HAL_DMA_Abort+0xd6>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a6d      	ldr	r2, [pc, #436]	@ (8005bac <HAL_DMA_Abort+0x22c>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d02c      	beq.n	8005a56 <HAL_DMA_Abort+0xd6>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a6b      	ldr	r2, [pc, #428]	@ (8005bb0 <HAL_DMA_Abort+0x230>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d027      	beq.n	8005a56 <HAL_DMA_Abort+0xd6>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a6a      	ldr	r2, [pc, #424]	@ (8005bb4 <HAL_DMA_Abort+0x234>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d022      	beq.n	8005a56 <HAL_DMA_Abort+0xd6>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a68      	ldr	r2, [pc, #416]	@ (8005bb8 <HAL_DMA_Abort+0x238>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d01d      	beq.n	8005a56 <HAL_DMA_Abort+0xd6>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a67      	ldr	r2, [pc, #412]	@ (8005bbc <HAL_DMA_Abort+0x23c>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d018      	beq.n	8005a56 <HAL_DMA_Abort+0xd6>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a65      	ldr	r2, [pc, #404]	@ (8005bc0 <HAL_DMA_Abort+0x240>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d013      	beq.n	8005a56 <HAL_DMA_Abort+0xd6>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a64      	ldr	r2, [pc, #400]	@ (8005bc4 <HAL_DMA_Abort+0x244>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d00e      	beq.n	8005a56 <HAL_DMA_Abort+0xd6>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a62      	ldr	r2, [pc, #392]	@ (8005bc8 <HAL_DMA_Abort+0x248>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d009      	beq.n	8005a56 <HAL_DMA_Abort+0xd6>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a61      	ldr	r2, [pc, #388]	@ (8005bcc <HAL_DMA_Abort+0x24c>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d004      	beq.n	8005a56 <HAL_DMA_Abort+0xd6>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a5f      	ldr	r2, [pc, #380]	@ (8005bd0 <HAL_DMA_Abort+0x250>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d101      	bne.n	8005a5a <HAL_DMA_Abort+0xda>
 8005a56:	2301      	movs	r3, #1
 8005a58:	e000      	b.n	8005a5c <HAL_DMA_Abort+0xdc>
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d013      	beq.n	8005a88 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	681a      	ldr	r2, [r3, #0]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f022 021e 	bic.w	r2, r2, #30
 8005a6e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	695a      	ldr	r2, [r3, #20]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005a7e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	617b      	str	r3, [r7, #20]
 8005a86:	e00a      	b.n	8005a9e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f022 020e 	bic.w	r2, r2, #14
 8005a96:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4a3c      	ldr	r2, [pc, #240]	@ (8005b94 <HAL_DMA_Abort+0x214>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d072      	beq.n	8005b8e <HAL_DMA_Abort+0x20e>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4a3a      	ldr	r2, [pc, #232]	@ (8005b98 <HAL_DMA_Abort+0x218>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d06d      	beq.n	8005b8e <HAL_DMA_Abort+0x20e>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4a39      	ldr	r2, [pc, #228]	@ (8005b9c <HAL_DMA_Abort+0x21c>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d068      	beq.n	8005b8e <HAL_DMA_Abort+0x20e>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a37      	ldr	r2, [pc, #220]	@ (8005ba0 <HAL_DMA_Abort+0x220>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d063      	beq.n	8005b8e <HAL_DMA_Abort+0x20e>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4a36      	ldr	r2, [pc, #216]	@ (8005ba4 <HAL_DMA_Abort+0x224>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d05e      	beq.n	8005b8e <HAL_DMA_Abort+0x20e>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a34      	ldr	r2, [pc, #208]	@ (8005ba8 <HAL_DMA_Abort+0x228>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d059      	beq.n	8005b8e <HAL_DMA_Abort+0x20e>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4a33      	ldr	r2, [pc, #204]	@ (8005bac <HAL_DMA_Abort+0x22c>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d054      	beq.n	8005b8e <HAL_DMA_Abort+0x20e>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a31      	ldr	r2, [pc, #196]	@ (8005bb0 <HAL_DMA_Abort+0x230>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d04f      	beq.n	8005b8e <HAL_DMA_Abort+0x20e>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a30      	ldr	r2, [pc, #192]	@ (8005bb4 <HAL_DMA_Abort+0x234>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d04a      	beq.n	8005b8e <HAL_DMA_Abort+0x20e>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a2e      	ldr	r2, [pc, #184]	@ (8005bb8 <HAL_DMA_Abort+0x238>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d045      	beq.n	8005b8e <HAL_DMA_Abort+0x20e>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a2d      	ldr	r2, [pc, #180]	@ (8005bbc <HAL_DMA_Abort+0x23c>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d040      	beq.n	8005b8e <HAL_DMA_Abort+0x20e>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a2b      	ldr	r2, [pc, #172]	@ (8005bc0 <HAL_DMA_Abort+0x240>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d03b      	beq.n	8005b8e <HAL_DMA_Abort+0x20e>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a2a      	ldr	r2, [pc, #168]	@ (8005bc4 <HAL_DMA_Abort+0x244>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d036      	beq.n	8005b8e <HAL_DMA_Abort+0x20e>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a28      	ldr	r2, [pc, #160]	@ (8005bc8 <HAL_DMA_Abort+0x248>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d031      	beq.n	8005b8e <HAL_DMA_Abort+0x20e>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4a27      	ldr	r2, [pc, #156]	@ (8005bcc <HAL_DMA_Abort+0x24c>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d02c      	beq.n	8005b8e <HAL_DMA_Abort+0x20e>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a25      	ldr	r2, [pc, #148]	@ (8005bd0 <HAL_DMA_Abort+0x250>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d027      	beq.n	8005b8e <HAL_DMA_Abort+0x20e>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4a24      	ldr	r2, [pc, #144]	@ (8005bd4 <HAL_DMA_Abort+0x254>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d022      	beq.n	8005b8e <HAL_DMA_Abort+0x20e>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a22      	ldr	r2, [pc, #136]	@ (8005bd8 <HAL_DMA_Abort+0x258>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d01d      	beq.n	8005b8e <HAL_DMA_Abort+0x20e>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a21      	ldr	r2, [pc, #132]	@ (8005bdc <HAL_DMA_Abort+0x25c>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d018      	beq.n	8005b8e <HAL_DMA_Abort+0x20e>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a1f      	ldr	r2, [pc, #124]	@ (8005be0 <HAL_DMA_Abort+0x260>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d013      	beq.n	8005b8e <HAL_DMA_Abort+0x20e>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a1e      	ldr	r2, [pc, #120]	@ (8005be4 <HAL_DMA_Abort+0x264>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d00e      	beq.n	8005b8e <HAL_DMA_Abort+0x20e>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a1c      	ldr	r2, [pc, #112]	@ (8005be8 <HAL_DMA_Abort+0x268>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d009      	beq.n	8005b8e <HAL_DMA_Abort+0x20e>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a1b      	ldr	r2, [pc, #108]	@ (8005bec <HAL_DMA_Abort+0x26c>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d004      	beq.n	8005b8e <HAL_DMA_Abort+0x20e>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a19      	ldr	r2, [pc, #100]	@ (8005bf0 <HAL_DMA_Abort+0x270>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d132      	bne.n	8005bf4 <HAL_DMA_Abort+0x274>
 8005b8e:	2301      	movs	r3, #1
 8005b90:	e031      	b.n	8005bf6 <HAL_DMA_Abort+0x276>
 8005b92:	bf00      	nop
 8005b94:	40020010 	.word	0x40020010
 8005b98:	40020028 	.word	0x40020028
 8005b9c:	40020040 	.word	0x40020040
 8005ba0:	40020058 	.word	0x40020058
 8005ba4:	40020070 	.word	0x40020070
 8005ba8:	40020088 	.word	0x40020088
 8005bac:	400200a0 	.word	0x400200a0
 8005bb0:	400200b8 	.word	0x400200b8
 8005bb4:	40020410 	.word	0x40020410
 8005bb8:	40020428 	.word	0x40020428
 8005bbc:	40020440 	.word	0x40020440
 8005bc0:	40020458 	.word	0x40020458
 8005bc4:	40020470 	.word	0x40020470
 8005bc8:	40020488 	.word	0x40020488
 8005bcc:	400204a0 	.word	0x400204a0
 8005bd0:	400204b8 	.word	0x400204b8
 8005bd4:	58025408 	.word	0x58025408
 8005bd8:	5802541c 	.word	0x5802541c
 8005bdc:	58025430 	.word	0x58025430
 8005be0:	58025444 	.word	0x58025444
 8005be4:	58025458 	.word	0x58025458
 8005be8:	5802546c 	.word	0x5802546c
 8005bec:	58025480 	.word	0x58025480
 8005bf0:	58025494 	.word	0x58025494
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d007      	beq.n	8005c0a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bfe:	681a      	ldr	r2, [r3, #0]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c04:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005c08:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4a6d      	ldr	r2, [pc, #436]	@ (8005dc4 <HAL_DMA_Abort+0x444>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d04a      	beq.n	8005caa <HAL_DMA_Abort+0x32a>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4a6b      	ldr	r2, [pc, #428]	@ (8005dc8 <HAL_DMA_Abort+0x448>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d045      	beq.n	8005caa <HAL_DMA_Abort+0x32a>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	4a6a      	ldr	r2, [pc, #424]	@ (8005dcc <HAL_DMA_Abort+0x44c>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d040      	beq.n	8005caa <HAL_DMA_Abort+0x32a>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4a68      	ldr	r2, [pc, #416]	@ (8005dd0 <HAL_DMA_Abort+0x450>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d03b      	beq.n	8005caa <HAL_DMA_Abort+0x32a>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	4a67      	ldr	r2, [pc, #412]	@ (8005dd4 <HAL_DMA_Abort+0x454>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d036      	beq.n	8005caa <HAL_DMA_Abort+0x32a>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a65      	ldr	r2, [pc, #404]	@ (8005dd8 <HAL_DMA_Abort+0x458>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d031      	beq.n	8005caa <HAL_DMA_Abort+0x32a>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4a64      	ldr	r2, [pc, #400]	@ (8005ddc <HAL_DMA_Abort+0x45c>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d02c      	beq.n	8005caa <HAL_DMA_Abort+0x32a>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4a62      	ldr	r2, [pc, #392]	@ (8005de0 <HAL_DMA_Abort+0x460>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d027      	beq.n	8005caa <HAL_DMA_Abort+0x32a>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4a61      	ldr	r2, [pc, #388]	@ (8005de4 <HAL_DMA_Abort+0x464>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d022      	beq.n	8005caa <HAL_DMA_Abort+0x32a>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4a5f      	ldr	r2, [pc, #380]	@ (8005de8 <HAL_DMA_Abort+0x468>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d01d      	beq.n	8005caa <HAL_DMA_Abort+0x32a>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a5e      	ldr	r2, [pc, #376]	@ (8005dec <HAL_DMA_Abort+0x46c>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d018      	beq.n	8005caa <HAL_DMA_Abort+0x32a>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4a5c      	ldr	r2, [pc, #368]	@ (8005df0 <HAL_DMA_Abort+0x470>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d013      	beq.n	8005caa <HAL_DMA_Abort+0x32a>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4a5b      	ldr	r2, [pc, #364]	@ (8005df4 <HAL_DMA_Abort+0x474>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d00e      	beq.n	8005caa <HAL_DMA_Abort+0x32a>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4a59      	ldr	r2, [pc, #356]	@ (8005df8 <HAL_DMA_Abort+0x478>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d009      	beq.n	8005caa <HAL_DMA_Abort+0x32a>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4a58      	ldr	r2, [pc, #352]	@ (8005dfc <HAL_DMA_Abort+0x47c>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d004      	beq.n	8005caa <HAL_DMA_Abort+0x32a>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	4a56      	ldr	r2, [pc, #344]	@ (8005e00 <HAL_DMA_Abort+0x480>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d108      	bne.n	8005cbc <HAL_DMA_Abort+0x33c>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	681a      	ldr	r2, [r3, #0]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f022 0201 	bic.w	r2, r2, #1
 8005cb8:	601a      	str	r2, [r3, #0]
 8005cba:	e007      	b.n	8005ccc <HAL_DMA_Abort+0x34c>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	681a      	ldr	r2, [r3, #0]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f022 0201 	bic.w	r2, r2, #1
 8005cca:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005ccc:	e013      	b.n	8005cf6 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005cce:	f7fe ff45 	bl	8004b5c <HAL_GetTick>
 8005cd2:	4602      	mov	r2, r0
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	1ad3      	subs	r3, r2, r3
 8005cd8:	2b05      	cmp	r3, #5
 8005cda:	d90c      	bls.n	8005cf6 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2220      	movs	r2, #32
 8005ce0:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2203      	movs	r2, #3
 8005ce6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2200      	movs	r2, #0
 8005cee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	e12d      	b.n	8005f52 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f003 0301 	and.w	r3, r3, #1
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d1e5      	bne.n	8005cce <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4a2f      	ldr	r2, [pc, #188]	@ (8005dc4 <HAL_DMA_Abort+0x444>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d04a      	beq.n	8005da2 <HAL_DMA_Abort+0x422>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a2d      	ldr	r2, [pc, #180]	@ (8005dc8 <HAL_DMA_Abort+0x448>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d045      	beq.n	8005da2 <HAL_DMA_Abort+0x422>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4a2c      	ldr	r2, [pc, #176]	@ (8005dcc <HAL_DMA_Abort+0x44c>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d040      	beq.n	8005da2 <HAL_DMA_Abort+0x422>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a2a      	ldr	r2, [pc, #168]	@ (8005dd0 <HAL_DMA_Abort+0x450>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d03b      	beq.n	8005da2 <HAL_DMA_Abort+0x422>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a29      	ldr	r2, [pc, #164]	@ (8005dd4 <HAL_DMA_Abort+0x454>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d036      	beq.n	8005da2 <HAL_DMA_Abort+0x422>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a27      	ldr	r2, [pc, #156]	@ (8005dd8 <HAL_DMA_Abort+0x458>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d031      	beq.n	8005da2 <HAL_DMA_Abort+0x422>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a26      	ldr	r2, [pc, #152]	@ (8005ddc <HAL_DMA_Abort+0x45c>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d02c      	beq.n	8005da2 <HAL_DMA_Abort+0x422>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a24      	ldr	r2, [pc, #144]	@ (8005de0 <HAL_DMA_Abort+0x460>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d027      	beq.n	8005da2 <HAL_DMA_Abort+0x422>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a23      	ldr	r2, [pc, #140]	@ (8005de4 <HAL_DMA_Abort+0x464>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d022      	beq.n	8005da2 <HAL_DMA_Abort+0x422>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a21      	ldr	r2, [pc, #132]	@ (8005de8 <HAL_DMA_Abort+0x468>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d01d      	beq.n	8005da2 <HAL_DMA_Abort+0x422>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a20      	ldr	r2, [pc, #128]	@ (8005dec <HAL_DMA_Abort+0x46c>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d018      	beq.n	8005da2 <HAL_DMA_Abort+0x422>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a1e      	ldr	r2, [pc, #120]	@ (8005df0 <HAL_DMA_Abort+0x470>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d013      	beq.n	8005da2 <HAL_DMA_Abort+0x422>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a1d      	ldr	r2, [pc, #116]	@ (8005df4 <HAL_DMA_Abort+0x474>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d00e      	beq.n	8005da2 <HAL_DMA_Abort+0x422>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a1b      	ldr	r2, [pc, #108]	@ (8005df8 <HAL_DMA_Abort+0x478>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d009      	beq.n	8005da2 <HAL_DMA_Abort+0x422>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a1a      	ldr	r2, [pc, #104]	@ (8005dfc <HAL_DMA_Abort+0x47c>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d004      	beq.n	8005da2 <HAL_DMA_Abort+0x422>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a18      	ldr	r2, [pc, #96]	@ (8005e00 <HAL_DMA_Abort+0x480>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d101      	bne.n	8005da6 <HAL_DMA_Abort+0x426>
 8005da2:	2301      	movs	r3, #1
 8005da4:	e000      	b.n	8005da8 <HAL_DMA_Abort+0x428>
 8005da6:	2300      	movs	r3, #0
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d02b      	beq.n	8005e04 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005db0:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005db6:	f003 031f 	and.w	r3, r3, #31
 8005dba:	223f      	movs	r2, #63	@ 0x3f
 8005dbc:	409a      	lsls	r2, r3
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	609a      	str	r2, [r3, #8]
 8005dc2:	e02a      	b.n	8005e1a <HAL_DMA_Abort+0x49a>
 8005dc4:	40020010 	.word	0x40020010
 8005dc8:	40020028 	.word	0x40020028
 8005dcc:	40020040 	.word	0x40020040
 8005dd0:	40020058 	.word	0x40020058
 8005dd4:	40020070 	.word	0x40020070
 8005dd8:	40020088 	.word	0x40020088
 8005ddc:	400200a0 	.word	0x400200a0
 8005de0:	400200b8 	.word	0x400200b8
 8005de4:	40020410 	.word	0x40020410
 8005de8:	40020428 	.word	0x40020428
 8005dec:	40020440 	.word	0x40020440
 8005df0:	40020458 	.word	0x40020458
 8005df4:	40020470 	.word	0x40020470
 8005df8:	40020488 	.word	0x40020488
 8005dfc:	400204a0 	.word	0x400204a0
 8005e00:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e08:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e0e:	f003 031f 	and.w	r3, r3, #31
 8005e12:	2201      	movs	r2, #1
 8005e14:	409a      	lsls	r2, r3
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a4f      	ldr	r2, [pc, #316]	@ (8005f5c <HAL_DMA_Abort+0x5dc>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d072      	beq.n	8005f0a <HAL_DMA_Abort+0x58a>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	4a4d      	ldr	r2, [pc, #308]	@ (8005f60 <HAL_DMA_Abort+0x5e0>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d06d      	beq.n	8005f0a <HAL_DMA_Abort+0x58a>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4a4c      	ldr	r2, [pc, #304]	@ (8005f64 <HAL_DMA_Abort+0x5e4>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d068      	beq.n	8005f0a <HAL_DMA_Abort+0x58a>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a4a      	ldr	r2, [pc, #296]	@ (8005f68 <HAL_DMA_Abort+0x5e8>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d063      	beq.n	8005f0a <HAL_DMA_Abort+0x58a>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a49      	ldr	r2, [pc, #292]	@ (8005f6c <HAL_DMA_Abort+0x5ec>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d05e      	beq.n	8005f0a <HAL_DMA_Abort+0x58a>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a47      	ldr	r2, [pc, #284]	@ (8005f70 <HAL_DMA_Abort+0x5f0>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d059      	beq.n	8005f0a <HAL_DMA_Abort+0x58a>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a46      	ldr	r2, [pc, #280]	@ (8005f74 <HAL_DMA_Abort+0x5f4>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d054      	beq.n	8005f0a <HAL_DMA_Abort+0x58a>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4a44      	ldr	r2, [pc, #272]	@ (8005f78 <HAL_DMA_Abort+0x5f8>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d04f      	beq.n	8005f0a <HAL_DMA_Abort+0x58a>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4a43      	ldr	r2, [pc, #268]	@ (8005f7c <HAL_DMA_Abort+0x5fc>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d04a      	beq.n	8005f0a <HAL_DMA_Abort+0x58a>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	4a41      	ldr	r2, [pc, #260]	@ (8005f80 <HAL_DMA_Abort+0x600>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d045      	beq.n	8005f0a <HAL_DMA_Abort+0x58a>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	4a40      	ldr	r2, [pc, #256]	@ (8005f84 <HAL_DMA_Abort+0x604>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d040      	beq.n	8005f0a <HAL_DMA_Abort+0x58a>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4a3e      	ldr	r2, [pc, #248]	@ (8005f88 <HAL_DMA_Abort+0x608>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d03b      	beq.n	8005f0a <HAL_DMA_Abort+0x58a>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	4a3d      	ldr	r2, [pc, #244]	@ (8005f8c <HAL_DMA_Abort+0x60c>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d036      	beq.n	8005f0a <HAL_DMA_Abort+0x58a>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4a3b      	ldr	r2, [pc, #236]	@ (8005f90 <HAL_DMA_Abort+0x610>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d031      	beq.n	8005f0a <HAL_DMA_Abort+0x58a>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a3a      	ldr	r2, [pc, #232]	@ (8005f94 <HAL_DMA_Abort+0x614>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d02c      	beq.n	8005f0a <HAL_DMA_Abort+0x58a>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4a38      	ldr	r2, [pc, #224]	@ (8005f98 <HAL_DMA_Abort+0x618>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d027      	beq.n	8005f0a <HAL_DMA_Abort+0x58a>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4a37      	ldr	r2, [pc, #220]	@ (8005f9c <HAL_DMA_Abort+0x61c>)
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d022      	beq.n	8005f0a <HAL_DMA_Abort+0x58a>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a35      	ldr	r2, [pc, #212]	@ (8005fa0 <HAL_DMA_Abort+0x620>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d01d      	beq.n	8005f0a <HAL_DMA_Abort+0x58a>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a34      	ldr	r2, [pc, #208]	@ (8005fa4 <HAL_DMA_Abort+0x624>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d018      	beq.n	8005f0a <HAL_DMA_Abort+0x58a>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4a32      	ldr	r2, [pc, #200]	@ (8005fa8 <HAL_DMA_Abort+0x628>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d013      	beq.n	8005f0a <HAL_DMA_Abort+0x58a>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4a31      	ldr	r2, [pc, #196]	@ (8005fac <HAL_DMA_Abort+0x62c>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d00e      	beq.n	8005f0a <HAL_DMA_Abort+0x58a>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4a2f      	ldr	r2, [pc, #188]	@ (8005fb0 <HAL_DMA_Abort+0x630>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d009      	beq.n	8005f0a <HAL_DMA_Abort+0x58a>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4a2e      	ldr	r2, [pc, #184]	@ (8005fb4 <HAL_DMA_Abort+0x634>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d004      	beq.n	8005f0a <HAL_DMA_Abort+0x58a>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4a2c      	ldr	r2, [pc, #176]	@ (8005fb8 <HAL_DMA_Abort+0x638>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d101      	bne.n	8005f0e <HAL_DMA_Abort+0x58e>
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	e000      	b.n	8005f10 <HAL_DMA_Abort+0x590>
 8005f0e:	2300      	movs	r3, #0
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d015      	beq.n	8005f40 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f18:	687a      	ldr	r2, [r7, #4]
 8005f1a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005f1c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d00c      	beq.n	8005f40 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f2a:	681a      	ldr	r2, [r3, #0]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f30:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005f34:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f3a:	687a      	ldr	r2, [r7, #4]
 8005f3c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005f3e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8005f50:	2300      	movs	r3, #0
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3718      	adds	r7, #24
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}
 8005f5a:	bf00      	nop
 8005f5c:	40020010 	.word	0x40020010
 8005f60:	40020028 	.word	0x40020028
 8005f64:	40020040 	.word	0x40020040
 8005f68:	40020058 	.word	0x40020058
 8005f6c:	40020070 	.word	0x40020070
 8005f70:	40020088 	.word	0x40020088
 8005f74:	400200a0 	.word	0x400200a0
 8005f78:	400200b8 	.word	0x400200b8
 8005f7c:	40020410 	.word	0x40020410
 8005f80:	40020428 	.word	0x40020428
 8005f84:	40020440 	.word	0x40020440
 8005f88:	40020458 	.word	0x40020458
 8005f8c:	40020470 	.word	0x40020470
 8005f90:	40020488 	.word	0x40020488
 8005f94:	400204a0 	.word	0x400204a0
 8005f98:	400204b8 	.word	0x400204b8
 8005f9c:	58025408 	.word	0x58025408
 8005fa0:	5802541c 	.word	0x5802541c
 8005fa4:	58025430 	.word	0x58025430
 8005fa8:	58025444 	.word	0x58025444
 8005fac:	58025458 	.word	0x58025458
 8005fb0:	5802546c 	.word	0x5802546c
 8005fb4:	58025480 	.word	0x58025480
 8005fb8:	58025494 	.word	0x58025494

08005fbc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b084      	sub	sp, #16
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d101      	bne.n	8005fce <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	e237      	b.n	800643e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005fd4:	b2db      	uxtb	r3, r3
 8005fd6:	2b02      	cmp	r3, #2
 8005fd8:	d004      	beq.n	8005fe4 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2280      	movs	r2, #128	@ 0x80
 8005fde:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	e22c      	b.n	800643e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a5c      	ldr	r2, [pc, #368]	@ (800615c <HAL_DMA_Abort_IT+0x1a0>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d04a      	beq.n	8006084 <HAL_DMA_Abort_IT+0xc8>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a5b      	ldr	r2, [pc, #364]	@ (8006160 <HAL_DMA_Abort_IT+0x1a4>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d045      	beq.n	8006084 <HAL_DMA_Abort_IT+0xc8>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	4a59      	ldr	r2, [pc, #356]	@ (8006164 <HAL_DMA_Abort_IT+0x1a8>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d040      	beq.n	8006084 <HAL_DMA_Abort_IT+0xc8>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4a58      	ldr	r2, [pc, #352]	@ (8006168 <HAL_DMA_Abort_IT+0x1ac>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d03b      	beq.n	8006084 <HAL_DMA_Abort_IT+0xc8>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	4a56      	ldr	r2, [pc, #344]	@ (800616c <HAL_DMA_Abort_IT+0x1b0>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d036      	beq.n	8006084 <HAL_DMA_Abort_IT+0xc8>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4a55      	ldr	r2, [pc, #340]	@ (8006170 <HAL_DMA_Abort_IT+0x1b4>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d031      	beq.n	8006084 <HAL_DMA_Abort_IT+0xc8>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4a53      	ldr	r2, [pc, #332]	@ (8006174 <HAL_DMA_Abort_IT+0x1b8>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d02c      	beq.n	8006084 <HAL_DMA_Abort_IT+0xc8>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	4a52      	ldr	r2, [pc, #328]	@ (8006178 <HAL_DMA_Abort_IT+0x1bc>)
 8006030:	4293      	cmp	r3, r2
 8006032:	d027      	beq.n	8006084 <HAL_DMA_Abort_IT+0xc8>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4a50      	ldr	r2, [pc, #320]	@ (800617c <HAL_DMA_Abort_IT+0x1c0>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d022      	beq.n	8006084 <HAL_DMA_Abort_IT+0xc8>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4a4f      	ldr	r2, [pc, #316]	@ (8006180 <HAL_DMA_Abort_IT+0x1c4>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d01d      	beq.n	8006084 <HAL_DMA_Abort_IT+0xc8>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4a4d      	ldr	r2, [pc, #308]	@ (8006184 <HAL_DMA_Abort_IT+0x1c8>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d018      	beq.n	8006084 <HAL_DMA_Abort_IT+0xc8>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4a4c      	ldr	r2, [pc, #304]	@ (8006188 <HAL_DMA_Abort_IT+0x1cc>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d013      	beq.n	8006084 <HAL_DMA_Abort_IT+0xc8>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4a4a      	ldr	r2, [pc, #296]	@ (800618c <HAL_DMA_Abort_IT+0x1d0>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d00e      	beq.n	8006084 <HAL_DMA_Abort_IT+0xc8>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	4a49      	ldr	r2, [pc, #292]	@ (8006190 <HAL_DMA_Abort_IT+0x1d4>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d009      	beq.n	8006084 <HAL_DMA_Abort_IT+0xc8>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4a47      	ldr	r2, [pc, #284]	@ (8006194 <HAL_DMA_Abort_IT+0x1d8>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d004      	beq.n	8006084 <HAL_DMA_Abort_IT+0xc8>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4a46      	ldr	r2, [pc, #280]	@ (8006198 <HAL_DMA_Abort_IT+0x1dc>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d101      	bne.n	8006088 <HAL_DMA_Abort_IT+0xcc>
 8006084:	2301      	movs	r3, #1
 8006086:	e000      	b.n	800608a <HAL_DMA_Abort_IT+0xce>
 8006088:	2300      	movs	r3, #0
 800608a:	2b00      	cmp	r3, #0
 800608c:	f000 8086 	beq.w	800619c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2204      	movs	r2, #4
 8006094:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4a2f      	ldr	r2, [pc, #188]	@ (800615c <HAL_DMA_Abort_IT+0x1a0>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d04a      	beq.n	8006138 <HAL_DMA_Abort_IT+0x17c>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a2e      	ldr	r2, [pc, #184]	@ (8006160 <HAL_DMA_Abort_IT+0x1a4>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d045      	beq.n	8006138 <HAL_DMA_Abort_IT+0x17c>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4a2c      	ldr	r2, [pc, #176]	@ (8006164 <HAL_DMA_Abort_IT+0x1a8>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d040      	beq.n	8006138 <HAL_DMA_Abort_IT+0x17c>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4a2b      	ldr	r2, [pc, #172]	@ (8006168 <HAL_DMA_Abort_IT+0x1ac>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d03b      	beq.n	8006138 <HAL_DMA_Abort_IT+0x17c>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4a29      	ldr	r2, [pc, #164]	@ (800616c <HAL_DMA_Abort_IT+0x1b0>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d036      	beq.n	8006138 <HAL_DMA_Abort_IT+0x17c>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	4a28      	ldr	r2, [pc, #160]	@ (8006170 <HAL_DMA_Abort_IT+0x1b4>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d031      	beq.n	8006138 <HAL_DMA_Abort_IT+0x17c>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	4a26      	ldr	r2, [pc, #152]	@ (8006174 <HAL_DMA_Abort_IT+0x1b8>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d02c      	beq.n	8006138 <HAL_DMA_Abort_IT+0x17c>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4a25      	ldr	r2, [pc, #148]	@ (8006178 <HAL_DMA_Abort_IT+0x1bc>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d027      	beq.n	8006138 <HAL_DMA_Abort_IT+0x17c>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a23      	ldr	r2, [pc, #140]	@ (800617c <HAL_DMA_Abort_IT+0x1c0>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d022      	beq.n	8006138 <HAL_DMA_Abort_IT+0x17c>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	4a22      	ldr	r2, [pc, #136]	@ (8006180 <HAL_DMA_Abort_IT+0x1c4>)
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d01d      	beq.n	8006138 <HAL_DMA_Abort_IT+0x17c>
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4a20      	ldr	r2, [pc, #128]	@ (8006184 <HAL_DMA_Abort_IT+0x1c8>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d018      	beq.n	8006138 <HAL_DMA_Abort_IT+0x17c>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4a1f      	ldr	r2, [pc, #124]	@ (8006188 <HAL_DMA_Abort_IT+0x1cc>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d013      	beq.n	8006138 <HAL_DMA_Abort_IT+0x17c>
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	4a1d      	ldr	r2, [pc, #116]	@ (800618c <HAL_DMA_Abort_IT+0x1d0>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d00e      	beq.n	8006138 <HAL_DMA_Abort_IT+0x17c>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	4a1c      	ldr	r2, [pc, #112]	@ (8006190 <HAL_DMA_Abort_IT+0x1d4>)
 8006120:	4293      	cmp	r3, r2
 8006122:	d009      	beq.n	8006138 <HAL_DMA_Abort_IT+0x17c>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4a1a      	ldr	r2, [pc, #104]	@ (8006194 <HAL_DMA_Abort_IT+0x1d8>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d004      	beq.n	8006138 <HAL_DMA_Abort_IT+0x17c>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	4a19      	ldr	r2, [pc, #100]	@ (8006198 <HAL_DMA_Abort_IT+0x1dc>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d108      	bne.n	800614a <HAL_DMA_Abort_IT+0x18e>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	681a      	ldr	r2, [r3, #0]
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f022 0201 	bic.w	r2, r2, #1
 8006146:	601a      	str	r2, [r3, #0]
 8006148:	e178      	b.n	800643c <HAL_DMA_Abort_IT+0x480>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	681a      	ldr	r2, [r3, #0]
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f022 0201 	bic.w	r2, r2, #1
 8006158:	601a      	str	r2, [r3, #0]
 800615a:	e16f      	b.n	800643c <HAL_DMA_Abort_IT+0x480>
 800615c:	40020010 	.word	0x40020010
 8006160:	40020028 	.word	0x40020028
 8006164:	40020040 	.word	0x40020040
 8006168:	40020058 	.word	0x40020058
 800616c:	40020070 	.word	0x40020070
 8006170:	40020088 	.word	0x40020088
 8006174:	400200a0 	.word	0x400200a0
 8006178:	400200b8 	.word	0x400200b8
 800617c:	40020410 	.word	0x40020410
 8006180:	40020428 	.word	0x40020428
 8006184:	40020440 	.word	0x40020440
 8006188:	40020458 	.word	0x40020458
 800618c:	40020470 	.word	0x40020470
 8006190:	40020488 	.word	0x40020488
 8006194:	400204a0 	.word	0x400204a0
 8006198:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	681a      	ldr	r2, [r3, #0]
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f022 020e 	bic.w	r2, r2, #14
 80061aa:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a6c      	ldr	r2, [pc, #432]	@ (8006364 <HAL_DMA_Abort_IT+0x3a8>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d04a      	beq.n	800624c <HAL_DMA_Abort_IT+0x290>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	4a6b      	ldr	r2, [pc, #428]	@ (8006368 <HAL_DMA_Abort_IT+0x3ac>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d045      	beq.n	800624c <HAL_DMA_Abort_IT+0x290>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a69      	ldr	r2, [pc, #420]	@ (800636c <HAL_DMA_Abort_IT+0x3b0>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d040      	beq.n	800624c <HAL_DMA_Abort_IT+0x290>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4a68      	ldr	r2, [pc, #416]	@ (8006370 <HAL_DMA_Abort_IT+0x3b4>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d03b      	beq.n	800624c <HAL_DMA_Abort_IT+0x290>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4a66      	ldr	r2, [pc, #408]	@ (8006374 <HAL_DMA_Abort_IT+0x3b8>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d036      	beq.n	800624c <HAL_DMA_Abort_IT+0x290>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4a65      	ldr	r2, [pc, #404]	@ (8006378 <HAL_DMA_Abort_IT+0x3bc>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d031      	beq.n	800624c <HAL_DMA_Abort_IT+0x290>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a63      	ldr	r2, [pc, #396]	@ (800637c <HAL_DMA_Abort_IT+0x3c0>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d02c      	beq.n	800624c <HAL_DMA_Abort_IT+0x290>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a62      	ldr	r2, [pc, #392]	@ (8006380 <HAL_DMA_Abort_IT+0x3c4>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d027      	beq.n	800624c <HAL_DMA_Abort_IT+0x290>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a60      	ldr	r2, [pc, #384]	@ (8006384 <HAL_DMA_Abort_IT+0x3c8>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d022      	beq.n	800624c <HAL_DMA_Abort_IT+0x290>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a5f      	ldr	r2, [pc, #380]	@ (8006388 <HAL_DMA_Abort_IT+0x3cc>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d01d      	beq.n	800624c <HAL_DMA_Abort_IT+0x290>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a5d      	ldr	r2, [pc, #372]	@ (800638c <HAL_DMA_Abort_IT+0x3d0>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d018      	beq.n	800624c <HAL_DMA_Abort_IT+0x290>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4a5c      	ldr	r2, [pc, #368]	@ (8006390 <HAL_DMA_Abort_IT+0x3d4>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d013      	beq.n	800624c <HAL_DMA_Abort_IT+0x290>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a5a      	ldr	r2, [pc, #360]	@ (8006394 <HAL_DMA_Abort_IT+0x3d8>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d00e      	beq.n	800624c <HAL_DMA_Abort_IT+0x290>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4a59      	ldr	r2, [pc, #356]	@ (8006398 <HAL_DMA_Abort_IT+0x3dc>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d009      	beq.n	800624c <HAL_DMA_Abort_IT+0x290>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4a57      	ldr	r2, [pc, #348]	@ (800639c <HAL_DMA_Abort_IT+0x3e0>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d004      	beq.n	800624c <HAL_DMA_Abort_IT+0x290>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4a56      	ldr	r2, [pc, #344]	@ (80063a0 <HAL_DMA_Abort_IT+0x3e4>)
 8006248:	4293      	cmp	r3, r2
 800624a:	d108      	bne.n	800625e <HAL_DMA_Abort_IT+0x2a2>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	681a      	ldr	r2, [r3, #0]
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f022 0201 	bic.w	r2, r2, #1
 800625a:	601a      	str	r2, [r3, #0]
 800625c:	e007      	b.n	800626e <HAL_DMA_Abort_IT+0x2b2>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	681a      	ldr	r2, [r3, #0]
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f022 0201 	bic.w	r2, r2, #1
 800626c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4a3c      	ldr	r2, [pc, #240]	@ (8006364 <HAL_DMA_Abort_IT+0x3a8>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d072      	beq.n	800635e <HAL_DMA_Abort_IT+0x3a2>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a3a      	ldr	r2, [pc, #232]	@ (8006368 <HAL_DMA_Abort_IT+0x3ac>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d06d      	beq.n	800635e <HAL_DMA_Abort_IT+0x3a2>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a39      	ldr	r2, [pc, #228]	@ (800636c <HAL_DMA_Abort_IT+0x3b0>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d068      	beq.n	800635e <HAL_DMA_Abort_IT+0x3a2>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a37      	ldr	r2, [pc, #220]	@ (8006370 <HAL_DMA_Abort_IT+0x3b4>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d063      	beq.n	800635e <HAL_DMA_Abort_IT+0x3a2>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4a36      	ldr	r2, [pc, #216]	@ (8006374 <HAL_DMA_Abort_IT+0x3b8>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d05e      	beq.n	800635e <HAL_DMA_Abort_IT+0x3a2>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a34      	ldr	r2, [pc, #208]	@ (8006378 <HAL_DMA_Abort_IT+0x3bc>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d059      	beq.n	800635e <HAL_DMA_Abort_IT+0x3a2>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4a33      	ldr	r2, [pc, #204]	@ (800637c <HAL_DMA_Abort_IT+0x3c0>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d054      	beq.n	800635e <HAL_DMA_Abort_IT+0x3a2>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a31      	ldr	r2, [pc, #196]	@ (8006380 <HAL_DMA_Abort_IT+0x3c4>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d04f      	beq.n	800635e <HAL_DMA_Abort_IT+0x3a2>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4a30      	ldr	r2, [pc, #192]	@ (8006384 <HAL_DMA_Abort_IT+0x3c8>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d04a      	beq.n	800635e <HAL_DMA_Abort_IT+0x3a2>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a2e      	ldr	r2, [pc, #184]	@ (8006388 <HAL_DMA_Abort_IT+0x3cc>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d045      	beq.n	800635e <HAL_DMA_Abort_IT+0x3a2>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4a2d      	ldr	r2, [pc, #180]	@ (800638c <HAL_DMA_Abort_IT+0x3d0>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d040      	beq.n	800635e <HAL_DMA_Abort_IT+0x3a2>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4a2b      	ldr	r2, [pc, #172]	@ (8006390 <HAL_DMA_Abort_IT+0x3d4>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d03b      	beq.n	800635e <HAL_DMA_Abort_IT+0x3a2>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4a2a      	ldr	r2, [pc, #168]	@ (8006394 <HAL_DMA_Abort_IT+0x3d8>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d036      	beq.n	800635e <HAL_DMA_Abort_IT+0x3a2>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	4a28      	ldr	r2, [pc, #160]	@ (8006398 <HAL_DMA_Abort_IT+0x3dc>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d031      	beq.n	800635e <HAL_DMA_Abort_IT+0x3a2>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4a27      	ldr	r2, [pc, #156]	@ (800639c <HAL_DMA_Abort_IT+0x3e0>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d02c      	beq.n	800635e <HAL_DMA_Abort_IT+0x3a2>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	4a25      	ldr	r2, [pc, #148]	@ (80063a0 <HAL_DMA_Abort_IT+0x3e4>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d027      	beq.n	800635e <HAL_DMA_Abort_IT+0x3a2>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4a24      	ldr	r2, [pc, #144]	@ (80063a4 <HAL_DMA_Abort_IT+0x3e8>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d022      	beq.n	800635e <HAL_DMA_Abort_IT+0x3a2>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a22      	ldr	r2, [pc, #136]	@ (80063a8 <HAL_DMA_Abort_IT+0x3ec>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d01d      	beq.n	800635e <HAL_DMA_Abort_IT+0x3a2>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	4a21      	ldr	r2, [pc, #132]	@ (80063ac <HAL_DMA_Abort_IT+0x3f0>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d018      	beq.n	800635e <HAL_DMA_Abort_IT+0x3a2>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	4a1f      	ldr	r2, [pc, #124]	@ (80063b0 <HAL_DMA_Abort_IT+0x3f4>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d013      	beq.n	800635e <HAL_DMA_Abort_IT+0x3a2>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	4a1e      	ldr	r2, [pc, #120]	@ (80063b4 <HAL_DMA_Abort_IT+0x3f8>)
 800633c:	4293      	cmp	r3, r2
 800633e:	d00e      	beq.n	800635e <HAL_DMA_Abort_IT+0x3a2>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a1c      	ldr	r2, [pc, #112]	@ (80063b8 <HAL_DMA_Abort_IT+0x3fc>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d009      	beq.n	800635e <HAL_DMA_Abort_IT+0x3a2>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4a1b      	ldr	r2, [pc, #108]	@ (80063bc <HAL_DMA_Abort_IT+0x400>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d004      	beq.n	800635e <HAL_DMA_Abort_IT+0x3a2>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4a19      	ldr	r2, [pc, #100]	@ (80063c0 <HAL_DMA_Abort_IT+0x404>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d132      	bne.n	80063c4 <HAL_DMA_Abort_IT+0x408>
 800635e:	2301      	movs	r3, #1
 8006360:	e031      	b.n	80063c6 <HAL_DMA_Abort_IT+0x40a>
 8006362:	bf00      	nop
 8006364:	40020010 	.word	0x40020010
 8006368:	40020028 	.word	0x40020028
 800636c:	40020040 	.word	0x40020040
 8006370:	40020058 	.word	0x40020058
 8006374:	40020070 	.word	0x40020070
 8006378:	40020088 	.word	0x40020088
 800637c:	400200a0 	.word	0x400200a0
 8006380:	400200b8 	.word	0x400200b8
 8006384:	40020410 	.word	0x40020410
 8006388:	40020428 	.word	0x40020428
 800638c:	40020440 	.word	0x40020440
 8006390:	40020458 	.word	0x40020458
 8006394:	40020470 	.word	0x40020470
 8006398:	40020488 	.word	0x40020488
 800639c:	400204a0 	.word	0x400204a0
 80063a0:	400204b8 	.word	0x400204b8
 80063a4:	58025408 	.word	0x58025408
 80063a8:	5802541c 	.word	0x5802541c
 80063ac:	58025430 	.word	0x58025430
 80063b0:	58025444 	.word	0x58025444
 80063b4:	58025458 	.word	0x58025458
 80063b8:	5802546c 	.word	0x5802546c
 80063bc:	58025480 	.word	0x58025480
 80063c0:	58025494 	.word	0x58025494
 80063c4:	2300      	movs	r3, #0
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d028      	beq.n	800641c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063ce:	681a      	ldr	r2, [r3, #0]
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063d4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80063d8:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063de:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063e4:	f003 031f 	and.w	r3, r3, #31
 80063e8:	2201      	movs	r2, #1
 80063ea:	409a      	lsls	r2, r3
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80063f4:	687a      	ldr	r2, [r7, #4]
 80063f6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80063f8:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d00c      	beq.n	800641c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006406:	681a      	ldr	r2, [r3, #0]
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800640c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006410:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006416:	687a      	ldr	r2, [r7, #4]
 8006418:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800641a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2201      	movs	r2, #1
 8006420:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2200      	movs	r2, #0
 8006428:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006430:	2b00      	cmp	r3, #0
 8006432:	d003      	beq.n	800643c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006438:	6878      	ldr	r0, [r7, #4]
 800643a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 800643c:	2300      	movs	r3, #0
}
 800643e:	4618      	mov	r0, r3
 8006440:	3710      	adds	r7, #16
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}
 8006446:	bf00      	nop

08006448 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b08a      	sub	sp, #40	@ 0x28
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8006450:	2300      	movs	r3, #0
 8006452:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006454:	4b67      	ldr	r3, [pc, #412]	@ (80065f4 <HAL_DMA_IRQHandler+0x1ac>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a67      	ldr	r2, [pc, #412]	@ (80065f8 <HAL_DMA_IRQHandler+0x1b0>)
 800645a:	fba2 2303 	umull	r2, r3, r2, r3
 800645e:	0a9b      	lsrs	r3, r3, #10
 8006460:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006466:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800646c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800646e:	6a3b      	ldr	r3, [r7, #32]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8006474:	69fb      	ldr	r3, [r7, #28]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	4a5f      	ldr	r2, [pc, #380]	@ (80065fc <HAL_DMA_IRQHandler+0x1b4>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d04a      	beq.n	800651a <HAL_DMA_IRQHandler+0xd2>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4a5d      	ldr	r2, [pc, #372]	@ (8006600 <HAL_DMA_IRQHandler+0x1b8>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d045      	beq.n	800651a <HAL_DMA_IRQHandler+0xd2>
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	4a5c      	ldr	r2, [pc, #368]	@ (8006604 <HAL_DMA_IRQHandler+0x1bc>)
 8006494:	4293      	cmp	r3, r2
 8006496:	d040      	beq.n	800651a <HAL_DMA_IRQHandler+0xd2>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4a5a      	ldr	r2, [pc, #360]	@ (8006608 <HAL_DMA_IRQHandler+0x1c0>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d03b      	beq.n	800651a <HAL_DMA_IRQHandler+0xd2>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4a59      	ldr	r2, [pc, #356]	@ (800660c <HAL_DMA_IRQHandler+0x1c4>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d036      	beq.n	800651a <HAL_DMA_IRQHandler+0xd2>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a57      	ldr	r2, [pc, #348]	@ (8006610 <HAL_DMA_IRQHandler+0x1c8>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d031      	beq.n	800651a <HAL_DMA_IRQHandler+0xd2>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a56      	ldr	r2, [pc, #344]	@ (8006614 <HAL_DMA_IRQHandler+0x1cc>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d02c      	beq.n	800651a <HAL_DMA_IRQHandler+0xd2>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a54      	ldr	r2, [pc, #336]	@ (8006618 <HAL_DMA_IRQHandler+0x1d0>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d027      	beq.n	800651a <HAL_DMA_IRQHandler+0xd2>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4a53      	ldr	r2, [pc, #332]	@ (800661c <HAL_DMA_IRQHandler+0x1d4>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d022      	beq.n	800651a <HAL_DMA_IRQHandler+0xd2>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4a51      	ldr	r2, [pc, #324]	@ (8006620 <HAL_DMA_IRQHandler+0x1d8>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d01d      	beq.n	800651a <HAL_DMA_IRQHandler+0xd2>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a50      	ldr	r2, [pc, #320]	@ (8006624 <HAL_DMA_IRQHandler+0x1dc>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d018      	beq.n	800651a <HAL_DMA_IRQHandler+0xd2>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4a4e      	ldr	r2, [pc, #312]	@ (8006628 <HAL_DMA_IRQHandler+0x1e0>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d013      	beq.n	800651a <HAL_DMA_IRQHandler+0xd2>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a4d      	ldr	r2, [pc, #308]	@ (800662c <HAL_DMA_IRQHandler+0x1e4>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d00e      	beq.n	800651a <HAL_DMA_IRQHandler+0xd2>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a4b      	ldr	r2, [pc, #300]	@ (8006630 <HAL_DMA_IRQHandler+0x1e8>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d009      	beq.n	800651a <HAL_DMA_IRQHandler+0xd2>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a4a      	ldr	r2, [pc, #296]	@ (8006634 <HAL_DMA_IRQHandler+0x1ec>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d004      	beq.n	800651a <HAL_DMA_IRQHandler+0xd2>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a48      	ldr	r2, [pc, #288]	@ (8006638 <HAL_DMA_IRQHandler+0x1f0>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d101      	bne.n	800651e <HAL_DMA_IRQHandler+0xd6>
 800651a:	2301      	movs	r3, #1
 800651c:	e000      	b.n	8006520 <HAL_DMA_IRQHandler+0xd8>
 800651e:	2300      	movs	r3, #0
 8006520:	2b00      	cmp	r3, #0
 8006522:	f000 842b 	beq.w	8006d7c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800652a:	f003 031f 	and.w	r3, r3, #31
 800652e:	2208      	movs	r2, #8
 8006530:	409a      	lsls	r2, r3
 8006532:	69bb      	ldr	r3, [r7, #24]
 8006534:	4013      	ands	r3, r2
 8006536:	2b00      	cmp	r3, #0
 8006538:	f000 80a2 	beq.w	8006680 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a2e      	ldr	r2, [pc, #184]	@ (80065fc <HAL_DMA_IRQHandler+0x1b4>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d04a      	beq.n	80065dc <HAL_DMA_IRQHandler+0x194>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4a2d      	ldr	r2, [pc, #180]	@ (8006600 <HAL_DMA_IRQHandler+0x1b8>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d045      	beq.n	80065dc <HAL_DMA_IRQHandler+0x194>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a2b      	ldr	r2, [pc, #172]	@ (8006604 <HAL_DMA_IRQHandler+0x1bc>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d040      	beq.n	80065dc <HAL_DMA_IRQHandler+0x194>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4a2a      	ldr	r2, [pc, #168]	@ (8006608 <HAL_DMA_IRQHandler+0x1c0>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d03b      	beq.n	80065dc <HAL_DMA_IRQHandler+0x194>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4a28      	ldr	r2, [pc, #160]	@ (800660c <HAL_DMA_IRQHandler+0x1c4>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d036      	beq.n	80065dc <HAL_DMA_IRQHandler+0x194>
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	4a27      	ldr	r2, [pc, #156]	@ (8006610 <HAL_DMA_IRQHandler+0x1c8>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d031      	beq.n	80065dc <HAL_DMA_IRQHandler+0x194>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a25      	ldr	r2, [pc, #148]	@ (8006614 <HAL_DMA_IRQHandler+0x1cc>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d02c      	beq.n	80065dc <HAL_DMA_IRQHandler+0x194>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4a24      	ldr	r2, [pc, #144]	@ (8006618 <HAL_DMA_IRQHandler+0x1d0>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d027      	beq.n	80065dc <HAL_DMA_IRQHandler+0x194>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a22      	ldr	r2, [pc, #136]	@ (800661c <HAL_DMA_IRQHandler+0x1d4>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d022      	beq.n	80065dc <HAL_DMA_IRQHandler+0x194>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4a21      	ldr	r2, [pc, #132]	@ (8006620 <HAL_DMA_IRQHandler+0x1d8>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d01d      	beq.n	80065dc <HAL_DMA_IRQHandler+0x194>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	4a1f      	ldr	r2, [pc, #124]	@ (8006624 <HAL_DMA_IRQHandler+0x1dc>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d018      	beq.n	80065dc <HAL_DMA_IRQHandler+0x194>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	4a1e      	ldr	r2, [pc, #120]	@ (8006628 <HAL_DMA_IRQHandler+0x1e0>)
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d013      	beq.n	80065dc <HAL_DMA_IRQHandler+0x194>
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4a1c      	ldr	r2, [pc, #112]	@ (800662c <HAL_DMA_IRQHandler+0x1e4>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d00e      	beq.n	80065dc <HAL_DMA_IRQHandler+0x194>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	4a1b      	ldr	r2, [pc, #108]	@ (8006630 <HAL_DMA_IRQHandler+0x1e8>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d009      	beq.n	80065dc <HAL_DMA_IRQHandler+0x194>
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a19      	ldr	r2, [pc, #100]	@ (8006634 <HAL_DMA_IRQHandler+0x1ec>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d004      	beq.n	80065dc <HAL_DMA_IRQHandler+0x194>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4a18      	ldr	r2, [pc, #96]	@ (8006638 <HAL_DMA_IRQHandler+0x1f0>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d12f      	bne.n	800663c <HAL_DMA_IRQHandler+0x1f4>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f003 0304 	and.w	r3, r3, #4
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	bf14      	ite	ne
 80065ea:	2301      	movne	r3, #1
 80065ec:	2300      	moveq	r3, #0
 80065ee:	b2db      	uxtb	r3, r3
 80065f0:	e02e      	b.n	8006650 <HAL_DMA_IRQHandler+0x208>
 80065f2:	bf00      	nop
 80065f4:	24000168 	.word	0x24000168
 80065f8:	1b4e81b5 	.word	0x1b4e81b5
 80065fc:	40020010 	.word	0x40020010
 8006600:	40020028 	.word	0x40020028
 8006604:	40020040 	.word	0x40020040
 8006608:	40020058 	.word	0x40020058
 800660c:	40020070 	.word	0x40020070
 8006610:	40020088 	.word	0x40020088
 8006614:	400200a0 	.word	0x400200a0
 8006618:	400200b8 	.word	0x400200b8
 800661c:	40020410 	.word	0x40020410
 8006620:	40020428 	.word	0x40020428
 8006624:	40020440 	.word	0x40020440
 8006628:	40020458 	.word	0x40020458
 800662c:	40020470 	.word	0x40020470
 8006630:	40020488 	.word	0x40020488
 8006634:	400204a0 	.word	0x400204a0
 8006638:	400204b8 	.word	0x400204b8
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f003 0308 	and.w	r3, r3, #8
 8006646:	2b00      	cmp	r3, #0
 8006648:	bf14      	ite	ne
 800664a:	2301      	movne	r3, #1
 800664c:	2300      	moveq	r3, #0
 800664e:	b2db      	uxtb	r3, r3
 8006650:	2b00      	cmp	r3, #0
 8006652:	d015      	beq.n	8006680 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	681a      	ldr	r2, [r3, #0]
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f022 0204 	bic.w	r2, r2, #4
 8006662:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006668:	f003 031f 	and.w	r3, r3, #31
 800666c:	2208      	movs	r2, #8
 800666e:	409a      	lsls	r2, r3
 8006670:	6a3b      	ldr	r3, [r7, #32]
 8006672:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006678:	f043 0201 	orr.w	r2, r3, #1
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006684:	f003 031f 	and.w	r3, r3, #31
 8006688:	69ba      	ldr	r2, [r7, #24]
 800668a:	fa22 f303 	lsr.w	r3, r2, r3
 800668e:	f003 0301 	and.w	r3, r3, #1
 8006692:	2b00      	cmp	r3, #0
 8006694:	d06e      	beq.n	8006774 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a69      	ldr	r2, [pc, #420]	@ (8006840 <HAL_DMA_IRQHandler+0x3f8>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d04a      	beq.n	8006736 <HAL_DMA_IRQHandler+0x2ee>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4a67      	ldr	r2, [pc, #412]	@ (8006844 <HAL_DMA_IRQHandler+0x3fc>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d045      	beq.n	8006736 <HAL_DMA_IRQHandler+0x2ee>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a66      	ldr	r2, [pc, #408]	@ (8006848 <HAL_DMA_IRQHandler+0x400>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d040      	beq.n	8006736 <HAL_DMA_IRQHandler+0x2ee>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a64      	ldr	r2, [pc, #400]	@ (800684c <HAL_DMA_IRQHandler+0x404>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d03b      	beq.n	8006736 <HAL_DMA_IRQHandler+0x2ee>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4a63      	ldr	r2, [pc, #396]	@ (8006850 <HAL_DMA_IRQHandler+0x408>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d036      	beq.n	8006736 <HAL_DMA_IRQHandler+0x2ee>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a61      	ldr	r2, [pc, #388]	@ (8006854 <HAL_DMA_IRQHandler+0x40c>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d031      	beq.n	8006736 <HAL_DMA_IRQHandler+0x2ee>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	4a60      	ldr	r2, [pc, #384]	@ (8006858 <HAL_DMA_IRQHandler+0x410>)
 80066d8:	4293      	cmp	r3, r2
 80066da:	d02c      	beq.n	8006736 <HAL_DMA_IRQHandler+0x2ee>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a5e      	ldr	r2, [pc, #376]	@ (800685c <HAL_DMA_IRQHandler+0x414>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d027      	beq.n	8006736 <HAL_DMA_IRQHandler+0x2ee>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4a5d      	ldr	r2, [pc, #372]	@ (8006860 <HAL_DMA_IRQHandler+0x418>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d022      	beq.n	8006736 <HAL_DMA_IRQHandler+0x2ee>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a5b      	ldr	r2, [pc, #364]	@ (8006864 <HAL_DMA_IRQHandler+0x41c>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d01d      	beq.n	8006736 <HAL_DMA_IRQHandler+0x2ee>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4a5a      	ldr	r2, [pc, #360]	@ (8006868 <HAL_DMA_IRQHandler+0x420>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d018      	beq.n	8006736 <HAL_DMA_IRQHandler+0x2ee>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4a58      	ldr	r2, [pc, #352]	@ (800686c <HAL_DMA_IRQHandler+0x424>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d013      	beq.n	8006736 <HAL_DMA_IRQHandler+0x2ee>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4a57      	ldr	r2, [pc, #348]	@ (8006870 <HAL_DMA_IRQHandler+0x428>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d00e      	beq.n	8006736 <HAL_DMA_IRQHandler+0x2ee>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4a55      	ldr	r2, [pc, #340]	@ (8006874 <HAL_DMA_IRQHandler+0x42c>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d009      	beq.n	8006736 <HAL_DMA_IRQHandler+0x2ee>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	4a54      	ldr	r2, [pc, #336]	@ (8006878 <HAL_DMA_IRQHandler+0x430>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d004      	beq.n	8006736 <HAL_DMA_IRQHandler+0x2ee>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4a52      	ldr	r2, [pc, #328]	@ (800687c <HAL_DMA_IRQHandler+0x434>)
 8006732:	4293      	cmp	r3, r2
 8006734:	d10a      	bne.n	800674c <HAL_DMA_IRQHandler+0x304>
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	695b      	ldr	r3, [r3, #20]
 800673c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006740:	2b00      	cmp	r3, #0
 8006742:	bf14      	ite	ne
 8006744:	2301      	movne	r3, #1
 8006746:	2300      	moveq	r3, #0
 8006748:	b2db      	uxtb	r3, r3
 800674a:	e003      	b.n	8006754 <HAL_DMA_IRQHandler+0x30c>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	2300      	movs	r3, #0
 8006754:	2b00      	cmp	r3, #0
 8006756:	d00d      	beq.n	8006774 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800675c:	f003 031f 	and.w	r3, r3, #31
 8006760:	2201      	movs	r2, #1
 8006762:	409a      	lsls	r2, r3
 8006764:	6a3b      	ldr	r3, [r7, #32]
 8006766:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800676c:	f043 0202 	orr.w	r2, r3, #2
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006778:	f003 031f 	and.w	r3, r3, #31
 800677c:	2204      	movs	r2, #4
 800677e:	409a      	lsls	r2, r3
 8006780:	69bb      	ldr	r3, [r7, #24]
 8006782:	4013      	ands	r3, r2
 8006784:	2b00      	cmp	r3, #0
 8006786:	f000 808f 	beq.w	80068a8 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4a2c      	ldr	r2, [pc, #176]	@ (8006840 <HAL_DMA_IRQHandler+0x3f8>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d04a      	beq.n	800682a <HAL_DMA_IRQHandler+0x3e2>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	4a2a      	ldr	r2, [pc, #168]	@ (8006844 <HAL_DMA_IRQHandler+0x3fc>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d045      	beq.n	800682a <HAL_DMA_IRQHandler+0x3e2>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a29      	ldr	r2, [pc, #164]	@ (8006848 <HAL_DMA_IRQHandler+0x400>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d040      	beq.n	800682a <HAL_DMA_IRQHandler+0x3e2>
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a27      	ldr	r2, [pc, #156]	@ (800684c <HAL_DMA_IRQHandler+0x404>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d03b      	beq.n	800682a <HAL_DMA_IRQHandler+0x3e2>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4a26      	ldr	r2, [pc, #152]	@ (8006850 <HAL_DMA_IRQHandler+0x408>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d036      	beq.n	800682a <HAL_DMA_IRQHandler+0x3e2>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a24      	ldr	r2, [pc, #144]	@ (8006854 <HAL_DMA_IRQHandler+0x40c>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d031      	beq.n	800682a <HAL_DMA_IRQHandler+0x3e2>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a23      	ldr	r2, [pc, #140]	@ (8006858 <HAL_DMA_IRQHandler+0x410>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d02c      	beq.n	800682a <HAL_DMA_IRQHandler+0x3e2>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4a21      	ldr	r2, [pc, #132]	@ (800685c <HAL_DMA_IRQHandler+0x414>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d027      	beq.n	800682a <HAL_DMA_IRQHandler+0x3e2>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	4a20      	ldr	r2, [pc, #128]	@ (8006860 <HAL_DMA_IRQHandler+0x418>)
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d022      	beq.n	800682a <HAL_DMA_IRQHandler+0x3e2>
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4a1e      	ldr	r2, [pc, #120]	@ (8006864 <HAL_DMA_IRQHandler+0x41c>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d01d      	beq.n	800682a <HAL_DMA_IRQHandler+0x3e2>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4a1d      	ldr	r2, [pc, #116]	@ (8006868 <HAL_DMA_IRQHandler+0x420>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d018      	beq.n	800682a <HAL_DMA_IRQHandler+0x3e2>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	4a1b      	ldr	r2, [pc, #108]	@ (800686c <HAL_DMA_IRQHandler+0x424>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d013      	beq.n	800682a <HAL_DMA_IRQHandler+0x3e2>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4a1a      	ldr	r2, [pc, #104]	@ (8006870 <HAL_DMA_IRQHandler+0x428>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d00e      	beq.n	800682a <HAL_DMA_IRQHandler+0x3e2>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4a18      	ldr	r2, [pc, #96]	@ (8006874 <HAL_DMA_IRQHandler+0x42c>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d009      	beq.n	800682a <HAL_DMA_IRQHandler+0x3e2>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4a17      	ldr	r2, [pc, #92]	@ (8006878 <HAL_DMA_IRQHandler+0x430>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d004      	beq.n	800682a <HAL_DMA_IRQHandler+0x3e2>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4a15      	ldr	r2, [pc, #84]	@ (800687c <HAL_DMA_IRQHandler+0x434>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d12a      	bne.n	8006880 <HAL_DMA_IRQHandler+0x438>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f003 0302 	and.w	r3, r3, #2
 8006834:	2b00      	cmp	r3, #0
 8006836:	bf14      	ite	ne
 8006838:	2301      	movne	r3, #1
 800683a:	2300      	moveq	r3, #0
 800683c:	b2db      	uxtb	r3, r3
 800683e:	e023      	b.n	8006888 <HAL_DMA_IRQHandler+0x440>
 8006840:	40020010 	.word	0x40020010
 8006844:	40020028 	.word	0x40020028
 8006848:	40020040 	.word	0x40020040
 800684c:	40020058 	.word	0x40020058
 8006850:	40020070 	.word	0x40020070
 8006854:	40020088 	.word	0x40020088
 8006858:	400200a0 	.word	0x400200a0
 800685c:	400200b8 	.word	0x400200b8
 8006860:	40020410 	.word	0x40020410
 8006864:	40020428 	.word	0x40020428
 8006868:	40020440 	.word	0x40020440
 800686c:	40020458 	.word	0x40020458
 8006870:	40020470 	.word	0x40020470
 8006874:	40020488 	.word	0x40020488
 8006878:	400204a0 	.word	0x400204a0
 800687c:	400204b8 	.word	0x400204b8
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	2300      	movs	r3, #0
 8006888:	2b00      	cmp	r3, #0
 800688a:	d00d      	beq.n	80068a8 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006890:	f003 031f 	and.w	r3, r3, #31
 8006894:	2204      	movs	r2, #4
 8006896:	409a      	lsls	r2, r3
 8006898:	6a3b      	ldr	r3, [r7, #32]
 800689a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068a0:	f043 0204 	orr.w	r2, r3, #4
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068ac:	f003 031f 	and.w	r3, r3, #31
 80068b0:	2210      	movs	r2, #16
 80068b2:	409a      	lsls	r2, r3
 80068b4:	69bb      	ldr	r3, [r7, #24]
 80068b6:	4013      	ands	r3, r2
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	f000 80a6 	beq.w	8006a0a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	4a85      	ldr	r2, [pc, #532]	@ (8006ad8 <HAL_DMA_IRQHandler+0x690>)
 80068c4:	4293      	cmp	r3, r2
 80068c6:	d04a      	beq.n	800695e <HAL_DMA_IRQHandler+0x516>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	4a83      	ldr	r2, [pc, #524]	@ (8006adc <HAL_DMA_IRQHandler+0x694>)
 80068ce:	4293      	cmp	r3, r2
 80068d0:	d045      	beq.n	800695e <HAL_DMA_IRQHandler+0x516>
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	4a82      	ldr	r2, [pc, #520]	@ (8006ae0 <HAL_DMA_IRQHandler+0x698>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d040      	beq.n	800695e <HAL_DMA_IRQHandler+0x516>
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	4a80      	ldr	r2, [pc, #512]	@ (8006ae4 <HAL_DMA_IRQHandler+0x69c>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d03b      	beq.n	800695e <HAL_DMA_IRQHandler+0x516>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	4a7f      	ldr	r2, [pc, #508]	@ (8006ae8 <HAL_DMA_IRQHandler+0x6a0>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d036      	beq.n	800695e <HAL_DMA_IRQHandler+0x516>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a7d      	ldr	r2, [pc, #500]	@ (8006aec <HAL_DMA_IRQHandler+0x6a4>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d031      	beq.n	800695e <HAL_DMA_IRQHandler+0x516>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	4a7c      	ldr	r2, [pc, #496]	@ (8006af0 <HAL_DMA_IRQHandler+0x6a8>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d02c      	beq.n	800695e <HAL_DMA_IRQHandler+0x516>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	4a7a      	ldr	r2, [pc, #488]	@ (8006af4 <HAL_DMA_IRQHandler+0x6ac>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d027      	beq.n	800695e <HAL_DMA_IRQHandler+0x516>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	4a79      	ldr	r2, [pc, #484]	@ (8006af8 <HAL_DMA_IRQHandler+0x6b0>)
 8006914:	4293      	cmp	r3, r2
 8006916:	d022      	beq.n	800695e <HAL_DMA_IRQHandler+0x516>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	4a77      	ldr	r2, [pc, #476]	@ (8006afc <HAL_DMA_IRQHandler+0x6b4>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d01d      	beq.n	800695e <HAL_DMA_IRQHandler+0x516>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4a76      	ldr	r2, [pc, #472]	@ (8006b00 <HAL_DMA_IRQHandler+0x6b8>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d018      	beq.n	800695e <HAL_DMA_IRQHandler+0x516>
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	4a74      	ldr	r2, [pc, #464]	@ (8006b04 <HAL_DMA_IRQHandler+0x6bc>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d013      	beq.n	800695e <HAL_DMA_IRQHandler+0x516>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	4a73      	ldr	r2, [pc, #460]	@ (8006b08 <HAL_DMA_IRQHandler+0x6c0>)
 800693c:	4293      	cmp	r3, r2
 800693e:	d00e      	beq.n	800695e <HAL_DMA_IRQHandler+0x516>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	4a71      	ldr	r2, [pc, #452]	@ (8006b0c <HAL_DMA_IRQHandler+0x6c4>)
 8006946:	4293      	cmp	r3, r2
 8006948:	d009      	beq.n	800695e <HAL_DMA_IRQHandler+0x516>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	4a70      	ldr	r2, [pc, #448]	@ (8006b10 <HAL_DMA_IRQHandler+0x6c8>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d004      	beq.n	800695e <HAL_DMA_IRQHandler+0x516>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	4a6e      	ldr	r2, [pc, #440]	@ (8006b14 <HAL_DMA_IRQHandler+0x6cc>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d10a      	bne.n	8006974 <HAL_DMA_IRQHandler+0x52c>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f003 0308 	and.w	r3, r3, #8
 8006968:	2b00      	cmp	r3, #0
 800696a:	bf14      	ite	ne
 800696c:	2301      	movne	r3, #1
 800696e:	2300      	moveq	r3, #0
 8006970:	b2db      	uxtb	r3, r3
 8006972:	e009      	b.n	8006988 <HAL_DMA_IRQHandler+0x540>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f003 0304 	and.w	r3, r3, #4
 800697e:	2b00      	cmp	r3, #0
 8006980:	bf14      	ite	ne
 8006982:	2301      	movne	r3, #1
 8006984:	2300      	moveq	r3, #0
 8006986:	b2db      	uxtb	r3, r3
 8006988:	2b00      	cmp	r3, #0
 800698a:	d03e      	beq.n	8006a0a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006990:	f003 031f 	and.w	r3, r3, #31
 8006994:	2210      	movs	r2, #16
 8006996:	409a      	lsls	r2, r3
 8006998:	6a3b      	ldr	r3, [r7, #32]
 800699a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d018      	beq.n	80069dc <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d108      	bne.n	80069ca <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d024      	beq.n	8006a0a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	4798      	blx	r3
 80069c8:	e01f      	b.n	8006a0a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d01b      	beq.n	8006a0a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	4798      	blx	r3
 80069da:	e016      	b.n	8006a0a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d107      	bne.n	80069fa <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	681a      	ldr	r2, [r3, #0]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f022 0208 	bic.w	r2, r2, #8
 80069f8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d003      	beq.n	8006a0a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a06:	6878      	ldr	r0, [r7, #4]
 8006a08:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a0e:	f003 031f 	and.w	r3, r3, #31
 8006a12:	2220      	movs	r2, #32
 8006a14:	409a      	lsls	r2, r3
 8006a16:	69bb      	ldr	r3, [r7, #24]
 8006a18:	4013      	ands	r3, r2
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	f000 8110 	beq.w	8006c40 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	4a2c      	ldr	r2, [pc, #176]	@ (8006ad8 <HAL_DMA_IRQHandler+0x690>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d04a      	beq.n	8006ac0 <HAL_DMA_IRQHandler+0x678>
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	4a2b      	ldr	r2, [pc, #172]	@ (8006adc <HAL_DMA_IRQHandler+0x694>)
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d045      	beq.n	8006ac0 <HAL_DMA_IRQHandler+0x678>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	4a29      	ldr	r2, [pc, #164]	@ (8006ae0 <HAL_DMA_IRQHandler+0x698>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d040      	beq.n	8006ac0 <HAL_DMA_IRQHandler+0x678>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	4a28      	ldr	r2, [pc, #160]	@ (8006ae4 <HAL_DMA_IRQHandler+0x69c>)
 8006a44:	4293      	cmp	r3, r2
 8006a46:	d03b      	beq.n	8006ac0 <HAL_DMA_IRQHandler+0x678>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	4a26      	ldr	r2, [pc, #152]	@ (8006ae8 <HAL_DMA_IRQHandler+0x6a0>)
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	d036      	beq.n	8006ac0 <HAL_DMA_IRQHandler+0x678>
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	4a25      	ldr	r2, [pc, #148]	@ (8006aec <HAL_DMA_IRQHandler+0x6a4>)
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	d031      	beq.n	8006ac0 <HAL_DMA_IRQHandler+0x678>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	4a23      	ldr	r2, [pc, #140]	@ (8006af0 <HAL_DMA_IRQHandler+0x6a8>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d02c      	beq.n	8006ac0 <HAL_DMA_IRQHandler+0x678>
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	4a22      	ldr	r2, [pc, #136]	@ (8006af4 <HAL_DMA_IRQHandler+0x6ac>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d027      	beq.n	8006ac0 <HAL_DMA_IRQHandler+0x678>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	4a20      	ldr	r2, [pc, #128]	@ (8006af8 <HAL_DMA_IRQHandler+0x6b0>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d022      	beq.n	8006ac0 <HAL_DMA_IRQHandler+0x678>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	4a1f      	ldr	r2, [pc, #124]	@ (8006afc <HAL_DMA_IRQHandler+0x6b4>)
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d01d      	beq.n	8006ac0 <HAL_DMA_IRQHandler+0x678>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4a1d      	ldr	r2, [pc, #116]	@ (8006b00 <HAL_DMA_IRQHandler+0x6b8>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d018      	beq.n	8006ac0 <HAL_DMA_IRQHandler+0x678>
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	4a1c      	ldr	r2, [pc, #112]	@ (8006b04 <HAL_DMA_IRQHandler+0x6bc>)
 8006a94:	4293      	cmp	r3, r2
 8006a96:	d013      	beq.n	8006ac0 <HAL_DMA_IRQHandler+0x678>
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	4a1a      	ldr	r2, [pc, #104]	@ (8006b08 <HAL_DMA_IRQHandler+0x6c0>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d00e      	beq.n	8006ac0 <HAL_DMA_IRQHandler+0x678>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	4a19      	ldr	r2, [pc, #100]	@ (8006b0c <HAL_DMA_IRQHandler+0x6c4>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d009      	beq.n	8006ac0 <HAL_DMA_IRQHandler+0x678>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4a17      	ldr	r2, [pc, #92]	@ (8006b10 <HAL_DMA_IRQHandler+0x6c8>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d004      	beq.n	8006ac0 <HAL_DMA_IRQHandler+0x678>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a16      	ldr	r2, [pc, #88]	@ (8006b14 <HAL_DMA_IRQHandler+0x6cc>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d12b      	bne.n	8006b18 <HAL_DMA_IRQHandler+0x6d0>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f003 0310 	and.w	r3, r3, #16
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	bf14      	ite	ne
 8006ace:	2301      	movne	r3, #1
 8006ad0:	2300      	moveq	r3, #0
 8006ad2:	b2db      	uxtb	r3, r3
 8006ad4:	e02a      	b.n	8006b2c <HAL_DMA_IRQHandler+0x6e4>
 8006ad6:	bf00      	nop
 8006ad8:	40020010 	.word	0x40020010
 8006adc:	40020028 	.word	0x40020028
 8006ae0:	40020040 	.word	0x40020040
 8006ae4:	40020058 	.word	0x40020058
 8006ae8:	40020070 	.word	0x40020070
 8006aec:	40020088 	.word	0x40020088
 8006af0:	400200a0 	.word	0x400200a0
 8006af4:	400200b8 	.word	0x400200b8
 8006af8:	40020410 	.word	0x40020410
 8006afc:	40020428 	.word	0x40020428
 8006b00:	40020440 	.word	0x40020440
 8006b04:	40020458 	.word	0x40020458
 8006b08:	40020470 	.word	0x40020470
 8006b0c:	40020488 	.word	0x40020488
 8006b10:	400204a0 	.word	0x400204a0
 8006b14:	400204b8 	.word	0x400204b8
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f003 0302 	and.w	r3, r3, #2
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	bf14      	ite	ne
 8006b26:	2301      	movne	r3, #1
 8006b28:	2300      	moveq	r3, #0
 8006b2a:	b2db      	uxtb	r3, r3
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	f000 8087 	beq.w	8006c40 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b36:	f003 031f 	and.w	r3, r3, #31
 8006b3a:	2220      	movs	r2, #32
 8006b3c:	409a      	lsls	r2, r3
 8006b3e:	6a3b      	ldr	r3, [r7, #32]
 8006b40:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006b48:	b2db      	uxtb	r3, r3
 8006b4a:	2b04      	cmp	r3, #4
 8006b4c:	d139      	bne.n	8006bc2 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	681a      	ldr	r2, [r3, #0]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f022 0216 	bic.w	r2, r2, #22
 8006b5c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	695a      	ldr	r2, [r3, #20]
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006b6c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d103      	bne.n	8006b7e <HAL_DMA_IRQHandler+0x736>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d007      	beq.n	8006b8e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	681a      	ldr	r2, [r3, #0]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f022 0208 	bic.w	r2, r2, #8
 8006b8c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b92:	f003 031f 	and.w	r3, r3, #31
 8006b96:	223f      	movs	r2, #63	@ 0x3f
 8006b98:	409a      	lsls	r2, r3
 8006b9a:	6a3b      	ldr	r3, [r7, #32]
 8006b9c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2201      	movs	r2, #1
 8006ba2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	f000 834a 	beq.w	800724c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bbc:	6878      	ldr	r0, [r7, #4]
 8006bbe:	4798      	blx	r3
          }
          return;
 8006bc0:	e344      	b.n	800724c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d018      	beq.n	8006c02 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d108      	bne.n	8006bf0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d02c      	beq.n	8006c40 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bea:	6878      	ldr	r0, [r7, #4]
 8006bec:	4798      	blx	r3
 8006bee:	e027      	b.n	8006c40 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d023      	beq.n	8006c40 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	4798      	blx	r3
 8006c00:	e01e      	b.n	8006c40 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d10f      	bne.n	8006c30 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	681a      	ldr	r2, [r3, #0]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f022 0210 	bic.w	r2, r2, #16
 8006c1e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2201      	movs	r2, #1
 8006c24:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d003      	beq.n	8006c40 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c3c:	6878      	ldr	r0, [r7, #4]
 8006c3e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	f000 8306 	beq.w	8007256 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c4e:	f003 0301 	and.w	r3, r3, #1
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	f000 8088 	beq.w	8006d68 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2204      	movs	r2, #4
 8006c5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	4a7a      	ldr	r2, [pc, #488]	@ (8006e50 <HAL_DMA_IRQHandler+0xa08>)
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d04a      	beq.n	8006d00 <HAL_DMA_IRQHandler+0x8b8>
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	4a79      	ldr	r2, [pc, #484]	@ (8006e54 <HAL_DMA_IRQHandler+0xa0c>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d045      	beq.n	8006d00 <HAL_DMA_IRQHandler+0x8b8>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	4a77      	ldr	r2, [pc, #476]	@ (8006e58 <HAL_DMA_IRQHandler+0xa10>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d040      	beq.n	8006d00 <HAL_DMA_IRQHandler+0x8b8>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	4a76      	ldr	r2, [pc, #472]	@ (8006e5c <HAL_DMA_IRQHandler+0xa14>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d03b      	beq.n	8006d00 <HAL_DMA_IRQHandler+0x8b8>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a74      	ldr	r2, [pc, #464]	@ (8006e60 <HAL_DMA_IRQHandler+0xa18>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d036      	beq.n	8006d00 <HAL_DMA_IRQHandler+0x8b8>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4a73      	ldr	r2, [pc, #460]	@ (8006e64 <HAL_DMA_IRQHandler+0xa1c>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d031      	beq.n	8006d00 <HAL_DMA_IRQHandler+0x8b8>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a71      	ldr	r2, [pc, #452]	@ (8006e68 <HAL_DMA_IRQHandler+0xa20>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d02c      	beq.n	8006d00 <HAL_DMA_IRQHandler+0x8b8>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4a70      	ldr	r2, [pc, #448]	@ (8006e6c <HAL_DMA_IRQHandler+0xa24>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d027      	beq.n	8006d00 <HAL_DMA_IRQHandler+0x8b8>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4a6e      	ldr	r2, [pc, #440]	@ (8006e70 <HAL_DMA_IRQHandler+0xa28>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d022      	beq.n	8006d00 <HAL_DMA_IRQHandler+0x8b8>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a6d      	ldr	r2, [pc, #436]	@ (8006e74 <HAL_DMA_IRQHandler+0xa2c>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d01d      	beq.n	8006d00 <HAL_DMA_IRQHandler+0x8b8>
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	4a6b      	ldr	r2, [pc, #428]	@ (8006e78 <HAL_DMA_IRQHandler+0xa30>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d018      	beq.n	8006d00 <HAL_DMA_IRQHandler+0x8b8>
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a6a      	ldr	r2, [pc, #424]	@ (8006e7c <HAL_DMA_IRQHandler+0xa34>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d013      	beq.n	8006d00 <HAL_DMA_IRQHandler+0x8b8>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	4a68      	ldr	r2, [pc, #416]	@ (8006e80 <HAL_DMA_IRQHandler+0xa38>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d00e      	beq.n	8006d00 <HAL_DMA_IRQHandler+0x8b8>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	4a67      	ldr	r2, [pc, #412]	@ (8006e84 <HAL_DMA_IRQHandler+0xa3c>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d009      	beq.n	8006d00 <HAL_DMA_IRQHandler+0x8b8>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4a65      	ldr	r2, [pc, #404]	@ (8006e88 <HAL_DMA_IRQHandler+0xa40>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d004      	beq.n	8006d00 <HAL_DMA_IRQHandler+0x8b8>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a64      	ldr	r2, [pc, #400]	@ (8006e8c <HAL_DMA_IRQHandler+0xa44>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d108      	bne.n	8006d12 <HAL_DMA_IRQHandler+0x8ca>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	681a      	ldr	r2, [r3, #0]
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f022 0201 	bic.w	r2, r2, #1
 8006d0e:	601a      	str	r2, [r3, #0]
 8006d10:	e007      	b.n	8006d22 <HAL_DMA_IRQHandler+0x8da>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	681a      	ldr	r2, [r3, #0]
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f022 0201 	bic.w	r2, r2, #1
 8006d20:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	3301      	adds	r3, #1
 8006d26:	60fb      	str	r3, [r7, #12]
 8006d28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d2a:	429a      	cmp	r2, r3
 8006d2c:	d307      	bcc.n	8006d3e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f003 0301 	and.w	r3, r3, #1
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d1f2      	bne.n	8006d22 <HAL_DMA_IRQHandler+0x8da>
 8006d3c:	e000      	b.n	8006d40 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8006d3e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f003 0301 	and.w	r3, r3, #1
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d004      	beq.n	8006d58 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2203      	movs	r2, #3
 8006d52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8006d56:	e003      	b.n	8006d60 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2200      	movs	r2, #0
 8006d64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	f000 8272 	beq.w	8007256 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d76:	6878      	ldr	r0, [r7, #4]
 8006d78:	4798      	blx	r3
 8006d7a:	e26c      	b.n	8007256 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	4a43      	ldr	r2, [pc, #268]	@ (8006e90 <HAL_DMA_IRQHandler+0xa48>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d022      	beq.n	8006dcc <HAL_DMA_IRQHandler+0x984>
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	4a42      	ldr	r2, [pc, #264]	@ (8006e94 <HAL_DMA_IRQHandler+0xa4c>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d01d      	beq.n	8006dcc <HAL_DMA_IRQHandler+0x984>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	4a40      	ldr	r2, [pc, #256]	@ (8006e98 <HAL_DMA_IRQHandler+0xa50>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d018      	beq.n	8006dcc <HAL_DMA_IRQHandler+0x984>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4a3f      	ldr	r2, [pc, #252]	@ (8006e9c <HAL_DMA_IRQHandler+0xa54>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d013      	beq.n	8006dcc <HAL_DMA_IRQHandler+0x984>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	4a3d      	ldr	r2, [pc, #244]	@ (8006ea0 <HAL_DMA_IRQHandler+0xa58>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d00e      	beq.n	8006dcc <HAL_DMA_IRQHandler+0x984>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4a3c      	ldr	r2, [pc, #240]	@ (8006ea4 <HAL_DMA_IRQHandler+0xa5c>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d009      	beq.n	8006dcc <HAL_DMA_IRQHandler+0x984>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4a3a      	ldr	r2, [pc, #232]	@ (8006ea8 <HAL_DMA_IRQHandler+0xa60>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d004      	beq.n	8006dcc <HAL_DMA_IRQHandler+0x984>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4a39      	ldr	r2, [pc, #228]	@ (8006eac <HAL_DMA_IRQHandler+0xa64>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d101      	bne.n	8006dd0 <HAL_DMA_IRQHandler+0x988>
 8006dcc:	2301      	movs	r3, #1
 8006dce:	e000      	b.n	8006dd2 <HAL_DMA_IRQHandler+0x98a>
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	f000 823f 	beq.w	8007256 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006de4:	f003 031f 	and.w	r3, r3, #31
 8006de8:	2204      	movs	r2, #4
 8006dea:	409a      	lsls	r2, r3
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	4013      	ands	r3, r2
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	f000 80cd 	beq.w	8006f90 <HAL_DMA_IRQHandler+0xb48>
 8006df6:	693b      	ldr	r3, [r7, #16]
 8006df8:	f003 0304 	and.w	r3, r3, #4
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	f000 80c7 	beq.w	8006f90 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e06:	f003 031f 	and.w	r3, r3, #31
 8006e0a:	2204      	movs	r2, #4
 8006e0c:	409a      	lsls	r2, r3
 8006e0e:	69fb      	ldr	r3, [r7, #28]
 8006e10:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006e12:	693b      	ldr	r3, [r7, #16]
 8006e14:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d049      	beq.n	8006eb0 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006e1c:	693b      	ldr	r3, [r7, #16]
 8006e1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d109      	bne.n	8006e3a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	f000 8210 	beq.w	8007250 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e34:	6878      	ldr	r0, [r7, #4]
 8006e36:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006e38:	e20a      	b.n	8007250 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	f000 8206 	beq.w	8007250 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e48:	6878      	ldr	r0, [r7, #4]
 8006e4a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006e4c:	e200      	b.n	8007250 <HAL_DMA_IRQHandler+0xe08>
 8006e4e:	bf00      	nop
 8006e50:	40020010 	.word	0x40020010
 8006e54:	40020028 	.word	0x40020028
 8006e58:	40020040 	.word	0x40020040
 8006e5c:	40020058 	.word	0x40020058
 8006e60:	40020070 	.word	0x40020070
 8006e64:	40020088 	.word	0x40020088
 8006e68:	400200a0 	.word	0x400200a0
 8006e6c:	400200b8 	.word	0x400200b8
 8006e70:	40020410 	.word	0x40020410
 8006e74:	40020428 	.word	0x40020428
 8006e78:	40020440 	.word	0x40020440
 8006e7c:	40020458 	.word	0x40020458
 8006e80:	40020470 	.word	0x40020470
 8006e84:	40020488 	.word	0x40020488
 8006e88:	400204a0 	.word	0x400204a0
 8006e8c:	400204b8 	.word	0x400204b8
 8006e90:	58025408 	.word	0x58025408
 8006e94:	5802541c 	.word	0x5802541c
 8006e98:	58025430 	.word	0x58025430
 8006e9c:	58025444 	.word	0x58025444
 8006ea0:	58025458 	.word	0x58025458
 8006ea4:	5802546c 	.word	0x5802546c
 8006ea8:	58025480 	.word	0x58025480
 8006eac:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006eb0:	693b      	ldr	r3, [r7, #16]
 8006eb2:	f003 0320 	and.w	r3, r3, #32
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d160      	bne.n	8006f7c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	4a7f      	ldr	r2, [pc, #508]	@ (80070bc <HAL_DMA_IRQHandler+0xc74>)
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d04a      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb12>
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	4a7d      	ldr	r2, [pc, #500]	@ (80070c0 <HAL_DMA_IRQHandler+0xc78>)
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	d045      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb12>
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	4a7c      	ldr	r2, [pc, #496]	@ (80070c4 <HAL_DMA_IRQHandler+0xc7c>)
 8006ed4:	4293      	cmp	r3, r2
 8006ed6:	d040      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb12>
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	4a7a      	ldr	r2, [pc, #488]	@ (80070c8 <HAL_DMA_IRQHandler+0xc80>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d03b      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb12>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	4a79      	ldr	r2, [pc, #484]	@ (80070cc <HAL_DMA_IRQHandler+0xc84>)
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d036      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb12>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4a77      	ldr	r2, [pc, #476]	@ (80070d0 <HAL_DMA_IRQHandler+0xc88>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d031      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb12>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4a76      	ldr	r2, [pc, #472]	@ (80070d4 <HAL_DMA_IRQHandler+0xc8c>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d02c      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb12>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a74      	ldr	r2, [pc, #464]	@ (80070d8 <HAL_DMA_IRQHandler+0xc90>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d027      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb12>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4a73      	ldr	r2, [pc, #460]	@ (80070dc <HAL_DMA_IRQHandler+0xc94>)
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d022      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb12>
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	4a71      	ldr	r2, [pc, #452]	@ (80070e0 <HAL_DMA_IRQHandler+0xc98>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d01d      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb12>
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	4a70      	ldr	r2, [pc, #448]	@ (80070e4 <HAL_DMA_IRQHandler+0xc9c>)
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d018      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb12>
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4a6e      	ldr	r2, [pc, #440]	@ (80070e8 <HAL_DMA_IRQHandler+0xca0>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d013      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb12>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	4a6d      	ldr	r2, [pc, #436]	@ (80070ec <HAL_DMA_IRQHandler+0xca4>)
 8006f38:	4293      	cmp	r3, r2
 8006f3a:	d00e      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb12>
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4a6b      	ldr	r2, [pc, #428]	@ (80070f0 <HAL_DMA_IRQHandler+0xca8>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d009      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb12>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	4a6a      	ldr	r2, [pc, #424]	@ (80070f4 <HAL_DMA_IRQHandler+0xcac>)
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d004      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb12>
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	4a68      	ldr	r2, [pc, #416]	@ (80070f8 <HAL_DMA_IRQHandler+0xcb0>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d108      	bne.n	8006f6c <HAL_DMA_IRQHandler+0xb24>
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	681a      	ldr	r2, [r3, #0]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f022 0208 	bic.w	r2, r2, #8
 8006f68:	601a      	str	r2, [r3, #0]
 8006f6a:	e007      	b.n	8006f7c <HAL_DMA_IRQHandler+0xb34>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	681a      	ldr	r2, [r3, #0]
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f022 0204 	bic.w	r2, r2, #4
 8006f7a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	f000 8165 	beq.w	8007250 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006f8e:	e15f      	b.n	8007250 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f94:	f003 031f 	and.w	r3, r3, #31
 8006f98:	2202      	movs	r2, #2
 8006f9a:	409a      	lsls	r2, r3
 8006f9c:	697b      	ldr	r3, [r7, #20]
 8006f9e:	4013      	ands	r3, r2
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	f000 80c5 	beq.w	8007130 <HAL_DMA_IRQHandler+0xce8>
 8006fa6:	693b      	ldr	r3, [r7, #16]
 8006fa8:	f003 0302 	and.w	r3, r3, #2
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	f000 80bf 	beq.w	8007130 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fb6:	f003 031f 	and.w	r3, r3, #31
 8006fba:	2202      	movs	r2, #2
 8006fbc:	409a      	lsls	r2, r3
 8006fbe:	69fb      	ldr	r3, [r7, #28]
 8006fc0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006fc2:	693b      	ldr	r3, [r7, #16]
 8006fc4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d018      	beq.n	8006ffe <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d109      	bne.n	8006fea <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	f000 813a 	beq.w	8007254 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fe4:	6878      	ldr	r0, [r7, #4]
 8006fe6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006fe8:	e134      	b.n	8007254 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	f000 8130 	beq.w	8007254 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ff8:	6878      	ldr	r0, [r7, #4]
 8006ffa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006ffc:	e12a      	b.n	8007254 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006ffe:	693b      	ldr	r3, [r7, #16]
 8007000:	f003 0320 	and.w	r3, r3, #32
 8007004:	2b00      	cmp	r3, #0
 8007006:	f040 8089 	bne.w	800711c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	4a2b      	ldr	r2, [pc, #172]	@ (80070bc <HAL_DMA_IRQHandler+0xc74>)
 8007010:	4293      	cmp	r3, r2
 8007012:	d04a      	beq.n	80070aa <HAL_DMA_IRQHandler+0xc62>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	4a29      	ldr	r2, [pc, #164]	@ (80070c0 <HAL_DMA_IRQHandler+0xc78>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d045      	beq.n	80070aa <HAL_DMA_IRQHandler+0xc62>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	4a28      	ldr	r2, [pc, #160]	@ (80070c4 <HAL_DMA_IRQHandler+0xc7c>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d040      	beq.n	80070aa <HAL_DMA_IRQHandler+0xc62>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	4a26      	ldr	r2, [pc, #152]	@ (80070c8 <HAL_DMA_IRQHandler+0xc80>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d03b      	beq.n	80070aa <HAL_DMA_IRQHandler+0xc62>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	4a25      	ldr	r2, [pc, #148]	@ (80070cc <HAL_DMA_IRQHandler+0xc84>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d036      	beq.n	80070aa <HAL_DMA_IRQHandler+0xc62>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4a23      	ldr	r2, [pc, #140]	@ (80070d0 <HAL_DMA_IRQHandler+0xc88>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d031      	beq.n	80070aa <HAL_DMA_IRQHandler+0xc62>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	4a22      	ldr	r2, [pc, #136]	@ (80070d4 <HAL_DMA_IRQHandler+0xc8c>)
 800704c:	4293      	cmp	r3, r2
 800704e:	d02c      	beq.n	80070aa <HAL_DMA_IRQHandler+0xc62>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4a20      	ldr	r2, [pc, #128]	@ (80070d8 <HAL_DMA_IRQHandler+0xc90>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d027      	beq.n	80070aa <HAL_DMA_IRQHandler+0xc62>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4a1f      	ldr	r2, [pc, #124]	@ (80070dc <HAL_DMA_IRQHandler+0xc94>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d022      	beq.n	80070aa <HAL_DMA_IRQHandler+0xc62>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	4a1d      	ldr	r2, [pc, #116]	@ (80070e0 <HAL_DMA_IRQHandler+0xc98>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d01d      	beq.n	80070aa <HAL_DMA_IRQHandler+0xc62>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	4a1c      	ldr	r2, [pc, #112]	@ (80070e4 <HAL_DMA_IRQHandler+0xc9c>)
 8007074:	4293      	cmp	r3, r2
 8007076:	d018      	beq.n	80070aa <HAL_DMA_IRQHandler+0xc62>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	4a1a      	ldr	r2, [pc, #104]	@ (80070e8 <HAL_DMA_IRQHandler+0xca0>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d013      	beq.n	80070aa <HAL_DMA_IRQHandler+0xc62>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	4a19      	ldr	r2, [pc, #100]	@ (80070ec <HAL_DMA_IRQHandler+0xca4>)
 8007088:	4293      	cmp	r3, r2
 800708a:	d00e      	beq.n	80070aa <HAL_DMA_IRQHandler+0xc62>
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	4a17      	ldr	r2, [pc, #92]	@ (80070f0 <HAL_DMA_IRQHandler+0xca8>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d009      	beq.n	80070aa <HAL_DMA_IRQHandler+0xc62>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	4a16      	ldr	r2, [pc, #88]	@ (80070f4 <HAL_DMA_IRQHandler+0xcac>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d004      	beq.n	80070aa <HAL_DMA_IRQHandler+0xc62>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	4a14      	ldr	r2, [pc, #80]	@ (80070f8 <HAL_DMA_IRQHandler+0xcb0>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d128      	bne.n	80070fc <HAL_DMA_IRQHandler+0xcb4>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	681a      	ldr	r2, [r3, #0]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f022 0214 	bic.w	r2, r2, #20
 80070b8:	601a      	str	r2, [r3, #0]
 80070ba:	e027      	b.n	800710c <HAL_DMA_IRQHandler+0xcc4>
 80070bc:	40020010 	.word	0x40020010
 80070c0:	40020028 	.word	0x40020028
 80070c4:	40020040 	.word	0x40020040
 80070c8:	40020058 	.word	0x40020058
 80070cc:	40020070 	.word	0x40020070
 80070d0:	40020088 	.word	0x40020088
 80070d4:	400200a0 	.word	0x400200a0
 80070d8:	400200b8 	.word	0x400200b8
 80070dc:	40020410 	.word	0x40020410
 80070e0:	40020428 	.word	0x40020428
 80070e4:	40020440 	.word	0x40020440
 80070e8:	40020458 	.word	0x40020458
 80070ec:	40020470 	.word	0x40020470
 80070f0:	40020488 	.word	0x40020488
 80070f4:	400204a0 	.word	0x400204a0
 80070f8:	400204b8 	.word	0x400204b8
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	681a      	ldr	r2, [r3, #0]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f022 020a 	bic.w	r2, r2, #10
 800710a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2201      	movs	r2, #1
 8007110:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2200      	movs	r2, #0
 8007118:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007120:	2b00      	cmp	r3, #0
 8007122:	f000 8097 	beq.w	8007254 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800712e:	e091      	b.n	8007254 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007134:	f003 031f 	and.w	r3, r3, #31
 8007138:	2208      	movs	r2, #8
 800713a:	409a      	lsls	r2, r3
 800713c:	697b      	ldr	r3, [r7, #20]
 800713e:	4013      	ands	r3, r2
 8007140:	2b00      	cmp	r3, #0
 8007142:	f000 8088 	beq.w	8007256 <HAL_DMA_IRQHandler+0xe0e>
 8007146:	693b      	ldr	r3, [r7, #16]
 8007148:	f003 0308 	and.w	r3, r3, #8
 800714c:	2b00      	cmp	r3, #0
 800714e:	f000 8082 	beq.w	8007256 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a41      	ldr	r2, [pc, #260]	@ (800725c <HAL_DMA_IRQHandler+0xe14>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d04a      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xdaa>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	4a3f      	ldr	r2, [pc, #252]	@ (8007260 <HAL_DMA_IRQHandler+0xe18>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d045      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xdaa>
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	4a3e      	ldr	r2, [pc, #248]	@ (8007264 <HAL_DMA_IRQHandler+0xe1c>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d040      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xdaa>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	4a3c      	ldr	r2, [pc, #240]	@ (8007268 <HAL_DMA_IRQHandler+0xe20>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d03b      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xdaa>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	4a3b      	ldr	r2, [pc, #236]	@ (800726c <HAL_DMA_IRQHandler+0xe24>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d036      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xdaa>
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	4a39      	ldr	r2, [pc, #228]	@ (8007270 <HAL_DMA_IRQHandler+0xe28>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d031      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xdaa>
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	4a38      	ldr	r2, [pc, #224]	@ (8007274 <HAL_DMA_IRQHandler+0xe2c>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d02c      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xdaa>
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	4a36      	ldr	r2, [pc, #216]	@ (8007278 <HAL_DMA_IRQHandler+0xe30>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d027      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xdaa>
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	4a35      	ldr	r2, [pc, #212]	@ (800727c <HAL_DMA_IRQHandler+0xe34>)
 80071a8:	4293      	cmp	r3, r2
 80071aa:	d022      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xdaa>
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	4a33      	ldr	r2, [pc, #204]	@ (8007280 <HAL_DMA_IRQHandler+0xe38>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d01d      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xdaa>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	4a32      	ldr	r2, [pc, #200]	@ (8007284 <HAL_DMA_IRQHandler+0xe3c>)
 80071bc:	4293      	cmp	r3, r2
 80071be:	d018      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xdaa>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	4a30      	ldr	r2, [pc, #192]	@ (8007288 <HAL_DMA_IRQHandler+0xe40>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d013      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xdaa>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4a2f      	ldr	r2, [pc, #188]	@ (800728c <HAL_DMA_IRQHandler+0xe44>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d00e      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xdaa>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4a2d      	ldr	r2, [pc, #180]	@ (8007290 <HAL_DMA_IRQHandler+0xe48>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d009      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xdaa>
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	4a2c      	ldr	r2, [pc, #176]	@ (8007294 <HAL_DMA_IRQHandler+0xe4c>)
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d004      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xdaa>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	4a2a      	ldr	r2, [pc, #168]	@ (8007298 <HAL_DMA_IRQHandler+0xe50>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d108      	bne.n	8007204 <HAL_DMA_IRQHandler+0xdbc>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	681a      	ldr	r2, [r3, #0]
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f022 021c 	bic.w	r2, r2, #28
 8007200:	601a      	str	r2, [r3, #0]
 8007202:	e007      	b.n	8007214 <HAL_DMA_IRQHandler+0xdcc>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	681a      	ldr	r2, [r3, #0]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f022 020e 	bic.w	r2, r2, #14
 8007212:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007218:	f003 031f 	and.w	r3, r3, #31
 800721c:	2201      	movs	r2, #1
 800721e:	409a      	lsls	r2, r3
 8007220:	69fb      	ldr	r3, [r7, #28]
 8007222:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2201      	movs	r2, #1
 8007228:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2201      	movs	r2, #1
 800722e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2200      	movs	r2, #0
 8007236:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800723e:	2b00      	cmp	r3, #0
 8007240:	d009      	beq.n	8007256 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	4798      	blx	r3
 800724a:	e004      	b.n	8007256 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800724c:	bf00      	nop
 800724e:	e002      	b.n	8007256 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007250:	bf00      	nop
 8007252:	e000      	b.n	8007256 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007254:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007256:	3728      	adds	r7, #40	@ 0x28
 8007258:	46bd      	mov	sp, r7
 800725a:	bd80      	pop	{r7, pc}
 800725c:	40020010 	.word	0x40020010
 8007260:	40020028 	.word	0x40020028
 8007264:	40020040 	.word	0x40020040
 8007268:	40020058 	.word	0x40020058
 800726c:	40020070 	.word	0x40020070
 8007270:	40020088 	.word	0x40020088
 8007274:	400200a0 	.word	0x400200a0
 8007278:	400200b8 	.word	0x400200b8
 800727c:	40020410 	.word	0x40020410
 8007280:	40020428 	.word	0x40020428
 8007284:	40020440 	.word	0x40020440
 8007288:	40020458 	.word	0x40020458
 800728c:	40020470 	.word	0x40020470
 8007290:	40020488 	.word	0x40020488
 8007294:	400204a0 	.word	0x400204a0
 8007298:	400204b8 	.word	0x400204b8

0800729c <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 800729c:	b480      	push	{r7}
 800729e:	b083      	sub	sp, #12
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	370c      	adds	r7, #12
 80072ac:	46bd      	mov	sp, r7
 80072ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b2:	4770      	bx	lr

080072b4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80072b4:	b480      	push	{r7}
 80072b6:	b087      	sub	sp, #28
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	60f8      	str	r0, [r7, #12]
 80072bc:	60b9      	str	r1, [r7, #8]
 80072be:	607a      	str	r2, [r7, #4]
 80072c0:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072c6:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072cc:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4a7f      	ldr	r2, [pc, #508]	@ (80074d0 <DMA_SetConfig+0x21c>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d072      	beq.n	80073be <DMA_SetConfig+0x10a>
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	4a7d      	ldr	r2, [pc, #500]	@ (80074d4 <DMA_SetConfig+0x220>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d06d      	beq.n	80073be <DMA_SetConfig+0x10a>
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	4a7c      	ldr	r2, [pc, #496]	@ (80074d8 <DMA_SetConfig+0x224>)
 80072e8:	4293      	cmp	r3, r2
 80072ea:	d068      	beq.n	80073be <DMA_SetConfig+0x10a>
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	4a7a      	ldr	r2, [pc, #488]	@ (80074dc <DMA_SetConfig+0x228>)
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d063      	beq.n	80073be <DMA_SetConfig+0x10a>
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	4a79      	ldr	r2, [pc, #484]	@ (80074e0 <DMA_SetConfig+0x22c>)
 80072fc:	4293      	cmp	r3, r2
 80072fe:	d05e      	beq.n	80073be <DMA_SetConfig+0x10a>
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4a77      	ldr	r2, [pc, #476]	@ (80074e4 <DMA_SetConfig+0x230>)
 8007306:	4293      	cmp	r3, r2
 8007308:	d059      	beq.n	80073be <DMA_SetConfig+0x10a>
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	4a76      	ldr	r2, [pc, #472]	@ (80074e8 <DMA_SetConfig+0x234>)
 8007310:	4293      	cmp	r3, r2
 8007312:	d054      	beq.n	80073be <DMA_SetConfig+0x10a>
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	4a74      	ldr	r2, [pc, #464]	@ (80074ec <DMA_SetConfig+0x238>)
 800731a:	4293      	cmp	r3, r2
 800731c:	d04f      	beq.n	80073be <DMA_SetConfig+0x10a>
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	4a73      	ldr	r2, [pc, #460]	@ (80074f0 <DMA_SetConfig+0x23c>)
 8007324:	4293      	cmp	r3, r2
 8007326:	d04a      	beq.n	80073be <DMA_SetConfig+0x10a>
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	4a71      	ldr	r2, [pc, #452]	@ (80074f4 <DMA_SetConfig+0x240>)
 800732e:	4293      	cmp	r3, r2
 8007330:	d045      	beq.n	80073be <DMA_SetConfig+0x10a>
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	4a70      	ldr	r2, [pc, #448]	@ (80074f8 <DMA_SetConfig+0x244>)
 8007338:	4293      	cmp	r3, r2
 800733a:	d040      	beq.n	80073be <DMA_SetConfig+0x10a>
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	4a6e      	ldr	r2, [pc, #440]	@ (80074fc <DMA_SetConfig+0x248>)
 8007342:	4293      	cmp	r3, r2
 8007344:	d03b      	beq.n	80073be <DMA_SetConfig+0x10a>
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	4a6d      	ldr	r2, [pc, #436]	@ (8007500 <DMA_SetConfig+0x24c>)
 800734c:	4293      	cmp	r3, r2
 800734e:	d036      	beq.n	80073be <DMA_SetConfig+0x10a>
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	4a6b      	ldr	r2, [pc, #428]	@ (8007504 <DMA_SetConfig+0x250>)
 8007356:	4293      	cmp	r3, r2
 8007358:	d031      	beq.n	80073be <DMA_SetConfig+0x10a>
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	4a6a      	ldr	r2, [pc, #424]	@ (8007508 <DMA_SetConfig+0x254>)
 8007360:	4293      	cmp	r3, r2
 8007362:	d02c      	beq.n	80073be <DMA_SetConfig+0x10a>
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	4a68      	ldr	r2, [pc, #416]	@ (800750c <DMA_SetConfig+0x258>)
 800736a:	4293      	cmp	r3, r2
 800736c:	d027      	beq.n	80073be <DMA_SetConfig+0x10a>
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	4a67      	ldr	r2, [pc, #412]	@ (8007510 <DMA_SetConfig+0x25c>)
 8007374:	4293      	cmp	r3, r2
 8007376:	d022      	beq.n	80073be <DMA_SetConfig+0x10a>
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4a65      	ldr	r2, [pc, #404]	@ (8007514 <DMA_SetConfig+0x260>)
 800737e:	4293      	cmp	r3, r2
 8007380:	d01d      	beq.n	80073be <DMA_SetConfig+0x10a>
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	4a64      	ldr	r2, [pc, #400]	@ (8007518 <DMA_SetConfig+0x264>)
 8007388:	4293      	cmp	r3, r2
 800738a:	d018      	beq.n	80073be <DMA_SetConfig+0x10a>
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	4a62      	ldr	r2, [pc, #392]	@ (800751c <DMA_SetConfig+0x268>)
 8007392:	4293      	cmp	r3, r2
 8007394:	d013      	beq.n	80073be <DMA_SetConfig+0x10a>
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	4a61      	ldr	r2, [pc, #388]	@ (8007520 <DMA_SetConfig+0x26c>)
 800739c:	4293      	cmp	r3, r2
 800739e:	d00e      	beq.n	80073be <DMA_SetConfig+0x10a>
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	4a5f      	ldr	r2, [pc, #380]	@ (8007524 <DMA_SetConfig+0x270>)
 80073a6:	4293      	cmp	r3, r2
 80073a8:	d009      	beq.n	80073be <DMA_SetConfig+0x10a>
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	4a5e      	ldr	r2, [pc, #376]	@ (8007528 <DMA_SetConfig+0x274>)
 80073b0:	4293      	cmp	r3, r2
 80073b2:	d004      	beq.n	80073be <DMA_SetConfig+0x10a>
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4a5c      	ldr	r2, [pc, #368]	@ (800752c <DMA_SetConfig+0x278>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d101      	bne.n	80073c2 <DMA_SetConfig+0x10e>
 80073be:	2301      	movs	r3, #1
 80073c0:	e000      	b.n	80073c4 <DMA_SetConfig+0x110>
 80073c2:	2300      	movs	r3, #0
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d00d      	beq.n	80073e4 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80073cc:	68fa      	ldr	r2, [r7, #12]
 80073ce:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80073d0:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d004      	beq.n	80073e4 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073de:	68fa      	ldr	r2, [r7, #12]
 80073e0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80073e2:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	4a39      	ldr	r2, [pc, #228]	@ (80074d0 <DMA_SetConfig+0x21c>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d04a      	beq.n	8007484 <DMA_SetConfig+0x1d0>
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	4a38      	ldr	r2, [pc, #224]	@ (80074d4 <DMA_SetConfig+0x220>)
 80073f4:	4293      	cmp	r3, r2
 80073f6:	d045      	beq.n	8007484 <DMA_SetConfig+0x1d0>
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	4a36      	ldr	r2, [pc, #216]	@ (80074d8 <DMA_SetConfig+0x224>)
 80073fe:	4293      	cmp	r3, r2
 8007400:	d040      	beq.n	8007484 <DMA_SetConfig+0x1d0>
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	4a35      	ldr	r2, [pc, #212]	@ (80074dc <DMA_SetConfig+0x228>)
 8007408:	4293      	cmp	r3, r2
 800740a:	d03b      	beq.n	8007484 <DMA_SetConfig+0x1d0>
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	4a33      	ldr	r2, [pc, #204]	@ (80074e0 <DMA_SetConfig+0x22c>)
 8007412:	4293      	cmp	r3, r2
 8007414:	d036      	beq.n	8007484 <DMA_SetConfig+0x1d0>
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	4a32      	ldr	r2, [pc, #200]	@ (80074e4 <DMA_SetConfig+0x230>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d031      	beq.n	8007484 <DMA_SetConfig+0x1d0>
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	4a30      	ldr	r2, [pc, #192]	@ (80074e8 <DMA_SetConfig+0x234>)
 8007426:	4293      	cmp	r3, r2
 8007428:	d02c      	beq.n	8007484 <DMA_SetConfig+0x1d0>
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	4a2f      	ldr	r2, [pc, #188]	@ (80074ec <DMA_SetConfig+0x238>)
 8007430:	4293      	cmp	r3, r2
 8007432:	d027      	beq.n	8007484 <DMA_SetConfig+0x1d0>
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	4a2d      	ldr	r2, [pc, #180]	@ (80074f0 <DMA_SetConfig+0x23c>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d022      	beq.n	8007484 <DMA_SetConfig+0x1d0>
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	4a2c      	ldr	r2, [pc, #176]	@ (80074f4 <DMA_SetConfig+0x240>)
 8007444:	4293      	cmp	r3, r2
 8007446:	d01d      	beq.n	8007484 <DMA_SetConfig+0x1d0>
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	4a2a      	ldr	r2, [pc, #168]	@ (80074f8 <DMA_SetConfig+0x244>)
 800744e:	4293      	cmp	r3, r2
 8007450:	d018      	beq.n	8007484 <DMA_SetConfig+0x1d0>
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	4a29      	ldr	r2, [pc, #164]	@ (80074fc <DMA_SetConfig+0x248>)
 8007458:	4293      	cmp	r3, r2
 800745a:	d013      	beq.n	8007484 <DMA_SetConfig+0x1d0>
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	4a27      	ldr	r2, [pc, #156]	@ (8007500 <DMA_SetConfig+0x24c>)
 8007462:	4293      	cmp	r3, r2
 8007464:	d00e      	beq.n	8007484 <DMA_SetConfig+0x1d0>
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	4a26      	ldr	r2, [pc, #152]	@ (8007504 <DMA_SetConfig+0x250>)
 800746c:	4293      	cmp	r3, r2
 800746e:	d009      	beq.n	8007484 <DMA_SetConfig+0x1d0>
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	4a24      	ldr	r2, [pc, #144]	@ (8007508 <DMA_SetConfig+0x254>)
 8007476:	4293      	cmp	r3, r2
 8007478:	d004      	beq.n	8007484 <DMA_SetConfig+0x1d0>
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	4a23      	ldr	r2, [pc, #140]	@ (800750c <DMA_SetConfig+0x258>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d101      	bne.n	8007488 <DMA_SetConfig+0x1d4>
 8007484:	2301      	movs	r3, #1
 8007486:	e000      	b.n	800748a <DMA_SetConfig+0x1d6>
 8007488:	2300      	movs	r3, #0
 800748a:	2b00      	cmp	r3, #0
 800748c:	d059      	beq.n	8007542 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007492:	f003 031f 	and.w	r3, r3, #31
 8007496:	223f      	movs	r2, #63	@ 0x3f
 8007498:	409a      	lsls	r2, r3
 800749a:	697b      	ldr	r3, [r7, #20]
 800749c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	681a      	ldr	r2, [r3, #0]
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80074ac:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	683a      	ldr	r2, [r7, #0]
 80074b4:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	689b      	ldr	r3, [r3, #8]
 80074ba:	2b40      	cmp	r3, #64	@ 0x40
 80074bc:	d138      	bne.n	8007530 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	687a      	ldr	r2, [r7, #4]
 80074c4:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	68ba      	ldr	r2, [r7, #8]
 80074cc:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80074ce:	e086      	b.n	80075de <DMA_SetConfig+0x32a>
 80074d0:	40020010 	.word	0x40020010
 80074d4:	40020028 	.word	0x40020028
 80074d8:	40020040 	.word	0x40020040
 80074dc:	40020058 	.word	0x40020058
 80074e0:	40020070 	.word	0x40020070
 80074e4:	40020088 	.word	0x40020088
 80074e8:	400200a0 	.word	0x400200a0
 80074ec:	400200b8 	.word	0x400200b8
 80074f0:	40020410 	.word	0x40020410
 80074f4:	40020428 	.word	0x40020428
 80074f8:	40020440 	.word	0x40020440
 80074fc:	40020458 	.word	0x40020458
 8007500:	40020470 	.word	0x40020470
 8007504:	40020488 	.word	0x40020488
 8007508:	400204a0 	.word	0x400204a0
 800750c:	400204b8 	.word	0x400204b8
 8007510:	58025408 	.word	0x58025408
 8007514:	5802541c 	.word	0x5802541c
 8007518:	58025430 	.word	0x58025430
 800751c:	58025444 	.word	0x58025444
 8007520:	58025458 	.word	0x58025458
 8007524:	5802546c 	.word	0x5802546c
 8007528:	58025480 	.word	0x58025480
 800752c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	68ba      	ldr	r2, [r7, #8]
 8007536:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	687a      	ldr	r2, [r7, #4]
 800753e:	60da      	str	r2, [r3, #12]
}
 8007540:	e04d      	b.n	80075de <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	4a29      	ldr	r2, [pc, #164]	@ (80075ec <DMA_SetConfig+0x338>)
 8007548:	4293      	cmp	r3, r2
 800754a:	d022      	beq.n	8007592 <DMA_SetConfig+0x2de>
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	4a27      	ldr	r2, [pc, #156]	@ (80075f0 <DMA_SetConfig+0x33c>)
 8007552:	4293      	cmp	r3, r2
 8007554:	d01d      	beq.n	8007592 <DMA_SetConfig+0x2de>
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	4a26      	ldr	r2, [pc, #152]	@ (80075f4 <DMA_SetConfig+0x340>)
 800755c:	4293      	cmp	r3, r2
 800755e:	d018      	beq.n	8007592 <DMA_SetConfig+0x2de>
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4a24      	ldr	r2, [pc, #144]	@ (80075f8 <DMA_SetConfig+0x344>)
 8007566:	4293      	cmp	r3, r2
 8007568:	d013      	beq.n	8007592 <DMA_SetConfig+0x2de>
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4a23      	ldr	r2, [pc, #140]	@ (80075fc <DMA_SetConfig+0x348>)
 8007570:	4293      	cmp	r3, r2
 8007572:	d00e      	beq.n	8007592 <DMA_SetConfig+0x2de>
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	4a21      	ldr	r2, [pc, #132]	@ (8007600 <DMA_SetConfig+0x34c>)
 800757a:	4293      	cmp	r3, r2
 800757c:	d009      	beq.n	8007592 <DMA_SetConfig+0x2de>
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	4a20      	ldr	r2, [pc, #128]	@ (8007604 <DMA_SetConfig+0x350>)
 8007584:	4293      	cmp	r3, r2
 8007586:	d004      	beq.n	8007592 <DMA_SetConfig+0x2de>
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	4a1e      	ldr	r2, [pc, #120]	@ (8007608 <DMA_SetConfig+0x354>)
 800758e:	4293      	cmp	r3, r2
 8007590:	d101      	bne.n	8007596 <DMA_SetConfig+0x2e2>
 8007592:	2301      	movs	r3, #1
 8007594:	e000      	b.n	8007598 <DMA_SetConfig+0x2e4>
 8007596:	2300      	movs	r3, #0
 8007598:	2b00      	cmp	r3, #0
 800759a:	d020      	beq.n	80075de <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80075a0:	f003 031f 	and.w	r3, r3, #31
 80075a4:	2201      	movs	r2, #1
 80075a6:	409a      	lsls	r2, r3
 80075a8:	693b      	ldr	r3, [r7, #16]
 80075aa:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	683a      	ldr	r2, [r7, #0]
 80075b2:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	689b      	ldr	r3, [r3, #8]
 80075b8:	2b40      	cmp	r3, #64	@ 0x40
 80075ba:	d108      	bne.n	80075ce <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	687a      	ldr	r2, [r7, #4]
 80075c2:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	68ba      	ldr	r2, [r7, #8]
 80075ca:	60da      	str	r2, [r3, #12]
}
 80075cc:	e007      	b.n	80075de <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	68ba      	ldr	r2, [r7, #8]
 80075d4:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	687a      	ldr	r2, [r7, #4]
 80075dc:	60da      	str	r2, [r3, #12]
}
 80075de:	bf00      	nop
 80075e0:	371c      	adds	r7, #28
 80075e2:	46bd      	mov	sp, r7
 80075e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e8:	4770      	bx	lr
 80075ea:	bf00      	nop
 80075ec:	58025408 	.word	0x58025408
 80075f0:	5802541c 	.word	0x5802541c
 80075f4:	58025430 	.word	0x58025430
 80075f8:	58025444 	.word	0x58025444
 80075fc:	58025458 	.word	0x58025458
 8007600:	5802546c 	.word	0x5802546c
 8007604:	58025480 	.word	0x58025480
 8007608:	58025494 	.word	0x58025494

0800760c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800760c:	b480      	push	{r7}
 800760e:	b085      	sub	sp, #20
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	4a42      	ldr	r2, [pc, #264]	@ (8007724 <DMA_CalcBaseAndBitshift+0x118>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d04a      	beq.n	80076b4 <DMA_CalcBaseAndBitshift+0xa8>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	4a41      	ldr	r2, [pc, #260]	@ (8007728 <DMA_CalcBaseAndBitshift+0x11c>)
 8007624:	4293      	cmp	r3, r2
 8007626:	d045      	beq.n	80076b4 <DMA_CalcBaseAndBitshift+0xa8>
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	4a3f      	ldr	r2, [pc, #252]	@ (800772c <DMA_CalcBaseAndBitshift+0x120>)
 800762e:	4293      	cmp	r3, r2
 8007630:	d040      	beq.n	80076b4 <DMA_CalcBaseAndBitshift+0xa8>
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	4a3e      	ldr	r2, [pc, #248]	@ (8007730 <DMA_CalcBaseAndBitshift+0x124>)
 8007638:	4293      	cmp	r3, r2
 800763a:	d03b      	beq.n	80076b4 <DMA_CalcBaseAndBitshift+0xa8>
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	4a3c      	ldr	r2, [pc, #240]	@ (8007734 <DMA_CalcBaseAndBitshift+0x128>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d036      	beq.n	80076b4 <DMA_CalcBaseAndBitshift+0xa8>
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	4a3b      	ldr	r2, [pc, #236]	@ (8007738 <DMA_CalcBaseAndBitshift+0x12c>)
 800764c:	4293      	cmp	r3, r2
 800764e:	d031      	beq.n	80076b4 <DMA_CalcBaseAndBitshift+0xa8>
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	4a39      	ldr	r2, [pc, #228]	@ (800773c <DMA_CalcBaseAndBitshift+0x130>)
 8007656:	4293      	cmp	r3, r2
 8007658:	d02c      	beq.n	80076b4 <DMA_CalcBaseAndBitshift+0xa8>
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	4a38      	ldr	r2, [pc, #224]	@ (8007740 <DMA_CalcBaseAndBitshift+0x134>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d027      	beq.n	80076b4 <DMA_CalcBaseAndBitshift+0xa8>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	4a36      	ldr	r2, [pc, #216]	@ (8007744 <DMA_CalcBaseAndBitshift+0x138>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d022      	beq.n	80076b4 <DMA_CalcBaseAndBitshift+0xa8>
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	4a35      	ldr	r2, [pc, #212]	@ (8007748 <DMA_CalcBaseAndBitshift+0x13c>)
 8007674:	4293      	cmp	r3, r2
 8007676:	d01d      	beq.n	80076b4 <DMA_CalcBaseAndBitshift+0xa8>
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4a33      	ldr	r2, [pc, #204]	@ (800774c <DMA_CalcBaseAndBitshift+0x140>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d018      	beq.n	80076b4 <DMA_CalcBaseAndBitshift+0xa8>
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	4a32      	ldr	r2, [pc, #200]	@ (8007750 <DMA_CalcBaseAndBitshift+0x144>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d013      	beq.n	80076b4 <DMA_CalcBaseAndBitshift+0xa8>
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4a30      	ldr	r2, [pc, #192]	@ (8007754 <DMA_CalcBaseAndBitshift+0x148>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d00e      	beq.n	80076b4 <DMA_CalcBaseAndBitshift+0xa8>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	4a2f      	ldr	r2, [pc, #188]	@ (8007758 <DMA_CalcBaseAndBitshift+0x14c>)
 800769c:	4293      	cmp	r3, r2
 800769e:	d009      	beq.n	80076b4 <DMA_CalcBaseAndBitshift+0xa8>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4a2d      	ldr	r2, [pc, #180]	@ (800775c <DMA_CalcBaseAndBitshift+0x150>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d004      	beq.n	80076b4 <DMA_CalcBaseAndBitshift+0xa8>
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	4a2c      	ldr	r2, [pc, #176]	@ (8007760 <DMA_CalcBaseAndBitshift+0x154>)
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d101      	bne.n	80076b8 <DMA_CalcBaseAndBitshift+0xac>
 80076b4:	2301      	movs	r3, #1
 80076b6:	e000      	b.n	80076ba <DMA_CalcBaseAndBitshift+0xae>
 80076b8:	2300      	movs	r3, #0
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d024      	beq.n	8007708 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	b2db      	uxtb	r3, r3
 80076c4:	3b10      	subs	r3, #16
 80076c6:	4a27      	ldr	r2, [pc, #156]	@ (8007764 <DMA_CalcBaseAndBitshift+0x158>)
 80076c8:	fba2 2303 	umull	r2, r3, r2, r3
 80076cc:	091b      	lsrs	r3, r3, #4
 80076ce:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	f003 0307 	and.w	r3, r3, #7
 80076d6:	4a24      	ldr	r2, [pc, #144]	@ (8007768 <DMA_CalcBaseAndBitshift+0x15c>)
 80076d8:	5cd3      	ldrb	r3, [r2, r3]
 80076da:	461a      	mov	r2, r3
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	2b03      	cmp	r3, #3
 80076e4:	d908      	bls.n	80076f8 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	461a      	mov	r2, r3
 80076ec:	4b1f      	ldr	r3, [pc, #124]	@ (800776c <DMA_CalcBaseAndBitshift+0x160>)
 80076ee:	4013      	ands	r3, r2
 80076f0:	1d1a      	adds	r2, r3, #4
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	659a      	str	r2, [r3, #88]	@ 0x58
 80076f6:	e00d      	b.n	8007714 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	461a      	mov	r2, r3
 80076fe:	4b1b      	ldr	r3, [pc, #108]	@ (800776c <DMA_CalcBaseAndBitshift+0x160>)
 8007700:	4013      	ands	r3, r2
 8007702:	687a      	ldr	r2, [r7, #4]
 8007704:	6593      	str	r3, [r2, #88]	@ 0x58
 8007706:	e005      	b.n	8007714 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8007718:	4618      	mov	r0, r3
 800771a:	3714      	adds	r7, #20
 800771c:	46bd      	mov	sp, r7
 800771e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007722:	4770      	bx	lr
 8007724:	40020010 	.word	0x40020010
 8007728:	40020028 	.word	0x40020028
 800772c:	40020040 	.word	0x40020040
 8007730:	40020058 	.word	0x40020058
 8007734:	40020070 	.word	0x40020070
 8007738:	40020088 	.word	0x40020088
 800773c:	400200a0 	.word	0x400200a0
 8007740:	400200b8 	.word	0x400200b8
 8007744:	40020410 	.word	0x40020410
 8007748:	40020428 	.word	0x40020428
 800774c:	40020440 	.word	0x40020440
 8007750:	40020458 	.word	0x40020458
 8007754:	40020470 	.word	0x40020470
 8007758:	40020488 	.word	0x40020488
 800775c:	400204a0 	.word	0x400204a0
 8007760:	400204b8 	.word	0x400204b8
 8007764:	aaaaaaab 	.word	0xaaaaaaab
 8007768:	0801b68c 	.word	0x0801b68c
 800776c:	fffffc00 	.word	0xfffffc00

08007770 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8007770:	b480      	push	{r7}
 8007772:	b085      	sub	sp, #20
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007778:	2300      	movs	r3, #0
 800777a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	699b      	ldr	r3, [r3, #24]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d120      	bne.n	80077c6 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007788:	2b03      	cmp	r3, #3
 800778a:	d858      	bhi.n	800783e <DMA_CheckFifoParam+0xce>
 800778c:	a201      	add	r2, pc, #4	@ (adr r2, 8007794 <DMA_CheckFifoParam+0x24>)
 800778e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007792:	bf00      	nop
 8007794:	080077a5 	.word	0x080077a5
 8007798:	080077b7 	.word	0x080077b7
 800779c:	080077a5 	.word	0x080077a5
 80077a0:	0800783f 	.word	0x0800783f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d048      	beq.n	8007842 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80077b0:	2301      	movs	r3, #1
 80077b2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80077b4:	e045      	b.n	8007842 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077ba:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80077be:	d142      	bne.n	8007846 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80077c0:	2301      	movs	r3, #1
 80077c2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80077c4:	e03f      	b.n	8007846 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	699b      	ldr	r3, [r3, #24]
 80077ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80077ce:	d123      	bne.n	8007818 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077d4:	2b03      	cmp	r3, #3
 80077d6:	d838      	bhi.n	800784a <DMA_CheckFifoParam+0xda>
 80077d8:	a201      	add	r2, pc, #4	@ (adr r2, 80077e0 <DMA_CheckFifoParam+0x70>)
 80077da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077de:	bf00      	nop
 80077e0:	080077f1 	.word	0x080077f1
 80077e4:	080077f7 	.word	0x080077f7
 80077e8:	080077f1 	.word	0x080077f1
 80077ec:	08007809 	.word	0x08007809
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80077f0:	2301      	movs	r3, #1
 80077f2:	73fb      	strb	r3, [r7, #15]
        break;
 80077f4:	e030      	b.n	8007858 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077fa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d025      	beq.n	800784e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8007802:	2301      	movs	r3, #1
 8007804:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007806:	e022      	b.n	800784e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800780c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007810:	d11f      	bne.n	8007852 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8007812:	2301      	movs	r3, #1
 8007814:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007816:	e01c      	b.n	8007852 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800781c:	2b02      	cmp	r3, #2
 800781e:	d902      	bls.n	8007826 <DMA_CheckFifoParam+0xb6>
 8007820:	2b03      	cmp	r3, #3
 8007822:	d003      	beq.n	800782c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8007824:	e018      	b.n	8007858 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8007826:	2301      	movs	r3, #1
 8007828:	73fb      	strb	r3, [r7, #15]
        break;
 800782a:	e015      	b.n	8007858 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007830:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007834:	2b00      	cmp	r3, #0
 8007836:	d00e      	beq.n	8007856 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8007838:	2301      	movs	r3, #1
 800783a:	73fb      	strb	r3, [r7, #15]
    break;
 800783c:	e00b      	b.n	8007856 <DMA_CheckFifoParam+0xe6>
        break;
 800783e:	bf00      	nop
 8007840:	e00a      	b.n	8007858 <DMA_CheckFifoParam+0xe8>
        break;
 8007842:	bf00      	nop
 8007844:	e008      	b.n	8007858 <DMA_CheckFifoParam+0xe8>
        break;
 8007846:	bf00      	nop
 8007848:	e006      	b.n	8007858 <DMA_CheckFifoParam+0xe8>
        break;
 800784a:	bf00      	nop
 800784c:	e004      	b.n	8007858 <DMA_CheckFifoParam+0xe8>
        break;
 800784e:	bf00      	nop
 8007850:	e002      	b.n	8007858 <DMA_CheckFifoParam+0xe8>
        break;
 8007852:	bf00      	nop
 8007854:	e000      	b.n	8007858 <DMA_CheckFifoParam+0xe8>
    break;
 8007856:	bf00      	nop
    }
  }

  return status;
 8007858:	7bfb      	ldrb	r3, [r7, #15]
}
 800785a:	4618      	mov	r0, r3
 800785c:	3714      	adds	r7, #20
 800785e:	46bd      	mov	sp, r7
 8007860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007864:	4770      	bx	lr
 8007866:	bf00      	nop

08007868 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007868:	b480      	push	{r7}
 800786a:	b085      	sub	sp, #20
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	4a38      	ldr	r2, [pc, #224]	@ (800795c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800787c:	4293      	cmp	r3, r2
 800787e:	d022      	beq.n	80078c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	4a36      	ldr	r2, [pc, #216]	@ (8007960 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8007886:	4293      	cmp	r3, r2
 8007888:	d01d      	beq.n	80078c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	4a35      	ldr	r2, [pc, #212]	@ (8007964 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8007890:	4293      	cmp	r3, r2
 8007892:	d018      	beq.n	80078c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	4a33      	ldr	r2, [pc, #204]	@ (8007968 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800789a:	4293      	cmp	r3, r2
 800789c:	d013      	beq.n	80078c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	4a32      	ldr	r2, [pc, #200]	@ (800796c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80078a4:	4293      	cmp	r3, r2
 80078a6:	d00e      	beq.n	80078c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	4a30      	ldr	r2, [pc, #192]	@ (8007970 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d009      	beq.n	80078c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	4a2f      	ldr	r2, [pc, #188]	@ (8007974 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80078b8:	4293      	cmp	r3, r2
 80078ba:	d004      	beq.n	80078c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	4a2d      	ldr	r2, [pc, #180]	@ (8007978 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80078c2:	4293      	cmp	r3, r2
 80078c4:	d101      	bne.n	80078ca <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80078c6:	2301      	movs	r3, #1
 80078c8:	e000      	b.n	80078cc <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80078ca:	2300      	movs	r3, #0
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d01a      	beq.n	8007906 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	b2db      	uxtb	r3, r3
 80078d6:	3b08      	subs	r3, #8
 80078d8:	4a28      	ldr	r2, [pc, #160]	@ (800797c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80078da:	fba2 2303 	umull	r2, r3, r2, r3
 80078de:	091b      	lsrs	r3, r3, #4
 80078e0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80078e2:	68fa      	ldr	r2, [r7, #12]
 80078e4:	4b26      	ldr	r3, [pc, #152]	@ (8007980 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80078e6:	4413      	add	r3, r2
 80078e8:	009b      	lsls	r3, r3, #2
 80078ea:	461a      	mov	r2, r3
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	4a24      	ldr	r2, [pc, #144]	@ (8007984 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80078f4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	f003 031f 	and.w	r3, r3, #31
 80078fc:	2201      	movs	r2, #1
 80078fe:	409a      	lsls	r2, r3
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8007904:	e024      	b.n	8007950 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	b2db      	uxtb	r3, r3
 800790c:	3b10      	subs	r3, #16
 800790e:	4a1e      	ldr	r2, [pc, #120]	@ (8007988 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8007910:	fba2 2303 	umull	r2, r3, r2, r3
 8007914:	091b      	lsrs	r3, r3, #4
 8007916:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8007918:	68bb      	ldr	r3, [r7, #8]
 800791a:	4a1c      	ldr	r2, [pc, #112]	@ (800798c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800791c:	4293      	cmp	r3, r2
 800791e:	d806      	bhi.n	800792e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	4a1b      	ldr	r2, [pc, #108]	@ (8007990 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8007924:	4293      	cmp	r3, r2
 8007926:	d902      	bls.n	800792e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	3308      	adds	r3, #8
 800792c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800792e:	68fa      	ldr	r2, [r7, #12]
 8007930:	4b18      	ldr	r3, [pc, #96]	@ (8007994 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8007932:	4413      	add	r3, r2
 8007934:	009b      	lsls	r3, r3, #2
 8007936:	461a      	mov	r2, r3
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	4a16      	ldr	r2, [pc, #88]	@ (8007998 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8007940:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	f003 031f 	and.w	r3, r3, #31
 8007948:	2201      	movs	r2, #1
 800794a:	409a      	lsls	r2, r3
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007950:	bf00      	nop
 8007952:	3714      	adds	r7, #20
 8007954:	46bd      	mov	sp, r7
 8007956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795a:	4770      	bx	lr
 800795c:	58025408 	.word	0x58025408
 8007960:	5802541c 	.word	0x5802541c
 8007964:	58025430 	.word	0x58025430
 8007968:	58025444 	.word	0x58025444
 800796c:	58025458 	.word	0x58025458
 8007970:	5802546c 	.word	0x5802546c
 8007974:	58025480 	.word	0x58025480
 8007978:	58025494 	.word	0x58025494
 800797c:	cccccccd 	.word	0xcccccccd
 8007980:	16009600 	.word	0x16009600
 8007984:	58025880 	.word	0x58025880
 8007988:	aaaaaaab 	.word	0xaaaaaaab
 800798c:	400204b8 	.word	0x400204b8
 8007990:	4002040f 	.word	0x4002040f
 8007994:	10008200 	.word	0x10008200
 8007998:	40020880 	.word	0x40020880

0800799c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800799c:	b480      	push	{r7}
 800799e:	b085      	sub	sp, #20
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	685b      	ldr	r3, [r3, #4]
 80079a8:	b2db      	uxtb	r3, r3
 80079aa:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d04a      	beq.n	8007a48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	2b08      	cmp	r3, #8
 80079b6:	d847      	bhi.n	8007a48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	4a25      	ldr	r2, [pc, #148]	@ (8007a54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80079be:	4293      	cmp	r3, r2
 80079c0:	d022      	beq.n	8007a08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	4a24      	ldr	r2, [pc, #144]	@ (8007a58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80079c8:	4293      	cmp	r3, r2
 80079ca:	d01d      	beq.n	8007a08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	4a22      	ldr	r2, [pc, #136]	@ (8007a5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80079d2:	4293      	cmp	r3, r2
 80079d4:	d018      	beq.n	8007a08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	4a21      	ldr	r2, [pc, #132]	@ (8007a60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80079dc:	4293      	cmp	r3, r2
 80079de:	d013      	beq.n	8007a08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	4a1f      	ldr	r2, [pc, #124]	@ (8007a64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80079e6:	4293      	cmp	r3, r2
 80079e8:	d00e      	beq.n	8007a08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	4a1e      	ldr	r2, [pc, #120]	@ (8007a68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d009      	beq.n	8007a08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	4a1c      	ldr	r2, [pc, #112]	@ (8007a6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80079fa:	4293      	cmp	r3, r2
 80079fc:	d004      	beq.n	8007a08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	4a1b      	ldr	r2, [pc, #108]	@ (8007a70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8007a04:	4293      	cmp	r3, r2
 8007a06:	d101      	bne.n	8007a0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8007a08:	2301      	movs	r3, #1
 8007a0a:	e000      	b.n	8007a0e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d00a      	beq.n	8007a28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8007a12:	68fa      	ldr	r2, [r7, #12]
 8007a14:	4b17      	ldr	r3, [pc, #92]	@ (8007a74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8007a16:	4413      	add	r3, r2
 8007a18:	009b      	lsls	r3, r3, #2
 8007a1a:	461a      	mov	r2, r3
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	4a15      	ldr	r2, [pc, #84]	@ (8007a78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8007a24:	671a      	str	r2, [r3, #112]	@ 0x70
 8007a26:	e009      	b.n	8007a3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007a28:	68fa      	ldr	r2, [r7, #12]
 8007a2a:	4b14      	ldr	r3, [pc, #80]	@ (8007a7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8007a2c:	4413      	add	r3, r2
 8007a2e:	009b      	lsls	r3, r3, #2
 8007a30:	461a      	mov	r2, r3
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	4a11      	ldr	r2, [pc, #68]	@ (8007a80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8007a3a:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	3b01      	subs	r3, #1
 8007a40:	2201      	movs	r2, #1
 8007a42:	409a      	lsls	r2, r3
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8007a48:	bf00      	nop
 8007a4a:	3714      	adds	r7, #20
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a52:	4770      	bx	lr
 8007a54:	58025408 	.word	0x58025408
 8007a58:	5802541c 	.word	0x5802541c
 8007a5c:	58025430 	.word	0x58025430
 8007a60:	58025444 	.word	0x58025444
 8007a64:	58025458 	.word	0x58025458
 8007a68:	5802546c 	.word	0x5802546c
 8007a6c:	58025480 	.word	0x58025480
 8007a70:	58025494 	.word	0x58025494
 8007a74:	1600963f 	.word	0x1600963f
 8007a78:	58025940 	.word	0x58025940
 8007a7c:	1000823f 	.word	0x1000823f
 8007a80:	40020940 	.word	0x40020940

08007a84 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b089      	sub	sp, #36	@ 0x24
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
 8007a8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007a8e:	2300      	movs	r3, #0
 8007a90:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8007a92:	4b89      	ldr	r3, [pc, #548]	@ (8007cb8 <HAL_GPIO_Init+0x234>)
 8007a94:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007a96:	e194      	b.n	8007dc2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	681a      	ldr	r2, [r3, #0]
 8007a9c:	2101      	movs	r1, #1
 8007a9e:	69fb      	ldr	r3, [r7, #28]
 8007aa0:	fa01 f303 	lsl.w	r3, r1, r3
 8007aa4:	4013      	ands	r3, r2
 8007aa6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8007aa8:	693b      	ldr	r3, [r7, #16]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	f000 8186 	beq.w	8007dbc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	685b      	ldr	r3, [r3, #4]
 8007ab4:	f003 0303 	and.w	r3, r3, #3
 8007ab8:	2b01      	cmp	r3, #1
 8007aba:	d005      	beq.n	8007ac8 <HAL_GPIO_Init+0x44>
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	685b      	ldr	r3, [r3, #4]
 8007ac0:	f003 0303 	and.w	r3, r3, #3
 8007ac4:	2b02      	cmp	r3, #2
 8007ac6:	d130      	bne.n	8007b2a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	689b      	ldr	r3, [r3, #8]
 8007acc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007ace:	69fb      	ldr	r3, [r7, #28]
 8007ad0:	005b      	lsls	r3, r3, #1
 8007ad2:	2203      	movs	r2, #3
 8007ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8007ad8:	43db      	mvns	r3, r3
 8007ada:	69ba      	ldr	r2, [r7, #24]
 8007adc:	4013      	ands	r3, r2
 8007ade:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	68da      	ldr	r2, [r3, #12]
 8007ae4:	69fb      	ldr	r3, [r7, #28]
 8007ae6:	005b      	lsls	r3, r3, #1
 8007ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8007aec:	69ba      	ldr	r2, [r7, #24]
 8007aee:	4313      	orrs	r3, r2
 8007af0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	69ba      	ldr	r2, [r7, #24]
 8007af6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	685b      	ldr	r3, [r3, #4]
 8007afc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007afe:	2201      	movs	r2, #1
 8007b00:	69fb      	ldr	r3, [r7, #28]
 8007b02:	fa02 f303 	lsl.w	r3, r2, r3
 8007b06:	43db      	mvns	r3, r3
 8007b08:	69ba      	ldr	r2, [r7, #24]
 8007b0a:	4013      	ands	r3, r2
 8007b0c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	685b      	ldr	r3, [r3, #4]
 8007b12:	091b      	lsrs	r3, r3, #4
 8007b14:	f003 0201 	and.w	r2, r3, #1
 8007b18:	69fb      	ldr	r3, [r7, #28]
 8007b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8007b1e:	69ba      	ldr	r2, [r7, #24]
 8007b20:	4313      	orrs	r3, r2
 8007b22:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	69ba      	ldr	r2, [r7, #24]
 8007b28:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	685b      	ldr	r3, [r3, #4]
 8007b2e:	f003 0303 	and.w	r3, r3, #3
 8007b32:	2b03      	cmp	r3, #3
 8007b34:	d017      	beq.n	8007b66 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	68db      	ldr	r3, [r3, #12]
 8007b3a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007b3c:	69fb      	ldr	r3, [r7, #28]
 8007b3e:	005b      	lsls	r3, r3, #1
 8007b40:	2203      	movs	r2, #3
 8007b42:	fa02 f303 	lsl.w	r3, r2, r3
 8007b46:	43db      	mvns	r3, r3
 8007b48:	69ba      	ldr	r2, [r7, #24]
 8007b4a:	4013      	ands	r3, r2
 8007b4c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	689a      	ldr	r2, [r3, #8]
 8007b52:	69fb      	ldr	r3, [r7, #28]
 8007b54:	005b      	lsls	r3, r3, #1
 8007b56:	fa02 f303 	lsl.w	r3, r2, r3
 8007b5a:	69ba      	ldr	r2, [r7, #24]
 8007b5c:	4313      	orrs	r3, r2
 8007b5e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	69ba      	ldr	r2, [r7, #24]
 8007b64:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	685b      	ldr	r3, [r3, #4]
 8007b6a:	f003 0303 	and.w	r3, r3, #3
 8007b6e:	2b02      	cmp	r3, #2
 8007b70:	d123      	bne.n	8007bba <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007b72:	69fb      	ldr	r3, [r7, #28]
 8007b74:	08da      	lsrs	r2, r3, #3
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	3208      	adds	r2, #8
 8007b7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007b80:	69fb      	ldr	r3, [r7, #28]
 8007b82:	f003 0307 	and.w	r3, r3, #7
 8007b86:	009b      	lsls	r3, r3, #2
 8007b88:	220f      	movs	r2, #15
 8007b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8007b8e:	43db      	mvns	r3, r3
 8007b90:	69ba      	ldr	r2, [r7, #24]
 8007b92:	4013      	ands	r3, r2
 8007b94:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	691a      	ldr	r2, [r3, #16]
 8007b9a:	69fb      	ldr	r3, [r7, #28]
 8007b9c:	f003 0307 	and.w	r3, r3, #7
 8007ba0:	009b      	lsls	r3, r3, #2
 8007ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8007ba6:	69ba      	ldr	r2, [r7, #24]
 8007ba8:	4313      	orrs	r3, r2
 8007baa:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007bac:	69fb      	ldr	r3, [r7, #28]
 8007bae:	08da      	lsrs	r2, r3, #3
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	3208      	adds	r2, #8
 8007bb4:	69b9      	ldr	r1, [r7, #24]
 8007bb6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007bc0:	69fb      	ldr	r3, [r7, #28]
 8007bc2:	005b      	lsls	r3, r3, #1
 8007bc4:	2203      	movs	r2, #3
 8007bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8007bca:	43db      	mvns	r3, r3
 8007bcc:	69ba      	ldr	r2, [r7, #24]
 8007bce:	4013      	ands	r3, r2
 8007bd0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	685b      	ldr	r3, [r3, #4]
 8007bd6:	f003 0203 	and.w	r2, r3, #3
 8007bda:	69fb      	ldr	r3, [r7, #28]
 8007bdc:	005b      	lsls	r3, r3, #1
 8007bde:	fa02 f303 	lsl.w	r3, r2, r3
 8007be2:	69ba      	ldr	r2, [r7, #24]
 8007be4:	4313      	orrs	r3, r2
 8007be6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	69ba      	ldr	r2, [r7, #24]
 8007bec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	685b      	ldr	r3, [r3, #4]
 8007bf2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	f000 80e0 	beq.w	8007dbc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007bfc:	4b2f      	ldr	r3, [pc, #188]	@ (8007cbc <HAL_GPIO_Init+0x238>)
 8007bfe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007c02:	4a2e      	ldr	r2, [pc, #184]	@ (8007cbc <HAL_GPIO_Init+0x238>)
 8007c04:	f043 0302 	orr.w	r3, r3, #2
 8007c08:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8007c0c:	4b2b      	ldr	r3, [pc, #172]	@ (8007cbc <HAL_GPIO_Init+0x238>)
 8007c0e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007c12:	f003 0302 	and.w	r3, r3, #2
 8007c16:	60fb      	str	r3, [r7, #12]
 8007c18:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007c1a:	4a29      	ldr	r2, [pc, #164]	@ (8007cc0 <HAL_GPIO_Init+0x23c>)
 8007c1c:	69fb      	ldr	r3, [r7, #28]
 8007c1e:	089b      	lsrs	r3, r3, #2
 8007c20:	3302      	adds	r3, #2
 8007c22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c26:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007c28:	69fb      	ldr	r3, [r7, #28]
 8007c2a:	f003 0303 	and.w	r3, r3, #3
 8007c2e:	009b      	lsls	r3, r3, #2
 8007c30:	220f      	movs	r2, #15
 8007c32:	fa02 f303 	lsl.w	r3, r2, r3
 8007c36:	43db      	mvns	r3, r3
 8007c38:	69ba      	ldr	r2, [r7, #24]
 8007c3a:	4013      	ands	r3, r2
 8007c3c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	4a20      	ldr	r2, [pc, #128]	@ (8007cc4 <HAL_GPIO_Init+0x240>)
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d052      	beq.n	8007cec <HAL_GPIO_Init+0x268>
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	4a1f      	ldr	r2, [pc, #124]	@ (8007cc8 <HAL_GPIO_Init+0x244>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d031      	beq.n	8007cb2 <HAL_GPIO_Init+0x22e>
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	4a1e      	ldr	r2, [pc, #120]	@ (8007ccc <HAL_GPIO_Init+0x248>)
 8007c52:	4293      	cmp	r3, r2
 8007c54:	d02b      	beq.n	8007cae <HAL_GPIO_Init+0x22a>
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	4a1d      	ldr	r2, [pc, #116]	@ (8007cd0 <HAL_GPIO_Init+0x24c>)
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	d025      	beq.n	8007caa <HAL_GPIO_Init+0x226>
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	4a1c      	ldr	r2, [pc, #112]	@ (8007cd4 <HAL_GPIO_Init+0x250>)
 8007c62:	4293      	cmp	r3, r2
 8007c64:	d01f      	beq.n	8007ca6 <HAL_GPIO_Init+0x222>
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	4a1b      	ldr	r2, [pc, #108]	@ (8007cd8 <HAL_GPIO_Init+0x254>)
 8007c6a:	4293      	cmp	r3, r2
 8007c6c:	d019      	beq.n	8007ca2 <HAL_GPIO_Init+0x21e>
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	4a1a      	ldr	r2, [pc, #104]	@ (8007cdc <HAL_GPIO_Init+0x258>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d013      	beq.n	8007c9e <HAL_GPIO_Init+0x21a>
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	4a19      	ldr	r2, [pc, #100]	@ (8007ce0 <HAL_GPIO_Init+0x25c>)
 8007c7a:	4293      	cmp	r3, r2
 8007c7c:	d00d      	beq.n	8007c9a <HAL_GPIO_Init+0x216>
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	4a18      	ldr	r2, [pc, #96]	@ (8007ce4 <HAL_GPIO_Init+0x260>)
 8007c82:	4293      	cmp	r3, r2
 8007c84:	d007      	beq.n	8007c96 <HAL_GPIO_Init+0x212>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	4a17      	ldr	r2, [pc, #92]	@ (8007ce8 <HAL_GPIO_Init+0x264>)
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	d101      	bne.n	8007c92 <HAL_GPIO_Init+0x20e>
 8007c8e:	2309      	movs	r3, #9
 8007c90:	e02d      	b.n	8007cee <HAL_GPIO_Init+0x26a>
 8007c92:	230a      	movs	r3, #10
 8007c94:	e02b      	b.n	8007cee <HAL_GPIO_Init+0x26a>
 8007c96:	2308      	movs	r3, #8
 8007c98:	e029      	b.n	8007cee <HAL_GPIO_Init+0x26a>
 8007c9a:	2307      	movs	r3, #7
 8007c9c:	e027      	b.n	8007cee <HAL_GPIO_Init+0x26a>
 8007c9e:	2306      	movs	r3, #6
 8007ca0:	e025      	b.n	8007cee <HAL_GPIO_Init+0x26a>
 8007ca2:	2305      	movs	r3, #5
 8007ca4:	e023      	b.n	8007cee <HAL_GPIO_Init+0x26a>
 8007ca6:	2304      	movs	r3, #4
 8007ca8:	e021      	b.n	8007cee <HAL_GPIO_Init+0x26a>
 8007caa:	2303      	movs	r3, #3
 8007cac:	e01f      	b.n	8007cee <HAL_GPIO_Init+0x26a>
 8007cae:	2302      	movs	r3, #2
 8007cb0:	e01d      	b.n	8007cee <HAL_GPIO_Init+0x26a>
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	e01b      	b.n	8007cee <HAL_GPIO_Init+0x26a>
 8007cb6:	bf00      	nop
 8007cb8:	58000080 	.word	0x58000080
 8007cbc:	58024400 	.word	0x58024400
 8007cc0:	58000400 	.word	0x58000400
 8007cc4:	58020000 	.word	0x58020000
 8007cc8:	58020400 	.word	0x58020400
 8007ccc:	58020800 	.word	0x58020800
 8007cd0:	58020c00 	.word	0x58020c00
 8007cd4:	58021000 	.word	0x58021000
 8007cd8:	58021400 	.word	0x58021400
 8007cdc:	58021800 	.word	0x58021800
 8007ce0:	58021c00 	.word	0x58021c00
 8007ce4:	58022000 	.word	0x58022000
 8007ce8:	58022400 	.word	0x58022400
 8007cec:	2300      	movs	r3, #0
 8007cee:	69fa      	ldr	r2, [r7, #28]
 8007cf0:	f002 0203 	and.w	r2, r2, #3
 8007cf4:	0092      	lsls	r2, r2, #2
 8007cf6:	4093      	lsls	r3, r2
 8007cf8:	69ba      	ldr	r2, [r7, #24]
 8007cfa:	4313      	orrs	r3, r2
 8007cfc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007cfe:	4938      	ldr	r1, [pc, #224]	@ (8007de0 <HAL_GPIO_Init+0x35c>)
 8007d00:	69fb      	ldr	r3, [r7, #28]
 8007d02:	089b      	lsrs	r3, r3, #2
 8007d04:	3302      	adds	r3, #2
 8007d06:	69ba      	ldr	r2, [r7, #24]
 8007d08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007d0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007d14:	693b      	ldr	r3, [r7, #16]
 8007d16:	43db      	mvns	r3, r3
 8007d18:	69ba      	ldr	r2, [r7, #24]
 8007d1a:	4013      	ands	r3, r2
 8007d1c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007d1e:	683b      	ldr	r3, [r7, #0]
 8007d20:	685b      	ldr	r3, [r3, #4]
 8007d22:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d003      	beq.n	8007d32 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8007d2a:	69ba      	ldr	r2, [r7, #24]
 8007d2c:	693b      	ldr	r3, [r7, #16]
 8007d2e:	4313      	orrs	r3, r2
 8007d30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8007d32:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007d36:	69bb      	ldr	r3, [r7, #24]
 8007d38:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007d3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007d3e:	685b      	ldr	r3, [r3, #4]
 8007d40:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007d42:	693b      	ldr	r3, [r7, #16]
 8007d44:	43db      	mvns	r3, r3
 8007d46:	69ba      	ldr	r2, [r7, #24]
 8007d48:	4013      	ands	r3, r2
 8007d4a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007d4c:	683b      	ldr	r3, [r7, #0]
 8007d4e:	685b      	ldr	r3, [r3, #4]
 8007d50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d003      	beq.n	8007d60 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007d58:	69ba      	ldr	r2, [r7, #24]
 8007d5a:	693b      	ldr	r3, [r7, #16]
 8007d5c:	4313      	orrs	r3, r2
 8007d5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007d60:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007d64:	69bb      	ldr	r3, [r7, #24]
 8007d66:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007d68:	697b      	ldr	r3, [r7, #20]
 8007d6a:	685b      	ldr	r3, [r3, #4]
 8007d6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	43db      	mvns	r3, r3
 8007d72:	69ba      	ldr	r2, [r7, #24]
 8007d74:	4013      	ands	r3, r2
 8007d76:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	685b      	ldr	r3, [r3, #4]
 8007d7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d003      	beq.n	8007d8c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8007d84:	69ba      	ldr	r2, [r7, #24]
 8007d86:	693b      	ldr	r3, [r7, #16]
 8007d88:	4313      	orrs	r3, r2
 8007d8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007d8c:	697b      	ldr	r3, [r7, #20]
 8007d8e:	69ba      	ldr	r2, [r7, #24]
 8007d90:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007d92:	697b      	ldr	r3, [r7, #20]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007d98:	693b      	ldr	r3, [r7, #16]
 8007d9a:	43db      	mvns	r3, r3
 8007d9c:	69ba      	ldr	r2, [r7, #24]
 8007d9e:	4013      	ands	r3, r2
 8007da0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	685b      	ldr	r3, [r3, #4]
 8007da6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d003      	beq.n	8007db6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8007dae:	69ba      	ldr	r2, [r7, #24]
 8007db0:	693b      	ldr	r3, [r7, #16]
 8007db2:	4313      	orrs	r3, r2
 8007db4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007db6:	697b      	ldr	r3, [r7, #20]
 8007db8:	69ba      	ldr	r2, [r7, #24]
 8007dba:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8007dbc:	69fb      	ldr	r3, [r7, #28]
 8007dbe:	3301      	adds	r3, #1
 8007dc0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007dc2:	683b      	ldr	r3, [r7, #0]
 8007dc4:	681a      	ldr	r2, [r3, #0]
 8007dc6:	69fb      	ldr	r3, [r7, #28]
 8007dc8:	fa22 f303 	lsr.w	r3, r2, r3
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	f47f ae63 	bne.w	8007a98 <HAL_GPIO_Init+0x14>
  }
}
 8007dd2:	bf00      	nop
 8007dd4:	bf00      	nop
 8007dd6:	3724      	adds	r7, #36	@ 0x24
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dde:	4770      	bx	lr
 8007de0:	58000400 	.word	0x58000400

08007de4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007de4:	b480      	push	{r7}
 8007de6:	b083      	sub	sp, #12
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
 8007dec:	460b      	mov	r3, r1
 8007dee:	807b      	strh	r3, [r7, #2]
 8007df0:	4613      	mov	r3, r2
 8007df2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007df4:	787b      	ldrb	r3, [r7, #1]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d003      	beq.n	8007e02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007dfa:	887a      	ldrh	r2, [r7, #2]
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8007e00:	e003      	b.n	8007e0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8007e02:	887b      	ldrh	r3, [r7, #2]
 8007e04:	041a      	lsls	r2, r3, #16
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	619a      	str	r2, [r3, #24]
}
 8007e0a:	bf00      	nop
 8007e0c:	370c      	adds	r7, #12
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e14:	4770      	bx	lr

08007e16 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007e16:	b480      	push	{r7}
 8007e18:	b085      	sub	sp, #20
 8007e1a:	af00      	add	r7, sp, #0
 8007e1c:	6078      	str	r0, [r7, #4]
 8007e1e:	460b      	mov	r3, r1
 8007e20:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	695b      	ldr	r3, [r3, #20]
 8007e26:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007e28:	887a      	ldrh	r2, [r7, #2]
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	4013      	ands	r3, r2
 8007e2e:	041a      	lsls	r2, r3, #16
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	43d9      	mvns	r1, r3
 8007e34:	887b      	ldrh	r3, [r7, #2]
 8007e36:	400b      	ands	r3, r1
 8007e38:	431a      	orrs	r2, r3
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	619a      	str	r2, [r3, #24]
}
 8007e3e:	bf00      	nop
 8007e40:	3714      	adds	r7, #20
 8007e42:	46bd      	mov	sp, r7
 8007e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e48:	4770      	bx	lr

08007e4a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8007e4a:	b580      	push	{r7, lr}
 8007e4c:	b084      	sub	sp, #16
 8007e4e:	af02      	add	r7, sp, #8
 8007e50:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d101      	bne.n	8007e5c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8007e58:	2301      	movs	r3, #1
 8007e5a:	e04f      	b.n	8007efc <HAL_HCD_Init+0xb2>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8007e62:	b2db      	uxtb	r3, r3
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d106      	bne.n	8007e76 <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8007e70:	6878      	ldr	r0, [r7, #4]
 8007e72:	f7fc fb4d 	bl	8004510 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2203      	movs	r2, #3
 8007e7a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	4618      	mov	r0, r3
 8007e84:	f00b ffad 	bl	8013de2 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	6818      	ldr	r0, [r3, #0]
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	7c1a      	ldrb	r2, [r3, #16]
 8007e90:	f88d 2000 	strb.w	r2, [sp]
 8007e94:	3304      	adds	r3, #4
 8007e96:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007e98:	f00b fe7e 	bl	8013b98 <USB_CoreInit>
 8007e9c:	4603      	mov	r3, r0
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d005      	beq.n	8007eae <HAL_HCD_Init+0x64>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2202      	movs	r2, #2
 8007ea6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8007eaa:	2301      	movs	r3, #1
 8007eac:	e026      	b.n	8007efc <HAL_HCD_Init+0xb2>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	2101      	movs	r1, #1
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	f00b ffa5 	bl	8013e04 <USB_SetCurrentMode>
 8007eba:	4603      	mov	r3, r0
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d005      	beq.n	8007ecc <HAL_HCD_Init+0x82>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2202      	movs	r2, #2
 8007ec4:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8007ec8:	2301      	movs	r3, #1
 8007eca:	e017      	b.n	8007efc <HAL_HCD_Init+0xb2>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6818      	ldr	r0, [r3, #0]
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	7c1a      	ldrb	r2, [r3, #16]
 8007ed4:	f88d 2000 	strb.w	r2, [sp]
 8007ed8:	3304      	adds	r3, #4
 8007eda:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007edc:	f00d f9d4 	bl	8015288 <USB_HostInit>
 8007ee0:	4603      	mov	r3, r0
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d005      	beq.n	8007ef2 <HAL_HCD_Init+0xa8>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2202      	movs	r2, #2
 8007eea:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8007eee:	2301      	movs	r3, #1
 8007ef0:	e004      	b.n	8007efc <HAL_HCD_Init+0xb2>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2201      	movs	r2, #1
 8007ef6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8007efa:	2300      	movs	r3, #0
}
 8007efc:	4618      	mov	r0, r3
 8007efe:	3708      	adds	r7, #8
 8007f00:	46bd      	mov	sp, r7
 8007f02:	bd80      	pop	{r7, pc}

08007f04 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007f04:	b590      	push	{r4, r7, lr}
 8007f06:	b08b      	sub	sp, #44	@ 0x2c
 8007f08:	af04      	add	r7, sp, #16
 8007f0a:	6078      	str	r0, [r7, #4]
 8007f0c:	4608      	mov	r0, r1
 8007f0e:	4611      	mov	r1, r2
 8007f10:	461a      	mov	r2, r3
 8007f12:	4603      	mov	r3, r0
 8007f14:	70fb      	strb	r3, [r7, #3]
 8007f16:	460b      	mov	r3, r1
 8007f18:	70bb      	strb	r3, [r7, #2]
 8007f1a:	4613      	mov	r3, r2
 8007f1c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8007f1e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007f20:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8007f28:	2b01      	cmp	r3, #1
 8007f2a:	d101      	bne.n	8007f30 <HAL_HCD_HC_Init+0x2c>
 8007f2c:	2302      	movs	r3, #2
 8007f2e:	e09d      	b.n	800806c <HAL_HCD_HC_Init+0x168>
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2201      	movs	r2, #1
 8007f34:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8007f38:	78fa      	ldrb	r2, [r7, #3]
 8007f3a:	6879      	ldr	r1, [r7, #4]
 8007f3c:	4613      	mov	r3, r2
 8007f3e:	011b      	lsls	r3, r3, #4
 8007f40:	1a9b      	subs	r3, r3, r2
 8007f42:	009b      	lsls	r3, r3, #2
 8007f44:	440b      	add	r3, r1
 8007f46:	3319      	adds	r3, #25
 8007f48:	2200      	movs	r2, #0
 8007f4a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8007f4c:	78fa      	ldrb	r2, [r7, #3]
 8007f4e:	6879      	ldr	r1, [r7, #4]
 8007f50:	4613      	mov	r3, r2
 8007f52:	011b      	lsls	r3, r3, #4
 8007f54:	1a9b      	subs	r3, r3, r2
 8007f56:	009b      	lsls	r3, r3, #2
 8007f58:	440b      	add	r3, r1
 8007f5a:	3314      	adds	r3, #20
 8007f5c:	787a      	ldrb	r2, [r7, #1]
 8007f5e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8007f60:	78fa      	ldrb	r2, [r7, #3]
 8007f62:	6879      	ldr	r1, [r7, #4]
 8007f64:	4613      	mov	r3, r2
 8007f66:	011b      	lsls	r3, r3, #4
 8007f68:	1a9b      	subs	r3, r3, r2
 8007f6a:	009b      	lsls	r3, r3, #2
 8007f6c:	440b      	add	r3, r1
 8007f6e:	3315      	adds	r3, #21
 8007f70:	78fa      	ldrb	r2, [r7, #3]
 8007f72:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8007f74:	78fa      	ldrb	r2, [r7, #3]
 8007f76:	6879      	ldr	r1, [r7, #4]
 8007f78:	4613      	mov	r3, r2
 8007f7a:	011b      	lsls	r3, r3, #4
 8007f7c:	1a9b      	subs	r3, r3, r2
 8007f7e:	009b      	lsls	r3, r3, #2
 8007f80:	440b      	add	r3, r1
 8007f82:	3326      	adds	r3, #38	@ 0x26
 8007f84:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8007f88:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8007f8a:	78fa      	ldrb	r2, [r7, #3]
 8007f8c:	78bb      	ldrb	r3, [r7, #2]
 8007f8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f92:	b2d8      	uxtb	r0, r3
 8007f94:	6879      	ldr	r1, [r7, #4]
 8007f96:	4613      	mov	r3, r2
 8007f98:	011b      	lsls	r3, r3, #4
 8007f9a:	1a9b      	subs	r3, r3, r2
 8007f9c:	009b      	lsls	r3, r3, #2
 8007f9e:	440b      	add	r3, r1
 8007fa0:	3316      	adds	r3, #22
 8007fa2:	4602      	mov	r2, r0
 8007fa4:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8007fa6:	78fb      	ldrb	r3, [r7, #3]
 8007fa8:	4619      	mov	r1, r3
 8007faa:	6878      	ldr	r0, [r7, #4]
 8007fac:	f000 fbc8 	bl	8008740 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8007fb0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	da0a      	bge.n	8007fce <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8007fb8:	78fa      	ldrb	r2, [r7, #3]
 8007fba:	6879      	ldr	r1, [r7, #4]
 8007fbc:	4613      	mov	r3, r2
 8007fbe:	011b      	lsls	r3, r3, #4
 8007fc0:	1a9b      	subs	r3, r3, r2
 8007fc2:	009b      	lsls	r3, r3, #2
 8007fc4:	440b      	add	r3, r1
 8007fc6:	3317      	adds	r3, #23
 8007fc8:	2201      	movs	r2, #1
 8007fca:	701a      	strb	r2, [r3, #0]
 8007fcc:	e009      	b.n	8007fe2 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8007fce:	78fa      	ldrb	r2, [r7, #3]
 8007fd0:	6879      	ldr	r1, [r7, #4]
 8007fd2:	4613      	mov	r3, r2
 8007fd4:	011b      	lsls	r3, r3, #4
 8007fd6:	1a9b      	subs	r3, r3, r2
 8007fd8:	009b      	lsls	r3, r3, #2
 8007fda:	440b      	add	r3, r1
 8007fdc:	3317      	adds	r3, #23
 8007fde:	2200      	movs	r2, #0
 8007fe0:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	f00d fa98 	bl	801551c <USB_GetHostSpeed>
 8007fec:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8007fee:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007ff2:	2b01      	cmp	r3, #1
 8007ff4:	d10b      	bne.n	800800e <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8007ff6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007ffa:	2b01      	cmp	r3, #1
 8007ffc:	d107      	bne.n	800800e <HAL_HCD_HC_Init+0x10a>
 8007ffe:	693b      	ldr	r3, [r7, #16]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d104      	bne.n	800800e <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8008004:	697b      	ldr	r3, [r7, #20]
 8008006:	2bbc      	cmp	r3, #188	@ 0xbc
 8008008:	d901      	bls.n	800800e <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 800800a:	23bc      	movs	r3, #188	@ 0xbc
 800800c:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 800800e:	78fa      	ldrb	r2, [r7, #3]
 8008010:	6879      	ldr	r1, [r7, #4]
 8008012:	4613      	mov	r3, r2
 8008014:	011b      	lsls	r3, r3, #4
 8008016:	1a9b      	subs	r3, r3, r2
 8008018:	009b      	lsls	r3, r3, #2
 800801a:	440b      	add	r3, r1
 800801c:	3318      	adds	r3, #24
 800801e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8008022:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8008024:	78fa      	ldrb	r2, [r7, #3]
 8008026:	697b      	ldr	r3, [r7, #20]
 8008028:	b298      	uxth	r0, r3
 800802a:	6879      	ldr	r1, [r7, #4]
 800802c:	4613      	mov	r3, r2
 800802e:	011b      	lsls	r3, r3, #4
 8008030:	1a9b      	subs	r3, r3, r2
 8008032:	009b      	lsls	r3, r3, #2
 8008034:	440b      	add	r3, r1
 8008036:	3328      	adds	r3, #40	@ 0x28
 8008038:	4602      	mov	r2, r0
 800803a:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6818      	ldr	r0, [r3, #0]
 8008040:	697b      	ldr	r3, [r7, #20]
 8008042:	b29b      	uxth	r3, r3
 8008044:	787c      	ldrb	r4, [r7, #1]
 8008046:	78ba      	ldrb	r2, [r7, #2]
 8008048:	78f9      	ldrb	r1, [r7, #3]
 800804a:	9302      	str	r3, [sp, #8]
 800804c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008050:	9301      	str	r3, [sp, #4]
 8008052:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008056:	9300      	str	r3, [sp, #0]
 8008058:	4623      	mov	r3, r4
 800805a:	f00d fa87 	bl	801556c <USB_HC_Init>
 800805e:	4603      	mov	r3, r0
 8008060:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	2200      	movs	r2, #0
 8008066:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 800806a:	7bfb      	ldrb	r3, [r7, #15]
}
 800806c:	4618      	mov	r0, r3
 800806e:	371c      	adds	r7, #28
 8008070:	46bd      	mov	sp, r7
 8008072:	bd90      	pop	{r4, r7, pc}

08008074 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8008074:	b580      	push	{r7, lr}
 8008076:	b084      	sub	sp, #16
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
 800807c:	460b      	mov	r3, r1
 800807e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8008080:	2300      	movs	r3, #0
 8008082:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800808a:	2b01      	cmp	r3, #1
 800808c:	d101      	bne.n	8008092 <HAL_HCD_HC_Halt+0x1e>
 800808e:	2302      	movs	r3, #2
 8008090:	e00f      	b.n	80080b2 <HAL_HCD_HC_Halt+0x3e>
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2201      	movs	r2, #1
 8008096:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	78fa      	ldrb	r2, [r7, #3]
 80080a0:	4611      	mov	r1, r2
 80080a2:	4618      	mov	r0, r3
 80080a4:	f00d fe07 	bl	8015cb6 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2200      	movs	r2, #0
 80080ac:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80080b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80080b2:	4618      	mov	r0, r3
 80080b4:	3710      	adds	r7, #16
 80080b6:	46bd      	mov	sp, r7
 80080b8:	bd80      	pop	{r7, pc}
	...

080080bc <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b082      	sub	sp, #8
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
 80080c4:	4608      	mov	r0, r1
 80080c6:	4611      	mov	r1, r2
 80080c8:	461a      	mov	r2, r3
 80080ca:	4603      	mov	r3, r0
 80080cc:	70fb      	strb	r3, [r7, #3]
 80080ce:	460b      	mov	r3, r1
 80080d0:	70bb      	strb	r3, [r7, #2]
 80080d2:	4613      	mov	r3, r2
 80080d4:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80080d6:	78fa      	ldrb	r2, [r7, #3]
 80080d8:	6879      	ldr	r1, [r7, #4]
 80080da:	4613      	mov	r3, r2
 80080dc:	011b      	lsls	r3, r3, #4
 80080de:	1a9b      	subs	r3, r3, r2
 80080e0:	009b      	lsls	r3, r3, #2
 80080e2:	440b      	add	r3, r1
 80080e4:	3317      	adds	r3, #23
 80080e6:	78ba      	ldrb	r2, [r7, #2]
 80080e8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80080ea:	78fa      	ldrb	r2, [r7, #3]
 80080ec:	6879      	ldr	r1, [r7, #4]
 80080ee:	4613      	mov	r3, r2
 80080f0:	011b      	lsls	r3, r3, #4
 80080f2:	1a9b      	subs	r3, r3, r2
 80080f4:	009b      	lsls	r3, r3, #2
 80080f6:	440b      	add	r3, r1
 80080f8:	3326      	adds	r3, #38	@ 0x26
 80080fa:	787a      	ldrb	r2, [r7, #1]
 80080fc:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80080fe:	7c3b      	ldrb	r3, [r7, #16]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d114      	bne.n	800812e <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8008104:	78fa      	ldrb	r2, [r7, #3]
 8008106:	6879      	ldr	r1, [r7, #4]
 8008108:	4613      	mov	r3, r2
 800810a:	011b      	lsls	r3, r3, #4
 800810c:	1a9b      	subs	r3, r3, r2
 800810e:	009b      	lsls	r3, r3, #2
 8008110:	440b      	add	r3, r1
 8008112:	332a      	adds	r3, #42	@ 0x2a
 8008114:	2203      	movs	r2, #3
 8008116:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8008118:	78fa      	ldrb	r2, [r7, #3]
 800811a:	6879      	ldr	r1, [r7, #4]
 800811c:	4613      	mov	r3, r2
 800811e:	011b      	lsls	r3, r3, #4
 8008120:	1a9b      	subs	r3, r3, r2
 8008122:	009b      	lsls	r3, r3, #2
 8008124:	440b      	add	r3, r1
 8008126:	3319      	adds	r3, #25
 8008128:	7f3a      	ldrb	r2, [r7, #28]
 800812a:	701a      	strb	r2, [r3, #0]
 800812c:	e009      	b.n	8008142 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800812e:	78fa      	ldrb	r2, [r7, #3]
 8008130:	6879      	ldr	r1, [r7, #4]
 8008132:	4613      	mov	r3, r2
 8008134:	011b      	lsls	r3, r3, #4
 8008136:	1a9b      	subs	r3, r3, r2
 8008138:	009b      	lsls	r3, r3, #2
 800813a:	440b      	add	r3, r1
 800813c:	332a      	adds	r3, #42	@ 0x2a
 800813e:	2202      	movs	r2, #2
 8008140:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8008142:	787b      	ldrb	r3, [r7, #1]
 8008144:	2b03      	cmp	r3, #3
 8008146:	f200 8102 	bhi.w	800834e <HAL_HCD_HC_SubmitRequest+0x292>
 800814a:	a201      	add	r2, pc, #4	@ (adr r2, 8008150 <HAL_HCD_HC_SubmitRequest+0x94>)
 800814c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008150:	08008161 	.word	0x08008161
 8008154:	08008339 	.word	0x08008339
 8008158:	08008225 	.word	0x08008225
 800815c:	080082af 	.word	0x080082af
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8008160:	7c3b      	ldrb	r3, [r7, #16]
 8008162:	2b01      	cmp	r3, #1
 8008164:	f040 80f5 	bne.w	8008352 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8008168:	78bb      	ldrb	r3, [r7, #2]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d12d      	bne.n	80081ca <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 800816e:	8b3b      	ldrh	r3, [r7, #24]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d109      	bne.n	8008188 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8008174:	78fa      	ldrb	r2, [r7, #3]
 8008176:	6879      	ldr	r1, [r7, #4]
 8008178:	4613      	mov	r3, r2
 800817a:	011b      	lsls	r3, r3, #4
 800817c:	1a9b      	subs	r3, r3, r2
 800817e:	009b      	lsls	r3, r3, #2
 8008180:	440b      	add	r3, r1
 8008182:	333d      	adds	r3, #61	@ 0x3d
 8008184:	2201      	movs	r2, #1
 8008186:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8008188:	78fa      	ldrb	r2, [r7, #3]
 800818a:	6879      	ldr	r1, [r7, #4]
 800818c:	4613      	mov	r3, r2
 800818e:	011b      	lsls	r3, r3, #4
 8008190:	1a9b      	subs	r3, r3, r2
 8008192:	009b      	lsls	r3, r3, #2
 8008194:	440b      	add	r3, r1
 8008196:	333d      	adds	r3, #61	@ 0x3d
 8008198:	781b      	ldrb	r3, [r3, #0]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d10a      	bne.n	80081b4 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800819e:	78fa      	ldrb	r2, [r7, #3]
 80081a0:	6879      	ldr	r1, [r7, #4]
 80081a2:	4613      	mov	r3, r2
 80081a4:	011b      	lsls	r3, r3, #4
 80081a6:	1a9b      	subs	r3, r3, r2
 80081a8:	009b      	lsls	r3, r3, #2
 80081aa:	440b      	add	r3, r1
 80081ac:	332a      	adds	r3, #42	@ 0x2a
 80081ae:	2200      	movs	r2, #0
 80081b0:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80081b2:	e0ce      	b.n	8008352 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80081b4:	78fa      	ldrb	r2, [r7, #3]
 80081b6:	6879      	ldr	r1, [r7, #4]
 80081b8:	4613      	mov	r3, r2
 80081ba:	011b      	lsls	r3, r3, #4
 80081bc:	1a9b      	subs	r3, r3, r2
 80081be:	009b      	lsls	r3, r3, #2
 80081c0:	440b      	add	r3, r1
 80081c2:	332a      	adds	r3, #42	@ 0x2a
 80081c4:	2202      	movs	r2, #2
 80081c6:	701a      	strb	r2, [r3, #0]
      break;
 80081c8:	e0c3      	b.n	8008352 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80081ca:	78fa      	ldrb	r2, [r7, #3]
 80081cc:	6879      	ldr	r1, [r7, #4]
 80081ce:	4613      	mov	r3, r2
 80081d0:	011b      	lsls	r3, r3, #4
 80081d2:	1a9b      	subs	r3, r3, r2
 80081d4:	009b      	lsls	r3, r3, #2
 80081d6:	440b      	add	r3, r1
 80081d8:	331a      	adds	r3, #26
 80081da:	781b      	ldrb	r3, [r3, #0]
 80081dc:	2b01      	cmp	r3, #1
 80081de:	f040 80b8 	bne.w	8008352 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80081e2:	78fa      	ldrb	r2, [r7, #3]
 80081e4:	6879      	ldr	r1, [r7, #4]
 80081e6:	4613      	mov	r3, r2
 80081e8:	011b      	lsls	r3, r3, #4
 80081ea:	1a9b      	subs	r3, r3, r2
 80081ec:	009b      	lsls	r3, r3, #2
 80081ee:	440b      	add	r3, r1
 80081f0:	333c      	adds	r3, #60	@ 0x3c
 80081f2:	781b      	ldrb	r3, [r3, #0]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d10a      	bne.n	800820e <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80081f8:	78fa      	ldrb	r2, [r7, #3]
 80081fa:	6879      	ldr	r1, [r7, #4]
 80081fc:	4613      	mov	r3, r2
 80081fe:	011b      	lsls	r3, r3, #4
 8008200:	1a9b      	subs	r3, r3, r2
 8008202:	009b      	lsls	r3, r3, #2
 8008204:	440b      	add	r3, r1
 8008206:	332a      	adds	r3, #42	@ 0x2a
 8008208:	2200      	movs	r2, #0
 800820a:	701a      	strb	r2, [r3, #0]
      break;
 800820c:	e0a1      	b.n	8008352 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800820e:	78fa      	ldrb	r2, [r7, #3]
 8008210:	6879      	ldr	r1, [r7, #4]
 8008212:	4613      	mov	r3, r2
 8008214:	011b      	lsls	r3, r3, #4
 8008216:	1a9b      	subs	r3, r3, r2
 8008218:	009b      	lsls	r3, r3, #2
 800821a:	440b      	add	r3, r1
 800821c:	332a      	adds	r3, #42	@ 0x2a
 800821e:	2202      	movs	r2, #2
 8008220:	701a      	strb	r2, [r3, #0]
      break;
 8008222:	e096      	b.n	8008352 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8008224:	78bb      	ldrb	r3, [r7, #2]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d120      	bne.n	800826c <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800822a:	78fa      	ldrb	r2, [r7, #3]
 800822c:	6879      	ldr	r1, [r7, #4]
 800822e:	4613      	mov	r3, r2
 8008230:	011b      	lsls	r3, r3, #4
 8008232:	1a9b      	subs	r3, r3, r2
 8008234:	009b      	lsls	r3, r3, #2
 8008236:	440b      	add	r3, r1
 8008238:	333d      	adds	r3, #61	@ 0x3d
 800823a:	781b      	ldrb	r3, [r3, #0]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d10a      	bne.n	8008256 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8008240:	78fa      	ldrb	r2, [r7, #3]
 8008242:	6879      	ldr	r1, [r7, #4]
 8008244:	4613      	mov	r3, r2
 8008246:	011b      	lsls	r3, r3, #4
 8008248:	1a9b      	subs	r3, r3, r2
 800824a:	009b      	lsls	r3, r3, #2
 800824c:	440b      	add	r3, r1
 800824e:	332a      	adds	r3, #42	@ 0x2a
 8008250:	2200      	movs	r2, #0
 8008252:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8008254:	e07e      	b.n	8008354 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8008256:	78fa      	ldrb	r2, [r7, #3]
 8008258:	6879      	ldr	r1, [r7, #4]
 800825a:	4613      	mov	r3, r2
 800825c:	011b      	lsls	r3, r3, #4
 800825e:	1a9b      	subs	r3, r3, r2
 8008260:	009b      	lsls	r3, r3, #2
 8008262:	440b      	add	r3, r1
 8008264:	332a      	adds	r3, #42	@ 0x2a
 8008266:	2202      	movs	r2, #2
 8008268:	701a      	strb	r2, [r3, #0]
      break;
 800826a:	e073      	b.n	8008354 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800826c:	78fa      	ldrb	r2, [r7, #3]
 800826e:	6879      	ldr	r1, [r7, #4]
 8008270:	4613      	mov	r3, r2
 8008272:	011b      	lsls	r3, r3, #4
 8008274:	1a9b      	subs	r3, r3, r2
 8008276:	009b      	lsls	r3, r3, #2
 8008278:	440b      	add	r3, r1
 800827a:	333c      	adds	r3, #60	@ 0x3c
 800827c:	781b      	ldrb	r3, [r3, #0]
 800827e:	2b00      	cmp	r3, #0
 8008280:	d10a      	bne.n	8008298 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8008282:	78fa      	ldrb	r2, [r7, #3]
 8008284:	6879      	ldr	r1, [r7, #4]
 8008286:	4613      	mov	r3, r2
 8008288:	011b      	lsls	r3, r3, #4
 800828a:	1a9b      	subs	r3, r3, r2
 800828c:	009b      	lsls	r3, r3, #2
 800828e:	440b      	add	r3, r1
 8008290:	332a      	adds	r3, #42	@ 0x2a
 8008292:	2200      	movs	r2, #0
 8008294:	701a      	strb	r2, [r3, #0]
      break;
 8008296:	e05d      	b.n	8008354 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8008298:	78fa      	ldrb	r2, [r7, #3]
 800829a:	6879      	ldr	r1, [r7, #4]
 800829c:	4613      	mov	r3, r2
 800829e:	011b      	lsls	r3, r3, #4
 80082a0:	1a9b      	subs	r3, r3, r2
 80082a2:	009b      	lsls	r3, r3, #2
 80082a4:	440b      	add	r3, r1
 80082a6:	332a      	adds	r3, #42	@ 0x2a
 80082a8:	2202      	movs	r2, #2
 80082aa:	701a      	strb	r2, [r3, #0]
      break;
 80082ac:	e052      	b.n	8008354 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80082ae:	78bb      	ldrb	r3, [r7, #2]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d120      	bne.n	80082f6 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80082b4:	78fa      	ldrb	r2, [r7, #3]
 80082b6:	6879      	ldr	r1, [r7, #4]
 80082b8:	4613      	mov	r3, r2
 80082ba:	011b      	lsls	r3, r3, #4
 80082bc:	1a9b      	subs	r3, r3, r2
 80082be:	009b      	lsls	r3, r3, #2
 80082c0:	440b      	add	r3, r1
 80082c2:	333d      	adds	r3, #61	@ 0x3d
 80082c4:	781b      	ldrb	r3, [r3, #0]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d10a      	bne.n	80082e0 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80082ca:	78fa      	ldrb	r2, [r7, #3]
 80082cc:	6879      	ldr	r1, [r7, #4]
 80082ce:	4613      	mov	r3, r2
 80082d0:	011b      	lsls	r3, r3, #4
 80082d2:	1a9b      	subs	r3, r3, r2
 80082d4:	009b      	lsls	r3, r3, #2
 80082d6:	440b      	add	r3, r1
 80082d8:	332a      	adds	r3, #42	@ 0x2a
 80082da:	2200      	movs	r2, #0
 80082dc:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80082de:	e039      	b.n	8008354 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80082e0:	78fa      	ldrb	r2, [r7, #3]
 80082e2:	6879      	ldr	r1, [r7, #4]
 80082e4:	4613      	mov	r3, r2
 80082e6:	011b      	lsls	r3, r3, #4
 80082e8:	1a9b      	subs	r3, r3, r2
 80082ea:	009b      	lsls	r3, r3, #2
 80082ec:	440b      	add	r3, r1
 80082ee:	332a      	adds	r3, #42	@ 0x2a
 80082f0:	2202      	movs	r2, #2
 80082f2:	701a      	strb	r2, [r3, #0]
      break;
 80082f4:	e02e      	b.n	8008354 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80082f6:	78fa      	ldrb	r2, [r7, #3]
 80082f8:	6879      	ldr	r1, [r7, #4]
 80082fa:	4613      	mov	r3, r2
 80082fc:	011b      	lsls	r3, r3, #4
 80082fe:	1a9b      	subs	r3, r3, r2
 8008300:	009b      	lsls	r3, r3, #2
 8008302:	440b      	add	r3, r1
 8008304:	333c      	adds	r3, #60	@ 0x3c
 8008306:	781b      	ldrb	r3, [r3, #0]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d10a      	bne.n	8008322 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800830c:	78fa      	ldrb	r2, [r7, #3]
 800830e:	6879      	ldr	r1, [r7, #4]
 8008310:	4613      	mov	r3, r2
 8008312:	011b      	lsls	r3, r3, #4
 8008314:	1a9b      	subs	r3, r3, r2
 8008316:	009b      	lsls	r3, r3, #2
 8008318:	440b      	add	r3, r1
 800831a:	332a      	adds	r3, #42	@ 0x2a
 800831c:	2200      	movs	r2, #0
 800831e:	701a      	strb	r2, [r3, #0]
      break;
 8008320:	e018      	b.n	8008354 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8008322:	78fa      	ldrb	r2, [r7, #3]
 8008324:	6879      	ldr	r1, [r7, #4]
 8008326:	4613      	mov	r3, r2
 8008328:	011b      	lsls	r3, r3, #4
 800832a:	1a9b      	subs	r3, r3, r2
 800832c:	009b      	lsls	r3, r3, #2
 800832e:	440b      	add	r3, r1
 8008330:	332a      	adds	r3, #42	@ 0x2a
 8008332:	2202      	movs	r2, #2
 8008334:	701a      	strb	r2, [r3, #0]
      break;
 8008336:	e00d      	b.n	8008354 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8008338:	78fa      	ldrb	r2, [r7, #3]
 800833a:	6879      	ldr	r1, [r7, #4]
 800833c:	4613      	mov	r3, r2
 800833e:	011b      	lsls	r3, r3, #4
 8008340:	1a9b      	subs	r3, r3, r2
 8008342:	009b      	lsls	r3, r3, #2
 8008344:	440b      	add	r3, r1
 8008346:	332a      	adds	r3, #42	@ 0x2a
 8008348:	2200      	movs	r2, #0
 800834a:	701a      	strb	r2, [r3, #0]
      break;
 800834c:	e002      	b.n	8008354 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 800834e:	bf00      	nop
 8008350:	e000      	b.n	8008354 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8008352:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8008354:	78fa      	ldrb	r2, [r7, #3]
 8008356:	6879      	ldr	r1, [r7, #4]
 8008358:	4613      	mov	r3, r2
 800835a:	011b      	lsls	r3, r3, #4
 800835c:	1a9b      	subs	r3, r3, r2
 800835e:	009b      	lsls	r3, r3, #2
 8008360:	440b      	add	r3, r1
 8008362:	332c      	adds	r3, #44	@ 0x2c
 8008364:	697a      	ldr	r2, [r7, #20]
 8008366:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8008368:	78fa      	ldrb	r2, [r7, #3]
 800836a:	8b39      	ldrh	r1, [r7, #24]
 800836c:	6878      	ldr	r0, [r7, #4]
 800836e:	4613      	mov	r3, r2
 8008370:	011b      	lsls	r3, r3, #4
 8008372:	1a9b      	subs	r3, r3, r2
 8008374:	009b      	lsls	r3, r3, #2
 8008376:	4403      	add	r3, r0
 8008378:	3334      	adds	r3, #52	@ 0x34
 800837a:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800837c:	78fa      	ldrb	r2, [r7, #3]
 800837e:	6879      	ldr	r1, [r7, #4]
 8008380:	4613      	mov	r3, r2
 8008382:	011b      	lsls	r3, r3, #4
 8008384:	1a9b      	subs	r3, r3, r2
 8008386:	009b      	lsls	r3, r3, #2
 8008388:	440b      	add	r3, r1
 800838a:	334c      	adds	r3, #76	@ 0x4c
 800838c:	2200      	movs	r2, #0
 800838e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8008390:	78fa      	ldrb	r2, [r7, #3]
 8008392:	6879      	ldr	r1, [r7, #4]
 8008394:	4613      	mov	r3, r2
 8008396:	011b      	lsls	r3, r3, #4
 8008398:	1a9b      	subs	r3, r3, r2
 800839a:	009b      	lsls	r3, r3, #2
 800839c:	440b      	add	r3, r1
 800839e:	3338      	adds	r3, #56	@ 0x38
 80083a0:	2200      	movs	r2, #0
 80083a2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80083a4:	78fa      	ldrb	r2, [r7, #3]
 80083a6:	6879      	ldr	r1, [r7, #4]
 80083a8:	4613      	mov	r3, r2
 80083aa:	011b      	lsls	r3, r3, #4
 80083ac:	1a9b      	subs	r3, r3, r2
 80083ae:	009b      	lsls	r3, r3, #2
 80083b0:	440b      	add	r3, r1
 80083b2:	3315      	adds	r3, #21
 80083b4:	78fa      	ldrb	r2, [r7, #3]
 80083b6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80083b8:	78fa      	ldrb	r2, [r7, #3]
 80083ba:	6879      	ldr	r1, [r7, #4]
 80083bc:	4613      	mov	r3, r2
 80083be:	011b      	lsls	r3, r3, #4
 80083c0:	1a9b      	subs	r3, r3, r2
 80083c2:	009b      	lsls	r3, r3, #2
 80083c4:	440b      	add	r3, r1
 80083c6:	334d      	adds	r3, #77	@ 0x4d
 80083c8:	2200      	movs	r2, #0
 80083ca:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	6818      	ldr	r0, [r3, #0]
 80083d0:	78fa      	ldrb	r2, [r7, #3]
 80083d2:	4613      	mov	r3, r2
 80083d4:	011b      	lsls	r3, r3, #4
 80083d6:	1a9b      	subs	r3, r3, r2
 80083d8:	009b      	lsls	r3, r3, #2
 80083da:	3310      	adds	r3, #16
 80083dc:	687a      	ldr	r2, [r7, #4]
 80083de:	4413      	add	r3, r2
 80083e0:	1d19      	adds	r1, r3, #4
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	799b      	ldrb	r3, [r3, #6]
 80083e6:	461a      	mov	r2, r3
 80083e8:	f00d f9e4 	bl	80157b4 <USB_HC_StartXfer>
 80083ec:	4603      	mov	r3, r0
}
 80083ee:	4618      	mov	r0, r3
 80083f0:	3708      	adds	r7, #8
 80083f2:	46bd      	mov	sp, r7
 80083f4:	bd80      	pop	{r7, pc}
 80083f6:	bf00      	nop

080083f8 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b086      	sub	sp, #24
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008406:	693b      	ldr	r3, [r7, #16]
 8008408:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	4618      	mov	r0, r3
 8008410:	f00c fe78 	bl	8015104 <USB_GetMode>
 8008414:	4603      	mov	r3, r0
 8008416:	2b01      	cmp	r3, #1
 8008418:	f040 80fb 	bne.w	8008612 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	4618      	mov	r0, r3
 8008422:	f00c fdbb 	bl	8014f9c <USB_ReadInterrupts>
 8008426:	4603      	mov	r3, r0
 8008428:	2b00      	cmp	r3, #0
 800842a:	f000 80f1 	beq.w	8008610 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	4618      	mov	r0, r3
 8008434:	f00c fdb2 	bl	8014f9c <USB_ReadInterrupts>
 8008438:	4603      	mov	r3, r0
 800843a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800843e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008442:	d104      	bne.n	800844e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800844c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	4618      	mov	r0, r3
 8008454:	f00c fda2 	bl	8014f9c <USB_ReadInterrupts>
 8008458:	4603      	mov	r3, r0
 800845a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800845e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008462:	d104      	bne.n	800846e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800846c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	4618      	mov	r0, r3
 8008474:	f00c fd92 	bl	8014f9c <USB_ReadInterrupts>
 8008478:	4603      	mov	r3, r0
 800847a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800847e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008482:	d104      	bne.n	800848e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800848c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	4618      	mov	r0, r3
 8008494:	f00c fd82 	bl	8014f9c <USB_ReadInterrupts>
 8008498:	4603      	mov	r3, r0
 800849a:	f003 0302 	and.w	r3, r3, #2
 800849e:	2b02      	cmp	r3, #2
 80084a0:	d103      	bne.n	80084aa <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	2202      	movs	r2, #2
 80084a8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	4618      	mov	r0, r3
 80084b0:	f00c fd74 	bl	8014f9c <USB_ReadInterrupts>
 80084b4:	4603      	mov	r3, r0
 80084b6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80084ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80084be:	d120      	bne.n	8008502 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80084c8:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	f003 0301 	and.w	r3, r3, #1
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d113      	bne.n	8008502 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80084da:	2110      	movs	r1, #16
 80084dc:	6938      	ldr	r0, [r7, #16]
 80084de:	f00b fe3b 	bl	8014158 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80084e2:	6938      	ldr	r0, [r7, #16]
 80084e4:	f00b fe6a 	bl	80141bc <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	7a5b      	ldrb	r3, [r3, #9]
 80084ec:	2b02      	cmp	r3, #2
 80084ee:	d105      	bne.n	80084fc <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	2101      	movs	r1, #1
 80084f6:	4618      	mov	r0, r3
 80084f8:	f00c ff70 	bl	80153dc <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f7fc f897 	bl	8004630 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	4618      	mov	r0, r3
 8008508:	f00c fd48 	bl	8014f9c <USB_ReadInterrupts>
 800850c:	4603      	mov	r3, r0
 800850e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008512:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008516:	d102      	bne.n	800851e <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8008518:	6878      	ldr	r0, [r7, #4]
 800851a:	f001 fd4d 	bl	8009fb8 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	4618      	mov	r0, r3
 8008524:	f00c fd3a 	bl	8014f9c <USB_ReadInterrupts>
 8008528:	4603      	mov	r3, r0
 800852a:	f003 0308 	and.w	r3, r3, #8
 800852e:	2b08      	cmp	r3, #8
 8008530:	d106      	bne.n	8008540 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	f7fc f860 	bl	80045f8 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	2208      	movs	r2, #8
 800853e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	4618      	mov	r0, r3
 8008546:	f00c fd29 	bl	8014f9c <USB_ReadInterrupts>
 800854a:	4603      	mov	r3, r0
 800854c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008550:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008554:	d139      	bne.n	80085ca <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	4618      	mov	r0, r3
 800855c:	f00d fb9a 	bl	8015c94 <USB_HC_ReadInterrupt>
 8008560:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8008562:	2300      	movs	r3, #0
 8008564:	617b      	str	r3, [r7, #20]
 8008566:	e025      	b.n	80085b4 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8008568:	697b      	ldr	r3, [r7, #20]
 800856a:	f003 030f 	and.w	r3, r3, #15
 800856e:	68ba      	ldr	r2, [r7, #8]
 8008570:	fa22 f303 	lsr.w	r3, r2, r3
 8008574:	f003 0301 	and.w	r3, r3, #1
 8008578:	2b00      	cmp	r3, #0
 800857a:	d018      	beq.n	80085ae <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800857c:	697b      	ldr	r3, [r7, #20]
 800857e:	015a      	lsls	r2, r3, #5
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	4413      	add	r3, r2
 8008584:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800858e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008592:	d106      	bne.n	80085a2 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8008594:	697b      	ldr	r3, [r7, #20]
 8008596:	b2db      	uxtb	r3, r3
 8008598:	4619      	mov	r1, r3
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	f000 f905 	bl	80087aa <HCD_HC_IN_IRQHandler>
 80085a0:	e005      	b.n	80085ae <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80085a2:	697b      	ldr	r3, [r7, #20]
 80085a4:	b2db      	uxtb	r3, r3
 80085a6:	4619      	mov	r1, r3
 80085a8:	6878      	ldr	r0, [r7, #4]
 80085aa:	f000 ff67 	bl	800947c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80085ae:	697b      	ldr	r3, [r7, #20]
 80085b0:	3301      	adds	r3, #1
 80085b2:	617b      	str	r3, [r7, #20]
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	795b      	ldrb	r3, [r3, #5]
 80085b8:	461a      	mov	r2, r3
 80085ba:	697b      	ldr	r3, [r7, #20]
 80085bc:	4293      	cmp	r3, r2
 80085be:	d3d3      	bcc.n	8008568 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80085c8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	4618      	mov	r0, r3
 80085d0:	f00c fce4 	bl	8014f9c <USB_ReadInterrupts>
 80085d4:	4603      	mov	r3, r0
 80085d6:	f003 0310 	and.w	r3, r3, #16
 80085da:	2b10      	cmp	r3, #16
 80085dc:	d101      	bne.n	80085e2 <HAL_HCD_IRQHandler+0x1ea>
 80085de:	2301      	movs	r3, #1
 80085e0:	e000      	b.n	80085e4 <HAL_HCD_IRQHandler+0x1ec>
 80085e2:	2300      	movs	r3, #0
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d014      	beq.n	8008612 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	699a      	ldr	r2, [r3, #24]
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f022 0210 	bic.w	r2, r2, #16
 80085f6:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80085f8:	6878      	ldr	r0, [r7, #4]
 80085fa:	f001 fbfe 	bl	8009dfa <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	699a      	ldr	r2, [r3, #24]
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	f042 0210 	orr.w	r2, r2, #16
 800860c:	619a      	str	r2, [r3, #24]
 800860e:	e000      	b.n	8008612 <HAL_HCD_IRQHandler+0x21a>
      return;
 8008610:	bf00      	nop
    }
  }
}
 8008612:	3718      	adds	r7, #24
 8008614:	46bd      	mov	sp, r7
 8008616:	bd80      	pop	{r7, pc}

08008618 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b082      	sub	sp, #8
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8008626:	2b01      	cmp	r3, #1
 8008628:	d101      	bne.n	800862e <HAL_HCD_Start+0x16>
 800862a:	2302      	movs	r3, #2
 800862c:	e013      	b.n	8008656 <HAL_HCD_Start+0x3e>
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2201      	movs	r2, #1
 8008632:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	2101      	movs	r1, #1
 800863c:	4618      	mov	r0, r3
 800863e:	f00c ff34 	bl	80154aa <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	4618      	mov	r0, r3
 8008648:	f00b fbba 	bl	8013dc0 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2200      	movs	r2, #0
 8008650:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8008654:	2300      	movs	r3, #0
}
 8008656:	4618      	mov	r0, r3
 8008658:	3708      	adds	r7, #8
 800865a:	46bd      	mov	sp, r7
 800865c:	bd80      	pop	{r7, pc}

0800865e <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800865e:	b580      	push	{r7, lr}
 8008660:	b082      	sub	sp, #8
 8008662:	af00      	add	r7, sp, #0
 8008664:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800866c:	2b01      	cmp	r3, #1
 800866e:	d101      	bne.n	8008674 <HAL_HCD_Stop+0x16>
 8008670:	2302      	movs	r3, #2
 8008672:	e00d      	b.n	8008690 <HAL_HCD_Stop+0x32>
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2201      	movs	r2, #1
 8008678:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	4618      	mov	r0, r3
 8008682:	f00d fc75 	bl	8015f70 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	2200      	movs	r2, #0
 800868a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800868e:	2300      	movs	r3, #0
}
 8008690:	4618      	mov	r0, r3
 8008692:	3708      	adds	r7, #8
 8008694:	46bd      	mov	sp, r7
 8008696:	bd80      	pop	{r7, pc}

08008698 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b082      	sub	sp, #8
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	4618      	mov	r0, r3
 80086a6:	f00c fed6 	bl	8015456 <USB_ResetPort>
 80086aa:	4603      	mov	r3, r0
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	3708      	adds	r7, #8
 80086b0:	46bd      	mov	sp, r7
 80086b2:	bd80      	pop	{r7, pc}

080086b4 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80086b4:	b480      	push	{r7}
 80086b6:	b083      	sub	sp, #12
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
 80086bc:	460b      	mov	r3, r1
 80086be:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80086c0:	78fa      	ldrb	r2, [r7, #3]
 80086c2:	6879      	ldr	r1, [r7, #4]
 80086c4:	4613      	mov	r3, r2
 80086c6:	011b      	lsls	r3, r3, #4
 80086c8:	1a9b      	subs	r3, r3, r2
 80086ca:	009b      	lsls	r3, r3, #2
 80086cc:	440b      	add	r3, r1
 80086ce:	334c      	adds	r3, #76	@ 0x4c
 80086d0:	781b      	ldrb	r3, [r3, #0]
}
 80086d2:	4618      	mov	r0, r3
 80086d4:	370c      	adds	r7, #12
 80086d6:	46bd      	mov	sp, r7
 80086d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086dc:	4770      	bx	lr

080086de <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80086de:	b480      	push	{r7}
 80086e0:	b083      	sub	sp, #12
 80086e2:	af00      	add	r7, sp, #0
 80086e4:	6078      	str	r0, [r7, #4]
 80086e6:	460b      	mov	r3, r1
 80086e8:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80086ea:	78fa      	ldrb	r2, [r7, #3]
 80086ec:	6879      	ldr	r1, [r7, #4]
 80086ee:	4613      	mov	r3, r2
 80086f0:	011b      	lsls	r3, r3, #4
 80086f2:	1a9b      	subs	r3, r3, r2
 80086f4:	009b      	lsls	r3, r3, #2
 80086f6:	440b      	add	r3, r1
 80086f8:	3338      	adds	r3, #56	@ 0x38
 80086fa:	681b      	ldr	r3, [r3, #0]
}
 80086fc:	4618      	mov	r0, r3
 80086fe:	370c      	adds	r7, #12
 8008700:	46bd      	mov	sp, r7
 8008702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008706:	4770      	bx	lr

08008708 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b082      	sub	sp, #8
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	4618      	mov	r0, r3
 8008716:	f00c ff18 	bl	801554a <USB_GetCurrentFrame>
 800871a:	4603      	mov	r3, r0
}
 800871c:	4618      	mov	r0, r3
 800871e:	3708      	adds	r7, #8
 8008720:	46bd      	mov	sp, r7
 8008722:	bd80      	pop	{r7, pc}

08008724 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b082      	sub	sp, #8
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	4618      	mov	r0, r3
 8008732:	f00c fef3 	bl	801551c <USB_GetHostSpeed>
 8008736:	4603      	mov	r3, r0
}
 8008738:	4618      	mov	r0, r3
 800873a:	3708      	adds	r7, #8
 800873c:	46bd      	mov	sp, r7
 800873e:	bd80      	pop	{r7, pc}

08008740 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8008740:	b480      	push	{r7}
 8008742:	b083      	sub	sp, #12
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
 8008748:	460b      	mov	r3, r1
 800874a:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 800874c:	78fa      	ldrb	r2, [r7, #3]
 800874e:	6879      	ldr	r1, [r7, #4]
 8008750:	4613      	mov	r3, r2
 8008752:	011b      	lsls	r3, r3, #4
 8008754:	1a9b      	subs	r3, r3, r2
 8008756:	009b      	lsls	r3, r3, #2
 8008758:	440b      	add	r3, r1
 800875a:	331a      	adds	r3, #26
 800875c:	2200      	movs	r2, #0
 800875e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8008760:	78fa      	ldrb	r2, [r7, #3]
 8008762:	6879      	ldr	r1, [r7, #4]
 8008764:	4613      	mov	r3, r2
 8008766:	011b      	lsls	r3, r3, #4
 8008768:	1a9b      	subs	r3, r3, r2
 800876a:	009b      	lsls	r3, r3, #2
 800876c:	440b      	add	r3, r1
 800876e:	331b      	adds	r3, #27
 8008770:	2200      	movs	r2, #0
 8008772:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8008774:	78fa      	ldrb	r2, [r7, #3]
 8008776:	6879      	ldr	r1, [r7, #4]
 8008778:	4613      	mov	r3, r2
 800877a:	011b      	lsls	r3, r3, #4
 800877c:	1a9b      	subs	r3, r3, r2
 800877e:	009b      	lsls	r3, r3, #2
 8008780:	440b      	add	r3, r1
 8008782:	3325      	adds	r3, #37	@ 0x25
 8008784:	2200      	movs	r2, #0
 8008786:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8008788:	78fa      	ldrb	r2, [r7, #3]
 800878a:	6879      	ldr	r1, [r7, #4]
 800878c:	4613      	mov	r3, r2
 800878e:	011b      	lsls	r3, r3, #4
 8008790:	1a9b      	subs	r3, r3, r2
 8008792:	009b      	lsls	r3, r3, #2
 8008794:	440b      	add	r3, r1
 8008796:	3324      	adds	r3, #36	@ 0x24
 8008798:	2200      	movs	r2, #0
 800879a:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 800879c:	2300      	movs	r3, #0
}
 800879e:	4618      	mov	r0, r3
 80087a0:	370c      	adds	r7, #12
 80087a2:	46bd      	mov	sp, r7
 80087a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a8:	4770      	bx	lr

080087aa <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80087aa:	b580      	push	{r7, lr}
 80087ac:	b086      	sub	sp, #24
 80087ae:	af00      	add	r7, sp, #0
 80087b0:	6078      	str	r0, [r7, #4]
 80087b2:	460b      	mov	r3, r1
 80087b4:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087bc:	697b      	ldr	r3, [r7, #20]
 80087be:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	78fa      	ldrb	r2, [r7, #3]
 80087c6:	4611      	mov	r1, r2
 80087c8:	4618      	mov	r0, r3
 80087ca:	f00c fbfa 	bl	8014fc2 <USB_ReadChInterrupts>
 80087ce:	4603      	mov	r3, r0
 80087d0:	f003 0304 	and.w	r3, r3, #4
 80087d4:	2b04      	cmp	r3, #4
 80087d6:	d11a      	bne.n	800880e <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80087d8:	78fb      	ldrb	r3, [r7, #3]
 80087da:	015a      	lsls	r2, r3, #5
 80087dc:	693b      	ldr	r3, [r7, #16]
 80087de:	4413      	add	r3, r2
 80087e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80087e4:	461a      	mov	r2, r3
 80087e6:	2304      	movs	r3, #4
 80087e8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80087ea:	78fa      	ldrb	r2, [r7, #3]
 80087ec:	6879      	ldr	r1, [r7, #4]
 80087ee:	4613      	mov	r3, r2
 80087f0:	011b      	lsls	r3, r3, #4
 80087f2:	1a9b      	subs	r3, r3, r2
 80087f4:	009b      	lsls	r3, r3, #2
 80087f6:	440b      	add	r3, r1
 80087f8:	334d      	adds	r3, #77	@ 0x4d
 80087fa:	2207      	movs	r2, #7
 80087fc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	78fa      	ldrb	r2, [r7, #3]
 8008804:	4611      	mov	r1, r2
 8008806:	4618      	mov	r0, r3
 8008808:	f00d fa55 	bl	8015cb6 <USB_HC_Halt>
 800880c:	e09e      	b.n	800894c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	78fa      	ldrb	r2, [r7, #3]
 8008814:	4611      	mov	r1, r2
 8008816:	4618      	mov	r0, r3
 8008818:	f00c fbd3 	bl	8014fc2 <USB_ReadChInterrupts>
 800881c:	4603      	mov	r3, r0
 800881e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008822:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008826:	d11b      	bne.n	8008860 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8008828:	78fb      	ldrb	r3, [r7, #3]
 800882a:	015a      	lsls	r2, r3, #5
 800882c:	693b      	ldr	r3, [r7, #16]
 800882e:	4413      	add	r3, r2
 8008830:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008834:	461a      	mov	r2, r3
 8008836:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800883a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 800883c:	78fa      	ldrb	r2, [r7, #3]
 800883e:	6879      	ldr	r1, [r7, #4]
 8008840:	4613      	mov	r3, r2
 8008842:	011b      	lsls	r3, r3, #4
 8008844:	1a9b      	subs	r3, r3, r2
 8008846:	009b      	lsls	r3, r3, #2
 8008848:	440b      	add	r3, r1
 800884a:	334d      	adds	r3, #77	@ 0x4d
 800884c:	2208      	movs	r2, #8
 800884e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	78fa      	ldrb	r2, [r7, #3]
 8008856:	4611      	mov	r1, r2
 8008858:	4618      	mov	r0, r3
 800885a:	f00d fa2c 	bl	8015cb6 <USB_HC_Halt>
 800885e:	e075      	b.n	800894c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	78fa      	ldrb	r2, [r7, #3]
 8008866:	4611      	mov	r1, r2
 8008868:	4618      	mov	r0, r3
 800886a:	f00c fbaa 	bl	8014fc2 <USB_ReadChInterrupts>
 800886e:	4603      	mov	r3, r0
 8008870:	f003 0308 	and.w	r3, r3, #8
 8008874:	2b08      	cmp	r3, #8
 8008876:	d11a      	bne.n	80088ae <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8008878:	78fb      	ldrb	r3, [r7, #3]
 800887a:	015a      	lsls	r2, r3, #5
 800887c:	693b      	ldr	r3, [r7, #16]
 800887e:	4413      	add	r3, r2
 8008880:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008884:	461a      	mov	r2, r3
 8008886:	2308      	movs	r3, #8
 8008888:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800888a:	78fa      	ldrb	r2, [r7, #3]
 800888c:	6879      	ldr	r1, [r7, #4]
 800888e:	4613      	mov	r3, r2
 8008890:	011b      	lsls	r3, r3, #4
 8008892:	1a9b      	subs	r3, r3, r2
 8008894:	009b      	lsls	r3, r3, #2
 8008896:	440b      	add	r3, r1
 8008898:	334d      	adds	r3, #77	@ 0x4d
 800889a:	2206      	movs	r2, #6
 800889c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	78fa      	ldrb	r2, [r7, #3]
 80088a4:	4611      	mov	r1, r2
 80088a6:	4618      	mov	r0, r3
 80088a8:	f00d fa05 	bl	8015cb6 <USB_HC_Halt>
 80088ac:	e04e      	b.n	800894c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	78fa      	ldrb	r2, [r7, #3]
 80088b4:	4611      	mov	r1, r2
 80088b6:	4618      	mov	r0, r3
 80088b8:	f00c fb83 	bl	8014fc2 <USB_ReadChInterrupts>
 80088bc:	4603      	mov	r3, r0
 80088be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80088c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80088c6:	d11b      	bne.n	8008900 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80088c8:	78fb      	ldrb	r3, [r7, #3]
 80088ca:	015a      	lsls	r2, r3, #5
 80088cc:	693b      	ldr	r3, [r7, #16]
 80088ce:	4413      	add	r3, r2
 80088d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088d4:	461a      	mov	r2, r3
 80088d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80088da:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80088dc:	78fa      	ldrb	r2, [r7, #3]
 80088de:	6879      	ldr	r1, [r7, #4]
 80088e0:	4613      	mov	r3, r2
 80088e2:	011b      	lsls	r3, r3, #4
 80088e4:	1a9b      	subs	r3, r3, r2
 80088e6:	009b      	lsls	r3, r3, #2
 80088e8:	440b      	add	r3, r1
 80088ea:	334d      	adds	r3, #77	@ 0x4d
 80088ec:	2209      	movs	r2, #9
 80088ee:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	78fa      	ldrb	r2, [r7, #3]
 80088f6:	4611      	mov	r1, r2
 80088f8:	4618      	mov	r0, r3
 80088fa:	f00d f9dc 	bl	8015cb6 <USB_HC_Halt>
 80088fe:	e025      	b.n	800894c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	78fa      	ldrb	r2, [r7, #3]
 8008906:	4611      	mov	r1, r2
 8008908:	4618      	mov	r0, r3
 800890a:	f00c fb5a 	bl	8014fc2 <USB_ReadChInterrupts>
 800890e:	4603      	mov	r3, r0
 8008910:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008914:	2b80      	cmp	r3, #128	@ 0x80
 8008916:	d119      	bne.n	800894c <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8008918:	78fb      	ldrb	r3, [r7, #3]
 800891a:	015a      	lsls	r2, r3, #5
 800891c:	693b      	ldr	r3, [r7, #16]
 800891e:	4413      	add	r3, r2
 8008920:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008924:	461a      	mov	r2, r3
 8008926:	2380      	movs	r3, #128	@ 0x80
 8008928:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800892a:	78fa      	ldrb	r2, [r7, #3]
 800892c:	6879      	ldr	r1, [r7, #4]
 800892e:	4613      	mov	r3, r2
 8008930:	011b      	lsls	r3, r3, #4
 8008932:	1a9b      	subs	r3, r3, r2
 8008934:	009b      	lsls	r3, r3, #2
 8008936:	440b      	add	r3, r1
 8008938:	334d      	adds	r3, #77	@ 0x4d
 800893a:	2207      	movs	r2, #7
 800893c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	78fa      	ldrb	r2, [r7, #3]
 8008944:	4611      	mov	r1, r2
 8008946:	4618      	mov	r0, r3
 8008948:	f00d f9b5 	bl	8015cb6 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	78fa      	ldrb	r2, [r7, #3]
 8008952:	4611      	mov	r1, r2
 8008954:	4618      	mov	r0, r3
 8008956:	f00c fb34 	bl	8014fc2 <USB_ReadChInterrupts>
 800895a:	4603      	mov	r3, r0
 800895c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008960:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008964:	d112      	bne.n	800898c <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	78fa      	ldrb	r2, [r7, #3]
 800896c:	4611      	mov	r1, r2
 800896e:	4618      	mov	r0, r3
 8008970:	f00d f9a1 	bl	8015cb6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8008974:	78fb      	ldrb	r3, [r7, #3]
 8008976:	015a      	lsls	r2, r3, #5
 8008978:	693b      	ldr	r3, [r7, #16]
 800897a:	4413      	add	r3, r2
 800897c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008980:	461a      	mov	r2, r3
 8008982:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008986:	6093      	str	r3, [r2, #8]
 8008988:	f000 bd75 	b.w	8009476 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	78fa      	ldrb	r2, [r7, #3]
 8008992:	4611      	mov	r1, r2
 8008994:	4618      	mov	r0, r3
 8008996:	f00c fb14 	bl	8014fc2 <USB_ReadChInterrupts>
 800899a:	4603      	mov	r3, r0
 800899c:	f003 0301 	and.w	r3, r3, #1
 80089a0:	2b01      	cmp	r3, #1
 80089a2:	f040 8128 	bne.w	8008bf6 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80089a6:	78fb      	ldrb	r3, [r7, #3]
 80089a8:	015a      	lsls	r2, r3, #5
 80089aa:	693b      	ldr	r3, [r7, #16]
 80089ac:	4413      	add	r3, r2
 80089ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089b2:	461a      	mov	r2, r3
 80089b4:	2320      	movs	r3, #32
 80089b6:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80089b8:	78fa      	ldrb	r2, [r7, #3]
 80089ba:	6879      	ldr	r1, [r7, #4]
 80089bc:	4613      	mov	r3, r2
 80089be:	011b      	lsls	r3, r3, #4
 80089c0:	1a9b      	subs	r3, r3, r2
 80089c2:	009b      	lsls	r3, r3, #2
 80089c4:	440b      	add	r3, r1
 80089c6:	331b      	adds	r3, #27
 80089c8:	781b      	ldrb	r3, [r3, #0]
 80089ca:	2b01      	cmp	r3, #1
 80089cc:	d119      	bne.n	8008a02 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80089ce:	78fa      	ldrb	r2, [r7, #3]
 80089d0:	6879      	ldr	r1, [r7, #4]
 80089d2:	4613      	mov	r3, r2
 80089d4:	011b      	lsls	r3, r3, #4
 80089d6:	1a9b      	subs	r3, r3, r2
 80089d8:	009b      	lsls	r3, r3, #2
 80089da:	440b      	add	r3, r1
 80089dc:	331b      	adds	r3, #27
 80089de:	2200      	movs	r2, #0
 80089e0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80089e2:	78fb      	ldrb	r3, [r7, #3]
 80089e4:	015a      	lsls	r2, r3, #5
 80089e6:	693b      	ldr	r3, [r7, #16]
 80089e8:	4413      	add	r3, r2
 80089ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089ee:	685b      	ldr	r3, [r3, #4]
 80089f0:	78fa      	ldrb	r2, [r7, #3]
 80089f2:	0151      	lsls	r1, r2, #5
 80089f4:	693a      	ldr	r2, [r7, #16]
 80089f6:	440a      	add	r2, r1
 80089f8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80089fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008a00:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	799b      	ldrb	r3, [r3, #6]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d01b      	beq.n	8008a42 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8008a0a:	78fa      	ldrb	r2, [r7, #3]
 8008a0c:	6879      	ldr	r1, [r7, #4]
 8008a0e:	4613      	mov	r3, r2
 8008a10:	011b      	lsls	r3, r3, #4
 8008a12:	1a9b      	subs	r3, r3, r2
 8008a14:	009b      	lsls	r3, r3, #2
 8008a16:	440b      	add	r3, r1
 8008a18:	3330      	adds	r3, #48	@ 0x30
 8008a1a:	6819      	ldr	r1, [r3, #0]
 8008a1c:	78fb      	ldrb	r3, [r7, #3]
 8008a1e:	015a      	lsls	r2, r3, #5
 8008a20:	693b      	ldr	r3, [r7, #16]
 8008a22:	4413      	add	r3, r2
 8008a24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a28:	691b      	ldr	r3, [r3, #16]
 8008a2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a2e:	78fa      	ldrb	r2, [r7, #3]
 8008a30:	1ac9      	subs	r1, r1, r3
 8008a32:	6878      	ldr	r0, [r7, #4]
 8008a34:	4613      	mov	r3, r2
 8008a36:	011b      	lsls	r3, r3, #4
 8008a38:	1a9b      	subs	r3, r3, r2
 8008a3a:	009b      	lsls	r3, r3, #2
 8008a3c:	4403      	add	r3, r0
 8008a3e:	3338      	adds	r3, #56	@ 0x38
 8008a40:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8008a42:	78fa      	ldrb	r2, [r7, #3]
 8008a44:	6879      	ldr	r1, [r7, #4]
 8008a46:	4613      	mov	r3, r2
 8008a48:	011b      	lsls	r3, r3, #4
 8008a4a:	1a9b      	subs	r3, r3, r2
 8008a4c:	009b      	lsls	r3, r3, #2
 8008a4e:	440b      	add	r3, r1
 8008a50:	334d      	adds	r3, #77	@ 0x4d
 8008a52:	2201      	movs	r2, #1
 8008a54:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8008a56:	78fa      	ldrb	r2, [r7, #3]
 8008a58:	6879      	ldr	r1, [r7, #4]
 8008a5a:	4613      	mov	r3, r2
 8008a5c:	011b      	lsls	r3, r3, #4
 8008a5e:	1a9b      	subs	r3, r3, r2
 8008a60:	009b      	lsls	r3, r3, #2
 8008a62:	440b      	add	r3, r1
 8008a64:	3344      	adds	r3, #68	@ 0x44
 8008a66:	2200      	movs	r2, #0
 8008a68:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8008a6a:	78fb      	ldrb	r3, [r7, #3]
 8008a6c:	015a      	lsls	r2, r3, #5
 8008a6e:	693b      	ldr	r3, [r7, #16]
 8008a70:	4413      	add	r3, r2
 8008a72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a76:	461a      	mov	r2, r3
 8008a78:	2301      	movs	r3, #1
 8008a7a:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008a7c:	78fa      	ldrb	r2, [r7, #3]
 8008a7e:	6879      	ldr	r1, [r7, #4]
 8008a80:	4613      	mov	r3, r2
 8008a82:	011b      	lsls	r3, r3, #4
 8008a84:	1a9b      	subs	r3, r3, r2
 8008a86:	009b      	lsls	r3, r3, #2
 8008a88:	440b      	add	r3, r1
 8008a8a:	3326      	adds	r3, #38	@ 0x26
 8008a8c:	781b      	ldrb	r3, [r3, #0]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d00a      	beq.n	8008aa8 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008a92:	78fa      	ldrb	r2, [r7, #3]
 8008a94:	6879      	ldr	r1, [r7, #4]
 8008a96:	4613      	mov	r3, r2
 8008a98:	011b      	lsls	r3, r3, #4
 8008a9a:	1a9b      	subs	r3, r3, r2
 8008a9c:	009b      	lsls	r3, r3, #2
 8008a9e:	440b      	add	r3, r1
 8008aa0:	3326      	adds	r3, #38	@ 0x26
 8008aa2:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008aa4:	2b02      	cmp	r3, #2
 8008aa6:	d110      	bne.n	8008aca <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	78fa      	ldrb	r2, [r7, #3]
 8008aae:	4611      	mov	r1, r2
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	f00d f900 	bl	8015cb6 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8008ab6:	78fb      	ldrb	r3, [r7, #3]
 8008ab8:	015a      	lsls	r2, r3, #5
 8008aba:	693b      	ldr	r3, [r7, #16]
 8008abc:	4413      	add	r3, r2
 8008abe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ac2:	461a      	mov	r2, r3
 8008ac4:	2310      	movs	r3, #16
 8008ac6:	6093      	str	r3, [r2, #8]
 8008ac8:	e03d      	b.n	8008b46 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8008aca:	78fa      	ldrb	r2, [r7, #3]
 8008acc:	6879      	ldr	r1, [r7, #4]
 8008ace:	4613      	mov	r3, r2
 8008ad0:	011b      	lsls	r3, r3, #4
 8008ad2:	1a9b      	subs	r3, r3, r2
 8008ad4:	009b      	lsls	r3, r3, #2
 8008ad6:	440b      	add	r3, r1
 8008ad8:	3326      	adds	r3, #38	@ 0x26
 8008ada:	781b      	ldrb	r3, [r3, #0]
 8008adc:	2b03      	cmp	r3, #3
 8008ade:	d00a      	beq.n	8008af6 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8008ae0:	78fa      	ldrb	r2, [r7, #3]
 8008ae2:	6879      	ldr	r1, [r7, #4]
 8008ae4:	4613      	mov	r3, r2
 8008ae6:	011b      	lsls	r3, r3, #4
 8008ae8:	1a9b      	subs	r3, r3, r2
 8008aea:	009b      	lsls	r3, r3, #2
 8008aec:	440b      	add	r3, r1
 8008aee:	3326      	adds	r3, #38	@ 0x26
 8008af0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8008af2:	2b01      	cmp	r3, #1
 8008af4:	d127      	bne.n	8008b46 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8008af6:	78fb      	ldrb	r3, [r7, #3]
 8008af8:	015a      	lsls	r2, r3, #5
 8008afa:	693b      	ldr	r3, [r7, #16]
 8008afc:	4413      	add	r3, r2
 8008afe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	78fa      	ldrb	r2, [r7, #3]
 8008b06:	0151      	lsls	r1, r2, #5
 8008b08:	693a      	ldr	r2, [r7, #16]
 8008b0a:	440a      	add	r2, r1
 8008b0c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b10:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008b14:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8008b16:	78fa      	ldrb	r2, [r7, #3]
 8008b18:	6879      	ldr	r1, [r7, #4]
 8008b1a:	4613      	mov	r3, r2
 8008b1c:	011b      	lsls	r3, r3, #4
 8008b1e:	1a9b      	subs	r3, r3, r2
 8008b20:	009b      	lsls	r3, r3, #2
 8008b22:	440b      	add	r3, r1
 8008b24:	334c      	adds	r3, #76	@ 0x4c
 8008b26:	2201      	movs	r2, #1
 8008b28:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8008b2a:	78fa      	ldrb	r2, [r7, #3]
 8008b2c:	6879      	ldr	r1, [r7, #4]
 8008b2e:	4613      	mov	r3, r2
 8008b30:	011b      	lsls	r3, r3, #4
 8008b32:	1a9b      	subs	r3, r3, r2
 8008b34:	009b      	lsls	r3, r3, #2
 8008b36:	440b      	add	r3, r1
 8008b38:	334c      	adds	r3, #76	@ 0x4c
 8008b3a:	781a      	ldrb	r2, [r3, #0]
 8008b3c:	78fb      	ldrb	r3, [r7, #3]
 8008b3e:	4619      	mov	r1, r3
 8008b40:	6878      	ldr	r0, [r7, #4]
 8008b42:	f7fb fd83 	bl	800464c <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	799b      	ldrb	r3, [r3, #6]
 8008b4a:	2b01      	cmp	r3, #1
 8008b4c:	d13b      	bne.n	8008bc6 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8008b4e:	78fa      	ldrb	r2, [r7, #3]
 8008b50:	6879      	ldr	r1, [r7, #4]
 8008b52:	4613      	mov	r3, r2
 8008b54:	011b      	lsls	r3, r3, #4
 8008b56:	1a9b      	subs	r3, r3, r2
 8008b58:	009b      	lsls	r3, r3, #2
 8008b5a:	440b      	add	r3, r1
 8008b5c:	3338      	adds	r3, #56	@ 0x38
 8008b5e:	6819      	ldr	r1, [r3, #0]
 8008b60:	78fa      	ldrb	r2, [r7, #3]
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	4613      	mov	r3, r2
 8008b66:	011b      	lsls	r3, r3, #4
 8008b68:	1a9b      	subs	r3, r3, r2
 8008b6a:	009b      	lsls	r3, r3, #2
 8008b6c:	4403      	add	r3, r0
 8008b6e:	3328      	adds	r3, #40	@ 0x28
 8008b70:	881b      	ldrh	r3, [r3, #0]
 8008b72:	440b      	add	r3, r1
 8008b74:	1e59      	subs	r1, r3, #1
 8008b76:	78fa      	ldrb	r2, [r7, #3]
 8008b78:	6878      	ldr	r0, [r7, #4]
 8008b7a:	4613      	mov	r3, r2
 8008b7c:	011b      	lsls	r3, r3, #4
 8008b7e:	1a9b      	subs	r3, r3, r2
 8008b80:	009b      	lsls	r3, r3, #2
 8008b82:	4403      	add	r3, r0
 8008b84:	3328      	adds	r3, #40	@ 0x28
 8008b86:	881b      	ldrh	r3, [r3, #0]
 8008b88:	fbb1 f3f3 	udiv	r3, r1, r3
 8008b8c:	f003 0301 	and.w	r3, r3, #1
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	f000 8470 	beq.w	8009476 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8008b96:	78fa      	ldrb	r2, [r7, #3]
 8008b98:	6879      	ldr	r1, [r7, #4]
 8008b9a:	4613      	mov	r3, r2
 8008b9c:	011b      	lsls	r3, r3, #4
 8008b9e:	1a9b      	subs	r3, r3, r2
 8008ba0:	009b      	lsls	r3, r3, #2
 8008ba2:	440b      	add	r3, r1
 8008ba4:	333c      	adds	r3, #60	@ 0x3c
 8008ba6:	781b      	ldrb	r3, [r3, #0]
 8008ba8:	78fa      	ldrb	r2, [r7, #3]
 8008baa:	f083 0301 	eor.w	r3, r3, #1
 8008bae:	b2d8      	uxtb	r0, r3
 8008bb0:	6879      	ldr	r1, [r7, #4]
 8008bb2:	4613      	mov	r3, r2
 8008bb4:	011b      	lsls	r3, r3, #4
 8008bb6:	1a9b      	subs	r3, r3, r2
 8008bb8:	009b      	lsls	r3, r3, #2
 8008bba:	440b      	add	r3, r1
 8008bbc:	333c      	adds	r3, #60	@ 0x3c
 8008bbe:	4602      	mov	r2, r0
 8008bc0:	701a      	strb	r2, [r3, #0]
 8008bc2:	f000 bc58 	b.w	8009476 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8008bc6:	78fa      	ldrb	r2, [r7, #3]
 8008bc8:	6879      	ldr	r1, [r7, #4]
 8008bca:	4613      	mov	r3, r2
 8008bcc:	011b      	lsls	r3, r3, #4
 8008bce:	1a9b      	subs	r3, r3, r2
 8008bd0:	009b      	lsls	r3, r3, #2
 8008bd2:	440b      	add	r3, r1
 8008bd4:	333c      	adds	r3, #60	@ 0x3c
 8008bd6:	781b      	ldrb	r3, [r3, #0]
 8008bd8:	78fa      	ldrb	r2, [r7, #3]
 8008bda:	f083 0301 	eor.w	r3, r3, #1
 8008bde:	b2d8      	uxtb	r0, r3
 8008be0:	6879      	ldr	r1, [r7, #4]
 8008be2:	4613      	mov	r3, r2
 8008be4:	011b      	lsls	r3, r3, #4
 8008be6:	1a9b      	subs	r3, r3, r2
 8008be8:	009b      	lsls	r3, r3, #2
 8008bea:	440b      	add	r3, r1
 8008bec:	333c      	adds	r3, #60	@ 0x3c
 8008bee:	4602      	mov	r2, r0
 8008bf0:	701a      	strb	r2, [r3, #0]
 8008bf2:	f000 bc40 	b.w	8009476 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	78fa      	ldrb	r2, [r7, #3]
 8008bfc:	4611      	mov	r1, r2
 8008bfe:	4618      	mov	r0, r3
 8008c00:	f00c f9df 	bl	8014fc2 <USB_ReadChInterrupts>
 8008c04:	4603      	mov	r3, r0
 8008c06:	f003 0320 	and.w	r3, r3, #32
 8008c0a:	2b20      	cmp	r3, #32
 8008c0c:	d131      	bne.n	8008c72 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8008c0e:	78fb      	ldrb	r3, [r7, #3]
 8008c10:	015a      	lsls	r2, r3, #5
 8008c12:	693b      	ldr	r3, [r7, #16]
 8008c14:	4413      	add	r3, r2
 8008c16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c1a:	461a      	mov	r2, r3
 8008c1c:	2320      	movs	r3, #32
 8008c1e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8008c20:	78fa      	ldrb	r2, [r7, #3]
 8008c22:	6879      	ldr	r1, [r7, #4]
 8008c24:	4613      	mov	r3, r2
 8008c26:	011b      	lsls	r3, r3, #4
 8008c28:	1a9b      	subs	r3, r3, r2
 8008c2a:	009b      	lsls	r3, r3, #2
 8008c2c:	440b      	add	r3, r1
 8008c2e:	331a      	adds	r3, #26
 8008c30:	781b      	ldrb	r3, [r3, #0]
 8008c32:	2b01      	cmp	r3, #1
 8008c34:	f040 841f 	bne.w	8009476 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8008c38:	78fa      	ldrb	r2, [r7, #3]
 8008c3a:	6879      	ldr	r1, [r7, #4]
 8008c3c:	4613      	mov	r3, r2
 8008c3e:	011b      	lsls	r3, r3, #4
 8008c40:	1a9b      	subs	r3, r3, r2
 8008c42:	009b      	lsls	r3, r3, #2
 8008c44:	440b      	add	r3, r1
 8008c46:	331b      	adds	r3, #27
 8008c48:	2201      	movs	r2, #1
 8008c4a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8008c4c:	78fa      	ldrb	r2, [r7, #3]
 8008c4e:	6879      	ldr	r1, [r7, #4]
 8008c50:	4613      	mov	r3, r2
 8008c52:	011b      	lsls	r3, r3, #4
 8008c54:	1a9b      	subs	r3, r3, r2
 8008c56:	009b      	lsls	r3, r3, #2
 8008c58:	440b      	add	r3, r1
 8008c5a:	334d      	adds	r3, #77	@ 0x4d
 8008c5c:	2203      	movs	r2, #3
 8008c5e:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	78fa      	ldrb	r2, [r7, #3]
 8008c66:	4611      	mov	r1, r2
 8008c68:	4618      	mov	r0, r3
 8008c6a:	f00d f824 	bl	8015cb6 <USB_HC_Halt>
 8008c6e:	f000 bc02 	b.w	8009476 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	78fa      	ldrb	r2, [r7, #3]
 8008c78:	4611      	mov	r1, r2
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	f00c f9a1 	bl	8014fc2 <USB_ReadChInterrupts>
 8008c80:	4603      	mov	r3, r0
 8008c82:	f003 0302 	and.w	r3, r3, #2
 8008c86:	2b02      	cmp	r3, #2
 8008c88:	f040 8305 	bne.w	8009296 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8008c8c:	78fb      	ldrb	r3, [r7, #3]
 8008c8e:	015a      	lsls	r2, r3, #5
 8008c90:	693b      	ldr	r3, [r7, #16]
 8008c92:	4413      	add	r3, r2
 8008c94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c98:	461a      	mov	r2, r3
 8008c9a:	2302      	movs	r3, #2
 8008c9c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8008c9e:	78fa      	ldrb	r2, [r7, #3]
 8008ca0:	6879      	ldr	r1, [r7, #4]
 8008ca2:	4613      	mov	r3, r2
 8008ca4:	011b      	lsls	r3, r3, #4
 8008ca6:	1a9b      	subs	r3, r3, r2
 8008ca8:	009b      	lsls	r3, r3, #2
 8008caa:	440b      	add	r3, r1
 8008cac:	334d      	adds	r3, #77	@ 0x4d
 8008cae:	781b      	ldrb	r3, [r3, #0]
 8008cb0:	2b01      	cmp	r3, #1
 8008cb2:	d114      	bne.n	8008cde <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008cb4:	78fa      	ldrb	r2, [r7, #3]
 8008cb6:	6879      	ldr	r1, [r7, #4]
 8008cb8:	4613      	mov	r3, r2
 8008cba:	011b      	lsls	r3, r3, #4
 8008cbc:	1a9b      	subs	r3, r3, r2
 8008cbe:	009b      	lsls	r3, r3, #2
 8008cc0:	440b      	add	r3, r1
 8008cc2:	334d      	adds	r3, #77	@ 0x4d
 8008cc4:	2202      	movs	r2, #2
 8008cc6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8008cc8:	78fa      	ldrb	r2, [r7, #3]
 8008cca:	6879      	ldr	r1, [r7, #4]
 8008ccc:	4613      	mov	r3, r2
 8008cce:	011b      	lsls	r3, r3, #4
 8008cd0:	1a9b      	subs	r3, r3, r2
 8008cd2:	009b      	lsls	r3, r3, #2
 8008cd4:	440b      	add	r3, r1
 8008cd6:	334c      	adds	r3, #76	@ 0x4c
 8008cd8:	2201      	movs	r2, #1
 8008cda:	701a      	strb	r2, [r3, #0]
 8008cdc:	e2cc      	b.n	8009278 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8008cde:	78fa      	ldrb	r2, [r7, #3]
 8008ce0:	6879      	ldr	r1, [r7, #4]
 8008ce2:	4613      	mov	r3, r2
 8008ce4:	011b      	lsls	r3, r3, #4
 8008ce6:	1a9b      	subs	r3, r3, r2
 8008ce8:	009b      	lsls	r3, r3, #2
 8008cea:	440b      	add	r3, r1
 8008cec:	334d      	adds	r3, #77	@ 0x4d
 8008cee:	781b      	ldrb	r3, [r3, #0]
 8008cf0:	2b06      	cmp	r3, #6
 8008cf2:	d114      	bne.n	8008d1e <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008cf4:	78fa      	ldrb	r2, [r7, #3]
 8008cf6:	6879      	ldr	r1, [r7, #4]
 8008cf8:	4613      	mov	r3, r2
 8008cfa:	011b      	lsls	r3, r3, #4
 8008cfc:	1a9b      	subs	r3, r3, r2
 8008cfe:	009b      	lsls	r3, r3, #2
 8008d00:	440b      	add	r3, r1
 8008d02:	334d      	adds	r3, #77	@ 0x4d
 8008d04:	2202      	movs	r2, #2
 8008d06:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8008d08:	78fa      	ldrb	r2, [r7, #3]
 8008d0a:	6879      	ldr	r1, [r7, #4]
 8008d0c:	4613      	mov	r3, r2
 8008d0e:	011b      	lsls	r3, r3, #4
 8008d10:	1a9b      	subs	r3, r3, r2
 8008d12:	009b      	lsls	r3, r3, #2
 8008d14:	440b      	add	r3, r1
 8008d16:	334c      	adds	r3, #76	@ 0x4c
 8008d18:	2205      	movs	r2, #5
 8008d1a:	701a      	strb	r2, [r3, #0]
 8008d1c:	e2ac      	b.n	8009278 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8008d1e:	78fa      	ldrb	r2, [r7, #3]
 8008d20:	6879      	ldr	r1, [r7, #4]
 8008d22:	4613      	mov	r3, r2
 8008d24:	011b      	lsls	r3, r3, #4
 8008d26:	1a9b      	subs	r3, r3, r2
 8008d28:	009b      	lsls	r3, r3, #2
 8008d2a:	440b      	add	r3, r1
 8008d2c:	334d      	adds	r3, #77	@ 0x4d
 8008d2e:	781b      	ldrb	r3, [r3, #0]
 8008d30:	2b07      	cmp	r3, #7
 8008d32:	d00b      	beq.n	8008d4c <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8008d34:	78fa      	ldrb	r2, [r7, #3]
 8008d36:	6879      	ldr	r1, [r7, #4]
 8008d38:	4613      	mov	r3, r2
 8008d3a:	011b      	lsls	r3, r3, #4
 8008d3c:	1a9b      	subs	r3, r3, r2
 8008d3e:	009b      	lsls	r3, r3, #2
 8008d40:	440b      	add	r3, r1
 8008d42:	334d      	adds	r3, #77	@ 0x4d
 8008d44:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8008d46:	2b09      	cmp	r3, #9
 8008d48:	f040 80a6 	bne.w	8008e98 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008d4c:	78fa      	ldrb	r2, [r7, #3]
 8008d4e:	6879      	ldr	r1, [r7, #4]
 8008d50:	4613      	mov	r3, r2
 8008d52:	011b      	lsls	r3, r3, #4
 8008d54:	1a9b      	subs	r3, r3, r2
 8008d56:	009b      	lsls	r3, r3, #2
 8008d58:	440b      	add	r3, r1
 8008d5a:	334d      	adds	r3, #77	@ 0x4d
 8008d5c:	2202      	movs	r2, #2
 8008d5e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8008d60:	78fa      	ldrb	r2, [r7, #3]
 8008d62:	6879      	ldr	r1, [r7, #4]
 8008d64:	4613      	mov	r3, r2
 8008d66:	011b      	lsls	r3, r3, #4
 8008d68:	1a9b      	subs	r3, r3, r2
 8008d6a:	009b      	lsls	r3, r3, #2
 8008d6c:	440b      	add	r3, r1
 8008d6e:	3344      	adds	r3, #68	@ 0x44
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	1c59      	adds	r1, r3, #1
 8008d74:	6878      	ldr	r0, [r7, #4]
 8008d76:	4613      	mov	r3, r2
 8008d78:	011b      	lsls	r3, r3, #4
 8008d7a:	1a9b      	subs	r3, r3, r2
 8008d7c:	009b      	lsls	r3, r3, #2
 8008d7e:	4403      	add	r3, r0
 8008d80:	3344      	adds	r3, #68	@ 0x44
 8008d82:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008d84:	78fa      	ldrb	r2, [r7, #3]
 8008d86:	6879      	ldr	r1, [r7, #4]
 8008d88:	4613      	mov	r3, r2
 8008d8a:	011b      	lsls	r3, r3, #4
 8008d8c:	1a9b      	subs	r3, r3, r2
 8008d8e:	009b      	lsls	r3, r3, #2
 8008d90:	440b      	add	r3, r1
 8008d92:	3344      	adds	r3, #68	@ 0x44
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	2b02      	cmp	r3, #2
 8008d98:	d943      	bls.n	8008e22 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8008d9a:	78fa      	ldrb	r2, [r7, #3]
 8008d9c:	6879      	ldr	r1, [r7, #4]
 8008d9e:	4613      	mov	r3, r2
 8008da0:	011b      	lsls	r3, r3, #4
 8008da2:	1a9b      	subs	r3, r3, r2
 8008da4:	009b      	lsls	r3, r3, #2
 8008da6:	440b      	add	r3, r1
 8008da8:	3344      	adds	r3, #68	@ 0x44
 8008daa:	2200      	movs	r2, #0
 8008dac:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8008dae:	78fa      	ldrb	r2, [r7, #3]
 8008db0:	6879      	ldr	r1, [r7, #4]
 8008db2:	4613      	mov	r3, r2
 8008db4:	011b      	lsls	r3, r3, #4
 8008db6:	1a9b      	subs	r3, r3, r2
 8008db8:	009b      	lsls	r3, r3, #2
 8008dba:	440b      	add	r3, r1
 8008dbc:	331a      	adds	r3, #26
 8008dbe:	781b      	ldrb	r3, [r3, #0]
 8008dc0:	2b01      	cmp	r3, #1
 8008dc2:	d123      	bne.n	8008e0c <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8008dc4:	78fa      	ldrb	r2, [r7, #3]
 8008dc6:	6879      	ldr	r1, [r7, #4]
 8008dc8:	4613      	mov	r3, r2
 8008dca:	011b      	lsls	r3, r3, #4
 8008dcc:	1a9b      	subs	r3, r3, r2
 8008dce:	009b      	lsls	r3, r3, #2
 8008dd0:	440b      	add	r3, r1
 8008dd2:	331b      	adds	r3, #27
 8008dd4:	2200      	movs	r2, #0
 8008dd6:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8008dd8:	78fa      	ldrb	r2, [r7, #3]
 8008dda:	6879      	ldr	r1, [r7, #4]
 8008ddc:	4613      	mov	r3, r2
 8008dde:	011b      	lsls	r3, r3, #4
 8008de0:	1a9b      	subs	r3, r3, r2
 8008de2:	009b      	lsls	r3, r3, #2
 8008de4:	440b      	add	r3, r1
 8008de6:	331c      	adds	r3, #28
 8008de8:	2200      	movs	r2, #0
 8008dea:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008dec:	78fb      	ldrb	r3, [r7, #3]
 8008dee:	015a      	lsls	r2, r3, #5
 8008df0:	693b      	ldr	r3, [r7, #16]
 8008df2:	4413      	add	r3, r2
 8008df4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008df8:	685b      	ldr	r3, [r3, #4]
 8008dfa:	78fa      	ldrb	r2, [r7, #3]
 8008dfc:	0151      	lsls	r1, r2, #5
 8008dfe:	693a      	ldr	r2, [r7, #16]
 8008e00:	440a      	add	r2, r1
 8008e02:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008e06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008e0a:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8008e0c:	78fa      	ldrb	r2, [r7, #3]
 8008e0e:	6879      	ldr	r1, [r7, #4]
 8008e10:	4613      	mov	r3, r2
 8008e12:	011b      	lsls	r3, r3, #4
 8008e14:	1a9b      	subs	r3, r3, r2
 8008e16:	009b      	lsls	r3, r3, #2
 8008e18:	440b      	add	r3, r1
 8008e1a:	334c      	adds	r3, #76	@ 0x4c
 8008e1c:	2204      	movs	r2, #4
 8008e1e:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008e20:	e229      	b.n	8009276 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008e22:	78fa      	ldrb	r2, [r7, #3]
 8008e24:	6879      	ldr	r1, [r7, #4]
 8008e26:	4613      	mov	r3, r2
 8008e28:	011b      	lsls	r3, r3, #4
 8008e2a:	1a9b      	subs	r3, r3, r2
 8008e2c:	009b      	lsls	r3, r3, #2
 8008e2e:	440b      	add	r3, r1
 8008e30:	334c      	adds	r3, #76	@ 0x4c
 8008e32:	2202      	movs	r2, #2
 8008e34:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008e36:	78fa      	ldrb	r2, [r7, #3]
 8008e38:	6879      	ldr	r1, [r7, #4]
 8008e3a:	4613      	mov	r3, r2
 8008e3c:	011b      	lsls	r3, r3, #4
 8008e3e:	1a9b      	subs	r3, r3, r2
 8008e40:	009b      	lsls	r3, r3, #2
 8008e42:	440b      	add	r3, r1
 8008e44:	3326      	adds	r3, #38	@ 0x26
 8008e46:	781b      	ldrb	r3, [r3, #0]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d00b      	beq.n	8008e64 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008e4c:	78fa      	ldrb	r2, [r7, #3]
 8008e4e:	6879      	ldr	r1, [r7, #4]
 8008e50:	4613      	mov	r3, r2
 8008e52:	011b      	lsls	r3, r3, #4
 8008e54:	1a9b      	subs	r3, r3, r2
 8008e56:	009b      	lsls	r3, r3, #2
 8008e58:	440b      	add	r3, r1
 8008e5a:	3326      	adds	r3, #38	@ 0x26
 8008e5c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008e5e:	2b02      	cmp	r3, #2
 8008e60:	f040 8209 	bne.w	8009276 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8008e64:	78fb      	ldrb	r3, [r7, #3]
 8008e66:	015a      	lsls	r2, r3, #5
 8008e68:	693b      	ldr	r3, [r7, #16]
 8008e6a:	4413      	add	r3, r2
 8008e6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008e7a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008e82:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008e84:	78fb      	ldrb	r3, [r7, #3]
 8008e86:	015a      	lsls	r2, r3, #5
 8008e88:	693b      	ldr	r3, [r7, #16]
 8008e8a:	4413      	add	r3, r2
 8008e8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e90:	461a      	mov	r2, r3
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008e96:	e1ee      	b.n	8009276 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8008e98:	78fa      	ldrb	r2, [r7, #3]
 8008e9a:	6879      	ldr	r1, [r7, #4]
 8008e9c:	4613      	mov	r3, r2
 8008e9e:	011b      	lsls	r3, r3, #4
 8008ea0:	1a9b      	subs	r3, r3, r2
 8008ea2:	009b      	lsls	r3, r3, #2
 8008ea4:	440b      	add	r3, r1
 8008ea6:	334d      	adds	r3, #77	@ 0x4d
 8008ea8:	781b      	ldrb	r3, [r3, #0]
 8008eaa:	2b05      	cmp	r3, #5
 8008eac:	f040 80c8 	bne.w	8009040 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008eb0:	78fa      	ldrb	r2, [r7, #3]
 8008eb2:	6879      	ldr	r1, [r7, #4]
 8008eb4:	4613      	mov	r3, r2
 8008eb6:	011b      	lsls	r3, r3, #4
 8008eb8:	1a9b      	subs	r3, r3, r2
 8008eba:	009b      	lsls	r3, r3, #2
 8008ebc:	440b      	add	r3, r1
 8008ebe:	334d      	adds	r3, #77	@ 0x4d
 8008ec0:	2202      	movs	r2, #2
 8008ec2:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8008ec4:	78fa      	ldrb	r2, [r7, #3]
 8008ec6:	6879      	ldr	r1, [r7, #4]
 8008ec8:	4613      	mov	r3, r2
 8008eca:	011b      	lsls	r3, r3, #4
 8008ecc:	1a9b      	subs	r3, r3, r2
 8008ece:	009b      	lsls	r3, r3, #2
 8008ed0:	440b      	add	r3, r1
 8008ed2:	331b      	adds	r3, #27
 8008ed4:	781b      	ldrb	r3, [r3, #0]
 8008ed6:	2b01      	cmp	r3, #1
 8008ed8:	f040 81ce 	bne.w	8009278 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8008edc:	78fa      	ldrb	r2, [r7, #3]
 8008ede:	6879      	ldr	r1, [r7, #4]
 8008ee0:	4613      	mov	r3, r2
 8008ee2:	011b      	lsls	r3, r3, #4
 8008ee4:	1a9b      	subs	r3, r3, r2
 8008ee6:	009b      	lsls	r3, r3, #2
 8008ee8:	440b      	add	r3, r1
 8008eea:	3326      	adds	r3, #38	@ 0x26
 8008eec:	781b      	ldrb	r3, [r3, #0]
 8008eee:	2b03      	cmp	r3, #3
 8008ef0:	d16b      	bne.n	8008fca <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8008ef2:	78fa      	ldrb	r2, [r7, #3]
 8008ef4:	6879      	ldr	r1, [r7, #4]
 8008ef6:	4613      	mov	r3, r2
 8008ef8:	011b      	lsls	r3, r3, #4
 8008efa:	1a9b      	subs	r3, r3, r2
 8008efc:	009b      	lsls	r3, r3, #2
 8008efe:	440b      	add	r3, r1
 8008f00:	3348      	adds	r3, #72	@ 0x48
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	1c59      	adds	r1, r3, #1
 8008f06:	6878      	ldr	r0, [r7, #4]
 8008f08:	4613      	mov	r3, r2
 8008f0a:	011b      	lsls	r3, r3, #4
 8008f0c:	1a9b      	subs	r3, r3, r2
 8008f0e:	009b      	lsls	r3, r3, #2
 8008f10:	4403      	add	r3, r0
 8008f12:	3348      	adds	r3, #72	@ 0x48
 8008f14:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8008f16:	78fa      	ldrb	r2, [r7, #3]
 8008f18:	6879      	ldr	r1, [r7, #4]
 8008f1a:	4613      	mov	r3, r2
 8008f1c:	011b      	lsls	r3, r3, #4
 8008f1e:	1a9b      	subs	r3, r3, r2
 8008f20:	009b      	lsls	r3, r3, #2
 8008f22:	440b      	add	r3, r1
 8008f24:	3348      	adds	r3, #72	@ 0x48
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	2b02      	cmp	r3, #2
 8008f2a:	d943      	bls.n	8008fb4 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8008f2c:	78fa      	ldrb	r2, [r7, #3]
 8008f2e:	6879      	ldr	r1, [r7, #4]
 8008f30:	4613      	mov	r3, r2
 8008f32:	011b      	lsls	r3, r3, #4
 8008f34:	1a9b      	subs	r3, r3, r2
 8008f36:	009b      	lsls	r3, r3, #2
 8008f38:	440b      	add	r3, r1
 8008f3a:	3348      	adds	r3, #72	@ 0x48
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8008f40:	78fa      	ldrb	r2, [r7, #3]
 8008f42:	6879      	ldr	r1, [r7, #4]
 8008f44:	4613      	mov	r3, r2
 8008f46:	011b      	lsls	r3, r3, #4
 8008f48:	1a9b      	subs	r3, r3, r2
 8008f4a:	009b      	lsls	r3, r3, #2
 8008f4c:	440b      	add	r3, r1
 8008f4e:	331b      	adds	r3, #27
 8008f50:	2200      	movs	r2, #0
 8008f52:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8008f54:	78fa      	ldrb	r2, [r7, #3]
 8008f56:	6879      	ldr	r1, [r7, #4]
 8008f58:	4613      	mov	r3, r2
 8008f5a:	011b      	lsls	r3, r3, #4
 8008f5c:	1a9b      	subs	r3, r3, r2
 8008f5e:	009b      	lsls	r3, r3, #2
 8008f60:	440b      	add	r3, r1
 8008f62:	3344      	adds	r3, #68	@ 0x44
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	2b02      	cmp	r3, #2
 8008f68:	d809      	bhi.n	8008f7e <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8008f6a:	78fa      	ldrb	r2, [r7, #3]
 8008f6c:	6879      	ldr	r1, [r7, #4]
 8008f6e:	4613      	mov	r3, r2
 8008f70:	011b      	lsls	r3, r3, #4
 8008f72:	1a9b      	subs	r3, r3, r2
 8008f74:	009b      	lsls	r3, r3, #2
 8008f76:	440b      	add	r3, r1
 8008f78:	331c      	adds	r3, #28
 8008f7a:	2201      	movs	r2, #1
 8008f7c:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008f7e:	78fb      	ldrb	r3, [r7, #3]
 8008f80:	015a      	lsls	r2, r3, #5
 8008f82:	693b      	ldr	r3, [r7, #16]
 8008f84:	4413      	add	r3, r2
 8008f86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f8a:	685b      	ldr	r3, [r3, #4]
 8008f8c:	78fa      	ldrb	r2, [r7, #3]
 8008f8e:	0151      	lsls	r1, r2, #5
 8008f90:	693a      	ldr	r2, [r7, #16]
 8008f92:	440a      	add	r2, r1
 8008f94:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008f98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008f9c:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8008f9e:	78fa      	ldrb	r2, [r7, #3]
 8008fa0:	6879      	ldr	r1, [r7, #4]
 8008fa2:	4613      	mov	r3, r2
 8008fa4:	011b      	lsls	r3, r3, #4
 8008fa6:	1a9b      	subs	r3, r3, r2
 8008fa8:	009b      	lsls	r3, r3, #2
 8008faa:	440b      	add	r3, r1
 8008fac:	334c      	adds	r3, #76	@ 0x4c
 8008fae:	2204      	movs	r2, #4
 8008fb0:	701a      	strb	r2, [r3, #0]
 8008fb2:	e014      	b.n	8008fde <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008fb4:	78fa      	ldrb	r2, [r7, #3]
 8008fb6:	6879      	ldr	r1, [r7, #4]
 8008fb8:	4613      	mov	r3, r2
 8008fba:	011b      	lsls	r3, r3, #4
 8008fbc:	1a9b      	subs	r3, r3, r2
 8008fbe:	009b      	lsls	r3, r3, #2
 8008fc0:	440b      	add	r3, r1
 8008fc2:	334c      	adds	r3, #76	@ 0x4c
 8008fc4:	2202      	movs	r2, #2
 8008fc6:	701a      	strb	r2, [r3, #0]
 8008fc8:	e009      	b.n	8008fde <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008fca:	78fa      	ldrb	r2, [r7, #3]
 8008fcc:	6879      	ldr	r1, [r7, #4]
 8008fce:	4613      	mov	r3, r2
 8008fd0:	011b      	lsls	r3, r3, #4
 8008fd2:	1a9b      	subs	r3, r3, r2
 8008fd4:	009b      	lsls	r3, r3, #2
 8008fd6:	440b      	add	r3, r1
 8008fd8:	334c      	adds	r3, #76	@ 0x4c
 8008fda:	2202      	movs	r2, #2
 8008fdc:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008fde:	78fa      	ldrb	r2, [r7, #3]
 8008fe0:	6879      	ldr	r1, [r7, #4]
 8008fe2:	4613      	mov	r3, r2
 8008fe4:	011b      	lsls	r3, r3, #4
 8008fe6:	1a9b      	subs	r3, r3, r2
 8008fe8:	009b      	lsls	r3, r3, #2
 8008fea:	440b      	add	r3, r1
 8008fec:	3326      	adds	r3, #38	@ 0x26
 8008fee:	781b      	ldrb	r3, [r3, #0]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d00b      	beq.n	800900c <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008ff4:	78fa      	ldrb	r2, [r7, #3]
 8008ff6:	6879      	ldr	r1, [r7, #4]
 8008ff8:	4613      	mov	r3, r2
 8008ffa:	011b      	lsls	r3, r3, #4
 8008ffc:	1a9b      	subs	r3, r3, r2
 8008ffe:	009b      	lsls	r3, r3, #2
 8009000:	440b      	add	r3, r1
 8009002:	3326      	adds	r3, #38	@ 0x26
 8009004:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8009006:	2b02      	cmp	r3, #2
 8009008:	f040 8136 	bne.w	8009278 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800900c:	78fb      	ldrb	r3, [r7, #3]
 800900e:	015a      	lsls	r2, r3, #5
 8009010:	693b      	ldr	r3, [r7, #16]
 8009012:	4413      	add	r3, r2
 8009014:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009022:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800902a:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800902c:	78fb      	ldrb	r3, [r7, #3]
 800902e:	015a      	lsls	r2, r3, #5
 8009030:	693b      	ldr	r3, [r7, #16]
 8009032:	4413      	add	r3, r2
 8009034:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009038:	461a      	mov	r2, r3
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	6013      	str	r3, [r2, #0]
 800903e:	e11b      	b.n	8009278 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8009040:	78fa      	ldrb	r2, [r7, #3]
 8009042:	6879      	ldr	r1, [r7, #4]
 8009044:	4613      	mov	r3, r2
 8009046:	011b      	lsls	r3, r3, #4
 8009048:	1a9b      	subs	r3, r3, r2
 800904a:	009b      	lsls	r3, r3, #2
 800904c:	440b      	add	r3, r1
 800904e:	334d      	adds	r3, #77	@ 0x4d
 8009050:	781b      	ldrb	r3, [r3, #0]
 8009052:	2b03      	cmp	r3, #3
 8009054:	f040 8081 	bne.w	800915a <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009058:	78fa      	ldrb	r2, [r7, #3]
 800905a:	6879      	ldr	r1, [r7, #4]
 800905c:	4613      	mov	r3, r2
 800905e:	011b      	lsls	r3, r3, #4
 8009060:	1a9b      	subs	r3, r3, r2
 8009062:	009b      	lsls	r3, r3, #2
 8009064:	440b      	add	r3, r1
 8009066:	334d      	adds	r3, #77	@ 0x4d
 8009068:	2202      	movs	r2, #2
 800906a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800906c:	78fa      	ldrb	r2, [r7, #3]
 800906e:	6879      	ldr	r1, [r7, #4]
 8009070:	4613      	mov	r3, r2
 8009072:	011b      	lsls	r3, r3, #4
 8009074:	1a9b      	subs	r3, r3, r2
 8009076:	009b      	lsls	r3, r3, #2
 8009078:	440b      	add	r3, r1
 800907a:	331b      	adds	r3, #27
 800907c:	781b      	ldrb	r3, [r3, #0]
 800907e:	2b01      	cmp	r3, #1
 8009080:	f040 80fa 	bne.w	8009278 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009084:	78fa      	ldrb	r2, [r7, #3]
 8009086:	6879      	ldr	r1, [r7, #4]
 8009088:	4613      	mov	r3, r2
 800908a:	011b      	lsls	r3, r3, #4
 800908c:	1a9b      	subs	r3, r3, r2
 800908e:	009b      	lsls	r3, r3, #2
 8009090:	440b      	add	r3, r1
 8009092:	334c      	adds	r3, #76	@ 0x4c
 8009094:	2202      	movs	r2, #2
 8009096:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8009098:	78fb      	ldrb	r3, [r7, #3]
 800909a:	015a      	lsls	r2, r3, #5
 800909c:	693b      	ldr	r3, [r7, #16]
 800909e:	4413      	add	r3, r2
 80090a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090a4:	685b      	ldr	r3, [r3, #4]
 80090a6:	78fa      	ldrb	r2, [r7, #3]
 80090a8:	0151      	lsls	r1, r2, #5
 80090aa:	693a      	ldr	r2, [r7, #16]
 80090ac:	440a      	add	r2, r1
 80090ae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80090b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80090b6:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80090b8:	78fb      	ldrb	r3, [r7, #3]
 80090ba:	015a      	lsls	r2, r3, #5
 80090bc:	693b      	ldr	r3, [r7, #16]
 80090be:	4413      	add	r3, r2
 80090c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090c4:	68db      	ldr	r3, [r3, #12]
 80090c6:	78fa      	ldrb	r2, [r7, #3]
 80090c8:	0151      	lsls	r1, r2, #5
 80090ca:	693a      	ldr	r2, [r7, #16]
 80090cc:	440a      	add	r2, r1
 80090ce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80090d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80090d6:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80090d8:	78fb      	ldrb	r3, [r7, #3]
 80090da:	015a      	lsls	r2, r3, #5
 80090dc:	693b      	ldr	r3, [r7, #16]
 80090de:	4413      	add	r3, r2
 80090e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090e4:	68db      	ldr	r3, [r3, #12]
 80090e6:	78fa      	ldrb	r2, [r7, #3]
 80090e8:	0151      	lsls	r1, r2, #5
 80090ea:	693a      	ldr	r2, [r7, #16]
 80090ec:	440a      	add	r2, r1
 80090ee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80090f2:	f023 0320 	bic.w	r3, r3, #32
 80090f6:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80090f8:	78fa      	ldrb	r2, [r7, #3]
 80090fa:	6879      	ldr	r1, [r7, #4]
 80090fc:	4613      	mov	r3, r2
 80090fe:	011b      	lsls	r3, r3, #4
 8009100:	1a9b      	subs	r3, r3, r2
 8009102:	009b      	lsls	r3, r3, #2
 8009104:	440b      	add	r3, r1
 8009106:	3326      	adds	r3, #38	@ 0x26
 8009108:	781b      	ldrb	r3, [r3, #0]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d00b      	beq.n	8009126 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800910e:	78fa      	ldrb	r2, [r7, #3]
 8009110:	6879      	ldr	r1, [r7, #4]
 8009112:	4613      	mov	r3, r2
 8009114:	011b      	lsls	r3, r3, #4
 8009116:	1a9b      	subs	r3, r3, r2
 8009118:	009b      	lsls	r3, r3, #2
 800911a:	440b      	add	r3, r1
 800911c:	3326      	adds	r3, #38	@ 0x26
 800911e:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8009120:	2b02      	cmp	r3, #2
 8009122:	f040 80a9 	bne.w	8009278 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8009126:	78fb      	ldrb	r3, [r7, #3]
 8009128:	015a      	lsls	r2, r3, #5
 800912a:	693b      	ldr	r3, [r7, #16]
 800912c:	4413      	add	r3, r2
 800912e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800913c:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009144:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8009146:	78fb      	ldrb	r3, [r7, #3]
 8009148:	015a      	lsls	r2, r3, #5
 800914a:	693b      	ldr	r3, [r7, #16]
 800914c:	4413      	add	r3, r2
 800914e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009152:	461a      	mov	r2, r3
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	6013      	str	r3, [r2, #0]
 8009158:	e08e      	b.n	8009278 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800915a:	78fa      	ldrb	r2, [r7, #3]
 800915c:	6879      	ldr	r1, [r7, #4]
 800915e:	4613      	mov	r3, r2
 8009160:	011b      	lsls	r3, r3, #4
 8009162:	1a9b      	subs	r3, r3, r2
 8009164:	009b      	lsls	r3, r3, #2
 8009166:	440b      	add	r3, r1
 8009168:	334d      	adds	r3, #77	@ 0x4d
 800916a:	781b      	ldrb	r3, [r3, #0]
 800916c:	2b04      	cmp	r3, #4
 800916e:	d143      	bne.n	80091f8 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009170:	78fa      	ldrb	r2, [r7, #3]
 8009172:	6879      	ldr	r1, [r7, #4]
 8009174:	4613      	mov	r3, r2
 8009176:	011b      	lsls	r3, r3, #4
 8009178:	1a9b      	subs	r3, r3, r2
 800917a:	009b      	lsls	r3, r3, #2
 800917c:	440b      	add	r3, r1
 800917e:	334d      	adds	r3, #77	@ 0x4d
 8009180:	2202      	movs	r2, #2
 8009182:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009184:	78fa      	ldrb	r2, [r7, #3]
 8009186:	6879      	ldr	r1, [r7, #4]
 8009188:	4613      	mov	r3, r2
 800918a:	011b      	lsls	r3, r3, #4
 800918c:	1a9b      	subs	r3, r3, r2
 800918e:	009b      	lsls	r3, r3, #2
 8009190:	440b      	add	r3, r1
 8009192:	334c      	adds	r3, #76	@ 0x4c
 8009194:	2202      	movs	r2, #2
 8009196:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8009198:	78fa      	ldrb	r2, [r7, #3]
 800919a:	6879      	ldr	r1, [r7, #4]
 800919c:	4613      	mov	r3, r2
 800919e:	011b      	lsls	r3, r3, #4
 80091a0:	1a9b      	subs	r3, r3, r2
 80091a2:	009b      	lsls	r3, r3, #2
 80091a4:	440b      	add	r3, r1
 80091a6:	3326      	adds	r3, #38	@ 0x26
 80091a8:	781b      	ldrb	r3, [r3, #0]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d00a      	beq.n	80091c4 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80091ae:	78fa      	ldrb	r2, [r7, #3]
 80091b0:	6879      	ldr	r1, [r7, #4]
 80091b2:	4613      	mov	r3, r2
 80091b4:	011b      	lsls	r3, r3, #4
 80091b6:	1a9b      	subs	r3, r3, r2
 80091b8:	009b      	lsls	r3, r3, #2
 80091ba:	440b      	add	r3, r1
 80091bc:	3326      	adds	r3, #38	@ 0x26
 80091be:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80091c0:	2b02      	cmp	r3, #2
 80091c2:	d159      	bne.n	8009278 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80091c4:	78fb      	ldrb	r3, [r7, #3]
 80091c6:	015a      	lsls	r2, r3, #5
 80091c8:	693b      	ldr	r3, [r7, #16]
 80091ca:	4413      	add	r3, r2
 80091cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80091da:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80091e2:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80091e4:	78fb      	ldrb	r3, [r7, #3]
 80091e6:	015a      	lsls	r2, r3, #5
 80091e8:	693b      	ldr	r3, [r7, #16]
 80091ea:	4413      	add	r3, r2
 80091ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80091f0:	461a      	mov	r2, r3
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	6013      	str	r3, [r2, #0]
 80091f6:	e03f      	b.n	8009278 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 80091f8:	78fa      	ldrb	r2, [r7, #3]
 80091fa:	6879      	ldr	r1, [r7, #4]
 80091fc:	4613      	mov	r3, r2
 80091fe:	011b      	lsls	r3, r3, #4
 8009200:	1a9b      	subs	r3, r3, r2
 8009202:	009b      	lsls	r3, r3, #2
 8009204:	440b      	add	r3, r1
 8009206:	334d      	adds	r3, #77	@ 0x4d
 8009208:	781b      	ldrb	r3, [r3, #0]
 800920a:	2b08      	cmp	r3, #8
 800920c:	d126      	bne.n	800925c <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800920e:	78fa      	ldrb	r2, [r7, #3]
 8009210:	6879      	ldr	r1, [r7, #4]
 8009212:	4613      	mov	r3, r2
 8009214:	011b      	lsls	r3, r3, #4
 8009216:	1a9b      	subs	r3, r3, r2
 8009218:	009b      	lsls	r3, r3, #2
 800921a:	440b      	add	r3, r1
 800921c:	334d      	adds	r3, #77	@ 0x4d
 800921e:	2202      	movs	r2, #2
 8009220:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8009222:	78fa      	ldrb	r2, [r7, #3]
 8009224:	6879      	ldr	r1, [r7, #4]
 8009226:	4613      	mov	r3, r2
 8009228:	011b      	lsls	r3, r3, #4
 800922a:	1a9b      	subs	r3, r3, r2
 800922c:	009b      	lsls	r3, r3, #2
 800922e:	440b      	add	r3, r1
 8009230:	3344      	adds	r3, #68	@ 0x44
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	1c59      	adds	r1, r3, #1
 8009236:	6878      	ldr	r0, [r7, #4]
 8009238:	4613      	mov	r3, r2
 800923a:	011b      	lsls	r3, r3, #4
 800923c:	1a9b      	subs	r3, r3, r2
 800923e:	009b      	lsls	r3, r3, #2
 8009240:	4403      	add	r3, r0
 8009242:	3344      	adds	r3, #68	@ 0x44
 8009244:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8009246:	78fa      	ldrb	r2, [r7, #3]
 8009248:	6879      	ldr	r1, [r7, #4]
 800924a:	4613      	mov	r3, r2
 800924c:	011b      	lsls	r3, r3, #4
 800924e:	1a9b      	subs	r3, r3, r2
 8009250:	009b      	lsls	r3, r3, #2
 8009252:	440b      	add	r3, r1
 8009254:	334c      	adds	r3, #76	@ 0x4c
 8009256:	2204      	movs	r2, #4
 8009258:	701a      	strb	r2, [r3, #0]
 800925a:	e00d      	b.n	8009278 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 800925c:	78fa      	ldrb	r2, [r7, #3]
 800925e:	6879      	ldr	r1, [r7, #4]
 8009260:	4613      	mov	r3, r2
 8009262:	011b      	lsls	r3, r3, #4
 8009264:	1a9b      	subs	r3, r3, r2
 8009266:	009b      	lsls	r3, r3, #2
 8009268:	440b      	add	r3, r1
 800926a:	334d      	adds	r3, #77	@ 0x4d
 800926c:	781b      	ldrb	r3, [r3, #0]
 800926e:	2b02      	cmp	r3, #2
 8009270:	f000 8100 	beq.w	8009474 <HCD_HC_IN_IRQHandler+0xcca>
 8009274:	e000      	b.n	8009278 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009276:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8009278:	78fa      	ldrb	r2, [r7, #3]
 800927a:	6879      	ldr	r1, [r7, #4]
 800927c:	4613      	mov	r3, r2
 800927e:	011b      	lsls	r3, r3, #4
 8009280:	1a9b      	subs	r3, r3, r2
 8009282:	009b      	lsls	r3, r3, #2
 8009284:	440b      	add	r3, r1
 8009286:	334c      	adds	r3, #76	@ 0x4c
 8009288:	781a      	ldrb	r2, [r3, #0]
 800928a:	78fb      	ldrb	r3, [r7, #3]
 800928c:	4619      	mov	r1, r3
 800928e:	6878      	ldr	r0, [r7, #4]
 8009290:	f7fb f9dc 	bl	800464c <HAL_HCD_HC_NotifyURBChange_Callback>
 8009294:	e0ef      	b.n	8009476 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	78fa      	ldrb	r2, [r7, #3]
 800929c:	4611      	mov	r1, r2
 800929e:	4618      	mov	r0, r3
 80092a0:	f00b fe8f 	bl	8014fc2 <USB_ReadChInterrupts>
 80092a4:	4603      	mov	r3, r0
 80092a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092aa:	2b40      	cmp	r3, #64	@ 0x40
 80092ac:	d12f      	bne.n	800930e <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80092ae:	78fb      	ldrb	r3, [r7, #3]
 80092b0:	015a      	lsls	r2, r3, #5
 80092b2:	693b      	ldr	r3, [r7, #16]
 80092b4:	4413      	add	r3, r2
 80092b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80092ba:	461a      	mov	r2, r3
 80092bc:	2340      	movs	r3, #64	@ 0x40
 80092be:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80092c0:	78fa      	ldrb	r2, [r7, #3]
 80092c2:	6879      	ldr	r1, [r7, #4]
 80092c4:	4613      	mov	r3, r2
 80092c6:	011b      	lsls	r3, r3, #4
 80092c8:	1a9b      	subs	r3, r3, r2
 80092ca:	009b      	lsls	r3, r3, #2
 80092cc:	440b      	add	r3, r1
 80092ce:	334d      	adds	r3, #77	@ 0x4d
 80092d0:	2205      	movs	r2, #5
 80092d2:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80092d4:	78fa      	ldrb	r2, [r7, #3]
 80092d6:	6879      	ldr	r1, [r7, #4]
 80092d8:	4613      	mov	r3, r2
 80092da:	011b      	lsls	r3, r3, #4
 80092dc:	1a9b      	subs	r3, r3, r2
 80092de:	009b      	lsls	r3, r3, #2
 80092e0:	440b      	add	r3, r1
 80092e2:	331a      	adds	r3, #26
 80092e4:	781b      	ldrb	r3, [r3, #0]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d109      	bne.n	80092fe <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80092ea:	78fa      	ldrb	r2, [r7, #3]
 80092ec:	6879      	ldr	r1, [r7, #4]
 80092ee:	4613      	mov	r3, r2
 80092f0:	011b      	lsls	r3, r3, #4
 80092f2:	1a9b      	subs	r3, r3, r2
 80092f4:	009b      	lsls	r3, r3, #2
 80092f6:	440b      	add	r3, r1
 80092f8:	3344      	adds	r3, #68	@ 0x44
 80092fa:	2200      	movs	r2, #0
 80092fc:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	78fa      	ldrb	r2, [r7, #3]
 8009304:	4611      	mov	r1, r2
 8009306:	4618      	mov	r0, r3
 8009308:	f00c fcd5 	bl	8015cb6 <USB_HC_Halt>
 800930c:	e0b3      	b.n	8009476 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	78fa      	ldrb	r2, [r7, #3]
 8009314:	4611      	mov	r1, r2
 8009316:	4618      	mov	r0, r3
 8009318:	f00b fe53 	bl	8014fc2 <USB_ReadChInterrupts>
 800931c:	4603      	mov	r3, r0
 800931e:	f003 0310 	and.w	r3, r3, #16
 8009322:	2b10      	cmp	r3, #16
 8009324:	f040 80a7 	bne.w	8009476 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8009328:	78fa      	ldrb	r2, [r7, #3]
 800932a:	6879      	ldr	r1, [r7, #4]
 800932c:	4613      	mov	r3, r2
 800932e:	011b      	lsls	r3, r3, #4
 8009330:	1a9b      	subs	r3, r3, r2
 8009332:	009b      	lsls	r3, r3, #2
 8009334:	440b      	add	r3, r1
 8009336:	3326      	adds	r3, #38	@ 0x26
 8009338:	781b      	ldrb	r3, [r3, #0]
 800933a:	2b03      	cmp	r3, #3
 800933c:	d11b      	bne.n	8009376 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800933e:	78fa      	ldrb	r2, [r7, #3]
 8009340:	6879      	ldr	r1, [r7, #4]
 8009342:	4613      	mov	r3, r2
 8009344:	011b      	lsls	r3, r3, #4
 8009346:	1a9b      	subs	r3, r3, r2
 8009348:	009b      	lsls	r3, r3, #2
 800934a:	440b      	add	r3, r1
 800934c:	3344      	adds	r3, #68	@ 0x44
 800934e:	2200      	movs	r2, #0
 8009350:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8009352:	78fa      	ldrb	r2, [r7, #3]
 8009354:	6879      	ldr	r1, [r7, #4]
 8009356:	4613      	mov	r3, r2
 8009358:	011b      	lsls	r3, r3, #4
 800935a:	1a9b      	subs	r3, r3, r2
 800935c:	009b      	lsls	r3, r3, #2
 800935e:	440b      	add	r3, r1
 8009360:	334d      	adds	r3, #77	@ 0x4d
 8009362:	2204      	movs	r2, #4
 8009364:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	78fa      	ldrb	r2, [r7, #3]
 800936c:	4611      	mov	r1, r2
 800936e:	4618      	mov	r0, r3
 8009370:	f00c fca1 	bl	8015cb6 <USB_HC_Halt>
 8009374:	e03f      	b.n	80093f6 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8009376:	78fa      	ldrb	r2, [r7, #3]
 8009378:	6879      	ldr	r1, [r7, #4]
 800937a:	4613      	mov	r3, r2
 800937c:	011b      	lsls	r3, r3, #4
 800937e:	1a9b      	subs	r3, r3, r2
 8009380:	009b      	lsls	r3, r3, #2
 8009382:	440b      	add	r3, r1
 8009384:	3326      	adds	r3, #38	@ 0x26
 8009386:	781b      	ldrb	r3, [r3, #0]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d00a      	beq.n	80093a2 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800938c:	78fa      	ldrb	r2, [r7, #3]
 800938e:	6879      	ldr	r1, [r7, #4]
 8009390:	4613      	mov	r3, r2
 8009392:	011b      	lsls	r3, r3, #4
 8009394:	1a9b      	subs	r3, r3, r2
 8009396:	009b      	lsls	r3, r3, #2
 8009398:	440b      	add	r3, r1
 800939a:	3326      	adds	r3, #38	@ 0x26
 800939c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800939e:	2b02      	cmp	r3, #2
 80093a0:	d129      	bne.n	80093f6 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80093a2:	78fa      	ldrb	r2, [r7, #3]
 80093a4:	6879      	ldr	r1, [r7, #4]
 80093a6:	4613      	mov	r3, r2
 80093a8:	011b      	lsls	r3, r3, #4
 80093aa:	1a9b      	subs	r3, r3, r2
 80093ac:	009b      	lsls	r3, r3, #2
 80093ae:	440b      	add	r3, r1
 80093b0:	3344      	adds	r3, #68	@ 0x44
 80093b2:	2200      	movs	r2, #0
 80093b4:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	799b      	ldrb	r3, [r3, #6]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d00a      	beq.n	80093d4 <HCD_HC_IN_IRQHandler+0xc2a>
 80093be:	78fa      	ldrb	r2, [r7, #3]
 80093c0:	6879      	ldr	r1, [r7, #4]
 80093c2:	4613      	mov	r3, r2
 80093c4:	011b      	lsls	r3, r3, #4
 80093c6:	1a9b      	subs	r3, r3, r2
 80093c8:	009b      	lsls	r3, r3, #2
 80093ca:	440b      	add	r3, r1
 80093cc:	331b      	adds	r3, #27
 80093ce:	781b      	ldrb	r3, [r3, #0]
 80093d0:	2b01      	cmp	r3, #1
 80093d2:	d110      	bne.n	80093f6 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 80093d4:	78fa      	ldrb	r2, [r7, #3]
 80093d6:	6879      	ldr	r1, [r7, #4]
 80093d8:	4613      	mov	r3, r2
 80093da:	011b      	lsls	r3, r3, #4
 80093dc:	1a9b      	subs	r3, r3, r2
 80093de:	009b      	lsls	r3, r3, #2
 80093e0:	440b      	add	r3, r1
 80093e2:	334d      	adds	r3, #77	@ 0x4d
 80093e4:	2204      	movs	r2, #4
 80093e6:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	78fa      	ldrb	r2, [r7, #3]
 80093ee:	4611      	mov	r1, r2
 80093f0:	4618      	mov	r0, r3
 80093f2:	f00c fc60 	bl	8015cb6 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 80093f6:	78fa      	ldrb	r2, [r7, #3]
 80093f8:	6879      	ldr	r1, [r7, #4]
 80093fa:	4613      	mov	r3, r2
 80093fc:	011b      	lsls	r3, r3, #4
 80093fe:	1a9b      	subs	r3, r3, r2
 8009400:	009b      	lsls	r3, r3, #2
 8009402:	440b      	add	r3, r1
 8009404:	331b      	adds	r3, #27
 8009406:	781b      	ldrb	r3, [r3, #0]
 8009408:	2b01      	cmp	r3, #1
 800940a:	d129      	bne.n	8009460 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800940c:	78fa      	ldrb	r2, [r7, #3]
 800940e:	6879      	ldr	r1, [r7, #4]
 8009410:	4613      	mov	r3, r2
 8009412:	011b      	lsls	r3, r3, #4
 8009414:	1a9b      	subs	r3, r3, r2
 8009416:	009b      	lsls	r3, r3, #2
 8009418:	440b      	add	r3, r1
 800941a:	331b      	adds	r3, #27
 800941c:	2200      	movs	r2, #0
 800941e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8009420:	78fb      	ldrb	r3, [r7, #3]
 8009422:	015a      	lsls	r2, r3, #5
 8009424:	693b      	ldr	r3, [r7, #16]
 8009426:	4413      	add	r3, r2
 8009428:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800942c:	685b      	ldr	r3, [r3, #4]
 800942e:	78fa      	ldrb	r2, [r7, #3]
 8009430:	0151      	lsls	r1, r2, #5
 8009432:	693a      	ldr	r2, [r7, #16]
 8009434:	440a      	add	r2, r1
 8009436:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800943a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800943e:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8009440:	78fb      	ldrb	r3, [r7, #3]
 8009442:	015a      	lsls	r2, r3, #5
 8009444:	693b      	ldr	r3, [r7, #16]
 8009446:	4413      	add	r3, r2
 8009448:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800944c:	68db      	ldr	r3, [r3, #12]
 800944e:	78fa      	ldrb	r2, [r7, #3]
 8009450:	0151      	lsls	r1, r2, #5
 8009452:	693a      	ldr	r2, [r7, #16]
 8009454:	440a      	add	r2, r1
 8009456:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800945a:	f043 0320 	orr.w	r3, r3, #32
 800945e:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8009460:	78fb      	ldrb	r3, [r7, #3]
 8009462:	015a      	lsls	r2, r3, #5
 8009464:	693b      	ldr	r3, [r7, #16]
 8009466:	4413      	add	r3, r2
 8009468:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800946c:	461a      	mov	r2, r3
 800946e:	2310      	movs	r3, #16
 8009470:	6093      	str	r3, [r2, #8]
 8009472:	e000      	b.n	8009476 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8009474:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8009476:	3718      	adds	r7, #24
 8009478:	46bd      	mov	sp, r7
 800947a:	bd80      	pop	{r7, pc}

0800947c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800947c:	b580      	push	{r7, lr}
 800947e:	b086      	sub	sp, #24
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
 8009484:	460b      	mov	r3, r1
 8009486:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800948e:	697b      	ldr	r3, [r7, #20]
 8009490:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	78fa      	ldrb	r2, [r7, #3]
 8009498:	4611      	mov	r1, r2
 800949a:	4618      	mov	r0, r3
 800949c:	f00b fd91 	bl	8014fc2 <USB_ReadChInterrupts>
 80094a0:	4603      	mov	r3, r0
 80094a2:	f003 0304 	and.w	r3, r3, #4
 80094a6:	2b04      	cmp	r3, #4
 80094a8:	d11b      	bne.n	80094e2 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80094aa:	78fb      	ldrb	r3, [r7, #3]
 80094ac:	015a      	lsls	r2, r3, #5
 80094ae:	693b      	ldr	r3, [r7, #16]
 80094b0:	4413      	add	r3, r2
 80094b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80094b6:	461a      	mov	r2, r3
 80094b8:	2304      	movs	r3, #4
 80094ba:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80094bc:	78fa      	ldrb	r2, [r7, #3]
 80094be:	6879      	ldr	r1, [r7, #4]
 80094c0:	4613      	mov	r3, r2
 80094c2:	011b      	lsls	r3, r3, #4
 80094c4:	1a9b      	subs	r3, r3, r2
 80094c6:	009b      	lsls	r3, r3, #2
 80094c8:	440b      	add	r3, r1
 80094ca:	334d      	adds	r3, #77	@ 0x4d
 80094cc:	2207      	movs	r2, #7
 80094ce:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	78fa      	ldrb	r2, [r7, #3]
 80094d6:	4611      	mov	r1, r2
 80094d8:	4618      	mov	r0, r3
 80094da:	f00c fbec 	bl	8015cb6 <USB_HC_Halt>
 80094de:	f000 bc89 	b.w	8009df4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	78fa      	ldrb	r2, [r7, #3]
 80094e8:	4611      	mov	r1, r2
 80094ea:	4618      	mov	r0, r3
 80094ec:	f00b fd69 	bl	8014fc2 <USB_ReadChInterrupts>
 80094f0:	4603      	mov	r3, r0
 80094f2:	f003 0320 	and.w	r3, r3, #32
 80094f6:	2b20      	cmp	r3, #32
 80094f8:	f040 8082 	bne.w	8009600 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80094fc:	78fb      	ldrb	r3, [r7, #3]
 80094fe:	015a      	lsls	r2, r3, #5
 8009500:	693b      	ldr	r3, [r7, #16]
 8009502:	4413      	add	r3, r2
 8009504:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009508:	461a      	mov	r2, r3
 800950a:	2320      	movs	r3, #32
 800950c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 800950e:	78fa      	ldrb	r2, [r7, #3]
 8009510:	6879      	ldr	r1, [r7, #4]
 8009512:	4613      	mov	r3, r2
 8009514:	011b      	lsls	r3, r3, #4
 8009516:	1a9b      	subs	r3, r3, r2
 8009518:	009b      	lsls	r3, r3, #2
 800951a:	440b      	add	r3, r1
 800951c:	3319      	adds	r3, #25
 800951e:	781b      	ldrb	r3, [r3, #0]
 8009520:	2b01      	cmp	r3, #1
 8009522:	d124      	bne.n	800956e <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8009524:	78fa      	ldrb	r2, [r7, #3]
 8009526:	6879      	ldr	r1, [r7, #4]
 8009528:	4613      	mov	r3, r2
 800952a:	011b      	lsls	r3, r3, #4
 800952c:	1a9b      	subs	r3, r3, r2
 800952e:	009b      	lsls	r3, r3, #2
 8009530:	440b      	add	r3, r1
 8009532:	3319      	adds	r3, #25
 8009534:	2200      	movs	r2, #0
 8009536:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009538:	78fa      	ldrb	r2, [r7, #3]
 800953a:	6879      	ldr	r1, [r7, #4]
 800953c:	4613      	mov	r3, r2
 800953e:	011b      	lsls	r3, r3, #4
 8009540:	1a9b      	subs	r3, r3, r2
 8009542:	009b      	lsls	r3, r3, #2
 8009544:	440b      	add	r3, r1
 8009546:	334c      	adds	r3, #76	@ 0x4c
 8009548:	2202      	movs	r2, #2
 800954a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 800954c:	78fa      	ldrb	r2, [r7, #3]
 800954e:	6879      	ldr	r1, [r7, #4]
 8009550:	4613      	mov	r3, r2
 8009552:	011b      	lsls	r3, r3, #4
 8009554:	1a9b      	subs	r3, r3, r2
 8009556:	009b      	lsls	r3, r3, #2
 8009558:	440b      	add	r3, r1
 800955a:	334d      	adds	r3, #77	@ 0x4d
 800955c:	2203      	movs	r2, #3
 800955e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	78fa      	ldrb	r2, [r7, #3]
 8009566:	4611      	mov	r1, r2
 8009568:	4618      	mov	r0, r3
 800956a:	f00c fba4 	bl	8015cb6 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800956e:	78fa      	ldrb	r2, [r7, #3]
 8009570:	6879      	ldr	r1, [r7, #4]
 8009572:	4613      	mov	r3, r2
 8009574:	011b      	lsls	r3, r3, #4
 8009576:	1a9b      	subs	r3, r3, r2
 8009578:	009b      	lsls	r3, r3, #2
 800957a:	440b      	add	r3, r1
 800957c:	331a      	adds	r3, #26
 800957e:	781b      	ldrb	r3, [r3, #0]
 8009580:	2b01      	cmp	r3, #1
 8009582:	f040 8437 	bne.w	8009df4 <HCD_HC_OUT_IRQHandler+0x978>
 8009586:	78fa      	ldrb	r2, [r7, #3]
 8009588:	6879      	ldr	r1, [r7, #4]
 800958a:	4613      	mov	r3, r2
 800958c:	011b      	lsls	r3, r3, #4
 800958e:	1a9b      	subs	r3, r3, r2
 8009590:	009b      	lsls	r3, r3, #2
 8009592:	440b      	add	r3, r1
 8009594:	331b      	adds	r3, #27
 8009596:	781b      	ldrb	r3, [r3, #0]
 8009598:	2b00      	cmp	r3, #0
 800959a:	f040 842b 	bne.w	8009df4 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800959e:	78fa      	ldrb	r2, [r7, #3]
 80095a0:	6879      	ldr	r1, [r7, #4]
 80095a2:	4613      	mov	r3, r2
 80095a4:	011b      	lsls	r3, r3, #4
 80095a6:	1a9b      	subs	r3, r3, r2
 80095a8:	009b      	lsls	r3, r3, #2
 80095aa:	440b      	add	r3, r1
 80095ac:	3326      	adds	r3, #38	@ 0x26
 80095ae:	781b      	ldrb	r3, [r3, #0]
 80095b0:	2b01      	cmp	r3, #1
 80095b2:	d009      	beq.n	80095c8 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80095b4:	78fa      	ldrb	r2, [r7, #3]
 80095b6:	6879      	ldr	r1, [r7, #4]
 80095b8:	4613      	mov	r3, r2
 80095ba:	011b      	lsls	r3, r3, #4
 80095bc:	1a9b      	subs	r3, r3, r2
 80095be:	009b      	lsls	r3, r3, #2
 80095c0:	440b      	add	r3, r1
 80095c2:	331b      	adds	r3, #27
 80095c4:	2201      	movs	r2, #1
 80095c6:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 80095c8:	78fa      	ldrb	r2, [r7, #3]
 80095ca:	6879      	ldr	r1, [r7, #4]
 80095cc:	4613      	mov	r3, r2
 80095ce:	011b      	lsls	r3, r3, #4
 80095d0:	1a9b      	subs	r3, r3, r2
 80095d2:	009b      	lsls	r3, r3, #2
 80095d4:	440b      	add	r3, r1
 80095d6:	334d      	adds	r3, #77	@ 0x4d
 80095d8:	2203      	movs	r2, #3
 80095da:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	78fa      	ldrb	r2, [r7, #3]
 80095e2:	4611      	mov	r1, r2
 80095e4:	4618      	mov	r0, r3
 80095e6:	f00c fb66 	bl	8015cb6 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 80095ea:	78fa      	ldrb	r2, [r7, #3]
 80095ec:	6879      	ldr	r1, [r7, #4]
 80095ee:	4613      	mov	r3, r2
 80095f0:	011b      	lsls	r3, r3, #4
 80095f2:	1a9b      	subs	r3, r3, r2
 80095f4:	009b      	lsls	r3, r3, #2
 80095f6:	440b      	add	r3, r1
 80095f8:	3344      	adds	r3, #68	@ 0x44
 80095fa:	2200      	movs	r2, #0
 80095fc:	601a      	str	r2, [r3, #0]
 80095fe:	e3f9      	b.n	8009df4 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	78fa      	ldrb	r2, [r7, #3]
 8009606:	4611      	mov	r1, r2
 8009608:	4618      	mov	r0, r3
 800960a:	f00b fcda 	bl	8014fc2 <USB_ReadChInterrupts>
 800960e:	4603      	mov	r3, r0
 8009610:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009614:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009618:	d111      	bne.n	800963e <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800961a:	78fb      	ldrb	r3, [r7, #3]
 800961c:	015a      	lsls	r2, r3, #5
 800961e:	693b      	ldr	r3, [r7, #16]
 8009620:	4413      	add	r3, r2
 8009622:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009626:	461a      	mov	r2, r3
 8009628:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800962c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	78fa      	ldrb	r2, [r7, #3]
 8009634:	4611      	mov	r1, r2
 8009636:	4618      	mov	r0, r3
 8009638:	f00c fb3d 	bl	8015cb6 <USB_HC_Halt>
 800963c:	e3da      	b.n	8009df4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	78fa      	ldrb	r2, [r7, #3]
 8009644:	4611      	mov	r1, r2
 8009646:	4618      	mov	r0, r3
 8009648:	f00b fcbb 	bl	8014fc2 <USB_ReadChInterrupts>
 800964c:	4603      	mov	r3, r0
 800964e:	f003 0301 	and.w	r3, r3, #1
 8009652:	2b01      	cmp	r3, #1
 8009654:	d168      	bne.n	8009728 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8009656:	78fa      	ldrb	r2, [r7, #3]
 8009658:	6879      	ldr	r1, [r7, #4]
 800965a:	4613      	mov	r3, r2
 800965c:	011b      	lsls	r3, r3, #4
 800965e:	1a9b      	subs	r3, r3, r2
 8009660:	009b      	lsls	r3, r3, #2
 8009662:	440b      	add	r3, r1
 8009664:	3344      	adds	r3, #68	@ 0x44
 8009666:	2200      	movs	r2, #0
 8009668:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	78fa      	ldrb	r2, [r7, #3]
 8009670:	4611      	mov	r1, r2
 8009672:	4618      	mov	r0, r3
 8009674:	f00b fca5 	bl	8014fc2 <USB_ReadChInterrupts>
 8009678:	4603      	mov	r3, r0
 800967a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800967e:	2b40      	cmp	r3, #64	@ 0x40
 8009680:	d112      	bne.n	80096a8 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8009682:	78fa      	ldrb	r2, [r7, #3]
 8009684:	6879      	ldr	r1, [r7, #4]
 8009686:	4613      	mov	r3, r2
 8009688:	011b      	lsls	r3, r3, #4
 800968a:	1a9b      	subs	r3, r3, r2
 800968c:	009b      	lsls	r3, r3, #2
 800968e:	440b      	add	r3, r1
 8009690:	3319      	adds	r3, #25
 8009692:	2201      	movs	r2, #1
 8009694:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8009696:	78fb      	ldrb	r3, [r7, #3]
 8009698:	015a      	lsls	r2, r3, #5
 800969a:	693b      	ldr	r3, [r7, #16]
 800969c:	4413      	add	r3, r2
 800969e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80096a2:	461a      	mov	r2, r3
 80096a4:	2340      	movs	r3, #64	@ 0x40
 80096a6:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80096a8:	78fa      	ldrb	r2, [r7, #3]
 80096aa:	6879      	ldr	r1, [r7, #4]
 80096ac:	4613      	mov	r3, r2
 80096ae:	011b      	lsls	r3, r3, #4
 80096b0:	1a9b      	subs	r3, r3, r2
 80096b2:	009b      	lsls	r3, r3, #2
 80096b4:	440b      	add	r3, r1
 80096b6:	331b      	adds	r3, #27
 80096b8:	781b      	ldrb	r3, [r3, #0]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d019      	beq.n	80096f2 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80096be:	78fa      	ldrb	r2, [r7, #3]
 80096c0:	6879      	ldr	r1, [r7, #4]
 80096c2:	4613      	mov	r3, r2
 80096c4:	011b      	lsls	r3, r3, #4
 80096c6:	1a9b      	subs	r3, r3, r2
 80096c8:	009b      	lsls	r3, r3, #2
 80096ca:	440b      	add	r3, r1
 80096cc:	331b      	adds	r3, #27
 80096ce:	2200      	movs	r2, #0
 80096d0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80096d2:	78fb      	ldrb	r3, [r7, #3]
 80096d4:	015a      	lsls	r2, r3, #5
 80096d6:	693b      	ldr	r3, [r7, #16]
 80096d8:	4413      	add	r3, r2
 80096da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80096de:	685b      	ldr	r3, [r3, #4]
 80096e0:	78fa      	ldrb	r2, [r7, #3]
 80096e2:	0151      	lsls	r1, r2, #5
 80096e4:	693a      	ldr	r2, [r7, #16]
 80096e6:	440a      	add	r2, r1
 80096e8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80096ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80096f0:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80096f2:	78fb      	ldrb	r3, [r7, #3]
 80096f4:	015a      	lsls	r2, r3, #5
 80096f6:	693b      	ldr	r3, [r7, #16]
 80096f8:	4413      	add	r3, r2
 80096fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80096fe:	461a      	mov	r2, r3
 8009700:	2301      	movs	r3, #1
 8009702:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8009704:	78fa      	ldrb	r2, [r7, #3]
 8009706:	6879      	ldr	r1, [r7, #4]
 8009708:	4613      	mov	r3, r2
 800970a:	011b      	lsls	r3, r3, #4
 800970c:	1a9b      	subs	r3, r3, r2
 800970e:	009b      	lsls	r3, r3, #2
 8009710:	440b      	add	r3, r1
 8009712:	334d      	adds	r3, #77	@ 0x4d
 8009714:	2201      	movs	r2, #1
 8009716:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	78fa      	ldrb	r2, [r7, #3]
 800971e:	4611      	mov	r1, r2
 8009720:	4618      	mov	r0, r3
 8009722:	f00c fac8 	bl	8015cb6 <USB_HC_Halt>
 8009726:	e365      	b.n	8009df4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	78fa      	ldrb	r2, [r7, #3]
 800972e:	4611      	mov	r1, r2
 8009730:	4618      	mov	r0, r3
 8009732:	f00b fc46 	bl	8014fc2 <USB_ReadChInterrupts>
 8009736:	4603      	mov	r3, r0
 8009738:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800973c:	2b40      	cmp	r3, #64	@ 0x40
 800973e:	d139      	bne.n	80097b4 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8009740:	78fa      	ldrb	r2, [r7, #3]
 8009742:	6879      	ldr	r1, [r7, #4]
 8009744:	4613      	mov	r3, r2
 8009746:	011b      	lsls	r3, r3, #4
 8009748:	1a9b      	subs	r3, r3, r2
 800974a:	009b      	lsls	r3, r3, #2
 800974c:	440b      	add	r3, r1
 800974e:	334d      	adds	r3, #77	@ 0x4d
 8009750:	2205      	movs	r2, #5
 8009752:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8009754:	78fa      	ldrb	r2, [r7, #3]
 8009756:	6879      	ldr	r1, [r7, #4]
 8009758:	4613      	mov	r3, r2
 800975a:	011b      	lsls	r3, r3, #4
 800975c:	1a9b      	subs	r3, r3, r2
 800975e:	009b      	lsls	r3, r3, #2
 8009760:	440b      	add	r3, r1
 8009762:	331a      	adds	r3, #26
 8009764:	781b      	ldrb	r3, [r3, #0]
 8009766:	2b00      	cmp	r3, #0
 8009768:	d109      	bne.n	800977e <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800976a:	78fa      	ldrb	r2, [r7, #3]
 800976c:	6879      	ldr	r1, [r7, #4]
 800976e:	4613      	mov	r3, r2
 8009770:	011b      	lsls	r3, r3, #4
 8009772:	1a9b      	subs	r3, r3, r2
 8009774:	009b      	lsls	r3, r3, #2
 8009776:	440b      	add	r3, r1
 8009778:	3319      	adds	r3, #25
 800977a:	2201      	movs	r2, #1
 800977c:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800977e:	78fa      	ldrb	r2, [r7, #3]
 8009780:	6879      	ldr	r1, [r7, #4]
 8009782:	4613      	mov	r3, r2
 8009784:	011b      	lsls	r3, r3, #4
 8009786:	1a9b      	subs	r3, r3, r2
 8009788:	009b      	lsls	r3, r3, #2
 800978a:	440b      	add	r3, r1
 800978c:	3344      	adds	r3, #68	@ 0x44
 800978e:	2200      	movs	r2, #0
 8009790:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	78fa      	ldrb	r2, [r7, #3]
 8009798:	4611      	mov	r1, r2
 800979a:	4618      	mov	r0, r3
 800979c:	f00c fa8b 	bl	8015cb6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80097a0:	78fb      	ldrb	r3, [r7, #3]
 80097a2:	015a      	lsls	r2, r3, #5
 80097a4:	693b      	ldr	r3, [r7, #16]
 80097a6:	4413      	add	r3, r2
 80097a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097ac:	461a      	mov	r2, r3
 80097ae:	2340      	movs	r3, #64	@ 0x40
 80097b0:	6093      	str	r3, [r2, #8]
 80097b2:	e31f      	b.n	8009df4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	78fa      	ldrb	r2, [r7, #3]
 80097ba:	4611      	mov	r1, r2
 80097bc:	4618      	mov	r0, r3
 80097be:	f00b fc00 	bl	8014fc2 <USB_ReadChInterrupts>
 80097c2:	4603      	mov	r3, r0
 80097c4:	f003 0308 	and.w	r3, r3, #8
 80097c8:	2b08      	cmp	r3, #8
 80097ca:	d11a      	bne.n	8009802 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80097cc:	78fb      	ldrb	r3, [r7, #3]
 80097ce:	015a      	lsls	r2, r3, #5
 80097d0:	693b      	ldr	r3, [r7, #16]
 80097d2:	4413      	add	r3, r2
 80097d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097d8:	461a      	mov	r2, r3
 80097da:	2308      	movs	r3, #8
 80097dc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80097de:	78fa      	ldrb	r2, [r7, #3]
 80097e0:	6879      	ldr	r1, [r7, #4]
 80097e2:	4613      	mov	r3, r2
 80097e4:	011b      	lsls	r3, r3, #4
 80097e6:	1a9b      	subs	r3, r3, r2
 80097e8:	009b      	lsls	r3, r3, #2
 80097ea:	440b      	add	r3, r1
 80097ec:	334d      	adds	r3, #77	@ 0x4d
 80097ee:	2206      	movs	r2, #6
 80097f0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	78fa      	ldrb	r2, [r7, #3]
 80097f8:	4611      	mov	r1, r2
 80097fa:	4618      	mov	r0, r3
 80097fc:	f00c fa5b 	bl	8015cb6 <USB_HC_Halt>
 8009800:	e2f8      	b.n	8009df4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	78fa      	ldrb	r2, [r7, #3]
 8009808:	4611      	mov	r1, r2
 800980a:	4618      	mov	r0, r3
 800980c:	f00b fbd9 	bl	8014fc2 <USB_ReadChInterrupts>
 8009810:	4603      	mov	r3, r0
 8009812:	f003 0310 	and.w	r3, r3, #16
 8009816:	2b10      	cmp	r3, #16
 8009818:	d144      	bne.n	80098a4 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800981a:	78fa      	ldrb	r2, [r7, #3]
 800981c:	6879      	ldr	r1, [r7, #4]
 800981e:	4613      	mov	r3, r2
 8009820:	011b      	lsls	r3, r3, #4
 8009822:	1a9b      	subs	r3, r3, r2
 8009824:	009b      	lsls	r3, r3, #2
 8009826:	440b      	add	r3, r1
 8009828:	3344      	adds	r3, #68	@ 0x44
 800982a:	2200      	movs	r2, #0
 800982c:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800982e:	78fa      	ldrb	r2, [r7, #3]
 8009830:	6879      	ldr	r1, [r7, #4]
 8009832:	4613      	mov	r3, r2
 8009834:	011b      	lsls	r3, r3, #4
 8009836:	1a9b      	subs	r3, r3, r2
 8009838:	009b      	lsls	r3, r3, #2
 800983a:	440b      	add	r3, r1
 800983c:	334d      	adds	r3, #77	@ 0x4d
 800983e:	2204      	movs	r2, #4
 8009840:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8009842:	78fa      	ldrb	r2, [r7, #3]
 8009844:	6879      	ldr	r1, [r7, #4]
 8009846:	4613      	mov	r3, r2
 8009848:	011b      	lsls	r3, r3, #4
 800984a:	1a9b      	subs	r3, r3, r2
 800984c:	009b      	lsls	r3, r3, #2
 800984e:	440b      	add	r3, r1
 8009850:	3319      	adds	r3, #25
 8009852:	781b      	ldrb	r3, [r3, #0]
 8009854:	2b00      	cmp	r3, #0
 8009856:	d114      	bne.n	8009882 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8009858:	78fa      	ldrb	r2, [r7, #3]
 800985a:	6879      	ldr	r1, [r7, #4]
 800985c:	4613      	mov	r3, r2
 800985e:	011b      	lsls	r3, r3, #4
 8009860:	1a9b      	subs	r3, r3, r2
 8009862:	009b      	lsls	r3, r3, #2
 8009864:	440b      	add	r3, r1
 8009866:	3318      	adds	r3, #24
 8009868:	781b      	ldrb	r3, [r3, #0]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d109      	bne.n	8009882 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800986e:	78fa      	ldrb	r2, [r7, #3]
 8009870:	6879      	ldr	r1, [r7, #4]
 8009872:	4613      	mov	r3, r2
 8009874:	011b      	lsls	r3, r3, #4
 8009876:	1a9b      	subs	r3, r3, r2
 8009878:	009b      	lsls	r3, r3, #2
 800987a:	440b      	add	r3, r1
 800987c:	3319      	adds	r3, #25
 800987e:	2201      	movs	r2, #1
 8009880:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	78fa      	ldrb	r2, [r7, #3]
 8009888:	4611      	mov	r1, r2
 800988a:	4618      	mov	r0, r3
 800988c:	f00c fa13 	bl	8015cb6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8009890:	78fb      	ldrb	r3, [r7, #3]
 8009892:	015a      	lsls	r2, r3, #5
 8009894:	693b      	ldr	r3, [r7, #16]
 8009896:	4413      	add	r3, r2
 8009898:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800989c:	461a      	mov	r2, r3
 800989e:	2310      	movs	r3, #16
 80098a0:	6093      	str	r3, [r2, #8]
 80098a2:	e2a7      	b.n	8009df4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	78fa      	ldrb	r2, [r7, #3]
 80098aa:	4611      	mov	r1, r2
 80098ac:	4618      	mov	r0, r3
 80098ae:	f00b fb88 	bl	8014fc2 <USB_ReadChInterrupts>
 80098b2:	4603      	mov	r3, r0
 80098b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80098b8:	2b80      	cmp	r3, #128	@ 0x80
 80098ba:	f040 8083 	bne.w	80099c4 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	799b      	ldrb	r3, [r3, #6]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d111      	bne.n	80098ea <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80098c6:	78fa      	ldrb	r2, [r7, #3]
 80098c8:	6879      	ldr	r1, [r7, #4]
 80098ca:	4613      	mov	r3, r2
 80098cc:	011b      	lsls	r3, r3, #4
 80098ce:	1a9b      	subs	r3, r3, r2
 80098d0:	009b      	lsls	r3, r3, #2
 80098d2:	440b      	add	r3, r1
 80098d4:	334d      	adds	r3, #77	@ 0x4d
 80098d6:	2207      	movs	r2, #7
 80098d8:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	78fa      	ldrb	r2, [r7, #3]
 80098e0:	4611      	mov	r1, r2
 80098e2:	4618      	mov	r0, r3
 80098e4:	f00c f9e7 	bl	8015cb6 <USB_HC_Halt>
 80098e8:	e062      	b.n	80099b0 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80098ea:	78fa      	ldrb	r2, [r7, #3]
 80098ec:	6879      	ldr	r1, [r7, #4]
 80098ee:	4613      	mov	r3, r2
 80098f0:	011b      	lsls	r3, r3, #4
 80098f2:	1a9b      	subs	r3, r3, r2
 80098f4:	009b      	lsls	r3, r3, #2
 80098f6:	440b      	add	r3, r1
 80098f8:	3344      	adds	r3, #68	@ 0x44
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	1c59      	adds	r1, r3, #1
 80098fe:	6878      	ldr	r0, [r7, #4]
 8009900:	4613      	mov	r3, r2
 8009902:	011b      	lsls	r3, r3, #4
 8009904:	1a9b      	subs	r3, r3, r2
 8009906:	009b      	lsls	r3, r3, #2
 8009908:	4403      	add	r3, r0
 800990a:	3344      	adds	r3, #68	@ 0x44
 800990c:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800990e:	78fa      	ldrb	r2, [r7, #3]
 8009910:	6879      	ldr	r1, [r7, #4]
 8009912:	4613      	mov	r3, r2
 8009914:	011b      	lsls	r3, r3, #4
 8009916:	1a9b      	subs	r3, r3, r2
 8009918:	009b      	lsls	r3, r3, #2
 800991a:	440b      	add	r3, r1
 800991c:	3344      	adds	r3, #68	@ 0x44
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	2b02      	cmp	r3, #2
 8009922:	d922      	bls.n	800996a <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8009924:	78fa      	ldrb	r2, [r7, #3]
 8009926:	6879      	ldr	r1, [r7, #4]
 8009928:	4613      	mov	r3, r2
 800992a:	011b      	lsls	r3, r3, #4
 800992c:	1a9b      	subs	r3, r3, r2
 800992e:	009b      	lsls	r3, r3, #2
 8009930:	440b      	add	r3, r1
 8009932:	3344      	adds	r3, #68	@ 0x44
 8009934:	2200      	movs	r2, #0
 8009936:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8009938:	78fa      	ldrb	r2, [r7, #3]
 800993a:	6879      	ldr	r1, [r7, #4]
 800993c:	4613      	mov	r3, r2
 800993e:	011b      	lsls	r3, r3, #4
 8009940:	1a9b      	subs	r3, r3, r2
 8009942:	009b      	lsls	r3, r3, #2
 8009944:	440b      	add	r3, r1
 8009946:	334c      	adds	r3, #76	@ 0x4c
 8009948:	2204      	movs	r2, #4
 800994a:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800994c:	78fa      	ldrb	r2, [r7, #3]
 800994e:	6879      	ldr	r1, [r7, #4]
 8009950:	4613      	mov	r3, r2
 8009952:	011b      	lsls	r3, r3, #4
 8009954:	1a9b      	subs	r3, r3, r2
 8009956:	009b      	lsls	r3, r3, #2
 8009958:	440b      	add	r3, r1
 800995a:	334c      	adds	r3, #76	@ 0x4c
 800995c:	781a      	ldrb	r2, [r3, #0]
 800995e:	78fb      	ldrb	r3, [r7, #3]
 8009960:	4619      	mov	r1, r3
 8009962:	6878      	ldr	r0, [r7, #4]
 8009964:	f7fa fe72 	bl	800464c <HAL_HCD_HC_NotifyURBChange_Callback>
 8009968:	e022      	b.n	80099b0 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800996a:	78fa      	ldrb	r2, [r7, #3]
 800996c:	6879      	ldr	r1, [r7, #4]
 800996e:	4613      	mov	r3, r2
 8009970:	011b      	lsls	r3, r3, #4
 8009972:	1a9b      	subs	r3, r3, r2
 8009974:	009b      	lsls	r3, r3, #2
 8009976:	440b      	add	r3, r1
 8009978:	334c      	adds	r3, #76	@ 0x4c
 800997a:	2202      	movs	r2, #2
 800997c:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800997e:	78fb      	ldrb	r3, [r7, #3]
 8009980:	015a      	lsls	r2, r3, #5
 8009982:	693b      	ldr	r3, [r7, #16]
 8009984:	4413      	add	r3, r2
 8009986:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009994:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800999c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800999e:	78fb      	ldrb	r3, [r7, #3]
 80099a0:	015a      	lsls	r2, r3, #5
 80099a2:	693b      	ldr	r3, [r7, #16]
 80099a4:	4413      	add	r3, r2
 80099a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099aa:	461a      	mov	r2, r3
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80099b0:	78fb      	ldrb	r3, [r7, #3]
 80099b2:	015a      	lsls	r2, r3, #5
 80099b4:	693b      	ldr	r3, [r7, #16]
 80099b6:	4413      	add	r3, r2
 80099b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099bc:	461a      	mov	r2, r3
 80099be:	2380      	movs	r3, #128	@ 0x80
 80099c0:	6093      	str	r3, [r2, #8]
 80099c2:	e217      	b.n	8009df4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	78fa      	ldrb	r2, [r7, #3]
 80099ca:	4611      	mov	r1, r2
 80099cc:	4618      	mov	r0, r3
 80099ce:	f00b faf8 	bl	8014fc2 <USB_ReadChInterrupts>
 80099d2:	4603      	mov	r3, r0
 80099d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80099d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80099dc:	d11b      	bne.n	8009a16 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80099de:	78fa      	ldrb	r2, [r7, #3]
 80099e0:	6879      	ldr	r1, [r7, #4]
 80099e2:	4613      	mov	r3, r2
 80099e4:	011b      	lsls	r3, r3, #4
 80099e6:	1a9b      	subs	r3, r3, r2
 80099e8:	009b      	lsls	r3, r3, #2
 80099ea:	440b      	add	r3, r1
 80099ec:	334d      	adds	r3, #77	@ 0x4d
 80099ee:	2209      	movs	r2, #9
 80099f0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	78fa      	ldrb	r2, [r7, #3]
 80099f8:	4611      	mov	r1, r2
 80099fa:	4618      	mov	r0, r3
 80099fc:	f00c f95b 	bl	8015cb6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8009a00:	78fb      	ldrb	r3, [r7, #3]
 8009a02:	015a      	lsls	r2, r3, #5
 8009a04:	693b      	ldr	r3, [r7, #16]
 8009a06:	4413      	add	r3, r2
 8009a08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a0c:	461a      	mov	r2, r3
 8009a0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009a12:	6093      	str	r3, [r2, #8]
 8009a14:	e1ee      	b.n	8009df4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	78fa      	ldrb	r2, [r7, #3]
 8009a1c:	4611      	mov	r1, r2
 8009a1e:	4618      	mov	r0, r3
 8009a20:	f00b facf 	bl	8014fc2 <USB_ReadChInterrupts>
 8009a24:	4603      	mov	r3, r0
 8009a26:	f003 0302 	and.w	r3, r3, #2
 8009a2a:	2b02      	cmp	r3, #2
 8009a2c:	f040 81df 	bne.w	8009dee <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8009a30:	78fb      	ldrb	r3, [r7, #3]
 8009a32:	015a      	lsls	r2, r3, #5
 8009a34:	693b      	ldr	r3, [r7, #16]
 8009a36:	4413      	add	r3, r2
 8009a38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a3c:	461a      	mov	r2, r3
 8009a3e:	2302      	movs	r3, #2
 8009a40:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8009a42:	78fa      	ldrb	r2, [r7, #3]
 8009a44:	6879      	ldr	r1, [r7, #4]
 8009a46:	4613      	mov	r3, r2
 8009a48:	011b      	lsls	r3, r3, #4
 8009a4a:	1a9b      	subs	r3, r3, r2
 8009a4c:	009b      	lsls	r3, r3, #2
 8009a4e:	440b      	add	r3, r1
 8009a50:	334d      	adds	r3, #77	@ 0x4d
 8009a52:	781b      	ldrb	r3, [r3, #0]
 8009a54:	2b01      	cmp	r3, #1
 8009a56:	f040 8093 	bne.w	8009b80 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009a5a:	78fa      	ldrb	r2, [r7, #3]
 8009a5c:	6879      	ldr	r1, [r7, #4]
 8009a5e:	4613      	mov	r3, r2
 8009a60:	011b      	lsls	r3, r3, #4
 8009a62:	1a9b      	subs	r3, r3, r2
 8009a64:	009b      	lsls	r3, r3, #2
 8009a66:	440b      	add	r3, r1
 8009a68:	334d      	adds	r3, #77	@ 0x4d
 8009a6a:	2202      	movs	r2, #2
 8009a6c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8009a6e:	78fa      	ldrb	r2, [r7, #3]
 8009a70:	6879      	ldr	r1, [r7, #4]
 8009a72:	4613      	mov	r3, r2
 8009a74:	011b      	lsls	r3, r3, #4
 8009a76:	1a9b      	subs	r3, r3, r2
 8009a78:	009b      	lsls	r3, r3, #2
 8009a7a:	440b      	add	r3, r1
 8009a7c:	334c      	adds	r3, #76	@ 0x4c
 8009a7e:	2201      	movs	r2, #1
 8009a80:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8009a82:	78fa      	ldrb	r2, [r7, #3]
 8009a84:	6879      	ldr	r1, [r7, #4]
 8009a86:	4613      	mov	r3, r2
 8009a88:	011b      	lsls	r3, r3, #4
 8009a8a:	1a9b      	subs	r3, r3, r2
 8009a8c:	009b      	lsls	r3, r3, #2
 8009a8e:	440b      	add	r3, r1
 8009a90:	3326      	adds	r3, #38	@ 0x26
 8009a92:	781b      	ldrb	r3, [r3, #0]
 8009a94:	2b02      	cmp	r3, #2
 8009a96:	d00b      	beq.n	8009ab0 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8009a98:	78fa      	ldrb	r2, [r7, #3]
 8009a9a:	6879      	ldr	r1, [r7, #4]
 8009a9c:	4613      	mov	r3, r2
 8009a9e:	011b      	lsls	r3, r3, #4
 8009aa0:	1a9b      	subs	r3, r3, r2
 8009aa2:	009b      	lsls	r3, r3, #2
 8009aa4:	440b      	add	r3, r1
 8009aa6:	3326      	adds	r3, #38	@ 0x26
 8009aa8:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8009aaa:	2b03      	cmp	r3, #3
 8009aac:	f040 8190 	bne.w	8009dd0 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	799b      	ldrb	r3, [r3, #6]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d115      	bne.n	8009ae4 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8009ab8:	78fa      	ldrb	r2, [r7, #3]
 8009aba:	6879      	ldr	r1, [r7, #4]
 8009abc:	4613      	mov	r3, r2
 8009abe:	011b      	lsls	r3, r3, #4
 8009ac0:	1a9b      	subs	r3, r3, r2
 8009ac2:	009b      	lsls	r3, r3, #2
 8009ac4:	440b      	add	r3, r1
 8009ac6:	333d      	adds	r3, #61	@ 0x3d
 8009ac8:	781b      	ldrb	r3, [r3, #0]
 8009aca:	78fa      	ldrb	r2, [r7, #3]
 8009acc:	f083 0301 	eor.w	r3, r3, #1
 8009ad0:	b2d8      	uxtb	r0, r3
 8009ad2:	6879      	ldr	r1, [r7, #4]
 8009ad4:	4613      	mov	r3, r2
 8009ad6:	011b      	lsls	r3, r3, #4
 8009ad8:	1a9b      	subs	r3, r3, r2
 8009ada:	009b      	lsls	r3, r3, #2
 8009adc:	440b      	add	r3, r1
 8009ade:	333d      	adds	r3, #61	@ 0x3d
 8009ae0:	4602      	mov	r2, r0
 8009ae2:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	799b      	ldrb	r3, [r3, #6]
 8009ae8:	2b01      	cmp	r3, #1
 8009aea:	f040 8171 	bne.w	8009dd0 <HCD_HC_OUT_IRQHandler+0x954>
 8009aee:	78fa      	ldrb	r2, [r7, #3]
 8009af0:	6879      	ldr	r1, [r7, #4]
 8009af2:	4613      	mov	r3, r2
 8009af4:	011b      	lsls	r3, r3, #4
 8009af6:	1a9b      	subs	r3, r3, r2
 8009af8:	009b      	lsls	r3, r3, #2
 8009afa:	440b      	add	r3, r1
 8009afc:	3334      	adds	r3, #52	@ 0x34
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	f000 8165 	beq.w	8009dd0 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8009b06:	78fa      	ldrb	r2, [r7, #3]
 8009b08:	6879      	ldr	r1, [r7, #4]
 8009b0a:	4613      	mov	r3, r2
 8009b0c:	011b      	lsls	r3, r3, #4
 8009b0e:	1a9b      	subs	r3, r3, r2
 8009b10:	009b      	lsls	r3, r3, #2
 8009b12:	440b      	add	r3, r1
 8009b14:	3334      	adds	r3, #52	@ 0x34
 8009b16:	6819      	ldr	r1, [r3, #0]
 8009b18:	78fa      	ldrb	r2, [r7, #3]
 8009b1a:	6878      	ldr	r0, [r7, #4]
 8009b1c:	4613      	mov	r3, r2
 8009b1e:	011b      	lsls	r3, r3, #4
 8009b20:	1a9b      	subs	r3, r3, r2
 8009b22:	009b      	lsls	r3, r3, #2
 8009b24:	4403      	add	r3, r0
 8009b26:	3328      	adds	r3, #40	@ 0x28
 8009b28:	881b      	ldrh	r3, [r3, #0]
 8009b2a:	440b      	add	r3, r1
 8009b2c:	1e59      	subs	r1, r3, #1
 8009b2e:	78fa      	ldrb	r2, [r7, #3]
 8009b30:	6878      	ldr	r0, [r7, #4]
 8009b32:	4613      	mov	r3, r2
 8009b34:	011b      	lsls	r3, r3, #4
 8009b36:	1a9b      	subs	r3, r3, r2
 8009b38:	009b      	lsls	r3, r3, #2
 8009b3a:	4403      	add	r3, r0
 8009b3c:	3328      	adds	r3, #40	@ 0x28
 8009b3e:	881b      	ldrh	r3, [r3, #0]
 8009b40:	fbb1 f3f3 	udiv	r3, r1, r3
 8009b44:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8009b46:	68bb      	ldr	r3, [r7, #8]
 8009b48:	f003 0301 	and.w	r3, r3, #1
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	f000 813f 	beq.w	8009dd0 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8009b52:	78fa      	ldrb	r2, [r7, #3]
 8009b54:	6879      	ldr	r1, [r7, #4]
 8009b56:	4613      	mov	r3, r2
 8009b58:	011b      	lsls	r3, r3, #4
 8009b5a:	1a9b      	subs	r3, r3, r2
 8009b5c:	009b      	lsls	r3, r3, #2
 8009b5e:	440b      	add	r3, r1
 8009b60:	333d      	adds	r3, #61	@ 0x3d
 8009b62:	781b      	ldrb	r3, [r3, #0]
 8009b64:	78fa      	ldrb	r2, [r7, #3]
 8009b66:	f083 0301 	eor.w	r3, r3, #1
 8009b6a:	b2d8      	uxtb	r0, r3
 8009b6c:	6879      	ldr	r1, [r7, #4]
 8009b6e:	4613      	mov	r3, r2
 8009b70:	011b      	lsls	r3, r3, #4
 8009b72:	1a9b      	subs	r3, r3, r2
 8009b74:	009b      	lsls	r3, r3, #2
 8009b76:	440b      	add	r3, r1
 8009b78:	333d      	adds	r3, #61	@ 0x3d
 8009b7a:	4602      	mov	r2, r0
 8009b7c:	701a      	strb	r2, [r3, #0]
 8009b7e:	e127      	b.n	8009dd0 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8009b80:	78fa      	ldrb	r2, [r7, #3]
 8009b82:	6879      	ldr	r1, [r7, #4]
 8009b84:	4613      	mov	r3, r2
 8009b86:	011b      	lsls	r3, r3, #4
 8009b88:	1a9b      	subs	r3, r3, r2
 8009b8a:	009b      	lsls	r3, r3, #2
 8009b8c:	440b      	add	r3, r1
 8009b8e:	334d      	adds	r3, #77	@ 0x4d
 8009b90:	781b      	ldrb	r3, [r3, #0]
 8009b92:	2b03      	cmp	r3, #3
 8009b94:	d120      	bne.n	8009bd8 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009b96:	78fa      	ldrb	r2, [r7, #3]
 8009b98:	6879      	ldr	r1, [r7, #4]
 8009b9a:	4613      	mov	r3, r2
 8009b9c:	011b      	lsls	r3, r3, #4
 8009b9e:	1a9b      	subs	r3, r3, r2
 8009ba0:	009b      	lsls	r3, r3, #2
 8009ba2:	440b      	add	r3, r1
 8009ba4:	334d      	adds	r3, #77	@ 0x4d
 8009ba6:	2202      	movs	r2, #2
 8009ba8:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009baa:	78fa      	ldrb	r2, [r7, #3]
 8009bac:	6879      	ldr	r1, [r7, #4]
 8009bae:	4613      	mov	r3, r2
 8009bb0:	011b      	lsls	r3, r3, #4
 8009bb2:	1a9b      	subs	r3, r3, r2
 8009bb4:	009b      	lsls	r3, r3, #2
 8009bb6:	440b      	add	r3, r1
 8009bb8:	331b      	adds	r3, #27
 8009bba:	781b      	ldrb	r3, [r3, #0]
 8009bbc:	2b01      	cmp	r3, #1
 8009bbe:	f040 8107 	bne.w	8009dd0 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009bc2:	78fa      	ldrb	r2, [r7, #3]
 8009bc4:	6879      	ldr	r1, [r7, #4]
 8009bc6:	4613      	mov	r3, r2
 8009bc8:	011b      	lsls	r3, r3, #4
 8009bca:	1a9b      	subs	r3, r3, r2
 8009bcc:	009b      	lsls	r3, r3, #2
 8009bce:	440b      	add	r3, r1
 8009bd0:	334c      	adds	r3, #76	@ 0x4c
 8009bd2:	2202      	movs	r2, #2
 8009bd4:	701a      	strb	r2, [r3, #0]
 8009bd6:	e0fb      	b.n	8009dd0 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8009bd8:	78fa      	ldrb	r2, [r7, #3]
 8009bda:	6879      	ldr	r1, [r7, #4]
 8009bdc:	4613      	mov	r3, r2
 8009bde:	011b      	lsls	r3, r3, #4
 8009be0:	1a9b      	subs	r3, r3, r2
 8009be2:	009b      	lsls	r3, r3, #2
 8009be4:	440b      	add	r3, r1
 8009be6:	334d      	adds	r3, #77	@ 0x4d
 8009be8:	781b      	ldrb	r3, [r3, #0]
 8009bea:	2b04      	cmp	r3, #4
 8009bec:	d13a      	bne.n	8009c64 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009bee:	78fa      	ldrb	r2, [r7, #3]
 8009bf0:	6879      	ldr	r1, [r7, #4]
 8009bf2:	4613      	mov	r3, r2
 8009bf4:	011b      	lsls	r3, r3, #4
 8009bf6:	1a9b      	subs	r3, r3, r2
 8009bf8:	009b      	lsls	r3, r3, #2
 8009bfa:	440b      	add	r3, r1
 8009bfc:	334d      	adds	r3, #77	@ 0x4d
 8009bfe:	2202      	movs	r2, #2
 8009c00:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009c02:	78fa      	ldrb	r2, [r7, #3]
 8009c04:	6879      	ldr	r1, [r7, #4]
 8009c06:	4613      	mov	r3, r2
 8009c08:	011b      	lsls	r3, r3, #4
 8009c0a:	1a9b      	subs	r3, r3, r2
 8009c0c:	009b      	lsls	r3, r3, #2
 8009c0e:	440b      	add	r3, r1
 8009c10:	334c      	adds	r3, #76	@ 0x4c
 8009c12:	2202      	movs	r2, #2
 8009c14:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009c16:	78fa      	ldrb	r2, [r7, #3]
 8009c18:	6879      	ldr	r1, [r7, #4]
 8009c1a:	4613      	mov	r3, r2
 8009c1c:	011b      	lsls	r3, r3, #4
 8009c1e:	1a9b      	subs	r3, r3, r2
 8009c20:	009b      	lsls	r3, r3, #2
 8009c22:	440b      	add	r3, r1
 8009c24:	331b      	adds	r3, #27
 8009c26:	781b      	ldrb	r3, [r3, #0]
 8009c28:	2b01      	cmp	r3, #1
 8009c2a:	f040 80d1 	bne.w	8009dd0 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8009c2e:	78fa      	ldrb	r2, [r7, #3]
 8009c30:	6879      	ldr	r1, [r7, #4]
 8009c32:	4613      	mov	r3, r2
 8009c34:	011b      	lsls	r3, r3, #4
 8009c36:	1a9b      	subs	r3, r3, r2
 8009c38:	009b      	lsls	r3, r3, #2
 8009c3a:	440b      	add	r3, r1
 8009c3c:	331b      	adds	r3, #27
 8009c3e:	2200      	movs	r2, #0
 8009c40:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8009c42:	78fb      	ldrb	r3, [r7, #3]
 8009c44:	015a      	lsls	r2, r3, #5
 8009c46:	693b      	ldr	r3, [r7, #16]
 8009c48:	4413      	add	r3, r2
 8009c4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c4e:	685b      	ldr	r3, [r3, #4]
 8009c50:	78fa      	ldrb	r2, [r7, #3]
 8009c52:	0151      	lsls	r1, r2, #5
 8009c54:	693a      	ldr	r2, [r7, #16]
 8009c56:	440a      	add	r2, r1
 8009c58:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009c5c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009c60:	6053      	str	r3, [r2, #4]
 8009c62:	e0b5      	b.n	8009dd0 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8009c64:	78fa      	ldrb	r2, [r7, #3]
 8009c66:	6879      	ldr	r1, [r7, #4]
 8009c68:	4613      	mov	r3, r2
 8009c6a:	011b      	lsls	r3, r3, #4
 8009c6c:	1a9b      	subs	r3, r3, r2
 8009c6e:	009b      	lsls	r3, r3, #2
 8009c70:	440b      	add	r3, r1
 8009c72:	334d      	adds	r3, #77	@ 0x4d
 8009c74:	781b      	ldrb	r3, [r3, #0]
 8009c76:	2b05      	cmp	r3, #5
 8009c78:	d114      	bne.n	8009ca4 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009c7a:	78fa      	ldrb	r2, [r7, #3]
 8009c7c:	6879      	ldr	r1, [r7, #4]
 8009c7e:	4613      	mov	r3, r2
 8009c80:	011b      	lsls	r3, r3, #4
 8009c82:	1a9b      	subs	r3, r3, r2
 8009c84:	009b      	lsls	r3, r3, #2
 8009c86:	440b      	add	r3, r1
 8009c88:	334d      	adds	r3, #77	@ 0x4d
 8009c8a:	2202      	movs	r2, #2
 8009c8c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8009c8e:	78fa      	ldrb	r2, [r7, #3]
 8009c90:	6879      	ldr	r1, [r7, #4]
 8009c92:	4613      	mov	r3, r2
 8009c94:	011b      	lsls	r3, r3, #4
 8009c96:	1a9b      	subs	r3, r3, r2
 8009c98:	009b      	lsls	r3, r3, #2
 8009c9a:	440b      	add	r3, r1
 8009c9c:	334c      	adds	r3, #76	@ 0x4c
 8009c9e:	2202      	movs	r2, #2
 8009ca0:	701a      	strb	r2, [r3, #0]
 8009ca2:	e095      	b.n	8009dd0 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8009ca4:	78fa      	ldrb	r2, [r7, #3]
 8009ca6:	6879      	ldr	r1, [r7, #4]
 8009ca8:	4613      	mov	r3, r2
 8009caa:	011b      	lsls	r3, r3, #4
 8009cac:	1a9b      	subs	r3, r3, r2
 8009cae:	009b      	lsls	r3, r3, #2
 8009cb0:	440b      	add	r3, r1
 8009cb2:	334d      	adds	r3, #77	@ 0x4d
 8009cb4:	781b      	ldrb	r3, [r3, #0]
 8009cb6:	2b06      	cmp	r3, #6
 8009cb8:	d114      	bne.n	8009ce4 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009cba:	78fa      	ldrb	r2, [r7, #3]
 8009cbc:	6879      	ldr	r1, [r7, #4]
 8009cbe:	4613      	mov	r3, r2
 8009cc0:	011b      	lsls	r3, r3, #4
 8009cc2:	1a9b      	subs	r3, r3, r2
 8009cc4:	009b      	lsls	r3, r3, #2
 8009cc6:	440b      	add	r3, r1
 8009cc8:	334d      	adds	r3, #77	@ 0x4d
 8009cca:	2202      	movs	r2, #2
 8009ccc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8009cce:	78fa      	ldrb	r2, [r7, #3]
 8009cd0:	6879      	ldr	r1, [r7, #4]
 8009cd2:	4613      	mov	r3, r2
 8009cd4:	011b      	lsls	r3, r3, #4
 8009cd6:	1a9b      	subs	r3, r3, r2
 8009cd8:	009b      	lsls	r3, r3, #2
 8009cda:	440b      	add	r3, r1
 8009cdc:	334c      	adds	r3, #76	@ 0x4c
 8009cde:	2205      	movs	r2, #5
 8009ce0:	701a      	strb	r2, [r3, #0]
 8009ce2:	e075      	b.n	8009dd0 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8009ce4:	78fa      	ldrb	r2, [r7, #3]
 8009ce6:	6879      	ldr	r1, [r7, #4]
 8009ce8:	4613      	mov	r3, r2
 8009cea:	011b      	lsls	r3, r3, #4
 8009cec:	1a9b      	subs	r3, r3, r2
 8009cee:	009b      	lsls	r3, r3, #2
 8009cf0:	440b      	add	r3, r1
 8009cf2:	334d      	adds	r3, #77	@ 0x4d
 8009cf4:	781b      	ldrb	r3, [r3, #0]
 8009cf6:	2b07      	cmp	r3, #7
 8009cf8:	d00a      	beq.n	8009d10 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8009cfa:	78fa      	ldrb	r2, [r7, #3]
 8009cfc:	6879      	ldr	r1, [r7, #4]
 8009cfe:	4613      	mov	r3, r2
 8009d00:	011b      	lsls	r3, r3, #4
 8009d02:	1a9b      	subs	r3, r3, r2
 8009d04:	009b      	lsls	r3, r3, #2
 8009d06:	440b      	add	r3, r1
 8009d08:	334d      	adds	r3, #77	@ 0x4d
 8009d0a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8009d0c:	2b09      	cmp	r3, #9
 8009d0e:	d170      	bne.n	8009df2 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009d10:	78fa      	ldrb	r2, [r7, #3]
 8009d12:	6879      	ldr	r1, [r7, #4]
 8009d14:	4613      	mov	r3, r2
 8009d16:	011b      	lsls	r3, r3, #4
 8009d18:	1a9b      	subs	r3, r3, r2
 8009d1a:	009b      	lsls	r3, r3, #2
 8009d1c:	440b      	add	r3, r1
 8009d1e:	334d      	adds	r3, #77	@ 0x4d
 8009d20:	2202      	movs	r2, #2
 8009d22:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8009d24:	78fa      	ldrb	r2, [r7, #3]
 8009d26:	6879      	ldr	r1, [r7, #4]
 8009d28:	4613      	mov	r3, r2
 8009d2a:	011b      	lsls	r3, r3, #4
 8009d2c:	1a9b      	subs	r3, r3, r2
 8009d2e:	009b      	lsls	r3, r3, #2
 8009d30:	440b      	add	r3, r1
 8009d32:	3344      	adds	r3, #68	@ 0x44
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	1c59      	adds	r1, r3, #1
 8009d38:	6878      	ldr	r0, [r7, #4]
 8009d3a:	4613      	mov	r3, r2
 8009d3c:	011b      	lsls	r3, r3, #4
 8009d3e:	1a9b      	subs	r3, r3, r2
 8009d40:	009b      	lsls	r3, r3, #2
 8009d42:	4403      	add	r3, r0
 8009d44:	3344      	adds	r3, #68	@ 0x44
 8009d46:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009d48:	78fa      	ldrb	r2, [r7, #3]
 8009d4a:	6879      	ldr	r1, [r7, #4]
 8009d4c:	4613      	mov	r3, r2
 8009d4e:	011b      	lsls	r3, r3, #4
 8009d50:	1a9b      	subs	r3, r3, r2
 8009d52:	009b      	lsls	r3, r3, #2
 8009d54:	440b      	add	r3, r1
 8009d56:	3344      	adds	r3, #68	@ 0x44
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	2b02      	cmp	r3, #2
 8009d5c:	d914      	bls.n	8009d88 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8009d5e:	78fa      	ldrb	r2, [r7, #3]
 8009d60:	6879      	ldr	r1, [r7, #4]
 8009d62:	4613      	mov	r3, r2
 8009d64:	011b      	lsls	r3, r3, #4
 8009d66:	1a9b      	subs	r3, r3, r2
 8009d68:	009b      	lsls	r3, r3, #2
 8009d6a:	440b      	add	r3, r1
 8009d6c:	3344      	adds	r3, #68	@ 0x44
 8009d6e:	2200      	movs	r2, #0
 8009d70:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8009d72:	78fa      	ldrb	r2, [r7, #3]
 8009d74:	6879      	ldr	r1, [r7, #4]
 8009d76:	4613      	mov	r3, r2
 8009d78:	011b      	lsls	r3, r3, #4
 8009d7a:	1a9b      	subs	r3, r3, r2
 8009d7c:	009b      	lsls	r3, r3, #2
 8009d7e:	440b      	add	r3, r1
 8009d80:	334c      	adds	r3, #76	@ 0x4c
 8009d82:	2204      	movs	r2, #4
 8009d84:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009d86:	e022      	b.n	8009dce <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009d88:	78fa      	ldrb	r2, [r7, #3]
 8009d8a:	6879      	ldr	r1, [r7, #4]
 8009d8c:	4613      	mov	r3, r2
 8009d8e:	011b      	lsls	r3, r3, #4
 8009d90:	1a9b      	subs	r3, r3, r2
 8009d92:	009b      	lsls	r3, r3, #2
 8009d94:	440b      	add	r3, r1
 8009d96:	334c      	adds	r3, #76	@ 0x4c
 8009d98:	2202      	movs	r2, #2
 8009d9a:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8009d9c:	78fb      	ldrb	r3, [r7, #3]
 8009d9e:	015a      	lsls	r2, r3, #5
 8009da0:	693b      	ldr	r3, [r7, #16]
 8009da2:	4413      	add	r3, r2
 8009da4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009db2:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009dba:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8009dbc:	78fb      	ldrb	r3, [r7, #3]
 8009dbe:	015a      	lsls	r2, r3, #5
 8009dc0:	693b      	ldr	r3, [r7, #16]
 8009dc2:	4413      	add	r3, r2
 8009dc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009dc8:	461a      	mov	r2, r3
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009dce:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8009dd0:	78fa      	ldrb	r2, [r7, #3]
 8009dd2:	6879      	ldr	r1, [r7, #4]
 8009dd4:	4613      	mov	r3, r2
 8009dd6:	011b      	lsls	r3, r3, #4
 8009dd8:	1a9b      	subs	r3, r3, r2
 8009dda:	009b      	lsls	r3, r3, #2
 8009ddc:	440b      	add	r3, r1
 8009dde:	334c      	adds	r3, #76	@ 0x4c
 8009de0:	781a      	ldrb	r2, [r3, #0]
 8009de2:	78fb      	ldrb	r3, [r7, #3]
 8009de4:	4619      	mov	r1, r3
 8009de6:	6878      	ldr	r0, [r7, #4]
 8009de8:	f7fa fc30 	bl	800464c <HAL_HCD_HC_NotifyURBChange_Callback>
 8009dec:	e002      	b.n	8009df4 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8009dee:	bf00      	nop
 8009df0:	e000      	b.n	8009df4 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8009df2:	bf00      	nop
  }
}
 8009df4:	3718      	adds	r7, #24
 8009df6:	46bd      	mov	sp, r7
 8009df8:	bd80      	pop	{r7, pc}

08009dfa <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8009dfa:	b580      	push	{r7, lr}
 8009dfc:	b08a      	sub	sp, #40	@ 0x28
 8009dfe:	af00      	add	r7, sp, #0
 8009e00:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e0a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	6a1b      	ldr	r3, [r3, #32]
 8009e12:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8009e14:	69fb      	ldr	r3, [r7, #28]
 8009e16:	f003 030f 	and.w	r3, r3, #15
 8009e1a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8009e1c:	69fb      	ldr	r3, [r7, #28]
 8009e1e:	0c5b      	lsrs	r3, r3, #17
 8009e20:	f003 030f 	and.w	r3, r3, #15
 8009e24:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009e26:	69fb      	ldr	r3, [r7, #28]
 8009e28:	091b      	lsrs	r3, r3, #4
 8009e2a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009e2e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8009e30:	697b      	ldr	r3, [r7, #20]
 8009e32:	2b02      	cmp	r3, #2
 8009e34:	d004      	beq.n	8009e40 <HCD_RXQLVL_IRQHandler+0x46>
 8009e36:	697b      	ldr	r3, [r7, #20]
 8009e38:	2b05      	cmp	r3, #5
 8009e3a:	f000 80b6 	beq.w	8009faa <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8009e3e:	e0b7      	b.n	8009fb0 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8009e40:	693b      	ldr	r3, [r7, #16]
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	f000 80b3 	beq.w	8009fae <HCD_RXQLVL_IRQHandler+0x1b4>
 8009e48:	6879      	ldr	r1, [r7, #4]
 8009e4a:	69ba      	ldr	r2, [r7, #24]
 8009e4c:	4613      	mov	r3, r2
 8009e4e:	011b      	lsls	r3, r3, #4
 8009e50:	1a9b      	subs	r3, r3, r2
 8009e52:	009b      	lsls	r3, r3, #2
 8009e54:	440b      	add	r3, r1
 8009e56:	332c      	adds	r3, #44	@ 0x2c
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	f000 80a7 	beq.w	8009fae <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8009e60:	6879      	ldr	r1, [r7, #4]
 8009e62:	69ba      	ldr	r2, [r7, #24]
 8009e64:	4613      	mov	r3, r2
 8009e66:	011b      	lsls	r3, r3, #4
 8009e68:	1a9b      	subs	r3, r3, r2
 8009e6a:	009b      	lsls	r3, r3, #2
 8009e6c:	440b      	add	r3, r1
 8009e6e:	3338      	adds	r3, #56	@ 0x38
 8009e70:	681a      	ldr	r2, [r3, #0]
 8009e72:	693b      	ldr	r3, [r7, #16]
 8009e74:	18d1      	adds	r1, r2, r3
 8009e76:	6878      	ldr	r0, [r7, #4]
 8009e78:	69ba      	ldr	r2, [r7, #24]
 8009e7a:	4613      	mov	r3, r2
 8009e7c:	011b      	lsls	r3, r3, #4
 8009e7e:	1a9b      	subs	r3, r3, r2
 8009e80:	009b      	lsls	r3, r3, #2
 8009e82:	4403      	add	r3, r0
 8009e84:	3334      	adds	r3, #52	@ 0x34
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	4299      	cmp	r1, r3
 8009e8a:	f200 8083 	bhi.w	8009f94 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	6818      	ldr	r0, [r3, #0]
 8009e92:	6879      	ldr	r1, [r7, #4]
 8009e94:	69ba      	ldr	r2, [r7, #24]
 8009e96:	4613      	mov	r3, r2
 8009e98:	011b      	lsls	r3, r3, #4
 8009e9a:	1a9b      	subs	r3, r3, r2
 8009e9c:	009b      	lsls	r3, r3, #2
 8009e9e:	440b      	add	r3, r1
 8009ea0:	332c      	adds	r3, #44	@ 0x2c
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	693a      	ldr	r2, [r7, #16]
 8009ea6:	b292      	uxth	r2, r2
 8009ea8:	4619      	mov	r1, r3
 8009eaa:	f00a fee3 	bl	8014c74 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8009eae:	6879      	ldr	r1, [r7, #4]
 8009eb0:	69ba      	ldr	r2, [r7, #24]
 8009eb2:	4613      	mov	r3, r2
 8009eb4:	011b      	lsls	r3, r3, #4
 8009eb6:	1a9b      	subs	r3, r3, r2
 8009eb8:	009b      	lsls	r3, r3, #2
 8009eba:	440b      	add	r3, r1
 8009ebc:	332c      	adds	r3, #44	@ 0x2c
 8009ebe:	681a      	ldr	r2, [r3, #0]
 8009ec0:	693b      	ldr	r3, [r7, #16]
 8009ec2:	18d1      	adds	r1, r2, r3
 8009ec4:	6878      	ldr	r0, [r7, #4]
 8009ec6:	69ba      	ldr	r2, [r7, #24]
 8009ec8:	4613      	mov	r3, r2
 8009eca:	011b      	lsls	r3, r3, #4
 8009ecc:	1a9b      	subs	r3, r3, r2
 8009ece:	009b      	lsls	r3, r3, #2
 8009ed0:	4403      	add	r3, r0
 8009ed2:	332c      	adds	r3, #44	@ 0x2c
 8009ed4:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8009ed6:	6879      	ldr	r1, [r7, #4]
 8009ed8:	69ba      	ldr	r2, [r7, #24]
 8009eda:	4613      	mov	r3, r2
 8009edc:	011b      	lsls	r3, r3, #4
 8009ede:	1a9b      	subs	r3, r3, r2
 8009ee0:	009b      	lsls	r3, r3, #2
 8009ee2:	440b      	add	r3, r1
 8009ee4:	3338      	adds	r3, #56	@ 0x38
 8009ee6:	681a      	ldr	r2, [r3, #0]
 8009ee8:	693b      	ldr	r3, [r7, #16]
 8009eea:	18d1      	adds	r1, r2, r3
 8009eec:	6878      	ldr	r0, [r7, #4]
 8009eee:	69ba      	ldr	r2, [r7, #24]
 8009ef0:	4613      	mov	r3, r2
 8009ef2:	011b      	lsls	r3, r3, #4
 8009ef4:	1a9b      	subs	r3, r3, r2
 8009ef6:	009b      	lsls	r3, r3, #2
 8009ef8:	4403      	add	r3, r0
 8009efa:	3338      	adds	r3, #56	@ 0x38
 8009efc:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8009efe:	69bb      	ldr	r3, [r7, #24]
 8009f00:	015a      	lsls	r2, r3, #5
 8009f02:	6a3b      	ldr	r3, [r7, #32]
 8009f04:	4413      	add	r3, r2
 8009f06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f0a:	691b      	ldr	r3, [r3, #16]
 8009f0c:	0cdb      	lsrs	r3, r3, #19
 8009f0e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009f12:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8009f14:	6879      	ldr	r1, [r7, #4]
 8009f16:	69ba      	ldr	r2, [r7, #24]
 8009f18:	4613      	mov	r3, r2
 8009f1a:	011b      	lsls	r3, r3, #4
 8009f1c:	1a9b      	subs	r3, r3, r2
 8009f1e:	009b      	lsls	r3, r3, #2
 8009f20:	440b      	add	r3, r1
 8009f22:	3328      	adds	r3, #40	@ 0x28
 8009f24:	881b      	ldrh	r3, [r3, #0]
 8009f26:	461a      	mov	r2, r3
 8009f28:	693b      	ldr	r3, [r7, #16]
 8009f2a:	4293      	cmp	r3, r2
 8009f2c:	d13f      	bne.n	8009fae <HCD_RXQLVL_IRQHandler+0x1b4>
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d03c      	beq.n	8009fae <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8009f34:	69bb      	ldr	r3, [r7, #24]
 8009f36:	015a      	lsls	r2, r3, #5
 8009f38:	6a3b      	ldr	r3, [r7, #32]
 8009f3a:	4413      	add	r3, r2
 8009f3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009f44:	68bb      	ldr	r3, [r7, #8]
 8009f46:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009f4a:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009f4c:	68bb      	ldr	r3, [r7, #8]
 8009f4e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009f52:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8009f54:	69bb      	ldr	r3, [r7, #24]
 8009f56:	015a      	lsls	r2, r3, #5
 8009f58:	6a3b      	ldr	r3, [r7, #32]
 8009f5a:	4413      	add	r3, r2
 8009f5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f60:	461a      	mov	r2, r3
 8009f62:	68bb      	ldr	r3, [r7, #8]
 8009f64:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8009f66:	6879      	ldr	r1, [r7, #4]
 8009f68:	69ba      	ldr	r2, [r7, #24]
 8009f6a:	4613      	mov	r3, r2
 8009f6c:	011b      	lsls	r3, r3, #4
 8009f6e:	1a9b      	subs	r3, r3, r2
 8009f70:	009b      	lsls	r3, r3, #2
 8009f72:	440b      	add	r3, r1
 8009f74:	333c      	adds	r3, #60	@ 0x3c
 8009f76:	781b      	ldrb	r3, [r3, #0]
 8009f78:	f083 0301 	eor.w	r3, r3, #1
 8009f7c:	b2d8      	uxtb	r0, r3
 8009f7e:	6879      	ldr	r1, [r7, #4]
 8009f80:	69ba      	ldr	r2, [r7, #24]
 8009f82:	4613      	mov	r3, r2
 8009f84:	011b      	lsls	r3, r3, #4
 8009f86:	1a9b      	subs	r3, r3, r2
 8009f88:	009b      	lsls	r3, r3, #2
 8009f8a:	440b      	add	r3, r1
 8009f8c:	333c      	adds	r3, #60	@ 0x3c
 8009f8e:	4602      	mov	r2, r0
 8009f90:	701a      	strb	r2, [r3, #0]
      break;
 8009f92:	e00c      	b.n	8009fae <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8009f94:	6879      	ldr	r1, [r7, #4]
 8009f96:	69ba      	ldr	r2, [r7, #24]
 8009f98:	4613      	mov	r3, r2
 8009f9a:	011b      	lsls	r3, r3, #4
 8009f9c:	1a9b      	subs	r3, r3, r2
 8009f9e:	009b      	lsls	r3, r3, #2
 8009fa0:	440b      	add	r3, r1
 8009fa2:	334c      	adds	r3, #76	@ 0x4c
 8009fa4:	2204      	movs	r2, #4
 8009fa6:	701a      	strb	r2, [r3, #0]
      break;
 8009fa8:	e001      	b.n	8009fae <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8009faa:	bf00      	nop
 8009fac:	e000      	b.n	8009fb0 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8009fae:	bf00      	nop
  }
}
 8009fb0:	bf00      	nop
 8009fb2:	3728      	adds	r7, #40	@ 0x28
 8009fb4:	46bd      	mov	sp, r7
 8009fb6:	bd80      	pop	{r7, pc}

08009fb8 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8009fb8:	b580      	push	{r7, lr}
 8009fba:	b086      	sub	sp, #24
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fc6:	697b      	ldr	r3, [r7, #20]
 8009fc8:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8009fca:	693b      	ldr	r3, [r7, #16]
 8009fcc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8009fd4:	693b      	ldr	r3, [r7, #16]
 8009fd6:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8009fde:	68bb      	ldr	r3, [r7, #8]
 8009fe0:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8009fe4:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	f003 0302 	and.w	r3, r3, #2
 8009fec:	2b02      	cmp	r3, #2
 8009fee:	d10b      	bne.n	800a008 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	f003 0301 	and.w	r3, r3, #1
 8009ff6:	2b01      	cmp	r3, #1
 8009ff8:	d102      	bne.n	800a000 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8009ffa:	6878      	ldr	r0, [r7, #4]
 8009ffc:	f7fa fb0a 	bl	8004614 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800a000:	68bb      	ldr	r3, [r7, #8]
 800a002:	f043 0302 	orr.w	r3, r3, #2
 800a006:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	f003 0308 	and.w	r3, r3, #8
 800a00e:	2b08      	cmp	r3, #8
 800a010:	d132      	bne.n	800a078 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800a012:	68bb      	ldr	r3, [r7, #8]
 800a014:	f043 0308 	orr.w	r3, r3, #8
 800a018:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	f003 0304 	and.w	r3, r3, #4
 800a020:	2b04      	cmp	r3, #4
 800a022:	d126      	bne.n	800a072 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	7a5b      	ldrb	r3, [r3, #9]
 800a028:	2b02      	cmp	r3, #2
 800a02a:	d113      	bne.n	800a054 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800a032:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a036:	d106      	bne.n	800a046 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	2102      	movs	r1, #2
 800a03e:	4618      	mov	r0, r3
 800a040:	f00b f9cc 	bl	80153dc <USB_InitFSLSPClkSel>
 800a044:	e011      	b.n	800a06a <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	2101      	movs	r1, #1
 800a04c:	4618      	mov	r0, r3
 800a04e:	f00b f9c5 	bl	80153dc <USB_InitFSLSPClkSel>
 800a052:	e00a      	b.n	800a06a <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	79db      	ldrb	r3, [r3, #7]
 800a058:	2b01      	cmp	r3, #1
 800a05a:	d106      	bne.n	800a06a <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 800a05c:	693b      	ldr	r3, [r7, #16]
 800a05e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a062:	461a      	mov	r2, r3
 800a064:	f64e 2360 	movw	r3, #60000	@ 0xea60
 800a068:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800a06a:	6878      	ldr	r0, [r7, #4]
 800a06c:	f7fa fafc 	bl	8004668 <HAL_HCD_PortEnabled_Callback>
 800a070:	e002      	b.n	800a078 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800a072:	6878      	ldr	r0, [r7, #4]
 800a074:	f7fa fb06 	bl	8004684 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	f003 0320 	and.w	r3, r3, #32
 800a07e:	2b20      	cmp	r3, #32
 800a080:	d103      	bne.n	800a08a <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800a082:	68bb      	ldr	r3, [r7, #8]
 800a084:	f043 0320 	orr.w	r3, r3, #32
 800a088:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800a08a:	693b      	ldr	r3, [r7, #16]
 800a08c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800a090:	461a      	mov	r2, r3
 800a092:	68bb      	ldr	r3, [r7, #8]
 800a094:	6013      	str	r3, [r2, #0]
}
 800a096:	bf00      	nop
 800a098:	3718      	adds	r7, #24
 800a09a:	46bd      	mov	sp, r7
 800a09c:	bd80      	pop	{r7, pc}
	...

0800a0a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b082      	sub	sp, #8
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d101      	bne.n	800a0b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a0ae:	2301      	movs	r3, #1
 800a0b0:	e08b      	b.n	800a1ca <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a0b8:	b2db      	uxtb	r3, r3
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d106      	bne.n	800a0cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800a0c6:	6878      	ldr	r0, [r7, #4]
 800a0c8:	f00d fa1c 	bl	8017504 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	2224      	movs	r2, #36	@ 0x24
 800a0d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	681a      	ldr	r2, [r3, #0]
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	f022 0201 	bic.w	r2, r2, #1
 800a0e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	685a      	ldr	r2, [r3, #4]
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800a0f0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	689a      	ldr	r2, [r3, #8]
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a100:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	68db      	ldr	r3, [r3, #12]
 800a106:	2b01      	cmp	r3, #1
 800a108:	d107      	bne.n	800a11a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	689a      	ldr	r2, [r3, #8]
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a116:	609a      	str	r2, [r3, #8]
 800a118:	e006      	b.n	800a128 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	689a      	ldr	r2, [r3, #8]
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800a126:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	68db      	ldr	r3, [r3, #12]
 800a12c:	2b02      	cmp	r3, #2
 800a12e:	d108      	bne.n	800a142 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	685a      	ldr	r2, [r3, #4]
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a13e:	605a      	str	r2, [r3, #4]
 800a140:	e007      	b.n	800a152 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	685a      	ldr	r2, [r3, #4]
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a150:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	6859      	ldr	r1, [r3, #4]
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681a      	ldr	r2, [r3, #0]
 800a15c:	4b1d      	ldr	r3, [pc, #116]	@ (800a1d4 <HAL_I2C_Init+0x134>)
 800a15e:	430b      	orrs	r3, r1
 800a160:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	68da      	ldr	r2, [r3, #12]
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a170:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	691a      	ldr	r2, [r3, #16]
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	695b      	ldr	r3, [r3, #20]
 800a17a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	699b      	ldr	r3, [r3, #24]
 800a182:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	430a      	orrs	r2, r1
 800a18a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	69d9      	ldr	r1, [r3, #28]
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	6a1a      	ldr	r2, [r3, #32]
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	430a      	orrs	r2, r1
 800a19a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	681a      	ldr	r2, [r3, #0]
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	f042 0201 	orr.w	r2, r2, #1
 800a1aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	2200      	movs	r2, #0
 800a1b0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	2220      	movs	r2, #32
 800a1b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	2200      	movs	r2, #0
 800a1be:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	2200      	movs	r2, #0
 800a1c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800a1c8:	2300      	movs	r3, #0
}
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	3708      	adds	r7, #8
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	bd80      	pop	{r7, pc}
 800a1d2:	bf00      	nop
 800a1d4:	02008000 	.word	0x02008000

0800a1d8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a1d8:	b480      	push	{r7}
 800a1da:	b083      	sub	sp, #12
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	6078      	str	r0, [r7, #4]
 800a1e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a1e8:	b2db      	uxtb	r3, r3
 800a1ea:	2b20      	cmp	r3, #32
 800a1ec:	d138      	bne.n	800a260 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a1f4:	2b01      	cmp	r3, #1
 800a1f6:	d101      	bne.n	800a1fc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a1f8:	2302      	movs	r3, #2
 800a1fa:	e032      	b.n	800a262 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2201      	movs	r2, #1
 800a200:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	2224      	movs	r2, #36	@ 0x24
 800a208:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	681a      	ldr	r2, [r3, #0]
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	f022 0201 	bic.w	r2, r2, #1
 800a21a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	681a      	ldr	r2, [r3, #0]
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a22a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	6819      	ldr	r1, [r3, #0]
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	683a      	ldr	r2, [r7, #0]
 800a238:	430a      	orrs	r2, r1
 800a23a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	681a      	ldr	r2, [r3, #0]
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	f042 0201 	orr.w	r2, r2, #1
 800a24a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	2220      	movs	r2, #32
 800a250:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	2200      	movs	r2, #0
 800a258:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a25c:	2300      	movs	r3, #0
 800a25e:	e000      	b.n	800a262 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a260:	2302      	movs	r3, #2
  }
}
 800a262:	4618      	mov	r0, r3
 800a264:	370c      	adds	r7, #12
 800a266:	46bd      	mov	sp, r7
 800a268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26c:	4770      	bx	lr

0800a26e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a26e:	b480      	push	{r7}
 800a270:	b085      	sub	sp, #20
 800a272:	af00      	add	r7, sp, #0
 800a274:	6078      	str	r0, [r7, #4]
 800a276:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a27e:	b2db      	uxtb	r3, r3
 800a280:	2b20      	cmp	r3, #32
 800a282:	d139      	bne.n	800a2f8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a28a:	2b01      	cmp	r3, #1
 800a28c:	d101      	bne.n	800a292 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a28e:	2302      	movs	r3, #2
 800a290:	e033      	b.n	800a2fa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	2201      	movs	r2, #1
 800a296:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	2224      	movs	r2, #36	@ 0x24
 800a29e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	681a      	ldr	r2, [r3, #0]
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	f022 0201 	bic.w	r2, r2, #1
 800a2b0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a2c0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a2c2:	683b      	ldr	r3, [r7, #0]
 800a2c4:	021b      	lsls	r3, r3, #8
 800a2c6:	68fa      	ldr	r2, [r7, #12]
 800a2c8:	4313      	orrs	r3, r2
 800a2ca:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	68fa      	ldr	r2, [r7, #12]
 800a2d2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	681a      	ldr	r2, [r3, #0]
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	f042 0201 	orr.w	r2, r2, #1
 800a2e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	2220      	movs	r2, #32
 800a2e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	e000      	b.n	800a2fa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a2f8:	2302      	movs	r3, #2
  }
}
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	3714      	adds	r7, #20
 800a2fe:	46bd      	mov	sp, r7
 800a300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a304:	4770      	bx	lr

0800a306 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800a306:	b580      	push	{r7, lr}
 800a308:	b086      	sub	sp, #24
 800a30a:	af02      	add	r7, sp, #8
 800a30c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	2b00      	cmp	r3, #0
 800a312:	d101      	bne.n	800a318 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800a314:	2301      	movs	r3, #1
 800a316:	e0fe      	b.n	800a516 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800a31e:	b2db      	uxtb	r3, r3
 800a320:	2b00      	cmp	r3, #0
 800a322:	d106      	bne.n	800a332 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2200      	movs	r2, #0
 800a328:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800a32c:	6878      	ldr	r0, [r7, #4]
 800a32e:	f7f9 fcb9 	bl	8003ca4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	2203      	movs	r2, #3
 800a336:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	4618      	mov	r0, r3
 800a340:	f009 fd4f 	bl	8013de2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	6818      	ldr	r0, [r3, #0]
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	7c1a      	ldrb	r2, [r3, #16]
 800a34c:	f88d 2000 	strb.w	r2, [sp]
 800a350:	3304      	adds	r3, #4
 800a352:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a354:	f009 fc20 	bl	8013b98 <USB_CoreInit>
 800a358:	4603      	mov	r3, r0
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d005      	beq.n	800a36a <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	2202      	movs	r2, #2
 800a362:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800a366:	2301      	movs	r3, #1
 800a368:	e0d5      	b.n	800a516 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	2100      	movs	r1, #0
 800a370:	4618      	mov	r0, r3
 800a372:	f009 fd47 	bl	8013e04 <USB_SetCurrentMode>
 800a376:	4603      	mov	r3, r0
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d005      	beq.n	800a388 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	2202      	movs	r2, #2
 800a380:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800a384:	2301      	movs	r3, #1
 800a386:	e0c6      	b.n	800a516 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a388:	2300      	movs	r3, #0
 800a38a:	73fb      	strb	r3, [r7, #15]
 800a38c:	e04a      	b.n	800a424 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800a38e:	7bfa      	ldrb	r2, [r7, #15]
 800a390:	6879      	ldr	r1, [r7, #4]
 800a392:	4613      	mov	r3, r2
 800a394:	00db      	lsls	r3, r3, #3
 800a396:	4413      	add	r3, r2
 800a398:	009b      	lsls	r3, r3, #2
 800a39a:	440b      	add	r3, r1
 800a39c:	3315      	adds	r3, #21
 800a39e:	2201      	movs	r2, #1
 800a3a0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800a3a2:	7bfa      	ldrb	r2, [r7, #15]
 800a3a4:	6879      	ldr	r1, [r7, #4]
 800a3a6:	4613      	mov	r3, r2
 800a3a8:	00db      	lsls	r3, r3, #3
 800a3aa:	4413      	add	r3, r2
 800a3ac:	009b      	lsls	r3, r3, #2
 800a3ae:	440b      	add	r3, r1
 800a3b0:	3314      	adds	r3, #20
 800a3b2:	7bfa      	ldrb	r2, [r7, #15]
 800a3b4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800a3b6:	7bfa      	ldrb	r2, [r7, #15]
 800a3b8:	7bfb      	ldrb	r3, [r7, #15]
 800a3ba:	b298      	uxth	r0, r3
 800a3bc:	6879      	ldr	r1, [r7, #4]
 800a3be:	4613      	mov	r3, r2
 800a3c0:	00db      	lsls	r3, r3, #3
 800a3c2:	4413      	add	r3, r2
 800a3c4:	009b      	lsls	r3, r3, #2
 800a3c6:	440b      	add	r3, r1
 800a3c8:	332e      	adds	r3, #46	@ 0x2e
 800a3ca:	4602      	mov	r2, r0
 800a3cc:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800a3ce:	7bfa      	ldrb	r2, [r7, #15]
 800a3d0:	6879      	ldr	r1, [r7, #4]
 800a3d2:	4613      	mov	r3, r2
 800a3d4:	00db      	lsls	r3, r3, #3
 800a3d6:	4413      	add	r3, r2
 800a3d8:	009b      	lsls	r3, r3, #2
 800a3da:	440b      	add	r3, r1
 800a3dc:	3318      	adds	r3, #24
 800a3de:	2200      	movs	r2, #0
 800a3e0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800a3e2:	7bfa      	ldrb	r2, [r7, #15]
 800a3e4:	6879      	ldr	r1, [r7, #4]
 800a3e6:	4613      	mov	r3, r2
 800a3e8:	00db      	lsls	r3, r3, #3
 800a3ea:	4413      	add	r3, r2
 800a3ec:	009b      	lsls	r3, r3, #2
 800a3ee:	440b      	add	r3, r1
 800a3f0:	331c      	adds	r3, #28
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800a3f6:	7bfa      	ldrb	r2, [r7, #15]
 800a3f8:	6879      	ldr	r1, [r7, #4]
 800a3fa:	4613      	mov	r3, r2
 800a3fc:	00db      	lsls	r3, r3, #3
 800a3fe:	4413      	add	r3, r2
 800a400:	009b      	lsls	r3, r3, #2
 800a402:	440b      	add	r3, r1
 800a404:	3320      	adds	r3, #32
 800a406:	2200      	movs	r2, #0
 800a408:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800a40a:	7bfa      	ldrb	r2, [r7, #15]
 800a40c:	6879      	ldr	r1, [r7, #4]
 800a40e:	4613      	mov	r3, r2
 800a410:	00db      	lsls	r3, r3, #3
 800a412:	4413      	add	r3, r2
 800a414:	009b      	lsls	r3, r3, #2
 800a416:	440b      	add	r3, r1
 800a418:	3324      	adds	r3, #36	@ 0x24
 800a41a:	2200      	movs	r2, #0
 800a41c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a41e:	7bfb      	ldrb	r3, [r7, #15]
 800a420:	3301      	adds	r3, #1
 800a422:	73fb      	strb	r3, [r7, #15]
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	791b      	ldrb	r3, [r3, #4]
 800a428:	7bfa      	ldrb	r2, [r7, #15]
 800a42a:	429a      	cmp	r2, r3
 800a42c:	d3af      	bcc.n	800a38e <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a42e:	2300      	movs	r3, #0
 800a430:	73fb      	strb	r3, [r7, #15]
 800a432:	e044      	b.n	800a4be <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800a434:	7bfa      	ldrb	r2, [r7, #15]
 800a436:	6879      	ldr	r1, [r7, #4]
 800a438:	4613      	mov	r3, r2
 800a43a:	00db      	lsls	r3, r3, #3
 800a43c:	4413      	add	r3, r2
 800a43e:	009b      	lsls	r3, r3, #2
 800a440:	440b      	add	r3, r1
 800a442:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800a446:	2200      	movs	r2, #0
 800a448:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800a44a:	7bfa      	ldrb	r2, [r7, #15]
 800a44c:	6879      	ldr	r1, [r7, #4]
 800a44e:	4613      	mov	r3, r2
 800a450:	00db      	lsls	r3, r3, #3
 800a452:	4413      	add	r3, r2
 800a454:	009b      	lsls	r3, r3, #2
 800a456:	440b      	add	r3, r1
 800a458:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800a45c:	7bfa      	ldrb	r2, [r7, #15]
 800a45e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800a460:	7bfa      	ldrb	r2, [r7, #15]
 800a462:	6879      	ldr	r1, [r7, #4]
 800a464:	4613      	mov	r3, r2
 800a466:	00db      	lsls	r3, r3, #3
 800a468:	4413      	add	r3, r2
 800a46a:	009b      	lsls	r3, r3, #2
 800a46c:	440b      	add	r3, r1
 800a46e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800a472:	2200      	movs	r2, #0
 800a474:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800a476:	7bfa      	ldrb	r2, [r7, #15]
 800a478:	6879      	ldr	r1, [r7, #4]
 800a47a:	4613      	mov	r3, r2
 800a47c:	00db      	lsls	r3, r3, #3
 800a47e:	4413      	add	r3, r2
 800a480:	009b      	lsls	r3, r3, #2
 800a482:	440b      	add	r3, r1
 800a484:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800a488:	2200      	movs	r2, #0
 800a48a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800a48c:	7bfa      	ldrb	r2, [r7, #15]
 800a48e:	6879      	ldr	r1, [r7, #4]
 800a490:	4613      	mov	r3, r2
 800a492:	00db      	lsls	r3, r3, #3
 800a494:	4413      	add	r3, r2
 800a496:	009b      	lsls	r3, r3, #2
 800a498:	440b      	add	r3, r1
 800a49a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a49e:	2200      	movs	r2, #0
 800a4a0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800a4a2:	7bfa      	ldrb	r2, [r7, #15]
 800a4a4:	6879      	ldr	r1, [r7, #4]
 800a4a6:	4613      	mov	r3, r2
 800a4a8:	00db      	lsls	r3, r3, #3
 800a4aa:	4413      	add	r3, r2
 800a4ac:	009b      	lsls	r3, r3, #2
 800a4ae:	440b      	add	r3, r1
 800a4b0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a4b8:	7bfb      	ldrb	r3, [r7, #15]
 800a4ba:	3301      	adds	r3, #1
 800a4bc:	73fb      	strb	r3, [r7, #15]
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	791b      	ldrb	r3, [r3, #4]
 800a4c2:	7bfa      	ldrb	r2, [r7, #15]
 800a4c4:	429a      	cmp	r2, r3
 800a4c6:	d3b5      	bcc.n	800a434 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	6818      	ldr	r0, [r3, #0]
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	7c1a      	ldrb	r2, [r3, #16]
 800a4d0:	f88d 2000 	strb.w	r2, [sp]
 800a4d4:	3304      	adds	r3, #4
 800a4d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a4d8:	f009 fce0 	bl	8013e9c <USB_DevInit>
 800a4dc:	4603      	mov	r3, r0
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d005      	beq.n	800a4ee <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	2202      	movs	r2, #2
 800a4e6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800a4ea:	2301      	movs	r3, #1
 800a4ec:	e013      	b.n	800a516 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	2200      	movs	r2, #0
 800a4f2:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	2201      	movs	r2, #1
 800a4f8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	7b1b      	ldrb	r3, [r3, #12]
 800a500:	2b01      	cmp	r3, #1
 800a502:	d102      	bne.n	800a50a <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800a504:	6878      	ldr	r0, [r7, #4]
 800a506:	f001 f96f 	bl	800b7e8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	4618      	mov	r0, r3
 800a510:	f00a fd23 	bl	8014f5a <USB_DevDisconnect>

  return HAL_OK;
 800a514:	2300      	movs	r3, #0
}
 800a516:	4618      	mov	r0, r3
 800a518:	3710      	adds	r7, #16
 800a51a:	46bd      	mov	sp, r7
 800a51c:	bd80      	pop	{r7, pc}

0800a51e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800a51e:	b580      	push	{r7, lr}
 800a520:	b084      	sub	sp, #16
 800a522:	af00      	add	r7, sp, #0
 800a524:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800a532:	2b01      	cmp	r3, #1
 800a534:	d101      	bne.n	800a53a <HAL_PCD_Start+0x1c>
 800a536:	2302      	movs	r3, #2
 800a538:	e022      	b.n	800a580 <HAL_PCD_Start+0x62>
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	2201      	movs	r2, #1
 800a53e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	68db      	ldr	r3, [r3, #12]
 800a546:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d009      	beq.n	800a562 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800a552:	2b01      	cmp	r3, #1
 800a554:	d105      	bne.n	800a562 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a55a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	4618      	mov	r0, r3
 800a568:	f009 fc2a 	bl	8013dc0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	4618      	mov	r0, r3
 800a572:	f00a fcd1 	bl	8014f18 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	2200      	movs	r2, #0
 800a57a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800a57e:	2300      	movs	r3, #0
}
 800a580:	4618      	mov	r0, r3
 800a582:	3710      	adds	r7, #16
 800a584:	46bd      	mov	sp, r7
 800a586:	bd80      	pop	{r7, pc}

0800a588 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800a588:	b590      	push	{r4, r7, lr}
 800a58a:	b08d      	sub	sp, #52	@ 0x34
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a596:	6a3b      	ldr	r3, [r7, #32]
 800a598:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	4618      	mov	r0, r3
 800a5a0:	f00a fdb0 	bl	8015104 <USB_GetMode>
 800a5a4:	4603      	mov	r3, r0
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	f040 84b9 	bne.w	800af1e <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	f00a fcf3 	bl	8014f9c <USB_ReadInterrupts>
 800a5b6:	4603      	mov	r3, r0
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	f000 84af 	beq.w	800af1c <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800a5be:	69fb      	ldr	r3, [r7, #28]
 800a5c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a5c4:	689b      	ldr	r3, [r3, #8]
 800a5c6:	0a1b      	lsrs	r3, r3, #8
 800a5c8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	4618      	mov	r0, r3
 800a5d8:	f00a fce0 	bl	8014f9c <USB_ReadInterrupts>
 800a5dc:	4603      	mov	r3, r0
 800a5de:	f003 0302 	and.w	r3, r3, #2
 800a5e2:	2b02      	cmp	r3, #2
 800a5e4:	d107      	bne.n	800a5f6 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	695a      	ldr	r2, [r3, #20]
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	f002 0202 	and.w	r2, r2, #2
 800a5f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	f00a fcce 	bl	8014f9c <USB_ReadInterrupts>
 800a600:	4603      	mov	r3, r0
 800a602:	f003 0310 	and.w	r3, r3, #16
 800a606:	2b10      	cmp	r3, #16
 800a608:	d161      	bne.n	800a6ce <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	699a      	ldr	r2, [r3, #24]
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	f022 0210 	bic.w	r2, r2, #16
 800a618:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800a61a:	6a3b      	ldr	r3, [r7, #32]
 800a61c:	6a1b      	ldr	r3, [r3, #32]
 800a61e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800a620:	69bb      	ldr	r3, [r7, #24]
 800a622:	f003 020f 	and.w	r2, r3, #15
 800a626:	4613      	mov	r3, r2
 800a628:	00db      	lsls	r3, r3, #3
 800a62a:	4413      	add	r3, r2
 800a62c:	009b      	lsls	r3, r3, #2
 800a62e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a632:	687a      	ldr	r2, [r7, #4]
 800a634:	4413      	add	r3, r2
 800a636:	3304      	adds	r3, #4
 800a638:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800a63a:	69bb      	ldr	r3, [r7, #24]
 800a63c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800a640:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a644:	d124      	bne.n	800a690 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800a646:	69ba      	ldr	r2, [r7, #24]
 800a648:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800a64c:	4013      	ands	r3, r2
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d035      	beq.n	800a6be <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800a652:	697b      	ldr	r3, [r7, #20]
 800a654:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800a656:	69bb      	ldr	r3, [r7, #24]
 800a658:	091b      	lsrs	r3, r3, #4
 800a65a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800a65c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a660:	b29b      	uxth	r3, r3
 800a662:	461a      	mov	r2, r3
 800a664:	6a38      	ldr	r0, [r7, #32]
 800a666:	f00a fb05 	bl	8014c74 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a66a:	697b      	ldr	r3, [r7, #20]
 800a66c:	68da      	ldr	r2, [r3, #12]
 800a66e:	69bb      	ldr	r3, [r7, #24]
 800a670:	091b      	lsrs	r3, r3, #4
 800a672:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a676:	441a      	add	r2, r3
 800a678:	697b      	ldr	r3, [r7, #20]
 800a67a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a67c:	697b      	ldr	r3, [r7, #20]
 800a67e:	695a      	ldr	r2, [r3, #20]
 800a680:	69bb      	ldr	r3, [r7, #24]
 800a682:	091b      	lsrs	r3, r3, #4
 800a684:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a688:	441a      	add	r2, r3
 800a68a:	697b      	ldr	r3, [r7, #20]
 800a68c:	615a      	str	r2, [r3, #20]
 800a68e:	e016      	b.n	800a6be <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800a690:	69bb      	ldr	r3, [r7, #24]
 800a692:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800a696:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800a69a:	d110      	bne.n	800a6be <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a6a2:	2208      	movs	r2, #8
 800a6a4:	4619      	mov	r1, r3
 800a6a6:	6a38      	ldr	r0, [r7, #32]
 800a6a8:	f00a fae4 	bl	8014c74 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a6ac:	697b      	ldr	r3, [r7, #20]
 800a6ae:	695a      	ldr	r2, [r3, #20]
 800a6b0:	69bb      	ldr	r3, [r7, #24]
 800a6b2:	091b      	lsrs	r3, r3, #4
 800a6b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a6b8:	441a      	add	r2, r3
 800a6ba:	697b      	ldr	r3, [r7, #20]
 800a6bc:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	699a      	ldr	r2, [r3, #24]
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	f042 0210 	orr.w	r2, r2, #16
 800a6cc:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	f00a fc62 	bl	8014f9c <USB_ReadInterrupts>
 800a6d8:	4603      	mov	r3, r0
 800a6da:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a6de:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800a6e2:	f040 80a7 	bne.w	800a834 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	4618      	mov	r0, r3
 800a6f0:	f00a fc88 	bl	8015004 <USB_ReadDevAllOutEpInterrupt>
 800a6f4:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800a6f6:	e099      	b.n	800a82c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800a6f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6fa:	f003 0301 	and.w	r3, r3, #1
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	f000 808e 	beq.w	800a820 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a70a:	b2d2      	uxtb	r2, r2
 800a70c:	4611      	mov	r1, r2
 800a70e:	4618      	mov	r0, r3
 800a710:	f00a fcac 	bl	801506c <USB_ReadDevOutEPInterrupt>
 800a714:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800a716:	693b      	ldr	r3, [r7, #16]
 800a718:	f003 0301 	and.w	r3, r3, #1
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d00c      	beq.n	800a73a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800a720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a722:	015a      	lsls	r2, r3, #5
 800a724:	69fb      	ldr	r3, [r7, #28]
 800a726:	4413      	add	r3, r2
 800a728:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a72c:	461a      	mov	r2, r3
 800a72e:	2301      	movs	r3, #1
 800a730:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800a732:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a734:	6878      	ldr	r0, [r7, #4]
 800a736:	f000 fed1 	bl	800b4dc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800a73a:	693b      	ldr	r3, [r7, #16]
 800a73c:	f003 0308 	and.w	r3, r3, #8
 800a740:	2b00      	cmp	r3, #0
 800a742:	d00c      	beq.n	800a75e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800a744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a746:	015a      	lsls	r2, r3, #5
 800a748:	69fb      	ldr	r3, [r7, #28]
 800a74a:	4413      	add	r3, r2
 800a74c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a750:	461a      	mov	r2, r3
 800a752:	2308      	movs	r3, #8
 800a754:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800a756:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a758:	6878      	ldr	r0, [r7, #4]
 800a75a:	f000 ffa7 	bl	800b6ac <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800a75e:	693b      	ldr	r3, [r7, #16]
 800a760:	f003 0310 	and.w	r3, r3, #16
 800a764:	2b00      	cmp	r3, #0
 800a766:	d008      	beq.n	800a77a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800a768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a76a:	015a      	lsls	r2, r3, #5
 800a76c:	69fb      	ldr	r3, [r7, #28]
 800a76e:	4413      	add	r3, r2
 800a770:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a774:	461a      	mov	r2, r3
 800a776:	2310      	movs	r3, #16
 800a778:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800a77a:	693b      	ldr	r3, [r7, #16]
 800a77c:	f003 0302 	and.w	r3, r3, #2
 800a780:	2b00      	cmp	r3, #0
 800a782:	d030      	beq.n	800a7e6 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800a784:	6a3b      	ldr	r3, [r7, #32]
 800a786:	695b      	ldr	r3, [r3, #20]
 800a788:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a78c:	2b80      	cmp	r3, #128	@ 0x80
 800a78e:	d109      	bne.n	800a7a4 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800a790:	69fb      	ldr	r3, [r7, #28]
 800a792:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a796:	685b      	ldr	r3, [r3, #4]
 800a798:	69fa      	ldr	r2, [r7, #28]
 800a79a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a79e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a7a2:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800a7a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a7a6:	4613      	mov	r3, r2
 800a7a8:	00db      	lsls	r3, r3, #3
 800a7aa:	4413      	add	r3, r2
 800a7ac:	009b      	lsls	r3, r3, #2
 800a7ae:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a7b2:	687a      	ldr	r2, [r7, #4]
 800a7b4:	4413      	add	r3, r2
 800a7b6:	3304      	adds	r3, #4
 800a7b8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800a7ba:	697b      	ldr	r3, [r7, #20]
 800a7bc:	78db      	ldrb	r3, [r3, #3]
 800a7be:	2b01      	cmp	r3, #1
 800a7c0:	d108      	bne.n	800a7d4 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800a7c2:	697b      	ldr	r3, [r7, #20]
 800a7c4:	2200      	movs	r2, #0
 800a7c6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800a7c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7ca:	b2db      	uxtb	r3, r3
 800a7cc:	4619      	mov	r1, r3
 800a7ce:	6878      	ldr	r0, [r7, #4]
 800a7d0:	f7f9 fb8e 	bl	8003ef0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800a7d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7d6:	015a      	lsls	r2, r3, #5
 800a7d8:	69fb      	ldr	r3, [r7, #28]
 800a7da:	4413      	add	r3, r2
 800a7dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a7e0:	461a      	mov	r2, r3
 800a7e2:	2302      	movs	r3, #2
 800a7e4:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800a7e6:	693b      	ldr	r3, [r7, #16]
 800a7e8:	f003 0320 	and.w	r3, r3, #32
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d008      	beq.n	800a802 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a7f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7f2:	015a      	lsls	r2, r3, #5
 800a7f4:	69fb      	ldr	r3, [r7, #28]
 800a7f6:	4413      	add	r3, r2
 800a7f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a7fc:	461a      	mov	r2, r3
 800a7fe:	2320      	movs	r3, #32
 800a800:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800a802:	693b      	ldr	r3, [r7, #16]
 800a804:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d009      	beq.n	800a820 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800a80c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a80e:	015a      	lsls	r2, r3, #5
 800a810:	69fb      	ldr	r3, [r7, #28]
 800a812:	4413      	add	r3, r2
 800a814:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a818:	461a      	mov	r2, r3
 800a81a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a81e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800a820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a822:	3301      	adds	r3, #1
 800a824:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800a826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a828:	085b      	lsrs	r3, r3, #1
 800a82a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800a82c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a82e:	2b00      	cmp	r3, #0
 800a830:	f47f af62 	bne.w	800a6f8 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	4618      	mov	r0, r3
 800a83a:	f00a fbaf 	bl	8014f9c <USB_ReadInterrupts>
 800a83e:	4603      	mov	r3, r0
 800a840:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a844:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a848:	f040 80db 	bne.w	800aa02 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	4618      	mov	r0, r3
 800a852:	f00a fbf1 	bl	8015038 <USB_ReadDevAllInEpInterrupt>
 800a856:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800a858:	2300      	movs	r3, #0
 800a85a:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800a85c:	e0cd      	b.n	800a9fa <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800a85e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a860:	f003 0301 	and.w	r3, r3, #1
 800a864:	2b00      	cmp	r3, #0
 800a866:	f000 80c2 	beq.w	800a9ee <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a870:	b2d2      	uxtb	r2, r2
 800a872:	4611      	mov	r1, r2
 800a874:	4618      	mov	r0, r3
 800a876:	f00a fc17 	bl	80150a8 <USB_ReadDevInEPInterrupt>
 800a87a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800a87c:	693b      	ldr	r3, [r7, #16]
 800a87e:	f003 0301 	and.w	r3, r3, #1
 800a882:	2b00      	cmp	r3, #0
 800a884:	d057      	beq.n	800a936 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800a886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a888:	f003 030f 	and.w	r3, r3, #15
 800a88c:	2201      	movs	r2, #1
 800a88e:	fa02 f303 	lsl.w	r3, r2, r3
 800a892:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a894:	69fb      	ldr	r3, [r7, #28]
 800a896:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a89a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	43db      	mvns	r3, r3
 800a8a0:	69f9      	ldr	r1, [r7, #28]
 800a8a2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a8a6:	4013      	ands	r3, r2
 800a8a8:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800a8aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8ac:	015a      	lsls	r2, r3, #5
 800a8ae:	69fb      	ldr	r3, [r7, #28]
 800a8b0:	4413      	add	r3, r2
 800a8b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a8b6:	461a      	mov	r2, r3
 800a8b8:	2301      	movs	r3, #1
 800a8ba:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	799b      	ldrb	r3, [r3, #6]
 800a8c0:	2b01      	cmp	r3, #1
 800a8c2:	d132      	bne.n	800a92a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800a8c4:	6879      	ldr	r1, [r7, #4]
 800a8c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8c8:	4613      	mov	r3, r2
 800a8ca:	00db      	lsls	r3, r3, #3
 800a8cc:	4413      	add	r3, r2
 800a8ce:	009b      	lsls	r3, r3, #2
 800a8d0:	440b      	add	r3, r1
 800a8d2:	3320      	adds	r3, #32
 800a8d4:	6819      	ldr	r1, [r3, #0]
 800a8d6:	6878      	ldr	r0, [r7, #4]
 800a8d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8da:	4613      	mov	r3, r2
 800a8dc:	00db      	lsls	r3, r3, #3
 800a8de:	4413      	add	r3, r2
 800a8e0:	009b      	lsls	r3, r3, #2
 800a8e2:	4403      	add	r3, r0
 800a8e4:	331c      	adds	r3, #28
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	4419      	add	r1, r3
 800a8ea:	6878      	ldr	r0, [r7, #4]
 800a8ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8ee:	4613      	mov	r3, r2
 800a8f0:	00db      	lsls	r3, r3, #3
 800a8f2:	4413      	add	r3, r2
 800a8f4:	009b      	lsls	r3, r3, #2
 800a8f6:	4403      	add	r3, r0
 800a8f8:	3320      	adds	r3, #32
 800a8fa:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800a8fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d113      	bne.n	800a92a <HAL_PCD_IRQHandler+0x3a2>
 800a902:	6879      	ldr	r1, [r7, #4]
 800a904:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a906:	4613      	mov	r3, r2
 800a908:	00db      	lsls	r3, r3, #3
 800a90a:	4413      	add	r3, r2
 800a90c:	009b      	lsls	r3, r3, #2
 800a90e:	440b      	add	r3, r1
 800a910:	3324      	adds	r3, #36	@ 0x24
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	2b00      	cmp	r3, #0
 800a916:	d108      	bne.n	800a92a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	6818      	ldr	r0, [r3, #0]
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a922:	461a      	mov	r2, r3
 800a924:	2101      	movs	r1, #1
 800a926:	f00a fc1f 	bl	8015168 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800a92a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a92c:	b2db      	uxtb	r3, r3
 800a92e:	4619      	mov	r1, r3
 800a930:	6878      	ldr	r0, [r7, #4]
 800a932:	f7f9 fa58 	bl	8003de6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800a936:	693b      	ldr	r3, [r7, #16]
 800a938:	f003 0308 	and.w	r3, r3, #8
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d008      	beq.n	800a952 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800a940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a942:	015a      	lsls	r2, r3, #5
 800a944:	69fb      	ldr	r3, [r7, #28]
 800a946:	4413      	add	r3, r2
 800a948:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a94c:	461a      	mov	r2, r3
 800a94e:	2308      	movs	r3, #8
 800a950:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800a952:	693b      	ldr	r3, [r7, #16]
 800a954:	f003 0310 	and.w	r3, r3, #16
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d008      	beq.n	800a96e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800a95c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a95e:	015a      	lsls	r2, r3, #5
 800a960:	69fb      	ldr	r3, [r7, #28]
 800a962:	4413      	add	r3, r2
 800a964:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a968:	461a      	mov	r2, r3
 800a96a:	2310      	movs	r3, #16
 800a96c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800a96e:	693b      	ldr	r3, [r7, #16]
 800a970:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a974:	2b00      	cmp	r3, #0
 800a976:	d008      	beq.n	800a98a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800a978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a97a:	015a      	lsls	r2, r3, #5
 800a97c:	69fb      	ldr	r3, [r7, #28]
 800a97e:	4413      	add	r3, r2
 800a980:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a984:	461a      	mov	r2, r3
 800a986:	2340      	movs	r3, #64	@ 0x40
 800a988:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800a98a:	693b      	ldr	r3, [r7, #16]
 800a98c:	f003 0302 	and.w	r3, r3, #2
 800a990:	2b00      	cmp	r3, #0
 800a992:	d023      	beq.n	800a9dc <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800a994:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a996:	6a38      	ldr	r0, [r7, #32]
 800a998:	f009 fbde 	bl	8014158 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800a99c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a99e:	4613      	mov	r3, r2
 800a9a0:	00db      	lsls	r3, r3, #3
 800a9a2:	4413      	add	r3, r2
 800a9a4:	009b      	lsls	r3, r3, #2
 800a9a6:	3310      	adds	r3, #16
 800a9a8:	687a      	ldr	r2, [r7, #4]
 800a9aa:	4413      	add	r3, r2
 800a9ac:	3304      	adds	r3, #4
 800a9ae:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800a9b0:	697b      	ldr	r3, [r7, #20]
 800a9b2:	78db      	ldrb	r3, [r3, #3]
 800a9b4:	2b01      	cmp	r3, #1
 800a9b6:	d108      	bne.n	800a9ca <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800a9b8:	697b      	ldr	r3, [r7, #20]
 800a9ba:	2200      	movs	r2, #0
 800a9bc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800a9be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9c0:	b2db      	uxtb	r3, r3
 800a9c2:	4619      	mov	r1, r3
 800a9c4:	6878      	ldr	r0, [r7, #4]
 800a9c6:	f7f9 faa5 	bl	8003f14 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800a9ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9cc:	015a      	lsls	r2, r3, #5
 800a9ce:	69fb      	ldr	r3, [r7, #28]
 800a9d0:	4413      	add	r3, r2
 800a9d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a9d6:	461a      	mov	r2, r3
 800a9d8:	2302      	movs	r3, #2
 800a9da:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800a9dc:	693b      	ldr	r3, [r7, #16]
 800a9de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d003      	beq.n	800a9ee <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800a9e6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a9e8:	6878      	ldr	r0, [r7, #4]
 800a9ea:	f000 fcea 	bl	800b3c2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800a9ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9f0:	3301      	adds	r3, #1
 800a9f2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800a9f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9f6:	085b      	lsrs	r3, r3, #1
 800a9f8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800a9fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	f47f af2e 	bne.w	800a85e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	4618      	mov	r0, r3
 800aa08:	f00a fac8 	bl	8014f9c <USB_ReadInterrupts>
 800aa0c:	4603      	mov	r3, r0
 800aa0e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800aa12:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aa16:	d122      	bne.n	800aa5e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800aa18:	69fb      	ldr	r3, [r7, #28]
 800aa1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa1e:	685b      	ldr	r3, [r3, #4]
 800aa20:	69fa      	ldr	r2, [r7, #28]
 800aa22:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aa26:	f023 0301 	bic.w	r3, r3, #1
 800aa2a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800aa32:	2b01      	cmp	r3, #1
 800aa34:	d108      	bne.n	800aa48 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	2200      	movs	r2, #0
 800aa3a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800aa3e:	2100      	movs	r1, #0
 800aa40:	6878      	ldr	r0, [r7, #4]
 800aa42:	f000 fef5 	bl	800b830 <HAL_PCDEx_LPM_Callback>
 800aa46:	e002      	b.n	800aa4e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800aa48:	6878      	ldr	r0, [r7, #4]
 800aa4a:	f7f9 fa43 	bl	8003ed4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	695a      	ldr	r2, [r3, #20]
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800aa5c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	4618      	mov	r0, r3
 800aa64:	f00a fa9a 	bl	8014f9c <USB_ReadInterrupts>
 800aa68:	4603      	mov	r3, r0
 800aa6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800aa6e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aa72:	d112      	bne.n	800aa9a <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800aa74:	69fb      	ldr	r3, [r7, #28]
 800aa76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa7a:	689b      	ldr	r3, [r3, #8]
 800aa7c:	f003 0301 	and.w	r3, r3, #1
 800aa80:	2b01      	cmp	r3, #1
 800aa82:	d102      	bne.n	800aa8a <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800aa84:	6878      	ldr	r0, [r7, #4]
 800aa86:	f7f9 f9ff 	bl	8003e88 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	695a      	ldr	r2, [r3, #20]
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800aa98:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	4618      	mov	r0, r3
 800aaa0:	f00a fa7c 	bl	8014f9c <USB_ReadInterrupts>
 800aaa4:	4603      	mov	r3, r0
 800aaa6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aaaa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aaae:	d121      	bne.n	800aaf4 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	695a      	ldr	r2, [r3, #20]
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800aabe:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d111      	bne.n	800aaee <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	2201      	movs	r2, #1
 800aace:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aad8:	089b      	lsrs	r3, r3, #2
 800aada:	f003 020f 	and.w	r2, r3, #15
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800aae4:	2101      	movs	r1, #1
 800aae6:	6878      	ldr	r0, [r7, #4]
 800aae8:	f000 fea2 	bl	800b830 <HAL_PCDEx_LPM_Callback>
 800aaec:	e002      	b.n	800aaf4 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800aaee:	6878      	ldr	r0, [r7, #4]
 800aaf0:	f7f9 f9ca 	bl	8003e88 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	4618      	mov	r0, r3
 800aafa:	f00a fa4f 	bl	8014f9c <USB_ReadInterrupts>
 800aafe:	4603      	mov	r3, r0
 800ab00:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ab04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ab08:	f040 80b7 	bne.w	800ac7a <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800ab0c:	69fb      	ldr	r3, [r7, #28]
 800ab0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ab12:	685b      	ldr	r3, [r3, #4]
 800ab14:	69fa      	ldr	r2, [r7, #28]
 800ab16:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ab1a:	f023 0301 	bic.w	r3, r3, #1
 800ab1e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	2110      	movs	r1, #16
 800ab26:	4618      	mov	r0, r3
 800ab28:	f009 fb16 	bl	8014158 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ab30:	e046      	b.n	800abc0 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800ab32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab34:	015a      	lsls	r2, r3, #5
 800ab36:	69fb      	ldr	r3, [r7, #28]
 800ab38:	4413      	add	r3, r2
 800ab3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab3e:	461a      	mov	r2, r3
 800ab40:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800ab44:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800ab46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab48:	015a      	lsls	r2, r3, #5
 800ab4a:	69fb      	ldr	r3, [r7, #28]
 800ab4c:	4413      	add	r3, r2
 800ab4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ab56:	0151      	lsls	r1, r2, #5
 800ab58:	69fa      	ldr	r2, [r7, #28]
 800ab5a:	440a      	add	r2, r1
 800ab5c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab60:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ab64:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800ab66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab68:	015a      	lsls	r2, r3, #5
 800ab6a:	69fb      	ldr	r3, [r7, #28]
 800ab6c:	4413      	add	r3, r2
 800ab6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab72:	461a      	mov	r2, r3
 800ab74:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800ab78:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800ab7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab7c:	015a      	lsls	r2, r3, #5
 800ab7e:	69fb      	ldr	r3, [r7, #28]
 800ab80:	4413      	add	r3, r2
 800ab82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ab8a:	0151      	lsls	r1, r2, #5
 800ab8c:	69fa      	ldr	r2, [r7, #28]
 800ab8e:	440a      	add	r2, r1
 800ab90:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ab94:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ab98:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800ab9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab9c:	015a      	lsls	r2, r3, #5
 800ab9e:	69fb      	ldr	r3, [r7, #28]
 800aba0:	4413      	add	r3, r2
 800aba2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800abaa:	0151      	lsls	r1, r2, #5
 800abac:	69fa      	ldr	r2, [r7, #28]
 800abae:	440a      	add	r2, r1
 800abb0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800abb4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800abb8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800abba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abbc:	3301      	adds	r3, #1
 800abbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	791b      	ldrb	r3, [r3, #4]
 800abc4:	461a      	mov	r2, r3
 800abc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abc8:	4293      	cmp	r3, r2
 800abca:	d3b2      	bcc.n	800ab32 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800abcc:	69fb      	ldr	r3, [r7, #28]
 800abce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800abd2:	69db      	ldr	r3, [r3, #28]
 800abd4:	69fa      	ldr	r2, [r7, #28]
 800abd6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800abda:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800abde:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	7bdb      	ldrb	r3, [r3, #15]
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d016      	beq.n	800ac16 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800abe8:	69fb      	ldr	r3, [r7, #28]
 800abea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800abee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800abf2:	69fa      	ldr	r2, [r7, #28]
 800abf4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800abf8:	f043 030b 	orr.w	r3, r3, #11
 800abfc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800ac00:	69fb      	ldr	r3, [r7, #28]
 800ac02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac08:	69fa      	ldr	r2, [r7, #28]
 800ac0a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ac0e:	f043 030b 	orr.w	r3, r3, #11
 800ac12:	6453      	str	r3, [r2, #68]	@ 0x44
 800ac14:	e015      	b.n	800ac42 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800ac16:	69fb      	ldr	r3, [r7, #28]
 800ac18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac1c:	695a      	ldr	r2, [r3, #20]
 800ac1e:	69fb      	ldr	r3, [r7, #28]
 800ac20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac24:	4619      	mov	r1, r3
 800ac26:	f242 032b 	movw	r3, #8235	@ 0x202b
 800ac2a:	4313      	orrs	r3, r2
 800ac2c:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800ac2e:	69fb      	ldr	r3, [r7, #28]
 800ac30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac34:	691b      	ldr	r3, [r3, #16]
 800ac36:	69fa      	ldr	r2, [r7, #28]
 800ac38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ac3c:	f043 030b 	orr.w	r3, r3, #11
 800ac40:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800ac42:	69fb      	ldr	r3, [r7, #28]
 800ac44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	69fa      	ldr	r2, [r7, #28]
 800ac4c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ac50:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800ac54:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	6818      	ldr	r0, [r3, #0]
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800ac64:	461a      	mov	r2, r3
 800ac66:	f00a fa7f 	bl	8015168 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	695a      	ldr	r2, [r3, #20]
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800ac78:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	4618      	mov	r0, r3
 800ac80:	f00a f98c 	bl	8014f9c <USB_ReadInterrupts>
 800ac84:	4603      	mov	r3, r0
 800ac86:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ac8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ac8e:	d123      	bne.n	800acd8 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	4618      	mov	r0, r3
 800ac96:	f00a fa43 	bl	8015120 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	4618      	mov	r0, r3
 800aca0:	f009 fad3 	bl	801424a <USB_GetDevSpeed>
 800aca4:	4603      	mov	r3, r0
 800aca6:	461a      	mov	r2, r3
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	681c      	ldr	r4, [r3, #0]
 800acb0:	f001 fd9e 	bl	800c7f0 <HAL_RCC_GetHCLKFreq>
 800acb4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800acba:	461a      	mov	r2, r3
 800acbc:	4620      	mov	r0, r4
 800acbe:	f008 ffdd 	bl	8013c7c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800acc2:	6878      	ldr	r0, [r7, #4]
 800acc4:	f7f9 f8b7 	bl	8003e36 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	695a      	ldr	r2, [r3, #20]
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800acd6:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	4618      	mov	r0, r3
 800acde:	f00a f95d 	bl	8014f9c <USB_ReadInterrupts>
 800ace2:	4603      	mov	r3, r0
 800ace4:	f003 0308 	and.w	r3, r3, #8
 800ace8:	2b08      	cmp	r3, #8
 800acea:	d10a      	bne.n	800ad02 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800acec:	6878      	ldr	r0, [r7, #4]
 800acee:	f7f9 f894 	bl	8003e1a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	695a      	ldr	r2, [r3, #20]
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	f002 0208 	and.w	r2, r2, #8
 800ad00:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	4618      	mov	r0, r3
 800ad08:	f00a f948 	bl	8014f9c <USB_ReadInterrupts>
 800ad0c:	4603      	mov	r3, r0
 800ad0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad12:	2b80      	cmp	r3, #128	@ 0x80
 800ad14:	d123      	bne.n	800ad5e <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800ad16:	6a3b      	ldr	r3, [r7, #32]
 800ad18:	699b      	ldr	r3, [r3, #24]
 800ad1a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ad1e:	6a3b      	ldr	r3, [r7, #32]
 800ad20:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ad22:	2301      	movs	r3, #1
 800ad24:	627b      	str	r3, [r7, #36]	@ 0x24
 800ad26:	e014      	b.n	800ad52 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800ad28:	6879      	ldr	r1, [r7, #4]
 800ad2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad2c:	4613      	mov	r3, r2
 800ad2e:	00db      	lsls	r3, r3, #3
 800ad30:	4413      	add	r3, r2
 800ad32:	009b      	lsls	r3, r3, #2
 800ad34:	440b      	add	r3, r1
 800ad36:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800ad3a:	781b      	ldrb	r3, [r3, #0]
 800ad3c:	2b01      	cmp	r3, #1
 800ad3e:	d105      	bne.n	800ad4c <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800ad40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad42:	b2db      	uxtb	r3, r3
 800ad44:	4619      	mov	r1, r3
 800ad46:	6878      	ldr	r0, [r7, #4]
 800ad48:	f000 fb0a 	bl	800b360 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ad4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad4e:	3301      	adds	r3, #1
 800ad50:	627b      	str	r3, [r7, #36]	@ 0x24
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	791b      	ldrb	r3, [r3, #4]
 800ad56:	461a      	mov	r2, r3
 800ad58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad5a:	4293      	cmp	r3, r2
 800ad5c:	d3e4      	bcc.n	800ad28 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	4618      	mov	r0, r3
 800ad64:	f00a f91a 	bl	8014f9c <USB_ReadInterrupts>
 800ad68:	4603      	mov	r3, r0
 800ad6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ad6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ad72:	d13c      	bne.n	800adee <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ad74:	2301      	movs	r3, #1
 800ad76:	627b      	str	r3, [r7, #36]	@ 0x24
 800ad78:	e02b      	b.n	800add2 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800ad7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad7c:	015a      	lsls	r2, r3, #5
 800ad7e:	69fb      	ldr	r3, [r7, #28]
 800ad80:	4413      	add	r3, r2
 800ad82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800ad8a:	6879      	ldr	r1, [r7, #4]
 800ad8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad8e:	4613      	mov	r3, r2
 800ad90:	00db      	lsls	r3, r3, #3
 800ad92:	4413      	add	r3, r2
 800ad94:	009b      	lsls	r3, r3, #2
 800ad96:	440b      	add	r3, r1
 800ad98:	3318      	adds	r3, #24
 800ad9a:	781b      	ldrb	r3, [r3, #0]
 800ad9c:	2b01      	cmp	r3, #1
 800ad9e:	d115      	bne.n	800adcc <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800ada0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	da12      	bge.n	800adcc <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800ada6:	6879      	ldr	r1, [r7, #4]
 800ada8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800adaa:	4613      	mov	r3, r2
 800adac:	00db      	lsls	r3, r3, #3
 800adae:	4413      	add	r3, r2
 800adb0:	009b      	lsls	r3, r3, #2
 800adb2:	440b      	add	r3, r1
 800adb4:	3317      	adds	r3, #23
 800adb6:	2201      	movs	r2, #1
 800adb8:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800adba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adbc:	b2db      	uxtb	r3, r3
 800adbe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800adc2:	b2db      	uxtb	r3, r3
 800adc4:	4619      	mov	r1, r3
 800adc6:	6878      	ldr	r0, [r7, #4]
 800adc8:	f000 faca 	bl	800b360 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800adcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adce:	3301      	adds	r3, #1
 800add0:	627b      	str	r3, [r7, #36]	@ 0x24
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	791b      	ldrb	r3, [r3, #4]
 800add6:	461a      	mov	r2, r3
 800add8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adda:	4293      	cmp	r3, r2
 800addc:	d3cd      	bcc.n	800ad7a <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	695a      	ldr	r2, [r3, #20]
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800adec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	4618      	mov	r0, r3
 800adf4:	f00a f8d2 	bl	8014f9c <USB_ReadInterrupts>
 800adf8:	4603      	mov	r3, r0
 800adfa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800adfe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ae02:	d156      	bne.n	800aeb2 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ae04:	2301      	movs	r3, #1
 800ae06:	627b      	str	r3, [r7, #36]	@ 0x24
 800ae08:	e045      	b.n	800ae96 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800ae0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae0c:	015a      	lsls	r2, r3, #5
 800ae0e:	69fb      	ldr	r3, [r7, #28]
 800ae10:	4413      	add	r3, r2
 800ae12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800ae1a:	6879      	ldr	r1, [r7, #4]
 800ae1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ae1e:	4613      	mov	r3, r2
 800ae20:	00db      	lsls	r3, r3, #3
 800ae22:	4413      	add	r3, r2
 800ae24:	009b      	lsls	r3, r3, #2
 800ae26:	440b      	add	r3, r1
 800ae28:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800ae2c:	781b      	ldrb	r3, [r3, #0]
 800ae2e:	2b01      	cmp	r3, #1
 800ae30:	d12e      	bne.n	800ae90 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800ae32:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	da2b      	bge.n	800ae90 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800ae38:	69bb      	ldr	r3, [r7, #24]
 800ae3a:	0c1a      	lsrs	r2, r3, #16
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800ae42:	4053      	eors	r3, r2
 800ae44:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d121      	bne.n	800ae90 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800ae4c:	6879      	ldr	r1, [r7, #4]
 800ae4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ae50:	4613      	mov	r3, r2
 800ae52:	00db      	lsls	r3, r3, #3
 800ae54:	4413      	add	r3, r2
 800ae56:	009b      	lsls	r3, r3, #2
 800ae58:	440b      	add	r3, r1
 800ae5a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800ae5e:	2201      	movs	r2, #1
 800ae60:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800ae62:	6a3b      	ldr	r3, [r7, #32]
 800ae64:	699b      	ldr	r3, [r3, #24]
 800ae66:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800ae6a:	6a3b      	ldr	r3, [r7, #32]
 800ae6c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800ae6e:	6a3b      	ldr	r3, [r7, #32]
 800ae70:	695b      	ldr	r3, [r3, #20]
 800ae72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d10a      	bne.n	800ae90 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800ae7a:	69fb      	ldr	r3, [r7, #28]
 800ae7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ae80:	685b      	ldr	r3, [r3, #4]
 800ae82:	69fa      	ldr	r2, [r7, #28]
 800ae84:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ae88:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800ae8c:	6053      	str	r3, [r2, #4]
            break;
 800ae8e:	e008      	b.n	800aea2 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ae90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae92:	3301      	adds	r3, #1
 800ae94:	627b      	str	r3, [r7, #36]	@ 0x24
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	791b      	ldrb	r3, [r3, #4]
 800ae9a:	461a      	mov	r2, r3
 800ae9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae9e:	4293      	cmp	r3, r2
 800aea0:	d3b3      	bcc.n	800ae0a <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	695a      	ldr	r2, [r3, #20]
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800aeb0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	4618      	mov	r0, r3
 800aeb8:	f00a f870 	bl	8014f9c <USB_ReadInterrupts>
 800aebc:	4603      	mov	r3, r0
 800aebe:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800aec2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aec6:	d10a      	bne.n	800aede <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800aec8:	6878      	ldr	r0, [r7, #4]
 800aeca:	f7f9 f835 	bl	8003f38 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	695a      	ldr	r2, [r3, #20]
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800aedc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	4618      	mov	r0, r3
 800aee4:	f00a f85a 	bl	8014f9c <USB_ReadInterrupts>
 800aee8:	4603      	mov	r3, r0
 800aeea:	f003 0304 	and.w	r3, r3, #4
 800aeee:	2b04      	cmp	r3, #4
 800aef0:	d115      	bne.n	800af1e <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	685b      	ldr	r3, [r3, #4]
 800aef8:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800aefa:	69bb      	ldr	r3, [r7, #24]
 800aefc:	f003 0304 	and.w	r3, r3, #4
 800af00:	2b00      	cmp	r3, #0
 800af02:	d002      	beq.n	800af0a <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800af04:	6878      	ldr	r0, [r7, #4]
 800af06:	f7f9 f825 	bl	8003f54 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	6859      	ldr	r1, [r3, #4]
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	69ba      	ldr	r2, [r7, #24]
 800af16:	430a      	orrs	r2, r1
 800af18:	605a      	str	r2, [r3, #4]
 800af1a:	e000      	b.n	800af1e <HAL_PCD_IRQHandler+0x996>
      return;
 800af1c:	bf00      	nop
    }
  }
}
 800af1e:	3734      	adds	r7, #52	@ 0x34
 800af20:	46bd      	mov	sp, r7
 800af22:	bd90      	pop	{r4, r7, pc}

0800af24 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800af24:	b580      	push	{r7, lr}
 800af26:	b082      	sub	sp, #8
 800af28:	af00      	add	r7, sp, #0
 800af2a:	6078      	str	r0, [r7, #4]
 800af2c:	460b      	mov	r3, r1
 800af2e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800af36:	2b01      	cmp	r3, #1
 800af38:	d101      	bne.n	800af3e <HAL_PCD_SetAddress+0x1a>
 800af3a:	2302      	movs	r3, #2
 800af3c:	e012      	b.n	800af64 <HAL_PCD_SetAddress+0x40>
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	2201      	movs	r2, #1
 800af42:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	78fa      	ldrb	r2, [r7, #3]
 800af4a:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	78fa      	ldrb	r2, [r7, #3]
 800af52:	4611      	mov	r1, r2
 800af54:	4618      	mov	r0, r3
 800af56:	f009 ffb9 	bl	8014ecc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	2200      	movs	r2, #0
 800af5e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800af62:	2300      	movs	r3, #0
}
 800af64:	4618      	mov	r0, r3
 800af66:	3708      	adds	r7, #8
 800af68:	46bd      	mov	sp, r7
 800af6a:	bd80      	pop	{r7, pc}

0800af6c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800af6c:	b580      	push	{r7, lr}
 800af6e:	b084      	sub	sp, #16
 800af70:	af00      	add	r7, sp, #0
 800af72:	6078      	str	r0, [r7, #4]
 800af74:	4608      	mov	r0, r1
 800af76:	4611      	mov	r1, r2
 800af78:	461a      	mov	r2, r3
 800af7a:	4603      	mov	r3, r0
 800af7c:	70fb      	strb	r3, [r7, #3]
 800af7e:	460b      	mov	r3, r1
 800af80:	803b      	strh	r3, [r7, #0]
 800af82:	4613      	mov	r3, r2
 800af84:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800af86:	2300      	movs	r3, #0
 800af88:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800af8a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800af8e:	2b00      	cmp	r3, #0
 800af90:	da0f      	bge.n	800afb2 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800af92:	78fb      	ldrb	r3, [r7, #3]
 800af94:	f003 020f 	and.w	r2, r3, #15
 800af98:	4613      	mov	r3, r2
 800af9a:	00db      	lsls	r3, r3, #3
 800af9c:	4413      	add	r3, r2
 800af9e:	009b      	lsls	r3, r3, #2
 800afa0:	3310      	adds	r3, #16
 800afa2:	687a      	ldr	r2, [r7, #4]
 800afa4:	4413      	add	r3, r2
 800afa6:	3304      	adds	r3, #4
 800afa8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	2201      	movs	r2, #1
 800afae:	705a      	strb	r2, [r3, #1]
 800afb0:	e00f      	b.n	800afd2 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800afb2:	78fb      	ldrb	r3, [r7, #3]
 800afb4:	f003 020f 	and.w	r2, r3, #15
 800afb8:	4613      	mov	r3, r2
 800afba:	00db      	lsls	r3, r3, #3
 800afbc:	4413      	add	r3, r2
 800afbe:	009b      	lsls	r3, r3, #2
 800afc0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800afc4:	687a      	ldr	r2, [r7, #4]
 800afc6:	4413      	add	r3, r2
 800afc8:	3304      	adds	r3, #4
 800afca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	2200      	movs	r2, #0
 800afd0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800afd2:	78fb      	ldrb	r3, [r7, #3]
 800afd4:	f003 030f 	and.w	r3, r3, #15
 800afd8:	b2da      	uxtb	r2, r3
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800afde:	883b      	ldrh	r3, [r7, #0]
 800afe0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	78ba      	ldrb	r2, [r7, #2]
 800afec:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	785b      	ldrb	r3, [r3, #1]
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d004      	beq.n	800b000 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	781b      	ldrb	r3, [r3, #0]
 800affa:	461a      	mov	r2, r3
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800b000:	78bb      	ldrb	r3, [r7, #2]
 800b002:	2b02      	cmp	r3, #2
 800b004:	d102      	bne.n	800b00c <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	2200      	movs	r2, #0
 800b00a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800b012:	2b01      	cmp	r3, #1
 800b014:	d101      	bne.n	800b01a <HAL_PCD_EP_Open+0xae>
 800b016:	2302      	movs	r3, #2
 800b018:	e00e      	b.n	800b038 <HAL_PCD_EP_Open+0xcc>
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	2201      	movs	r2, #1
 800b01e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	68f9      	ldr	r1, [r7, #12]
 800b028:	4618      	mov	r0, r3
 800b02a:	f009 f933 	bl	8014294 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	2200      	movs	r2, #0
 800b032:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800b036:	7afb      	ldrb	r3, [r7, #11]
}
 800b038:	4618      	mov	r0, r3
 800b03a:	3710      	adds	r7, #16
 800b03c:	46bd      	mov	sp, r7
 800b03e:	bd80      	pop	{r7, pc}

0800b040 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b040:	b580      	push	{r7, lr}
 800b042:	b084      	sub	sp, #16
 800b044:	af00      	add	r7, sp, #0
 800b046:	6078      	str	r0, [r7, #4]
 800b048:	460b      	mov	r3, r1
 800b04a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800b04c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b050:	2b00      	cmp	r3, #0
 800b052:	da0f      	bge.n	800b074 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b054:	78fb      	ldrb	r3, [r7, #3]
 800b056:	f003 020f 	and.w	r2, r3, #15
 800b05a:	4613      	mov	r3, r2
 800b05c:	00db      	lsls	r3, r3, #3
 800b05e:	4413      	add	r3, r2
 800b060:	009b      	lsls	r3, r3, #2
 800b062:	3310      	adds	r3, #16
 800b064:	687a      	ldr	r2, [r7, #4]
 800b066:	4413      	add	r3, r2
 800b068:	3304      	adds	r3, #4
 800b06a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	2201      	movs	r2, #1
 800b070:	705a      	strb	r2, [r3, #1]
 800b072:	e00f      	b.n	800b094 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b074:	78fb      	ldrb	r3, [r7, #3]
 800b076:	f003 020f 	and.w	r2, r3, #15
 800b07a:	4613      	mov	r3, r2
 800b07c:	00db      	lsls	r3, r3, #3
 800b07e:	4413      	add	r3, r2
 800b080:	009b      	lsls	r3, r3, #2
 800b082:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b086:	687a      	ldr	r2, [r7, #4]
 800b088:	4413      	add	r3, r2
 800b08a:	3304      	adds	r3, #4
 800b08c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	2200      	movs	r2, #0
 800b092:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800b094:	78fb      	ldrb	r3, [r7, #3]
 800b096:	f003 030f 	and.w	r3, r3, #15
 800b09a:	b2da      	uxtb	r2, r3
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800b0a6:	2b01      	cmp	r3, #1
 800b0a8:	d101      	bne.n	800b0ae <HAL_PCD_EP_Close+0x6e>
 800b0aa:	2302      	movs	r3, #2
 800b0ac:	e00e      	b.n	800b0cc <HAL_PCD_EP_Close+0x8c>
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	2201      	movs	r2, #1
 800b0b2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	68f9      	ldr	r1, [r7, #12]
 800b0bc:	4618      	mov	r0, r3
 800b0be:	f009 f971 	bl	80143a4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	2200      	movs	r2, #0
 800b0c6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800b0ca:	2300      	movs	r3, #0
}
 800b0cc:	4618      	mov	r0, r3
 800b0ce:	3710      	adds	r7, #16
 800b0d0:	46bd      	mov	sp, r7
 800b0d2:	bd80      	pop	{r7, pc}

0800b0d4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800b0d4:	b580      	push	{r7, lr}
 800b0d6:	b086      	sub	sp, #24
 800b0d8:	af00      	add	r7, sp, #0
 800b0da:	60f8      	str	r0, [r7, #12]
 800b0dc:	607a      	str	r2, [r7, #4]
 800b0de:	603b      	str	r3, [r7, #0]
 800b0e0:	460b      	mov	r3, r1
 800b0e2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b0e4:	7afb      	ldrb	r3, [r7, #11]
 800b0e6:	f003 020f 	and.w	r2, r3, #15
 800b0ea:	4613      	mov	r3, r2
 800b0ec:	00db      	lsls	r3, r3, #3
 800b0ee:	4413      	add	r3, r2
 800b0f0:	009b      	lsls	r3, r3, #2
 800b0f2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b0f6:	68fa      	ldr	r2, [r7, #12]
 800b0f8:	4413      	add	r3, r2
 800b0fa:	3304      	adds	r3, #4
 800b0fc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800b0fe:	697b      	ldr	r3, [r7, #20]
 800b100:	687a      	ldr	r2, [r7, #4]
 800b102:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800b104:	697b      	ldr	r3, [r7, #20]
 800b106:	683a      	ldr	r2, [r7, #0]
 800b108:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800b10a:	697b      	ldr	r3, [r7, #20]
 800b10c:	2200      	movs	r2, #0
 800b10e:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800b110:	697b      	ldr	r3, [r7, #20]
 800b112:	2200      	movs	r2, #0
 800b114:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b116:	7afb      	ldrb	r3, [r7, #11]
 800b118:	f003 030f 	and.w	r3, r3, #15
 800b11c:	b2da      	uxtb	r2, r3
 800b11e:	697b      	ldr	r3, [r7, #20]
 800b120:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	799b      	ldrb	r3, [r3, #6]
 800b126:	2b01      	cmp	r3, #1
 800b128:	d102      	bne.n	800b130 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800b12a:	687a      	ldr	r2, [r7, #4]
 800b12c:	697b      	ldr	r3, [r7, #20]
 800b12e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	6818      	ldr	r0, [r3, #0]
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	799b      	ldrb	r3, [r3, #6]
 800b138:	461a      	mov	r2, r3
 800b13a:	6979      	ldr	r1, [r7, #20]
 800b13c:	f009 fa0e 	bl	801455c <USB_EPStartXfer>

  return HAL_OK;
 800b140:	2300      	movs	r3, #0
}
 800b142:	4618      	mov	r0, r3
 800b144:	3718      	adds	r7, #24
 800b146:	46bd      	mov	sp, r7
 800b148:	bd80      	pop	{r7, pc}

0800b14a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800b14a:	b480      	push	{r7}
 800b14c:	b083      	sub	sp, #12
 800b14e:	af00      	add	r7, sp, #0
 800b150:	6078      	str	r0, [r7, #4]
 800b152:	460b      	mov	r3, r1
 800b154:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800b156:	78fb      	ldrb	r3, [r7, #3]
 800b158:	f003 020f 	and.w	r2, r3, #15
 800b15c:	6879      	ldr	r1, [r7, #4]
 800b15e:	4613      	mov	r3, r2
 800b160:	00db      	lsls	r3, r3, #3
 800b162:	4413      	add	r3, r2
 800b164:	009b      	lsls	r3, r3, #2
 800b166:	440b      	add	r3, r1
 800b168:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800b16c:	681b      	ldr	r3, [r3, #0]
}
 800b16e:	4618      	mov	r0, r3
 800b170:	370c      	adds	r7, #12
 800b172:	46bd      	mov	sp, r7
 800b174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b178:	4770      	bx	lr

0800b17a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800b17a:	b580      	push	{r7, lr}
 800b17c:	b086      	sub	sp, #24
 800b17e:	af00      	add	r7, sp, #0
 800b180:	60f8      	str	r0, [r7, #12]
 800b182:	607a      	str	r2, [r7, #4]
 800b184:	603b      	str	r3, [r7, #0]
 800b186:	460b      	mov	r3, r1
 800b188:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b18a:	7afb      	ldrb	r3, [r7, #11]
 800b18c:	f003 020f 	and.w	r2, r3, #15
 800b190:	4613      	mov	r3, r2
 800b192:	00db      	lsls	r3, r3, #3
 800b194:	4413      	add	r3, r2
 800b196:	009b      	lsls	r3, r3, #2
 800b198:	3310      	adds	r3, #16
 800b19a:	68fa      	ldr	r2, [r7, #12]
 800b19c:	4413      	add	r3, r2
 800b19e:	3304      	adds	r3, #4
 800b1a0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800b1a2:	697b      	ldr	r3, [r7, #20]
 800b1a4:	687a      	ldr	r2, [r7, #4]
 800b1a6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800b1a8:	697b      	ldr	r3, [r7, #20]
 800b1aa:	683a      	ldr	r2, [r7, #0]
 800b1ac:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800b1ae:	697b      	ldr	r3, [r7, #20]
 800b1b0:	2200      	movs	r2, #0
 800b1b2:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800b1b4:	697b      	ldr	r3, [r7, #20]
 800b1b6:	2201      	movs	r2, #1
 800b1b8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b1ba:	7afb      	ldrb	r3, [r7, #11]
 800b1bc:	f003 030f 	and.w	r3, r3, #15
 800b1c0:	b2da      	uxtb	r2, r3
 800b1c2:	697b      	ldr	r3, [r7, #20]
 800b1c4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	799b      	ldrb	r3, [r3, #6]
 800b1ca:	2b01      	cmp	r3, #1
 800b1cc:	d102      	bne.n	800b1d4 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800b1ce:	687a      	ldr	r2, [r7, #4]
 800b1d0:	697b      	ldr	r3, [r7, #20]
 800b1d2:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	6818      	ldr	r0, [r3, #0]
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	799b      	ldrb	r3, [r3, #6]
 800b1dc:	461a      	mov	r2, r3
 800b1de:	6979      	ldr	r1, [r7, #20]
 800b1e0:	f009 f9bc 	bl	801455c <USB_EPStartXfer>

  return HAL_OK;
 800b1e4:	2300      	movs	r3, #0
}
 800b1e6:	4618      	mov	r0, r3
 800b1e8:	3718      	adds	r7, #24
 800b1ea:	46bd      	mov	sp, r7
 800b1ec:	bd80      	pop	{r7, pc}

0800b1ee <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b1ee:	b580      	push	{r7, lr}
 800b1f0:	b084      	sub	sp, #16
 800b1f2:	af00      	add	r7, sp, #0
 800b1f4:	6078      	str	r0, [r7, #4]
 800b1f6:	460b      	mov	r3, r1
 800b1f8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800b1fa:	78fb      	ldrb	r3, [r7, #3]
 800b1fc:	f003 030f 	and.w	r3, r3, #15
 800b200:	687a      	ldr	r2, [r7, #4]
 800b202:	7912      	ldrb	r2, [r2, #4]
 800b204:	4293      	cmp	r3, r2
 800b206:	d901      	bls.n	800b20c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800b208:	2301      	movs	r3, #1
 800b20a:	e04f      	b.n	800b2ac <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800b20c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b210:	2b00      	cmp	r3, #0
 800b212:	da0f      	bge.n	800b234 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b214:	78fb      	ldrb	r3, [r7, #3]
 800b216:	f003 020f 	and.w	r2, r3, #15
 800b21a:	4613      	mov	r3, r2
 800b21c:	00db      	lsls	r3, r3, #3
 800b21e:	4413      	add	r3, r2
 800b220:	009b      	lsls	r3, r3, #2
 800b222:	3310      	adds	r3, #16
 800b224:	687a      	ldr	r2, [r7, #4]
 800b226:	4413      	add	r3, r2
 800b228:	3304      	adds	r3, #4
 800b22a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	2201      	movs	r2, #1
 800b230:	705a      	strb	r2, [r3, #1]
 800b232:	e00d      	b.n	800b250 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800b234:	78fa      	ldrb	r2, [r7, #3]
 800b236:	4613      	mov	r3, r2
 800b238:	00db      	lsls	r3, r3, #3
 800b23a:	4413      	add	r3, r2
 800b23c:	009b      	lsls	r3, r3, #2
 800b23e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b242:	687a      	ldr	r2, [r7, #4]
 800b244:	4413      	add	r3, r2
 800b246:	3304      	adds	r3, #4
 800b248:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	2200      	movs	r2, #0
 800b24e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	2201      	movs	r2, #1
 800b254:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b256:	78fb      	ldrb	r3, [r7, #3]
 800b258:	f003 030f 	and.w	r3, r3, #15
 800b25c:	b2da      	uxtb	r2, r3
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800b268:	2b01      	cmp	r3, #1
 800b26a:	d101      	bne.n	800b270 <HAL_PCD_EP_SetStall+0x82>
 800b26c:	2302      	movs	r3, #2
 800b26e:	e01d      	b.n	800b2ac <HAL_PCD_EP_SetStall+0xbe>
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	2201      	movs	r2, #1
 800b274:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	68f9      	ldr	r1, [r7, #12]
 800b27e:	4618      	mov	r0, r3
 800b280:	f009 fd50 	bl	8014d24 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800b284:	78fb      	ldrb	r3, [r7, #3]
 800b286:	f003 030f 	and.w	r3, r3, #15
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d109      	bne.n	800b2a2 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	6818      	ldr	r0, [r3, #0]
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	7999      	ldrb	r1, [r3, #6]
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b29c:	461a      	mov	r2, r3
 800b29e:	f009 ff63 	bl	8015168 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800b2aa:	2300      	movs	r3, #0
}
 800b2ac:	4618      	mov	r0, r3
 800b2ae:	3710      	adds	r7, #16
 800b2b0:	46bd      	mov	sp, r7
 800b2b2:	bd80      	pop	{r7, pc}

0800b2b4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b2b4:	b580      	push	{r7, lr}
 800b2b6:	b084      	sub	sp, #16
 800b2b8:	af00      	add	r7, sp, #0
 800b2ba:	6078      	str	r0, [r7, #4]
 800b2bc:	460b      	mov	r3, r1
 800b2be:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800b2c0:	78fb      	ldrb	r3, [r7, #3]
 800b2c2:	f003 030f 	and.w	r3, r3, #15
 800b2c6:	687a      	ldr	r2, [r7, #4]
 800b2c8:	7912      	ldrb	r2, [r2, #4]
 800b2ca:	4293      	cmp	r3, r2
 800b2cc:	d901      	bls.n	800b2d2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800b2ce:	2301      	movs	r3, #1
 800b2d0:	e042      	b.n	800b358 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800b2d2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	da0f      	bge.n	800b2fa <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b2da:	78fb      	ldrb	r3, [r7, #3]
 800b2dc:	f003 020f 	and.w	r2, r3, #15
 800b2e0:	4613      	mov	r3, r2
 800b2e2:	00db      	lsls	r3, r3, #3
 800b2e4:	4413      	add	r3, r2
 800b2e6:	009b      	lsls	r3, r3, #2
 800b2e8:	3310      	adds	r3, #16
 800b2ea:	687a      	ldr	r2, [r7, #4]
 800b2ec:	4413      	add	r3, r2
 800b2ee:	3304      	adds	r3, #4
 800b2f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	2201      	movs	r2, #1
 800b2f6:	705a      	strb	r2, [r3, #1]
 800b2f8:	e00f      	b.n	800b31a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b2fa:	78fb      	ldrb	r3, [r7, #3]
 800b2fc:	f003 020f 	and.w	r2, r3, #15
 800b300:	4613      	mov	r3, r2
 800b302:	00db      	lsls	r3, r3, #3
 800b304:	4413      	add	r3, r2
 800b306:	009b      	lsls	r3, r3, #2
 800b308:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b30c:	687a      	ldr	r2, [r7, #4]
 800b30e:	4413      	add	r3, r2
 800b310:	3304      	adds	r3, #4
 800b312:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	2200      	movs	r2, #0
 800b318:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	2200      	movs	r2, #0
 800b31e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b320:	78fb      	ldrb	r3, [r7, #3]
 800b322:	f003 030f 	and.w	r3, r3, #15
 800b326:	b2da      	uxtb	r2, r3
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800b332:	2b01      	cmp	r3, #1
 800b334:	d101      	bne.n	800b33a <HAL_PCD_EP_ClrStall+0x86>
 800b336:	2302      	movs	r3, #2
 800b338:	e00e      	b.n	800b358 <HAL_PCD_EP_ClrStall+0xa4>
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	2201      	movs	r2, #1
 800b33e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	68f9      	ldr	r1, [r7, #12]
 800b348:	4618      	mov	r0, r3
 800b34a:	f009 fd59 	bl	8014e00 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	2200      	movs	r2, #0
 800b352:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800b356:	2300      	movs	r3, #0
}
 800b358:	4618      	mov	r0, r3
 800b35a:	3710      	adds	r7, #16
 800b35c:	46bd      	mov	sp, r7
 800b35e:	bd80      	pop	{r7, pc}

0800b360 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b360:	b580      	push	{r7, lr}
 800b362:	b084      	sub	sp, #16
 800b364:	af00      	add	r7, sp, #0
 800b366:	6078      	str	r0, [r7, #4]
 800b368:	460b      	mov	r3, r1
 800b36a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800b36c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b370:	2b00      	cmp	r3, #0
 800b372:	da0c      	bge.n	800b38e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b374:	78fb      	ldrb	r3, [r7, #3]
 800b376:	f003 020f 	and.w	r2, r3, #15
 800b37a:	4613      	mov	r3, r2
 800b37c:	00db      	lsls	r3, r3, #3
 800b37e:	4413      	add	r3, r2
 800b380:	009b      	lsls	r3, r3, #2
 800b382:	3310      	adds	r3, #16
 800b384:	687a      	ldr	r2, [r7, #4]
 800b386:	4413      	add	r3, r2
 800b388:	3304      	adds	r3, #4
 800b38a:	60fb      	str	r3, [r7, #12]
 800b38c:	e00c      	b.n	800b3a8 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b38e:	78fb      	ldrb	r3, [r7, #3]
 800b390:	f003 020f 	and.w	r2, r3, #15
 800b394:	4613      	mov	r3, r2
 800b396:	00db      	lsls	r3, r3, #3
 800b398:	4413      	add	r3, r2
 800b39a:	009b      	lsls	r3, r3, #2
 800b39c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b3a0:	687a      	ldr	r2, [r7, #4]
 800b3a2:	4413      	add	r3, r2
 800b3a4:	3304      	adds	r3, #4
 800b3a6:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	68f9      	ldr	r1, [r7, #12]
 800b3ae:	4618      	mov	r0, r3
 800b3b0:	f009 fb78 	bl	8014aa4 <USB_EPStopXfer>
 800b3b4:	4603      	mov	r3, r0
 800b3b6:	72fb      	strb	r3, [r7, #11]

  return ret;
 800b3b8:	7afb      	ldrb	r3, [r7, #11]
}
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	3710      	adds	r7, #16
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	bd80      	pop	{r7, pc}

0800b3c2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800b3c2:	b580      	push	{r7, lr}
 800b3c4:	b08a      	sub	sp, #40	@ 0x28
 800b3c6:	af02      	add	r7, sp, #8
 800b3c8:	6078      	str	r0, [r7, #4]
 800b3ca:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b3d2:	697b      	ldr	r3, [r7, #20]
 800b3d4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800b3d6:	683a      	ldr	r2, [r7, #0]
 800b3d8:	4613      	mov	r3, r2
 800b3da:	00db      	lsls	r3, r3, #3
 800b3dc:	4413      	add	r3, r2
 800b3de:	009b      	lsls	r3, r3, #2
 800b3e0:	3310      	adds	r3, #16
 800b3e2:	687a      	ldr	r2, [r7, #4]
 800b3e4:	4413      	add	r3, r2
 800b3e6:	3304      	adds	r3, #4
 800b3e8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	695a      	ldr	r2, [r3, #20]
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	691b      	ldr	r3, [r3, #16]
 800b3f2:	429a      	cmp	r2, r3
 800b3f4:	d901      	bls.n	800b3fa <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800b3f6:	2301      	movs	r3, #1
 800b3f8:	e06b      	b.n	800b4d2 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	691a      	ldr	r2, [r3, #16]
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	695b      	ldr	r3, [r3, #20]
 800b402:	1ad3      	subs	r3, r2, r3
 800b404:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	689b      	ldr	r3, [r3, #8]
 800b40a:	69fa      	ldr	r2, [r7, #28]
 800b40c:	429a      	cmp	r2, r3
 800b40e:	d902      	bls.n	800b416 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	689b      	ldr	r3, [r3, #8]
 800b414:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800b416:	69fb      	ldr	r3, [r7, #28]
 800b418:	3303      	adds	r3, #3
 800b41a:	089b      	lsrs	r3, r3, #2
 800b41c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b41e:	e02a      	b.n	800b476 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	691a      	ldr	r2, [r3, #16]
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	695b      	ldr	r3, [r3, #20]
 800b428:	1ad3      	subs	r3, r2, r3
 800b42a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	689b      	ldr	r3, [r3, #8]
 800b430:	69fa      	ldr	r2, [r7, #28]
 800b432:	429a      	cmp	r2, r3
 800b434:	d902      	bls.n	800b43c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	689b      	ldr	r3, [r3, #8]
 800b43a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800b43c:	69fb      	ldr	r3, [r7, #28]
 800b43e:	3303      	adds	r3, #3
 800b440:	089b      	lsrs	r3, r3, #2
 800b442:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	68d9      	ldr	r1, [r3, #12]
 800b448:	683b      	ldr	r3, [r7, #0]
 800b44a:	b2da      	uxtb	r2, r3
 800b44c:	69fb      	ldr	r3, [r7, #28]
 800b44e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800b454:	9300      	str	r3, [sp, #0]
 800b456:	4603      	mov	r3, r0
 800b458:	6978      	ldr	r0, [r7, #20]
 800b45a:	f009 fbcd 	bl	8014bf8 <USB_WritePacket>

    ep->xfer_buff  += len;
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	68da      	ldr	r2, [r3, #12]
 800b462:	69fb      	ldr	r3, [r7, #28]
 800b464:	441a      	add	r2, r3
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	695a      	ldr	r2, [r3, #20]
 800b46e:	69fb      	ldr	r3, [r7, #28]
 800b470:	441a      	add	r2, r3
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b476:	683b      	ldr	r3, [r7, #0]
 800b478:	015a      	lsls	r2, r3, #5
 800b47a:	693b      	ldr	r3, [r7, #16]
 800b47c:	4413      	add	r3, r2
 800b47e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b482:	699b      	ldr	r3, [r3, #24]
 800b484:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800b486:	69ba      	ldr	r2, [r7, #24]
 800b488:	429a      	cmp	r2, r3
 800b48a:	d809      	bhi.n	800b4a0 <PCD_WriteEmptyTxFifo+0xde>
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	695a      	ldr	r2, [r3, #20]
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b494:	429a      	cmp	r2, r3
 800b496:	d203      	bcs.n	800b4a0 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	691b      	ldr	r3, [r3, #16]
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d1bf      	bne.n	800b420 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	691a      	ldr	r2, [r3, #16]
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	695b      	ldr	r3, [r3, #20]
 800b4a8:	429a      	cmp	r2, r3
 800b4aa:	d811      	bhi.n	800b4d0 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800b4ac:	683b      	ldr	r3, [r7, #0]
 800b4ae:	f003 030f 	and.w	r3, r3, #15
 800b4b2:	2201      	movs	r2, #1
 800b4b4:	fa02 f303 	lsl.w	r3, r2, r3
 800b4b8:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800b4ba:	693b      	ldr	r3, [r7, #16]
 800b4bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b4c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b4c2:	68bb      	ldr	r3, [r7, #8]
 800b4c4:	43db      	mvns	r3, r3
 800b4c6:	6939      	ldr	r1, [r7, #16]
 800b4c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b4cc:	4013      	ands	r3, r2
 800b4ce:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800b4d0:	2300      	movs	r3, #0
}
 800b4d2:	4618      	mov	r0, r3
 800b4d4:	3720      	adds	r7, #32
 800b4d6:	46bd      	mov	sp, r7
 800b4d8:	bd80      	pop	{r7, pc}
	...

0800b4dc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800b4dc:	b580      	push	{r7, lr}
 800b4de:	b088      	sub	sp, #32
 800b4e0:	af00      	add	r7, sp, #0
 800b4e2:	6078      	str	r0, [r7, #4]
 800b4e4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4ec:	69fb      	ldr	r3, [r7, #28]
 800b4ee:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800b4f0:	69fb      	ldr	r3, [r7, #28]
 800b4f2:	333c      	adds	r3, #60	@ 0x3c
 800b4f4:	3304      	adds	r3, #4
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800b4fa:	683b      	ldr	r3, [r7, #0]
 800b4fc:	015a      	lsls	r2, r3, #5
 800b4fe:	69bb      	ldr	r3, [r7, #24]
 800b500:	4413      	add	r3, r2
 800b502:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b506:	689b      	ldr	r3, [r3, #8]
 800b508:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	799b      	ldrb	r3, [r3, #6]
 800b50e:	2b01      	cmp	r3, #1
 800b510:	d17b      	bne.n	800b60a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800b512:	693b      	ldr	r3, [r7, #16]
 800b514:	f003 0308 	and.w	r3, r3, #8
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d015      	beq.n	800b548 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b51c:	697b      	ldr	r3, [r7, #20]
 800b51e:	4a61      	ldr	r2, [pc, #388]	@ (800b6a4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800b520:	4293      	cmp	r3, r2
 800b522:	f240 80b9 	bls.w	800b698 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800b526:	693b      	ldr	r3, [r7, #16]
 800b528:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	f000 80b3 	beq.w	800b698 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b532:	683b      	ldr	r3, [r7, #0]
 800b534:	015a      	lsls	r2, r3, #5
 800b536:	69bb      	ldr	r3, [r7, #24]
 800b538:	4413      	add	r3, r2
 800b53a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b53e:	461a      	mov	r2, r3
 800b540:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b544:	6093      	str	r3, [r2, #8]
 800b546:	e0a7      	b.n	800b698 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800b548:	693b      	ldr	r3, [r7, #16]
 800b54a:	f003 0320 	and.w	r3, r3, #32
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d009      	beq.n	800b566 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800b552:	683b      	ldr	r3, [r7, #0]
 800b554:	015a      	lsls	r2, r3, #5
 800b556:	69bb      	ldr	r3, [r7, #24]
 800b558:	4413      	add	r3, r2
 800b55a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b55e:	461a      	mov	r2, r3
 800b560:	2320      	movs	r3, #32
 800b562:	6093      	str	r3, [r2, #8]
 800b564:	e098      	b.n	800b698 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800b566:	693b      	ldr	r3, [r7, #16]
 800b568:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	f040 8093 	bne.w	800b698 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b572:	697b      	ldr	r3, [r7, #20]
 800b574:	4a4b      	ldr	r2, [pc, #300]	@ (800b6a4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800b576:	4293      	cmp	r3, r2
 800b578:	d90f      	bls.n	800b59a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800b57a:	693b      	ldr	r3, [r7, #16]
 800b57c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b580:	2b00      	cmp	r3, #0
 800b582:	d00a      	beq.n	800b59a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b584:	683b      	ldr	r3, [r7, #0]
 800b586:	015a      	lsls	r2, r3, #5
 800b588:	69bb      	ldr	r3, [r7, #24]
 800b58a:	4413      	add	r3, r2
 800b58c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b590:	461a      	mov	r2, r3
 800b592:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b596:	6093      	str	r3, [r2, #8]
 800b598:	e07e      	b.n	800b698 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800b59a:	683a      	ldr	r2, [r7, #0]
 800b59c:	4613      	mov	r3, r2
 800b59e:	00db      	lsls	r3, r3, #3
 800b5a0:	4413      	add	r3, r2
 800b5a2:	009b      	lsls	r3, r3, #2
 800b5a4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b5a8:	687a      	ldr	r2, [r7, #4]
 800b5aa:	4413      	add	r3, r2
 800b5ac:	3304      	adds	r3, #4
 800b5ae:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	6a1a      	ldr	r2, [r3, #32]
 800b5b4:	683b      	ldr	r3, [r7, #0]
 800b5b6:	0159      	lsls	r1, r3, #5
 800b5b8:	69bb      	ldr	r3, [r7, #24]
 800b5ba:	440b      	add	r3, r1
 800b5bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b5c0:	691b      	ldr	r3, [r3, #16]
 800b5c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b5c6:	1ad2      	subs	r2, r2, r3
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800b5cc:	683b      	ldr	r3, [r7, #0]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d114      	bne.n	800b5fc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	691b      	ldr	r3, [r3, #16]
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d109      	bne.n	800b5ee <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	6818      	ldr	r0, [r3, #0]
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b5e4:	461a      	mov	r2, r3
 800b5e6:	2101      	movs	r1, #1
 800b5e8:	f009 fdbe 	bl	8015168 <USB_EP0_OutStart>
 800b5ec:	e006      	b.n	800b5fc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	68da      	ldr	r2, [r3, #12]
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	695b      	ldr	r3, [r3, #20]
 800b5f6:	441a      	add	r2, r3
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b5fc:	683b      	ldr	r3, [r7, #0]
 800b5fe:	b2db      	uxtb	r3, r3
 800b600:	4619      	mov	r1, r3
 800b602:	6878      	ldr	r0, [r7, #4]
 800b604:	f7f8 fbd4 	bl	8003db0 <HAL_PCD_DataOutStageCallback>
 800b608:	e046      	b.n	800b698 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800b60a:	697b      	ldr	r3, [r7, #20]
 800b60c:	4a26      	ldr	r2, [pc, #152]	@ (800b6a8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800b60e:	4293      	cmp	r3, r2
 800b610:	d124      	bne.n	800b65c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800b612:	693b      	ldr	r3, [r7, #16]
 800b614:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d00a      	beq.n	800b632 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b61c:	683b      	ldr	r3, [r7, #0]
 800b61e:	015a      	lsls	r2, r3, #5
 800b620:	69bb      	ldr	r3, [r7, #24]
 800b622:	4413      	add	r3, r2
 800b624:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b628:	461a      	mov	r2, r3
 800b62a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b62e:	6093      	str	r3, [r2, #8]
 800b630:	e032      	b.n	800b698 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800b632:	693b      	ldr	r3, [r7, #16]
 800b634:	f003 0320 	and.w	r3, r3, #32
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d008      	beq.n	800b64e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800b63c:	683b      	ldr	r3, [r7, #0]
 800b63e:	015a      	lsls	r2, r3, #5
 800b640:	69bb      	ldr	r3, [r7, #24]
 800b642:	4413      	add	r3, r2
 800b644:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b648:	461a      	mov	r2, r3
 800b64a:	2320      	movs	r3, #32
 800b64c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b64e:	683b      	ldr	r3, [r7, #0]
 800b650:	b2db      	uxtb	r3, r3
 800b652:	4619      	mov	r1, r3
 800b654:	6878      	ldr	r0, [r7, #4]
 800b656:	f7f8 fbab 	bl	8003db0 <HAL_PCD_DataOutStageCallback>
 800b65a:	e01d      	b.n	800b698 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800b65c:	683b      	ldr	r3, [r7, #0]
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d114      	bne.n	800b68c <PCD_EP_OutXfrComplete_int+0x1b0>
 800b662:	6879      	ldr	r1, [r7, #4]
 800b664:	683a      	ldr	r2, [r7, #0]
 800b666:	4613      	mov	r3, r2
 800b668:	00db      	lsls	r3, r3, #3
 800b66a:	4413      	add	r3, r2
 800b66c:	009b      	lsls	r3, r3, #2
 800b66e:	440b      	add	r3, r1
 800b670:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	2b00      	cmp	r3, #0
 800b678:	d108      	bne.n	800b68c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	6818      	ldr	r0, [r3, #0]
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b684:	461a      	mov	r2, r3
 800b686:	2100      	movs	r1, #0
 800b688:	f009 fd6e 	bl	8015168 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b68c:	683b      	ldr	r3, [r7, #0]
 800b68e:	b2db      	uxtb	r3, r3
 800b690:	4619      	mov	r1, r3
 800b692:	6878      	ldr	r0, [r7, #4]
 800b694:	f7f8 fb8c 	bl	8003db0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800b698:	2300      	movs	r3, #0
}
 800b69a:	4618      	mov	r0, r3
 800b69c:	3720      	adds	r7, #32
 800b69e:	46bd      	mov	sp, r7
 800b6a0:	bd80      	pop	{r7, pc}
 800b6a2:	bf00      	nop
 800b6a4:	4f54300a 	.word	0x4f54300a
 800b6a8:	4f54310a 	.word	0x4f54310a

0800b6ac <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	b086      	sub	sp, #24
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	6078      	str	r0, [r7, #4]
 800b6b4:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b6bc:	697b      	ldr	r3, [r7, #20]
 800b6be:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800b6c0:	697b      	ldr	r3, [r7, #20]
 800b6c2:	333c      	adds	r3, #60	@ 0x3c
 800b6c4:	3304      	adds	r3, #4
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800b6ca:	683b      	ldr	r3, [r7, #0]
 800b6cc:	015a      	lsls	r2, r3, #5
 800b6ce:	693b      	ldr	r3, [r7, #16]
 800b6d0:	4413      	add	r3, r2
 800b6d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b6d6:	689b      	ldr	r3, [r3, #8]
 800b6d8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	4a15      	ldr	r2, [pc, #84]	@ (800b734 <PCD_EP_OutSetupPacket_int+0x88>)
 800b6de:	4293      	cmp	r3, r2
 800b6e0:	d90e      	bls.n	800b700 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800b6e2:	68bb      	ldr	r3, [r7, #8]
 800b6e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d009      	beq.n	800b700 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b6ec:	683b      	ldr	r3, [r7, #0]
 800b6ee:	015a      	lsls	r2, r3, #5
 800b6f0:	693b      	ldr	r3, [r7, #16]
 800b6f2:	4413      	add	r3, r2
 800b6f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b6f8:	461a      	mov	r2, r3
 800b6fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b6fe:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800b700:	6878      	ldr	r0, [r7, #4]
 800b702:	f7f8 fb43 	bl	8003d8c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	4a0a      	ldr	r2, [pc, #40]	@ (800b734 <PCD_EP_OutSetupPacket_int+0x88>)
 800b70a:	4293      	cmp	r3, r2
 800b70c:	d90c      	bls.n	800b728 <PCD_EP_OutSetupPacket_int+0x7c>
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	799b      	ldrb	r3, [r3, #6]
 800b712:	2b01      	cmp	r3, #1
 800b714:	d108      	bne.n	800b728 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	6818      	ldr	r0, [r3, #0]
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b720:	461a      	mov	r2, r3
 800b722:	2101      	movs	r1, #1
 800b724:	f009 fd20 	bl	8015168 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800b728:	2300      	movs	r3, #0
}
 800b72a:	4618      	mov	r0, r3
 800b72c:	3718      	adds	r7, #24
 800b72e:	46bd      	mov	sp, r7
 800b730:	bd80      	pop	{r7, pc}
 800b732:	bf00      	nop
 800b734:	4f54300a 	.word	0x4f54300a

0800b738 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800b738:	b480      	push	{r7}
 800b73a:	b085      	sub	sp, #20
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	6078      	str	r0, [r7, #4]
 800b740:	460b      	mov	r3, r1
 800b742:	70fb      	strb	r3, [r7, #3]
 800b744:	4613      	mov	r3, r2
 800b746:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b74e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800b750:	78fb      	ldrb	r3, [r7, #3]
 800b752:	2b00      	cmp	r3, #0
 800b754:	d107      	bne.n	800b766 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800b756:	883b      	ldrh	r3, [r7, #0]
 800b758:	0419      	lsls	r1, r3, #16
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	68ba      	ldr	r2, [r7, #8]
 800b760:	430a      	orrs	r2, r1
 800b762:	629a      	str	r2, [r3, #40]	@ 0x28
 800b764:	e028      	b.n	800b7b8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b76c:	0c1b      	lsrs	r3, r3, #16
 800b76e:	68ba      	ldr	r2, [r7, #8]
 800b770:	4413      	add	r3, r2
 800b772:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800b774:	2300      	movs	r3, #0
 800b776:	73fb      	strb	r3, [r7, #15]
 800b778:	e00d      	b.n	800b796 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	681a      	ldr	r2, [r3, #0]
 800b77e:	7bfb      	ldrb	r3, [r7, #15]
 800b780:	3340      	adds	r3, #64	@ 0x40
 800b782:	009b      	lsls	r3, r3, #2
 800b784:	4413      	add	r3, r2
 800b786:	685b      	ldr	r3, [r3, #4]
 800b788:	0c1b      	lsrs	r3, r3, #16
 800b78a:	68ba      	ldr	r2, [r7, #8]
 800b78c:	4413      	add	r3, r2
 800b78e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800b790:	7bfb      	ldrb	r3, [r7, #15]
 800b792:	3301      	adds	r3, #1
 800b794:	73fb      	strb	r3, [r7, #15]
 800b796:	7bfa      	ldrb	r2, [r7, #15]
 800b798:	78fb      	ldrb	r3, [r7, #3]
 800b79a:	3b01      	subs	r3, #1
 800b79c:	429a      	cmp	r2, r3
 800b79e:	d3ec      	bcc.n	800b77a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800b7a0:	883b      	ldrh	r3, [r7, #0]
 800b7a2:	0418      	lsls	r0, r3, #16
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	6819      	ldr	r1, [r3, #0]
 800b7a8:	78fb      	ldrb	r3, [r7, #3]
 800b7aa:	3b01      	subs	r3, #1
 800b7ac:	68ba      	ldr	r2, [r7, #8]
 800b7ae:	4302      	orrs	r2, r0
 800b7b0:	3340      	adds	r3, #64	@ 0x40
 800b7b2:	009b      	lsls	r3, r3, #2
 800b7b4:	440b      	add	r3, r1
 800b7b6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800b7b8:	2300      	movs	r3, #0
}
 800b7ba:	4618      	mov	r0, r3
 800b7bc:	3714      	adds	r7, #20
 800b7be:	46bd      	mov	sp, r7
 800b7c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c4:	4770      	bx	lr

0800b7c6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800b7c6:	b480      	push	{r7}
 800b7c8:	b083      	sub	sp, #12
 800b7ca:	af00      	add	r7, sp, #0
 800b7cc:	6078      	str	r0, [r7, #4]
 800b7ce:	460b      	mov	r3, r1
 800b7d0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	887a      	ldrh	r2, [r7, #2]
 800b7d8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800b7da:	2300      	movs	r3, #0
}
 800b7dc:	4618      	mov	r0, r3
 800b7de:	370c      	adds	r7, #12
 800b7e0:	46bd      	mov	sp, r7
 800b7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e6:	4770      	bx	lr

0800b7e8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800b7e8:	b480      	push	{r7}
 800b7ea:	b085      	sub	sp, #20
 800b7ec:	af00      	add	r7, sp, #0
 800b7ee:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	2201      	movs	r2, #1
 800b7fa:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	2200      	movs	r2, #0
 800b802:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	699b      	ldr	r3, [r3, #24]
 800b80a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b816:	4b05      	ldr	r3, [pc, #20]	@ (800b82c <HAL_PCDEx_ActivateLPM+0x44>)
 800b818:	4313      	orrs	r3, r2
 800b81a:	68fa      	ldr	r2, [r7, #12]
 800b81c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800b81e:	2300      	movs	r3, #0
}
 800b820:	4618      	mov	r0, r3
 800b822:	3714      	adds	r7, #20
 800b824:	46bd      	mov	sp, r7
 800b826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b82a:	4770      	bx	lr
 800b82c:	10000003 	.word	0x10000003

0800b830 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800b830:	b480      	push	{r7}
 800b832:	b083      	sub	sp, #12
 800b834:	af00      	add	r7, sp, #0
 800b836:	6078      	str	r0, [r7, #4]
 800b838:	460b      	mov	r3, r1
 800b83a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800b83c:	bf00      	nop
 800b83e:	370c      	adds	r7, #12
 800b840:	46bd      	mov	sp, r7
 800b842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b846:	4770      	bx	lr

0800b848 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800b848:	b580      	push	{r7, lr}
 800b84a:	b084      	sub	sp, #16
 800b84c:	af00      	add	r7, sp, #0
 800b84e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800b850:	4b19      	ldr	r3, [pc, #100]	@ (800b8b8 <HAL_PWREx_ConfigSupply+0x70>)
 800b852:	68db      	ldr	r3, [r3, #12]
 800b854:	f003 0304 	and.w	r3, r3, #4
 800b858:	2b04      	cmp	r3, #4
 800b85a:	d00a      	beq.n	800b872 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800b85c:	4b16      	ldr	r3, [pc, #88]	@ (800b8b8 <HAL_PWREx_ConfigSupply+0x70>)
 800b85e:	68db      	ldr	r3, [r3, #12]
 800b860:	f003 0307 	and.w	r3, r3, #7
 800b864:	687a      	ldr	r2, [r7, #4]
 800b866:	429a      	cmp	r2, r3
 800b868:	d001      	beq.n	800b86e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800b86a:	2301      	movs	r3, #1
 800b86c:	e01f      	b.n	800b8ae <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800b86e:	2300      	movs	r3, #0
 800b870:	e01d      	b.n	800b8ae <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800b872:	4b11      	ldr	r3, [pc, #68]	@ (800b8b8 <HAL_PWREx_ConfigSupply+0x70>)
 800b874:	68db      	ldr	r3, [r3, #12]
 800b876:	f023 0207 	bic.w	r2, r3, #7
 800b87a:	490f      	ldr	r1, [pc, #60]	@ (800b8b8 <HAL_PWREx_ConfigSupply+0x70>)
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	4313      	orrs	r3, r2
 800b880:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800b882:	f7f9 f96b 	bl	8004b5c <HAL_GetTick>
 800b886:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800b888:	e009      	b.n	800b89e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800b88a:	f7f9 f967 	bl	8004b5c <HAL_GetTick>
 800b88e:	4602      	mov	r2, r0
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	1ad3      	subs	r3, r2, r3
 800b894:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b898:	d901      	bls.n	800b89e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800b89a:	2301      	movs	r3, #1
 800b89c:	e007      	b.n	800b8ae <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800b89e:	4b06      	ldr	r3, [pc, #24]	@ (800b8b8 <HAL_PWREx_ConfigSupply+0x70>)
 800b8a0:	685b      	ldr	r3, [r3, #4]
 800b8a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b8a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b8aa:	d1ee      	bne.n	800b88a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800b8ac:	2300      	movs	r3, #0
}
 800b8ae:	4618      	mov	r0, r3
 800b8b0:	3710      	adds	r7, #16
 800b8b2:	46bd      	mov	sp, r7
 800b8b4:	bd80      	pop	{r7, pc}
 800b8b6:	bf00      	nop
 800b8b8:	58024800 	.word	0x58024800

0800b8bc <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800b8bc:	b480      	push	{r7}
 800b8be:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800b8c0:	4b05      	ldr	r3, [pc, #20]	@ (800b8d8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800b8c2:	68db      	ldr	r3, [r3, #12]
 800b8c4:	4a04      	ldr	r2, [pc, #16]	@ (800b8d8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800b8c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b8ca:	60d3      	str	r3, [r2, #12]
}
 800b8cc:	bf00      	nop
 800b8ce:	46bd      	mov	sp, r7
 800b8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d4:	4770      	bx	lr
 800b8d6:	bf00      	nop
 800b8d8:	58024800 	.word	0x58024800

0800b8dc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b8dc:	b580      	push	{r7, lr}
 800b8de:	b08c      	sub	sp, #48	@ 0x30
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d102      	bne.n	800b8f0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800b8ea:	2301      	movs	r3, #1
 800b8ec:	f000 bc48 	b.w	800c180 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	f003 0301 	and.w	r3, r3, #1
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	f000 8088 	beq.w	800ba0e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b8fe:	4b99      	ldr	r3, [pc, #612]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800b900:	691b      	ldr	r3, [r3, #16]
 800b902:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b906:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b908:	4b96      	ldr	r3, [pc, #600]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800b90a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b90c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800b90e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b910:	2b10      	cmp	r3, #16
 800b912:	d007      	beq.n	800b924 <HAL_RCC_OscConfig+0x48>
 800b914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b916:	2b18      	cmp	r3, #24
 800b918:	d111      	bne.n	800b93e <HAL_RCC_OscConfig+0x62>
 800b91a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b91c:	f003 0303 	and.w	r3, r3, #3
 800b920:	2b02      	cmp	r3, #2
 800b922:	d10c      	bne.n	800b93e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b924:	4b8f      	ldr	r3, [pc, #572]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d06d      	beq.n	800ba0c <HAL_RCC_OscConfig+0x130>
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	685b      	ldr	r3, [r3, #4]
 800b934:	2b00      	cmp	r3, #0
 800b936:	d169      	bne.n	800ba0c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800b938:	2301      	movs	r3, #1
 800b93a:	f000 bc21 	b.w	800c180 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	685b      	ldr	r3, [r3, #4]
 800b942:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b946:	d106      	bne.n	800b956 <HAL_RCC_OscConfig+0x7a>
 800b948:	4b86      	ldr	r3, [pc, #536]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	4a85      	ldr	r2, [pc, #532]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800b94e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b952:	6013      	str	r3, [r2, #0]
 800b954:	e02e      	b.n	800b9b4 <HAL_RCC_OscConfig+0xd8>
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	685b      	ldr	r3, [r3, #4]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d10c      	bne.n	800b978 <HAL_RCC_OscConfig+0x9c>
 800b95e:	4b81      	ldr	r3, [pc, #516]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	4a80      	ldr	r2, [pc, #512]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800b964:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b968:	6013      	str	r3, [r2, #0]
 800b96a:	4b7e      	ldr	r3, [pc, #504]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	4a7d      	ldr	r2, [pc, #500]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800b970:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b974:	6013      	str	r3, [r2, #0]
 800b976:	e01d      	b.n	800b9b4 <HAL_RCC_OscConfig+0xd8>
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	685b      	ldr	r3, [r3, #4]
 800b97c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b980:	d10c      	bne.n	800b99c <HAL_RCC_OscConfig+0xc0>
 800b982:	4b78      	ldr	r3, [pc, #480]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	4a77      	ldr	r2, [pc, #476]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800b988:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b98c:	6013      	str	r3, [r2, #0]
 800b98e:	4b75      	ldr	r3, [pc, #468]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	4a74      	ldr	r2, [pc, #464]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800b994:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b998:	6013      	str	r3, [r2, #0]
 800b99a:	e00b      	b.n	800b9b4 <HAL_RCC_OscConfig+0xd8>
 800b99c:	4b71      	ldr	r3, [pc, #452]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	4a70      	ldr	r2, [pc, #448]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800b9a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b9a6:	6013      	str	r3, [r2, #0]
 800b9a8:	4b6e      	ldr	r3, [pc, #440]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	4a6d      	ldr	r2, [pc, #436]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800b9ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b9b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	685b      	ldr	r3, [r3, #4]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d013      	beq.n	800b9e4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b9bc:	f7f9 f8ce 	bl	8004b5c <HAL_GetTick>
 800b9c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b9c2:	e008      	b.n	800b9d6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b9c4:	f7f9 f8ca 	bl	8004b5c <HAL_GetTick>
 800b9c8:	4602      	mov	r2, r0
 800b9ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9cc:	1ad3      	subs	r3, r2, r3
 800b9ce:	2b64      	cmp	r3, #100	@ 0x64
 800b9d0:	d901      	bls.n	800b9d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b9d2:	2303      	movs	r3, #3
 800b9d4:	e3d4      	b.n	800c180 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b9d6:	4b63      	ldr	r3, [pc, #396]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d0f0      	beq.n	800b9c4 <HAL_RCC_OscConfig+0xe8>
 800b9e2:	e014      	b.n	800ba0e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b9e4:	f7f9 f8ba 	bl	8004b5c <HAL_GetTick>
 800b9e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b9ea:	e008      	b.n	800b9fe <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b9ec:	f7f9 f8b6 	bl	8004b5c <HAL_GetTick>
 800b9f0:	4602      	mov	r2, r0
 800b9f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9f4:	1ad3      	subs	r3, r2, r3
 800b9f6:	2b64      	cmp	r3, #100	@ 0x64
 800b9f8:	d901      	bls.n	800b9fe <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800b9fa:	2303      	movs	r3, #3
 800b9fc:	e3c0      	b.n	800c180 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b9fe:	4b59      	ldr	r3, [pc, #356]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d1f0      	bne.n	800b9ec <HAL_RCC_OscConfig+0x110>
 800ba0a:	e000      	b.n	800ba0e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ba0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	f003 0302 	and.w	r3, r3, #2
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	f000 80ca 	beq.w	800bbb0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ba1c:	4b51      	ldr	r3, [pc, #324]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800ba1e:	691b      	ldr	r3, [r3, #16]
 800ba20:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ba24:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800ba26:	4b4f      	ldr	r3, [pc, #316]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800ba28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba2a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800ba2c:	6a3b      	ldr	r3, [r7, #32]
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d007      	beq.n	800ba42 <HAL_RCC_OscConfig+0x166>
 800ba32:	6a3b      	ldr	r3, [r7, #32]
 800ba34:	2b18      	cmp	r3, #24
 800ba36:	d156      	bne.n	800bae6 <HAL_RCC_OscConfig+0x20a>
 800ba38:	69fb      	ldr	r3, [r7, #28]
 800ba3a:	f003 0303 	and.w	r3, r3, #3
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d151      	bne.n	800bae6 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ba42:	4b48      	ldr	r3, [pc, #288]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	f003 0304 	and.w	r3, r3, #4
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d005      	beq.n	800ba5a <HAL_RCC_OscConfig+0x17e>
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	68db      	ldr	r3, [r3, #12]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d101      	bne.n	800ba5a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800ba56:	2301      	movs	r3, #1
 800ba58:	e392      	b.n	800c180 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800ba5a:	4b42      	ldr	r3, [pc, #264]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	f023 0219 	bic.w	r2, r3, #25
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	68db      	ldr	r3, [r3, #12]
 800ba66:	493f      	ldr	r1, [pc, #252]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800ba68:	4313      	orrs	r3, r2
 800ba6a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba6c:	f7f9 f876 	bl	8004b5c <HAL_GetTick>
 800ba70:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800ba72:	e008      	b.n	800ba86 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ba74:	f7f9 f872 	bl	8004b5c <HAL_GetTick>
 800ba78:	4602      	mov	r2, r0
 800ba7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba7c:	1ad3      	subs	r3, r2, r3
 800ba7e:	2b02      	cmp	r3, #2
 800ba80:	d901      	bls.n	800ba86 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800ba82:	2303      	movs	r3, #3
 800ba84:	e37c      	b.n	800c180 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800ba86:	4b37      	ldr	r3, [pc, #220]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	f003 0304 	and.w	r3, r3, #4
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d0f0      	beq.n	800ba74 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ba92:	f7f9 f893 	bl	8004bbc <HAL_GetREVID>
 800ba96:	4603      	mov	r3, r0
 800ba98:	f241 0203 	movw	r2, #4099	@ 0x1003
 800ba9c:	4293      	cmp	r3, r2
 800ba9e:	d817      	bhi.n	800bad0 <HAL_RCC_OscConfig+0x1f4>
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	691b      	ldr	r3, [r3, #16]
 800baa4:	2b40      	cmp	r3, #64	@ 0x40
 800baa6:	d108      	bne.n	800baba <HAL_RCC_OscConfig+0x1de>
 800baa8:	4b2e      	ldr	r3, [pc, #184]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800baaa:	685b      	ldr	r3, [r3, #4]
 800baac:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800bab0:	4a2c      	ldr	r2, [pc, #176]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800bab2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bab6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800bab8:	e07a      	b.n	800bbb0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800baba:	4b2a      	ldr	r3, [pc, #168]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800babc:	685b      	ldr	r3, [r3, #4]
 800babe:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	691b      	ldr	r3, [r3, #16]
 800bac6:	031b      	lsls	r3, r3, #12
 800bac8:	4926      	ldr	r1, [pc, #152]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800baca:	4313      	orrs	r3, r2
 800bacc:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800bace:	e06f      	b.n	800bbb0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bad0:	4b24      	ldr	r3, [pc, #144]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800bad2:	685b      	ldr	r3, [r3, #4]
 800bad4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	691b      	ldr	r3, [r3, #16]
 800badc:	061b      	lsls	r3, r3, #24
 800bade:	4921      	ldr	r1, [pc, #132]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800bae0:	4313      	orrs	r3, r2
 800bae2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800bae4:	e064      	b.n	800bbb0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	68db      	ldr	r3, [r3, #12]
 800baea:	2b00      	cmp	r3, #0
 800baec:	d047      	beq.n	800bb7e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800baee:	4b1d      	ldr	r3, [pc, #116]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	f023 0219 	bic.w	r2, r3, #25
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	68db      	ldr	r3, [r3, #12]
 800bafa:	491a      	ldr	r1, [pc, #104]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800bafc:	4313      	orrs	r3, r2
 800bafe:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb00:	f7f9 f82c 	bl	8004b5c <HAL_GetTick>
 800bb04:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800bb06:	e008      	b.n	800bb1a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bb08:	f7f9 f828 	bl	8004b5c <HAL_GetTick>
 800bb0c:	4602      	mov	r2, r0
 800bb0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb10:	1ad3      	subs	r3, r2, r3
 800bb12:	2b02      	cmp	r3, #2
 800bb14:	d901      	bls.n	800bb1a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800bb16:	2303      	movs	r3, #3
 800bb18:	e332      	b.n	800c180 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800bb1a:	4b12      	ldr	r3, [pc, #72]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	f003 0304 	and.w	r3, r3, #4
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d0f0      	beq.n	800bb08 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bb26:	f7f9 f849 	bl	8004bbc <HAL_GetREVID>
 800bb2a:	4603      	mov	r3, r0
 800bb2c:	f241 0203 	movw	r2, #4099	@ 0x1003
 800bb30:	4293      	cmp	r3, r2
 800bb32:	d819      	bhi.n	800bb68 <HAL_RCC_OscConfig+0x28c>
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	691b      	ldr	r3, [r3, #16]
 800bb38:	2b40      	cmp	r3, #64	@ 0x40
 800bb3a:	d108      	bne.n	800bb4e <HAL_RCC_OscConfig+0x272>
 800bb3c:	4b09      	ldr	r3, [pc, #36]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800bb3e:	685b      	ldr	r3, [r3, #4]
 800bb40:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800bb44:	4a07      	ldr	r2, [pc, #28]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800bb46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bb4a:	6053      	str	r3, [r2, #4]
 800bb4c:	e030      	b.n	800bbb0 <HAL_RCC_OscConfig+0x2d4>
 800bb4e:	4b05      	ldr	r3, [pc, #20]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800bb50:	685b      	ldr	r3, [r3, #4]
 800bb52:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	691b      	ldr	r3, [r3, #16]
 800bb5a:	031b      	lsls	r3, r3, #12
 800bb5c:	4901      	ldr	r1, [pc, #4]	@ (800bb64 <HAL_RCC_OscConfig+0x288>)
 800bb5e:	4313      	orrs	r3, r2
 800bb60:	604b      	str	r3, [r1, #4]
 800bb62:	e025      	b.n	800bbb0 <HAL_RCC_OscConfig+0x2d4>
 800bb64:	58024400 	.word	0x58024400
 800bb68:	4b9a      	ldr	r3, [pc, #616]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bb6a:	685b      	ldr	r3, [r3, #4]
 800bb6c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	691b      	ldr	r3, [r3, #16]
 800bb74:	061b      	lsls	r3, r3, #24
 800bb76:	4997      	ldr	r1, [pc, #604]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bb78:	4313      	orrs	r3, r2
 800bb7a:	604b      	str	r3, [r1, #4]
 800bb7c:	e018      	b.n	800bbb0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800bb7e:	4b95      	ldr	r3, [pc, #596]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	4a94      	ldr	r2, [pc, #592]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bb84:	f023 0301 	bic.w	r3, r3, #1
 800bb88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb8a:	f7f8 ffe7 	bl	8004b5c <HAL_GetTick>
 800bb8e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800bb90:	e008      	b.n	800bba4 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bb92:	f7f8 ffe3 	bl	8004b5c <HAL_GetTick>
 800bb96:	4602      	mov	r2, r0
 800bb98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb9a:	1ad3      	subs	r3, r2, r3
 800bb9c:	2b02      	cmp	r3, #2
 800bb9e:	d901      	bls.n	800bba4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800bba0:	2303      	movs	r3, #3
 800bba2:	e2ed      	b.n	800c180 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800bba4:	4b8b      	ldr	r3, [pc, #556]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	f003 0304 	and.w	r3, r3, #4
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d1f0      	bne.n	800bb92 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	f003 0310 	and.w	r3, r3, #16
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	f000 80a9 	beq.w	800bd10 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bbbe:	4b85      	ldr	r3, [pc, #532]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bbc0:	691b      	ldr	r3, [r3, #16]
 800bbc2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bbc6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800bbc8:	4b82      	ldr	r3, [pc, #520]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bbca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbcc:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800bbce:	69bb      	ldr	r3, [r7, #24]
 800bbd0:	2b08      	cmp	r3, #8
 800bbd2:	d007      	beq.n	800bbe4 <HAL_RCC_OscConfig+0x308>
 800bbd4:	69bb      	ldr	r3, [r7, #24]
 800bbd6:	2b18      	cmp	r3, #24
 800bbd8:	d13a      	bne.n	800bc50 <HAL_RCC_OscConfig+0x374>
 800bbda:	697b      	ldr	r3, [r7, #20]
 800bbdc:	f003 0303 	and.w	r3, r3, #3
 800bbe0:	2b01      	cmp	r3, #1
 800bbe2:	d135      	bne.n	800bc50 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800bbe4:	4b7b      	ldr	r3, [pc, #492]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d005      	beq.n	800bbfc <HAL_RCC_OscConfig+0x320>
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	69db      	ldr	r3, [r3, #28]
 800bbf4:	2b80      	cmp	r3, #128	@ 0x80
 800bbf6:	d001      	beq.n	800bbfc <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800bbf8:	2301      	movs	r3, #1
 800bbfa:	e2c1      	b.n	800c180 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800bbfc:	f7f8 ffde 	bl	8004bbc <HAL_GetREVID>
 800bc00:	4603      	mov	r3, r0
 800bc02:	f241 0203 	movw	r2, #4099	@ 0x1003
 800bc06:	4293      	cmp	r3, r2
 800bc08:	d817      	bhi.n	800bc3a <HAL_RCC_OscConfig+0x35e>
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	6a1b      	ldr	r3, [r3, #32]
 800bc0e:	2b20      	cmp	r3, #32
 800bc10:	d108      	bne.n	800bc24 <HAL_RCC_OscConfig+0x348>
 800bc12:	4b70      	ldr	r3, [pc, #448]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bc14:	685b      	ldr	r3, [r3, #4]
 800bc16:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800bc1a:	4a6e      	ldr	r2, [pc, #440]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bc1c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800bc20:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800bc22:	e075      	b.n	800bd10 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800bc24:	4b6b      	ldr	r3, [pc, #428]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bc26:	685b      	ldr	r3, [r3, #4]
 800bc28:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	6a1b      	ldr	r3, [r3, #32]
 800bc30:	069b      	lsls	r3, r3, #26
 800bc32:	4968      	ldr	r1, [pc, #416]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bc34:	4313      	orrs	r3, r2
 800bc36:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800bc38:	e06a      	b.n	800bd10 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800bc3a:	4b66      	ldr	r3, [pc, #408]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bc3c:	68db      	ldr	r3, [r3, #12]
 800bc3e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	6a1b      	ldr	r3, [r3, #32]
 800bc46:	061b      	lsls	r3, r3, #24
 800bc48:	4962      	ldr	r1, [pc, #392]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bc4a:	4313      	orrs	r3, r2
 800bc4c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800bc4e:	e05f      	b.n	800bd10 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	69db      	ldr	r3, [r3, #28]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d042      	beq.n	800bcde <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800bc58:	4b5e      	ldr	r3, [pc, #376]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	4a5d      	ldr	r2, [pc, #372]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bc5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bc64:	f7f8 ff7a 	bl	8004b5c <HAL_GetTick>
 800bc68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800bc6a:	e008      	b.n	800bc7e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800bc6c:	f7f8 ff76 	bl	8004b5c <HAL_GetTick>
 800bc70:	4602      	mov	r2, r0
 800bc72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc74:	1ad3      	subs	r3, r2, r3
 800bc76:	2b02      	cmp	r3, #2
 800bc78:	d901      	bls.n	800bc7e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800bc7a:	2303      	movs	r3, #3
 800bc7c:	e280      	b.n	800c180 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800bc7e:	4b55      	ldr	r3, [pc, #340]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d0f0      	beq.n	800bc6c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800bc8a:	f7f8 ff97 	bl	8004bbc <HAL_GetREVID>
 800bc8e:	4603      	mov	r3, r0
 800bc90:	f241 0203 	movw	r2, #4099	@ 0x1003
 800bc94:	4293      	cmp	r3, r2
 800bc96:	d817      	bhi.n	800bcc8 <HAL_RCC_OscConfig+0x3ec>
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	6a1b      	ldr	r3, [r3, #32]
 800bc9c:	2b20      	cmp	r3, #32
 800bc9e:	d108      	bne.n	800bcb2 <HAL_RCC_OscConfig+0x3d6>
 800bca0:	4b4c      	ldr	r3, [pc, #304]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bca2:	685b      	ldr	r3, [r3, #4]
 800bca4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800bca8:	4a4a      	ldr	r2, [pc, #296]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bcaa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800bcae:	6053      	str	r3, [r2, #4]
 800bcb0:	e02e      	b.n	800bd10 <HAL_RCC_OscConfig+0x434>
 800bcb2:	4b48      	ldr	r3, [pc, #288]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bcb4:	685b      	ldr	r3, [r3, #4]
 800bcb6:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	6a1b      	ldr	r3, [r3, #32]
 800bcbe:	069b      	lsls	r3, r3, #26
 800bcc0:	4944      	ldr	r1, [pc, #272]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bcc2:	4313      	orrs	r3, r2
 800bcc4:	604b      	str	r3, [r1, #4]
 800bcc6:	e023      	b.n	800bd10 <HAL_RCC_OscConfig+0x434>
 800bcc8:	4b42      	ldr	r3, [pc, #264]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bcca:	68db      	ldr	r3, [r3, #12]
 800bccc:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	6a1b      	ldr	r3, [r3, #32]
 800bcd4:	061b      	lsls	r3, r3, #24
 800bcd6:	493f      	ldr	r1, [pc, #252]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bcd8:	4313      	orrs	r3, r2
 800bcda:	60cb      	str	r3, [r1, #12]
 800bcdc:	e018      	b.n	800bd10 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800bcde:	4b3d      	ldr	r3, [pc, #244]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	4a3c      	ldr	r2, [pc, #240]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bce4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bce8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bcea:	f7f8 ff37 	bl	8004b5c <HAL_GetTick>
 800bcee:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800bcf0:	e008      	b.n	800bd04 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800bcf2:	f7f8 ff33 	bl	8004b5c <HAL_GetTick>
 800bcf6:	4602      	mov	r2, r0
 800bcf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcfa:	1ad3      	subs	r3, r2, r3
 800bcfc:	2b02      	cmp	r3, #2
 800bcfe:	d901      	bls.n	800bd04 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800bd00:	2303      	movs	r3, #3
 800bd02:	e23d      	b.n	800c180 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800bd04:	4b33      	ldr	r3, [pc, #204]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d1f0      	bne.n	800bcf2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	f003 0308 	and.w	r3, r3, #8
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d036      	beq.n	800bd8a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	695b      	ldr	r3, [r3, #20]
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d019      	beq.n	800bd58 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800bd24:	4b2b      	ldr	r3, [pc, #172]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bd26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bd28:	4a2a      	ldr	r2, [pc, #168]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bd2a:	f043 0301 	orr.w	r3, r3, #1
 800bd2e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bd30:	f7f8 ff14 	bl	8004b5c <HAL_GetTick>
 800bd34:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800bd36:	e008      	b.n	800bd4a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bd38:	f7f8 ff10 	bl	8004b5c <HAL_GetTick>
 800bd3c:	4602      	mov	r2, r0
 800bd3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd40:	1ad3      	subs	r3, r2, r3
 800bd42:	2b02      	cmp	r3, #2
 800bd44:	d901      	bls.n	800bd4a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800bd46:	2303      	movs	r3, #3
 800bd48:	e21a      	b.n	800c180 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800bd4a:	4b22      	ldr	r3, [pc, #136]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bd4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bd4e:	f003 0302 	and.w	r3, r3, #2
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d0f0      	beq.n	800bd38 <HAL_RCC_OscConfig+0x45c>
 800bd56:	e018      	b.n	800bd8a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800bd58:	4b1e      	ldr	r3, [pc, #120]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bd5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bd5c:	4a1d      	ldr	r2, [pc, #116]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bd5e:	f023 0301 	bic.w	r3, r3, #1
 800bd62:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bd64:	f7f8 fefa 	bl	8004b5c <HAL_GetTick>
 800bd68:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800bd6a:	e008      	b.n	800bd7e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bd6c:	f7f8 fef6 	bl	8004b5c <HAL_GetTick>
 800bd70:	4602      	mov	r2, r0
 800bd72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd74:	1ad3      	subs	r3, r2, r3
 800bd76:	2b02      	cmp	r3, #2
 800bd78:	d901      	bls.n	800bd7e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800bd7a:	2303      	movs	r3, #3
 800bd7c:	e200      	b.n	800c180 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800bd7e:	4b15      	ldr	r3, [pc, #84]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bd80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bd82:	f003 0302 	and.w	r3, r3, #2
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d1f0      	bne.n	800bd6c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	f003 0320 	and.w	r3, r3, #32
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d039      	beq.n	800be0a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	699b      	ldr	r3, [r3, #24]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d01c      	beq.n	800bdd8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800bd9e:	4b0d      	ldr	r3, [pc, #52]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	4a0c      	ldr	r2, [pc, #48]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bda4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800bda8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800bdaa:	f7f8 fed7 	bl	8004b5c <HAL_GetTick>
 800bdae:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800bdb0:	e008      	b.n	800bdc4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bdb2:	f7f8 fed3 	bl	8004b5c <HAL_GetTick>
 800bdb6:	4602      	mov	r2, r0
 800bdb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdba:	1ad3      	subs	r3, r2, r3
 800bdbc:	2b02      	cmp	r3, #2
 800bdbe:	d901      	bls.n	800bdc4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800bdc0:	2303      	movs	r3, #3
 800bdc2:	e1dd      	b.n	800c180 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800bdc4:	4b03      	ldr	r3, [pc, #12]	@ (800bdd4 <HAL_RCC_OscConfig+0x4f8>)
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d0f0      	beq.n	800bdb2 <HAL_RCC_OscConfig+0x4d6>
 800bdd0:	e01b      	b.n	800be0a <HAL_RCC_OscConfig+0x52e>
 800bdd2:	bf00      	nop
 800bdd4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800bdd8:	4b9b      	ldr	r3, [pc, #620]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	4a9a      	ldr	r2, [pc, #616]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800bdde:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bde2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800bde4:	f7f8 feba 	bl	8004b5c <HAL_GetTick>
 800bde8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800bdea:	e008      	b.n	800bdfe <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bdec:	f7f8 feb6 	bl	8004b5c <HAL_GetTick>
 800bdf0:	4602      	mov	r2, r0
 800bdf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdf4:	1ad3      	subs	r3, r2, r3
 800bdf6:	2b02      	cmp	r3, #2
 800bdf8:	d901      	bls.n	800bdfe <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800bdfa:	2303      	movs	r3, #3
 800bdfc:	e1c0      	b.n	800c180 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800bdfe:	4b92      	ldr	r3, [pc, #584]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800be06:	2b00      	cmp	r3, #0
 800be08:	d1f0      	bne.n	800bdec <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	f003 0304 	and.w	r3, r3, #4
 800be12:	2b00      	cmp	r3, #0
 800be14:	f000 8081 	beq.w	800bf1a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800be18:	4b8c      	ldr	r3, [pc, #560]	@ (800c04c <HAL_RCC_OscConfig+0x770>)
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	4a8b      	ldr	r2, [pc, #556]	@ (800c04c <HAL_RCC_OscConfig+0x770>)
 800be1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800be22:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800be24:	f7f8 fe9a 	bl	8004b5c <HAL_GetTick>
 800be28:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800be2a:	e008      	b.n	800be3e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800be2c:	f7f8 fe96 	bl	8004b5c <HAL_GetTick>
 800be30:	4602      	mov	r2, r0
 800be32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be34:	1ad3      	subs	r3, r2, r3
 800be36:	2b64      	cmp	r3, #100	@ 0x64
 800be38:	d901      	bls.n	800be3e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800be3a:	2303      	movs	r3, #3
 800be3c:	e1a0      	b.n	800c180 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800be3e:	4b83      	ldr	r3, [pc, #524]	@ (800c04c <HAL_RCC_OscConfig+0x770>)
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800be46:	2b00      	cmp	r3, #0
 800be48:	d0f0      	beq.n	800be2c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	689b      	ldr	r3, [r3, #8]
 800be4e:	2b01      	cmp	r3, #1
 800be50:	d106      	bne.n	800be60 <HAL_RCC_OscConfig+0x584>
 800be52:	4b7d      	ldr	r3, [pc, #500]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800be54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800be56:	4a7c      	ldr	r2, [pc, #496]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800be58:	f043 0301 	orr.w	r3, r3, #1
 800be5c:	6713      	str	r3, [r2, #112]	@ 0x70
 800be5e:	e02d      	b.n	800bebc <HAL_RCC_OscConfig+0x5e0>
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	689b      	ldr	r3, [r3, #8]
 800be64:	2b00      	cmp	r3, #0
 800be66:	d10c      	bne.n	800be82 <HAL_RCC_OscConfig+0x5a6>
 800be68:	4b77      	ldr	r3, [pc, #476]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800be6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800be6c:	4a76      	ldr	r2, [pc, #472]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800be6e:	f023 0301 	bic.w	r3, r3, #1
 800be72:	6713      	str	r3, [r2, #112]	@ 0x70
 800be74:	4b74      	ldr	r3, [pc, #464]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800be76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800be78:	4a73      	ldr	r2, [pc, #460]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800be7a:	f023 0304 	bic.w	r3, r3, #4
 800be7e:	6713      	str	r3, [r2, #112]	@ 0x70
 800be80:	e01c      	b.n	800bebc <HAL_RCC_OscConfig+0x5e0>
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	689b      	ldr	r3, [r3, #8]
 800be86:	2b05      	cmp	r3, #5
 800be88:	d10c      	bne.n	800bea4 <HAL_RCC_OscConfig+0x5c8>
 800be8a:	4b6f      	ldr	r3, [pc, #444]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800be8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800be8e:	4a6e      	ldr	r2, [pc, #440]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800be90:	f043 0304 	orr.w	r3, r3, #4
 800be94:	6713      	str	r3, [r2, #112]	@ 0x70
 800be96:	4b6c      	ldr	r3, [pc, #432]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800be98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800be9a:	4a6b      	ldr	r2, [pc, #428]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800be9c:	f043 0301 	orr.w	r3, r3, #1
 800bea0:	6713      	str	r3, [r2, #112]	@ 0x70
 800bea2:	e00b      	b.n	800bebc <HAL_RCC_OscConfig+0x5e0>
 800bea4:	4b68      	ldr	r3, [pc, #416]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800bea6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bea8:	4a67      	ldr	r2, [pc, #412]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800beaa:	f023 0301 	bic.w	r3, r3, #1
 800beae:	6713      	str	r3, [r2, #112]	@ 0x70
 800beb0:	4b65      	ldr	r3, [pc, #404]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800beb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800beb4:	4a64      	ldr	r2, [pc, #400]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800beb6:	f023 0304 	bic.w	r3, r3, #4
 800beba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	689b      	ldr	r3, [r3, #8]
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d015      	beq.n	800bef0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bec4:	f7f8 fe4a 	bl	8004b5c <HAL_GetTick>
 800bec8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800beca:	e00a      	b.n	800bee2 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800becc:	f7f8 fe46 	bl	8004b5c <HAL_GetTick>
 800bed0:	4602      	mov	r2, r0
 800bed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bed4:	1ad3      	subs	r3, r2, r3
 800bed6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800beda:	4293      	cmp	r3, r2
 800bedc:	d901      	bls.n	800bee2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800bede:	2303      	movs	r3, #3
 800bee0:	e14e      	b.n	800c180 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bee2:	4b59      	ldr	r3, [pc, #356]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800bee4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bee6:	f003 0302 	and.w	r3, r3, #2
 800beea:	2b00      	cmp	r3, #0
 800beec:	d0ee      	beq.n	800becc <HAL_RCC_OscConfig+0x5f0>
 800beee:	e014      	b.n	800bf1a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bef0:	f7f8 fe34 	bl	8004b5c <HAL_GetTick>
 800bef4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800bef6:	e00a      	b.n	800bf0e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bef8:	f7f8 fe30 	bl	8004b5c <HAL_GetTick>
 800befc:	4602      	mov	r2, r0
 800befe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf00:	1ad3      	subs	r3, r2, r3
 800bf02:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bf06:	4293      	cmp	r3, r2
 800bf08:	d901      	bls.n	800bf0e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800bf0a:	2303      	movs	r3, #3
 800bf0c:	e138      	b.n	800c180 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800bf0e:	4b4e      	ldr	r3, [pc, #312]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800bf10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bf12:	f003 0302 	and.w	r3, r3, #2
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d1ee      	bne.n	800bef8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	f000 812d 	beq.w	800c17e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800bf24:	4b48      	ldr	r3, [pc, #288]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800bf26:	691b      	ldr	r3, [r3, #16]
 800bf28:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bf2c:	2b18      	cmp	r3, #24
 800bf2e:	f000 80bd 	beq.w	800c0ac <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf36:	2b02      	cmp	r3, #2
 800bf38:	f040 809e 	bne.w	800c078 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bf3c:	4b42      	ldr	r3, [pc, #264]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	4a41      	ldr	r2, [pc, #260]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800bf42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bf46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bf48:	f7f8 fe08 	bl	8004b5c <HAL_GetTick>
 800bf4c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800bf4e:	e008      	b.n	800bf62 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bf50:	f7f8 fe04 	bl	8004b5c <HAL_GetTick>
 800bf54:	4602      	mov	r2, r0
 800bf56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf58:	1ad3      	subs	r3, r2, r3
 800bf5a:	2b02      	cmp	r3, #2
 800bf5c:	d901      	bls.n	800bf62 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800bf5e:	2303      	movs	r3, #3
 800bf60:	e10e      	b.n	800c180 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800bf62:	4b39      	ldr	r3, [pc, #228]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d1f0      	bne.n	800bf50 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800bf6e:	4b36      	ldr	r3, [pc, #216]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800bf70:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bf72:	4b37      	ldr	r3, [pc, #220]	@ (800c050 <HAL_RCC_OscConfig+0x774>)
 800bf74:	4013      	ands	r3, r2
 800bf76:	687a      	ldr	r2, [r7, #4]
 800bf78:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800bf7a:	687a      	ldr	r2, [r7, #4]
 800bf7c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800bf7e:	0112      	lsls	r2, r2, #4
 800bf80:	430a      	orrs	r2, r1
 800bf82:	4931      	ldr	r1, [pc, #196]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800bf84:	4313      	orrs	r3, r2
 800bf86:	628b      	str	r3, [r1, #40]	@ 0x28
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf8c:	3b01      	subs	r3, #1
 800bf8e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf96:	3b01      	subs	r3, #1
 800bf98:	025b      	lsls	r3, r3, #9
 800bf9a:	b29b      	uxth	r3, r3
 800bf9c:	431a      	orrs	r2, r3
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bfa2:	3b01      	subs	r3, #1
 800bfa4:	041b      	lsls	r3, r3, #16
 800bfa6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800bfaa:	431a      	orrs	r2, r3
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bfb0:	3b01      	subs	r3, #1
 800bfb2:	061b      	lsls	r3, r3, #24
 800bfb4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800bfb8:	4923      	ldr	r1, [pc, #140]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800bfba:	4313      	orrs	r3, r2
 800bfbc:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800bfbe:	4b22      	ldr	r3, [pc, #136]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800bfc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfc2:	4a21      	ldr	r2, [pc, #132]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800bfc4:	f023 0301 	bic.w	r3, r3, #1
 800bfc8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800bfca:	4b1f      	ldr	r3, [pc, #124]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800bfcc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bfce:	4b21      	ldr	r3, [pc, #132]	@ (800c054 <HAL_RCC_OscConfig+0x778>)
 800bfd0:	4013      	ands	r3, r2
 800bfd2:	687a      	ldr	r2, [r7, #4]
 800bfd4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800bfd6:	00d2      	lsls	r2, r2, #3
 800bfd8:	491b      	ldr	r1, [pc, #108]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800bfda:	4313      	orrs	r3, r2
 800bfdc:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800bfde:	4b1a      	ldr	r3, [pc, #104]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800bfe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfe2:	f023 020c 	bic.w	r2, r3, #12
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bfea:	4917      	ldr	r1, [pc, #92]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800bfec:	4313      	orrs	r3, r2
 800bfee:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800bff0:	4b15      	ldr	r3, [pc, #84]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800bff2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bff4:	f023 0202 	bic.w	r2, r3, #2
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bffc:	4912      	ldr	r1, [pc, #72]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800bffe:	4313      	orrs	r3, r2
 800c000:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800c002:	4b11      	ldr	r3, [pc, #68]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800c004:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c006:	4a10      	ldr	r2, [pc, #64]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800c008:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c00c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c00e:	4b0e      	ldr	r3, [pc, #56]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800c010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c012:	4a0d      	ldr	r2, [pc, #52]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800c014:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c018:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800c01a:	4b0b      	ldr	r3, [pc, #44]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800c01c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c01e:	4a0a      	ldr	r2, [pc, #40]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800c020:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800c024:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800c026:	4b08      	ldr	r3, [pc, #32]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800c028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c02a:	4a07      	ldr	r2, [pc, #28]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800c02c:	f043 0301 	orr.w	r3, r3, #1
 800c030:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800c032:	4b05      	ldr	r3, [pc, #20]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	4a04      	ldr	r2, [pc, #16]	@ (800c048 <HAL_RCC_OscConfig+0x76c>)
 800c038:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c03c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c03e:	f7f8 fd8d 	bl	8004b5c <HAL_GetTick>
 800c042:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800c044:	e011      	b.n	800c06a <HAL_RCC_OscConfig+0x78e>
 800c046:	bf00      	nop
 800c048:	58024400 	.word	0x58024400
 800c04c:	58024800 	.word	0x58024800
 800c050:	fffffc0c 	.word	0xfffffc0c
 800c054:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c058:	f7f8 fd80 	bl	8004b5c <HAL_GetTick>
 800c05c:	4602      	mov	r2, r0
 800c05e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c060:	1ad3      	subs	r3, r2, r3
 800c062:	2b02      	cmp	r3, #2
 800c064:	d901      	bls.n	800c06a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800c066:	2303      	movs	r3, #3
 800c068:	e08a      	b.n	800c180 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800c06a:	4b47      	ldr	r3, [pc, #284]	@ (800c188 <HAL_RCC_OscConfig+0x8ac>)
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c072:	2b00      	cmp	r3, #0
 800c074:	d0f0      	beq.n	800c058 <HAL_RCC_OscConfig+0x77c>
 800c076:	e082      	b.n	800c17e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c078:	4b43      	ldr	r3, [pc, #268]	@ (800c188 <HAL_RCC_OscConfig+0x8ac>)
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	4a42      	ldr	r2, [pc, #264]	@ (800c188 <HAL_RCC_OscConfig+0x8ac>)
 800c07e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c082:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c084:	f7f8 fd6a 	bl	8004b5c <HAL_GetTick>
 800c088:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800c08a:	e008      	b.n	800c09e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c08c:	f7f8 fd66 	bl	8004b5c <HAL_GetTick>
 800c090:	4602      	mov	r2, r0
 800c092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c094:	1ad3      	subs	r3, r2, r3
 800c096:	2b02      	cmp	r3, #2
 800c098:	d901      	bls.n	800c09e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800c09a:	2303      	movs	r3, #3
 800c09c:	e070      	b.n	800c180 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800c09e:	4b3a      	ldr	r3, [pc, #232]	@ (800c188 <HAL_RCC_OscConfig+0x8ac>)
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d1f0      	bne.n	800c08c <HAL_RCC_OscConfig+0x7b0>
 800c0aa:	e068      	b.n	800c17e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800c0ac:	4b36      	ldr	r3, [pc, #216]	@ (800c188 <HAL_RCC_OscConfig+0x8ac>)
 800c0ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0b0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800c0b2:	4b35      	ldr	r3, [pc, #212]	@ (800c188 <HAL_RCC_OscConfig+0x8ac>)
 800c0b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c0b6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c0bc:	2b01      	cmp	r3, #1
 800c0be:	d031      	beq.n	800c124 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c0c0:	693b      	ldr	r3, [r7, #16]
 800c0c2:	f003 0203 	and.w	r2, r3, #3
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800c0ca:	429a      	cmp	r2, r3
 800c0cc:	d12a      	bne.n	800c124 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800c0ce:	693b      	ldr	r3, [r7, #16]
 800c0d0:	091b      	lsrs	r3, r3, #4
 800c0d2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c0da:	429a      	cmp	r2, r3
 800c0dc:	d122      	bne.n	800c124 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c0e8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800c0ea:	429a      	cmp	r2, r3
 800c0ec:	d11a      	bne.n	800c124 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	0a5b      	lsrs	r3, r3, #9
 800c0f2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c0fa:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800c0fc:	429a      	cmp	r2, r3
 800c0fe:	d111      	bne.n	800c124 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	0c1b      	lsrs	r3, r3, #16
 800c104:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c10c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800c10e:	429a      	cmp	r2, r3
 800c110:	d108      	bne.n	800c124 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	0e1b      	lsrs	r3, r3, #24
 800c116:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c11e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800c120:	429a      	cmp	r2, r3
 800c122:	d001      	beq.n	800c128 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800c124:	2301      	movs	r3, #1
 800c126:	e02b      	b.n	800c180 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800c128:	4b17      	ldr	r3, [pc, #92]	@ (800c188 <HAL_RCC_OscConfig+0x8ac>)
 800c12a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c12c:	08db      	lsrs	r3, r3, #3
 800c12e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c132:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c138:	693a      	ldr	r2, [r7, #16]
 800c13a:	429a      	cmp	r2, r3
 800c13c:	d01f      	beq.n	800c17e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800c13e:	4b12      	ldr	r3, [pc, #72]	@ (800c188 <HAL_RCC_OscConfig+0x8ac>)
 800c140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c142:	4a11      	ldr	r2, [pc, #68]	@ (800c188 <HAL_RCC_OscConfig+0x8ac>)
 800c144:	f023 0301 	bic.w	r3, r3, #1
 800c148:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800c14a:	f7f8 fd07 	bl	8004b5c <HAL_GetTick>
 800c14e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800c150:	bf00      	nop
 800c152:	f7f8 fd03 	bl	8004b5c <HAL_GetTick>
 800c156:	4602      	mov	r2, r0
 800c158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c15a:	4293      	cmp	r3, r2
 800c15c:	d0f9      	beq.n	800c152 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800c15e:	4b0a      	ldr	r3, [pc, #40]	@ (800c188 <HAL_RCC_OscConfig+0x8ac>)
 800c160:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c162:	4b0a      	ldr	r3, [pc, #40]	@ (800c18c <HAL_RCC_OscConfig+0x8b0>)
 800c164:	4013      	ands	r3, r2
 800c166:	687a      	ldr	r2, [r7, #4]
 800c168:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800c16a:	00d2      	lsls	r2, r2, #3
 800c16c:	4906      	ldr	r1, [pc, #24]	@ (800c188 <HAL_RCC_OscConfig+0x8ac>)
 800c16e:	4313      	orrs	r3, r2
 800c170:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800c172:	4b05      	ldr	r3, [pc, #20]	@ (800c188 <HAL_RCC_OscConfig+0x8ac>)
 800c174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c176:	4a04      	ldr	r2, [pc, #16]	@ (800c188 <HAL_RCC_OscConfig+0x8ac>)
 800c178:	f043 0301 	orr.w	r3, r3, #1
 800c17c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800c17e:	2300      	movs	r3, #0
}
 800c180:	4618      	mov	r0, r3
 800c182:	3730      	adds	r7, #48	@ 0x30
 800c184:	46bd      	mov	sp, r7
 800c186:	bd80      	pop	{r7, pc}
 800c188:	58024400 	.word	0x58024400
 800c18c:	ffff0007 	.word	0xffff0007

0800c190 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c190:	b580      	push	{r7, lr}
 800c192:	b086      	sub	sp, #24
 800c194:	af00      	add	r7, sp, #0
 800c196:	6078      	str	r0, [r7, #4]
 800c198:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d101      	bne.n	800c1a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c1a0:	2301      	movs	r3, #1
 800c1a2:	e19c      	b.n	800c4de <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c1a4:	4b8a      	ldr	r3, [pc, #552]	@ (800c3d0 <HAL_RCC_ClockConfig+0x240>)
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	f003 030f 	and.w	r3, r3, #15
 800c1ac:	683a      	ldr	r2, [r7, #0]
 800c1ae:	429a      	cmp	r2, r3
 800c1b0:	d910      	bls.n	800c1d4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c1b2:	4b87      	ldr	r3, [pc, #540]	@ (800c3d0 <HAL_RCC_ClockConfig+0x240>)
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	f023 020f 	bic.w	r2, r3, #15
 800c1ba:	4985      	ldr	r1, [pc, #532]	@ (800c3d0 <HAL_RCC_ClockConfig+0x240>)
 800c1bc:	683b      	ldr	r3, [r7, #0]
 800c1be:	4313      	orrs	r3, r2
 800c1c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c1c2:	4b83      	ldr	r3, [pc, #524]	@ (800c3d0 <HAL_RCC_ClockConfig+0x240>)
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	f003 030f 	and.w	r3, r3, #15
 800c1ca:	683a      	ldr	r2, [r7, #0]
 800c1cc:	429a      	cmp	r2, r3
 800c1ce:	d001      	beq.n	800c1d4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800c1d0:	2301      	movs	r3, #1
 800c1d2:	e184      	b.n	800c4de <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	f003 0304 	and.w	r3, r3, #4
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d010      	beq.n	800c202 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	691a      	ldr	r2, [r3, #16]
 800c1e4:	4b7b      	ldr	r3, [pc, #492]	@ (800c3d4 <HAL_RCC_ClockConfig+0x244>)
 800c1e6:	699b      	ldr	r3, [r3, #24]
 800c1e8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c1ec:	429a      	cmp	r2, r3
 800c1ee:	d908      	bls.n	800c202 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800c1f0:	4b78      	ldr	r3, [pc, #480]	@ (800c3d4 <HAL_RCC_ClockConfig+0x244>)
 800c1f2:	699b      	ldr	r3, [r3, #24]
 800c1f4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	691b      	ldr	r3, [r3, #16]
 800c1fc:	4975      	ldr	r1, [pc, #468]	@ (800c3d4 <HAL_RCC_ClockConfig+0x244>)
 800c1fe:	4313      	orrs	r3, r2
 800c200:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	f003 0308 	and.w	r3, r3, #8
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d010      	beq.n	800c230 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	695a      	ldr	r2, [r3, #20]
 800c212:	4b70      	ldr	r3, [pc, #448]	@ (800c3d4 <HAL_RCC_ClockConfig+0x244>)
 800c214:	69db      	ldr	r3, [r3, #28]
 800c216:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c21a:	429a      	cmp	r2, r3
 800c21c:	d908      	bls.n	800c230 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800c21e:	4b6d      	ldr	r3, [pc, #436]	@ (800c3d4 <HAL_RCC_ClockConfig+0x244>)
 800c220:	69db      	ldr	r3, [r3, #28]
 800c222:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	695b      	ldr	r3, [r3, #20]
 800c22a:	496a      	ldr	r1, [pc, #424]	@ (800c3d4 <HAL_RCC_ClockConfig+0x244>)
 800c22c:	4313      	orrs	r3, r2
 800c22e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	f003 0310 	and.w	r3, r3, #16
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d010      	beq.n	800c25e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	699a      	ldr	r2, [r3, #24]
 800c240:	4b64      	ldr	r3, [pc, #400]	@ (800c3d4 <HAL_RCC_ClockConfig+0x244>)
 800c242:	69db      	ldr	r3, [r3, #28]
 800c244:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c248:	429a      	cmp	r2, r3
 800c24a:	d908      	bls.n	800c25e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800c24c:	4b61      	ldr	r3, [pc, #388]	@ (800c3d4 <HAL_RCC_ClockConfig+0x244>)
 800c24e:	69db      	ldr	r3, [r3, #28]
 800c250:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	699b      	ldr	r3, [r3, #24]
 800c258:	495e      	ldr	r1, [pc, #376]	@ (800c3d4 <HAL_RCC_ClockConfig+0x244>)
 800c25a:	4313      	orrs	r3, r2
 800c25c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	f003 0320 	and.w	r3, r3, #32
 800c266:	2b00      	cmp	r3, #0
 800c268:	d010      	beq.n	800c28c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	69da      	ldr	r2, [r3, #28]
 800c26e:	4b59      	ldr	r3, [pc, #356]	@ (800c3d4 <HAL_RCC_ClockConfig+0x244>)
 800c270:	6a1b      	ldr	r3, [r3, #32]
 800c272:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c276:	429a      	cmp	r2, r3
 800c278:	d908      	bls.n	800c28c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800c27a:	4b56      	ldr	r3, [pc, #344]	@ (800c3d4 <HAL_RCC_ClockConfig+0x244>)
 800c27c:	6a1b      	ldr	r3, [r3, #32]
 800c27e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	69db      	ldr	r3, [r3, #28]
 800c286:	4953      	ldr	r1, [pc, #332]	@ (800c3d4 <HAL_RCC_ClockConfig+0x244>)
 800c288:	4313      	orrs	r3, r2
 800c28a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	f003 0302 	and.w	r3, r3, #2
 800c294:	2b00      	cmp	r3, #0
 800c296:	d010      	beq.n	800c2ba <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	68da      	ldr	r2, [r3, #12]
 800c29c:	4b4d      	ldr	r3, [pc, #308]	@ (800c3d4 <HAL_RCC_ClockConfig+0x244>)
 800c29e:	699b      	ldr	r3, [r3, #24]
 800c2a0:	f003 030f 	and.w	r3, r3, #15
 800c2a4:	429a      	cmp	r2, r3
 800c2a6:	d908      	bls.n	800c2ba <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c2a8:	4b4a      	ldr	r3, [pc, #296]	@ (800c3d4 <HAL_RCC_ClockConfig+0x244>)
 800c2aa:	699b      	ldr	r3, [r3, #24]
 800c2ac:	f023 020f 	bic.w	r2, r3, #15
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	68db      	ldr	r3, [r3, #12]
 800c2b4:	4947      	ldr	r1, [pc, #284]	@ (800c3d4 <HAL_RCC_ClockConfig+0x244>)
 800c2b6:	4313      	orrs	r3, r2
 800c2b8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	f003 0301 	and.w	r3, r3, #1
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d055      	beq.n	800c372 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800c2c6:	4b43      	ldr	r3, [pc, #268]	@ (800c3d4 <HAL_RCC_ClockConfig+0x244>)
 800c2c8:	699b      	ldr	r3, [r3, #24]
 800c2ca:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	689b      	ldr	r3, [r3, #8]
 800c2d2:	4940      	ldr	r1, [pc, #256]	@ (800c3d4 <HAL_RCC_ClockConfig+0x244>)
 800c2d4:	4313      	orrs	r3, r2
 800c2d6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	685b      	ldr	r3, [r3, #4]
 800c2dc:	2b02      	cmp	r3, #2
 800c2de:	d107      	bne.n	800c2f0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800c2e0:	4b3c      	ldr	r3, [pc, #240]	@ (800c3d4 <HAL_RCC_ClockConfig+0x244>)
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d121      	bne.n	800c330 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c2ec:	2301      	movs	r3, #1
 800c2ee:	e0f6      	b.n	800c4de <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	685b      	ldr	r3, [r3, #4]
 800c2f4:	2b03      	cmp	r3, #3
 800c2f6:	d107      	bne.n	800c308 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800c2f8:	4b36      	ldr	r3, [pc, #216]	@ (800c3d4 <HAL_RCC_ClockConfig+0x244>)
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c300:	2b00      	cmp	r3, #0
 800c302:	d115      	bne.n	800c330 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c304:	2301      	movs	r3, #1
 800c306:	e0ea      	b.n	800c4de <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	685b      	ldr	r3, [r3, #4]
 800c30c:	2b01      	cmp	r3, #1
 800c30e:	d107      	bne.n	800c320 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800c310:	4b30      	ldr	r3, [pc, #192]	@ (800c3d4 <HAL_RCC_ClockConfig+0x244>)
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d109      	bne.n	800c330 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c31c:	2301      	movs	r3, #1
 800c31e:	e0de      	b.n	800c4de <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800c320:	4b2c      	ldr	r3, [pc, #176]	@ (800c3d4 <HAL_RCC_ClockConfig+0x244>)
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	f003 0304 	and.w	r3, r3, #4
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d101      	bne.n	800c330 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c32c:	2301      	movs	r3, #1
 800c32e:	e0d6      	b.n	800c4de <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800c330:	4b28      	ldr	r3, [pc, #160]	@ (800c3d4 <HAL_RCC_ClockConfig+0x244>)
 800c332:	691b      	ldr	r3, [r3, #16]
 800c334:	f023 0207 	bic.w	r2, r3, #7
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	685b      	ldr	r3, [r3, #4]
 800c33c:	4925      	ldr	r1, [pc, #148]	@ (800c3d4 <HAL_RCC_ClockConfig+0x244>)
 800c33e:	4313      	orrs	r3, r2
 800c340:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c342:	f7f8 fc0b 	bl	8004b5c <HAL_GetTick>
 800c346:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c348:	e00a      	b.n	800c360 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c34a:	f7f8 fc07 	bl	8004b5c <HAL_GetTick>
 800c34e:	4602      	mov	r2, r0
 800c350:	697b      	ldr	r3, [r7, #20]
 800c352:	1ad3      	subs	r3, r2, r3
 800c354:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c358:	4293      	cmp	r3, r2
 800c35a:	d901      	bls.n	800c360 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800c35c:	2303      	movs	r3, #3
 800c35e:	e0be      	b.n	800c4de <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c360:	4b1c      	ldr	r3, [pc, #112]	@ (800c3d4 <HAL_RCC_ClockConfig+0x244>)
 800c362:	691b      	ldr	r3, [r3, #16]
 800c364:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	685b      	ldr	r3, [r3, #4]
 800c36c:	00db      	lsls	r3, r3, #3
 800c36e:	429a      	cmp	r2, r3
 800c370:	d1eb      	bne.n	800c34a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	f003 0302 	and.w	r3, r3, #2
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d010      	beq.n	800c3a0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	68da      	ldr	r2, [r3, #12]
 800c382:	4b14      	ldr	r3, [pc, #80]	@ (800c3d4 <HAL_RCC_ClockConfig+0x244>)
 800c384:	699b      	ldr	r3, [r3, #24]
 800c386:	f003 030f 	and.w	r3, r3, #15
 800c38a:	429a      	cmp	r2, r3
 800c38c:	d208      	bcs.n	800c3a0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c38e:	4b11      	ldr	r3, [pc, #68]	@ (800c3d4 <HAL_RCC_ClockConfig+0x244>)
 800c390:	699b      	ldr	r3, [r3, #24]
 800c392:	f023 020f 	bic.w	r2, r3, #15
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	68db      	ldr	r3, [r3, #12]
 800c39a:	490e      	ldr	r1, [pc, #56]	@ (800c3d4 <HAL_RCC_ClockConfig+0x244>)
 800c39c:	4313      	orrs	r3, r2
 800c39e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c3a0:	4b0b      	ldr	r3, [pc, #44]	@ (800c3d0 <HAL_RCC_ClockConfig+0x240>)
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	f003 030f 	and.w	r3, r3, #15
 800c3a8:	683a      	ldr	r2, [r7, #0]
 800c3aa:	429a      	cmp	r2, r3
 800c3ac:	d214      	bcs.n	800c3d8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c3ae:	4b08      	ldr	r3, [pc, #32]	@ (800c3d0 <HAL_RCC_ClockConfig+0x240>)
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	f023 020f 	bic.w	r2, r3, #15
 800c3b6:	4906      	ldr	r1, [pc, #24]	@ (800c3d0 <HAL_RCC_ClockConfig+0x240>)
 800c3b8:	683b      	ldr	r3, [r7, #0]
 800c3ba:	4313      	orrs	r3, r2
 800c3bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c3be:	4b04      	ldr	r3, [pc, #16]	@ (800c3d0 <HAL_RCC_ClockConfig+0x240>)
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	f003 030f 	and.w	r3, r3, #15
 800c3c6:	683a      	ldr	r2, [r7, #0]
 800c3c8:	429a      	cmp	r2, r3
 800c3ca:	d005      	beq.n	800c3d8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800c3cc:	2301      	movs	r3, #1
 800c3ce:	e086      	b.n	800c4de <HAL_RCC_ClockConfig+0x34e>
 800c3d0:	52002000 	.word	0x52002000
 800c3d4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	f003 0304 	and.w	r3, r3, #4
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d010      	beq.n	800c406 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	691a      	ldr	r2, [r3, #16]
 800c3e8:	4b3f      	ldr	r3, [pc, #252]	@ (800c4e8 <HAL_RCC_ClockConfig+0x358>)
 800c3ea:	699b      	ldr	r3, [r3, #24]
 800c3ec:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c3f0:	429a      	cmp	r2, r3
 800c3f2:	d208      	bcs.n	800c406 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800c3f4:	4b3c      	ldr	r3, [pc, #240]	@ (800c4e8 <HAL_RCC_ClockConfig+0x358>)
 800c3f6:	699b      	ldr	r3, [r3, #24]
 800c3f8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	691b      	ldr	r3, [r3, #16]
 800c400:	4939      	ldr	r1, [pc, #228]	@ (800c4e8 <HAL_RCC_ClockConfig+0x358>)
 800c402:	4313      	orrs	r3, r2
 800c404:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	f003 0308 	and.w	r3, r3, #8
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d010      	beq.n	800c434 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	695a      	ldr	r2, [r3, #20]
 800c416:	4b34      	ldr	r3, [pc, #208]	@ (800c4e8 <HAL_RCC_ClockConfig+0x358>)
 800c418:	69db      	ldr	r3, [r3, #28]
 800c41a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c41e:	429a      	cmp	r2, r3
 800c420:	d208      	bcs.n	800c434 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800c422:	4b31      	ldr	r3, [pc, #196]	@ (800c4e8 <HAL_RCC_ClockConfig+0x358>)
 800c424:	69db      	ldr	r3, [r3, #28]
 800c426:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	695b      	ldr	r3, [r3, #20]
 800c42e:	492e      	ldr	r1, [pc, #184]	@ (800c4e8 <HAL_RCC_ClockConfig+0x358>)
 800c430:	4313      	orrs	r3, r2
 800c432:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	f003 0310 	and.w	r3, r3, #16
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d010      	beq.n	800c462 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	699a      	ldr	r2, [r3, #24]
 800c444:	4b28      	ldr	r3, [pc, #160]	@ (800c4e8 <HAL_RCC_ClockConfig+0x358>)
 800c446:	69db      	ldr	r3, [r3, #28]
 800c448:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c44c:	429a      	cmp	r2, r3
 800c44e:	d208      	bcs.n	800c462 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800c450:	4b25      	ldr	r3, [pc, #148]	@ (800c4e8 <HAL_RCC_ClockConfig+0x358>)
 800c452:	69db      	ldr	r3, [r3, #28]
 800c454:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	699b      	ldr	r3, [r3, #24]
 800c45c:	4922      	ldr	r1, [pc, #136]	@ (800c4e8 <HAL_RCC_ClockConfig+0x358>)
 800c45e:	4313      	orrs	r3, r2
 800c460:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	f003 0320 	and.w	r3, r3, #32
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d010      	beq.n	800c490 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	69da      	ldr	r2, [r3, #28]
 800c472:	4b1d      	ldr	r3, [pc, #116]	@ (800c4e8 <HAL_RCC_ClockConfig+0x358>)
 800c474:	6a1b      	ldr	r3, [r3, #32]
 800c476:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c47a:	429a      	cmp	r2, r3
 800c47c:	d208      	bcs.n	800c490 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800c47e:	4b1a      	ldr	r3, [pc, #104]	@ (800c4e8 <HAL_RCC_ClockConfig+0x358>)
 800c480:	6a1b      	ldr	r3, [r3, #32]
 800c482:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	69db      	ldr	r3, [r3, #28]
 800c48a:	4917      	ldr	r1, [pc, #92]	@ (800c4e8 <HAL_RCC_ClockConfig+0x358>)
 800c48c:	4313      	orrs	r3, r2
 800c48e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800c490:	f000 f834 	bl	800c4fc <HAL_RCC_GetSysClockFreq>
 800c494:	4602      	mov	r2, r0
 800c496:	4b14      	ldr	r3, [pc, #80]	@ (800c4e8 <HAL_RCC_ClockConfig+0x358>)
 800c498:	699b      	ldr	r3, [r3, #24]
 800c49a:	0a1b      	lsrs	r3, r3, #8
 800c49c:	f003 030f 	and.w	r3, r3, #15
 800c4a0:	4912      	ldr	r1, [pc, #72]	@ (800c4ec <HAL_RCC_ClockConfig+0x35c>)
 800c4a2:	5ccb      	ldrb	r3, [r1, r3]
 800c4a4:	f003 031f 	and.w	r3, r3, #31
 800c4a8:	fa22 f303 	lsr.w	r3, r2, r3
 800c4ac:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c4ae:	4b0e      	ldr	r3, [pc, #56]	@ (800c4e8 <HAL_RCC_ClockConfig+0x358>)
 800c4b0:	699b      	ldr	r3, [r3, #24]
 800c4b2:	f003 030f 	and.w	r3, r3, #15
 800c4b6:	4a0d      	ldr	r2, [pc, #52]	@ (800c4ec <HAL_RCC_ClockConfig+0x35c>)
 800c4b8:	5cd3      	ldrb	r3, [r2, r3]
 800c4ba:	f003 031f 	and.w	r3, r3, #31
 800c4be:	693a      	ldr	r2, [r7, #16]
 800c4c0:	fa22 f303 	lsr.w	r3, r2, r3
 800c4c4:	4a0a      	ldr	r2, [pc, #40]	@ (800c4f0 <HAL_RCC_ClockConfig+0x360>)
 800c4c6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800c4c8:	4a0a      	ldr	r2, [pc, #40]	@ (800c4f4 <HAL_RCC_ClockConfig+0x364>)
 800c4ca:	693b      	ldr	r3, [r7, #16]
 800c4cc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800c4ce:	4b0a      	ldr	r3, [pc, #40]	@ (800c4f8 <HAL_RCC_ClockConfig+0x368>)
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	4618      	mov	r0, r3
 800c4d4:	f7f8 faf8 	bl	8004ac8 <HAL_InitTick>
 800c4d8:	4603      	mov	r3, r0
 800c4da:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800c4dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4de:	4618      	mov	r0, r3
 800c4e0:	3718      	adds	r7, #24
 800c4e2:	46bd      	mov	sp, r7
 800c4e4:	bd80      	pop	{r7, pc}
 800c4e6:	bf00      	nop
 800c4e8:	58024400 	.word	0x58024400
 800c4ec:	0801b8cc 	.word	0x0801b8cc
 800c4f0:	2400016c 	.word	0x2400016c
 800c4f4:	24000168 	.word	0x24000168
 800c4f8:	24000158 	.word	0x24000158

0800c4fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c4fc:	b480      	push	{r7}
 800c4fe:	b089      	sub	sp, #36	@ 0x24
 800c500:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c502:	4bb3      	ldr	r3, [pc, #716]	@ (800c7d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c504:	691b      	ldr	r3, [r3, #16]
 800c506:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c50a:	2b18      	cmp	r3, #24
 800c50c:	f200 8155 	bhi.w	800c7ba <HAL_RCC_GetSysClockFreq+0x2be>
 800c510:	a201      	add	r2, pc, #4	@ (adr r2, 800c518 <HAL_RCC_GetSysClockFreq+0x1c>)
 800c512:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c516:	bf00      	nop
 800c518:	0800c57d 	.word	0x0800c57d
 800c51c:	0800c7bb 	.word	0x0800c7bb
 800c520:	0800c7bb 	.word	0x0800c7bb
 800c524:	0800c7bb 	.word	0x0800c7bb
 800c528:	0800c7bb 	.word	0x0800c7bb
 800c52c:	0800c7bb 	.word	0x0800c7bb
 800c530:	0800c7bb 	.word	0x0800c7bb
 800c534:	0800c7bb 	.word	0x0800c7bb
 800c538:	0800c5a3 	.word	0x0800c5a3
 800c53c:	0800c7bb 	.word	0x0800c7bb
 800c540:	0800c7bb 	.word	0x0800c7bb
 800c544:	0800c7bb 	.word	0x0800c7bb
 800c548:	0800c7bb 	.word	0x0800c7bb
 800c54c:	0800c7bb 	.word	0x0800c7bb
 800c550:	0800c7bb 	.word	0x0800c7bb
 800c554:	0800c7bb 	.word	0x0800c7bb
 800c558:	0800c5a9 	.word	0x0800c5a9
 800c55c:	0800c7bb 	.word	0x0800c7bb
 800c560:	0800c7bb 	.word	0x0800c7bb
 800c564:	0800c7bb 	.word	0x0800c7bb
 800c568:	0800c7bb 	.word	0x0800c7bb
 800c56c:	0800c7bb 	.word	0x0800c7bb
 800c570:	0800c7bb 	.word	0x0800c7bb
 800c574:	0800c7bb 	.word	0x0800c7bb
 800c578:	0800c5af 	.word	0x0800c5af
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c57c:	4b94      	ldr	r3, [pc, #592]	@ (800c7d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	f003 0320 	and.w	r3, r3, #32
 800c584:	2b00      	cmp	r3, #0
 800c586:	d009      	beq.n	800c59c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c588:	4b91      	ldr	r3, [pc, #580]	@ (800c7d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	08db      	lsrs	r3, r3, #3
 800c58e:	f003 0303 	and.w	r3, r3, #3
 800c592:	4a90      	ldr	r2, [pc, #576]	@ (800c7d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c594:	fa22 f303 	lsr.w	r3, r2, r3
 800c598:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800c59a:	e111      	b.n	800c7c0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800c59c:	4b8d      	ldr	r3, [pc, #564]	@ (800c7d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c59e:	61bb      	str	r3, [r7, #24]
      break;
 800c5a0:	e10e      	b.n	800c7c0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800c5a2:	4b8d      	ldr	r3, [pc, #564]	@ (800c7d8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800c5a4:	61bb      	str	r3, [r7, #24]
      break;
 800c5a6:	e10b      	b.n	800c7c0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800c5a8:	4b8c      	ldr	r3, [pc, #560]	@ (800c7dc <HAL_RCC_GetSysClockFreq+0x2e0>)
 800c5aa:	61bb      	str	r3, [r7, #24]
      break;
 800c5ac:	e108      	b.n	800c7c0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c5ae:	4b88      	ldr	r3, [pc, #544]	@ (800c7d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c5b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5b2:	f003 0303 	and.w	r3, r3, #3
 800c5b6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800c5b8:	4b85      	ldr	r3, [pc, #532]	@ (800c7d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c5ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5bc:	091b      	lsrs	r3, r3, #4
 800c5be:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c5c2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800c5c4:	4b82      	ldr	r3, [pc, #520]	@ (800c7d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c5c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5c8:	f003 0301 	and.w	r3, r3, #1
 800c5cc:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c5ce:	4b80      	ldr	r3, [pc, #512]	@ (800c7d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c5d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c5d2:	08db      	lsrs	r3, r3, #3
 800c5d4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c5d8:	68fa      	ldr	r2, [r7, #12]
 800c5da:	fb02 f303 	mul.w	r3, r2, r3
 800c5de:	ee07 3a90 	vmov	s15, r3
 800c5e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c5e6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800c5ea:	693b      	ldr	r3, [r7, #16]
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	f000 80e1 	beq.w	800c7b4 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800c5f2:	697b      	ldr	r3, [r7, #20]
 800c5f4:	2b02      	cmp	r3, #2
 800c5f6:	f000 8083 	beq.w	800c700 <HAL_RCC_GetSysClockFreq+0x204>
 800c5fa:	697b      	ldr	r3, [r7, #20]
 800c5fc:	2b02      	cmp	r3, #2
 800c5fe:	f200 80a1 	bhi.w	800c744 <HAL_RCC_GetSysClockFreq+0x248>
 800c602:	697b      	ldr	r3, [r7, #20]
 800c604:	2b00      	cmp	r3, #0
 800c606:	d003      	beq.n	800c610 <HAL_RCC_GetSysClockFreq+0x114>
 800c608:	697b      	ldr	r3, [r7, #20]
 800c60a:	2b01      	cmp	r3, #1
 800c60c:	d056      	beq.n	800c6bc <HAL_RCC_GetSysClockFreq+0x1c0>
 800c60e:	e099      	b.n	800c744 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c610:	4b6f      	ldr	r3, [pc, #444]	@ (800c7d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	f003 0320 	and.w	r3, r3, #32
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d02d      	beq.n	800c678 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c61c:	4b6c      	ldr	r3, [pc, #432]	@ (800c7d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	08db      	lsrs	r3, r3, #3
 800c622:	f003 0303 	and.w	r3, r3, #3
 800c626:	4a6b      	ldr	r2, [pc, #428]	@ (800c7d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c628:	fa22 f303 	lsr.w	r3, r2, r3
 800c62c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	ee07 3a90 	vmov	s15, r3
 800c634:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c638:	693b      	ldr	r3, [r7, #16]
 800c63a:	ee07 3a90 	vmov	s15, r3
 800c63e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c642:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c646:	4b62      	ldr	r3, [pc, #392]	@ (800c7d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c64a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c64e:	ee07 3a90 	vmov	s15, r3
 800c652:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c656:	ed97 6a02 	vldr	s12, [r7, #8]
 800c65a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800c7e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800c65e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c662:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c666:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c66a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c66e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c672:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800c676:	e087      	b.n	800c788 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c678:	693b      	ldr	r3, [r7, #16]
 800c67a:	ee07 3a90 	vmov	s15, r3
 800c67e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c682:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800c7e4 <HAL_RCC_GetSysClockFreq+0x2e8>
 800c686:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c68a:	4b51      	ldr	r3, [pc, #324]	@ (800c7d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c68c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c68e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c692:	ee07 3a90 	vmov	s15, r3
 800c696:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c69a:	ed97 6a02 	vldr	s12, [r7, #8]
 800c69e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800c7e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800c6a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c6a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c6aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c6ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c6b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c6b6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800c6ba:	e065      	b.n	800c788 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c6bc:	693b      	ldr	r3, [r7, #16]
 800c6be:	ee07 3a90 	vmov	s15, r3
 800c6c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c6c6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800c7e8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800c6ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c6ce:	4b40      	ldr	r3, [pc, #256]	@ (800c7d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c6d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c6d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c6d6:	ee07 3a90 	vmov	s15, r3
 800c6da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c6de:	ed97 6a02 	vldr	s12, [r7, #8]
 800c6e2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800c7e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800c6e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c6ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c6ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c6f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c6f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c6fa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800c6fe:	e043      	b.n	800c788 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c700:	693b      	ldr	r3, [r7, #16]
 800c702:	ee07 3a90 	vmov	s15, r3
 800c706:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c70a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800c7ec <HAL_RCC_GetSysClockFreq+0x2f0>
 800c70e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c712:	4b2f      	ldr	r3, [pc, #188]	@ (800c7d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c716:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c71a:	ee07 3a90 	vmov	s15, r3
 800c71e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c722:	ed97 6a02 	vldr	s12, [r7, #8]
 800c726:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800c7e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800c72a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c72e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c732:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c736:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c73a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c73e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800c742:	e021      	b.n	800c788 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c744:	693b      	ldr	r3, [r7, #16]
 800c746:	ee07 3a90 	vmov	s15, r3
 800c74a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c74e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800c7e8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800c752:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c756:	4b1e      	ldr	r3, [pc, #120]	@ (800c7d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c75a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c75e:	ee07 3a90 	vmov	s15, r3
 800c762:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c766:	ed97 6a02 	vldr	s12, [r7, #8]
 800c76a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800c7e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800c76e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c772:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c776:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c77a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c77e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c782:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800c786:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800c788:	4b11      	ldr	r3, [pc, #68]	@ (800c7d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c78a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c78c:	0a5b      	lsrs	r3, r3, #9
 800c78e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c792:	3301      	adds	r3, #1
 800c794:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800c796:	683b      	ldr	r3, [r7, #0]
 800c798:	ee07 3a90 	vmov	s15, r3
 800c79c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c7a0:	edd7 6a07 	vldr	s13, [r7, #28]
 800c7a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c7a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c7ac:	ee17 3a90 	vmov	r3, s15
 800c7b0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800c7b2:	e005      	b.n	800c7c0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800c7b4:	2300      	movs	r3, #0
 800c7b6:	61bb      	str	r3, [r7, #24]
      break;
 800c7b8:	e002      	b.n	800c7c0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800c7ba:	4b07      	ldr	r3, [pc, #28]	@ (800c7d8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800c7bc:	61bb      	str	r3, [r7, #24]
      break;
 800c7be:	bf00      	nop
  }

  return sysclockfreq;
 800c7c0:	69bb      	ldr	r3, [r7, #24]
}
 800c7c2:	4618      	mov	r0, r3
 800c7c4:	3724      	adds	r7, #36	@ 0x24
 800c7c6:	46bd      	mov	sp, r7
 800c7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7cc:	4770      	bx	lr
 800c7ce:	bf00      	nop
 800c7d0:	58024400 	.word	0x58024400
 800c7d4:	03d09000 	.word	0x03d09000
 800c7d8:	003d0900 	.word	0x003d0900
 800c7dc:	017d7840 	.word	0x017d7840
 800c7e0:	46000000 	.word	0x46000000
 800c7e4:	4c742400 	.word	0x4c742400
 800c7e8:	4a742400 	.word	0x4a742400
 800c7ec:	4bbebc20 	.word	0x4bbebc20

0800c7f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c7f0:	b580      	push	{r7, lr}
 800c7f2:	b082      	sub	sp, #8
 800c7f4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800c7f6:	f7ff fe81 	bl	800c4fc <HAL_RCC_GetSysClockFreq>
 800c7fa:	4602      	mov	r2, r0
 800c7fc:	4b10      	ldr	r3, [pc, #64]	@ (800c840 <HAL_RCC_GetHCLKFreq+0x50>)
 800c7fe:	699b      	ldr	r3, [r3, #24]
 800c800:	0a1b      	lsrs	r3, r3, #8
 800c802:	f003 030f 	and.w	r3, r3, #15
 800c806:	490f      	ldr	r1, [pc, #60]	@ (800c844 <HAL_RCC_GetHCLKFreq+0x54>)
 800c808:	5ccb      	ldrb	r3, [r1, r3]
 800c80a:	f003 031f 	and.w	r3, r3, #31
 800c80e:	fa22 f303 	lsr.w	r3, r2, r3
 800c812:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c814:	4b0a      	ldr	r3, [pc, #40]	@ (800c840 <HAL_RCC_GetHCLKFreq+0x50>)
 800c816:	699b      	ldr	r3, [r3, #24]
 800c818:	f003 030f 	and.w	r3, r3, #15
 800c81c:	4a09      	ldr	r2, [pc, #36]	@ (800c844 <HAL_RCC_GetHCLKFreq+0x54>)
 800c81e:	5cd3      	ldrb	r3, [r2, r3]
 800c820:	f003 031f 	and.w	r3, r3, #31
 800c824:	687a      	ldr	r2, [r7, #4]
 800c826:	fa22 f303 	lsr.w	r3, r2, r3
 800c82a:	4a07      	ldr	r2, [pc, #28]	@ (800c848 <HAL_RCC_GetHCLKFreq+0x58>)
 800c82c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800c82e:	4a07      	ldr	r2, [pc, #28]	@ (800c84c <HAL_RCC_GetHCLKFreq+0x5c>)
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800c834:	4b04      	ldr	r3, [pc, #16]	@ (800c848 <HAL_RCC_GetHCLKFreq+0x58>)
 800c836:	681b      	ldr	r3, [r3, #0]
}
 800c838:	4618      	mov	r0, r3
 800c83a:	3708      	adds	r7, #8
 800c83c:	46bd      	mov	sp, r7
 800c83e:	bd80      	pop	{r7, pc}
 800c840:	58024400 	.word	0x58024400
 800c844:	0801b8cc 	.word	0x0801b8cc
 800c848:	2400016c 	.word	0x2400016c
 800c84c:	24000168 	.word	0x24000168

0800c850 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c850:	b580      	push	{r7, lr}
 800c852:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800c854:	f7ff ffcc 	bl	800c7f0 <HAL_RCC_GetHCLKFreq>
 800c858:	4602      	mov	r2, r0
 800c85a:	4b06      	ldr	r3, [pc, #24]	@ (800c874 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c85c:	69db      	ldr	r3, [r3, #28]
 800c85e:	091b      	lsrs	r3, r3, #4
 800c860:	f003 0307 	and.w	r3, r3, #7
 800c864:	4904      	ldr	r1, [pc, #16]	@ (800c878 <HAL_RCC_GetPCLK1Freq+0x28>)
 800c866:	5ccb      	ldrb	r3, [r1, r3]
 800c868:	f003 031f 	and.w	r3, r3, #31
 800c86c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800c870:	4618      	mov	r0, r3
 800c872:	bd80      	pop	{r7, pc}
 800c874:	58024400 	.word	0x58024400
 800c878:	0801b8cc 	.word	0x0801b8cc

0800c87c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c87c:	b580      	push	{r7, lr}
 800c87e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800c880:	f7ff ffb6 	bl	800c7f0 <HAL_RCC_GetHCLKFreq>
 800c884:	4602      	mov	r2, r0
 800c886:	4b06      	ldr	r3, [pc, #24]	@ (800c8a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c888:	69db      	ldr	r3, [r3, #28]
 800c88a:	0a1b      	lsrs	r3, r3, #8
 800c88c:	f003 0307 	and.w	r3, r3, #7
 800c890:	4904      	ldr	r1, [pc, #16]	@ (800c8a4 <HAL_RCC_GetPCLK2Freq+0x28>)
 800c892:	5ccb      	ldrb	r3, [r1, r3]
 800c894:	f003 031f 	and.w	r3, r3, #31
 800c898:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800c89c:	4618      	mov	r0, r3
 800c89e:	bd80      	pop	{r7, pc}
 800c8a0:	58024400 	.word	0x58024400
 800c8a4:	0801b8cc 	.word	0x0801b8cc

0800c8a8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c8a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c8ac:	b0ca      	sub	sp, #296	@ 0x128
 800c8ae:	af00      	add	r7, sp, #0
 800c8b0:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c8b4:	2300      	movs	r3, #0
 800c8b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c8ba:	2300      	movs	r3, #0
 800c8bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800c8c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c8c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8c8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800c8cc:	2500      	movs	r5, #0
 800c8ce:	ea54 0305 	orrs.w	r3, r4, r5
 800c8d2:	d049      	beq.n	800c968 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800c8d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c8d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c8da:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c8de:	d02f      	beq.n	800c940 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800c8e0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c8e4:	d828      	bhi.n	800c938 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800c8e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c8ea:	d01a      	beq.n	800c922 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800c8ec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c8f0:	d822      	bhi.n	800c938 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d003      	beq.n	800c8fe <HAL_RCCEx_PeriphCLKConfig+0x56>
 800c8f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c8fa:	d007      	beq.n	800c90c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800c8fc:	e01c      	b.n	800c938 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c8fe:	4bb8      	ldr	r3, [pc, #736]	@ (800cbe0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c902:	4ab7      	ldr	r2, [pc, #732]	@ (800cbe0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c904:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c908:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800c90a:	e01a      	b.n	800c942 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c90c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c910:	3308      	adds	r3, #8
 800c912:	2102      	movs	r1, #2
 800c914:	4618      	mov	r0, r3
 800c916:	f002 fb61 	bl	800efdc <RCCEx_PLL2_Config>
 800c91a:	4603      	mov	r3, r0
 800c91c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800c920:	e00f      	b.n	800c942 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c922:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c926:	3328      	adds	r3, #40	@ 0x28
 800c928:	2102      	movs	r1, #2
 800c92a:	4618      	mov	r0, r3
 800c92c:	f002 fc08 	bl	800f140 <RCCEx_PLL3_Config>
 800c930:	4603      	mov	r3, r0
 800c932:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800c936:	e004      	b.n	800c942 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c938:	2301      	movs	r3, #1
 800c93a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c93e:	e000      	b.n	800c942 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800c940:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c942:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c946:	2b00      	cmp	r3, #0
 800c948:	d10a      	bne.n	800c960 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800c94a:	4ba5      	ldr	r3, [pc, #660]	@ (800cbe0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c94c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c94e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800c952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c956:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c958:	4aa1      	ldr	r2, [pc, #644]	@ (800cbe0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c95a:	430b      	orrs	r3, r1
 800c95c:	6513      	str	r3, [r2, #80]	@ 0x50
 800c95e:	e003      	b.n	800c968 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c960:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c964:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800c968:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c96c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c970:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800c974:	f04f 0900 	mov.w	r9, #0
 800c978:	ea58 0309 	orrs.w	r3, r8, r9
 800c97c:	d047      	beq.n	800ca0e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800c97e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c982:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c984:	2b04      	cmp	r3, #4
 800c986:	d82a      	bhi.n	800c9de <HAL_RCCEx_PeriphCLKConfig+0x136>
 800c988:	a201      	add	r2, pc, #4	@ (adr r2, 800c990 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800c98a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c98e:	bf00      	nop
 800c990:	0800c9a5 	.word	0x0800c9a5
 800c994:	0800c9b3 	.word	0x0800c9b3
 800c998:	0800c9c9 	.word	0x0800c9c9
 800c99c:	0800c9e7 	.word	0x0800c9e7
 800c9a0:	0800c9e7 	.word	0x0800c9e7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c9a4:	4b8e      	ldr	r3, [pc, #568]	@ (800cbe0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c9a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9a8:	4a8d      	ldr	r2, [pc, #564]	@ (800cbe0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c9aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c9ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c9b0:	e01a      	b.n	800c9e8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c9b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c9b6:	3308      	adds	r3, #8
 800c9b8:	2100      	movs	r1, #0
 800c9ba:	4618      	mov	r0, r3
 800c9bc:	f002 fb0e 	bl	800efdc <RCCEx_PLL2_Config>
 800c9c0:	4603      	mov	r3, r0
 800c9c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c9c6:	e00f      	b.n	800c9e8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c9c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c9cc:	3328      	adds	r3, #40	@ 0x28
 800c9ce:	2100      	movs	r1, #0
 800c9d0:	4618      	mov	r0, r3
 800c9d2:	f002 fbb5 	bl	800f140 <RCCEx_PLL3_Config>
 800c9d6:	4603      	mov	r3, r0
 800c9d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c9dc:	e004      	b.n	800c9e8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c9de:	2301      	movs	r3, #1
 800c9e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c9e4:	e000      	b.n	800c9e8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800c9e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c9e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d10a      	bne.n	800ca06 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c9f0:	4b7b      	ldr	r3, [pc, #492]	@ (800cbe0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c9f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c9f4:	f023 0107 	bic.w	r1, r3, #7
 800c9f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c9fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c9fe:	4a78      	ldr	r2, [pc, #480]	@ (800cbe0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ca00:	430b      	orrs	r3, r1
 800ca02:	6513      	str	r3, [r2, #80]	@ 0x50
 800ca04:	e003      	b.n	800ca0e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ca06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ca0a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800ca0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca16:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800ca1a:	f04f 0b00 	mov.w	fp, #0
 800ca1e:	ea5a 030b 	orrs.w	r3, sl, fp
 800ca22:	d04c      	beq.n	800cabe <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800ca24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ca2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ca2e:	d030      	beq.n	800ca92 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800ca30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ca34:	d829      	bhi.n	800ca8a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800ca36:	2bc0      	cmp	r3, #192	@ 0xc0
 800ca38:	d02d      	beq.n	800ca96 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800ca3a:	2bc0      	cmp	r3, #192	@ 0xc0
 800ca3c:	d825      	bhi.n	800ca8a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800ca3e:	2b80      	cmp	r3, #128	@ 0x80
 800ca40:	d018      	beq.n	800ca74 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800ca42:	2b80      	cmp	r3, #128	@ 0x80
 800ca44:	d821      	bhi.n	800ca8a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d002      	beq.n	800ca50 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800ca4a:	2b40      	cmp	r3, #64	@ 0x40
 800ca4c:	d007      	beq.n	800ca5e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800ca4e:	e01c      	b.n	800ca8a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ca50:	4b63      	ldr	r3, [pc, #396]	@ (800cbe0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ca52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca54:	4a62      	ldr	r2, [pc, #392]	@ (800cbe0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ca56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ca5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800ca5c:	e01c      	b.n	800ca98 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ca5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca62:	3308      	adds	r3, #8
 800ca64:	2100      	movs	r1, #0
 800ca66:	4618      	mov	r0, r3
 800ca68:	f002 fab8 	bl	800efdc <RCCEx_PLL2_Config>
 800ca6c:	4603      	mov	r3, r0
 800ca6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800ca72:	e011      	b.n	800ca98 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ca74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca78:	3328      	adds	r3, #40	@ 0x28
 800ca7a:	2100      	movs	r1, #0
 800ca7c:	4618      	mov	r0, r3
 800ca7e:	f002 fb5f 	bl	800f140 <RCCEx_PLL3_Config>
 800ca82:	4603      	mov	r3, r0
 800ca84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800ca88:	e006      	b.n	800ca98 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ca8a:	2301      	movs	r3, #1
 800ca8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ca90:	e002      	b.n	800ca98 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800ca92:	bf00      	nop
 800ca94:	e000      	b.n	800ca98 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800ca96:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ca98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d10a      	bne.n	800cab6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800caa0:	4b4f      	ldr	r3, [pc, #316]	@ (800cbe0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800caa2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800caa4:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800caa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800caac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800caae:	4a4c      	ldr	r2, [pc, #304]	@ (800cbe0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cab0:	430b      	orrs	r3, r1
 800cab2:	6513      	str	r3, [r2, #80]	@ 0x50
 800cab4:	e003      	b.n	800cabe <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cab6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800caba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800cabe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cac6:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800caca:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800cace:	2300      	movs	r3, #0
 800cad0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800cad4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800cad8:	460b      	mov	r3, r1
 800cada:	4313      	orrs	r3, r2
 800cadc:	d053      	beq.n	800cb86 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800cade:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cae2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800cae6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800caea:	d035      	beq.n	800cb58 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800caec:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800caf0:	d82e      	bhi.n	800cb50 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800caf2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800caf6:	d031      	beq.n	800cb5c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800caf8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800cafc:	d828      	bhi.n	800cb50 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800cafe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cb02:	d01a      	beq.n	800cb3a <HAL_RCCEx_PeriphCLKConfig+0x292>
 800cb04:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cb08:	d822      	bhi.n	800cb50 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d003      	beq.n	800cb16 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800cb0e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cb12:	d007      	beq.n	800cb24 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800cb14:	e01c      	b.n	800cb50 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cb16:	4b32      	ldr	r3, [pc, #200]	@ (800cbe0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cb18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb1a:	4a31      	ldr	r2, [pc, #196]	@ (800cbe0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cb1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cb20:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800cb22:	e01c      	b.n	800cb5e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cb24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb28:	3308      	adds	r3, #8
 800cb2a:	2100      	movs	r1, #0
 800cb2c:	4618      	mov	r0, r3
 800cb2e:	f002 fa55 	bl	800efdc <RCCEx_PLL2_Config>
 800cb32:	4603      	mov	r3, r0
 800cb34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800cb38:	e011      	b.n	800cb5e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800cb3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb3e:	3328      	adds	r3, #40	@ 0x28
 800cb40:	2100      	movs	r1, #0
 800cb42:	4618      	mov	r0, r3
 800cb44:	f002 fafc 	bl	800f140 <RCCEx_PLL3_Config>
 800cb48:	4603      	mov	r3, r0
 800cb4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800cb4e:	e006      	b.n	800cb5e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800cb50:	2301      	movs	r3, #1
 800cb52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cb56:	e002      	b.n	800cb5e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800cb58:	bf00      	nop
 800cb5a:	e000      	b.n	800cb5e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800cb5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cb5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d10b      	bne.n	800cb7e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800cb66:	4b1e      	ldr	r3, [pc, #120]	@ (800cbe0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cb68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cb6a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800cb6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb72:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800cb76:	4a1a      	ldr	r2, [pc, #104]	@ (800cbe0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cb78:	430b      	orrs	r3, r1
 800cb7a:	6593      	str	r3, [r2, #88]	@ 0x58
 800cb7c:	e003      	b.n	800cb86 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cb7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cb82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800cb86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb8e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800cb92:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800cb96:	2300      	movs	r3, #0
 800cb98:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800cb9c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800cba0:	460b      	mov	r3, r1
 800cba2:	4313      	orrs	r3, r2
 800cba4:	d056      	beq.n	800cc54 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800cba6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cbaa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800cbae:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cbb2:	d038      	beq.n	800cc26 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800cbb4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cbb8:	d831      	bhi.n	800cc1e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800cbba:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800cbbe:	d034      	beq.n	800cc2a <HAL_RCCEx_PeriphCLKConfig+0x382>
 800cbc0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800cbc4:	d82b      	bhi.n	800cc1e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800cbc6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cbca:	d01d      	beq.n	800cc08 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800cbcc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cbd0:	d825      	bhi.n	800cc1e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d006      	beq.n	800cbe4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800cbd6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cbda:	d00a      	beq.n	800cbf2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800cbdc:	e01f      	b.n	800cc1e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800cbde:	bf00      	nop
 800cbe0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cbe4:	4ba2      	ldr	r3, [pc, #648]	@ (800ce70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cbe6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cbe8:	4aa1      	ldr	r2, [pc, #644]	@ (800ce70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cbea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cbee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800cbf0:	e01c      	b.n	800cc2c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cbf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cbf6:	3308      	adds	r3, #8
 800cbf8:	2100      	movs	r1, #0
 800cbfa:	4618      	mov	r0, r3
 800cbfc:	f002 f9ee 	bl	800efdc <RCCEx_PLL2_Config>
 800cc00:	4603      	mov	r3, r0
 800cc02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800cc06:	e011      	b.n	800cc2c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800cc08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc0c:	3328      	adds	r3, #40	@ 0x28
 800cc0e:	2100      	movs	r1, #0
 800cc10:	4618      	mov	r0, r3
 800cc12:	f002 fa95 	bl	800f140 <RCCEx_PLL3_Config>
 800cc16:	4603      	mov	r3, r0
 800cc18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800cc1c:	e006      	b.n	800cc2c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800cc1e:	2301      	movs	r3, #1
 800cc20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cc24:	e002      	b.n	800cc2c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800cc26:	bf00      	nop
 800cc28:	e000      	b.n	800cc2c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800cc2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cc2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d10b      	bne.n	800cc4c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800cc34:	4b8e      	ldr	r3, [pc, #568]	@ (800ce70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cc36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc38:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800cc3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc40:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800cc44:	4a8a      	ldr	r2, [pc, #552]	@ (800ce70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cc46:	430b      	orrs	r3, r1
 800cc48:	6593      	str	r3, [r2, #88]	@ 0x58
 800cc4a:	e003      	b.n	800cc54 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cc4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cc50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800cc54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc5c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800cc60:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800cc64:	2300      	movs	r3, #0
 800cc66:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800cc6a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800cc6e:	460b      	mov	r3, r1
 800cc70:	4313      	orrs	r3, r2
 800cc72:	d03a      	beq.n	800ccea <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800cc74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cc7a:	2b30      	cmp	r3, #48	@ 0x30
 800cc7c:	d01f      	beq.n	800ccbe <HAL_RCCEx_PeriphCLKConfig+0x416>
 800cc7e:	2b30      	cmp	r3, #48	@ 0x30
 800cc80:	d819      	bhi.n	800ccb6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800cc82:	2b20      	cmp	r3, #32
 800cc84:	d00c      	beq.n	800cca0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800cc86:	2b20      	cmp	r3, #32
 800cc88:	d815      	bhi.n	800ccb6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	d019      	beq.n	800ccc2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800cc8e:	2b10      	cmp	r3, #16
 800cc90:	d111      	bne.n	800ccb6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cc92:	4b77      	ldr	r3, [pc, #476]	@ (800ce70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cc94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc96:	4a76      	ldr	r2, [pc, #472]	@ (800ce70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cc98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cc9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800cc9e:	e011      	b.n	800ccc4 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800cca0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cca4:	3308      	adds	r3, #8
 800cca6:	2102      	movs	r1, #2
 800cca8:	4618      	mov	r0, r3
 800ccaa:	f002 f997 	bl	800efdc <RCCEx_PLL2_Config>
 800ccae:	4603      	mov	r3, r0
 800ccb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800ccb4:	e006      	b.n	800ccc4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800ccb6:	2301      	movs	r3, #1
 800ccb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ccbc:	e002      	b.n	800ccc4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800ccbe:	bf00      	nop
 800ccc0:	e000      	b.n	800ccc4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800ccc2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ccc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d10a      	bne.n	800cce2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800cccc:	4b68      	ldr	r3, [pc, #416]	@ (800ce70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ccce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ccd0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800ccd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ccd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ccda:	4a65      	ldr	r2, [pc, #404]	@ (800ce70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ccdc:	430b      	orrs	r3, r1
 800ccde:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800cce0:	e003      	b.n	800ccea <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cce2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cce6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800ccea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ccee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccf2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800ccf6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800ccfa:	2300      	movs	r3, #0
 800ccfc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800cd00:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800cd04:	460b      	mov	r3, r1
 800cd06:	4313      	orrs	r3, r2
 800cd08:	d051      	beq.n	800cdae <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800cd0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cd10:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cd14:	d035      	beq.n	800cd82 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800cd16:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cd1a:	d82e      	bhi.n	800cd7a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800cd1c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800cd20:	d031      	beq.n	800cd86 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800cd22:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800cd26:	d828      	bhi.n	800cd7a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800cd28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cd2c:	d01a      	beq.n	800cd64 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800cd2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cd32:	d822      	bhi.n	800cd7a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d003      	beq.n	800cd40 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800cd38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cd3c:	d007      	beq.n	800cd4e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800cd3e:	e01c      	b.n	800cd7a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cd40:	4b4b      	ldr	r3, [pc, #300]	@ (800ce70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cd42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd44:	4a4a      	ldr	r2, [pc, #296]	@ (800ce70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cd46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cd4a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800cd4c:	e01c      	b.n	800cd88 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cd4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd52:	3308      	adds	r3, #8
 800cd54:	2100      	movs	r1, #0
 800cd56:	4618      	mov	r0, r3
 800cd58:	f002 f940 	bl	800efdc <RCCEx_PLL2_Config>
 800cd5c:	4603      	mov	r3, r0
 800cd5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800cd62:	e011      	b.n	800cd88 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800cd64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd68:	3328      	adds	r3, #40	@ 0x28
 800cd6a:	2100      	movs	r1, #0
 800cd6c:	4618      	mov	r0, r3
 800cd6e:	f002 f9e7 	bl	800f140 <RCCEx_PLL3_Config>
 800cd72:	4603      	mov	r3, r0
 800cd74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800cd78:	e006      	b.n	800cd88 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cd7a:	2301      	movs	r3, #1
 800cd7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cd80:	e002      	b.n	800cd88 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800cd82:	bf00      	nop
 800cd84:	e000      	b.n	800cd88 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800cd86:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cd88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d10a      	bne.n	800cda6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800cd90:	4b37      	ldr	r3, [pc, #220]	@ (800ce70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cd92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cd94:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800cd98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cd9e:	4a34      	ldr	r2, [pc, #208]	@ (800ce70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cda0:	430b      	orrs	r3, r1
 800cda2:	6513      	str	r3, [r2, #80]	@ 0x50
 800cda4:	e003      	b.n	800cdae <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cda6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cdaa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800cdae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cdb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdb6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800cdba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800cdbe:	2300      	movs	r3, #0
 800cdc0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800cdc4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800cdc8:	460b      	mov	r3, r1
 800cdca:	4313      	orrs	r3, r2
 800cdcc:	d056      	beq.n	800ce7c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800cdce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cdd2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cdd4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800cdd8:	d033      	beq.n	800ce42 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800cdda:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800cdde:	d82c      	bhi.n	800ce3a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800cde0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800cde4:	d02f      	beq.n	800ce46 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800cde6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800cdea:	d826      	bhi.n	800ce3a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800cdec:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800cdf0:	d02b      	beq.n	800ce4a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800cdf2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800cdf6:	d820      	bhi.n	800ce3a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800cdf8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cdfc:	d012      	beq.n	800ce24 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800cdfe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ce02:	d81a      	bhi.n	800ce3a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d022      	beq.n	800ce4e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800ce08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ce0c:	d115      	bne.n	800ce3a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ce0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce12:	3308      	adds	r3, #8
 800ce14:	2101      	movs	r1, #1
 800ce16:	4618      	mov	r0, r3
 800ce18:	f002 f8e0 	bl	800efdc <RCCEx_PLL2_Config>
 800ce1c:	4603      	mov	r3, r0
 800ce1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800ce22:	e015      	b.n	800ce50 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ce24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce28:	3328      	adds	r3, #40	@ 0x28
 800ce2a:	2101      	movs	r1, #1
 800ce2c:	4618      	mov	r0, r3
 800ce2e:	f002 f987 	bl	800f140 <RCCEx_PLL3_Config>
 800ce32:	4603      	mov	r3, r0
 800ce34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800ce38:	e00a      	b.n	800ce50 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ce3a:	2301      	movs	r3, #1
 800ce3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ce40:	e006      	b.n	800ce50 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800ce42:	bf00      	nop
 800ce44:	e004      	b.n	800ce50 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800ce46:	bf00      	nop
 800ce48:	e002      	b.n	800ce50 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800ce4a:	bf00      	nop
 800ce4c:	e000      	b.n	800ce50 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800ce4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ce50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	d10d      	bne.n	800ce74 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800ce58:	4b05      	ldr	r3, [pc, #20]	@ (800ce70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ce5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ce5c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800ce60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce64:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ce66:	4a02      	ldr	r2, [pc, #8]	@ (800ce70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ce68:	430b      	orrs	r3, r1
 800ce6a:	6513      	str	r3, [r2, #80]	@ 0x50
 800ce6c:	e006      	b.n	800ce7c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800ce6e:	bf00      	nop
 800ce70:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ce74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ce78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800ce7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce84:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800ce88:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800ce8c:	2300      	movs	r3, #0
 800ce8e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800ce92:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800ce96:	460b      	mov	r3, r1
 800ce98:	4313      	orrs	r3, r2
 800ce9a:	d055      	beq.n	800cf48 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800ce9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cea0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800cea4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cea8:	d033      	beq.n	800cf12 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800ceaa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ceae:	d82c      	bhi.n	800cf0a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800ceb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ceb4:	d02f      	beq.n	800cf16 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800ceb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ceba:	d826      	bhi.n	800cf0a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800cebc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800cec0:	d02b      	beq.n	800cf1a <HAL_RCCEx_PeriphCLKConfig+0x672>
 800cec2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800cec6:	d820      	bhi.n	800cf0a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800cec8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cecc:	d012      	beq.n	800cef4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800cece:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ced2:	d81a      	bhi.n	800cf0a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d022      	beq.n	800cf1e <HAL_RCCEx_PeriphCLKConfig+0x676>
 800ced8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cedc:	d115      	bne.n	800cf0a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800cede:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cee2:	3308      	adds	r3, #8
 800cee4:	2101      	movs	r1, #1
 800cee6:	4618      	mov	r0, r3
 800cee8:	f002 f878 	bl	800efdc <RCCEx_PLL2_Config>
 800ceec:	4603      	mov	r3, r0
 800ceee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800cef2:	e015      	b.n	800cf20 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cef4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cef8:	3328      	adds	r3, #40	@ 0x28
 800cefa:	2101      	movs	r1, #1
 800cefc:	4618      	mov	r0, r3
 800cefe:	f002 f91f 	bl	800f140 <RCCEx_PLL3_Config>
 800cf02:	4603      	mov	r3, r0
 800cf04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800cf08:	e00a      	b.n	800cf20 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800cf0a:	2301      	movs	r3, #1
 800cf0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cf10:	e006      	b.n	800cf20 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800cf12:	bf00      	nop
 800cf14:	e004      	b.n	800cf20 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800cf16:	bf00      	nop
 800cf18:	e002      	b.n	800cf20 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800cf1a:	bf00      	nop
 800cf1c:	e000      	b.n	800cf20 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800cf1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cf20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d10b      	bne.n	800cf40 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800cf28:	4ba3      	ldr	r3, [pc, #652]	@ (800d1b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cf2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cf2c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800cf30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf34:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800cf38:	4a9f      	ldr	r2, [pc, #636]	@ (800d1b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cf3a:	430b      	orrs	r3, r1
 800cf3c:	6593      	str	r3, [r2, #88]	@ 0x58
 800cf3e:	e003      	b.n	800cf48 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cf40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cf44:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800cf48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf50:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800cf54:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800cf58:	2300      	movs	r3, #0
 800cf5a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800cf5e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800cf62:	460b      	mov	r3, r1
 800cf64:	4313      	orrs	r3, r2
 800cf66:	d037      	beq.n	800cfd8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800cf68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cf6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cf72:	d00e      	beq.n	800cf92 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800cf74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cf78:	d816      	bhi.n	800cfa8 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d018      	beq.n	800cfb0 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800cf7e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cf82:	d111      	bne.n	800cfa8 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cf84:	4b8c      	ldr	r3, [pc, #560]	@ (800d1b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cf86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf88:	4a8b      	ldr	r2, [pc, #556]	@ (800d1b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cf8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cf8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800cf90:	e00f      	b.n	800cfb2 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800cf92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf96:	3308      	adds	r3, #8
 800cf98:	2101      	movs	r1, #1
 800cf9a:	4618      	mov	r0, r3
 800cf9c:	f002 f81e 	bl	800efdc <RCCEx_PLL2_Config>
 800cfa0:	4603      	mov	r3, r0
 800cfa2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800cfa6:	e004      	b.n	800cfb2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cfa8:	2301      	movs	r3, #1
 800cfaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cfae:	e000      	b.n	800cfb2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800cfb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cfb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d10a      	bne.n	800cfd0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800cfba:	4b7f      	ldr	r3, [pc, #508]	@ (800d1b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cfbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cfbe:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800cfc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cfc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cfc8:	4a7b      	ldr	r2, [pc, #492]	@ (800d1b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cfca:	430b      	orrs	r3, r1
 800cfcc:	6513      	str	r3, [r2, #80]	@ 0x50
 800cfce:	e003      	b.n	800cfd8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cfd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cfd4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800cfd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cfdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfe0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800cfe4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800cfe8:	2300      	movs	r3, #0
 800cfea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800cfee:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800cff2:	460b      	mov	r3, r1
 800cff4:	4313      	orrs	r3, r2
 800cff6:	d039      	beq.n	800d06c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800cff8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cffc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cffe:	2b03      	cmp	r3, #3
 800d000:	d81c      	bhi.n	800d03c <HAL_RCCEx_PeriphCLKConfig+0x794>
 800d002:	a201      	add	r2, pc, #4	@ (adr r2, 800d008 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800d004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d008:	0800d045 	.word	0x0800d045
 800d00c:	0800d019 	.word	0x0800d019
 800d010:	0800d027 	.word	0x0800d027
 800d014:	0800d045 	.word	0x0800d045
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d018:	4b67      	ldr	r3, [pc, #412]	@ (800d1b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d01a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d01c:	4a66      	ldr	r2, [pc, #408]	@ (800d1b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d01e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d022:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800d024:	e00f      	b.n	800d046 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d026:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d02a:	3308      	adds	r3, #8
 800d02c:	2102      	movs	r1, #2
 800d02e:	4618      	mov	r0, r3
 800d030:	f001 ffd4 	bl	800efdc <RCCEx_PLL2_Config>
 800d034:	4603      	mov	r3, r0
 800d036:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800d03a:	e004      	b.n	800d046 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800d03c:	2301      	movs	r3, #1
 800d03e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d042:	e000      	b.n	800d046 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800d044:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d046:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d10a      	bne.n	800d064 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800d04e:	4b5a      	ldr	r3, [pc, #360]	@ (800d1b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d050:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d052:	f023 0103 	bic.w	r1, r3, #3
 800d056:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d05a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d05c:	4a56      	ldr	r2, [pc, #344]	@ (800d1b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d05e:	430b      	orrs	r3, r1
 800d060:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d062:	e003      	b.n	800d06c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d064:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d068:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800d06c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d070:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d074:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800d078:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d07c:	2300      	movs	r3, #0
 800d07e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800d082:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800d086:	460b      	mov	r3, r1
 800d088:	4313      	orrs	r3, r2
 800d08a:	f000 809f 	beq.w	800d1cc <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d08e:	4b4b      	ldr	r3, [pc, #300]	@ (800d1bc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	4a4a      	ldr	r2, [pc, #296]	@ (800d1bc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800d094:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d098:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d09a:	f7f7 fd5f 	bl	8004b5c <HAL_GetTick>
 800d09e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d0a2:	e00b      	b.n	800d0bc <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d0a4:	f7f7 fd5a 	bl	8004b5c <HAL_GetTick>
 800d0a8:	4602      	mov	r2, r0
 800d0aa:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800d0ae:	1ad3      	subs	r3, r2, r3
 800d0b0:	2b64      	cmp	r3, #100	@ 0x64
 800d0b2:	d903      	bls.n	800d0bc <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800d0b4:	2303      	movs	r3, #3
 800d0b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d0ba:	e005      	b.n	800d0c8 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d0bc:	4b3f      	ldr	r3, [pc, #252]	@ (800d1bc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	d0ed      	beq.n	800d0a4 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800d0c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d179      	bne.n	800d1c4 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800d0d0:	4b39      	ldr	r3, [pc, #228]	@ (800d1b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d0d2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800d0d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d0d8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800d0dc:	4053      	eors	r3, r2
 800d0de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d015      	beq.n	800d112 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800d0e6:	4b34      	ldr	r3, [pc, #208]	@ (800d1b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d0e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d0ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d0ee:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800d0f2:	4b31      	ldr	r3, [pc, #196]	@ (800d1b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d0f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d0f6:	4a30      	ldr	r2, [pc, #192]	@ (800d1b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d0f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d0fc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800d0fe:	4b2e      	ldr	r3, [pc, #184]	@ (800d1b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d100:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d102:	4a2d      	ldr	r2, [pc, #180]	@ (800d1b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d104:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d108:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800d10a:	4a2b      	ldr	r2, [pc, #172]	@ (800d1b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d10c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800d110:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800d112:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d116:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800d11a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d11e:	d118      	bne.n	800d152 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d120:	f7f7 fd1c 	bl	8004b5c <HAL_GetTick>
 800d124:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d128:	e00d      	b.n	800d146 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d12a:	f7f7 fd17 	bl	8004b5c <HAL_GetTick>
 800d12e:	4602      	mov	r2, r0
 800d130:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800d134:	1ad2      	subs	r2, r2, r3
 800d136:	f241 3388 	movw	r3, #5000	@ 0x1388
 800d13a:	429a      	cmp	r2, r3
 800d13c:	d903      	bls.n	800d146 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800d13e:	2303      	movs	r3, #3
 800d140:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800d144:	e005      	b.n	800d152 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d146:	4b1c      	ldr	r3, [pc, #112]	@ (800d1b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d148:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d14a:	f003 0302 	and.w	r3, r3, #2
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d0eb      	beq.n	800d12a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800d152:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d156:	2b00      	cmp	r3, #0
 800d158:	d129      	bne.n	800d1ae <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800d15a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d15e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800d162:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d166:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d16a:	d10e      	bne.n	800d18a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800d16c:	4b12      	ldr	r3, [pc, #72]	@ (800d1b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d16e:	691b      	ldr	r3, [r3, #16]
 800d170:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800d174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d178:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800d17c:	091a      	lsrs	r2, r3, #4
 800d17e:	4b10      	ldr	r3, [pc, #64]	@ (800d1c0 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800d180:	4013      	ands	r3, r2
 800d182:	4a0d      	ldr	r2, [pc, #52]	@ (800d1b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d184:	430b      	orrs	r3, r1
 800d186:	6113      	str	r3, [r2, #16]
 800d188:	e005      	b.n	800d196 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800d18a:	4b0b      	ldr	r3, [pc, #44]	@ (800d1b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d18c:	691b      	ldr	r3, [r3, #16]
 800d18e:	4a0a      	ldr	r2, [pc, #40]	@ (800d1b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d190:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800d194:	6113      	str	r3, [r2, #16]
 800d196:	4b08      	ldr	r3, [pc, #32]	@ (800d1b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d198:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800d19a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d19e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800d1a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d1a6:	4a04      	ldr	r2, [pc, #16]	@ (800d1b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d1a8:	430b      	orrs	r3, r1
 800d1aa:	6713      	str	r3, [r2, #112]	@ 0x70
 800d1ac:	e00e      	b.n	800d1cc <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800d1ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d1b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800d1b6:	e009      	b.n	800d1cc <HAL_RCCEx_PeriphCLKConfig+0x924>
 800d1b8:	58024400 	.word	0x58024400
 800d1bc:	58024800 	.word	0x58024800
 800d1c0:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d1c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d1c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800d1cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1d4:	f002 0301 	and.w	r3, r2, #1
 800d1d8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d1dc:	2300      	movs	r3, #0
 800d1de:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d1e2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800d1e6:	460b      	mov	r3, r1
 800d1e8:	4313      	orrs	r3, r2
 800d1ea:	f000 8089 	beq.w	800d300 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800d1ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1f2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d1f4:	2b28      	cmp	r3, #40	@ 0x28
 800d1f6:	d86b      	bhi.n	800d2d0 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800d1f8:	a201      	add	r2, pc, #4	@ (adr r2, 800d200 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800d1fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1fe:	bf00      	nop
 800d200:	0800d2d9 	.word	0x0800d2d9
 800d204:	0800d2d1 	.word	0x0800d2d1
 800d208:	0800d2d1 	.word	0x0800d2d1
 800d20c:	0800d2d1 	.word	0x0800d2d1
 800d210:	0800d2d1 	.word	0x0800d2d1
 800d214:	0800d2d1 	.word	0x0800d2d1
 800d218:	0800d2d1 	.word	0x0800d2d1
 800d21c:	0800d2d1 	.word	0x0800d2d1
 800d220:	0800d2a5 	.word	0x0800d2a5
 800d224:	0800d2d1 	.word	0x0800d2d1
 800d228:	0800d2d1 	.word	0x0800d2d1
 800d22c:	0800d2d1 	.word	0x0800d2d1
 800d230:	0800d2d1 	.word	0x0800d2d1
 800d234:	0800d2d1 	.word	0x0800d2d1
 800d238:	0800d2d1 	.word	0x0800d2d1
 800d23c:	0800d2d1 	.word	0x0800d2d1
 800d240:	0800d2bb 	.word	0x0800d2bb
 800d244:	0800d2d1 	.word	0x0800d2d1
 800d248:	0800d2d1 	.word	0x0800d2d1
 800d24c:	0800d2d1 	.word	0x0800d2d1
 800d250:	0800d2d1 	.word	0x0800d2d1
 800d254:	0800d2d1 	.word	0x0800d2d1
 800d258:	0800d2d1 	.word	0x0800d2d1
 800d25c:	0800d2d1 	.word	0x0800d2d1
 800d260:	0800d2d9 	.word	0x0800d2d9
 800d264:	0800d2d1 	.word	0x0800d2d1
 800d268:	0800d2d1 	.word	0x0800d2d1
 800d26c:	0800d2d1 	.word	0x0800d2d1
 800d270:	0800d2d1 	.word	0x0800d2d1
 800d274:	0800d2d1 	.word	0x0800d2d1
 800d278:	0800d2d1 	.word	0x0800d2d1
 800d27c:	0800d2d1 	.word	0x0800d2d1
 800d280:	0800d2d9 	.word	0x0800d2d9
 800d284:	0800d2d1 	.word	0x0800d2d1
 800d288:	0800d2d1 	.word	0x0800d2d1
 800d28c:	0800d2d1 	.word	0x0800d2d1
 800d290:	0800d2d1 	.word	0x0800d2d1
 800d294:	0800d2d1 	.word	0x0800d2d1
 800d298:	0800d2d1 	.word	0x0800d2d1
 800d29c:	0800d2d1 	.word	0x0800d2d1
 800d2a0:	0800d2d9 	.word	0x0800d2d9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d2a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2a8:	3308      	adds	r3, #8
 800d2aa:	2101      	movs	r1, #1
 800d2ac:	4618      	mov	r0, r3
 800d2ae:	f001 fe95 	bl	800efdc <RCCEx_PLL2_Config>
 800d2b2:	4603      	mov	r3, r0
 800d2b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800d2b8:	e00f      	b.n	800d2da <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d2ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2be:	3328      	adds	r3, #40	@ 0x28
 800d2c0:	2101      	movs	r1, #1
 800d2c2:	4618      	mov	r0, r3
 800d2c4:	f001 ff3c 	bl	800f140 <RCCEx_PLL3_Config>
 800d2c8:	4603      	mov	r3, r0
 800d2ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800d2ce:	e004      	b.n	800d2da <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d2d0:	2301      	movs	r3, #1
 800d2d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d2d6:	e000      	b.n	800d2da <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800d2d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d2da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d10a      	bne.n	800d2f8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800d2e2:	4bbf      	ldr	r3, [pc, #764]	@ (800d5e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d2e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d2e6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800d2ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d2f0:	4abb      	ldr	r2, [pc, #748]	@ (800d5e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d2f2:	430b      	orrs	r3, r1
 800d2f4:	6553      	str	r3, [r2, #84]	@ 0x54
 800d2f6:	e003      	b.n	800d300 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d2f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d2fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800d300:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d304:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d308:	f002 0302 	and.w	r3, r2, #2
 800d30c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d310:	2300      	movs	r3, #0
 800d312:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800d316:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800d31a:	460b      	mov	r3, r1
 800d31c:	4313      	orrs	r3, r2
 800d31e:	d041      	beq.n	800d3a4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800d320:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d324:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d326:	2b05      	cmp	r3, #5
 800d328:	d824      	bhi.n	800d374 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800d32a:	a201      	add	r2, pc, #4	@ (adr r2, 800d330 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800d32c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d330:	0800d37d 	.word	0x0800d37d
 800d334:	0800d349 	.word	0x0800d349
 800d338:	0800d35f 	.word	0x0800d35f
 800d33c:	0800d37d 	.word	0x0800d37d
 800d340:	0800d37d 	.word	0x0800d37d
 800d344:	0800d37d 	.word	0x0800d37d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d348:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d34c:	3308      	adds	r3, #8
 800d34e:	2101      	movs	r1, #1
 800d350:	4618      	mov	r0, r3
 800d352:	f001 fe43 	bl	800efdc <RCCEx_PLL2_Config>
 800d356:	4603      	mov	r3, r0
 800d358:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800d35c:	e00f      	b.n	800d37e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d35e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d362:	3328      	adds	r3, #40	@ 0x28
 800d364:	2101      	movs	r1, #1
 800d366:	4618      	mov	r0, r3
 800d368:	f001 feea 	bl	800f140 <RCCEx_PLL3_Config>
 800d36c:	4603      	mov	r3, r0
 800d36e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800d372:	e004      	b.n	800d37e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d374:	2301      	movs	r3, #1
 800d376:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d37a:	e000      	b.n	800d37e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800d37c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d37e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d382:	2b00      	cmp	r3, #0
 800d384:	d10a      	bne.n	800d39c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800d386:	4b96      	ldr	r3, [pc, #600]	@ (800d5e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d388:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d38a:	f023 0107 	bic.w	r1, r3, #7
 800d38e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d392:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d394:	4a92      	ldr	r2, [pc, #584]	@ (800d5e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d396:	430b      	orrs	r3, r1
 800d398:	6553      	str	r3, [r2, #84]	@ 0x54
 800d39a:	e003      	b.n	800d3a4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d39c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d3a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d3a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d3a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3ac:	f002 0304 	and.w	r3, r2, #4
 800d3b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d3b4:	2300      	movs	r3, #0
 800d3b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d3ba:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800d3be:	460b      	mov	r3, r1
 800d3c0:	4313      	orrs	r3, r2
 800d3c2:	d044      	beq.n	800d44e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800d3c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d3c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d3cc:	2b05      	cmp	r3, #5
 800d3ce:	d825      	bhi.n	800d41c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800d3d0:	a201      	add	r2, pc, #4	@ (adr r2, 800d3d8 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800d3d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3d6:	bf00      	nop
 800d3d8:	0800d425 	.word	0x0800d425
 800d3dc:	0800d3f1 	.word	0x0800d3f1
 800d3e0:	0800d407 	.word	0x0800d407
 800d3e4:	0800d425 	.word	0x0800d425
 800d3e8:	0800d425 	.word	0x0800d425
 800d3ec:	0800d425 	.word	0x0800d425
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d3f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d3f4:	3308      	adds	r3, #8
 800d3f6:	2101      	movs	r1, #1
 800d3f8:	4618      	mov	r0, r3
 800d3fa:	f001 fdef 	bl	800efdc <RCCEx_PLL2_Config>
 800d3fe:	4603      	mov	r3, r0
 800d400:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800d404:	e00f      	b.n	800d426 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d406:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d40a:	3328      	adds	r3, #40	@ 0x28
 800d40c:	2101      	movs	r1, #1
 800d40e:	4618      	mov	r0, r3
 800d410:	f001 fe96 	bl	800f140 <RCCEx_PLL3_Config>
 800d414:	4603      	mov	r3, r0
 800d416:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800d41a:	e004      	b.n	800d426 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d41c:	2301      	movs	r3, #1
 800d41e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d422:	e000      	b.n	800d426 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800d424:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d426:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d10b      	bne.n	800d446 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800d42e:	4b6c      	ldr	r3, [pc, #432]	@ (800d5e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d430:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d432:	f023 0107 	bic.w	r1, r3, #7
 800d436:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d43a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d43e:	4a68      	ldr	r2, [pc, #416]	@ (800d5e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d440:	430b      	orrs	r3, r1
 800d442:	6593      	str	r3, [r2, #88]	@ 0x58
 800d444:	e003      	b.n	800d44e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d446:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d44a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800d44e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d452:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d456:	f002 0320 	and.w	r3, r2, #32
 800d45a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d45e:	2300      	movs	r3, #0
 800d460:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d464:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800d468:	460b      	mov	r3, r1
 800d46a:	4313      	orrs	r3, r2
 800d46c:	d055      	beq.n	800d51a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800d46e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d472:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d476:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d47a:	d033      	beq.n	800d4e4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800d47c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d480:	d82c      	bhi.n	800d4dc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800d482:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d486:	d02f      	beq.n	800d4e8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800d488:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d48c:	d826      	bhi.n	800d4dc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800d48e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d492:	d02b      	beq.n	800d4ec <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800d494:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d498:	d820      	bhi.n	800d4dc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800d49a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d49e:	d012      	beq.n	800d4c6 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800d4a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d4a4:	d81a      	bhi.n	800d4dc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d022      	beq.n	800d4f0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800d4aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d4ae:	d115      	bne.n	800d4dc <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d4b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d4b4:	3308      	adds	r3, #8
 800d4b6:	2100      	movs	r1, #0
 800d4b8:	4618      	mov	r0, r3
 800d4ba:	f001 fd8f 	bl	800efdc <RCCEx_PLL2_Config>
 800d4be:	4603      	mov	r3, r0
 800d4c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800d4c4:	e015      	b.n	800d4f2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d4c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d4ca:	3328      	adds	r3, #40	@ 0x28
 800d4cc:	2102      	movs	r1, #2
 800d4ce:	4618      	mov	r0, r3
 800d4d0:	f001 fe36 	bl	800f140 <RCCEx_PLL3_Config>
 800d4d4:	4603      	mov	r3, r0
 800d4d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800d4da:	e00a      	b.n	800d4f2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d4dc:	2301      	movs	r3, #1
 800d4de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d4e2:	e006      	b.n	800d4f2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800d4e4:	bf00      	nop
 800d4e6:	e004      	b.n	800d4f2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800d4e8:	bf00      	nop
 800d4ea:	e002      	b.n	800d4f2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800d4ec:	bf00      	nop
 800d4ee:	e000      	b.n	800d4f2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800d4f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d4f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d10b      	bne.n	800d512 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800d4fa:	4b39      	ldr	r3, [pc, #228]	@ (800d5e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d4fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d4fe:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800d502:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d506:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d50a:	4a35      	ldr	r2, [pc, #212]	@ (800d5e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d50c:	430b      	orrs	r3, r1
 800d50e:	6553      	str	r3, [r2, #84]	@ 0x54
 800d510:	e003      	b.n	800d51a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d512:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d516:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800d51a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d51e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d522:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800d526:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d52a:	2300      	movs	r3, #0
 800d52c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d530:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800d534:	460b      	mov	r3, r1
 800d536:	4313      	orrs	r3, r2
 800d538:	d058      	beq.n	800d5ec <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800d53a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d53e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800d542:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800d546:	d033      	beq.n	800d5b0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800d548:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800d54c:	d82c      	bhi.n	800d5a8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800d54e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d552:	d02f      	beq.n	800d5b4 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800d554:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d558:	d826      	bhi.n	800d5a8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800d55a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d55e:	d02b      	beq.n	800d5b8 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800d560:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d564:	d820      	bhi.n	800d5a8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800d566:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d56a:	d012      	beq.n	800d592 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800d56c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d570:	d81a      	bhi.n	800d5a8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800d572:	2b00      	cmp	r3, #0
 800d574:	d022      	beq.n	800d5bc <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800d576:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d57a:	d115      	bne.n	800d5a8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d57c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d580:	3308      	adds	r3, #8
 800d582:	2100      	movs	r1, #0
 800d584:	4618      	mov	r0, r3
 800d586:	f001 fd29 	bl	800efdc <RCCEx_PLL2_Config>
 800d58a:	4603      	mov	r3, r0
 800d58c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800d590:	e015      	b.n	800d5be <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d592:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d596:	3328      	adds	r3, #40	@ 0x28
 800d598:	2102      	movs	r1, #2
 800d59a:	4618      	mov	r0, r3
 800d59c:	f001 fdd0 	bl	800f140 <RCCEx_PLL3_Config>
 800d5a0:	4603      	mov	r3, r0
 800d5a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800d5a6:	e00a      	b.n	800d5be <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d5a8:	2301      	movs	r3, #1
 800d5aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d5ae:	e006      	b.n	800d5be <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800d5b0:	bf00      	nop
 800d5b2:	e004      	b.n	800d5be <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800d5b4:	bf00      	nop
 800d5b6:	e002      	b.n	800d5be <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800d5b8:	bf00      	nop
 800d5ba:	e000      	b.n	800d5be <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800d5bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d5be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	d10e      	bne.n	800d5e4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800d5c6:	4b06      	ldr	r3, [pc, #24]	@ (800d5e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d5c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d5ca:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800d5ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d5d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800d5d6:	4a02      	ldr	r2, [pc, #8]	@ (800d5e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d5d8:	430b      	orrs	r3, r1
 800d5da:	6593      	str	r3, [r2, #88]	@ 0x58
 800d5dc:	e006      	b.n	800d5ec <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800d5de:	bf00      	nop
 800d5e0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d5e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d5e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800d5ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d5f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5f4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800d5f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d5fc:	2300      	movs	r3, #0
 800d5fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d602:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800d606:	460b      	mov	r3, r1
 800d608:	4313      	orrs	r3, r2
 800d60a:	d055      	beq.n	800d6b8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800d60c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d610:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d614:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800d618:	d033      	beq.n	800d682 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800d61a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800d61e:	d82c      	bhi.n	800d67a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800d620:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d624:	d02f      	beq.n	800d686 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800d626:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d62a:	d826      	bhi.n	800d67a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800d62c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800d630:	d02b      	beq.n	800d68a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800d632:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800d636:	d820      	bhi.n	800d67a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800d638:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d63c:	d012      	beq.n	800d664 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800d63e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d642:	d81a      	bhi.n	800d67a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800d644:	2b00      	cmp	r3, #0
 800d646:	d022      	beq.n	800d68e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800d648:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d64c:	d115      	bne.n	800d67a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d64e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d652:	3308      	adds	r3, #8
 800d654:	2100      	movs	r1, #0
 800d656:	4618      	mov	r0, r3
 800d658:	f001 fcc0 	bl	800efdc <RCCEx_PLL2_Config>
 800d65c:	4603      	mov	r3, r0
 800d65e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800d662:	e015      	b.n	800d690 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d664:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d668:	3328      	adds	r3, #40	@ 0x28
 800d66a:	2102      	movs	r1, #2
 800d66c:	4618      	mov	r0, r3
 800d66e:	f001 fd67 	bl	800f140 <RCCEx_PLL3_Config>
 800d672:	4603      	mov	r3, r0
 800d674:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800d678:	e00a      	b.n	800d690 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d67a:	2301      	movs	r3, #1
 800d67c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d680:	e006      	b.n	800d690 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800d682:	bf00      	nop
 800d684:	e004      	b.n	800d690 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800d686:	bf00      	nop
 800d688:	e002      	b.n	800d690 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800d68a:	bf00      	nop
 800d68c:	e000      	b.n	800d690 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800d68e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d690:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d694:	2b00      	cmp	r3, #0
 800d696:	d10b      	bne.n	800d6b0 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800d698:	4ba1      	ldr	r3, [pc, #644]	@ (800d920 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d69a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d69c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800d6a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d6a4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d6a8:	4a9d      	ldr	r2, [pc, #628]	@ (800d920 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d6aa:	430b      	orrs	r3, r1
 800d6ac:	6593      	str	r3, [r2, #88]	@ 0x58
 800d6ae:	e003      	b.n	800d6b8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d6b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d6b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800d6b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d6bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6c0:	f002 0308 	and.w	r3, r2, #8
 800d6c4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d6c8:	2300      	movs	r3, #0
 800d6ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d6ce:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800d6d2:	460b      	mov	r3, r1
 800d6d4:	4313      	orrs	r3, r2
 800d6d6:	d01e      	beq.n	800d716 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800d6d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d6dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d6e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d6e4:	d10c      	bne.n	800d700 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800d6e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d6ea:	3328      	adds	r3, #40	@ 0x28
 800d6ec:	2102      	movs	r1, #2
 800d6ee:	4618      	mov	r0, r3
 800d6f0:	f001 fd26 	bl	800f140 <RCCEx_PLL3_Config>
 800d6f4:	4603      	mov	r3, r0
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d002      	beq.n	800d700 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800d6fa:	2301      	movs	r3, #1
 800d6fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800d700:	4b87      	ldr	r3, [pc, #540]	@ (800d920 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d702:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d704:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800d708:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d70c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d710:	4a83      	ldr	r2, [pc, #524]	@ (800d920 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d712:	430b      	orrs	r3, r1
 800d714:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800d716:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d71a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d71e:	f002 0310 	and.w	r3, r2, #16
 800d722:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d726:	2300      	movs	r3, #0
 800d728:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d72c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800d730:	460b      	mov	r3, r1
 800d732:	4313      	orrs	r3, r2
 800d734:	d01e      	beq.n	800d774 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800d736:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d73a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d73e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d742:	d10c      	bne.n	800d75e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800d744:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d748:	3328      	adds	r3, #40	@ 0x28
 800d74a:	2102      	movs	r1, #2
 800d74c:	4618      	mov	r0, r3
 800d74e:	f001 fcf7 	bl	800f140 <RCCEx_PLL3_Config>
 800d752:	4603      	mov	r3, r0
 800d754:	2b00      	cmp	r3, #0
 800d756:	d002      	beq.n	800d75e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800d758:	2301      	movs	r3, #1
 800d75a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800d75e:	4b70      	ldr	r3, [pc, #448]	@ (800d920 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d760:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d762:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800d766:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d76a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d76e:	4a6c      	ldr	r2, [pc, #432]	@ (800d920 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d770:	430b      	orrs	r3, r1
 800d772:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800d774:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d77c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800d780:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d784:	2300      	movs	r3, #0
 800d786:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d78a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800d78e:	460b      	mov	r3, r1
 800d790:	4313      	orrs	r3, r2
 800d792:	d03e      	beq.n	800d812 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800d794:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d798:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d79c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d7a0:	d022      	beq.n	800d7e8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800d7a2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d7a6:	d81b      	bhi.n	800d7e0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d003      	beq.n	800d7b4 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800d7ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d7b0:	d00b      	beq.n	800d7ca <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800d7b2:	e015      	b.n	800d7e0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d7b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d7b8:	3308      	adds	r3, #8
 800d7ba:	2100      	movs	r1, #0
 800d7bc:	4618      	mov	r0, r3
 800d7be:	f001 fc0d 	bl	800efdc <RCCEx_PLL2_Config>
 800d7c2:	4603      	mov	r3, r0
 800d7c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800d7c8:	e00f      	b.n	800d7ea <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d7ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d7ce:	3328      	adds	r3, #40	@ 0x28
 800d7d0:	2102      	movs	r1, #2
 800d7d2:	4618      	mov	r0, r3
 800d7d4:	f001 fcb4 	bl	800f140 <RCCEx_PLL3_Config>
 800d7d8:	4603      	mov	r3, r0
 800d7da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800d7de:	e004      	b.n	800d7ea <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d7e0:	2301      	movs	r3, #1
 800d7e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d7e6:	e000      	b.n	800d7ea <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800d7e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d7ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	d10b      	bne.n	800d80a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800d7f2:	4b4b      	ldr	r3, [pc, #300]	@ (800d920 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d7f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d7f6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800d7fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d7fe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d802:	4a47      	ldr	r2, [pc, #284]	@ (800d920 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d804:	430b      	orrs	r3, r1
 800d806:	6593      	str	r3, [r2, #88]	@ 0x58
 800d808:	e003      	b.n	800d812 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d80a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d80e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800d812:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d81a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800d81e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d820:	2300      	movs	r3, #0
 800d822:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d824:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800d828:	460b      	mov	r3, r1
 800d82a:	4313      	orrs	r3, r2
 800d82c:	d03b      	beq.n	800d8a6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800d82e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d832:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d836:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800d83a:	d01f      	beq.n	800d87c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800d83c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800d840:	d818      	bhi.n	800d874 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800d842:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d846:	d003      	beq.n	800d850 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800d848:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d84c:	d007      	beq.n	800d85e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800d84e:	e011      	b.n	800d874 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d850:	4b33      	ldr	r3, [pc, #204]	@ (800d920 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d854:	4a32      	ldr	r2, [pc, #200]	@ (800d920 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d856:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d85a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800d85c:	e00f      	b.n	800d87e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d85e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d862:	3328      	adds	r3, #40	@ 0x28
 800d864:	2101      	movs	r1, #1
 800d866:	4618      	mov	r0, r3
 800d868:	f001 fc6a 	bl	800f140 <RCCEx_PLL3_Config>
 800d86c:	4603      	mov	r3, r0
 800d86e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800d872:	e004      	b.n	800d87e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d874:	2301      	movs	r3, #1
 800d876:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d87a:	e000      	b.n	800d87e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800d87c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d87e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d882:	2b00      	cmp	r3, #0
 800d884:	d10b      	bne.n	800d89e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800d886:	4b26      	ldr	r3, [pc, #152]	@ (800d920 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d888:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d88a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800d88e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d892:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d896:	4a22      	ldr	r2, [pc, #136]	@ (800d920 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d898:	430b      	orrs	r3, r1
 800d89a:	6553      	str	r3, [r2, #84]	@ 0x54
 800d89c:	e003      	b.n	800d8a6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d89e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d8a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800d8a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d8aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8ae:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800d8b2:	673b      	str	r3, [r7, #112]	@ 0x70
 800d8b4:	2300      	movs	r3, #0
 800d8b6:	677b      	str	r3, [r7, #116]	@ 0x74
 800d8b8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800d8bc:	460b      	mov	r3, r1
 800d8be:	4313      	orrs	r3, r2
 800d8c0:	d034      	beq.n	800d92c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800d8c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d8c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d003      	beq.n	800d8d4 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800d8cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d8d0:	d007      	beq.n	800d8e2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800d8d2:	e011      	b.n	800d8f8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d8d4:	4b12      	ldr	r3, [pc, #72]	@ (800d920 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d8d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d8d8:	4a11      	ldr	r2, [pc, #68]	@ (800d920 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d8da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d8de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800d8e0:	e00e      	b.n	800d900 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d8e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d8e6:	3308      	adds	r3, #8
 800d8e8:	2102      	movs	r1, #2
 800d8ea:	4618      	mov	r0, r3
 800d8ec:	f001 fb76 	bl	800efdc <RCCEx_PLL2_Config>
 800d8f0:	4603      	mov	r3, r0
 800d8f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800d8f6:	e003      	b.n	800d900 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800d8f8:	2301      	movs	r3, #1
 800d8fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d8fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d900:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d904:	2b00      	cmp	r3, #0
 800d906:	d10d      	bne.n	800d924 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800d908:	4b05      	ldr	r3, [pc, #20]	@ (800d920 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d90a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d90c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d910:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d914:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d916:	4a02      	ldr	r2, [pc, #8]	@ (800d920 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d918:	430b      	orrs	r3, r1
 800d91a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d91c:	e006      	b.n	800d92c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800d91e:	bf00      	nop
 800d920:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d924:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d928:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800d92c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d930:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d934:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800d938:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d93a:	2300      	movs	r3, #0
 800d93c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d93e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800d942:	460b      	mov	r3, r1
 800d944:	4313      	orrs	r3, r2
 800d946:	d00c      	beq.n	800d962 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800d948:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d94c:	3328      	adds	r3, #40	@ 0x28
 800d94e:	2102      	movs	r1, #2
 800d950:	4618      	mov	r0, r3
 800d952:	f001 fbf5 	bl	800f140 <RCCEx_PLL3_Config>
 800d956:	4603      	mov	r3, r0
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d002      	beq.n	800d962 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800d95c:	2301      	movs	r3, #1
 800d95e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800d962:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d96a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800d96e:	663b      	str	r3, [r7, #96]	@ 0x60
 800d970:	2300      	movs	r3, #0
 800d972:	667b      	str	r3, [r7, #100]	@ 0x64
 800d974:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800d978:	460b      	mov	r3, r1
 800d97a:	4313      	orrs	r3, r2
 800d97c:	d038      	beq.n	800d9f0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800d97e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d982:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d986:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d98a:	d018      	beq.n	800d9be <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800d98c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d990:	d811      	bhi.n	800d9b6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800d992:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d996:	d014      	beq.n	800d9c2 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800d998:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d99c:	d80b      	bhi.n	800d9b6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d011      	beq.n	800d9c6 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800d9a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d9a6:	d106      	bne.n	800d9b6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d9a8:	4bc3      	ldr	r3, [pc, #780]	@ (800dcb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d9aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9ac:	4ac2      	ldr	r2, [pc, #776]	@ (800dcb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d9ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d9b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800d9b4:	e008      	b.n	800d9c8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d9b6:	2301      	movs	r3, #1
 800d9b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d9bc:	e004      	b.n	800d9c8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800d9be:	bf00      	nop
 800d9c0:	e002      	b.n	800d9c8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800d9c2:	bf00      	nop
 800d9c4:	e000      	b.n	800d9c8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800d9c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d9c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d10b      	bne.n	800d9e8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800d9d0:	4bb9      	ldr	r3, [pc, #740]	@ (800dcb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d9d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d9d4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800d9d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d9dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d9e0:	4ab5      	ldr	r2, [pc, #724]	@ (800dcb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d9e2:	430b      	orrs	r3, r1
 800d9e4:	6553      	str	r3, [r2, #84]	@ 0x54
 800d9e6:	e003      	b.n	800d9f0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d9e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d9ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800d9f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d9f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9f8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800d9fc:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d9fe:	2300      	movs	r3, #0
 800da00:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800da02:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800da06:	460b      	mov	r3, r1
 800da08:	4313      	orrs	r3, r2
 800da0a:	d009      	beq.n	800da20 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800da0c:	4baa      	ldr	r3, [pc, #680]	@ (800dcb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800da0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800da10:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800da14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800da1a:	4aa7      	ldr	r2, [pc, #668]	@ (800dcb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800da1c:	430b      	orrs	r3, r1
 800da1e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800da20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da28:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800da2c:	653b      	str	r3, [r7, #80]	@ 0x50
 800da2e:	2300      	movs	r3, #0
 800da30:	657b      	str	r3, [r7, #84]	@ 0x54
 800da32:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800da36:	460b      	mov	r3, r1
 800da38:	4313      	orrs	r3, r2
 800da3a:	d00a      	beq.n	800da52 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800da3c:	4b9e      	ldr	r3, [pc, #632]	@ (800dcb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800da3e:	691b      	ldr	r3, [r3, #16]
 800da40:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800da44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da48:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800da4c:	4a9a      	ldr	r2, [pc, #616]	@ (800dcb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800da4e:	430b      	orrs	r3, r1
 800da50:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800da52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da5a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800da5e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800da60:	2300      	movs	r3, #0
 800da62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800da64:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800da68:	460b      	mov	r3, r1
 800da6a:	4313      	orrs	r3, r2
 800da6c:	d009      	beq.n	800da82 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800da6e:	4b92      	ldr	r3, [pc, #584]	@ (800dcb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800da70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800da72:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800da76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800da7c:	4a8e      	ldr	r2, [pc, #568]	@ (800dcb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800da7e:	430b      	orrs	r3, r1
 800da80:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800da82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da8a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800da8e:	643b      	str	r3, [r7, #64]	@ 0x40
 800da90:	2300      	movs	r3, #0
 800da92:	647b      	str	r3, [r7, #68]	@ 0x44
 800da94:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800da98:	460b      	mov	r3, r1
 800da9a:	4313      	orrs	r3, r2
 800da9c:	d00e      	beq.n	800dabc <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800da9e:	4b86      	ldr	r3, [pc, #536]	@ (800dcb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800daa0:	691b      	ldr	r3, [r3, #16]
 800daa2:	4a85      	ldr	r2, [pc, #532]	@ (800dcb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800daa4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800daa8:	6113      	str	r3, [r2, #16]
 800daaa:	4b83      	ldr	r3, [pc, #524]	@ (800dcb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800daac:	6919      	ldr	r1, [r3, #16]
 800daae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dab2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800dab6:	4a80      	ldr	r2, [pc, #512]	@ (800dcb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800dab8:	430b      	orrs	r3, r1
 800daba:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800dabc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dac4:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800dac8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800daca:	2300      	movs	r3, #0
 800dacc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dace:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800dad2:	460b      	mov	r3, r1
 800dad4:	4313      	orrs	r3, r2
 800dad6:	d009      	beq.n	800daec <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800dad8:	4b77      	ldr	r3, [pc, #476]	@ (800dcb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800dada:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dadc:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800dae0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dae4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dae6:	4a74      	ldr	r2, [pc, #464]	@ (800dcb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800dae8:	430b      	orrs	r3, r1
 800daea:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800daec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800daf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daf4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800daf8:	633b      	str	r3, [r7, #48]	@ 0x30
 800dafa:	2300      	movs	r3, #0
 800dafc:	637b      	str	r3, [r7, #52]	@ 0x34
 800dafe:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800db02:	460b      	mov	r3, r1
 800db04:	4313      	orrs	r3, r2
 800db06:	d00a      	beq.n	800db1e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800db08:	4b6b      	ldr	r3, [pc, #428]	@ (800dcb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800db0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800db0c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800db10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800db14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800db18:	4a67      	ldr	r2, [pc, #412]	@ (800dcb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800db1a:	430b      	orrs	r3, r1
 800db1c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800db1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800db22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db26:	2100      	movs	r1, #0
 800db28:	62b9      	str	r1, [r7, #40]	@ 0x28
 800db2a:	f003 0301 	and.w	r3, r3, #1
 800db2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800db30:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800db34:	460b      	mov	r3, r1
 800db36:	4313      	orrs	r3, r2
 800db38:	d011      	beq.n	800db5e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800db3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800db3e:	3308      	adds	r3, #8
 800db40:	2100      	movs	r1, #0
 800db42:	4618      	mov	r0, r3
 800db44:	f001 fa4a 	bl	800efdc <RCCEx_PLL2_Config>
 800db48:	4603      	mov	r3, r0
 800db4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800db4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800db52:	2b00      	cmp	r3, #0
 800db54:	d003      	beq.n	800db5e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800db56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800db5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800db5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800db62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db66:	2100      	movs	r1, #0
 800db68:	6239      	str	r1, [r7, #32]
 800db6a:	f003 0302 	and.w	r3, r3, #2
 800db6e:	627b      	str	r3, [r7, #36]	@ 0x24
 800db70:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800db74:	460b      	mov	r3, r1
 800db76:	4313      	orrs	r3, r2
 800db78:	d011      	beq.n	800db9e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800db7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800db7e:	3308      	adds	r3, #8
 800db80:	2101      	movs	r1, #1
 800db82:	4618      	mov	r0, r3
 800db84:	f001 fa2a 	bl	800efdc <RCCEx_PLL2_Config>
 800db88:	4603      	mov	r3, r0
 800db8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800db8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800db92:	2b00      	cmp	r3, #0
 800db94:	d003      	beq.n	800db9e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800db96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800db9a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800db9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dba6:	2100      	movs	r1, #0
 800dba8:	61b9      	str	r1, [r7, #24]
 800dbaa:	f003 0304 	and.w	r3, r3, #4
 800dbae:	61fb      	str	r3, [r7, #28]
 800dbb0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800dbb4:	460b      	mov	r3, r1
 800dbb6:	4313      	orrs	r3, r2
 800dbb8:	d011      	beq.n	800dbde <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800dbba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dbbe:	3308      	adds	r3, #8
 800dbc0:	2102      	movs	r1, #2
 800dbc2:	4618      	mov	r0, r3
 800dbc4:	f001 fa0a 	bl	800efdc <RCCEx_PLL2_Config>
 800dbc8:	4603      	mov	r3, r0
 800dbca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800dbce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dbd2:	2b00      	cmp	r3, #0
 800dbd4:	d003      	beq.n	800dbde <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dbd6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dbda:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800dbde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dbe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbe6:	2100      	movs	r1, #0
 800dbe8:	6139      	str	r1, [r7, #16]
 800dbea:	f003 0308 	and.w	r3, r3, #8
 800dbee:	617b      	str	r3, [r7, #20]
 800dbf0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800dbf4:	460b      	mov	r3, r1
 800dbf6:	4313      	orrs	r3, r2
 800dbf8:	d011      	beq.n	800dc1e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800dbfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dbfe:	3328      	adds	r3, #40	@ 0x28
 800dc00:	2100      	movs	r1, #0
 800dc02:	4618      	mov	r0, r3
 800dc04:	f001 fa9c 	bl	800f140 <RCCEx_PLL3_Config>
 800dc08:	4603      	mov	r3, r0
 800dc0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800dc0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d003      	beq.n	800dc1e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dc16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dc1a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800dc1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dc22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc26:	2100      	movs	r1, #0
 800dc28:	60b9      	str	r1, [r7, #8]
 800dc2a:	f003 0310 	and.w	r3, r3, #16
 800dc2e:	60fb      	str	r3, [r7, #12]
 800dc30:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800dc34:	460b      	mov	r3, r1
 800dc36:	4313      	orrs	r3, r2
 800dc38:	d011      	beq.n	800dc5e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800dc3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dc3e:	3328      	adds	r3, #40	@ 0x28
 800dc40:	2101      	movs	r1, #1
 800dc42:	4618      	mov	r0, r3
 800dc44:	f001 fa7c 	bl	800f140 <RCCEx_PLL3_Config>
 800dc48:	4603      	mov	r3, r0
 800dc4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800dc4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d003      	beq.n	800dc5e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dc56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dc5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800dc5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dc62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc66:	2100      	movs	r1, #0
 800dc68:	6039      	str	r1, [r7, #0]
 800dc6a:	f003 0320 	and.w	r3, r3, #32
 800dc6e:	607b      	str	r3, [r7, #4]
 800dc70:	e9d7 1200 	ldrd	r1, r2, [r7]
 800dc74:	460b      	mov	r3, r1
 800dc76:	4313      	orrs	r3, r2
 800dc78:	d011      	beq.n	800dc9e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800dc7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dc7e:	3328      	adds	r3, #40	@ 0x28
 800dc80:	2102      	movs	r1, #2
 800dc82:	4618      	mov	r0, r3
 800dc84:	f001 fa5c 	bl	800f140 <RCCEx_PLL3_Config>
 800dc88:	4603      	mov	r3, r0
 800dc8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800dc8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	d003      	beq.n	800dc9e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dc96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dc9a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800dc9e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d101      	bne.n	800dcaa <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800dca6:	2300      	movs	r3, #0
 800dca8:	e000      	b.n	800dcac <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800dcaa:	2301      	movs	r3, #1
}
 800dcac:	4618      	mov	r0, r3
 800dcae:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800dcb2:	46bd      	mov	sp, r7
 800dcb4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800dcb8:	58024400 	.word	0x58024400

0800dcbc <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800dcbc:	b580      	push	{r7, lr}
 800dcbe:	b090      	sub	sp, #64	@ 0x40
 800dcc0:	af00      	add	r7, sp, #0
 800dcc2:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800dcc6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dcca:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800dcce:	430b      	orrs	r3, r1
 800dcd0:	f040 8094 	bne.w	800ddfc <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800dcd4:	4b9e      	ldr	r3, [pc, #632]	@ (800df50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dcd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dcd8:	f003 0307 	and.w	r3, r3, #7
 800dcdc:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800dcde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dce0:	2b04      	cmp	r3, #4
 800dce2:	f200 8087 	bhi.w	800ddf4 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800dce6:	a201      	add	r2, pc, #4	@ (adr r2, 800dcec <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800dce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dcec:	0800dd01 	.word	0x0800dd01
 800dcf0:	0800dd29 	.word	0x0800dd29
 800dcf4:	0800dd51 	.word	0x0800dd51
 800dcf8:	0800dded 	.word	0x0800dded
 800dcfc:	0800dd79 	.word	0x0800dd79
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800dd00:	4b93      	ldr	r3, [pc, #588]	@ (800df50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dd08:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800dd0c:	d108      	bne.n	800dd20 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800dd0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800dd12:	4618      	mov	r0, r3
 800dd14:	f001 f810 	bl	800ed38 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800dd18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dd1c:	f000 bd45 	b.w	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dd20:	2300      	movs	r3, #0
 800dd22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dd24:	f000 bd41 	b.w	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800dd28:	4b89      	ldr	r3, [pc, #548]	@ (800df50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dd2a:	681b      	ldr	r3, [r3, #0]
 800dd2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800dd30:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800dd34:	d108      	bne.n	800dd48 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dd36:	f107 0318 	add.w	r3, r7, #24
 800dd3a:	4618      	mov	r0, r3
 800dd3c:	f000 fd54 	bl	800e7e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800dd40:	69bb      	ldr	r3, [r7, #24]
 800dd42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dd44:	f000 bd31 	b.w	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dd48:	2300      	movs	r3, #0
 800dd4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dd4c:	f000 bd2d 	b.w	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800dd50:	4b7f      	ldr	r3, [pc, #508]	@ (800df50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dd52:	681b      	ldr	r3, [r3, #0]
 800dd54:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800dd58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dd5c:	d108      	bne.n	800dd70 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dd5e:	f107 030c 	add.w	r3, r7, #12
 800dd62:	4618      	mov	r0, r3
 800dd64:	f000 fe94 	bl	800ea90 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dd6c:	f000 bd1d 	b.w	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dd70:	2300      	movs	r3, #0
 800dd72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dd74:	f000 bd19 	b.w	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800dd78:	4b75      	ldr	r3, [pc, #468]	@ (800df50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dd7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dd7c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800dd80:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800dd82:	4b73      	ldr	r3, [pc, #460]	@ (800df50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dd84:	681b      	ldr	r3, [r3, #0]
 800dd86:	f003 0304 	and.w	r3, r3, #4
 800dd8a:	2b04      	cmp	r3, #4
 800dd8c:	d10c      	bne.n	800dda8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800dd8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d109      	bne.n	800dda8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dd94:	4b6e      	ldr	r3, [pc, #440]	@ (800df50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dd96:	681b      	ldr	r3, [r3, #0]
 800dd98:	08db      	lsrs	r3, r3, #3
 800dd9a:	f003 0303 	and.w	r3, r3, #3
 800dd9e:	4a6d      	ldr	r2, [pc, #436]	@ (800df54 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800dda0:	fa22 f303 	lsr.w	r3, r2, r3
 800dda4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dda6:	e01f      	b.n	800dde8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800dda8:	4b69      	ldr	r3, [pc, #420]	@ (800df50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ddb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ddb4:	d106      	bne.n	800ddc4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800ddb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ddb8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ddbc:	d102      	bne.n	800ddc4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ddbe:	4b66      	ldr	r3, [pc, #408]	@ (800df58 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800ddc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ddc2:	e011      	b.n	800dde8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ddc4:	4b62      	ldr	r3, [pc, #392]	@ (800df50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ddc6:	681b      	ldr	r3, [r3, #0]
 800ddc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ddcc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ddd0:	d106      	bne.n	800dde0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800ddd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ddd4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ddd8:	d102      	bne.n	800dde0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ddda:	4b60      	ldr	r3, [pc, #384]	@ (800df5c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800dddc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ddde:	e003      	b.n	800dde8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800dde0:	2300      	movs	r3, #0
 800dde2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800dde4:	f000 bce1 	b.w	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800dde8:	f000 bcdf 	b.w	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ddec:	4b5c      	ldr	r3, [pc, #368]	@ (800df60 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800ddee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ddf0:	f000 bcdb 	b.w	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ddf4:	2300      	movs	r3, #0
 800ddf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ddf8:	f000 bcd7 	b.w	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800ddfc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800de00:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800de04:	430b      	orrs	r3, r1
 800de06:	f040 80ad 	bne.w	800df64 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800de0a:	4b51      	ldr	r3, [pc, #324]	@ (800df50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800de0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800de0e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800de12:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800de14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800de1a:	d056      	beq.n	800deca <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800de1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800de22:	f200 8090 	bhi.w	800df46 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800de26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de28:	2bc0      	cmp	r3, #192	@ 0xc0
 800de2a:	f000 8088 	beq.w	800df3e <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800de2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de30:	2bc0      	cmp	r3, #192	@ 0xc0
 800de32:	f200 8088 	bhi.w	800df46 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800de36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de38:	2b80      	cmp	r3, #128	@ 0x80
 800de3a:	d032      	beq.n	800dea2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800de3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de3e:	2b80      	cmp	r3, #128	@ 0x80
 800de40:	f200 8081 	bhi.w	800df46 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800de44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de46:	2b00      	cmp	r3, #0
 800de48:	d003      	beq.n	800de52 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800de4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de4c:	2b40      	cmp	r3, #64	@ 0x40
 800de4e:	d014      	beq.n	800de7a <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800de50:	e079      	b.n	800df46 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800de52:	4b3f      	ldr	r3, [pc, #252]	@ (800df50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800de5a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800de5e:	d108      	bne.n	800de72 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800de60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800de64:	4618      	mov	r0, r3
 800de66:	f000 ff67 	bl	800ed38 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800de6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800de6e:	f000 bc9c 	b.w	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800de72:	2300      	movs	r3, #0
 800de74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800de76:	f000 bc98 	b.w	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800de7a:	4b35      	ldr	r3, [pc, #212]	@ (800df50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800de7c:	681b      	ldr	r3, [r3, #0]
 800de7e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800de82:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800de86:	d108      	bne.n	800de9a <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800de88:	f107 0318 	add.w	r3, r7, #24
 800de8c:	4618      	mov	r0, r3
 800de8e:	f000 fcab 	bl	800e7e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800de92:	69bb      	ldr	r3, [r7, #24]
 800de94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800de96:	f000 bc88 	b.w	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800de9a:	2300      	movs	r3, #0
 800de9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800de9e:	f000 bc84 	b.w	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800dea2:	4b2b      	ldr	r3, [pc, #172]	@ (800df50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dea4:	681b      	ldr	r3, [r3, #0]
 800dea6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800deaa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800deae:	d108      	bne.n	800dec2 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800deb0:	f107 030c 	add.w	r3, r7, #12
 800deb4:	4618      	mov	r0, r3
 800deb6:	f000 fdeb 	bl	800ea90 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800deba:	68fb      	ldr	r3, [r7, #12]
 800debc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800debe:	f000 bc74 	b.w	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dec2:	2300      	movs	r3, #0
 800dec4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dec6:	f000 bc70 	b.w	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800deca:	4b21      	ldr	r3, [pc, #132]	@ (800df50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800decc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dece:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ded2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ded4:	4b1e      	ldr	r3, [pc, #120]	@ (800df50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ded6:	681b      	ldr	r3, [r3, #0]
 800ded8:	f003 0304 	and.w	r3, r3, #4
 800dedc:	2b04      	cmp	r3, #4
 800dede:	d10c      	bne.n	800defa <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800dee0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d109      	bne.n	800defa <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dee6:	4b1a      	ldr	r3, [pc, #104]	@ (800df50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	08db      	lsrs	r3, r3, #3
 800deec:	f003 0303 	and.w	r3, r3, #3
 800def0:	4a18      	ldr	r2, [pc, #96]	@ (800df54 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800def2:	fa22 f303 	lsr.w	r3, r2, r3
 800def6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800def8:	e01f      	b.n	800df3a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800defa:	4b15      	ldr	r3, [pc, #84]	@ (800df50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800defc:	681b      	ldr	r3, [r3, #0]
 800defe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800df02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800df06:	d106      	bne.n	800df16 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800df08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800df0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800df0e:	d102      	bne.n	800df16 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800df10:	4b11      	ldr	r3, [pc, #68]	@ (800df58 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800df12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800df14:	e011      	b.n	800df3a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800df16:	4b0e      	ldr	r3, [pc, #56]	@ (800df50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800df18:	681b      	ldr	r3, [r3, #0]
 800df1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800df1e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800df22:	d106      	bne.n	800df32 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800df24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800df26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800df2a:	d102      	bne.n	800df32 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800df2c:	4b0b      	ldr	r3, [pc, #44]	@ (800df5c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800df2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800df30:	e003      	b.n	800df3a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800df32:	2300      	movs	r3, #0
 800df34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800df36:	f000 bc38 	b.w	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800df3a:	f000 bc36 	b.w	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800df3e:	4b08      	ldr	r3, [pc, #32]	@ (800df60 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800df40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800df42:	f000 bc32 	b.w	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800df46:	2300      	movs	r3, #0
 800df48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800df4a:	f000 bc2e 	b.w	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800df4e:	bf00      	nop
 800df50:	58024400 	.word	0x58024400
 800df54:	03d09000 	.word	0x03d09000
 800df58:	003d0900 	.word	0x003d0900
 800df5c:	017d7840 	.word	0x017d7840
 800df60:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800df64:	e9d7 2300 	ldrd	r2, r3, [r7]
 800df68:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800df6c:	430b      	orrs	r3, r1
 800df6e:	f040 809c 	bne.w	800e0aa <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800df72:	4b9e      	ldr	r3, [pc, #632]	@ (800e1ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800df74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800df76:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800df7a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800df7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df7e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800df82:	d054      	beq.n	800e02e <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800df84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df86:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800df8a:	f200 808b 	bhi.w	800e0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800df8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df90:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800df94:	f000 8083 	beq.w	800e09e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800df98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df9a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800df9e:	f200 8081 	bhi.w	800e0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800dfa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dfa4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800dfa8:	d02f      	beq.n	800e00a <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800dfaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dfac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800dfb0:	d878      	bhi.n	800e0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800dfb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d004      	beq.n	800dfc2 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800dfb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dfba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800dfbe:	d012      	beq.n	800dfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800dfc0:	e070      	b.n	800e0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800dfc2:	4b8a      	ldr	r3, [pc, #552]	@ (800e1ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dfca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800dfce:	d107      	bne.n	800dfe0 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800dfd0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800dfd4:	4618      	mov	r0, r3
 800dfd6:	f000 feaf 	bl	800ed38 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800dfda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dfde:	e3e4      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dfe0:	2300      	movs	r3, #0
 800dfe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dfe4:	e3e1      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800dfe6:	4b81      	ldr	r3, [pc, #516]	@ (800e1ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800dfee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800dff2:	d107      	bne.n	800e004 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dff4:	f107 0318 	add.w	r3, r7, #24
 800dff8:	4618      	mov	r0, r3
 800dffa:	f000 fbf5 	bl	800e7e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800dffe:	69bb      	ldr	r3, [r7, #24]
 800e000:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e002:	e3d2      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e004:	2300      	movs	r3, #0
 800e006:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e008:	e3cf      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800e00a:	4b78      	ldr	r3, [pc, #480]	@ (800e1ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800e00c:	681b      	ldr	r3, [r3, #0]
 800e00e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e012:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e016:	d107      	bne.n	800e028 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e018:	f107 030c 	add.w	r3, r7, #12
 800e01c:	4618      	mov	r0, r3
 800e01e:	f000 fd37 	bl	800ea90 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e026:	e3c0      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e028:	2300      	movs	r3, #0
 800e02a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e02c:	e3bd      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800e02e:	4b6f      	ldr	r3, [pc, #444]	@ (800e1ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800e030:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e032:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800e036:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800e038:	4b6c      	ldr	r3, [pc, #432]	@ (800e1ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800e03a:	681b      	ldr	r3, [r3, #0]
 800e03c:	f003 0304 	and.w	r3, r3, #4
 800e040:	2b04      	cmp	r3, #4
 800e042:	d10c      	bne.n	800e05e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800e044:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e046:	2b00      	cmp	r3, #0
 800e048:	d109      	bne.n	800e05e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e04a:	4b68      	ldr	r3, [pc, #416]	@ (800e1ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800e04c:	681b      	ldr	r3, [r3, #0]
 800e04e:	08db      	lsrs	r3, r3, #3
 800e050:	f003 0303 	and.w	r3, r3, #3
 800e054:	4a66      	ldr	r2, [pc, #408]	@ (800e1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800e056:	fa22 f303 	lsr.w	r3, r2, r3
 800e05a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e05c:	e01e      	b.n	800e09c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800e05e:	4b63      	ldr	r3, [pc, #396]	@ (800e1ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800e060:	681b      	ldr	r3, [r3, #0]
 800e062:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e066:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e06a:	d106      	bne.n	800e07a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800e06c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e06e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e072:	d102      	bne.n	800e07a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800e074:	4b5f      	ldr	r3, [pc, #380]	@ (800e1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800e076:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e078:	e010      	b.n	800e09c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800e07a:	4b5c      	ldr	r3, [pc, #368]	@ (800e1ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800e07c:	681b      	ldr	r3, [r3, #0]
 800e07e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e082:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e086:	d106      	bne.n	800e096 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800e088:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e08a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e08e:	d102      	bne.n	800e096 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800e090:	4b59      	ldr	r3, [pc, #356]	@ (800e1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800e092:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e094:	e002      	b.n	800e09c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800e096:	2300      	movs	r3, #0
 800e098:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800e09a:	e386      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800e09c:	e385      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800e09e:	4b57      	ldr	r3, [pc, #348]	@ (800e1fc <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800e0a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e0a2:	e382      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800e0a4:	2300      	movs	r3, #0
 800e0a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e0a8:	e37f      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800e0aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e0ae:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800e0b2:	430b      	orrs	r3, r1
 800e0b4:	f040 80a7 	bne.w	800e206 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800e0b8:	4b4c      	ldr	r3, [pc, #304]	@ (800e1ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800e0ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e0bc:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800e0c0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800e0c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e0c8:	d055      	beq.n	800e176 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800e0ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0cc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e0d0:	f200 8096 	bhi.w	800e200 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800e0d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0d6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800e0da:	f000 8084 	beq.w	800e1e6 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800e0de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0e0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800e0e4:	f200 808c 	bhi.w	800e200 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800e0e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0ea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e0ee:	d030      	beq.n	800e152 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800e0f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0f2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e0f6:	f200 8083 	bhi.w	800e200 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800e0fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	d004      	beq.n	800e10a <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800e100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e102:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e106:	d012      	beq.n	800e12e <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800e108:	e07a      	b.n	800e200 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800e10a:	4b38      	ldr	r3, [pc, #224]	@ (800e1ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e112:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e116:	d107      	bne.n	800e128 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e118:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e11c:	4618      	mov	r0, r3
 800e11e:	f000 fe0b 	bl	800ed38 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800e122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e124:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e126:	e340      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e128:	2300      	movs	r3, #0
 800e12a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e12c:	e33d      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e12e:	4b2f      	ldr	r3, [pc, #188]	@ (800e1ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e136:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e13a:	d107      	bne.n	800e14c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e13c:	f107 0318 	add.w	r3, r7, #24
 800e140:	4618      	mov	r0, r3
 800e142:	f000 fb51 	bl	800e7e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800e146:	69bb      	ldr	r3, [r7, #24]
 800e148:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e14a:	e32e      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e14c:	2300      	movs	r3, #0
 800e14e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e150:	e32b      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800e152:	4b26      	ldr	r3, [pc, #152]	@ (800e1ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e15a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e15e:	d107      	bne.n	800e170 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e160:	f107 030c 	add.w	r3, r7, #12
 800e164:	4618      	mov	r0, r3
 800e166:	f000 fc93 	bl	800ea90 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800e16a:	68fb      	ldr	r3, [r7, #12]
 800e16c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e16e:	e31c      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e170:	2300      	movs	r3, #0
 800e172:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e174:	e319      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800e176:	4b1d      	ldr	r3, [pc, #116]	@ (800e1ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800e178:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e17a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800e17e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800e180:	4b1a      	ldr	r3, [pc, #104]	@ (800e1ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	f003 0304 	and.w	r3, r3, #4
 800e188:	2b04      	cmp	r3, #4
 800e18a:	d10c      	bne.n	800e1a6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800e18c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e18e:	2b00      	cmp	r3, #0
 800e190:	d109      	bne.n	800e1a6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e192:	4b16      	ldr	r3, [pc, #88]	@ (800e1ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	08db      	lsrs	r3, r3, #3
 800e198:	f003 0303 	and.w	r3, r3, #3
 800e19c:	4a14      	ldr	r2, [pc, #80]	@ (800e1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800e19e:	fa22 f303 	lsr.w	r3, r2, r3
 800e1a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e1a4:	e01e      	b.n	800e1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800e1a6:	4b11      	ldr	r3, [pc, #68]	@ (800e1ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800e1a8:	681b      	ldr	r3, [r3, #0]
 800e1aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e1ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e1b2:	d106      	bne.n	800e1c2 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800e1b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e1ba:	d102      	bne.n	800e1c2 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800e1bc:	4b0d      	ldr	r3, [pc, #52]	@ (800e1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800e1be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e1c0:	e010      	b.n	800e1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800e1c2:	4b0a      	ldr	r3, [pc, #40]	@ (800e1ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800e1c4:	681b      	ldr	r3, [r3, #0]
 800e1c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e1ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e1ce:	d106      	bne.n	800e1de <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800e1d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e1d6:	d102      	bne.n	800e1de <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800e1d8:	4b07      	ldr	r3, [pc, #28]	@ (800e1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800e1da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e1dc:	e002      	b.n	800e1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800e1de:	2300      	movs	r3, #0
 800e1e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800e1e2:	e2e2      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800e1e4:	e2e1      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800e1e6:	4b05      	ldr	r3, [pc, #20]	@ (800e1fc <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800e1e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e1ea:	e2de      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800e1ec:	58024400 	.word	0x58024400
 800e1f0:	03d09000 	.word	0x03d09000
 800e1f4:	003d0900 	.word	0x003d0900
 800e1f8:	017d7840 	.word	0x017d7840
 800e1fc:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800e200:	2300      	movs	r3, #0
 800e202:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e204:	e2d1      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800e206:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e20a:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800e20e:	430b      	orrs	r3, r1
 800e210:	f040 809c 	bne.w	800e34c <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800e214:	4b93      	ldr	r3, [pc, #588]	@ (800e464 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e216:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e218:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800e21c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800e21e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e220:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e224:	d054      	beq.n	800e2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800e226:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e228:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e22c:	f200 808b 	bhi.w	800e346 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800e230:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e232:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e236:	f000 8083 	beq.w	800e340 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800e23a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e23c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e240:	f200 8081 	bhi.w	800e346 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800e244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e246:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e24a:	d02f      	beq.n	800e2ac <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800e24c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e24e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e252:	d878      	bhi.n	800e346 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800e254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e256:	2b00      	cmp	r3, #0
 800e258:	d004      	beq.n	800e264 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800e25a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e25c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e260:	d012      	beq.n	800e288 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800e262:	e070      	b.n	800e346 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800e264:	4b7f      	ldr	r3, [pc, #508]	@ (800e464 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e266:	681b      	ldr	r3, [r3, #0]
 800e268:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e26c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e270:	d107      	bne.n	800e282 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e272:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e276:	4618      	mov	r0, r3
 800e278:	f000 fd5e 	bl	800ed38 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800e27c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e27e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e280:	e293      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e282:	2300      	movs	r3, #0
 800e284:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e286:	e290      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e288:	4b76      	ldr	r3, [pc, #472]	@ (800e464 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e28a:	681b      	ldr	r3, [r3, #0]
 800e28c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e290:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e294:	d107      	bne.n	800e2a6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e296:	f107 0318 	add.w	r3, r7, #24
 800e29a:	4618      	mov	r0, r3
 800e29c:	f000 faa4 	bl	800e7e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800e2a0:	69bb      	ldr	r3, [r7, #24]
 800e2a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e2a4:	e281      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e2a6:	2300      	movs	r3, #0
 800e2a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e2aa:	e27e      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800e2ac:	4b6d      	ldr	r3, [pc, #436]	@ (800e464 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e2b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e2b8:	d107      	bne.n	800e2ca <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e2ba:	f107 030c 	add.w	r3, r7, #12
 800e2be:	4618      	mov	r0, r3
 800e2c0:	f000 fbe6 	bl	800ea90 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800e2c4:	68fb      	ldr	r3, [r7, #12]
 800e2c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e2c8:	e26f      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e2ca:	2300      	movs	r3, #0
 800e2cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e2ce:	e26c      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800e2d0:	4b64      	ldr	r3, [pc, #400]	@ (800e464 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e2d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e2d4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800e2d8:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800e2da:	4b62      	ldr	r3, [pc, #392]	@ (800e464 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e2dc:	681b      	ldr	r3, [r3, #0]
 800e2de:	f003 0304 	and.w	r3, r3, #4
 800e2e2:	2b04      	cmp	r3, #4
 800e2e4:	d10c      	bne.n	800e300 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800e2e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	d109      	bne.n	800e300 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e2ec:	4b5d      	ldr	r3, [pc, #372]	@ (800e464 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e2ee:	681b      	ldr	r3, [r3, #0]
 800e2f0:	08db      	lsrs	r3, r3, #3
 800e2f2:	f003 0303 	and.w	r3, r3, #3
 800e2f6:	4a5c      	ldr	r2, [pc, #368]	@ (800e468 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800e2f8:	fa22 f303 	lsr.w	r3, r2, r3
 800e2fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e2fe:	e01e      	b.n	800e33e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800e300:	4b58      	ldr	r3, [pc, #352]	@ (800e464 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e302:	681b      	ldr	r3, [r3, #0]
 800e304:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e308:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e30c:	d106      	bne.n	800e31c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800e30e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e310:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e314:	d102      	bne.n	800e31c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800e316:	4b55      	ldr	r3, [pc, #340]	@ (800e46c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800e318:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e31a:	e010      	b.n	800e33e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800e31c:	4b51      	ldr	r3, [pc, #324]	@ (800e464 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e31e:	681b      	ldr	r3, [r3, #0]
 800e320:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e324:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e328:	d106      	bne.n	800e338 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800e32a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e32c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e330:	d102      	bne.n	800e338 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800e332:	4b4f      	ldr	r3, [pc, #316]	@ (800e470 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800e334:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e336:	e002      	b.n	800e33e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800e338:	2300      	movs	r3, #0
 800e33a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800e33c:	e235      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800e33e:	e234      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800e340:	4b4c      	ldr	r3, [pc, #304]	@ (800e474 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800e342:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e344:	e231      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800e346:	2300      	movs	r3, #0
 800e348:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e34a:	e22e      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800e34c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e350:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800e354:	430b      	orrs	r3, r1
 800e356:	f040 808f 	bne.w	800e478 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800e35a:	4b42      	ldr	r3, [pc, #264]	@ (800e464 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e35c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e35e:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800e362:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800e364:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e366:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e36a:	d06b      	beq.n	800e444 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800e36c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e36e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e372:	d874      	bhi.n	800e45e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800e374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e376:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e37a:	d056      	beq.n	800e42a <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800e37c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e37e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e382:	d86c      	bhi.n	800e45e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800e384:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e386:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e38a:	d03b      	beq.n	800e404 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800e38c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e38e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e392:	d864      	bhi.n	800e45e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800e394:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e396:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e39a:	d021      	beq.n	800e3e0 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800e39c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e39e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e3a2:	d85c      	bhi.n	800e45e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800e3a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	d004      	beq.n	800e3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800e3aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e3b0:	d004      	beq.n	800e3bc <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800e3b2:	e054      	b.n	800e45e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800e3b4:	f7fe fa4c 	bl	800c850 <HAL_RCC_GetPCLK1Freq>
 800e3b8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800e3ba:	e1f6      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e3bc:	4b29      	ldr	r3, [pc, #164]	@ (800e464 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e3c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e3c8:	d107      	bne.n	800e3da <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e3ca:	f107 0318 	add.w	r3, r7, #24
 800e3ce:	4618      	mov	r0, r3
 800e3d0:	f000 fa0a 	bl	800e7e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800e3d4:	69fb      	ldr	r3, [r7, #28]
 800e3d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e3d8:	e1e7      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e3da:	2300      	movs	r3, #0
 800e3dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e3de:	e1e4      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800e3e0:	4b20      	ldr	r3, [pc, #128]	@ (800e464 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e3e2:	681b      	ldr	r3, [r3, #0]
 800e3e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e3e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e3ec:	d107      	bne.n	800e3fe <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e3ee:	f107 030c 	add.w	r3, r7, #12
 800e3f2:	4618      	mov	r0, r3
 800e3f4:	f000 fb4c 	bl	800ea90 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800e3f8:	693b      	ldr	r3, [r7, #16]
 800e3fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e3fc:	e1d5      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e3fe:	2300      	movs	r3, #0
 800e400:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e402:	e1d2      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e404:	4b17      	ldr	r3, [pc, #92]	@ (800e464 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e406:	681b      	ldr	r3, [r3, #0]
 800e408:	f003 0304 	and.w	r3, r3, #4
 800e40c:	2b04      	cmp	r3, #4
 800e40e:	d109      	bne.n	800e424 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e410:	4b14      	ldr	r3, [pc, #80]	@ (800e464 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e412:	681b      	ldr	r3, [r3, #0]
 800e414:	08db      	lsrs	r3, r3, #3
 800e416:	f003 0303 	and.w	r3, r3, #3
 800e41a:	4a13      	ldr	r2, [pc, #76]	@ (800e468 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800e41c:	fa22 f303 	lsr.w	r3, r2, r3
 800e420:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e422:	e1c2      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e424:	2300      	movs	r3, #0
 800e426:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e428:	e1bf      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800e42a:	4b0e      	ldr	r3, [pc, #56]	@ (800e464 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e42c:	681b      	ldr	r3, [r3, #0]
 800e42e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e432:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e436:	d102      	bne.n	800e43e <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800e438:	4b0c      	ldr	r3, [pc, #48]	@ (800e46c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800e43a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e43c:	e1b5      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e43e:	2300      	movs	r3, #0
 800e440:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e442:	e1b2      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800e444:	4b07      	ldr	r3, [pc, #28]	@ (800e464 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e446:	681b      	ldr	r3, [r3, #0]
 800e448:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e44c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e450:	d102      	bne.n	800e458 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800e452:	4b07      	ldr	r3, [pc, #28]	@ (800e470 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800e454:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e456:	e1a8      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e458:	2300      	movs	r3, #0
 800e45a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e45c:	e1a5      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800e45e:	2300      	movs	r3, #0
 800e460:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e462:	e1a2      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800e464:	58024400 	.word	0x58024400
 800e468:	03d09000 	.word	0x03d09000
 800e46c:	003d0900 	.word	0x003d0900
 800e470:	017d7840 	.word	0x017d7840
 800e474:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800e478:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e47c:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800e480:	430b      	orrs	r3, r1
 800e482:	d173      	bne.n	800e56c <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800e484:	4b9c      	ldr	r3, [pc, #624]	@ (800e6f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e486:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e488:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800e48c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800e48e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e490:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e494:	d02f      	beq.n	800e4f6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800e496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e498:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e49c:	d863      	bhi.n	800e566 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800e49e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d004      	beq.n	800e4ae <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800e4a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e4aa:	d012      	beq.n	800e4d2 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800e4ac:	e05b      	b.n	800e566 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e4ae:	4b92      	ldr	r3, [pc, #584]	@ (800e6f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e4b0:	681b      	ldr	r3, [r3, #0]
 800e4b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e4b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e4ba:	d107      	bne.n	800e4cc <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e4bc:	f107 0318 	add.w	r3, r7, #24
 800e4c0:	4618      	mov	r0, r3
 800e4c2:	f000 f991 	bl	800e7e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800e4c6:	69bb      	ldr	r3, [r7, #24]
 800e4c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e4ca:	e16e      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e4cc:	2300      	movs	r3, #0
 800e4ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e4d0:	e16b      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800e4d2:	4b89      	ldr	r3, [pc, #548]	@ (800e6f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e4d4:	681b      	ldr	r3, [r3, #0]
 800e4d6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e4da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e4de:	d107      	bne.n	800e4f0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e4e0:	f107 030c 	add.w	r3, r7, #12
 800e4e4:	4618      	mov	r0, r3
 800e4e6:	f000 fad3 	bl	800ea90 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800e4ea:	697b      	ldr	r3, [r7, #20]
 800e4ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e4ee:	e15c      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e4f0:	2300      	movs	r3, #0
 800e4f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e4f4:	e159      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800e4f6:	4b80      	ldr	r3, [pc, #512]	@ (800e6f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e4f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e4fa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800e4fe:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800e500:	4b7d      	ldr	r3, [pc, #500]	@ (800e6f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	f003 0304 	and.w	r3, r3, #4
 800e508:	2b04      	cmp	r3, #4
 800e50a:	d10c      	bne.n	800e526 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800e50c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e50e:	2b00      	cmp	r3, #0
 800e510:	d109      	bne.n	800e526 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e512:	4b79      	ldr	r3, [pc, #484]	@ (800e6f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e514:	681b      	ldr	r3, [r3, #0]
 800e516:	08db      	lsrs	r3, r3, #3
 800e518:	f003 0303 	and.w	r3, r3, #3
 800e51c:	4a77      	ldr	r2, [pc, #476]	@ (800e6fc <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800e51e:	fa22 f303 	lsr.w	r3, r2, r3
 800e522:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e524:	e01e      	b.n	800e564 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800e526:	4b74      	ldr	r3, [pc, #464]	@ (800e6f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e52e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e532:	d106      	bne.n	800e542 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800e534:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e536:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e53a:	d102      	bne.n	800e542 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800e53c:	4b70      	ldr	r3, [pc, #448]	@ (800e700 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800e53e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e540:	e010      	b.n	800e564 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800e542:	4b6d      	ldr	r3, [pc, #436]	@ (800e6f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e544:	681b      	ldr	r3, [r3, #0]
 800e546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e54a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e54e:	d106      	bne.n	800e55e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800e550:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e552:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e556:	d102      	bne.n	800e55e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800e558:	4b6a      	ldr	r3, [pc, #424]	@ (800e704 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800e55a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e55c:	e002      	b.n	800e564 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800e55e:	2300      	movs	r3, #0
 800e560:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800e562:	e122      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800e564:	e121      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800e566:	2300      	movs	r3, #0
 800e568:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e56a:	e11e      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800e56c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e570:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800e574:	430b      	orrs	r3, r1
 800e576:	d133      	bne.n	800e5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800e578:	4b5f      	ldr	r3, [pc, #380]	@ (800e6f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e57a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e57c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e580:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800e582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e584:	2b00      	cmp	r3, #0
 800e586:	d004      	beq.n	800e592 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800e588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e58a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e58e:	d012      	beq.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800e590:	e023      	b.n	800e5da <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800e592:	4b59      	ldr	r3, [pc, #356]	@ (800e6f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e59a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e59e:	d107      	bne.n	800e5b0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e5a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e5a4:	4618      	mov	r0, r3
 800e5a6:	f000 fbc7 	bl	800ed38 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800e5aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e5ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e5ae:	e0fc      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e5b0:	2300      	movs	r3, #0
 800e5b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e5b4:	e0f9      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e5b6:	4b50      	ldr	r3, [pc, #320]	@ (800e6f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e5b8:	681b      	ldr	r3, [r3, #0]
 800e5ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e5be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e5c2:	d107      	bne.n	800e5d4 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e5c4:	f107 0318 	add.w	r3, r7, #24
 800e5c8:	4618      	mov	r0, r3
 800e5ca:	f000 f90d 	bl	800e7e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800e5ce:	6a3b      	ldr	r3, [r7, #32]
 800e5d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e5d2:	e0ea      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e5d4:	2300      	movs	r3, #0
 800e5d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e5d8:	e0e7      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800e5da:	2300      	movs	r3, #0
 800e5dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e5de:	e0e4      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800e5e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e5e4:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800e5e8:	430b      	orrs	r3, r1
 800e5ea:	f040 808d 	bne.w	800e708 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800e5ee:	4b42      	ldr	r3, [pc, #264]	@ (800e6f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e5f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e5f2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800e5f6:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800e5f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e5fe:	d06b      	beq.n	800e6d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800e600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e602:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e606:	d874      	bhi.n	800e6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800e608:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e60a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e60e:	d056      	beq.n	800e6be <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800e610:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e612:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e616:	d86c      	bhi.n	800e6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800e618:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e61a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e61e:	d03b      	beq.n	800e698 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800e620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e622:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e626:	d864      	bhi.n	800e6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800e628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e62a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e62e:	d021      	beq.n	800e674 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800e630:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e632:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e636:	d85c      	bhi.n	800e6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800e638:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e63a:	2b00      	cmp	r3, #0
 800e63c:	d004      	beq.n	800e648 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800e63e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e640:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e644:	d004      	beq.n	800e650 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800e646:	e054      	b.n	800e6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800e648:	f000 f8b8 	bl	800e7bc <HAL_RCCEx_GetD3PCLK1Freq>
 800e64c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800e64e:	e0ac      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e650:	4b29      	ldr	r3, [pc, #164]	@ (800e6f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e652:	681b      	ldr	r3, [r3, #0]
 800e654:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e658:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e65c:	d107      	bne.n	800e66e <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e65e:	f107 0318 	add.w	r3, r7, #24
 800e662:	4618      	mov	r0, r3
 800e664:	f000 f8c0 	bl	800e7e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800e668:	69fb      	ldr	r3, [r7, #28]
 800e66a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e66c:	e09d      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e66e:	2300      	movs	r3, #0
 800e670:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e672:	e09a      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800e674:	4b20      	ldr	r3, [pc, #128]	@ (800e6f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e676:	681b      	ldr	r3, [r3, #0]
 800e678:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e67c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e680:	d107      	bne.n	800e692 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e682:	f107 030c 	add.w	r3, r7, #12
 800e686:	4618      	mov	r0, r3
 800e688:	f000 fa02 	bl	800ea90 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800e68c:	693b      	ldr	r3, [r7, #16]
 800e68e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e690:	e08b      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e692:	2300      	movs	r3, #0
 800e694:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e696:	e088      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e698:	4b17      	ldr	r3, [pc, #92]	@ (800e6f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e69a:	681b      	ldr	r3, [r3, #0]
 800e69c:	f003 0304 	and.w	r3, r3, #4
 800e6a0:	2b04      	cmp	r3, #4
 800e6a2:	d109      	bne.n	800e6b8 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e6a4:	4b14      	ldr	r3, [pc, #80]	@ (800e6f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e6a6:	681b      	ldr	r3, [r3, #0]
 800e6a8:	08db      	lsrs	r3, r3, #3
 800e6aa:	f003 0303 	and.w	r3, r3, #3
 800e6ae:	4a13      	ldr	r2, [pc, #76]	@ (800e6fc <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800e6b0:	fa22 f303 	lsr.w	r3, r2, r3
 800e6b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e6b6:	e078      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e6b8:	2300      	movs	r3, #0
 800e6ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e6bc:	e075      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800e6be:	4b0e      	ldr	r3, [pc, #56]	@ (800e6f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e6c0:	681b      	ldr	r3, [r3, #0]
 800e6c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e6c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e6ca:	d102      	bne.n	800e6d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800e6cc:	4b0c      	ldr	r3, [pc, #48]	@ (800e700 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800e6ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e6d0:	e06b      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e6d2:	2300      	movs	r3, #0
 800e6d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e6d6:	e068      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800e6d8:	4b07      	ldr	r3, [pc, #28]	@ (800e6f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e6da:	681b      	ldr	r3, [r3, #0]
 800e6dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e6e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e6e4:	d102      	bne.n	800e6ec <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800e6e6:	4b07      	ldr	r3, [pc, #28]	@ (800e704 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800e6e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e6ea:	e05e      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e6ec:	2300      	movs	r3, #0
 800e6ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e6f0:	e05b      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800e6f2:	2300      	movs	r3, #0
 800e6f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e6f6:	e058      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800e6f8:	58024400 	.word	0x58024400
 800e6fc:	03d09000 	.word	0x03d09000
 800e700:	003d0900 	.word	0x003d0900
 800e704:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800e708:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e70c:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800e710:	430b      	orrs	r3, r1
 800e712:	d148      	bne.n	800e7a6 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800e714:	4b27      	ldr	r3, [pc, #156]	@ (800e7b4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e716:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e718:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800e71c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800e71e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e720:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e724:	d02a      	beq.n	800e77c <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800e726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e728:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e72c:	d838      	bhi.n	800e7a0 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800e72e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e730:	2b00      	cmp	r3, #0
 800e732:	d004      	beq.n	800e73e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800e734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e736:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e73a:	d00d      	beq.n	800e758 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800e73c:	e030      	b.n	800e7a0 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800e73e:	4b1d      	ldr	r3, [pc, #116]	@ (800e7b4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e740:	681b      	ldr	r3, [r3, #0]
 800e742:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e746:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e74a:	d102      	bne.n	800e752 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800e74c:	4b1a      	ldr	r3, [pc, #104]	@ (800e7b8 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800e74e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e750:	e02b      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e752:	2300      	movs	r3, #0
 800e754:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e756:	e028      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800e758:	4b16      	ldr	r3, [pc, #88]	@ (800e7b4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e75a:	681b      	ldr	r3, [r3, #0]
 800e75c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e760:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e764:	d107      	bne.n	800e776 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e766:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e76a:	4618      	mov	r0, r3
 800e76c:	f000 fae4 	bl	800ed38 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800e770:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e772:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e774:	e019      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e776:	2300      	movs	r3, #0
 800e778:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e77a:	e016      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e77c:	4b0d      	ldr	r3, [pc, #52]	@ (800e7b4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e77e:	681b      	ldr	r3, [r3, #0]
 800e780:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e784:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e788:	d107      	bne.n	800e79a <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e78a:	f107 0318 	add.w	r3, r7, #24
 800e78e:	4618      	mov	r0, r3
 800e790:	f000 f82a 	bl	800e7e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800e794:	69fb      	ldr	r3, [r7, #28]
 800e796:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e798:	e007      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e79a:	2300      	movs	r3, #0
 800e79c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e79e:	e004      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800e7a0:	2300      	movs	r3, #0
 800e7a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e7a4:	e001      	b.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800e7a6:	2300      	movs	r3, #0
 800e7a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800e7aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800e7ac:	4618      	mov	r0, r3
 800e7ae:	3740      	adds	r7, #64	@ 0x40
 800e7b0:	46bd      	mov	sp, r7
 800e7b2:	bd80      	pop	{r7, pc}
 800e7b4:	58024400 	.word	0x58024400
 800e7b8:	017d7840 	.word	0x017d7840

0800e7bc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800e7bc:	b580      	push	{r7, lr}
 800e7be:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800e7c0:	f7fe f816 	bl	800c7f0 <HAL_RCC_GetHCLKFreq>
 800e7c4:	4602      	mov	r2, r0
 800e7c6:	4b06      	ldr	r3, [pc, #24]	@ (800e7e0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800e7c8:	6a1b      	ldr	r3, [r3, #32]
 800e7ca:	091b      	lsrs	r3, r3, #4
 800e7cc:	f003 0307 	and.w	r3, r3, #7
 800e7d0:	4904      	ldr	r1, [pc, #16]	@ (800e7e4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800e7d2:	5ccb      	ldrb	r3, [r1, r3]
 800e7d4:	f003 031f 	and.w	r3, r3, #31
 800e7d8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800e7dc:	4618      	mov	r0, r3
 800e7de:	bd80      	pop	{r7, pc}
 800e7e0:	58024400 	.word	0x58024400
 800e7e4:	0801b8cc 	.word	0x0801b8cc

0800e7e8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800e7e8:	b480      	push	{r7}
 800e7ea:	b089      	sub	sp, #36	@ 0x24
 800e7ec:	af00      	add	r7, sp, #0
 800e7ee:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800e7f0:	4ba1      	ldr	r3, [pc, #644]	@ (800ea78 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e7f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e7f4:	f003 0303 	and.w	r3, r3, #3
 800e7f8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800e7fa:	4b9f      	ldr	r3, [pc, #636]	@ (800ea78 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e7fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e7fe:	0b1b      	lsrs	r3, r3, #12
 800e800:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e804:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800e806:	4b9c      	ldr	r3, [pc, #624]	@ (800ea78 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e808:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e80a:	091b      	lsrs	r3, r3, #4
 800e80c:	f003 0301 	and.w	r3, r3, #1
 800e810:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800e812:	4b99      	ldr	r3, [pc, #612]	@ (800ea78 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e814:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e816:	08db      	lsrs	r3, r3, #3
 800e818:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e81c:	693a      	ldr	r2, [r7, #16]
 800e81e:	fb02 f303 	mul.w	r3, r2, r3
 800e822:	ee07 3a90 	vmov	s15, r3
 800e826:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e82a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800e82e:	697b      	ldr	r3, [r7, #20]
 800e830:	2b00      	cmp	r3, #0
 800e832:	f000 8111 	beq.w	800ea58 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800e836:	69bb      	ldr	r3, [r7, #24]
 800e838:	2b02      	cmp	r3, #2
 800e83a:	f000 8083 	beq.w	800e944 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800e83e:	69bb      	ldr	r3, [r7, #24]
 800e840:	2b02      	cmp	r3, #2
 800e842:	f200 80a1 	bhi.w	800e988 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800e846:	69bb      	ldr	r3, [r7, #24]
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d003      	beq.n	800e854 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800e84c:	69bb      	ldr	r3, [r7, #24]
 800e84e:	2b01      	cmp	r3, #1
 800e850:	d056      	beq.n	800e900 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800e852:	e099      	b.n	800e988 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e854:	4b88      	ldr	r3, [pc, #544]	@ (800ea78 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e856:	681b      	ldr	r3, [r3, #0]
 800e858:	f003 0320 	and.w	r3, r3, #32
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	d02d      	beq.n	800e8bc <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e860:	4b85      	ldr	r3, [pc, #532]	@ (800ea78 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e862:	681b      	ldr	r3, [r3, #0]
 800e864:	08db      	lsrs	r3, r3, #3
 800e866:	f003 0303 	and.w	r3, r3, #3
 800e86a:	4a84      	ldr	r2, [pc, #528]	@ (800ea7c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800e86c:	fa22 f303 	lsr.w	r3, r2, r3
 800e870:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e872:	68bb      	ldr	r3, [r7, #8]
 800e874:	ee07 3a90 	vmov	s15, r3
 800e878:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e87c:	697b      	ldr	r3, [r7, #20]
 800e87e:	ee07 3a90 	vmov	s15, r3
 800e882:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e886:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e88a:	4b7b      	ldr	r3, [pc, #492]	@ (800ea78 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e88c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e88e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e892:	ee07 3a90 	vmov	s15, r3
 800e896:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e89a:	ed97 6a03 	vldr	s12, [r7, #12]
 800e89e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800ea80 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e8a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e8a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e8aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e8ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e8b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e8b6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800e8ba:	e087      	b.n	800e9cc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e8bc:	697b      	ldr	r3, [r7, #20]
 800e8be:	ee07 3a90 	vmov	s15, r3
 800e8c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e8c6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800ea84 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800e8ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e8ce:	4b6a      	ldr	r3, [pc, #424]	@ (800ea78 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e8d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e8d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e8d6:	ee07 3a90 	vmov	s15, r3
 800e8da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e8de:	ed97 6a03 	vldr	s12, [r7, #12]
 800e8e2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800ea80 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e8e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e8ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e8ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e8f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e8f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e8fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e8fe:	e065      	b.n	800e9cc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e900:	697b      	ldr	r3, [r7, #20]
 800e902:	ee07 3a90 	vmov	s15, r3
 800e906:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e90a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800ea88 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800e90e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e912:	4b59      	ldr	r3, [pc, #356]	@ (800ea78 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e914:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e916:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e91a:	ee07 3a90 	vmov	s15, r3
 800e91e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e922:	ed97 6a03 	vldr	s12, [r7, #12]
 800e926:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800ea80 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e92a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e92e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e932:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e936:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e93a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e93e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e942:	e043      	b.n	800e9cc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e944:	697b      	ldr	r3, [r7, #20]
 800e946:	ee07 3a90 	vmov	s15, r3
 800e94a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e94e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800ea8c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800e952:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e956:	4b48      	ldr	r3, [pc, #288]	@ (800ea78 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e958:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e95a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e95e:	ee07 3a90 	vmov	s15, r3
 800e962:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e966:	ed97 6a03 	vldr	s12, [r7, #12]
 800e96a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800ea80 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e96e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e972:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e976:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e97a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e97e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e982:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e986:	e021      	b.n	800e9cc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e988:	697b      	ldr	r3, [r7, #20]
 800e98a:	ee07 3a90 	vmov	s15, r3
 800e98e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e992:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800ea88 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800e996:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e99a:	4b37      	ldr	r3, [pc, #220]	@ (800ea78 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e99c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e99e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e9a2:	ee07 3a90 	vmov	s15, r3
 800e9a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e9aa:	ed97 6a03 	vldr	s12, [r7, #12]
 800e9ae:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800ea80 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e9b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e9b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e9ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e9be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e9c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e9c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e9ca:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800e9cc:	4b2a      	ldr	r3, [pc, #168]	@ (800ea78 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e9ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e9d0:	0a5b      	lsrs	r3, r3, #9
 800e9d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e9d6:	ee07 3a90 	vmov	s15, r3
 800e9da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e9de:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e9e2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e9e6:	edd7 6a07 	vldr	s13, [r7, #28]
 800e9ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e9ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e9f2:	ee17 2a90 	vmov	r2, s15
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800e9fa:	4b1f      	ldr	r3, [pc, #124]	@ (800ea78 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e9fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e9fe:	0c1b      	lsrs	r3, r3, #16
 800ea00:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ea04:	ee07 3a90 	vmov	s15, r3
 800ea08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ea0c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ea10:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ea14:	edd7 6a07 	vldr	s13, [r7, #28]
 800ea18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ea1c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ea20:	ee17 2a90 	vmov	r2, s15
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800ea28:	4b13      	ldr	r3, [pc, #76]	@ (800ea78 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ea2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ea2c:	0e1b      	lsrs	r3, r3, #24
 800ea2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ea32:	ee07 3a90 	vmov	s15, r3
 800ea36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ea3a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ea3e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ea42:	edd7 6a07 	vldr	s13, [r7, #28]
 800ea46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ea4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ea4e:	ee17 2a90 	vmov	r2, s15
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800ea56:	e008      	b.n	800ea6a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	2200      	movs	r2, #0
 800ea5c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	2200      	movs	r2, #0
 800ea62:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	2200      	movs	r2, #0
 800ea68:	609a      	str	r2, [r3, #8]
}
 800ea6a:	bf00      	nop
 800ea6c:	3724      	adds	r7, #36	@ 0x24
 800ea6e:	46bd      	mov	sp, r7
 800ea70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea74:	4770      	bx	lr
 800ea76:	bf00      	nop
 800ea78:	58024400 	.word	0x58024400
 800ea7c:	03d09000 	.word	0x03d09000
 800ea80:	46000000 	.word	0x46000000
 800ea84:	4c742400 	.word	0x4c742400
 800ea88:	4a742400 	.word	0x4a742400
 800ea8c:	4bbebc20 	.word	0x4bbebc20

0800ea90 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800ea90:	b480      	push	{r7}
 800ea92:	b089      	sub	sp, #36	@ 0x24
 800ea94:	af00      	add	r7, sp, #0
 800ea96:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ea98:	4ba1      	ldr	r3, [pc, #644]	@ (800ed20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ea9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ea9c:	f003 0303 	and.w	r3, r3, #3
 800eaa0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800eaa2:	4b9f      	ldr	r3, [pc, #636]	@ (800ed20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800eaa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eaa6:	0d1b      	lsrs	r3, r3, #20
 800eaa8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800eaac:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800eaae:	4b9c      	ldr	r3, [pc, #624]	@ (800ed20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800eab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eab2:	0a1b      	lsrs	r3, r3, #8
 800eab4:	f003 0301 	and.w	r3, r3, #1
 800eab8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800eaba:	4b99      	ldr	r3, [pc, #612]	@ (800ed20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800eabc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800eabe:	08db      	lsrs	r3, r3, #3
 800eac0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800eac4:	693a      	ldr	r2, [r7, #16]
 800eac6:	fb02 f303 	mul.w	r3, r2, r3
 800eaca:	ee07 3a90 	vmov	s15, r3
 800eace:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ead2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800ead6:	697b      	ldr	r3, [r7, #20]
 800ead8:	2b00      	cmp	r3, #0
 800eada:	f000 8111 	beq.w	800ed00 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800eade:	69bb      	ldr	r3, [r7, #24]
 800eae0:	2b02      	cmp	r3, #2
 800eae2:	f000 8083 	beq.w	800ebec <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800eae6:	69bb      	ldr	r3, [r7, #24]
 800eae8:	2b02      	cmp	r3, #2
 800eaea:	f200 80a1 	bhi.w	800ec30 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800eaee:	69bb      	ldr	r3, [r7, #24]
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	d003      	beq.n	800eafc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800eaf4:	69bb      	ldr	r3, [r7, #24]
 800eaf6:	2b01      	cmp	r3, #1
 800eaf8:	d056      	beq.n	800eba8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800eafa:	e099      	b.n	800ec30 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800eafc:	4b88      	ldr	r3, [pc, #544]	@ (800ed20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	f003 0320 	and.w	r3, r3, #32
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d02d      	beq.n	800eb64 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800eb08:	4b85      	ldr	r3, [pc, #532]	@ (800ed20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800eb0a:	681b      	ldr	r3, [r3, #0]
 800eb0c:	08db      	lsrs	r3, r3, #3
 800eb0e:	f003 0303 	and.w	r3, r3, #3
 800eb12:	4a84      	ldr	r2, [pc, #528]	@ (800ed24 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800eb14:	fa22 f303 	lsr.w	r3, r2, r3
 800eb18:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800eb1a:	68bb      	ldr	r3, [r7, #8]
 800eb1c:	ee07 3a90 	vmov	s15, r3
 800eb20:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800eb24:	697b      	ldr	r3, [r7, #20]
 800eb26:	ee07 3a90 	vmov	s15, r3
 800eb2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eb2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800eb32:	4b7b      	ldr	r3, [pc, #492]	@ (800ed20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800eb34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eb3a:	ee07 3a90 	vmov	s15, r3
 800eb3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800eb42:	ed97 6a03 	vldr	s12, [r7, #12]
 800eb46:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800ed28 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800eb4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800eb4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800eb52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800eb56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800eb5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eb5e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800eb62:	e087      	b.n	800ec74 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800eb64:	697b      	ldr	r3, [r7, #20]
 800eb66:	ee07 3a90 	vmov	s15, r3
 800eb6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eb6e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800ed2c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800eb72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800eb76:	4b6a      	ldr	r3, [pc, #424]	@ (800ed20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800eb78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eb7e:	ee07 3a90 	vmov	s15, r3
 800eb82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800eb86:	ed97 6a03 	vldr	s12, [r7, #12]
 800eb8a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800ed28 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800eb8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800eb92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800eb96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800eb9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800eb9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eba2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800eba6:	e065      	b.n	800ec74 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800eba8:	697b      	ldr	r3, [r7, #20]
 800ebaa:	ee07 3a90 	vmov	s15, r3
 800ebae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ebb2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800ed30 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800ebb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ebba:	4b59      	ldr	r3, [pc, #356]	@ (800ed20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ebbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ebbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ebc2:	ee07 3a90 	vmov	s15, r3
 800ebc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ebca:	ed97 6a03 	vldr	s12, [r7, #12]
 800ebce:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800ed28 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ebd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ebd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ebda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ebde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ebe2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ebe6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ebea:	e043      	b.n	800ec74 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ebec:	697b      	ldr	r3, [r7, #20]
 800ebee:	ee07 3a90 	vmov	s15, r3
 800ebf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ebf6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800ed34 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800ebfa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ebfe:	4b48      	ldr	r3, [pc, #288]	@ (800ed20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ec00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ec02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ec06:	ee07 3a90 	vmov	s15, r3
 800ec0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ec0e:	ed97 6a03 	vldr	s12, [r7, #12]
 800ec12:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800ed28 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ec16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ec1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ec1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ec22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ec26:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ec2a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ec2e:	e021      	b.n	800ec74 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ec30:	697b      	ldr	r3, [r7, #20]
 800ec32:	ee07 3a90 	vmov	s15, r3
 800ec36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ec3a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800ed30 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800ec3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ec42:	4b37      	ldr	r3, [pc, #220]	@ (800ed20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ec44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ec46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ec4a:	ee07 3a90 	vmov	s15, r3
 800ec4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ec52:	ed97 6a03 	vldr	s12, [r7, #12]
 800ec56:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800ed28 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ec5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ec5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ec62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ec66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ec6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ec6e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ec72:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800ec74:	4b2a      	ldr	r3, [pc, #168]	@ (800ed20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ec76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ec78:	0a5b      	lsrs	r3, r3, #9
 800ec7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ec7e:	ee07 3a90 	vmov	s15, r3
 800ec82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ec86:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ec8a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ec8e:	edd7 6a07 	vldr	s13, [r7, #28]
 800ec92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ec96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ec9a:	ee17 2a90 	vmov	r2, s15
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800eca2:	4b1f      	ldr	r3, [pc, #124]	@ (800ed20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800eca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eca6:	0c1b      	lsrs	r3, r3, #16
 800eca8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ecac:	ee07 3a90 	vmov	s15, r3
 800ecb0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ecb4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ecb8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ecbc:	edd7 6a07 	vldr	s13, [r7, #28]
 800ecc0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ecc4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ecc8:	ee17 2a90 	vmov	r2, s15
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800ecd0:	4b13      	ldr	r3, [pc, #76]	@ (800ed20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ecd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ecd4:	0e1b      	lsrs	r3, r3, #24
 800ecd6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ecda:	ee07 3a90 	vmov	s15, r3
 800ecde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ece2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ece6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ecea:	edd7 6a07 	vldr	s13, [r7, #28]
 800ecee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ecf2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ecf6:	ee17 2a90 	vmov	r2, s15
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800ecfe:	e008      	b.n	800ed12 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	2200      	movs	r2, #0
 800ed04:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	2200      	movs	r2, #0
 800ed0a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	2200      	movs	r2, #0
 800ed10:	609a      	str	r2, [r3, #8]
}
 800ed12:	bf00      	nop
 800ed14:	3724      	adds	r7, #36	@ 0x24
 800ed16:	46bd      	mov	sp, r7
 800ed18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed1c:	4770      	bx	lr
 800ed1e:	bf00      	nop
 800ed20:	58024400 	.word	0x58024400
 800ed24:	03d09000 	.word	0x03d09000
 800ed28:	46000000 	.word	0x46000000
 800ed2c:	4c742400 	.word	0x4c742400
 800ed30:	4a742400 	.word	0x4a742400
 800ed34:	4bbebc20 	.word	0x4bbebc20

0800ed38 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800ed38:	b480      	push	{r7}
 800ed3a:	b089      	sub	sp, #36	@ 0x24
 800ed3c:	af00      	add	r7, sp, #0
 800ed3e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ed40:	4ba0      	ldr	r3, [pc, #640]	@ (800efc4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ed42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed44:	f003 0303 	and.w	r3, r3, #3
 800ed48:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800ed4a:	4b9e      	ldr	r3, [pc, #632]	@ (800efc4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ed4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed4e:	091b      	lsrs	r3, r3, #4
 800ed50:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ed54:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800ed56:	4b9b      	ldr	r3, [pc, #620]	@ (800efc4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ed58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed5a:	f003 0301 	and.w	r3, r3, #1
 800ed5e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800ed60:	4b98      	ldr	r3, [pc, #608]	@ (800efc4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ed62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ed64:	08db      	lsrs	r3, r3, #3
 800ed66:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ed6a:	693a      	ldr	r2, [r7, #16]
 800ed6c:	fb02 f303 	mul.w	r3, r2, r3
 800ed70:	ee07 3a90 	vmov	s15, r3
 800ed74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ed78:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800ed7c:	697b      	ldr	r3, [r7, #20]
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	f000 8111 	beq.w	800efa6 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800ed84:	69bb      	ldr	r3, [r7, #24]
 800ed86:	2b02      	cmp	r3, #2
 800ed88:	f000 8083 	beq.w	800ee92 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800ed8c:	69bb      	ldr	r3, [r7, #24]
 800ed8e:	2b02      	cmp	r3, #2
 800ed90:	f200 80a1 	bhi.w	800eed6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800ed94:	69bb      	ldr	r3, [r7, #24]
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d003      	beq.n	800eda2 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800ed9a:	69bb      	ldr	r3, [r7, #24]
 800ed9c:	2b01      	cmp	r3, #1
 800ed9e:	d056      	beq.n	800ee4e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800eda0:	e099      	b.n	800eed6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800eda2:	4b88      	ldr	r3, [pc, #544]	@ (800efc4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800eda4:	681b      	ldr	r3, [r3, #0]
 800eda6:	f003 0320 	and.w	r3, r3, #32
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d02d      	beq.n	800ee0a <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800edae:	4b85      	ldr	r3, [pc, #532]	@ (800efc4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800edb0:	681b      	ldr	r3, [r3, #0]
 800edb2:	08db      	lsrs	r3, r3, #3
 800edb4:	f003 0303 	and.w	r3, r3, #3
 800edb8:	4a83      	ldr	r2, [pc, #524]	@ (800efc8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800edba:	fa22 f303 	lsr.w	r3, r2, r3
 800edbe:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800edc0:	68bb      	ldr	r3, [r7, #8]
 800edc2:	ee07 3a90 	vmov	s15, r3
 800edc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800edca:	697b      	ldr	r3, [r7, #20]
 800edcc:	ee07 3a90 	vmov	s15, r3
 800edd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800edd4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800edd8:	4b7a      	ldr	r3, [pc, #488]	@ (800efc4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800edda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eddc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ede0:	ee07 3a90 	vmov	s15, r3
 800ede4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ede8:	ed97 6a03 	vldr	s12, [r7, #12]
 800edec:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800efcc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800edf0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800edf4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800edf8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800edfc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ee00:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ee04:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800ee08:	e087      	b.n	800ef1a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ee0a:	697b      	ldr	r3, [r7, #20]
 800ee0c:	ee07 3a90 	vmov	s15, r3
 800ee10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ee14:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800efd0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800ee18:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ee1c:	4b69      	ldr	r3, [pc, #420]	@ (800efc4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ee1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ee20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ee24:	ee07 3a90 	vmov	s15, r3
 800ee28:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ee2c:	ed97 6a03 	vldr	s12, [r7, #12]
 800ee30:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800efcc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ee34:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ee38:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ee3c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ee40:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ee44:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ee48:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ee4c:	e065      	b.n	800ef1a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ee4e:	697b      	ldr	r3, [r7, #20]
 800ee50:	ee07 3a90 	vmov	s15, r3
 800ee54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ee58:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800efd4 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800ee5c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ee60:	4b58      	ldr	r3, [pc, #352]	@ (800efc4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ee62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ee64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ee68:	ee07 3a90 	vmov	s15, r3
 800ee6c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ee70:	ed97 6a03 	vldr	s12, [r7, #12]
 800ee74:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800efcc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ee78:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ee7c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ee80:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ee84:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ee88:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ee8c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ee90:	e043      	b.n	800ef1a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ee92:	697b      	ldr	r3, [r7, #20]
 800ee94:	ee07 3a90 	vmov	s15, r3
 800ee98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ee9c:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800efd8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800eea0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800eea4:	4b47      	ldr	r3, [pc, #284]	@ (800efc4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800eea6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eea8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eeac:	ee07 3a90 	vmov	s15, r3
 800eeb0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800eeb4:	ed97 6a03 	vldr	s12, [r7, #12]
 800eeb8:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800efcc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800eebc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800eec0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800eec4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800eec8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800eecc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eed0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800eed4:	e021      	b.n	800ef1a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800eed6:	697b      	ldr	r3, [r7, #20]
 800eed8:	ee07 3a90 	vmov	s15, r3
 800eedc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eee0:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800efd0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800eee4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800eee8:	4b36      	ldr	r3, [pc, #216]	@ (800efc4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800eeea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eeec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eef0:	ee07 3a90 	vmov	s15, r3
 800eef4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800eef8:	ed97 6a03 	vldr	s12, [r7, #12]
 800eefc:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800efcc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ef00:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ef04:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ef08:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ef0c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ef10:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ef14:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ef18:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800ef1a:	4b2a      	ldr	r3, [pc, #168]	@ (800efc4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ef1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ef1e:	0a5b      	lsrs	r3, r3, #9
 800ef20:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ef24:	ee07 3a90 	vmov	s15, r3
 800ef28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ef2c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ef30:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ef34:	edd7 6a07 	vldr	s13, [r7, #28]
 800ef38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ef3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ef40:	ee17 2a90 	vmov	r2, s15
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800ef48:	4b1e      	ldr	r3, [pc, #120]	@ (800efc4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ef4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ef4c:	0c1b      	lsrs	r3, r3, #16
 800ef4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ef52:	ee07 3a90 	vmov	s15, r3
 800ef56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ef5a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ef5e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ef62:	edd7 6a07 	vldr	s13, [r7, #28]
 800ef66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ef6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ef6e:	ee17 2a90 	vmov	r2, s15
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800ef76:	4b13      	ldr	r3, [pc, #76]	@ (800efc4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ef78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ef7a:	0e1b      	lsrs	r3, r3, #24
 800ef7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ef80:	ee07 3a90 	vmov	s15, r3
 800ef84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ef88:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ef8c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ef90:	edd7 6a07 	vldr	s13, [r7, #28]
 800ef94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ef98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ef9c:	ee17 2a90 	vmov	r2, s15
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800efa4:	e008      	b.n	800efb8 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	2200      	movs	r2, #0
 800efaa:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	2200      	movs	r2, #0
 800efb0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	2200      	movs	r2, #0
 800efb6:	609a      	str	r2, [r3, #8]
}
 800efb8:	bf00      	nop
 800efba:	3724      	adds	r7, #36	@ 0x24
 800efbc:	46bd      	mov	sp, r7
 800efbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efc2:	4770      	bx	lr
 800efc4:	58024400 	.word	0x58024400
 800efc8:	03d09000 	.word	0x03d09000
 800efcc:	46000000 	.word	0x46000000
 800efd0:	4c742400 	.word	0x4c742400
 800efd4:	4a742400 	.word	0x4a742400
 800efd8:	4bbebc20 	.word	0x4bbebc20

0800efdc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800efdc:	b580      	push	{r7, lr}
 800efde:	b084      	sub	sp, #16
 800efe0:	af00      	add	r7, sp, #0
 800efe2:	6078      	str	r0, [r7, #4]
 800efe4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800efe6:	2300      	movs	r3, #0
 800efe8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800efea:	4b53      	ldr	r3, [pc, #332]	@ (800f138 <RCCEx_PLL2_Config+0x15c>)
 800efec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800efee:	f003 0303 	and.w	r3, r3, #3
 800eff2:	2b03      	cmp	r3, #3
 800eff4:	d101      	bne.n	800effa <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800eff6:	2301      	movs	r3, #1
 800eff8:	e099      	b.n	800f12e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800effa:	4b4f      	ldr	r3, [pc, #316]	@ (800f138 <RCCEx_PLL2_Config+0x15c>)
 800effc:	681b      	ldr	r3, [r3, #0]
 800effe:	4a4e      	ldr	r2, [pc, #312]	@ (800f138 <RCCEx_PLL2_Config+0x15c>)
 800f000:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800f004:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f006:	f7f5 fda9 	bl	8004b5c <HAL_GetTick>
 800f00a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800f00c:	e008      	b.n	800f020 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800f00e:	f7f5 fda5 	bl	8004b5c <HAL_GetTick>
 800f012:	4602      	mov	r2, r0
 800f014:	68bb      	ldr	r3, [r7, #8]
 800f016:	1ad3      	subs	r3, r2, r3
 800f018:	2b02      	cmp	r3, #2
 800f01a:	d901      	bls.n	800f020 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800f01c:	2303      	movs	r3, #3
 800f01e:	e086      	b.n	800f12e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800f020:	4b45      	ldr	r3, [pc, #276]	@ (800f138 <RCCEx_PLL2_Config+0x15c>)
 800f022:	681b      	ldr	r3, [r3, #0]
 800f024:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f028:	2b00      	cmp	r3, #0
 800f02a:	d1f0      	bne.n	800f00e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800f02c:	4b42      	ldr	r3, [pc, #264]	@ (800f138 <RCCEx_PLL2_Config+0x15c>)
 800f02e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f030:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	681b      	ldr	r3, [r3, #0]
 800f038:	031b      	lsls	r3, r3, #12
 800f03a:	493f      	ldr	r1, [pc, #252]	@ (800f138 <RCCEx_PLL2_Config+0x15c>)
 800f03c:	4313      	orrs	r3, r2
 800f03e:	628b      	str	r3, [r1, #40]	@ 0x28
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	685b      	ldr	r3, [r3, #4]
 800f044:	3b01      	subs	r3, #1
 800f046:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	689b      	ldr	r3, [r3, #8]
 800f04e:	3b01      	subs	r3, #1
 800f050:	025b      	lsls	r3, r3, #9
 800f052:	b29b      	uxth	r3, r3
 800f054:	431a      	orrs	r2, r3
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	68db      	ldr	r3, [r3, #12]
 800f05a:	3b01      	subs	r3, #1
 800f05c:	041b      	lsls	r3, r3, #16
 800f05e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800f062:	431a      	orrs	r2, r3
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	691b      	ldr	r3, [r3, #16]
 800f068:	3b01      	subs	r3, #1
 800f06a:	061b      	lsls	r3, r3, #24
 800f06c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800f070:	4931      	ldr	r1, [pc, #196]	@ (800f138 <RCCEx_PLL2_Config+0x15c>)
 800f072:	4313      	orrs	r3, r2
 800f074:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800f076:	4b30      	ldr	r3, [pc, #192]	@ (800f138 <RCCEx_PLL2_Config+0x15c>)
 800f078:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f07a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	695b      	ldr	r3, [r3, #20]
 800f082:	492d      	ldr	r1, [pc, #180]	@ (800f138 <RCCEx_PLL2_Config+0x15c>)
 800f084:	4313      	orrs	r3, r2
 800f086:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800f088:	4b2b      	ldr	r3, [pc, #172]	@ (800f138 <RCCEx_PLL2_Config+0x15c>)
 800f08a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f08c:	f023 0220 	bic.w	r2, r3, #32
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	699b      	ldr	r3, [r3, #24]
 800f094:	4928      	ldr	r1, [pc, #160]	@ (800f138 <RCCEx_PLL2_Config+0x15c>)
 800f096:	4313      	orrs	r3, r2
 800f098:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800f09a:	4b27      	ldr	r3, [pc, #156]	@ (800f138 <RCCEx_PLL2_Config+0x15c>)
 800f09c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f09e:	4a26      	ldr	r2, [pc, #152]	@ (800f138 <RCCEx_PLL2_Config+0x15c>)
 800f0a0:	f023 0310 	bic.w	r3, r3, #16
 800f0a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800f0a6:	4b24      	ldr	r3, [pc, #144]	@ (800f138 <RCCEx_PLL2_Config+0x15c>)
 800f0a8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f0aa:	4b24      	ldr	r3, [pc, #144]	@ (800f13c <RCCEx_PLL2_Config+0x160>)
 800f0ac:	4013      	ands	r3, r2
 800f0ae:	687a      	ldr	r2, [r7, #4]
 800f0b0:	69d2      	ldr	r2, [r2, #28]
 800f0b2:	00d2      	lsls	r2, r2, #3
 800f0b4:	4920      	ldr	r1, [pc, #128]	@ (800f138 <RCCEx_PLL2_Config+0x15c>)
 800f0b6:	4313      	orrs	r3, r2
 800f0b8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800f0ba:	4b1f      	ldr	r3, [pc, #124]	@ (800f138 <RCCEx_PLL2_Config+0x15c>)
 800f0bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0be:	4a1e      	ldr	r2, [pc, #120]	@ (800f138 <RCCEx_PLL2_Config+0x15c>)
 800f0c0:	f043 0310 	orr.w	r3, r3, #16
 800f0c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800f0c6:	683b      	ldr	r3, [r7, #0]
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d106      	bne.n	800f0da <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800f0cc:	4b1a      	ldr	r3, [pc, #104]	@ (800f138 <RCCEx_PLL2_Config+0x15c>)
 800f0ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0d0:	4a19      	ldr	r2, [pc, #100]	@ (800f138 <RCCEx_PLL2_Config+0x15c>)
 800f0d2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800f0d6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800f0d8:	e00f      	b.n	800f0fa <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800f0da:	683b      	ldr	r3, [r7, #0]
 800f0dc:	2b01      	cmp	r3, #1
 800f0de:	d106      	bne.n	800f0ee <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800f0e0:	4b15      	ldr	r3, [pc, #84]	@ (800f138 <RCCEx_PLL2_Config+0x15c>)
 800f0e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0e4:	4a14      	ldr	r2, [pc, #80]	@ (800f138 <RCCEx_PLL2_Config+0x15c>)
 800f0e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f0ea:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800f0ec:	e005      	b.n	800f0fa <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800f0ee:	4b12      	ldr	r3, [pc, #72]	@ (800f138 <RCCEx_PLL2_Config+0x15c>)
 800f0f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0f2:	4a11      	ldr	r2, [pc, #68]	@ (800f138 <RCCEx_PLL2_Config+0x15c>)
 800f0f4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800f0f8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800f0fa:	4b0f      	ldr	r3, [pc, #60]	@ (800f138 <RCCEx_PLL2_Config+0x15c>)
 800f0fc:	681b      	ldr	r3, [r3, #0]
 800f0fe:	4a0e      	ldr	r2, [pc, #56]	@ (800f138 <RCCEx_PLL2_Config+0x15c>)
 800f100:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800f104:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f106:	f7f5 fd29 	bl	8004b5c <HAL_GetTick>
 800f10a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800f10c:	e008      	b.n	800f120 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800f10e:	f7f5 fd25 	bl	8004b5c <HAL_GetTick>
 800f112:	4602      	mov	r2, r0
 800f114:	68bb      	ldr	r3, [r7, #8]
 800f116:	1ad3      	subs	r3, r2, r3
 800f118:	2b02      	cmp	r3, #2
 800f11a:	d901      	bls.n	800f120 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800f11c:	2303      	movs	r3, #3
 800f11e:	e006      	b.n	800f12e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800f120:	4b05      	ldr	r3, [pc, #20]	@ (800f138 <RCCEx_PLL2_Config+0x15c>)
 800f122:	681b      	ldr	r3, [r3, #0]
 800f124:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f128:	2b00      	cmp	r3, #0
 800f12a:	d0f0      	beq.n	800f10e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800f12c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f12e:	4618      	mov	r0, r3
 800f130:	3710      	adds	r7, #16
 800f132:	46bd      	mov	sp, r7
 800f134:	bd80      	pop	{r7, pc}
 800f136:	bf00      	nop
 800f138:	58024400 	.word	0x58024400
 800f13c:	ffff0007 	.word	0xffff0007

0800f140 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800f140:	b580      	push	{r7, lr}
 800f142:	b084      	sub	sp, #16
 800f144:	af00      	add	r7, sp, #0
 800f146:	6078      	str	r0, [r7, #4]
 800f148:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800f14a:	2300      	movs	r3, #0
 800f14c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800f14e:	4b53      	ldr	r3, [pc, #332]	@ (800f29c <RCCEx_PLL3_Config+0x15c>)
 800f150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f152:	f003 0303 	and.w	r3, r3, #3
 800f156:	2b03      	cmp	r3, #3
 800f158:	d101      	bne.n	800f15e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800f15a:	2301      	movs	r3, #1
 800f15c:	e099      	b.n	800f292 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800f15e:	4b4f      	ldr	r3, [pc, #316]	@ (800f29c <RCCEx_PLL3_Config+0x15c>)
 800f160:	681b      	ldr	r3, [r3, #0]
 800f162:	4a4e      	ldr	r2, [pc, #312]	@ (800f29c <RCCEx_PLL3_Config+0x15c>)
 800f164:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f168:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f16a:	f7f5 fcf7 	bl	8004b5c <HAL_GetTick>
 800f16e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800f170:	e008      	b.n	800f184 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800f172:	f7f5 fcf3 	bl	8004b5c <HAL_GetTick>
 800f176:	4602      	mov	r2, r0
 800f178:	68bb      	ldr	r3, [r7, #8]
 800f17a:	1ad3      	subs	r3, r2, r3
 800f17c:	2b02      	cmp	r3, #2
 800f17e:	d901      	bls.n	800f184 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800f180:	2303      	movs	r3, #3
 800f182:	e086      	b.n	800f292 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800f184:	4b45      	ldr	r3, [pc, #276]	@ (800f29c <RCCEx_PLL3_Config+0x15c>)
 800f186:	681b      	ldr	r3, [r3, #0]
 800f188:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d1f0      	bne.n	800f172 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800f190:	4b42      	ldr	r3, [pc, #264]	@ (800f29c <RCCEx_PLL3_Config+0x15c>)
 800f192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f194:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	681b      	ldr	r3, [r3, #0]
 800f19c:	051b      	lsls	r3, r3, #20
 800f19e:	493f      	ldr	r1, [pc, #252]	@ (800f29c <RCCEx_PLL3_Config+0x15c>)
 800f1a0:	4313      	orrs	r3, r2
 800f1a2:	628b      	str	r3, [r1, #40]	@ 0x28
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	685b      	ldr	r3, [r3, #4]
 800f1a8:	3b01      	subs	r3, #1
 800f1aa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	689b      	ldr	r3, [r3, #8]
 800f1b2:	3b01      	subs	r3, #1
 800f1b4:	025b      	lsls	r3, r3, #9
 800f1b6:	b29b      	uxth	r3, r3
 800f1b8:	431a      	orrs	r2, r3
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	68db      	ldr	r3, [r3, #12]
 800f1be:	3b01      	subs	r3, #1
 800f1c0:	041b      	lsls	r3, r3, #16
 800f1c2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800f1c6:	431a      	orrs	r2, r3
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	691b      	ldr	r3, [r3, #16]
 800f1cc:	3b01      	subs	r3, #1
 800f1ce:	061b      	lsls	r3, r3, #24
 800f1d0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800f1d4:	4931      	ldr	r1, [pc, #196]	@ (800f29c <RCCEx_PLL3_Config+0x15c>)
 800f1d6:	4313      	orrs	r3, r2
 800f1d8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800f1da:	4b30      	ldr	r3, [pc, #192]	@ (800f29c <RCCEx_PLL3_Config+0x15c>)
 800f1dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f1de:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800f1e2:	687b      	ldr	r3, [r7, #4]
 800f1e4:	695b      	ldr	r3, [r3, #20]
 800f1e6:	492d      	ldr	r1, [pc, #180]	@ (800f29c <RCCEx_PLL3_Config+0x15c>)
 800f1e8:	4313      	orrs	r3, r2
 800f1ea:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800f1ec:	4b2b      	ldr	r3, [pc, #172]	@ (800f29c <RCCEx_PLL3_Config+0x15c>)
 800f1ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f1f0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	699b      	ldr	r3, [r3, #24]
 800f1f8:	4928      	ldr	r1, [pc, #160]	@ (800f29c <RCCEx_PLL3_Config+0x15c>)
 800f1fa:	4313      	orrs	r3, r2
 800f1fc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800f1fe:	4b27      	ldr	r3, [pc, #156]	@ (800f29c <RCCEx_PLL3_Config+0x15c>)
 800f200:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f202:	4a26      	ldr	r2, [pc, #152]	@ (800f29c <RCCEx_PLL3_Config+0x15c>)
 800f204:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f208:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800f20a:	4b24      	ldr	r3, [pc, #144]	@ (800f29c <RCCEx_PLL3_Config+0x15c>)
 800f20c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f20e:	4b24      	ldr	r3, [pc, #144]	@ (800f2a0 <RCCEx_PLL3_Config+0x160>)
 800f210:	4013      	ands	r3, r2
 800f212:	687a      	ldr	r2, [r7, #4]
 800f214:	69d2      	ldr	r2, [r2, #28]
 800f216:	00d2      	lsls	r2, r2, #3
 800f218:	4920      	ldr	r1, [pc, #128]	@ (800f29c <RCCEx_PLL3_Config+0x15c>)
 800f21a:	4313      	orrs	r3, r2
 800f21c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800f21e:	4b1f      	ldr	r3, [pc, #124]	@ (800f29c <RCCEx_PLL3_Config+0x15c>)
 800f220:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f222:	4a1e      	ldr	r2, [pc, #120]	@ (800f29c <RCCEx_PLL3_Config+0x15c>)
 800f224:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f228:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800f22a:	683b      	ldr	r3, [r7, #0]
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	d106      	bne.n	800f23e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800f230:	4b1a      	ldr	r3, [pc, #104]	@ (800f29c <RCCEx_PLL3_Config+0x15c>)
 800f232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f234:	4a19      	ldr	r2, [pc, #100]	@ (800f29c <RCCEx_PLL3_Config+0x15c>)
 800f236:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800f23a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800f23c:	e00f      	b.n	800f25e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800f23e:	683b      	ldr	r3, [r7, #0]
 800f240:	2b01      	cmp	r3, #1
 800f242:	d106      	bne.n	800f252 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800f244:	4b15      	ldr	r3, [pc, #84]	@ (800f29c <RCCEx_PLL3_Config+0x15c>)
 800f246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f248:	4a14      	ldr	r2, [pc, #80]	@ (800f29c <RCCEx_PLL3_Config+0x15c>)
 800f24a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800f24e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800f250:	e005      	b.n	800f25e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800f252:	4b12      	ldr	r3, [pc, #72]	@ (800f29c <RCCEx_PLL3_Config+0x15c>)
 800f254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f256:	4a11      	ldr	r2, [pc, #68]	@ (800f29c <RCCEx_PLL3_Config+0x15c>)
 800f258:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800f25c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800f25e:	4b0f      	ldr	r3, [pc, #60]	@ (800f29c <RCCEx_PLL3_Config+0x15c>)
 800f260:	681b      	ldr	r3, [r3, #0]
 800f262:	4a0e      	ldr	r2, [pc, #56]	@ (800f29c <RCCEx_PLL3_Config+0x15c>)
 800f264:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f268:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f26a:	f7f5 fc77 	bl	8004b5c <HAL_GetTick>
 800f26e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800f270:	e008      	b.n	800f284 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800f272:	f7f5 fc73 	bl	8004b5c <HAL_GetTick>
 800f276:	4602      	mov	r2, r0
 800f278:	68bb      	ldr	r3, [r7, #8]
 800f27a:	1ad3      	subs	r3, r2, r3
 800f27c:	2b02      	cmp	r3, #2
 800f27e:	d901      	bls.n	800f284 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800f280:	2303      	movs	r3, #3
 800f282:	e006      	b.n	800f292 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800f284:	4b05      	ldr	r3, [pc, #20]	@ (800f29c <RCCEx_PLL3_Config+0x15c>)
 800f286:	681b      	ldr	r3, [r3, #0]
 800f288:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	d0f0      	beq.n	800f272 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800f290:	7bfb      	ldrb	r3, [r7, #15]
}
 800f292:	4618      	mov	r0, r3
 800f294:	3710      	adds	r7, #16
 800f296:	46bd      	mov	sp, r7
 800f298:	bd80      	pop	{r7, pc}
 800f29a:	bf00      	nop
 800f29c:	58024400 	.word	0x58024400
 800f2a0:	ffff0007 	.word	0xffff0007

0800f2a4 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800f2a4:	b580      	push	{r7, lr}
 800f2a6:	b08a      	sub	sp, #40	@ 0x28
 800f2a8:	af00      	add	r7, sp, #0
 800f2aa:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	d101      	bne.n	800f2b6 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800f2b2:	2301      	movs	r3, #1
 800f2b4:	e28e      	b.n	800f7d4 <HAL_SAI_Init+0x530>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800f2b6:	f7f5 fc81 	bl	8004bbc <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800f2c0:	2b01      	cmp	r3, #1
 800f2c2:	d113      	bne.n	800f2ec <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	681b      	ldr	r3, [r3, #0]
 800f2c8:	4a96      	ldr	r2, [pc, #600]	@ (800f524 <HAL_SAI_Init+0x280>)
 800f2ca:	4293      	cmp	r3, r2
 800f2cc:	d004      	beq.n	800f2d8 <HAL_SAI_Init+0x34>
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	681b      	ldr	r3, [r3, #0]
 800f2d2:	4a95      	ldr	r2, [pc, #596]	@ (800f528 <HAL_SAI_Init+0x284>)
 800f2d4:	4293      	cmp	r3, r2
 800f2d6:	d107      	bne.n	800f2e8 <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800f2dc:	2b01      	cmp	r3, #1
 800f2de:	d103      	bne.n	800f2e8 <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	d001      	beq.n	800f2ec <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 800f2e8:	2301      	movs	r3, #1
 800f2ea:	e273      	b.n	800f7d4 <HAL_SAI_Init+0x530>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	681b      	ldr	r3, [r3, #0]
 800f2f0:	4a8c      	ldr	r2, [pc, #560]	@ (800f524 <HAL_SAI_Init+0x280>)
 800f2f2:	4293      	cmp	r3, r2
 800f2f4:	d004      	beq.n	800f300 <HAL_SAI_Init+0x5c>
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	681b      	ldr	r3, [r3, #0]
 800f2fa:	4a8c      	ldr	r2, [pc, #560]	@ (800f52c <HAL_SAI_Init+0x288>)
 800f2fc:	4293      	cmp	r3, r2
 800f2fe:	d102      	bne.n	800f306 <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 800f300:	4b8b      	ldr	r3, [pc, #556]	@ (800f530 <HAL_SAI_Init+0x28c>)
 800f302:	61bb      	str	r3, [r7, #24]
 800f304:	e028      	b.n	800f358 <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	681b      	ldr	r3, [r3, #0]
 800f30a:	4a8a      	ldr	r2, [pc, #552]	@ (800f534 <HAL_SAI_Init+0x290>)
 800f30c:	4293      	cmp	r3, r2
 800f30e:	d004      	beq.n	800f31a <HAL_SAI_Init+0x76>
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	681b      	ldr	r3, [r3, #0]
 800f314:	4a88      	ldr	r2, [pc, #544]	@ (800f538 <HAL_SAI_Init+0x294>)
 800f316:	4293      	cmp	r3, r2
 800f318:	d102      	bne.n	800f320 <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 800f31a:	4b88      	ldr	r3, [pc, #544]	@ (800f53c <HAL_SAI_Init+0x298>)
 800f31c:	61bb      	str	r3, [r7, #24]
 800f31e:	e01b      	b.n	800f358 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	681b      	ldr	r3, [r3, #0]
 800f324:	4a86      	ldr	r2, [pc, #536]	@ (800f540 <HAL_SAI_Init+0x29c>)
 800f326:	4293      	cmp	r3, r2
 800f328:	d004      	beq.n	800f334 <HAL_SAI_Init+0x90>
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	681b      	ldr	r3, [r3, #0]
 800f32e:	4a85      	ldr	r2, [pc, #532]	@ (800f544 <HAL_SAI_Init+0x2a0>)
 800f330:	4293      	cmp	r3, r2
 800f332:	d102      	bne.n	800f33a <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 800f334:	4b84      	ldr	r3, [pc, #528]	@ (800f548 <HAL_SAI_Init+0x2a4>)
 800f336:	61bb      	str	r3, [r7, #24]
 800f338:	e00e      	b.n	800f358 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	681b      	ldr	r3, [r3, #0]
 800f33e:	4a7a      	ldr	r2, [pc, #488]	@ (800f528 <HAL_SAI_Init+0x284>)
 800f340:	4293      	cmp	r3, r2
 800f342:	d004      	beq.n	800f34e <HAL_SAI_Init+0xaa>
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	4a80      	ldr	r2, [pc, #512]	@ (800f54c <HAL_SAI_Init+0x2a8>)
 800f34a:	4293      	cmp	r3, r2
 800f34c:	d102      	bne.n	800f354 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 800f34e:	4b80      	ldr	r3, [pc, #512]	@ (800f550 <HAL_SAI_Init+0x2ac>)
 800f350:	61bb      	str	r3, [r7, #24]
 800f352:	e001      	b.n	800f358 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 800f354:	2301      	movs	r3, #1
 800f356:	e23d      	b.n	800f7d4 <HAL_SAI_Init+0x530>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f35e:	b2db      	uxtb	r3, r3
 800f360:	2b00      	cmp	r3, #0
 800f362:	d106      	bne.n	800f372 <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	2200      	movs	r2, #0
 800f368:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800f36c:	6878      	ldr	r0, [r7, #4]
 800f36e:	f008 ff95 	bl	801829c <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 800f372:	6878      	ldr	r0, [r7, #4]
 800f374:	f000 fe20 	bl	800ffb8 <SAI_Disable>
 800f378:	4603      	mov	r3, r0
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d001      	beq.n	800f382 <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 800f37e:	2301      	movs	r3, #1
 800f380:	e228      	b.n	800f7d4 <HAL_SAI_Init+0x530>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	2202      	movs	r2, #2
 800f386:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	68db      	ldr	r3, [r3, #12]
 800f38e:	2b02      	cmp	r3, #2
 800f390:	d00c      	beq.n	800f3ac <HAL_SAI_Init+0x108>
 800f392:	2b02      	cmp	r3, #2
 800f394:	d80d      	bhi.n	800f3b2 <HAL_SAI_Init+0x10e>
 800f396:	2b00      	cmp	r3, #0
 800f398:	d002      	beq.n	800f3a0 <HAL_SAI_Init+0xfc>
 800f39a:	2b01      	cmp	r3, #1
 800f39c:	d003      	beq.n	800f3a6 <HAL_SAI_Init+0x102>
 800f39e:	e008      	b.n	800f3b2 <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800f3a0:	2300      	movs	r3, #0
 800f3a2:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f3a4:	e008      	b.n	800f3b8 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800f3a6:	2310      	movs	r3, #16
 800f3a8:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f3aa:	e005      	b.n	800f3b8 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800f3ac:	2320      	movs	r3, #32
 800f3ae:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f3b0:	e002      	b.n	800f3b8 <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 800f3b2:	2300      	movs	r3, #0
 800f3b4:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f3b6:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	689b      	ldr	r3, [r3, #8]
 800f3bc:	2b05      	cmp	r3, #5
 800f3be:	d832      	bhi.n	800f426 <HAL_SAI_Init+0x182>
 800f3c0:	a201      	add	r2, pc, #4	@ (adr r2, 800f3c8 <HAL_SAI_Init+0x124>)
 800f3c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f3c6:	bf00      	nop
 800f3c8:	0800f3e1 	.word	0x0800f3e1
 800f3cc:	0800f3e7 	.word	0x0800f3e7
 800f3d0:	0800f3ef 	.word	0x0800f3ef
 800f3d4:	0800f3f7 	.word	0x0800f3f7
 800f3d8:	0800f407 	.word	0x0800f407
 800f3dc:	0800f417 	.word	0x0800f417
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800f3e0:	2300      	movs	r3, #0
 800f3e2:	61fb      	str	r3, [r7, #28]
      break;
 800f3e4:	e022      	b.n	800f42c <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800f3e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f3ea:	61fb      	str	r3, [r7, #28]
      break;
 800f3ec:	e01e      	b.n	800f42c <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800f3ee:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800f3f2:	61fb      	str	r3, [r7, #28]
      break;
 800f3f4:	e01a      	b.n	800f42c <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800f3f6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800f3fa:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800f3fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3fe:	f043 0301 	orr.w	r3, r3, #1
 800f402:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f404:	e012      	b.n	800f42c <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800f406:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800f40a:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 800f40c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f40e:	f043 0302 	orr.w	r3, r3, #2
 800f412:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f414:	e00a      	b.n	800f42c <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800f416:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800f41a:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 800f41c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f41e:	f043 0303 	orr.w	r3, r3, #3
 800f422:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f424:	e002      	b.n	800f42c <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 800f426:	2300      	movs	r3, #0
 800f428:	61fb      	str	r3, [r7, #28]
      break;
 800f42a:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 800f42c:	69bb      	ldr	r3, [r7, #24]
 800f42e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f430:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	6a1b      	ldr	r3, [r3, #32]
 800f436:	2b00      	cmp	r3, #0
 800f438:	f000 80c5 	beq.w	800f5c6 <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 800f43c:	2300      	movs	r3, #0
 800f43e:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800f440:	687b      	ldr	r3, [r7, #4]
 800f442:	681b      	ldr	r3, [r3, #0]
 800f444:	4a37      	ldr	r2, [pc, #220]	@ (800f524 <HAL_SAI_Init+0x280>)
 800f446:	4293      	cmp	r3, r2
 800f448:	d004      	beq.n	800f454 <HAL_SAI_Init+0x1b0>
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	681b      	ldr	r3, [r3, #0]
 800f44e:	4a37      	ldr	r2, [pc, #220]	@ (800f52c <HAL_SAI_Init+0x288>)
 800f450:	4293      	cmp	r3, r2
 800f452:	d106      	bne.n	800f462 <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800f454:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800f458:	f04f 0100 	mov.w	r1, #0
 800f45c:	f7fe fc2e 	bl	800dcbc <HAL_RCCEx_GetPeriphCLKFreq>
 800f460:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	681b      	ldr	r3, [r3, #0]
 800f466:	4a33      	ldr	r2, [pc, #204]	@ (800f534 <HAL_SAI_Init+0x290>)
 800f468:	4293      	cmp	r3, r2
 800f46a:	d004      	beq.n	800f476 <HAL_SAI_Init+0x1d2>
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	681b      	ldr	r3, [r3, #0]
 800f470:	4a31      	ldr	r2, [pc, #196]	@ (800f538 <HAL_SAI_Init+0x294>)
 800f472:	4293      	cmp	r3, r2
 800f474:	d106      	bne.n	800f484 <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800f476:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800f47a:	f04f 0100 	mov.w	r1, #0
 800f47e:	f7fe fc1d 	bl	800dcbc <HAL_RCCEx_GetPeriphCLKFreq>
 800f482:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	681b      	ldr	r3, [r3, #0]
 800f488:	4a2d      	ldr	r2, [pc, #180]	@ (800f540 <HAL_SAI_Init+0x29c>)
 800f48a:	4293      	cmp	r3, r2
 800f48c:	d004      	beq.n	800f498 <HAL_SAI_Init+0x1f4>
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	681b      	ldr	r3, [r3, #0]
 800f492:	4a2c      	ldr	r2, [pc, #176]	@ (800f544 <HAL_SAI_Init+0x2a0>)
 800f494:	4293      	cmp	r3, r2
 800f496:	d106      	bne.n	800f4a6 <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 800f498:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800f49c:	f04f 0100 	mov.w	r1, #0
 800f4a0:	f7fe fc0c 	bl	800dcbc <HAL_RCCEx_GetPeriphCLKFreq>
 800f4a4:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	681b      	ldr	r3, [r3, #0]
 800f4aa:	4a1f      	ldr	r2, [pc, #124]	@ (800f528 <HAL_SAI_Init+0x284>)
 800f4ac:	4293      	cmp	r3, r2
 800f4ae:	d106      	bne.n	800f4be <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 800f4b0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800f4b4:	f04f 0100 	mov.w	r1, #0
 800f4b8:	f7fe fc00 	bl	800dcbc <HAL_RCCEx_GetPeriphCLKFreq>
 800f4bc:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	681b      	ldr	r3, [r3, #0]
 800f4c2:	4a22      	ldr	r2, [pc, #136]	@ (800f54c <HAL_SAI_Init+0x2a8>)
 800f4c4:	4293      	cmp	r3, r2
 800f4c6:	d106      	bne.n	800f4d6 <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 800f4c8:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800f4cc:	f04f 0100 	mov.w	r1, #0
 800f4d0:	f7fe fbf4 	bl	800dcbc <HAL_RCCEx_GetPeriphCLKFreq>
 800f4d4:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	699b      	ldr	r3, [r3, #24]
 800f4da:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800f4de:	d139      	bne.n	800f554 <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f4e4:	2b04      	cmp	r3, #4
 800f4e6:	d102      	bne.n	800f4ee <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 800f4e8:	2340      	movs	r3, #64	@ 0x40
 800f4ea:	60fb      	str	r3, [r7, #12]
 800f4ec:	e00a      	b.n	800f504 <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f4f2:	2b08      	cmp	r3, #8
 800f4f4:	d103      	bne.n	800f4fe <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 800f4f6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800f4fa:	60fb      	str	r3, [r7, #12]
 800f4fc:	e002      	b.n	800f504 <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f502:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 800f504:	697a      	ldr	r2, [r7, #20]
 800f506:	4613      	mov	r3, r2
 800f508:	009b      	lsls	r3, r3, #2
 800f50a:	4413      	add	r3, r2
 800f50c:	005b      	lsls	r3, r3, #1
 800f50e:	4619      	mov	r1, r3
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	6a1b      	ldr	r3, [r3, #32]
 800f514:	68fa      	ldr	r2, [r7, #12]
 800f516:	fb02 f303 	mul.w	r3, r2, r3
 800f51a:	fbb1 f3f3 	udiv	r3, r1, r3
 800f51e:	613b      	str	r3, [r7, #16]
 800f520:	e030      	b.n	800f584 <HAL_SAI_Init+0x2e0>
 800f522:	bf00      	nop
 800f524:	40015804 	.word	0x40015804
 800f528:	58005404 	.word	0x58005404
 800f52c:	40015824 	.word	0x40015824
 800f530:	40015800 	.word	0x40015800
 800f534:	40015c04 	.word	0x40015c04
 800f538:	40015c24 	.word	0x40015c24
 800f53c:	40015c00 	.word	0x40015c00
 800f540:	40016004 	.word	0x40016004
 800f544:	40016024 	.word	0x40016024
 800f548:	40016000 	.word	0x40016000
 800f54c:	58005424 	.word	0x58005424
 800f550:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f558:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f55c:	d101      	bne.n	800f562 <HAL_SAI_Init+0x2be>
 800f55e:	2302      	movs	r3, #2
 800f560:	e000      	b.n	800f564 <HAL_SAI_Init+0x2c0>
 800f562:	2301      	movs	r3, #1
 800f564:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 800f566:	697a      	ldr	r2, [r7, #20]
 800f568:	4613      	mov	r3, r2
 800f56a:	009b      	lsls	r3, r3, #2
 800f56c:	4413      	add	r3, r2
 800f56e:	005b      	lsls	r3, r3, #1
 800f570:	4619      	mov	r1, r3
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	6a1b      	ldr	r3, [r3, #32]
 800f576:	68ba      	ldr	r2, [r7, #8]
 800f578:	fb02 f303 	mul.w	r3, r2, r3
 800f57c:	021b      	lsls	r3, r3, #8
 800f57e:	fbb1 f3f3 	udiv	r3, r1, r3
 800f582:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 800f584:	693b      	ldr	r3, [r7, #16]
 800f586:	4a95      	ldr	r2, [pc, #596]	@ (800f7dc <HAL_SAI_Init+0x538>)
 800f588:	fba2 2303 	umull	r2, r3, r2, r3
 800f58c:	08da      	lsrs	r2, r3, #3
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800f592:	6939      	ldr	r1, [r7, #16]
 800f594:	4b91      	ldr	r3, [pc, #580]	@ (800f7dc <HAL_SAI_Init+0x538>)
 800f596:	fba3 2301 	umull	r2, r3, r3, r1
 800f59a:	08da      	lsrs	r2, r3, #3
 800f59c:	4613      	mov	r3, r2
 800f59e:	009b      	lsls	r3, r3, #2
 800f5a0:	4413      	add	r3, r2
 800f5a2:	005b      	lsls	r3, r3, #1
 800f5a4:	1aca      	subs	r2, r1, r3
 800f5a6:	2a08      	cmp	r2, #8
 800f5a8:	d904      	bls.n	800f5b4 <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f5ae:	1c5a      	adds	r2, r3, #1
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f5b8:	2b04      	cmp	r3, #4
 800f5ba:	d104      	bne.n	800f5c6 <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f5c0:	085a      	lsrs	r2, r3, #1
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	685b      	ldr	r3, [r3, #4]
 800f5ca:	2b00      	cmp	r3, #0
 800f5cc:	d003      	beq.n	800f5d6 <HAL_SAI_Init+0x332>
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	685b      	ldr	r3, [r3, #4]
 800f5d2:	2b02      	cmp	r3, #2
 800f5d4:	d109      	bne.n	800f5ea <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f5da:	2b01      	cmp	r3, #1
 800f5dc:	d101      	bne.n	800f5e2 <HAL_SAI_Init+0x33e>
 800f5de:	2300      	movs	r3, #0
 800f5e0:	e001      	b.n	800f5e6 <HAL_SAI_Init+0x342>
 800f5e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f5e6:	623b      	str	r3, [r7, #32]
 800f5e8:	e008      	b.n	800f5fc <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800f5ea:	687b      	ldr	r3, [r7, #4]
 800f5ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f5ee:	2b01      	cmp	r3, #1
 800f5f0:	d102      	bne.n	800f5f8 <HAL_SAI_Init+0x354>
 800f5f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f5f6:	e000      	b.n	800f5fa <HAL_SAI_Init+0x356>
 800f5f8:	2300      	movs	r3, #0
 800f5fa:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800f5fc:	f7f5 fade 	bl	8004bbc <HAL_GetREVID>
 800f600:	4603      	mov	r3, r0
 800f602:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f606:	d331      	bcc.n	800f66c <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	681b      	ldr	r3, [r3, #0]
 800f60c:	6819      	ldr	r1, [r3, #0]
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	681a      	ldr	r2, [r3, #0]
 800f612:	4b73      	ldr	r3, [pc, #460]	@ (800f7e0 <HAL_SAI_Init+0x53c>)
 800f614:	400b      	ands	r3, r1
 800f616:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	681b      	ldr	r3, [r3, #0]
 800f61c:	6819      	ldr	r1, [r3, #0]
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	685a      	ldr	r2, [r3, #4]
 800f622:	687b      	ldr	r3, [r7, #4]
 800f624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f626:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800f62c:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f632:	431a      	orrs	r2, r3
 800f634:	6a3b      	ldr	r3, [r7, #32]
 800f636:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 800f638:	69fb      	ldr	r3, [r7, #28]
 800f63a:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 800f640:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	695b      	ldr	r3, [r3, #20]
 800f646:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800f64c:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f652:	051b      	lsls	r3, r3, #20
 800f654:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800f65a:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	691b      	ldr	r3, [r3, #16]
 800f660:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800f662:	687b      	ldr	r3, [r7, #4]
 800f664:	681b      	ldr	r3, [r3, #0]
 800f666:	430a      	orrs	r2, r1
 800f668:	601a      	str	r2, [r3, #0]
 800f66a:	e02d      	b.n	800f6c8 <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	681b      	ldr	r3, [r3, #0]
 800f670:	6819      	ldr	r1, [r3, #0]
 800f672:	687b      	ldr	r3, [r7, #4]
 800f674:	681a      	ldr	r2, [r3, #0]
 800f676:	4b5b      	ldr	r3, [pc, #364]	@ (800f7e4 <HAL_SAI_Init+0x540>)
 800f678:	400b      	ands	r3, r1
 800f67a:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	681b      	ldr	r3, [r3, #0]
 800f680:	6819      	ldr	r1, [r3, #0]
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	685a      	ldr	r2, [r3, #4]
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f68a:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800f690:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800f692:	687b      	ldr	r3, [r7, #4]
 800f694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f696:	431a      	orrs	r2, r3
 800f698:	6a3b      	ldr	r3, [r7, #32]
 800f69a:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 800f69c:	69fb      	ldr	r3, [r7, #28]
 800f69e:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 800f6a4:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	695b      	ldr	r3, [r3, #20]
 800f6aa:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800f6b0:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f6b6:	051b      	lsls	r3, r3, #20
 800f6b8:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800f6be:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	681b      	ldr	r3, [r3, #0]
 800f6c4:	430a      	orrs	r2, r1
 800f6c6:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	681b      	ldr	r3, [r3, #0]
 800f6cc:	6859      	ldr	r1, [r3, #4]
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	681a      	ldr	r2, [r3, #0]
 800f6d2:	4b45      	ldr	r3, [pc, #276]	@ (800f7e8 <HAL_SAI_Init+0x544>)
 800f6d4:	400b      	ands	r3, r1
 800f6d6:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	681b      	ldr	r3, [r3, #0]
 800f6dc:	6859      	ldr	r1, [r3, #4]
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	69da      	ldr	r2, [r3, #28]
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f6e6:	431a      	orrs	r2, r3
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f6ec:	431a      	orrs	r2, r3
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	681b      	ldr	r3, [r3, #0]
 800f6f2:	430a      	orrs	r2, r1
 800f6f4:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	681b      	ldr	r3, [r3, #0]
 800f6fa:	6899      	ldr	r1, [r3, #8]
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	681a      	ldr	r2, [r3, #0]
 800f700:	4b3a      	ldr	r3, [pc, #232]	@ (800f7ec <HAL_SAI_Init+0x548>)
 800f702:	400b      	ands	r3, r1
 800f704:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	681b      	ldr	r3, [r3, #0]
 800f70a:	6899      	ldr	r1, [r3, #8]
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f710:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800f716:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800f718:	687b      	ldr	r3, [r7, #4]
 800f71a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 800f71c:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 800f722:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f728:	3b01      	subs	r3, #1
 800f72a:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800f72c:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	681b      	ldr	r3, [r3, #0]
 800f732:	430a      	orrs	r2, r1
 800f734:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	681b      	ldr	r3, [r3, #0]
 800f73a:	68d9      	ldr	r1, [r3, #12]
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	681a      	ldr	r2, [r3, #0]
 800f740:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800f744:	400b      	ands	r3, r1
 800f746:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	681b      	ldr	r3, [r3, #0]
 800f74c:	68d9      	ldr	r1, [r3, #12]
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f756:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f75c:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800f75e:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f764:	3b01      	subs	r3, #1
 800f766:	021b      	lsls	r3, r3, #8
 800f768:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	681b      	ldr	r3, [r3, #0]
 800f76e:	430a      	orrs	r2, r1
 800f770:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	681b      	ldr	r3, [r3, #0]
 800f776:	4a1e      	ldr	r2, [pc, #120]	@ (800f7f0 <HAL_SAI_Init+0x54c>)
 800f778:	4293      	cmp	r3, r2
 800f77a:	d004      	beq.n	800f786 <HAL_SAI_Init+0x4e2>
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	681b      	ldr	r3, [r3, #0]
 800f780:	4a1c      	ldr	r2, [pc, #112]	@ (800f7f4 <HAL_SAI_Init+0x550>)
 800f782:	4293      	cmp	r3, r2
 800f784:	d119      	bne.n	800f7ba <HAL_SAI_Init+0x516>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 800f786:	69bb      	ldr	r3, [r7, #24]
 800f788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f78a:	f023 0201 	bic.w	r2, r3, #1
 800f78e:	69bb      	ldr	r3, [r7, #24]
 800f790:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800f798:	2b01      	cmp	r3, #1
 800f79a:	d10e      	bne.n	800f7ba <HAL_SAI_Init+0x516>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f7a4:	3b01      	subs	r3, #1
 800f7a6:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800f7a8:	431a      	orrs	r2, r3
 800f7aa:	69bb      	ldr	r3, [r7, #24]
 800f7ac:	645a      	str	r2, [r3, #68]	@ 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 800f7ae:	69bb      	ldr	r3, [r7, #24]
 800f7b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f7b2:	f043 0201 	orr.w	r2, r3, #1
 800f7b6:	69bb      	ldr	r3, [r7, #24]
 800f7b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	2200      	movs	r2, #0
 800f7be:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	2201      	movs	r2, #1
 800f7c6:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	2200      	movs	r2, #0
 800f7ce:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800f7d2:	2300      	movs	r3, #0
}
 800f7d4:	4618      	mov	r0, r3
 800f7d6:	3728      	adds	r7, #40	@ 0x28
 800f7d8:	46bd      	mov	sp, r7
 800f7da:	bd80      	pop	{r7, pc}
 800f7dc:	cccccccd 	.word	0xcccccccd
 800f7e0:	f005c010 	.word	0xf005c010
 800f7e4:	f805c010 	.word	0xf805c010
 800f7e8:	ffff1ff0 	.word	0xffff1ff0
 800f7ec:	fff88000 	.word	0xfff88000
 800f7f0:	40015804 	.word	0x40015804
 800f7f4:	58005404 	.word	0x58005404

0800f7f8 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 800f7f8:	b580      	push	{r7, lr}
 800f7fa:	b084      	sub	sp, #16
 800f7fc:	af00      	add	r7, sp, #0
 800f7fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f800:	2300      	movs	r3, #0
 800f802:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800f80a:	2b01      	cmp	r3, #1
 800f80c:	d101      	bne.n	800f812 <HAL_SAI_Abort+0x1a>
 800f80e:	2302      	movs	r3, #2
 800f810:	e07d      	b.n	800f90e <HAL_SAI_Abort+0x116>
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	2201      	movs	r2, #1
 800f816:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800f81a:	6878      	ldr	r0, [r7, #4]
 800f81c:	f000 fbcc 	bl	800ffb8 <SAI_Disable>
 800f820:	4603      	mov	r3, r0
 800f822:	2b00      	cmp	r3, #0
 800f824:	d001      	beq.n	800f82a <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 800f826:	2301      	movs	r3, #1
 800f828:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	681b      	ldr	r3, [r3, #0]
 800f82e:	681b      	ldr	r3, [r3, #0]
 800f830:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f834:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f838:	d14f      	bne.n	800f8da <HAL_SAI_Abort+0xe2>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800f83a:	687b      	ldr	r3, [r7, #4]
 800f83c:	681b      	ldr	r3, [r3, #0]
 800f83e:	681a      	ldr	r2, [r3, #0]
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	681b      	ldr	r3, [r3, #0]
 800f844:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800f848:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX)&& (hsai->hdmatx != NULL))
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f850:	b2db      	uxtb	r3, r3
 800f852:	2b12      	cmp	r3, #18
 800f854:	d11d      	bne.n	800f892 <HAL_SAI_Abort+0x9a>
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f85c:	2b00      	cmp	r3, #0
 800f85e:	d018      	beq.n	800f892 <HAL_SAI_Abort+0x9a>
    {
      if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f866:	4618      	mov	r0, r3
 800f868:	f7f6 f88a 	bl	8005980 <HAL_DMA_Abort>
 800f86c:	4603      	mov	r3, r0
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d00f      	beq.n	800f892 <HAL_SAI_Abort+0x9a>
      {
        /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f878:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f87a:	2b80      	cmp	r3, #128	@ 0x80
 800f87c:	d009      	beq.n	800f892 <HAL_SAI_Abort+0x9a>
        {
          status = HAL_ERROR;
 800f87e:	2301      	movs	r3, #1
 800f880:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f888:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        }
      }
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 800f892:	687b      	ldr	r3, [r7, #4]
 800f894:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f898:	b2db      	uxtb	r3, r3
 800f89a:	2b22      	cmp	r3, #34	@ 0x22
 800f89c:	d11d      	bne.n	800f8da <HAL_SAI_Abort+0xe2>
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	d018      	beq.n	800f8da <HAL_SAI_Abort+0xe2>
    {
      if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f8ae:	4618      	mov	r0, r3
 800f8b0:	f7f6 f866 	bl	8005980 <HAL_DMA_Abort>
 800f8b4:	4603      	mov	r3, r0
 800f8b6:	2b00      	cmp	r3, #0
 800f8b8:	d00f      	beq.n	800f8da <HAL_SAI_Abort+0xe2>
      {
        /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800f8ba:	687b      	ldr	r3, [r7, #4]
 800f8bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f8c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f8c2:	2b80      	cmp	r3, #128	@ 0x80
 800f8c4:	d009      	beq.n	800f8da <HAL_SAI_Abort+0xe2>
        {
          status = HAL_ERROR;
 800f8c6:	2301      	movs	r3, #1
 800f8c8:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800f8ca:	687b      	ldr	r3, [r7, #4]
 800f8cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f8d0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800f8d4:	687b      	ldr	r3, [r7, #4]
 800f8d6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      }
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	681b      	ldr	r3, [r3, #0]
 800f8de:	2200      	movs	r2, #0
 800f8e0:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800f8e2:	687b      	ldr	r3, [r7, #4]
 800f8e4:	681b      	ldr	r3, [r3, #0]
 800f8e6:	f04f 32ff 	mov.w	r2, #4294967295
 800f8ea:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	681b      	ldr	r3, [r3, #0]
 800f8f0:	685a      	ldr	r2, [r3, #4]
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	681b      	ldr	r3, [r3, #0]
 800f8f6:	f042 0208 	orr.w	r2, r2, #8
 800f8fa:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	2201      	movs	r2, #1
 800f900:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	2200      	movs	r2, #0
 800f908:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return status;
 800f90c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f90e:	4618      	mov	r0, r3
 800f910:	3710      	adds	r7, #16
 800f912:	46bd      	mov	sp, r7
 800f914:	bd80      	pop	{r7, pc}
	...

0800f918 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800f918:	b580      	push	{r7, lr}
 800f91a:	b086      	sub	sp, #24
 800f91c:	af00      	add	r7, sp, #0
 800f91e:	60f8      	str	r0, [r7, #12]
 800f920:	60b9      	str	r1, [r7, #8]
 800f922:	4613      	mov	r3, r2
 800f924:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800f926:	f7f5 f919 	bl	8004b5c <HAL_GetTick>
 800f92a:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800f92c:	68bb      	ldr	r3, [r7, #8]
 800f92e:	2b00      	cmp	r3, #0
 800f930:	d002      	beq.n	800f938 <HAL_SAI_Transmit_DMA+0x20>
 800f932:	88fb      	ldrh	r3, [r7, #6]
 800f934:	2b00      	cmp	r3, #0
 800f936:	d101      	bne.n	800f93c <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 800f938:	2301      	movs	r3, #1
 800f93a:	e098      	b.n	800fa6e <HAL_SAI_Transmit_DMA+0x156>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800f93c:	68fb      	ldr	r3, [r7, #12]
 800f93e:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f942:	b2db      	uxtb	r3, r3
 800f944:	2b01      	cmp	r3, #1
 800f946:	f040 8091 	bne.w	800fa6c <HAL_SAI_Transmit_DMA+0x154>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800f94a:	68fb      	ldr	r3, [r7, #12]
 800f94c:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800f950:	2b01      	cmp	r3, #1
 800f952:	d101      	bne.n	800f958 <HAL_SAI_Transmit_DMA+0x40>
 800f954:	2302      	movs	r3, #2
 800f956:	e08a      	b.n	800fa6e <HAL_SAI_Transmit_DMA+0x156>
 800f958:	68fb      	ldr	r3, [r7, #12]
 800f95a:	2201      	movs	r2, #1
 800f95c:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 800f960:	68fb      	ldr	r3, [r7, #12]
 800f962:	68ba      	ldr	r2, [r7, #8]
 800f964:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 800f966:	68fb      	ldr	r3, [r7, #12]
 800f968:	88fa      	ldrh	r2, [r7, #6]
 800f96a:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 800f96e:	68fb      	ldr	r3, [r7, #12]
 800f970:	88fa      	ldrh	r2, [r7, #6]
 800f972:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800f976:	68fb      	ldr	r3, [r7, #12]
 800f978:	2200      	movs	r2, #0
 800f97a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800f97e:	68fb      	ldr	r3, [r7, #12]
 800f980:	2212      	movs	r2, #18
 800f982:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800f986:	68fb      	ldr	r3, [r7, #12]
 800f988:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f98c:	4a3a      	ldr	r2, [pc, #232]	@ (800fa78 <HAL_SAI_Transmit_DMA+0x160>)
 800f98e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800f990:	68fb      	ldr	r3, [r7, #12]
 800f992:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f996:	4a39      	ldr	r2, [pc, #228]	@ (800fa7c <HAL_SAI_Transmit_DMA+0x164>)
 800f998:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800f99a:	68fb      	ldr	r3, [r7, #12]
 800f99c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f9a0:	4a37      	ldr	r2, [pc, #220]	@ (800fa80 <HAL_SAI_Transmit_DMA+0x168>)
 800f9a2:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 800f9a4:	68fb      	ldr	r3, [r7, #12]
 800f9a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f9aa:	2200      	movs	r2, #0
 800f9ac:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800f9ae:	68fb      	ldr	r3, [r7, #12]
 800f9b0:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800f9b4:	68fb      	ldr	r3, [r7, #12]
 800f9b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f9b8:	4619      	mov	r1, r3
 800f9ba:	68fb      	ldr	r3, [r7, #12]
 800f9bc:	681b      	ldr	r3, [r3, #0]
 800f9be:	331c      	adds	r3, #28
 800f9c0:	461a      	mov	r2, r3
 800f9c2:	68fb      	ldr	r3, [r7, #12]
 800f9c4:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 800f9c8:	f7f5 fd70 	bl	80054ac <HAL_DMA_Start_IT>
 800f9cc:	4603      	mov	r3, r0
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	d005      	beq.n	800f9de <HAL_SAI_Transmit_DMA+0xc6>
    {
      __HAL_UNLOCK(hsai);
 800f9d2:	68fb      	ldr	r3, [r7, #12]
 800f9d4:	2200      	movs	r2, #0
 800f9d6:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 800f9da:	2301      	movs	r3, #1
 800f9dc:	e047      	b.n	800fa6e <HAL_SAI_Transmit_DMA+0x156>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800f9de:	2100      	movs	r1, #0
 800f9e0:	68f8      	ldr	r0, [r7, #12]
 800f9e2:	f000 fab2 	bl	800ff4a <SAI_InterruptFlag>
 800f9e6:	4601      	mov	r1, r0
 800f9e8:	68fb      	ldr	r3, [r7, #12]
 800f9ea:	681b      	ldr	r3, [r3, #0]
 800f9ec:	691a      	ldr	r2, [r3, #16]
 800f9ee:	68fb      	ldr	r3, [r7, #12]
 800f9f0:	681b      	ldr	r3, [r3, #0]
 800f9f2:	430a      	orrs	r2, r1
 800f9f4:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800f9f6:	68fb      	ldr	r3, [r7, #12]
 800f9f8:	681b      	ldr	r3, [r3, #0]
 800f9fa:	681a      	ldr	r2, [r3, #0]
 800f9fc:	68fb      	ldr	r3, [r7, #12]
 800f9fe:	681b      	ldr	r3, [r3, #0]
 800fa00:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800fa04:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800fa06:	e015      	b.n	800fa34 <HAL_SAI_Transmit_DMA+0x11c>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800fa08:	f7f5 f8a8 	bl	8004b5c <HAL_GetTick>
 800fa0c:	4602      	mov	r2, r0
 800fa0e:	697b      	ldr	r3, [r7, #20]
 800fa10:	1ad3      	subs	r3, r2, r3
 800fa12:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800fa16:	d90d      	bls.n	800fa34 <HAL_SAI_Transmit_DMA+0x11c>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800fa18:	68fb      	ldr	r3, [r7, #12]
 800fa1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fa1e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800fa22:	68fb      	ldr	r3, [r7, #12]
 800fa24:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800fa28:	68fb      	ldr	r3, [r7, #12]
 800fa2a:	2200      	movs	r2, #0
 800fa2c:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

        return HAL_TIMEOUT;
 800fa30:	2303      	movs	r3, #3
 800fa32:	e01c      	b.n	800fa6e <HAL_SAI_Transmit_DMA+0x156>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800fa34:	68fb      	ldr	r3, [r7, #12]
 800fa36:	681b      	ldr	r3, [r3, #0]
 800fa38:	695b      	ldr	r3, [r3, #20]
 800fa3a:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d0e2      	beq.n	800fa08 <HAL_SAI_Transmit_DMA+0xf0>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800fa42:	68fb      	ldr	r3, [r7, #12]
 800fa44:	681b      	ldr	r3, [r3, #0]
 800fa46:	681b      	ldr	r3, [r3, #0]
 800fa48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800fa4c:	2b00      	cmp	r3, #0
 800fa4e:	d107      	bne.n	800fa60 <HAL_SAI_Transmit_DMA+0x148>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800fa50:	68fb      	ldr	r3, [r7, #12]
 800fa52:	681b      	ldr	r3, [r3, #0]
 800fa54:	681a      	ldr	r2, [r3, #0]
 800fa56:	68fb      	ldr	r3, [r7, #12]
 800fa58:	681b      	ldr	r3, [r3, #0]
 800fa5a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800fa5e:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	2200      	movs	r2, #0
 800fa64:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 800fa68:	2300      	movs	r3, #0
 800fa6a:	e000      	b.n	800fa6e <HAL_SAI_Transmit_DMA+0x156>
  }
  else
  {
    return HAL_BUSY;
 800fa6c:	2302      	movs	r3, #2
  }
}
 800fa6e:	4618      	mov	r0, r3
 800fa70:	3718      	adds	r7, #24
 800fa72:	46bd      	mov	sp, r7
 800fa74:	bd80      	pop	{r7, pc}
 800fa76:	bf00      	nop
 800fa78:	0801008d 	.word	0x0801008d
 800fa7c:	0801002d 	.word	0x0801002d
 800fa80:	08010125 	.word	0x08010125

0800fa84 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800fa84:	b580      	push	{r7, lr}
 800fa86:	b084      	sub	sp, #16
 800fa88:	af00      	add	r7, sp, #0
 800fa8a:	60f8      	str	r0, [r7, #12]
 800fa8c:	60b9      	str	r1, [r7, #8]
 800fa8e:	4613      	mov	r3, r2
 800fa90:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 800fa92:	68bb      	ldr	r3, [r7, #8]
 800fa94:	2b00      	cmp	r3, #0
 800fa96:	d002      	beq.n	800fa9e <HAL_SAI_Receive_DMA+0x1a>
 800fa98:	88fb      	ldrh	r3, [r7, #6]
 800fa9a:	2b00      	cmp	r3, #0
 800fa9c:	d101      	bne.n	800faa2 <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800fa9e:	2301      	movs	r3, #1
 800faa0:	e079      	b.n	800fb96 <HAL_SAI_Receive_DMA+0x112>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800faa2:	68fb      	ldr	r3, [r7, #12]
 800faa4:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800faa8:	b2db      	uxtb	r3, r3
 800faaa:	2b01      	cmp	r3, #1
 800faac:	d172      	bne.n	800fb94 <HAL_SAI_Receive_DMA+0x110>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800faae:	68fb      	ldr	r3, [r7, #12]
 800fab0:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800fab4:	2b01      	cmp	r3, #1
 800fab6:	d101      	bne.n	800fabc <HAL_SAI_Receive_DMA+0x38>
 800fab8:	2302      	movs	r3, #2
 800faba:	e06c      	b.n	800fb96 <HAL_SAI_Receive_DMA+0x112>
 800fabc:	68fb      	ldr	r3, [r7, #12]
 800fabe:	2201      	movs	r2, #1
 800fac0:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 800fac4:	68fb      	ldr	r3, [r7, #12]
 800fac6:	68ba      	ldr	r2, [r7, #8]
 800fac8:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 800faca:	68fb      	ldr	r3, [r7, #12]
 800facc:	88fa      	ldrh	r2, [r7, #6]
 800face:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 800fad2:	68fb      	ldr	r3, [r7, #12]
 800fad4:	88fa      	ldrh	r2, [r7, #6]
 800fad6:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800fada:	68fb      	ldr	r3, [r7, #12]
 800fadc:	2200      	movs	r2, #0
 800fade:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800fae2:	68fb      	ldr	r3, [r7, #12]
 800fae4:	2222      	movs	r2, #34	@ 0x22
 800fae6:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 800faea:	68fb      	ldr	r3, [r7, #12]
 800faec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800faf0:	4a2b      	ldr	r2, [pc, #172]	@ (800fba0 <HAL_SAI_Receive_DMA+0x11c>)
 800faf2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800faf4:	68fb      	ldr	r3, [r7, #12]
 800faf6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fafa:	4a2a      	ldr	r2, [pc, #168]	@ (800fba4 <HAL_SAI_Receive_DMA+0x120>)
 800fafc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800fafe:	68fb      	ldr	r3, [r7, #12]
 800fb00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fb04:	4a28      	ldr	r2, [pc, #160]	@ (800fba8 <HAL_SAI_Receive_DMA+0x124>)
 800fb06:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800fb08:	68fb      	ldr	r3, [r7, #12]
 800fb0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fb0e:	2200      	movs	r2, #0
 800fb10:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800fb12:	68fb      	ldr	r3, [r7, #12]
 800fb14:	f8d3 0084 	ldr.w	r0, [r3, #132]	@ 0x84
 800fb18:	68fb      	ldr	r3, [r7, #12]
 800fb1a:	681b      	ldr	r3, [r3, #0]
 800fb1c:	331c      	adds	r3, #28
 800fb1e:	4619      	mov	r1, r3
 800fb20:	68fb      	ldr	r3, [r7, #12]
 800fb22:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fb24:	461a      	mov	r2, r3
 800fb26:	68fb      	ldr	r3, [r7, #12]
 800fb28:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 800fb2c:	f7f5 fcbe 	bl	80054ac <HAL_DMA_Start_IT>
 800fb30:	4603      	mov	r3, r0
 800fb32:	2b00      	cmp	r3, #0
 800fb34:	d005      	beq.n	800fb42 <HAL_SAI_Receive_DMA+0xbe>
    {
      __HAL_UNLOCK(hsai);
 800fb36:	68fb      	ldr	r3, [r7, #12]
 800fb38:	2200      	movs	r2, #0
 800fb3a:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 800fb3e:	2301      	movs	r3, #1
 800fb40:	e029      	b.n	800fb96 <HAL_SAI_Receive_DMA+0x112>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800fb42:	2100      	movs	r1, #0
 800fb44:	68f8      	ldr	r0, [r7, #12]
 800fb46:	f000 fa00 	bl	800ff4a <SAI_InterruptFlag>
 800fb4a:	4601      	mov	r1, r0
 800fb4c:	68fb      	ldr	r3, [r7, #12]
 800fb4e:	681b      	ldr	r3, [r3, #0]
 800fb50:	691a      	ldr	r2, [r3, #16]
 800fb52:	68fb      	ldr	r3, [r7, #12]
 800fb54:	681b      	ldr	r3, [r3, #0]
 800fb56:	430a      	orrs	r2, r1
 800fb58:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800fb5a:	68fb      	ldr	r3, [r7, #12]
 800fb5c:	681b      	ldr	r3, [r3, #0]
 800fb5e:	681a      	ldr	r2, [r3, #0]
 800fb60:	68fb      	ldr	r3, [r7, #12]
 800fb62:	681b      	ldr	r3, [r3, #0]
 800fb64:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800fb68:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800fb6a:	68fb      	ldr	r3, [r7, #12]
 800fb6c:	681b      	ldr	r3, [r3, #0]
 800fb6e:	681b      	ldr	r3, [r3, #0]
 800fb70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800fb74:	2b00      	cmp	r3, #0
 800fb76:	d107      	bne.n	800fb88 <HAL_SAI_Receive_DMA+0x104>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800fb78:	68fb      	ldr	r3, [r7, #12]
 800fb7a:	681b      	ldr	r3, [r3, #0]
 800fb7c:	681a      	ldr	r2, [r3, #0]
 800fb7e:	68fb      	ldr	r3, [r7, #12]
 800fb80:	681b      	ldr	r3, [r3, #0]
 800fb82:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800fb86:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800fb88:	68fb      	ldr	r3, [r7, #12]
 800fb8a:	2200      	movs	r2, #0
 800fb8c:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 800fb90:	2300      	movs	r3, #0
 800fb92:	e000      	b.n	800fb96 <HAL_SAI_Receive_DMA+0x112>
  }
  else
  {
    return HAL_BUSY;
 800fb94:	2302      	movs	r3, #2
  }
}
 800fb96:	4618      	mov	r0, r3
 800fb98:	3710      	adds	r7, #16
 800fb9a:	46bd      	mov	sp, r7
 800fb9c:	bd80      	pop	{r7, pc}
 800fb9e:	bf00      	nop
 800fba0:	08010109 	.word	0x08010109
 800fba4:	080100a9 	.word	0x080100a9
 800fba8:	08010125 	.word	0x08010125

0800fbac <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 800fbac:	b580      	push	{r7, lr}
 800fbae:	b086      	sub	sp, #24
 800fbb0:	af00      	add	r7, sp, #0
 800fbb2:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800fbba:	b2db      	uxtb	r3, r3
 800fbbc:	2b00      	cmp	r3, #0
 800fbbe:	f000 81a7 	beq.w	800ff10 <HAL_SAI_IRQHandler+0x364>
  {
    uint32_t itflags = hsai->Instance->SR;
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	681b      	ldr	r3, [r3, #0]
 800fbc6:	695b      	ldr	r3, [r3, #20]
 800fbc8:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	681b      	ldr	r3, [r3, #0]
 800fbce:	691b      	ldr	r3, [r3, #16]
 800fbd0:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	681b      	ldr	r3, [r3, #0]
 800fbd6:	681b      	ldr	r3, [r3, #0]
 800fbd8:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred ------------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 800fbda:	697b      	ldr	r3, [r7, #20]
 800fbdc:	f003 0308 	and.w	r3, r3, #8
 800fbe0:	2b00      	cmp	r3, #0
 800fbe2:	d00a      	beq.n	800fbfa <HAL_SAI_IRQHandler+0x4e>
 800fbe4:	693b      	ldr	r3, [r7, #16]
 800fbe6:	f003 0308 	and.w	r3, r3, #8
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	d005      	beq.n	800fbfa <HAL_SAI_IRQHandler+0x4e>
    {
      hsai->InterruptServiceRoutine(hsai);
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fbf4:	6878      	ldr	r0, [r7, #4]
 800fbf6:	4798      	blx	r3
 800fbf8:	e18a      	b.n	800ff10 <HAL_SAI_IRQHandler+0x364>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 800fbfa:	697b      	ldr	r3, [r7, #20]
 800fbfc:	f003 0301 	and.w	r3, r3, #1
 800fc00:	2b00      	cmp	r3, #0
 800fc02:	d01e      	beq.n	800fc42 <HAL_SAI_IRQHandler+0x96>
 800fc04:	693b      	ldr	r3, [r7, #16]
 800fc06:	f003 0301 	and.w	r3, r3, #1
 800fc0a:	2b00      	cmp	r3, #0
 800fc0c:	d019      	beq.n	800fc42 <HAL_SAI_IRQHandler+0x96>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	681b      	ldr	r3, [r3, #0]
 800fc12:	2201      	movs	r2, #1
 800fc14:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800fc1c:	b2db      	uxtb	r3, r3
 800fc1e:	2b22      	cmp	r3, #34	@ 0x22
 800fc20:	d101      	bne.n	800fc26 <HAL_SAI_IRQHandler+0x7a>
 800fc22:	2301      	movs	r3, #1
 800fc24:	e000      	b.n	800fc28 <HAL_SAI_IRQHandler+0x7c>
 800fc26:	2302      	movs	r3, #2
 800fc28:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 800fc2a:	687b      	ldr	r3, [r7, #4]
 800fc2c:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800fc30:	68bb      	ldr	r3, [r7, #8]
 800fc32:	431a      	orrs	r2, r3
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800fc3a:	6878      	ldr	r0, [r7, #4]
 800fc3c:	f000 f96e 	bl	800ff1c <HAL_SAI_ErrorCallback>
 800fc40:	e166      	b.n	800ff10 <HAL_SAI_IRQHandler+0x364>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 800fc42:	697b      	ldr	r3, [r7, #20]
 800fc44:	f003 0302 	and.w	r3, r3, #2
 800fc48:	2b00      	cmp	r3, #0
 800fc4a:	d013      	beq.n	800fc74 <HAL_SAI_IRQHandler+0xc8>
 800fc4c:	693b      	ldr	r3, [r7, #16]
 800fc4e:	f003 0302 	and.w	r3, r3, #2
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d00e      	beq.n	800fc74 <HAL_SAI_IRQHandler+0xc8>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	681b      	ldr	r3, [r3, #0]
 800fc5a:	2202      	movs	r2, #2
 800fc5c:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 800fc5e:	687b      	ldr	r3, [r7, #4]
 800fc60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fc64:	2b00      	cmp	r3, #0
 800fc66:	f000 8153 	beq.w	800ff10 <HAL_SAI_IRQHandler+0x364>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fc70:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 800fc72:	e14d      	b.n	800ff10 <HAL_SAI_IRQHandler+0x364>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 800fc74:	697b      	ldr	r3, [r7, #20]
 800fc76:	f003 0320 	and.w	r3, r3, #32
 800fc7a:	2b00      	cmp	r3, #0
 800fc7c:	d05b      	beq.n	800fd36 <HAL_SAI_IRQHandler+0x18a>
 800fc7e:	693b      	ldr	r3, [r7, #16]
 800fc80:	f003 0320 	and.w	r3, r3, #32
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d056      	beq.n	800fd36 <HAL_SAI_IRQHandler+0x18a>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	2220      	movs	r2, #32
 800fc8e:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 800fc90:	687b      	ldr	r3, [r7, #4]
 800fc92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fc96:	f043 0204 	orr.w	r2, r3, #4
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fca0:	68fb      	ldr	r3, [r7, #12]
 800fca2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fca6:	2b00      	cmp	r3, #0
 800fca8:	d03e      	beq.n	800fd28 <HAL_SAI_IRQHandler+0x17c>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fcb0:	2b00      	cmp	r3, #0
 800fcb2:	d018      	beq.n	800fce6 <HAL_SAI_IRQHandler+0x13a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fcba:	4a97      	ldr	r2, [pc, #604]	@ (800ff18 <HAL_SAI_IRQHandler+0x36c>)
 800fcbc:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fcc4:	4618      	mov	r0, r3
 800fcc6:	f7f6 f979 	bl	8005fbc <HAL_DMA_Abort_IT>
 800fcca:	4603      	mov	r3, r0
 800fccc:	2b00      	cmp	r3, #0
 800fcce:	d00a      	beq.n	800fce6 <HAL_SAI_IRQHandler+0x13a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fcd6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800fce0:	6878      	ldr	r0, [r7, #4]
 800fce2:	f000 f91b 	bl	800ff1c <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	f000 810a 	beq.w	800ff06 <HAL_SAI_IRQHandler+0x35a>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fcf8:	4a87      	ldr	r2, [pc, #540]	@ (800ff18 <HAL_SAI_IRQHandler+0x36c>)
 800fcfa:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fd02:	4618      	mov	r0, r3
 800fd04:	f7f6 f95a 	bl	8005fbc <HAL_DMA_Abort_IT>
 800fd08:	4603      	mov	r3, r0
 800fd0a:	2b00      	cmp	r3, #0
 800fd0c:	f000 80fb 	beq.w	800ff06 <HAL_SAI_IRQHandler+0x35a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fd16:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800fd20:	6878      	ldr	r0, [r7, #4]
 800fd22:	f000 f8fb 	bl	800ff1c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fd26:	e0ee      	b.n	800ff06 <HAL_SAI_IRQHandler+0x35a>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800fd28:	6878      	ldr	r0, [r7, #4]
 800fd2a:	f7ff fd65 	bl	800f7f8 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800fd2e:	6878      	ldr	r0, [r7, #4]
 800fd30:	f000 f8f4 	bl	800ff1c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fd34:	e0e7      	b.n	800ff06 <HAL_SAI_IRQHandler+0x35a>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 800fd36:	697b      	ldr	r3, [r7, #20]
 800fd38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fd3c:	2b00      	cmp	r3, #0
 800fd3e:	d05b      	beq.n	800fdf8 <HAL_SAI_IRQHandler+0x24c>
 800fd40:	693b      	ldr	r3, [r7, #16]
 800fd42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fd46:	2b00      	cmp	r3, #0
 800fd48:	d056      	beq.n	800fdf8 <HAL_SAI_IRQHandler+0x24c>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	681b      	ldr	r3, [r3, #0]
 800fd4e:	2240      	movs	r2, #64	@ 0x40
 800fd50:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fd58:	f043 0208 	orr.w	r2, r3, #8
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fd62:	68fb      	ldr	r3, [r7, #12]
 800fd64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fd68:	2b00      	cmp	r3, #0
 800fd6a:	d03e      	beq.n	800fdea <HAL_SAI_IRQHandler+0x23e>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fd72:	2b00      	cmp	r3, #0
 800fd74:	d018      	beq.n	800fda8 <HAL_SAI_IRQHandler+0x1fc>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fd7c:	4a66      	ldr	r2, [pc, #408]	@ (800ff18 <HAL_SAI_IRQHandler+0x36c>)
 800fd7e:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fd86:	4618      	mov	r0, r3
 800fd88:	f7f6 f918 	bl	8005fbc <HAL_DMA_Abort_IT>
 800fd8c:	4603      	mov	r3, r0
 800fd8e:	2b00      	cmp	r3, #0
 800fd90:	d00a      	beq.n	800fda8 <HAL_SAI_IRQHandler+0x1fc>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800fd92:	687b      	ldr	r3, [r7, #4]
 800fd94:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fd98:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800fda2:	6878      	ldr	r0, [r7, #4]
 800fda4:	f000 f8ba 	bl	800ff1c <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fdae:	2b00      	cmp	r3, #0
 800fdb0:	f000 80ab 	beq.w	800ff0a <HAL_SAI_IRQHandler+0x35e>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fdba:	4a57      	ldr	r2, [pc, #348]	@ (800ff18 <HAL_SAI_IRQHandler+0x36c>)
 800fdbc:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800fdbe:	687b      	ldr	r3, [r7, #4]
 800fdc0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fdc4:	4618      	mov	r0, r3
 800fdc6:	f7f6 f8f9 	bl	8005fbc <HAL_DMA_Abort_IT>
 800fdca:	4603      	mov	r3, r0
 800fdcc:	2b00      	cmp	r3, #0
 800fdce:	f000 809c 	beq.w	800ff0a <HAL_SAI_IRQHandler+0x35e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fdd8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800fde2:	6878      	ldr	r0, [r7, #4]
 800fde4:	f000 f89a 	bl	800ff1c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fde8:	e08f      	b.n	800ff0a <HAL_SAI_IRQHandler+0x35e>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800fdea:	6878      	ldr	r0, [r7, #4]
 800fdec:	f7ff fd04 	bl	800f7f8 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800fdf0:	6878      	ldr	r0, [r7, #4]
 800fdf2:	f000 f893 	bl	800ff1c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fdf6:	e088      	b.n	800ff0a <HAL_SAI_IRQHandler+0x35e>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 800fdf8:	697b      	ldr	r3, [r7, #20]
 800fdfa:	f003 0304 	and.w	r3, r3, #4
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	d067      	beq.n	800fed2 <HAL_SAI_IRQHandler+0x326>
 800fe02:	693b      	ldr	r3, [r7, #16]
 800fe04:	f003 0304 	and.w	r3, r3, #4
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	d062      	beq.n	800fed2 <HAL_SAI_IRQHandler+0x326>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	681b      	ldr	r3, [r3, #0]
 800fe10:	2204      	movs	r2, #4
 800fe12:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fe1a:	f043 0220 	orr.w	r2, r3, #32
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fe24:	68fb      	ldr	r3, [r7, #12]
 800fe26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fe2a:	2b00      	cmp	r3, #0
 800fe2c:	d03c      	beq.n	800fea8 <HAL_SAI_IRQHandler+0x2fc>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	d018      	beq.n	800fe6a <HAL_SAI_IRQHandler+0x2be>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe3e:	4a36      	ldr	r2, [pc, #216]	@ (800ff18 <HAL_SAI_IRQHandler+0x36c>)
 800fe40:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800fe42:	687b      	ldr	r3, [r7, #4]
 800fe44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe48:	4618      	mov	r0, r3
 800fe4a:	f7f6 f8b7 	bl	8005fbc <HAL_DMA_Abort_IT>
 800fe4e:	4603      	mov	r3, r0
 800fe50:	2b00      	cmp	r3, #0
 800fe52:	d00a      	beq.n	800fe6a <HAL_SAI_IRQHandler+0x2be>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fe5a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800fe64:	6878      	ldr	r0, [r7, #4]
 800fe66:	f000 f859 	bl	800ff1c <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fe70:	2b00      	cmp	r3, #0
 800fe72:	d04c      	beq.n	800ff0e <HAL_SAI_IRQHandler+0x362>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800fe74:	687b      	ldr	r3, [r7, #4]
 800fe76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fe7a:	4a27      	ldr	r2, [pc, #156]	@ (800ff18 <HAL_SAI_IRQHandler+0x36c>)
 800fe7c:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fe84:	4618      	mov	r0, r3
 800fe86:	f7f6 f899 	bl	8005fbc <HAL_DMA_Abort_IT>
 800fe8a:	4603      	mov	r3, r0
 800fe8c:	2b00      	cmp	r3, #0
 800fe8e:	d03e      	beq.n	800ff0e <HAL_SAI_IRQHandler+0x362>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fe96:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800fea0:	6878      	ldr	r0, [r7, #4]
 800fea2:	f000 f83b 	bl	800ff1c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fea6:	e032      	b.n	800ff0e <HAL_SAI_IRQHandler+0x362>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	681b      	ldr	r3, [r3, #0]
 800feac:	2200      	movs	r2, #0
 800feae:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	681b      	ldr	r3, [r3, #0]
 800feb4:	f04f 32ff 	mov.w	r2, #4294967295
 800feb8:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	2201      	movs	r2, #1
 800febe:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 800fec2:	687b      	ldr	r3, [r7, #4]
 800fec4:	2200      	movs	r2, #0
 800fec6:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800feca:	6878      	ldr	r0, [r7, #4]
 800fecc:	f000 f826 	bl	800ff1c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fed0:	e01d      	b.n	800ff0e <HAL_SAI_IRQHandler+0x362>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 800fed2:	697b      	ldr	r3, [r7, #20]
 800fed4:	f003 0310 	and.w	r3, r3, #16
 800fed8:	2b00      	cmp	r3, #0
 800feda:	d019      	beq.n	800ff10 <HAL_SAI_IRQHandler+0x364>
 800fedc:	693b      	ldr	r3, [r7, #16]
 800fede:	f003 0310 	and.w	r3, r3, #16
 800fee2:	2b00      	cmp	r3, #0
 800fee4:	d014      	beq.n	800ff10 <HAL_SAI_IRQHandler+0x364>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	681b      	ldr	r3, [r3, #0]
 800feea:	2210      	movs	r2, #16
 800feec:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fef4:	f043 0210 	orr.w	r2, r3, #16
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800fefe:	6878      	ldr	r0, [r7, #4]
 800ff00:	f000 f80c 	bl	800ff1c <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 800ff04:	e004      	b.n	800ff10 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800ff06:	bf00      	nop
 800ff08:	e002      	b.n	800ff10 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800ff0a:	bf00      	nop
 800ff0c:	e000      	b.n	800ff10 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800ff0e:	bf00      	nop
}
 800ff10:	bf00      	nop
 800ff12:	3718      	adds	r7, #24
 800ff14:	46bd      	mov	sp, r7
 800ff16:	bd80      	pop	{r7, pc}
 800ff18:	08010183 	.word	0x08010183

0800ff1c <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 800ff1c:	b480      	push	{r7}
 800ff1e:	b083      	sub	sp, #12
 800ff20:	af00      	add	r7, sp, #0
 800ff22:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 800ff24:	bf00      	nop
 800ff26:	370c      	adds	r7, #12
 800ff28:	46bd      	mov	sp, r7
 800ff2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff2e:	4770      	bx	lr

0800ff30 <HAL_SAI_GetError>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for the specified SAI Block.
  * @retval SAI Error Code
  */
uint32_t HAL_SAI_GetError(const SAI_HandleTypeDef *hsai)
{
 800ff30:	b480      	push	{r7}
 800ff32:	b083      	sub	sp, #12
 800ff34:	af00      	add	r7, sp, #0
 800ff36:	6078      	str	r0, [r7, #4]
  return hsai->ErrorCode;
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
}
 800ff3e:	4618      	mov	r0, r3
 800ff40:	370c      	adds	r7, #12
 800ff42:	46bd      	mov	sp, r7
 800ff44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff48:	4770      	bx	lr

0800ff4a <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 800ff4a:	b480      	push	{r7}
 800ff4c:	b085      	sub	sp, #20
 800ff4e:	af00      	add	r7, sp, #0
 800ff50:	6078      	str	r0, [r7, #4]
 800ff52:	460b      	mov	r3, r1
 800ff54:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800ff56:	2301      	movs	r3, #1
 800ff58:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800ff5a:	78fb      	ldrb	r3, [r7, #3]
 800ff5c:	2b01      	cmp	r3, #1
 800ff5e:	d103      	bne.n	800ff68 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	f043 0308 	orr.w	r3, r3, #8
 800ff66:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ff6c:	2b08      	cmp	r3, #8
 800ff6e:	d10b      	bne.n	800ff88 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800ff74:	2b03      	cmp	r3, #3
 800ff76:	d003      	beq.n	800ff80 <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	685b      	ldr	r3, [r3, #4]
 800ff7c:	2b01      	cmp	r3, #1
 800ff7e:	d103      	bne.n	800ff88 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 800ff80:	68fb      	ldr	r3, [r7, #12]
 800ff82:	f043 0310 	orr.w	r3, r3, #16
 800ff86:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800ff88:	687b      	ldr	r3, [r7, #4]
 800ff8a:	685b      	ldr	r3, [r3, #4]
 800ff8c:	2b03      	cmp	r3, #3
 800ff8e:	d003      	beq.n	800ff98 <SAI_InterruptFlag+0x4e>
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	685b      	ldr	r3, [r3, #4]
 800ff94:	2b02      	cmp	r3, #2
 800ff96:	d104      	bne.n	800ffa2 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800ff98:	68fb      	ldr	r3, [r7, #12]
 800ff9a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800ff9e:	60fb      	str	r3, [r7, #12]
 800ffa0:	e003      	b.n	800ffaa <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800ffa2:	68fb      	ldr	r3, [r7, #12]
 800ffa4:	f043 0304 	orr.w	r3, r3, #4
 800ffa8:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800ffaa:	68fb      	ldr	r3, [r7, #12]
}
 800ffac:	4618      	mov	r0, r3
 800ffae:	3714      	adds	r7, #20
 800ffb0:	46bd      	mov	sp, r7
 800ffb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffb6:	4770      	bx	lr

0800ffb8 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800ffb8:	b480      	push	{r7}
 800ffba:	b085      	sub	sp, #20
 800ffbc:	af00      	add	r7, sp, #0
 800ffbe:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800ffc0:	4b18      	ldr	r3, [pc, #96]	@ (8010024 <SAI_Disable+0x6c>)
 800ffc2:	681b      	ldr	r3, [r3, #0]
 800ffc4:	4a18      	ldr	r2, [pc, #96]	@ (8010028 <SAI_Disable+0x70>)
 800ffc6:	fba2 2303 	umull	r2, r3, r2, r3
 800ffca:	0b1b      	lsrs	r3, r3, #12
 800ffcc:	009b      	lsls	r3, r3, #2
 800ffce:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800ffd0:	2300      	movs	r3, #0
 800ffd2:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	681b      	ldr	r3, [r3, #0]
 800ffd8:	681a      	ldr	r2, [r3, #0]
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	681b      	ldr	r3, [r3, #0]
 800ffde:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800ffe2:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800ffe4:	68fb      	ldr	r3, [r7, #12]
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	d10a      	bne.n	8010000 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fff0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 800fffa:	2303      	movs	r3, #3
 800fffc:	72fb      	strb	r3, [r7, #11]
      break;
 800fffe:	e009      	b.n	8010014 <SAI_Disable+0x5c>
    }
    count--;
 8010000:	68fb      	ldr	r3, [r7, #12]
 8010002:	3b01      	subs	r3, #1
 8010004:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	681b      	ldr	r3, [r3, #0]
 801000a:	681b      	ldr	r3, [r3, #0]
 801000c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8010010:	2b00      	cmp	r3, #0
 8010012:	d1e7      	bne.n	800ffe4 <SAI_Disable+0x2c>

  return status;
 8010014:	7afb      	ldrb	r3, [r7, #11]
}
 8010016:	4618      	mov	r0, r3
 8010018:	3714      	adds	r7, #20
 801001a:	46bd      	mov	sp, r7
 801001c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010020:	4770      	bx	lr
 8010022:	bf00      	nop
 8010024:	24000168 	.word	0x24000168
 8010028:	95cbec1b 	.word	0x95cbec1b

0801002c <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 801002c:	b580      	push	{r7, lr}
 801002e:	b084      	sub	sp, #16
 8010030:	af00      	add	r7, sp, #0
 8010032:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010038:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	69db      	ldr	r3, [r3, #28]
 801003e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010042:	d01c      	beq.n	801007e <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 8010044:	68fb      	ldr	r3, [r7, #12]
 8010046:	2200      	movs	r2, #0
 8010048:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 801004c:	68fb      	ldr	r3, [r7, #12]
 801004e:	681b      	ldr	r3, [r3, #0]
 8010050:	681a      	ldr	r2, [r3, #0]
 8010052:	68fb      	ldr	r3, [r7, #12]
 8010054:	681b      	ldr	r3, [r3, #0]
 8010056:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 801005a:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 801005c:	2100      	movs	r1, #0
 801005e:	68f8      	ldr	r0, [r7, #12]
 8010060:	f7ff ff73 	bl	800ff4a <SAI_InterruptFlag>
 8010064:	4603      	mov	r3, r0
 8010066:	43d9      	mvns	r1, r3
 8010068:	68fb      	ldr	r3, [r7, #12]
 801006a:	681b      	ldr	r3, [r3, #0]
 801006c:	691a      	ldr	r2, [r3, #16]
 801006e:	68fb      	ldr	r3, [r7, #12]
 8010070:	681b      	ldr	r3, [r3, #0]
 8010072:	400a      	ands	r2, r1
 8010074:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8010076:	68fb      	ldr	r3, [r7, #12]
 8010078:	2201      	movs	r2, #1
 801007a:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 801007e:	68f8      	ldr	r0, [r7, #12]
 8010080:	f006 fa62 	bl	8016548 <HAL_SAI_TxCpltCallback>
#endif
}
 8010084:	bf00      	nop
 8010086:	3710      	adds	r7, #16
 8010088:	46bd      	mov	sp, r7
 801008a:	bd80      	pop	{r7, pc}

0801008c <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 801008c:	b580      	push	{r7, lr}
 801008e:	b084      	sub	sp, #16
 8010090:	af00      	add	r7, sp, #0
 8010092:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010098:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 801009a:	68f8      	ldr	r0, [r7, #12]
 801009c:	f006 fa3c 	bl	8016518 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 80100a0:	bf00      	nop
 80100a2:	3710      	adds	r7, #16
 80100a4:	46bd      	mov	sp, r7
 80100a6:	bd80      	pop	{r7, pc}

080100a8 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 80100a8:	b580      	push	{r7, lr}
 80100aa:	b084      	sub	sp, #16
 80100ac:	af00      	add	r7, sp, #0
 80100ae:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80100b4:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	69db      	ldr	r3, [r3, #28]
 80100ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80100be:	d01c      	beq.n	80100fa <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 80100c0:	68fb      	ldr	r3, [r7, #12]
 80100c2:	681b      	ldr	r3, [r3, #0]
 80100c4:	681a      	ldr	r2, [r3, #0]
 80100c6:	68fb      	ldr	r3, [r7, #12]
 80100c8:	681b      	ldr	r3, [r3, #0]
 80100ca:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80100ce:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 80100d0:	68fb      	ldr	r3, [r7, #12]
 80100d2:	2200      	movs	r2, #0
 80100d4:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80100d8:	2100      	movs	r1, #0
 80100da:	68f8      	ldr	r0, [r7, #12]
 80100dc:	f7ff ff35 	bl	800ff4a <SAI_InterruptFlag>
 80100e0:	4603      	mov	r3, r0
 80100e2:	43d9      	mvns	r1, r3
 80100e4:	68fb      	ldr	r3, [r7, #12]
 80100e6:	681b      	ldr	r3, [r3, #0]
 80100e8:	691a      	ldr	r2, [r3, #16]
 80100ea:	68fb      	ldr	r3, [r7, #12]
 80100ec:	681b      	ldr	r3, [r3, #0]
 80100ee:	400a      	ands	r2, r1
 80100f0:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 80100f2:	68fb      	ldr	r3, [r7, #12]
 80100f4:	2201      	movs	r2, #1
 80100f6:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 80100fa:	68f8      	ldr	r0, [r7, #12]
 80100fc:	f006 f89a 	bl	8016234 <HAL_SAI_RxCpltCallback>
#endif
}
 8010100:	bf00      	nop
 8010102:	3710      	adds	r7, #16
 8010104:	46bd      	mov	sp, r7
 8010106:	bd80      	pop	{r7, pc}

08010108 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010108:	b580      	push	{r7, lr}
 801010a:	b084      	sub	sp, #16
 801010c:	af00      	add	r7, sp, #0
 801010e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010114:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 8010116:	68f8      	ldr	r0, [r7, #12]
 8010118:	f006 f874 	bl	8016204 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 801011c:	bf00      	nop
 801011e:	3710      	adds	r7, #16
 8010120:	46bd      	mov	sp, r7
 8010122:	bd80      	pop	{r7, pc}

08010124 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8010124:	b580      	push	{r7, lr}
 8010126:	b084      	sub	sp, #16
 8010128:	af00      	add	r7, sp, #0
 801012a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801012c:	687b      	ldr	r3, [r7, #4]
 801012e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010130:	60fb      	str	r3, [r7, #12]

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8010132:	6878      	ldr	r0, [r7, #4]
 8010134:	f7f7 f8b2 	bl	800729c <HAL_DMA_GetError>
 8010138:	4603      	mov	r3, r0
 801013a:	2b02      	cmp	r3, #2
 801013c:	d01d      	beq.n	801017a <SAI_DMAError+0x56>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 801013e:	68fb      	ldr	r3, [r7, #12]
 8010140:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8010144:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8010148:	68fb      	ldr	r3, [r7, #12]
 801014a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 801014e:	68fb      	ldr	r3, [r7, #12]
 8010150:	681b      	ldr	r3, [r3, #0]
 8010152:	681a      	ldr	r2, [r3, #0]
 8010154:	68fb      	ldr	r3, [r7, #12]
 8010156:	681b      	ldr	r3, [r3, #0]
 8010158:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 801015c:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 801015e:	68f8      	ldr	r0, [r7, #12]
 8010160:	f7ff ff2a 	bl	800ffb8 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 8010164:	68fb      	ldr	r3, [r7, #12]
 8010166:	2201      	movs	r2, #1
 8010168:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 801016c:	68fb      	ldr	r3, [r7, #12]
 801016e:	2200      	movs	r2, #0
 8010170:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 8010174:	68f8      	ldr	r0, [r7, #12]
 8010176:	f7ff fed1 	bl	800ff1c <HAL_SAI_ErrorCallback>
#endif
  }
}
 801017a:	bf00      	nop
 801017c:	3710      	adds	r7, #16
 801017e:	46bd      	mov	sp, r7
 8010180:	bd80      	pop	{r7, pc}

08010182 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8010182:	b580      	push	{r7, lr}
 8010184:	b084      	sub	sp, #16
 8010186:	af00      	add	r7, sp, #0
 8010188:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801018e:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8010190:	68fb      	ldr	r3, [r7, #12]
 8010192:	681b      	ldr	r3, [r3, #0]
 8010194:	681a      	ldr	r2, [r3, #0]
 8010196:	68fb      	ldr	r3, [r7, #12]
 8010198:	681b      	ldr	r3, [r3, #0]
 801019a:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 801019e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 80101a0:	68fb      	ldr	r3, [r7, #12]
 80101a2:	681b      	ldr	r3, [r3, #0]
 80101a4:	2200      	movs	r2, #0
 80101a6:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 80101a8:	68fb      	ldr	r3, [r7, #12]
 80101aa:	681b      	ldr	r3, [r3, #0]
 80101ac:	f04f 32ff 	mov.w	r2, #4294967295
 80101b0:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 80101b2:	68fb      	ldr	r3, [r7, #12]
 80101b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80101b8:	2b20      	cmp	r3, #32
 80101ba:	d00a      	beq.n	80101d2 <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 80101bc:	68f8      	ldr	r0, [r7, #12]
 80101be:	f7ff fefb 	bl	800ffb8 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 80101c2:	68fb      	ldr	r3, [r7, #12]
 80101c4:	681b      	ldr	r3, [r3, #0]
 80101c6:	685a      	ldr	r2, [r3, #4]
 80101c8:	68fb      	ldr	r3, [r7, #12]
 80101ca:	681b      	ldr	r3, [r3, #0]
 80101cc:	f042 0208 	orr.w	r2, r2, #8
 80101d0:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 80101d2:	68fb      	ldr	r3, [r7, #12]
 80101d4:	2201      	movs	r2, #1
 80101d6:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 80101da:	68fb      	ldr	r3, [r7, #12]
 80101dc:	2200      	movs	r2, #0
 80101de:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 80101e2:	68f8      	ldr	r0, [r7, #12]
 80101e4:	f7ff fe9a 	bl	800ff1c <HAL_SAI_ErrorCallback>
#endif
}
 80101e8:	bf00      	nop
 80101ea:	3710      	adds	r7, #16
 80101ec:	46bd      	mov	sp, r7
 80101ee:	bd80      	pop	{r7, pc}

080101f0 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80101f0:	b580      	push	{r7, lr}
 80101f2:	b08a      	sub	sp, #40	@ 0x28
 80101f4:	af00      	add	r7, sp, #0
 80101f6:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	2b00      	cmp	r3, #0
 80101fc:	d101      	bne.n	8010202 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80101fe:	2301      	movs	r3, #1
 8010200:	e075      	b.n	80102ee <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 8010202:	687b      	ldr	r3, [r7, #4]
 8010204:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8010208:	b2db      	uxtb	r3, r3
 801020a:	2b00      	cmp	r3, #0
 801020c:	d105      	bne.n	801021a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 801020e:	687b      	ldr	r3, [r7, #4]
 8010210:	2200      	movs	r2, #0
 8010212:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8010214:	6878      	ldr	r0, [r7, #4]
 8010216:	f008 ffd5 	bl	80191c4 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 801021a:	687b      	ldr	r3, [r7, #4]
 801021c:	2204      	movs	r2, #4
 801021e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8010222:	6878      	ldr	r0, [r7, #4]
 8010224:	f000 f868 	bl	80102f8 <HAL_SD_InitCard>
 8010228:	4603      	mov	r3, r0
 801022a:	2b00      	cmp	r3, #0
 801022c:	d001      	beq.n	8010232 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 801022e:	2301      	movs	r3, #1
 8010230:	e05d      	b.n	80102ee <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 8010232:	f107 0308 	add.w	r3, r7, #8
 8010236:	4619      	mov	r1, r3
 8010238:	6878      	ldr	r0, [r7, #4]
 801023a:	f000 fc61 	bl	8010b00 <HAL_SD_GetCardStatus>
 801023e:	4603      	mov	r3, r0
 8010240:	2b00      	cmp	r3, #0
 8010242:	d001      	beq.n	8010248 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 8010244:	2301      	movs	r3, #1
 8010246:	e052      	b.n	80102ee <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 8010248:	7e3b      	ldrb	r3, [r7, #24]
 801024a:	b2db      	uxtb	r3, r3
 801024c:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 801024e:	7e7b      	ldrb	r3, [r7, #25]
 8010250:	b2db      	uxtb	r3, r3
 8010252:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010258:	2b01      	cmp	r3, #1
 801025a:	d10a      	bne.n	8010272 <HAL_SD_Init+0x82>
 801025c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801025e:	2b00      	cmp	r3, #0
 8010260:	d102      	bne.n	8010268 <HAL_SD_Init+0x78>
 8010262:	6a3b      	ldr	r3, [r7, #32]
 8010264:	2b00      	cmp	r3, #0
 8010266:	d004      	beq.n	8010272 <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801026e:	659a      	str	r2, [r3, #88]	@ 0x58
 8010270:	e00b      	b.n	801028a <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010276:	2b01      	cmp	r3, #1
 8010278:	d104      	bne.n	8010284 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 801027a:	687b      	ldr	r3, [r7, #4]
 801027c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010280:	659a      	str	r2, [r3, #88]	@ 0x58
 8010282:	e002      	b.n	801028a <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	2200      	movs	r2, #0
 8010288:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	68db      	ldr	r3, [r3, #12]
 801028e:	4619      	mov	r1, r3
 8010290:	6878      	ldr	r0, [r7, #4]
 8010292:	f000 fd1f 	bl	8010cd4 <HAL_SD_ConfigWideBusOperation>
 8010296:	4603      	mov	r3, r0
 8010298:	2b00      	cmp	r3, #0
 801029a:	d001      	beq.n	80102a0 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 801029c:	2301      	movs	r3, #1
 801029e:	e026      	b.n	80102ee <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 80102a0:	f7f4 fc5c 	bl	8004b5c <HAL_GetTick>
 80102a4:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 80102a6:	e011      	b.n	80102cc <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80102a8:	f7f4 fc58 	bl	8004b5c <HAL_GetTick>
 80102ac:	4602      	mov	r2, r0
 80102ae:	69fb      	ldr	r3, [r7, #28]
 80102b0:	1ad3      	subs	r3, r2, r3
 80102b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80102b6:	d109      	bne.n	80102cc <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 80102b8:	687b      	ldr	r3, [r7, #4]
 80102ba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80102be:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	2201      	movs	r2, #1
 80102c4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 80102c8:	2303      	movs	r3, #3
 80102ca:	e010      	b.n	80102ee <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 80102cc:	6878      	ldr	r0, [r7, #4]
 80102ce:	f000 fe13 	bl	8010ef8 <HAL_SD_GetCardState>
 80102d2:	4603      	mov	r3, r0
 80102d4:	2b04      	cmp	r3, #4
 80102d6:	d1e7      	bne.n	80102a8 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	2200      	movs	r2, #0
 80102dc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	2200      	movs	r2, #0
 80102e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	2201      	movs	r2, #1
 80102e8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 80102ec:	2300      	movs	r3, #0
}
 80102ee:	4618      	mov	r0, r3
 80102f0:	3728      	adds	r7, #40	@ 0x28
 80102f2:	46bd      	mov	sp, r7
 80102f4:	bd80      	pop	{r7, pc}
	...

080102f8 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80102f8:	b590      	push	{r4, r7, lr}
 80102fa:	b08d      	sub	sp, #52	@ 0x34
 80102fc:	af02      	add	r7, sp, #8
 80102fe:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8010300:	2300      	movs	r3, #0
 8010302:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8010304:	2300      	movs	r3, #0
 8010306:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8010308:	2300      	movs	r3, #0
 801030a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 801030c:	2300      	movs	r3, #0
 801030e:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8010310:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8010314:	f04f 0100 	mov.w	r1, #0
 8010318:	f7fd fcd0 	bl	800dcbc <HAL_RCCEx_GetPeriphCLKFreq>
 801031c:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 801031e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010320:	2b00      	cmp	r3, #0
 8010322:	d109      	bne.n	8010338 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	2201      	movs	r2, #1
 8010328:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8010332:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8010334:	2301      	movs	r3, #1
 8010336:	e070      	b.n	801041a <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 8010338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801033a:	0a1b      	lsrs	r3, r3, #8
 801033c:	4a39      	ldr	r2, [pc, #228]	@ (8010424 <HAL_SD_InitCard+0x12c>)
 801033e:	fba2 2303 	umull	r2, r3, r2, r3
 8010342:	091b      	lsrs	r3, r3, #4
 8010344:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	681c      	ldr	r4, [r3, #0]
 801034a:	466a      	mov	r2, sp
 801034c:	f107 0318 	add.w	r3, r7, #24
 8010350:	e893 0003 	ldmia.w	r3, {r0, r1}
 8010354:	e882 0003 	stmia.w	r2, {r0, r1}
 8010358:	f107 030c 	add.w	r3, r7, #12
 801035c:	cb0e      	ldmia	r3, {r1, r2, r3}
 801035e:	4620      	mov	r0, r4
 8010360:	f002 fe96 	bl	8013090 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	681b      	ldr	r3, [r3, #0]
 8010368:	4618      	mov	r0, r3
 801036a:	f002 fed9 	bl	8013120 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 801036e:	69fb      	ldr	r3, [r7, #28]
 8010370:	2b00      	cmp	r3, #0
 8010372:	d005      	beq.n	8010380 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 8010374:	69fb      	ldr	r3, [r7, #28]
 8010376:	005b      	lsls	r3, r3, #1
 8010378:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801037a:	fbb2 f3f3 	udiv	r3, r2, r3
 801037e:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 8010380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010382:	2b00      	cmp	r3, #0
 8010384:	d007      	beq.n	8010396 <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 8010386:	4a28      	ldr	r2, [pc, #160]	@ (8010428 <HAL_SD_InitCard+0x130>)
 8010388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801038a:	fbb2 f3f3 	udiv	r3, r2, r3
 801038e:	3301      	adds	r3, #1
 8010390:	4618      	mov	r0, r3
 8010392:	f7f4 fbef 	bl	8004b74 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8010396:	6878      	ldr	r0, [r7, #4]
 8010398:	f000 fe9c 	bl	80110d4 <SD_PowerON>
 801039c:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 801039e:	6a3b      	ldr	r3, [r7, #32]
 80103a0:	2b00      	cmp	r3, #0
 80103a2:	d00b      	beq.n	80103bc <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	2201      	movs	r2, #1
 80103a8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 80103ac:	687b      	ldr	r3, [r7, #4]
 80103ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80103b0:	6a3b      	ldr	r3, [r7, #32]
 80103b2:	431a      	orrs	r2, r3
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80103b8:	2301      	movs	r3, #1
 80103ba:	e02e      	b.n	801041a <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80103bc:	6878      	ldr	r0, [r7, #4]
 80103be:	f000 fdbb 	bl	8010f38 <SD_InitCard>
 80103c2:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 80103c4:	6a3b      	ldr	r3, [r7, #32]
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	d00b      	beq.n	80103e2 <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	2201      	movs	r2, #1
 80103ce:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80103d6:	6a3b      	ldr	r3, [r7, #32]
 80103d8:	431a      	orrs	r2, r3
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80103de:	2301      	movs	r3, #1
 80103e0:	e01b      	b.n	801041a <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	681b      	ldr	r3, [r3, #0]
 80103e6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80103ea:	4618      	mov	r0, r3
 80103ec:	f002 ff2e 	bl	801324c <SDMMC_CmdBlockLength>
 80103f0:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 80103f2:	6a3b      	ldr	r3, [r7, #32]
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	d00f      	beq.n	8010418 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	681b      	ldr	r3, [r3, #0]
 80103fc:	4a0b      	ldr	r2, [pc, #44]	@ (801042c <HAL_SD_InitCard+0x134>)
 80103fe:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010404:	6a3b      	ldr	r3, [r7, #32]
 8010406:	431a      	orrs	r2, r3
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 801040c:	687b      	ldr	r3, [r7, #4]
 801040e:	2201      	movs	r2, #1
 8010410:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8010414:	2301      	movs	r3, #1
 8010416:	e000      	b.n	801041a <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 8010418:	2300      	movs	r3, #0
}
 801041a:	4618      	mov	r0, r3
 801041c:	372c      	adds	r7, #44	@ 0x2c
 801041e:	46bd      	mov	sp, r7
 8010420:	bd90      	pop	{r4, r7, pc}
 8010422:	bf00      	nop
 8010424:	014f8b59 	.word	0x014f8b59
 8010428:	00012110 	.word	0x00012110
 801042c:	1fe00fff 	.word	0x1fe00fff

08010430 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8010430:	b580      	push	{r7, lr}
 8010432:	b084      	sub	sp, #16
 8010434:	af00      	add	r7, sp, #0
 8010436:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801043c:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	681b      	ldr	r3, [r3, #0]
 8010442:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010444:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010448:	2b00      	cmp	r3, #0
 801044a:	d008      	beq.n	801045e <HAL_SD_IRQHandler+0x2e>
 801044c:	68fb      	ldr	r3, [r7, #12]
 801044e:	f003 0308 	and.w	r3, r3, #8
 8010452:	2b00      	cmp	r3, #0
 8010454:	d003      	beq.n	801045e <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8010456:	6878      	ldr	r0, [r7, #4]
 8010458:	f001 f928 	bl	80116ac <SD_Read_IT>
 801045c:	e19a      	b.n	8010794 <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 801045e:	687b      	ldr	r3, [r7, #4]
 8010460:	681b      	ldr	r3, [r3, #0]
 8010462:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010464:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010468:	2b00      	cmp	r3, #0
 801046a:	f000 80ac 	beq.w	80105c6 <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 801046e:	687b      	ldr	r3, [r7, #4]
 8010470:	681b      	ldr	r3, [r3, #0]
 8010472:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010476:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	681b      	ldr	r3, [r3, #0]
 801047c:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	681a      	ldr	r2, [r3, #0]
 8010482:	4b59      	ldr	r3, [pc, #356]	@ (80105e8 <HAL_SD_IRQHandler+0x1b8>)
 8010484:	400b      	ands	r3, r1
 8010486:	63d3      	str	r3, [r2, #60]	@ 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	681b      	ldr	r3, [r3, #0]
 801048c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	681b      	ldr	r3, [r3, #0]
 8010492:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8010496:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8010498:	687b      	ldr	r3, [r7, #4]
 801049a:	681b      	ldr	r3, [r3, #0]
 801049c:	68da      	ldr	r2, [r3, #12]
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	681b      	ldr	r3, [r3, #0]
 80104a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80104a6:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 80104a8:	68fb      	ldr	r3, [r7, #12]
 80104aa:	f003 0308 	and.w	r3, r3, #8
 80104ae:	2b00      	cmp	r3, #0
 80104b0:	d038      	beq.n	8010524 <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80104b2:	68fb      	ldr	r3, [r7, #12]
 80104b4:	f003 0302 	and.w	r3, r3, #2
 80104b8:	2b00      	cmp	r3, #0
 80104ba:	d104      	bne.n	80104c6 <HAL_SD_IRQHandler+0x96>
 80104bc:	68fb      	ldr	r3, [r7, #12]
 80104be:	f003 0320 	and.w	r3, r3, #32
 80104c2:	2b00      	cmp	r3, #0
 80104c4:	d011      	beq.n	80104ea <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	681b      	ldr	r3, [r3, #0]
 80104ca:	4618      	mov	r0, r3
 80104cc:	f002 ff28 	bl	8013320 <SDMMC_CmdStopTransfer>
 80104d0:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 80104d2:	68bb      	ldr	r3, [r7, #8]
 80104d4:	2b00      	cmp	r3, #0
 80104d6:	d008      	beq.n	80104ea <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80104dc:	68bb      	ldr	r3, [r7, #8]
 80104de:	431a      	orrs	r2, r3
 80104e0:	687b      	ldr	r3, [r7, #4]
 80104e2:	635a      	str	r2, [r3, #52]	@ 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 80104e4:	6878      	ldr	r0, [r7, #4]
 80104e6:	f008 fd5d 	bl	8018fa4 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	681b      	ldr	r3, [r3, #0]
 80104ee:	4a3f      	ldr	r2, [pc, #252]	@ (80105ec <HAL_SD_IRQHandler+0x1bc>)
 80104f0:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 80104f2:	687b      	ldr	r3, [r7, #4]
 80104f4:	2201      	movs	r2, #1
 80104f6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 80104fa:	687b      	ldr	r3, [r7, #4]
 80104fc:	2200      	movs	r2, #0
 80104fe:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8010500:	68fb      	ldr	r3, [r7, #12]
 8010502:	f003 0301 	and.w	r3, r3, #1
 8010506:	2b00      	cmp	r3, #0
 8010508:	d104      	bne.n	8010514 <HAL_SD_IRQHandler+0xe4>
 801050a:	68fb      	ldr	r3, [r7, #12]
 801050c:	f003 0302 	and.w	r3, r3, #2
 8010510:	2b00      	cmp	r3, #0
 8010512:	d003      	beq.n	801051c <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8010514:	6878      	ldr	r0, [r7, #4]
 8010516:	f008 fd09 	bl	8018f2c <HAL_SD_RxCpltCallback>
 801051a:	e13b      	b.n	8010794 <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 801051c:	6878      	ldr	r0, [r7, #4]
 801051e:	f008 fd23 	bl	8018f68 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8010522:	e137      	b.n	8010794 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 8010524:	68fb      	ldr	r3, [r7, #12]
 8010526:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801052a:	2b00      	cmp	r3, #0
 801052c:	f000 8132 	beq.w	8010794 <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 8010530:	687b      	ldr	r3, [r7, #4]
 8010532:	681b      	ldr	r3, [r3, #0]
 8010534:	2200      	movs	r2, #0
 8010536:	629a      	str	r2, [r3, #40]	@ 0x28
      hsd->Instance->DCTRL = 0;
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	681b      	ldr	r3, [r3, #0]
 801053c:	2200      	movs	r2, #0
 801053e:	62da      	str	r2, [r3, #44]	@ 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	681b      	ldr	r3, [r3, #0]
 8010544:	2200      	movs	r2, #0
 8010546:	651a      	str	r2, [r3, #80]	@ 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8010548:	68fb      	ldr	r3, [r7, #12]
 801054a:	f003 0302 	and.w	r3, r3, #2
 801054e:	2b00      	cmp	r3, #0
 8010550:	d104      	bne.n	801055c <HAL_SD_IRQHandler+0x12c>
 8010552:	68fb      	ldr	r3, [r7, #12]
 8010554:	f003 0320 	and.w	r3, r3, #32
 8010558:	2b00      	cmp	r3, #0
 801055a:	d011      	beq.n	8010580 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	681b      	ldr	r3, [r3, #0]
 8010560:	4618      	mov	r0, r3
 8010562:	f002 fedd 	bl	8013320 <SDMMC_CmdStopTransfer>
 8010566:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 8010568:	68bb      	ldr	r3, [r7, #8]
 801056a:	2b00      	cmp	r3, #0
 801056c:	d008      	beq.n	8010580 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 801056e:	687b      	ldr	r3, [r7, #4]
 8010570:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010572:	68bb      	ldr	r3, [r7, #8]
 8010574:	431a      	orrs	r2, r3
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	635a      	str	r2, [r3, #52]	@ 0x34
          HAL_SD_ErrorCallback(hsd);
 801057a:	6878      	ldr	r0, [r7, #4]
 801057c:	f008 fd12 	bl	8018fa4 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	2201      	movs	r2, #1
 8010584:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	2200      	movs	r2, #0
 801058c:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 801058e:	68fb      	ldr	r3, [r7, #12]
 8010590:	f003 0310 	and.w	r3, r3, #16
 8010594:	2b00      	cmp	r3, #0
 8010596:	d104      	bne.n	80105a2 <HAL_SD_IRQHandler+0x172>
 8010598:	68fb      	ldr	r3, [r7, #12]
 801059a:	f003 0320 	and.w	r3, r3, #32
 801059e:	2b00      	cmp	r3, #0
 80105a0:	d002      	beq.n	80105a8 <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 80105a2:	6878      	ldr	r0, [r7, #4]
 80105a4:	f008 fce0 	bl	8018f68 <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80105a8:	68fb      	ldr	r3, [r7, #12]
 80105aa:	f003 0301 	and.w	r3, r3, #1
 80105ae:	2b00      	cmp	r3, #0
 80105b0:	d105      	bne.n	80105be <HAL_SD_IRQHandler+0x18e>
 80105b2:	68fb      	ldr	r3, [r7, #12]
 80105b4:	f003 0302 	and.w	r3, r3, #2
 80105b8:	2b00      	cmp	r3, #0
 80105ba:	f000 80eb 	beq.w	8010794 <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 80105be:	6878      	ldr	r0, [r7, #4]
 80105c0:	f008 fcb4 	bl	8018f2c <HAL_SD_RxCpltCallback>
}
 80105c4:	e0e6      	b.n	8010794 <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	681b      	ldr	r3, [r3, #0]
 80105ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80105cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80105d0:	2b00      	cmp	r3, #0
 80105d2:	d00d      	beq.n	80105f0 <HAL_SD_IRQHandler+0x1c0>
 80105d4:	68fb      	ldr	r3, [r7, #12]
 80105d6:	f003 0308 	and.w	r3, r3, #8
 80105da:	2b00      	cmp	r3, #0
 80105dc:	d008      	beq.n	80105f0 <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 80105de:	6878      	ldr	r0, [r7, #4]
 80105e0:	f001 f8aa 	bl	8011738 <SD_Write_IT>
 80105e4:	e0d6      	b.n	8010794 <HAL_SD_IRQHandler+0x364>
 80105e6:	bf00      	nop
 80105e8:	ffff3ec5 	.word	0xffff3ec5
 80105ec:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 80105f0:	687b      	ldr	r3, [r7, #4]
 80105f2:	681b      	ldr	r3, [r3, #0]
 80105f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80105f6:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 80105fa:	2b00      	cmp	r3, #0
 80105fc:	f000 809d 	beq.w	801073a <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 8010600:	687b      	ldr	r3, [r7, #4]
 8010602:	681b      	ldr	r3, [r3, #0]
 8010604:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010606:	f003 0302 	and.w	r3, r3, #2
 801060a:	2b00      	cmp	r3, #0
 801060c:	d005      	beq.n	801061a <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 801060e:	687b      	ldr	r3, [r7, #4]
 8010610:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010612:	f043 0202 	orr.w	r2, r3, #2
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	681b      	ldr	r3, [r3, #0]
 801061e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010620:	f003 0308 	and.w	r3, r3, #8
 8010624:	2b00      	cmp	r3, #0
 8010626:	d005      	beq.n	8010634 <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801062c:	f043 0208 	orr.w	r2, r3, #8
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 8010634:	687b      	ldr	r3, [r7, #4]
 8010636:	681b      	ldr	r3, [r3, #0]
 8010638:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801063a:	f003 0320 	and.w	r3, r3, #32
 801063e:	2b00      	cmp	r3, #0
 8010640:	d005      	beq.n	801064e <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010646:	f043 0220 	orr.w	r2, r3, #32
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	681b      	ldr	r3, [r3, #0]
 8010652:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010654:	f003 0310 	and.w	r3, r3, #16
 8010658:	2b00      	cmp	r3, #0
 801065a:	d005      	beq.n	8010668 <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010660:	f043 0210 	orr.w	r2, r3, #16
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8010668:	687b      	ldr	r3, [r7, #4]
 801066a:	681b      	ldr	r3, [r3, #0]
 801066c:	4a4b      	ldr	r2, [pc, #300]	@ (801079c <HAL_SD_IRQHandler+0x36c>)
 801066e:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 8010670:	687b      	ldr	r3, [r7, #4]
 8010672:	681b      	ldr	r3, [r3, #0]
 8010674:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	681b      	ldr	r3, [r3, #0]
 801067a:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 801067e:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8010680:	687b      	ldr	r3, [r7, #4]
 8010682:	681b      	ldr	r3, [r3, #0]
 8010684:	68da      	ldr	r2, [r3, #12]
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	681b      	ldr	r3, [r3, #0]
 801068a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801068e:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 8010690:	687b      	ldr	r3, [r7, #4]
 8010692:	681b      	ldr	r3, [r3, #0]
 8010694:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	681b      	ldr	r3, [r3, #0]
 801069a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 801069e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	681b      	ldr	r3, [r3, #0]
 80106a4:	68da      	ldr	r2, [r3, #12]
 80106a6:	687b      	ldr	r3, [r7, #4]
 80106a8:	681b      	ldr	r3, [r3, #0]
 80106aa:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80106ae:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	681b      	ldr	r3, [r3, #0]
 80106b4:	4618      	mov	r0, r3
 80106b6:	f002 fe33 	bl	8013320 <SDMMC_CmdStopTransfer>
 80106ba:	4602      	mov	r2, r0
 80106bc:	687b      	ldr	r3, [r7, #4]
 80106be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80106c0:	431a      	orrs	r2, r3
 80106c2:	687b      	ldr	r3, [r7, #4]
 80106c4:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	681b      	ldr	r3, [r3, #0]
 80106ca:	68da      	ldr	r2, [r3, #12]
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	681b      	ldr	r3, [r3, #0]
 80106d0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80106d4:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 80106d6:	687b      	ldr	r3, [r7, #4]
 80106d8:	681b      	ldr	r3, [r3, #0]
 80106da:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80106de:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 80106e0:	68fb      	ldr	r3, [r7, #12]
 80106e2:	f003 0308 	and.w	r3, r3, #8
 80106e6:	2b00      	cmp	r3, #0
 80106e8:	d00a      	beq.n	8010700 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	2201      	movs	r2, #1
 80106ee:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 80106f2:	687b      	ldr	r3, [r7, #4]
 80106f4:	2200      	movs	r2, #0
 80106f6:	62da      	str	r2, [r3, #44]	@ 0x2c
      HAL_SD_ErrorCallback(hsd);
 80106f8:	6878      	ldr	r0, [r7, #4]
 80106fa:	f008 fc53 	bl	8018fa4 <HAL_SD_ErrorCallback>
}
 80106fe:	e049      	b.n	8010794 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 8010700:	68fb      	ldr	r3, [r7, #12]
 8010702:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010706:	2b00      	cmp	r3, #0
 8010708:	d044      	beq.n	8010794 <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 801070a:	687b      	ldr	r3, [r7, #4]
 801070c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801070e:	2b00      	cmp	r3, #0
 8010710:	d040      	beq.n	8010794 <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8010712:	687b      	ldr	r3, [r7, #4]
 8010714:	681b      	ldr	r3, [r3, #0]
 8010716:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	681b      	ldr	r3, [r3, #0]
 801071c:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8010720:	63da      	str	r2, [r3, #60]	@ 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	681b      	ldr	r3, [r3, #0]
 8010726:	2200      	movs	r2, #0
 8010728:	651a      	str	r2, [r3, #80]	@ 0x50
        hsd->State = HAL_SD_STATE_READY;
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	2201      	movs	r2, #1
 801072e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        HAL_SD_ErrorCallback(hsd);
 8010732:	6878      	ldr	r0, [r7, #4]
 8010734:	f008 fc36 	bl	8018fa4 <HAL_SD_ErrorCallback>
}
 8010738:	e02c      	b.n	8010794 <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	681b      	ldr	r3, [r3, #0]
 801073e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010740:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010744:	2b00      	cmp	r3, #0
 8010746:	d025      	beq.n	8010794 <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	681b      	ldr	r3, [r3, #0]
 801074c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010750:	639a      	str	r2, [r3, #56]	@ 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	681b      	ldr	r3, [r3, #0]
 8010756:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010758:	f003 0304 	and.w	r3, r3, #4
 801075c:	2b00      	cmp	r3, #0
 801075e:	d10c      	bne.n	801077a <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8010760:	68fb      	ldr	r3, [r7, #12]
 8010762:	f003 0320 	and.w	r3, r3, #32
 8010766:	2b00      	cmp	r3, #0
 8010768:	d003      	beq.n	8010772 <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 801076a:	6878      	ldr	r0, [r7, #4]
 801076c:	f008 fcd6 	bl	801911c <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 8010770:	e010      	b.n	8010794 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 8010772:	6878      	ldr	r0, [r7, #4]
 8010774:	f008 fc6e 	bl	8019054 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 8010778:	e00c      	b.n	8010794 <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 801077a:	68fb      	ldr	r3, [r7, #12]
 801077c:	f003 0320 	and.w	r3, r3, #32
 8010780:	2b00      	cmp	r3, #0
 8010782:	d003      	beq.n	801078c <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 8010784:	6878      	ldr	r0, [r7, #4]
 8010786:	f008 fc9b 	bl	80190c0 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 801078a:	e003      	b.n	8010794 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 801078c:	6878      	ldr	r0, [r7, #4]
 801078e:	f008 fc2b 	bl	8018fe8 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 8010792:	e7ff      	b.n	8010794 <HAL_SD_IRQHandler+0x364>
 8010794:	bf00      	nop
 8010796:	3710      	adds	r7, #16
 8010798:	46bd      	mov	sp, r7
 801079a:	bd80      	pop	{r7, pc}
 801079c:	18000f3a 	.word	0x18000f3a

080107a0 <HAL_SD_GetError>:
  * @param  hsd : Pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval SD Error Code
  */
uint32_t HAL_SD_GetError(const SD_HandleTypeDef *hsd)
{
 80107a0:	b480      	push	{r7}
 80107a2:	b083      	sub	sp, #12
 80107a4:	af00      	add	r7, sp, #0
 80107a6:	6078      	str	r0, [r7, #4]
  return hsd->ErrorCode;
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
}
 80107ac:	4618      	mov	r0, r3
 80107ae:	370c      	adds	r7, #12
 80107b0:	46bd      	mov	sp, r7
 80107b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107b6:	4770      	bx	lr

080107b8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80107b8:	b480      	push	{r7}
 80107ba:	b083      	sub	sp, #12
 80107bc:	af00      	add	r7, sp, #0
 80107be:	6078      	str	r0, [r7, #4]
 80107c0:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80107c6:	0f9b      	lsrs	r3, r3, #30
 80107c8:	b2da      	uxtb	r2, r3
 80107ca:	683b      	ldr	r3, [r7, #0]
 80107cc:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80107d2:	0e9b      	lsrs	r3, r3, #26
 80107d4:	b2db      	uxtb	r3, r3
 80107d6:	f003 030f 	and.w	r3, r3, #15
 80107da:	b2da      	uxtb	r2, r3
 80107dc:	683b      	ldr	r3, [r7, #0]
 80107de:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80107e0:	687b      	ldr	r3, [r7, #4]
 80107e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80107e4:	0e1b      	lsrs	r3, r3, #24
 80107e6:	b2db      	uxtb	r3, r3
 80107e8:	f003 0303 	and.w	r3, r3, #3
 80107ec:	b2da      	uxtb	r2, r3
 80107ee:	683b      	ldr	r3, [r7, #0]
 80107f0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80107f6:	0c1b      	lsrs	r3, r3, #16
 80107f8:	b2da      	uxtb	r2, r3
 80107fa:	683b      	ldr	r3, [r7, #0]
 80107fc:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010802:	0a1b      	lsrs	r3, r3, #8
 8010804:	b2da      	uxtb	r2, r3
 8010806:	683b      	ldr	r3, [r7, #0]
 8010808:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 801080a:	687b      	ldr	r3, [r7, #4]
 801080c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801080e:	b2da      	uxtb	r2, r3
 8010810:	683b      	ldr	r3, [r7, #0]
 8010812:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010818:	0d1b      	lsrs	r3, r3, #20
 801081a:	b29a      	uxth	r2, r3
 801081c:	683b      	ldr	r3, [r7, #0]
 801081e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010824:	0c1b      	lsrs	r3, r3, #16
 8010826:	b2db      	uxtb	r3, r3
 8010828:	f003 030f 	and.w	r3, r3, #15
 801082c:	b2da      	uxtb	r2, r3
 801082e:	683b      	ldr	r3, [r7, #0]
 8010830:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010836:	0bdb      	lsrs	r3, r3, #15
 8010838:	b2db      	uxtb	r3, r3
 801083a:	f003 0301 	and.w	r3, r3, #1
 801083e:	b2da      	uxtb	r2, r3
 8010840:	683b      	ldr	r3, [r7, #0]
 8010842:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010848:	0b9b      	lsrs	r3, r3, #14
 801084a:	b2db      	uxtb	r3, r3
 801084c:	f003 0301 	and.w	r3, r3, #1
 8010850:	b2da      	uxtb	r2, r3
 8010852:	683b      	ldr	r3, [r7, #0]
 8010854:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801085a:	0b5b      	lsrs	r3, r3, #13
 801085c:	b2db      	uxtb	r3, r3
 801085e:	f003 0301 	and.w	r3, r3, #1
 8010862:	b2da      	uxtb	r2, r3
 8010864:	683b      	ldr	r3, [r7, #0]
 8010866:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801086c:	0b1b      	lsrs	r3, r3, #12
 801086e:	b2db      	uxtb	r3, r3
 8010870:	f003 0301 	and.w	r3, r3, #1
 8010874:	b2da      	uxtb	r2, r3
 8010876:	683b      	ldr	r3, [r7, #0]
 8010878:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 801087a:	683b      	ldr	r3, [r7, #0]
 801087c:	2200      	movs	r2, #0
 801087e:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 8010880:	687b      	ldr	r3, [r7, #4]
 8010882:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010884:	2b00      	cmp	r3, #0
 8010886:	d163      	bne.n	8010950 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801088c:	009a      	lsls	r2, r3, #2
 801088e:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8010892:	4013      	ands	r3, r2
 8010894:	687a      	ldr	r2, [r7, #4]
 8010896:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 8010898:	0f92      	lsrs	r2, r2, #30
 801089a:	431a      	orrs	r2, r3
 801089c:	683b      	ldr	r3, [r7, #0]
 801089e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80108a4:	0edb      	lsrs	r3, r3, #27
 80108a6:	b2db      	uxtb	r3, r3
 80108a8:	f003 0307 	and.w	r3, r3, #7
 80108ac:	b2da      	uxtb	r2, r3
 80108ae:	683b      	ldr	r3, [r7, #0]
 80108b0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80108b6:	0e1b      	lsrs	r3, r3, #24
 80108b8:	b2db      	uxtb	r3, r3
 80108ba:	f003 0307 	and.w	r3, r3, #7
 80108be:	b2da      	uxtb	r2, r3
 80108c0:	683b      	ldr	r3, [r7, #0]
 80108c2:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80108c8:	0d5b      	lsrs	r3, r3, #21
 80108ca:	b2db      	uxtb	r3, r3
 80108cc:	f003 0307 	and.w	r3, r3, #7
 80108d0:	b2da      	uxtb	r2, r3
 80108d2:	683b      	ldr	r3, [r7, #0]
 80108d4:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80108d6:	687b      	ldr	r3, [r7, #4]
 80108d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80108da:	0c9b      	lsrs	r3, r3, #18
 80108dc:	b2db      	uxtb	r3, r3
 80108de:	f003 0307 	and.w	r3, r3, #7
 80108e2:	b2da      	uxtb	r2, r3
 80108e4:	683b      	ldr	r3, [r7, #0]
 80108e6:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80108e8:	687b      	ldr	r3, [r7, #4]
 80108ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80108ec:	0bdb      	lsrs	r3, r3, #15
 80108ee:	b2db      	uxtb	r3, r3
 80108f0:	f003 0307 	and.w	r3, r3, #7
 80108f4:	b2da      	uxtb	r2, r3
 80108f6:	683b      	ldr	r3, [r7, #0]
 80108f8:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80108fa:	683b      	ldr	r3, [r7, #0]
 80108fc:	691b      	ldr	r3, [r3, #16]
 80108fe:	1c5a      	adds	r2, r3, #1
 8010900:	687b      	ldr	r3, [r7, #4]
 8010902:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8010904:	683b      	ldr	r3, [r7, #0]
 8010906:	7e1b      	ldrb	r3, [r3, #24]
 8010908:	b2db      	uxtb	r3, r3
 801090a:	f003 0307 	and.w	r3, r3, #7
 801090e:	3302      	adds	r3, #2
 8010910:	2201      	movs	r2, #1
 8010912:	fa02 f303 	lsl.w	r3, r2, r3
 8010916:	687a      	ldr	r2, [r7, #4]
 8010918:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 801091a:	fb03 f202 	mul.w	r2, r3, r2
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8010922:	683b      	ldr	r3, [r7, #0]
 8010924:	7a1b      	ldrb	r3, [r3, #8]
 8010926:	b2db      	uxtb	r3, r3
 8010928:	f003 030f 	and.w	r3, r3, #15
 801092c:	2201      	movs	r2, #1
 801092e:	409a      	lsls	r2, r3
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010938:	687a      	ldr	r2, [r7, #4]
 801093a:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 801093c:	0a52      	lsrs	r2, r2, #9
 801093e:	fb03 f202 	mul.w	r2, r3, r2
 8010942:	687b      	ldr	r3, [r7, #4]
 8010944:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801094c:	655a      	str	r2, [r3, #84]	@ 0x54
 801094e:	e031      	b.n	80109b4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010954:	2b01      	cmp	r3, #1
 8010956:	d11d      	bne.n	8010994 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801095c:	041b      	lsls	r3, r3, #16
 801095e:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8010962:	687b      	ldr	r3, [r7, #4]
 8010964:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010966:	0c1b      	lsrs	r3, r3, #16
 8010968:	431a      	orrs	r2, r3
 801096a:	683b      	ldr	r3, [r7, #0]
 801096c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 801096e:	683b      	ldr	r3, [r7, #0]
 8010970:	691b      	ldr	r3, [r3, #16]
 8010972:	3301      	adds	r3, #1
 8010974:	029a      	lsls	r2, r3, #10
 8010976:	687b      	ldr	r3, [r7, #4]
 8010978:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 801097a:	687b      	ldr	r3, [r7, #4]
 801097c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
 8010982:	687b      	ldr	r3, [r7, #4]
 8010984:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010988:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801098e:	687b      	ldr	r3, [r7, #4]
 8010990:	655a      	str	r2, [r3, #84]	@ 0x54
 8010992:	e00f      	b.n	80109b4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	681b      	ldr	r3, [r3, #0]
 8010998:	4a58      	ldr	r2, [pc, #352]	@ (8010afc <HAL_SD_GetCardCSD+0x344>)
 801099a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80109a0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 80109a8:	687b      	ldr	r3, [r7, #4]
 80109aa:	2201      	movs	r2, #1
 80109ac:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 80109b0:	2301      	movs	r3, #1
 80109b2:	e09d      	b.n	8010af0 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80109b4:	687b      	ldr	r3, [r7, #4]
 80109b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80109b8:	0b9b      	lsrs	r3, r3, #14
 80109ba:	b2db      	uxtb	r3, r3
 80109bc:	f003 0301 	and.w	r3, r3, #1
 80109c0:	b2da      	uxtb	r2, r3
 80109c2:	683b      	ldr	r3, [r7, #0]
 80109c4:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80109c6:	687b      	ldr	r3, [r7, #4]
 80109c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80109ca:	09db      	lsrs	r3, r3, #7
 80109cc:	b2db      	uxtb	r3, r3
 80109ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80109d2:	b2da      	uxtb	r2, r3
 80109d4:	683b      	ldr	r3, [r7, #0]
 80109d6:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80109d8:	687b      	ldr	r3, [r7, #4]
 80109da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80109dc:	b2db      	uxtb	r3, r3
 80109de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80109e2:	b2da      	uxtb	r2, r3
 80109e4:	683b      	ldr	r3, [r7, #0]
 80109e6:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80109e8:	687b      	ldr	r3, [r7, #4]
 80109ea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80109ec:	0fdb      	lsrs	r3, r3, #31
 80109ee:	b2da      	uxtb	r2, r3
 80109f0:	683b      	ldr	r3, [r7, #0]
 80109f2:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80109f8:	0f5b      	lsrs	r3, r3, #29
 80109fa:	b2db      	uxtb	r3, r3
 80109fc:	f003 0303 	and.w	r3, r3, #3
 8010a00:	b2da      	uxtb	r2, r3
 8010a02:	683b      	ldr	r3, [r7, #0]
 8010a04:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8010a06:	687b      	ldr	r3, [r7, #4]
 8010a08:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010a0a:	0e9b      	lsrs	r3, r3, #26
 8010a0c:	b2db      	uxtb	r3, r3
 8010a0e:	f003 0307 	and.w	r3, r3, #7
 8010a12:	b2da      	uxtb	r2, r3
 8010a14:	683b      	ldr	r3, [r7, #0]
 8010a16:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8010a18:	687b      	ldr	r3, [r7, #4]
 8010a1a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010a1c:	0d9b      	lsrs	r3, r3, #22
 8010a1e:	b2db      	uxtb	r3, r3
 8010a20:	f003 030f 	and.w	r3, r3, #15
 8010a24:	b2da      	uxtb	r2, r3
 8010a26:	683b      	ldr	r3, [r7, #0]
 8010a28:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010a2e:	0d5b      	lsrs	r3, r3, #21
 8010a30:	b2db      	uxtb	r3, r3
 8010a32:	f003 0301 	and.w	r3, r3, #1
 8010a36:	b2da      	uxtb	r2, r3
 8010a38:	683b      	ldr	r3, [r7, #0]
 8010a3a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8010a3e:	683b      	ldr	r3, [r7, #0]
 8010a40:	2200      	movs	r2, #0
 8010a42:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8010a46:	687b      	ldr	r3, [r7, #4]
 8010a48:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010a4a:	0c1b      	lsrs	r3, r3, #16
 8010a4c:	b2db      	uxtb	r3, r3
 8010a4e:	f003 0301 	and.w	r3, r3, #1
 8010a52:	b2da      	uxtb	r2, r3
 8010a54:	683b      	ldr	r3, [r7, #0]
 8010a56:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8010a5a:	687b      	ldr	r3, [r7, #4]
 8010a5c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010a5e:	0bdb      	lsrs	r3, r3, #15
 8010a60:	b2db      	uxtb	r3, r3
 8010a62:	f003 0301 	and.w	r3, r3, #1
 8010a66:	b2da      	uxtb	r2, r3
 8010a68:	683b      	ldr	r3, [r7, #0]
 8010a6a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8010a6e:	687b      	ldr	r3, [r7, #4]
 8010a70:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010a72:	0b9b      	lsrs	r3, r3, #14
 8010a74:	b2db      	uxtb	r3, r3
 8010a76:	f003 0301 	and.w	r3, r3, #1
 8010a7a:	b2da      	uxtb	r2, r3
 8010a7c:	683b      	ldr	r3, [r7, #0]
 8010a7e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8010a82:	687b      	ldr	r3, [r7, #4]
 8010a84:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010a86:	0b5b      	lsrs	r3, r3, #13
 8010a88:	b2db      	uxtb	r3, r3
 8010a8a:	f003 0301 	and.w	r3, r3, #1
 8010a8e:	b2da      	uxtb	r2, r3
 8010a90:	683b      	ldr	r3, [r7, #0]
 8010a92:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8010a96:	687b      	ldr	r3, [r7, #4]
 8010a98:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010a9a:	0b1b      	lsrs	r3, r3, #12
 8010a9c:	b2db      	uxtb	r3, r3
 8010a9e:	f003 0301 	and.w	r3, r3, #1
 8010aa2:	b2da      	uxtb	r2, r3
 8010aa4:	683b      	ldr	r3, [r7, #0]
 8010aa6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010aae:	0a9b      	lsrs	r3, r3, #10
 8010ab0:	b2db      	uxtb	r3, r3
 8010ab2:	f003 0303 	and.w	r3, r3, #3
 8010ab6:	b2da      	uxtb	r2, r3
 8010ab8:	683b      	ldr	r3, [r7, #0]
 8010aba:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010ac2:	0a1b      	lsrs	r3, r3, #8
 8010ac4:	b2db      	uxtb	r3, r3
 8010ac6:	f003 0303 	and.w	r3, r3, #3
 8010aca:	b2da      	uxtb	r2, r3
 8010acc:	683b      	ldr	r3, [r7, #0]
 8010ace:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8010ad2:	687b      	ldr	r3, [r7, #4]
 8010ad4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010ad6:	085b      	lsrs	r3, r3, #1
 8010ad8:	b2db      	uxtb	r3, r3
 8010ada:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010ade:	b2da      	uxtb	r2, r3
 8010ae0:	683b      	ldr	r3, [r7, #0]
 8010ae2:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8010ae6:	683b      	ldr	r3, [r7, #0]
 8010ae8:	2201      	movs	r2, #1
 8010aea:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8010aee:	2300      	movs	r3, #0
}
 8010af0:	4618      	mov	r0, r3
 8010af2:	370c      	adds	r7, #12
 8010af4:	46bd      	mov	sp, r7
 8010af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010afa:	4770      	bx	lr
 8010afc:	1fe00fff 	.word	0x1fe00fff

08010b00 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 8010b00:	b580      	push	{r7, lr}
 8010b02:	b094      	sub	sp, #80	@ 0x50
 8010b04:	af00      	add	r7, sp, #0
 8010b06:	6078      	str	r0, [r7, #4]
 8010b08:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8010b0a:	2300      	movs	r3, #0
 8010b0c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 8010b10:	687b      	ldr	r3, [r7, #4]
 8010b12:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8010b16:	b2db      	uxtb	r3, r3
 8010b18:	2b03      	cmp	r3, #3
 8010b1a:	d101      	bne.n	8010b20 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 8010b1c:	2301      	movs	r3, #1
 8010b1e:	e0a7      	b.n	8010c70 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 8010b20:	f107 0308 	add.w	r3, r7, #8
 8010b24:	4619      	mov	r1, r3
 8010b26:	6878      	ldr	r0, [r7, #4]
 8010b28:	f000 fb62 	bl	80111f0 <SD_SendSDStatus>
 8010b2c:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 8010b2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010b30:	2b00      	cmp	r3, #0
 8010b32:	d011      	beq.n	8010b58 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8010b34:	687b      	ldr	r3, [r7, #4]
 8010b36:	681b      	ldr	r3, [r3, #0]
 8010b38:	4a4f      	ldr	r2, [pc, #316]	@ (8010c78 <HAL_SD_GetCardStatus+0x178>)
 8010b3a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8010b3c:	687b      	ldr	r3, [r7, #4]
 8010b3e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010b40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010b42:	431a      	orrs	r2, r3
 8010b44:	687b      	ldr	r3, [r7, #4]
 8010b46:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8010b48:	687b      	ldr	r3, [r7, #4]
 8010b4a:	2201      	movs	r2, #1
 8010b4c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 8010b50:	2301      	movs	r3, #1
 8010b52:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8010b56:	e070      	b.n	8010c3a <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 8010b58:	68bb      	ldr	r3, [r7, #8]
 8010b5a:	099b      	lsrs	r3, r3, #6
 8010b5c:	b2db      	uxtb	r3, r3
 8010b5e:	f003 0303 	and.w	r3, r3, #3
 8010b62:	b2da      	uxtb	r2, r3
 8010b64:	683b      	ldr	r3, [r7, #0]
 8010b66:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 8010b68:	68bb      	ldr	r3, [r7, #8]
 8010b6a:	095b      	lsrs	r3, r3, #5
 8010b6c:	b2db      	uxtb	r3, r3
 8010b6e:	f003 0301 	and.w	r3, r3, #1
 8010b72:	b2da      	uxtb	r2, r3
 8010b74:	683b      	ldr	r3, [r7, #0]
 8010b76:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 8010b78:	68bb      	ldr	r3, [r7, #8]
 8010b7a:	0a1b      	lsrs	r3, r3, #8
 8010b7c:	b29b      	uxth	r3, r3
 8010b7e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8010b82:	b29a      	uxth	r2, r3
 8010b84:	68bb      	ldr	r3, [r7, #8]
 8010b86:	0e1b      	lsrs	r3, r3, #24
 8010b88:	b29b      	uxth	r3, r3
 8010b8a:	4313      	orrs	r3, r2
 8010b8c:	b29a      	uxth	r2, r3
 8010b8e:	683b      	ldr	r3, [r7, #0]
 8010b90:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8010b92:	68fb      	ldr	r3, [r7, #12]
 8010b94:	061a      	lsls	r2, r3, #24
 8010b96:	68fb      	ldr	r3, [r7, #12]
 8010b98:	021b      	lsls	r3, r3, #8
 8010b9a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8010b9e:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8010ba0:	68fb      	ldr	r3, [r7, #12]
 8010ba2:	0a1b      	lsrs	r3, r3, #8
 8010ba4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8010ba8:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8010baa:	68fb      	ldr	r3, [r7, #12]
 8010bac:	0e1b      	lsrs	r3, r3, #24
 8010bae:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8010bb0:	683b      	ldr	r3, [r7, #0]
 8010bb2:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 8010bb4:	693b      	ldr	r3, [r7, #16]
 8010bb6:	b2da      	uxtb	r2, r3
 8010bb8:	683b      	ldr	r3, [r7, #0]
 8010bba:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 8010bbc:	693b      	ldr	r3, [r7, #16]
 8010bbe:	0a1b      	lsrs	r3, r3, #8
 8010bc0:	b2da      	uxtb	r2, r3
 8010bc2:	683b      	ldr	r3, [r7, #0]
 8010bc4:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 8010bc6:	693b      	ldr	r3, [r7, #16]
 8010bc8:	0d1b      	lsrs	r3, r3, #20
 8010bca:	b2db      	uxtb	r3, r3
 8010bcc:	f003 030f 	and.w	r3, r3, #15
 8010bd0:	b2da      	uxtb	r2, r3
 8010bd2:	683b      	ldr	r3, [r7, #0]
 8010bd4:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 8010bd6:	693b      	ldr	r3, [r7, #16]
 8010bd8:	0c1b      	lsrs	r3, r3, #16
 8010bda:	b29b      	uxth	r3, r3
 8010bdc:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8010be0:	b29a      	uxth	r2, r3
 8010be2:	697b      	ldr	r3, [r7, #20]
 8010be4:	b29b      	uxth	r3, r3
 8010be6:	b2db      	uxtb	r3, r3
 8010be8:	b29b      	uxth	r3, r3
 8010bea:	4313      	orrs	r3, r2
 8010bec:	b29a      	uxth	r2, r3
 8010bee:	683b      	ldr	r3, [r7, #0]
 8010bf0:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 8010bf2:	697b      	ldr	r3, [r7, #20]
 8010bf4:	0a9b      	lsrs	r3, r3, #10
 8010bf6:	b2db      	uxtb	r3, r3
 8010bf8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010bfc:	b2da      	uxtb	r2, r3
 8010bfe:	683b      	ldr	r3, [r7, #0]
 8010c00:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 8010c02:	697b      	ldr	r3, [r7, #20]
 8010c04:	0a1b      	lsrs	r3, r3, #8
 8010c06:	b2db      	uxtb	r3, r3
 8010c08:	f003 0303 	and.w	r3, r3, #3
 8010c0c:	b2da      	uxtb	r2, r3
 8010c0e:	683b      	ldr	r3, [r7, #0]
 8010c10:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 8010c12:	697b      	ldr	r3, [r7, #20]
 8010c14:	091b      	lsrs	r3, r3, #4
 8010c16:	b2db      	uxtb	r3, r3
 8010c18:	f003 030f 	and.w	r3, r3, #15
 8010c1c:	b2da      	uxtb	r2, r3
 8010c1e:	683b      	ldr	r3, [r7, #0]
 8010c20:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 8010c22:	697b      	ldr	r3, [r7, #20]
 8010c24:	b2db      	uxtb	r3, r3
 8010c26:	f003 030f 	and.w	r3, r3, #15
 8010c2a:	b2da      	uxtb	r2, r3
 8010c2c:	683b      	ldr	r3, [r7, #0]
 8010c2e:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 8010c30:	69bb      	ldr	r3, [r7, #24]
 8010c32:	0e1b      	lsrs	r3, r3, #24
 8010c34:	b2da      	uxtb	r2, r3
 8010c36:	683b      	ldr	r3, [r7, #0]
 8010c38:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8010c3a:	687b      	ldr	r3, [r7, #4]
 8010c3c:	681b      	ldr	r3, [r3, #0]
 8010c3e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8010c42:	4618      	mov	r0, r3
 8010c44:	f002 fb02 	bl	801324c <SDMMC_CmdBlockLength>
 8010c48:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 8010c4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010c4c:	2b00      	cmp	r3, #0
 8010c4e:	d00d      	beq.n	8010c6c <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8010c50:	687b      	ldr	r3, [r7, #4]
 8010c52:	681b      	ldr	r3, [r3, #0]
 8010c54:	4a08      	ldr	r2, [pc, #32]	@ (8010c78 <HAL_SD_GetCardStatus+0x178>)
 8010c56:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 8010c58:	687b      	ldr	r3, [r7, #4]
 8010c5a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010c5c:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8010c5e:	687b      	ldr	r3, [r7, #4]
 8010c60:	2201      	movs	r2, #1
 8010c62:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 8010c66:	2301      	movs	r3, #1
 8010c68:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }

  return status;
 8010c6c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8010c70:	4618      	mov	r0, r3
 8010c72:	3750      	adds	r7, #80	@ 0x50
 8010c74:	46bd      	mov	sp, r7
 8010c76:	bd80      	pop	{r7, pc}
 8010c78:	1fe00fff 	.word	0x1fe00fff

08010c7c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(const SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8010c7c:	b480      	push	{r7}
 8010c7e:	b083      	sub	sp, #12
 8010c80:	af00      	add	r7, sp, #0
 8010c82:	6078      	str	r0, [r7, #4]
 8010c84:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8010c86:	687b      	ldr	r3, [r7, #4]
 8010c88:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010c8a:	683b      	ldr	r3, [r7, #0]
 8010c8c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8010c8e:	687b      	ldr	r3, [r7, #4]
 8010c90:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010c92:	683b      	ldr	r3, [r7, #0]
 8010c94:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010c9a:	683b      	ldr	r3, [r7, #0]
 8010c9c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8010c9e:	687b      	ldr	r3, [r7, #4]
 8010ca0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010ca2:	683b      	ldr	r3, [r7, #0]
 8010ca4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8010ca6:	687b      	ldr	r3, [r7, #4]
 8010ca8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010caa:	683b      	ldr	r3, [r7, #0]
 8010cac:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8010cae:	687b      	ldr	r3, [r7, #4]
 8010cb0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010cb2:	683b      	ldr	r3, [r7, #0]
 8010cb4:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8010cb6:	687b      	ldr	r3, [r7, #4]
 8010cb8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010cba:	683b      	ldr	r3, [r7, #0]
 8010cbc:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8010cbe:	687b      	ldr	r3, [r7, #4]
 8010cc0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010cc2:	683b      	ldr	r3, [r7, #0]
 8010cc4:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8010cc6:	2300      	movs	r3, #0
}
 8010cc8:	4618      	mov	r0, r3
 8010cca:	370c      	adds	r7, #12
 8010ccc:	46bd      	mov	sp, r7
 8010cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cd2:	4770      	bx	lr

08010cd4 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8010cd4:	b590      	push	{r4, r7, lr}
 8010cd6:	b08d      	sub	sp, #52	@ 0x34
 8010cd8:	af02      	add	r7, sp, #8
 8010cda:	6078      	str	r0, [r7, #4]
 8010cdc:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;

  HAL_StatusTypeDef status = HAL_OK;
 8010cde:	2300      	movs	r3, #0
 8010ce0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8010ce4:	687b      	ldr	r3, [r7, #4]
 8010ce6:	2203      	movs	r2, #3
 8010ce8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 8010cec:	687b      	ldr	r3, [r7, #4]
 8010cee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010cf0:	2b03      	cmp	r3, #3
 8010cf2:	d02e      	beq.n	8010d52 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 8010cf4:	683b      	ldr	r3, [r7, #0]
 8010cf6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010cfa:	d106      	bne.n	8010d0a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010d00:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	635a      	str	r2, [r3, #52]	@ 0x34
 8010d08:	e029      	b.n	8010d5e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 8010d0a:	683b      	ldr	r3, [r7, #0]
 8010d0c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010d10:	d10a      	bne.n	8010d28 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8010d12:	6878      	ldr	r0, [r7, #4]
 8010d14:	f000 fb64 	bl	80113e0 <SD_WideBus_Enable>
 8010d18:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8010d1a:	687b      	ldr	r3, [r7, #4]
 8010d1c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010d1e:	6a3b      	ldr	r3, [r7, #32]
 8010d20:	431a      	orrs	r2, r3
 8010d22:	687b      	ldr	r3, [r7, #4]
 8010d24:	635a      	str	r2, [r3, #52]	@ 0x34
 8010d26:	e01a      	b.n	8010d5e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 8010d28:	683b      	ldr	r3, [r7, #0]
 8010d2a:	2b00      	cmp	r3, #0
 8010d2c:	d10a      	bne.n	8010d44 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8010d2e:	6878      	ldr	r0, [r7, #4]
 8010d30:	f000 fba1 	bl	8011476 <SD_WideBus_Disable>
 8010d34:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010d3a:	6a3b      	ldr	r3, [r7, #32]
 8010d3c:	431a      	orrs	r2, r3
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	635a      	str	r2, [r3, #52]	@ 0x34
 8010d42:	e00c      	b.n	8010d5e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8010d44:	687b      	ldr	r3, [r7, #4]
 8010d46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010d48:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8010d4c:	687b      	ldr	r3, [r7, #4]
 8010d4e:	635a      	str	r2, [r3, #52]	@ 0x34
 8010d50:	e005      	b.n	8010d5e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8010d52:	687b      	ldr	r3, [r7, #4]
 8010d54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010d56:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8010d5a:	687b      	ldr	r3, [r7, #4]
 8010d5c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010d62:	2b00      	cmp	r3, #0
 8010d64:	d007      	beq.n	8010d76 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8010d66:	687b      	ldr	r3, [r7, #4]
 8010d68:	681b      	ldr	r3, [r3, #0]
 8010d6a:	4a5f      	ldr	r2, [pc, #380]	@ (8010ee8 <HAL_SD_ConfigWideBusOperation+0x214>)
 8010d6c:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8010d6e:	2301      	movs	r3, #1
 8010d70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8010d74:	e096      	b.n	8010ea4 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8010d76:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8010d7a:	f04f 0100 	mov.w	r1, #0
 8010d7e:	f7fc ff9d 	bl	800dcbc <HAL_RCCEx_GetPeriphCLKFreq>
 8010d82:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 8010d84:	69fb      	ldr	r3, [r7, #28]
 8010d86:	2b00      	cmp	r3, #0
 8010d88:	f000 8083 	beq.w	8010e92 <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	685b      	ldr	r3, [r3, #4]
 8010d90:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8010d92:	687b      	ldr	r3, [r7, #4]
 8010d94:	689b      	ldr	r3, [r3, #8]
 8010d96:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 8010d98:	683b      	ldr	r3, [r7, #0]
 8010d9a:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	691b      	ldr	r3, [r3, #16]
 8010da0:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 8010da2:	687b      	ldr	r3, [r7, #4]
 8010da4:	695a      	ldr	r2, [r3, #20]
 8010da6:	69fb      	ldr	r3, [r7, #28]
 8010da8:	4950      	ldr	r1, [pc, #320]	@ (8010eec <HAL_SD_ConfigWideBusOperation+0x218>)
 8010daa:	fba1 1303 	umull	r1, r3, r1, r3
 8010dae:	0e1b      	lsrs	r3, r3, #24
 8010db0:	429a      	cmp	r2, r3
 8010db2:	d303      	bcc.n	8010dbc <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	695b      	ldr	r3, [r3, #20]
 8010db8:	61bb      	str	r3, [r7, #24]
 8010dba:	e05a      	b.n	8010e72 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 8010dbc:	687b      	ldr	r3, [r7, #4]
 8010dbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010dc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010dc4:	d103      	bne.n	8010dce <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 8010dc6:	687b      	ldr	r3, [r7, #4]
 8010dc8:	695b      	ldr	r3, [r3, #20]
 8010dca:	61bb      	str	r3, [r7, #24]
 8010dcc:	e051      	b.n	8010e72 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 8010dce:	687b      	ldr	r3, [r7, #4]
 8010dd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010dd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010dd6:	d126      	bne.n	8010e26 <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8010dd8:	687b      	ldr	r3, [r7, #4]
 8010dda:	695b      	ldr	r3, [r3, #20]
 8010ddc:	2b00      	cmp	r3, #0
 8010dde:	d10e      	bne.n	8010dfe <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 8010de0:	69fb      	ldr	r3, [r7, #28]
 8010de2:	4a43      	ldr	r2, [pc, #268]	@ (8010ef0 <HAL_SD_ConfigWideBusOperation+0x21c>)
 8010de4:	4293      	cmp	r3, r2
 8010de6:	d906      	bls.n	8010df6 <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8010de8:	69fb      	ldr	r3, [r7, #28]
 8010dea:	4a40      	ldr	r2, [pc, #256]	@ (8010eec <HAL_SD_ConfigWideBusOperation+0x218>)
 8010dec:	fba2 2303 	umull	r2, r3, r2, r3
 8010df0:	0e5b      	lsrs	r3, r3, #25
 8010df2:	61bb      	str	r3, [r7, #24]
 8010df4:	e03d      	b.n	8010e72 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8010df6:	687b      	ldr	r3, [r7, #4]
 8010df8:	695b      	ldr	r3, [r3, #20]
 8010dfa:	61bb      	str	r3, [r7, #24]
 8010dfc:	e039      	b.n	8010e72 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 8010dfe:	687b      	ldr	r3, [r7, #4]
 8010e00:	695b      	ldr	r3, [r3, #20]
 8010e02:	005b      	lsls	r3, r3, #1
 8010e04:	69fa      	ldr	r2, [r7, #28]
 8010e06:	fbb2 f3f3 	udiv	r3, r2, r3
 8010e0a:	4a39      	ldr	r2, [pc, #228]	@ (8010ef0 <HAL_SD_ConfigWideBusOperation+0x21c>)
 8010e0c:	4293      	cmp	r3, r2
 8010e0e:	d906      	bls.n	8010e1e <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8010e10:	69fb      	ldr	r3, [r7, #28]
 8010e12:	4a36      	ldr	r2, [pc, #216]	@ (8010eec <HAL_SD_ConfigWideBusOperation+0x218>)
 8010e14:	fba2 2303 	umull	r2, r3, r2, r3
 8010e18:	0e5b      	lsrs	r3, r3, #25
 8010e1a:	61bb      	str	r3, [r7, #24]
 8010e1c:	e029      	b.n	8010e72 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8010e1e:	687b      	ldr	r3, [r7, #4]
 8010e20:	695b      	ldr	r3, [r3, #20]
 8010e22:	61bb      	str	r3, [r7, #24]
 8010e24:	e025      	b.n	8010e72 <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8010e26:	687b      	ldr	r3, [r7, #4]
 8010e28:	695b      	ldr	r3, [r3, #20]
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	d10e      	bne.n	8010e4c <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 8010e2e:	69fb      	ldr	r3, [r7, #28]
 8010e30:	4a30      	ldr	r2, [pc, #192]	@ (8010ef4 <HAL_SD_ConfigWideBusOperation+0x220>)
 8010e32:	4293      	cmp	r3, r2
 8010e34:	d906      	bls.n	8010e44 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8010e36:	69fb      	ldr	r3, [r7, #28]
 8010e38:	4a2c      	ldr	r2, [pc, #176]	@ (8010eec <HAL_SD_ConfigWideBusOperation+0x218>)
 8010e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8010e3e:	0e1b      	lsrs	r3, r3, #24
 8010e40:	61bb      	str	r3, [r7, #24]
 8010e42:	e016      	b.n	8010e72 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	695b      	ldr	r3, [r3, #20]
 8010e48:	61bb      	str	r3, [r7, #24]
 8010e4a:	e012      	b.n	8010e72 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 8010e4c:	687b      	ldr	r3, [r7, #4]
 8010e4e:	695b      	ldr	r3, [r3, #20]
 8010e50:	005b      	lsls	r3, r3, #1
 8010e52:	69fa      	ldr	r2, [r7, #28]
 8010e54:	fbb2 f3f3 	udiv	r3, r2, r3
 8010e58:	4a26      	ldr	r2, [pc, #152]	@ (8010ef4 <HAL_SD_ConfigWideBusOperation+0x220>)
 8010e5a:	4293      	cmp	r3, r2
 8010e5c:	d906      	bls.n	8010e6c <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8010e5e:	69fb      	ldr	r3, [r7, #28]
 8010e60:	4a22      	ldr	r2, [pc, #136]	@ (8010eec <HAL_SD_ConfigWideBusOperation+0x218>)
 8010e62:	fba2 2303 	umull	r2, r3, r2, r3
 8010e66:	0e1b      	lsrs	r3, r3, #24
 8010e68:	61bb      	str	r3, [r7, #24]
 8010e6a:	e002      	b.n	8010e72 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8010e6c:	687b      	ldr	r3, [r7, #4]
 8010e6e:	695b      	ldr	r3, [r3, #20]
 8010e70:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 8010e72:	687b      	ldr	r3, [r7, #4]
 8010e74:	681c      	ldr	r4, [r3, #0]
 8010e76:	466a      	mov	r2, sp
 8010e78:	f107 0314 	add.w	r3, r7, #20
 8010e7c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8010e80:	e882 0003 	stmia.w	r2, {r0, r1}
 8010e84:	f107 0308 	add.w	r3, r7, #8
 8010e88:	cb0e      	ldmia	r3, {r1, r2, r3}
 8010e8a:	4620      	mov	r0, r4
 8010e8c:	f002 f900 	bl	8013090 <SDMMC_Init>
 8010e90:	e008      	b.n	8010ea4 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 8010e92:	687b      	ldr	r3, [r7, #4]
 8010e94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010e96:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8010e9a:	687b      	ldr	r3, [r7, #4]
 8010e9c:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 8010e9e:	2301      	movs	r3, #1
 8010ea0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	681b      	ldr	r3, [r3, #0]
 8010ea8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8010eac:	4618      	mov	r0, r3
 8010eae:	f002 f9cd 	bl	801324c <SDMMC_CmdBlockLength>
 8010eb2:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8010eb4:	6a3b      	ldr	r3, [r7, #32]
 8010eb6:	2b00      	cmp	r3, #0
 8010eb8:	d00c      	beq.n	8010ed4 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	681b      	ldr	r3, [r3, #0]
 8010ebe:	4a0a      	ldr	r2, [pc, #40]	@ (8010ee8 <HAL_SD_ConfigWideBusOperation+0x214>)
 8010ec0:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010ec6:	6a3b      	ldr	r3, [r7, #32]
 8010ec8:	431a      	orrs	r2, r3
 8010eca:	687b      	ldr	r3, [r7, #4]
 8010ecc:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8010ece:	2301      	movs	r3, #1
 8010ed0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8010ed4:	687b      	ldr	r3, [r7, #4]
 8010ed6:	2201      	movs	r2, #1
 8010ed8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 8010edc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8010ee0:	4618      	mov	r0, r3
 8010ee2:	372c      	adds	r7, #44	@ 0x2c
 8010ee4:	46bd      	mov	sp, r7
 8010ee6:	bd90      	pop	{r4, r7, pc}
 8010ee8:	1fe00fff 	.word	0x1fe00fff
 8010eec:	55e63b89 	.word	0x55e63b89
 8010ef0:	02faf080 	.word	0x02faf080
 8010ef4:	017d7840 	.word	0x017d7840

08010ef8 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8010ef8:	b580      	push	{r7, lr}
 8010efa:	b086      	sub	sp, #24
 8010efc:	af00      	add	r7, sp, #0
 8010efe:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8010f00:	2300      	movs	r3, #0
 8010f02:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8010f04:	f107 030c 	add.w	r3, r7, #12
 8010f08:	4619      	mov	r1, r3
 8010f0a:	6878      	ldr	r0, [r7, #4]
 8010f0c:	f000 fa40 	bl	8011390 <SD_SendStatus>
 8010f10:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8010f12:	697b      	ldr	r3, [r7, #20]
 8010f14:	2b00      	cmp	r3, #0
 8010f16:	d005      	beq.n	8010f24 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8010f18:	687b      	ldr	r3, [r7, #4]
 8010f1a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010f1c:	697b      	ldr	r3, [r7, #20]
 8010f1e:	431a      	orrs	r2, r3
 8010f20:	687b      	ldr	r3, [r7, #4]
 8010f22:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8010f24:	68fb      	ldr	r3, [r7, #12]
 8010f26:	0a5b      	lsrs	r3, r3, #9
 8010f28:	f003 030f 	and.w	r3, r3, #15
 8010f2c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8010f2e:	693b      	ldr	r3, [r7, #16]
}
 8010f30:	4618      	mov	r0, r3
 8010f32:	3718      	adds	r7, #24
 8010f34:	46bd      	mov	sp, r7
 8010f36:	bd80      	pop	{r7, pc}

08010f38 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8010f38:	b580      	push	{r7, lr}
 8010f3a:	b090      	sub	sp, #64	@ 0x40
 8010f3c:	af00      	add	r7, sp, #0
 8010f3e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 8010f40:	2300      	movs	r3, #0
 8010f42:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 8010f44:	f7f3 fe0a 	bl	8004b5c <HAL_GetTick>
 8010f48:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 8010f4a:	687b      	ldr	r3, [r7, #4]
 8010f4c:	681b      	ldr	r3, [r3, #0]
 8010f4e:	4618      	mov	r0, r3
 8010f50:	f002 f8f7 	bl	8013142 <SDMMC_GetPowerState>
 8010f54:	4603      	mov	r3, r0
 8010f56:	2b00      	cmp	r3, #0
 8010f58:	d102      	bne.n	8010f60 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8010f5a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8010f5e:	e0b5      	b.n	80110cc <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8010f60:	687b      	ldr	r3, [r7, #4]
 8010f62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010f64:	2b03      	cmp	r3, #3
 8010f66:	d02e      	beq.n	8010fc6 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8010f68:	687b      	ldr	r3, [r7, #4]
 8010f6a:	681b      	ldr	r3, [r3, #0]
 8010f6c:	4618      	mov	r0, r3
 8010f6e:	f002 fafc 	bl	801356a <SDMMC_CmdSendCID>
 8010f72:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 8010f74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f76:	2b00      	cmp	r3, #0
 8010f78:	d001      	beq.n	8010f7e <SD_InitCard+0x46>
    {
      return errorstate;
 8010f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f7c:	e0a6      	b.n	80110cc <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8010f7e:	687b      	ldr	r3, [r7, #4]
 8010f80:	681b      	ldr	r3, [r3, #0]
 8010f82:	2100      	movs	r1, #0
 8010f84:	4618      	mov	r0, r3
 8010f86:	f002 f922 	bl	80131ce <SDMMC_GetResponse>
 8010f8a:	4602      	mov	r2, r0
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8010f90:	687b      	ldr	r3, [r7, #4]
 8010f92:	681b      	ldr	r3, [r3, #0]
 8010f94:	2104      	movs	r1, #4
 8010f96:	4618      	mov	r0, r3
 8010f98:	f002 f919 	bl	80131ce <SDMMC_GetResponse>
 8010f9c:	4602      	mov	r2, r0
 8010f9e:	687b      	ldr	r3, [r7, #4]
 8010fa0:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	681b      	ldr	r3, [r3, #0]
 8010fa6:	2108      	movs	r1, #8
 8010fa8:	4618      	mov	r0, r3
 8010faa:	f002 f910 	bl	80131ce <SDMMC_GetResponse>
 8010fae:	4602      	mov	r2, r0
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8010fb4:	687b      	ldr	r3, [r7, #4]
 8010fb6:	681b      	ldr	r3, [r3, #0]
 8010fb8:	210c      	movs	r1, #12
 8010fba:	4618      	mov	r0, r3
 8010fbc:	f002 f907 	bl	80131ce <SDMMC_GetResponse>
 8010fc0:	4602      	mov	r2, r0
 8010fc2:	687b      	ldr	r3, [r7, #4]
 8010fc4:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8010fc6:	687b      	ldr	r3, [r7, #4]
 8010fc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010fca:	2b03      	cmp	r3, #3
 8010fcc:	d01d      	beq.n	801100a <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 8010fce:	e019      	b.n	8011004 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8010fd0:	687b      	ldr	r3, [r7, #4]
 8010fd2:	681b      	ldr	r3, [r3, #0]
 8010fd4:	f107 020a 	add.w	r2, r7, #10
 8010fd8:	4611      	mov	r1, r2
 8010fda:	4618      	mov	r0, r3
 8010fdc:	f002 fb04 	bl	80135e8 <SDMMC_CmdSetRelAdd>
 8010fe0:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 8010fe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010fe4:	2b00      	cmp	r3, #0
 8010fe6:	d001      	beq.n	8010fec <SD_InitCard+0xb4>
      {
        return errorstate;
 8010fe8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010fea:	e06f      	b.n	80110cc <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 8010fec:	f7f3 fdb6 	bl	8004b5c <HAL_GetTick>
 8010ff0:	4602      	mov	r2, r0
 8010ff2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ff4:	1ad3      	subs	r3, r2, r3
 8010ff6:	f241 3287 	movw	r2, #4999	@ 0x1387
 8010ffa:	4293      	cmp	r3, r2
 8010ffc:	d902      	bls.n	8011004 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 8010ffe:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011002:	e063      	b.n	80110cc <SD_InitCard+0x194>
    while (sd_rca == 0U)
 8011004:	897b      	ldrh	r3, [r7, #10]
 8011006:	2b00      	cmp	r3, #0
 8011008:	d0e2      	beq.n	8010fd0 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 801100a:	687b      	ldr	r3, [r7, #4]
 801100c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801100e:	2b03      	cmp	r3, #3
 8011010:	d036      	beq.n	8011080 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8011012:	897b      	ldrh	r3, [r7, #10]
 8011014:	461a      	mov	r2, r3
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 801101a:	687b      	ldr	r3, [r7, #4]
 801101c:	681a      	ldr	r2, [r3, #0]
 801101e:	687b      	ldr	r3, [r7, #4]
 8011020:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011022:	041b      	lsls	r3, r3, #16
 8011024:	4619      	mov	r1, r3
 8011026:	4610      	mov	r0, r2
 8011028:	f002 fabe 	bl	80135a8 <SDMMC_CmdSendCSD>
 801102c:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 801102e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011030:	2b00      	cmp	r3, #0
 8011032:	d001      	beq.n	8011038 <SD_InitCard+0x100>
    {
      return errorstate;
 8011034:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011036:	e049      	b.n	80110cc <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	681b      	ldr	r3, [r3, #0]
 801103c:	2100      	movs	r1, #0
 801103e:	4618      	mov	r0, r3
 8011040:	f002 f8c5 	bl	80131ce <SDMMC_GetResponse>
 8011044:	4602      	mov	r2, r0
 8011046:	687b      	ldr	r3, [r7, #4]
 8011048:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 801104a:	687b      	ldr	r3, [r7, #4]
 801104c:	681b      	ldr	r3, [r3, #0]
 801104e:	2104      	movs	r1, #4
 8011050:	4618      	mov	r0, r3
 8011052:	f002 f8bc 	bl	80131ce <SDMMC_GetResponse>
 8011056:	4602      	mov	r2, r0
 8011058:	687b      	ldr	r3, [r7, #4]
 801105a:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 801105c:	687b      	ldr	r3, [r7, #4]
 801105e:	681b      	ldr	r3, [r3, #0]
 8011060:	2108      	movs	r1, #8
 8011062:	4618      	mov	r0, r3
 8011064:	f002 f8b3 	bl	80131ce <SDMMC_GetResponse>
 8011068:	4602      	mov	r2, r0
 801106a:	687b      	ldr	r3, [r7, #4]
 801106c:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 801106e:	687b      	ldr	r3, [r7, #4]
 8011070:	681b      	ldr	r3, [r3, #0]
 8011072:	210c      	movs	r1, #12
 8011074:	4618      	mov	r0, r3
 8011076:	f002 f8aa 	bl	80131ce <SDMMC_GetResponse>
 801107a:	4602      	mov	r2, r0
 801107c:	687b      	ldr	r3, [r7, #4]
 801107e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	681b      	ldr	r3, [r3, #0]
 8011084:	2104      	movs	r1, #4
 8011086:	4618      	mov	r0, r3
 8011088:	f002 f8a1 	bl	80131ce <SDMMC_GetResponse>
 801108c:	4603      	mov	r3, r0
 801108e:	0d1a      	lsrs	r2, r3, #20
 8011090:	687b      	ldr	r3, [r7, #4]
 8011092:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8011094:	f107 030c 	add.w	r3, r7, #12
 8011098:	4619      	mov	r1, r3
 801109a:	6878      	ldr	r0, [r7, #4]
 801109c:	f7ff fb8c 	bl	80107b8 <HAL_SD_GetCardCSD>
 80110a0:	4603      	mov	r3, r0
 80110a2:	2b00      	cmp	r3, #0
 80110a4:	d002      	beq.n	80110ac <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80110a6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80110aa:	e00f      	b.n	80110cc <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	681a      	ldr	r2, [r3, #0]
 80110b0:	687b      	ldr	r3, [r7, #4]
 80110b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80110b4:	041b      	lsls	r3, r3, #16
 80110b6:	4619      	mov	r1, r3
 80110b8:	4610      	mov	r0, r2
 80110ba:	f002 f96d 	bl	8013398 <SDMMC_CmdSelDesel>
 80110be:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 80110c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110c2:	2b00      	cmp	r3, #0
 80110c4:	d001      	beq.n	80110ca <SD_InitCard+0x192>
  {
    return errorstate;
 80110c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110c8:	e000      	b.n	80110cc <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80110ca:	2300      	movs	r3, #0
}
 80110cc:	4618      	mov	r0, r3
 80110ce:	3740      	adds	r7, #64	@ 0x40
 80110d0:	46bd      	mov	sp, r7
 80110d2:	bd80      	pop	{r7, pc}

080110d4 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80110d4:	b580      	push	{r7, lr}
 80110d6:	b086      	sub	sp, #24
 80110d8:	af00      	add	r7, sp, #0
 80110da:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80110dc:	2300      	movs	r3, #0
 80110de:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 80110e0:	2300      	movs	r3, #0
 80110e2:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 80110e4:	2300      	movs	r3, #0
 80110e6:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	681b      	ldr	r3, [r3, #0]
 80110ec:	4618      	mov	r0, r3
 80110ee:	f002 f976 	bl	80133de <SDMMC_CmdGoIdleState>
 80110f2:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 80110f4:	68fb      	ldr	r3, [r7, #12]
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	d001      	beq.n	80110fe <SD_PowerON+0x2a>
  {
    return errorstate;
 80110fa:	68fb      	ldr	r3, [r7, #12]
 80110fc:	e072      	b.n	80111e4 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80110fe:	687b      	ldr	r3, [r7, #4]
 8011100:	681b      	ldr	r3, [r3, #0]
 8011102:	4618      	mov	r0, r3
 8011104:	f002 f989 	bl	801341a <SDMMC_CmdOperCond>
 8011108:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 801110a:	68fb      	ldr	r3, [r7, #12]
 801110c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011110:	d10d      	bne.n	801112e <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8011112:	687b      	ldr	r3, [r7, #4]
 8011114:	2200      	movs	r2, #0
 8011116:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	681b      	ldr	r3, [r3, #0]
 801111c:	4618      	mov	r0, r3
 801111e:	f002 f95e 	bl	80133de <SDMMC_CmdGoIdleState>
 8011122:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8011124:	68fb      	ldr	r3, [r7, #12]
 8011126:	2b00      	cmp	r3, #0
 8011128:	d004      	beq.n	8011134 <SD_PowerON+0x60>
    {
      return errorstate;
 801112a:	68fb      	ldr	r3, [r7, #12]
 801112c:	e05a      	b.n	80111e4 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 801112e:	687b      	ldr	r3, [r7, #4]
 8011130:	2201      	movs	r2, #1
 8011132:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 8011134:	687b      	ldr	r3, [r7, #4]
 8011136:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011138:	2b01      	cmp	r3, #1
 801113a:	d137      	bne.n	80111ac <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 801113c:	687b      	ldr	r3, [r7, #4]
 801113e:	681b      	ldr	r3, [r3, #0]
 8011140:	2100      	movs	r1, #0
 8011142:	4618      	mov	r0, r3
 8011144:	f002 f989 	bl	801345a <SDMMC_CmdAppCommand>
 8011148:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 801114a:	68fb      	ldr	r3, [r7, #12]
 801114c:	2b00      	cmp	r3, #0
 801114e:	d02d      	beq.n	80111ac <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8011150:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8011154:	e046      	b.n	80111e4 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8011156:	687b      	ldr	r3, [r7, #4]
 8011158:	681b      	ldr	r3, [r3, #0]
 801115a:	2100      	movs	r1, #0
 801115c:	4618      	mov	r0, r3
 801115e:	f002 f97c 	bl	801345a <SDMMC_CmdAppCommand>
 8011162:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8011164:	68fb      	ldr	r3, [r7, #12]
 8011166:	2b00      	cmp	r3, #0
 8011168:	d001      	beq.n	801116e <SD_PowerON+0x9a>
    {
      return errorstate;
 801116a:	68fb      	ldr	r3, [r7, #12]
 801116c:	e03a      	b.n	80111e4 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	681b      	ldr	r3, [r3, #0]
 8011172:	491e      	ldr	r1, [pc, #120]	@ (80111ec <SD_PowerON+0x118>)
 8011174:	4618      	mov	r0, r3
 8011176:	f002 f993 	bl	80134a0 <SDMMC_CmdAppOperCommand>
 801117a:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 801117c:	68fb      	ldr	r3, [r7, #12]
 801117e:	2b00      	cmp	r3, #0
 8011180:	d002      	beq.n	8011188 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8011182:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8011186:	e02d      	b.n	80111e4 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8011188:	687b      	ldr	r3, [r7, #4]
 801118a:	681b      	ldr	r3, [r3, #0]
 801118c:	2100      	movs	r1, #0
 801118e:	4618      	mov	r0, r3
 8011190:	f002 f81d 	bl	80131ce <SDMMC_GetResponse>
 8011194:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8011196:	697b      	ldr	r3, [r7, #20]
 8011198:	0fdb      	lsrs	r3, r3, #31
 801119a:	2b01      	cmp	r3, #1
 801119c:	d101      	bne.n	80111a2 <SD_PowerON+0xce>
 801119e:	2301      	movs	r3, #1
 80111a0:	e000      	b.n	80111a4 <SD_PowerON+0xd0>
 80111a2:	2300      	movs	r3, #0
 80111a4:	613b      	str	r3, [r7, #16]

    count++;
 80111a6:	68bb      	ldr	r3, [r7, #8]
 80111a8:	3301      	adds	r3, #1
 80111aa:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80111ac:	68bb      	ldr	r3, [r7, #8]
 80111ae:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80111b2:	4293      	cmp	r3, r2
 80111b4:	d802      	bhi.n	80111bc <SD_PowerON+0xe8>
 80111b6:	693b      	ldr	r3, [r7, #16]
 80111b8:	2b00      	cmp	r3, #0
 80111ba:	d0cc      	beq.n	8011156 <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 80111bc:	68bb      	ldr	r3, [r7, #8]
 80111be:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80111c2:	4293      	cmp	r3, r2
 80111c4:	d902      	bls.n	80111cc <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80111c6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80111ca:	e00b      	b.n	80111e4 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 80111cc:	687b      	ldr	r3, [r7, #4]
 80111ce:	2200      	movs	r2, #0
 80111d0:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 80111d2:	697b      	ldr	r3, [r7, #20]
 80111d4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80111d8:	2b00      	cmp	r3, #0
 80111da:	d002      	beq.n	80111e2 <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80111dc:	687b      	ldr	r3, [r7, #4]
 80111de:	2201      	movs	r2, #1
 80111e0:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 80111e2:	2300      	movs	r3, #0
}
 80111e4:	4618      	mov	r0, r3
 80111e6:	3718      	adds	r7, #24
 80111e8:	46bd      	mov	sp, r7
 80111ea:	bd80      	pop	{r7, pc}
 80111ec:	c1100000 	.word	0xc1100000

080111f0 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 80111f0:	b580      	push	{r7, lr}
 80111f2:	b08c      	sub	sp, #48	@ 0x30
 80111f4:	af00      	add	r7, sp, #0
 80111f6:	6078      	str	r0, [r7, #4]
 80111f8:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80111fa:	f7f3 fcaf 	bl	8004b5c <HAL_GetTick>
 80111fe:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 8011200:	683b      	ldr	r3, [r7, #0]
 8011202:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	681b      	ldr	r3, [r3, #0]
 8011208:	2100      	movs	r1, #0
 801120a:	4618      	mov	r0, r3
 801120c:	f001 ffdf 	bl	80131ce <SDMMC_GetResponse>
 8011210:	4603      	mov	r3, r0
 8011212:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011216:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801121a:	d102      	bne.n	8011222 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 801121c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8011220:	e0b0      	b.n	8011384 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 8011222:	687b      	ldr	r3, [r7, #4]
 8011224:	681b      	ldr	r3, [r3, #0]
 8011226:	2140      	movs	r1, #64	@ 0x40
 8011228:	4618      	mov	r0, r3
 801122a:	f002 f80f 	bl	801324c <SDMMC_CmdBlockLength>
 801122e:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8011230:	6a3b      	ldr	r3, [r7, #32]
 8011232:	2b00      	cmp	r3, #0
 8011234:	d005      	beq.n	8011242 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8011236:	687b      	ldr	r3, [r7, #4]
 8011238:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 801123e:	6a3b      	ldr	r3, [r7, #32]
 8011240:	e0a0      	b.n	8011384 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8011242:	687b      	ldr	r3, [r7, #4]
 8011244:	681a      	ldr	r2, [r3, #0]
 8011246:	687b      	ldr	r3, [r7, #4]
 8011248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801124a:	041b      	lsls	r3, r3, #16
 801124c:	4619      	mov	r1, r3
 801124e:	4610      	mov	r0, r2
 8011250:	f002 f903 	bl	801345a <SDMMC_CmdAppCommand>
 8011254:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8011256:	6a3b      	ldr	r3, [r7, #32]
 8011258:	2b00      	cmp	r3, #0
 801125a:	d005      	beq.n	8011268 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 801125c:	687b      	ldr	r3, [r7, #4]
 801125e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011260:	687b      	ldr	r3, [r7, #4]
 8011262:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8011264:	6a3b      	ldr	r3, [r7, #32]
 8011266:	e08d      	b.n	8011384 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8011268:	f04f 33ff 	mov.w	r3, #4294967295
 801126c:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 801126e:	2340      	movs	r3, #64	@ 0x40
 8011270:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 8011272:	2360      	movs	r3, #96	@ 0x60
 8011274:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8011276:	2302      	movs	r3, #2
 8011278:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 801127a:	2300      	movs	r3, #0
 801127c:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 801127e:	2301      	movs	r3, #1
 8011280:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8011282:	687b      	ldr	r3, [r7, #4]
 8011284:	681b      	ldr	r3, [r3, #0]
 8011286:	f107 0208 	add.w	r2, r7, #8
 801128a:	4611      	mov	r1, r2
 801128c:	4618      	mov	r0, r3
 801128e:	f001 ffb1 	bl	80131f4 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	681b      	ldr	r3, [r3, #0]
 8011296:	4618      	mov	r0, r3
 8011298:	f002 f9eb 	bl	8013672 <SDMMC_CmdStatusRegister>
 801129c:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 801129e:	6a3b      	ldr	r3, [r7, #32]
 80112a0:	2b00      	cmp	r3, #0
 80112a2:	d02b      	beq.n	80112fc <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 80112a4:	687b      	ldr	r3, [r7, #4]
 80112a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 80112ac:	6a3b      	ldr	r3, [r7, #32]
 80112ae:	e069      	b.n	8011384 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 80112b0:	687b      	ldr	r3, [r7, #4]
 80112b2:	681b      	ldr	r3, [r3, #0]
 80112b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80112b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80112ba:	2b00      	cmp	r3, #0
 80112bc:	d013      	beq.n	80112e6 <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 80112be:	2300      	movs	r3, #0
 80112c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80112c2:	e00d      	b.n	80112e0 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 80112c4:	687b      	ldr	r3, [r7, #4]
 80112c6:	681b      	ldr	r3, [r3, #0]
 80112c8:	4618      	mov	r0, r3
 80112ca:	f001 ff0b 	bl	80130e4 <SDMMC_ReadFIFO>
 80112ce:	4602      	mov	r2, r0
 80112d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112d2:	601a      	str	r2, [r3, #0]
        pData++;
 80112d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112d6:	3304      	adds	r3, #4
 80112d8:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 80112da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80112dc:	3301      	adds	r3, #1
 80112de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80112e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80112e2:	2b07      	cmp	r3, #7
 80112e4:	d9ee      	bls.n	80112c4 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80112e6:	f7f3 fc39 	bl	8004b5c <HAL_GetTick>
 80112ea:	4602      	mov	r2, r0
 80112ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112ee:	1ad3      	subs	r3, r2, r3
 80112f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80112f4:	d102      	bne.n	80112fc <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80112f6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80112fa:	e043      	b.n	8011384 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	681b      	ldr	r3, [r3, #0]
 8011300:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011302:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 8011306:	2b00      	cmp	r3, #0
 8011308:	d0d2      	beq.n	80112b0 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 801130a:	687b      	ldr	r3, [r7, #4]
 801130c:	681b      	ldr	r3, [r3, #0]
 801130e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011310:	f003 0308 	and.w	r3, r3, #8
 8011314:	2b00      	cmp	r3, #0
 8011316:	d001      	beq.n	801131c <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8011318:	2308      	movs	r3, #8
 801131a:	e033      	b.n	8011384 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	681b      	ldr	r3, [r3, #0]
 8011320:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011322:	f003 0302 	and.w	r3, r3, #2
 8011326:	2b00      	cmp	r3, #0
 8011328:	d001      	beq.n	801132e <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 801132a:	2302      	movs	r3, #2
 801132c:	e02a      	b.n	8011384 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	681b      	ldr	r3, [r3, #0]
 8011332:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011334:	f003 0320 	and.w	r3, r3, #32
 8011338:	2b00      	cmp	r3, #0
 801133a:	d017      	beq.n	801136c <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 801133c:	2320      	movs	r3, #32
 801133e:	e021      	b.n	8011384 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 8011340:	687b      	ldr	r3, [r7, #4]
 8011342:	681b      	ldr	r3, [r3, #0]
 8011344:	4618      	mov	r0, r3
 8011346:	f001 fecd 	bl	80130e4 <SDMMC_ReadFIFO>
 801134a:	4602      	mov	r2, r0
 801134c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801134e:	601a      	str	r2, [r3, #0]
    pData++;
 8011350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011352:	3304      	adds	r3, #4
 8011354:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8011356:	f7f3 fc01 	bl	8004b5c <HAL_GetTick>
 801135a:	4602      	mov	r2, r0
 801135c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801135e:	1ad3      	subs	r3, r2, r3
 8011360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011364:	d102      	bne.n	801136c <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8011366:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801136a:	e00b      	b.n	8011384 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	681b      	ldr	r3, [r3, #0]
 8011370:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011372:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8011376:	2b00      	cmp	r3, #0
 8011378:	d1e2      	bne.n	8011340 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 801137a:	687b      	ldr	r3, [r7, #4]
 801137c:	681b      	ldr	r3, [r3, #0]
 801137e:	4a03      	ldr	r2, [pc, #12]	@ (801138c <SD_SendSDStatus+0x19c>)
 8011380:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 8011382:	2300      	movs	r3, #0
}
 8011384:	4618      	mov	r0, r3
 8011386:	3730      	adds	r7, #48	@ 0x30
 8011388:	46bd      	mov	sp, r7
 801138a:	bd80      	pop	{r7, pc}
 801138c:	18000f3a 	.word	0x18000f3a

08011390 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8011390:	b580      	push	{r7, lr}
 8011392:	b084      	sub	sp, #16
 8011394:	af00      	add	r7, sp, #0
 8011396:	6078      	str	r0, [r7, #4]
 8011398:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 801139a:	683b      	ldr	r3, [r7, #0]
 801139c:	2b00      	cmp	r3, #0
 801139e:	d102      	bne.n	80113a6 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80113a0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80113a4:	e018      	b.n	80113d8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80113a6:	687b      	ldr	r3, [r7, #4]
 80113a8:	681a      	ldr	r2, [r3, #0]
 80113aa:	687b      	ldr	r3, [r7, #4]
 80113ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80113ae:	041b      	lsls	r3, r3, #16
 80113b0:	4619      	mov	r1, r3
 80113b2:	4610      	mov	r0, r2
 80113b4:	f002 f93a 	bl	801362c <SDMMC_CmdSendStatus>
 80113b8:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 80113ba:	68fb      	ldr	r3, [r7, #12]
 80113bc:	2b00      	cmp	r3, #0
 80113be:	d001      	beq.n	80113c4 <SD_SendStatus+0x34>
  {
    return errorstate;
 80113c0:	68fb      	ldr	r3, [r7, #12]
 80113c2:	e009      	b.n	80113d8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80113c4:	687b      	ldr	r3, [r7, #4]
 80113c6:	681b      	ldr	r3, [r3, #0]
 80113c8:	2100      	movs	r1, #0
 80113ca:	4618      	mov	r0, r3
 80113cc:	f001 feff 	bl	80131ce <SDMMC_GetResponse>
 80113d0:	4602      	mov	r2, r0
 80113d2:	683b      	ldr	r3, [r7, #0]
 80113d4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80113d6:	2300      	movs	r3, #0
}
 80113d8:	4618      	mov	r0, r3
 80113da:	3710      	adds	r7, #16
 80113dc:	46bd      	mov	sp, r7
 80113de:	bd80      	pop	{r7, pc}

080113e0 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80113e0:	b580      	push	{r7, lr}
 80113e2:	b086      	sub	sp, #24
 80113e4:	af00      	add	r7, sp, #0
 80113e6:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 80113e8:	2300      	movs	r3, #0
 80113ea:	60fb      	str	r3, [r7, #12]
 80113ec:	2300      	movs	r3, #0
 80113ee:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80113f0:	687b      	ldr	r3, [r7, #4]
 80113f2:	681b      	ldr	r3, [r3, #0]
 80113f4:	2100      	movs	r1, #0
 80113f6:	4618      	mov	r0, r3
 80113f8:	f001 fee9 	bl	80131ce <SDMMC_GetResponse>
 80113fc:	4603      	mov	r3, r0
 80113fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011402:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8011406:	d102      	bne.n	801140e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8011408:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801140c:	e02f      	b.n	801146e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 801140e:	f107 030c 	add.w	r3, r7, #12
 8011412:	4619      	mov	r1, r3
 8011414:	6878      	ldr	r0, [r7, #4]
 8011416:	f000 f879 	bl	801150c <SD_FindSCR>
 801141a:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 801141c:	697b      	ldr	r3, [r7, #20]
 801141e:	2b00      	cmp	r3, #0
 8011420:	d001      	beq.n	8011426 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8011422:	697b      	ldr	r3, [r7, #20]
 8011424:	e023      	b.n	801146e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8011426:	693b      	ldr	r3, [r7, #16]
 8011428:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 801142c:	2b00      	cmp	r3, #0
 801142e:	d01c      	beq.n	801146a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8011430:	687b      	ldr	r3, [r7, #4]
 8011432:	681a      	ldr	r2, [r3, #0]
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011438:	041b      	lsls	r3, r3, #16
 801143a:	4619      	mov	r1, r3
 801143c:	4610      	mov	r0, r2
 801143e:	f002 f80c 	bl	801345a <SDMMC_CmdAppCommand>
 8011442:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8011444:	697b      	ldr	r3, [r7, #20]
 8011446:	2b00      	cmp	r3, #0
 8011448:	d001      	beq.n	801144e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 801144a:	697b      	ldr	r3, [r7, #20]
 801144c:	e00f      	b.n	801146e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 801144e:	687b      	ldr	r3, [r7, #4]
 8011450:	681b      	ldr	r3, [r3, #0]
 8011452:	2102      	movs	r1, #2
 8011454:	4618      	mov	r0, r3
 8011456:	f002 f843 	bl	80134e0 <SDMMC_CmdBusWidth>
 801145a:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 801145c:	697b      	ldr	r3, [r7, #20]
 801145e:	2b00      	cmp	r3, #0
 8011460:	d001      	beq.n	8011466 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8011462:	697b      	ldr	r3, [r7, #20]
 8011464:	e003      	b.n	801146e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8011466:	2300      	movs	r3, #0
 8011468:	e001      	b.n	801146e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 801146a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 801146e:	4618      	mov	r0, r3
 8011470:	3718      	adds	r7, #24
 8011472:	46bd      	mov	sp, r7
 8011474:	bd80      	pop	{r7, pc}

08011476 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8011476:	b580      	push	{r7, lr}
 8011478:	b086      	sub	sp, #24
 801147a:	af00      	add	r7, sp, #0
 801147c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 801147e:	2300      	movs	r3, #0
 8011480:	60fb      	str	r3, [r7, #12]
 8011482:	2300      	movs	r3, #0
 8011484:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	681b      	ldr	r3, [r3, #0]
 801148a:	2100      	movs	r1, #0
 801148c:	4618      	mov	r0, r3
 801148e:	f001 fe9e 	bl	80131ce <SDMMC_GetResponse>
 8011492:	4603      	mov	r3, r0
 8011494:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011498:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801149c:	d102      	bne.n	80114a4 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 801149e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80114a2:	e02f      	b.n	8011504 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80114a4:	f107 030c 	add.w	r3, r7, #12
 80114a8:	4619      	mov	r1, r3
 80114aa:	6878      	ldr	r0, [r7, #4]
 80114ac:	f000 f82e 	bl	801150c <SD_FindSCR>
 80114b0:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 80114b2:	697b      	ldr	r3, [r7, #20]
 80114b4:	2b00      	cmp	r3, #0
 80114b6:	d001      	beq.n	80114bc <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80114b8:	697b      	ldr	r3, [r7, #20]
 80114ba:	e023      	b.n	8011504 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80114bc:	693b      	ldr	r3, [r7, #16]
 80114be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80114c2:	2b00      	cmp	r3, #0
 80114c4:	d01c      	beq.n	8011500 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80114c6:	687b      	ldr	r3, [r7, #4]
 80114c8:	681a      	ldr	r2, [r3, #0]
 80114ca:	687b      	ldr	r3, [r7, #4]
 80114cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80114ce:	041b      	lsls	r3, r3, #16
 80114d0:	4619      	mov	r1, r3
 80114d2:	4610      	mov	r0, r2
 80114d4:	f001 ffc1 	bl	801345a <SDMMC_CmdAppCommand>
 80114d8:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 80114da:	697b      	ldr	r3, [r7, #20]
 80114dc:	2b00      	cmp	r3, #0
 80114de:	d001      	beq.n	80114e4 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80114e0:	697b      	ldr	r3, [r7, #20]
 80114e2:	e00f      	b.n	8011504 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80114e4:	687b      	ldr	r3, [r7, #4]
 80114e6:	681b      	ldr	r3, [r3, #0]
 80114e8:	2100      	movs	r1, #0
 80114ea:	4618      	mov	r0, r3
 80114ec:	f001 fff8 	bl	80134e0 <SDMMC_CmdBusWidth>
 80114f0:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 80114f2:	697b      	ldr	r3, [r7, #20]
 80114f4:	2b00      	cmp	r3, #0
 80114f6:	d001      	beq.n	80114fc <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80114f8:	697b      	ldr	r3, [r7, #20]
 80114fa:	e003      	b.n	8011504 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80114fc:	2300      	movs	r3, #0
 80114fe:	e001      	b.n	8011504 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8011500:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8011504:	4618      	mov	r0, r3
 8011506:	3718      	adds	r7, #24
 8011508:	46bd      	mov	sp, r7
 801150a:	bd80      	pop	{r7, pc}

0801150c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 801150c:	b580      	push	{r7, lr}
 801150e:	b08e      	sub	sp, #56	@ 0x38
 8011510:	af00      	add	r7, sp, #0
 8011512:	6078      	str	r0, [r7, #4]
 8011514:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8011516:	f7f3 fb21 	bl	8004b5c <HAL_GetTick>
 801151a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 801151c:	2300      	movs	r3, #0
 801151e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 8011520:	2300      	movs	r3, #0
 8011522:	60bb      	str	r3, [r7, #8]
 8011524:	2300      	movs	r3, #0
 8011526:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8011528:	683b      	ldr	r3, [r7, #0]
 801152a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 801152c:	687b      	ldr	r3, [r7, #4]
 801152e:	681b      	ldr	r3, [r3, #0]
 8011530:	2108      	movs	r1, #8
 8011532:	4618      	mov	r0, r3
 8011534:	f001 fe8a 	bl	801324c <SDMMC_CmdBlockLength>
 8011538:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 801153a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801153c:	2b00      	cmp	r3, #0
 801153e:	d001      	beq.n	8011544 <SD_FindSCR+0x38>
  {
    return errorstate;
 8011540:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011542:	e0ad      	b.n	80116a0 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8011544:	687b      	ldr	r3, [r7, #4]
 8011546:	681a      	ldr	r2, [r3, #0]
 8011548:	687b      	ldr	r3, [r7, #4]
 801154a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801154c:	041b      	lsls	r3, r3, #16
 801154e:	4619      	mov	r1, r3
 8011550:	4610      	mov	r0, r2
 8011552:	f001 ff82 	bl	801345a <SDMMC_CmdAppCommand>
 8011556:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8011558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801155a:	2b00      	cmp	r3, #0
 801155c:	d001      	beq.n	8011562 <SD_FindSCR+0x56>
  {
    return errorstate;
 801155e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011560:	e09e      	b.n	80116a0 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8011562:	f04f 33ff 	mov.w	r3, #4294967295
 8011566:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8011568:	2308      	movs	r3, #8
 801156a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 801156c:	2330      	movs	r3, #48	@ 0x30
 801156e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8011570:	2302      	movs	r3, #2
 8011572:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8011574:	2300      	movs	r3, #0
 8011576:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8011578:	2301      	movs	r3, #1
 801157a:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 801157c:	687b      	ldr	r3, [r7, #4]
 801157e:	681b      	ldr	r3, [r3, #0]
 8011580:	f107 0210 	add.w	r2, r7, #16
 8011584:	4611      	mov	r1, r2
 8011586:	4618      	mov	r0, r3
 8011588:	f001 fe34 	bl	80131f4 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 801158c:	687b      	ldr	r3, [r7, #4]
 801158e:	681b      	ldr	r3, [r3, #0]
 8011590:	4618      	mov	r0, r3
 8011592:	f001 ffc8 	bl	8013526 <SDMMC_CmdSendSCR>
 8011596:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8011598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801159a:	2b00      	cmp	r3, #0
 801159c:	d027      	beq.n	80115ee <SD_FindSCR+0xe2>
  {
    return errorstate;
 801159e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80115a0:	e07e      	b.n	80116a0 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	681b      	ldr	r3, [r3, #0]
 80115a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80115a8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80115ac:	2b00      	cmp	r3, #0
 80115ae:	d113      	bne.n	80115d8 <SD_FindSCR+0xcc>
 80115b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80115b2:	2b00      	cmp	r3, #0
 80115b4:	d110      	bne.n	80115d8 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	681b      	ldr	r3, [r3, #0]
 80115ba:	4618      	mov	r0, r3
 80115bc:	f001 fd92 	bl	80130e4 <SDMMC_ReadFIFO>
 80115c0:	4603      	mov	r3, r0
 80115c2:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 80115c4:	687b      	ldr	r3, [r7, #4]
 80115c6:	681b      	ldr	r3, [r3, #0]
 80115c8:	4618      	mov	r0, r3
 80115ca:	f001 fd8b 	bl	80130e4 <SDMMC_ReadFIFO>
 80115ce:	4603      	mov	r3, r0
 80115d0:	60fb      	str	r3, [r7, #12]
      index++;
 80115d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80115d4:	3301      	adds	r3, #1
 80115d6:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80115d8:	f7f3 fac0 	bl	8004b5c <HAL_GetTick>
 80115dc:	4602      	mov	r2, r0
 80115de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80115e0:	1ad3      	subs	r3, r2, r3
 80115e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80115e6:	d102      	bne.n	80115ee <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80115e8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80115ec:	e058      	b.n	80116a0 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 80115ee:	687b      	ldr	r3, [r7, #4]
 80115f0:	681b      	ldr	r3, [r3, #0]
 80115f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80115f4:	f240 532a 	movw	r3, #1322	@ 0x52a
 80115f8:	4013      	ands	r3, r2
 80115fa:	2b00      	cmp	r3, #0
 80115fc:	d0d1      	beq.n	80115a2 <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80115fe:	687b      	ldr	r3, [r7, #4]
 8011600:	681b      	ldr	r3, [r3, #0]
 8011602:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011604:	f003 0308 	and.w	r3, r3, #8
 8011608:	2b00      	cmp	r3, #0
 801160a:	d005      	beq.n	8011618 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 801160c:	687b      	ldr	r3, [r7, #4]
 801160e:	681b      	ldr	r3, [r3, #0]
 8011610:	2208      	movs	r2, #8
 8011612:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8011614:	2308      	movs	r3, #8
 8011616:	e043      	b.n	80116a0 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8011618:	687b      	ldr	r3, [r7, #4]
 801161a:	681b      	ldr	r3, [r3, #0]
 801161c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801161e:	f003 0302 	and.w	r3, r3, #2
 8011622:	2b00      	cmp	r3, #0
 8011624:	d005      	beq.n	8011632 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8011626:	687b      	ldr	r3, [r7, #4]
 8011628:	681b      	ldr	r3, [r3, #0]
 801162a:	2202      	movs	r2, #2
 801162c:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 801162e:	2302      	movs	r3, #2
 8011630:	e036      	b.n	80116a0 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	681b      	ldr	r3, [r3, #0]
 8011636:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011638:	f003 0320 	and.w	r3, r3, #32
 801163c:	2b00      	cmp	r3, #0
 801163e:	d005      	beq.n	801164c <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8011640:	687b      	ldr	r3, [r7, #4]
 8011642:	681b      	ldr	r3, [r3, #0]
 8011644:	2220      	movs	r2, #32
 8011646:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8011648:	2320      	movs	r3, #32
 801164a:	e029      	b.n	80116a0 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	681b      	ldr	r3, [r3, #0]
 8011650:	4a15      	ldr	r2, [pc, #84]	@ (80116a8 <SD_FindSCR+0x19c>)
 8011652:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8011654:	68fb      	ldr	r3, [r7, #12]
 8011656:	061a      	lsls	r2, r3, #24
 8011658:	68fb      	ldr	r3, [r7, #12]
 801165a:	021b      	lsls	r3, r3, #8
 801165c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8011660:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 8011662:	68fb      	ldr	r3, [r7, #12]
 8011664:	0a1b      	lsrs	r3, r3, #8
 8011666:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 801166a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 801166c:	68fb      	ldr	r3, [r7, #12]
 801166e:	0e1b      	lsrs	r3, r3, #24
 8011670:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8011672:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011674:	601a      	str	r2, [r3, #0]
    scr++;
 8011676:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011678:	3304      	adds	r3, #4
 801167a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 801167c:	68bb      	ldr	r3, [r7, #8]
 801167e:	061a      	lsls	r2, r3, #24
 8011680:	68bb      	ldr	r3, [r7, #8]
 8011682:	021b      	lsls	r3, r3, #8
 8011684:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8011688:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 801168a:	68bb      	ldr	r3, [r7, #8]
 801168c:	0a1b      	lsrs	r3, r3, #8
 801168e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8011692:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 8011694:	68bb      	ldr	r3, [r7, #8]
 8011696:	0e1b      	lsrs	r3, r3, #24
 8011698:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 801169a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801169c:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 801169e:	2300      	movs	r3, #0
}
 80116a0:	4618      	mov	r0, r3
 80116a2:	3738      	adds	r7, #56	@ 0x38
 80116a4:	46bd      	mov	sp, r7
 80116a6:	bd80      	pop	{r7, pc}
 80116a8:	18000f3a 	.word	0x18000f3a

080116ac <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 80116ac:	b580      	push	{r7, lr}
 80116ae:	b086      	sub	sp, #24
 80116b0:	af00      	add	r7, sp, #0
 80116b2:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 80116b4:	687b      	ldr	r3, [r7, #4]
 80116b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80116b8:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= SDMMC_FIFO_SIZE)
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80116be:	2b1f      	cmp	r3, #31
 80116c0:	d936      	bls.n	8011730 <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 80116c2:	2300      	movs	r3, #0
 80116c4:	617b      	str	r3, [r7, #20]
 80116c6:	e027      	b.n	8011718 <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 80116c8:	687b      	ldr	r3, [r7, #4]
 80116ca:	681b      	ldr	r3, [r3, #0]
 80116cc:	4618      	mov	r0, r3
 80116ce:	f001 fd09 	bl	80130e4 <SDMMC_ReadFIFO>
 80116d2:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 80116d4:	68fb      	ldr	r3, [r7, #12]
 80116d6:	b2da      	uxtb	r2, r3
 80116d8:	693b      	ldr	r3, [r7, #16]
 80116da:	701a      	strb	r2, [r3, #0]
      tmp++;
 80116dc:	693b      	ldr	r3, [r7, #16]
 80116de:	3301      	adds	r3, #1
 80116e0:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 80116e2:	68fb      	ldr	r3, [r7, #12]
 80116e4:	0a1b      	lsrs	r3, r3, #8
 80116e6:	b2da      	uxtb	r2, r3
 80116e8:	693b      	ldr	r3, [r7, #16]
 80116ea:	701a      	strb	r2, [r3, #0]
      tmp++;
 80116ec:	693b      	ldr	r3, [r7, #16]
 80116ee:	3301      	adds	r3, #1
 80116f0:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 80116f2:	68fb      	ldr	r3, [r7, #12]
 80116f4:	0c1b      	lsrs	r3, r3, #16
 80116f6:	b2da      	uxtb	r2, r3
 80116f8:	693b      	ldr	r3, [r7, #16]
 80116fa:	701a      	strb	r2, [r3, #0]
      tmp++;
 80116fc:	693b      	ldr	r3, [r7, #16]
 80116fe:	3301      	adds	r3, #1
 8011700:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8011702:	68fb      	ldr	r3, [r7, #12]
 8011704:	0e1b      	lsrs	r3, r3, #24
 8011706:	b2da      	uxtb	r2, r3
 8011708:	693b      	ldr	r3, [r7, #16]
 801170a:	701a      	strb	r2, [r3, #0]
      tmp++;
 801170c:	693b      	ldr	r3, [r7, #16]
 801170e:	3301      	adds	r3, #1
 8011710:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8011712:	697b      	ldr	r3, [r7, #20]
 8011714:	3301      	adds	r3, #1
 8011716:	617b      	str	r3, [r7, #20]
 8011718:	697b      	ldr	r3, [r7, #20]
 801171a:	2b07      	cmp	r3, #7
 801171c:	d9d4      	bls.n	80116c8 <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 801171e:	687b      	ldr	r3, [r7, #4]
 8011720:	693a      	ldr	r2, [r7, #16]
 8011722:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize -= SDMMC_FIFO_SIZE;
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011728:	f1a3 0220 	sub.w	r2, r3, #32
 801172c:	687b      	ldr	r3, [r7, #4]
 801172e:	629a      	str	r2, [r3, #40]	@ 0x28
  }
}
 8011730:	bf00      	nop
 8011732:	3718      	adds	r7, #24
 8011734:	46bd      	mov	sp, r7
 8011736:	bd80      	pop	{r7, pc}

08011738 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8011738:	b580      	push	{r7, lr}
 801173a:	b086      	sub	sp, #24
 801173c:	af00      	add	r7, sp, #0
 801173e:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 8011740:	687b      	ldr	r3, [r7, #4]
 8011742:	69db      	ldr	r3, [r3, #28]
 8011744:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= SDMMC_FIFO_SIZE)
 8011746:	687b      	ldr	r3, [r7, #4]
 8011748:	6a1b      	ldr	r3, [r3, #32]
 801174a:	2b1f      	cmp	r3, #31
 801174c:	d93a      	bls.n	80117c4 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 801174e:	2300      	movs	r3, #0
 8011750:	617b      	str	r3, [r7, #20]
 8011752:	e02b      	b.n	80117ac <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 8011754:	693b      	ldr	r3, [r7, #16]
 8011756:	781b      	ldrb	r3, [r3, #0]
 8011758:	60fb      	str	r3, [r7, #12]
      tmp++;
 801175a:	693b      	ldr	r3, [r7, #16]
 801175c:	3301      	adds	r3, #1
 801175e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8011760:	693b      	ldr	r3, [r7, #16]
 8011762:	781b      	ldrb	r3, [r3, #0]
 8011764:	021a      	lsls	r2, r3, #8
 8011766:	68fb      	ldr	r3, [r7, #12]
 8011768:	4313      	orrs	r3, r2
 801176a:	60fb      	str	r3, [r7, #12]
      tmp++;
 801176c:	693b      	ldr	r3, [r7, #16]
 801176e:	3301      	adds	r3, #1
 8011770:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8011772:	693b      	ldr	r3, [r7, #16]
 8011774:	781b      	ldrb	r3, [r3, #0]
 8011776:	041a      	lsls	r2, r3, #16
 8011778:	68fb      	ldr	r3, [r7, #12]
 801177a:	4313      	orrs	r3, r2
 801177c:	60fb      	str	r3, [r7, #12]
      tmp++;
 801177e:	693b      	ldr	r3, [r7, #16]
 8011780:	3301      	adds	r3, #1
 8011782:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8011784:	693b      	ldr	r3, [r7, #16]
 8011786:	781b      	ldrb	r3, [r3, #0]
 8011788:	061a      	lsls	r2, r3, #24
 801178a:	68fb      	ldr	r3, [r7, #12]
 801178c:	4313      	orrs	r3, r2
 801178e:	60fb      	str	r3, [r7, #12]
      tmp++;
 8011790:	693b      	ldr	r3, [r7, #16]
 8011792:	3301      	adds	r3, #1
 8011794:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8011796:	687b      	ldr	r3, [r7, #4]
 8011798:	681b      	ldr	r3, [r3, #0]
 801179a:	f107 020c 	add.w	r2, r7, #12
 801179e:	4611      	mov	r1, r2
 80117a0:	4618      	mov	r0, r3
 80117a2:	f001 fcac 	bl	80130fe <SDMMC_WriteFIFO>
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 80117a6:	697b      	ldr	r3, [r7, #20]
 80117a8:	3301      	adds	r3, #1
 80117aa:	617b      	str	r3, [r7, #20]
 80117ac:	697b      	ldr	r3, [r7, #20]
 80117ae:	2b07      	cmp	r3, #7
 80117b0:	d9d0      	bls.n	8011754 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 80117b2:	687b      	ldr	r3, [r7, #4]
 80117b4:	693a      	ldr	r2, [r7, #16]
 80117b6:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= SDMMC_FIFO_SIZE;
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	6a1b      	ldr	r3, [r3, #32]
 80117bc:	f1a3 0220 	sub.w	r2, r3, #32
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	621a      	str	r2, [r3, #32]
  }
}
 80117c4:	bf00      	nop
 80117c6:	3718      	adds	r7, #24
 80117c8:	46bd      	mov	sp, r7
 80117ca:	bd80      	pop	{r7, pc}

080117cc <HAL_SDEx_ConfigDMAMultiBuffer>:
  * @param  BufferSize: Size of Buffer0 in Blocks. Buffer0 and Buffer1 must have the same size.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDEx_ConfigDMAMultiBuffer(SD_HandleTypeDef *hsd, uint32_t *pDataBuffer0, uint32_t *pDataBuffer1,
                                                uint32_t BufferSize)
{
 80117cc:	b480      	push	{r7}
 80117ce:	b085      	sub	sp, #20
 80117d0:	af00      	add	r7, sp, #0
 80117d2:	60f8      	str	r0, [r7, #12]
 80117d4:	60b9      	str	r1, [r7, #8]
 80117d6:	607a      	str	r2, [r7, #4]
 80117d8:	603b      	str	r3, [r7, #0]
  if (hsd->State == HAL_SD_STATE_READY)
 80117da:	68fb      	ldr	r3, [r7, #12]
 80117dc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80117e0:	b2db      	uxtb	r3, r3
 80117e2:	2b01      	cmp	r3, #1
 80117e4:	d10e      	bne.n	8011804 <HAL_SDEx_ConfigDMAMultiBuffer+0x38>
  {
    hsd->Instance->IDMABASE0 = (uint32_t) pDataBuffer0;
 80117e6:	68fb      	ldr	r3, [r7, #12]
 80117e8:	681b      	ldr	r3, [r3, #0]
 80117ea:	68ba      	ldr	r2, [r7, #8]
 80117ec:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->Instance->IDMABASE1 = (uint32_t) pDataBuffer1;
 80117ee:	68fb      	ldr	r3, [r7, #12]
 80117f0:	681b      	ldr	r3, [r3, #0]
 80117f2:	687a      	ldr	r2, [r7, #4]
 80117f4:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->Instance->IDMABSIZE = (uint32_t)(BLOCKSIZE * BufferSize);
 80117f6:	68fb      	ldr	r3, [r7, #12]
 80117f8:	681b      	ldr	r3, [r3, #0]
 80117fa:	683a      	ldr	r2, [r7, #0]
 80117fc:	0252      	lsls	r2, r2, #9
 80117fe:	655a      	str	r2, [r3, #84]	@ 0x54

    return HAL_OK;
 8011800:	2300      	movs	r3, #0
 8011802:	e000      	b.n	8011806 <HAL_SDEx_ConfigDMAMultiBuffer+0x3a>
  }
  else
  {
    return HAL_BUSY;
 8011804:	2302      	movs	r3, #2
  }
}
 8011806:	4618      	mov	r0, r3
 8011808:	3714      	adds	r7, #20
 801180a:	46bd      	mov	sp, r7
 801180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011810:	4770      	bx	lr
	...

08011814 <HAL_SDEx_ReadBlocksDMAMultiBuffer>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Total number of blocks to read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDEx_ReadBlocksDMAMultiBuffer(SD_HandleTypeDef *hsd, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8011814:	b580      	push	{r7, lr}
 8011816:	b08e      	sub	sp, #56	@ 0x38
 8011818:	af00      	add	r7, sp, #0
 801181a:	60f8      	str	r0, [r7, #12]
 801181c:	60b9      	str	r1, [r7, #8]
 801181e:	607a      	str	r2, [r7, #4]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t DmaBase0_reg;
  uint32_t DmaBase1_reg;
  uint32_t add = BlockAdd;
 8011820:	68bb      	ldr	r3, [r7, #8]
 8011822:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hsd->State == HAL_SD_STATE_READY)
 8011824:	68fb      	ldr	r3, [r7, #12]
 8011826:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801182a:	b2db      	uxtb	r3, r3
 801182c:	2b01      	cmp	r3, #1
 801182e:	f040 808b 	bne.w	8011948 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x134>
  {
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8011832:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011834:	687b      	ldr	r3, [r7, #4]
 8011836:	441a      	add	r2, r3
 8011838:	68fb      	ldr	r3, [r7, #12]
 801183a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801183c:	429a      	cmp	r2, r3
 801183e:	d907      	bls.n	8011850 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x3c>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8011840:	68fb      	ldr	r3, [r7, #12]
 8011842:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011844:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8011848:	68fb      	ldr	r3, [r7, #12]
 801184a:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 801184c:	2301      	movs	r3, #1
 801184e:	e07c      	b.n	801194a <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x136>
    }

    DmaBase0_reg = hsd->Instance->IDMABASE0;
 8011850:	68fb      	ldr	r3, [r7, #12]
 8011852:	681b      	ldr	r3, [r3, #0]
 8011854:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011856:	633b      	str	r3, [r7, #48]	@ 0x30
    DmaBase1_reg = hsd->Instance->IDMABASE1;
 8011858:	68fb      	ldr	r3, [r7, #12]
 801185a:	681b      	ldr	r3, [r3, #0]
 801185c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801185e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if ((hsd->Instance->IDMABSIZE == 0U) || (DmaBase0_reg == 0U) || (DmaBase1_reg == 0U))
 8011860:	68fb      	ldr	r3, [r7, #12]
 8011862:	681b      	ldr	r3, [r3, #0]
 8011864:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011866:	2b00      	cmp	r3, #0
 8011868:	d005      	beq.n	8011876 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x62>
 801186a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801186c:	2b00      	cmp	r3, #0
 801186e:	d002      	beq.n	8011876 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x62>
 8011870:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011872:	2b00      	cmp	r3, #0
 8011874:	d105      	bne.n	8011882 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x6e>
    {
      hsd->ErrorCode = HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8011876:	68fb      	ldr	r3, [r7, #12]
 8011878:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 801187c:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 801187e:	2301      	movs	r3, #1
 8011880:	e063      	b.n	801194a <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x136>
    }

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0;
 8011882:	68fb      	ldr	r3, [r7, #12]
 8011884:	681b      	ldr	r3, [r3, #0]
 8011886:	2200      	movs	r2, #0
 8011888:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* Clear old Flags*/
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 801188a:	68fb      	ldr	r3, [r7, #12]
 801188c:	681b      	ldr	r3, [r3, #0]
 801188e:	4a31      	ldr	r2, [pc, #196]	@ (8011954 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x140>)
 8011890:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8011892:	68fb      	ldr	r3, [r7, #12]
 8011894:	2200      	movs	r2, #0
 8011896:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_BUSY;
 8011898:	68fb      	ldr	r3, [r7, #12]
 801189a:	2203      	movs	r2, #3
 801189c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80118a0:	68fb      	ldr	r3, [r7, #12]
 80118a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80118a4:	2b01      	cmp	r3, #1
 80118a6:	d002      	beq.n	80118ae <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x9a>
    {
      add *= 512U;
 80118a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80118aa:	025b      	lsls	r3, r3, #9
 80118ac:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80118ae:	f04f 33ff 	mov.w	r3, #4294967295
 80118b2:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	025b      	lsls	r3, r3, #9
 80118b8:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80118ba:	2390      	movs	r3, #144	@ 0x90
 80118bc:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80118be:	2302      	movs	r3, #2
 80118c0:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80118c2:	2300      	movs	r3, #0
 80118c4:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 80118c6:	2300      	movs	r3, #0
 80118c8:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 80118ca:	68fb      	ldr	r3, [r7, #12]
 80118cc:	681b      	ldr	r3, [r3, #0]
 80118ce:	f107 0210 	add.w	r2, r7, #16
 80118d2:	4611      	mov	r1, r2
 80118d4:	4618      	mov	r0, r3
 80118d6:	f001 fc8d 	bl	80131f4 <SDMMC_ConfigData>

    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 80118da:	68fb      	ldr	r3, [r7, #12]
 80118dc:	681b      	ldr	r3, [r3, #0]
 80118de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80118e0:	68fb      	ldr	r3, [r7, #12]
 80118e2:	681b      	ldr	r3, [r3, #0]
 80118e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80118e8:	62da      	str	r2, [r3, #44]	@ 0x2c

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 80118ea:	68fb      	ldr	r3, [r7, #12]
 80118ec:	681b      	ldr	r3, [r3, #0]
 80118ee:	68da      	ldr	r2, [r3, #12]
 80118f0:	68fb      	ldr	r3, [r7, #12]
 80118f2:	681b      	ldr	r3, [r3, #0]
 80118f4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80118f8:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMACTRL = SDMMC_ENABLE_IDMA_DOUBLE_BUFF0;
 80118fa:	68fb      	ldr	r3, [r7, #12]
 80118fc:	681b      	ldr	r3, [r3, #0]
 80118fe:	2203      	movs	r2, #3
 8011900:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Read Blocks in DMA mode */
    hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8011902:	68fb      	ldr	r3, [r7, #12]
 8011904:	2282      	movs	r2, #130	@ 0x82
 8011906:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Read Multi Block command */
    errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8011908:	68fb      	ldr	r3, [r7, #12]
 801190a:	681b      	ldr	r3, [r3, #0]
 801190c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801190e:	4618      	mov	r0, r3
 8011910:	f001 fcbf 	bl	8013292 <SDMMC_CmdReadMultiBlock>
 8011914:	62b8      	str	r0, [r7, #40]	@ 0x28
    if (errorstate != HAL_SD_ERROR_NONE)
 8011916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011918:	2b00      	cmp	r3, #0
 801191a:	d00b      	beq.n	8011934 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x120>
    {
      hsd->State = HAL_SD_STATE_READY;
 801191c:	68fb      	ldr	r3, [r7, #12]
 801191e:	2201      	movs	r2, #1
 8011920:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->ErrorCode |= errorstate;
 8011924:	68fb      	ldr	r3, [r7, #12]
 8011926:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801192a:	431a      	orrs	r2, r3
 801192c:	68fb      	ldr	r3, [r7, #12]
 801192e:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8011930:	2301      	movs	r3, #1
 8011932:	e00a      	b.n	801194a <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x136>
    }

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND |
 8011934:	68fb      	ldr	r3, [r7, #12]
 8011936:	681b      	ldr	r3, [r3, #0]
 8011938:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 801193a:	68fb      	ldr	r3, [r7, #12]
 801193c:	681a      	ldr	r2, [r3, #0]
 801193e:	4b06      	ldr	r3, [pc, #24]	@ (8011958 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x144>)
 8011940:	430b      	orrs	r3, r1
 8011942:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDMMC_IT_IDMABTC));

    return HAL_OK;
 8011944:	2300      	movs	r3, #0
 8011946:	e000      	b.n	801194a <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x136>
  }
  else
  {
    return HAL_BUSY;
 8011948:	2302      	movs	r3, #2
  }

}
 801194a:	4618      	mov	r0, r3
 801194c:	3738      	adds	r7, #56	@ 0x38
 801194e:	46bd      	mov	sp, r7
 8011950:	bd80      	pop	{r7, pc}
 8011952:	bf00      	nop
 8011954:	18000f3a 	.word	0x18000f3a
 8011958:	1000012a 	.word	0x1000012a

0801195c <HAL_SDEx_WriteBlocksDMAMultiBuffer>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Total number of blocks to read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDEx_WriteBlocksDMAMultiBuffer(SD_HandleTypeDef *hsd, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 801195c:	b580      	push	{r7, lr}
 801195e:	b08e      	sub	sp, #56	@ 0x38
 8011960:	af00      	add	r7, sp, #0
 8011962:	60f8      	str	r0, [r7, #12]
 8011964:	60b9      	str	r1, [r7, #8]
 8011966:	607a      	str	r2, [r7, #4]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t DmaBase0_reg;
  uint32_t DmaBase1_reg;
  uint32_t add = BlockAdd;
 8011968:	68bb      	ldr	r3, [r7, #8]
 801196a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hsd->State == HAL_SD_STATE_READY)
 801196c:	68fb      	ldr	r3, [r7, #12]
 801196e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8011972:	b2db      	uxtb	r3, r3
 8011974:	2b01      	cmp	r3, #1
 8011976:	d17e      	bne.n	8011a76 <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x11a>
  {
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8011978:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801197a:	687b      	ldr	r3, [r7, #4]
 801197c:	441a      	add	r2, r3
 801197e:	68fb      	ldr	r3, [r7, #12]
 8011980:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011982:	429a      	cmp	r2, r3
 8011984:	d907      	bls.n	8011996 <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x3a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8011986:	68fb      	ldr	r3, [r7, #12]
 8011988:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801198a:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 801198e:	68fb      	ldr	r3, [r7, #12]
 8011990:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8011992:	2301      	movs	r3, #1
 8011994:	e070      	b.n	8011a78 <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x11c>
    }

    DmaBase0_reg = hsd->Instance->IDMABASE0;
 8011996:	68fb      	ldr	r3, [r7, #12]
 8011998:	681b      	ldr	r3, [r3, #0]
 801199a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801199c:	633b      	str	r3, [r7, #48]	@ 0x30
    DmaBase1_reg = hsd->Instance->IDMABASE1;
 801199e:	68fb      	ldr	r3, [r7, #12]
 80119a0:	681b      	ldr	r3, [r3, #0]
 80119a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80119a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if ((hsd->Instance->IDMABSIZE == 0U) || (DmaBase0_reg == 0U) || (DmaBase1_reg == 0U))
 80119a6:	68fb      	ldr	r3, [r7, #12]
 80119a8:	681b      	ldr	r3, [r3, #0]
 80119aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80119ac:	2b00      	cmp	r3, #0
 80119ae:	d005      	beq.n	80119bc <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x60>
 80119b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80119b2:	2b00      	cmp	r3, #0
 80119b4:	d002      	beq.n	80119bc <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x60>
 80119b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119b8:	2b00      	cmp	r3, #0
 80119ba:	d105      	bne.n	80119c8 <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x6c>
    {
      hsd->ErrorCode = HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80119bc:	68fb      	ldr	r3, [r7, #12]
 80119be:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80119c2:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 80119c4:	2301      	movs	r3, #1
 80119c6:	e057      	b.n	8011a78 <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x11c>
    }

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0;
 80119c8:	68fb      	ldr	r3, [r7, #12]
 80119ca:	681b      	ldr	r3, [r3, #0]
 80119cc:	2200      	movs	r2, #0
 80119ce:	62da      	str	r2, [r3, #44]	@ 0x2c

    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80119d0:	68fb      	ldr	r3, [r7, #12]
 80119d2:	2200      	movs	r2, #0
 80119d4:	635a      	str	r2, [r3, #52]	@ 0x34

    hsd->State = HAL_SD_STATE_BUSY;
 80119d6:	68fb      	ldr	r3, [r7, #12]
 80119d8:	2203      	movs	r2, #3
 80119da:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80119de:	68fb      	ldr	r3, [r7, #12]
 80119e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80119e2:	2b01      	cmp	r3, #1
 80119e4:	d002      	beq.n	80119ec <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x90>
    {
      add *= 512U;
 80119e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80119e8:	025b      	lsls	r3, r3, #9
 80119ea:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80119ec:	f04f 33ff 	mov.w	r3, #4294967295
 80119f0:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	025b      	lsls	r3, r3, #9
 80119f6:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80119f8:	2390      	movs	r3, #144	@ 0x90
 80119fa:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 80119fc:	2300      	movs	r3, #0
 80119fe:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8011a00:	2300      	movs	r3, #0
 8011a02:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8011a04:	2300      	movs	r3, #0
 8011a06:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8011a08:	68fb      	ldr	r3, [r7, #12]
 8011a0a:	681b      	ldr	r3, [r3, #0]
 8011a0c:	f107 0210 	add.w	r2, r7, #16
 8011a10:	4611      	mov	r1, r2
 8011a12:	4618      	mov	r0, r3
 8011a14:	f001 fbee 	bl	80131f4 <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 8011a18:	68fb      	ldr	r3, [r7, #12]
 8011a1a:	681b      	ldr	r3, [r3, #0]
 8011a1c:	68da      	ldr	r2, [r3, #12]
 8011a1e:	68fb      	ldr	r3, [r7, #12]
 8011a20:	681b      	ldr	r3, [r3, #0]
 8011a22:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8011a26:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMACTRL = SDMMC_ENABLE_IDMA_DOUBLE_BUFF0;
 8011a28:	68fb      	ldr	r3, [r7, #12]
 8011a2a:	681b      	ldr	r3, [r3, #0]
 8011a2c:	2203      	movs	r2, #3
 8011a2e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Write Blocks in DMA mode */
    hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8011a30:	68fb      	ldr	r3, [r7, #12]
 8011a32:	22a0      	movs	r2, #160	@ 0xa0
 8011a34:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Write Multi Block command */
    errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8011a36:	68fb      	ldr	r3, [r7, #12]
 8011a38:	681b      	ldr	r3, [r3, #0]
 8011a3a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8011a3c:	4618      	mov	r0, r3
 8011a3e:	f001 fc4b 	bl	80132d8 <SDMMC_CmdWriteMultiBlock>
 8011a42:	62b8      	str	r0, [r7, #40]	@ 0x28
    if (errorstate != HAL_SD_ERROR_NONE)
 8011a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a46:	2b00      	cmp	r3, #0
 8011a48:	d00b      	beq.n	8011a62 <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x106>
    {
      hsd->State = HAL_SD_STATE_READY;
 8011a4a:	68fb      	ldr	r3, [r7, #12]
 8011a4c:	2201      	movs	r2, #1
 8011a4e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->ErrorCode |= errorstate;
 8011a52:	68fb      	ldr	r3, [r7, #12]
 8011a54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011a56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a58:	431a      	orrs	r2, r3
 8011a5a:	68fb      	ldr	r3, [r7, #12]
 8011a5c:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8011a5e:	2301      	movs	r3, #1
 8011a60:	e00a      	b.n	8011a78 <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x11c>
    }

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND |
 8011a62:	68fb      	ldr	r3, [r7, #12]
 8011a64:	681b      	ldr	r3, [r3, #0]
 8011a66:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8011a68:	68fb      	ldr	r3, [r7, #12]
 8011a6a:	681a      	ldr	r2, [r3, #0]
 8011a6c:	4b04      	ldr	r3, [pc, #16]	@ (8011a80 <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x124>)
 8011a6e:	430b      	orrs	r3, r1
 8011a70:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDMMC_IT_IDMABTC));

    return HAL_OK;
 8011a72:	2300      	movs	r3, #0
 8011a74:	e000      	b.n	8011a78 <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8011a76:	2302      	movs	r3, #2
  }
}
 8011a78:	4618      	mov	r0, r3
 8011a7a:	3738      	adds	r7, #56	@ 0x38
 8011a7c:	46bd      	mov	sp, r7
 8011a7e:	bd80      	pop	{r7, pc}
 8011a80:	1000011a 	.word	0x1000011a

08011a84 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8011a84:	b580      	push	{r7, lr}
 8011a86:	b082      	sub	sp, #8
 8011a88:	af00      	add	r7, sp, #0
 8011a8a:	6078      	str	r0, [r7, #4]
 8011a8c:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	2b00      	cmp	r3, #0
 8011a92:	d101      	bne.n	8011a98 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8011a94:	2301      	movs	r3, #1
 8011a96:	e02b      	b.n	8011af0 <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8011a9e:	b2db      	uxtb	r3, r3
 8011aa0:	2b00      	cmp	r3, #0
 8011aa2:	d106      	bne.n	8011ab2 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8011aa4:	687b      	ldr	r3, [r7, #4]
 8011aa6:	2200      	movs	r2, #0
 8011aa8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8011aac:	6878      	ldr	r0, [r7, #4]
 8011aae:	f005 fc41 	bl	8017334 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8011ab2:	687b      	ldr	r3, [r7, #4]
 8011ab4:	2202      	movs	r2, #2
 8011ab6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8011aba:	687b      	ldr	r3, [r7, #4]
 8011abc:	681a      	ldr	r2, [r3, #0]
 8011abe:	687b      	ldr	r3, [r7, #4]
 8011ac0:	3304      	adds	r3, #4
 8011ac2:	4619      	mov	r1, r3
 8011ac4:	4610      	mov	r0, r2
 8011ac6:	f001 f9e1 	bl	8012e8c <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8011aca:	687b      	ldr	r3, [r7, #4]
 8011acc:	6818      	ldr	r0, [r3, #0]
 8011ace:	687b      	ldr	r3, [r7, #4]
 8011ad0:	685b      	ldr	r3, [r3, #4]
 8011ad2:	461a      	mov	r2, r3
 8011ad4:	6839      	ldr	r1, [r7, #0]
 8011ad6:	f001 fa35 	bl	8012f44 <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 8011ada:	4b07      	ldr	r3, [pc, #28]	@ (8011af8 <HAL_SDRAM_Init+0x74>)
 8011adc:	681b      	ldr	r3, [r3, #0]
 8011ade:	4a06      	ldr	r2, [pc, #24]	@ (8011af8 <HAL_SDRAM_Init+0x74>)
 8011ae0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011ae4:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8011ae6:	687b      	ldr	r3, [r7, #4]
 8011ae8:	2201      	movs	r2, #1
 8011aea:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8011aee:	2300      	movs	r3, #0
}
 8011af0:	4618      	mov	r0, r3
 8011af2:	3708      	adds	r7, #8
 8011af4:	46bd      	mov	sp, r7
 8011af6:	bd80      	pop	{r7, pc}
 8011af8:	52004000 	.word	0x52004000

08011afc <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8011afc:	b580      	push	{r7, lr}
 8011afe:	b086      	sub	sp, #24
 8011b00:	af00      	add	r7, sp, #0
 8011b02:	60f8      	str	r0, [r7, #12]
 8011b04:	60b9      	str	r1, [r7, #8]
 8011b06:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8011b08:	68fb      	ldr	r3, [r7, #12]
 8011b0a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8011b0e:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8011b10:	7dfb      	ldrb	r3, [r7, #23]
 8011b12:	2b02      	cmp	r3, #2
 8011b14:	d101      	bne.n	8011b1a <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8011b16:	2302      	movs	r3, #2
 8011b18:	e021      	b.n	8011b5e <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8011b1a:	7dfb      	ldrb	r3, [r7, #23]
 8011b1c:	2b01      	cmp	r3, #1
 8011b1e:	d002      	beq.n	8011b26 <HAL_SDRAM_SendCommand+0x2a>
 8011b20:	7dfb      	ldrb	r3, [r7, #23]
 8011b22:	2b05      	cmp	r3, #5
 8011b24:	d118      	bne.n	8011b58 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8011b26:	68fb      	ldr	r3, [r7, #12]
 8011b28:	2202      	movs	r2, #2
 8011b2a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8011b2e:	68fb      	ldr	r3, [r7, #12]
 8011b30:	681b      	ldr	r3, [r3, #0]
 8011b32:	687a      	ldr	r2, [r7, #4]
 8011b34:	68b9      	ldr	r1, [r7, #8]
 8011b36:	4618      	mov	r0, r3
 8011b38:	f001 fa6e 	bl	8013018 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8011b3c:	68bb      	ldr	r3, [r7, #8]
 8011b3e:	681b      	ldr	r3, [r3, #0]
 8011b40:	2b02      	cmp	r3, #2
 8011b42:	d104      	bne.n	8011b4e <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8011b44:	68fb      	ldr	r3, [r7, #12]
 8011b46:	2205      	movs	r2, #5
 8011b48:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8011b4c:	e006      	b.n	8011b5c <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 8011b4e:	68fb      	ldr	r3, [r7, #12]
 8011b50:	2201      	movs	r2, #1
 8011b52:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8011b56:	e001      	b.n	8011b5c <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8011b58:	2301      	movs	r3, #1
 8011b5a:	e000      	b.n	8011b5e <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8011b5c:	2300      	movs	r3, #0
}
 8011b5e:	4618      	mov	r0, r3
 8011b60:	3718      	adds	r7, #24
 8011b62:	46bd      	mov	sp, r7
 8011b64:	bd80      	pop	{r7, pc}

08011b66 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8011b66:	b580      	push	{r7, lr}
 8011b68:	b082      	sub	sp, #8
 8011b6a:	af00      	add	r7, sp, #0
 8011b6c:	6078      	str	r0, [r7, #4]
 8011b6e:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8011b70:	687b      	ldr	r3, [r7, #4]
 8011b72:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8011b76:	b2db      	uxtb	r3, r3
 8011b78:	2b02      	cmp	r3, #2
 8011b7a:	d101      	bne.n	8011b80 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8011b7c:	2302      	movs	r3, #2
 8011b7e:	e016      	b.n	8011bae <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8011b80:	687b      	ldr	r3, [r7, #4]
 8011b82:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8011b86:	b2db      	uxtb	r3, r3
 8011b88:	2b01      	cmp	r3, #1
 8011b8a:	d10f      	bne.n	8011bac <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8011b8c:	687b      	ldr	r3, [r7, #4]
 8011b8e:	2202      	movs	r2, #2
 8011b90:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8011b94:	687b      	ldr	r3, [r7, #4]
 8011b96:	681b      	ldr	r3, [r3, #0]
 8011b98:	6839      	ldr	r1, [r7, #0]
 8011b9a:	4618      	mov	r0, r3
 8011b9c:	f001 fa60 	bl	8013060 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	2201      	movs	r2, #1
 8011ba4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8011ba8:	2300      	movs	r3, #0
 8011baa:	e000      	b.n	8011bae <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8011bac:	2301      	movs	r3, #1
}
 8011bae:	4618      	mov	r0, r3
 8011bb0:	3708      	adds	r7, #8
 8011bb2:	46bd      	mov	sp, r7
 8011bb4:	bd80      	pop	{r7, pc}

08011bb6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8011bb6:	b580      	push	{r7, lr}
 8011bb8:	b082      	sub	sp, #8
 8011bba:	af00      	add	r7, sp, #0
 8011bbc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8011bbe:	687b      	ldr	r3, [r7, #4]
 8011bc0:	2b00      	cmp	r3, #0
 8011bc2:	d101      	bne.n	8011bc8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8011bc4:	2301      	movs	r3, #1
 8011bc6:	e042      	b.n	8011c4e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8011bc8:	687b      	ldr	r3, [r7, #4]
 8011bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011bce:	2b00      	cmp	r3, #0
 8011bd0:	d106      	bne.n	8011be0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8011bd2:	687b      	ldr	r3, [r7, #4]
 8011bd4:	2200      	movs	r2, #0
 8011bd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8011bda:	6878      	ldr	r0, [r7, #4]
 8011bdc:	f007 ffbe 	bl	8019b5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8011be0:	687b      	ldr	r3, [r7, #4]
 8011be2:	2224      	movs	r2, #36	@ 0x24
 8011be4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8011be8:	687b      	ldr	r3, [r7, #4]
 8011bea:	681b      	ldr	r3, [r3, #0]
 8011bec:	681a      	ldr	r2, [r3, #0]
 8011bee:	687b      	ldr	r3, [r7, #4]
 8011bf0:	681b      	ldr	r3, [r3, #0]
 8011bf2:	f022 0201 	bic.w	r2, r2, #1
 8011bf6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8011bf8:	687b      	ldr	r3, [r7, #4]
 8011bfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011bfc:	2b00      	cmp	r3, #0
 8011bfe:	d002      	beq.n	8011c06 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8011c00:	6878      	ldr	r0, [r7, #4]
 8011c02:	f000 fe1f 	bl	8012844 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8011c06:	6878      	ldr	r0, [r7, #4]
 8011c08:	f000 f8b4 	bl	8011d74 <UART_SetConfig>
 8011c0c:	4603      	mov	r3, r0
 8011c0e:	2b01      	cmp	r3, #1
 8011c10:	d101      	bne.n	8011c16 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8011c12:	2301      	movs	r3, #1
 8011c14:	e01b      	b.n	8011c4e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8011c16:	687b      	ldr	r3, [r7, #4]
 8011c18:	681b      	ldr	r3, [r3, #0]
 8011c1a:	685a      	ldr	r2, [r3, #4]
 8011c1c:	687b      	ldr	r3, [r7, #4]
 8011c1e:	681b      	ldr	r3, [r3, #0]
 8011c20:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8011c24:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8011c26:	687b      	ldr	r3, [r7, #4]
 8011c28:	681b      	ldr	r3, [r3, #0]
 8011c2a:	689a      	ldr	r2, [r3, #8]
 8011c2c:	687b      	ldr	r3, [r7, #4]
 8011c2e:	681b      	ldr	r3, [r3, #0]
 8011c30:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8011c34:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8011c36:	687b      	ldr	r3, [r7, #4]
 8011c38:	681b      	ldr	r3, [r3, #0]
 8011c3a:	681a      	ldr	r2, [r3, #0]
 8011c3c:	687b      	ldr	r3, [r7, #4]
 8011c3e:	681b      	ldr	r3, [r3, #0]
 8011c40:	f042 0201 	orr.w	r2, r2, #1
 8011c44:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8011c46:	6878      	ldr	r0, [r7, #4]
 8011c48:	f000 fe9e 	bl	8012988 <UART_CheckIdleState>
 8011c4c:	4603      	mov	r3, r0
}
 8011c4e:	4618      	mov	r0, r3
 8011c50:	3708      	adds	r7, #8
 8011c52:	46bd      	mov	sp, r7
 8011c54:	bd80      	pop	{r7, pc}

08011c56 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8011c56:	b580      	push	{r7, lr}
 8011c58:	b08a      	sub	sp, #40	@ 0x28
 8011c5a:	af02      	add	r7, sp, #8
 8011c5c:	60f8      	str	r0, [r7, #12]
 8011c5e:	60b9      	str	r1, [r7, #8]
 8011c60:	603b      	str	r3, [r7, #0]
 8011c62:	4613      	mov	r3, r2
 8011c64:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8011c66:	68fb      	ldr	r3, [r7, #12]
 8011c68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011c6c:	2b20      	cmp	r3, #32
 8011c6e:	d17b      	bne.n	8011d68 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8011c70:	68bb      	ldr	r3, [r7, #8]
 8011c72:	2b00      	cmp	r3, #0
 8011c74:	d002      	beq.n	8011c7c <HAL_UART_Transmit+0x26>
 8011c76:	88fb      	ldrh	r3, [r7, #6]
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	d101      	bne.n	8011c80 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8011c7c:	2301      	movs	r3, #1
 8011c7e:	e074      	b.n	8011d6a <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011c80:	68fb      	ldr	r3, [r7, #12]
 8011c82:	2200      	movs	r2, #0
 8011c84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8011c88:	68fb      	ldr	r3, [r7, #12]
 8011c8a:	2221      	movs	r2, #33	@ 0x21
 8011c8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8011c90:	f7f2 ff64 	bl	8004b5c <HAL_GetTick>
 8011c94:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8011c96:	68fb      	ldr	r3, [r7, #12]
 8011c98:	88fa      	ldrh	r2, [r7, #6]
 8011c9a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8011c9e:	68fb      	ldr	r3, [r7, #12]
 8011ca0:	88fa      	ldrh	r2, [r7, #6]
 8011ca2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8011ca6:	68fb      	ldr	r3, [r7, #12]
 8011ca8:	689b      	ldr	r3, [r3, #8]
 8011caa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011cae:	d108      	bne.n	8011cc2 <HAL_UART_Transmit+0x6c>
 8011cb0:	68fb      	ldr	r3, [r7, #12]
 8011cb2:	691b      	ldr	r3, [r3, #16]
 8011cb4:	2b00      	cmp	r3, #0
 8011cb6:	d104      	bne.n	8011cc2 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8011cb8:	2300      	movs	r3, #0
 8011cba:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8011cbc:	68bb      	ldr	r3, [r7, #8]
 8011cbe:	61bb      	str	r3, [r7, #24]
 8011cc0:	e003      	b.n	8011cca <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8011cc2:	68bb      	ldr	r3, [r7, #8]
 8011cc4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8011cc6:	2300      	movs	r3, #0
 8011cc8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8011cca:	e030      	b.n	8011d2e <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8011ccc:	683b      	ldr	r3, [r7, #0]
 8011cce:	9300      	str	r3, [sp, #0]
 8011cd0:	697b      	ldr	r3, [r7, #20]
 8011cd2:	2200      	movs	r2, #0
 8011cd4:	2180      	movs	r1, #128	@ 0x80
 8011cd6:	68f8      	ldr	r0, [r7, #12]
 8011cd8:	f000 ff00 	bl	8012adc <UART_WaitOnFlagUntilTimeout>
 8011cdc:	4603      	mov	r3, r0
 8011cde:	2b00      	cmp	r3, #0
 8011ce0:	d005      	beq.n	8011cee <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8011ce2:	68fb      	ldr	r3, [r7, #12]
 8011ce4:	2220      	movs	r2, #32
 8011ce6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8011cea:	2303      	movs	r3, #3
 8011cec:	e03d      	b.n	8011d6a <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8011cee:	69fb      	ldr	r3, [r7, #28]
 8011cf0:	2b00      	cmp	r3, #0
 8011cf2:	d10b      	bne.n	8011d0c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8011cf4:	69bb      	ldr	r3, [r7, #24]
 8011cf6:	881b      	ldrh	r3, [r3, #0]
 8011cf8:	461a      	mov	r2, r3
 8011cfa:	68fb      	ldr	r3, [r7, #12]
 8011cfc:	681b      	ldr	r3, [r3, #0]
 8011cfe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8011d02:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8011d04:	69bb      	ldr	r3, [r7, #24]
 8011d06:	3302      	adds	r3, #2
 8011d08:	61bb      	str	r3, [r7, #24]
 8011d0a:	e007      	b.n	8011d1c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8011d0c:	69fb      	ldr	r3, [r7, #28]
 8011d0e:	781a      	ldrb	r2, [r3, #0]
 8011d10:	68fb      	ldr	r3, [r7, #12]
 8011d12:	681b      	ldr	r3, [r3, #0]
 8011d14:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8011d16:	69fb      	ldr	r3, [r7, #28]
 8011d18:	3301      	adds	r3, #1
 8011d1a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8011d1c:	68fb      	ldr	r3, [r7, #12]
 8011d1e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8011d22:	b29b      	uxth	r3, r3
 8011d24:	3b01      	subs	r3, #1
 8011d26:	b29a      	uxth	r2, r3
 8011d28:	68fb      	ldr	r3, [r7, #12]
 8011d2a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8011d2e:	68fb      	ldr	r3, [r7, #12]
 8011d30:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8011d34:	b29b      	uxth	r3, r3
 8011d36:	2b00      	cmp	r3, #0
 8011d38:	d1c8      	bne.n	8011ccc <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8011d3a:	683b      	ldr	r3, [r7, #0]
 8011d3c:	9300      	str	r3, [sp, #0]
 8011d3e:	697b      	ldr	r3, [r7, #20]
 8011d40:	2200      	movs	r2, #0
 8011d42:	2140      	movs	r1, #64	@ 0x40
 8011d44:	68f8      	ldr	r0, [r7, #12]
 8011d46:	f000 fec9 	bl	8012adc <UART_WaitOnFlagUntilTimeout>
 8011d4a:	4603      	mov	r3, r0
 8011d4c:	2b00      	cmp	r3, #0
 8011d4e:	d005      	beq.n	8011d5c <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8011d50:	68fb      	ldr	r3, [r7, #12]
 8011d52:	2220      	movs	r2, #32
 8011d54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8011d58:	2303      	movs	r3, #3
 8011d5a:	e006      	b.n	8011d6a <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8011d5c:	68fb      	ldr	r3, [r7, #12]
 8011d5e:	2220      	movs	r2, #32
 8011d60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8011d64:	2300      	movs	r3, #0
 8011d66:	e000      	b.n	8011d6a <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8011d68:	2302      	movs	r3, #2
  }
}
 8011d6a:	4618      	mov	r0, r3
 8011d6c:	3720      	adds	r7, #32
 8011d6e:	46bd      	mov	sp, r7
 8011d70:	bd80      	pop	{r7, pc}
	...

08011d74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8011d74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8011d78:	b092      	sub	sp, #72	@ 0x48
 8011d7a:	af00      	add	r7, sp, #0
 8011d7c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8011d7e:	2300      	movs	r3, #0
 8011d80:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8011d84:	697b      	ldr	r3, [r7, #20]
 8011d86:	689a      	ldr	r2, [r3, #8]
 8011d88:	697b      	ldr	r3, [r7, #20]
 8011d8a:	691b      	ldr	r3, [r3, #16]
 8011d8c:	431a      	orrs	r2, r3
 8011d8e:	697b      	ldr	r3, [r7, #20]
 8011d90:	695b      	ldr	r3, [r3, #20]
 8011d92:	431a      	orrs	r2, r3
 8011d94:	697b      	ldr	r3, [r7, #20]
 8011d96:	69db      	ldr	r3, [r3, #28]
 8011d98:	4313      	orrs	r3, r2
 8011d9a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8011d9c:	697b      	ldr	r3, [r7, #20]
 8011d9e:	681b      	ldr	r3, [r3, #0]
 8011da0:	681a      	ldr	r2, [r3, #0]
 8011da2:	4bbe      	ldr	r3, [pc, #760]	@ (801209c <UART_SetConfig+0x328>)
 8011da4:	4013      	ands	r3, r2
 8011da6:	697a      	ldr	r2, [r7, #20]
 8011da8:	6812      	ldr	r2, [r2, #0]
 8011daa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011dac:	430b      	orrs	r3, r1
 8011dae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8011db0:	697b      	ldr	r3, [r7, #20]
 8011db2:	681b      	ldr	r3, [r3, #0]
 8011db4:	685b      	ldr	r3, [r3, #4]
 8011db6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8011dba:	697b      	ldr	r3, [r7, #20]
 8011dbc:	68da      	ldr	r2, [r3, #12]
 8011dbe:	697b      	ldr	r3, [r7, #20]
 8011dc0:	681b      	ldr	r3, [r3, #0]
 8011dc2:	430a      	orrs	r2, r1
 8011dc4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8011dc6:	697b      	ldr	r3, [r7, #20]
 8011dc8:	699b      	ldr	r3, [r3, #24]
 8011dca:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8011dcc:	697b      	ldr	r3, [r7, #20]
 8011dce:	681b      	ldr	r3, [r3, #0]
 8011dd0:	4ab3      	ldr	r2, [pc, #716]	@ (80120a0 <UART_SetConfig+0x32c>)
 8011dd2:	4293      	cmp	r3, r2
 8011dd4:	d004      	beq.n	8011de0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8011dd6:	697b      	ldr	r3, [r7, #20]
 8011dd8:	6a1b      	ldr	r3, [r3, #32]
 8011dda:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011ddc:	4313      	orrs	r3, r2
 8011dde:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8011de0:	697b      	ldr	r3, [r7, #20]
 8011de2:	681b      	ldr	r3, [r3, #0]
 8011de4:	689a      	ldr	r2, [r3, #8]
 8011de6:	4baf      	ldr	r3, [pc, #700]	@ (80120a4 <UART_SetConfig+0x330>)
 8011de8:	4013      	ands	r3, r2
 8011dea:	697a      	ldr	r2, [r7, #20]
 8011dec:	6812      	ldr	r2, [r2, #0]
 8011dee:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011df0:	430b      	orrs	r3, r1
 8011df2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8011df4:	697b      	ldr	r3, [r7, #20]
 8011df6:	681b      	ldr	r3, [r3, #0]
 8011df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011dfa:	f023 010f 	bic.w	r1, r3, #15
 8011dfe:	697b      	ldr	r3, [r7, #20]
 8011e00:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011e02:	697b      	ldr	r3, [r7, #20]
 8011e04:	681b      	ldr	r3, [r3, #0]
 8011e06:	430a      	orrs	r2, r1
 8011e08:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8011e0a:	697b      	ldr	r3, [r7, #20]
 8011e0c:	681b      	ldr	r3, [r3, #0]
 8011e0e:	4aa6      	ldr	r2, [pc, #664]	@ (80120a8 <UART_SetConfig+0x334>)
 8011e10:	4293      	cmp	r3, r2
 8011e12:	d177      	bne.n	8011f04 <UART_SetConfig+0x190>
 8011e14:	4ba5      	ldr	r3, [pc, #660]	@ (80120ac <UART_SetConfig+0x338>)
 8011e16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011e18:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8011e1c:	2b28      	cmp	r3, #40	@ 0x28
 8011e1e:	d86d      	bhi.n	8011efc <UART_SetConfig+0x188>
 8011e20:	a201      	add	r2, pc, #4	@ (adr r2, 8011e28 <UART_SetConfig+0xb4>)
 8011e22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011e26:	bf00      	nop
 8011e28:	08011ecd 	.word	0x08011ecd
 8011e2c:	08011efd 	.word	0x08011efd
 8011e30:	08011efd 	.word	0x08011efd
 8011e34:	08011efd 	.word	0x08011efd
 8011e38:	08011efd 	.word	0x08011efd
 8011e3c:	08011efd 	.word	0x08011efd
 8011e40:	08011efd 	.word	0x08011efd
 8011e44:	08011efd 	.word	0x08011efd
 8011e48:	08011ed5 	.word	0x08011ed5
 8011e4c:	08011efd 	.word	0x08011efd
 8011e50:	08011efd 	.word	0x08011efd
 8011e54:	08011efd 	.word	0x08011efd
 8011e58:	08011efd 	.word	0x08011efd
 8011e5c:	08011efd 	.word	0x08011efd
 8011e60:	08011efd 	.word	0x08011efd
 8011e64:	08011efd 	.word	0x08011efd
 8011e68:	08011edd 	.word	0x08011edd
 8011e6c:	08011efd 	.word	0x08011efd
 8011e70:	08011efd 	.word	0x08011efd
 8011e74:	08011efd 	.word	0x08011efd
 8011e78:	08011efd 	.word	0x08011efd
 8011e7c:	08011efd 	.word	0x08011efd
 8011e80:	08011efd 	.word	0x08011efd
 8011e84:	08011efd 	.word	0x08011efd
 8011e88:	08011ee5 	.word	0x08011ee5
 8011e8c:	08011efd 	.word	0x08011efd
 8011e90:	08011efd 	.word	0x08011efd
 8011e94:	08011efd 	.word	0x08011efd
 8011e98:	08011efd 	.word	0x08011efd
 8011e9c:	08011efd 	.word	0x08011efd
 8011ea0:	08011efd 	.word	0x08011efd
 8011ea4:	08011efd 	.word	0x08011efd
 8011ea8:	08011eed 	.word	0x08011eed
 8011eac:	08011efd 	.word	0x08011efd
 8011eb0:	08011efd 	.word	0x08011efd
 8011eb4:	08011efd 	.word	0x08011efd
 8011eb8:	08011efd 	.word	0x08011efd
 8011ebc:	08011efd 	.word	0x08011efd
 8011ec0:	08011efd 	.word	0x08011efd
 8011ec4:	08011efd 	.word	0x08011efd
 8011ec8:	08011ef5 	.word	0x08011ef5
 8011ecc:	2301      	movs	r3, #1
 8011ece:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011ed2:	e222      	b.n	801231a <UART_SetConfig+0x5a6>
 8011ed4:	2304      	movs	r3, #4
 8011ed6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011eda:	e21e      	b.n	801231a <UART_SetConfig+0x5a6>
 8011edc:	2308      	movs	r3, #8
 8011ede:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011ee2:	e21a      	b.n	801231a <UART_SetConfig+0x5a6>
 8011ee4:	2310      	movs	r3, #16
 8011ee6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011eea:	e216      	b.n	801231a <UART_SetConfig+0x5a6>
 8011eec:	2320      	movs	r3, #32
 8011eee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011ef2:	e212      	b.n	801231a <UART_SetConfig+0x5a6>
 8011ef4:	2340      	movs	r3, #64	@ 0x40
 8011ef6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011efa:	e20e      	b.n	801231a <UART_SetConfig+0x5a6>
 8011efc:	2380      	movs	r3, #128	@ 0x80
 8011efe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f02:	e20a      	b.n	801231a <UART_SetConfig+0x5a6>
 8011f04:	697b      	ldr	r3, [r7, #20]
 8011f06:	681b      	ldr	r3, [r3, #0]
 8011f08:	4a69      	ldr	r2, [pc, #420]	@ (80120b0 <UART_SetConfig+0x33c>)
 8011f0a:	4293      	cmp	r3, r2
 8011f0c:	d130      	bne.n	8011f70 <UART_SetConfig+0x1fc>
 8011f0e:	4b67      	ldr	r3, [pc, #412]	@ (80120ac <UART_SetConfig+0x338>)
 8011f10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011f12:	f003 0307 	and.w	r3, r3, #7
 8011f16:	2b05      	cmp	r3, #5
 8011f18:	d826      	bhi.n	8011f68 <UART_SetConfig+0x1f4>
 8011f1a:	a201      	add	r2, pc, #4	@ (adr r2, 8011f20 <UART_SetConfig+0x1ac>)
 8011f1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011f20:	08011f39 	.word	0x08011f39
 8011f24:	08011f41 	.word	0x08011f41
 8011f28:	08011f49 	.word	0x08011f49
 8011f2c:	08011f51 	.word	0x08011f51
 8011f30:	08011f59 	.word	0x08011f59
 8011f34:	08011f61 	.word	0x08011f61
 8011f38:	2300      	movs	r3, #0
 8011f3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f3e:	e1ec      	b.n	801231a <UART_SetConfig+0x5a6>
 8011f40:	2304      	movs	r3, #4
 8011f42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f46:	e1e8      	b.n	801231a <UART_SetConfig+0x5a6>
 8011f48:	2308      	movs	r3, #8
 8011f4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f4e:	e1e4      	b.n	801231a <UART_SetConfig+0x5a6>
 8011f50:	2310      	movs	r3, #16
 8011f52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f56:	e1e0      	b.n	801231a <UART_SetConfig+0x5a6>
 8011f58:	2320      	movs	r3, #32
 8011f5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f5e:	e1dc      	b.n	801231a <UART_SetConfig+0x5a6>
 8011f60:	2340      	movs	r3, #64	@ 0x40
 8011f62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f66:	e1d8      	b.n	801231a <UART_SetConfig+0x5a6>
 8011f68:	2380      	movs	r3, #128	@ 0x80
 8011f6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f6e:	e1d4      	b.n	801231a <UART_SetConfig+0x5a6>
 8011f70:	697b      	ldr	r3, [r7, #20]
 8011f72:	681b      	ldr	r3, [r3, #0]
 8011f74:	4a4f      	ldr	r2, [pc, #316]	@ (80120b4 <UART_SetConfig+0x340>)
 8011f76:	4293      	cmp	r3, r2
 8011f78:	d130      	bne.n	8011fdc <UART_SetConfig+0x268>
 8011f7a:	4b4c      	ldr	r3, [pc, #304]	@ (80120ac <UART_SetConfig+0x338>)
 8011f7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011f7e:	f003 0307 	and.w	r3, r3, #7
 8011f82:	2b05      	cmp	r3, #5
 8011f84:	d826      	bhi.n	8011fd4 <UART_SetConfig+0x260>
 8011f86:	a201      	add	r2, pc, #4	@ (adr r2, 8011f8c <UART_SetConfig+0x218>)
 8011f88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011f8c:	08011fa5 	.word	0x08011fa5
 8011f90:	08011fad 	.word	0x08011fad
 8011f94:	08011fb5 	.word	0x08011fb5
 8011f98:	08011fbd 	.word	0x08011fbd
 8011f9c:	08011fc5 	.word	0x08011fc5
 8011fa0:	08011fcd 	.word	0x08011fcd
 8011fa4:	2300      	movs	r3, #0
 8011fa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011faa:	e1b6      	b.n	801231a <UART_SetConfig+0x5a6>
 8011fac:	2304      	movs	r3, #4
 8011fae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011fb2:	e1b2      	b.n	801231a <UART_SetConfig+0x5a6>
 8011fb4:	2308      	movs	r3, #8
 8011fb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011fba:	e1ae      	b.n	801231a <UART_SetConfig+0x5a6>
 8011fbc:	2310      	movs	r3, #16
 8011fbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011fc2:	e1aa      	b.n	801231a <UART_SetConfig+0x5a6>
 8011fc4:	2320      	movs	r3, #32
 8011fc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011fca:	e1a6      	b.n	801231a <UART_SetConfig+0x5a6>
 8011fcc:	2340      	movs	r3, #64	@ 0x40
 8011fce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011fd2:	e1a2      	b.n	801231a <UART_SetConfig+0x5a6>
 8011fd4:	2380      	movs	r3, #128	@ 0x80
 8011fd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011fda:	e19e      	b.n	801231a <UART_SetConfig+0x5a6>
 8011fdc:	697b      	ldr	r3, [r7, #20]
 8011fde:	681b      	ldr	r3, [r3, #0]
 8011fe0:	4a35      	ldr	r2, [pc, #212]	@ (80120b8 <UART_SetConfig+0x344>)
 8011fe2:	4293      	cmp	r3, r2
 8011fe4:	d130      	bne.n	8012048 <UART_SetConfig+0x2d4>
 8011fe6:	4b31      	ldr	r3, [pc, #196]	@ (80120ac <UART_SetConfig+0x338>)
 8011fe8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011fea:	f003 0307 	and.w	r3, r3, #7
 8011fee:	2b05      	cmp	r3, #5
 8011ff0:	d826      	bhi.n	8012040 <UART_SetConfig+0x2cc>
 8011ff2:	a201      	add	r2, pc, #4	@ (adr r2, 8011ff8 <UART_SetConfig+0x284>)
 8011ff4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011ff8:	08012011 	.word	0x08012011
 8011ffc:	08012019 	.word	0x08012019
 8012000:	08012021 	.word	0x08012021
 8012004:	08012029 	.word	0x08012029
 8012008:	08012031 	.word	0x08012031
 801200c:	08012039 	.word	0x08012039
 8012010:	2300      	movs	r3, #0
 8012012:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012016:	e180      	b.n	801231a <UART_SetConfig+0x5a6>
 8012018:	2304      	movs	r3, #4
 801201a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801201e:	e17c      	b.n	801231a <UART_SetConfig+0x5a6>
 8012020:	2308      	movs	r3, #8
 8012022:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012026:	e178      	b.n	801231a <UART_SetConfig+0x5a6>
 8012028:	2310      	movs	r3, #16
 801202a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801202e:	e174      	b.n	801231a <UART_SetConfig+0x5a6>
 8012030:	2320      	movs	r3, #32
 8012032:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012036:	e170      	b.n	801231a <UART_SetConfig+0x5a6>
 8012038:	2340      	movs	r3, #64	@ 0x40
 801203a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801203e:	e16c      	b.n	801231a <UART_SetConfig+0x5a6>
 8012040:	2380      	movs	r3, #128	@ 0x80
 8012042:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012046:	e168      	b.n	801231a <UART_SetConfig+0x5a6>
 8012048:	697b      	ldr	r3, [r7, #20]
 801204a:	681b      	ldr	r3, [r3, #0]
 801204c:	4a1b      	ldr	r2, [pc, #108]	@ (80120bc <UART_SetConfig+0x348>)
 801204e:	4293      	cmp	r3, r2
 8012050:	d142      	bne.n	80120d8 <UART_SetConfig+0x364>
 8012052:	4b16      	ldr	r3, [pc, #88]	@ (80120ac <UART_SetConfig+0x338>)
 8012054:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012056:	f003 0307 	and.w	r3, r3, #7
 801205a:	2b05      	cmp	r3, #5
 801205c:	d838      	bhi.n	80120d0 <UART_SetConfig+0x35c>
 801205e:	a201      	add	r2, pc, #4	@ (adr r2, 8012064 <UART_SetConfig+0x2f0>)
 8012060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012064:	0801207d 	.word	0x0801207d
 8012068:	08012085 	.word	0x08012085
 801206c:	0801208d 	.word	0x0801208d
 8012070:	08012095 	.word	0x08012095
 8012074:	080120c1 	.word	0x080120c1
 8012078:	080120c9 	.word	0x080120c9
 801207c:	2300      	movs	r3, #0
 801207e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012082:	e14a      	b.n	801231a <UART_SetConfig+0x5a6>
 8012084:	2304      	movs	r3, #4
 8012086:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801208a:	e146      	b.n	801231a <UART_SetConfig+0x5a6>
 801208c:	2308      	movs	r3, #8
 801208e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012092:	e142      	b.n	801231a <UART_SetConfig+0x5a6>
 8012094:	2310      	movs	r3, #16
 8012096:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801209a:	e13e      	b.n	801231a <UART_SetConfig+0x5a6>
 801209c:	cfff69f3 	.word	0xcfff69f3
 80120a0:	58000c00 	.word	0x58000c00
 80120a4:	11fff4ff 	.word	0x11fff4ff
 80120a8:	40011000 	.word	0x40011000
 80120ac:	58024400 	.word	0x58024400
 80120b0:	40004400 	.word	0x40004400
 80120b4:	40004800 	.word	0x40004800
 80120b8:	40004c00 	.word	0x40004c00
 80120bc:	40005000 	.word	0x40005000
 80120c0:	2320      	movs	r3, #32
 80120c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80120c6:	e128      	b.n	801231a <UART_SetConfig+0x5a6>
 80120c8:	2340      	movs	r3, #64	@ 0x40
 80120ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80120ce:	e124      	b.n	801231a <UART_SetConfig+0x5a6>
 80120d0:	2380      	movs	r3, #128	@ 0x80
 80120d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80120d6:	e120      	b.n	801231a <UART_SetConfig+0x5a6>
 80120d8:	697b      	ldr	r3, [r7, #20]
 80120da:	681b      	ldr	r3, [r3, #0]
 80120dc:	4acb      	ldr	r2, [pc, #812]	@ (801240c <UART_SetConfig+0x698>)
 80120de:	4293      	cmp	r3, r2
 80120e0:	d176      	bne.n	80121d0 <UART_SetConfig+0x45c>
 80120e2:	4bcb      	ldr	r3, [pc, #812]	@ (8012410 <UART_SetConfig+0x69c>)
 80120e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80120e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80120ea:	2b28      	cmp	r3, #40	@ 0x28
 80120ec:	d86c      	bhi.n	80121c8 <UART_SetConfig+0x454>
 80120ee:	a201      	add	r2, pc, #4	@ (adr r2, 80120f4 <UART_SetConfig+0x380>)
 80120f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80120f4:	08012199 	.word	0x08012199
 80120f8:	080121c9 	.word	0x080121c9
 80120fc:	080121c9 	.word	0x080121c9
 8012100:	080121c9 	.word	0x080121c9
 8012104:	080121c9 	.word	0x080121c9
 8012108:	080121c9 	.word	0x080121c9
 801210c:	080121c9 	.word	0x080121c9
 8012110:	080121c9 	.word	0x080121c9
 8012114:	080121a1 	.word	0x080121a1
 8012118:	080121c9 	.word	0x080121c9
 801211c:	080121c9 	.word	0x080121c9
 8012120:	080121c9 	.word	0x080121c9
 8012124:	080121c9 	.word	0x080121c9
 8012128:	080121c9 	.word	0x080121c9
 801212c:	080121c9 	.word	0x080121c9
 8012130:	080121c9 	.word	0x080121c9
 8012134:	080121a9 	.word	0x080121a9
 8012138:	080121c9 	.word	0x080121c9
 801213c:	080121c9 	.word	0x080121c9
 8012140:	080121c9 	.word	0x080121c9
 8012144:	080121c9 	.word	0x080121c9
 8012148:	080121c9 	.word	0x080121c9
 801214c:	080121c9 	.word	0x080121c9
 8012150:	080121c9 	.word	0x080121c9
 8012154:	080121b1 	.word	0x080121b1
 8012158:	080121c9 	.word	0x080121c9
 801215c:	080121c9 	.word	0x080121c9
 8012160:	080121c9 	.word	0x080121c9
 8012164:	080121c9 	.word	0x080121c9
 8012168:	080121c9 	.word	0x080121c9
 801216c:	080121c9 	.word	0x080121c9
 8012170:	080121c9 	.word	0x080121c9
 8012174:	080121b9 	.word	0x080121b9
 8012178:	080121c9 	.word	0x080121c9
 801217c:	080121c9 	.word	0x080121c9
 8012180:	080121c9 	.word	0x080121c9
 8012184:	080121c9 	.word	0x080121c9
 8012188:	080121c9 	.word	0x080121c9
 801218c:	080121c9 	.word	0x080121c9
 8012190:	080121c9 	.word	0x080121c9
 8012194:	080121c1 	.word	0x080121c1
 8012198:	2301      	movs	r3, #1
 801219a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801219e:	e0bc      	b.n	801231a <UART_SetConfig+0x5a6>
 80121a0:	2304      	movs	r3, #4
 80121a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80121a6:	e0b8      	b.n	801231a <UART_SetConfig+0x5a6>
 80121a8:	2308      	movs	r3, #8
 80121aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80121ae:	e0b4      	b.n	801231a <UART_SetConfig+0x5a6>
 80121b0:	2310      	movs	r3, #16
 80121b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80121b6:	e0b0      	b.n	801231a <UART_SetConfig+0x5a6>
 80121b8:	2320      	movs	r3, #32
 80121ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80121be:	e0ac      	b.n	801231a <UART_SetConfig+0x5a6>
 80121c0:	2340      	movs	r3, #64	@ 0x40
 80121c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80121c6:	e0a8      	b.n	801231a <UART_SetConfig+0x5a6>
 80121c8:	2380      	movs	r3, #128	@ 0x80
 80121ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80121ce:	e0a4      	b.n	801231a <UART_SetConfig+0x5a6>
 80121d0:	697b      	ldr	r3, [r7, #20]
 80121d2:	681b      	ldr	r3, [r3, #0]
 80121d4:	4a8f      	ldr	r2, [pc, #572]	@ (8012414 <UART_SetConfig+0x6a0>)
 80121d6:	4293      	cmp	r3, r2
 80121d8:	d130      	bne.n	801223c <UART_SetConfig+0x4c8>
 80121da:	4b8d      	ldr	r3, [pc, #564]	@ (8012410 <UART_SetConfig+0x69c>)
 80121dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80121de:	f003 0307 	and.w	r3, r3, #7
 80121e2:	2b05      	cmp	r3, #5
 80121e4:	d826      	bhi.n	8012234 <UART_SetConfig+0x4c0>
 80121e6:	a201      	add	r2, pc, #4	@ (adr r2, 80121ec <UART_SetConfig+0x478>)
 80121e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80121ec:	08012205 	.word	0x08012205
 80121f0:	0801220d 	.word	0x0801220d
 80121f4:	08012215 	.word	0x08012215
 80121f8:	0801221d 	.word	0x0801221d
 80121fc:	08012225 	.word	0x08012225
 8012200:	0801222d 	.word	0x0801222d
 8012204:	2300      	movs	r3, #0
 8012206:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801220a:	e086      	b.n	801231a <UART_SetConfig+0x5a6>
 801220c:	2304      	movs	r3, #4
 801220e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012212:	e082      	b.n	801231a <UART_SetConfig+0x5a6>
 8012214:	2308      	movs	r3, #8
 8012216:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801221a:	e07e      	b.n	801231a <UART_SetConfig+0x5a6>
 801221c:	2310      	movs	r3, #16
 801221e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012222:	e07a      	b.n	801231a <UART_SetConfig+0x5a6>
 8012224:	2320      	movs	r3, #32
 8012226:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801222a:	e076      	b.n	801231a <UART_SetConfig+0x5a6>
 801222c:	2340      	movs	r3, #64	@ 0x40
 801222e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012232:	e072      	b.n	801231a <UART_SetConfig+0x5a6>
 8012234:	2380      	movs	r3, #128	@ 0x80
 8012236:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801223a:	e06e      	b.n	801231a <UART_SetConfig+0x5a6>
 801223c:	697b      	ldr	r3, [r7, #20]
 801223e:	681b      	ldr	r3, [r3, #0]
 8012240:	4a75      	ldr	r2, [pc, #468]	@ (8012418 <UART_SetConfig+0x6a4>)
 8012242:	4293      	cmp	r3, r2
 8012244:	d130      	bne.n	80122a8 <UART_SetConfig+0x534>
 8012246:	4b72      	ldr	r3, [pc, #456]	@ (8012410 <UART_SetConfig+0x69c>)
 8012248:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801224a:	f003 0307 	and.w	r3, r3, #7
 801224e:	2b05      	cmp	r3, #5
 8012250:	d826      	bhi.n	80122a0 <UART_SetConfig+0x52c>
 8012252:	a201      	add	r2, pc, #4	@ (adr r2, 8012258 <UART_SetConfig+0x4e4>)
 8012254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012258:	08012271 	.word	0x08012271
 801225c:	08012279 	.word	0x08012279
 8012260:	08012281 	.word	0x08012281
 8012264:	08012289 	.word	0x08012289
 8012268:	08012291 	.word	0x08012291
 801226c:	08012299 	.word	0x08012299
 8012270:	2300      	movs	r3, #0
 8012272:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012276:	e050      	b.n	801231a <UART_SetConfig+0x5a6>
 8012278:	2304      	movs	r3, #4
 801227a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801227e:	e04c      	b.n	801231a <UART_SetConfig+0x5a6>
 8012280:	2308      	movs	r3, #8
 8012282:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012286:	e048      	b.n	801231a <UART_SetConfig+0x5a6>
 8012288:	2310      	movs	r3, #16
 801228a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801228e:	e044      	b.n	801231a <UART_SetConfig+0x5a6>
 8012290:	2320      	movs	r3, #32
 8012292:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012296:	e040      	b.n	801231a <UART_SetConfig+0x5a6>
 8012298:	2340      	movs	r3, #64	@ 0x40
 801229a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801229e:	e03c      	b.n	801231a <UART_SetConfig+0x5a6>
 80122a0:	2380      	movs	r3, #128	@ 0x80
 80122a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80122a6:	e038      	b.n	801231a <UART_SetConfig+0x5a6>
 80122a8:	697b      	ldr	r3, [r7, #20]
 80122aa:	681b      	ldr	r3, [r3, #0]
 80122ac:	4a5b      	ldr	r2, [pc, #364]	@ (801241c <UART_SetConfig+0x6a8>)
 80122ae:	4293      	cmp	r3, r2
 80122b0:	d130      	bne.n	8012314 <UART_SetConfig+0x5a0>
 80122b2:	4b57      	ldr	r3, [pc, #348]	@ (8012410 <UART_SetConfig+0x69c>)
 80122b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80122b6:	f003 0307 	and.w	r3, r3, #7
 80122ba:	2b05      	cmp	r3, #5
 80122bc:	d826      	bhi.n	801230c <UART_SetConfig+0x598>
 80122be:	a201      	add	r2, pc, #4	@ (adr r2, 80122c4 <UART_SetConfig+0x550>)
 80122c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80122c4:	080122dd 	.word	0x080122dd
 80122c8:	080122e5 	.word	0x080122e5
 80122cc:	080122ed 	.word	0x080122ed
 80122d0:	080122f5 	.word	0x080122f5
 80122d4:	080122fd 	.word	0x080122fd
 80122d8:	08012305 	.word	0x08012305
 80122dc:	2302      	movs	r3, #2
 80122de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80122e2:	e01a      	b.n	801231a <UART_SetConfig+0x5a6>
 80122e4:	2304      	movs	r3, #4
 80122e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80122ea:	e016      	b.n	801231a <UART_SetConfig+0x5a6>
 80122ec:	2308      	movs	r3, #8
 80122ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80122f2:	e012      	b.n	801231a <UART_SetConfig+0x5a6>
 80122f4:	2310      	movs	r3, #16
 80122f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80122fa:	e00e      	b.n	801231a <UART_SetConfig+0x5a6>
 80122fc:	2320      	movs	r3, #32
 80122fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012302:	e00a      	b.n	801231a <UART_SetConfig+0x5a6>
 8012304:	2340      	movs	r3, #64	@ 0x40
 8012306:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801230a:	e006      	b.n	801231a <UART_SetConfig+0x5a6>
 801230c:	2380      	movs	r3, #128	@ 0x80
 801230e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012312:	e002      	b.n	801231a <UART_SetConfig+0x5a6>
 8012314:	2380      	movs	r3, #128	@ 0x80
 8012316:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801231a:	697b      	ldr	r3, [r7, #20]
 801231c:	681b      	ldr	r3, [r3, #0]
 801231e:	4a3f      	ldr	r2, [pc, #252]	@ (801241c <UART_SetConfig+0x6a8>)
 8012320:	4293      	cmp	r3, r2
 8012322:	f040 80f8 	bne.w	8012516 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8012326:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801232a:	2b20      	cmp	r3, #32
 801232c:	dc46      	bgt.n	80123bc <UART_SetConfig+0x648>
 801232e:	2b02      	cmp	r3, #2
 8012330:	f2c0 8082 	blt.w	8012438 <UART_SetConfig+0x6c4>
 8012334:	3b02      	subs	r3, #2
 8012336:	2b1e      	cmp	r3, #30
 8012338:	d87e      	bhi.n	8012438 <UART_SetConfig+0x6c4>
 801233a:	a201      	add	r2, pc, #4	@ (adr r2, 8012340 <UART_SetConfig+0x5cc>)
 801233c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012340:	080123c3 	.word	0x080123c3
 8012344:	08012439 	.word	0x08012439
 8012348:	080123cb 	.word	0x080123cb
 801234c:	08012439 	.word	0x08012439
 8012350:	08012439 	.word	0x08012439
 8012354:	08012439 	.word	0x08012439
 8012358:	080123db 	.word	0x080123db
 801235c:	08012439 	.word	0x08012439
 8012360:	08012439 	.word	0x08012439
 8012364:	08012439 	.word	0x08012439
 8012368:	08012439 	.word	0x08012439
 801236c:	08012439 	.word	0x08012439
 8012370:	08012439 	.word	0x08012439
 8012374:	08012439 	.word	0x08012439
 8012378:	080123eb 	.word	0x080123eb
 801237c:	08012439 	.word	0x08012439
 8012380:	08012439 	.word	0x08012439
 8012384:	08012439 	.word	0x08012439
 8012388:	08012439 	.word	0x08012439
 801238c:	08012439 	.word	0x08012439
 8012390:	08012439 	.word	0x08012439
 8012394:	08012439 	.word	0x08012439
 8012398:	08012439 	.word	0x08012439
 801239c:	08012439 	.word	0x08012439
 80123a0:	08012439 	.word	0x08012439
 80123a4:	08012439 	.word	0x08012439
 80123a8:	08012439 	.word	0x08012439
 80123ac:	08012439 	.word	0x08012439
 80123b0:	08012439 	.word	0x08012439
 80123b4:	08012439 	.word	0x08012439
 80123b8:	0801242b 	.word	0x0801242b
 80123bc:	2b40      	cmp	r3, #64	@ 0x40
 80123be:	d037      	beq.n	8012430 <UART_SetConfig+0x6bc>
 80123c0:	e03a      	b.n	8012438 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80123c2:	f7fc f9fb 	bl	800e7bc <HAL_RCCEx_GetD3PCLK1Freq>
 80123c6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80123c8:	e03c      	b.n	8012444 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80123ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80123ce:	4618      	mov	r0, r3
 80123d0:	f7fc fa0a 	bl	800e7e8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80123d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80123d8:	e034      	b.n	8012444 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80123da:	f107 0318 	add.w	r3, r7, #24
 80123de:	4618      	mov	r0, r3
 80123e0:	f7fc fb56 	bl	800ea90 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80123e4:	69fb      	ldr	r3, [r7, #28]
 80123e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80123e8:	e02c      	b.n	8012444 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80123ea:	4b09      	ldr	r3, [pc, #36]	@ (8012410 <UART_SetConfig+0x69c>)
 80123ec:	681b      	ldr	r3, [r3, #0]
 80123ee:	f003 0320 	and.w	r3, r3, #32
 80123f2:	2b00      	cmp	r3, #0
 80123f4:	d016      	beq.n	8012424 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80123f6:	4b06      	ldr	r3, [pc, #24]	@ (8012410 <UART_SetConfig+0x69c>)
 80123f8:	681b      	ldr	r3, [r3, #0]
 80123fa:	08db      	lsrs	r3, r3, #3
 80123fc:	f003 0303 	and.w	r3, r3, #3
 8012400:	4a07      	ldr	r2, [pc, #28]	@ (8012420 <UART_SetConfig+0x6ac>)
 8012402:	fa22 f303 	lsr.w	r3, r2, r3
 8012406:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8012408:	e01c      	b.n	8012444 <UART_SetConfig+0x6d0>
 801240a:	bf00      	nop
 801240c:	40011400 	.word	0x40011400
 8012410:	58024400 	.word	0x58024400
 8012414:	40007800 	.word	0x40007800
 8012418:	40007c00 	.word	0x40007c00
 801241c:	58000c00 	.word	0x58000c00
 8012420:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8012424:	4b9d      	ldr	r3, [pc, #628]	@ (801269c <UART_SetConfig+0x928>)
 8012426:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012428:	e00c      	b.n	8012444 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801242a:	4b9d      	ldr	r3, [pc, #628]	@ (80126a0 <UART_SetConfig+0x92c>)
 801242c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801242e:	e009      	b.n	8012444 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8012430:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8012434:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012436:	e005      	b.n	8012444 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8012438:	2300      	movs	r3, #0
 801243a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801243c:	2301      	movs	r3, #1
 801243e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8012442:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8012444:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012446:	2b00      	cmp	r3, #0
 8012448:	f000 81de 	beq.w	8012808 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 801244c:	697b      	ldr	r3, [r7, #20]
 801244e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012450:	4a94      	ldr	r2, [pc, #592]	@ (80126a4 <UART_SetConfig+0x930>)
 8012452:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012456:	461a      	mov	r2, r3
 8012458:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801245a:	fbb3 f3f2 	udiv	r3, r3, r2
 801245e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8012460:	697b      	ldr	r3, [r7, #20]
 8012462:	685a      	ldr	r2, [r3, #4]
 8012464:	4613      	mov	r3, r2
 8012466:	005b      	lsls	r3, r3, #1
 8012468:	4413      	add	r3, r2
 801246a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801246c:	429a      	cmp	r2, r3
 801246e:	d305      	bcc.n	801247c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8012470:	697b      	ldr	r3, [r7, #20]
 8012472:	685b      	ldr	r3, [r3, #4]
 8012474:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8012476:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012478:	429a      	cmp	r2, r3
 801247a:	d903      	bls.n	8012484 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 801247c:	2301      	movs	r3, #1
 801247e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8012482:	e1c1      	b.n	8012808 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8012484:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012486:	2200      	movs	r2, #0
 8012488:	60bb      	str	r3, [r7, #8]
 801248a:	60fa      	str	r2, [r7, #12]
 801248c:	697b      	ldr	r3, [r7, #20]
 801248e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012490:	4a84      	ldr	r2, [pc, #528]	@ (80126a4 <UART_SetConfig+0x930>)
 8012492:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012496:	b29b      	uxth	r3, r3
 8012498:	2200      	movs	r2, #0
 801249a:	603b      	str	r3, [r7, #0]
 801249c:	607a      	str	r2, [r7, #4]
 801249e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80124a2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80124a6:	f7ed ff83 	bl	80003b0 <__aeabi_uldivmod>
 80124aa:	4602      	mov	r2, r0
 80124ac:	460b      	mov	r3, r1
 80124ae:	4610      	mov	r0, r2
 80124b0:	4619      	mov	r1, r3
 80124b2:	f04f 0200 	mov.w	r2, #0
 80124b6:	f04f 0300 	mov.w	r3, #0
 80124ba:	020b      	lsls	r3, r1, #8
 80124bc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80124c0:	0202      	lsls	r2, r0, #8
 80124c2:	6979      	ldr	r1, [r7, #20]
 80124c4:	6849      	ldr	r1, [r1, #4]
 80124c6:	0849      	lsrs	r1, r1, #1
 80124c8:	2000      	movs	r0, #0
 80124ca:	460c      	mov	r4, r1
 80124cc:	4605      	mov	r5, r0
 80124ce:	eb12 0804 	adds.w	r8, r2, r4
 80124d2:	eb43 0905 	adc.w	r9, r3, r5
 80124d6:	697b      	ldr	r3, [r7, #20]
 80124d8:	685b      	ldr	r3, [r3, #4]
 80124da:	2200      	movs	r2, #0
 80124dc:	469a      	mov	sl, r3
 80124de:	4693      	mov	fp, r2
 80124e0:	4652      	mov	r2, sl
 80124e2:	465b      	mov	r3, fp
 80124e4:	4640      	mov	r0, r8
 80124e6:	4649      	mov	r1, r9
 80124e8:	f7ed ff62 	bl	80003b0 <__aeabi_uldivmod>
 80124ec:	4602      	mov	r2, r0
 80124ee:	460b      	mov	r3, r1
 80124f0:	4613      	mov	r3, r2
 80124f2:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80124f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80124f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80124fa:	d308      	bcc.n	801250e <UART_SetConfig+0x79a>
 80124fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80124fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012502:	d204      	bcs.n	801250e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8012504:	697b      	ldr	r3, [r7, #20]
 8012506:	681b      	ldr	r3, [r3, #0]
 8012508:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801250a:	60da      	str	r2, [r3, #12]
 801250c:	e17c      	b.n	8012808 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 801250e:	2301      	movs	r3, #1
 8012510:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8012514:	e178      	b.n	8012808 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8012516:	697b      	ldr	r3, [r7, #20]
 8012518:	69db      	ldr	r3, [r3, #28]
 801251a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801251e:	f040 80c5 	bne.w	80126ac <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8012522:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8012526:	2b20      	cmp	r3, #32
 8012528:	dc48      	bgt.n	80125bc <UART_SetConfig+0x848>
 801252a:	2b00      	cmp	r3, #0
 801252c:	db7b      	blt.n	8012626 <UART_SetConfig+0x8b2>
 801252e:	2b20      	cmp	r3, #32
 8012530:	d879      	bhi.n	8012626 <UART_SetConfig+0x8b2>
 8012532:	a201      	add	r2, pc, #4	@ (adr r2, 8012538 <UART_SetConfig+0x7c4>)
 8012534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012538:	080125c3 	.word	0x080125c3
 801253c:	080125cb 	.word	0x080125cb
 8012540:	08012627 	.word	0x08012627
 8012544:	08012627 	.word	0x08012627
 8012548:	080125d3 	.word	0x080125d3
 801254c:	08012627 	.word	0x08012627
 8012550:	08012627 	.word	0x08012627
 8012554:	08012627 	.word	0x08012627
 8012558:	080125e3 	.word	0x080125e3
 801255c:	08012627 	.word	0x08012627
 8012560:	08012627 	.word	0x08012627
 8012564:	08012627 	.word	0x08012627
 8012568:	08012627 	.word	0x08012627
 801256c:	08012627 	.word	0x08012627
 8012570:	08012627 	.word	0x08012627
 8012574:	08012627 	.word	0x08012627
 8012578:	080125f3 	.word	0x080125f3
 801257c:	08012627 	.word	0x08012627
 8012580:	08012627 	.word	0x08012627
 8012584:	08012627 	.word	0x08012627
 8012588:	08012627 	.word	0x08012627
 801258c:	08012627 	.word	0x08012627
 8012590:	08012627 	.word	0x08012627
 8012594:	08012627 	.word	0x08012627
 8012598:	08012627 	.word	0x08012627
 801259c:	08012627 	.word	0x08012627
 80125a0:	08012627 	.word	0x08012627
 80125a4:	08012627 	.word	0x08012627
 80125a8:	08012627 	.word	0x08012627
 80125ac:	08012627 	.word	0x08012627
 80125b0:	08012627 	.word	0x08012627
 80125b4:	08012627 	.word	0x08012627
 80125b8:	08012619 	.word	0x08012619
 80125bc:	2b40      	cmp	r3, #64	@ 0x40
 80125be:	d02e      	beq.n	801261e <UART_SetConfig+0x8aa>
 80125c0:	e031      	b.n	8012626 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80125c2:	f7fa f945 	bl	800c850 <HAL_RCC_GetPCLK1Freq>
 80125c6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80125c8:	e033      	b.n	8012632 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80125ca:	f7fa f957 	bl	800c87c <HAL_RCC_GetPCLK2Freq>
 80125ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80125d0:	e02f      	b.n	8012632 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80125d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80125d6:	4618      	mov	r0, r3
 80125d8:	f7fc f906 	bl	800e7e8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80125dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80125e0:	e027      	b.n	8012632 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80125e2:	f107 0318 	add.w	r3, r7, #24
 80125e6:	4618      	mov	r0, r3
 80125e8:	f7fc fa52 	bl	800ea90 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80125ec:	69fb      	ldr	r3, [r7, #28]
 80125ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80125f0:	e01f      	b.n	8012632 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80125f2:	4b2d      	ldr	r3, [pc, #180]	@ (80126a8 <UART_SetConfig+0x934>)
 80125f4:	681b      	ldr	r3, [r3, #0]
 80125f6:	f003 0320 	and.w	r3, r3, #32
 80125fa:	2b00      	cmp	r3, #0
 80125fc:	d009      	beq.n	8012612 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80125fe:	4b2a      	ldr	r3, [pc, #168]	@ (80126a8 <UART_SetConfig+0x934>)
 8012600:	681b      	ldr	r3, [r3, #0]
 8012602:	08db      	lsrs	r3, r3, #3
 8012604:	f003 0303 	and.w	r3, r3, #3
 8012608:	4a24      	ldr	r2, [pc, #144]	@ (801269c <UART_SetConfig+0x928>)
 801260a:	fa22 f303 	lsr.w	r3, r2, r3
 801260e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8012610:	e00f      	b.n	8012632 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8012612:	4b22      	ldr	r3, [pc, #136]	@ (801269c <UART_SetConfig+0x928>)
 8012614:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012616:	e00c      	b.n	8012632 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8012618:	4b21      	ldr	r3, [pc, #132]	@ (80126a0 <UART_SetConfig+0x92c>)
 801261a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801261c:	e009      	b.n	8012632 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801261e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8012622:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012624:	e005      	b.n	8012632 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8012626:	2300      	movs	r3, #0
 8012628:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801262a:	2301      	movs	r3, #1
 801262c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8012630:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8012632:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012634:	2b00      	cmp	r3, #0
 8012636:	f000 80e7 	beq.w	8012808 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801263a:	697b      	ldr	r3, [r7, #20]
 801263c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801263e:	4a19      	ldr	r2, [pc, #100]	@ (80126a4 <UART_SetConfig+0x930>)
 8012640:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012644:	461a      	mov	r2, r3
 8012646:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012648:	fbb3 f3f2 	udiv	r3, r3, r2
 801264c:	005a      	lsls	r2, r3, #1
 801264e:	697b      	ldr	r3, [r7, #20]
 8012650:	685b      	ldr	r3, [r3, #4]
 8012652:	085b      	lsrs	r3, r3, #1
 8012654:	441a      	add	r2, r3
 8012656:	697b      	ldr	r3, [r7, #20]
 8012658:	685b      	ldr	r3, [r3, #4]
 801265a:	fbb2 f3f3 	udiv	r3, r2, r3
 801265e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8012660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012662:	2b0f      	cmp	r3, #15
 8012664:	d916      	bls.n	8012694 <UART_SetConfig+0x920>
 8012666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012668:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801266c:	d212      	bcs.n	8012694 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801266e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012670:	b29b      	uxth	r3, r3
 8012672:	f023 030f 	bic.w	r3, r3, #15
 8012676:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8012678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801267a:	085b      	lsrs	r3, r3, #1
 801267c:	b29b      	uxth	r3, r3
 801267e:	f003 0307 	and.w	r3, r3, #7
 8012682:	b29a      	uxth	r2, r3
 8012684:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8012686:	4313      	orrs	r3, r2
 8012688:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 801268a:	697b      	ldr	r3, [r7, #20]
 801268c:	681b      	ldr	r3, [r3, #0]
 801268e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8012690:	60da      	str	r2, [r3, #12]
 8012692:	e0b9      	b.n	8012808 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8012694:	2301      	movs	r3, #1
 8012696:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801269a:	e0b5      	b.n	8012808 <UART_SetConfig+0xa94>
 801269c:	03d09000 	.word	0x03d09000
 80126a0:	003d0900 	.word	0x003d0900
 80126a4:	0801b694 	.word	0x0801b694
 80126a8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80126ac:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80126b0:	2b20      	cmp	r3, #32
 80126b2:	dc49      	bgt.n	8012748 <UART_SetConfig+0x9d4>
 80126b4:	2b00      	cmp	r3, #0
 80126b6:	db7c      	blt.n	80127b2 <UART_SetConfig+0xa3e>
 80126b8:	2b20      	cmp	r3, #32
 80126ba:	d87a      	bhi.n	80127b2 <UART_SetConfig+0xa3e>
 80126bc:	a201      	add	r2, pc, #4	@ (adr r2, 80126c4 <UART_SetConfig+0x950>)
 80126be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80126c2:	bf00      	nop
 80126c4:	0801274f 	.word	0x0801274f
 80126c8:	08012757 	.word	0x08012757
 80126cc:	080127b3 	.word	0x080127b3
 80126d0:	080127b3 	.word	0x080127b3
 80126d4:	0801275f 	.word	0x0801275f
 80126d8:	080127b3 	.word	0x080127b3
 80126dc:	080127b3 	.word	0x080127b3
 80126e0:	080127b3 	.word	0x080127b3
 80126e4:	0801276f 	.word	0x0801276f
 80126e8:	080127b3 	.word	0x080127b3
 80126ec:	080127b3 	.word	0x080127b3
 80126f0:	080127b3 	.word	0x080127b3
 80126f4:	080127b3 	.word	0x080127b3
 80126f8:	080127b3 	.word	0x080127b3
 80126fc:	080127b3 	.word	0x080127b3
 8012700:	080127b3 	.word	0x080127b3
 8012704:	0801277f 	.word	0x0801277f
 8012708:	080127b3 	.word	0x080127b3
 801270c:	080127b3 	.word	0x080127b3
 8012710:	080127b3 	.word	0x080127b3
 8012714:	080127b3 	.word	0x080127b3
 8012718:	080127b3 	.word	0x080127b3
 801271c:	080127b3 	.word	0x080127b3
 8012720:	080127b3 	.word	0x080127b3
 8012724:	080127b3 	.word	0x080127b3
 8012728:	080127b3 	.word	0x080127b3
 801272c:	080127b3 	.word	0x080127b3
 8012730:	080127b3 	.word	0x080127b3
 8012734:	080127b3 	.word	0x080127b3
 8012738:	080127b3 	.word	0x080127b3
 801273c:	080127b3 	.word	0x080127b3
 8012740:	080127b3 	.word	0x080127b3
 8012744:	080127a5 	.word	0x080127a5
 8012748:	2b40      	cmp	r3, #64	@ 0x40
 801274a:	d02e      	beq.n	80127aa <UART_SetConfig+0xa36>
 801274c:	e031      	b.n	80127b2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801274e:	f7fa f87f 	bl	800c850 <HAL_RCC_GetPCLK1Freq>
 8012752:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012754:	e033      	b.n	80127be <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8012756:	f7fa f891 	bl	800c87c <HAL_RCC_GetPCLK2Freq>
 801275a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801275c:	e02f      	b.n	80127be <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801275e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012762:	4618      	mov	r0, r3
 8012764:	f7fc f840 	bl	800e7e8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8012768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801276a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801276c:	e027      	b.n	80127be <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801276e:	f107 0318 	add.w	r3, r7, #24
 8012772:	4618      	mov	r0, r3
 8012774:	f7fc f98c 	bl	800ea90 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8012778:	69fb      	ldr	r3, [r7, #28]
 801277a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801277c:	e01f      	b.n	80127be <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801277e:	4b2d      	ldr	r3, [pc, #180]	@ (8012834 <UART_SetConfig+0xac0>)
 8012780:	681b      	ldr	r3, [r3, #0]
 8012782:	f003 0320 	and.w	r3, r3, #32
 8012786:	2b00      	cmp	r3, #0
 8012788:	d009      	beq.n	801279e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801278a:	4b2a      	ldr	r3, [pc, #168]	@ (8012834 <UART_SetConfig+0xac0>)
 801278c:	681b      	ldr	r3, [r3, #0]
 801278e:	08db      	lsrs	r3, r3, #3
 8012790:	f003 0303 	and.w	r3, r3, #3
 8012794:	4a28      	ldr	r2, [pc, #160]	@ (8012838 <UART_SetConfig+0xac4>)
 8012796:	fa22 f303 	lsr.w	r3, r2, r3
 801279a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 801279c:	e00f      	b.n	80127be <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 801279e:	4b26      	ldr	r3, [pc, #152]	@ (8012838 <UART_SetConfig+0xac4>)
 80127a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80127a2:	e00c      	b.n	80127be <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80127a4:	4b25      	ldr	r3, [pc, #148]	@ (801283c <UART_SetConfig+0xac8>)
 80127a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80127a8:	e009      	b.n	80127be <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80127aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80127ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80127b0:	e005      	b.n	80127be <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80127b2:	2300      	movs	r3, #0
 80127b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80127b6:	2301      	movs	r3, #1
 80127b8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80127bc:	bf00      	nop
    }

    if (pclk != 0U)
 80127be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80127c0:	2b00      	cmp	r3, #0
 80127c2:	d021      	beq.n	8012808 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80127c4:	697b      	ldr	r3, [r7, #20]
 80127c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80127c8:	4a1d      	ldr	r2, [pc, #116]	@ (8012840 <UART_SetConfig+0xacc>)
 80127ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80127ce:	461a      	mov	r2, r3
 80127d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80127d2:	fbb3 f2f2 	udiv	r2, r3, r2
 80127d6:	697b      	ldr	r3, [r7, #20]
 80127d8:	685b      	ldr	r3, [r3, #4]
 80127da:	085b      	lsrs	r3, r3, #1
 80127dc:	441a      	add	r2, r3
 80127de:	697b      	ldr	r3, [r7, #20]
 80127e0:	685b      	ldr	r3, [r3, #4]
 80127e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80127e6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80127e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80127ea:	2b0f      	cmp	r3, #15
 80127ec:	d909      	bls.n	8012802 <UART_SetConfig+0xa8e>
 80127ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80127f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80127f4:	d205      	bcs.n	8012802 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80127f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80127f8:	b29a      	uxth	r2, r3
 80127fa:	697b      	ldr	r3, [r7, #20]
 80127fc:	681b      	ldr	r3, [r3, #0]
 80127fe:	60da      	str	r2, [r3, #12]
 8012800:	e002      	b.n	8012808 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8012802:	2301      	movs	r3, #1
 8012804:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8012808:	697b      	ldr	r3, [r7, #20]
 801280a:	2201      	movs	r2, #1
 801280c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8012810:	697b      	ldr	r3, [r7, #20]
 8012812:	2201      	movs	r2, #1
 8012814:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8012818:	697b      	ldr	r3, [r7, #20]
 801281a:	2200      	movs	r2, #0
 801281c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 801281e:	697b      	ldr	r3, [r7, #20]
 8012820:	2200      	movs	r2, #0
 8012822:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8012824:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8012828:	4618      	mov	r0, r3
 801282a:	3748      	adds	r7, #72	@ 0x48
 801282c:	46bd      	mov	sp, r7
 801282e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8012832:	bf00      	nop
 8012834:	58024400 	.word	0x58024400
 8012838:	03d09000 	.word	0x03d09000
 801283c:	003d0900 	.word	0x003d0900
 8012840:	0801b694 	.word	0x0801b694

08012844 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8012844:	b480      	push	{r7}
 8012846:	b083      	sub	sp, #12
 8012848:	af00      	add	r7, sp, #0
 801284a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 801284c:	687b      	ldr	r3, [r7, #4]
 801284e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012850:	f003 0308 	and.w	r3, r3, #8
 8012854:	2b00      	cmp	r3, #0
 8012856:	d00a      	beq.n	801286e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8012858:	687b      	ldr	r3, [r7, #4]
 801285a:	681b      	ldr	r3, [r3, #0]
 801285c:	685b      	ldr	r3, [r3, #4]
 801285e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8012862:	687b      	ldr	r3, [r7, #4]
 8012864:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8012866:	687b      	ldr	r3, [r7, #4]
 8012868:	681b      	ldr	r3, [r3, #0]
 801286a:	430a      	orrs	r2, r1
 801286c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 801286e:	687b      	ldr	r3, [r7, #4]
 8012870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012872:	f003 0301 	and.w	r3, r3, #1
 8012876:	2b00      	cmp	r3, #0
 8012878:	d00a      	beq.n	8012890 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801287a:	687b      	ldr	r3, [r7, #4]
 801287c:	681b      	ldr	r3, [r3, #0]
 801287e:	685b      	ldr	r3, [r3, #4]
 8012880:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8012884:	687b      	ldr	r3, [r7, #4]
 8012886:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	681b      	ldr	r3, [r3, #0]
 801288c:	430a      	orrs	r2, r1
 801288e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8012890:	687b      	ldr	r3, [r7, #4]
 8012892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012894:	f003 0302 	and.w	r3, r3, #2
 8012898:	2b00      	cmp	r3, #0
 801289a:	d00a      	beq.n	80128b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801289c:	687b      	ldr	r3, [r7, #4]
 801289e:	681b      	ldr	r3, [r3, #0]
 80128a0:	685b      	ldr	r3, [r3, #4]
 80128a2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80128a6:	687b      	ldr	r3, [r7, #4]
 80128a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80128aa:	687b      	ldr	r3, [r7, #4]
 80128ac:	681b      	ldr	r3, [r3, #0]
 80128ae:	430a      	orrs	r2, r1
 80128b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80128b2:	687b      	ldr	r3, [r7, #4]
 80128b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80128b6:	f003 0304 	and.w	r3, r3, #4
 80128ba:	2b00      	cmp	r3, #0
 80128bc:	d00a      	beq.n	80128d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80128be:	687b      	ldr	r3, [r7, #4]
 80128c0:	681b      	ldr	r3, [r3, #0]
 80128c2:	685b      	ldr	r3, [r3, #4]
 80128c4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80128c8:	687b      	ldr	r3, [r7, #4]
 80128ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80128cc:	687b      	ldr	r3, [r7, #4]
 80128ce:	681b      	ldr	r3, [r3, #0]
 80128d0:	430a      	orrs	r2, r1
 80128d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80128d4:	687b      	ldr	r3, [r7, #4]
 80128d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80128d8:	f003 0310 	and.w	r3, r3, #16
 80128dc:	2b00      	cmp	r3, #0
 80128de:	d00a      	beq.n	80128f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80128e0:	687b      	ldr	r3, [r7, #4]
 80128e2:	681b      	ldr	r3, [r3, #0]
 80128e4:	689b      	ldr	r3, [r3, #8]
 80128e6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80128ea:	687b      	ldr	r3, [r7, #4]
 80128ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80128ee:	687b      	ldr	r3, [r7, #4]
 80128f0:	681b      	ldr	r3, [r3, #0]
 80128f2:	430a      	orrs	r2, r1
 80128f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80128f6:	687b      	ldr	r3, [r7, #4]
 80128f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80128fa:	f003 0320 	and.w	r3, r3, #32
 80128fe:	2b00      	cmp	r3, #0
 8012900:	d00a      	beq.n	8012918 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8012902:	687b      	ldr	r3, [r7, #4]
 8012904:	681b      	ldr	r3, [r3, #0]
 8012906:	689b      	ldr	r3, [r3, #8]
 8012908:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 801290c:	687b      	ldr	r3, [r7, #4]
 801290e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8012910:	687b      	ldr	r3, [r7, #4]
 8012912:	681b      	ldr	r3, [r3, #0]
 8012914:	430a      	orrs	r2, r1
 8012916:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8012918:	687b      	ldr	r3, [r7, #4]
 801291a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801291c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012920:	2b00      	cmp	r3, #0
 8012922:	d01a      	beq.n	801295a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8012924:	687b      	ldr	r3, [r7, #4]
 8012926:	681b      	ldr	r3, [r3, #0]
 8012928:	685b      	ldr	r3, [r3, #4]
 801292a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 801292e:	687b      	ldr	r3, [r7, #4]
 8012930:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8012932:	687b      	ldr	r3, [r7, #4]
 8012934:	681b      	ldr	r3, [r3, #0]
 8012936:	430a      	orrs	r2, r1
 8012938:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801293a:	687b      	ldr	r3, [r7, #4]
 801293c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801293e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012942:	d10a      	bne.n	801295a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8012944:	687b      	ldr	r3, [r7, #4]
 8012946:	681b      	ldr	r3, [r3, #0]
 8012948:	685b      	ldr	r3, [r3, #4]
 801294a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 801294e:	687b      	ldr	r3, [r7, #4]
 8012950:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8012952:	687b      	ldr	r3, [r7, #4]
 8012954:	681b      	ldr	r3, [r3, #0]
 8012956:	430a      	orrs	r2, r1
 8012958:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801295a:	687b      	ldr	r3, [r7, #4]
 801295c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801295e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012962:	2b00      	cmp	r3, #0
 8012964:	d00a      	beq.n	801297c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8012966:	687b      	ldr	r3, [r7, #4]
 8012968:	681b      	ldr	r3, [r3, #0]
 801296a:	685b      	ldr	r3, [r3, #4]
 801296c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8012970:	687b      	ldr	r3, [r7, #4]
 8012972:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	681b      	ldr	r3, [r3, #0]
 8012978:	430a      	orrs	r2, r1
 801297a:	605a      	str	r2, [r3, #4]
  }
}
 801297c:	bf00      	nop
 801297e:	370c      	adds	r7, #12
 8012980:	46bd      	mov	sp, r7
 8012982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012986:	4770      	bx	lr

08012988 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8012988:	b580      	push	{r7, lr}
 801298a:	b098      	sub	sp, #96	@ 0x60
 801298c:	af02      	add	r7, sp, #8
 801298e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012990:	687b      	ldr	r3, [r7, #4]
 8012992:	2200      	movs	r2, #0
 8012994:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8012998:	f7f2 f8e0 	bl	8004b5c <HAL_GetTick>
 801299c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801299e:	687b      	ldr	r3, [r7, #4]
 80129a0:	681b      	ldr	r3, [r3, #0]
 80129a2:	681b      	ldr	r3, [r3, #0]
 80129a4:	f003 0308 	and.w	r3, r3, #8
 80129a8:	2b08      	cmp	r3, #8
 80129aa:	d12f      	bne.n	8012a0c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80129ac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80129b0:	9300      	str	r3, [sp, #0]
 80129b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80129b4:	2200      	movs	r2, #0
 80129b6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80129ba:	6878      	ldr	r0, [r7, #4]
 80129bc:	f000 f88e 	bl	8012adc <UART_WaitOnFlagUntilTimeout>
 80129c0:	4603      	mov	r3, r0
 80129c2:	2b00      	cmp	r3, #0
 80129c4:	d022      	beq.n	8012a0c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80129c6:	687b      	ldr	r3, [r7, #4]
 80129c8:	681b      	ldr	r3, [r3, #0]
 80129ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80129cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80129ce:	e853 3f00 	ldrex	r3, [r3]
 80129d2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80129d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80129d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80129da:	653b      	str	r3, [r7, #80]	@ 0x50
 80129dc:	687b      	ldr	r3, [r7, #4]
 80129de:	681b      	ldr	r3, [r3, #0]
 80129e0:	461a      	mov	r2, r3
 80129e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80129e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80129e6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80129e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80129ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80129ec:	e841 2300 	strex	r3, r2, [r1]
 80129f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80129f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80129f4:	2b00      	cmp	r3, #0
 80129f6:	d1e6      	bne.n	80129c6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80129f8:	687b      	ldr	r3, [r7, #4]
 80129fa:	2220      	movs	r2, #32
 80129fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8012a00:	687b      	ldr	r3, [r7, #4]
 8012a02:	2200      	movs	r2, #0
 8012a04:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8012a08:	2303      	movs	r3, #3
 8012a0a:	e063      	b.n	8012ad4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8012a0c:	687b      	ldr	r3, [r7, #4]
 8012a0e:	681b      	ldr	r3, [r3, #0]
 8012a10:	681b      	ldr	r3, [r3, #0]
 8012a12:	f003 0304 	and.w	r3, r3, #4
 8012a16:	2b04      	cmp	r3, #4
 8012a18:	d149      	bne.n	8012aae <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8012a1a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8012a1e:	9300      	str	r3, [sp, #0]
 8012a20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012a22:	2200      	movs	r2, #0
 8012a24:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8012a28:	6878      	ldr	r0, [r7, #4]
 8012a2a:	f000 f857 	bl	8012adc <UART_WaitOnFlagUntilTimeout>
 8012a2e:	4603      	mov	r3, r0
 8012a30:	2b00      	cmp	r3, #0
 8012a32:	d03c      	beq.n	8012aae <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012a34:	687b      	ldr	r3, [r7, #4]
 8012a36:	681b      	ldr	r3, [r3, #0]
 8012a38:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a3c:	e853 3f00 	ldrex	r3, [r3]
 8012a40:	623b      	str	r3, [r7, #32]
   return(result);
 8012a42:	6a3b      	ldr	r3, [r7, #32]
 8012a44:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012a48:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012a4a:	687b      	ldr	r3, [r7, #4]
 8012a4c:	681b      	ldr	r3, [r3, #0]
 8012a4e:	461a      	mov	r2, r3
 8012a50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012a52:	633b      	str	r3, [r7, #48]	@ 0x30
 8012a54:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012a56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8012a58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012a5a:	e841 2300 	strex	r3, r2, [r1]
 8012a5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8012a60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a62:	2b00      	cmp	r3, #0
 8012a64:	d1e6      	bne.n	8012a34 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012a66:	687b      	ldr	r3, [r7, #4]
 8012a68:	681b      	ldr	r3, [r3, #0]
 8012a6a:	3308      	adds	r3, #8
 8012a6c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012a6e:	693b      	ldr	r3, [r7, #16]
 8012a70:	e853 3f00 	ldrex	r3, [r3]
 8012a74:	60fb      	str	r3, [r7, #12]
   return(result);
 8012a76:	68fb      	ldr	r3, [r7, #12]
 8012a78:	f023 0301 	bic.w	r3, r3, #1
 8012a7c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8012a7e:	687b      	ldr	r3, [r7, #4]
 8012a80:	681b      	ldr	r3, [r3, #0]
 8012a82:	3308      	adds	r3, #8
 8012a84:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012a86:	61fa      	str	r2, [r7, #28]
 8012a88:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012a8a:	69b9      	ldr	r1, [r7, #24]
 8012a8c:	69fa      	ldr	r2, [r7, #28]
 8012a8e:	e841 2300 	strex	r3, r2, [r1]
 8012a92:	617b      	str	r3, [r7, #20]
   return(result);
 8012a94:	697b      	ldr	r3, [r7, #20]
 8012a96:	2b00      	cmp	r3, #0
 8012a98:	d1e5      	bne.n	8012a66 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8012a9a:	687b      	ldr	r3, [r7, #4]
 8012a9c:	2220      	movs	r2, #32
 8012a9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8012aa2:	687b      	ldr	r3, [r7, #4]
 8012aa4:	2200      	movs	r2, #0
 8012aa6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8012aaa:	2303      	movs	r3, #3
 8012aac:	e012      	b.n	8012ad4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8012aae:	687b      	ldr	r3, [r7, #4]
 8012ab0:	2220      	movs	r2, #32
 8012ab2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	2220      	movs	r2, #32
 8012aba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012abe:	687b      	ldr	r3, [r7, #4]
 8012ac0:	2200      	movs	r2, #0
 8012ac2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	2200      	movs	r2, #0
 8012ac8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8012aca:	687b      	ldr	r3, [r7, #4]
 8012acc:	2200      	movs	r2, #0
 8012ace:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012ad2:	2300      	movs	r3, #0
}
 8012ad4:	4618      	mov	r0, r3
 8012ad6:	3758      	adds	r7, #88	@ 0x58
 8012ad8:	46bd      	mov	sp, r7
 8012ada:	bd80      	pop	{r7, pc}

08012adc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8012adc:	b580      	push	{r7, lr}
 8012ade:	b084      	sub	sp, #16
 8012ae0:	af00      	add	r7, sp, #0
 8012ae2:	60f8      	str	r0, [r7, #12]
 8012ae4:	60b9      	str	r1, [r7, #8]
 8012ae6:	603b      	str	r3, [r7, #0]
 8012ae8:	4613      	mov	r3, r2
 8012aea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012aec:	e04f      	b.n	8012b8e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8012aee:	69bb      	ldr	r3, [r7, #24]
 8012af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012af4:	d04b      	beq.n	8012b8e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012af6:	f7f2 f831 	bl	8004b5c <HAL_GetTick>
 8012afa:	4602      	mov	r2, r0
 8012afc:	683b      	ldr	r3, [r7, #0]
 8012afe:	1ad3      	subs	r3, r2, r3
 8012b00:	69ba      	ldr	r2, [r7, #24]
 8012b02:	429a      	cmp	r2, r3
 8012b04:	d302      	bcc.n	8012b0c <UART_WaitOnFlagUntilTimeout+0x30>
 8012b06:	69bb      	ldr	r3, [r7, #24]
 8012b08:	2b00      	cmp	r3, #0
 8012b0a:	d101      	bne.n	8012b10 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8012b0c:	2303      	movs	r3, #3
 8012b0e:	e04e      	b.n	8012bae <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8012b10:	68fb      	ldr	r3, [r7, #12]
 8012b12:	681b      	ldr	r3, [r3, #0]
 8012b14:	681b      	ldr	r3, [r3, #0]
 8012b16:	f003 0304 	and.w	r3, r3, #4
 8012b1a:	2b00      	cmp	r3, #0
 8012b1c:	d037      	beq.n	8012b8e <UART_WaitOnFlagUntilTimeout+0xb2>
 8012b1e:	68bb      	ldr	r3, [r7, #8]
 8012b20:	2b80      	cmp	r3, #128	@ 0x80
 8012b22:	d034      	beq.n	8012b8e <UART_WaitOnFlagUntilTimeout+0xb2>
 8012b24:	68bb      	ldr	r3, [r7, #8]
 8012b26:	2b40      	cmp	r3, #64	@ 0x40
 8012b28:	d031      	beq.n	8012b8e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8012b2a:	68fb      	ldr	r3, [r7, #12]
 8012b2c:	681b      	ldr	r3, [r3, #0]
 8012b2e:	69db      	ldr	r3, [r3, #28]
 8012b30:	f003 0308 	and.w	r3, r3, #8
 8012b34:	2b08      	cmp	r3, #8
 8012b36:	d110      	bne.n	8012b5a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8012b38:	68fb      	ldr	r3, [r7, #12]
 8012b3a:	681b      	ldr	r3, [r3, #0]
 8012b3c:	2208      	movs	r2, #8
 8012b3e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8012b40:	68f8      	ldr	r0, [r7, #12]
 8012b42:	f000 f839 	bl	8012bb8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8012b46:	68fb      	ldr	r3, [r7, #12]
 8012b48:	2208      	movs	r2, #8
 8012b4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8012b4e:	68fb      	ldr	r3, [r7, #12]
 8012b50:	2200      	movs	r2, #0
 8012b52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8012b56:	2301      	movs	r3, #1
 8012b58:	e029      	b.n	8012bae <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8012b5a:	68fb      	ldr	r3, [r7, #12]
 8012b5c:	681b      	ldr	r3, [r3, #0]
 8012b5e:	69db      	ldr	r3, [r3, #28]
 8012b60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8012b64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8012b68:	d111      	bne.n	8012b8e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8012b6a:	68fb      	ldr	r3, [r7, #12]
 8012b6c:	681b      	ldr	r3, [r3, #0]
 8012b6e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8012b72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8012b74:	68f8      	ldr	r0, [r7, #12]
 8012b76:	f000 f81f 	bl	8012bb8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8012b7a:	68fb      	ldr	r3, [r7, #12]
 8012b7c:	2220      	movs	r2, #32
 8012b7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8012b82:	68fb      	ldr	r3, [r7, #12]
 8012b84:	2200      	movs	r2, #0
 8012b86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8012b8a:	2303      	movs	r3, #3
 8012b8c:	e00f      	b.n	8012bae <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012b8e:	68fb      	ldr	r3, [r7, #12]
 8012b90:	681b      	ldr	r3, [r3, #0]
 8012b92:	69da      	ldr	r2, [r3, #28]
 8012b94:	68bb      	ldr	r3, [r7, #8]
 8012b96:	4013      	ands	r3, r2
 8012b98:	68ba      	ldr	r2, [r7, #8]
 8012b9a:	429a      	cmp	r2, r3
 8012b9c:	bf0c      	ite	eq
 8012b9e:	2301      	moveq	r3, #1
 8012ba0:	2300      	movne	r3, #0
 8012ba2:	b2db      	uxtb	r3, r3
 8012ba4:	461a      	mov	r2, r3
 8012ba6:	79fb      	ldrb	r3, [r7, #7]
 8012ba8:	429a      	cmp	r2, r3
 8012baa:	d0a0      	beq.n	8012aee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8012bac:	2300      	movs	r3, #0
}
 8012bae:	4618      	mov	r0, r3
 8012bb0:	3710      	adds	r7, #16
 8012bb2:	46bd      	mov	sp, r7
 8012bb4:	bd80      	pop	{r7, pc}
	...

08012bb8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8012bb8:	b480      	push	{r7}
 8012bba:	b095      	sub	sp, #84	@ 0x54
 8012bbc:	af00      	add	r7, sp, #0
 8012bbe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012bc0:	687b      	ldr	r3, [r7, #4]
 8012bc2:	681b      	ldr	r3, [r3, #0]
 8012bc4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012bc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012bc8:	e853 3f00 	ldrex	r3, [r3]
 8012bcc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8012bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012bd0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012bd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012bd6:	687b      	ldr	r3, [r7, #4]
 8012bd8:	681b      	ldr	r3, [r3, #0]
 8012bda:	461a      	mov	r2, r3
 8012bdc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012bde:	643b      	str	r3, [r7, #64]	@ 0x40
 8012be0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012be2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8012be4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012be6:	e841 2300 	strex	r3, r2, [r1]
 8012bea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8012bec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012bee:	2b00      	cmp	r3, #0
 8012bf0:	d1e6      	bne.n	8012bc0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8012bf2:	687b      	ldr	r3, [r7, #4]
 8012bf4:	681b      	ldr	r3, [r3, #0]
 8012bf6:	3308      	adds	r3, #8
 8012bf8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012bfa:	6a3b      	ldr	r3, [r7, #32]
 8012bfc:	e853 3f00 	ldrex	r3, [r3]
 8012c00:	61fb      	str	r3, [r7, #28]
   return(result);
 8012c02:	69fa      	ldr	r2, [r7, #28]
 8012c04:	4b1e      	ldr	r3, [pc, #120]	@ (8012c80 <UART_EndRxTransfer+0xc8>)
 8012c06:	4013      	ands	r3, r2
 8012c08:	64bb      	str	r3, [r7, #72]	@ 0x48
 8012c0a:	687b      	ldr	r3, [r7, #4]
 8012c0c:	681b      	ldr	r3, [r3, #0]
 8012c0e:	3308      	adds	r3, #8
 8012c10:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012c12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8012c14:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012c16:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8012c18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012c1a:	e841 2300 	strex	r3, r2, [r1]
 8012c1e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8012c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c22:	2b00      	cmp	r3, #0
 8012c24:	d1e5      	bne.n	8012bf2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012c26:	687b      	ldr	r3, [r7, #4]
 8012c28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012c2a:	2b01      	cmp	r3, #1
 8012c2c:	d118      	bne.n	8012c60 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012c2e:	687b      	ldr	r3, [r7, #4]
 8012c30:	681b      	ldr	r3, [r3, #0]
 8012c32:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012c34:	68fb      	ldr	r3, [r7, #12]
 8012c36:	e853 3f00 	ldrex	r3, [r3]
 8012c3a:	60bb      	str	r3, [r7, #8]
   return(result);
 8012c3c:	68bb      	ldr	r3, [r7, #8]
 8012c3e:	f023 0310 	bic.w	r3, r3, #16
 8012c42:	647b      	str	r3, [r7, #68]	@ 0x44
 8012c44:	687b      	ldr	r3, [r7, #4]
 8012c46:	681b      	ldr	r3, [r3, #0]
 8012c48:	461a      	mov	r2, r3
 8012c4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012c4c:	61bb      	str	r3, [r7, #24]
 8012c4e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012c50:	6979      	ldr	r1, [r7, #20]
 8012c52:	69ba      	ldr	r2, [r7, #24]
 8012c54:	e841 2300 	strex	r3, r2, [r1]
 8012c58:	613b      	str	r3, [r7, #16]
   return(result);
 8012c5a:	693b      	ldr	r3, [r7, #16]
 8012c5c:	2b00      	cmp	r3, #0
 8012c5e:	d1e6      	bne.n	8012c2e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8012c60:	687b      	ldr	r3, [r7, #4]
 8012c62:	2220      	movs	r2, #32
 8012c64:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012c68:	687b      	ldr	r3, [r7, #4]
 8012c6a:	2200      	movs	r2, #0
 8012c6c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8012c6e:	687b      	ldr	r3, [r7, #4]
 8012c70:	2200      	movs	r2, #0
 8012c72:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8012c74:	bf00      	nop
 8012c76:	3754      	adds	r7, #84	@ 0x54
 8012c78:	46bd      	mov	sp, r7
 8012c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c7e:	4770      	bx	lr
 8012c80:	effffffe 	.word	0xeffffffe

08012c84 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8012c84:	b480      	push	{r7}
 8012c86:	b085      	sub	sp, #20
 8012c88:	af00      	add	r7, sp, #0
 8012c8a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012c8c:	687b      	ldr	r3, [r7, #4]
 8012c8e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8012c92:	2b01      	cmp	r3, #1
 8012c94:	d101      	bne.n	8012c9a <HAL_UARTEx_DisableFifoMode+0x16>
 8012c96:	2302      	movs	r3, #2
 8012c98:	e027      	b.n	8012cea <HAL_UARTEx_DisableFifoMode+0x66>
 8012c9a:	687b      	ldr	r3, [r7, #4]
 8012c9c:	2201      	movs	r2, #1
 8012c9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012ca2:	687b      	ldr	r3, [r7, #4]
 8012ca4:	2224      	movs	r2, #36	@ 0x24
 8012ca6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012caa:	687b      	ldr	r3, [r7, #4]
 8012cac:	681b      	ldr	r3, [r3, #0]
 8012cae:	681b      	ldr	r3, [r3, #0]
 8012cb0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012cb2:	687b      	ldr	r3, [r7, #4]
 8012cb4:	681b      	ldr	r3, [r3, #0]
 8012cb6:	681a      	ldr	r2, [r3, #0]
 8012cb8:	687b      	ldr	r3, [r7, #4]
 8012cba:	681b      	ldr	r3, [r3, #0]
 8012cbc:	f022 0201 	bic.w	r2, r2, #1
 8012cc0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8012cc2:	68fb      	ldr	r3, [r7, #12]
 8012cc4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8012cc8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8012cca:	687b      	ldr	r3, [r7, #4]
 8012ccc:	2200      	movs	r2, #0
 8012cce:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012cd0:	687b      	ldr	r3, [r7, #4]
 8012cd2:	681b      	ldr	r3, [r3, #0]
 8012cd4:	68fa      	ldr	r2, [r7, #12]
 8012cd6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012cd8:	687b      	ldr	r3, [r7, #4]
 8012cda:	2220      	movs	r2, #32
 8012cdc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012ce0:	687b      	ldr	r3, [r7, #4]
 8012ce2:	2200      	movs	r2, #0
 8012ce4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012ce8:	2300      	movs	r3, #0
}
 8012cea:	4618      	mov	r0, r3
 8012cec:	3714      	adds	r7, #20
 8012cee:	46bd      	mov	sp, r7
 8012cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cf4:	4770      	bx	lr

08012cf6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8012cf6:	b580      	push	{r7, lr}
 8012cf8:	b084      	sub	sp, #16
 8012cfa:	af00      	add	r7, sp, #0
 8012cfc:	6078      	str	r0, [r7, #4]
 8012cfe:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012d00:	687b      	ldr	r3, [r7, #4]
 8012d02:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8012d06:	2b01      	cmp	r3, #1
 8012d08:	d101      	bne.n	8012d0e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8012d0a:	2302      	movs	r3, #2
 8012d0c:	e02d      	b.n	8012d6a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8012d0e:	687b      	ldr	r3, [r7, #4]
 8012d10:	2201      	movs	r2, #1
 8012d12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012d16:	687b      	ldr	r3, [r7, #4]
 8012d18:	2224      	movs	r2, #36	@ 0x24
 8012d1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012d1e:	687b      	ldr	r3, [r7, #4]
 8012d20:	681b      	ldr	r3, [r3, #0]
 8012d22:	681b      	ldr	r3, [r3, #0]
 8012d24:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012d26:	687b      	ldr	r3, [r7, #4]
 8012d28:	681b      	ldr	r3, [r3, #0]
 8012d2a:	681a      	ldr	r2, [r3, #0]
 8012d2c:	687b      	ldr	r3, [r7, #4]
 8012d2e:	681b      	ldr	r3, [r3, #0]
 8012d30:	f022 0201 	bic.w	r2, r2, #1
 8012d34:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8012d36:	687b      	ldr	r3, [r7, #4]
 8012d38:	681b      	ldr	r3, [r3, #0]
 8012d3a:	689b      	ldr	r3, [r3, #8]
 8012d3c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8012d40:	687b      	ldr	r3, [r7, #4]
 8012d42:	681b      	ldr	r3, [r3, #0]
 8012d44:	683a      	ldr	r2, [r7, #0]
 8012d46:	430a      	orrs	r2, r1
 8012d48:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012d4a:	6878      	ldr	r0, [r7, #4]
 8012d4c:	f000 f850 	bl	8012df0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012d50:	687b      	ldr	r3, [r7, #4]
 8012d52:	681b      	ldr	r3, [r3, #0]
 8012d54:	68fa      	ldr	r2, [r7, #12]
 8012d56:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012d58:	687b      	ldr	r3, [r7, #4]
 8012d5a:	2220      	movs	r2, #32
 8012d5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012d60:	687b      	ldr	r3, [r7, #4]
 8012d62:	2200      	movs	r2, #0
 8012d64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012d68:	2300      	movs	r3, #0
}
 8012d6a:	4618      	mov	r0, r3
 8012d6c:	3710      	adds	r7, #16
 8012d6e:	46bd      	mov	sp, r7
 8012d70:	bd80      	pop	{r7, pc}

08012d72 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8012d72:	b580      	push	{r7, lr}
 8012d74:	b084      	sub	sp, #16
 8012d76:	af00      	add	r7, sp, #0
 8012d78:	6078      	str	r0, [r7, #4]
 8012d7a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012d7c:	687b      	ldr	r3, [r7, #4]
 8012d7e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8012d82:	2b01      	cmp	r3, #1
 8012d84:	d101      	bne.n	8012d8a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8012d86:	2302      	movs	r3, #2
 8012d88:	e02d      	b.n	8012de6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8012d8a:	687b      	ldr	r3, [r7, #4]
 8012d8c:	2201      	movs	r2, #1
 8012d8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012d92:	687b      	ldr	r3, [r7, #4]
 8012d94:	2224      	movs	r2, #36	@ 0x24
 8012d96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012d9a:	687b      	ldr	r3, [r7, #4]
 8012d9c:	681b      	ldr	r3, [r3, #0]
 8012d9e:	681b      	ldr	r3, [r3, #0]
 8012da0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012da2:	687b      	ldr	r3, [r7, #4]
 8012da4:	681b      	ldr	r3, [r3, #0]
 8012da6:	681a      	ldr	r2, [r3, #0]
 8012da8:	687b      	ldr	r3, [r7, #4]
 8012daa:	681b      	ldr	r3, [r3, #0]
 8012dac:	f022 0201 	bic.w	r2, r2, #1
 8012db0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8012db2:	687b      	ldr	r3, [r7, #4]
 8012db4:	681b      	ldr	r3, [r3, #0]
 8012db6:	689b      	ldr	r3, [r3, #8]
 8012db8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8012dbc:	687b      	ldr	r3, [r7, #4]
 8012dbe:	681b      	ldr	r3, [r3, #0]
 8012dc0:	683a      	ldr	r2, [r7, #0]
 8012dc2:	430a      	orrs	r2, r1
 8012dc4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012dc6:	6878      	ldr	r0, [r7, #4]
 8012dc8:	f000 f812 	bl	8012df0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012dcc:	687b      	ldr	r3, [r7, #4]
 8012dce:	681b      	ldr	r3, [r3, #0]
 8012dd0:	68fa      	ldr	r2, [r7, #12]
 8012dd2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012dd4:	687b      	ldr	r3, [r7, #4]
 8012dd6:	2220      	movs	r2, #32
 8012dd8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012ddc:	687b      	ldr	r3, [r7, #4]
 8012dde:	2200      	movs	r2, #0
 8012de0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012de4:	2300      	movs	r3, #0
}
 8012de6:	4618      	mov	r0, r3
 8012de8:	3710      	adds	r7, #16
 8012dea:	46bd      	mov	sp, r7
 8012dec:	bd80      	pop	{r7, pc}
	...

08012df0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8012df0:	b480      	push	{r7}
 8012df2:	b085      	sub	sp, #20
 8012df4:	af00      	add	r7, sp, #0
 8012df6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8012df8:	687b      	ldr	r3, [r7, #4]
 8012dfa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012dfc:	2b00      	cmp	r3, #0
 8012dfe:	d108      	bne.n	8012e12 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8012e00:	687b      	ldr	r3, [r7, #4]
 8012e02:	2201      	movs	r2, #1
 8012e04:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8012e08:	687b      	ldr	r3, [r7, #4]
 8012e0a:	2201      	movs	r2, #1
 8012e0c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8012e10:	e031      	b.n	8012e76 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8012e12:	2310      	movs	r3, #16
 8012e14:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8012e16:	2310      	movs	r3, #16
 8012e18:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8012e1a:	687b      	ldr	r3, [r7, #4]
 8012e1c:	681b      	ldr	r3, [r3, #0]
 8012e1e:	689b      	ldr	r3, [r3, #8]
 8012e20:	0e5b      	lsrs	r3, r3, #25
 8012e22:	b2db      	uxtb	r3, r3
 8012e24:	f003 0307 	and.w	r3, r3, #7
 8012e28:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8012e2a:	687b      	ldr	r3, [r7, #4]
 8012e2c:	681b      	ldr	r3, [r3, #0]
 8012e2e:	689b      	ldr	r3, [r3, #8]
 8012e30:	0f5b      	lsrs	r3, r3, #29
 8012e32:	b2db      	uxtb	r3, r3
 8012e34:	f003 0307 	and.w	r3, r3, #7
 8012e38:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012e3a:	7bbb      	ldrb	r3, [r7, #14]
 8012e3c:	7b3a      	ldrb	r2, [r7, #12]
 8012e3e:	4911      	ldr	r1, [pc, #68]	@ (8012e84 <UARTEx_SetNbDataToProcess+0x94>)
 8012e40:	5c8a      	ldrb	r2, [r1, r2]
 8012e42:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8012e46:	7b3a      	ldrb	r2, [r7, #12]
 8012e48:	490f      	ldr	r1, [pc, #60]	@ (8012e88 <UARTEx_SetNbDataToProcess+0x98>)
 8012e4a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012e4c:	fb93 f3f2 	sdiv	r3, r3, r2
 8012e50:	b29a      	uxth	r2, r3
 8012e52:	687b      	ldr	r3, [r7, #4]
 8012e54:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012e58:	7bfb      	ldrb	r3, [r7, #15]
 8012e5a:	7b7a      	ldrb	r2, [r7, #13]
 8012e5c:	4909      	ldr	r1, [pc, #36]	@ (8012e84 <UARTEx_SetNbDataToProcess+0x94>)
 8012e5e:	5c8a      	ldrb	r2, [r1, r2]
 8012e60:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8012e64:	7b7a      	ldrb	r2, [r7, #13]
 8012e66:	4908      	ldr	r1, [pc, #32]	@ (8012e88 <UARTEx_SetNbDataToProcess+0x98>)
 8012e68:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012e6a:	fb93 f3f2 	sdiv	r3, r3, r2
 8012e6e:	b29a      	uxth	r2, r3
 8012e70:	687b      	ldr	r3, [r7, #4]
 8012e72:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8012e76:	bf00      	nop
 8012e78:	3714      	adds	r7, #20
 8012e7a:	46bd      	mov	sp, r7
 8012e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e80:	4770      	bx	lr
 8012e82:	bf00      	nop
 8012e84:	0801b6ac 	.word	0x0801b6ac
 8012e88:	0801b6b4 	.word	0x0801b6b4

08012e8c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8012e8c:	b480      	push	{r7}
 8012e8e:	b083      	sub	sp, #12
 8012e90:	af00      	add	r7, sp, #0
 8012e92:	6078      	str	r0, [r7, #4]
 8012e94:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8012e96:	683b      	ldr	r3, [r7, #0]
 8012e98:	681b      	ldr	r3, [r3, #0]
 8012e9a:	2b00      	cmp	r3, #0
 8012e9c:	d121      	bne.n	8012ee2 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8012e9e:	687b      	ldr	r3, [r7, #4]
 8012ea0:	681a      	ldr	r2, [r3, #0]
 8012ea2:	4b27      	ldr	r3, [pc, #156]	@ (8012f40 <FMC_SDRAM_Init+0xb4>)
 8012ea4:	4013      	ands	r3, r2
 8012ea6:	683a      	ldr	r2, [r7, #0]
 8012ea8:	6851      	ldr	r1, [r2, #4]
 8012eaa:	683a      	ldr	r2, [r7, #0]
 8012eac:	6892      	ldr	r2, [r2, #8]
 8012eae:	4311      	orrs	r1, r2
 8012eb0:	683a      	ldr	r2, [r7, #0]
 8012eb2:	68d2      	ldr	r2, [r2, #12]
 8012eb4:	4311      	orrs	r1, r2
 8012eb6:	683a      	ldr	r2, [r7, #0]
 8012eb8:	6912      	ldr	r2, [r2, #16]
 8012eba:	4311      	orrs	r1, r2
 8012ebc:	683a      	ldr	r2, [r7, #0]
 8012ebe:	6952      	ldr	r2, [r2, #20]
 8012ec0:	4311      	orrs	r1, r2
 8012ec2:	683a      	ldr	r2, [r7, #0]
 8012ec4:	6992      	ldr	r2, [r2, #24]
 8012ec6:	4311      	orrs	r1, r2
 8012ec8:	683a      	ldr	r2, [r7, #0]
 8012eca:	69d2      	ldr	r2, [r2, #28]
 8012ecc:	4311      	orrs	r1, r2
 8012ece:	683a      	ldr	r2, [r7, #0]
 8012ed0:	6a12      	ldr	r2, [r2, #32]
 8012ed2:	4311      	orrs	r1, r2
 8012ed4:	683a      	ldr	r2, [r7, #0]
 8012ed6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8012ed8:	430a      	orrs	r2, r1
 8012eda:	431a      	orrs	r2, r3
 8012edc:	687b      	ldr	r3, [r7, #4]
 8012ede:	601a      	str	r2, [r3, #0]
 8012ee0:	e026      	b.n	8012f30 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8012ee2:	687b      	ldr	r3, [r7, #4]
 8012ee4:	681b      	ldr	r3, [r3, #0]
 8012ee6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8012eea:	683b      	ldr	r3, [r7, #0]
 8012eec:	69d9      	ldr	r1, [r3, #28]
 8012eee:	683b      	ldr	r3, [r7, #0]
 8012ef0:	6a1b      	ldr	r3, [r3, #32]
 8012ef2:	4319      	orrs	r1, r3
 8012ef4:	683b      	ldr	r3, [r7, #0]
 8012ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012ef8:	430b      	orrs	r3, r1
 8012efa:	431a      	orrs	r2, r3
 8012efc:	687b      	ldr	r3, [r7, #4]
 8012efe:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8012f00:	687b      	ldr	r3, [r7, #4]
 8012f02:	685a      	ldr	r2, [r3, #4]
 8012f04:	4b0e      	ldr	r3, [pc, #56]	@ (8012f40 <FMC_SDRAM_Init+0xb4>)
 8012f06:	4013      	ands	r3, r2
 8012f08:	683a      	ldr	r2, [r7, #0]
 8012f0a:	6851      	ldr	r1, [r2, #4]
 8012f0c:	683a      	ldr	r2, [r7, #0]
 8012f0e:	6892      	ldr	r2, [r2, #8]
 8012f10:	4311      	orrs	r1, r2
 8012f12:	683a      	ldr	r2, [r7, #0]
 8012f14:	68d2      	ldr	r2, [r2, #12]
 8012f16:	4311      	orrs	r1, r2
 8012f18:	683a      	ldr	r2, [r7, #0]
 8012f1a:	6912      	ldr	r2, [r2, #16]
 8012f1c:	4311      	orrs	r1, r2
 8012f1e:	683a      	ldr	r2, [r7, #0]
 8012f20:	6952      	ldr	r2, [r2, #20]
 8012f22:	4311      	orrs	r1, r2
 8012f24:	683a      	ldr	r2, [r7, #0]
 8012f26:	6992      	ldr	r2, [r2, #24]
 8012f28:	430a      	orrs	r2, r1
 8012f2a:	431a      	orrs	r2, r3
 8012f2c:	687b      	ldr	r3, [r7, #4]
 8012f2e:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8012f30:	2300      	movs	r3, #0
}
 8012f32:	4618      	mov	r0, r3
 8012f34:	370c      	adds	r7, #12
 8012f36:	46bd      	mov	sp, r7
 8012f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f3c:	4770      	bx	lr
 8012f3e:	bf00      	nop
 8012f40:	ffff8000 	.word	0xffff8000

08012f44 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8012f44:	b480      	push	{r7}
 8012f46:	b085      	sub	sp, #20
 8012f48:	af00      	add	r7, sp, #0
 8012f4a:	60f8      	str	r0, [r7, #12]
 8012f4c:	60b9      	str	r1, [r7, #8]
 8012f4e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8012f50:	687b      	ldr	r3, [r7, #4]
 8012f52:	2b00      	cmp	r3, #0
 8012f54:	d128      	bne.n	8012fa8 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8012f56:	68fb      	ldr	r3, [r7, #12]
 8012f58:	689b      	ldr	r3, [r3, #8]
 8012f5a:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8012f5e:	68bb      	ldr	r3, [r7, #8]
 8012f60:	681b      	ldr	r3, [r3, #0]
 8012f62:	1e59      	subs	r1, r3, #1
 8012f64:	68bb      	ldr	r3, [r7, #8]
 8012f66:	685b      	ldr	r3, [r3, #4]
 8012f68:	3b01      	subs	r3, #1
 8012f6a:	011b      	lsls	r3, r3, #4
 8012f6c:	4319      	orrs	r1, r3
 8012f6e:	68bb      	ldr	r3, [r7, #8]
 8012f70:	689b      	ldr	r3, [r3, #8]
 8012f72:	3b01      	subs	r3, #1
 8012f74:	021b      	lsls	r3, r3, #8
 8012f76:	4319      	orrs	r1, r3
 8012f78:	68bb      	ldr	r3, [r7, #8]
 8012f7a:	68db      	ldr	r3, [r3, #12]
 8012f7c:	3b01      	subs	r3, #1
 8012f7e:	031b      	lsls	r3, r3, #12
 8012f80:	4319      	orrs	r1, r3
 8012f82:	68bb      	ldr	r3, [r7, #8]
 8012f84:	691b      	ldr	r3, [r3, #16]
 8012f86:	3b01      	subs	r3, #1
 8012f88:	041b      	lsls	r3, r3, #16
 8012f8a:	4319      	orrs	r1, r3
 8012f8c:	68bb      	ldr	r3, [r7, #8]
 8012f8e:	695b      	ldr	r3, [r3, #20]
 8012f90:	3b01      	subs	r3, #1
 8012f92:	051b      	lsls	r3, r3, #20
 8012f94:	4319      	orrs	r1, r3
 8012f96:	68bb      	ldr	r3, [r7, #8]
 8012f98:	699b      	ldr	r3, [r3, #24]
 8012f9a:	3b01      	subs	r3, #1
 8012f9c:	061b      	lsls	r3, r3, #24
 8012f9e:	430b      	orrs	r3, r1
 8012fa0:	431a      	orrs	r2, r3
 8012fa2:	68fb      	ldr	r3, [r7, #12]
 8012fa4:	609a      	str	r2, [r3, #8]
 8012fa6:	e02d      	b.n	8013004 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8012fa8:	68fb      	ldr	r3, [r7, #12]
 8012faa:	689a      	ldr	r2, [r3, #8]
 8012fac:	4b19      	ldr	r3, [pc, #100]	@ (8013014 <FMC_SDRAM_Timing_Init+0xd0>)
 8012fae:	4013      	ands	r3, r2
 8012fb0:	68ba      	ldr	r2, [r7, #8]
 8012fb2:	68d2      	ldr	r2, [r2, #12]
 8012fb4:	3a01      	subs	r2, #1
 8012fb6:	0311      	lsls	r1, r2, #12
 8012fb8:	68ba      	ldr	r2, [r7, #8]
 8012fba:	6952      	ldr	r2, [r2, #20]
 8012fbc:	3a01      	subs	r2, #1
 8012fbe:	0512      	lsls	r2, r2, #20
 8012fc0:	430a      	orrs	r2, r1
 8012fc2:	431a      	orrs	r2, r3
 8012fc4:	68fb      	ldr	r3, [r7, #12]
 8012fc6:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8012fc8:	68fb      	ldr	r3, [r7, #12]
 8012fca:	68db      	ldr	r3, [r3, #12]
 8012fcc:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8012fd0:	68bb      	ldr	r3, [r7, #8]
 8012fd2:	681b      	ldr	r3, [r3, #0]
 8012fd4:	1e59      	subs	r1, r3, #1
 8012fd6:	68bb      	ldr	r3, [r7, #8]
 8012fd8:	685b      	ldr	r3, [r3, #4]
 8012fda:	3b01      	subs	r3, #1
 8012fdc:	011b      	lsls	r3, r3, #4
 8012fde:	4319      	orrs	r1, r3
 8012fe0:	68bb      	ldr	r3, [r7, #8]
 8012fe2:	689b      	ldr	r3, [r3, #8]
 8012fe4:	3b01      	subs	r3, #1
 8012fe6:	021b      	lsls	r3, r3, #8
 8012fe8:	4319      	orrs	r1, r3
 8012fea:	68bb      	ldr	r3, [r7, #8]
 8012fec:	691b      	ldr	r3, [r3, #16]
 8012fee:	3b01      	subs	r3, #1
 8012ff0:	041b      	lsls	r3, r3, #16
 8012ff2:	4319      	orrs	r1, r3
 8012ff4:	68bb      	ldr	r3, [r7, #8]
 8012ff6:	699b      	ldr	r3, [r3, #24]
 8012ff8:	3b01      	subs	r3, #1
 8012ffa:	061b      	lsls	r3, r3, #24
 8012ffc:	430b      	orrs	r3, r1
 8012ffe:	431a      	orrs	r2, r3
 8013000:	68fb      	ldr	r3, [r7, #12]
 8013002:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 8013004:	2300      	movs	r3, #0
}
 8013006:	4618      	mov	r0, r3
 8013008:	3714      	adds	r7, #20
 801300a:	46bd      	mov	sp, r7
 801300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013010:	4770      	bx	lr
 8013012:	bf00      	nop
 8013014:	ff0f0fff 	.word	0xff0f0fff

08013018 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8013018:	b480      	push	{r7}
 801301a:	b085      	sub	sp, #20
 801301c:	af00      	add	r7, sp, #0
 801301e:	60f8      	str	r0, [r7, #12]
 8013020:	60b9      	str	r1, [r7, #8]
 8013022:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8013024:	68fb      	ldr	r3, [r7, #12]
 8013026:	691a      	ldr	r2, [r3, #16]
 8013028:	4b0c      	ldr	r3, [pc, #48]	@ (801305c <FMC_SDRAM_SendCommand+0x44>)
 801302a:	4013      	ands	r3, r2
 801302c:	68ba      	ldr	r2, [r7, #8]
 801302e:	6811      	ldr	r1, [r2, #0]
 8013030:	68ba      	ldr	r2, [r7, #8]
 8013032:	6852      	ldr	r2, [r2, #4]
 8013034:	4311      	orrs	r1, r2
 8013036:	68ba      	ldr	r2, [r7, #8]
 8013038:	6892      	ldr	r2, [r2, #8]
 801303a:	3a01      	subs	r2, #1
 801303c:	0152      	lsls	r2, r2, #5
 801303e:	4311      	orrs	r1, r2
 8013040:	68ba      	ldr	r2, [r7, #8]
 8013042:	68d2      	ldr	r2, [r2, #12]
 8013044:	0252      	lsls	r2, r2, #9
 8013046:	430a      	orrs	r2, r1
 8013048:	431a      	orrs	r2, r3
 801304a:	68fb      	ldr	r3, [r7, #12]
 801304c:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 801304e:	2300      	movs	r3, #0
}
 8013050:	4618      	mov	r0, r3
 8013052:	3714      	adds	r7, #20
 8013054:	46bd      	mov	sp, r7
 8013056:	f85d 7b04 	ldr.w	r7, [sp], #4
 801305a:	4770      	bx	lr
 801305c:	ffc00000 	.word	0xffc00000

08013060 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8013060:	b480      	push	{r7}
 8013062:	b083      	sub	sp, #12
 8013064:	af00      	add	r7, sp, #0
 8013066:	6078      	str	r0, [r7, #4]
 8013068:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 801306a:	687b      	ldr	r3, [r7, #4]
 801306c:	695a      	ldr	r2, [r3, #20]
 801306e:	4b07      	ldr	r3, [pc, #28]	@ (801308c <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 8013070:	4013      	ands	r3, r2
 8013072:	683a      	ldr	r2, [r7, #0]
 8013074:	0052      	lsls	r2, r2, #1
 8013076:	431a      	orrs	r2, r3
 8013078:	687b      	ldr	r3, [r7, #4]
 801307a:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 801307c:	2300      	movs	r3, #0
}
 801307e:	4618      	mov	r0, r3
 8013080:	370c      	adds	r7, #12
 8013082:	46bd      	mov	sp, r7
 8013084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013088:	4770      	bx	lr
 801308a:	bf00      	nop
 801308c:	ffffc001 	.word	0xffffc001

08013090 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8013090:	b084      	sub	sp, #16
 8013092:	b480      	push	{r7}
 8013094:	b085      	sub	sp, #20
 8013096:	af00      	add	r7, sp, #0
 8013098:	6078      	str	r0, [r7, #4]
 801309a:	f107 001c 	add.w	r0, r7, #28
 801309e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80130a2:	2300      	movs	r3, #0
 80130a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 80130a6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 80130a8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 80130aa:	431a      	orrs	r2, r3
             Init.BusWide             | \
 80130ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 80130ae:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 80130b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 80130b2:	431a      	orrs	r2, r3
             Init.ClockDiv
 80130b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 80130b6:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 80130b8:	68fa      	ldr	r2, [r7, #12]
 80130ba:	4313      	orrs	r3, r2
 80130bc:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 80130be:	687b      	ldr	r3, [r7, #4]
 80130c0:	685a      	ldr	r2, [r3, #4]
 80130c2:	4b07      	ldr	r3, [pc, #28]	@ (80130e0 <SDMMC_Init+0x50>)
 80130c4:	4013      	ands	r3, r2
 80130c6:	68fa      	ldr	r2, [r7, #12]
 80130c8:	431a      	orrs	r2, r3
 80130ca:	687b      	ldr	r3, [r7, #4]
 80130cc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80130ce:	2300      	movs	r3, #0
}
 80130d0:	4618      	mov	r0, r3
 80130d2:	3714      	adds	r7, #20
 80130d4:	46bd      	mov	sp, r7
 80130d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130da:	b004      	add	sp, #16
 80130dc:	4770      	bx	lr
 80130de:	bf00      	nop
 80130e0:	ffc02c00 	.word	0xffc02c00

080130e4 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
 80130e4:	b480      	push	{r7}
 80130e6:	b083      	sub	sp, #12
 80130e8:	af00      	add	r7, sp, #0
 80130ea:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 80130ec:	687b      	ldr	r3, [r7, #4]
 80130ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 80130f2:	4618      	mov	r0, r3
 80130f4:	370c      	adds	r7, #12
 80130f6:	46bd      	mov	sp, r7
 80130f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130fc:	4770      	bx	lr

080130fe <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 80130fe:	b480      	push	{r7}
 8013100:	b083      	sub	sp, #12
 8013102:	af00      	add	r7, sp, #0
 8013104:	6078      	str	r0, [r7, #4]
 8013106:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 8013108:	683b      	ldr	r3, [r7, #0]
 801310a:	681a      	ldr	r2, [r3, #0]
 801310c:	687b      	ldr	r3, [r7, #4]
 801310e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8013112:	2300      	movs	r3, #0
}
 8013114:	4618      	mov	r0, r3
 8013116:	370c      	adds	r7, #12
 8013118:	46bd      	mov	sp, r7
 801311a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801311e:	4770      	bx	lr

08013120 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8013120:	b480      	push	{r7}
 8013122:	b083      	sub	sp, #12
 8013124:	af00      	add	r7, sp, #0
 8013126:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8013128:	687b      	ldr	r3, [r7, #4]
 801312a:	681b      	ldr	r3, [r3, #0]
 801312c:	f043 0203 	orr.w	r2, r3, #3
 8013130:	687b      	ldr	r3, [r7, #4]
 8013132:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8013134:	2300      	movs	r3, #0
}
 8013136:	4618      	mov	r0, r3
 8013138:	370c      	adds	r7, #12
 801313a:	46bd      	mov	sp, r7
 801313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013140:	4770      	bx	lr

08013142 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
 8013142:	b480      	push	{r7}
 8013144:	b083      	sub	sp, #12
 8013146:	af00      	add	r7, sp, #0
 8013148:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 801314a:	687b      	ldr	r3, [r7, #4]
 801314c:	681b      	ldr	r3, [r3, #0]
 801314e:	f003 0303 	and.w	r3, r3, #3
}
 8013152:	4618      	mov	r0, r3
 8013154:	370c      	adds	r7, #12
 8013156:	46bd      	mov	sp, r7
 8013158:	f85d 7b04 	ldr.w	r7, [sp], #4
 801315c:	4770      	bx	lr
	...

08013160 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
 8013160:	b480      	push	{r7}
 8013162:	b085      	sub	sp, #20
 8013164:	af00      	add	r7, sp, #0
 8013166:	6078      	str	r0, [r7, #4]
 8013168:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 801316a:	2300      	movs	r3, #0
 801316c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 801316e:	683b      	ldr	r3, [r7, #0]
 8013170:	681a      	ldr	r2, [r3, #0]
 8013172:	687b      	ldr	r3, [r7, #4]
 8013174:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8013176:	683b      	ldr	r3, [r7, #0]
 8013178:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 801317a:	683b      	ldr	r3, [r7, #0]
 801317c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 801317e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 8013180:	683b      	ldr	r3, [r7, #0]
 8013182:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 8013184:	431a      	orrs	r2, r3
                       Command->CPSM);
 8013186:	683b      	ldr	r3, [r7, #0]
 8013188:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 801318a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 801318c:	68fa      	ldr	r2, [r7, #12]
 801318e:	4313      	orrs	r3, r2
 8013190:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8013192:	687b      	ldr	r3, [r7, #4]
 8013194:	68da      	ldr	r2, [r3, #12]
 8013196:	4b06      	ldr	r3, [pc, #24]	@ (80131b0 <SDMMC_SendCommand+0x50>)
 8013198:	4013      	ands	r3, r2
 801319a:	68fa      	ldr	r2, [r7, #12]
 801319c:	431a      	orrs	r2, r3
 801319e:	687b      	ldr	r3, [r7, #4]
 80131a0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80131a2:	2300      	movs	r3, #0
}
 80131a4:	4618      	mov	r0, r3
 80131a6:	3714      	adds	r7, #20
 80131a8:	46bd      	mov	sp, r7
 80131aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131ae:	4770      	bx	lr
 80131b0:	fffee0c0 	.word	0xfffee0c0

080131b4 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
 80131b4:	b480      	push	{r7}
 80131b6:	b083      	sub	sp, #12
 80131b8:	af00      	add	r7, sp, #0
 80131ba:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 80131bc:	687b      	ldr	r3, [r7, #4]
 80131be:	691b      	ldr	r3, [r3, #16]
 80131c0:	b2db      	uxtb	r3, r3
}
 80131c2:	4618      	mov	r0, r3
 80131c4:	370c      	adds	r7, #12
 80131c6:	46bd      	mov	sp, r7
 80131c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131cc:	4770      	bx	lr

080131ce <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 80131ce:	b480      	push	{r7}
 80131d0:	b085      	sub	sp, #20
 80131d2:	af00      	add	r7, sp, #0
 80131d4:	6078      	str	r0, [r7, #4]
 80131d6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 80131d8:	687b      	ldr	r3, [r7, #4]
 80131da:	3314      	adds	r3, #20
 80131dc:	461a      	mov	r2, r3
 80131de:	683b      	ldr	r3, [r7, #0]
 80131e0:	4413      	add	r3, r2
 80131e2:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 80131e4:	68fb      	ldr	r3, [r7, #12]
 80131e6:	681b      	ldr	r3, [r3, #0]
}
 80131e8:	4618      	mov	r0, r3
 80131ea:	3714      	adds	r7, #20
 80131ec:	46bd      	mov	sp, r7
 80131ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131f2:	4770      	bx	lr

080131f4 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
 80131f4:	b480      	push	{r7}
 80131f6:	b085      	sub	sp, #20
 80131f8:	af00      	add	r7, sp, #0
 80131fa:	6078      	str	r0, [r7, #4]
 80131fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80131fe:	2300      	movs	r3, #0
 8013200:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8013202:	683b      	ldr	r3, [r7, #0]
 8013204:	681a      	ldr	r2, [r3, #0]
 8013206:	687b      	ldr	r3, [r7, #4]
 8013208:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 801320a:	683b      	ldr	r3, [r7, #0]
 801320c:	685a      	ldr	r2, [r3, #4]
 801320e:	687b      	ldr	r3, [r7, #4]
 8013210:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8013212:	683b      	ldr	r3, [r7, #0]
 8013214:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 8013216:	683b      	ldr	r3, [r7, #0]
 8013218:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 801321a:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 801321c:	683b      	ldr	r3, [r7, #0]
 801321e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 8013220:	431a      	orrs	r2, r3
                       Data->DPSM);
 8013222:	683b      	ldr	r3, [r7, #0]
 8013224:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 8013226:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8013228:	68fa      	ldr	r2, [r7, #12]
 801322a:	4313      	orrs	r3, r2
 801322c:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 801322e:	687b      	ldr	r3, [r7, #4]
 8013230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013232:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8013236:	68fb      	ldr	r3, [r7, #12]
 8013238:	431a      	orrs	r2, r3
 801323a:	687b      	ldr	r3, [r7, #4]
 801323c:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 801323e:	2300      	movs	r3, #0

}
 8013240:	4618      	mov	r0, r3
 8013242:	3714      	adds	r7, #20
 8013244:	46bd      	mov	sp, r7
 8013246:	f85d 7b04 	ldr.w	r7, [sp], #4
 801324a:	4770      	bx	lr

0801324c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 801324c:	b580      	push	{r7, lr}
 801324e:	b088      	sub	sp, #32
 8013250:	af00      	add	r7, sp, #0
 8013252:	6078      	str	r0, [r7, #4]
 8013254:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8013256:	683b      	ldr	r3, [r7, #0]
 8013258:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 801325a:	2310      	movs	r3, #16
 801325c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801325e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013262:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013264:	2300      	movs	r3, #0
 8013266:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013268:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801326c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801326e:	f107 0308 	add.w	r3, r7, #8
 8013272:	4619      	mov	r1, r3
 8013274:	6878      	ldr	r0, [r7, #4]
 8013276:	f7ff ff73 	bl	8013160 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 801327a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801327e:	2110      	movs	r1, #16
 8013280:	6878      	ldr	r0, [r7, #4]
 8013282:	f000 fa19 	bl	80136b8 <SDMMC_GetCmdResp1>
 8013286:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013288:	69fb      	ldr	r3, [r7, #28]
}
 801328a:	4618      	mov	r0, r3
 801328c:	3720      	adds	r7, #32
 801328e:	46bd      	mov	sp, r7
 8013290:	bd80      	pop	{r7, pc}

08013292 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8013292:	b580      	push	{r7, lr}
 8013294:	b088      	sub	sp, #32
 8013296:	af00      	add	r7, sp, #0
 8013298:	6078      	str	r0, [r7, #4]
 801329a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 801329c:	683b      	ldr	r3, [r7, #0]
 801329e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80132a0:	2312      	movs	r3, #18
 80132a2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80132a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80132a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80132aa:	2300      	movs	r3, #0
 80132ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80132ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80132b2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80132b4:	f107 0308 	add.w	r3, r7, #8
 80132b8:	4619      	mov	r1, r3
 80132ba:	6878      	ldr	r0, [r7, #4]
 80132bc:	f7ff ff50 	bl	8013160 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80132c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80132c4:	2112      	movs	r1, #18
 80132c6:	6878      	ldr	r0, [r7, #4]
 80132c8:	f000 f9f6 	bl	80136b8 <SDMMC_GetCmdResp1>
 80132cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80132ce:	69fb      	ldr	r3, [r7, #28]
}
 80132d0:	4618      	mov	r0, r3
 80132d2:	3720      	adds	r7, #32
 80132d4:	46bd      	mov	sp, r7
 80132d6:	bd80      	pop	{r7, pc}

080132d8 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80132d8:	b580      	push	{r7, lr}
 80132da:	b088      	sub	sp, #32
 80132dc:	af00      	add	r7, sp, #0
 80132de:	6078      	str	r0, [r7, #4]
 80132e0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80132e2:	683b      	ldr	r3, [r7, #0]
 80132e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80132e6:	2319      	movs	r3, #25
 80132e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80132ea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80132ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80132f0:	2300      	movs	r3, #0
 80132f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80132f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80132f8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80132fa:	f107 0308 	add.w	r3, r7, #8
 80132fe:	4619      	mov	r1, r3
 8013300:	6878      	ldr	r0, [r7, #4]
 8013302:	f7ff ff2d 	bl	8013160 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8013306:	f241 3288 	movw	r2, #5000	@ 0x1388
 801330a:	2119      	movs	r1, #25
 801330c:	6878      	ldr	r0, [r7, #4]
 801330e:	f000 f9d3 	bl	80136b8 <SDMMC_GetCmdResp1>
 8013312:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013314:	69fb      	ldr	r3, [r7, #28]
}
 8013316:	4618      	mov	r0, r3
 8013318:	3720      	adds	r7, #32
 801331a:	46bd      	mov	sp, r7
 801331c:	bd80      	pop	{r7, pc}
	...

08013320 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8013320:	b580      	push	{r7, lr}
 8013322:	b088      	sub	sp, #32
 8013324:	af00      	add	r7, sp, #0
 8013326:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8013328:	2300      	movs	r3, #0
 801332a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 801332c:	230c      	movs	r3, #12
 801332e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013330:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013334:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013336:	2300      	movs	r3, #0
 8013338:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801333a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801333e:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 8013340:	687b      	ldr	r3, [r7, #4]
 8013342:	68db      	ldr	r3, [r3, #12]
 8013344:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 801334c:	687b      	ldr	r3, [r7, #4]
 801334e:	68db      	ldr	r3, [r3, #12]
 8013350:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8013354:	687b      	ldr	r3, [r7, #4]
 8013356:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013358:	f107 0308 	add.w	r3, r7, #8
 801335c:	4619      	mov	r1, r3
 801335e:	6878      	ldr	r0, [r7, #4]
 8013360:	f7ff fefe 	bl	8013160 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8013364:	4a0b      	ldr	r2, [pc, #44]	@ (8013394 <SDMMC_CmdStopTransfer+0x74>)
 8013366:	210c      	movs	r1, #12
 8013368:	6878      	ldr	r0, [r7, #4]
 801336a:	f000 f9a5 	bl	80136b8 <SDMMC_GetCmdResp1>
 801336e:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 8013370:	687b      	ldr	r3, [r7, #4]
 8013372:	68db      	ldr	r3, [r3, #12]
 8013374:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8013378:	687b      	ldr	r3, [r7, #4]
 801337a:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 801337c:	69fb      	ldr	r3, [r7, #28]
 801337e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8013382:	d101      	bne.n	8013388 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 8013384:	2300      	movs	r3, #0
 8013386:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 8013388:	69fb      	ldr	r3, [r7, #28]
}
 801338a:	4618      	mov	r0, r3
 801338c:	3720      	adds	r7, #32
 801338e:	46bd      	mov	sp, r7
 8013390:	bd80      	pop	{r7, pc}
 8013392:	bf00      	nop
 8013394:	05f5e100 	.word	0x05f5e100

08013398 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 8013398:	b580      	push	{r7, lr}
 801339a:	b088      	sub	sp, #32
 801339c:	af00      	add	r7, sp, #0
 801339e:	6078      	str	r0, [r7, #4]
 80133a0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80133a2:	683b      	ldr	r3, [r7, #0]
 80133a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80133a6:	2307      	movs	r3, #7
 80133a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80133aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80133ae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80133b0:	2300      	movs	r3, #0
 80133b2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80133b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80133b8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80133ba:	f107 0308 	add.w	r3, r7, #8
 80133be:	4619      	mov	r1, r3
 80133c0:	6878      	ldr	r0, [r7, #4]
 80133c2:	f7ff fecd 	bl	8013160 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 80133c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80133ca:	2107      	movs	r1, #7
 80133cc:	6878      	ldr	r0, [r7, #4]
 80133ce:	f000 f973 	bl	80136b8 <SDMMC_GetCmdResp1>
 80133d2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80133d4:	69fb      	ldr	r3, [r7, #28]
}
 80133d6:	4618      	mov	r0, r3
 80133d8:	3720      	adds	r7, #32
 80133da:	46bd      	mov	sp, r7
 80133dc:	bd80      	pop	{r7, pc}

080133de <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 80133de:	b580      	push	{r7, lr}
 80133e0:	b088      	sub	sp, #32
 80133e2:	af00      	add	r7, sp, #0
 80133e4:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 80133e6:	2300      	movs	r3, #0
 80133e8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80133ea:	2300      	movs	r3, #0
 80133ec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 80133ee:	2300      	movs	r3, #0
 80133f0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80133f2:	2300      	movs	r3, #0
 80133f4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80133f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80133fa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80133fc:	f107 0308 	add.w	r3, r7, #8
 8013400:	4619      	mov	r1, r3
 8013402:	6878      	ldr	r0, [r7, #4]
 8013404:	f7ff feac 	bl	8013160 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8013408:	6878      	ldr	r0, [r7, #4]
 801340a:	f000 fb97 	bl	8013b3c <SDMMC_GetCmdError>
 801340e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013410:	69fb      	ldr	r3, [r7, #28]
}
 8013412:	4618      	mov	r0, r3
 8013414:	3720      	adds	r7, #32
 8013416:	46bd      	mov	sp, r7
 8013418:	bd80      	pop	{r7, pc}

0801341a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 801341a:	b580      	push	{r7, lr}
 801341c:	b088      	sub	sp, #32
 801341e:	af00      	add	r7, sp, #0
 8013420:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8013422:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8013426:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8013428:	2308      	movs	r3, #8
 801342a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801342c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013430:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013432:	2300      	movs	r3, #0
 8013434:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013436:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801343a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801343c:	f107 0308 	add.w	r3, r7, #8
 8013440:	4619      	mov	r1, r3
 8013442:	6878      	ldr	r0, [r7, #4]
 8013444:	f7ff fe8c 	bl	8013160 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8013448:	6878      	ldr	r0, [r7, #4]
 801344a:	f000 fb29 	bl	8013aa0 <SDMMC_GetCmdResp7>
 801344e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013450:	69fb      	ldr	r3, [r7, #28]
}
 8013452:	4618      	mov	r0, r3
 8013454:	3720      	adds	r7, #32
 8013456:	46bd      	mov	sp, r7
 8013458:	bd80      	pop	{r7, pc}

0801345a <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 801345a:	b580      	push	{r7, lr}
 801345c:	b088      	sub	sp, #32
 801345e:	af00      	add	r7, sp, #0
 8013460:	6078      	str	r0, [r7, #4]
 8013462:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8013464:	683b      	ldr	r3, [r7, #0]
 8013466:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8013468:	2337      	movs	r3, #55	@ 0x37
 801346a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801346c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013470:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013472:	2300      	movs	r3, #0
 8013474:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013476:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801347a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801347c:	f107 0308 	add.w	r3, r7, #8
 8013480:	4619      	mov	r1, r3
 8013482:	6878      	ldr	r0, [r7, #4]
 8013484:	f7ff fe6c 	bl	8013160 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8013488:	f241 3288 	movw	r2, #5000	@ 0x1388
 801348c:	2137      	movs	r1, #55	@ 0x37
 801348e:	6878      	ldr	r0, [r7, #4]
 8013490:	f000 f912 	bl	80136b8 <SDMMC_GetCmdResp1>
 8013494:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013496:	69fb      	ldr	r3, [r7, #28]
}
 8013498:	4618      	mov	r0, r3
 801349a:	3720      	adds	r7, #32
 801349c:	46bd      	mov	sp, r7
 801349e:	bd80      	pop	{r7, pc}

080134a0 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80134a0:	b580      	push	{r7, lr}
 80134a2:	b088      	sub	sp, #32
 80134a4:	af00      	add	r7, sp, #0
 80134a6:	6078      	str	r0, [r7, #4]
 80134a8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 80134aa:	683b      	ldr	r3, [r7, #0]
 80134ac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80134ae:	2329      	movs	r3, #41	@ 0x29
 80134b0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80134b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80134b6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80134b8:	2300      	movs	r3, #0
 80134ba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80134bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80134c0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80134c2:	f107 0308 	add.w	r3, r7, #8
 80134c6:	4619      	mov	r1, r3
 80134c8:	6878      	ldr	r0, [r7, #4]
 80134ca:	f7ff fe49 	bl	8013160 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 80134ce:	6878      	ldr	r0, [r7, #4]
 80134d0:	f000 fa2e 	bl	8013930 <SDMMC_GetCmdResp3>
 80134d4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80134d6:	69fb      	ldr	r3, [r7, #28]
}
 80134d8:	4618      	mov	r0, r3
 80134da:	3720      	adds	r7, #32
 80134dc:	46bd      	mov	sp, r7
 80134de:	bd80      	pop	{r7, pc}

080134e0 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 80134e0:	b580      	push	{r7, lr}
 80134e2:	b088      	sub	sp, #32
 80134e4:	af00      	add	r7, sp, #0
 80134e6:	6078      	str	r0, [r7, #4]
 80134e8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80134ea:	683b      	ldr	r3, [r7, #0]
 80134ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80134ee:	2306      	movs	r3, #6
 80134f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80134f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80134f6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80134f8:	2300      	movs	r3, #0
 80134fa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80134fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013500:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013502:	f107 0308 	add.w	r3, r7, #8
 8013506:	4619      	mov	r1, r3
 8013508:	6878      	ldr	r0, [r7, #4]
 801350a:	f7ff fe29 	bl	8013160 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 801350e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013512:	2106      	movs	r1, #6
 8013514:	6878      	ldr	r0, [r7, #4]
 8013516:	f000 f8cf 	bl	80136b8 <SDMMC_GetCmdResp1>
 801351a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801351c:	69fb      	ldr	r3, [r7, #28]
}
 801351e:	4618      	mov	r0, r3
 8013520:	3720      	adds	r7, #32
 8013522:	46bd      	mov	sp, r7
 8013524:	bd80      	pop	{r7, pc}

08013526 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8013526:	b580      	push	{r7, lr}
 8013528:	b088      	sub	sp, #32
 801352a:	af00      	add	r7, sp, #0
 801352c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 801352e:	2300      	movs	r3, #0
 8013530:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8013532:	2333      	movs	r3, #51	@ 0x33
 8013534:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013536:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801353a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801353c:	2300      	movs	r3, #0
 801353e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013540:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013544:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013546:	f107 0308 	add.w	r3, r7, #8
 801354a:	4619      	mov	r1, r3
 801354c:	6878      	ldr	r0, [r7, #4]
 801354e:	f7ff fe07 	bl	8013160 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8013552:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013556:	2133      	movs	r1, #51	@ 0x33
 8013558:	6878      	ldr	r0, [r7, #4]
 801355a:	f000 f8ad 	bl	80136b8 <SDMMC_GetCmdResp1>
 801355e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013560:	69fb      	ldr	r3, [r7, #28]
}
 8013562:	4618      	mov	r0, r3
 8013564:	3720      	adds	r7, #32
 8013566:	46bd      	mov	sp, r7
 8013568:	bd80      	pop	{r7, pc}

0801356a <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 801356a:	b580      	push	{r7, lr}
 801356c:	b088      	sub	sp, #32
 801356e:	af00      	add	r7, sp, #0
 8013570:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8013572:	2300      	movs	r3, #0
 8013574:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8013576:	2302      	movs	r3, #2
 8013578:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 801357a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 801357e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013580:	2300      	movs	r3, #0
 8013582:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013584:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013588:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801358a:	f107 0308 	add.w	r3, r7, #8
 801358e:	4619      	mov	r1, r3
 8013590:	6878      	ldr	r0, [r7, #4]
 8013592:	f7ff fde5 	bl	8013160 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8013596:	6878      	ldr	r0, [r7, #4]
 8013598:	f000 f980 	bl	801389c <SDMMC_GetCmdResp2>
 801359c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801359e:	69fb      	ldr	r3, [r7, #28]
}
 80135a0:	4618      	mov	r0, r3
 80135a2:	3720      	adds	r7, #32
 80135a4:	46bd      	mov	sp, r7
 80135a6:	bd80      	pop	{r7, pc}

080135a8 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80135a8:	b580      	push	{r7, lr}
 80135aa:	b088      	sub	sp, #32
 80135ac:	af00      	add	r7, sp, #0
 80135ae:	6078      	str	r0, [r7, #4]
 80135b0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80135b2:	683b      	ldr	r3, [r7, #0]
 80135b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80135b6:	2309      	movs	r3, #9
 80135b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80135ba:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80135be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80135c0:	2300      	movs	r3, #0
 80135c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80135c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80135c8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80135ca:	f107 0308 	add.w	r3, r7, #8
 80135ce:	4619      	mov	r1, r3
 80135d0:	6878      	ldr	r0, [r7, #4]
 80135d2:	f7ff fdc5 	bl	8013160 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80135d6:	6878      	ldr	r0, [r7, #4]
 80135d8:	f000 f960 	bl	801389c <SDMMC_GetCmdResp2>
 80135dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80135de:	69fb      	ldr	r3, [r7, #28]
}
 80135e0:	4618      	mov	r0, r3
 80135e2:	3720      	adds	r7, #32
 80135e4:	46bd      	mov	sp, r7
 80135e6:	bd80      	pop	{r7, pc}

080135e8 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 80135e8:	b580      	push	{r7, lr}
 80135ea:	b088      	sub	sp, #32
 80135ec:	af00      	add	r7, sp, #0
 80135ee:	6078      	str	r0, [r7, #4]
 80135f0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80135f2:	2300      	movs	r3, #0
 80135f4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80135f6:	2303      	movs	r3, #3
 80135f8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80135fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80135fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013600:	2300      	movs	r3, #0
 8013602:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013604:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013608:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801360a:	f107 0308 	add.w	r3, r7, #8
 801360e:	4619      	mov	r1, r3
 8013610:	6878      	ldr	r0, [r7, #4]
 8013612:	f7ff fda5 	bl	8013160 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8013616:	683a      	ldr	r2, [r7, #0]
 8013618:	2103      	movs	r1, #3
 801361a:	6878      	ldr	r0, [r7, #4]
 801361c:	f000 f9c8 	bl	80139b0 <SDMMC_GetCmdResp6>
 8013620:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013622:	69fb      	ldr	r3, [r7, #28]
}
 8013624:	4618      	mov	r0, r3
 8013626:	3720      	adds	r7, #32
 8013628:	46bd      	mov	sp, r7
 801362a:	bd80      	pop	{r7, pc}

0801362c <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 801362c:	b580      	push	{r7, lr}
 801362e:	b088      	sub	sp, #32
 8013630:	af00      	add	r7, sp, #0
 8013632:	6078      	str	r0, [r7, #4]
 8013634:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8013636:	683b      	ldr	r3, [r7, #0]
 8013638:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 801363a:	230d      	movs	r3, #13
 801363c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801363e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013642:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013644:	2300      	movs	r3, #0
 8013646:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013648:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801364c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801364e:	f107 0308 	add.w	r3, r7, #8
 8013652:	4619      	mov	r1, r3
 8013654:	6878      	ldr	r0, [r7, #4]
 8013656:	f7ff fd83 	bl	8013160 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 801365a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801365e:	210d      	movs	r1, #13
 8013660:	6878      	ldr	r0, [r7, #4]
 8013662:	f000 f829 	bl	80136b8 <SDMMC_GetCmdResp1>
 8013666:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013668:	69fb      	ldr	r3, [r7, #28]
}
 801366a:	4618      	mov	r0, r3
 801366c:	3720      	adds	r7, #32
 801366e:	46bd      	mov	sp, r7
 8013670:	bd80      	pop	{r7, pc}

08013672 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 8013672:	b580      	push	{r7, lr}
 8013674:	b088      	sub	sp, #32
 8013676:	af00      	add	r7, sp, #0
 8013678:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 801367a:	2300      	movs	r3, #0
 801367c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 801367e:	230d      	movs	r3, #13
 8013680:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013682:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013686:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013688:	2300      	movs	r3, #0
 801368a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801368c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013690:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013692:	f107 0308 	add.w	r3, r7, #8
 8013696:	4619      	mov	r1, r3
 8013698:	6878      	ldr	r0, [r7, #4]
 801369a:	f7ff fd61 	bl	8013160 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 801369e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80136a2:	210d      	movs	r1, #13
 80136a4:	6878      	ldr	r0, [r7, #4]
 80136a6:	f000 f807 	bl	80136b8 <SDMMC_GetCmdResp1>
 80136aa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80136ac:	69fb      	ldr	r3, [r7, #28]
}
 80136ae:	4618      	mov	r0, r3
 80136b0:	3720      	adds	r7, #32
 80136b2:	46bd      	mov	sp, r7
 80136b4:	bd80      	pop	{r7, pc}
	...

080136b8 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 80136b8:	b580      	push	{r7, lr}
 80136ba:	b088      	sub	sp, #32
 80136bc:	af00      	add	r7, sp, #0
 80136be:	60f8      	str	r0, [r7, #12]
 80136c0:	460b      	mov	r3, r1
 80136c2:	607a      	str	r2, [r7, #4]
 80136c4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 80136c6:	4b70      	ldr	r3, [pc, #448]	@ (8013888 <SDMMC_GetCmdResp1+0x1d0>)
 80136c8:	681b      	ldr	r3, [r3, #0]
 80136ca:	4a70      	ldr	r2, [pc, #448]	@ (801388c <SDMMC_GetCmdResp1+0x1d4>)
 80136cc:	fba2 2303 	umull	r2, r3, r2, r3
 80136d0:	0a5a      	lsrs	r2, r3, #9
 80136d2:	687b      	ldr	r3, [r7, #4]
 80136d4:	fb02 f303 	mul.w	r3, r2, r3
 80136d8:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 80136da:	69fb      	ldr	r3, [r7, #28]
 80136dc:	1e5a      	subs	r2, r3, #1
 80136de:	61fa      	str	r2, [r7, #28]
 80136e0:	2b00      	cmp	r3, #0
 80136e2:	d102      	bne.n	80136ea <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80136e4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80136e8:	e0c9      	b.n	801387e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 80136ea:	68fb      	ldr	r3, [r7, #12]
 80136ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80136ee:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 80136f0:	69ba      	ldr	r2, [r7, #24]
 80136f2:	4b67      	ldr	r3, [pc, #412]	@ (8013890 <SDMMC_GetCmdResp1+0x1d8>)
 80136f4:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80136f6:	2b00      	cmp	r3, #0
 80136f8:	d0ef      	beq.n	80136da <SDMMC_GetCmdResp1+0x22>
 80136fa:	69bb      	ldr	r3, [r7, #24]
 80136fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8013700:	2b00      	cmp	r3, #0
 8013702:	d1ea      	bne.n	80136da <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8013704:	68fb      	ldr	r3, [r7, #12]
 8013706:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013708:	f003 0304 	and.w	r3, r3, #4
 801370c:	2b00      	cmp	r3, #0
 801370e:	d004      	beq.n	801371a <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013710:	68fb      	ldr	r3, [r7, #12]
 8013712:	2204      	movs	r2, #4
 8013714:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8013716:	2304      	movs	r3, #4
 8013718:	e0b1      	b.n	801387e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801371a:	68fb      	ldr	r3, [r7, #12]
 801371c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801371e:	f003 0301 	and.w	r3, r3, #1
 8013722:	2b00      	cmp	r3, #0
 8013724:	d004      	beq.n	8013730 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8013726:	68fb      	ldr	r3, [r7, #12]
 8013728:	2201      	movs	r2, #1
 801372a:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 801372c:	2301      	movs	r3, #1
 801372e:	e0a6      	b.n	801387e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8013730:	68fb      	ldr	r3, [r7, #12]
 8013732:	4a58      	ldr	r2, [pc, #352]	@ (8013894 <SDMMC_GetCmdResp1+0x1dc>)
 8013734:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8013736:	68f8      	ldr	r0, [r7, #12]
 8013738:	f7ff fd3c 	bl	80131b4 <SDMMC_GetCommandResponse>
 801373c:	4603      	mov	r3, r0
 801373e:	461a      	mov	r2, r3
 8013740:	7afb      	ldrb	r3, [r7, #11]
 8013742:	4293      	cmp	r3, r2
 8013744:	d001      	beq.n	801374a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8013746:	2301      	movs	r3, #1
 8013748:	e099      	b.n	801387e <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 801374a:	2100      	movs	r1, #0
 801374c:	68f8      	ldr	r0, [r7, #12]
 801374e:	f7ff fd3e 	bl	80131ce <SDMMC_GetResponse>
 8013752:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8013754:	697a      	ldr	r2, [r7, #20]
 8013756:	4b50      	ldr	r3, [pc, #320]	@ (8013898 <SDMMC_GetCmdResp1+0x1e0>)
 8013758:	4013      	ands	r3, r2
 801375a:	2b00      	cmp	r3, #0
 801375c:	d101      	bne.n	8013762 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 801375e:	2300      	movs	r3, #0
 8013760:	e08d      	b.n	801387e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8013762:	697b      	ldr	r3, [r7, #20]
 8013764:	2b00      	cmp	r3, #0
 8013766:	da02      	bge.n	801376e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8013768:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 801376c:	e087      	b.n	801387e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 801376e:	697b      	ldr	r3, [r7, #20]
 8013770:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8013774:	2b00      	cmp	r3, #0
 8013776:	d001      	beq.n	801377c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8013778:	2340      	movs	r3, #64	@ 0x40
 801377a:	e080      	b.n	801387e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 801377c:	697b      	ldr	r3, [r7, #20]
 801377e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8013782:	2b00      	cmp	r3, #0
 8013784:	d001      	beq.n	801378a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8013786:	2380      	movs	r3, #128	@ 0x80
 8013788:	e079      	b.n	801387e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 801378a:	697b      	ldr	r3, [r7, #20]
 801378c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8013790:	2b00      	cmp	r3, #0
 8013792:	d002      	beq.n	801379a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8013794:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013798:	e071      	b.n	801387e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 801379a:	697b      	ldr	r3, [r7, #20]
 801379c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80137a0:	2b00      	cmp	r3, #0
 80137a2:	d002      	beq.n	80137aa <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80137a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80137a8:	e069      	b.n	801387e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80137aa:	697b      	ldr	r3, [r7, #20]
 80137ac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80137b0:	2b00      	cmp	r3, #0
 80137b2:	d002      	beq.n	80137ba <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80137b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80137b8:	e061      	b.n	801387e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80137ba:	697b      	ldr	r3, [r7, #20]
 80137bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80137c0:	2b00      	cmp	r3, #0
 80137c2:	d002      	beq.n	80137ca <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80137c4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80137c8:	e059      	b.n	801387e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80137ca:	697b      	ldr	r3, [r7, #20]
 80137cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80137d0:	2b00      	cmp	r3, #0
 80137d2:	d002      	beq.n	80137da <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80137d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80137d8:	e051      	b.n	801387e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80137da:	697b      	ldr	r3, [r7, #20]
 80137dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80137e0:	2b00      	cmp	r3, #0
 80137e2:	d002      	beq.n	80137ea <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80137e4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80137e8:	e049      	b.n	801387e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80137ea:	697b      	ldr	r3, [r7, #20]
 80137ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80137f0:	2b00      	cmp	r3, #0
 80137f2:	d002      	beq.n	80137fa <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80137f4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80137f8:	e041      	b.n	801387e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80137fa:	697b      	ldr	r3, [r7, #20]
 80137fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8013800:	2b00      	cmp	r3, #0
 8013802:	d002      	beq.n	801380a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8013804:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013808:	e039      	b.n	801387e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 801380a:	697b      	ldr	r3, [r7, #20]
 801380c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8013810:	2b00      	cmp	r3, #0
 8013812:	d002      	beq.n	801381a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8013814:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8013818:	e031      	b.n	801387e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 801381a:	697b      	ldr	r3, [r7, #20]
 801381c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8013820:	2b00      	cmp	r3, #0
 8013822:	d002      	beq.n	801382a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8013824:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8013828:	e029      	b.n	801387e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 801382a:	697b      	ldr	r3, [r7, #20]
 801382c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8013830:	2b00      	cmp	r3, #0
 8013832:	d002      	beq.n	801383a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8013834:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8013838:	e021      	b.n	801387e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 801383a:	697b      	ldr	r3, [r7, #20]
 801383c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8013840:	2b00      	cmp	r3, #0
 8013842:	d002      	beq.n	801384a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8013844:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8013848:	e019      	b.n	801387e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 801384a:	697b      	ldr	r3, [r7, #20]
 801384c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8013850:	2b00      	cmp	r3, #0
 8013852:	d002      	beq.n	801385a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8013854:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8013858:	e011      	b.n	801387e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 801385a:	697b      	ldr	r3, [r7, #20]
 801385c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8013860:	2b00      	cmp	r3, #0
 8013862:	d002      	beq.n	801386a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8013864:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8013868:	e009      	b.n	801387e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 801386a:	697b      	ldr	r3, [r7, #20]
 801386c:	f003 0308 	and.w	r3, r3, #8
 8013870:	2b00      	cmp	r3, #0
 8013872:	d002      	beq.n	801387a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8013874:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8013878:	e001      	b.n	801387e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 801387a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 801387e:	4618      	mov	r0, r3
 8013880:	3720      	adds	r7, #32
 8013882:	46bd      	mov	sp, r7
 8013884:	bd80      	pop	{r7, pc}
 8013886:	bf00      	nop
 8013888:	24000168 	.word	0x24000168
 801388c:	10624dd3 	.word	0x10624dd3
 8013890:	00200045 	.word	0x00200045
 8013894:	002000c5 	.word	0x002000c5
 8013898:	fdffe008 	.word	0xfdffe008

0801389c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 801389c:	b480      	push	{r7}
 801389e:	b085      	sub	sp, #20
 80138a0:	af00      	add	r7, sp, #0
 80138a2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80138a4:	4b1f      	ldr	r3, [pc, #124]	@ (8013924 <SDMMC_GetCmdResp2+0x88>)
 80138a6:	681b      	ldr	r3, [r3, #0]
 80138a8:	4a1f      	ldr	r2, [pc, #124]	@ (8013928 <SDMMC_GetCmdResp2+0x8c>)
 80138aa:	fba2 2303 	umull	r2, r3, r2, r3
 80138ae:	0a5b      	lsrs	r3, r3, #9
 80138b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80138b4:	fb02 f303 	mul.w	r3, r2, r3
 80138b8:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80138ba:	68fb      	ldr	r3, [r7, #12]
 80138bc:	1e5a      	subs	r2, r3, #1
 80138be:	60fa      	str	r2, [r7, #12]
 80138c0:	2b00      	cmp	r3, #0
 80138c2:	d102      	bne.n	80138ca <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80138c4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80138c8:	e026      	b.n	8013918 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 80138ca:	687b      	ldr	r3, [r7, #4]
 80138cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80138ce:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80138d0:	68bb      	ldr	r3, [r7, #8]
 80138d2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80138d6:	2b00      	cmp	r3, #0
 80138d8:	d0ef      	beq.n	80138ba <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80138da:	68bb      	ldr	r3, [r7, #8]
 80138dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80138e0:	2b00      	cmp	r3, #0
 80138e2:	d1ea      	bne.n	80138ba <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80138e4:	687b      	ldr	r3, [r7, #4]
 80138e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80138e8:	f003 0304 	and.w	r3, r3, #4
 80138ec:	2b00      	cmp	r3, #0
 80138ee:	d004      	beq.n	80138fa <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80138f0:	687b      	ldr	r3, [r7, #4]
 80138f2:	2204      	movs	r2, #4
 80138f4:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80138f6:	2304      	movs	r3, #4
 80138f8:	e00e      	b.n	8013918 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80138fa:	687b      	ldr	r3, [r7, #4]
 80138fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80138fe:	f003 0301 	and.w	r3, r3, #1
 8013902:	2b00      	cmp	r3, #0
 8013904:	d004      	beq.n	8013910 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8013906:	687b      	ldr	r3, [r7, #4]
 8013908:	2201      	movs	r2, #1
 801390a:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 801390c:	2301      	movs	r3, #1
 801390e:	e003      	b.n	8013918 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8013910:	687b      	ldr	r3, [r7, #4]
 8013912:	4a06      	ldr	r2, [pc, #24]	@ (801392c <SDMMC_GetCmdResp2+0x90>)
 8013914:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8013916:	2300      	movs	r3, #0
}
 8013918:	4618      	mov	r0, r3
 801391a:	3714      	adds	r7, #20
 801391c:	46bd      	mov	sp, r7
 801391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013922:	4770      	bx	lr
 8013924:	24000168 	.word	0x24000168
 8013928:	10624dd3 	.word	0x10624dd3
 801392c:	002000c5 	.word	0x002000c5

08013930 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8013930:	b480      	push	{r7}
 8013932:	b085      	sub	sp, #20
 8013934:	af00      	add	r7, sp, #0
 8013936:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8013938:	4b1a      	ldr	r3, [pc, #104]	@ (80139a4 <SDMMC_GetCmdResp3+0x74>)
 801393a:	681b      	ldr	r3, [r3, #0]
 801393c:	4a1a      	ldr	r2, [pc, #104]	@ (80139a8 <SDMMC_GetCmdResp3+0x78>)
 801393e:	fba2 2303 	umull	r2, r3, r2, r3
 8013942:	0a5b      	lsrs	r3, r3, #9
 8013944:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013948:	fb02 f303 	mul.w	r3, r2, r3
 801394c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 801394e:	68fb      	ldr	r3, [r7, #12]
 8013950:	1e5a      	subs	r2, r3, #1
 8013952:	60fa      	str	r2, [r7, #12]
 8013954:	2b00      	cmp	r3, #0
 8013956:	d102      	bne.n	801395e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013958:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801395c:	e01b      	b.n	8013996 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 801395e:	687b      	ldr	r3, [r7, #4]
 8013960:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013962:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013964:	68bb      	ldr	r3, [r7, #8]
 8013966:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801396a:	2b00      	cmp	r3, #0
 801396c:	d0ef      	beq.n	801394e <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 801396e:	68bb      	ldr	r3, [r7, #8]
 8013970:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013974:	2b00      	cmp	r3, #0
 8013976:	d1ea      	bne.n	801394e <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8013978:	687b      	ldr	r3, [r7, #4]
 801397a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801397c:	f003 0304 	and.w	r3, r3, #4
 8013980:	2b00      	cmp	r3, #0
 8013982:	d004      	beq.n	801398e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013984:	687b      	ldr	r3, [r7, #4]
 8013986:	2204      	movs	r2, #4
 8013988:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801398a:	2304      	movs	r3, #4
 801398c:	e003      	b.n	8013996 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801398e:	687b      	ldr	r3, [r7, #4]
 8013990:	4a06      	ldr	r2, [pc, #24]	@ (80139ac <SDMMC_GetCmdResp3+0x7c>)
 8013992:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8013994:	2300      	movs	r3, #0
}
 8013996:	4618      	mov	r0, r3
 8013998:	3714      	adds	r7, #20
 801399a:	46bd      	mov	sp, r7
 801399c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139a0:	4770      	bx	lr
 80139a2:	bf00      	nop
 80139a4:	24000168 	.word	0x24000168
 80139a8:	10624dd3 	.word	0x10624dd3
 80139ac:	002000c5 	.word	0x002000c5

080139b0 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80139b0:	b580      	push	{r7, lr}
 80139b2:	b088      	sub	sp, #32
 80139b4:	af00      	add	r7, sp, #0
 80139b6:	60f8      	str	r0, [r7, #12]
 80139b8:	460b      	mov	r3, r1
 80139ba:	607a      	str	r2, [r7, #4]
 80139bc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80139be:	4b35      	ldr	r3, [pc, #212]	@ (8013a94 <SDMMC_GetCmdResp6+0xe4>)
 80139c0:	681b      	ldr	r3, [r3, #0]
 80139c2:	4a35      	ldr	r2, [pc, #212]	@ (8013a98 <SDMMC_GetCmdResp6+0xe8>)
 80139c4:	fba2 2303 	umull	r2, r3, r2, r3
 80139c8:	0a5b      	lsrs	r3, r3, #9
 80139ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80139ce:	fb02 f303 	mul.w	r3, r2, r3
 80139d2:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 80139d4:	69fb      	ldr	r3, [r7, #28]
 80139d6:	1e5a      	subs	r2, r3, #1
 80139d8:	61fa      	str	r2, [r7, #28]
 80139da:	2b00      	cmp	r3, #0
 80139dc:	d102      	bne.n	80139e4 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 80139de:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80139e2:	e052      	b.n	8013a8a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 80139e4:	68fb      	ldr	r3, [r7, #12]
 80139e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80139e8:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80139ea:	69bb      	ldr	r3, [r7, #24]
 80139ec:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80139f0:	2b00      	cmp	r3, #0
 80139f2:	d0ef      	beq.n	80139d4 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80139f4:	69bb      	ldr	r3, [r7, #24]
 80139f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80139fa:	2b00      	cmp	r3, #0
 80139fc:	d1ea      	bne.n	80139d4 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80139fe:	68fb      	ldr	r3, [r7, #12]
 8013a00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013a02:	f003 0304 	and.w	r3, r3, #4
 8013a06:	2b00      	cmp	r3, #0
 8013a08:	d004      	beq.n	8013a14 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013a0a:	68fb      	ldr	r3, [r7, #12]
 8013a0c:	2204      	movs	r2, #4
 8013a0e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8013a10:	2304      	movs	r3, #4
 8013a12:	e03a      	b.n	8013a8a <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8013a14:	68fb      	ldr	r3, [r7, #12]
 8013a16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013a18:	f003 0301 	and.w	r3, r3, #1
 8013a1c:	2b00      	cmp	r3, #0
 8013a1e:	d004      	beq.n	8013a2a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8013a20:	68fb      	ldr	r3, [r7, #12]
 8013a22:	2201      	movs	r2, #1
 8013a24:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8013a26:	2301      	movs	r3, #1
 8013a28:	e02f      	b.n	8013a8a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8013a2a:	68f8      	ldr	r0, [r7, #12]
 8013a2c:	f7ff fbc2 	bl	80131b4 <SDMMC_GetCommandResponse>
 8013a30:	4603      	mov	r3, r0
 8013a32:	461a      	mov	r2, r3
 8013a34:	7afb      	ldrb	r3, [r7, #11]
 8013a36:	4293      	cmp	r3, r2
 8013a38:	d001      	beq.n	8013a3e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8013a3a:	2301      	movs	r3, #1
 8013a3c:	e025      	b.n	8013a8a <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8013a3e:	68fb      	ldr	r3, [r7, #12]
 8013a40:	4a16      	ldr	r2, [pc, #88]	@ (8013a9c <SDMMC_GetCmdResp6+0xec>)
 8013a42:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8013a44:	2100      	movs	r1, #0
 8013a46:	68f8      	ldr	r0, [r7, #12]
 8013a48:	f7ff fbc1 	bl	80131ce <SDMMC_GetResponse>
 8013a4c:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 8013a4e:	697b      	ldr	r3, [r7, #20]
 8013a50:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8013a54:	2b00      	cmp	r3, #0
 8013a56:	d106      	bne.n	8013a66 <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 8013a58:	697b      	ldr	r3, [r7, #20]
 8013a5a:	0c1b      	lsrs	r3, r3, #16
 8013a5c:	b29a      	uxth	r2, r3
 8013a5e:	687b      	ldr	r3, [r7, #4]
 8013a60:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 8013a62:	2300      	movs	r3, #0
 8013a64:	e011      	b.n	8013a8a <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8013a66:	697b      	ldr	r3, [r7, #20]
 8013a68:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8013a6c:	2b00      	cmp	r3, #0
 8013a6e:	d002      	beq.n	8013a76 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8013a70:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8013a74:	e009      	b.n	8013a8a <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8013a76:	697b      	ldr	r3, [r7, #20]
 8013a78:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8013a7c:	2b00      	cmp	r3, #0
 8013a7e:	d002      	beq.n	8013a86 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8013a80:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013a84:	e001      	b.n	8013a8a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8013a86:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8013a8a:	4618      	mov	r0, r3
 8013a8c:	3720      	adds	r7, #32
 8013a8e:	46bd      	mov	sp, r7
 8013a90:	bd80      	pop	{r7, pc}
 8013a92:	bf00      	nop
 8013a94:	24000168 	.word	0x24000168
 8013a98:	10624dd3 	.word	0x10624dd3
 8013a9c:	002000c5 	.word	0x002000c5

08013aa0 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8013aa0:	b480      	push	{r7}
 8013aa2:	b085      	sub	sp, #20
 8013aa4:	af00      	add	r7, sp, #0
 8013aa6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8013aa8:	4b22      	ldr	r3, [pc, #136]	@ (8013b34 <SDMMC_GetCmdResp7+0x94>)
 8013aaa:	681b      	ldr	r3, [r3, #0]
 8013aac:	4a22      	ldr	r2, [pc, #136]	@ (8013b38 <SDMMC_GetCmdResp7+0x98>)
 8013aae:	fba2 2303 	umull	r2, r3, r2, r3
 8013ab2:	0a5b      	lsrs	r3, r3, #9
 8013ab4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013ab8:	fb02 f303 	mul.w	r3, r2, r3
 8013abc:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8013abe:	68fb      	ldr	r3, [r7, #12]
 8013ac0:	1e5a      	subs	r2, r3, #1
 8013ac2:	60fa      	str	r2, [r7, #12]
 8013ac4:	2b00      	cmp	r3, #0
 8013ac6:	d102      	bne.n	8013ace <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013ac8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8013acc:	e02c      	b.n	8013b28 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8013ace:	687b      	ldr	r3, [r7, #4]
 8013ad0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013ad2:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013ad4:	68bb      	ldr	r3, [r7, #8]
 8013ad6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8013ada:	2b00      	cmp	r3, #0
 8013adc:	d0ef      	beq.n	8013abe <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8013ade:	68bb      	ldr	r3, [r7, #8]
 8013ae0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013ae4:	2b00      	cmp	r3, #0
 8013ae6:	d1ea      	bne.n	8013abe <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8013ae8:	687b      	ldr	r3, [r7, #4]
 8013aea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013aec:	f003 0304 	and.w	r3, r3, #4
 8013af0:	2b00      	cmp	r3, #0
 8013af2:	d004      	beq.n	8013afe <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013af4:	687b      	ldr	r3, [r7, #4]
 8013af6:	2204      	movs	r2, #4
 8013af8:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8013afa:	2304      	movs	r3, #4
 8013afc:	e014      	b.n	8013b28 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8013afe:	687b      	ldr	r3, [r7, #4]
 8013b00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013b02:	f003 0301 	and.w	r3, r3, #1
 8013b06:	2b00      	cmp	r3, #0
 8013b08:	d004      	beq.n	8013b14 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8013b0a:	687b      	ldr	r3, [r7, #4]
 8013b0c:	2201      	movs	r2, #1
 8013b0e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8013b10:	2301      	movs	r3, #1
 8013b12:	e009      	b.n	8013b28 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8013b14:	687b      	ldr	r3, [r7, #4]
 8013b16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013b18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013b1c:	2b00      	cmp	r3, #0
 8013b1e:	d002      	beq.n	8013b26 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8013b20:	687b      	ldr	r3, [r7, #4]
 8013b22:	2240      	movs	r2, #64	@ 0x40
 8013b24:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8013b26:	2300      	movs	r3, #0

}
 8013b28:	4618      	mov	r0, r3
 8013b2a:	3714      	adds	r7, #20
 8013b2c:	46bd      	mov	sp, r7
 8013b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b32:	4770      	bx	lr
 8013b34:	24000168 	.word	0x24000168
 8013b38:	10624dd3 	.word	0x10624dd3

08013b3c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8013b3c:	b480      	push	{r7}
 8013b3e:	b085      	sub	sp, #20
 8013b40:	af00      	add	r7, sp, #0
 8013b42:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8013b44:	4b11      	ldr	r3, [pc, #68]	@ (8013b8c <SDMMC_GetCmdError+0x50>)
 8013b46:	681b      	ldr	r3, [r3, #0]
 8013b48:	4a11      	ldr	r2, [pc, #68]	@ (8013b90 <SDMMC_GetCmdError+0x54>)
 8013b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8013b4e:	0a5b      	lsrs	r3, r3, #9
 8013b50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013b54:	fb02 f303 	mul.w	r3, r2, r3
 8013b58:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8013b5a:	68fb      	ldr	r3, [r7, #12]
 8013b5c:	1e5a      	subs	r2, r3, #1
 8013b5e:	60fa      	str	r2, [r7, #12]
 8013b60:	2b00      	cmp	r3, #0
 8013b62:	d102      	bne.n	8013b6a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013b64:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8013b68:	e009      	b.n	8013b7e <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8013b6a:	687b      	ldr	r3, [r7, #4]
 8013b6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013b6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013b72:	2b00      	cmp	r3, #0
 8013b74:	d0f1      	beq.n	8013b5a <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8013b76:	687b      	ldr	r3, [r7, #4]
 8013b78:	4a06      	ldr	r2, [pc, #24]	@ (8013b94 <SDMMC_GetCmdError+0x58>)
 8013b7a:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 8013b7c:	2300      	movs	r3, #0
}
 8013b7e:	4618      	mov	r0, r3
 8013b80:	3714      	adds	r7, #20
 8013b82:	46bd      	mov	sp, r7
 8013b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b88:	4770      	bx	lr
 8013b8a:	bf00      	nop
 8013b8c:	24000168 	.word	0x24000168
 8013b90:	10624dd3 	.word	0x10624dd3
 8013b94:	002000c5 	.word	0x002000c5

08013b98 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8013b98:	b084      	sub	sp, #16
 8013b9a:	b580      	push	{r7, lr}
 8013b9c:	b084      	sub	sp, #16
 8013b9e:	af00      	add	r7, sp, #0
 8013ba0:	6078      	str	r0, [r7, #4]
 8013ba2:	f107 001c 	add.w	r0, r7, #28
 8013ba6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8013baa:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8013bae:	2b01      	cmp	r3, #1
 8013bb0:	d121      	bne.n	8013bf6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8013bb2:	687b      	ldr	r3, [r7, #4]
 8013bb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013bb6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8013bba:	687b      	ldr	r3, [r7, #4]
 8013bbc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8013bbe:	687b      	ldr	r3, [r7, #4]
 8013bc0:	68da      	ldr	r2, [r3, #12]
 8013bc2:	4b2c      	ldr	r3, [pc, #176]	@ (8013c74 <USB_CoreInit+0xdc>)
 8013bc4:	4013      	ands	r3, r2
 8013bc6:	687a      	ldr	r2, [r7, #4]
 8013bc8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8013bca:	687b      	ldr	r3, [r7, #4]
 8013bcc:	68db      	ldr	r3, [r3, #12]
 8013bce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8013bd2:	687b      	ldr	r3, [r7, #4]
 8013bd4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8013bd6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8013bda:	2b01      	cmp	r3, #1
 8013bdc:	d105      	bne.n	8013bea <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8013bde:	687b      	ldr	r3, [r7, #4]
 8013be0:	68db      	ldr	r3, [r3, #12]
 8013be2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8013bea:	6878      	ldr	r0, [r7, #4]
 8013bec:	f001 fb1a 	bl	8015224 <USB_CoreReset>
 8013bf0:	4603      	mov	r3, r0
 8013bf2:	73fb      	strb	r3, [r7, #15]
 8013bf4:	e01b      	b.n	8013c2e <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8013bf6:	687b      	ldr	r3, [r7, #4]
 8013bf8:	68db      	ldr	r3, [r3, #12]
 8013bfa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8013bfe:	687b      	ldr	r3, [r7, #4]
 8013c00:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8013c02:	6878      	ldr	r0, [r7, #4]
 8013c04:	f001 fb0e 	bl	8015224 <USB_CoreReset>
 8013c08:	4603      	mov	r3, r0
 8013c0a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8013c0c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8013c10:	2b00      	cmp	r3, #0
 8013c12:	d106      	bne.n	8013c22 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8013c14:	687b      	ldr	r3, [r7, #4]
 8013c16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013c18:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8013c1c:	687b      	ldr	r3, [r7, #4]
 8013c1e:	639a      	str	r2, [r3, #56]	@ 0x38
 8013c20:	e005      	b.n	8013c2e <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8013c22:	687b      	ldr	r3, [r7, #4]
 8013c24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013c26:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8013c2a:	687b      	ldr	r3, [r7, #4]
 8013c2c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8013c2e:	7fbb      	ldrb	r3, [r7, #30]
 8013c30:	2b01      	cmp	r3, #1
 8013c32:	d116      	bne.n	8013c62 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8013c34:	687b      	ldr	r3, [r7, #4]
 8013c36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8013c38:	b29a      	uxth	r2, r3
 8013c3a:	687b      	ldr	r3, [r7, #4]
 8013c3c:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8013c3e:	687b      	ldr	r3, [r7, #4]
 8013c40:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8013c42:	4b0d      	ldr	r3, [pc, #52]	@ (8013c78 <USB_CoreInit+0xe0>)
 8013c44:	4313      	orrs	r3, r2
 8013c46:	687a      	ldr	r2, [r7, #4]
 8013c48:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8013c4a:	687b      	ldr	r3, [r7, #4]
 8013c4c:	689b      	ldr	r3, [r3, #8]
 8013c4e:	f043 0206 	orr.w	r2, r3, #6
 8013c52:	687b      	ldr	r3, [r7, #4]
 8013c54:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8013c56:	687b      	ldr	r3, [r7, #4]
 8013c58:	689b      	ldr	r3, [r3, #8]
 8013c5a:	f043 0220 	orr.w	r2, r3, #32
 8013c5e:	687b      	ldr	r3, [r7, #4]
 8013c60:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8013c62:	7bfb      	ldrb	r3, [r7, #15]
}
 8013c64:	4618      	mov	r0, r3
 8013c66:	3710      	adds	r7, #16
 8013c68:	46bd      	mov	sp, r7
 8013c6a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8013c6e:	b004      	add	sp, #16
 8013c70:	4770      	bx	lr
 8013c72:	bf00      	nop
 8013c74:	ffbdffbf 	.word	0xffbdffbf
 8013c78:	03ee0000 	.word	0x03ee0000

08013c7c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8013c7c:	b480      	push	{r7}
 8013c7e:	b087      	sub	sp, #28
 8013c80:	af00      	add	r7, sp, #0
 8013c82:	60f8      	str	r0, [r7, #12]
 8013c84:	60b9      	str	r1, [r7, #8]
 8013c86:	4613      	mov	r3, r2
 8013c88:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8013c8a:	79fb      	ldrb	r3, [r7, #7]
 8013c8c:	2b02      	cmp	r3, #2
 8013c8e:	d165      	bne.n	8013d5c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8013c90:	68bb      	ldr	r3, [r7, #8]
 8013c92:	4a41      	ldr	r2, [pc, #260]	@ (8013d98 <USB_SetTurnaroundTime+0x11c>)
 8013c94:	4293      	cmp	r3, r2
 8013c96:	d906      	bls.n	8013ca6 <USB_SetTurnaroundTime+0x2a>
 8013c98:	68bb      	ldr	r3, [r7, #8]
 8013c9a:	4a40      	ldr	r2, [pc, #256]	@ (8013d9c <USB_SetTurnaroundTime+0x120>)
 8013c9c:	4293      	cmp	r3, r2
 8013c9e:	d202      	bcs.n	8013ca6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8013ca0:	230f      	movs	r3, #15
 8013ca2:	617b      	str	r3, [r7, #20]
 8013ca4:	e062      	b.n	8013d6c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8013ca6:	68bb      	ldr	r3, [r7, #8]
 8013ca8:	4a3c      	ldr	r2, [pc, #240]	@ (8013d9c <USB_SetTurnaroundTime+0x120>)
 8013caa:	4293      	cmp	r3, r2
 8013cac:	d306      	bcc.n	8013cbc <USB_SetTurnaroundTime+0x40>
 8013cae:	68bb      	ldr	r3, [r7, #8]
 8013cb0:	4a3b      	ldr	r2, [pc, #236]	@ (8013da0 <USB_SetTurnaroundTime+0x124>)
 8013cb2:	4293      	cmp	r3, r2
 8013cb4:	d202      	bcs.n	8013cbc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8013cb6:	230e      	movs	r3, #14
 8013cb8:	617b      	str	r3, [r7, #20]
 8013cba:	e057      	b.n	8013d6c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8013cbc:	68bb      	ldr	r3, [r7, #8]
 8013cbe:	4a38      	ldr	r2, [pc, #224]	@ (8013da0 <USB_SetTurnaroundTime+0x124>)
 8013cc0:	4293      	cmp	r3, r2
 8013cc2:	d306      	bcc.n	8013cd2 <USB_SetTurnaroundTime+0x56>
 8013cc4:	68bb      	ldr	r3, [r7, #8]
 8013cc6:	4a37      	ldr	r2, [pc, #220]	@ (8013da4 <USB_SetTurnaroundTime+0x128>)
 8013cc8:	4293      	cmp	r3, r2
 8013cca:	d202      	bcs.n	8013cd2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8013ccc:	230d      	movs	r3, #13
 8013cce:	617b      	str	r3, [r7, #20]
 8013cd0:	e04c      	b.n	8013d6c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8013cd2:	68bb      	ldr	r3, [r7, #8]
 8013cd4:	4a33      	ldr	r2, [pc, #204]	@ (8013da4 <USB_SetTurnaroundTime+0x128>)
 8013cd6:	4293      	cmp	r3, r2
 8013cd8:	d306      	bcc.n	8013ce8 <USB_SetTurnaroundTime+0x6c>
 8013cda:	68bb      	ldr	r3, [r7, #8]
 8013cdc:	4a32      	ldr	r2, [pc, #200]	@ (8013da8 <USB_SetTurnaroundTime+0x12c>)
 8013cde:	4293      	cmp	r3, r2
 8013ce0:	d802      	bhi.n	8013ce8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8013ce2:	230c      	movs	r3, #12
 8013ce4:	617b      	str	r3, [r7, #20]
 8013ce6:	e041      	b.n	8013d6c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8013ce8:	68bb      	ldr	r3, [r7, #8]
 8013cea:	4a2f      	ldr	r2, [pc, #188]	@ (8013da8 <USB_SetTurnaroundTime+0x12c>)
 8013cec:	4293      	cmp	r3, r2
 8013cee:	d906      	bls.n	8013cfe <USB_SetTurnaroundTime+0x82>
 8013cf0:	68bb      	ldr	r3, [r7, #8]
 8013cf2:	4a2e      	ldr	r2, [pc, #184]	@ (8013dac <USB_SetTurnaroundTime+0x130>)
 8013cf4:	4293      	cmp	r3, r2
 8013cf6:	d802      	bhi.n	8013cfe <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8013cf8:	230b      	movs	r3, #11
 8013cfa:	617b      	str	r3, [r7, #20]
 8013cfc:	e036      	b.n	8013d6c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8013cfe:	68bb      	ldr	r3, [r7, #8]
 8013d00:	4a2a      	ldr	r2, [pc, #168]	@ (8013dac <USB_SetTurnaroundTime+0x130>)
 8013d02:	4293      	cmp	r3, r2
 8013d04:	d906      	bls.n	8013d14 <USB_SetTurnaroundTime+0x98>
 8013d06:	68bb      	ldr	r3, [r7, #8]
 8013d08:	4a29      	ldr	r2, [pc, #164]	@ (8013db0 <USB_SetTurnaroundTime+0x134>)
 8013d0a:	4293      	cmp	r3, r2
 8013d0c:	d802      	bhi.n	8013d14 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8013d0e:	230a      	movs	r3, #10
 8013d10:	617b      	str	r3, [r7, #20]
 8013d12:	e02b      	b.n	8013d6c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8013d14:	68bb      	ldr	r3, [r7, #8]
 8013d16:	4a26      	ldr	r2, [pc, #152]	@ (8013db0 <USB_SetTurnaroundTime+0x134>)
 8013d18:	4293      	cmp	r3, r2
 8013d1a:	d906      	bls.n	8013d2a <USB_SetTurnaroundTime+0xae>
 8013d1c:	68bb      	ldr	r3, [r7, #8]
 8013d1e:	4a25      	ldr	r2, [pc, #148]	@ (8013db4 <USB_SetTurnaroundTime+0x138>)
 8013d20:	4293      	cmp	r3, r2
 8013d22:	d202      	bcs.n	8013d2a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8013d24:	2309      	movs	r3, #9
 8013d26:	617b      	str	r3, [r7, #20]
 8013d28:	e020      	b.n	8013d6c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8013d2a:	68bb      	ldr	r3, [r7, #8]
 8013d2c:	4a21      	ldr	r2, [pc, #132]	@ (8013db4 <USB_SetTurnaroundTime+0x138>)
 8013d2e:	4293      	cmp	r3, r2
 8013d30:	d306      	bcc.n	8013d40 <USB_SetTurnaroundTime+0xc4>
 8013d32:	68bb      	ldr	r3, [r7, #8]
 8013d34:	4a20      	ldr	r2, [pc, #128]	@ (8013db8 <USB_SetTurnaroundTime+0x13c>)
 8013d36:	4293      	cmp	r3, r2
 8013d38:	d802      	bhi.n	8013d40 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8013d3a:	2308      	movs	r3, #8
 8013d3c:	617b      	str	r3, [r7, #20]
 8013d3e:	e015      	b.n	8013d6c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8013d40:	68bb      	ldr	r3, [r7, #8]
 8013d42:	4a1d      	ldr	r2, [pc, #116]	@ (8013db8 <USB_SetTurnaroundTime+0x13c>)
 8013d44:	4293      	cmp	r3, r2
 8013d46:	d906      	bls.n	8013d56 <USB_SetTurnaroundTime+0xda>
 8013d48:	68bb      	ldr	r3, [r7, #8]
 8013d4a:	4a1c      	ldr	r2, [pc, #112]	@ (8013dbc <USB_SetTurnaroundTime+0x140>)
 8013d4c:	4293      	cmp	r3, r2
 8013d4e:	d202      	bcs.n	8013d56 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8013d50:	2307      	movs	r3, #7
 8013d52:	617b      	str	r3, [r7, #20]
 8013d54:	e00a      	b.n	8013d6c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8013d56:	2306      	movs	r3, #6
 8013d58:	617b      	str	r3, [r7, #20]
 8013d5a:	e007      	b.n	8013d6c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8013d5c:	79fb      	ldrb	r3, [r7, #7]
 8013d5e:	2b00      	cmp	r3, #0
 8013d60:	d102      	bne.n	8013d68 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8013d62:	2309      	movs	r3, #9
 8013d64:	617b      	str	r3, [r7, #20]
 8013d66:	e001      	b.n	8013d6c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8013d68:	2309      	movs	r3, #9
 8013d6a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8013d6c:	68fb      	ldr	r3, [r7, #12]
 8013d6e:	68db      	ldr	r3, [r3, #12]
 8013d70:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8013d74:	68fb      	ldr	r3, [r7, #12]
 8013d76:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8013d78:	68fb      	ldr	r3, [r7, #12]
 8013d7a:	68da      	ldr	r2, [r3, #12]
 8013d7c:	697b      	ldr	r3, [r7, #20]
 8013d7e:	029b      	lsls	r3, r3, #10
 8013d80:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8013d84:	431a      	orrs	r2, r3
 8013d86:	68fb      	ldr	r3, [r7, #12]
 8013d88:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8013d8a:	2300      	movs	r3, #0
}
 8013d8c:	4618      	mov	r0, r3
 8013d8e:	371c      	adds	r7, #28
 8013d90:	46bd      	mov	sp, r7
 8013d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d96:	4770      	bx	lr
 8013d98:	00d8acbf 	.word	0x00d8acbf
 8013d9c:	00e4e1c0 	.word	0x00e4e1c0
 8013da0:	00f42400 	.word	0x00f42400
 8013da4:	01067380 	.word	0x01067380
 8013da8:	011a499f 	.word	0x011a499f
 8013dac:	01312cff 	.word	0x01312cff
 8013db0:	014ca43f 	.word	0x014ca43f
 8013db4:	016e3600 	.word	0x016e3600
 8013db8:	01a6ab1f 	.word	0x01a6ab1f
 8013dbc:	01e84800 	.word	0x01e84800

08013dc0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8013dc0:	b480      	push	{r7}
 8013dc2:	b083      	sub	sp, #12
 8013dc4:	af00      	add	r7, sp, #0
 8013dc6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8013dc8:	687b      	ldr	r3, [r7, #4]
 8013dca:	689b      	ldr	r3, [r3, #8]
 8013dcc:	f043 0201 	orr.w	r2, r3, #1
 8013dd0:	687b      	ldr	r3, [r7, #4]
 8013dd2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8013dd4:	2300      	movs	r3, #0
}
 8013dd6:	4618      	mov	r0, r3
 8013dd8:	370c      	adds	r7, #12
 8013dda:	46bd      	mov	sp, r7
 8013ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013de0:	4770      	bx	lr

08013de2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8013de2:	b480      	push	{r7}
 8013de4:	b083      	sub	sp, #12
 8013de6:	af00      	add	r7, sp, #0
 8013de8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8013dea:	687b      	ldr	r3, [r7, #4]
 8013dec:	689b      	ldr	r3, [r3, #8]
 8013dee:	f023 0201 	bic.w	r2, r3, #1
 8013df2:	687b      	ldr	r3, [r7, #4]
 8013df4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8013df6:	2300      	movs	r3, #0
}
 8013df8:	4618      	mov	r0, r3
 8013dfa:	370c      	adds	r7, #12
 8013dfc:	46bd      	mov	sp, r7
 8013dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e02:	4770      	bx	lr

08013e04 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8013e04:	b580      	push	{r7, lr}
 8013e06:	b084      	sub	sp, #16
 8013e08:	af00      	add	r7, sp, #0
 8013e0a:	6078      	str	r0, [r7, #4]
 8013e0c:	460b      	mov	r3, r1
 8013e0e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8013e10:	2300      	movs	r3, #0
 8013e12:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8013e14:	687b      	ldr	r3, [r7, #4]
 8013e16:	68db      	ldr	r3, [r3, #12]
 8013e18:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8013e1c:	687b      	ldr	r3, [r7, #4]
 8013e1e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8013e20:	78fb      	ldrb	r3, [r7, #3]
 8013e22:	2b01      	cmp	r3, #1
 8013e24:	d115      	bne.n	8013e52 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8013e26:	687b      	ldr	r3, [r7, #4]
 8013e28:	68db      	ldr	r3, [r3, #12]
 8013e2a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8013e2e:	687b      	ldr	r3, [r7, #4]
 8013e30:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8013e32:	200a      	movs	r0, #10
 8013e34:	f7f0 fe9e 	bl	8004b74 <HAL_Delay>
      ms += 10U;
 8013e38:	68fb      	ldr	r3, [r7, #12]
 8013e3a:	330a      	adds	r3, #10
 8013e3c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8013e3e:	6878      	ldr	r0, [r7, #4]
 8013e40:	f001 f960 	bl	8015104 <USB_GetMode>
 8013e44:	4603      	mov	r3, r0
 8013e46:	2b01      	cmp	r3, #1
 8013e48:	d01e      	beq.n	8013e88 <USB_SetCurrentMode+0x84>
 8013e4a:	68fb      	ldr	r3, [r7, #12]
 8013e4c:	2bc7      	cmp	r3, #199	@ 0xc7
 8013e4e:	d9f0      	bls.n	8013e32 <USB_SetCurrentMode+0x2e>
 8013e50:	e01a      	b.n	8013e88 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8013e52:	78fb      	ldrb	r3, [r7, #3]
 8013e54:	2b00      	cmp	r3, #0
 8013e56:	d115      	bne.n	8013e84 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8013e58:	687b      	ldr	r3, [r7, #4]
 8013e5a:	68db      	ldr	r3, [r3, #12]
 8013e5c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8013e60:	687b      	ldr	r3, [r7, #4]
 8013e62:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8013e64:	200a      	movs	r0, #10
 8013e66:	f7f0 fe85 	bl	8004b74 <HAL_Delay>
      ms += 10U;
 8013e6a:	68fb      	ldr	r3, [r7, #12]
 8013e6c:	330a      	adds	r3, #10
 8013e6e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8013e70:	6878      	ldr	r0, [r7, #4]
 8013e72:	f001 f947 	bl	8015104 <USB_GetMode>
 8013e76:	4603      	mov	r3, r0
 8013e78:	2b00      	cmp	r3, #0
 8013e7a:	d005      	beq.n	8013e88 <USB_SetCurrentMode+0x84>
 8013e7c:	68fb      	ldr	r3, [r7, #12]
 8013e7e:	2bc7      	cmp	r3, #199	@ 0xc7
 8013e80:	d9f0      	bls.n	8013e64 <USB_SetCurrentMode+0x60>
 8013e82:	e001      	b.n	8013e88 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8013e84:	2301      	movs	r3, #1
 8013e86:	e005      	b.n	8013e94 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8013e88:	68fb      	ldr	r3, [r7, #12]
 8013e8a:	2bc8      	cmp	r3, #200	@ 0xc8
 8013e8c:	d101      	bne.n	8013e92 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8013e8e:	2301      	movs	r3, #1
 8013e90:	e000      	b.n	8013e94 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8013e92:	2300      	movs	r3, #0
}
 8013e94:	4618      	mov	r0, r3
 8013e96:	3710      	adds	r7, #16
 8013e98:	46bd      	mov	sp, r7
 8013e9a:	bd80      	pop	{r7, pc}

08013e9c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8013e9c:	b084      	sub	sp, #16
 8013e9e:	b580      	push	{r7, lr}
 8013ea0:	b086      	sub	sp, #24
 8013ea2:	af00      	add	r7, sp, #0
 8013ea4:	6078      	str	r0, [r7, #4]
 8013ea6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8013eaa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8013eae:	2300      	movs	r3, #0
 8013eb0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013eb2:	687b      	ldr	r3, [r7, #4]
 8013eb4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8013eb6:	2300      	movs	r3, #0
 8013eb8:	613b      	str	r3, [r7, #16]
 8013eba:	e009      	b.n	8013ed0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8013ebc:	687a      	ldr	r2, [r7, #4]
 8013ebe:	693b      	ldr	r3, [r7, #16]
 8013ec0:	3340      	adds	r3, #64	@ 0x40
 8013ec2:	009b      	lsls	r3, r3, #2
 8013ec4:	4413      	add	r3, r2
 8013ec6:	2200      	movs	r2, #0
 8013ec8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8013eca:	693b      	ldr	r3, [r7, #16]
 8013ecc:	3301      	adds	r3, #1
 8013ece:	613b      	str	r3, [r7, #16]
 8013ed0:	693b      	ldr	r3, [r7, #16]
 8013ed2:	2b0e      	cmp	r3, #14
 8013ed4:	d9f2      	bls.n	8013ebc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8013ed6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8013eda:	2b00      	cmp	r3, #0
 8013edc:	d11c      	bne.n	8013f18 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8013ede:	68fb      	ldr	r3, [r7, #12]
 8013ee0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013ee4:	685b      	ldr	r3, [r3, #4]
 8013ee6:	68fa      	ldr	r2, [r7, #12]
 8013ee8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8013eec:	f043 0302 	orr.w	r3, r3, #2
 8013ef0:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8013ef2:	687b      	ldr	r3, [r7, #4]
 8013ef4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013ef6:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8013efa:	687b      	ldr	r3, [r7, #4]
 8013efc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8013efe:	687b      	ldr	r3, [r7, #4]
 8013f00:	681b      	ldr	r3, [r3, #0]
 8013f02:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8013f06:	687b      	ldr	r3, [r7, #4]
 8013f08:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8013f0a:	687b      	ldr	r3, [r7, #4]
 8013f0c:	681b      	ldr	r3, [r3, #0]
 8013f0e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8013f12:	687b      	ldr	r3, [r7, #4]
 8013f14:	601a      	str	r2, [r3, #0]
 8013f16:	e005      	b.n	8013f24 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8013f18:	687b      	ldr	r3, [r7, #4]
 8013f1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013f1c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8013f20:	687b      	ldr	r3, [r7, #4]
 8013f22:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8013f24:	68fb      	ldr	r3, [r7, #12]
 8013f26:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8013f2a:	461a      	mov	r2, r3
 8013f2c:	2300      	movs	r3, #0
 8013f2e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8013f30:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8013f34:	2b01      	cmp	r3, #1
 8013f36:	d10d      	bne.n	8013f54 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8013f38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013f3c:	2b00      	cmp	r3, #0
 8013f3e:	d104      	bne.n	8013f4a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8013f40:	2100      	movs	r1, #0
 8013f42:	6878      	ldr	r0, [r7, #4]
 8013f44:	f000 f968 	bl	8014218 <USB_SetDevSpeed>
 8013f48:	e008      	b.n	8013f5c <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8013f4a:	2101      	movs	r1, #1
 8013f4c:	6878      	ldr	r0, [r7, #4]
 8013f4e:	f000 f963 	bl	8014218 <USB_SetDevSpeed>
 8013f52:	e003      	b.n	8013f5c <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8013f54:	2103      	movs	r1, #3
 8013f56:	6878      	ldr	r0, [r7, #4]
 8013f58:	f000 f95e 	bl	8014218 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8013f5c:	2110      	movs	r1, #16
 8013f5e:	6878      	ldr	r0, [r7, #4]
 8013f60:	f000 f8fa 	bl	8014158 <USB_FlushTxFifo>
 8013f64:	4603      	mov	r3, r0
 8013f66:	2b00      	cmp	r3, #0
 8013f68:	d001      	beq.n	8013f6e <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8013f6a:	2301      	movs	r3, #1
 8013f6c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8013f6e:	6878      	ldr	r0, [r7, #4]
 8013f70:	f000 f924 	bl	80141bc <USB_FlushRxFifo>
 8013f74:	4603      	mov	r3, r0
 8013f76:	2b00      	cmp	r3, #0
 8013f78:	d001      	beq.n	8013f7e <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8013f7a:	2301      	movs	r3, #1
 8013f7c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8013f7e:	68fb      	ldr	r3, [r7, #12]
 8013f80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013f84:	461a      	mov	r2, r3
 8013f86:	2300      	movs	r3, #0
 8013f88:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8013f8a:	68fb      	ldr	r3, [r7, #12]
 8013f8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013f90:	461a      	mov	r2, r3
 8013f92:	2300      	movs	r3, #0
 8013f94:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8013f96:	68fb      	ldr	r3, [r7, #12]
 8013f98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013f9c:	461a      	mov	r2, r3
 8013f9e:	2300      	movs	r3, #0
 8013fa0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013fa2:	2300      	movs	r3, #0
 8013fa4:	613b      	str	r3, [r7, #16]
 8013fa6:	e043      	b.n	8014030 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8013fa8:	693b      	ldr	r3, [r7, #16]
 8013faa:	015a      	lsls	r2, r3, #5
 8013fac:	68fb      	ldr	r3, [r7, #12]
 8013fae:	4413      	add	r3, r2
 8013fb0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013fb4:	681b      	ldr	r3, [r3, #0]
 8013fb6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8013fba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8013fbe:	d118      	bne.n	8013ff2 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8013fc0:	693b      	ldr	r3, [r7, #16]
 8013fc2:	2b00      	cmp	r3, #0
 8013fc4:	d10a      	bne.n	8013fdc <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8013fc6:	693b      	ldr	r3, [r7, #16]
 8013fc8:	015a      	lsls	r2, r3, #5
 8013fca:	68fb      	ldr	r3, [r7, #12]
 8013fcc:	4413      	add	r3, r2
 8013fce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013fd2:	461a      	mov	r2, r3
 8013fd4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8013fd8:	6013      	str	r3, [r2, #0]
 8013fda:	e013      	b.n	8014004 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8013fdc:	693b      	ldr	r3, [r7, #16]
 8013fde:	015a      	lsls	r2, r3, #5
 8013fe0:	68fb      	ldr	r3, [r7, #12]
 8013fe2:	4413      	add	r3, r2
 8013fe4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013fe8:	461a      	mov	r2, r3
 8013fea:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8013fee:	6013      	str	r3, [r2, #0]
 8013ff0:	e008      	b.n	8014004 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8013ff2:	693b      	ldr	r3, [r7, #16]
 8013ff4:	015a      	lsls	r2, r3, #5
 8013ff6:	68fb      	ldr	r3, [r7, #12]
 8013ff8:	4413      	add	r3, r2
 8013ffa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013ffe:	461a      	mov	r2, r3
 8014000:	2300      	movs	r3, #0
 8014002:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8014004:	693b      	ldr	r3, [r7, #16]
 8014006:	015a      	lsls	r2, r3, #5
 8014008:	68fb      	ldr	r3, [r7, #12]
 801400a:	4413      	add	r3, r2
 801400c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014010:	461a      	mov	r2, r3
 8014012:	2300      	movs	r3, #0
 8014014:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8014016:	693b      	ldr	r3, [r7, #16]
 8014018:	015a      	lsls	r2, r3, #5
 801401a:	68fb      	ldr	r3, [r7, #12]
 801401c:	4413      	add	r3, r2
 801401e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014022:	461a      	mov	r2, r3
 8014024:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8014028:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 801402a:	693b      	ldr	r3, [r7, #16]
 801402c:	3301      	adds	r3, #1
 801402e:	613b      	str	r3, [r7, #16]
 8014030:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014034:	461a      	mov	r2, r3
 8014036:	693b      	ldr	r3, [r7, #16]
 8014038:	4293      	cmp	r3, r2
 801403a:	d3b5      	bcc.n	8013fa8 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 801403c:	2300      	movs	r3, #0
 801403e:	613b      	str	r3, [r7, #16]
 8014040:	e043      	b.n	80140ca <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014042:	693b      	ldr	r3, [r7, #16]
 8014044:	015a      	lsls	r2, r3, #5
 8014046:	68fb      	ldr	r3, [r7, #12]
 8014048:	4413      	add	r3, r2
 801404a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801404e:	681b      	ldr	r3, [r3, #0]
 8014050:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014054:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014058:	d118      	bne.n	801408c <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 801405a:	693b      	ldr	r3, [r7, #16]
 801405c:	2b00      	cmp	r3, #0
 801405e:	d10a      	bne.n	8014076 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8014060:	693b      	ldr	r3, [r7, #16]
 8014062:	015a      	lsls	r2, r3, #5
 8014064:	68fb      	ldr	r3, [r7, #12]
 8014066:	4413      	add	r3, r2
 8014068:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801406c:	461a      	mov	r2, r3
 801406e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8014072:	6013      	str	r3, [r2, #0]
 8014074:	e013      	b.n	801409e <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8014076:	693b      	ldr	r3, [r7, #16]
 8014078:	015a      	lsls	r2, r3, #5
 801407a:	68fb      	ldr	r3, [r7, #12]
 801407c:	4413      	add	r3, r2
 801407e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014082:	461a      	mov	r2, r3
 8014084:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8014088:	6013      	str	r3, [r2, #0]
 801408a:	e008      	b.n	801409e <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 801408c:	693b      	ldr	r3, [r7, #16]
 801408e:	015a      	lsls	r2, r3, #5
 8014090:	68fb      	ldr	r3, [r7, #12]
 8014092:	4413      	add	r3, r2
 8014094:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014098:	461a      	mov	r2, r3
 801409a:	2300      	movs	r3, #0
 801409c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 801409e:	693b      	ldr	r3, [r7, #16]
 80140a0:	015a      	lsls	r2, r3, #5
 80140a2:	68fb      	ldr	r3, [r7, #12]
 80140a4:	4413      	add	r3, r2
 80140a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80140aa:	461a      	mov	r2, r3
 80140ac:	2300      	movs	r3, #0
 80140ae:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80140b0:	693b      	ldr	r3, [r7, #16]
 80140b2:	015a      	lsls	r2, r3, #5
 80140b4:	68fb      	ldr	r3, [r7, #12]
 80140b6:	4413      	add	r3, r2
 80140b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80140bc:	461a      	mov	r2, r3
 80140be:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80140c2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80140c4:	693b      	ldr	r3, [r7, #16]
 80140c6:	3301      	adds	r3, #1
 80140c8:	613b      	str	r3, [r7, #16]
 80140ca:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80140ce:	461a      	mov	r2, r3
 80140d0:	693b      	ldr	r3, [r7, #16]
 80140d2:	4293      	cmp	r3, r2
 80140d4:	d3b5      	bcc.n	8014042 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80140d6:	68fb      	ldr	r3, [r7, #12]
 80140d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80140dc:	691b      	ldr	r3, [r3, #16]
 80140de:	68fa      	ldr	r2, [r7, #12]
 80140e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80140e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80140e8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80140ea:	687b      	ldr	r3, [r7, #4]
 80140ec:	2200      	movs	r2, #0
 80140ee:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80140f0:	687b      	ldr	r3, [r7, #4]
 80140f2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80140f6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80140f8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80140fc:	2b00      	cmp	r3, #0
 80140fe:	d105      	bne.n	801410c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8014100:	687b      	ldr	r3, [r7, #4]
 8014102:	699b      	ldr	r3, [r3, #24]
 8014104:	f043 0210 	orr.w	r2, r3, #16
 8014108:	687b      	ldr	r3, [r7, #4]
 801410a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 801410c:	687b      	ldr	r3, [r7, #4]
 801410e:	699a      	ldr	r2, [r3, #24]
 8014110:	4b0f      	ldr	r3, [pc, #60]	@ (8014150 <USB_DevInit+0x2b4>)
 8014112:	4313      	orrs	r3, r2
 8014114:	687a      	ldr	r2, [r7, #4]
 8014116:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8014118:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 801411c:	2b00      	cmp	r3, #0
 801411e:	d005      	beq.n	801412c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8014120:	687b      	ldr	r3, [r7, #4]
 8014122:	699b      	ldr	r3, [r3, #24]
 8014124:	f043 0208 	orr.w	r2, r3, #8
 8014128:	687b      	ldr	r3, [r7, #4]
 801412a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 801412c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8014130:	2b01      	cmp	r3, #1
 8014132:	d105      	bne.n	8014140 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8014134:	687b      	ldr	r3, [r7, #4]
 8014136:	699a      	ldr	r2, [r3, #24]
 8014138:	4b06      	ldr	r3, [pc, #24]	@ (8014154 <USB_DevInit+0x2b8>)
 801413a:	4313      	orrs	r3, r2
 801413c:	687a      	ldr	r2, [r7, #4]
 801413e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8014140:	7dfb      	ldrb	r3, [r7, #23]
}
 8014142:	4618      	mov	r0, r3
 8014144:	3718      	adds	r7, #24
 8014146:	46bd      	mov	sp, r7
 8014148:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801414c:	b004      	add	sp, #16
 801414e:	4770      	bx	lr
 8014150:	803c3800 	.word	0x803c3800
 8014154:	40000004 	.word	0x40000004

08014158 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8014158:	b480      	push	{r7}
 801415a:	b085      	sub	sp, #20
 801415c:	af00      	add	r7, sp, #0
 801415e:	6078      	str	r0, [r7, #4]
 8014160:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8014162:	2300      	movs	r3, #0
 8014164:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014166:	68fb      	ldr	r3, [r7, #12]
 8014168:	3301      	adds	r3, #1
 801416a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801416c:	68fb      	ldr	r3, [r7, #12]
 801416e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014172:	d901      	bls.n	8014178 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8014174:	2303      	movs	r3, #3
 8014176:	e01b      	b.n	80141b0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014178:	687b      	ldr	r3, [r7, #4]
 801417a:	691b      	ldr	r3, [r3, #16]
 801417c:	2b00      	cmp	r3, #0
 801417e:	daf2      	bge.n	8014166 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8014180:	2300      	movs	r3, #0
 8014182:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8014184:	683b      	ldr	r3, [r7, #0]
 8014186:	019b      	lsls	r3, r3, #6
 8014188:	f043 0220 	orr.w	r2, r3, #32
 801418c:	687b      	ldr	r3, [r7, #4]
 801418e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014190:	68fb      	ldr	r3, [r7, #12]
 8014192:	3301      	adds	r3, #1
 8014194:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014196:	68fb      	ldr	r3, [r7, #12]
 8014198:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801419c:	d901      	bls.n	80141a2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 801419e:	2303      	movs	r3, #3
 80141a0:	e006      	b.n	80141b0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80141a2:	687b      	ldr	r3, [r7, #4]
 80141a4:	691b      	ldr	r3, [r3, #16]
 80141a6:	f003 0320 	and.w	r3, r3, #32
 80141aa:	2b20      	cmp	r3, #32
 80141ac:	d0f0      	beq.n	8014190 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80141ae:	2300      	movs	r3, #0
}
 80141b0:	4618      	mov	r0, r3
 80141b2:	3714      	adds	r7, #20
 80141b4:	46bd      	mov	sp, r7
 80141b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141ba:	4770      	bx	lr

080141bc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80141bc:	b480      	push	{r7}
 80141be:	b085      	sub	sp, #20
 80141c0:	af00      	add	r7, sp, #0
 80141c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80141c4:	2300      	movs	r3, #0
 80141c6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80141c8:	68fb      	ldr	r3, [r7, #12]
 80141ca:	3301      	adds	r3, #1
 80141cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80141ce:	68fb      	ldr	r3, [r7, #12]
 80141d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80141d4:	d901      	bls.n	80141da <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80141d6:	2303      	movs	r3, #3
 80141d8:	e018      	b.n	801420c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80141da:	687b      	ldr	r3, [r7, #4]
 80141dc:	691b      	ldr	r3, [r3, #16]
 80141de:	2b00      	cmp	r3, #0
 80141e0:	daf2      	bge.n	80141c8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80141e2:	2300      	movs	r3, #0
 80141e4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80141e6:	687b      	ldr	r3, [r7, #4]
 80141e8:	2210      	movs	r2, #16
 80141ea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80141ec:	68fb      	ldr	r3, [r7, #12]
 80141ee:	3301      	adds	r3, #1
 80141f0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80141f2:	68fb      	ldr	r3, [r7, #12]
 80141f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80141f8:	d901      	bls.n	80141fe <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80141fa:	2303      	movs	r3, #3
 80141fc:	e006      	b.n	801420c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80141fe:	687b      	ldr	r3, [r7, #4]
 8014200:	691b      	ldr	r3, [r3, #16]
 8014202:	f003 0310 	and.w	r3, r3, #16
 8014206:	2b10      	cmp	r3, #16
 8014208:	d0f0      	beq.n	80141ec <USB_FlushRxFifo+0x30>

  return HAL_OK;
 801420a:	2300      	movs	r3, #0
}
 801420c:	4618      	mov	r0, r3
 801420e:	3714      	adds	r7, #20
 8014210:	46bd      	mov	sp, r7
 8014212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014216:	4770      	bx	lr

08014218 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8014218:	b480      	push	{r7}
 801421a:	b085      	sub	sp, #20
 801421c:	af00      	add	r7, sp, #0
 801421e:	6078      	str	r0, [r7, #4]
 8014220:	460b      	mov	r3, r1
 8014222:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014224:	687b      	ldr	r3, [r7, #4]
 8014226:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8014228:	68fb      	ldr	r3, [r7, #12]
 801422a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801422e:	681a      	ldr	r2, [r3, #0]
 8014230:	78fb      	ldrb	r3, [r7, #3]
 8014232:	68f9      	ldr	r1, [r7, #12]
 8014234:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014238:	4313      	orrs	r3, r2
 801423a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 801423c:	2300      	movs	r3, #0
}
 801423e:	4618      	mov	r0, r3
 8014240:	3714      	adds	r7, #20
 8014242:	46bd      	mov	sp, r7
 8014244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014248:	4770      	bx	lr

0801424a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 801424a:	b480      	push	{r7}
 801424c:	b087      	sub	sp, #28
 801424e:	af00      	add	r7, sp, #0
 8014250:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014252:	687b      	ldr	r3, [r7, #4]
 8014254:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8014256:	693b      	ldr	r3, [r7, #16]
 8014258:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801425c:	689b      	ldr	r3, [r3, #8]
 801425e:	f003 0306 	and.w	r3, r3, #6
 8014262:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8014264:	68fb      	ldr	r3, [r7, #12]
 8014266:	2b00      	cmp	r3, #0
 8014268:	d102      	bne.n	8014270 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 801426a:	2300      	movs	r3, #0
 801426c:	75fb      	strb	r3, [r7, #23]
 801426e:	e00a      	b.n	8014286 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8014270:	68fb      	ldr	r3, [r7, #12]
 8014272:	2b02      	cmp	r3, #2
 8014274:	d002      	beq.n	801427c <USB_GetDevSpeed+0x32>
 8014276:	68fb      	ldr	r3, [r7, #12]
 8014278:	2b06      	cmp	r3, #6
 801427a:	d102      	bne.n	8014282 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 801427c:	2302      	movs	r3, #2
 801427e:	75fb      	strb	r3, [r7, #23]
 8014280:	e001      	b.n	8014286 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8014282:	230f      	movs	r3, #15
 8014284:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8014286:	7dfb      	ldrb	r3, [r7, #23]
}
 8014288:	4618      	mov	r0, r3
 801428a:	371c      	adds	r7, #28
 801428c:	46bd      	mov	sp, r7
 801428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014292:	4770      	bx	lr

08014294 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014294:	b480      	push	{r7}
 8014296:	b085      	sub	sp, #20
 8014298:	af00      	add	r7, sp, #0
 801429a:	6078      	str	r0, [r7, #4]
 801429c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801429e:	687b      	ldr	r3, [r7, #4]
 80142a0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80142a2:	683b      	ldr	r3, [r7, #0]
 80142a4:	781b      	ldrb	r3, [r3, #0]
 80142a6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80142a8:	683b      	ldr	r3, [r7, #0]
 80142aa:	785b      	ldrb	r3, [r3, #1]
 80142ac:	2b01      	cmp	r3, #1
 80142ae:	d139      	bne.n	8014324 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80142b0:	68fb      	ldr	r3, [r7, #12]
 80142b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80142b6:	69da      	ldr	r2, [r3, #28]
 80142b8:	683b      	ldr	r3, [r7, #0]
 80142ba:	781b      	ldrb	r3, [r3, #0]
 80142bc:	f003 030f 	and.w	r3, r3, #15
 80142c0:	2101      	movs	r1, #1
 80142c2:	fa01 f303 	lsl.w	r3, r1, r3
 80142c6:	b29b      	uxth	r3, r3
 80142c8:	68f9      	ldr	r1, [r7, #12]
 80142ca:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80142ce:	4313      	orrs	r3, r2
 80142d0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80142d2:	68bb      	ldr	r3, [r7, #8]
 80142d4:	015a      	lsls	r2, r3, #5
 80142d6:	68fb      	ldr	r3, [r7, #12]
 80142d8:	4413      	add	r3, r2
 80142da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80142de:	681b      	ldr	r3, [r3, #0]
 80142e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80142e4:	2b00      	cmp	r3, #0
 80142e6:	d153      	bne.n	8014390 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80142e8:	68bb      	ldr	r3, [r7, #8]
 80142ea:	015a      	lsls	r2, r3, #5
 80142ec:	68fb      	ldr	r3, [r7, #12]
 80142ee:	4413      	add	r3, r2
 80142f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80142f4:	681a      	ldr	r2, [r3, #0]
 80142f6:	683b      	ldr	r3, [r7, #0]
 80142f8:	689b      	ldr	r3, [r3, #8]
 80142fa:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80142fe:	683b      	ldr	r3, [r7, #0]
 8014300:	791b      	ldrb	r3, [r3, #4]
 8014302:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014304:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8014306:	68bb      	ldr	r3, [r7, #8]
 8014308:	059b      	lsls	r3, r3, #22
 801430a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 801430c:	431a      	orrs	r2, r3
 801430e:	68bb      	ldr	r3, [r7, #8]
 8014310:	0159      	lsls	r1, r3, #5
 8014312:	68fb      	ldr	r3, [r7, #12]
 8014314:	440b      	add	r3, r1
 8014316:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801431a:	4619      	mov	r1, r3
 801431c:	4b20      	ldr	r3, [pc, #128]	@ (80143a0 <USB_ActivateEndpoint+0x10c>)
 801431e:	4313      	orrs	r3, r2
 8014320:	600b      	str	r3, [r1, #0]
 8014322:	e035      	b.n	8014390 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8014324:	68fb      	ldr	r3, [r7, #12]
 8014326:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801432a:	69da      	ldr	r2, [r3, #28]
 801432c:	683b      	ldr	r3, [r7, #0]
 801432e:	781b      	ldrb	r3, [r3, #0]
 8014330:	f003 030f 	and.w	r3, r3, #15
 8014334:	2101      	movs	r1, #1
 8014336:	fa01 f303 	lsl.w	r3, r1, r3
 801433a:	041b      	lsls	r3, r3, #16
 801433c:	68f9      	ldr	r1, [r7, #12]
 801433e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014342:	4313      	orrs	r3, r2
 8014344:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8014346:	68bb      	ldr	r3, [r7, #8]
 8014348:	015a      	lsls	r2, r3, #5
 801434a:	68fb      	ldr	r3, [r7, #12]
 801434c:	4413      	add	r3, r2
 801434e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014352:	681b      	ldr	r3, [r3, #0]
 8014354:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014358:	2b00      	cmp	r3, #0
 801435a:	d119      	bne.n	8014390 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 801435c:	68bb      	ldr	r3, [r7, #8]
 801435e:	015a      	lsls	r2, r3, #5
 8014360:	68fb      	ldr	r3, [r7, #12]
 8014362:	4413      	add	r3, r2
 8014364:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014368:	681a      	ldr	r2, [r3, #0]
 801436a:	683b      	ldr	r3, [r7, #0]
 801436c:	689b      	ldr	r3, [r3, #8]
 801436e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8014372:	683b      	ldr	r3, [r7, #0]
 8014374:	791b      	ldrb	r3, [r3, #4]
 8014376:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8014378:	430b      	orrs	r3, r1
 801437a:	431a      	orrs	r2, r3
 801437c:	68bb      	ldr	r3, [r7, #8]
 801437e:	0159      	lsls	r1, r3, #5
 8014380:	68fb      	ldr	r3, [r7, #12]
 8014382:	440b      	add	r3, r1
 8014384:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014388:	4619      	mov	r1, r3
 801438a:	4b05      	ldr	r3, [pc, #20]	@ (80143a0 <USB_ActivateEndpoint+0x10c>)
 801438c:	4313      	orrs	r3, r2
 801438e:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8014390:	2300      	movs	r3, #0
}
 8014392:	4618      	mov	r0, r3
 8014394:	3714      	adds	r7, #20
 8014396:	46bd      	mov	sp, r7
 8014398:	f85d 7b04 	ldr.w	r7, [sp], #4
 801439c:	4770      	bx	lr
 801439e:	bf00      	nop
 80143a0:	10008000 	.word	0x10008000

080143a4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80143a4:	b480      	push	{r7}
 80143a6:	b085      	sub	sp, #20
 80143a8:	af00      	add	r7, sp, #0
 80143aa:	6078      	str	r0, [r7, #4]
 80143ac:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80143ae:	687b      	ldr	r3, [r7, #4]
 80143b0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80143b2:	683b      	ldr	r3, [r7, #0]
 80143b4:	781b      	ldrb	r3, [r3, #0]
 80143b6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80143b8:	683b      	ldr	r3, [r7, #0]
 80143ba:	785b      	ldrb	r3, [r3, #1]
 80143bc:	2b01      	cmp	r3, #1
 80143be:	d161      	bne.n	8014484 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80143c0:	68bb      	ldr	r3, [r7, #8]
 80143c2:	015a      	lsls	r2, r3, #5
 80143c4:	68fb      	ldr	r3, [r7, #12]
 80143c6:	4413      	add	r3, r2
 80143c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80143cc:	681b      	ldr	r3, [r3, #0]
 80143ce:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80143d2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80143d6:	d11f      	bne.n	8014418 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80143d8:	68bb      	ldr	r3, [r7, #8]
 80143da:	015a      	lsls	r2, r3, #5
 80143dc:	68fb      	ldr	r3, [r7, #12]
 80143de:	4413      	add	r3, r2
 80143e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80143e4:	681b      	ldr	r3, [r3, #0]
 80143e6:	68ba      	ldr	r2, [r7, #8]
 80143e8:	0151      	lsls	r1, r2, #5
 80143ea:	68fa      	ldr	r2, [r7, #12]
 80143ec:	440a      	add	r2, r1
 80143ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80143f2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80143f6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80143f8:	68bb      	ldr	r3, [r7, #8]
 80143fa:	015a      	lsls	r2, r3, #5
 80143fc:	68fb      	ldr	r3, [r7, #12]
 80143fe:	4413      	add	r3, r2
 8014400:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014404:	681b      	ldr	r3, [r3, #0]
 8014406:	68ba      	ldr	r2, [r7, #8]
 8014408:	0151      	lsls	r1, r2, #5
 801440a:	68fa      	ldr	r2, [r7, #12]
 801440c:	440a      	add	r2, r1
 801440e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014412:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014416:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8014418:	68fb      	ldr	r3, [r7, #12]
 801441a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801441e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014420:	683b      	ldr	r3, [r7, #0]
 8014422:	781b      	ldrb	r3, [r3, #0]
 8014424:	f003 030f 	and.w	r3, r3, #15
 8014428:	2101      	movs	r1, #1
 801442a:	fa01 f303 	lsl.w	r3, r1, r3
 801442e:	b29b      	uxth	r3, r3
 8014430:	43db      	mvns	r3, r3
 8014432:	68f9      	ldr	r1, [r7, #12]
 8014434:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014438:	4013      	ands	r3, r2
 801443a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 801443c:	68fb      	ldr	r3, [r7, #12]
 801443e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014442:	69da      	ldr	r2, [r3, #28]
 8014444:	683b      	ldr	r3, [r7, #0]
 8014446:	781b      	ldrb	r3, [r3, #0]
 8014448:	f003 030f 	and.w	r3, r3, #15
 801444c:	2101      	movs	r1, #1
 801444e:	fa01 f303 	lsl.w	r3, r1, r3
 8014452:	b29b      	uxth	r3, r3
 8014454:	43db      	mvns	r3, r3
 8014456:	68f9      	ldr	r1, [r7, #12]
 8014458:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801445c:	4013      	ands	r3, r2
 801445e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8014460:	68bb      	ldr	r3, [r7, #8]
 8014462:	015a      	lsls	r2, r3, #5
 8014464:	68fb      	ldr	r3, [r7, #12]
 8014466:	4413      	add	r3, r2
 8014468:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801446c:	681a      	ldr	r2, [r3, #0]
 801446e:	68bb      	ldr	r3, [r7, #8]
 8014470:	0159      	lsls	r1, r3, #5
 8014472:	68fb      	ldr	r3, [r7, #12]
 8014474:	440b      	add	r3, r1
 8014476:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801447a:	4619      	mov	r1, r3
 801447c:	4b35      	ldr	r3, [pc, #212]	@ (8014554 <USB_DeactivateEndpoint+0x1b0>)
 801447e:	4013      	ands	r3, r2
 8014480:	600b      	str	r3, [r1, #0]
 8014482:	e060      	b.n	8014546 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014484:	68bb      	ldr	r3, [r7, #8]
 8014486:	015a      	lsls	r2, r3, #5
 8014488:	68fb      	ldr	r3, [r7, #12]
 801448a:	4413      	add	r3, r2
 801448c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014490:	681b      	ldr	r3, [r3, #0]
 8014492:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014496:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801449a:	d11f      	bne.n	80144dc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 801449c:	68bb      	ldr	r3, [r7, #8]
 801449e:	015a      	lsls	r2, r3, #5
 80144a0:	68fb      	ldr	r3, [r7, #12]
 80144a2:	4413      	add	r3, r2
 80144a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80144a8:	681b      	ldr	r3, [r3, #0]
 80144aa:	68ba      	ldr	r2, [r7, #8]
 80144ac:	0151      	lsls	r1, r2, #5
 80144ae:	68fa      	ldr	r2, [r7, #12]
 80144b0:	440a      	add	r2, r1
 80144b2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80144b6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80144ba:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80144bc:	68bb      	ldr	r3, [r7, #8]
 80144be:	015a      	lsls	r2, r3, #5
 80144c0:	68fb      	ldr	r3, [r7, #12]
 80144c2:	4413      	add	r3, r2
 80144c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80144c8:	681b      	ldr	r3, [r3, #0]
 80144ca:	68ba      	ldr	r2, [r7, #8]
 80144cc:	0151      	lsls	r1, r2, #5
 80144ce:	68fa      	ldr	r2, [r7, #12]
 80144d0:	440a      	add	r2, r1
 80144d2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80144d6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80144da:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80144dc:	68fb      	ldr	r3, [r7, #12]
 80144de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80144e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80144e4:	683b      	ldr	r3, [r7, #0]
 80144e6:	781b      	ldrb	r3, [r3, #0]
 80144e8:	f003 030f 	and.w	r3, r3, #15
 80144ec:	2101      	movs	r1, #1
 80144ee:	fa01 f303 	lsl.w	r3, r1, r3
 80144f2:	041b      	lsls	r3, r3, #16
 80144f4:	43db      	mvns	r3, r3
 80144f6:	68f9      	ldr	r1, [r7, #12]
 80144f8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80144fc:	4013      	ands	r3, r2
 80144fe:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8014500:	68fb      	ldr	r3, [r7, #12]
 8014502:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014506:	69da      	ldr	r2, [r3, #28]
 8014508:	683b      	ldr	r3, [r7, #0]
 801450a:	781b      	ldrb	r3, [r3, #0]
 801450c:	f003 030f 	and.w	r3, r3, #15
 8014510:	2101      	movs	r1, #1
 8014512:	fa01 f303 	lsl.w	r3, r1, r3
 8014516:	041b      	lsls	r3, r3, #16
 8014518:	43db      	mvns	r3, r3
 801451a:	68f9      	ldr	r1, [r7, #12]
 801451c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014520:	4013      	ands	r3, r2
 8014522:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8014524:	68bb      	ldr	r3, [r7, #8]
 8014526:	015a      	lsls	r2, r3, #5
 8014528:	68fb      	ldr	r3, [r7, #12]
 801452a:	4413      	add	r3, r2
 801452c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014530:	681a      	ldr	r2, [r3, #0]
 8014532:	68bb      	ldr	r3, [r7, #8]
 8014534:	0159      	lsls	r1, r3, #5
 8014536:	68fb      	ldr	r3, [r7, #12]
 8014538:	440b      	add	r3, r1
 801453a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801453e:	4619      	mov	r1, r3
 8014540:	4b05      	ldr	r3, [pc, #20]	@ (8014558 <USB_DeactivateEndpoint+0x1b4>)
 8014542:	4013      	ands	r3, r2
 8014544:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8014546:	2300      	movs	r3, #0
}
 8014548:	4618      	mov	r0, r3
 801454a:	3714      	adds	r7, #20
 801454c:	46bd      	mov	sp, r7
 801454e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014552:	4770      	bx	lr
 8014554:	ec337800 	.word	0xec337800
 8014558:	eff37800 	.word	0xeff37800

0801455c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 801455c:	b580      	push	{r7, lr}
 801455e:	b08a      	sub	sp, #40	@ 0x28
 8014560:	af02      	add	r7, sp, #8
 8014562:	60f8      	str	r0, [r7, #12]
 8014564:	60b9      	str	r1, [r7, #8]
 8014566:	4613      	mov	r3, r2
 8014568:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801456a:	68fb      	ldr	r3, [r7, #12]
 801456c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 801456e:	68bb      	ldr	r3, [r7, #8]
 8014570:	781b      	ldrb	r3, [r3, #0]
 8014572:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8014574:	68bb      	ldr	r3, [r7, #8]
 8014576:	785b      	ldrb	r3, [r3, #1]
 8014578:	2b01      	cmp	r3, #1
 801457a:	f040 8185 	bne.w	8014888 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 801457e:	68bb      	ldr	r3, [r7, #8]
 8014580:	691b      	ldr	r3, [r3, #16]
 8014582:	2b00      	cmp	r3, #0
 8014584:	d132      	bne.n	80145ec <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8014586:	69bb      	ldr	r3, [r7, #24]
 8014588:	015a      	lsls	r2, r3, #5
 801458a:	69fb      	ldr	r3, [r7, #28]
 801458c:	4413      	add	r3, r2
 801458e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014592:	691a      	ldr	r2, [r3, #16]
 8014594:	69bb      	ldr	r3, [r7, #24]
 8014596:	0159      	lsls	r1, r3, #5
 8014598:	69fb      	ldr	r3, [r7, #28]
 801459a:	440b      	add	r3, r1
 801459c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80145a0:	4619      	mov	r1, r3
 80145a2:	4ba7      	ldr	r3, [pc, #668]	@ (8014840 <USB_EPStartXfer+0x2e4>)
 80145a4:	4013      	ands	r3, r2
 80145a6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80145a8:	69bb      	ldr	r3, [r7, #24]
 80145aa:	015a      	lsls	r2, r3, #5
 80145ac:	69fb      	ldr	r3, [r7, #28]
 80145ae:	4413      	add	r3, r2
 80145b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80145b4:	691b      	ldr	r3, [r3, #16]
 80145b6:	69ba      	ldr	r2, [r7, #24]
 80145b8:	0151      	lsls	r1, r2, #5
 80145ba:	69fa      	ldr	r2, [r7, #28]
 80145bc:	440a      	add	r2, r1
 80145be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80145c2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80145c6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80145c8:	69bb      	ldr	r3, [r7, #24]
 80145ca:	015a      	lsls	r2, r3, #5
 80145cc:	69fb      	ldr	r3, [r7, #28]
 80145ce:	4413      	add	r3, r2
 80145d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80145d4:	691a      	ldr	r2, [r3, #16]
 80145d6:	69bb      	ldr	r3, [r7, #24]
 80145d8:	0159      	lsls	r1, r3, #5
 80145da:	69fb      	ldr	r3, [r7, #28]
 80145dc:	440b      	add	r3, r1
 80145de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80145e2:	4619      	mov	r1, r3
 80145e4:	4b97      	ldr	r3, [pc, #604]	@ (8014844 <USB_EPStartXfer+0x2e8>)
 80145e6:	4013      	ands	r3, r2
 80145e8:	610b      	str	r3, [r1, #16]
 80145ea:	e097      	b.n	801471c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80145ec:	69bb      	ldr	r3, [r7, #24]
 80145ee:	015a      	lsls	r2, r3, #5
 80145f0:	69fb      	ldr	r3, [r7, #28]
 80145f2:	4413      	add	r3, r2
 80145f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80145f8:	691a      	ldr	r2, [r3, #16]
 80145fa:	69bb      	ldr	r3, [r7, #24]
 80145fc:	0159      	lsls	r1, r3, #5
 80145fe:	69fb      	ldr	r3, [r7, #28]
 8014600:	440b      	add	r3, r1
 8014602:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014606:	4619      	mov	r1, r3
 8014608:	4b8e      	ldr	r3, [pc, #568]	@ (8014844 <USB_EPStartXfer+0x2e8>)
 801460a:	4013      	ands	r3, r2
 801460c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801460e:	69bb      	ldr	r3, [r7, #24]
 8014610:	015a      	lsls	r2, r3, #5
 8014612:	69fb      	ldr	r3, [r7, #28]
 8014614:	4413      	add	r3, r2
 8014616:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801461a:	691a      	ldr	r2, [r3, #16]
 801461c:	69bb      	ldr	r3, [r7, #24]
 801461e:	0159      	lsls	r1, r3, #5
 8014620:	69fb      	ldr	r3, [r7, #28]
 8014622:	440b      	add	r3, r1
 8014624:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014628:	4619      	mov	r1, r3
 801462a:	4b85      	ldr	r3, [pc, #532]	@ (8014840 <USB_EPStartXfer+0x2e4>)
 801462c:	4013      	ands	r3, r2
 801462e:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8014630:	69bb      	ldr	r3, [r7, #24]
 8014632:	2b00      	cmp	r3, #0
 8014634:	d11a      	bne.n	801466c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8014636:	68bb      	ldr	r3, [r7, #8]
 8014638:	691a      	ldr	r2, [r3, #16]
 801463a:	68bb      	ldr	r3, [r7, #8]
 801463c:	689b      	ldr	r3, [r3, #8]
 801463e:	429a      	cmp	r2, r3
 8014640:	d903      	bls.n	801464a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8014642:	68bb      	ldr	r3, [r7, #8]
 8014644:	689a      	ldr	r2, [r3, #8]
 8014646:	68bb      	ldr	r3, [r7, #8]
 8014648:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 801464a:	69bb      	ldr	r3, [r7, #24]
 801464c:	015a      	lsls	r2, r3, #5
 801464e:	69fb      	ldr	r3, [r7, #28]
 8014650:	4413      	add	r3, r2
 8014652:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014656:	691b      	ldr	r3, [r3, #16]
 8014658:	69ba      	ldr	r2, [r7, #24]
 801465a:	0151      	lsls	r1, r2, #5
 801465c:	69fa      	ldr	r2, [r7, #28]
 801465e:	440a      	add	r2, r1
 8014660:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014664:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8014668:	6113      	str	r3, [r2, #16]
 801466a:	e044      	b.n	80146f6 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 801466c:	68bb      	ldr	r3, [r7, #8]
 801466e:	691a      	ldr	r2, [r3, #16]
 8014670:	68bb      	ldr	r3, [r7, #8]
 8014672:	689b      	ldr	r3, [r3, #8]
 8014674:	4413      	add	r3, r2
 8014676:	1e5a      	subs	r2, r3, #1
 8014678:	68bb      	ldr	r3, [r7, #8]
 801467a:	689b      	ldr	r3, [r3, #8]
 801467c:	fbb2 f3f3 	udiv	r3, r2, r3
 8014680:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8014682:	69bb      	ldr	r3, [r7, #24]
 8014684:	015a      	lsls	r2, r3, #5
 8014686:	69fb      	ldr	r3, [r7, #28]
 8014688:	4413      	add	r3, r2
 801468a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801468e:	691a      	ldr	r2, [r3, #16]
 8014690:	8afb      	ldrh	r3, [r7, #22]
 8014692:	04d9      	lsls	r1, r3, #19
 8014694:	4b6c      	ldr	r3, [pc, #432]	@ (8014848 <USB_EPStartXfer+0x2ec>)
 8014696:	400b      	ands	r3, r1
 8014698:	69b9      	ldr	r1, [r7, #24]
 801469a:	0148      	lsls	r0, r1, #5
 801469c:	69f9      	ldr	r1, [r7, #28]
 801469e:	4401      	add	r1, r0
 80146a0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80146a4:	4313      	orrs	r3, r2
 80146a6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80146a8:	68bb      	ldr	r3, [r7, #8]
 80146aa:	791b      	ldrb	r3, [r3, #4]
 80146ac:	2b01      	cmp	r3, #1
 80146ae:	d122      	bne.n	80146f6 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80146b0:	69bb      	ldr	r3, [r7, #24]
 80146b2:	015a      	lsls	r2, r3, #5
 80146b4:	69fb      	ldr	r3, [r7, #28]
 80146b6:	4413      	add	r3, r2
 80146b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80146bc:	691b      	ldr	r3, [r3, #16]
 80146be:	69ba      	ldr	r2, [r7, #24]
 80146c0:	0151      	lsls	r1, r2, #5
 80146c2:	69fa      	ldr	r2, [r7, #28]
 80146c4:	440a      	add	r2, r1
 80146c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80146ca:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80146ce:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80146d0:	69bb      	ldr	r3, [r7, #24]
 80146d2:	015a      	lsls	r2, r3, #5
 80146d4:	69fb      	ldr	r3, [r7, #28]
 80146d6:	4413      	add	r3, r2
 80146d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80146dc:	691a      	ldr	r2, [r3, #16]
 80146de:	8afb      	ldrh	r3, [r7, #22]
 80146e0:	075b      	lsls	r3, r3, #29
 80146e2:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80146e6:	69b9      	ldr	r1, [r7, #24]
 80146e8:	0148      	lsls	r0, r1, #5
 80146ea:	69f9      	ldr	r1, [r7, #28]
 80146ec:	4401      	add	r1, r0
 80146ee:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80146f2:	4313      	orrs	r3, r2
 80146f4:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80146f6:	69bb      	ldr	r3, [r7, #24]
 80146f8:	015a      	lsls	r2, r3, #5
 80146fa:	69fb      	ldr	r3, [r7, #28]
 80146fc:	4413      	add	r3, r2
 80146fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014702:	691a      	ldr	r2, [r3, #16]
 8014704:	68bb      	ldr	r3, [r7, #8]
 8014706:	691b      	ldr	r3, [r3, #16]
 8014708:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801470c:	69b9      	ldr	r1, [r7, #24]
 801470e:	0148      	lsls	r0, r1, #5
 8014710:	69f9      	ldr	r1, [r7, #28]
 8014712:	4401      	add	r1, r0
 8014714:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8014718:	4313      	orrs	r3, r2
 801471a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 801471c:	79fb      	ldrb	r3, [r7, #7]
 801471e:	2b01      	cmp	r3, #1
 8014720:	d14b      	bne.n	80147ba <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8014722:	68bb      	ldr	r3, [r7, #8]
 8014724:	69db      	ldr	r3, [r3, #28]
 8014726:	2b00      	cmp	r3, #0
 8014728:	d009      	beq.n	801473e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 801472a:	69bb      	ldr	r3, [r7, #24]
 801472c:	015a      	lsls	r2, r3, #5
 801472e:	69fb      	ldr	r3, [r7, #28]
 8014730:	4413      	add	r3, r2
 8014732:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014736:	461a      	mov	r2, r3
 8014738:	68bb      	ldr	r3, [r7, #8]
 801473a:	69db      	ldr	r3, [r3, #28]
 801473c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 801473e:	68bb      	ldr	r3, [r7, #8]
 8014740:	791b      	ldrb	r3, [r3, #4]
 8014742:	2b01      	cmp	r3, #1
 8014744:	d128      	bne.n	8014798 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8014746:	69fb      	ldr	r3, [r7, #28]
 8014748:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801474c:	689b      	ldr	r3, [r3, #8]
 801474e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014752:	2b00      	cmp	r3, #0
 8014754:	d110      	bne.n	8014778 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8014756:	69bb      	ldr	r3, [r7, #24]
 8014758:	015a      	lsls	r2, r3, #5
 801475a:	69fb      	ldr	r3, [r7, #28]
 801475c:	4413      	add	r3, r2
 801475e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014762:	681b      	ldr	r3, [r3, #0]
 8014764:	69ba      	ldr	r2, [r7, #24]
 8014766:	0151      	lsls	r1, r2, #5
 8014768:	69fa      	ldr	r2, [r7, #28]
 801476a:	440a      	add	r2, r1
 801476c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014770:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8014774:	6013      	str	r3, [r2, #0]
 8014776:	e00f      	b.n	8014798 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8014778:	69bb      	ldr	r3, [r7, #24]
 801477a:	015a      	lsls	r2, r3, #5
 801477c:	69fb      	ldr	r3, [r7, #28]
 801477e:	4413      	add	r3, r2
 8014780:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014784:	681b      	ldr	r3, [r3, #0]
 8014786:	69ba      	ldr	r2, [r7, #24]
 8014788:	0151      	lsls	r1, r2, #5
 801478a:	69fa      	ldr	r2, [r7, #28]
 801478c:	440a      	add	r2, r1
 801478e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014792:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014796:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014798:	69bb      	ldr	r3, [r7, #24]
 801479a:	015a      	lsls	r2, r3, #5
 801479c:	69fb      	ldr	r3, [r7, #28]
 801479e:	4413      	add	r3, r2
 80147a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80147a4:	681b      	ldr	r3, [r3, #0]
 80147a6:	69ba      	ldr	r2, [r7, #24]
 80147a8:	0151      	lsls	r1, r2, #5
 80147aa:	69fa      	ldr	r2, [r7, #28]
 80147ac:	440a      	add	r2, r1
 80147ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80147b2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80147b6:	6013      	str	r3, [r2, #0]
 80147b8:	e169      	b.n	8014a8e <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80147ba:	69bb      	ldr	r3, [r7, #24]
 80147bc:	015a      	lsls	r2, r3, #5
 80147be:	69fb      	ldr	r3, [r7, #28]
 80147c0:	4413      	add	r3, r2
 80147c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80147c6:	681b      	ldr	r3, [r3, #0]
 80147c8:	69ba      	ldr	r2, [r7, #24]
 80147ca:	0151      	lsls	r1, r2, #5
 80147cc:	69fa      	ldr	r2, [r7, #28]
 80147ce:	440a      	add	r2, r1
 80147d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80147d4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80147d8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80147da:	68bb      	ldr	r3, [r7, #8]
 80147dc:	791b      	ldrb	r3, [r3, #4]
 80147de:	2b01      	cmp	r3, #1
 80147e0:	d015      	beq.n	801480e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80147e2:	68bb      	ldr	r3, [r7, #8]
 80147e4:	691b      	ldr	r3, [r3, #16]
 80147e6:	2b00      	cmp	r3, #0
 80147e8:	f000 8151 	beq.w	8014a8e <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80147ec:	69fb      	ldr	r3, [r7, #28]
 80147ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80147f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80147f4:	68bb      	ldr	r3, [r7, #8]
 80147f6:	781b      	ldrb	r3, [r3, #0]
 80147f8:	f003 030f 	and.w	r3, r3, #15
 80147fc:	2101      	movs	r1, #1
 80147fe:	fa01 f303 	lsl.w	r3, r1, r3
 8014802:	69f9      	ldr	r1, [r7, #28]
 8014804:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014808:	4313      	orrs	r3, r2
 801480a:	634b      	str	r3, [r1, #52]	@ 0x34
 801480c:	e13f      	b.n	8014a8e <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801480e:	69fb      	ldr	r3, [r7, #28]
 8014810:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014814:	689b      	ldr	r3, [r3, #8]
 8014816:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801481a:	2b00      	cmp	r3, #0
 801481c:	d116      	bne.n	801484c <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 801481e:	69bb      	ldr	r3, [r7, #24]
 8014820:	015a      	lsls	r2, r3, #5
 8014822:	69fb      	ldr	r3, [r7, #28]
 8014824:	4413      	add	r3, r2
 8014826:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801482a:	681b      	ldr	r3, [r3, #0]
 801482c:	69ba      	ldr	r2, [r7, #24]
 801482e:	0151      	lsls	r1, r2, #5
 8014830:	69fa      	ldr	r2, [r7, #28]
 8014832:	440a      	add	r2, r1
 8014834:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014838:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801483c:	6013      	str	r3, [r2, #0]
 801483e:	e015      	b.n	801486c <USB_EPStartXfer+0x310>
 8014840:	e007ffff 	.word	0xe007ffff
 8014844:	fff80000 	.word	0xfff80000
 8014848:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 801484c:	69bb      	ldr	r3, [r7, #24]
 801484e:	015a      	lsls	r2, r3, #5
 8014850:	69fb      	ldr	r3, [r7, #28]
 8014852:	4413      	add	r3, r2
 8014854:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014858:	681b      	ldr	r3, [r3, #0]
 801485a:	69ba      	ldr	r2, [r7, #24]
 801485c:	0151      	lsls	r1, r2, #5
 801485e:	69fa      	ldr	r2, [r7, #28]
 8014860:	440a      	add	r2, r1
 8014862:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014866:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801486a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 801486c:	68bb      	ldr	r3, [r7, #8]
 801486e:	68d9      	ldr	r1, [r3, #12]
 8014870:	68bb      	ldr	r3, [r7, #8]
 8014872:	781a      	ldrb	r2, [r3, #0]
 8014874:	68bb      	ldr	r3, [r7, #8]
 8014876:	691b      	ldr	r3, [r3, #16]
 8014878:	b298      	uxth	r0, r3
 801487a:	79fb      	ldrb	r3, [r7, #7]
 801487c:	9300      	str	r3, [sp, #0]
 801487e:	4603      	mov	r3, r0
 8014880:	68f8      	ldr	r0, [r7, #12]
 8014882:	f000 f9b9 	bl	8014bf8 <USB_WritePacket>
 8014886:	e102      	b.n	8014a8e <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8014888:	69bb      	ldr	r3, [r7, #24]
 801488a:	015a      	lsls	r2, r3, #5
 801488c:	69fb      	ldr	r3, [r7, #28]
 801488e:	4413      	add	r3, r2
 8014890:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014894:	691a      	ldr	r2, [r3, #16]
 8014896:	69bb      	ldr	r3, [r7, #24]
 8014898:	0159      	lsls	r1, r3, #5
 801489a:	69fb      	ldr	r3, [r7, #28]
 801489c:	440b      	add	r3, r1
 801489e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80148a2:	4619      	mov	r1, r3
 80148a4:	4b7c      	ldr	r3, [pc, #496]	@ (8014a98 <USB_EPStartXfer+0x53c>)
 80148a6:	4013      	ands	r3, r2
 80148a8:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80148aa:	69bb      	ldr	r3, [r7, #24]
 80148ac:	015a      	lsls	r2, r3, #5
 80148ae:	69fb      	ldr	r3, [r7, #28]
 80148b0:	4413      	add	r3, r2
 80148b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80148b6:	691a      	ldr	r2, [r3, #16]
 80148b8:	69bb      	ldr	r3, [r7, #24]
 80148ba:	0159      	lsls	r1, r3, #5
 80148bc:	69fb      	ldr	r3, [r7, #28]
 80148be:	440b      	add	r3, r1
 80148c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80148c4:	4619      	mov	r1, r3
 80148c6:	4b75      	ldr	r3, [pc, #468]	@ (8014a9c <USB_EPStartXfer+0x540>)
 80148c8:	4013      	ands	r3, r2
 80148ca:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 80148cc:	69bb      	ldr	r3, [r7, #24]
 80148ce:	2b00      	cmp	r3, #0
 80148d0:	d12f      	bne.n	8014932 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 80148d2:	68bb      	ldr	r3, [r7, #8]
 80148d4:	691b      	ldr	r3, [r3, #16]
 80148d6:	2b00      	cmp	r3, #0
 80148d8:	d003      	beq.n	80148e2 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 80148da:	68bb      	ldr	r3, [r7, #8]
 80148dc:	689a      	ldr	r2, [r3, #8]
 80148de:	68bb      	ldr	r3, [r7, #8]
 80148e0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80148e2:	68bb      	ldr	r3, [r7, #8]
 80148e4:	689a      	ldr	r2, [r3, #8]
 80148e6:	68bb      	ldr	r3, [r7, #8]
 80148e8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80148ea:	69bb      	ldr	r3, [r7, #24]
 80148ec:	015a      	lsls	r2, r3, #5
 80148ee:	69fb      	ldr	r3, [r7, #28]
 80148f0:	4413      	add	r3, r2
 80148f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80148f6:	691a      	ldr	r2, [r3, #16]
 80148f8:	68bb      	ldr	r3, [r7, #8]
 80148fa:	6a1b      	ldr	r3, [r3, #32]
 80148fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014900:	69b9      	ldr	r1, [r7, #24]
 8014902:	0148      	lsls	r0, r1, #5
 8014904:	69f9      	ldr	r1, [r7, #28]
 8014906:	4401      	add	r1, r0
 8014908:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801490c:	4313      	orrs	r3, r2
 801490e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8014910:	69bb      	ldr	r3, [r7, #24]
 8014912:	015a      	lsls	r2, r3, #5
 8014914:	69fb      	ldr	r3, [r7, #28]
 8014916:	4413      	add	r3, r2
 8014918:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801491c:	691b      	ldr	r3, [r3, #16]
 801491e:	69ba      	ldr	r2, [r7, #24]
 8014920:	0151      	lsls	r1, r2, #5
 8014922:	69fa      	ldr	r2, [r7, #28]
 8014924:	440a      	add	r2, r1
 8014926:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801492a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801492e:	6113      	str	r3, [r2, #16]
 8014930:	e05f      	b.n	80149f2 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8014932:	68bb      	ldr	r3, [r7, #8]
 8014934:	691b      	ldr	r3, [r3, #16]
 8014936:	2b00      	cmp	r3, #0
 8014938:	d123      	bne.n	8014982 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 801493a:	69bb      	ldr	r3, [r7, #24]
 801493c:	015a      	lsls	r2, r3, #5
 801493e:	69fb      	ldr	r3, [r7, #28]
 8014940:	4413      	add	r3, r2
 8014942:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014946:	691a      	ldr	r2, [r3, #16]
 8014948:	68bb      	ldr	r3, [r7, #8]
 801494a:	689b      	ldr	r3, [r3, #8]
 801494c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014950:	69b9      	ldr	r1, [r7, #24]
 8014952:	0148      	lsls	r0, r1, #5
 8014954:	69f9      	ldr	r1, [r7, #28]
 8014956:	4401      	add	r1, r0
 8014958:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801495c:	4313      	orrs	r3, r2
 801495e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8014960:	69bb      	ldr	r3, [r7, #24]
 8014962:	015a      	lsls	r2, r3, #5
 8014964:	69fb      	ldr	r3, [r7, #28]
 8014966:	4413      	add	r3, r2
 8014968:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801496c:	691b      	ldr	r3, [r3, #16]
 801496e:	69ba      	ldr	r2, [r7, #24]
 8014970:	0151      	lsls	r1, r2, #5
 8014972:	69fa      	ldr	r2, [r7, #28]
 8014974:	440a      	add	r2, r1
 8014976:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801497a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801497e:	6113      	str	r3, [r2, #16]
 8014980:	e037      	b.n	80149f2 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8014982:	68bb      	ldr	r3, [r7, #8]
 8014984:	691a      	ldr	r2, [r3, #16]
 8014986:	68bb      	ldr	r3, [r7, #8]
 8014988:	689b      	ldr	r3, [r3, #8]
 801498a:	4413      	add	r3, r2
 801498c:	1e5a      	subs	r2, r3, #1
 801498e:	68bb      	ldr	r3, [r7, #8]
 8014990:	689b      	ldr	r3, [r3, #8]
 8014992:	fbb2 f3f3 	udiv	r3, r2, r3
 8014996:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8014998:	68bb      	ldr	r3, [r7, #8]
 801499a:	689b      	ldr	r3, [r3, #8]
 801499c:	8afa      	ldrh	r2, [r7, #22]
 801499e:	fb03 f202 	mul.w	r2, r3, r2
 80149a2:	68bb      	ldr	r3, [r7, #8]
 80149a4:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80149a6:	69bb      	ldr	r3, [r7, #24]
 80149a8:	015a      	lsls	r2, r3, #5
 80149aa:	69fb      	ldr	r3, [r7, #28]
 80149ac:	4413      	add	r3, r2
 80149ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80149b2:	691a      	ldr	r2, [r3, #16]
 80149b4:	8afb      	ldrh	r3, [r7, #22]
 80149b6:	04d9      	lsls	r1, r3, #19
 80149b8:	4b39      	ldr	r3, [pc, #228]	@ (8014aa0 <USB_EPStartXfer+0x544>)
 80149ba:	400b      	ands	r3, r1
 80149bc:	69b9      	ldr	r1, [r7, #24]
 80149be:	0148      	lsls	r0, r1, #5
 80149c0:	69f9      	ldr	r1, [r7, #28]
 80149c2:	4401      	add	r1, r0
 80149c4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80149c8:	4313      	orrs	r3, r2
 80149ca:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80149cc:	69bb      	ldr	r3, [r7, #24]
 80149ce:	015a      	lsls	r2, r3, #5
 80149d0:	69fb      	ldr	r3, [r7, #28]
 80149d2:	4413      	add	r3, r2
 80149d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80149d8:	691a      	ldr	r2, [r3, #16]
 80149da:	68bb      	ldr	r3, [r7, #8]
 80149dc:	6a1b      	ldr	r3, [r3, #32]
 80149de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80149e2:	69b9      	ldr	r1, [r7, #24]
 80149e4:	0148      	lsls	r0, r1, #5
 80149e6:	69f9      	ldr	r1, [r7, #28]
 80149e8:	4401      	add	r1, r0
 80149ea:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80149ee:	4313      	orrs	r3, r2
 80149f0:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80149f2:	79fb      	ldrb	r3, [r7, #7]
 80149f4:	2b01      	cmp	r3, #1
 80149f6:	d10d      	bne.n	8014a14 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80149f8:	68bb      	ldr	r3, [r7, #8]
 80149fa:	68db      	ldr	r3, [r3, #12]
 80149fc:	2b00      	cmp	r3, #0
 80149fe:	d009      	beq.n	8014a14 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8014a00:	68bb      	ldr	r3, [r7, #8]
 8014a02:	68d9      	ldr	r1, [r3, #12]
 8014a04:	69bb      	ldr	r3, [r7, #24]
 8014a06:	015a      	lsls	r2, r3, #5
 8014a08:	69fb      	ldr	r3, [r7, #28]
 8014a0a:	4413      	add	r3, r2
 8014a0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014a10:	460a      	mov	r2, r1
 8014a12:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8014a14:	68bb      	ldr	r3, [r7, #8]
 8014a16:	791b      	ldrb	r3, [r3, #4]
 8014a18:	2b01      	cmp	r3, #1
 8014a1a:	d128      	bne.n	8014a6e <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8014a1c:	69fb      	ldr	r3, [r7, #28]
 8014a1e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014a22:	689b      	ldr	r3, [r3, #8]
 8014a24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014a28:	2b00      	cmp	r3, #0
 8014a2a:	d110      	bne.n	8014a4e <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8014a2c:	69bb      	ldr	r3, [r7, #24]
 8014a2e:	015a      	lsls	r2, r3, #5
 8014a30:	69fb      	ldr	r3, [r7, #28]
 8014a32:	4413      	add	r3, r2
 8014a34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014a38:	681b      	ldr	r3, [r3, #0]
 8014a3a:	69ba      	ldr	r2, [r7, #24]
 8014a3c:	0151      	lsls	r1, r2, #5
 8014a3e:	69fa      	ldr	r2, [r7, #28]
 8014a40:	440a      	add	r2, r1
 8014a42:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014a46:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8014a4a:	6013      	str	r3, [r2, #0]
 8014a4c:	e00f      	b.n	8014a6e <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8014a4e:	69bb      	ldr	r3, [r7, #24]
 8014a50:	015a      	lsls	r2, r3, #5
 8014a52:	69fb      	ldr	r3, [r7, #28]
 8014a54:	4413      	add	r3, r2
 8014a56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014a5a:	681b      	ldr	r3, [r3, #0]
 8014a5c:	69ba      	ldr	r2, [r7, #24]
 8014a5e:	0151      	lsls	r1, r2, #5
 8014a60:	69fa      	ldr	r2, [r7, #28]
 8014a62:	440a      	add	r2, r1
 8014a64:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014a68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014a6c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8014a6e:	69bb      	ldr	r3, [r7, #24]
 8014a70:	015a      	lsls	r2, r3, #5
 8014a72:	69fb      	ldr	r3, [r7, #28]
 8014a74:	4413      	add	r3, r2
 8014a76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014a7a:	681b      	ldr	r3, [r3, #0]
 8014a7c:	69ba      	ldr	r2, [r7, #24]
 8014a7e:	0151      	lsls	r1, r2, #5
 8014a80:	69fa      	ldr	r2, [r7, #28]
 8014a82:	440a      	add	r2, r1
 8014a84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014a88:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8014a8c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8014a8e:	2300      	movs	r3, #0
}
 8014a90:	4618      	mov	r0, r3
 8014a92:	3720      	adds	r7, #32
 8014a94:	46bd      	mov	sp, r7
 8014a96:	bd80      	pop	{r7, pc}
 8014a98:	fff80000 	.word	0xfff80000
 8014a9c:	e007ffff 	.word	0xe007ffff
 8014aa0:	1ff80000 	.word	0x1ff80000

08014aa4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8014aa4:	b480      	push	{r7}
 8014aa6:	b087      	sub	sp, #28
 8014aa8:	af00      	add	r7, sp, #0
 8014aaa:	6078      	str	r0, [r7, #4]
 8014aac:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8014aae:	2300      	movs	r3, #0
 8014ab0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8014ab2:	2300      	movs	r3, #0
 8014ab4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014ab6:	687b      	ldr	r3, [r7, #4]
 8014ab8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8014aba:	683b      	ldr	r3, [r7, #0]
 8014abc:	785b      	ldrb	r3, [r3, #1]
 8014abe:	2b01      	cmp	r3, #1
 8014ac0:	d14a      	bne.n	8014b58 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014ac2:	683b      	ldr	r3, [r7, #0]
 8014ac4:	781b      	ldrb	r3, [r3, #0]
 8014ac6:	015a      	lsls	r2, r3, #5
 8014ac8:	693b      	ldr	r3, [r7, #16]
 8014aca:	4413      	add	r3, r2
 8014acc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014ad0:	681b      	ldr	r3, [r3, #0]
 8014ad2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014ad6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014ada:	f040 8086 	bne.w	8014bea <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8014ade:	683b      	ldr	r3, [r7, #0]
 8014ae0:	781b      	ldrb	r3, [r3, #0]
 8014ae2:	015a      	lsls	r2, r3, #5
 8014ae4:	693b      	ldr	r3, [r7, #16]
 8014ae6:	4413      	add	r3, r2
 8014ae8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014aec:	681b      	ldr	r3, [r3, #0]
 8014aee:	683a      	ldr	r2, [r7, #0]
 8014af0:	7812      	ldrb	r2, [r2, #0]
 8014af2:	0151      	lsls	r1, r2, #5
 8014af4:	693a      	ldr	r2, [r7, #16]
 8014af6:	440a      	add	r2, r1
 8014af8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014afc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8014b00:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8014b02:	683b      	ldr	r3, [r7, #0]
 8014b04:	781b      	ldrb	r3, [r3, #0]
 8014b06:	015a      	lsls	r2, r3, #5
 8014b08:	693b      	ldr	r3, [r7, #16]
 8014b0a:	4413      	add	r3, r2
 8014b0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014b10:	681b      	ldr	r3, [r3, #0]
 8014b12:	683a      	ldr	r2, [r7, #0]
 8014b14:	7812      	ldrb	r2, [r2, #0]
 8014b16:	0151      	lsls	r1, r2, #5
 8014b18:	693a      	ldr	r2, [r7, #16]
 8014b1a:	440a      	add	r2, r1
 8014b1c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014b20:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014b24:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8014b26:	68fb      	ldr	r3, [r7, #12]
 8014b28:	3301      	adds	r3, #1
 8014b2a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8014b2c:	68fb      	ldr	r3, [r7, #12]
 8014b2e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8014b32:	4293      	cmp	r3, r2
 8014b34:	d902      	bls.n	8014b3c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8014b36:	2301      	movs	r3, #1
 8014b38:	75fb      	strb	r3, [r7, #23]
          break;
 8014b3a:	e056      	b.n	8014bea <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8014b3c:	683b      	ldr	r3, [r7, #0]
 8014b3e:	781b      	ldrb	r3, [r3, #0]
 8014b40:	015a      	lsls	r2, r3, #5
 8014b42:	693b      	ldr	r3, [r7, #16]
 8014b44:	4413      	add	r3, r2
 8014b46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014b4a:	681b      	ldr	r3, [r3, #0]
 8014b4c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014b50:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014b54:	d0e7      	beq.n	8014b26 <USB_EPStopXfer+0x82>
 8014b56:	e048      	b.n	8014bea <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014b58:	683b      	ldr	r3, [r7, #0]
 8014b5a:	781b      	ldrb	r3, [r3, #0]
 8014b5c:	015a      	lsls	r2, r3, #5
 8014b5e:	693b      	ldr	r3, [r7, #16]
 8014b60:	4413      	add	r3, r2
 8014b62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014b66:	681b      	ldr	r3, [r3, #0]
 8014b68:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014b6c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014b70:	d13b      	bne.n	8014bea <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8014b72:	683b      	ldr	r3, [r7, #0]
 8014b74:	781b      	ldrb	r3, [r3, #0]
 8014b76:	015a      	lsls	r2, r3, #5
 8014b78:	693b      	ldr	r3, [r7, #16]
 8014b7a:	4413      	add	r3, r2
 8014b7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014b80:	681b      	ldr	r3, [r3, #0]
 8014b82:	683a      	ldr	r2, [r7, #0]
 8014b84:	7812      	ldrb	r2, [r2, #0]
 8014b86:	0151      	lsls	r1, r2, #5
 8014b88:	693a      	ldr	r2, [r7, #16]
 8014b8a:	440a      	add	r2, r1
 8014b8c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014b90:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8014b94:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8014b96:	683b      	ldr	r3, [r7, #0]
 8014b98:	781b      	ldrb	r3, [r3, #0]
 8014b9a:	015a      	lsls	r2, r3, #5
 8014b9c:	693b      	ldr	r3, [r7, #16]
 8014b9e:	4413      	add	r3, r2
 8014ba0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014ba4:	681b      	ldr	r3, [r3, #0]
 8014ba6:	683a      	ldr	r2, [r7, #0]
 8014ba8:	7812      	ldrb	r2, [r2, #0]
 8014baa:	0151      	lsls	r1, r2, #5
 8014bac:	693a      	ldr	r2, [r7, #16]
 8014bae:	440a      	add	r2, r1
 8014bb0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014bb4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014bb8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8014bba:	68fb      	ldr	r3, [r7, #12]
 8014bbc:	3301      	adds	r3, #1
 8014bbe:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8014bc0:	68fb      	ldr	r3, [r7, #12]
 8014bc2:	f242 7210 	movw	r2, #10000	@ 0x2710
 8014bc6:	4293      	cmp	r3, r2
 8014bc8:	d902      	bls.n	8014bd0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8014bca:	2301      	movs	r3, #1
 8014bcc:	75fb      	strb	r3, [r7, #23]
          break;
 8014bce:	e00c      	b.n	8014bea <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8014bd0:	683b      	ldr	r3, [r7, #0]
 8014bd2:	781b      	ldrb	r3, [r3, #0]
 8014bd4:	015a      	lsls	r2, r3, #5
 8014bd6:	693b      	ldr	r3, [r7, #16]
 8014bd8:	4413      	add	r3, r2
 8014bda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014bde:	681b      	ldr	r3, [r3, #0]
 8014be0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014be4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014be8:	d0e7      	beq.n	8014bba <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8014bea:	7dfb      	ldrb	r3, [r7, #23]
}
 8014bec:	4618      	mov	r0, r3
 8014bee:	371c      	adds	r7, #28
 8014bf0:	46bd      	mov	sp, r7
 8014bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bf6:	4770      	bx	lr

08014bf8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8014bf8:	b480      	push	{r7}
 8014bfa:	b089      	sub	sp, #36	@ 0x24
 8014bfc:	af00      	add	r7, sp, #0
 8014bfe:	60f8      	str	r0, [r7, #12]
 8014c00:	60b9      	str	r1, [r7, #8]
 8014c02:	4611      	mov	r1, r2
 8014c04:	461a      	mov	r2, r3
 8014c06:	460b      	mov	r3, r1
 8014c08:	71fb      	strb	r3, [r7, #7]
 8014c0a:	4613      	mov	r3, r2
 8014c0c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014c0e:	68fb      	ldr	r3, [r7, #12]
 8014c10:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8014c12:	68bb      	ldr	r3, [r7, #8]
 8014c14:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8014c16:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8014c1a:	2b00      	cmp	r3, #0
 8014c1c:	d123      	bne.n	8014c66 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8014c1e:	88bb      	ldrh	r3, [r7, #4]
 8014c20:	3303      	adds	r3, #3
 8014c22:	089b      	lsrs	r3, r3, #2
 8014c24:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8014c26:	2300      	movs	r3, #0
 8014c28:	61bb      	str	r3, [r7, #24]
 8014c2a:	e018      	b.n	8014c5e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8014c2c:	79fb      	ldrb	r3, [r7, #7]
 8014c2e:	031a      	lsls	r2, r3, #12
 8014c30:	697b      	ldr	r3, [r7, #20]
 8014c32:	4413      	add	r3, r2
 8014c34:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8014c38:	461a      	mov	r2, r3
 8014c3a:	69fb      	ldr	r3, [r7, #28]
 8014c3c:	681b      	ldr	r3, [r3, #0]
 8014c3e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8014c40:	69fb      	ldr	r3, [r7, #28]
 8014c42:	3301      	adds	r3, #1
 8014c44:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8014c46:	69fb      	ldr	r3, [r7, #28]
 8014c48:	3301      	adds	r3, #1
 8014c4a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8014c4c:	69fb      	ldr	r3, [r7, #28]
 8014c4e:	3301      	adds	r3, #1
 8014c50:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8014c52:	69fb      	ldr	r3, [r7, #28]
 8014c54:	3301      	adds	r3, #1
 8014c56:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8014c58:	69bb      	ldr	r3, [r7, #24]
 8014c5a:	3301      	adds	r3, #1
 8014c5c:	61bb      	str	r3, [r7, #24]
 8014c5e:	69ba      	ldr	r2, [r7, #24]
 8014c60:	693b      	ldr	r3, [r7, #16]
 8014c62:	429a      	cmp	r2, r3
 8014c64:	d3e2      	bcc.n	8014c2c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8014c66:	2300      	movs	r3, #0
}
 8014c68:	4618      	mov	r0, r3
 8014c6a:	3724      	adds	r7, #36	@ 0x24
 8014c6c:	46bd      	mov	sp, r7
 8014c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c72:	4770      	bx	lr

08014c74 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8014c74:	b480      	push	{r7}
 8014c76:	b08b      	sub	sp, #44	@ 0x2c
 8014c78:	af00      	add	r7, sp, #0
 8014c7a:	60f8      	str	r0, [r7, #12]
 8014c7c:	60b9      	str	r1, [r7, #8]
 8014c7e:	4613      	mov	r3, r2
 8014c80:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014c82:	68fb      	ldr	r3, [r7, #12]
 8014c84:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8014c86:	68bb      	ldr	r3, [r7, #8]
 8014c88:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8014c8a:	88fb      	ldrh	r3, [r7, #6]
 8014c8c:	089b      	lsrs	r3, r3, #2
 8014c8e:	b29b      	uxth	r3, r3
 8014c90:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8014c92:	88fb      	ldrh	r3, [r7, #6]
 8014c94:	f003 0303 	and.w	r3, r3, #3
 8014c98:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8014c9a:	2300      	movs	r3, #0
 8014c9c:	623b      	str	r3, [r7, #32]
 8014c9e:	e014      	b.n	8014cca <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8014ca0:	69bb      	ldr	r3, [r7, #24]
 8014ca2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8014ca6:	681a      	ldr	r2, [r3, #0]
 8014ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014caa:	601a      	str	r2, [r3, #0]
    pDest++;
 8014cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014cae:	3301      	adds	r3, #1
 8014cb0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8014cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014cb4:	3301      	adds	r3, #1
 8014cb6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8014cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014cba:	3301      	adds	r3, #1
 8014cbc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8014cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014cc0:	3301      	adds	r3, #1
 8014cc2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8014cc4:	6a3b      	ldr	r3, [r7, #32]
 8014cc6:	3301      	adds	r3, #1
 8014cc8:	623b      	str	r3, [r7, #32]
 8014cca:	6a3a      	ldr	r2, [r7, #32]
 8014ccc:	697b      	ldr	r3, [r7, #20]
 8014cce:	429a      	cmp	r2, r3
 8014cd0:	d3e6      	bcc.n	8014ca0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8014cd2:	8bfb      	ldrh	r3, [r7, #30]
 8014cd4:	2b00      	cmp	r3, #0
 8014cd6:	d01e      	beq.n	8014d16 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8014cd8:	2300      	movs	r3, #0
 8014cda:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8014cdc:	69bb      	ldr	r3, [r7, #24]
 8014cde:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8014ce2:	461a      	mov	r2, r3
 8014ce4:	f107 0310 	add.w	r3, r7, #16
 8014ce8:	6812      	ldr	r2, [r2, #0]
 8014cea:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8014cec:	693a      	ldr	r2, [r7, #16]
 8014cee:	6a3b      	ldr	r3, [r7, #32]
 8014cf0:	b2db      	uxtb	r3, r3
 8014cf2:	00db      	lsls	r3, r3, #3
 8014cf4:	fa22 f303 	lsr.w	r3, r2, r3
 8014cf8:	b2da      	uxtb	r2, r3
 8014cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014cfc:	701a      	strb	r2, [r3, #0]
      i++;
 8014cfe:	6a3b      	ldr	r3, [r7, #32]
 8014d00:	3301      	adds	r3, #1
 8014d02:	623b      	str	r3, [r7, #32]
      pDest++;
 8014d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014d06:	3301      	adds	r3, #1
 8014d08:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8014d0a:	8bfb      	ldrh	r3, [r7, #30]
 8014d0c:	3b01      	subs	r3, #1
 8014d0e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8014d10:	8bfb      	ldrh	r3, [r7, #30]
 8014d12:	2b00      	cmp	r3, #0
 8014d14:	d1ea      	bne.n	8014cec <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8014d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8014d18:	4618      	mov	r0, r3
 8014d1a:	372c      	adds	r7, #44	@ 0x2c
 8014d1c:	46bd      	mov	sp, r7
 8014d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d22:	4770      	bx	lr

08014d24 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014d24:	b480      	push	{r7}
 8014d26:	b085      	sub	sp, #20
 8014d28:	af00      	add	r7, sp, #0
 8014d2a:	6078      	str	r0, [r7, #4]
 8014d2c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014d2e:	687b      	ldr	r3, [r7, #4]
 8014d30:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014d32:	683b      	ldr	r3, [r7, #0]
 8014d34:	781b      	ldrb	r3, [r3, #0]
 8014d36:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014d38:	683b      	ldr	r3, [r7, #0]
 8014d3a:	785b      	ldrb	r3, [r3, #1]
 8014d3c:	2b01      	cmp	r3, #1
 8014d3e:	d12c      	bne.n	8014d9a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8014d40:	68bb      	ldr	r3, [r7, #8]
 8014d42:	015a      	lsls	r2, r3, #5
 8014d44:	68fb      	ldr	r3, [r7, #12]
 8014d46:	4413      	add	r3, r2
 8014d48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014d4c:	681b      	ldr	r3, [r3, #0]
 8014d4e:	2b00      	cmp	r3, #0
 8014d50:	db12      	blt.n	8014d78 <USB_EPSetStall+0x54>
 8014d52:	68bb      	ldr	r3, [r7, #8]
 8014d54:	2b00      	cmp	r3, #0
 8014d56:	d00f      	beq.n	8014d78 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8014d58:	68bb      	ldr	r3, [r7, #8]
 8014d5a:	015a      	lsls	r2, r3, #5
 8014d5c:	68fb      	ldr	r3, [r7, #12]
 8014d5e:	4413      	add	r3, r2
 8014d60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014d64:	681b      	ldr	r3, [r3, #0]
 8014d66:	68ba      	ldr	r2, [r7, #8]
 8014d68:	0151      	lsls	r1, r2, #5
 8014d6a:	68fa      	ldr	r2, [r7, #12]
 8014d6c:	440a      	add	r2, r1
 8014d6e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014d72:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8014d76:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8014d78:	68bb      	ldr	r3, [r7, #8]
 8014d7a:	015a      	lsls	r2, r3, #5
 8014d7c:	68fb      	ldr	r3, [r7, #12]
 8014d7e:	4413      	add	r3, r2
 8014d80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014d84:	681b      	ldr	r3, [r3, #0]
 8014d86:	68ba      	ldr	r2, [r7, #8]
 8014d88:	0151      	lsls	r1, r2, #5
 8014d8a:	68fa      	ldr	r2, [r7, #12]
 8014d8c:	440a      	add	r2, r1
 8014d8e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014d92:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8014d96:	6013      	str	r3, [r2, #0]
 8014d98:	e02b      	b.n	8014df2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8014d9a:	68bb      	ldr	r3, [r7, #8]
 8014d9c:	015a      	lsls	r2, r3, #5
 8014d9e:	68fb      	ldr	r3, [r7, #12]
 8014da0:	4413      	add	r3, r2
 8014da2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014da6:	681b      	ldr	r3, [r3, #0]
 8014da8:	2b00      	cmp	r3, #0
 8014daa:	db12      	blt.n	8014dd2 <USB_EPSetStall+0xae>
 8014dac:	68bb      	ldr	r3, [r7, #8]
 8014dae:	2b00      	cmp	r3, #0
 8014db0:	d00f      	beq.n	8014dd2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8014db2:	68bb      	ldr	r3, [r7, #8]
 8014db4:	015a      	lsls	r2, r3, #5
 8014db6:	68fb      	ldr	r3, [r7, #12]
 8014db8:	4413      	add	r3, r2
 8014dba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014dbe:	681b      	ldr	r3, [r3, #0]
 8014dc0:	68ba      	ldr	r2, [r7, #8]
 8014dc2:	0151      	lsls	r1, r2, #5
 8014dc4:	68fa      	ldr	r2, [r7, #12]
 8014dc6:	440a      	add	r2, r1
 8014dc8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014dcc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8014dd0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8014dd2:	68bb      	ldr	r3, [r7, #8]
 8014dd4:	015a      	lsls	r2, r3, #5
 8014dd6:	68fb      	ldr	r3, [r7, #12]
 8014dd8:	4413      	add	r3, r2
 8014dda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014dde:	681b      	ldr	r3, [r3, #0]
 8014de0:	68ba      	ldr	r2, [r7, #8]
 8014de2:	0151      	lsls	r1, r2, #5
 8014de4:	68fa      	ldr	r2, [r7, #12]
 8014de6:	440a      	add	r2, r1
 8014de8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014dec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8014df0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8014df2:	2300      	movs	r3, #0
}
 8014df4:	4618      	mov	r0, r3
 8014df6:	3714      	adds	r7, #20
 8014df8:	46bd      	mov	sp, r7
 8014dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dfe:	4770      	bx	lr

08014e00 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014e00:	b480      	push	{r7}
 8014e02:	b085      	sub	sp, #20
 8014e04:	af00      	add	r7, sp, #0
 8014e06:	6078      	str	r0, [r7, #4]
 8014e08:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014e0a:	687b      	ldr	r3, [r7, #4]
 8014e0c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014e0e:	683b      	ldr	r3, [r7, #0]
 8014e10:	781b      	ldrb	r3, [r3, #0]
 8014e12:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014e14:	683b      	ldr	r3, [r7, #0]
 8014e16:	785b      	ldrb	r3, [r3, #1]
 8014e18:	2b01      	cmp	r3, #1
 8014e1a:	d128      	bne.n	8014e6e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8014e1c:	68bb      	ldr	r3, [r7, #8]
 8014e1e:	015a      	lsls	r2, r3, #5
 8014e20:	68fb      	ldr	r3, [r7, #12]
 8014e22:	4413      	add	r3, r2
 8014e24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014e28:	681b      	ldr	r3, [r3, #0]
 8014e2a:	68ba      	ldr	r2, [r7, #8]
 8014e2c:	0151      	lsls	r1, r2, #5
 8014e2e:	68fa      	ldr	r2, [r7, #12]
 8014e30:	440a      	add	r2, r1
 8014e32:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014e36:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8014e3a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8014e3c:	683b      	ldr	r3, [r7, #0]
 8014e3e:	791b      	ldrb	r3, [r3, #4]
 8014e40:	2b03      	cmp	r3, #3
 8014e42:	d003      	beq.n	8014e4c <USB_EPClearStall+0x4c>
 8014e44:	683b      	ldr	r3, [r7, #0]
 8014e46:	791b      	ldrb	r3, [r3, #4]
 8014e48:	2b02      	cmp	r3, #2
 8014e4a:	d138      	bne.n	8014ebe <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8014e4c:	68bb      	ldr	r3, [r7, #8]
 8014e4e:	015a      	lsls	r2, r3, #5
 8014e50:	68fb      	ldr	r3, [r7, #12]
 8014e52:	4413      	add	r3, r2
 8014e54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014e58:	681b      	ldr	r3, [r3, #0]
 8014e5a:	68ba      	ldr	r2, [r7, #8]
 8014e5c:	0151      	lsls	r1, r2, #5
 8014e5e:	68fa      	ldr	r2, [r7, #12]
 8014e60:	440a      	add	r2, r1
 8014e62:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014e66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014e6a:	6013      	str	r3, [r2, #0]
 8014e6c:	e027      	b.n	8014ebe <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8014e6e:	68bb      	ldr	r3, [r7, #8]
 8014e70:	015a      	lsls	r2, r3, #5
 8014e72:	68fb      	ldr	r3, [r7, #12]
 8014e74:	4413      	add	r3, r2
 8014e76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014e7a:	681b      	ldr	r3, [r3, #0]
 8014e7c:	68ba      	ldr	r2, [r7, #8]
 8014e7e:	0151      	lsls	r1, r2, #5
 8014e80:	68fa      	ldr	r2, [r7, #12]
 8014e82:	440a      	add	r2, r1
 8014e84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014e88:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8014e8c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8014e8e:	683b      	ldr	r3, [r7, #0]
 8014e90:	791b      	ldrb	r3, [r3, #4]
 8014e92:	2b03      	cmp	r3, #3
 8014e94:	d003      	beq.n	8014e9e <USB_EPClearStall+0x9e>
 8014e96:	683b      	ldr	r3, [r7, #0]
 8014e98:	791b      	ldrb	r3, [r3, #4]
 8014e9a:	2b02      	cmp	r3, #2
 8014e9c:	d10f      	bne.n	8014ebe <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8014e9e:	68bb      	ldr	r3, [r7, #8]
 8014ea0:	015a      	lsls	r2, r3, #5
 8014ea2:	68fb      	ldr	r3, [r7, #12]
 8014ea4:	4413      	add	r3, r2
 8014ea6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014eaa:	681b      	ldr	r3, [r3, #0]
 8014eac:	68ba      	ldr	r2, [r7, #8]
 8014eae:	0151      	lsls	r1, r2, #5
 8014eb0:	68fa      	ldr	r2, [r7, #12]
 8014eb2:	440a      	add	r2, r1
 8014eb4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014eb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014ebc:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8014ebe:	2300      	movs	r3, #0
}
 8014ec0:	4618      	mov	r0, r3
 8014ec2:	3714      	adds	r7, #20
 8014ec4:	46bd      	mov	sp, r7
 8014ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014eca:	4770      	bx	lr

08014ecc <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8014ecc:	b480      	push	{r7}
 8014ece:	b085      	sub	sp, #20
 8014ed0:	af00      	add	r7, sp, #0
 8014ed2:	6078      	str	r0, [r7, #4]
 8014ed4:	460b      	mov	r3, r1
 8014ed6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014ed8:	687b      	ldr	r3, [r7, #4]
 8014eda:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8014edc:	68fb      	ldr	r3, [r7, #12]
 8014ede:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014ee2:	681b      	ldr	r3, [r3, #0]
 8014ee4:	68fa      	ldr	r2, [r7, #12]
 8014ee6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014eea:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8014eee:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8014ef0:	68fb      	ldr	r3, [r7, #12]
 8014ef2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014ef6:	681a      	ldr	r2, [r3, #0]
 8014ef8:	78fb      	ldrb	r3, [r7, #3]
 8014efa:	011b      	lsls	r3, r3, #4
 8014efc:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8014f00:	68f9      	ldr	r1, [r7, #12]
 8014f02:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014f06:	4313      	orrs	r3, r2
 8014f08:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8014f0a:	2300      	movs	r3, #0
}
 8014f0c:	4618      	mov	r0, r3
 8014f0e:	3714      	adds	r7, #20
 8014f10:	46bd      	mov	sp, r7
 8014f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f16:	4770      	bx	lr

08014f18 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8014f18:	b480      	push	{r7}
 8014f1a:	b085      	sub	sp, #20
 8014f1c:	af00      	add	r7, sp, #0
 8014f1e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014f20:	687b      	ldr	r3, [r7, #4]
 8014f22:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8014f24:	68fb      	ldr	r3, [r7, #12]
 8014f26:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8014f2a:	681b      	ldr	r3, [r3, #0]
 8014f2c:	68fa      	ldr	r2, [r7, #12]
 8014f2e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8014f32:	f023 0303 	bic.w	r3, r3, #3
 8014f36:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8014f38:	68fb      	ldr	r3, [r7, #12]
 8014f3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014f3e:	685b      	ldr	r3, [r3, #4]
 8014f40:	68fa      	ldr	r2, [r7, #12]
 8014f42:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014f46:	f023 0302 	bic.w	r3, r3, #2
 8014f4a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8014f4c:	2300      	movs	r3, #0
}
 8014f4e:	4618      	mov	r0, r3
 8014f50:	3714      	adds	r7, #20
 8014f52:	46bd      	mov	sp, r7
 8014f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f58:	4770      	bx	lr

08014f5a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8014f5a:	b480      	push	{r7}
 8014f5c:	b085      	sub	sp, #20
 8014f5e:	af00      	add	r7, sp, #0
 8014f60:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014f62:	687b      	ldr	r3, [r7, #4]
 8014f64:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8014f66:	68fb      	ldr	r3, [r7, #12]
 8014f68:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8014f6c:	681b      	ldr	r3, [r3, #0]
 8014f6e:	68fa      	ldr	r2, [r7, #12]
 8014f70:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8014f74:	f023 0303 	bic.w	r3, r3, #3
 8014f78:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8014f7a:	68fb      	ldr	r3, [r7, #12]
 8014f7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014f80:	685b      	ldr	r3, [r3, #4]
 8014f82:	68fa      	ldr	r2, [r7, #12]
 8014f84:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014f88:	f043 0302 	orr.w	r3, r3, #2
 8014f8c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8014f8e:	2300      	movs	r3, #0
}
 8014f90:	4618      	mov	r0, r3
 8014f92:	3714      	adds	r7, #20
 8014f94:	46bd      	mov	sp, r7
 8014f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f9a:	4770      	bx	lr

08014f9c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8014f9c:	b480      	push	{r7}
 8014f9e:	b085      	sub	sp, #20
 8014fa0:	af00      	add	r7, sp, #0
 8014fa2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8014fa4:	687b      	ldr	r3, [r7, #4]
 8014fa6:	695b      	ldr	r3, [r3, #20]
 8014fa8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8014faa:	687b      	ldr	r3, [r7, #4]
 8014fac:	699b      	ldr	r3, [r3, #24]
 8014fae:	68fa      	ldr	r2, [r7, #12]
 8014fb0:	4013      	ands	r3, r2
 8014fb2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8014fb4:	68fb      	ldr	r3, [r7, #12]
}
 8014fb6:	4618      	mov	r0, r3
 8014fb8:	3714      	adds	r7, #20
 8014fba:	46bd      	mov	sp, r7
 8014fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fc0:	4770      	bx	lr

08014fc2 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8014fc2:	b480      	push	{r7}
 8014fc4:	b085      	sub	sp, #20
 8014fc6:	af00      	add	r7, sp, #0
 8014fc8:	6078      	str	r0, [r7, #4]
 8014fca:	460b      	mov	r3, r1
 8014fcc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014fce:	687b      	ldr	r3, [r7, #4]
 8014fd0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8014fd2:	78fb      	ldrb	r3, [r7, #3]
 8014fd4:	015a      	lsls	r2, r3, #5
 8014fd6:	68fb      	ldr	r3, [r7, #12]
 8014fd8:	4413      	add	r3, r2
 8014fda:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8014fde:	689b      	ldr	r3, [r3, #8]
 8014fe0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8014fe2:	78fb      	ldrb	r3, [r7, #3]
 8014fe4:	015a      	lsls	r2, r3, #5
 8014fe6:	68fb      	ldr	r3, [r7, #12]
 8014fe8:	4413      	add	r3, r2
 8014fea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8014fee:	68db      	ldr	r3, [r3, #12]
 8014ff0:	68ba      	ldr	r2, [r7, #8]
 8014ff2:	4013      	ands	r3, r2
 8014ff4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8014ff6:	68bb      	ldr	r3, [r7, #8]
}
 8014ff8:	4618      	mov	r0, r3
 8014ffa:	3714      	adds	r7, #20
 8014ffc:	46bd      	mov	sp, r7
 8014ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015002:	4770      	bx	lr

08015004 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8015004:	b480      	push	{r7}
 8015006:	b085      	sub	sp, #20
 8015008:	af00      	add	r7, sp, #0
 801500a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801500c:	687b      	ldr	r3, [r7, #4]
 801500e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8015010:	68fb      	ldr	r3, [r7, #12]
 8015012:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015016:	699b      	ldr	r3, [r3, #24]
 8015018:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 801501a:	68fb      	ldr	r3, [r7, #12]
 801501c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015020:	69db      	ldr	r3, [r3, #28]
 8015022:	68ba      	ldr	r2, [r7, #8]
 8015024:	4013      	ands	r3, r2
 8015026:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8015028:	68bb      	ldr	r3, [r7, #8]
 801502a:	0c1b      	lsrs	r3, r3, #16
}
 801502c:	4618      	mov	r0, r3
 801502e:	3714      	adds	r7, #20
 8015030:	46bd      	mov	sp, r7
 8015032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015036:	4770      	bx	lr

08015038 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8015038:	b480      	push	{r7}
 801503a:	b085      	sub	sp, #20
 801503c:	af00      	add	r7, sp, #0
 801503e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015040:	687b      	ldr	r3, [r7, #4]
 8015042:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8015044:	68fb      	ldr	r3, [r7, #12]
 8015046:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801504a:	699b      	ldr	r3, [r3, #24]
 801504c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 801504e:	68fb      	ldr	r3, [r7, #12]
 8015050:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015054:	69db      	ldr	r3, [r3, #28]
 8015056:	68ba      	ldr	r2, [r7, #8]
 8015058:	4013      	ands	r3, r2
 801505a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 801505c:	68bb      	ldr	r3, [r7, #8]
 801505e:	b29b      	uxth	r3, r3
}
 8015060:	4618      	mov	r0, r3
 8015062:	3714      	adds	r7, #20
 8015064:	46bd      	mov	sp, r7
 8015066:	f85d 7b04 	ldr.w	r7, [sp], #4
 801506a:	4770      	bx	lr

0801506c <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 801506c:	b480      	push	{r7}
 801506e:	b085      	sub	sp, #20
 8015070:	af00      	add	r7, sp, #0
 8015072:	6078      	str	r0, [r7, #4]
 8015074:	460b      	mov	r3, r1
 8015076:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015078:	687b      	ldr	r3, [r7, #4]
 801507a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 801507c:	78fb      	ldrb	r3, [r7, #3]
 801507e:	015a      	lsls	r2, r3, #5
 8015080:	68fb      	ldr	r3, [r7, #12]
 8015082:	4413      	add	r3, r2
 8015084:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015088:	689b      	ldr	r3, [r3, #8]
 801508a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 801508c:	68fb      	ldr	r3, [r7, #12]
 801508e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015092:	695b      	ldr	r3, [r3, #20]
 8015094:	68ba      	ldr	r2, [r7, #8]
 8015096:	4013      	ands	r3, r2
 8015098:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 801509a:	68bb      	ldr	r3, [r7, #8]
}
 801509c:	4618      	mov	r0, r3
 801509e:	3714      	adds	r7, #20
 80150a0:	46bd      	mov	sp, r7
 80150a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150a6:	4770      	bx	lr

080150a8 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80150a8:	b480      	push	{r7}
 80150aa:	b087      	sub	sp, #28
 80150ac:	af00      	add	r7, sp, #0
 80150ae:	6078      	str	r0, [r7, #4]
 80150b0:	460b      	mov	r3, r1
 80150b2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80150b4:	687b      	ldr	r3, [r7, #4]
 80150b6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80150b8:	697b      	ldr	r3, [r7, #20]
 80150ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80150be:	691b      	ldr	r3, [r3, #16]
 80150c0:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80150c2:	697b      	ldr	r3, [r7, #20]
 80150c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80150c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80150ca:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80150cc:	78fb      	ldrb	r3, [r7, #3]
 80150ce:	f003 030f 	and.w	r3, r3, #15
 80150d2:	68fa      	ldr	r2, [r7, #12]
 80150d4:	fa22 f303 	lsr.w	r3, r2, r3
 80150d8:	01db      	lsls	r3, r3, #7
 80150da:	b2db      	uxtb	r3, r3
 80150dc:	693a      	ldr	r2, [r7, #16]
 80150de:	4313      	orrs	r3, r2
 80150e0:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80150e2:	78fb      	ldrb	r3, [r7, #3]
 80150e4:	015a      	lsls	r2, r3, #5
 80150e6:	697b      	ldr	r3, [r7, #20]
 80150e8:	4413      	add	r3, r2
 80150ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80150ee:	689b      	ldr	r3, [r3, #8]
 80150f0:	693a      	ldr	r2, [r7, #16]
 80150f2:	4013      	ands	r3, r2
 80150f4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80150f6:	68bb      	ldr	r3, [r7, #8]
}
 80150f8:	4618      	mov	r0, r3
 80150fa:	371c      	adds	r7, #28
 80150fc:	46bd      	mov	sp, r7
 80150fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015102:	4770      	bx	lr

08015104 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8015104:	b480      	push	{r7}
 8015106:	b083      	sub	sp, #12
 8015108:	af00      	add	r7, sp, #0
 801510a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 801510c:	687b      	ldr	r3, [r7, #4]
 801510e:	695b      	ldr	r3, [r3, #20]
 8015110:	f003 0301 	and.w	r3, r3, #1
}
 8015114:	4618      	mov	r0, r3
 8015116:	370c      	adds	r7, #12
 8015118:	46bd      	mov	sp, r7
 801511a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801511e:	4770      	bx	lr

08015120 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8015120:	b480      	push	{r7}
 8015122:	b085      	sub	sp, #20
 8015124:	af00      	add	r7, sp, #0
 8015126:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015128:	687b      	ldr	r3, [r7, #4]
 801512a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 801512c:	68fb      	ldr	r3, [r7, #12]
 801512e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015132:	681a      	ldr	r2, [r3, #0]
 8015134:	68fb      	ldr	r3, [r7, #12]
 8015136:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801513a:	4619      	mov	r1, r3
 801513c:	4b09      	ldr	r3, [pc, #36]	@ (8015164 <USB_ActivateSetup+0x44>)
 801513e:	4013      	ands	r3, r2
 8015140:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8015142:	68fb      	ldr	r3, [r7, #12]
 8015144:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015148:	685b      	ldr	r3, [r3, #4]
 801514a:	68fa      	ldr	r2, [r7, #12]
 801514c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015150:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8015154:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8015156:	2300      	movs	r3, #0
}
 8015158:	4618      	mov	r0, r3
 801515a:	3714      	adds	r7, #20
 801515c:	46bd      	mov	sp, r7
 801515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015162:	4770      	bx	lr
 8015164:	fffff800 	.word	0xfffff800

08015168 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8015168:	b480      	push	{r7}
 801516a:	b087      	sub	sp, #28
 801516c:	af00      	add	r7, sp, #0
 801516e:	60f8      	str	r0, [r7, #12]
 8015170:	460b      	mov	r3, r1
 8015172:	607a      	str	r2, [r7, #4]
 8015174:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015176:	68fb      	ldr	r3, [r7, #12]
 8015178:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 801517a:	68fb      	ldr	r3, [r7, #12]
 801517c:	333c      	adds	r3, #60	@ 0x3c
 801517e:	3304      	adds	r3, #4
 8015180:	681b      	ldr	r3, [r3, #0]
 8015182:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8015184:	693b      	ldr	r3, [r7, #16]
 8015186:	4a26      	ldr	r2, [pc, #152]	@ (8015220 <USB_EP0_OutStart+0xb8>)
 8015188:	4293      	cmp	r3, r2
 801518a:	d90a      	bls.n	80151a2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801518c:	697b      	ldr	r3, [r7, #20]
 801518e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015192:	681b      	ldr	r3, [r3, #0]
 8015194:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015198:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801519c:	d101      	bne.n	80151a2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 801519e:	2300      	movs	r3, #0
 80151a0:	e037      	b.n	8015212 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80151a2:	697b      	ldr	r3, [r7, #20]
 80151a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80151a8:	461a      	mov	r2, r3
 80151aa:	2300      	movs	r3, #0
 80151ac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80151ae:	697b      	ldr	r3, [r7, #20]
 80151b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80151b4:	691b      	ldr	r3, [r3, #16]
 80151b6:	697a      	ldr	r2, [r7, #20]
 80151b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80151bc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80151c0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80151c2:	697b      	ldr	r3, [r7, #20]
 80151c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80151c8:	691b      	ldr	r3, [r3, #16]
 80151ca:	697a      	ldr	r2, [r7, #20]
 80151cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80151d0:	f043 0318 	orr.w	r3, r3, #24
 80151d4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80151d6:	697b      	ldr	r3, [r7, #20]
 80151d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80151dc:	691b      	ldr	r3, [r3, #16]
 80151de:	697a      	ldr	r2, [r7, #20]
 80151e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80151e4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80151e8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80151ea:	7afb      	ldrb	r3, [r7, #11]
 80151ec:	2b01      	cmp	r3, #1
 80151ee:	d10f      	bne.n	8015210 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80151f0:	697b      	ldr	r3, [r7, #20]
 80151f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80151f6:	461a      	mov	r2, r3
 80151f8:	687b      	ldr	r3, [r7, #4]
 80151fa:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80151fc:	697b      	ldr	r3, [r7, #20]
 80151fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015202:	681b      	ldr	r3, [r3, #0]
 8015204:	697a      	ldr	r2, [r7, #20]
 8015206:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801520a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 801520e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8015210:	2300      	movs	r3, #0
}
 8015212:	4618      	mov	r0, r3
 8015214:	371c      	adds	r7, #28
 8015216:	46bd      	mov	sp, r7
 8015218:	f85d 7b04 	ldr.w	r7, [sp], #4
 801521c:	4770      	bx	lr
 801521e:	bf00      	nop
 8015220:	4f54300a 	.word	0x4f54300a

08015224 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8015224:	b480      	push	{r7}
 8015226:	b085      	sub	sp, #20
 8015228:	af00      	add	r7, sp, #0
 801522a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801522c:	2300      	movs	r3, #0
 801522e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8015230:	68fb      	ldr	r3, [r7, #12]
 8015232:	3301      	adds	r3, #1
 8015234:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8015236:	68fb      	ldr	r3, [r7, #12]
 8015238:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801523c:	d901      	bls.n	8015242 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 801523e:	2303      	movs	r3, #3
 8015240:	e01b      	b.n	801527a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8015242:	687b      	ldr	r3, [r7, #4]
 8015244:	691b      	ldr	r3, [r3, #16]
 8015246:	2b00      	cmp	r3, #0
 8015248:	daf2      	bge.n	8015230 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 801524a:	2300      	movs	r3, #0
 801524c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 801524e:	687b      	ldr	r3, [r7, #4]
 8015250:	691b      	ldr	r3, [r3, #16]
 8015252:	f043 0201 	orr.w	r2, r3, #1
 8015256:	687b      	ldr	r3, [r7, #4]
 8015258:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801525a:	68fb      	ldr	r3, [r7, #12]
 801525c:	3301      	adds	r3, #1
 801525e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8015260:	68fb      	ldr	r3, [r7, #12]
 8015262:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8015266:	d901      	bls.n	801526c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8015268:	2303      	movs	r3, #3
 801526a:	e006      	b.n	801527a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 801526c:	687b      	ldr	r3, [r7, #4]
 801526e:	691b      	ldr	r3, [r3, #16]
 8015270:	f003 0301 	and.w	r3, r3, #1
 8015274:	2b01      	cmp	r3, #1
 8015276:	d0f0      	beq.n	801525a <USB_CoreReset+0x36>

  return HAL_OK;
 8015278:	2300      	movs	r3, #0
}
 801527a:	4618      	mov	r0, r3
 801527c:	3714      	adds	r7, #20
 801527e:	46bd      	mov	sp, r7
 8015280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015284:	4770      	bx	lr
	...

08015288 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8015288:	b084      	sub	sp, #16
 801528a:	b580      	push	{r7, lr}
 801528c:	b086      	sub	sp, #24
 801528e:	af00      	add	r7, sp, #0
 8015290:	6078      	str	r0, [r7, #4]
 8015292:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8015296:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 801529a:	2300      	movs	r3, #0
 801529c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801529e:	687b      	ldr	r3, [r7, #4]
 80152a0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80152a2:	68fb      	ldr	r3, [r7, #12]
 80152a4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80152a8:	461a      	mov	r2, r3
 80152aa:	2300      	movs	r3, #0
 80152ac:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 80152ae:	687b      	ldr	r3, [r7, #4]
 80152b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80152b2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80152b6:	687b      	ldr	r3, [r7, #4]
 80152b8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 80152ba:	687b      	ldr	r3, [r7, #4]
 80152bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80152be:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80152c2:	687b      	ldr	r3, [r7, #4]
 80152c4:	639a      	str	r2, [r3, #56]	@ 0x38


  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80152c6:	687b      	ldr	r3, [r7, #4]
 80152c8:	68db      	ldr	r3, [r3, #12]
 80152ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80152ce:	2b00      	cmp	r3, #0
 80152d0:	d119      	bne.n	8015306 <USB_HostInit+0x7e>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80152d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80152d6:	2b01      	cmp	r3, #1
 80152d8:	d10a      	bne.n	80152f0 <USB_HostInit+0x68>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80152da:	68fb      	ldr	r3, [r7, #12]
 80152dc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80152e0:	681b      	ldr	r3, [r3, #0]
 80152e2:	68fa      	ldr	r2, [r7, #12]
 80152e4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80152e8:	f043 0304 	orr.w	r3, r3, #4
 80152ec:	6013      	str	r3, [r2, #0]
 80152ee:	e014      	b.n	801531a <USB_HostInit+0x92>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80152f0:	68fb      	ldr	r3, [r7, #12]
 80152f2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80152f6:	681b      	ldr	r3, [r3, #0]
 80152f8:	68fa      	ldr	r2, [r7, #12]
 80152fa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80152fe:	f023 0304 	bic.w	r3, r3, #4
 8015302:	6013      	str	r3, [r2, #0]
 8015304:	e009      	b.n	801531a <USB_HostInit+0x92>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8015306:	68fb      	ldr	r3, [r7, #12]
 8015308:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801530c:	681b      	ldr	r3, [r3, #0]
 801530e:	68fa      	ldr	r2, [r7, #12]
 8015310:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8015314:	f023 0304 	bic.w	r3, r3, #4
 8015318:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 801531a:	2110      	movs	r1, #16
 801531c:	6878      	ldr	r0, [r7, #4]
 801531e:	f7fe ff1b 	bl	8014158 <USB_FlushTxFifo>
 8015322:	4603      	mov	r3, r0
 8015324:	2b00      	cmp	r3, #0
 8015326:	d001      	beq.n	801532c <USB_HostInit+0xa4>
  {
    ret = HAL_ERROR;
 8015328:	2301      	movs	r3, #1
 801532a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 801532c:	6878      	ldr	r0, [r7, #4]
 801532e:	f7fe ff45 	bl	80141bc <USB_FlushRxFifo>
 8015332:	4603      	mov	r3, r0
 8015334:	2b00      	cmp	r3, #0
 8015336:	d001      	beq.n	801533c <USB_HostInit+0xb4>
  {
    ret = HAL_ERROR;
 8015338:	2301      	movs	r3, #1
 801533a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 801533c:	2300      	movs	r3, #0
 801533e:	613b      	str	r3, [r7, #16]
 8015340:	e015      	b.n	801536e <USB_HostInit+0xe6>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8015342:	693b      	ldr	r3, [r7, #16]
 8015344:	015a      	lsls	r2, r3, #5
 8015346:	68fb      	ldr	r3, [r7, #12]
 8015348:	4413      	add	r3, r2
 801534a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801534e:	461a      	mov	r2, r3
 8015350:	f04f 33ff 	mov.w	r3, #4294967295
 8015354:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8015356:	693b      	ldr	r3, [r7, #16]
 8015358:	015a      	lsls	r2, r3, #5
 801535a:	68fb      	ldr	r3, [r7, #12]
 801535c:	4413      	add	r3, r2
 801535e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015362:	461a      	mov	r2, r3
 8015364:	2300      	movs	r3, #0
 8015366:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8015368:	693b      	ldr	r3, [r7, #16]
 801536a:	3301      	adds	r3, #1
 801536c:	613b      	str	r3, [r7, #16]
 801536e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8015372:	461a      	mov	r2, r3
 8015374:	693b      	ldr	r3, [r7, #16]
 8015376:	4293      	cmp	r3, r2
 8015378:	d3e3      	bcc.n	8015342 <USB_HostInit+0xba>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 801537a:	687b      	ldr	r3, [r7, #4]
 801537c:	2200      	movs	r2, #0
 801537e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8015380:	687b      	ldr	r3, [r7, #4]
 8015382:	f04f 32ff 	mov.w	r2, #4294967295
 8015386:	615a      	str	r2, [r3, #20]
  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x200U;
 8015388:	687b      	ldr	r3, [r7, #4]
 801538a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801538e:	625a      	str	r2, [r3, #36]	@ 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8015390:	687b      	ldr	r3, [r7, #4]
 8015392:	4a0f      	ldr	r2, [pc, #60]	@ (80153d0 <USB_HostInit+0x148>)
 8015394:	629a      	str	r2, [r3, #40]	@ 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8015396:	687b      	ldr	r3, [r7, #4]
 8015398:	4a0e      	ldr	r2, [pc, #56]	@ (80153d4 <USB_HostInit+0x14c>)
 801539a:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 801539e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80153a2:	2b00      	cmp	r3, #0
 80153a4:	d105      	bne.n	80153b2 <USB_HostInit+0x12a>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80153a6:	687b      	ldr	r3, [r7, #4]
 80153a8:	699b      	ldr	r3, [r3, #24]
 80153aa:	f043 0210 	orr.w	r2, r3, #16
 80153ae:	687b      	ldr	r3, [r7, #4]
 80153b0:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80153b2:	687b      	ldr	r3, [r7, #4]
 80153b4:	699a      	ldr	r2, [r3, #24]
 80153b6:	4b08      	ldr	r3, [pc, #32]	@ (80153d8 <USB_HostInit+0x150>)
 80153b8:	4313      	orrs	r3, r2
 80153ba:	687a      	ldr	r2, [r7, #4]
 80153bc:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80153be:	7dfb      	ldrb	r3, [r7, #23]
}
 80153c0:	4618      	mov	r0, r3
 80153c2:	3718      	adds	r7, #24
 80153c4:	46bd      	mov	sp, r7
 80153c6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80153ca:	b004      	add	sp, #16
 80153cc:	4770      	bx	lr
 80153ce:	bf00      	nop
 80153d0:	01000200 	.word	0x01000200
 80153d4:	00e00300 	.word	0x00e00300
 80153d8:	a3200008 	.word	0xa3200008

080153dc <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80153dc:	b480      	push	{r7}
 80153de:	b085      	sub	sp, #20
 80153e0:	af00      	add	r7, sp, #0
 80153e2:	6078      	str	r0, [r7, #4]
 80153e4:	460b      	mov	r3, r1
 80153e6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80153e8:	687b      	ldr	r3, [r7, #4]
 80153ea:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80153ec:	68fb      	ldr	r3, [r7, #12]
 80153ee:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80153f2:	681b      	ldr	r3, [r3, #0]
 80153f4:	68fa      	ldr	r2, [r7, #12]
 80153f6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80153fa:	f023 0303 	bic.w	r3, r3, #3
 80153fe:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8015400:	68fb      	ldr	r3, [r7, #12]
 8015402:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8015406:	681a      	ldr	r2, [r3, #0]
 8015408:	78fb      	ldrb	r3, [r7, #3]
 801540a:	f003 0303 	and.w	r3, r3, #3
 801540e:	68f9      	ldr	r1, [r7, #12]
 8015410:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8015414:	4313      	orrs	r3, r2
 8015416:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8015418:	78fb      	ldrb	r3, [r7, #3]
 801541a:	2b01      	cmp	r3, #1
 801541c:	d107      	bne.n	801542e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 801541e:	68fb      	ldr	r3, [r7, #12]
 8015420:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8015424:	461a      	mov	r2, r3
 8015426:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 801542a:	6053      	str	r3, [r2, #4]
 801542c:	e00c      	b.n	8015448 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 801542e:	78fb      	ldrb	r3, [r7, #3]
 8015430:	2b02      	cmp	r3, #2
 8015432:	d107      	bne.n	8015444 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8015434:	68fb      	ldr	r3, [r7, #12]
 8015436:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801543a:	461a      	mov	r2, r3
 801543c:	f241 7370 	movw	r3, #6000	@ 0x1770
 8015440:	6053      	str	r3, [r2, #4]
 8015442:	e001      	b.n	8015448 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8015444:	2301      	movs	r3, #1
 8015446:	e000      	b.n	801544a <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8015448:	2300      	movs	r3, #0
}
 801544a:	4618      	mov	r0, r3
 801544c:	3714      	adds	r7, #20
 801544e:	46bd      	mov	sp, r7
 8015450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015454:	4770      	bx	lr

08015456 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8015456:	b580      	push	{r7, lr}
 8015458:	b084      	sub	sp, #16
 801545a:	af00      	add	r7, sp, #0
 801545c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801545e:	687b      	ldr	r3, [r7, #4]
 8015460:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8015462:	2300      	movs	r3, #0
 8015464:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8015466:	68fb      	ldr	r3, [r7, #12]
 8015468:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 801546c:	681b      	ldr	r3, [r3, #0]
 801546e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8015470:	68bb      	ldr	r3, [r7, #8]
 8015472:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8015476:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8015478:	68bb      	ldr	r3, [r7, #8]
 801547a:	68fa      	ldr	r2, [r7, #12]
 801547c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8015480:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8015484:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8015486:	2064      	movs	r0, #100	@ 0x64
 8015488:	f7ef fb74 	bl	8004b74 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 801548c:	68bb      	ldr	r3, [r7, #8]
 801548e:	68fa      	ldr	r2, [r7, #12]
 8015490:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8015494:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8015498:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 801549a:	200a      	movs	r0, #10
 801549c:	f7ef fb6a 	bl	8004b74 <HAL_Delay>

  return HAL_OK;
 80154a0:	2300      	movs	r3, #0
}
 80154a2:	4618      	mov	r0, r3
 80154a4:	3710      	adds	r7, #16
 80154a6:	46bd      	mov	sp, r7
 80154a8:	bd80      	pop	{r7, pc}

080154aa <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80154aa:	b480      	push	{r7}
 80154ac:	b085      	sub	sp, #20
 80154ae:	af00      	add	r7, sp, #0
 80154b0:	6078      	str	r0, [r7, #4]
 80154b2:	460b      	mov	r3, r1
 80154b4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80154b6:	687b      	ldr	r3, [r7, #4]
 80154b8:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80154ba:	2300      	movs	r3, #0
 80154bc:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80154be:	68fb      	ldr	r3, [r7, #12]
 80154c0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80154c4:	681b      	ldr	r3, [r3, #0]
 80154c6:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80154c8:	68bb      	ldr	r3, [r7, #8]
 80154ca:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80154ce:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80154d0:	68bb      	ldr	r3, [r7, #8]
 80154d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80154d6:	2b00      	cmp	r3, #0
 80154d8:	d109      	bne.n	80154ee <USB_DriveVbus+0x44>
 80154da:	78fb      	ldrb	r3, [r7, #3]
 80154dc:	2b01      	cmp	r3, #1
 80154de:	d106      	bne.n	80154ee <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80154e0:	68bb      	ldr	r3, [r7, #8]
 80154e2:	68fa      	ldr	r2, [r7, #12]
 80154e4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80154e8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80154ec:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80154ee:	68bb      	ldr	r3, [r7, #8]
 80154f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80154f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80154f8:	d109      	bne.n	801550e <USB_DriveVbus+0x64>
 80154fa:	78fb      	ldrb	r3, [r7, #3]
 80154fc:	2b00      	cmp	r3, #0
 80154fe:	d106      	bne.n	801550e <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8015500:	68bb      	ldr	r3, [r7, #8]
 8015502:	68fa      	ldr	r2, [r7, #12]
 8015504:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8015508:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801550c:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 801550e:	2300      	movs	r3, #0
}
 8015510:	4618      	mov	r0, r3
 8015512:	3714      	adds	r7, #20
 8015514:	46bd      	mov	sp, r7
 8015516:	f85d 7b04 	ldr.w	r7, [sp], #4
 801551a:	4770      	bx	lr

0801551c <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 801551c:	b480      	push	{r7}
 801551e:	b085      	sub	sp, #20
 8015520:	af00      	add	r7, sp, #0
 8015522:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015524:	687b      	ldr	r3, [r7, #4]
 8015526:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8015528:	2300      	movs	r3, #0
 801552a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 801552c:	68fb      	ldr	r3, [r7, #12]
 801552e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8015532:	681b      	ldr	r3, [r3, #0]
 8015534:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8015536:	68bb      	ldr	r3, [r7, #8]
 8015538:	0c5b      	lsrs	r3, r3, #17
 801553a:	f003 0303 	and.w	r3, r3, #3
}
 801553e:	4618      	mov	r0, r3
 8015540:	3714      	adds	r7, #20
 8015542:	46bd      	mov	sp, r7
 8015544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015548:	4770      	bx	lr

0801554a <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 801554a:	b480      	push	{r7}
 801554c:	b085      	sub	sp, #20
 801554e:	af00      	add	r7, sp, #0
 8015550:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015552:	687b      	ldr	r3, [r7, #4]
 8015554:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8015556:	68fb      	ldr	r3, [r7, #12]
 8015558:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801555c:	689b      	ldr	r3, [r3, #8]
 801555e:	b29b      	uxth	r3, r3
}
 8015560:	4618      	mov	r0, r3
 8015562:	3714      	adds	r7, #20
 8015564:	46bd      	mov	sp, r7
 8015566:	f85d 7b04 	ldr.w	r7, [sp], #4
 801556a:	4770      	bx	lr

0801556c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 801556c:	b580      	push	{r7, lr}
 801556e:	b088      	sub	sp, #32
 8015570:	af00      	add	r7, sp, #0
 8015572:	6078      	str	r0, [r7, #4]
 8015574:	4608      	mov	r0, r1
 8015576:	4611      	mov	r1, r2
 8015578:	461a      	mov	r2, r3
 801557a:	4603      	mov	r3, r0
 801557c:	70fb      	strb	r3, [r7, #3]
 801557e:	460b      	mov	r3, r1
 8015580:	70bb      	strb	r3, [r7, #2]
 8015582:	4613      	mov	r3, r2
 8015584:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8015586:	2300      	movs	r3, #0
 8015588:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801558a:	687b      	ldr	r3, [r7, #4]
 801558c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 801558e:	78fb      	ldrb	r3, [r7, #3]
 8015590:	015a      	lsls	r2, r3, #5
 8015592:	693b      	ldr	r3, [r7, #16]
 8015594:	4413      	add	r3, r2
 8015596:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801559a:	461a      	mov	r2, r3
 801559c:	f04f 33ff 	mov.w	r3, #4294967295
 80155a0:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80155a2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80155a6:	2b03      	cmp	r3, #3
 80155a8:	d878      	bhi.n	801569c <USB_HC_Init+0x130>
 80155aa:	a201      	add	r2, pc, #4	@ (adr r2, 80155b0 <USB_HC_Init+0x44>)
 80155ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80155b0:	080155c1 	.word	0x080155c1
 80155b4:	0801565f 	.word	0x0801565f
 80155b8:	080155c1 	.word	0x080155c1
 80155bc:	08015621 	.word	0x08015621
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80155c0:	78fb      	ldrb	r3, [r7, #3]
 80155c2:	015a      	lsls	r2, r3, #5
 80155c4:	693b      	ldr	r3, [r7, #16]
 80155c6:	4413      	add	r3, r2
 80155c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80155cc:	461a      	mov	r2, r3
 80155ce:	f240 439d 	movw	r3, #1181	@ 0x49d
 80155d2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80155d4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80155d8:	2b00      	cmp	r3, #0
 80155da:	da10      	bge.n	80155fe <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80155dc:	78fb      	ldrb	r3, [r7, #3]
 80155de:	015a      	lsls	r2, r3, #5
 80155e0:	693b      	ldr	r3, [r7, #16]
 80155e2:	4413      	add	r3, r2
 80155e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80155e8:	68db      	ldr	r3, [r3, #12]
 80155ea:	78fa      	ldrb	r2, [r7, #3]
 80155ec:	0151      	lsls	r1, r2, #5
 80155ee:	693a      	ldr	r2, [r7, #16]
 80155f0:	440a      	add	r2, r1
 80155f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80155f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80155fa:	60d3      	str	r3, [r2, #12]
      else
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                               USB_OTG_HCINTMSK_ACKM;
      }
      break;
 80155fc:	e054      	b.n	80156a8 <USB_HC_Init+0x13c>
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80155fe:	78fb      	ldrb	r3, [r7, #3]
 8015600:	015a      	lsls	r2, r3, #5
 8015602:	693b      	ldr	r3, [r7, #16]
 8015604:	4413      	add	r3, r2
 8015606:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801560a:	68db      	ldr	r3, [r3, #12]
 801560c:	78fa      	ldrb	r2, [r7, #3]
 801560e:	0151      	lsls	r1, r2, #5
 8015610:	693a      	ldr	r2, [r7, #16]
 8015612:	440a      	add	r2, r1
 8015614:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015618:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 801561c:	60d3      	str	r3, [r2, #12]
      break;
 801561e:	e043      	b.n	80156a8 <USB_HC_Init+0x13c>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8015620:	78fb      	ldrb	r3, [r7, #3]
 8015622:	015a      	lsls	r2, r3, #5
 8015624:	693b      	ldr	r3, [r7, #16]
 8015626:	4413      	add	r3, r2
 8015628:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801562c:	461a      	mov	r2, r3
 801562e:	f240 639d 	movw	r3, #1693	@ 0x69d
 8015632:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8015634:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8015638:	2b00      	cmp	r3, #0
 801563a:	da32      	bge.n	80156a2 <USB_HC_Init+0x136>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 801563c:	78fb      	ldrb	r3, [r7, #3]
 801563e:	015a      	lsls	r2, r3, #5
 8015640:	693b      	ldr	r3, [r7, #16]
 8015642:	4413      	add	r3, r2
 8015644:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015648:	68db      	ldr	r3, [r3, #12]
 801564a:	78fa      	ldrb	r2, [r7, #3]
 801564c:	0151      	lsls	r1, r2, #5
 801564e:	693a      	ldr	r2, [r7, #16]
 8015650:	440a      	add	r2, r1
 8015652:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015656:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801565a:	60d3      	str	r3, [r2, #12]
      }

      break;
 801565c:	e021      	b.n	80156a2 <USB_HC_Init+0x136>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 801565e:	78fb      	ldrb	r3, [r7, #3]
 8015660:	015a      	lsls	r2, r3, #5
 8015662:	693b      	ldr	r3, [r7, #16]
 8015664:	4413      	add	r3, r2
 8015666:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801566a:	461a      	mov	r2, r3
 801566c:	f240 2325 	movw	r3, #549	@ 0x225
 8015670:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8015672:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8015676:	2b00      	cmp	r3, #0
 8015678:	da15      	bge.n	80156a6 <USB_HC_Init+0x13a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 801567a:	78fb      	ldrb	r3, [r7, #3]
 801567c:	015a      	lsls	r2, r3, #5
 801567e:	693b      	ldr	r3, [r7, #16]
 8015680:	4413      	add	r3, r2
 8015682:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015686:	68db      	ldr	r3, [r3, #12]
 8015688:	78fa      	ldrb	r2, [r7, #3]
 801568a:	0151      	lsls	r1, r2, #5
 801568c:	693a      	ldr	r2, [r7, #16]
 801568e:	440a      	add	r2, r1
 8015690:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015694:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8015698:	60d3      	str	r3, [r2, #12]
      }
      break;
 801569a:	e004      	b.n	80156a6 <USB_HC_Init+0x13a>

    default:
      ret = HAL_ERROR;
 801569c:	2301      	movs	r3, #1
 801569e:	77fb      	strb	r3, [r7, #31]
      break;
 80156a0:	e002      	b.n	80156a8 <USB_HC_Init+0x13c>
      break;
 80156a2:	bf00      	nop
 80156a4:	e000      	b.n	80156a8 <USB_HC_Init+0x13c>
      break;
 80156a6:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80156a8:	78fb      	ldrb	r3, [r7, #3]
 80156aa:	015a      	lsls	r2, r3, #5
 80156ac:	693b      	ldr	r3, [r7, #16]
 80156ae:	4413      	add	r3, r2
 80156b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80156b4:	461a      	mov	r2, r3
 80156b6:	2300      	movs	r3, #0
 80156b8:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80156ba:	78fb      	ldrb	r3, [r7, #3]
 80156bc:	015a      	lsls	r2, r3, #5
 80156be:	693b      	ldr	r3, [r7, #16]
 80156c0:	4413      	add	r3, r2
 80156c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80156c6:	68db      	ldr	r3, [r3, #12]
 80156c8:	78fa      	ldrb	r2, [r7, #3]
 80156ca:	0151      	lsls	r1, r2, #5
 80156cc:	693a      	ldr	r2, [r7, #16]
 80156ce:	440a      	add	r2, r1
 80156d0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80156d4:	f043 0302 	orr.w	r3, r3, #2
 80156d8:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80156da:	693b      	ldr	r3, [r7, #16]
 80156dc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80156e0:	699a      	ldr	r2, [r3, #24]
 80156e2:	78fb      	ldrb	r3, [r7, #3]
 80156e4:	f003 030f 	and.w	r3, r3, #15
 80156e8:	2101      	movs	r1, #1
 80156ea:	fa01 f303 	lsl.w	r3, r1, r3
 80156ee:	6939      	ldr	r1, [r7, #16]
 80156f0:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80156f4:	4313      	orrs	r3, r2
 80156f6:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80156f8:	687b      	ldr	r3, [r7, #4]
 80156fa:	699b      	ldr	r3, [r3, #24]
 80156fc:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8015700:	687b      	ldr	r3, [r7, #4]
 8015702:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8015704:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8015708:	2b00      	cmp	r3, #0
 801570a:	da03      	bge.n	8015714 <USB_HC_Init+0x1a8>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 801570c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8015710:	61bb      	str	r3, [r7, #24]
 8015712:	e001      	b.n	8015718 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharEpDir = 0U;
 8015714:	2300      	movs	r3, #0
 8015716:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8015718:	6878      	ldr	r0, [r7, #4]
 801571a:	f7ff feff 	bl	801551c <USB_GetHostSpeed>
 801571e:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8015720:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8015724:	2b02      	cmp	r3, #2
 8015726:	d106      	bne.n	8015736 <USB_HC_Init+0x1ca>
 8015728:	68fb      	ldr	r3, [r7, #12]
 801572a:	2b02      	cmp	r3, #2
 801572c:	d003      	beq.n	8015736 <USB_HC_Init+0x1ca>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 801572e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8015732:	617b      	str	r3, [r7, #20]
 8015734:	e001      	b.n	801573a <USB_HC_Init+0x1ce>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8015736:	2300      	movs	r3, #0
 8015738:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 801573a:	787b      	ldrb	r3, [r7, #1]
 801573c:	059b      	lsls	r3, r3, #22
 801573e:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8015742:	78bb      	ldrb	r3, [r7, #2]
 8015744:	02db      	lsls	r3, r3, #11
 8015746:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 801574a:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 801574c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8015750:	049b      	lsls	r3, r3, #18
 8015752:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8015756:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8015758:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801575a:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 801575e:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8015760:	69bb      	ldr	r3, [r7, #24]
 8015762:	431a      	orrs	r2, r3
 8015764:	697b      	ldr	r3, [r7, #20]
 8015766:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8015768:	78fa      	ldrb	r2, [r7, #3]
 801576a:	0151      	lsls	r1, r2, #5
 801576c:	693a      	ldr	r2, [r7, #16]
 801576e:	440a      	add	r2, r1
 8015770:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8015774:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8015778:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 801577a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801577e:	2b03      	cmp	r3, #3
 8015780:	d003      	beq.n	801578a <USB_HC_Init+0x21e>
 8015782:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8015786:	2b01      	cmp	r3, #1
 8015788:	d10f      	bne.n	80157aa <USB_HC_Init+0x23e>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 801578a:	78fb      	ldrb	r3, [r7, #3]
 801578c:	015a      	lsls	r2, r3, #5
 801578e:	693b      	ldr	r3, [r7, #16]
 8015790:	4413      	add	r3, r2
 8015792:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015796:	681b      	ldr	r3, [r3, #0]
 8015798:	78fa      	ldrb	r2, [r7, #3]
 801579a:	0151      	lsls	r1, r2, #5
 801579c:	693a      	ldr	r2, [r7, #16]
 801579e:	440a      	add	r2, r1
 80157a0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80157a4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80157a8:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80157aa:	7ffb      	ldrb	r3, [r7, #31]
}
 80157ac:	4618      	mov	r0, r3
 80157ae:	3720      	adds	r7, #32
 80157b0:	46bd      	mov	sp, r7
 80157b2:	bd80      	pop	{r7, pc}

080157b4 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80157b4:	b580      	push	{r7, lr}
 80157b6:	b08c      	sub	sp, #48	@ 0x30
 80157b8:	af02      	add	r7, sp, #8
 80157ba:	60f8      	str	r0, [r7, #12]
 80157bc:	60b9      	str	r1, [r7, #8]
 80157be:	4613      	mov	r3, r2
 80157c0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80157c2:	68fb      	ldr	r3, [r7, #12]
 80157c4:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80157c6:	68bb      	ldr	r3, [r7, #8]
 80157c8:	785b      	ldrb	r3, [r3, #1]
 80157ca:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 80157cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80157d0:	837b      	strh	r3, [r7, #26]

  /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
  if (dma == 1U)
 80157d2:	79fb      	ldrb	r3, [r7, #7]
 80157d4:	2b01      	cmp	r3, #1
 80157d6:	d118      	bne.n	801580a <USB_HC_StartXfer+0x56>
  {
    if ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK))
 80157d8:	68bb      	ldr	r3, [r7, #8]
 80157da:	7c9b      	ldrb	r3, [r3, #18]
 80157dc:	2b00      	cmp	r3, #0
 80157de:	d003      	beq.n	80157e8 <USB_HC_StartXfer+0x34>
 80157e0:	68bb      	ldr	r3, [r7, #8]
 80157e2:	7c9b      	ldrb	r3, [r3, #18]
 80157e4:	2b02      	cmp	r3, #2
 80157e6:	d120      	bne.n	801582a <USB_HC_StartXfer+0x76>
    {

      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 80157e8:	69fb      	ldr	r3, [r7, #28]
 80157ea:	015a      	lsls	r2, r3, #5
 80157ec:	6a3b      	ldr	r3, [r7, #32]
 80157ee:	4413      	add	r3, r2
 80157f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80157f4:	68db      	ldr	r3, [r3, #12]
 80157f6:	69fa      	ldr	r2, [r7, #28]
 80157f8:	0151      	lsls	r1, r2, #5
 80157fa:	6a3a      	ldr	r2, [r7, #32]
 80157fc:	440a      	add	r2, r1
 80157fe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015802:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8015806:	60d3      	str	r3, [r2, #12]
 8015808:	e00f      	b.n	801582a <USB_HC_StartXfer+0x76>
                                               USB_OTG_HCINTMSK_NAKM);
    }
  }
  else
  {
    if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 801580a:	68bb      	ldr	r3, [r7, #8]
 801580c:	791b      	ldrb	r3, [r3, #4]
 801580e:	2b00      	cmp	r3, #0
 8015810:	d10b      	bne.n	801582a <USB_HC_StartXfer+0x76>
 8015812:	68bb      	ldr	r3, [r7, #8]
 8015814:	795b      	ldrb	r3, [r3, #5]
 8015816:	2b01      	cmp	r3, #1
 8015818:	d107      	bne.n	801582a <USB_HC_StartXfer+0x76>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 801581a:	68bb      	ldr	r3, [r7, #8]
 801581c:	785b      	ldrb	r3, [r3, #1]
 801581e:	4619      	mov	r1, r3
 8015820:	68f8      	ldr	r0, [r7, #12]
 8015822:	f000 fb69 	bl	8015ef8 <USB_DoPing>
      return HAL_OK;
 8015826:	2300      	movs	r3, #0
 8015828:	e230      	b.n	8015c8c <USB_HC_StartXfer+0x4d8>
    }
  }

  if (hc->do_ssplit == 1U)
 801582a:	68bb      	ldr	r3, [r7, #8]
 801582c:	799b      	ldrb	r3, [r3, #6]
 801582e:	2b01      	cmp	r3, #1
 8015830:	d158      	bne.n	80158e4 <USB_HC_StartXfer+0x130>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8015832:	2301      	movs	r3, #1
 8015834:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8015836:	68bb      	ldr	r3, [r7, #8]
 8015838:	78db      	ldrb	r3, [r3, #3]
 801583a:	2b00      	cmp	r3, #0
 801583c:	d007      	beq.n	801584e <USB_HC_StartXfer+0x9a>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 801583e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8015840:	68ba      	ldr	r2, [r7, #8]
 8015842:	8a92      	ldrh	r2, [r2, #20]
 8015844:	fb03 f202 	mul.w	r2, r3, r2
 8015848:	68bb      	ldr	r3, [r7, #8]
 801584a:	61da      	str	r2, [r3, #28]
 801584c:	e079      	b.n	8015942 <USB_HC_StartXfer+0x18e>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 801584e:	68bb      	ldr	r3, [r7, #8]
 8015850:	7c9b      	ldrb	r3, [r3, #18]
 8015852:	2b01      	cmp	r3, #1
 8015854:	d130      	bne.n	80158b8 <USB_HC_StartXfer+0x104>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8015856:	68bb      	ldr	r3, [r7, #8]
 8015858:	6a1b      	ldr	r3, [r3, #32]
 801585a:	2bbc      	cmp	r3, #188	@ 0xbc
 801585c:	d918      	bls.n	8015890 <USB_HC_StartXfer+0xdc>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 801585e:	68bb      	ldr	r3, [r7, #8]
 8015860:	8a9b      	ldrh	r3, [r3, #20]
 8015862:	461a      	mov	r2, r3
 8015864:	68bb      	ldr	r3, [r7, #8]
 8015866:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8015868:	68bb      	ldr	r3, [r7, #8]
 801586a:	69da      	ldr	r2, [r3, #28]
 801586c:	68bb      	ldr	r3, [r7, #8]
 801586e:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8015870:	68bb      	ldr	r3, [r7, #8]
 8015872:	68db      	ldr	r3, [r3, #12]
 8015874:	2b01      	cmp	r3, #1
 8015876:	d003      	beq.n	8015880 <USB_HC_StartXfer+0xcc>
 8015878:	68bb      	ldr	r3, [r7, #8]
 801587a:	68db      	ldr	r3, [r3, #12]
 801587c:	2b02      	cmp	r3, #2
 801587e:	d103      	bne.n	8015888 <USB_HC_StartXfer+0xd4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8015880:	68bb      	ldr	r3, [r7, #8]
 8015882:	2202      	movs	r2, #2
 8015884:	60da      	str	r2, [r3, #12]
 8015886:	e05c      	b.n	8015942 <USB_HC_StartXfer+0x18e>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8015888:	68bb      	ldr	r3, [r7, #8]
 801588a:	2201      	movs	r2, #1
 801588c:	60da      	str	r2, [r3, #12]
 801588e:	e058      	b.n	8015942 <USB_HC_StartXfer+0x18e>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8015890:	68bb      	ldr	r3, [r7, #8]
 8015892:	6a1a      	ldr	r2, [r3, #32]
 8015894:	68bb      	ldr	r3, [r7, #8]
 8015896:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8015898:	68bb      	ldr	r3, [r7, #8]
 801589a:	68db      	ldr	r3, [r3, #12]
 801589c:	2b01      	cmp	r3, #1
 801589e:	d007      	beq.n	80158b0 <USB_HC_StartXfer+0xfc>
 80158a0:	68bb      	ldr	r3, [r7, #8]
 80158a2:	68db      	ldr	r3, [r3, #12]
 80158a4:	2b02      	cmp	r3, #2
 80158a6:	d003      	beq.n	80158b0 <USB_HC_StartXfer+0xfc>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 80158a8:	68bb      	ldr	r3, [r7, #8]
 80158aa:	2204      	movs	r2, #4
 80158ac:	60da      	str	r2, [r3, #12]
 80158ae:	e048      	b.n	8015942 <USB_HC_StartXfer+0x18e>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 80158b0:	68bb      	ldr	r3, [r7, #8]
 80158b2:	2203      	movs	r2, #3
 80158b4:	60da      	str	r2, [r3, #12]
 80158b6:	e044      	b.n	8015942 <USB_HC_StartXfer+0x18e>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 80158b8:	79fb      	ldrb	r3, [r7, #7]
 80158ba:	2b01      	cmp	r3, #1
 80158bc:	d10d      	bne.n	80158da <USB_HC_StartXfer+0x126>
 80158be:	68bb      	ldr	r3, [r7, #8]
 80158c0:	6a1b      	ldr	r3, [r3, #32]
 80158c2:	68ba      	ldr	r2, [r7, #8]
 80158c4:	8a92      	ldrh	r2, [r2, #20]
 80158c6:	4293      	cmp	r3, r2
 80158c8:	d907      	bls.n	80158da <USB_HC_StartXfer+0x126>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80158ca:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80158cc:	68ba      	ldr	r2, [r7, #8]
 80158ce:	8a92      	ldrh	r2, [r2, #20]
 80158d0:	fb03 f202 	mul.w	r2, r3, r2
 80158d4:	68bb      	ldr	r3, [r7, #8]
 80158d6:	61da      	str	r2, [r3, #28]
 80158d8:	e033      	b.n	8015942 <USB_HC_StartXfer+0x18e>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80158da:	68bb      	ldr	r3, [r7, #8]
 80158dc:	6a1a      	ldr	r2, [r3, #32]
 80158de:	68bb      	ldr	r3, [r7, #8]
 80158e0:	61da      	str	r2, [r3, #28]
 80158e2:	e02e      	b.n	8015942 <USB_HC_StartXfer+0x18e>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 80158e4:	68bb      	ldr	r3, [r7, #8]
 80158e6:	6a1b      	ldr	r3, [r3, #32]
 80158e8:	2b00      	cmp	r3, #0
 80158ea:	d018      	beq.n	801591e <USB_HC_StartXfer+0x16a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80158ec:	68bb      	ldr	r3, [r7, #8]
 80158ee:	6a1b      	ldr	r3, [r3, #32]
 80158f0:	68ba      	ldr	r2, [r7, #8]
 80158f2:	8a92      	ldrh	r2, [r2, #20]
 80158f4:	4413      	add	r3, r2
 80158f6:	3b01      	subs	r3, #1
 80158f8:	68ba      	ldr	r2, [r7, #8]
 80158fa:	8a92      	ldrh	r2, [r2, #20]
 80158fc:	fbb3 f3f2 	udiv	r3, r3, r2
 8015900:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8015902:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8015904:	8b7b      	ldrh	r3, [r7, #26]
 8015906:	429a      	cmp	r2, r3
 8015908:	d90b      	bls.n	8015922 <USB_HC_StartXfer+0x16e>
      {
        num_packets = max_hc_pkt_count;
 801590a:	8b7b      	ldrh	r3, [r7, #26]
 801590c:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 801590e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8015910:	68ba      	ldr	r2, [r7, #8]
 8015912:	8a92      	ldrh	r2, [r2, #20]
 8015914:	fb03 f202 	mul.w	r2, r3, r2
 8015918:	68bb      	ldr	r3, [r7, #8]
 801591a:	61da      	str	r2, [r3, #28]
 801591c:	e001      	b.n	8015922 <USB_HC_StartXfer+0x16e>
      }
    }
    else
    {
      num_packets = 1U;
 801591e:	2301      	movs	r3, #1
 8015920:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8015922:	68bb      	ldr	r3, [r7, #8]
 8015924:	78db      	ldrb	r3, [r3, #3]
 8015926:	2b00      	cmp	r3, #0
 8015928:	d007      	beq.n	801593a <USB_HC_StartXfer+0x186>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 801592a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801592c:	68ba      	ldr	r2, [r7, #8]
 801592e:	8a92      	ldrh	r2, [r2, #20]
 8015930:	fb03 f202 	mul.w	r2, r3, r2
 8015934:	68bb      	ldr	r3, [r7, #8]
 8015936:	61da      	str	r2, [r3, #28]
 8015938:	e003      	b.n	8015942 <USB_HC_StartXfer+0x18e>
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 801593a:	68bb      	ldr	r3, [r7, #8]
 801593c:	6a1a      	ldr	r2, [r3, #32]
 801593e:	68bb      	ldr	r3, [r7, #8]
 8015940:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8015942:	68bb      	ldr	r3, [r7, #8]
 8015944:	69db      	ldr	r3, [r3, #28]
 8015946:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 801594a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801594c:	04d9      	lsls	r1, r3, #19
 801594e:	4ba4      	ldr	r3, [pc, #656]	@ (8015be0 <USB_HC_StartXfer+0x42c>)
 8015950:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8015952:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8015954:	68bb      	ldr	r3, [r7, #8]
 8015956:	7d9b      	ldrb	r3, [r3, #22]
 8015958:	075b      	lsls	r3, r3, #29
 801595a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 801595e:	69f9      	ldr	r1, [r7, #28]
 8015960:	0148      	lsls	r0, r1, #5
 8015962:	6a39      	ldr	r1, [r7, #32]
 8015964:	4401      	add	r1, r0
 8015966:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 801596a:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 801596c:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 801596e:	79fb      	ldrb	r3, [r7, #7]
 8015970:	2b00      	cmp	r3, #0
 8015972:	d009      	beq.n	8015988 <USB_HC_StartXfer+0x1d4>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8015974:	68bb      	ldr	r3, [r7, #8]
 8015976:	6999      	ldr	r1, [r3, #24]
 8015978:	69fb      	ldr	r3, [r7, #28]
 801597a:	015a      	lsls	r2, r3, #5
 801597c:	6a3b      	ldr	r3, [r7, #32]
 801597e:	4413      	add	r3, r2
 8015980:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015984:	460a      	mov	r2, r1
 8015986:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8015988:	6a3b      	ldr	r3, [r7, #32]
 801598a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801598e:	689b      	ldr	r3, [r3, #8]
 8015990:	f003 0301 	and.w	r3, r3, #1
 8015994:	2b00      	cmp	r3, #0
 8015996:	bf0c      	ite	eq
 8015998:	2301      	moveq	r3, #1
 801599a:	2300      	movne	r3, #0
 801599c:	b2db      	uxtb	r3, r3
 801599e:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80159a0:	69fb      	ldr	r3, [r7, #28]
 80159a2:	015a      	lsls	r2, r3, #5
 80159a4:	6a3b      	ldr	r3, [r7, #32]
 80159a6:	4413      	add	r3, r2
 80159a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80159ac:	681b      	ldr	r3, [r3, #0]
 80159ae:	69fa      	ldr	r2, [r7, #28]
 80159b0:	0151      	lsls	r1, r2, #5
 80159b2:	6a3a      	ldr	r2, [r7, #32]
 80159b4:	440a      	add	r2, r1
 80159b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80159ba:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80159be:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80159c0:	69fb      	ldr	r3, [r7, #28]
 80159c2:	015a      	lsls	r2, r3, #5
 80159c4:	6a3b      	ldr	r3, [r7, #32]
 80159c6:	4413      	add	r3, r2
 80159c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80159cc:	681a      	ldr	r2, [r3, #0]
 80159ce:	7e7b      	ldrb	r3, [r7, #25]
 80159d0:	075b      	lsls	r3, r3, #29
 80159d2:	69f9      	ldr	r1, [r7, #28]
 80159d4:	0148      	lsls	r0, r1, #5
 80159d6:	6a39      	ldr	r1, [r7, #32]
 80159d8:	4401      	add	r1, r0
 80159da:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 80159de:	4313      	orrs	r3, r2
 80159e0:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 80159e2:	68bb      	ldr	r3, [r7, #8]
 80159e4:	799b      	ldrb	r3, [r3, #6]
 80159e6:	2b01      	cmp	r3, #1
 80159e8:	f040 80c4 	bne.w	8015b74 <USB_HC_StartXfer+0x3c0>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80159ec:	68bb      	ldr	r3, [r7, #8]
 80159ee:	7c5b      	ldrb	r3, [r3, #17]
 80159f0:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 80159f2:	68ba      	ldr	r2, [r7, #8]
 80159f4:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80159f6:	4313      	orrs	r3, r2
 80159f8:	69fa      	ldr	r2, [r7, #28]
 80159fa:	0151      	lsls	r1, r2, #5
 80159fc:	6a3a      	ldr	r2, [r7, #32]
 80159fe:	440a      	add	r2, r1
 8015a00:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8015a04:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8015a08:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8015a0a:	69fb      	ldr	r3, [r7, #28]
 8015a0c:	015a      	lsls	r2, r3, #5
 8015a0e:	6a3b      	ldr	r3, [r7, #32]
 8015a10:	4413      	add	r3, r2
 8015a12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015a16:	68db      	ldr	r3, [r3, #12]
 8015a18:	69fa      	ldr	r2, [r7, #28]
 8015a1a:	0151      	lsls	r1, r2, #5
 8015a1c:	6a3a      	ldr	r2, [r7, #32]
 8015a1e:	440a      	add	r2, r1
 8015a20:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015a24:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8015a28:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8015a2a:	68bb      	ldr	r3, [r7, #8]
 8015a2c:	79db      	ldrb	r3, [r3, #7]
 8015a2e:	2b01      	cmp	r3, #1
 8015a30:	d123      	bne.n	8015a7a <USB_HC_StartXfer+0x2c6>
 8015a32:	68bb      	ldr	r3, [r7, #8]
 8015a34:	78db      	ldrb	r3, [r3, #3]
 8015a36:	2b00      	cmp	r3, #0
 8015a38:	d11f      	bne.n	8015a7a <USB_HC_StartXfer+0x2c6>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8015a3a:	69fb      	ldr	r3, [r7, #28]
 8015a3c:	015a      	lsls	r2, r3, #5
 8015a3e:	6a3b      	ldr	r3, [r7, #32]
 8015a40:	4413      	add	r3, r2
 8015a42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015a46:	685b      	ldr	r3, [r3, #4]
 8015a48:	69fa      	ldr	r2, [r7, #28]
 8015a4a:	0151      	lsls	r1, r2, #5
 8015a4c:	6a3a      	ldr	r2, [r7, #32]
 8015a4e:	440a      	add	r2, r1
 8015a50:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015a54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8015a58:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8015a5a:	69fb      	ldr	r3, [r7, #28]
 8015a5c:	015a      	lsls	r2, r3, #5
 8015a5e:	6a3b      	ldr	r3, [r7, #32]
 8015a60:	4413      	add	r3, r2
 8015a62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015a66:	68db      	ldr	r3, [r3, #12]
 8015a68:	69fa      	ldr	r2, [r7, #28]
 8015a6a:	0151      	lsls	r1, r2, #5
 8015a6c:	6a3a      	ldr	r2, [r7, #32]
 8015a6e:	440a      	add	r2, r1
 8015a70:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015a74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015a78:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8015a7a:	68bb      	ldr	r3, [r7, #8]
 8015a7c:	7c9b      	ldrb	r3, [r3, #18]
 8015a7e:	2b01      	cmp	r3, #1
 8015a80:	d003      	beq.n	8015a8a <USB_HC_StartXfer+0x2d6>
 8015a82:	68bb      	ldr	r3, [r7, #8]
 8015a84:	7c9b      	ldrb	r3, [r3, #18]
 8015a86:	2b03      	cmp	r3, #3
 8015a88:	d117      	bne.n	8015aba <USB_HC_StartXfer+0x306>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8015a8a:	68bb      	ldr	r3, [r7, #8]
 8015a8c:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8015a8e:	2b01      	cmp	r3, #1
 8015a90:	d113      	bne.n	8015aba <USB_HC_StartXfer+0x306>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8015a92:	68bb      	ldr	r3, [r7, #8]
 8015a94:	78db      	ldrb	r3, [r3, #3]
 8015a96:	2b01      	cmp	r3, #1
 8015a98:	d10f      	bne.n	8015aba <USB_HC_StartXfer+0x306>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8015a9a:	69fb      	ldr	r3, [r7, #28]
 8015a9c:	015a      	lsls	r2, r3, #5
 8015a9e:	6a3b      	ldr	r3, [r7, #32]
 8015aa0:	4413      	add	r3, r2
 8015aa2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015aa6:	685b      	ldr	r3, [r3, #4]
 8015aa8:	69fa      	ldr	r2, [r7, #28]
 8015aaa:	0151      	lsls	r1, r2, #5
 8015aac:	6a3a      	ldr	r2, [r7, #32]
 8015aae:	440a      	add	r2, r1
 8015ab0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015ab4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8015ab8:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8015aba:	68bb      	ldr	r3, [r7, #8]
 8015abc:	7c9b      	ldrb	r3, [r3, #18]
 8015abe:	2b01      	cmp	r3, #1
 8015ac0:	d163      	bne.n	8015b8a <USB_HC_StartXfer+0x3d6>
 8015ac2:	68bb      	ldr	r3, [r7, #8]
 8015ac4:	78db      	ldrb	r3, [r3, #3]
 8015ac6:	2b00      	cmp	r3, #0
 8015ac8:	d15f      	bne.n	8015b8a <USB_HC_StartXfer+0x3d6>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8015aca:	68bb      	ldr	r3, [r7, #8]
 8015acc:	68db      	ldr	r3, [r3, #12]
 8015ace:	3b01      	subs	r3, #1
 8015ad0:	2b03      	cmp	r3, #3
 8015ad2:	d859      	bhi.n	8015b88 <USB_HC_StartXfer+0x3d4>
 8015ad4:	a201      	add	r2, pc, #4	@ (adr r2, 8015adc <USB_HC_StartXfer+0x328>)
 8015ad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015ada:	bf00      	nop
 8015adc:	08015aed 	.word	0x08015aed
 8015ae0:	08015b0f 	.word	0x08015b0f
 8015ae4:	08015b31 	.word	0x08015b31
 8015ae8:	08015b53 	.word	0x08015b53
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8015aec:	69fb      	ldr	r3, [r7, #28]
 8015aee:	015a      	lsls	r2, r3, #5
 8015af0:	6a3b      	ldr	r3, [r7, #32]
 8015af2:	4413      	add	r3, r2
 8015af4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015af8:	685b      	ldr	r3, [r3, #4]
 8015afa:	69fa      	ldr	r2, [r7, #28]
 8015afc:	0151      	lsls	r1, r2, #5
 8015afe:	6a3a      	ldr	r2, [r7, #32]
 8015b00:	440a      	add	r2, r1
 8015b02:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015b06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8015b0a:	6053      	str	r3, [r2, #4]
          break;
 8015b0c:	e03d      	b.n	8015b8a <USB_HC_StartXfer+0x3d6>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8015b0e:	69fb      	ldr	r3, [r7, #28]
 8015b10:	015a      	lsls	r2, r3, #5
 8015b12:	6a3b      	ldr	r3, [r7, #32]
 8015b14:	4413      	add	r3, r2
 8015b16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015b1a:	685b      	ldr	r3, [r3, #4]
 8015b1c:	69fa      	ldr	r2, [r7, #28]
 8015b1e:	0151      	lsls	r1, r2, #5
 8015b20:	6a3a      	ldr	r2, [r7, #32]
 8015b22:	440a      	add	r2, r1
 8015b24:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015b28:	f043 030e 	orr.w	r3, r3, #14
 8015b2c:	6053      	str	r3, [r2, #4]
          break;
 8015b2e:	e02c      	b.n	8015b8a <USB_HC_StartXfer+0x3d6>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8015b30:	69fb      	ldr	r3, [r7, #28]
 8015b32:	015a      	lsls	r2, r3, #5
 8015b34:	6a3b      	ldr	r3, [r7, #32]
 8015b36:	4413      	add	r3, r2
 8015b38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015b3c:	685b      	ldr	r3, [r3, #4]
 8015b3e:	69fa      	ldr	r2, [r7, #28]
 8015b40:	0151      	lsls	r1, r2, #5
 8015b42:	6a3a      	ldr	r2, [r7, #32]
 8015b44:	440a      	add	r2, r1
 8015b46:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015b4a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8015b4e:	6053      	str	r3, [r2, #4]
          break;
 8015b50:	e01b      	b.n	8015b8a <USB_HC_StartXfer+0x3d6>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8015b52:	69fb      	ldr	r3, [r7, #28]
 8015b54:	015a      	lsls	r2, r3, #5
 8015b56:	6a3b      	ldr	r3, [r7, #32]
 8015b58:	4413      	add	r3, r2
 8015b5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015b5e:	685b      	ldr	r3, [r3, #4]
 8015b60:	69fa      	ldr	r2, [r7, #28]
 8015b62:	0151      	lsls	r1, r2, #5
 8015b64:	6a3a      	ldr	r2, [r7, #32]
 8015b66:	440a      	add	r2, r1
 8015b68:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015b6c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8015b70:	6053      	str	r3, [r2, #4]
          break;
 8015b72:	e00a      	b.n	8015b8a <USB_HC_StartXfer+0x3d6>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8015b74:	69fb      	ldr	r3, [r7, #28]
 8015b76:	015a      	lsls	r2, r3, #5
 8015b78:	6a3b      	ldr	r3, [r7, #32]
 8015b7a:	4413      	add	r3, r2
 8015b7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015b80:	461a      	mov	r2, r3
 8015b82:	2300      	movs	r3, #0
 8015b84:	6053      	str	r3, [r2, #4]
 8015b86:	e000      	b.n	8015b8a <USB_HC_StartXfer+0x3d6>
          break;
 8015b88:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8015b8a:	69fb      	ldr	r3, [r7, #28]
 8015b8c:	015a      	lsls	r2, r3, #5
 8015b8e:	6a3b      	ldr	r3, [r7, #32]
 8015b90:	4413      	add	r3, r2
 8015b92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015b96:	681b      	ldr	r3, [r3, #0]
 8015b98:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8015b9a:	693b      	ldr	r3, [r7, #16]
 8015b9c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8015ba0:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8015ba2:	68bb      	ldr	r3, [r7, #8]
 8015ba4:	78db      	ldrb	r3, [r3, #3]
 8015ba6:	2b00      	cmp	r3, #0
 8015ba8:	d004      	beq.n	8015bb4 <USB_HC_StartXfer+0x400>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8015baa:	693b      	ldr	r3, [r7, #16]
 8015bac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8015bb0:	613b      	str	r3, [r7, #16]
 8015bb2:	e003      	b.n	8015bbc <USB_HC_StartXfer+0x408>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8015bb4:	693b      	ldr	r3, [r7, #16]
 8015bb6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8015bba:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8015bbc:	693b      	ldr	r3, [r7, #16]
 8015bbe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015bc2:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8015bc4:	69fb      	ldr	r3, [r7, #28]
 8015bc6:	015a      	lsls	r2, r3, #5
 8015bc8:	6a3b      	ldr	r3, [r7, #32]
 8015bca:	4413      	add	r3, r2
 8015bcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015bd0:	461a      	mov	r2, r3
 8015bd2:	693b      	ldr	r3, [r7, #16]
 8015bd4:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8015bd6:	79fb      	ldrb	r3, [r7, #7]
 8015bd8:	2b00      	cmp	r3, #0
 8015bda:	d003      	beq.n	8015be4 <USB_HC_StartXfer+0x430>
  {
    return HAL_OK;
 8015bdc:	2300      	movs	r3, #0
 8015bde:	e055      	b.n	8015c8c <USB_HC_StartXfer+0x4d8>
 8015be0:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8015be4:	68bb      	ldr	r3, [r7, #8]
 8015be6:	78db      	ldrb	r3, [r3, #3]
 8015be8:	2b00      	cmp	r3, #0
 8015bea:	d14e      	bne.n	8015c8a <USB_HC_StartXfer+0x4d6>
 8015bec:	68bb      	ldr	r3, [r7, #8]
 8015bee:	6a1b      	ldr	r3, [r3, #32]
 8015bf0:	2b00      	cmp	r3, #0
 8015bf2:	d04a      	beq.n	8015c8a <USB_HC_StartXfer+0x4d6>
 8015bf4:	68bb      	ldr	r3, [r7, #8]
 8015bf6:	79db      	ldrb	r3, [r3, #7]
 8015bf8:	2b00      	cmp	r3, #0
 8015bfa:	d146      	bne.n	8015c8a <USB_HC_StartXfer+0x4d6>
  {
    switch (hc->ep_type)
 8015bfc:	68bb      	ldr	r3, [r7, #8]
 8015bfe:	7c9b      	ldrb	r3, [r3, #18]
 8015c00:	2b03      	cmp	r3, #3
 8015c02:	d831      	bhi.n	8015c68 <USB_HC_StartXfer+0x4b4>
 8015c04:	a201      	add	r2, pc, #4	@ (adr r2, 8015c0c <USB_HC_StartXfer+0x458>)
 8015c06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015c0a:	bf00      	nop
 8015c0c:	08015c1d 	.word	0x08015c1d
 8015c10:	08015c41 	.word	0x08015c41
 8015c14:	08015c1d 	.word	0x08015c1d
 8015c18:	08015c41 	.word	0x08015c41
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8015c1c:	68bb      	ldr	r3, [r7, #8]
 8015c1e:	6a1b      	ldr	r3, [r3, #32]
 8015c20:	3303      	adds	r3, #3
 8015c22:	089b      	lsrs	r3, r3, #2
 8015c24:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8015c26:	8afa      	ldrh	r2, [r7, #22]
 8015c28:	68fb      	ldr	r3, [r7, #12]
 8015c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015c2c:	b29b      	uxth	r3, r3
 8015c2e:	429a      	cmp	r2, r3
 8015c30:	d91c      	bls.n	8015c6c <USB_HC_StartXfer+0x4b8>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8015c32:	68fb      	ldr	r3, [r7, #12]
 8015c34:	699b      	ldr	r3, [r3, #24]
 8015c36:	f043 0220 	orr.w	r2, r3, #32
 8015c3a:	68fb      	ldr	r3, [r7, #12]
 8015c3c:	619a      	str	r2, [r3, #24]
        }
        break;
 8015c3e:	e015      	b.n	8015c6c <USB_HC_StartXfer+0x4b8>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8015c40:	68bb      	ldr	r3, [r7, #8]
 8015c42:	6a1b      	ldr	r3, [r3, #32]
 8015c44:	3303      	adds	r3, #3
 8015c46:	089b      	lsrs	r3, r3, #2
 8015c48:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8015c4a:	8afa      	ldrh	r2, [r7, #22]
 8015c4c:	6a3b      	ldr	r3, [r7, #32]
 8015c4e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8015c52:	691b      	ldr	r3, [r3, #16]
 8015c54:	b29b      	uxth	r3, r3
 8015c56:	429a      	cmp	r2, r3
 8015c58:	d90a      	bls.n	8015c70 <USB_HC_StartXfer+0x4bc>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8015c5a:	68fb      	ldr	r3, [r7, #12]
 8015c5c:	699b      	ldr	r3, [r3, #24]
 8015c5e:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8015c62:	68fb      	ldr	r3, [r7, #12]
 8015c64:	619a      	str	r2, [r3, #24]
        }
        break;
 8015c66:	e003      	b.n	8015c70 <USB_HC_StartXfer+0x4bc>

      default:
        break;
 8015c68:	bf00      	nop
 8015c6a:	e002      	b.n	8015c72 <USB_HC_StartXfer+0x4be>
        break;
 8015c6c:	bf00      	nop
 8015c6e:	e000      	b.n	8015c72 <USB_HC_StartXfer+0x4be>
        break;
 8015c70:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8015c72:	68bb      	ldr	r3, [r7, #8]
 8015c74:	6999      	ldr	r1, [r3, #24]
 8015c76:	68bb      	ldr	r3, [r7, #8]
 8015c78:	785a      	ldrb	r2, [r3, #1]
 8015c7a:	68bb      	ldr	r3, [r7, #8]
 8015c7c:	6a1b      	ldr	r3, [r3, #32]
 8015c7e:	b29b      	uxth	r3, r3
 8015c80:	2000      	movs	r0, #0
 8015c82:	9000      	str	r0, [sp, #0]
 8015c84:	68f8      	ldr	r0, [r7, #12]
 8015c86:	f7fe ffb7 	bl	8014bf8 <USB_WritePacket>
  }

  return HAL_OK;
 8015c8a:	2300      	movs	r3, #0
}
 8015c8c:	4618      	mov	r0, r3
 8015c8e:	3728      	adds	r7, #40	@ 0x28
 8015c90:	46bd      	mov	sp, r7
 8015c92:	bd80      	pop	{r7, pc}

08015c94 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8015c94:	b480      	push	{r7}
 8015c96:	b085      	sub	sp, #20
 8015c98:	af00      	add	r7, sp, #0
 8015c9a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015c9c:	687b      	ldr	r3, [r7, #4]
 8015c9e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8015ca0:	68fb      	ldr	r3, [r7, #12]
 8015ca2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8015ca6:	695b      	ldr	r3, [r3, #20]
 8015ca8:	b29b      	uxth	r3, r3
}
 8015caa:	4618      	mov	r0, r3
 8015cac:	3714      	adds	r7, #20
 8015cae:	46bd      	mov	sp, r7
 8015cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015cb4:	4770      	bx	lr

08015cb6 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8015cb6:	b480      	push	{r7}
 8015cb8:	b089      	sub	sp, #36	@ 0x24
 8015cba:	af00      	add	r7, sp, #0
 8015cbc:	6078      	str	r0, [r7, #4]
 8015cbe:	460b      	mov	r3, r1
 8015cc0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015cc2:	687b      	ldr	r3, [r7, #4]
 8015cc4:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8015cc6:	78fb      	ldrb	r3, [r7, #3]
 8015cc8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8015cca:	2300      	movs	r3, #0
 8015ccc:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8015cce:	69bb      	ldr	r3, [r7, #24]
 8015cd0:	015a      	lsls	r2, r3, #5
 8015cd2:	69fb      	ldr	r3, [r7, #28]
 8015cd4:	4413      	add	r3, r2
 8015cd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015cda:	681b      	ldr	r3, [r3, #0]
 8015cdc:	0c9b      	lsrs	r3, r3, #18
 8015cde:	f003 0303 	and.w	r3, r3, #3
 8015ce2:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8015ce4:	69bb      	ldr	r3, [r7, #24]
 8015ce6:	015a      	lsls	r2, r3, #5
 8015ce8:	69fb      	ldr	r3, [r7, #28]
 8015cea:	4413      	add	r3, r2
 8015cec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015cf0:	681b      	ldr	r3, [r3, #0]
 8015cf2:	0fdb      	lsrs	r3, r3, #31
 8015cf4:	f003 0301 	and.w	r3, r3, #1
 8015cf8:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8015cfa:	69bb      	ldr	r3, [r7, #24]
 8015cfc:	015a      	lsls	r2, r3, #5
 8015cfe:	69fb      	ldr	r3, [r7, #28]
 8015d00:	4413      	add	r3, r2
 8015d02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015d06:	685b      	ldr	r3, [r3, #4]
 8015d08:	0fdb      	lsrs	r3, r3, #31
 8015d0a:	f003 0301 	and.w	r3, r3, #1
 8015d0e:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8015d10:	687b      	ldr	r3, [r7, #4]
 8015d12:	689b      	ldr	r3, [r3, #8]
 8015d14:	f003 0320 	and.w	r3, r3, #32
 8015d18:	2b20      	cmp	r3, #32
 8015d1a:	d10d      	bne.n	8015d38 <USB_HC_Halt+0x82>
 8015d1c:	68fb      	ldr	r3, [r7, #12]
 8015d1e:	2b00      	cmp	r3, #0
 8015d20:	d10a      	bne.n	8015d38 <USB_HC_Halt+0x82>
 8015d22:	693b      	ldr	r3, [r7, #16]
 8015d24:	2b00      	cmp	r3, #0
 8015d26:	d005      	beq.n	8015d34 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8015d28:	697b      	ldr	r3, [r7, #20]
 8015d2a:	2b01      	cmp	r3, #1
 8015d2c:	d002      	beq.n	8015d34 <USB_HC_Halt+0x7e>
 8015d2e:	697b      	ldr	r3, [r7, #20]
 8015d30:	2b03      	cmp	r3, #3
 8015d32:	d101      	bne.n	8015d38 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8015d34:	2300      	movs	r3, #0
 8015d36:	e0d8      	b.n	8015eea <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8015d38:	697b      	ldr	r3, [r7, #20]
 8015d3a:	2b00      	cmp	r3, #0
 8015d3c:	d002      	beq.n	8015d44 <USB_HC_Halt+0x8e>
 8015d3e:	697b      	ldr	r3, [r7, #20]
 8015d40:	2b02      	cmp	r3, #2
 8015d42:	d173      	bne.n	8015e2c <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8015d44:	69bb      	ldr	r3, [r7, #24]
 8015d46:	015a      	lsls	r2, r3, #5
 8015d48:	69fb      	ldr	r3, [r7, #28]
 8015d4a:	4413      	add	r3, r2
 8015d4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015d50:	681b      	ldr	r3, [r3, #0]
 8015d52:	69ba      	ldr	r2, [r7, #24]
 8015d54:	0151      	lsls	r1, r2, #5
 8015d56:	69fa      	ldr	r2, [r7, #28]
 8015d58:	440a      	add	r2, r1
 8015d5a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015d5e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015d62:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8015d64:	687b      	ldr	r3, [r7, #4]
 8015d66:	689b      	ldr	r3, [r3, #8]
 8015d68:	f003 0320 	and.w	r3, r3, #32
 8015d6c:	2b00      	cmp	r3, #0
 8015d6e:	d14a      	bne.n	8015e06 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8015d70:	687b      	ldr	r3, [r7, #4]
 8015d72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015d74:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8015d78:	2b00      	cmp	r3, #0
 8015d7a:	d133      	bne.n	8015de4 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8015d7c:	69bb      	ldr	r3, [r7, #24]
 8015d7e:	015a      	lsls	r2, r3, #5
 8015d80:	69fb      	ldr	r3, [r7, #28]
 8015d82:	4413      	add	r3, r2
 8015d84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015d88:	681b      	ldr	r3, [r3, #0]
 8015d8a:	69ba      	ldr	r2, [r7, #24]
 8015d8c:	0151      	lsls	r1, r2, #5
 8015d8e:	69fa      	ldr	r2, [r7, #28]
 8015d90:	440a      	add	r2, r1
 8015d92:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015d96:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015d9a:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8015d9c:	69bb      	ldr	r3, [r7, #24]
 8015d9e:	015a      	lsls	r2, r3, #5
 8015da0:	69fb      	ldr	r3, [r7, #28]
 8015da2:	4413      	add	r3, r2
 8015da4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015da8:	681b      	ldr	r3, [r3, #0]
 8015daa:	69ba      	ldr	r2, [r7, #24]
 8015dac:	0151      	lsls	r1, r2, #5
 8015dae:	69fa      	ldr	r2, [r7, #28]
 8015db0:	440a      	add	r2, r1
 8015db2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015db6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015dba:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8015dbc:	68bb      	ldr	r3, [r7, #8]
 8015dbe:	3301      	adds	r3, #1
 8015dc0:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8015dc2:	68bb      	ldr	r3, [r7, #8]
 8015dc4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8015dc8:	d82e      	bhi.n	8015e28 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8015dca:	69bb      	ldr	r3, [r7, #24]
 8015dcc:	015a      	lsls	r2, r3, #5
 8015dce:	69fb      	ldr	r3, [r7, #28]
 8015dd0:	4413      	add	r3, r2
 8015dd2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015dd6:	681b      	ldr	r3, [r3, #0]
 8015dd8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015ddc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015de0:	d0ec      	beq.n	8015dbc <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8015de2:	e081      	b.n	8015ee8 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8015de4:	69bb      	ldr	r3, [r7, #24]
 8015de6:	015a      	lsls	r2, r3, #5
 8015de8:	69fb      	ldr	r3, [r7, #28]
 8015dea:	4413      	add	r3, r2
 8015dec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015df0:	681b      	ldr	r3, [r3, #0]
 8015df2:	69ba      	ldr	r2, [r7, #24]
 8015df4:	0151      	lsls	r1, r2, #5
 8015df6:	69fa      	ldr	r2, [r7, #28]
 8015df8:	440a      	add	r2, r1
 8015dfa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015dfe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015e02:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8015e04:	e070      	b.n	8015ee8 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8015e06:	69bb      	ldr	r3, [r7, #24]
 8015e08:	015a      	lsls	r2, r3, #5
 8015e0a:	69fb      	ldr	r3, [r7, #28]
 8015e0c:	4413      	add	r3, r2
 8015e0e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015e12:	681b      	ldr	r3, [r3, #0]
 8015e14:	69ba      	ldr	r2, [r7, #24]
 8015e16:	0151      	lsls	r1, r2, #5
 8015e18:	69fa      	ldr	r2, [r7, #28]
 8015e1a:	440a      	add	r2, r1
 8015e1c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015e20:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015e24:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8015e26:	e05f      	b.n	8015ee8 <USB_HC_Halt+0x232>
            break;
 8015e28:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8015e2a:	e05d      	b.n	8015ee8 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8015e2c:	69bb      	ldr	r3, [r7, #24]
 8015e2e:	015a      	lsls	r2, r3, #5
 8015e30:	69fb      	ldr	r3, [r7, #28]
 8015e32:	4413      	add	r3, r2
 8015e34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015e38:	681b      	ldr	r3, [r3, #0]
 8015e3a:	69ba      	ldr	r2, [r7, #24]
 8015e3c:	0151      	lsls	r1, r2, #5
 8015e3e:	69fa      	ldr	r2, [r7, #28]
 8015e40:	440a      	add	r2, r1
 8015e42:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015e46:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015e4a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8015e4c:	69fb      	ldr	r3, [r7, #28]
 8015e4e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8015e52:	691b      	ldr	r3, [r3, #16]
 8015e54:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8015e58:	2b00      	cmp	r3, #0
 8015e5a:	d133      	bne.n	8015ec4 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8015e5c:	69bb      	ldr	r3, [r7, #24]
 8015e5e:	015a      	lsls	r2, r3, #5
 8015e60:	69fb      	ldr	r3, [r7, #28]
 8015e62:	4413      	add	r3, r2
 8015e64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015e68:	681b      	ldr	r3, [r3, #0]
 8015e6a:	69ba      	ldr	r2, [r7, #24]
 8015e6c:	0151      	lsls	r1, r2, #5
 8015e6e:	69fa      	ldr	r2, [r7, #28]
 8015e70:	440a      	add	r2, r1
 8015e72:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015e76:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015e7a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8015e7c:	69bb      	ldr	r3, [r7, #24]
 8015e7e:	015a      	lsls	r2, r3, #5
 8015e80:	69fb      	ldr	r3, [r7, #28]
 8015e82:	4413      	add	r3, r2
 8015e84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015e88:	681b      	ldr	r3, [r3, #0]
 8015e8a:	69ba      	ldr	r2, [r7, #24]
 8015e8c:	0151      	lsls	r1, r2, #5
 8015e8e:	69fa      	ldr	r2, [r7, #28]
 8015e90:	440a      	add	r2, r1
 8015e92:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015e96:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015e9a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8015e9c:	68bb      	ldr	r3, [r7, #8]
 8015e9e:	3301      	adds	r3, #1
 8015ea0:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8015ea2:	68bb      	ldr	r3, [r7, #8]
 8015ea4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8015ea8:	d81d      	bhi.n	8015ee6 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8015eaa:	69bb      	ldr	r3, [r7, #24]
 8015eac:	015a      	lsls	r2, r3, #5
 8015eae:	69fb      	ldr	r3, [r7, #28]
 8015eb0:	4413      	add	r3, r2
 8015eb2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015eb6:	681b      	ldr	r3, [r3, #0]
 8015eb8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015ebc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015ec0:	d0ec      	beq.n	8015e9c <USB_HC_Halt+0x1e6>
 8015ec2:	e011      	b.n	8015ee8 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8015ec4:	69bb      	ldr	r3, [r7, #24]
 8015ec6:	015a      	lsls	r2, r3, #5
 8015ec8:	69fb      	ldr	r3, [r7, #28]
 8015eca:	4413      	add	r3, r2
 8015ecc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015ed0:	681b      	ldr	r3, [r3, #0]
 8015ed2:	69ba      	ldr	r2, [r7, #24]
 8015ed4:	0151      	lsls	r1, r2, #5
 8015ed6:	69fa      	ldr	r2, [r7, #28]
 8015ed8:	440a      	add	r2, r1
 8015eda:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015ede:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015ee2:	6013      	str	r3, [r2, #0]
 8015ee4:	e000      	b.n	8015ee8 <USB_HC_Halt+0x232>
          break;
 8015ee6:	bf00      	nop
    }
  }

  return HAL_OK;
 8015ee8:	2300      	movs	r3, #0
}
 8015eea:	4618      	mov	r0, r3
 8015eec:	3724      	adds	r7, #36	@ 0x24
 8015eee:	46bd      	mov	sp, r7
 8015ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ef4:	4770      	bx	lr
	...

08015ef8 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8015ef8:	b480      	push	{r7}
 8015efa:	b087      	sub	sp, #28
 8015efc:	af00      	add	r7, sp, #0
 8015efe:	6078      	str	r0, [r7, #4]
 8015f00:	460b      	mov	r3, r1
 8015f02:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015f04:	687b      	ldr	r3, [r7, #4]
 8015f06:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8015f08:	78fb      	ldrb	r3, [r7, #3]
 8015f0a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8015f0c:	2301      	movs	r3, #1
 8015f0e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8015f10:	68fb      	ldr	r3, [r7, #12]
 8015f12:	04da      	lsls	r2, r3, #19
 8015f14:	4b15      	ldr	r3, [pc, #84]	@ (8015f6c <USB_DoPing+0x74>)
 8015f16:	4013      	ands	r3, r2
 8015f18:	693a      	ldr	r2, [r7, #16]
 8015f1a:	0151      	lsls	r1, r2, #5
 8015f1c:	697a      	ldr	r2, [r7, #20]
 8015f1e:	440a      	add	r2, r1
 8015f20:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015f24:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015f28:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8015f2a:	693b      	ldr	r3, [r7, #16]
 8015f2c:	015a      	lsls	r2, r3, #5
 8015f2e:	697b      	ldr	r3, [r7, #20]
 8015f30:	4413      	add	r3, r2
 8015f32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015f36:	681b      	ldr	r3, [r3, #0]
 8015f38:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8015f3a:	68bb      	ldr	r3, [r7, #8]
 8015f3c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8015f40:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8015f42:	68bb      	ldr	r3, [r7, #8]
 8015f44:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015f48:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8015f4a:	693b      	ldr	r3, [r7, #16]
 8015f4c:	015a      	lsls	r2, r3, #5
 8015f4e:	697b      	ldr	r3, [r7, #20]
 8015f50:	4413      	add	r3, r2
 8015f52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015f56:	461a      	mov	r2, r3
 8015f58:	68bb      	ldr	r3, [r7, #8]
 8015f5a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8015f5c:	2300      	movs	r3, #0
}
 8015f5e:	4618      	mov	r0, r3
 8015f60:	371c      	adds	r7, #28
 8015f62:	46bd      	mov	sp, r7
 8015f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f68:	4770      	bx	lr
 8015f6a:	bf00      	nop
 8015f6c:	1ff80000 	.word	0x1ff80000

08015f70 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8015f70:	b580      	push	{r7, lr}
 8015f72:	b088      	sub	sp, #32
 8015f74:	af00      	add	r7, sp, #0
 8015f76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8015f78:	2300      	movs	r3, #0
 8015f7a:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015f7c:	687b      	ldr	r3, [r7, #4]
 8015f7e:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8015f80:	2300      	movs	r3, #0
 8015f82:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8015f84:	6878      	ldr	r0, [r7, #4]
 8015f86:	f7fd ff2c 	bl	8013de2 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8015f8a:	2110      	movs	r1, #16
 8015f8c:	6878      	ldr	r0, [r7, #4]
 8015f8e:	f7fe f8e3 	bl	8014158 <USB_FlushTxFifo>
 8015f92:	4603      	mov	r3, r0
 8015f94:	2b00      	cmp	r3, #0
 8015f96:	d001      	beq.n	8015f9c <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8015f98:	2301      	movs	r3, #1
 8015f9a:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8015f9c:	6878      	ldr	r0, [r7, #4]
 8015f9e:	f7fe f90d 	bl	80141bc <USB_FlushRxFifo>
 8015fa2:	4603      	mov	r3, r0
 8015fa4:	2b00      	cmp	r3, #0
 8015fa6:	d001      	beq.n	8015fac <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8015fa8:	2301      	movs	r3, #1
 8015faa:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8015fac:	2300      	movs	r3, #0
 8015fae:	61bb      	str	r3, [r7, #24]
 8015fb0:	e01f      	b.n	8015ff2 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8015fb2:	69bb      	ldr	r3, [r7, #24]
 8015fb4:	015a      	lsls	r2, r3, #5
 8015fb6:	697b      	ldr	r3, [r7, #20]
 8015fb8:	4413      	add	r3, r2
 8015fba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015fbe:	681b      	ldr	r3, [r3, #0]
 8015fc0:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8015fc2:	693b      	ldr	r3, [r7, #16]
 8015fc4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015fc8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8015fca:	693b      	ldr	r3, [r7, #16]
 8015fcc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015fd0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8015fd2:	693b      	ldr	r3, [r7, #16]
 8015fd4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8015fd8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8015fda:	69bb      	ldr	r3, [r7, #24]
 8015fdc:	015a      	lsls	r2, r3, #5
 8015fde:	697b      	ldr	r3, [r7, #20]
 8015fe0:	4413      	add	r3, r2
 8015fe2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015fe6:	461a      	mov	r2, r3
 8015fe8:	693b      	ldr	r3, [r7, #16]
 8015fea:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8015fec:	69bb      	ldr	r3, [r7, #24]
 8015fee:	3301      	adds	r3, #1
 8015ff0:	61bb      	str	r3, [r7, #24]
 8015ff2:	69bb      	ldr	r3, [r7, #24]
 8015ff4:	2b0f      	cmp	r3, #15
 8015ff6:	d9dc      	bls.n	8015fb2 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8015ff8:	2300      	movs	r3, #0
 8015ffa:	61bb      	str	r3, [r7, #24]
 8015ffc:	e034      	b.n	8016068 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8015ffe:	69bb      	ldr	r3, [r7, #24]
 8016000:	015a      	lsls	r2, r3, #5
 8016002:	697b      	ldr	r3, [r7, #20]
 8016004:	4413      	add	r3, r2
 8016006:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801600a:	681b      	ldr	r3, [r3, #0]
 801600c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 801600e:	693b      	ldr	r3, [r7, #16]
 8016010:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8016014:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8016016:	693b      	ldr	r3, [r7, #16]
 8016018:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 801601c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 801601e:	693b      	ldr	r3, [r7, #16]
 8016020:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8016024:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8016026:	69bb      	ldr	r3, [r7, #24]
 8016028:	015a      	lsls	r2, r3, #5
 801602a:	697b      	ldr	r3, [r7, #20]
 801602c:	4413      	add	r3, r2
 801602e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8016032:	461a      	mov	r2, r3
 8016034:	693b      	ldr	r3, [r7, #16]
 8016036:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8016038:	68fb      	ldr	r3, [r7, #12]
 801603a:	3301      	adds	r3, #1
 801603c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 801603e:	68fb      	ldr	r3, [r7, #12]
 8016040:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8016044:	d80c      	bhi.n	8016060 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8016046:	69bb      	ldr	r3, [r7, #24]
 8016048:	015a      	lsls	r2, r3, #5
 801604a:	697b      	ldr	r3, [r7, #20]
 801604c:	4413      	add	r3, r2
 801604e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8016052:	681b      	ldr	r3, [r3, #0]
 8016054:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8016058:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801605c:	d0ec      	beq.n	8016038 <USB_StopHost+0xc8>
 801605e:	e000      	b.n	8016062 <USB_StopHost+0xf2>
        break;
 8016060:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8016062:	69bb      	ldr	r3, [r7, #24]
 8016064:	3301      	adds	r3, #1
 8016066:	61bb      	str	r3, [r7, #24]
 8016068:	69bb      	ldr	r3, [r7, #24]
 801606a:	2b0f      	cmp	r3, #15
 801606c:	d9c7      	bls.n	8015ffe <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 801606e:	697b      	ldr	r3, [r7, #20]
 8016070:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8016074:	461a      	mov	r2, r3
 8016076:	f04f 33ff 	mov.w	r3, #4294967295
 801607a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 801607c:	687b      	ldr	r3, [r7, #4]
 801607e:	f04f 32ff 	mov.w	r2, #4294967295
 8016082:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8016084:	6878      	ldr	r0, [r7, #4]
 8016086:	f7fd fe9b 	bl	8013dc0 <USB_EnableGlobalInt>

  return ret;
 801608a:	7ffb      	ldrb	r3, [r7, #31]
}
 801608c:	4618      	mov	r0, r3
 801608e:	3720      	adds	r7, #32
 8016090:	46bd      	mov	sp, r7
 8016092:	bd80      	pop	{r7, pc}

08016094 <AudioIn_Init>:
static volatile uint32_t audio_in_latest_half = 0;
static volatile bool audio_in_has_block = false;
static SAI_HandleTypeDef *audio_in_sai = NULL;

void AudioIn_Init(SAI_HandleTypeDef *hsai)
{
 8016094:	b580      	push	{r7, lr}
 8016096:	b082      	sub	sp, #8
 8016098:	af00      	add	r7, sp, #0
 801609a:	6078      	str	r0, [r7, #4]
  audio_in_sai = hsai;
 801609c:	4a0c      	ldr	r2, [pc, #48]	@ (80160d0 <AudioIn_Init+0x3c>)
 801609e:	687b      	ldr	r3, [r7, #4]
 80160a0:	6013      	str	r3, [r2, #0]
  audio_in_half_events = 0;
 80160a2:	4b0c      	ldr	r3, [pc, #48]	@ (80160d4 <AudioIn_Init+0x40>)
 80160a4:	2200      	movs	r2, #0
 80160a6:	601a      	str	r2, [r3, #0]
  audio_in_full_events = 0;
 80160a8:	4b0b      	ldr	r3, [pc, #44]	@ (80160d8 <AudioIn_Init+0x44>)
 80160aa:	2200      	movs	r2, #0
 80160ac:	601a      	str	r2, [r3, #0]
  audio_in_latest_half = 0;
 80160ae:	4b0b      	ldr	r3, [pc, #44]	@ (80160dc <AudioIn_Init+0x48>)
 80160b0:	2200      	movs	r2, #0
 80160b2:	601a      	str	r2, [r3, #0]
  audio_in_has_block = false;
 80160b4:	4b0a      	ldr	r3, [pc, #40]	@ (80160e0 <AudioIn_Init+0x4c>)
 80160b6:	2200      	movs	r2, #0
 80160b8:	701a      	strb	r2, [r3, #0]
  memset(audio_in_buffer, 0, sizeof(audio_in_buffer));
 80160ba:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80160be:	2100      	movs	r1, #0
 80160c0:	4808      	ldr	r0, [pc, #32]	@ (80160e4 <AudioIn_Init+0x50>)
 80160c2:	f004 fa59 	bl	801a578 <memset>
}
 80160c6:	bf00      	nop
 80160c8:	3708      	adds	r7, #8
 80160ca:	46bd      	mov	sp, r7
 80160cc:	bd80      	pop	{r7, pc}
 80160ce:	bf00      	nop
 80160d0:	24005640 	.word	0x24005640
 80160d4:	24005630 	.word	0x24005630
 80160d8:	24005634 	.word	0x24005634
 80160dc:	24005638 	.word	0x24005638
 80160e0:	2400563c 	.word	0x2400563c
 80160e4:	24001630 	.word	0x24001630

080160e8 <AudioIn_ProcessHalf>:

void AudioIn_ProcessHalf(void)
{
 80160e8:	b480      	push	{r7}
 80160ea:	af00      	add	r7, sp, #0
  if (audio_in_sai == NULL)
 80160ec:	4b0a      	ldr	r3, [pc, #40]	@ (8016118 <AudioIn_ProcessHalf+0x30>)
 80160ee:	681b      	ldr	r3, [r3, #0]
 80160f0:	2b00      	cmp	r3, #0
 80160f2:	d00b      	beq.n	801610c <AudioIn_ProcessHalf+0x24>
  {
    return;
  }

  /* Half-transfer complete: DMA moves on to the second half. */
  audio_in_latest_half = 0;
 80160f4:	4b09      	ldr	r3, [pc, #36]	@ (801611c <AudioIn_ProcessHalf+0x34>)
 80160f6:	2200      	movs	r2, #0
 80160f8:	601a      	str	r2, [r3, #0]
  audio_in_has_block = true;
 80160fa:	4b09      	ldr	r3, [pc, #36]	@ (8016120 <AudioIn_ProcessHalf+0x38>)
 80160fc:	2201      	movs	r2, #1
 80160fe:	701a      	strb	r2, [r3, #0]
  audio_in_half_events++;
 8016100:	4b08      	ldr	r3, [pc, #32]	@ (8016124 <AudioIn_ProcessHalf+0x3c>)
 8016102:	681b      	ldr	r3, [r3, #0]
 8016104:	3301      	adds	r3, #1
 8016106:	4a07      	ldr	r2, [pc, #28]	@ (8016124 <AudioIn_ProcessHalf+0x3c>)
 8016108:	6013      	str	r3, [r2, #0]
 801610a:	e000      	b.n	801610e <AudioIn_ProcessHalf+0x26>
    return;
 801610c:	bf00      	nop
}
 801610e:	46bd      	mov	sp, r7
 8016110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016114:	4770      	bx	lr
 8016116:	bf00      	nop
 8016118:	24005640 	.word	0x24005640
 801611c:	24005638 	.word	0x24005638
 8016120:	2400563c 	.word	0x2400563c
 8016124:	24005630 	.word	0x24005630

08016128 <AudioIn_ProcessFull>:

void AudioIn_ProcessFull(void)
{
 8016128:	b480      	push	{r7}
 801612a:	af00      	add	r7, sp, #0
  if (audio_in_sai == NULL)
 801612c:	4b0a      	ldr	r3, [pc, #40]	@ (8016158 <AudioIn_ProcessFull+0x30>)
 801612e:	681b      	ldr	r3, [r3, #0]
 8016130:	2b00      	cmp	r3, #0
 8016132:	d00b      	beq.n	801614c <AudioIn_ProcessFull+0x24>
  {
    return;
  }

  /* Full-transfer complete: DMA wraps to the first half. */
  audio_in_latest_half = 1;
 8016134:	4b09      	ldr	r3, [pc, #36]	@ (801615c <AudioIn_ProcessFull+0x34>)
 8016136:	2201      	movs	r2, #1
 8016138:	601a      	str	r2, [r3, #0]
  audio_in_has_block = true;
 801613a:	4b09      	ldr	r3, [pc, #36]	@ (8016160 <AudioIn_ProcessFull+0x38>)
 801613c:	2201      	movs	r2, #1
 801613e:	701a      	strb	r2, [r3, #0]
  audio_in_full_events++;
 8016140:	4b08      	ldr	r3, [pc, #32]	@ (8016164 <AudioIn_ProcessFull+0x3c>)
 8016142:	681b      	ldr	r3, [r3, #0]
 8016144:	3301      	adds	r3, #1
 8016146:	4a07      	ldr	r2, [pc, #28]	@ (8016164 <AudioIn_ProcessFull+0x3c>)
 8016148:	6013      	str	r3, [r2, #0]
 801614a:	e000      	b.n	801614e <AudioIn_ProcessFull+0x26>
    return;
 801614c:	bf00      	nop
}
 801614e:	46bd      	mov	sp, r7
 8016150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016154:	4770      	bx	lr
 8016156:	bf00      	nop
 8016158:	24005640 	.word	0x24005640
 801615c:	24005638 	.word	0x24005638
 8016160:	2400563c 	.word	0x2400563c
 8016164:	24005634 	.word	0x24005634

08016168 <AudioIn_GetBuffer>:
    HAL_UART_Transmit(&huart1, (uint8_t *)buf, strlen(buf), 100);
  }
}

int32_t *AudioIn_GetBuffer(void)
{
 8016168:	b480      	push	{r7}
 801616a:	af00      	add	r7, sp, #0
  return audio_in_buffer;
 801616c:	4b02      	ldr	r3, [pc, #8]	@ (8016178 <AudioIn_GetBuffer+0x10>)
}
 801616e:	4618      	mov	r0, r3
 8016170:	46bd      	mov	sp, r7
 8016172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016176:	4770      	bx	lr
 8016178:	24001630 	.word	0x24001630

0801617c <AudioIn_GetLatestBlock>:

const int32_t *AudioIn_GetLatestBlock(void)
{
 801617c:	b480      	push	{r7}
 801617e:	b083      	sub	sp, #12
 8016180:	af00      	add	r7, sp, #0
  if (!audio_in_has_block)
 8016182:	4b0c      	ldr	r3, [pc, #48]	@ (80161b4 <AudioIn_GetLatestBlock+0x38>)
 8016184:	781b      	ldrb	r3, [r3, #0]
 8016186:	b2db      	uxtb	r3, r3
 8016188:	f083 0301 	eor.w	r3, r3, #1
 801618c:	b2db      	uxtb	r3, r3
 801618e:	2b00      	cmp	r3, #0
 8016190:	d001      	beq.n	8016196 <AudioIn_GetLatestBlock+0x1a>
  {
    return NULL;
 8016192:	2300      	movs	r3, #0
 8016194:	e007      	b.n	80161a6 <AudioIn_GetLatestBlock+0x2a>
  }

  uint32_t offset = audio_in_latest_half * (AUDIO_IN_FRAMES_PER_HALF * AUDIO_IN_WORDS_PER_FRAME);
 8016196:	4b08      	ldr	r3, [pc, #32]	@ (80161b8 <AudioIn_GetLatestBlock+0x3c>)
 8016198:	681b      	ldr	r3, [r3, #0]
 801619a:	02db      	lsls	r3, r3, #11
 801619c:	607b      	str	r3, [r7, #4]
  return &audio_in_buffer[offset];
 801619e:	687b      	ldr	r3, [r7, #4]
 80161a0:	009b      	lsls	r3, r3, #2
 80161a2:	4a06      	ldr	r2, [pc, #24]	@ (80161bc <AudioIn_GetLatestBlock+0x40>)
 80161a4:	4413      	add	r3, r2
}
 80161a6:	4618      	mov	r0, r3
 80161a8:	370c      	adds	r7, #12
 80161aa:	46bd      	mov	sp, r7
 80161ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161b0:	4770      	bx	lr
 80161b2:	bf00      	nop
 80161b4:	2400563c 	.word	0x2400563c
 80161b8:	24005638 	.word	0x24005638
 80161bc:	24001630 	.word	0x24001630

080161c0 <AudioIn_GetBufferSamples>:

uint32_t AudioIn_GetBufferSamples(void)
{
 80161c0:	b480      	push	{r7}
 80161c2:	af00      	add	r7, sp, #0
  return AUDIO_IN_BUFFER_SAMPLES;
 80161c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
}
 80161c8:	4618      	mov	r0, r3
 80161ca:	46bd      	mov	sp, r7
 80161cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161d0:	4770      	bx	lr
	...

080161d4 <AudioIn_GetHalfEvents>:

uint32_t AudioIn_GetHalfEvents(void)
{
 80161d4:	b480      	push	{r7}
 80161d6:	af00      	add	r7, sp, #0
  return audio_in_half_events;
 80161d8:	4b03      	ldr	r3, [pc, #12]	@ (80161e8 <AudioIn_GetHalfEvents+0x14>)
 80161da:	681b      	ldr	r3, [r3, #0]
}
 80161dc:	4618      	mov	r0, r3
 80161de:	46bd      	mov	sp, r7
 80161e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161e4:	4770      	bx	lr
 80161e6:	bf00      	nop
 80161e8:	24005630 	.word	0x24005630

080161ec <AudioIn_GetFullEvents>:

uint32_t AudioIn_GetFullEvents(void)
{
 80161ec:	b480      	push	{r7}
 80161ee:	af00      	add	r7, sp, #0
  return audio_in_full_events;
 80161f0:	4b03      	ldr	r3, [pc, #12]	@ (8016200 <AudioIn_GetFullEvents+0x14>)
 80161f2:	681b      	ldr	r3, [r3, #0]
}
 80161f4:	4618      	mov	r0, r3
 80161f6:	46bd      	mov	sp, r7
 80161f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161fc:	4770      	bx	lr
 80161fe:	bf00      	nop
 8016200:	24005634 	.word	0x24005634

08016204 <HAL_SAI_RxHalfCpltCallback>:

void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8016204:	b580      	push	{r7, lr}
 8016206:	b082      	sub	sp, #8
 8016208:	af00      	add	r7, sp, #0
 801620a:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_B)
 801620c:	687b      	ldr	r3, [r7, #4]
 801620e:	681b      	ldr	r3, [r3, #0]
 8016210:	4a06      	ldr	r2, [pc, #24]	@ (801622c <HAL_SAI_RxHalfCpltCallback+0x28>)
 8016212:	4293      	cmp	r3, r2
 8016214:	d106      	bne.n	8016224 <HAL_SAI_RxHalfCpltCallback+0x20>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    brick6_audio_rx_half_count++;
 8016216:	4b06      	ldr	r3, [pc, #24]	@ (8016230 <HAL_SAI_RxHalfCpltCallback+0x2c>)
 8016218:	681b      	ldr	r3, [r3, #0]
 801621a:	3301      	adds	r3, #1
 801621c:	4a04      	ldr	r2, [pc, #16]	@ (8016230 <HAL_SAI_RxHalfCpltCallback+0x2c>)
 801621e:	6013      	str	r3, [r2, #0]
#endif
    AudioIn_ProcessHalf();
 8016220:	f7ff ff62 	bl	80160e8 <AudioIn_ProcessHalf>
  }
}
 8016224:	bf00      	nop
 8016226:	3708      	adds	r7, #8
 8016228:	46bd      	mov	sp, r7
 801622a:	bd80      	pop	{r7, pc}
 801622c:	40015824 	.word	0x40015824
 8016230:	24009664 	.word	0x24009664

08016234 <HAL_SAI_RxCpltCallback>:

void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8016234:	b580      	push	{r7, lr}
 8016236:	b082      	sub	sp, #8
 8016238:	af00      	add	r7, sp, #0
 801623a:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_B)
 801623c:	687b      	ldr	r3, [r7, #4]
 801623e:	681b      	ldr	r3, [r3, #0]
 8016240:	4a06      	ldr	r2, [pc, #24]	@ (801625c <HAL_SAI_RxCpltCallback+0x28>)
 8016242:	4293      	cmp	r3, r2
 8016244:	d106      	bne.n	8016254 <HAL_SAI_RxCpltCallback+0x20>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    brick6_audio_rx_full_count++;
 8016246:	4b06      	ldr	r3, [pc, #24]	@ (8016260 <HAL_SAI_RxCpltCallback+0x2c>)
 8016248:	681b      	ldr	r3, [r3, #0]
 801624a:	3301      	adds	r3, #1
 801624c:	4a04      	ldr	r2, [pc, #16]	@ (8016260 <HAL_SAI_RxCpltCallback+0x2c>)
 801624e:	6013      	str	r3, [r2, #0]
#endif
    AudioIn_ProcessFull();
 8016250:	f7ff ff6a 	bl	8016128 <AudioIn_ProcessFull>
  }
}
 8016254:	bf00      	nop
 8016256:	3708      	adds	r7, #8
 8016258:	46bd      	mov	sp, r7
 801625a:	bd80      	pop	{r7, pc}
 801625c:	40015824 	.word	0x40015824
 8016260:	24009668 	.word	0x24009668

08016264 <audio_out_fill_samples>:
  -14732, -14010, -13279, -12539, -11793, -11039, -10278, -9512, -8739,
  -7962, -7179, -6393, -5602, -4808, -4011, -3212, -2410, -1608, -804
};

static void audio_out_fill_samples(uint32_t frame_offset, uint32_t frame_count)
{
 8016264:	b580      	push	{r7, lr}
 8016266:	b08e      	sub	sp, #56	@ 0x38
 8016268:	af00      	add	r7, sp, #0
 801626a:	6078      	str	r0, [r7, #4]
 801626c:	6039      	str	r1, [r7, #0]
  uint32_t index = frame_offset * AUDIO_OUT_WORDS_PER_FRAME;
 801626e:	687b      	ldr	r3, [r7, #4]
 8016270:	00db      	lsls	r3, r3, #3
 8016272:	637b      	str	r3, [r7, #52]	@ 0x34
  const int32_t *audio_in_block = AudioIn_GetLatestBlock();
 8016274:	f7ff ff82 	bl	801617c <AudioIn_GetLatestBlock>
 8016278:	61f8      	str	r0, [r7, #28]

  for (uint32_t frame = 0; frame < frame_count; ++frame)
 801627a:	2300      	movs	r3, #0
 801627c:	633b      	str	r3, [r7, #48]	@ 0x30
 801627e:	e070      	b.n	8016362 <audio_out_fill_samples+0xfe>
  {
    if (audio_test_sine_enable)
 8016280:	4b3c      	ldr	r3, [pc, #240]	@ (8016374 <audio_out_fill_samples+0x110>)
 8016282:	781b      	ldrb	r3, [r3, #0]
 8016284:	2b00      	cmp	r3, #0
 8016286:	d022      	beq.n	80162ce <audio_out_fill_samples+0x6a>
    {
      uint32_t table_index = (audio_out_phase >> 16) & (AUDIO_OUT_TABLE_SIZE - 1U);
 8016288:	4b3b      	ldr	r3, [pc, #236]	@ (8016378 <audio_out_fill_samples+0x114>)
 801628a:	681b      	ldr	r3, [r3, #0]
 801628c:	0c1b      	lsrs	r3, r3, #16
 801628e:	b2db      	uxtb	r3, r3
 8016290:	613b      	str	r3, [r7, #16]
      int32_t sample24 = ((int32_t)audio_out_sine_table[table_index]) << 8;
 8016292:	4a3a      	ldr	r2, [pc, #232]	@ (801637c <audio_out_fill_samples+0x118>)
 8016294:	693b      	ldr	r3, [r7, #16]
 8016296:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 801629a:	021b      	lsls	r3, r3, #8
 801629c:	60fb      	str	r3, [r7, #12]

      for (uint32_t slot = 0; slot < AUDIO_OUT_DAC_CHANNELS; ++slot)
 801629e:	2300      	movs	r3, #0
 80162a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80162a2:	e009      	b.n	80162b8 <audio_out_fill_samples+0x54>
      {
        audio_out_buffer[index + slot] = sample24;
 80162a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80162a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80162a8:	4413      	add	r3, r2
 80162aa:	4935      	ldr	r1, [pc, #212]	@ (8016380 <audio_out_fill_samples+0x11c>)
 80162ac:	68fa      	ldr	r2, [r7, #12]
 80162ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      for (uint32_t slot = 0; slot < AUDIO_OUT_DAC_CHANNELS; ++slot)
 80162b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80162b4:	3301      	adds	r3, #1
 80162b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80162b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80162ba:	2b07      	cmp	r3, #7
 80162bc:	d9f2      	bls.n	80162a4 <audio_out_fill_samples+0x40>
      }

      audio_out_phase += audio_out_phase_inc;
 80162be:	4b2e      	ldr	r3, [pc, #184]	@ (8016378 <audio_out_fill_samples+0x114>)
 80162c0:	681a      	ldr	r2, [r3, #0]
 80162c2:	4b30      	ldr	r3, [pc, #192]	@ (8016384 <audio_out_fill_samples+0x120>)
 80162c4:	681b      	ldr	r3, [r3, #0]
 80162c6:	4413      	add	r3, r2
 80162c8:	4a2b      	ldr	r2, [pc, #172]	@ (8016378 <audio_out_fill_samples+0x114>)
 80162ca:	6013      	str	r3, [r2, #0]
 80162cc:	e043      	b.n	8016356 <audio_out_fill_samples+0xf2>
    }
    else if (audio_test_loopback_enable && audio_in_block != NULL)
 80162ce:	4b2e      	ldr	r3, [pc, #184]	@ (8016388 <audio_out_fill_samples+0x124>)
 80162d0:	781b      	ldrb	r3, [r3, #0]
 80162d2:	2b00      	cmp	r3, #0
 80162d4:	d02f      	beq.n	8016336 <audio_out_fill_samples+0xd2>
 80162d6:	69fb      	ldr	r3, [r7, #28]
 80162d8:	2b00      	cmp	r3, #0
 80162da:	d02c      	beq.n	8016336 <audio_out_fill_samples+0xd2>
    {
      uint32_t in_index = frame * AUDIO_OUT_WORDS_PER_FRAME;
 80162dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80162de:	00db      	lsls	r3, r3, #3
 80162e0:	61bb      	str	r3, [r7, #24]
      uint32_t loop_slots =
 80162e2:	2306      	movs	r3, #6
 80162e4:	617b      	str	r3, [r7, #20]
          ((uint32_t)AUDIO_IN_ACTIVE_SLOTS < (uint32_t)AUDIO_OUT_DAC_CHANNELS)
              ? (uint32_t)AUDIO_IN_ACTIVE_SLOTS
              : (uint32_t)AUDIO_OUT_DAC_CHANNELS;


      for (uint32_t slot = 0; slot < loop_slots; ++slot)
 80162e6:	2300      	movs	r3, #0
 80162e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80162ea:	e00f      	b.n	801630c <audio_out_fill_samples+0xa8>
      {
        audio_out_buffer[index + slot] = audio_in_block[in_index + slot];
 80162ec:	69ba      	ldr	r2, [r7, #24]
 80162ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80162f0:	4413      	add	r3, r2
 80162f2:	009b      	lsls	r3, r3, #2
 80162f4:	69fa      	ldr	r2, [r7, #28]
 80162f6:	441a      	add	r2, r3
 80162f8:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80162fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80162fc:	440b      	add	r3, r1
 80162fe:	6812      	ldr	r2, [r2, #0]
 8016300:	491f      	ldr	r1, [pc, #124]	@ (8016380 <audio_out_fill_samples+0x11c>)
 8016302:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      for (uint32_t slot = 0; slot < loop_slots; ++slot)
 8016306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016308:	3301      	adds	r3, #1
 801630a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801630c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801630e:	697b      	ldr	r3, [r7, #20]
 8016310:	429a      	cmp	r2, r3
 8016312:	d3eb      	bcc.n	80162ec <audio_out_fill_samples+0x88>
      }

      for (uint32_t slot = loop_slots; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 8016314:	697b      	ldr	r3, [r7, #20]
 8016316:	627b      	str	r3, [r7, #36]	@ 0x24
 8016318:	e009      	b.n	801632e <audio_out_fill_samples+0xca>
      {
        audio_out_buffer[index + slot] = 0;
 801631a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801631c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801631e:	4413      	add	r3, r2
 8016320:	4a17      	ldr	r2, [pc, #92]	@ (8016380 <audio_out_fill_samples+0x11c>)
 8016322:	2100      	movs	r1, #0
 8016324:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint32_t slot = loop_slots; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 8016328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801632a:	3301      	adds	r3, #1
 801632c:	627b      	str	r3, [r7, #36]	@ 0x24
 801632e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016330:	2b07      	cmp	r3, #7
 8016332:	d9f2      	bls.n	801631a <audio_out_fill_samples+0xb6>
    {
 8016334:	e00f      	b.n	8016356 <audio_out_fill_samples+0xf2>
      }
    }
    else
    {
      for (uint32_t slot = 0; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 8016336:	2300      	movs	r3, #0
 8016338:	623b      	str	r3, [r7, #32]
 801633a:	e009      	b.n	8016350 <audio_out_fill_samples+0xec>
      {
        audio_out_buffer[index + slot] = 0;
 801633c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801633e:	6a3b      	ldr	r3, [r7, #32]
 8016340:	4413      	add	r3, r2
 8016342:	4a0f      	ldr	r2, [pc, #60]	@ (8016380 <audio_out_fill_samples+0x11c>)
 8016344:	2100      	movs	r1, #0
 8016346:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint32_t slot = 0; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 801634a:	6a3b      	ldr	r3, [r7, #32]
 801634c:	3301      	adds	r3, #1
 801634e:	623b      	str	r3, [r7, #32]
 8016350:	6a3b      	ldr	r3, [r7, #32]
 8016352:	2b07      	cmp	r3, #7
 8016354:	d9f2      	bls.n	801633c <audio_out_fill_samples+0xd8>
      }
    }

    index += AUDIO_OUT_WORDS_PER_FRAME;
 8016356:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016358:	3308      	adds	r3, #8
 801635a:	637b      	str	r3, [r7, #52]	@ 0x34
  for (uint32_t frame = 0; frame < frame_count; ++frame)
 801635c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801635e:	3301      	adds	r3, #1
 8016360:	633b      	str	r3, [r7, #48]	@ 0x30
 8016362:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016364:	683b      	ldr	r3, [r7, #0]
 8016366:	429a      	cmp	r2, r3
 8016368:	d38a      	bcc.n	8016280 <audio_out_fill_samples+0x1c>
  }
}
 801636a:	bf00      	nop
 801636c:	bf00      	nop
 801636e:	3738      	adds	r7, #56	@ 0x38
 8016370:	46bd      	mov	sp, r7
 8016372:	bd80      	pop	{r7, pc}
 8016374:	2400015d 	.word	0x2400015d
 8016378:	2400964c 	.word	0x2400964c
 801637c:	0801b6bc 	.word	0x0801b6bc
 8016380:	24005644 	.word	0x24005644
 8016384:	24009650 	.word	0x24009650
 8016388:	24009658 	.word	0x24009658

0801638c <audio_out_copy_ring_block>:

static void audio_out_copy_ring_block(uint32_t frame_offset)
{
 801638c:	b580      	push	{r7, lr}
 801638e:	b08a      	sub	sp, #40	@ 0x28
 8016390:	af00      	add	r7, sp, #0
 8016392:	6078      	str	r0, [r7, #4]
  uint32_t sample_offset = frame_offset * AUDIO_OUT_WORDS_PER_FRAME;
 8016394:	687b      	ldr	r3, [r7, #4]
 8016396:	00db      	lsls	r3, r3, #3
 8016398:	61bb      	str	r3, [r7, #24]
  uint32_t sample_count = AUDIO_OUT_FRAMES_PER_HALF * AUDIO_OUT_WORDS_PER_FRAME;
 801639a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801639e:	617b      	str	r3, [r7, #20]
  uint32_t total_bytes = sample_count * sizeof(int32_t);
 80163a0:	697b      	ldr	r3, [r7, #20]
 80163a2:	009b      	lsls	r3, r3, #2
 80163a4:	613b      	str	r3, [r7, #16]
  uint32_t remaining = total_bytes;
 80163a6:	693b      	ldr	r3, [r7, #16]
 80163a8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint8_t *dest = (uint8_t *)&audio_out_buffer[sample_offset];
 80163aa:	69bb      	ldr	r3, [r7, #24]
 80163ac:	009b      	lsls	r3, r3, #2
 80163ae:	4a1d      	ldr	r2, [pc, #116]	@ (8016424 <audio_out_copy_ring_block+0x98>)
 80163b0:	4413      	add	r3, r2
 80163b2:	623b      	str	r3, [r7, #32]
  uint8_t underflow = 0U;
 80163b4:	2300      	movs	r3, #0
 80163b6:	77fb      	strb	r3, [r7, #31]

  while (remaining > 0U)
 80163b8:	e025      	b.n	8016406 <audio_out_copy_ring_block+0x7a>
  {
    uint8_t *read_ptr = audio_block_ring_get_read_ptr(&sd_audio_block_ring);
 80163ba:	481b      	ldr	r0, [pc, #108]	@ (8016428 <audio_out_copy_ring_block+0x9c>)
 80163bc:	f002 f8e7 	bl	801858e <audio_block_ring_get_read_ptr>
 80163c0:	60f8      	str	r0, [r7, #12]

    if (read_ptr == NULL)
 80163c2:	68fb      	ldr	r3, [r7, #12]
 80163c4:	2b00      	cmp	r3, #0
 80163c6:	d107      	bne.n	80163d8 <audio_out_copy_ring_block+0x4c>
    {
      memset(dest, 0, remaining);
 80163c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80163ca:	2100      	movs	r1, #0
 80163cc:	6a38      	ldr	r0, [r7, #32]
 80163ce:	f004 f8d3 	bl	801a578 <memset>
      underflow = 1U;
 80163d2:	2301      	movs	r3, #1
 80163d4:	77fb      	strb	r3, [r7, #31]
      break;
 80163d6:	e019      	b.n	801640c <audio_out_copy_ring_block+0x80>
    }

    uint32_t copy_bytes = (remaining < AUDIO_BLOCK_SIZE) ? remaining : AUDIO_BLOCK_SIZE;
 80163d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80163da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80163de:	bf28      	it	cs
 80163e0:	f44f 5380 	movcs.w	r3, #4096	@ 0x1000
 80163e4:	60bb      	str	r3, [r7, #8]
    memcpy(dest, read_ptr, copy_bytes);
 80163e6:	68ba      	ldr	r2, [r7, #8]
 80163e8:	68f9      	ldr	r1, [r7, #12]
 80163ea:	6a38      	ldr	r0, [r7, #32]
 80163ec:	f004 f8f8 	bl	801a5e0 <memcpy>
    audio_block_ring_consume(&sd_audio_block_ring);
 80163f0:	480d      	ldr	r0, [pc, #52]	@ (8016428 <audio_out_copy_ring_block+0x9c>)
 80163f2:	f002 f8e8 	bl	80185c6 <audio_block_ring_consume>
    dest += copy_bytes;
 80163f6:	6a3a      	ldr	r2, [r7, #32]
 80163f8:	68bb      	ldr	r3, [r7, #8]
 80163fa:	4413      	add	r3, r2
 80163fc:	623b      	str	r3, [r7, #32]
    remaining -= copy_bytes;
 80163fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016400:	68bb      	ldr	r3, [r7, #8]
 8016402:	1ad3      	subs	r3, r2, r3
 8016404:	627b      	str	r3, [r7, #36]	@ 0x24
  while (remaining > 0U)
 8016406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016408:	2b00      	cmp	r3, #0
 801640a:	d1d6      	bne.n	80163ba <audio_out_copy_ring_block+0x2e>
  }

  if (underflow != 0U)
 801640c:	7ffb      	ldrb	r3, [r7, #31]
 801640e:	2b00      	cmp	r3, #0
 8016410:	d004      	beq.n	801641c <audio_out_copy_ring_block+0x90>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    audio_underflow_count++;
 8016412:	4b06      	ldr	r3, [pc, #24]	@ (801642c <audio_out_copy_ring_block+0xa0>)
 8016414:	681b      	ldr	r3, [r3, #0]
 8016416:	3301      	adds	r3, #1
 8016418:	4a04      	ldr	r2, [pc, #16]	@ (801642c <audio_out_copy_ring_block+0xa0>)
 801641a:	6013      	str	r3, [r2, #0]
#endif
  }
}
 801641c:	bf00      	nop
 801641e:	3728      	adds	r7, #40	@ 0x28
 8016420:	46bd      	mov	sp, r7
 8016422:	bd80      	pop	{r7, pc}
 8016424:	24005644 	.word	0x24005644
 8016428:	24009dc4 	.word	0x24009dc4
 801642c:	24009694 	.word	0x24009694

08016430 <AudioOut_Init>:
    HAL_UART_Transmit(&huart1, (uint8_t *)buf, strlen(buf), 100);
  }
}

void AudioOut_Init(SAI_HandleTypeDef *hsai)
{
 8016430:	b580      	push	{r7, lr}
 8016432:	b082      	sub	sp, #8
 8016434:	af00      	add	r7, sp, #0
 8016436:	6078      	str	r0, [r7, #4]
  audio_out_sai = hsai;
 8016438:	4a10      	ldr	r2, [pc, #64]	@ (801647c <AudioOut_Init+0x4c>)
 801643a:	687b      	ldr	r3, [r7, #4]
 801643c:	6013      	str	r3, [r2, #0]
  audio_out_phase = 0;
 801643e:	4b10      	ldr	r3, [pc, #64]	@ (8016480 <AudioOut_Init+0x50>)
 8016440:	2200      	movs	r2, #0
 8016442:	601a      	str	r2, [r3, #0]
  audio_out_phase_inc = (AUDIO_OUT_TONE_HZ * AUDIO_OUT_TABLE_SIZE * 65536U) / AUDIO_OUT_SAMPLE_RATE;
 8016444:	4b0f      	ldr	r3, [pc, #60]	@ (8016484 <AudioOut_Init+0x54>)
 8016446:	f648 0288 	movw	r2, #34952	@ 0x8888
 801644a:	601a      	str	r2, [r3, #0]
  audio_out_half_events = 0;
 801644c:	4b0e      	ldr	r3, [pc, #56]	@ (8016488 <AudioOut_Init+0x58>)
 801644e:	2200      	movs	r2, #0
 8016450:	601a      	str	r2, [r3, #0]
  audio_out_full_events = 0;
 8016452:	4b0e      	ldr	r3, [pc, #56]	@ (801648c <AudioOut_Init+0x5c>)
 8016454:	2200      	movs	r2, #0
 8016456:	601a      	str	r2, [r3, #0]
  audio_dma_half_ready = 0U;
 8016458:	4b0d      	ldr	r3, [pc, #52]	@ (8016490 <AudioOut_Init+0x60>)
 801645a:	2200      	movs	r2, #0
 801645c:	701a      	strb	r2, [r3, #0]
  audio_dma_full_ready = 0U;
 801645e:	4b0d      	ldr	r3, [pc, #52]	@ (8016494 <AudioOut_Init+0x64>)
 8016460:	2200      	movs	r2, #0
 8016462:	701a      	strb	r2, [r3, #0]
#if BRICK6_ENABLE_DIAGNOSTICS
  audio_underflow_count = 0U;
 8016464:	4b0c      	ldr	r3, [pc, #48]	@ (8016498 <AudioOut_Init+0x68>)
 8016466:	2200      	movs	r2, #0
 8016468:	601a      	str	r2, [r3, #0]
#endif

  audio_out_fill_samples(0U, AUDIO_OUT_BUFFER_FRAMES);
 801646a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801646e:	2000      	movs	r0, #0
 8016470:	f7ff fef8 	bl	8016264 <audio_out_fill_samples>
}
 8016474:	bf00      	nop
 8016476:	3708      	adds	r7, #8
 8016478:	46bd      	mov	sp, r7
 801647a:	bd80      	pop	{r7, pc}
 801647c:	24009654 	.word	0x24009654
 8016480:	2400964c 	.word	0x2400964c
 8016484:	24009650 	.word	0x24009650
 8016488:	24009644 	.word	0x24009644
 801648c:	24009648 	.word	0x24009648
 8016490:	24009659 	.word	0x24009659
 8016494:	2400965a 	.word	0x2400965a
 8016498:	24009694 	.word	0x24009694

0801649c <AudioOut_Start>:

void AudioOut_Start(void)
{
 801649c:	b580      	push	{r7, lr}
 801649e:	af00      	add	r7, sp, #0
  if (audio_out_sai == NULL)
 80164a0:	4b07      	ldr	r3, [pc, #28]	@ (80164c0 <AudioOut_Start+0x24>)
 80164a2:	681b      	ldr	r3, [r3, #0]
 80164a4:	2b00      	cmp	r3, #0
 80164a6:	d008      	beq.n	80164ba <AudioOut_Start+0x1e>
  {
    return;
  }

  (void)HAL_SAI_Transmit_DMA(audio_out_sai, (uint8_t *)audio_out_buffer, AUDIO_OUT_BUFFER_SAMPLES);
 80164a8:	4b05      	ldr	r3, [pc, #20]	@ (80164c0 <AudioOut_Start+0x24>)
 80164aa:	681b      	ldr	r3, [r3, #0]
 80164ac:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80164b0:	4904      	ldr	r1, [pc, #16]	@ (80164c4 <AudioOut_Start+0x28>)
 80164b2:	4618      	mov	r0, r3
 80164b4:	f7f9 fa30 	bl	800f918 <HAL_SAI_Transmit_DMA>
 80164b8:	e000      	b.n	80164bc <AudioOut_Start+0x20>
    return;
 80164ba:	bf00      	nop
}
 80164bc:	bd80      	pop	{r7, pc}
 80164be:	bf00      	nop
 80164c0:	24009654 	.word	0x24009654
 80164c4:	24005644 	.word	0x24005644

080164c8 <AudioOut_ProcessHalf>:

void AudioOut_ProcessHalf(void)
{
 80164c8:	b480      	push	{r7}
 80164ca:	af00      	add	r7, sp, #0
  audio_dma_half_ready = 1U;
 80164cc:	4b06      	ldr	r3, [pc, #24]	@ (80164e8 <AudioOut_ProcessHalf+0x20>)
 80164ce:	2201      	movs	r2, #1
 80164d0:	701a      	strb	r2, [r3, #0]
  audio_out_half_events++;
 80164d2:	4b06      	ldr	r3, [pc, #24]	@ (80164ec <AudioOut_ProcessHalf+0x24>)
 80164d4:	681b      	ldr	r3, [r3, #0]
 80164d6:	3301      	adds	r3, #1
 80164d8:	4a04      	ldr	r2, [pc, #16]	@ (80164ec <AudioOut_ProcessHalf+0x24>)
 80164da:	6013      	str	r3, [r2, #0]
}
 80164dc:	bf00      	nop
 80164de:	46bd      	mov	sp, r7
 80164e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164e4:	4770      	bx	lr
 80164e6:	bf00      	nop
 80164e8:	24009659 	.word	0x24009659
 80164ec:	24009644 	.word	0x24009644

080164f0 <AudioOut_ProcessFull>:

void AudioOut_ProcessFull(void)
{
 80164f0:	b480      	push	{r7}
 80164f2:	af00      	add	r7, sp, #0
  audio_dma_full_ready = 1U;
 80164f4:	4b06      	ldr	r3, [pc, #24]	@ (8016510 <AudioOut_ProcessFull+0x20>)
 80164f6:	2201      	movs	r2, #1
 80164f8:	701a      	strb	r2, [r3, #0]
  audio_out_full_events++;
 80164fa:	4b06      	ldr	r3, [pc, #24]	@ (8016514 <AudioOut_ProcessFull+0x24>)
 80164fc:	681b      	ldr	r3, [r3, #0]
 80164fe:	3301      	adds	r3, #1
 8016500:	4a04      	ldr	r2, [pc, #16]	@ (8016514 <AudioOut_ProcessFull+0x24>)
 8016502:	6013      	str	r3, [r2, #0]
}
 8016504:	bf00      	nop
 8016506:	46bd      	mov	sp, r7
 8016508:	f85d 7b04 	ldr.w	r7, [sp], #4
 801650c:	4770      	bx	lr
 801650e:	bf00      	nop
 8016510:	2400965a 	.word	0x2400965a
 8016514:	24009648 	.word	0x24009648

08016518 <HAL_SAI_TxHalfCpltCallback>:

void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8016518:	b580      	push	{r7, lr}
 801651a:	b082      	sub	sp, #8
 801651c:	af00      	add	r7, sp, #0
 801651e:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 8016520:	687b      	ldr	r3, [r7, #4]
 8016522:	681b      	ldr	r3, [r3, #0]
 8016524:	4a06      	ldr	r2, [pc, #24]	@ (8016540 <HAL_SAI_TxHalfCpltCallback+0x28>)
 8016526:	4293      	cmp	r3, r2
 8016528:	d106      	bne.n	8016538 <HAL_SAI_TxHalfCpltCallback+0x20>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    brick6_audio_tx_half_count++;
 801652a:	4b06      	ldr	r3, [pc, #24]	@ (8016544 <HAL_SAI_TxHalfCpltCallback+0x2c>)
 801652c:	681b      	ldr	r3, [r3, #0]
 801652e:	3301      	adds	r3, #1
 8016530:	4a04      	ldr	r2, [pc, #16]	@ (8016544 <HAL_SAI_TxHalfCpltCallback+0x2c>)
 8016532:	6013      	str	r3, [r2, #0]
#endif
    AudioOut_ProcessHalf();
 8016534:	f7ff ffc8 	bl	80164c8 <AudioOut_ProcessHalf>
  }
}
 8016538:	bf00      	nop
 801653a:	3708      	adds	r7, #8
 801653c:	46bd      	mov	sp, r7
 801653e:	bd80      	pop	{r7, pc}
 8016540:	40015804 	.word	0x40015804
 8016544:	2400965c 	.word	0x2400965c

08016548 <HAL_SAI_TxCpltCallback>:

void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8016548:	b580      	push	{r7, lr}
 801654a:	b082      	sub	sp, #8
 801654c:	af00      	add	r7, sp, #0
 801654e:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 8016550:	687b      	ldr	r3, [r7, #4]
 8016552:	681b      	ldr	r3, [r3, #0]
 8016554:	4a06      	ldr	r2, [pc, #24]	@ (8016570 <HAL_SAI_TxCpltCallback+0x28>)
 8016556:	4293      	cmp	r3, r2
 8016558:	d106      	bne.n	8016568 <HAL_SAI_TxCpltCallback+0x20>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    brick6_audio_tx_full_count++;
 801655a:	4b06      	ldr	r3, [pc, #24]	@ (8016574 <HAL_SAI_TxCpltCallback+0x2c>)
 801655c:	681b      	ldr	r3, [r3, #0]
 801655e:	3301      	adds	r3, #1
 8016560:	4a04      	ldr	r2, [pc, #16]	@ (8016574 <HAL_SAI_TxCpltCallback+0x2c>)
 8016562:	6013      	str	r3, [r2, #0]
#endif
    AudioOut_ProcessFull();
 8016564:	f7ff ffc4 	bl	80164f0 <AudioOut_ProcessFull>
  }
}
 8016568:	bf00      	nop
 801656a:	3708      	adds	r7, #8
 801656c:	46bd      	mov	sp, r7
 801656e:	bd80      	pop	{r7, pc}
 8016570:	40015804 	.word	0x40015804
 8016574:	24009660 	.word	0x24009660

08016578 <audio_tasklet_poll>:

void audio_tasklet_poll(void)
{
 8016578:	b580      	push	{r7, lr}
 801657a:	af00      	add	r7, sp, #0
  if (audio_dma_half_ready != 0U)
 801657c:	4b10      	ldr	r3, [pc, #64]	@ (80165c0 <audio_tasklet_poll+0x48>)
 801657e:	781b      	ldrb	r3, [r3, #0]
 8016580:	b2db      	uxtb	r3, r3
 8016582:	2b00      	cmp	r3, #0
 8016584:	d009      	beq.n	801659a <audio_tasklet_poll+0x22>
  {
    audio_dma_half_ready = 0U;
 8016586:	4b0e      	ldr	r3, [pc, #56]	@ (80165c0 <audio_tasklet_poll+0x48>)
 8016588:	2200      	movs	r2, #0
 801658a:	701a      	strb	r2, [r3, #0]
    /* TODO: STM32H7 DCache/MPU enabled -> add cache maintenance for audio_out_buffer. */
    audio_out_copy_ring_block(0U);
 801658c:	2000      	movs	r0, #0
 801658e:	f7ff fefd 	bl	801638c <audio_out_copy_ring_block>
    engine_tasklet_notify_frames(AUDIO_OUT_FRAMES_PER_HALF);
 8016592:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8016596:	f000 fd85 	bl	80170a4 <engine_tasklet_notify_frames>
  }

  if (audio_dma_full_ready != 0U)
 801659a:	4b0a      	ldr	r3, [pc, #40]	@ (80165c4 <audio_tasklet_poll+0x4c>)
 801659c:	781b      	ldrb	r3, [r3, #0]
 801659e:	b2db      	uxtb	r3, r3
 80165a0:	2b00      	cmp	r3, #0
 80165a2:	d00a      	beq.n	80165ba <audio_tasklet_poll+0x42>
  {
    audio_dma_full_ready = 0U;
 80165a4:	4b07      	ldr	r3, [pc, #28]	@ (80165c4 <audio_tasklet_poll+0x4c>)
 80165a6:	2200      	movs	r2, #0
 80165a8:	701a      	strb	r2, [r3, #0]
    /* TODO: STM32H7 DCache/MPU enabled -> add cache maintenance for audio_out_buffer. */
    audio_out_copy_ring_block(AUDIO_OUT_FRAMES_PER_HALF);
 80165aa:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80165ae:	f7ff feed 	bl	801638c <audio_out_copy_ring_block>
    engine_tasklet_notify_frames(AUDIO_OUT_FRAMES_PER_HALF);
 80165b2:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80165b6:	f000 fd75 	bl	80170a4 <engine_tasklet_notify_frames>
  }
}
 80165ba:	bf00      	nop
 80165bc:	bd80      	pop	{r7, pc}
 80165be:	bf00      	nop
 80165c0:	24009659 	.word	0x24009659
 80165c4:	2400965a 	.word	0x2400965a

080165c8 <AudioOut_GetHalfEvents>:

uint32_t AudioOut_GetHalfEvents(void)
{
 80165c8:	b480      	push	{r7}
 80165ca:	af00      	add	r7, sp, #0
  return audio_out_half_events;
 80165cc:	4b03      	ldr	r3, [pc, #12]	@ (80165dc <AudioOut_GetHalfEvents+0x14>)
 80165ce:	681b      	ldr	r3, [r3, #0]
}
 80165d0:	4618      	mov	r0, r3
 80165d2:	46bd      	mov	sp, r7
 80165d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165d8:	4770      	bx	lr
 80165da:	bf00      	nop
 80165dc:	24009644 	.word	0x24009644

080165e0 <AudioOut_GetFullEvents>:

uint32_t AudioOut_GetFullEvents(void)
{
 80165e0:	b480      	push	{r7}
 80165e2:	af00      	add	r7, sp, #0
  return audio_out_full_events;
 80165e4:	4b03      	ldr	r3, [pc, #12]	@ (80165f4 <AudioOut_GetFullEvents+0x14>)
 80165e6:	681b      	ldr	r3, [r3, #0]
}
 80165e8:	4618      	mov	r0, r3
 80165ea:	46bd      	mov	sp, r7
 80165ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165f0:	4770      	bx	lr
 80165f2:	bf00      	nop
 80165f4:	24009648 	.word	0x24009648

080165f8 <brick6_app_init>:
#include "stm32h7xx_hal.h"
#include "usb_device.h"
#include "usb_host.h"

void brick6_app_init(void)
{
 80165f8:	b598      	push	{r3, r4, r7, lr}
 80165fa:	af00      	add	r7, sp, #0
  diagnostics_log("FMC init OK\r\n");
 80165fc:	481d      	ldr	r0, [pc, #116]	@ (8016674 <brick6_app_init+0x7c>)
 80165fe:	f000 f893 	bl	8016728 <diagnostics_log>
  diagnostics_log("Starting SDRAM init...\r\n");
 8016602:	481d      	ldr	r0, [pc, #116]	@ (8016678 <brick6_app_init+0x80>)
 8016604:	f000 f890 	bl	8016728 <diagnostics_log>
  SDRAM_Init();
 8016608:	f002 fed2 	bl	80193b0 <SDRAM_Init>
  diagnostics_log("SDRAM init done\r\n");
 801660c:	481b      	ldr	r0, [pc, #108]	@ (801667c <brick6_app_init+0x84>)
 801660e:	f000 f88b 	bl	8016728 <diagnostics_log>
  diagnostics_log("Starting SDRAM test...\r\n");
 8016612:	481b      	ldr	r0, [pc, #108]	@ (8016680 <brick6_app_init+0x88>)
 8016614:	f000 f888 	bl	8016728 <diagnostics_log>
  SDRAM_Test();
 8016618:	f002 fef8 	bl	801940c <SDRAM_Test>
  diagnostics_sdram_alloc_test();
 801661c:	f000 f8c6 	bl	80167ac <diagnostics_sdram_alloc_test>

  diagnostics_on_sd_stream_init(sd_stream_init(&hsd1));
 8016620:	4818      	ldr	r0, [pc, #96]	@ (8016684 <brick6_app_init+0x8c>)
 8016622:	f002 f98d 	bl	8018940 <sd_stream_init>
 8016626:	4603      	mov	r3, r0
 8016628:	4618      	mov	r0, r3
 801662a:	f000 fa5f 	bl	8016aec <diagnostics_on_sd_stream_init>

  MX_USB_DEVICE_Init();
 801662e:	f7ed f805 	bl	800363c <MX_USB_DEVICE_Init>
  MX_USB_HOST_Init();
 8016632:	f7ed f859 	bl	80036e8 <MX_USB_HOST_Init>
  /* Init audio */
  AudioOut_Init(&hsai_BlockA1);
 8016636:	4814      	ldr	r0, [pc, #80]	@ (8016688 <brick6_app_init+0x90>)
 8016638:	f7ff fefa 	bl	8016430 <AudioOut_Init>
  AudioIn_Init(&hsai_BlockB1);
 801663c:	4813      	ldr	r0, [pc, #76]	@ (801668c <brick6_app_init+0x94>)
 801663e:	f7ff fd29 	bl	8016094 <AudioIn_Init>

  engine_tasklet_init(AUDIO_OUT_SAMPLE_RATE);
 8016642:	f64b 3080 	movw	r0, #48000	@ 0xbb80
 8016646:	f000 fd07 	bl	8017058 <engine_tasklet_init>

  AudioOut_Start();
 801664a:	f7ff ff27 	bl	801649c <AudioOut_Start>
  (void)HAL_SAI_Receive_DMA(&hsai_BlockB1,
                            (uint8_t *)AudioIn_GetBuffer(),
 801664e:	f7ff fd8b 	bl	8016168 <AudioIn_GetBuffer>
 8016652:	4604      	mov	r4, r0
                            AudioIn_GetBufferSamples());
 8016654:	f7ff fdb4 	bl	80161c0 <AudioIn_GetBufferSamples>
 8016658:	4603      	mov	r3, r0
  (void)HAL_SAI_Receive_DMA(&hsai_BlockB1,
 801665a:	b29b      	uxth	r3, r3
 801665c:	461a      	mov	r2, r3
 801665e:	4621      	mov	r1, r4
 8016660:	480a      	ldr	r0, [pc, #40]	@ (801668c <brick6_app_init+0x94>)
 8016662:	f7f9 fa0f 	bl	800fa84 <HAL_SAI_Receive_DMA>

  HAL_Delay(200);
 8016666:	20c8      	movs	r0, #200	@ 0xc8
 8016668:	f7ee fa84 	bl	8004b74 <HAL_Delay>

  /* Init MIDI */
  midi_init();
 801666c:	f001 fbe0 	bl	8017e30 <midi_init>
}
 8016670:	bf00      	nop
 8016672:	bd98      	pop	{r3, r4, r7, pc}
 8016674:	0801b0a0 	.word	0x0801b0a0
 8016678:	0801b0b0 	.word	0x0801b0b0
 801667c:	0801b0cc 	.word	0x0801b0cc
 8016680:	0801b0e0 	.word	0x0801b0e0
 8016684:	2400de2c 	.word	0x2400de2c
 8016688:	24009ba0 	.word	0x24009ba0
 801668c:	24009c38 	.word	0x24009c38

08016690 <sdram_swap16>:
 *
 * Do NOT use direct 32-bit pointers on SDRAM without the swap.
 * ========================================================= */

static inline uint32_t sdram_swap16(uint32_t value)
{
 8016690:	b480      	push	{r7}
 8016692:	b083      	sub	sp, #12
 8016694:	af00      	add	r7, sp, #0
 8016696:	6078      	str	r0, [r7, #4]
    return (value >> 16) | (value << 16);
 8016698:	687b      	ldr	r3, [r7, #4]
 801669a:	ea4f 4333 	mov.w	r3, r3, ror #16
}
 801669e:	4618      	mov	r0, r3
 80166a0:	370c      	adds	r7, #12
 80166a2:	46bd      	mov	sp, r7
 80166a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166a8:	4770      	bx	lr

080166aa <sdram_write32>:

static inline void sdram_write32(uint32_t index, uint32_t value)
{
 80166aa:	b590      	push	{r4, r7, lr}
 80166ac:	b085      	sub	sp, #20
 80166ae:	af00      	add	r7, sp, #0
 80166b0:	6078      	str	r0, [r7, #4]
 80166b2:	6039      	str	r1, [r7, #0]
    volatile uint32_t *mem = (uint32_t *)SDRAM_BANK_ADDR;
 80166b4:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 80166b8:	60fb      	str	r3, [r7, #12]
    mem[index] = sdram_swap16(value);   /*  swap on write */
 80166ba:	687b      	ldr	r3, [r7, #4]
 80166bc:	009b      	lsls	r3, r3, #2
 80166be:	68fa      	ldr	r2, [r7, #12]
 80166c0:	18d4      	adds	r4, r2, r3
 80166c2:	6838      	ldr	r0, [r7, #0]
 80166c4:	f7ff ffe4 	bl	8016690 <sdram_swap16>
 80166c8:	4603      	mov	r3, r0
 80166ca:	6023      	str	r3, [r4, #0]
}
 80166cc:	bf00      	nop
 80166ce:	3714      	adds	r7, #20
 80166d0:	46bd      	mov	sp, r7
 80166d2:	bd90      	pop	{r4, r7, pc}

080166d4 <sdram_read32>:

static inline uint32_t sdram_read32(uint32_t index)
{
 80166d4:	b580      	push	{r7, lr}
 80166d6:	b084      	sub	sp, #16
 80166d8:	af00      	add	r7, sp, #0
 80166da:	6078      	str	r0, [r7, #4]
    volatile uint32_t *mem = (uint32_t *)SDRAM_BANK_ADDR;
 80166dc:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 80166e0:	60fb      	str	r3, [r7, #12]
    uint32_t raw = mem[index];
 80166e2:	687b      	ldr	r3, [r7, #4]
 80166e4:	009b      	lsls	r3, r3, #2
 80166e6:	68fa      	ldr	r2, [r7, #12]
 80166e8:	4413      	add	r3, r2
 80166ea:	681b      	ldr	r3, [r3, #0]
 80166ec:	60bb      	str	r3, [r7, #8]
    return sdram_swap16(raw);           /*  swap on read */
 80166ee:	68b8      	ldr	r0, [r7, #8]
 80166f0:	f7ff ffce 	bl	8016690 <sdram_swap16>
 80166f4:	4603      	mov	r3, r0
}
 80166f6:	4618      	mov	r0, r3
 80166f8:	3710      	adds	r7, #16
 80166fa:	46bd      	mov	sp, r7
 80166fc:	bd80      	pop	{r7, pc}
	...

08016700 <uart_log>:
static uint32_t sd_last_buf1_count = 0U;
static uint8_t sd_test_sector0_done = 0U;
static uint8_t sd_test_known_done = 0U;

static void uart_log(const char *message)
{
 8016700:	b580      	push	{r7, lr}
 8016702:	b082      	sub	sp, #8
 8016704:	af00      	add	r7, sp, #0
 8016706:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 8016708:	6878      	ldr	r0, [r7, #4]
 801670a:	f7e9 fdf3 	bl	80002f4 <strlen>
 801670e:	4603      	mov	r3, r0
 8016710:	b29a      	uxth	r2, r3
 8016712:	230a      	movs	r3, #10
 8016714:	6879      	ldr	r1, [r7, #4]
 8016716:	4803      	ldr	r0, [pc, #12]	@ (8016724 <uart_log+0x24>)
 8016718:	f7fb fa9d 	bl	8011c56 <HAL_UART_Transmit>
}
 801671c:	bf00      	nop
 801671e:	3708      	adds	r7, #8
 8016720:	46bd      	mov	sp, r7
 8016722:	bd80      	pop	{r7, pc}
 8016724:	24015ec0 	.word	0x24015ec0

08016728 <diagnostics_log>:

void diagnostics_log(const char *message)
{
 8016728:	b580      	push	{r7, lr}
 801672a:	b082      	sub	sp, #8
 801672c:	af00      	add	r7, sp, #0
 801672e:	6078      	str	r0, [r7, #4]
  uart_log(message);
 8016730:	6878      	ldr	r0, [r7, #4]
 8016732:	f7ff ffe5 	bl	8016700 <uart_log>
}
 8016736:	bf00      	nop
 8016738:	3708      	adds	r7, #8
 801673a:	46bd      	mov	sp, r7
 801673c:	bd80      	pop	{r7, pc}

0801673e <diagnostics_logf>:

void diagnostics_logf(const char *fmt, ...)
{
 801673e:	b40f      	push	{r0, r1, r2, r3}
 8016740:	b580      	push	{r7, lr}
 8016742:	b0c2      	sub	sp, #264	@ 0x108
 8016744:	af00      	add	r7, sp, #0
  char buffer[256];
  va_list args;

  va_start(args, fmt);
 8016746:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 801674a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801674e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8016752:	601a      	str	r2, [r3, #0]
  vsnprintf(buffer, sizeof(buffer), fmt, args);
 8016754:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8016758:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801675c:	f107 0008 	add.w	r0, r7, #8
 8016760:	681b      	ldr	r3, [r3, #0]
 8016762:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8016766:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801676a:	f003 fef7 	bl	801a55c <vsniprintf>
  va_end(args);

  uart_log(buffer);
 801676e:	f107 0308 	add.w	r3, r7, #8
 8016772:	4618      	mov	r0, r3
 8016774:	f7ff ffc4 	bl	8016700 <uart_log>
}
 8016778:	bf00      	nop
 801677a:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 801677e:	46bd      	mov	sp, r7
 8016780:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8016784:	b004      	add	sp, #16
 8016786:	4770      	bx	lr

08016788 <SDRAM_Alloc_Test_Stop>:

#define LOG(msg) diagnostics_log(msg)
#define LOGF(fmt, ...) diagnostics_logf(fmt, __VA_ARGS__)

static void SDRAM_Alloc_Test_Stop(uint32_t index, uint32_t got, uint32_t expected)
{
 8016788:	b580      	push	{r7, lr}
 801678a:	b084      	sub	sp, #16
 801678c:	af00      	add	r7, sp, #0
 801678e:	60f8      	str	r0, [r7, #12]
 8016790:	60b9      	str	r1, [r7, #8]
 8016792:	607a      	str	r2, [r7, #4]
  LOGF("SDRAM alloc test FAILED idx=%lu got=0x%08lX expected=0x%08lX\r\n",
 8016794:	687b      	ldr	r3, [r7, #4]
 8016796:	68ba      	ldr	r2, [r7, #8]
 8016798:	68f9      	ldr	r1, [r7, #12]
 801679a:	4803      	ldr	r0, [pc, #12]	@ (80167a8 <SDRAM_Alloc_Test_Stop+0x20>)
 801679c:	f7ff ffcf 	bl	801673e <diagnostics_logf>
       (unsigned long)index,
       (unsigned long)got,
       (unsigned long)expected);
  while (1)
  {
    HAL_Delay(100);
 80167a0:	2064      	movs	r0, #100	@ 0x64
 80167a2:	f7ee f9e7 	bl	8004b74 <HAL_Delay>
 80167a6:	e7fb      	b.n	80167a0 <SDRAM_Alloc_Test_Stop+0x18>
 80167a8:	0801b0fc 	.word	0x0801b0fc

080167ac <diagnostics_sdram_alloc_test>:
  }
}

void diagnostics_sdram_alloc_test(void)
{
 80167ac:	b580      	push	{r7, lr}
 80167ae:	b090      	sub	sp, #64	@ 0x40
 80167b0:	af00      	add	r7, sp, #0
  const uint32_t block1_size = 1024U * 1024U;
 80167b2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80167b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const uint32_t block2_size = 512U * 1024U;
 80167b8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80167bc:	62bb      	str	r3, [r7, #40]	@ 0x28

  SDRAM_Alloc_Reset();
 80167be:	f002 ff59 	bl	8019674 <SDRAM_Alloc_Reset>

  uint16_t *block16 = (uint16_t *)SDRAM_Alloc(block1_size, 2U);
 80167c2:	2102      	movs	r1, #2
 80167c4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80167c6:	f002 ff7b 	bl	80196c0 <SDRAM_Alloc>
 80167ca:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t *block32 = (uint32_t *)SDRAM_Alloc(block2_size, 4U);
 80167cc:	2104      	movs	r1, #4
 80167ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80167d0:	f002 ff76 	bl	80196c0 <SDRAM_Alloc>
 80167d4:	6238      	str	r0, [r7, #32]

  LOGF("SDRAM alloc block1=%p size=%lu\r\n", (void *)block16, (unsigned long)block1_size);
 80167d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80167d8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80167da:	4849      	ldr	r0, [pc, #292]	@ (8016900 <diagnostics_sdram_alloc_test+0x154>)
 80167dc:	f7ff ffaf 	bl	801673e <diagnostics_logf>
  LOGF("SDRAM alloc block2=%p size=%lu\r\n", (void *)block32, (unsigned long)block2_size);
 80167e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80167e2:	6a39      	ldr	r1, [r7, #32]
 80167e4:	4847      	ldr	r0, [pc, #284]	@ (8016904 <diagnostics_sdram_alloc_test+0x158>)
 80167e6:	f7ff ffaa 	bl	801673e <diagnostics_logf>

  if ((block16 == NULL) || (block32 == NULL))
 80167ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80167ec:	2b00      	cmp	r3, #0
 80167ee:	d002      	beq.n	80167f6 <diagnostics_sdram_alloc_test+0x4a>
 80167f0:	6a3b      	ldr	r3, [r7, #32]
 80167f2:	2b00      	cmp	r3, #0
 80167f4:	d106      	bne.n	8016804 <diagnostics_sdram_alloc_test+0x58>
  {
    LOG("SDRAM alloc test FAILED: out of memory\r\n");
 80167f6:	4844      	ldr	r0, [pc, #272]	@ (8016908 <diagnostics_sdram_alloc_test+0x15c>)
 80167f8:	f7ff ff96 	bl	8016728 <diagnostics_log>
    while (1)
    {
      HAL_Delay(100);
 80167fc:	2064      	movs	r0, #100	@ 0x64
 80167fe:	f7ee f9b9 	bl	8004b74 <HAL_Delay>
 8016802:	e7fb      	b.n	80167fc <diagnostics_sdram_alloc_test+0x50>
    }
  }

  /* 16-bit pattern test (safe on x16 bus). */
  uint32_t count16 = block1_size / sizeof(uint16_t);
 8016804:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016806:	085b      	lsrs	r3, r3, #1
 8016808:	61fb      	str	r3, [r7, #28]
  for (uint32_t i = 0; i < count16; i++)
 801680a:	2300      	movs	r3, #0
 801680c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801680e:	e00c      	b.n	801682a <diagnostics_sdram_alloc_test+0x7e>
  {
    block16[i] = (uint16_t)(0xA500U ^ (uint16_t)i);
 8016810:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016812:	b299      	uxth	r1, r3
 8016814:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016816:	005b      	lsls	r3, r3, #1
 8016818:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801681a:	441a      	add	r2, r3
 801681c:	4b3b      	ldr	r3, [pc, #236]	@ (801690c <diagnostics_sdram_alloc_test+0x160>)
 801681e:	404b      	eors	r3, r1
 8016820:	b29b      	uxth	r3, r3
 8016822:	8013      	strh	r3, [r2, #0]
  for (uint32_t i = 0; i < count16; i++)
 8016824:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016826:	3301      	adds	r3, #1
 8016828:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801682a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801682c:	69fb      	ldr	r3, [r7, #28]
 801682e:	429a      	cmp	r2, r3
 8016830:	d3ee      	bcc.n	8016810 <diagnostics_sdram_alloc_test+0x64>
  }

  for (uint32_t i = 0; i < count16; i++)
 8016832:	2300      	movs	r3, #0
 8016834:	63bb      	str	r3, [r7, #56]	@ 0x38
 8016836:	e01a      	b.n	801686e <diagnostics_sdram_alloc_test+0xc2>
  {
    uint16_t expected = (uint16_t)(0xA500U ^ (uint16_t)i);
 8016838:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801683a:	b29a      	uxth	r2, r3
 801683c:	4b33      	ldr	r3, [pc, #204]	@ (801690c <diagnostics_sdram_alloc_test+0x160>)
 801683e:	4053      	eors	r3, r2
 8016840:	80fb      	strh	r3, [r7, #6]
    if (block16[i] != expected)
 8016842:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016844:	005b      	lsls	r3, r3, #1
 8016846:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016848:	4413      	add	r3, r2
 801684a:	881b      	ldrh	r3, [r3, #0]
 801684c:	88fa      	ldrh	r2, [r7, #6]
 801684e:	429a      	cmp	r2, r3
 8016850:	d00a      	beq.n	8016868 <diagnostics_sdram_alloc_test+0xbc>
    {
      SDRAM_Alloc_Test_Stop(i, block16[i], expected);
 8016852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016854:	005b      	lsls	r3, r3, #1
 8016856:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016858:	4413      	add	r3, r2
 801685a:	881b      	ldrh	r3, [r3, #0]
 801685c:	4619      	mov	r1, r3
 801685e:	88fb      	ldrh	r3, [r7, #6]
 8016860:	461a      	mov	r2, r3
 8016862:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8016864:	f7ff ff90 	bl	8016788 <SDRAM_Alloc_Test_Stop>
  for (uint32_t i = 0; i < count16; i++)
 8016868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801686a:	3301      	adds	r3, #1
 801686c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801686e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016870:	69fb      	ldr	r3, [r7, #28]
 8016872:	429a      	cmp	r2, r3
 8016874:	d3e0      	bcc.n	8016838 <diagnostics_sdram_alloc_test+0x8c>
    }
  }

  /* 32-bit pattern test using swap-safe helpers. */
  uint32_t count32 = block2_size / sizeof(uint32_t);
 8016876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016878:	089b      	lsrs	r3, r3, #2
 801687a:	61bb      	str	r3, [r7, #24]
  uint32_t base_index = ((uint32_t)(uintptr_t)block32 - SDRAM_BANK_ADDR) / sizeof(uint32_t);
 801687c:	6a3b      	ldr	r3, [r7, #32]
 801687e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8016882:	089b      	lsrs	r3, r3, #2
 8016884:	617b      	str	r3, [r7, #20]

  for (uint32_t i = 0; i < count32; i++)
 8016886:	2300      	movs	r3, #0
 8016888:	637b      	str	r3, [r7, #52]	@ 0x34
 801688a:	e00e      	b.n	80168aa <diagnostics_sdram_alloc_test+0xfe>
  {
    uint32_t value = 0x5A5A0000U | (i & 0xFFFFU);
 801688c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801688e:	b29a      	uxth	r2, r3
 8016890:	4b1f      	ldr	r3, [pc, #124]	@ (8016910 <diagnostics_sdram_alloc_test+0x164>)
 8016892:	4313      	orrs	r3, r2
 8016894:	60bb      	str	r3, [r7, #8]
    sdram_write32(base_index + i, value);
 8016896:	697a      	ldr	r2, [r7, #20]
 8016898:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801689a:	4413      	add	r3, r2
 801689c:	68b9      	ldr	r1, [r7, #8]
 801689e:	4618      	mov	r0, r3
 80168a0:	f7ff ff03 	bl	80166aa <sdram_write32>
  for (uint32_t i = 0; i < count32; i++)
 80168a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80168a6:	3301      	adds	r3, #1
 80168a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80168aa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80168ac:	69bb      	ldr	r3, [r7, #24]
 80168ae:	429a      	cmp	r2, r3
 80168b0:	d3ec      	bcc.n	801688c <diagnostics_sdram_alloc_test+0xe0>
  }

  for (uint32_t i = 0; i < count32; i++)
 80168b2:	2300      	movs	r3, #0
 80168b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80168b6:	e017      	b.n	80168e8 <diagnostics_sdram_alloc_test+0x13c>
  {
    uint32_t expected = 0x5A5A0000U | (i & 0xFFFFU);
 80168b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80168ba:	b29a      	uxth	r2, r3
 80168bc:	4b14      	ldr	r3, [pc, #80]	@ (8016910 <diagnostics_sdram_alloc_test+0x164>)
 80168be:	4313      	orrs	r3, r2
 80168c0:	613b      	str	r3, [r7, #16]
    uint32_t read_value = sdram_read32(base_index + i);
 80168c2:	697a      	ldr	r2, [r7, #20]
 80168c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80168c6:	4413      	add	r3, r2
 80168c8:	4618      	mov	r0, r3
 80168ca:	f7ff ff03 	bl	80166d4 <sdram_read32>
 80168ce:	60f8      	str	r0, [r7, #12]
    if (read_value != expected)
 80168d0:	68fa      	ldr	r2, [r7, #12]
 80168d2:	693b      	ldr	r3, [r7, #16]
 80168d4:	429a      	cmp	r2, r3
 80168d6:	d004      	beq.n	80168e2 <diagnostics_sdram_alloc_test+0x136>
    {
      SDRAM_Alloc_Test_Stop(i, read_value, expected);
 80168d8:	693a      	ldr	r2, [r7, #16]
 80168da:	68f9      	ldr	r1, [r7, #12]
 80168dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80168de:	f7ff ff53 	bl	8016788 <SDRAM_Alloc_Test_Stop>
  for (uint32_t i = 0; i < count32; i++)
 80168e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80168e4:	3301      	adds	r3, #1
 80168e6:	633b      	str	r3, [r7, #48]	@ 0x30
 80168e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80168ea:	69bb      	ldr	r3, [r7, #24]
 80168ec:	429a      	cmp	r2, r3
 80168ee:	d3e3      	bcc.n	80168b8 <diagnostics_sdram_alloc_test+0x10c>
    }
  }

  LOG("SDRAM alloc test OK\r\n");
 80168f0:	4808      	ldr	r0, [pc, #32]	@ (8016914 <diagnostics_sdram_alloc_test+0x168>)
 80168f2:	f7ff ff19 	bl	8016728 <diagnostics_log>
}
 80168f6:	bf00      	nop
 80168f8:	3740      	adds	r7, #64	@ 0x40
 80168fa:	46bd      	mov	sp, r7
 80168fc:	bd80      	pop	{r7, pc}
 80168fe:	bf00      	nop
 8016900:	0801b13c 	.word	0x0801b13c
 8016904:	0801b160 	.word	0x0801b160
 8016908:	0801b184 	.word	0x0801b184
 801690c:	ffffa500 	.word	0xffffa500
 8016910:	5a5a0000 	.word	0x5a5a0000
 8016914:	0801b1b0 	.word	0x0801b1b0

08016918 <SD_MemoryRegion>:

static const char *SD_MemoryRegion(const void *address)
{
 8016918:	b480      	push	{r7}
 801691a:	b085      	sub	sp, #20
 801691c:	af00      	add	r7, sp, #0
 801691e:	6078      	str	r0, [r7, #4]
  uintptr_t addr = (uintptr_t)address;
 8016920:	687b      	ldr	r3, [r7, #4]
 8016922:	60fb      	str	r3, [r7, #12]
  if (addr >= 0x20000000U && addr < 0x20020000U)
 8016924:	68fb      	ldr	r3, [r7, #12]
 8016926:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801692a:	d305      	bcc.n	8016938 <SD_MemoryRegion+0x20>
 801692c:	68fb      	ldr	r3, [r7, #12]
 801692e:	4a1a      	ldr	r2, [pc, #104]	@ (8016998 <SD_MemoryRegion+0x80>)
 8016930:	4293      	cmp	r3, r2
 8016932:	d801      	bhi.n	8016938 <SD_MemoryRegion+0x20>
  {
    return "DTCM";
 8016934:	4b19      	ldr	r3, [pc, #100]	@ (801699c <SD_MemoryRegion+0x84>)
 8016936:	e028      	b.n	801698a <SD_MemoryRegion+0x72>
  }
  if (addr >= 0x24000000U && addr < 0x24080000U)
 8016938:	68fb      	ldr	r3, [r7, #12]
 801693a:	f1b3 5f10 	cmp.w	r3, #603979776	@ 0x24000000
 801693e:	d305      	bcc.n	801694c <SD_MemoryRegion+0x34>
 8016940:	68fb      	ldr	r3, [r7, #12]
 8016942:	4a17      	ldr	r2, [pc, #92]	@ (80169a0 <SD_MemoryRegion+0x88>)
 8016944:	4293      	cmp	r3, r2
 8016946:	d801      	bhi.n	801694c <SD_MemoryRegion+0x34>
  {
    return "AXI SRAM";
 8016948:	4b16      	ldr	r3, [pc, #88]	@ (80169a4 <SD_MemoryRegion+0x8c>)
 801694a:	e01e      	b.n	801698a <SD_MemoryRegion+0x72>
  }
  if (addr >= 0x30000000U && addr < 0x30048000U)
 801694c:	68fb      	ldr	r3, [r7, #12]
 801694e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8016952:	d305      	bcc.n	8016960 <SD_MemoryRegion+0x48>
 8016954:	68fb      	ldr	r3, [r7, #12]
 8016956:	4a14      	ldr	r2, [pc, #80]	@ (80169a8 <SD_MemoryRegion+0x90>)
 8016958:	4293      	cmp	r3, r2
 801695a:	d201      	bcs.n	8016960 <SD_MemoryRegion+0x48>
  {
    return "D2 SRAM";
 801695c:	4b13      	ldr	r3, [pc, #76]	@ (80169ac <SD_MemoryRegion+0x94>)
 801695e:	e014      	b.n	801698a <SD_MemoryRegion+0x72>
  }
  if (addr >= 0x38000000U && addr < 0x38010000U)
 8016960:	68fb      	ldr	r3, [r7, #12]
 8016962:	f1b3 5f60 	cmp.w	r3, #939524096	@ 0x38000000
 8016966:	d305      	bcc.n	8016974 <SD_MemoryRegion+0x5c>
 8016968:	68fb      	ldr	r3, [r7, #12]
 801696a:	4a11      	ldr	r2, [pc, #68]	@ (80169b0 <SD_MemoryRegion+0x98>)
 801696c:	4293      	cmp	r3, r2
 801696e:	d801      	bhi.n	8016974 <SD_MemoryRegion+0x5c>
  {
    return "D3 SRAM";
 8016970:	4b10      	ldr	r3, [pc, #64]	@ (80169b4 <SD_MemoryRegion+0x9c>)
 8016972:	e00a      	b.n	801698a <SD_MemoryRegion+0x72>
  }
  if (addr >= 0xC0000000U && addr < 0xD0000000U)
 8016974:	68fb      	ldr	r3, [r7, #12]
 8016976:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 801697a:	d305      	bcc.n	8016988 <SD_MemoryRegion+0x70>
 801697c:	68fb      	ldr	r3, [r7, #12]
 801697e:	f1b3 4f50 	cmp.w	r3, #3489660928	@ 0xd0000000
 8016982:	d201      	bcs.n	8016988 <SD_MemoryRegion+0x70>
  {
    return "SDRAM";
 8016984:	4b0c      	ldr	r3, [pc, #48]	@ (80169b8 <SD_MemoryRegion+0xa0>)
 8016986:	e000      	b.n	801698a <SD_MemoryRegion+0x72>
  }
  return "UNKNOWN";
 8016988:	4b0c      	ldr	r3, [pc, #48]	@ (80169bc <SD_MemoryRegion+0xa4>)
}
 801698a:	4618      	mov	r0, r3
 801698c:	3714      	adds	r7, #20
 801698e:	46bd      	mov	sp, r7
 8016990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016994:	4770      	bx	lr
 8016996:	bf00      	nop
 8016998:	2001ffff 	.word	0x2001ffff
 801699c:	0801b1c8 	.word	0x0801b1c8
 80169a0:	2407ffff 	.word	0x2407ffff
 80169a4:	0801b1d0 	.word	0x0801b1d0
 80169a8:	30048000 	.word	0x30048000
 80169ac:	0801b1dc 	.word	0x0801b1dc
 80169b0:	3800ffff 	.word	0x3800ffff
 80169b4:	0801b1e4 	.word	0x0801b1e4
 80169b8:	0801b1ec 	.word	0x0801b1ec
 80169bc:	0801b1f4 	.word	0x0801b1f4

080169c0 <SD_LogHex>:

static void SD_LogHex(const uint8_t *data, uint32_t length)
{
 80169c0:	b580      	push	{r7, lr}
 80169c2:	b09a      	sub	sp, #104	@ 0x68
 80169c4:	af00      	add	r7, sp, #0
 80169c6:	6078      	str	r0, [r7, #4]
 80169c8:	6039      	str	r1, [r7, #0]
  char line[80];
  uint32_t offset = 0U;
 80169ca:	2300      	movs	r3, #0
 80169cc:	667b      	str	r3, [r7, #100]	@ 0x64
  while (offset < length)
 80169ce:	e043      	b.n	8016a58 <SD_LogHex+0x98>
  {
    uint32_t count = (length - offset > 16U) ? 16U : (length - offset);
 80169d0:	683a      	ldr	r2, [r7, #0]
 80169d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80169d4:	1ad3      	subs	r3, r2, r3
 80169d6:	2b10      	cmp	r3, #16
 80169d8:	bf28      	it	cs
 80169da:	2310      	movcs	r3, #16
 80169dc:	65bb      	str	r3, [r7, #88]	@ 0x58
    int pos = snprintf(line, sizeof(line), "%04lX:", (unsigned long)offset);
 80169de:	f107 0008 	add.w	r0, r7, #8
 80169e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80169e4:	4a21      	ldr	r2, [pc, #132]	@ (8016a6c <SD_LogHex+0xac>)
 80169e6:	2150      	movs	r1, #80	@ 0x50
 80169e8:	f003 fd54 	bl	801a494 <sniprintf>
 80169ec:	6638      	str	r0, [r7, #96]	@ 0x60
    for (uint32_t i = 0; i < count && pos < (int)sizeof(line) - 4; i++)
 80169ee:	2300      	movs	r3, #0
 80169f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80169f2:	e016      	b.n	8016a22 <SD_LogHex+0x62>
    {
      pos += snprintf(&line[pos], sizeof(line) - (size_t)pos, " %02X", data[offset + i]);
 80169f4:	f107 0208 	add.w	r2, r7, #8
 80169f8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80169fa:	18d0      	adds	r0, r2, r3
 80169fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80169fe:	f1c3 0150 	rsb	r1, r3, #80	@ 0x50
 8016a02:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8016a04:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016a06:	4413      	add	r3, r2
 8016a08:	687a      	ldr	r2, [r7, #4]
 8016a0a:	4413      	add	r3, r2
 8016a0c:	781b      	ldrb	r3, [r3, #0]
 8016a0e:	4a18      	ldr	r2, [pc, #96]	@ (8016a70 <SD_LogHex+0xb0>)
 8016a10:	f003 fd40 	bl	801a494 <sniprintf>
 8016a14:	4602      	mov	r2, r0
 8016a16:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016a18:	4413      	add	r3, r2
 8016a1a:	663b      	str	r3, [r7, #96]	@ 0x60
    for (uint32_t i = 0; i < count && pos < (int)sizeof(line) - 4; i++)
 8016a1c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016a1e:	3301      	adds	r3, #1
 8016a20:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8016a22:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8016a24:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8016a26:	429a      	cmp	r2, r3
 8016a28:	d202      	bcs.n	8016a30 <SD_LogHex+0x70>
 8016a2a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016a2c:	2b4b      	cmp	r3, #75	@ 0x4b
 8016a2e:	dde1      	ble.n	80169f4 <SD_LogHex+0x34>
    }
    snprintf(&line[pos], sizeof(line) - (size_t)pos, "\r\n");
 8016a30:	f107 0208 	add.w	r2, r7, #8
 8016a34:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016a36:	18d0      	adds	r0, r2, r3
 8016a38:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016a3a:	f1c3 0350 	rsb	r3, r3, #80	@ 0x50
 8016a3e:	4a0d      	ldr	r2, [pc, #52]	@ (8016a74 <SD_LogHex+0xb4>)
 8016a40:	4619      	mov	r1, r3
 8016a42:	f003 fd27 	bl	801a494 <sniprintf>
    uart_log(line);
 8016a46:	f107 0308 	add.w	r3, r7, #8
 8016a4a:	4618      	mov	r0, r3
 8016a4c:	f7ff fe58 	bl	8016700 <uart_log>
    offset += count;
 8016a50:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8016a52:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8016a54:	4413      	add	r3, r2
 8016a56:	667b      	str	r3, [r7, #100]	@ 0x64
  while (offset < length)
 8016a58:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8016a5a:	683b      	ldr	r3, [r7, #0]
 8016a5c:	429a      	cmp	r2, r3
 8016a5e:	d3b7      	bcc.n	80169d0 <SD_LogHex+0x10>
  }
}
 8016a60:	bf00      	nop
 8016a62:	bf00      	nop
 8016a64:	3768      	adds	r7, #104	@ 0x68
 8016a66:	46bd      	mov	sp, r7
 8016a68:	bd80      	pop	{r7, pc}
 8016a6a:	bf00      	nop
 8016a6c:	0801b1fc 	.word	0x0801b1fc
 8016a70:	0801b204 	.word	0x0801b204
 8016a74:	0801b20c 	.word	0x0801b20c

08016a78 <SD_CRC32>:

static uint32_t SD_CRC32(const uint8_t *data, uint32_t length)
{
 8016a78:	b480      	push	{r7}
 8016a7a:	b087      	sub	sp, #28
 8016a7c:	af00      	add	r7, sp, #0
 8016a7e:	6078      	str	r0, [r7, #4]
 8016a80:	6039      	str	r1, [r7, #0]
  uint32_t crc = 0xFFFFFFFFU;
 8016a82:	f04f 33ff 	mov.w	r3, #4294967295
 8016a86:	617b      	str	r3, [r7, #20]
  for (uint32_t i = 0U; i < length; i++)
 8016a88:	2300      	movs	r3, #0
 8016a8a:	613b      	str	r3, [r7, #16]
 8016a8c:	e01f      	b.n	8016ace <SD_CRC32+0x56>
  {
    crc ^= data[i];
 8016a8e:	687a      	ldr	r2, [r7, #4]
 8016a90:	693b      	ldr	r3, [r7, #16]
 8016a92:	4413      	add	r3, r2
 8016a94:	781b      	ldrb	r3, [r3, #0]
 8016a96:	461a      	mov	r2, r3
 8016a98:	697b      	ldr	r3, [r7, #20]
 8016a9a:	4053      	eors	r3, r2
 8016a9c:	617b      	str	r3, [r7, #20]
    for (uint32_t bit = 0U; bit < 8U; bit++)
 8016a9e:	2300      	movs	r3, #0
 8016aa0:	60fb      	str	r3, [r7, #12]
 8016aa2:	e00e      	b.n	8016ac2 <SD_CRC32+0x4a>
    {
      uint32_t mask = 0U - (crc & 1U);
 8016aa4:	697b      	ldr	r3, [r7, #20]
 8016aa6:	f003 0301 	and.w	r3, r3, #1
 8016aaa:	425b      	negs	r3, r3
 8016aac:	60bb      	str	r3, [r7, #8]
      crc = (crc >> 1U) ^ (0xEDB88320U & mask);
 8016aae:	697b      	ldr	r3, [r7, #20]
 8016ab0:	085a      	lsrs	r2, r3, #1
 8016ab2:	68b9      	ldr	r1, [r7, #8]
 8016ab4:	4b0c      	ldr	r3, [pc, #48]	@ (8016ae8 <SD_CRC32+0x70>)
 8016ab6:	400b      	ands	r3, r1
 8016ab8:	4053      	eors	r3, r2
 8016aba:	617b      	str	r3, [r7, #20]
    for (uint32_t bit = 0U; bit < 8U; bit++)
 8016abc:	68fb      	ldr	r3, [r7, #12]
 8016abe:	3301      	adds	r3, #1
 8016ac0:	60fb      	str	r3, [r7, #12]
 8016ac2:	68fb      	ldr	r3, [r7, #12]
 8016ac4:	2b07      	cmp	r3, #7
 8016ac6:	d9ed      	bls.n	8016aa4 <SD_CRC32+0x2c>
  for (uint32_t i = 0U; i < length; i++)
 8016ac8:	693b      	ldr	r3, [r7, #16]
 8016aca:	3301      	adds	r3, #1
 8016acc:	613b      	str	r3, [r7, #16]
 8016ace:	693a      	ldr	r2, [r7, #16]
 8016ad0:	683b      	ldr	r3, [r7, #0]
 8016ad2:	429a      	cmp	r2, r3
 8016ad4:	d3db      	bcc.n	8016a8e <SD_CRC32+0x16>
    }
  }
  return ~crc;
 8016ad6:	697b      	ldr	r3, [r7, #20]
 8016ad8:	43db      	mvns	r3, r3
}
 8016ada:	4618      	mov	r0, r3
 8016adc:	371c      	adds	r7, #28
 8016ade:	46bd      	mov	sp, r7
 8016ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ae4:	4770      	bx	lr
 8016ae6:	bf00      	nop
 8016ae8:	edb88320 	.word	0xedb88320

08016aec <diagnostics_on_sd_stream_init>:

void diagnostics_on_sd_stream_init(HAL_StatusTypeDef status)
{
 8016aec:	b580      	push	{r7, lr}
 8016aee:	b082      	sub	sp, #8
 8016af0:	af00      	add	r7, sp, #0
 8016af2:	4603      	mov	r3, r0
 8016af4:	71fb      	strb	r3, [r7, #7]
  sd_test_running = 0U;
 8016af6:	4b16      	ldr	r3, [pc, #88]	@ (8016b50 <diagnostics_on_sd_stream_init+0x64>)
 8016af8:	2200      	movs	r2, #0
 8016afa:	701a      	strb	r2, [r3, #0]
  sd_test_done_logged = 0U;
 8016afc:	4b15      	ldr	r3, [pc, #84]	@ (8016b54 <diagnostics_on_sd_stream_init+0x68>)
 8016afe:	2200      	movs	r2, #0
 8016b00:	701a      	strb	r2, [r3, #0]
  sd_test_failed = 0U;
 8016b02:	4b15      	ldr	r3, [pc, #84]	@ (8016b58 <diagnostics_on_sd_stream_init+0x6c>)
 8016b04:	2200      	movs	r2, #0
 8016b06:	701a      	strb	r2, [r3, #0]
  sd_test_state = SD_TEST_STATE_IDLE;
 8016b08:	4b14      	ldr	r3, [pc, #80]	@ (8016b5c <diagnostics_on_sd_stream_init+0x70>)
 8016b0a:	2200      	movs	r2, #0
 8016b0c:	701a      	strb	r2, [r3, #0]
  sd_test_sector0_done = 0U;
 8016b0e:	4b14      	ldr	r3, [pc, #80]	@ (8016b60 <diagnostics_on_sd_stream_init+0x74>)
 8016b10:	2200      	movs	r2, #0
 8016b12:	701a      	strb	r2, [r3, #0]
  sd_test_known_done = 0U;
 8016b14:	4b13      	ldr	r3, [pc, #76]	@ (8016b64 <diagnostics_on_sd_stream_init+0x78>)
 8016b16:	2200      	movs	r2, #0
 8016b18:	701a      	strb	r2, [r3, #0]

  if (status == HAL_OK)
 8016b1a:	79fb      	ldrb	r3, [r7, #7]
 8016b1c:	2b00      	cmp	r3, #0
 8016b1e:	d10f      	bne.n	8016b40 <diagnostics_on_sd_stream_init+0x54>
  {
    LOG("SD stream init OK\r\n");
 8016b20:	4811      	ldr	r0, [pc, #68]	@ (8016b68 <diagnostics_on_sd_stream_init+0x7c>)
 8016b22:	f7ff fe01 	bl	8016728 <diagnostics_log>
    sd_stream_set_logger(diagnostics_log);
 8016b26:	4811      	ldr	r0, [pc, #68]	@ (8016b6c <diagnostics_on_sd_stream_init+0x80>)
 8016b28:	f001 ff96 	bl	8018a58 <sd_stream_set_logger>
    sd_stream_set_callback_logging(SD_TEST_LOG_CALLBACKS != 0U);
 8016b2c:	2001      	movs	r0, #1
 8016b2e:	f001 ffa3 	bl	8018a78 <sd_stream_set_callback_logging>
    sd_test_running = (SD_TEST_ENABLE != 0U);
 8016b32:	4b07      	ldr	r3, [pc, #28]	@ (8016b50 <diagnostics_on_sd_stream_init+0x64>)
 8016b34:	2201      	movs	r2, #1
 8016b36:	701a      	strb	r2, [r3, #0]
    sd_test_state = SD_TEST_STATE_MEMCHECK;
 8016b38:	4b08      	ldr	r3, [pc, #32]	@ (8016b5c <diagnostics_on_sd_stream_init+0x70>)
 8016b3a:	2201      	movs	r2, #1
 8016b3c:	701a      	strb	r2, [r3, #0]
  }
  else
  {
    LOG("SD stream init FAILED\r\n");
  }
}
 8016b3e:	e002      	b.n	8016b46 <diagnostics_on_sd_stream_init+0x5a>
    LOG("SD stream init FAILED\r\n");
 8016b40:	480b      	ldr	r0, [pc, #44]	@ (8016b70 <diagnostics_on_sd_stream_init+0x84>)
 8016b42:	f7ff fdf1 	bl	8016728 <diagnostics_log>
}
 8016b46:	bf00      	nop
 8016b48:	3708      	adds	r7, #8
 8016b4a:	46bd      	mov	sp, r7
 8016b4c:	bd80      	pop	{r7, pc}
 8016b4e:	bf00      	nop
 8016b50:	24009698 	.word	0x24009698
 8016b54:	24009699 	.word	0x24009699
 8016b58:	2400969b 	.word	0x2400969b
 8016b5c:	2400969a 	.word	0x2400969a
 8016b60:	240096ac 	.word	0x240096ac
 8016b64:	240096ad 	.word	0x240096ad
 8016b68:	0801b210 	.word	0x0801b210
 8016b6c:	08016729 	.word	0x08016729
 8016b70:	0801b224 	.word	0x0801b224

08016b74 <diagnostics_tasklet_poll>:

void diagnostics_tasklet_poll(void)
{
 8016b74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016b76:	b0c7      	sub	sp, #284	@ 0x11c
 8016b78:	af0c      	add	r7, sp, #48	@ 0x30
  static uint32_t last_led_tick = 0U;
  static uint32_t last_log_tick = 0U;
  static uint32_t last_error = 0U;
  char log_buffer[128];

  uint32_t now = HAL_GetTick();
 8016b7a:	f7ed ffef 	bl	8004b5c <HAL_GetTick>
 8016b7e:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

  if ((now - last_led_tick) >= 500U)
 8016b82:	4ba4      	ldr	r3, [pc, #656]	@ (8016e14 <diagnostics_tasklet_poll+0x2a0>)
 8016b84:	681b      	ldr	r3, [r3, #0]
 8016b86:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8016b8a:	1ad3      	subs	r3, r2, r3
 8016b8c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8016b90:	d307      	bcc.n	8016ba2 <diagnostics_tasklet_poll+0x2e>
  {
    HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 8016b92:	2180      	movs	r1, #128	@ 0x80
 8016b94:	48a0      	ldr	r0, [pc, #640]	@ (8016e18 <diagnostics_tasklet_poll+0x2a4>)
 8016b96:	f7f1 f93e 	bl	8007e16 <HAL_GPIO_TogglePin>
    last_led_tick = now;
 8016b9a:	4a9e      	ldr	r2, [pc, #632]	@ (8016e14 <diagnostics_tasklet_poll+0x2a0>)
 8016b9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8016ba0:	6013      	str	r3, [r2, #0]
  }

  if ((now - last_log_tick) >= 1000U)
 8016ba2:	4b9e      	ldr	r3, [pc, #632]	@ (8016e1c <diagnostics_tasklet_poll+0x2a8>)
 8016ba4:	681b      	ldr	r3, [r3, #0]
 8016ba6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8016baa:	1ad3      	subs	r3, r2, r3
 8016bac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8016bb0:	d370      	bcc.n	8016c94 <diagnostics_tasklet_poll+0x120>
  {
    uint32_t error = HAL_SAI_GetError(&hsai_BlockA1);
 8016bb2:	489b      	ldr	r0, [pc, #620]	@ (8016e20 <diagnostics_tasklet_poll+0x2ac>)
 8016bb4:	f7f9 f9bc 	bl	800ff30 <HAL_SAI_GetError>
 8016bb8:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
    uint32_t half = AudioOut_GetHalfEvents();
 8016bbc:	f7ff fd04 	bl	80165c8 <AudioOut_GetHalfEvents>
 8016bc0:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
    uint32_t full = AudioOut_GetFullEvents();
 8016bc4:	f7ff fd0c 	bl	80165e0 <AudioOut_GetFullEvents>
 8016bc8:	f8c7 00d8 	str.w	r0, [r7, #216]	@ 0xd8
    uint32_t rx_half = AudioIn_GetHalfEvents();
 8016bcc:	f7ff fb02 	bl	80161d4 <AudioIn_GetHalfEvents>
 8016bd0:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
    uint32_t rx_full = AudioIn_GetFullEvents();
 8016bd4:	f7ff fb0a 	bl	80161ec <AudioIn_GetFullEvents>
 8016bd8:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0

#if BRICK6_ENABLE_DIAGNOSTICS
    LOGF("REF1 audio tx_half=%lu tx_full=%lu rx_half=%lu rx_full=%lu sd_rx=%lu sd_tx=%lu "
 8016bdc:	4b91      	ldr	r3, [pc, #580]	@ (8016e24 <diagnostics_tasklet_poll+0x2b0>)
 8016bde:	681b      	ldr	r3, [r3, #0]
 8016be0:	61fb      	str	r3, [r7, #28]
 8016be2:	4b91      	ldr	r3, [pc, #580]	@ (8016e28 <diagnostics_tasklet_poll+0x2b4>)
 8016be4:	681a      	ldr	r2, [r3, #0]
 8016be6:	61ba      	str	r2, [r7, #24]
 8016be8:	4b90      	ldr	r3, [pc, #576]	@ (8016e2c <diagnostics_tasklet_poll+0x2b8>)
 8016bea:	6818      	ldr	r0, [r3, #0]
 8016bec:	6178      	str	r0, [r7, #20]
 8016bee:	4b90      	ldr	r3, [pc, #576]	@ (8016e30 <diagnostics_tasklet_poll+0x2bc>)
 8016bf0:	6819      	ldr	r1, [r3, #0]
 8016bf2:	4b90      	ldr	r3, [pc, #576]	@ (8016e34 <diagnostics_tasklet_poll+0x2c0>)
 8016bf4:	6818      	ldr	r0, [r3, #0]
 8016bf6:	4b90      	ldr	r3, [pc, #576]	@ (8016e38 <diagnostics_tasklet_poll+0x2c4>)
 8016bf8:	681c      	ldr	r4, [r3, #0]
 8016bfa:	4b90      	ldr	r3, [pc, #576]	@ (8016e3c <diagnostics_tasklet_poll+0x2c8>)
 8016bfc:	681d      	ldr	r5, [r3, #0]
 8016bfe:	4b90      	ldr	r3, [pc, #576]	@ (8016e40 <diagnostics_tasklet_poll+0x2cc>)
 8016c00:	681e      	ldr	r6, [r3, #0]
 8016c02:	4b90      	ldr	r3, [pc, #576]	@ (8016e44 <diagnostics_tasklet_poll+0x2d0>)
 8016c04:	681b      	ldr	r3, [r3, #0]
 8016c06:	613b      	str	r3, [r7, #16]
 8016c08:	4b8f      	ldr	r3, [pc, #572]	@ (8016e48 <diagnostics_tasklet_poll+0x2d4>)
 8016c0a:	681a      	ldr	r2, [r3, #0]
 8016c0c:	60fa      	str	r2, [r7, #12]
 8016c0e:	4b8f      	ldr	r3, [pc, #572]	@ (8016e4c <diagnostics_tasklet_poll+0x2d8>)
 8016c10:	681b      	ldr	r3, [r3, #0]
 8016c12:	60bb      	str	r3, [r7, #8]
 8016c14:	4b8e      	ldr	r3, [pc, #568]	@ (8016e50 <diagnostics_tasklet_poll+0x2dc>)
 8016c16:	681a      	ldr	r2, [r3, #0]
 8016c18:	607a      	str	r2, [r7, #4]
 8016c1a:	4b8e      	ldr	r3, [pc, #568]	@ (8016e54 <diagnostics_tasklet_poll+0x2e0>)
 8016c1c:	681b      	ldr	r3, [r3, #0]
 8016c1e:	603b      	str	r3, [r7, #0]
 8016c20:	4b8d      	ldr	r3, [pc, #564]	@ (8016e58 <diagnostics_tasklet_poll+0x2e4>)
 8016c22:	681a      	ldr	r2, [r3, #0]
 8016c24:	4b8d      	ldr	r3, [pc, #564]	@ (8016e5c <diagnostics_tasklet_poll+0x2e8>)
 8016c26:	681b      	ldr	r3, [r3, #0]
 8016c28:	930b      	str	r3, [sp, #44]	@ 0x2c
 8016c2a:	920a      	str	r2, [sp, #40]	@ 0x28
 8016c2c:	683b      	ldr	r3, [r7, #0]
 8016c2e:	9309      	str	r3, [sp, #36]	@ 0x24
 8016c30:	687a      	ldr	r2, [r7, #4]
 8016c32:	9208      	str	r2, [sp, #32]
 8016c34:	68bb      	ldr	r3, [r7, #8]
 8016c36:	9307      	str	r3, [sp, #28]
 8016c38:	68fa      	ldr	r2, [r7, #12]
 8016c3a:	9206      	str	r2, [sp, #24]
 8016c3c:	693b      	ldr	r3, [r7, #16]
 8016c3e:	9305      	str	r3, [sp, #20]
 8016c40:	9604      	str	r6, [sp, #16]
 8016c42:	9503      	str	r5, [sp, #12]
 8016c44:	9402      	str	r4, [sp, #8]
 8016c46:	9001      	str	r0, [sp, #4]
 8016c48:	9100      	str	r1, [sp, #0]
 8016c4a:	697b      	ldr	r3, [r7, #20]
 8016c4c:	69ba      	ldr	r2, [r7, #24]
 8016c4e:	69f9      	ldr	r1, [r7, #28]
 8016c50:	4883      	ldr	r0, [pc, #524]	@ (8016e60 <diagnostics_tasklet_poll+0x2ec>)
 8016c52:	f7ff fd74 	bl	801673e <diagnostics_logf>
         (unsigned long)usb_budget_hit_count,
         (unsigned long)midi_budget_hit_count,
         (unsigned long)sd_budget_hit_count);
#endif

    if (error != 0U && error != last_error)
 8016c56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8016c5a:	2b00      	cmp	r3, #0
 8016c5c:	d016      	beq.n	8016c8c <diagnostics_tasklet_poll+0x118>
 8016c5e:	4b81      	ldr	r3, [pc, #516]	@ (8016e64 <diagnostics_tasklet_poll+0x2f0>)
 8016c60:	681b      	ldr	r3, [r3, #0]
 8016c62:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8016c66:	429a      	cmp	r2, r3
 8016c68:	d010      	beq.n	8016c8c <diagnostics_tasklet_poll+0x118>
    {
      snprintf(log_buffer, sizeof(log_buffer),
 8016c6a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8016c6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8016c72:	4a7d      	ldr	r2, [pc, #500]	@ (8016e68 <diagnostics_tasklet_poll+0x2f4>)
 8016c74:	2180      	movs	r1, #128	@ 0x80
 8016c76:	f003 fc0d 	bl	801a494 <sniprintf>
               "SAI error detected: 0x%08lX\r\n", (unsigned long)error);
      uart_log(log_buffer);
 8016c7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8016c7e:	4618      	mov	r0, r3
 8016c80:	f7ff fd3e 	bl	8016700 <uart_log>
      last_error = error;
 8016c84:	4a77      	ldr	r2, [pc, #476]	@ (8016e64 <diagnostics_tasklet_poll+0x2f0>)
 8016c86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8016c8a:	6013      	str	r3, [r2, #0]

    (void)half;
    (void)full;
    (void)rx_half;
    (void)rx_full;
    last_log_tick = now;
 8016c8c:	4a63      	ldr	r2, [pc, #396]	@ (8016e1c <diagnostics_tasklet_poll+0x2a8>)
 8016c8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8016c92:	6013      	str	r3, [r2, #0]
  }

  if ((sd_test_running != 0U) && (sd_test_state == SD_TEST_STATE_MEMCHECK))
 8016c94:	4b75      	ldr	r3, [pc, #468]	@ (8016e6c <diagnostics_tasklet_poll+0x2f8>)
 8016c96:	781b      	ldrb	r3, [r3, #0]
 8016c98:	2b00      	cmp	r3, #0
 8016c9a:	d057      	beq.n	8016d4c <diagnostics_tasklet_poll+0x1d8>
 8016c9c:	4b74      	ldr	r3, [pc, #464]	@ (8016e70 <diagnostics_tasklet_poll+0x2fc>)
 8016c9e:	781b      	ldrb	r3, [r3, #0]
 8016ca0:	2b01      	cmp	r3, #1
 8016ca2:	d153      	bne.n	8016d4c <diagnostics_tasklet_poll+0x1d8>
  {
    if (sd_test_failed != 0U)
 8016ca4:	4b73      	ldr	r3, [pc, #460]	@ (8016e74 <diagnostics_tasklet_poll+0x300>)
 8016ca6:	781b      	ldrb	r3, [r3, #0]
 8016ca8:	2b00      	cmp	r3, #0
 8016caa:	d00a      	beq.n	8016cc2 <diagnostics_tasklet_poll+0x14e>
    {
      if (sd_test_done_logged == 0U)
 8016cac:	4b72      	ldr	r3, [pc, #456]	@ (8016e78 <diagnostics_tasklet_poll+0x304>)
 8016cae:	781b      	ldrb	r3, [r3, #0]
 8016cb0:	2b00      	cmp	r3, #0
 8016cb2:	d14b      	bne.n	8016d4c <diagnostics_tasklet_poll+0x1d8>
      {
        LOG("SD test FAILED\r\n");
 8016cb4:	4871      	ldr	r0, [pc, #452]	@ (8016e7c <diagnostics_tasklet_poll+0x308>)
 8016cb6:	f7ff fd37 	bl	8016728 <diagnostics_log>
        sd_test_done_logged = 1U;
 8016cba:	4b6f      	ldr	r3, [pc, #444]	@ (8016e78 <diagnostics_tasklet_poll+0x304>)
 8016cbc:	2201      	movs	r2, #1
 8016cbe:	701a      	strb	r2, [r3, #0]
 8016cc0:	e044      	b.n	8016d4c <diagnostics_tasklet_poll+0x1d8>
      }
    }
    else if (SD_TEST_MEMORY_PLACEMENT != 0U)
    {
      const uint32_t *buf0 = sd_stream_get_buffer0();
 8016cc2:	f002 f80f 	bl	8018ce4 <sd_stream_get_buffer0>
 8016cc6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
      const uint32_t *buf1 = sd_stream_get_buffer1();
 8016cca:	f002 f815 	bl	8018cf8 <sd_stream_get_buffer1>
 8016cce:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
      const char *region0 = SD_MemoryRegion(buf0);
 8016cd2:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 8016cd6:	f7ff fe1f 	bl	8016918 <SD_MemoryRegion>
 8016cda:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
      const char *region1 = SD_MemoryRegion(buf1);
 8016cde:	f8d7 00c8 	ldr.w	r0, [r7, #200]	@ 0xc8
 8016ce2:	f7ff fe19 	bl	8016918 <SD_MemoryRegion>
 8016ce6:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      LOGF("SD buf0 addr=%p region=%s\r\n", (void *)buf0, region0);
 8016cea:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8016cee:	f8d7 10cc 	ldr.w	r1, [r7, #204]	@ 0xcc
 8016cf2:	4863      	ldr	r0, [pc, #396]	@ (8016e80 <diagnostics_tasklet_poll+0x30c>)
 8016cf4:	f7ff fd23 	bl	801673e <diagnostics_logf>
      LOGF("SD buf1 addr=%p region=%s\r\n", (void *)buf1, region1);
 8016cf8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8016cfc:	f8d7 10c8 	ldr.w	r1, [r7, #200]	@ 0xc8
 8016d00:	4860      	ldr	r0, [pc, #384]	@ (8016e84 <diagnostics_tasklet_poll+0x310>)
 8016d02:	f7ff fd1c 	bl	801673e <diagnostics_logf>

      if ((strcmp(region0, "DTCM") == 0) || (strcmp(region1, "DTCM") == 0))
 8016d06:	4960      	ldr	r1, [pc, #384]	@ (8016e88 <diagnostics_tasklet_poll+0x314>)
 8016d08:	f8d7 00c4 	ldr.w	r0, [r7, #196]	@ 0xc4
 8016d0c:	f7e9 fae8 	bl	80002e0 <strcmp>
 8016d10:	4603      	mov	r3, r0
 8016d12:	2b00      	cmp	r3, #0
 8016d14:	d007      	beq.n	8016d26 <diagnostics_tasklet_poll+0x1b2>
 8016d16:	495c      	ldr	r1, [pc, #368]	@ (8016e88 <diagnostics_tasklet_poll+0x314>)
 8016d18:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 8016d1c:	f7e9 fae0 	bl	80002e0 <strcmp>
 8016d20:	4603      	mov	r3, r0
 8016d22:	2b00      	cmp	r3, #0
 8016d24:	d105      	bne.n	8016d32 <diagnostics_tasklet_poll+0x1be>
      {
        LOG("SD buffer placement ERROR: DTCM not allowed\r\n");
 8016d26:	4859      	ldr	r0, [pc, #356]	@ (8016e8c <diagnostics_tasklet_poll+0x318>)
 8016d28:	f7ff fcfe 	bl	8016728 <diagnostics_log>
        sd_test_failed = 1U;
 8016d2c:	4b51      	ldr	r3, [pc, #324]	@ (8016e74 <diagnostics_tasklet_poll+0x300>)
 8016d2e:	2201      	movs	r2, #1
 8016d30:	701a      	strb	r2, [r3, #0]
      }

      sd_test_running = (sd_test_failed == 0U);
 8016d32:	4b50      	ldr	r3, [pc, #320]	@ (8016e74 <diagnostics_tasklet_poll+0x300>)
 8016d34:	781b      	ldrb	r3, [r3, #0]
 8016d36:	2b00      	cmp	r3, #0
 8016d38:	bf0c      	ite	eq
 8016d3a:	2301      	moveq	r3, #1
 8016d3c:	2300      	movne	r3, #0
 8016d3e:	b2db      	uxtb	r3, r3
 8016d40:	461a      	mov	r2, r3
 8016d42:	4b4a      	ldr	r3, [pc, #296]	@ (8016e6c <diagnostics_tasklet_poll+0x2f8>)
 8016d44:	701a      	strb	r2, [r3, #0]
      sd_test_state = SD_TEST_STATE_IDLE;
 8016d46:	4b4a      	ldr	r3, [pc, #296]	@ (8016e70 <diagnostics_tasklet_poll+0x2fc>)
 8016d48:	2200      	movs	r2, #0
 8016d4a:	701a      	strb	r2, [r3, #0]
    {
      sd_test_state = SD_TEST_STATE_IDLE;
    }
  }

  if ((sd_test_running != 0U) && (sd_test_state == SD_TEST_STATE_IDLE) && (sd_test_failed == 0U))
 8016d4c:	4b47      	ldr	r3, [pc, #284]	@ (8016e6c <diagnostics_tasklet_poll+0x2f8>)
 8016d4e:	781b      	ldrb	r3, [r3, #0]
 8016d50:	2b00      	cmp	r3, #0
 8016d52:	d029      	beq.n	8016da8 <diagnostics_tasklet_poll+0x234>
 8016d54:	4b46      	ldr	r3, [pc, #280]	@ (8016e70 <diagnostics_tasklet_poll+0x2fc>)
 8016d56:	781b      	ldrb	r3, [r3, #0]
 8016d58:	2b00      	cmp	r3, #0
 8016d5a:	d125      	bne.n	8016da8 <diagnostics_tasklet_poll+0x234>
 8016d5c:	4b45      	ldr	r3, [pc, #276]	@ (8016e74 <diagnostics_tasklet_poll+0x300>)
 8016d5e:	781b      	ldrb	r3, [r3, #0]
 8016d60:	2b00      	cmp	r3, #0
 8016d62:	d121      	bne.n	8016da8 <diagnostics_tasklet_poll+0x234>
  {
    if ((SD_TEST_SECTOR0 != 0U) && (sd_test_sector0_done == 0U))
 8016d64:	4b4a      	ldr	r3, [pc, #296]	@ (8016e90 <diagnostics_tasklet_poll+0x31c>)
 8016d66:	781b      	ldrb	r3, [r3, #0]
 8016d68:	2b00      	cmp	r3, #0
 8016d6a:	d11a      	bne.n	8016da2 <diagnostics_tasklet_poll+0x22e>
    {
      if (sd_stream_start_read(0U, SD_STREAM_BLOCKS_PER_BUFFER) == HAL_OK)
 8016d6c:	2108      	movs	r1, #8
 8016d6e:	2000      	movs	r0, #0
 8016d70:	f001 fe98 	bl	8018aa4 <sd_stream_start_read>
 8016d74:	4603      	mov	r3, r0
 8016d76:	2b00      	cmp	r3, #0
 8016d78:	d10c      	bne.n	8016d94 <diagnostics_tasklet_poll+0x220>
      {
        sd_test_state = SD_TEST_STATE_SECTOR0_WAIT;
 8016d7a:	4b3d      	ldr	r3, [pc, #244]	@ (8016e70 <diagnostics_tasklet_poll+0x2fc>)
 8016d7c:	2202      	movs	r2, #2
 8016d7e:	701a      	strb	r2, [r3, #0]
        sd_test_timeout = now + 2000U;
 8016d80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8016d84:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8016d88:	4a42      	ldr	r2, [pc, #264]	@ (8016e94 <diagnostics_tasklet_poll+0x320>)
 8016d8a:	6013      	str	r3, [r2, #0]
        LOG("SD test sector0 start\r\n");
 8016d8c:	4842      	ldr	r0, [pc, #264]	@ (8016e98 <diagnostics_tasklet_poll+0x324>)
 8016d8e:	f7ff fccb 	bl	8016728 <diagnostics_log>
 8016d92:	e009      	b.n	8016da8 <diagnostics_tasklet_poll+0x234>
      }
      else
      {
        LOG("SD test sector0 FAILED to start\r\n");
 8016d94:	4841      	ldr	r0, [pc, #260]	@ (8016e9c <diagnostics_tasklet_poll+0x328>)
 8016d96:	f7ff fcc7 	bl	8016728 <diagnostics_log>
        sd_test_failed = 1U;
 8016d9a:	4b36      	ldr	r3, [pc, #216]	@ (8016e74 <diagnostics_tasklet_poll+0x300>)
 8016d9c:	2201      	movs	r2, #1
 8016d9e:	701a      	strb	r2, [r3, #0]
 8016da0:	e002      	b.n	8016da8 <diagnostics_tasklet_poll+0x234>
        sd_test_failed = 1U;
      }
    }
    else
    {
      sd_test_running = 0U;
 8016da2:	4b32      	ldr	r3, [pc, #200]	@ (8016e6c <diagnostics_tasklet_poll+0x2f8>)
 8016da4:	2200      	movs	r2, #0
 8016da6:	701a      	strb	r2, [r3, #0]
    }
  }

  if ((sd_test_running != 0U) && (sd_test_failed == 0U))
 8016da8:	4b30      	ldr	r3, [pc, #192]	@ (8016e6c <diagnostics_tasklet_poll+0x2f8>)
 8016daa:	781b      	ldrb	r3, [r3, #0]
 8016dac:	2b00      	cmp	r3, #0
 8016dae:	f000 8102 	beq.w	8016fb6 <diagnostics_tasklet_poll+0x442>
 8016db2:	4b30      	ldr	r3, [pc, #192]	@ (8016e74 <diagnostics_tasklet_poll+0x300>)
 8016db4:	781b      	ldrb	r3, [r3, #0]
 8016db6:	2b00      	cmp	r3, #0
 8016db8:	f040 80fd 	bne.w	8016fb6 <diagnostics_tasklet_poll+0x442>
  {
    if (sd_stream_has_error())
 8016dbc:	f001 ff68 	bl	8018c90 <sd_stream_has_error>
 8016dc0:	4603      	mov	r3, r0
 8016dc2:	2b00      	cmp	r3, #0
 8016dc4:	d006      	beq.n	8016dd4 <diagnostics_tasklet_poll+0x260>
    {
      LOG("SD stream error\r\n");
 8016dc6:	4836      	ldr	r0, [pc, #216]	@ (8016ea0 <diagnostics_tasklet_poll+0x32c>)
 8016dc8:	f7ff fcae 	bl	8016728 <diagnostics_log>
      sd_test_failed = 1U;
 8016dcc:	4b29      	ldr	r3, [pc, #164]	@ (8016e74 <diagnostics_tasklet_poll+0x300>)
 8016dce:	2201      	movs	r2, #1
 8016dd0:	701a      	strb	r2, [r3, #0]
    {
      LOG("SD test timeout\r\n");
      sd_test_failed = 1U;
    }
  }
}
 8016dd2:	e0f0      	b.n	8016fb6 <diagnostics_tasklet_poll+0x442>
    else if ((sd_test_state == SD_TEST_STATE_SECTOR0_WAIT) && sd_stream_is_complete())
 8016dd4:	4b26      	ldr	r3, [pc, #152]	@ (8016e70 <diagnostics_tasklet_poll+0x2fc>)
 8016dd6:	781b      	ldrb	r3, [r3, #0]
 8016dd8:	2b02      	cmp	r3, #2
 8016dda:	d174      	bne.n	8016ec6 <diagnostics_tasklet_poll+0x352>
 8016ddc:	f001 ff3c 	bl	8018c58 <sd_stream_is_complete>
 8016de0:	4603      	mov	r3, r0
 8016de2:	2b00      	cmp	r3, #0
 8016de4:	d06f      	beq.n	8016ec6 <diagnostics_tasklet_poll+0x352>
      const uint8_t *bytes = (const uint8_t *)sd_stream_get_buffer0();
 8016de6:	f001 ff7d 	bl	8018ce4 <sd_stream_get_buffer0>
 8016dea:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
      if ((bytes[510] == 0x55U) && (bytes[511] == 0xAAU))
 8016dee:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8016df2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8016df6:	781b      	ldrb	r3, [r3, #0]
 8016df8:	2b55      	cmp	r3, #85	@ 0x55
 8016dfa:	d155      	bne.n	8016ea8 <diagnostics_tasklet_poll+0x334>
 8016dfc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8016e00:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8016e04:	781b      	ldrb	r3, [r3, #0]
 8016e06:	2baa      	cmp	r3, #170	@ 0xaa
 8016e08:	d14e      	bne.n	8016ea8 <diagnostics_tasklet_poll+0x334>
        LOG("SD sector0 signature OK (0x55AA)\r\n");
 8016e0a:	4826      	ldr	r0, [pc, #152]	@ (8016ea4 <diagnostics_tasklet_poll+0x330>)
 8016e0c:	f7ff fc8c 	bl	8016728 <diagnostics_log>
 8016e10:	e052      	b.n	8016eb8 <diagnostics_tasklet_poll+0x344>
 8016e12:	bf00      	nop
 8016e14:	240096b0 	.word	0x240096b0
 8016e18:	58021c00 	.word	0x58021c00
 8016e1c:	240096b4 	.word	0x240096b4
 8016e20:	24009ba0 	.word	0x24009ba0
 8016e24:	2400965c 	.word	0x2400965c
 8016e28:	24009660 	.word	0x24009660
 8016e2c:	24009664 	.word	0x24009664
 8016e30:	24009668 	.word	0x24009668
 8016e34:	2400966c 	.word	0x2400966c
 8016e38:	24009670 	.word	0x24009670
 8016e3c:	24009678 	.word	0x24009678
 8016e40:	2400967c 	.word	0x2400967c
 8016e44:	24009674 	.word	0x24009674
 8016e48:	24009680 	.word	0x24009680
 8016e4c:	24009684 	.word	0x24009684
 8016e50:	240096bc 	.word	0x240096bc
 8016e54:	24009688 	.word	0x24009688
 8016e58:	2400968c 	.word	0x2400968c
 8016e5c:	24009690 	.word	0x24009690
 8016e60:	0801b23c 	.word	0x0801b23c
 8016e64:	240096b8 	.word	0x240096b8
 8016e68:	0801b30c 	.word	0x0801b30c
 8016e6c:	24009698 	.word	0x24009698
 8016e70:	2400969a 	.word	0x2400969a
 8016e74:	2400969b 	.word	0x2400969b
 8016e78:	24009699 	.word	0x24009699
 8016e7c:	0801b32c 	.word	0x0801b32c
 8016e80:	0801b340 	.word	0x0801b340
 8016e84:	0801b35c 	.word	0x0801b35c
 8016e88:	0801b1c8 	.word	0x0801b1c8
 8016e8c:	0801b378 	.word	0x0801b378
 8016e90:	240096ac 	.word	0x240096ac
 8016e94:	2400969c 	.word	0x2400969c
 8016e98:	0801b3a8 	.word	0x0801b3a8
 8016e9c:	0801b3c0 	.word	0x0801b3c0
 8016ea0:	0801b3e4 	.word	0x0801b3e4
 8016ea4:	0801b3f8 	.word	0x0801b3f8
        LOG("SD sector0 signature missing, dump first 64 bytes:\r\n");
 8016ea8:	4845      	ldr	r0, [pc, #276]	@ (8016fc0 <diagnostics_tasklet_poll+0x44c>)
 8016eaa:	f7ff fc3d 	bl	8016728 <diagnostics_log>
        SD_LogHex(bytes, 64U);
 8016eae:	2140      	movs	r1, #64	@ 0x40
 8016eb0:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 8016eb4:	f7ff fd84 	bl	80169c0 <SD_LogHex>
      sd_test_sector0_done = 1U;
 8016eb8:	4b42      	ldr	r3, [pc, #264]	@ (8016fc4 <diagnostics_tasklet_poll+0x450>)
 8016eba:	2201      	movs	r2, #1
 8016ebc:	701a      	strb	r2, [r3, #0]
      sd_test_state = SD_TEST_STATE_IDLE;
 8016ebe:	4b42      	ldr	r3, [pc, #264]	@ (8016fc8 <diagnostics_tasklet_poll+0x454>)
 8016ec0:	2200      	movs	r2, #0
 8016ec2:	701a      	strb	r2, [r3, #0]
    {
 8016ec4:	e077      	b.n	8016fb6 <diagnostics_tasklet_poll+0x442>
    else if ((sd_test_state == SD_TEST_STATE_KNOWN_WAIT) && sd_stream_is_complete())
 8016ec6:	4b40      	ldr	r3, [pc, #256]	@ (8016fc8 <diagnostics_tasklet_poll+0x454>)
 8016ec8:	781b      	ldrb	r3, [r3, #0]
 8016eca:	2b03      	cmp	r3, #3
 8016ecc:	d11c      	bne.n	8016f08 <diagnostics_tasklet_poll+0x394>
 8016ece:	f001 fec3 	bl	8018c58 <sd_stream_is_complete>
 8016ed2:	4603      	mov	r3, r0
 8016ed4:	2b00      	cmp	r3, #0
 8016ed6:	d017      	beq.n	8016f08 <diagnostics_tasklet_poll+0x394>
      const uint8_t *bytes = (const uint8_t *)sd_stream_get_buffer0();
 8016ed8:	f001 ff04 	bl	8018ce4 <sd_stream_get_buffer0>
 8016edc:	f8c7 00b8 	str.w	r0, [r7, #184]	@ 0xb8
      uint32_t crc = SD_CRC32(bytes, SD_TEST_KNOWN_BLOCKS * SD_STREAM_BLOCK_SIZE_BYTES);
 8016ee0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8016ee4:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 8016ee8:	f7ff fdc6 	bl	8016a78 <SD_CRC32>
 8016eec:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
      LOGF("SD known region CRC32=0x%08lX\r\n", (unsigned long)crc);
 8016ef0:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 8016ef4:	4835      	ldr	r0, [pc, #212]	@ (8016fcc <diagnostics_tasklet_poll+0x458>)
 8016ef6:	f7ff fc22 	bl	801673e <diagnostics_logf>
      sd_test_known_done = 1U;
 8016efa:	4b35      	ldr	r3, [pc, #212]	@ (8016fd0 <diagnostics_tasklet_poll+0x45c>)
 8016efc:	2201      	movs	r2, #1
 8016efe:	701a      	strb	r2, [r3, #0]
      sd_test_state = SD_TEST_STATE_IDLE;
 8016f00:	4b31      	ldr	r3, [pc, #196]	@ (8016fc8 <diagnostics_tasklet_poll+0x454>)
 8016f02:	2200      	movs	r2, #0
 8016f04:	701a      	strb	r2, [r3, #0]
    {
 8016f06:	e056      	b.n	8016fb6 <diagnostics_tasklet_poll+0x442>
    else if (sd_test_state == SD_TEST_STATE_LONG_RUN)
 8016f08:	4b2f      	ldr	r3, [pc, #188]	@ (8016fc8 <diagnostics_tasklet_poll+0x454>)
 8016f0a:	781b      	ldrb	r3, [r3, #0]
 8016f0c:	2b04      	cmp	r3, #4
 8016f0e:	d13d      	bne.n	8016f8c <diagnostics_tasklet_poll+0x418>
      if ((now - sd_last_stats_tick) >= 1000U)
 8016f10:	4b30      	ldr	r3, [pc, #192]	@ (8016fd4 <diagnostics_tasklet_poll+0x460>)
 8016f12:	681b      	ldr	r3, [r3, #0]
 8016f14:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8016f18:	1ad3      	subs	r3, r2, r3
 8016f1a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8016f1e:	d325      	bcc.n	8016f6c <diagnostics_tasklet_poll+0x3f8>
        uint32_t buf0 = sd_stream_get_read_buf0_count();
 8016f20:	f001 fec8 	bl	8018cb4 <sd_stream_get_read_buf0_count>
 8016f24:	f8c7 00b0 	str.w	r0, [r7, #176]	@ 0xb0
        uint32_t buf1 = sd_stream_get_read_buf1_count();
 8016f28:	f001 fed0 	bl	8018ccc <sd_stream_get_read_buf1_count>
 8016f2c:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
        uint32_t delta = (buf0 - sd_last_buf0_count) + (buf1 - sd_last_buf1_count);
 8016f30:	4b29      	ldr	r3, [pc, #164]	@ (8016fd8 <diagnostics_tasklet_poll+0x464>)
 8016f32:	681b      	ldr	r3, [r3, #0]
 8016f34:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8016f38:	1ad2      	subs	r2, r2, r3
 8016f3a:	4b28      	ldr	r3, [pc, #160]	@ (8016fdc <diagnostics_tasklet_poll+0x468>)
 8016f3c:	681b      	ldr	r3, [r3, #0]
 8016f3e:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 8016f42:	1acb      	subs	r3, r1, r3
 8016f44:	4413      	add	r3, r2
 8016f46:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
        uint32_t bytes = delta * SD_STREAM_BUFFER_SIZE_BYTES;
 8016f4a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8016f4e:	031b      	lsls	r3, r3, #12
 8016f50:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        sd_last_buf0_count = buf0;
 8016f54:	4a20      	ldr	r2, [pc, #128]	@ (8016fd8 <diagnostics_tasklet_poll+0x464>)
 8016f56:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8016f5a:	6013      	str	r3, [r2, #0]
        sd_last_buf1_count = buf1;
 8016f5c:	4a1f      	ldr	r2, [pc, #124]	@ (8016fdc <diagnostics_tasklet_poll+0x468>)
 8016f5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8016f62:	6013      	str	r3, [r2, #0]
        sd_last_stats_tick = now;
 8016f64:	4a1b      	ldr	r2, [pc, #108]	@ (8016fd4 <diagnostics_tasklet_poll+0x460>)
 8016f66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8016f6a:	6013      	str	r3, [r2, #0]
      if (sd_stream_is_complete())
 8016f6c:	f001 fe74 	bl	8018c58 <sd_stream_is_complete>
 8016f70:	4603      	mov	r3, r0
 8016f72:	2b00      	cmp	r3, #0
 8016f74:	d01f      	beq.n	8016fb6 <diagnostics_tasklet_poll+0x442>
        if (sd_stream_start_read(0U, SD_TEST_LONG_BLOCKS) != HAL_OK)
 8016f76:	2180      	movs	r1, #128	@ 0x80
 8016f78:	2000      	movs	r0, #0
 8016f7a:	f001 fd93 	bl	8018aa4 <sd_stream_start_read>
 8016f7e:	4603      	mov	r3, r0
 8016f80:	2b00      	cmp	r3, #0
 8016f82:	d018      	beq.n	8016fb6 <diagnostics_tasklet_poll+0x442>
          sd_test_failed = 1U;
 8016f84:	4b16      	ldr	r3, [pc, #88]	@ (8016fe0 <diagnostics_tasklet_poll+0x46c>)
 8016f86:	2201      	movs	r2, #1
 8016f88:	701a      	strb	r2, [r3, #0]
}
 8016f8a:	e014      	b.n	8016fb6 <diagnostics_tasklet_poll+0x442>
    else if ((sd_test_state == SD_TEST_STATE_SECTOR0_WAIT ||
 8016f8c:	4b0e      	ldr	r3, [pc, #56]	@ (8016fc8 <diagnostics_tasklet_poll+0x454>)
 8016f8e:	781b      	ldrb	r3, [r3, #0]
 8016f90:	2b02      	cmp	r3, #2
 8016f92:	d003      	beq.n	8016f9c <diagnostics_tasklet_poll+0x428>
              sd_test_state == SD_TEST_STATE_KNOWN_WAIT) && (now > sd_test_timeout))
 8016f94:	4b0c      	ldr	r3, [pc, #48]	@ (8016fc8 <diagnostics_tasklet_poll+0x454>)
 8016f96:	781b      	ldrb	r3, [r3, #0]
    else if ((sd_test_state == SD_TEST_STATE_SECTOR0_WAIT ||
 8016f98:	2b03      	cmp	r3, #3
 8016f9a:	d10c      	bne.n	8016fb6 <diagnostics_tasklet_poll+0x442>
              sd_test_state == SD_TEST_STATE_KNOWN_WAIT) && (now > sd_test_timeout))
 8016f9c:	4b11      	ldr	r3, [pc, #68]	@ (8016fe4 <diagnostics_tasklet_poll+0x470>)
 8016f9e:	681b      	ldr	r3, [r3, #0]
 8016fa0:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8016fa4:	429a      	cmp	r2, r3
 8016fa6:	d906      	bls.n	8016fb6 <diagnostics_tasklet_poll+0x442>
      LOG("SD test timeout\r\n");
 8016fa8:	480f      	ldr	r0, [pc, #60]	@ (8016fe8 <diagnostics_tasklet_poll+0x474>)
 8016faa:	f7ff fbbd 	bl	8016728 <diagnostics_log>
      sd_test_failed = 1U;
 8016fae:	4b0c      	ldr	r3, [pc, #48]	@ (8016fe0 <diagnostics_tasklet_poll+0x46c>)
 8016fb0:	2201      	movs	r2, #1
 8016fb2:	701a      	strb	r2, [r3, #0]
}
 8016fb4:	e7ff      	b.n	8016fb6 <diagnostics_tasklet_poll+0x442>
 8016fb6:	bf00      	nop
 8016fb8:	37ec      	adds	r7, #236	@ 0xec
 8016fba:	46bd      	mov	sp, r7
 8016fbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016fbe:	bf00      	nop
 8016fc0:	0801b41c 	.word	0x0801b41c
 8016fc4:	240096ac 	.word	0x240096ac
 8016fc8:	2400969a 	.word	0x2400969a
 8016fcc:	0801b454 	.word	0x0801b454
 8016fd0:	240096ad 	.word	0x240096ad
 8016fd4:	240096a0 	.word	0x240096a0
 8016fd8:	240096a4 	.word	0x240096a4
 8016fdc:	240096a8 	.word	0x240096a8
 8016fe0:	2400969b 	.word	0x2400969b
 8016fe4:	2400969c 	.word	0x2400969c
 8016fe8:	0801b474 	.word	0x0801b474

08016fec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8016fec:	b580      	push	{r7, lr}
 8016fee:	b082      	sub	sp, #8
 8016ff0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8016ff2:	4b11      	ldr	r3, [pc, #68]	@ (8017038 <MX_DMA_Init+0x4c>)
 8016ff4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8016ff8:	4a0f      	ldr	r2, [pc, #60]	@ (8017038 <MX_DMA_Init+0x4c>)
 8016ffa:	f043 0301 	orr.w	r3, r3, #1
 8016ffe:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8017002:	4b0d      	ldr	r3, [pc, #52]	@ (8017038 <MX_DMA_Init+0x4c>)
 8017004:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8017008:	f003 0301 	and.w	r3, r3, #1
 801700c:	607b      	str	r3, [r7, #4]
 801700e:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8017010:	2200      	movs	r2, #0
 8017012:	2100      	movs	r1, #0
 8017014:	200b      	movs	r0, #11
 8017016:	f7ed feb8 	bl	8004d8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 801701a:	200b      	movs	r0, #11
 801701c:	f7ed fecf 	bl	8004dbe <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8017020:	2200      	movs	r2, #0
 8017022:	2100      	movs	r1, #0
 8017024:	200c      	movs	r0, #12
 8017026:	f7ed feb0 	bl	8004d8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 801702a:	200c      	movs	r0, #12
 801702c:	f7ed fec7 	bl	8004dbe <HAL_NVIC_EnableIRQ>

}
 8017030:	bf00      	nop
 8017032:	3708      	adds	r7, #8
 8017034:	46bd      	mov	sp, r7
 8017036:	bd80      	pop	{r7, pc}
 8017038:	58024400 	.word	0x58024400

0801703c <engine_tick>:
volatile uint32_t engine_tick_count = 0U;
static uint32_t engine_frames_accum = 0U;
static uint32_t engine_frames_per_tick = 0U;

static void engine_tick(void)
{
 801703c:	b480      	push	{r7}
 801703e:	af00      	add	r7, sp, #0
  engine_tick_count++;
 8017040:	4b04      	ldr	r3, [pc, #16]	@ (8017054 <engine_tick+0x18>)
 8017042:	681b      	ldr	r3, [r3, #0]
 8017044:	3301      	adds	r3, #1
 8017046:	4a03      	ldr	r2, [pc, #12]	@ (8017054 <engine_tick+0x18>)
 8017048:	6013      	str	r3, [r2, #0]
}
 801704a:	bf00      	nop
 801704c:	46bd      	mov	sp, r7
 801704e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017052:	4770      	bx	lr
 8017054:	240096bc 	.word	0x240096bc

08017058 <engine_tasklet_init>:

void engine_tasklet_init(uint32_t sample_rate)
{
 8017058:	b480      	push	{r7}
 801705a:	b083      	sub	sp, #12
 801705c:	af00      	add	r7, sp, #0
 801705e:	6078      	str	r0, [r7, #4]
  engine_tick_count = 0U;
 8017060:	4b0c      	ldr	r3, [pc, #48]	@ (8017094 <engine_tasklet_init+0x3c>)
 8017062:	2200      	movs	r2, #0
 8017064:	601a      	str	r2, [r3, #0]
  engine_frames_accum = 0U;
 8017066:	4b0c      	ldr	r3, [pc, #48]	@ (8017098 <engine_tasklet_init+0x40>)
 8017068:	2200      	movs	r2, #0
 801706a:	601a      	str	r2, [r3, #0]
  engine_frames_per_tick = sample_rate / 1000U;
 801706c:	687b      	ldr	r3, [r7, #4]
 801706e:	4a0b      	ldr	r2, [pc, #44]	@ (801709c <engine_tasklet_init+0x44>)
 8017070:	fba2 2303 	umull	r2, r3, r2, r3
 8017074:	099b      	lsrs	r3, r3, #6
 8017076:	4a0a      	ldr	r2, [pc, #40]	@ (80170a0 <engine_tasklet_init+0x48>)
 8017078:	6013      	str	r3, [r2, #0]

  if (engine_frames_per_tick == 0U)
 801707a:	4b09      	ldr	r3, [pc, #36]	@ (80170a0 <engine_tasklet_init+0x48>)
 801707c:	681b      	ldr	r3, [r3, #0]
 801707e:	2b00      	cmp	r3, #0
 8017080:	d102      	bne.n	8017088 <engine_tasklet_init+0x30>
  {
    engine_frames_per_tick = 1U;
 8017082:	4b07      	ldr	r3, [pc, #28]	@ (80170a0 <engine_tasklet_init+0x48>)
 8017084:	2201      	movs	r2, #1
 8017086:	601a      	str	r2, [r3, #0]
  }
}
 8017088:	bf00      	nop
 801708a:	370c      	adds	r7, #12
 801708c:	46bd      	mov	sp, r7
 801708e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017092:	4770      	bx	lr
 8017094:	240096bc 	.word	0x240096bc
 8017098:	240096c0 	.word	0x240096c0
 801709c:	10624dd3 	.word	0x10624dd3
 80170a0:	240096c4 	.word	0x240096c4

080170a4 <engine_tasklet_notify_frames>:

void engine_tasklet_notify_frames(uint32_t frames)
{
 80170a4:	b480      	push	{r7}
 80170a6:	b083      	sub	sp, #12
 80170a8:	af00      	add	r7, sp, #0
 80170aa:	6078      	str	r0, [r7, #4]
  engine_frames_accum += frames;
 80170ac:	4b05      	ldr	r3, [pc, #20]	@ (80170c4 <engine_tasklet_notify_frames+0x20>)
 80170ae:	681a      	ldr	r2, [r3, #0]
 80170b0:	687b      	ldr	r3, [r7, #4]
 80170b2:	4413      	add	r3, r2
 80170b4:	4a03      	ldr	r2, [pc, #12]	@ (80170c4 <engine_tasklet_notify_frames+0x20>)
 80170b6:	6013      	str	r3, [r2, #0]
}
 80170b8:	bf00      	nop
 80170ba:	370c      	adds	r7, #12
 80170bc:	46bd      	mov	sp, r7
 80170be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170c2:	4770      	bx	lr
 80170c4:	240096c0 	.word	0x240096c0

080170c8 <engine_tasklet_poll>:

void engine_tasklet_poll(void)
{
 80170c8:	b580      	push	{r7, lr}
 80170ca:	af00      	add	r7, sp, #0
  while (engine_frames_accum >= engine_frames_per_tick)
 80170cc:	e008      	b.n	80170e0 <engine_tasklet_poll+0x18>
  {
    engine_frames_accum -= engine_frames_per_tick;
 80170ce:	4b09      	ldr	r3, [pc, #36]	@ (80170f4 <engine_tasklet_poll+0x2c>)
 80170d0:	681a      	ldr	r2, [r3, #0]
 80170d2:	4b09      	ldr	r3, [pc, #36]	@ (80170f8 <engine_tasklet_poll+0x30>)
 80170d4:	681b      	ldr	r3, [r3, #0]
 80170d6:	1ad3      	subs	r3, r2, r3
 80170d8:	4a06      	ldr	r2, [pc, #24]	@ (80170f4 <engine_tasklet_poll+0x2c>)
 80170da:	6013      	str	r3, [r2, #0]
    engine_tick();
 80170dc:	f7ff ffae 	bl	801703c <engine_tick>
  while (engine_frames_accum >= engine_frames_per_tick)
 80170e0:	4b04      	ldr	r3, [pc, #16]	@ (80170f4 <engine_tasklet_poll+0x2c>)
 80170e2:	681a      	ldr	r2, [r3, #0]
 80170e4:	4b04      	ldr	r3, [pc, #16]	@ (80170f8 <engine_tasklet_poll+0x30>)
 80170e6:	681b      	ldr	r3, [r3, #0]
 80170e8:	429a      	cmp	r2, r3
 80170ea:	d2f0      	bcs.n	80170ce <engine_tasklet_poll+0x6>
  }
}
 80170ec:	bf00      	nop
 80170ee:	bf00      	nop
 80170f0:	bd80      	pop	{r7, pc}
 80170f2:	bf00      	nop
 80170f4:	240096c0 	.word	0x240096c0
 80170f8:	240096c4 	.word	0x240096c4

080170fc <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 80170fc:	b580      	push	{r7, lr}
 80170fe:	b088      	sub	sp, #32
 8017100:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8017102:	1d3b      	adds	r3, r7, #4
 8017104:	2200      	movs	r2, #0
 8017106:	601a      	str	r2, [r3, #0]
 8017108:	605a      	str	r2, [r3, #4]
 801710a:	609a      	str	r2, [r3, #8]
 801710c:	60da      	str	r2, [r3, #12]
 801710e:	611a      	str	r2, [r3, #16]
 8017110:	615a      	str	r2, [r3, #20]
 8017112:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8017114:	4b20      	ldr	r3, [pc, #128]	@ (8017198 <MX_FMC_Init+0x9c>)
 8017116:	4a21      	ldr	r2, [pc, #132]	@ (801719c <MX_FMC_Init+0xa0>)
 8017118:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 801711a:	4b1f      	ldr	r3, [pc, #124]	@ (8017198 <MX_FMC_Init+0x9c>)
 801711c:	2200      	movs	r2, #0
 801711e:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 8017120:	4b1d      	ldr	r3, [pc, #116]	@ (8017198 <MX_FMC_Init+0x9c>)
 8017122:	2201      	movs	r2, #1
 8017124:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 8017126:	4b1c      	ldr	r3, [pc, #112]	@ (8017198 <MX_FMC_Init+0x9c>)
 8017128:	2208      	movs	r2, #8
 801712a:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 801712c:	4b1a      	ldr	r3, [pc, #104]	@ (8017198 <MX_FMC_Init+0x9c>)
 801712e:	2210      	movs	r2, #16
 8017130:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8017132:	4b19      	ldr	r3, [pc, #100]	@ (8017198 <MX_FMC_Init+0x9c>)
 8017134:	2240      	movs	r2, #64	@ 0x40
 8017136:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8017138:	4b17      	ldr	r3, [pc, #92]	@ (8017198 <MX_FMC_Init+0x9c>)
 801713a:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 801713e:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8017140:	4b15      	ldr	r3, [pc, #84]	@ (8017198 <MX_FMC_Init+0x9c>)
 8017142:	2200      	movs	r2, #0
 8017144:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8017146:	4b14      	ldr	r3, [pc, #80]	@ (8017198 <MX_FMC_Init+0x9c>)
 8017148:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801714c:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 801714e:	4b12      	ldr	r3, [pc, #72]	@ (8017198 <MX_FMC_Init+0x9c>)
 8017150:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8017154:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8017156:	4b10      	ldr	r3, [pc, #64]	@ (8017198 <MX_FMC_Init+0x9c>)
 8017158:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 801715c:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 801715e:	2302      	movs	r3, #2
 8017160:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8017162:	2307      	movs	r3, #7
 8017164:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8017166:	2304      	movs	r3, #4
 8017168:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 801716a:	2307      	movs	r3, #7
 801716c:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 801716e:	2303      	movs	r3, #3
 8017170:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8017172:	2302      	movs	r3, #2
 8017174:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8017176:	2302      	movs	r3, #2
 8017178:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 801717a:	1d3b      	adds	r3, r7, #4
 801717c:	4619      	mov	r1, r3
 801717e:	4806      	ldr	r0, [pc, #24]	@ (8017198 <MX_FMC_Init+0x9c>)
 8017180:	f7fa fc80 	bl	8011a84 <HAL_SDRAM_Init>
 8017184:	4603      	mov	r3, r0
 8017186:	2b00      	cmp	r3, #0
 8017188:	d001      	beq.n	801718e <MX_FMC_Init+0x92>
  {
    Error_Handler( );
 801718a:	f000 fafb 	bl	8017784 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 801718e:	bf00      	nop
 8017190:	3720      	adds	r7, #32
 8017192:	46bd      	mov	sp, r7
 8017194:	bd80      	pop	{r7, pc}
 8017196:	bf00      	nop
 8017198:	240096c8 	.word	0x240096c8
 801719c:	52004140 	.word	0x52004140

080171a0 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80171a0:	b580      	push	{r7, lr}
 80171a2:	b0b8      	sub	sp, #224	@ 0xe0
 80171a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80171a6:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80171aa:	2200      	movs	r2, #0
 80171ac:	601a      	str	r2, [r3, #0]
 80171ae:	605a      	str	r2, [r3, #4]
 80171b0:	609a      	str	r2, [r3, #8]
 80171b2:	60da      	str	r2, [r3, #12]
 80171b4:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80171b6:	4b58      	ldr	r3, [pc, #352]	@ (8017318 <HAL_FMC_MspInit+0x178>)
 80171b8:	681b      	ldr	r3, [r3, #0]
 80171ba:	2b00      	cmp	r3, #0
 80171bc:	f040 80a7 	bne.w	801730e <HAL_FMC_MspInit+0x16e>
    return;
  }
  FMC_Initialized = 1;
 80171c0:	4b55      	ldr	r3, [pc, #340]	@ (8017318 <HAL_FMC_MspInit+0x178>)
 80171c2:	2201      	movs	r2, #1
 80171c4:	601a      	str	r2, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80171c6:	f107 0308 	add.w	r3, r7, #8
 80171ca:	22c0      	movs	r2, #192	@ 0xc0
 80171cc:	2100      	movs	r1, #0
 80171ce:	4618      	mov	r0, r3
 80171d0:	f003 f9d2 	bl	801a578 <memset>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 80171d4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80171d8:	f04f 0300 	mov.w	r3, #0
 80171dc:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.PLL2.PLL2M = 5;
 80171e0:	2305      	movs	r3, #5
 80171e2:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2N = 160;
 80171e4:	23a0      	movs	r3, #160	@ 0xa0
 80171e6:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLL2.PLL2P = 8;
 80171e8:	2308      	movs	r3, #8
 80171ea:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2Q = 1;
 80171ec:	2301      	movs	r3, #1
 80171ee:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2R = 8;
 80171f0:	2308      	movs	r3, #8
 80171f2:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 80171f4:	2380      	movs	r3, #128	@ 0x80
 80171f6:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 80171f8:	2300      	movs	r3, #0
 80171fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_PLL2;
 80171fc:	2302      	movs	r3, #2
 80171fe:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8017200:	f107 0308 	add.w	r3, r7, #8
 8017204:	4618      	mov	r0, r3
 8017206:	f7f5 fb4f 	bl	800c8a8 <HAL_RCCEx_PeriphCLKConfig>
 801720a:	4603      	mov	r3, r0
 801720c:	2b00      	cmp	r3, #0
 801720e:	d001      	beq.n	8017214 <HAL_FMC_MspInit+0x74>
    {
      Error_Handler();
 8017210:	f000 fab8 	bl	8017784 <Error_Handler>
    }

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8017214:	4b41      	ldr	r3, [pc, #260]	@ (801731c <HAL_FMC_MspInit+0x17c>)
 8017216:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 801721a:	4a40      	ldr	r2, [pc, #256]	@ (801731c <HAL_FMC_MspInit+0x17c>)
 801721c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8017220:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8017224:	4b3d      	ldr	r3, [pc, #244]	@ (801731c <HAL_FMC_MspInit+0x17c>)
 8017226:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 801722a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 801722e:	607b      	str	r3, [r7, #4]
 8017230:	687b      	ldr	r3, [r7, #4]
  PG15   ------> FMC_SDNCAS
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8017232:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8017236:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801723a:	2302      	movs	r3, #2
 801723c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017240:	2300      	movs	r3, #0
 8017242:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8017246:	2303      	movs	r3, #3
 8017248:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 801724c:	230c      	movs	r3, #12
 801724e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8017252:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8017256:	4619      	mov	r1, r3
 8017258:	4831      	ldr	r0, [pc, #196]	@ (8017320 <HAL_FMC_MspInit+0x180>)
 801725a:	f7f0 fc13 	bl	8007a84 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5;
 801725e:	232c      	movs	r3, #44	@ 0x2c
 8017260:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017264:	2302      	movs	r3, #2
 8017266:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801726a:	2300      	movs	r3, #0
 801726c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8017270:	2303      	movs	r3, #3
 8017272:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8017276:	230c      	movs	r3, #12
 8017278:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 801727c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8017280:	4619      	mov	r1, r3
 8017282:	4828      	ldr	r0, [pc, #160]	@ (8017324 <HAL_FMC_MspInit+0x184>)
 8017284:	f7f0 fbfe 	bl	8007a84 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 8017288:	f248 1337 	movw	r3, #33079	@ 0x8137
 801728c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017290:	2302      	movs	r3, #2
 8017292:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017296:	2300      	movs	r3, #0
 8017298:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801729c:	2303      	movs	r3, #3
 801729e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80172a2:	230c      	movs	r3, #12
 80172a4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80172a8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80172ac:	4619      	mov	r1, r3
 80172ae:	481e      	ldr	r0, [pc, #120]	@ (8017328 <HAL_FMC_MspInit+0x188>)
 80172b0:	f7f0 fbe8 	bl	8007a84 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80172b4:	f64f 7383 	movw	r3, #65411	@ 0xff83
 80172b8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80172bc:	2302      	movs	r3, #2
 80172be:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80172c2:	2300      	movs	r3, #0
 80172c4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80172c8:	2303      	movs	r3, #3
 80172ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80172ce:	230c      	movs	r3, #12
 80172d0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80172d4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80172d8:	4619      	mov	r1, r3
 80172da:	4814      	ldr	r0, [pc, #80]	@ (801732c <HAL_FMC_MspInit+0x18c>)
 80172dc:	f7f0 fbd2 	bl	8007a84 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80172e0:	f24c 7303 	movw	r3, #50947	@ 0xc703
 80172e4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80172e8:	2302      	movs	r3, #2
 80172ea:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80172ee:	2300      	movs	r3, #0
 80172f0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80172f4:	2303      	movs	r3, #3
 80172f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80172fa:	230c      	movs	r3, #12
 80172fc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8017300:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8017304:	4619      	mov	r1, r3
 8017306:	480a      	ldr	r0, [pc, #40]	@ (8017330 <HAL_FMC_MspInit+0x190>)
 8017308:	f7f0 fbbc 	bl	8007a84 <HAL_GPIO_Init>
 801730c:	e000      	b.n	8017310 <HAL_FMC_MspInit+0x170>
    return;
 801730e:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8017310:	37e0      	adds	r7, #224	@ 0xe0
 8017312:	46bd      	mov	sp, r7
 8017314:	bd80      	pop	{r7, pc}
 8017316:	bf00      	nop
 8017318:	240096fc 	.word	0x240096fc
 801731c:	58024400 	.word	0x58024400
 8017320:	58021400 	.word	0x58021400
 8017324:	58021c00 	.word	0x58021c00
 8017328:	58021800 	.word	0x58021800
 801732c:	58021000 	.word	0x58021000
 8017330:	58020c00 	.word	0x58020c00

08017334 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8017334:	b580      	push	{r7, lr}
 8017336:	b082      	sub	sp, #8
 8017338:	af00      	add	r7, sp, #0
 801733a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 801733c:	f7ff ff30 	bl	80171a0 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8017340:	bf00      	nop
 8017342:	3708      	adds	r7, #8
 8017344:	46bd      	mov	sp, r7
 8017346:	bd80      	pop	{r7, pc}

08017348 <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8017348:	b580      	push	{r7, lr}
 801734a:	b08e      	sub	sp, #56	@ 0x38
 801734c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801734e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8017352:	2200      	movs	r2, #0
 8017354:	601a      	str	r2, [r3, #0]
 8017356:	605a      	str	r2, [r3, #4]
 8017358:	609a      	str	r2, [r3, #8]
 801735a:	60da      	str	r2, [r3, #12]
 801735c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 801735e:	4b47      	ldr	r3, [pc, #284]	@ (801747c <MX_GPIO_Init+0x134>)
 8017360:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017364:	4a45      	ldr	r2, [pc, #276]	@ (801747c <MX_GPIO_Init+0x134>)
 8017366:	f043 0310 	orr.w	r3, r3, #16
 801736a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801736e:	4b43      	ldr	r3, [pc, #268]	@ (801747c <MX_GPIO_Init+0x134>)
 8017370:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017374:	f003 0310 	and.w	r3, r3, #16
 8017378:	623b      	str	r3, [r7, #32]
 801737a:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 801737c:	4b3f      	ldr	r3, [pc, #252]	@ (801747c <MX_GPIO_Init+0x134>)
 801737e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017382:	4a3e      	ldr	r2, [pc, #248]	@ (801747c <MX_GPIO_Init+0x134>)
 8017384:	f043 0320 	orr.w	r3, r3, #32
 8017388:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801738c:	4b3b      	ldr	r3, [pc, #236]	@ (801747c <MX_GPIO_Init+0x134>)
 801738e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017392:	f003 0320 	and.w	r3, r3, #32
 8017396:	61fb      	str	r3, [r7, #28]
 8017398:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 801739a:	4b38      	ldr	r3, [pc, #224]	@ (801747c <MX_GPIO_Init+0x134>)
 801739c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80173a0:	4a36      	ldr	r2, [pc, #216]	@ (801747c <MX_GPIO_Init+0x134>)
 80173a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80173a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80173aa:	4b34      	ldr	r3, [pc, #208]	@ (801747c <MX_GPIO_Init+0x134>)
 80173ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80173b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80173b4:	61bb      	str	r3, [r7, #24]
 80173b6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80173b8:	4b30      	ldr	r3, [pc, #192]	@ (801747c <MX_GPIO_Init+0x134>)
 80173ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80173be:	4a2f      	ldr	r2, [pc, #188]	@ (801747c <MX_GPIO_Init+0x134>)
 80173c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80173c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80173c8:	4b2c      	ldr	r3, [pc, #176]	@ (801747c <MX_GPIO_Init+0x134>)
 80173ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80173ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80173d2:	617b      	str	r3, [r7, #20]
 80173d4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80173d6:	4b29      	ldr	r3, [pc, #164]	@ (801747c <MX_GPIO_Init+0x134>)
 80173d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80173dc:	4a27      	ldr	r2, [pc, #156]	@ (801747c <MX_GPIO_Init+0x134>)
 80173de:	f043 0302 	orr.w	r3, r3, #2
 80173e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80173e6:	4b25      	ldr	r3, [pc, #148]	@ (801747c <MX_GPIO_Init+0x134>)
 80173e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80173ec:	f003 0302 	and.w	r3, r3, #2
 80173f0:	613b      	str	r3, [r7, #16]
 80173f2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80173f4:	4b21      	ldr	r3, [pc, #132]	@ (801747c <MX_GPIO_Init+0x134>)
 80173f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80173fa:	4a20      	ldr	r2, [pc, #128]	@ (801747c <MX_GPIO_Init+0x134>)
 80173fc:	f043 0308 	orr.w	r3, r3, #8
 8017400:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8017404:	4b1d      	ldr	r3, [pc, #116]	@ (801747c <MX_GPIO_Init+0x134>)
 8017406:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801740a:	f003 0308 	and.w	r3, r3, #8
 801740e:	60fb      	str	r3, [r7, #12]
 8017410:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8017412:	4b1a      	ldr	r3, [pc, #104]	@ (801747c <MX_GPIO_Init+0x134>)
 8017414:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017418:	4a18      	ldr	r2, [pc, #96]	@ (801747c <MX_GPIO_Init+0x134>)
 801741a:	f043 0304 	orr.w	r3, r3, #4
 801741e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8017422:	4b16      	ldr	r3, [pc, #88]	@ (801747c <MX_GPIO_Init+0x134>)
 8017424:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017428:	f003 0304 	and.w	r3, r3, #4
 801742c:	60bb      	str	r3, [r7, #8]
 801742e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8017430:	4b12      	ldr	r3, [pc, #72]	@ (801747c <MX_GPIO_Init+0x134>)
 8017432:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017436:	4a11      	ldr	r2, [pc, #68]	@ (801747c <MX_GPIO_Init+0x134>)
 8017438:	f043 0301 	orr.w	r3, r3, #1
 801743c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8017440:	4b0e      	ldr	r3, [pc, #56]	@ (801747c <MX_GPIO_Init+0x134>)
 8017442:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017446:	f003 0301 	and.w	r3, r3, #1
 801744a:	607b      	str	r3, [r7, #4]
 801744c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin, GPIO_PIN_RESET);
 801744e:	2200      	movs	r2, #0
 8017450:	2180      	movs	r1, #128	@ 0x80
 8017452:	480b      	ldr	r0, [pc, #44]	@ (8017480 <MX_GPIO_Init+0x138>)
 8017454:	f7f0 fcc6 	bl	8007de4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_DEBUG_Pin */
  GPIO_InitStruct.Pin = LED_DEBUG_Pin;
 8017458:	2380      	movs	r3, #128	@ 0x80
 801745a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 801745c:	2301      	movs	r3, #1
 801745e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017460:	2300      	movs	r3, #0
 8017462:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8017464:	2300      	movs	r3, #0
 8017466:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LED_DEBUG_GPIO_Port, &GPIO_InitStruct);
 8017468:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801746c:	4619      	mov	r1, r3
 801746e:	4804      	ldr	r0, [pc, #16]	@ (8017480 <MX_GPIO_Init+0x138>)
 8017470:	f7f0 fb08 	bl	8007a84 <HAL_GPIO_Init>

}
 8017474:	bf00      	nop
 8017476:	3738      	adds	r7, #56	@ 0x38
 8017478:	46bd      	mov	sp, r7
 801747a:	bd80      	pop	{r7, pc}
 801747c:	58024400 	.word	0x58024400
 8017480:	58021c00 	.word	0x58021c00

08017484 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8017484:	b580      	push	{r7, lr}
 8017486:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8017488:	4b1b      	ldr	r3, [pc, #108]	@ (80174f8 <MX_I2C1_Init+0x74>)
 801748a:	4a1c      	ldr	r2, [pc, #112]	@ (80174fc <MX_I2C1_Init+0x78>)
 801748c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10C0ECFF;
 801748e:	4b1a      	ldr	r3, [pc, #104]	@ (80174f8 <MX_I2C1_Init+0x74>)
 8017490:	4a1b      	ldr	r2, [pc, #108]	@ (8017500 <MX_I2C1_Init+0x7c>)
 8017492:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8017494:	4b18      	ldr	r3, [pc, #96]	@ (80174f8 <MX_I2C1_Init+0x74>)
 8017496:	2200      	movs	r2, #0
 8017498:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 801749a:	4b17      	ldr	r3, [pc, #92]	@ (80174f8 <MX_I2C1_Init+0x74>)
 801749c:	2201      	movs	r2, #1
 801749e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80174a0:	4b15      	ldr	r3, [pc, #84]	@ (80174f8 <MX_I2C1_Init+0x74>)
 80174a2:	2200      	movs	r2, #0
 80174a4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80174a6:	4b14      	ldr	r3, [pc, #80]	@ (80174f8 <MX_I2C1_Init+0x74>)
 80174a8:	2200      	movs	r2, #0
 80174aa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80174ac:	4b12      	ldr	r3, [pc, #72]	@ (80174f8 <MX_I2C1_Init+0x74>)
 80174ae:	2200      	movs	r2, #0
 80174b0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80174b2:	4b11      	ldr	r3, [pc, #68]	@ (80174f8 <MX_I2C1_Init+0x74>)
 80174b4:	2200      	movs	r2, #0
 80174b6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80174b8:	4b0f      	ldr	r3, [pc, #60]	@ (80174f8 <MX_I2C1_Init+0x74>)
 80174ba:	2200      	movs	r2, #0
 80174bc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80174be:	480e      	ldr	r0, [pc, #56]	@ (80174f8 <MX_I2C1_Init+0x74>)
 80174c0:	f7f2 fdee 	bl	800a0a0 <HAL_I2C_Init>
 80174c4:	4603      	mov	r3, r0
 80174c6:	2b00      	cmp	r3, #0
 80174c8:	d001      	beq.n	80174ce <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80174ca:	f000 f95b 	bl	8017784 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80174ce:	2100      	movs	r1, #0
 80174d0:	4809      	ldr	r0, [pc, #36]	@ (80174f8 <MX_I2C1_Init+0x74>)
 80174d2:	f7f2 fe81 	bl	800a1d8 <HAL_I2CEx_ConfigAnalogFilter>
 80174d6:	4603      	mov	r3, r0
 80174d8:	2b00      	cmp	r3, #0
 80174da:	d001      	beq.n	80174e0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80174dc:	f000 f952 	bl	8017784 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80174e0:	2100      	movs	r1, #0
 80174e2:	4805      	ldr	r0, [pc, #20]	@ (80174f8 <MX_I2C1_Init+0x74>)
 80174e4:	f7f2 fec3 	bl	800a26e <HAL_I2CEx_ConfigDigitalFilter>
 80174e8:	4603      	mov	r3, r0
 80174ea:	2b00      	cmp	r3, #0
 80174ec:	d001      	beq.n	80174f2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80174ee:	f000 f949 	bl	8017784 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80174f2:	bf00      	nop
 80174f4:	bd80      	pop	{r7, pc}
 80174f6:	bf00      	nop
 80174f8:	24009700 	.word	0x24009700
 80174fc:	40005400 	.word	0x40005400
 8017500:	10c0ecff 	.word	0x10c0ecff

08017504 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8017504:	b580      	push	{r7, lr}
 8017506:	b0ba      	sub	sp, #232	@ 0xe8
 8017508:	af00      	add	r7, sp, #0
 801750a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801750c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8017510:	2200      	movs	r2, #0
 8017512:	601a      	str	r2, [r3, #0]
 8017514:	605a      	str	r2, [r3, #4]
 8017516:	609a      	str	r2, [r3, #8]
 8017518:	60da      	str	r2, [r3, #12]
 801751a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 801751c:	f107 0310 	add.w	r3, r7, #16
 8017520:	22c0      	movs	r2, #192	@ 0xc0
 8017522:	2100      	movs	r1, #0
 8017524:	4618      	mov	r0, r3
 8017526:	f003 f827 	bl	801a578 <memset>
  if(i2cHandle->Instance==I2C1)
 801752a:	687b      	ldr	r3, [r7, #4]
 801752c:	681b      	ldr	r3, [r3, #0]
 801752e:	4a26      	ldr	r2, [pc, #152]	@ (80175c8 <HAL_I2C_MspInit+0xc4>)
 8017530:	4293      	cmp	r3, r2
 8017532:	d145      	bne.n	80175c0 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8017534:	f04f 0208 	mov.w	r2, #8
 8017538:	f04f 0300 	mov.w	r3, #0
 801753c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8017540:	2300      	movs	r3, #0
 8017542:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8017546:	f107 0310 	add.w	r3, r7, #16
 801754a:	4618      	mov	r0, r3
 801754c:	f7f5 f9ac 	bl	800c8a8 <HAL_RCCEx_PeriphCLKConfig>
 8017550:	4603      	mov	r3, r0
 8017552:	2b00      	cmp	r3, #0
 8017554:	d001      	beq.n	801755a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8017556:	f000 f915 	bl	8017784 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 801755a:	4b1c      	ldr	r3, [pc, #112]	@ (80175cc <HAL_I2C_MspInit+0xc8>)
 801755c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017560:	4a1a      	ldr	r2, [pc, #104]	@ (80175cc <HAL_I2C_MspInit+0xc8>)
 8017562:	f043 0302 	orr.w	r3, r3, #2
 8017566:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801756a:	4b18      	ldr	r3, [pc, #96]	@ (80175cc <HAL_I2C_MspInit+0xc8>)
 801756c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017570:	f003 0302 	and.w	r3, r3, #2
 8017574:	60fb      	str	r3, [r7, #12]
 8017576:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8017578:	23c0      	movs	r3, #192	@ 0xc0
 801757a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 801757e:	2312      	movs	r3, #18
 8017580:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017584:	2300      	movs	r3, #0
 8017586:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801758a:	2300      	movs	r3, #0
 801758c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8017590:	2304      	movs	r3, #4
 8017592:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8017596:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 801759a:	4619      	mov	r1, r3
 801759c:	480c      	ldr	r0, [pc, #48]	@ (80175d0 <HAL_I2C_MspInit+0xcc>)
 801759e:	f7f0 fa71 	bl	8007a84 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80175a2:	4b0a      	ldr	r3, [pc, #40]	@ (80175cc <HAL_I2C_MspInit+0xc8>)
 80175a4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80175a8:	4a08      	ldr	r2, [pc, #32]	@ (80175cc <HAL_I2C_MspInit+0xc8>)
 80175aa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80175ae:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80175b2:	4b06      	ldr	r3, [pc, #24]	@ (80175cc <HAL_I2C_MspInit+0xc8>)
 80175b4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80175b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80175bc:	60bb      	str	r3, [r7, #8]
 80175be:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80175c0:	bf00      	nop
 80175c2:	37e8      	adds	r7, #232	@ 0xe8
 80175c4:	46bd      	mov	sp, r7
 80175c6:	bd80      	pop	{r7, pc}
 80175c8:	40005400 	.word	0x40005400
 80175cc:	58024400 	.word	0x58024400
 80175d0:	58020400 	.word	0x58020400

080175d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80175d4:	b580      	push	{r7, lr}
 80175d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80175d8:	f7ed fa3a 	bl	8004a50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80175dc:	f000 f826 	bl	801762c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80175e0:	f000 f8a0 	bl	8017724 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80175e4:	f7ff feb0 	bl	8017348 <MX_GPIO_Init>
  MX_DMA_Init();
 80175e8:	f7ff fd00 	bl	8016fec <MX_DMA_Init>
  MX_SAI1_Init();
 80175ec:	f000 fd90 	bl	8018110 <MX_SAI1_Init>
  MX_USART1_UART_Init();
 80175f0:	f002 fa68 	bl	8019ac4 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80175f4:	f7ff ff46 	bl	8017484 <MX_I2C1_Init>
  MX_FMC_Init();
 80175f8:	f7ff fd80 	bl	80170fc <MX_FMC_Init>
  MX_SDMMC1_SD_Init();
 80175fc:	f001 fdbc 	bl	8019178 <MX_SDMMC1_SD_Init>
  /* USER CODE BEGIN 2 */
  brick6_app_init();
 8017600:	f7fe fffa 	bl	80165f8 <brick6_app_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    audio_tasklet_poll();        // priorit absolue
 8017604:	f7fe ffb8 	bl	8016578 <audio_tasklet_poll>
    engine_tasklet_poll();
 8017608:	f7ff fd5e 	bl	80170c8 <engine_tasklet_poll>
    sd_tasklet_poll_bounded(SD_BUDGET_STEPS);
 801760c:	2002      	movs	r0, #2
 801760e:	f001 fc5b 	bl	8018ec8 <sd_tasklet_poll_bounded>
    usb_host_tasklet_poll_bounded(USB_BUDGET_PACKETS);
 8017612:	2004      	movs	r0, #4
 8017614:	f7ec f8c4 	bl	80037a0 <usb_host_tasklet_poll_bounded>
    midi_host_poll_bounded(MIDI_BUDGET_MSGS);
 8017618:	2008      	movs	r0, #8
 801761a:	f000 fd1d 	bl	8018058 <midi_host_poll_bounded>
    ui_tasklet_poll();
 801761e:	f002 fa49 	bl	8019ab4 <ui_tasklet_poll>
    diagnostics_tasklet_poll();
 8017622:	f7ff faa7 	bl	8016b74 <diagnostics_tasklet_poll>
    audio_tasklet_poll();        // priorit absolue
 8017626:	bf00      	nop
 8017628:	e7ec      	b.n	8017604 <main+0x30>
	...

0801762c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 801762c:	b580      	push	{r7, lr}
 801762e:	b09c      	sub	sp, #112	@ 0x70
 8017630:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8017632:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8017636:	224c      	movs	r2, #76	@ 0x4c
 8017638:	2100      	movs	r1, #0
 801763a:	4618      	mov	r0, r3
 801763c:	f002 ff9c 	bl	801a578 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8017640:	1d3b      	adds	r3, r7, #4
 8017642:	2220      	movs	r2, #32
 8017644:	2100      	movs	r1, #0
 8017646:	4618      	mov	r0, r3
 8017648:	f002 ff96 	bl	801a578 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 801764c:	2002      	movs	r0, #2
 801764e:	f7f4 f8fb 	bl	800b848 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8017652:	2300      	movs	r3, #0
 8017654:	603b      	str	r3, [r7, #0]
 8017656:	4b31      	ldr	r3, [pc, #196]	@ (801771c <SystemClock_Config+0xf0>)
 8017658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801765a:	4a30      	ldr	r2, [pc, #192]	@ (801771c <SystemClock_Config+0xf0>)
 801765c:	f023 0301 	bic.w	r3, r3, #1
 8017660:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8017662:	4b2e      	ldr	r3, [pc, #184]	@ (801771c <SystemClock_Config+0xf0>)
 8017664:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017666:	f003 0301 	and.w	r3, r3, #1
 801766a:	603b      	str	r3, [r7, #0]
 801766c:	4b2c      	ldr	r3, [pc, #176]	@ (8017720 <SystemClock_Config+0xf4>)
 801766e:	699b      	ldr	r3, [r3, #24]
 8017670:	4a2b      	ldr	r2, [pc, #172]	@ (8017720 <SystemClock_Config+0xf4>)
 8017672:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8017676:	6193      	str	r3, [r2, #24]
 8017678:	4b29      	ldr	r3, [pc, #164]	@ (8017720 <SystemClock_Config+0xf4>)
 801767a:	699b      	ldr	r3, [r3, #24]
 801767c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8017680:	603b      	str	r3, [r7, #0]
 8017682:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8017684:	bf00      	nop
 8017686:	4b26      	ldr	r3, [pc, #152]	@ (8017720 <SystemClock_Config+0xf4>)
 8017688:	699b      	ldr	r3, [r3, #24]
 801768a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801768e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8017692:	d1f8      	bne.n	8017686 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8017694:	2321      	movs	r3, #33	@ 0x21
 8017696:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8017698:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 801769c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 801769e:	2301      	movs	r3, #1
 80176a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80176a2:	2302      	movs	r3, #2
 80176a4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80176a6:	2302      	movs	r3, #2
 80176a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 80176aa:	2305      	movs	r3, #5
 80176ac:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 160;
 80176ae:	23a0      	movs	r3, #160	@ 0xa0
 80176b0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80176b2:	2302      	movs	r3, #2
 80176b4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80176b6:	2304      	movs	r3, #4
 80176b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80176ba:	2302      	movs	r3, #2
 80176bc:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80176be:	2308      	movs	r3, #8
 80176c0:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80176c2:	2300      	movs	r3, #0
 80176c4:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80176c6:	2300      	movs	r3, #0
 80176c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80176ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80176ce:	4618      	mov	r0, r3
 80176d0:	f7f4 f904 	bl	800b8dc <HAL_RCC_OscConfig>
 80176d4:	4603      	mov	r3, r0
 80176d6:	2b00      	cmp	r3, #0
 80176d8:	d001      	beq.n	80176de <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80176da:	f000 f853 	bl	8017784 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80176de:	233f      	movs	r3, #63	@ 0x3f
 80176e0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80176e2:	2303      	movs	r3, #3
 80176e4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80176e6:	2300      	movs	r3, #0
 80176e8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80176ea:	2308      	movs	r3, #8
 80176ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80176ee:	2340      	movs	r3, #64	@ 0x40
 80176f0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80176f2:	2340      	movs	r3, #64	@ 0x40
 80176f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80176f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80176fa:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80176fc:	2340      	movs	r3, #64	@ 0x40
 80176fe:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8017700:	1d3b      	adds	r3, r7, #4
 8017702:	2102      	movs	r1, #2
 8017704:	4618      	mov	r0, r3
 8017706:	f7f4 fd43 	bl	800c190 <HAL_RCC_ClockConfig>
 801770a:	4603      	mov	r3, r0
 801770c:	2b00      	cmp	r3, #0
 801770e:	d001      	beq.n	8017714 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8017710:	f000 f838 	bl	8017784 <Error_Handler>
  }
}
 8017714:	bf00      	nop
 8017716:	3770      	adds	r7, #112	@ 0x70
 8017718:	46bd      	mov	sp, r7
 801771a:	bd80      	pop	{r7, pc}
 801771c:	58000400 	.word	0x58000400
 8017720:	58024800 	.word	0x58024800

08017724 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8017724:	b580      	push	{r7, lr}
 8017726:	b0b0      	sub	sp, #192	@ 0xc0
 8017728:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 801772a:	463b      	mov	r3, r7
 801772c:	22c0      	movs	r2, #192	@ 0xc0
 801772e:	2100      	movs	r1, #0
 8017730:	4618      	mov	r0, r3
 8017732:	f002 ff21 	bl	801a578 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8017736:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801773a:	f04f 0300 	mov.w	r3, #0
 801773e:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL3.PLL3M = 25;
 8017742:	2319      	movs	r3, #25
 8017744:	62bb      	str	r3, [r7, #40]	@ 0x28
  PeriphClkInitStruct.PLL3.PLL3N = 491;
 8017746:	f240 13eb 	movw	r3, #491	@ 0x1eb
 801774a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLL3.PLL3P = 40;
 801774c:	2328      	movs	r3, #40	@ 0x28
 801774e:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.PLL3.PLL3Q = 2;
 8017750:	2302      	movs	r3, #2
 8017752:	637b      	str	r3, [r7, #52]	@ 0x34
  PeriphClkInitStruct.PLL3.PLL3R = 2;
 8017754:	2302      	movs	r3, #2
 8017756:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_0;
 8017758:	2300      	movs	r3, #0
 801775a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 801775c:	2300      	movs	r3, #0
 801775e:	643b      	str	r3, [r7, #64]	@ 0x40
  PeriphClkInitStruct.PLL3.PLL3FRACN = 4260;
 8017760:	f241 03a4 	movw	r3, #4260	@ 0x10a4
 8017764:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL3;
 8017766:	2302      	movs	r3, #2
 8017768:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801776a:	463b      	mov	r3, r7
 801776c:	4618      	mov	r0, r3
 801776e:	f7f5 f89b 	bl	800c8a8 <HAL_RCCEx_PeriphCLKConfig>
 8017772:	4603      	mov	r3, r0
 8017774:	2b00      	cmp	r3, #0
 8017776:	d001      	beq.n	801777c <PeriphCommonClock_Config+0x58>
  {
    Error_Handler();
 8017778:	f000 f804 	bl	8017784 <Error_Handler>
  }
}
 801777c:	bf00      	nop
 801777e:	37c0      	adds	r7, #192	@ 0xc0
 8017780:	46bd      	mov	sp, r7
 8017782:	bd80      	pop	{r7, pc}

08017784 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8017784:	b480      	push	{r7}
 8017786:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8017788:	b672      	cpsid	i
}
 801778a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  __BKPT(0);   //  force un break debugger ICI
 801778c:	be00      	bkpt	0x0000
  while (1)
 801778e:	bf00      	nop
 8017790:	e7fd      	b.n	801778e <Error_Handler+0xa>

08017792 <midi_enter_critical>:
static volatile uint16_t midi_usb_rx_count = 0U;
static volatile uint16_t midi_usb_rx_high_water = 0U;

static volatile bool midi_usb_tx_kick = false;

static inline uint32_t midi_enter_critical(void) {
 8017792:	b480      	push	{r7}
 8017794:	b083      	sub	sp, #12
 8017796:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017798:	f3ef 8310 	mrs	r3, PRIMASK
 801779c:	603b      	str	r3, [r7, #0]
  return(result);
 801779e:	683b      	ldr	r3, [r7, #0]
  uint32_t primask = __get_PRIMASK();
 80177a0:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 80177a2:	b672      	cpsid	i
}
 80177a4:	bf00      	nop
  __disable_irq();
  return primask;
 80177a6:	687b      	ldr	r3, [r7, #4]
}
 80177a8:	4618      	mov	r0, r3
 80177aa:	370c      	adds	r7, #12
 80177ac:	46bd      	mov	sp, r7
 80177ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80177b2:	4770      	bx	lr

080177b4 <midi_exit_critical>:

static inline void midi_exit_critical(uint32_t primask) {
 80177b4:	b480      	push	{r7}
 80177b6:	b085      	sub	sp, #20
 80177b8:	af00      	add	r7, sp, #0
 80177ba:	6078      	str	r0, [r7, #4]
 80177bc:	687b      	ldr	r3, [r7, #4]
 80177be:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80177c0:	68fb      	ldr	r3, [r7, #12]
 80177c2:	f383 8810 	msr	PRIMASK, r3
}
 80177c6:	bf00      	nop
  __set_PRIMASK(primask);
}
 80177c8:	bf00      	nop
 80177ca:	3714      	adds	r7, #20
 80177cc:	46bd      	mov	sp, r7
 80177ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80177d2:	4770      	bx	lr

080177d4 <midi_in_isr>:

static inline bool midi_in_isr(void) {
 80177d4:	b480      	push	{r7}
 80177d6:	b083      	sub	sp, #12
 80177d8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80177da:	f3ef 8305 	mrs	r3, IPSR
 80177de:	607b      	str	r3, [r7, #4]
  return(result);
 80177e0:	687b      	ldr	r3, [r7, #4]
  return (__get_IPSR() != 0U);
 80177e2:	2b00      	cmp	r3, #0
 80177e4:	bf14      	ite	ne
 80177e6:	2301      	movne	r3, #1
 80177e8:	2300      	moveq	r3, #0
 80177ea:	b2db      	uxtb	r3, r3
}
 80177ec:	4618      	mov	r0, r3
 80177ee:	370c      	adds	r7, #12
 80177f0:	46bd      	mov	sp, r7
 80177f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80177f6:	4770      	bx	lr

080177f8 <usb_device_ready>:
static void midi_send(midi_dest_t dest, const uint8_t *msg, size_t len);
static void backend_usb_device_send(const uint8_t *msg, size_t len);
static void backend_usb_host_send(const uint8_t *msg, size_t len) __attribute__((unused));
static void backend_din_send(const uint8_t *msg, size_t len);

static bool usb_device_ready(void) {
 80177f8:	b580      	push	{r7, lr}
 80177fa:	af00      	add	r7, sp, #0
  return (USBD_MIDI_GetState(&hUsbDeviceFS) == MIDI_IDLE);
 80177fc:	4805      	ldr	r0, [pc, #20]	@ (8017814 <usb_device_ready+0x1c>)
 80177fe:	f7e8 ff6d 	bl	80006dc <USBD_MIDI_GetState>
 8017802:	4603      	mov	r3, r0
 8017804:	2b00      	cmp	r3, #0
 8017806:	bf0c      	ite	eq
 8017808:	2301      	moveq	r3, #1
 801780a:	2300      	movne	r3, #0
 801780c:	b2db      	uxtb	r3, r3
}
 801780e:	4618      	mov	r0, r3
 8017810:	bd80      	pop	{r7, pc}
 8017812:	bf00      	nop
 8017814:	24000200 	.word	0x24000200

08017818 <usb_device_send_packets>:

static bool usb_device_send_packets(const uint8_t *buffer, uint16_t bytes_len) {
 8017818:	b580      	push	{r7, lr}
 801781a:	b082      	sub	sp, #8
 801781c:	af00      	add	r7, sp, #0
 801781e:	6078      	str	r0, [r7, #4]
 8017820:	460b      	mov	r3, r1
 8017822:	807b      	strh	r3, [r7, #2]
  if (!usb_device_ready()) {
 8017824:	f7ff ffe8 	bl	80177f8 <usb_device_ready>
 8017828:	4603      	mov	r3, r0
 801782a:	f083 0301 	eor.w	r3, r3, #1
 801782e:	b2db      	uxtb	r3, r3
 8017830:	2b00      	cmp	r3, #0
 8017832:	d001      	beq.n	8017838 <usb_device_send_packets+0x20>
    return false;
 8017834:	2300      	movs	r3, #0
 8017836:	e006      	b.n	8017846 <usb_device_send_packets+0x2e>
  }

  USBD_MIDI_SendPackets(&hUsbDeviceFS, (uint8_t *)buffer, bytes_len);
 8017838:	887b      	ldrh	r3, [r7, #2]
 801783a:	461a      	mov	r2, r3
 801783c:	6879      	ldr	r1, [r7, #4]
 801783e:	4804      	ldr	r0, [pc, #16]	@ (8017850 <usb_device_send_packets+0x38>)
 8017840:	f7e8 ff5a 	bl	80006f8 <USBD_MIDI_SendPackets>
  return true;
 8017844:	2301      	movs	r3, #1
}
 8017846:	4618      	mov	r0, r3
 8017848:	3708      	adds	r7, #8
 801784a:	46bd      	mov	sp, r7
 801784c:	bd80      	pop	{r7, pc}
 801784e:	bf00      	nop
 8017850:	24000200 	.word	0x24000200

08017854 <usb_tx_queue_push>:

static bool usb_tx_queue_push(const uint8_t packet[4]) {
 8017854:	b580      	push	{r7, lr}
 8017856:	b084      	sub	sp, #16
 8017858:	af00      	add	r7, sp, #0
 801785a:	6078      	str	r0, [r7, #4]
  uint32_t primask = midi_enter_critical();
 801785c:	f7ff ff99 	bl	8017792 <midi_enter_critical>
 8017860:	60f8      	str	r0, [r7, #12]
  if (midi_usb_tx_count >= MIDI_USB_TX_QUEUE_LEN) {
 8017862:	4b2e      	ldr	r3, [pc, #184]	@ (801791c <usb_tx_queue_push+0xc8>)
 8017864:	881b      	ldrh	r3, [r3, #0]
 8017866:	b29b      	uxth	r3, r3
 8017868:	2b7f      	cmp	r3, #127	@ 0x7f
 801786a:	d904      	bls.n	8017876 <usb_tx_queue_push+0x22>
#if MIDI_MB_DROP_OLDEST
    midi_usb_tx_tail = (uint16_t)((midi_usb_tx_tail + 1U) % MIDI_USB_TX_QUEUE_LEN);
    midi_usb_tx_count--;
#else
    midi_exit_critical(primask);
 801786c:	68f8      	ldr	r0, [r7, #12]
 801786e:	f7ff ffa1 	bl	80177b4 <midi_exit_critical>
    return false;
 8017872:	2300      	movs	r3, #0
 8017874:	e04e      	b.n	8017914 <usb_tx_queue_push+0xc0>
#endif
  }

  midi_usb_tx_queue[midi_usb_tx_head].bytes[0] = packet[0];
 8017876:	4b2a      	ldr	r3, [pc, #168]	@ (8017920 <usb_tx_queue_push+0xcc>)
 8017878:	881b      	ldrh	r3, [r3, #0]
 801787a:	b29b      	uxth	r3, r3
 801787c:	461a      	mov	r2, r3
 801787e:	687b      	ldr	r3, [r7, #4]
 8017880:	7819      	ldrb	r1, [r3, #0]
 8017882:	4b28      	ldr	r3, [pc, #160]	@ (8017924 <usb_tx_queue_push+0xd0>)
 8017884:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
  midi_usb_tx_queue[midi_usb_tx_head].bytes[1] = packet[1];
 8017888:	687b      	ldr	r3, [r7, #4]
 801788a:	3301      	adds	r3, #1
 801788c:	4a24      	ldr	r2, [pc, #144]	@ (8017920 <usb_tx_queue_push+0xcc>)
 801788e:	8812      	ldrh	r2, [r2, #0]
 8017890:	b292      	uxth	r2, r2
 8017892:	4610      	mov	r0, r2
 8017894:	7819      	ldrb	r1, [r3, #0]
 8017896:	4a23      	ldr	r2, [pc, #140]	@ (8017924 <usb_tx_queue_push+0xd0>)
 8017898:	0083      	lsls	r3, r0, #2
 801789a:	4413      	add	r3, r2
 801789c:	460a      	mov	r2, r1
 801789e:	705a      	strb	r2, [r3, #1]
  midi_usb_tx_queue[midi_usb_tx_head].bytes[2] = packet[2];
 80178a0:	687b      	ldr	r3, [r7, #4]
 80178a2:	3302      	adds	r3, #2
 80178a4:	4a1e      	ldr	r2, [pc, #120]	@ (8017920 <usb_tx_queue_push+0xcc>)
 80178a6:	8812      	ldrh	r2, [r2, #0]
 80178a8:	b292      	uxth	r2, r2
 80178aa:	4610      	mov	r0, r2
 80178ac:	7819      	ldrb	r1, [r3, #0]
 80178ae:	4a1d      	ldr	r2, [pc, #116]	@ (8017924 <usb_tx_queue_push+0xd0>)
 80178b0:	0083      	lsls	r3, r0, #2
 80178b2:	4413      	add	r3, r2
 80178b4:	460a      	mov	r2, r1
 80178b6:	709a      	strb	r2, [r3, #2]
  midi_usb_tx_queue[midi_usb_tx_head].bytes[3] = packet[3];
 80178b8:	687b      	ldr	r3, [r7, #4]
 80178ba:	3303      	adds	r3, #3
 80178bc:	4a18      	ldr	r2, [pc, #96]	@ (8017920 <usb_tx_queue_push+0xcc>)
 80178be:	8812      	ldrh	r2, [r2, #0]
 80178c0:	b292      	uxth	r2, r2
 80178c2:	4610      	mov	r0, r2
 80178c4:	7819      	ldrb	r1, [r3, #0]
 80178c6:	4a17      	ldr	r2, [pc, #92]	@ (8017924 <usb_tx_queue_push+0xd0>)
 80178c8:	0083      	lsls	r3, r0, #2
 80178ca:	4413      	add	r3, r2
 80178cc:	460a      	mov	r2, r1
 80178ce:	70da      	strb	r2, [r3, #3]

  midi_usb_tx_head = (uint16_t)((midi_usb_tx_head + 1U) % MIDI_USB_TX_QUEUE_LEN);
 80178d0:	4b13      	ldr	r3, [pc, #76]	@ (8017920 <usb_tx_queue_push+0xcc>)
 80178d2:	881b      	ldrh	r3, [r3, #0]
 80178d4:	b29b      	uxth	r3, r3
 80178d6:	3301      	adds	r3, #1
 80178d8:	b29b      	uxth	r3, r3
 80178da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80178de:	b29a      	uxth	r2, r3
 80178e0:	4b0f      	ldr	r3, [pc, #60]	@ (8017920 <usb_tx_queue_push+0xcc>)
 80178e2:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_count++;
 80178e4:	4b0d      	ldr	r3, [pc, #52]	@ (801791c <usb_tx_queue_push+0xc8>)
 80178e6:	881b      	ldrh	r3, [r3, #0]
 80178e8:	b29b      	uxth	r3, r3
 80178ea:	3301      	adds	r3, #1
 80178ec:	b29a      	uxth	r2, r3
 80178ee:	4b0b      	ldr	r3, [pc, #44]	@ (801791c <usb_tx_queue_push+0xc8>)
 80178f0:	801a      	strh	r2, [r3, #0]
  if (midi_usb_tx_count > midi_usb_tx_high_water) {
 80178f2:	4b0a      	ldr	r3, [pc, #40]	@ (801791c <usb_tx_queue_push+0xc8>)
 80178f4:	881b      	ldrh	r3, [r3, #0]
 80178f6:	b29a      	uxth	r2, r3
 80178f8:	4b0b      	ldr	r3, [pc, #44]	@ (8017928 <usb_tx_queue_push+0xd4>)
 80178fa:	881b      	ldrh	r3, [r3, #0]
 80178fc:	b29b      	uxth	r3, r3
 80178fe:	429a      	cmp	r2, r3
 8017900:	d904      	bls.n	801790c <usb_tx_queue_push+0xb8>
    midi_usb_tx_high_water = midi_usb_tx_count;
 8017902:	4b06      	ldr	r3, [pc, #24]	@ (801791c <usb_tx_queue_push+0xc8>)
 8017904:	881b      	ldrh	r3, [r3, #0]
 8017906:	b29a      	uxth	r2, r3
 8017908:	4b07      	ldr	r3, [pc, #28]	@ (8017928 <usb_tx_queue_push+0xd4>)
 801790a:	801a      	strh	r2, [r3, #0]
  }
  midi_exit_critical(primask);
 801790c:	68f8      	ldr	r0, [r7, #12]
 801790e:	f7ff ff51 	bl	80177b4 <midi_exit_critical>
  return true;
 8017912:	2301      	movs	r3, #1
}
 8017914:	4618      	mov	r0, r3
 8017916:	3710      	adds	r7, #16
 8017918:	46bd      	mov	sp, r7
 801791a:	bd80      	pop	{r7, pc}
 801791c:	24009b8c 	.word	0x24009b8c
 8017920:	24009b88 	.word	0x24009b88
 8017924:	24009788 	.word	0x24009788
 8017928:	24009b8e 	.word	0x24009b8e

0801792c <usb_tx_queue_pop>:

static bool usb_tx_queue_pop(midi_usb_packet_t *out) {
 801792c:	b580      	push	{r7, lr}
 801792e:	b084      	sub	sp, #16
 8017930:	af00      	add	r7, sp, #0
 8017932:	6078      	str	r0, [r7, #4]
  uint32_t primask = midi_enter_critical();
 8017934:	f7ff ff2d 	bl	8017792 <midi_enter_critical>
 8017938:	60f8      	str	r0, [r7, #12]
  if (midi_usb_tx_count == 0U) {
 801793a:	4b16      	ldr	r3, [pc, #88]	@ (8017994 <usb_tx_queue_pop+0x68>)
 801793c:	881b      	ldrh	r3, [r3, #0]
 801793e:	b29b      	uxth	r3, r3
 8017940:	2b00      	cmp	r3, #0
 8017942:	d104      	bne.n	801794e <usb_tx_queue_pop+0x22>
    midi_exit_critical(primask);
 8017944:	68f8      	ldr	r0, [r7, #12]
 8017946:	f7ff ff35 	bl	80177b4 <midi_exit_critical>
    return false;
 801794a:	2300      	movs	r3, #0
 801794c:	e01d      	b.n	801798a <usb_tx_queue_pop+0x5e>
  }

  *out = midi_usb_tx_queue[midi_usb_tx_tail];
 801794e:	4b12      	ldr	r3, [pc, #72]	@ (8017998 <usb_tx_queue_pop+0x6c>)
 8017950:	881b      	ldrh	r3, [r3, #0]
 8017952:	b29b      	uxth	r3, r3
 8017954:	6879      	ldr	r1, [r7, #4]
 8017956:	4a11      	ldr	r2, [pc, #68]	@ (801799c <usb_tx_queue_pop+0x70>)
 8017958:	009b      	lsls	r3, r3, #2
 801795a:	4413      	add	r3, r2
 801795c:	6818      	ldr	r0, [r3, #0]
 801795e:	6008      	str	r0, [r1, #0]
  midi_usb_tx_tail = (uint16_t)((midi_usb_tx_tail + 1U) % MIDI_USB_TX_QUEUE_LEN);
 8017960:	4b0d      	ldr	r3, [pc, #52]	@ (8017998 <usb_tx_queue_pop+0x6c>)
 8017962:	881b      	ldrh	r3, [r3, #0]
 8017964:	b29b      	uxth	r3, r3
 8017966:	3301      	adds	r3, #1
 8017968:	b29b      	uxth	r3, r3
 801796a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801796e:	b29a      	uxth	r2, r3
 8017970:	4b09      	ldr	r3, [pc, #36]	@ (8017998 <usb_tx_queue_pop+0x6c>)
 8017972:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_count--;
 8017974:	4b07      	ldr	r3, [pc, #28]	@ (8017994 <usb_tx_queue_pop+0x68>)
 8017976:	881b      	ldrh	r3, [r3, #0]
 8017978:	b29b      	uxth	r3, r3
 801797a:	3b01      	subs	r3, #1
 801797c:	b29a      	uxth	r2, r3
 801797e:	4b05      	ldr	r3, [pc, #20]	@ (8017994 <usb_tx_queue_pop+0x68>)
 8017980:	801a      	strh	r2, [r3, #0]
  midi_exit_critical(primask);
 8017982:	68f8      	ldr	r0, [r7, #12]
 8017984:	f7ff ff16 	bl	80177b4 <midi_exit_critical>
  return true;
 8017988:	2301      	movs	r3, #1
}
 801798a:	4618      	mov	r0, r3
 801798c:	3710      	adds	r7, #16
 801798e:	46bd      	mov	sp, r7
 8017990:	bd80      	pop	{r7, pc}
 8017992:	bf00      	nop
 8017994:	24009b8c 	.word	0x24009b8c
 8017998:	24009b8a 	.word	0x24009b8a
 801799c:	24009788 	.word	0x24009788

080179a0 <usb_rx_queue_push>:

static bool usb_rx_queue_push(const uint8_t packet[4]) {
 80179a0:	b580      	push	{r7, lr}
 80179a2:	b084      	sub	sp, #16
 80179a4:	af00      	add	r7, sp, #0
 80179a6:	6078      	str	r0, [r7, #4]
  uint32_t primask = midi_enter_critical();
 80179a8:	f7ff fef3 	bl	8017792 <midi_enter_critical>
 80179ac:	60f8      	str	r0, [r7, #12]
  if (midi_usb_rx_count >= MIDI_USB_RX_QUEUE_LEN) {
 80179ae:	4b2e      	ldr	r3, [pc, #184]	@ (8017a68 <usb_rx_queue_push+0xc8>)
 80179b0:	881b      	ldrh	r3, [r3, #0]
 80179b2:	b29b      	uxth	r3, r3
 80179b4:	2b7f      	cmp	r3, #127	@ 0x7f
 80179b6:	d904      	bls.n	80179c2 <usb_rx_queue_push+0x22>
    midi_exit_critical(primask);
 80179b8:	68f8      	ldr	r0, [r7, #12]
 80179ba:	f7ff fefb 	bl	80177b4 <midi_exit_critical>
    return false;
 80179be:	2300      	movs	r3, #0
 80179c0:	e04e      	b.n	8017a60 <usb_rx_queue_push+0xc0>
  }

  midi_usb_rx_queue[midi_usb_rx_head].bytes[0] = packet[0];
 80179c2:	4b2a      	ldr	r3, [pc, #168]	@ (8017a6c <usb_rx_queue_push+0xcc>)
 80179c4:	881b      	ldrh	r3, [r3, #0]
 80179c6:	b29b      	uxth	r3, r3
 80179c8:	461a      	mov	r2, r3
 80179ca:	687b      	ldr	r3, [r7, #4]
 80179cc:	7819      	ldrb	r1, [r3, #0]
 80179ce:	4b28      	ldr	r3, [pc, #160]	@ (8017a70 <usb_rx_queue_push+0xd0>)
 80179d0:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
  midi_usb_rx_queue[midi_usb_rx_head].bytes[1] = packet[1];
 80179d4:	687b      	ldr	r3, [r7, #4]
 80179d6:	3301      	adds	r3, #1
 80179d8:	4a24      	ldr	r2, [pc, #144]	@ (8017a6c <usb_rx_queue_push+0xcc>)
 80179da:	8812      	ldrh	r2, [r2, #0]
 80179dc:	b292      	uxth	r2, r2
 80179de:	4610      	mov	r0, r2
 80179e0:	7819      	ldrb	r1, [r3, #0]
 80179e2:	4a23      	ldr	r2, [pc, #140]	@ (8017a70 <usb_rx_queue_push+0xd0>)
 80179e4:	0083      	lsls	r3, r0, #2
 80179e6:	4413      	add	r3, r2
 80179e8:	460a      	mov	r2, r1
 80179ea:	705a      	strb	r2, [r3, #1]
  midi_usb_rx_queue[midi_usb_rx_head].bytes[2] = packet[2];
 80179ec:	687b      	ldr	r3, [r7, #4]
 80179ee:	3302      	adds	r3, #2
 80179f0:	4a1e      	ldr	r2, [pc, #120]	@ (8017a6c <usb_rx_queue_push+0xcc>)
 80179f2:	8812      	ldrh	r2, [r2, #0]
 80179f4:	b292      	uxth	r2, r2
 80179f6:	4610      	mov	r0, r2
 80179f8:	7819      	ldrb	r1, [r3, #0]
 80179fa:	4a1d      	ldr	r2, [pc, #116]	@ (8017a70 <usb_rx_queue_push+0xd0>)
 80179fc:	0083      	lsls	r3, r0, #2
 80179fe:	4413      	add	r3, r2
 8017a00:	460a      	mov	r2, r1
 8017a02:	709a      	strb	r2, [r3, #2]
  midi_usb_rx_queue[midi_usb_rx_head].bytes[3] = packet[3];
 8017a04:	687b      	ldr	r3, [r7, #4]
 8017a06:	3303      	adds	r3, #3
 8017a08:	4a18      	ldr	r2, [pc, #96]	@ (8017a6c <usb_rx_queue_push+0xcc>)
 8017a0a:	8812      	ldrh	r2, [r2, #0]
 8017a0c:	b292      	uxth	r2, r2
 8017a0e:	4610      	mov	r0, r2
 8017a10:	7819      	ldrb	r1, [r3, #0]
 8017a12:	4a17      	ldr	r2, [pc, #92]	@ (8017a70 <usb_rx_queue_push+0xd0>)
 8017a14:	0083      	lsls	r3, r0, #2
 8017a16:	4413      	add	r3, r2
 8017a18:	460a      	mov	r2, r1
 8017a1a:	70da      	strb	r2, [r3, #3]

  midi_usb_rx_head = (uint16_t)((midi_usb_rx_head + 1U) % MIDI_USB_RX_QUEUE_LEN);
 8017a1c:	4b13      	ldr	r3, [pc, #76]	@ (8017a6c <usb_rx_queue_push+0xcc>)
 8017a1e:	881b      	ldrh	r3, [r3, #0]
 8017a20:	b29b      	uxth	r3, r3
 8017a22:	3301      	adds	r3, #1
 8017a24:	b29b      	uxth	r3, r3
 8017a26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017a2a:	b29a      	uxth	r2, r3
 8017a2c:	4b0f      	ldr	r3, [pc, #60]	@ (8017a6c <usb_rx_queue_push+0xcc>)
 8017a2e:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_count++;
 8017a30:	4b0d      	ldr	r3, [pc, #52]	@ (8017a68 <usb_rx_queue_push+0xc8>)
 8017a32:	881b      	ldrh	r3, [r3, #0]
 8017a34:	b29b      	uxth	r3, r3
 8017a36:	3301      	adds	r3, #1
 8017a38:	b29a      	uxth	r2, r3
 8017a3a:	4b0b      	ldr	r3, [pc, #44]	@ (8017a68 <usb_rx_queue_push+0xc8>)
 8017a3c:	801a      	strh	r2, [r3, #0]
  if (midi_usb_rx_count > midi_usb_rx_high_water) {
 8017a3e:	4b0a      	ldr	r3, [pc, #40]	@ (8017a68 <usb_rx_queue_push+0xc8>)
 8017a40:	881b      	ldrh	r3, [r3, #0]
 8017a42:	b29a      	uxth	r2, r3
 8017a44:	4b0b      	ldr	r3, [pc, #44]	@ (8017a74 <usb_rx_queue_push+0xd4>)
 8017a46:	881b      	ldrh	r3, [r3, #0]
 8017a48:	b29b      	uxth	r3, r3
 8017a4a:	429a      	cmp	r2, r3
 8017a4c:	d904      	bls.n	8017a58 <usb_rx_queue_push+0xb8>
    midi_usb_rx_high_water = midi_usb_rx_count;
 8017a4e:	4b06      	ldr	r3, [pc, #24]	@ (8017a68 <usb_rx_queue_push+0xc8>)
 8017a50:	881b      	ldrh	r3, [r3, #0]
 8017a52:	b29a      	uxth	r2, r3
 8017a54:	4b07      	ldr	r3, [pc, #28]	@ (8017a74 <usb_rx_queue_push+0xd4>)
 8017a56:	801a      	strh	r2, [r3, #0]
  }
  midi_exit_critical(primask);
 8017a58:	68f8      	ldr	r0, [r7, #12]
 8017a5a:	f7ff feab 	bl	80177b4 <midi_exit_critical>
  return true;
 8017a5e:	2301      	movs	r3, #1
}
 8017a60:	4618      	mov	r0, r3
 8017a62:	3710      	adds	r7, #16
 8017a64:	46bd      	mov	sp, r7
 8017a66:	bd80      	pop	{r7, pc}
 8017a68:	24009b94 	.word	0x24009b94
 8017a6c:	24009b90 	.word	0x24009b90
 8017a70:	24009988 	.word	0x24009988
 8017a74:	24009b96 	.word	0x24009b96

08017a78 <midi_usb_try_flush>:
  midi_usb_rx_count--;
  midi_exit_critical(primask);
  return true;
}

static void midi_usb_try_flush(void) {
 8017a78:	b580      	push	{r7, lr}
 8017a7a:	b092      	sub	sp, #72	@ 0x48
 8017a7c:	af00      	add	r7, sp, #0
  uint8_t buffer[4U * MIDI_USB_MAX_BURST];
  uint16_t packets = 0U;
 8017a7e:	2300      	movs	r3, #0
 8017a80:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  if (midi_in_isr()) {
 8017a84:	f7ff fea6 	bl	80177d4 <midi_in_isr>
 8017a88:	4603      	mov	r3, r0
 8017a8a:	2b00      	cmp	r3, #0
 8017a8c:	d142      	bne.n	8017b14 <midi_usb_try_flush+0x9c>
    return;
  }

  if (!usb_device_ready()) {
 8017a8e:	f7ff feb3 	bl	80177f8 <usb_device_ready>
 8017a92:	4603      	mov	r3, r0
 8017a94:	f083 0301 	eor.w	r3, r3, #1
 8017a98:	b2db      	uxtb	r3, r3
 8017a9a:	2b00      	cmp	r3, #0
 8017a9c:	d13c      	bne.n	8017b18 <midi_usb_try_flush+0xa0>
    return;
  }

  while (packets < MIDI_USB_MAX_BURST) {
 8017a9e:	e015      	b.n	8017acc <midi_usb_try_flush+0x54>
    midi_usb_packet_t packet;
    if (!usb_tx_queue_pop(&packet)) {
 8017aa0:	463b      	mov	r3, r7
 8017aa2:	4618      	mov	r0, r3
 8017aa4:	f7ff ff42 	bl	801792c <usb_tx_queue_pop>
 8017aa8:	4603      	mov	r3, r0
 8017aaa:	f083 0301 	eor.w	r3, r3, #1
 8017aae:	b2db      	uxtb	r3, r3
 8017ab0:	2b00      	cmp	r3, #0
 8017ab2:	d110      	bne.n	8017ad6 <midi_usb_try_flush+0x5e>
      break;
    }
    memcpy(&buffer[packets * 4U], packet.bytes, 4U);
 8017ab4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8017ab8:	009b      	lsls	r3, r3, #2
 8017aba:	1d3a      	adds	r2, r7, #4
 8017abc:	4413      	add	r3, r2
 8017abe:	683a      	ldr	r2, [r7, #0]
 8017ac0:	601a      	str	r2, [r3, #0]
    packets++;
 8017ac2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8017ac6:	3301      	adds	r3, #1
 8017ac8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  while (packets < MIDI_USB_MAX_BURST) {
 8017acc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8017ad0:	2b0f      	cmp	r3, #15
 8017ad2:	d9e5      	bls.n	8017aa0 <midi_usb_try_flush+0x28>
 8017ad4:	e000      	b.n	8017ad8 <midi_usb_try_flush+0x60>
      break;
 8017ad6:	bf00      	nop
  }

  if (packets == 0U) {
 8017ad8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8017adc:	2b00      	cmp	r3, #0
 8017ade:	d01d      	beq.n	8017b1c <midi_usb_try_flush+0xa4>
    return;
  }

  if (usb_device_send_packets(buffer, (uint16_t)(packets * 4U))) {
 8017ae0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8017ae4:	009b      	lsls	r3, r3, #2
 8017ae6:	b29a      	uxth	r2, r3
 8017ae8:	1d3b      	adds	r3, r7, #4
 8017aea:	4611      	mov	r1, r2
 8017aec:	4618      	mov	r0, r3
 8017aee:	f7ff fe93 	bl	8017818 <usb_device_send_packets>
 8017af2:	4603      	mov	r3, r0
 8017af4:	2b00      	cmp	r3, #0
 8017af6:	d005      	beq.n	8017b04 <midi_usb_try_flush+0x8c>
    midi_tx_stats.tx_sent_batched++;
 8017af8:	4b0a      	ldr	r3, [pc, #40]	@ (8017b24 <midi_usb_try_flush+0xac>)
 8017afa:	685b      	ldr	r3, [r3, #4]
 8017afc:	3301      	adds	r3, #1
 8017afe:	4a09      	ldr	r2, [pc, #36]	@ (8017b24 <midi_usb_try_flush+0xac>)
 8017b00:	6053      	str	r3, [r2, #4]
 8017b02:	e00c      	b.n	8017b1e <midi_usb_try_flush+0xa6>
  } else {
    midi_tx_stats.usb_not_ready_drops += packets;
 8017b04:	4b07      	ldr	r3, [pc, #28]	@ (8017b24 <midi_usb_try_flush+0xac>)
 8017b06:	699a      	ldr	r2, [r3, #24]
 8017b08:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8017b0c:	4413      	add	r3, r2
 8017b0e:	4a05      	ldr	r2, [pc, #20]	@ (8017b24 <midi_usb_try_flush+0xac>)
 8017b10:	6193      	str	r3, [r2, #24]
 8017b12:	e004      	b.n	8017b1e <midi_usb_try_flush+0xa6>
    return;
 8017b14:	bf00      	nop
 8017b16:	e002      	b.n	8017b1e <midi_usb_try_flush+0xa6>
    return;
 8017b18:	bf00      	nop
 8017b1a:	e000      	b.n	8017b1e <midi_usb_try_flush+0xa6>
    return;
 8017b1c:	bf00      	nop
  }
}
 8017b1e:	3748      	adds	r7, #72	@ 0x48
 8017b20:	46bd      	mov	sp, r7
 8017b22:	bd80      	pop	{r7, pc}
 8017b24:	24009754 	.word	0x24009754

08017b28 <usb_device_enqueue_packet>:

/* ====================================================================== */
/*                       TRANSMISSION USB (PROTOCOLE)                     */
/* ====================================================================== */

static void usb_device_enqueue_packet(const uint8_t packet[4]) {
 8017b28:	b580      	push	{r7, lr}
 8017b2a:	b082      	sub	sp, #8
 8017b2c:	af00      	add	r7, sp, #0
 8017b2e:	6078      	str	r0, [r7, #4]
  if (!usb_tx_queue_push(packet)) {
 8017b30:	6878      	ldr	r0, [r7, #4]
 8017b32:	f7ff fe8f 	bl	8017854 <usb_tx_queue_push>
 8017b36:	4603      	mov	r3, r0
 8017b38:	f083 0301 	eor.w	r3, r3, #1
 8017b3c:	b2db      	uxtb	r3, r3
 8017b3e:	2b00      	cmp	r3, #0
 8017b40:	d004      	beq.n	8017b4c <usb_device_enqueue_packet+0x24>
    midi_tx_stats.tx_mb_drops++;
 8017b42:	4b04      	ldr	r3, [pc, #16]	@ (8017b54 <usb_device_enqueue_packet+0x2c>)
 8017b44:	695b      	ldr	r3, [r3, #20]
 8017b46:	3301      	adds	r3, #1
 8017b48:	4a02      	ldr	r2, [pc, #8]	@ (8017b54 <usb_device_enqueue_packet+0x2c>)
 8017b4a:	6153      	str	r3, [r2, #20]
  }
}
 8017b4c:	bf00      	nop
 8017b4e:	3708      	adds	r7, #8
 8017b50:	46bd      	mov	sp, r7
 8017b52:	bd80      	pop	{r7, pc}
 8017b54:	24009754 	.word	0x24009754

08017b58 <backend_usb_device_send>:

static void backend_usb_device_send(const uint8_t *msg, size_t len) {
 8017b58:	b580      	push	{r7, lr}
 8017b5a:	b084      	sub	sp, #16
 8017b5c:	af00      	add	r7, sp, #0
 8017b5e:	6078      	str	r0, [r7, #4]
 8017b60:	6039      	str	r1, [r7, #0]
  uint8_t packet[4] = {0, 0, 0, 0};
 8017b62:	2300      	movs	r3, #0
 8017b64:	60bb      	str	r3, [r7, #8]
  const uint8_t st = msg[0];
 8017b66:	687b      	ldr	r3, [r7, #4]
 8017b68:	781b      	ldrb	r3, [r3, #0]
 8017b6a:	73fb      	strb	r3, [r7, #15]
  const uint8_t cable = (uint8_t)(MIDI_USB_CABLE << 4);
 8017b6c:	2300      	movs	r3, #0
 8017b6e:	73bb      	strb	r3, [r7, #14]

  /* Channel Voice */
  if ((st & 0xF0U) == 0x80U && len >= 3U) {
 8017b70:	7bfb      	ldrb	r3, [r7, #15]
 8017b72:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8017b76:	2b80      	cmp	r3, #128	@ 0x80
 8017b78:	d113      	bne.n	8017ba2 <backend_usb_device_send+0x4a>
 8017b7a:	683b      	ldr	r3, [r7, #0]
 8017b7c:	2b02      	cmp	r3, #2
 8017b7e:	d910      	bls.n	8017ba2 <backend_usb_device_send+0x4a>
    packet[0] = (uint8_t)(cable | 0x08U);
 8017b80:	7bbb      	ldrb	r3, [r7, #14]
 8017b82:	f043 0308 	orr.w	r3, r3, #8
 8017b86:	b2db      	uxtb	r3, r3
 8017b88:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8017b8a:	687b      	ldr	r3, [r7, #4]
 8017b8c:	781b      	ldrb	r3, [r3, #0]
 8017b8e:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8017b90:	687b      	ldr	r3, [r7, #4]
 8017b92:	3301      	adds	r3, #1
 8017b94:	781b      	ldrb	r3, [r3, #0]
 8017b96:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 8017b98:	687b      	ldr	r3, [r7, #4]
 8017b9a:	3302      	adds	r3, #2
 8017b9c:	781b      	ldrb	r3, [r3, #0]
 8017b9e:	72fb      	strb	r3, [r7, #11]
 8017ba0:	e100      	b.n	8017da4 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0x90U && len >= 3U) {
 8017ba2:	7bfb      	ldrb	r3, [r7, #15]
 8017ba4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8017ba8:	2b90      	cmp	r3, #144	@ 0x90
 8017baa:	d113      	bne.n	8017bd4 <backend_usb_device_send+0x7c>
 8017bac:	683b      	ldr	r3, [r7, #0]
 8017bae:	2b02      	cmp	r3, #2
 8017bb0:	d910      	bls.n	8017bd4 <backend_usb_device_send+0x7c>
    packet[0] = (uint8_t)(cable | 0x09U);
 8017bb2:	7bbb      	ldrb	r3, [r7, #14]
 8017bb4:	f043 0309 	orr.w	r3, r3, #9
 8017bb8:	b2db      	uxtb	r3, r3
 8017bba:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8017bbc:	687b      	ldr	r3, [r7, #4]
 8017bbe:	781b      	ldrb	r3, [r3, #0]
 8017bc0:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8017bc2:	687b      	ldr	r3, [r7, #4]
 8017bc4:	3301      	adds	r3, #1
 8017bc6:	781b      	ldrb	r3, [r3, #0]
 8017bc8:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 8017bca:	687b      	ldr	r3, [r7, #4]
 8017bcc:	3302      	adds	r3, #2
 8017bce:	781b      	ldrb	r3, [r3, #0]
 8017bd0:	72fb      	strb	r3, [r7, #11]
 8017bd2:	e0e7      	b.n	8017da4 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xA0U && len >= 3U) {
 8017bd4:	7bfb      	ldrb	r3, [r7, #15]
 8017bd6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8017bda:	2ba0      	cmp	r3, #160	@ 0xa0
 8017bdc:	d113      	bne.n	8017c06 <backend_usb_device_send+0xae>
 8017bde:	683b      	ldr	r3, [r7, #0]
 8017be0:	2b02      	cmp	r3, #2
 8017be2:	d910      	bls.n	8017c06 <backend_usb_device_send+0xae>
    packet[0] = (uint8_t)(cable | 0x0AU);
 8017be4:	7bbb      	ldrb	r3, [r7, #14]
 8017be6:	f043 030a 	orr.w	r3, r3, #10
 8017bea:	b2db      	uxtb	r3, r3
 8017bec:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8017bee:	687b      	ldr	r3, [r7, #4]
 8017bf0:	781b      	ldrb	r3, [r3, #0]
 8017bf2:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8017bf4:	687b      	ldr	r3, [r7, #4]
 8017bf6:	3301      	adds	r3, #1
 8017bf8:	781b      	ldrb	r3, [r3, #0]
 8017bfa:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 8017bfc:	687b      	ldr	r3, [r7, #4]
 8017bfe:	3302      	adds	r3, #2
 8017c00:	781b      	ldrb	r3, [r3, #0]
 8017c02:	72fb      	strb	r3, [r7, #11]
 8017c04:	e0ce      	b.n	8017da4 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xB0U && len >= 3U) {
 8017c06:	7bfb      	ldrb	r3, [r7, #15]
 8017c08:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8017c0c:	2bb0      	cmp	r3, #176	@ 0xb0
 8017c0e:	d113      	bne.n	8017c38 <backend_usb_device_send+0xe0>
 8017c10:	683b      	ldr	r3, [r7, #0]
 8017c12:	2b02      	cmp	r3, #2
 8017c14:	d910      	bls.n	8017c38 <backend_usb_device_send+0xe0>
    packet[0] = (uint8_t)(cable | 0x0BU);
 8017c16:	7bbb      	ldrb	r3, [r7, #14]
 8017c18:	f043 030b 	orr.w	r3, r3, #11
 8017c1c:	b2db      	uxtb	r3, r3
 8017c1e:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8017c20:	687b      	ldr	r3, [r7, #4]
 8017c22:	781b      	ldrb	r3, [r3, #0]
 8017c24:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8017c26:	687b      	ldr	r3, [r7, #4]
 8017c28:	3301      	adds	r3, #1
 8017c2a:	781b      	ldrb	r3, [r3, #0]
 8017c2c:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 8017c2e:	687b      	ldr	r3, [r7, #4]
 8017c30:	3302      	adds	r3, #2
 8017c32:	781b      	ldrb	r3, [r3, #0]
 8017c34:	72fb      	strb	r3, [r7, #11]
 8017c36:	e0b5      	b.n	8017da4 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xE0U && len >= 3U) {
 8017c38:	7bfb      	ldrb	r3, [r7, #15]
 8017c3a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8017c3e:	2be0      	cmp	r3, #224	@ 0xe0
 8017c40:	d113      	bne.n	8017c6a <backend_usb_device_send+0x112>
 8017c42:	683b      	ldr	r3, [r7, #0]
 8017c44:	2b02      	cmp	r3, #2
 8017c46:	d910      	bls.n	8017c6a <backend_usb_device_send+0x112>
    packet[0] = (uint8_t)(cable | 0x0EU);
 8017c48:	7bbb      	ldrb	r3, [r7, #14]
 8017c4a:	f043 030e 	orr.w	r3, r3, #14
 8017c4e:	b2db      	uxtb	r3, r3
 8017c50:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8017c52:	687b      	ldr	r3, [r7, #4]
 8017c54:	781b      	ldrb	r3, [r3, #0]
 8017c56:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8017c58:	687b      	ldr	r3, [r7, #4]
 8017c5a:	3301      	adds	r3, #1
 8017c5c:	781b      	ldrb	r3, [r3, #0]
 8017c5e:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 8017c60:	687b      	ldr	r3, [r7, #4]
 8017c62:	3302      	adds	r3, #2
 8017c64:	781b      	ldrb	r3, [r3, #0]
 8017c66:	72fb      	strb	r3, [r7, #11]
 8017c68:	e09c      	b.n	8017da4 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xC0U && len >= 2U) {
 8017c6a:	7bfb      	ldrb	r3, [r7, #15]
 8017c6c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8017c70:	2bc0      	cmp	r3, #192	@ 0xc0
 8017c72:	d111      	bne.n	8017c98 <backend_usb_device_send+0x140>
 8017c74:	683b      	ldr	r3, [r7, #0]
 8017c76:	2b01      	cmp	r3, #1
 8017c78:	d90e      	bls.n	8017c98 <backend_usb_device_send+0x140>
    packet[0] = (uint8_t)(cable | 0x0CU);
 8017c7a:	7bbb      	ldrb	r3, [r7, #14]
 8017c7c:	f043 030c 	orr.w	r3, r3, #12
 8017c80:	b2db      	uxtb	r3, r3
 8017c82:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8017c84:	687b      	ldr	r3, [r7, #4]
 8017c86:	781b      	ldrb	r3, [r3, #0]
 8017c88:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8017c8a:	687b      	ldr	r3, [r7, #4]
 8017c8c:	3301      	adds	r3, #1
 8017c8e:	781b      	ldrb	r3, [r3, #0]
 8017c90:	72bb      	strb	r3, [r7, #10]
    packet[3] = 0U;
 8017c92:	2300      	movs	r3, #0
 8017c94:	72fb      	strb	r3, [r7, #11]
 8017c96:	e085      	b.n	8017da4 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xD0U && len >= 2U) {
 8017c98:	7bfb      	ldrb	r3, [r7, #15]
 8017c9a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8017c9e:	2bd0      	cmp	r3, #208	@ 0xd0
 8017ca0:	d111      	bne.n	8017cc6 <backend_usb_device_send+0x16e>
 8017ca2:	683b      	ldr	r3, [r7, #0]
 8017ca4:	2b01      	cmp	r3, #1
 8017ca6:	d90e      	bls.n	8017cc6 <backend_usb_device_send+0x16e>
    packet[0] = (uint8_t)(cable | 0x0DU);
 8017ca8:	7bbb      	ldrb	r3, [r7, #14]
 8017caa:	f043 030d 	orr.w	r3, r3, #13
 8017cae:	b2db      	uxtb	r3, r3
 8017cb0:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8017cb2:	687b      	ldr	r3, [r7, #4]
 8017cb4:	781b      	ldrb	r3, [r3, #0]
 8017cb6:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8017cb8:	687b      	ldr	r3, [r7, #4]
 8017cba:	3301      	adds	r3, #1
 8017cbc:	781b      	ldrb	r3, [r3, #0]
 8017cbe:	72bb      	strb	r3, [r7, #10]
    packet[3] = 0U;
 8017cc0:	2300      	movs	r3, #0
 8017cc2:	72fb      	strb	r3, [r7, #11]
 8017cc4:	e06e      	b.n	8017da4 <backend_usb_device_send+0x24c>
  }

  /* System Common */
  else if (st == 0xF1U && len >= 2U) {
 8017cc6:	7bfb      	ldrb	r3, [r7, #15]
 8017cc8:	2bf1      	cmp	r3, #241	@ 0xf1
 8017cca:	d10e      	bne.n	8017cea <backend_usb_device_send+0x192>
 8017ccc:	683b      	ldr	r3, [r7, #0]
 8017cce:	2b01      	cmp	r3, #1
 8017cd0:	d90b      	bls.n	8017cea <backend_usb_device_send+0x192>
    packet[0] = (uint8_t)(cable | 0x02U);
 8017cd2:	7bbb      	ldrb	r3, [r7, #14]
 8017cd4:	f043 0302 	orr.w	r3, r3, #2
 8017cd8:	b2db      	uxtb	r3, r3
 8017cda:	723b      	strb	r3, [r7, #8]
    packet[1] = 0xF1U;
 8017cdc:	23f1      	movs	r3, #241	@ 0xf1
 8017cde:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8017ce0:	687b      	ldr	r3, [r7, #4]
 8017ce2:	3301      	adds	r3, #1
 8017ce4:	781b      	ldrb	r3, [r3, #0]
 8017ce6:	72bb      	strb	r3, [r7, #10]
 8017ce8:	e05c      	b.n	8017da4 <backend_usb_device_send+0x24c>
  } else if (st == 0xF2U && len >= 3U) {
 8017cea:	7bfb      	ldrb	r3, [r7, #15]
 8017cec:	2bf2      	cmp	r3, #242	@ 0xf2
 8017cee:	d112      	bne.n	8017d16 <backend_usb_device_send+0x1be>
 8017cf0:	683b      	ldr	r3, [r7, #0]
 8017cf2:	2b02      	cmp	r3, #2
 8017cf4:	d90f      	bls.n	8017d16 <backend_usb_device_send+0x1be>
    packet[0] = (uint8_t)(cable | 0x03U);
 8017cf6:	7bbb      	ldrb	r3, [r7, #14]
 8017cf8:	f043 0303 	orr.w	r3, r3, #3
 8017cfc:	b2db      	uxtb	r3, r3
 8017cfe:	723b      	strb	r3, [r7, #8]
    packet[1] = 0xF2U;
 8017d00:	23f2      	movs	r3, #242	@ 0xf2
 8017d02:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8017d04:	687b      	ldr	r3, [r7, #4]
 8017d06:	3301      	adds	r3, #1
 8017d08:	781b      	ldrb	r3, [r3, #0]
 8017d0a:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 8017d0c:	687b      	ldr	r3, [r7, #4]
 8017d0e:	3302      	adds	r3, #2
 8017d10:	781b      	ldrb	r3, [r3, #0]
 8017d12:	72fb      	strb	r3, [r7, #11]
 8017d14:	e046      	b.n	8017da4 <backend_usb_device_send+0x24c>
  } else if (st == 0xF3U && len >= 2U) {
 8017d16:	7bfb      	ldrb	r3, [r7, #15]
 8017d18:	2bf3      	cmp	r3, #243	@ 0xf3
 8017d1a:	d10e      	bne.n	8017d3a <backend_usb_device_send+0x1e2>
 8017d1c:	683b      	ldr	r3, [r7, #0]
 8017d1e:	2b01      	cmp	r3, #1
 8017d20:	d90b      	bls.n	8017d3a <backend_usb_device_send+0x1e2>
    packet[0] = (uint8_t)(cable | 0x02U);
 8017d22:	7bbb      	ldrb	r3, [r7, #14]
 8017d24:	f043 0302 	orr.w	r3, r3, #2
 8017d28:	b2db      	uxtb	r3, r3
 8017d2a:	723b      	strb	r3, [r7, #8]
    packet[1] = 0xF3U;
 8017d2c:	23f3      	movs	r3, #243	@ 0xf3
 8017d2e:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8017d30:	687b      	ldr	r3, [r7, #4]
 8017d32:	3301      	adds	r3, #1
 8017d34:	781b      	ldrb	r3, [r3, #0]
 8017d36:	72bb      	strb	r3, [r7, #10]
 8017d38:	e034      	b.n	8017da4 <backend_usb_device_send+0x24c>
  } else if (st == 0xF6U) {
 8017d3a:	7bfb      	ldrb	r3, [r7, #15]
 8017d3c:	2bf6      	cmp	r3, #246	@ 0xf6
 8017d3e:	d107      	bne.n	8017d50 <backend_usb_device_send+0x1f8>
    packet[0] = (uint8_t)(cable | 0x0FU);
 8017d40:	7bbb      	ldrb	r3, [r7, #14]
 8017d42:	f043 030f 	orr.w	r3, r3, #15
 8017d46:	b2db      	uxtb	r3, r3
 8017d48:	723b      	strb	r3, [r7, #8]
    packet[1] = 0xF6U;
 8017d4a:	23f6      	movs	r3, #246	@ 0xf6
 8017d4c:	727b      	strb	r3, [r7, #9]
 8017d4e:	e029      	b.n	8017da4 <backend_usb_device_send+0x24c>
  }

  /* Realtime */
  else if (st >= 0xF8U) {
 8017d50:	7bfb      	ldrb	r3, [r7, #15]
 8017d52:	2bf7      	cmp	r3, #247	@ 0xf7
 8017d54:	d907      	bls.n	8017d66 <backend_usb_device_send+0x20e>
    packet[0] = (uint8_t)(cable | 0x0FU);
 8017d56:	7bbb      	ldrb	r3, [r7, #14]
 8017d58:	f043 030f 	orr.w	r3, r3, #15
 8017d5c:	b2db      	uxtb	r3, r3
 8017d5e:	723b      	strb	r3, [r7, #8]
    packet[1] = st;
 8017d60:	7bfb      	ldrb	r3, [r7, #15]
 8017d62:	727b      	strb	r3, [r7, #9]
 8017d64:	e01e      	b.n	8017da4 <backend_usb_device_send+0x24c>
  } else {
    packet[0] = (uint8_t)(cable | 0x0FU);
 8017d66:	7bbb      	ldrb	r3, [r7, #14]
 8017d68:	f043 030f 	orr.w	r3, r3, #15
 8017d6c:	b2db      	uxtb	r3, r3
 8017d6e:	723b      	strb	r3, [r7, #8]
    packet[1] = len > 0U ? msg[0] : 0U;
 8017d70:	683b      	ldr	r3, [r7, #0]
 8017d72:	2b00      	cmp	r3, #0
 8017d74:	d002      	beq.n	8017d7c <backend_usb_device_send+0x224>
 8017d76:	687b      	ldr	r3, [r7, #4]
 8017d78:	781b      	ldrb	r3, [r3, #0]
 8017d7a:	e000      	b.n	8017d7e <backend_usb_device_send+0x226>
 8017d7c:	2300      	movs	r3, #0
 8017d7e:	727b      	strb	r3, [r7, #9]
    packet[2] = len > 1U ? msg[1] : 0U;
 8017d80:	683b      	ldr	r3, [r7, #0]
 8017d82:	2b01      	cmp	r3, #1
 8017d84:	d903      	bls.n	8017d8e <backend_usb_device_send+0x236>
 8017d86:	687b      	ldr	r3, [r7, #4]
 8017d88:	3301      	adds	r3, #1
 8017d8a:	781b      	ldrb	r3, [r3, #0]
 8017d8c:	e000      	b.n	8017d90 <backend_usb_device_send+0x238>
 8017d8e:	2300      	movs	r3, #0
 8017d90:	72bb      	strb	r3, [r7, #10]
    packet[3] = len > 2U ? msg[2] : 0U;
 8017d92:	683b      	ldr	r3, [r7, #0]
 8017d94:	2b02      	cmp	r3, #2
 8017d96:	d903      	bls.n	8017da0 <backend_usb_device_send+0x248>
 8017d98:	687b      	ldr	r3, [r7, #4]
 8017d9a:	3302      	adds	r3, #2
 8017d9c:	781b      	ldrb	r3, [r3, #0]
 8017d9e:	e000      	b.n	8017da2 <backend_usb_device_send+0x24a>
 8017da0:	2300      	movs	r3, #0
 8017da2:	72fb      	strb	r3, [r7, #11]
  }

  if (!midi_in_isr() && usb_device_ready() && midi_usb_tx_count == 0U) {
 8017da4:	f7ff fd16 	bl	80177d4 <midi_in_isr>
 8017da8:	4603      	mov	r3, r0
 8017daa:	f083 0301 	eor.w	r3, r3, #1
 8017dae:	b2db      	uxtb	r3, r3
 8017db0:	2b00      	cmp	r3, #0
 8017db2:	d018      	beq.n	8017de6 <backend_usb_device_send+0x28e>
 8017db4:	f7ff fd20 	bl	80177f8 <usb_device_ready>
 8017db8:	4603      	mov	r3, r0
 8017dba:	2b00      	cmp	r3, #0
 8017dbc:	d013      	beq.n	8017de6 <backend_usb_device_send+0x28e>
 8017dbe:	4b0f      	ldr	r3, [pc, #60]	@ (8017dfc <backend_usb_device_send+0x2a4>)
 8017dc0:	881b      	ldrh	r3, [r3, #0]
 8017dc2:	b29b      	uxth	r3, r3
 8017dc4:	2b00      	cmp	r3, #0
 8017dc6:	d10e      	bne.n	8017de6 <backend_usb_device_send+0x28e>
    if (usb_device_send_packets(packet, 4U)) {
 8017dc8:	f107 0308 	add.w	r3, r7, #8
 8017dcc:	2104      	movs	r1, #4
 8017dce:	4618      	mov	r0, r3
 8017dd0:	f7ff fd22 	bl	8017818 <usb_device_send_packets>
 8017dd4:	4603      	mov	r3, r0
 8017dd6:	2b00      	cmp	r3, #0
 8017dd8:	d005      	beq.n	8017de6 <backend_usb_device_send+0x28e>
      midi_tx_stats.tx_sent_immediate++;
 8017dda:	4b09      	ldr	r3, [pc, #36]	@ (8017e00 <backend_usb_device_send+0x2a8>)
 8017ddc:	681b      	ldr	r3, [r3, #0]
 8017dde:	3301      	adds	r3, #1
 8017de0:	4a07      	ldr	r2, [pc, #28]	@ (8017e00 <backend_usb_device_send+0x2a8>)
 8017de2:	6013      	str	r3, [r2, #0]
 8017de4:	e006      	b.n	8017df4 <backend_usb_device_send+0x29c>
      return;
    }
  }

  usb_device_enqueue_packet(packet);
 8017de6:	f107 0308 	add.w	r3, r7, #8
 8017dea:	4618      	mov	r0, r3
 8017dec:	f7ff fe9c 	bl	8017b28 <usb_device_enqueue_packet>
  midi_usb_try_flush();
 8017df0:	f7ff fe42 	bl	8017a78 <midi_usb_try_flush>
}
 8017df4:	3710      	adds	r7, #16
 8017df6:	46bd      	mov	sp, r7
 8017df8:	bd80      	pop	{r7, pc}
 8017dfa:	bf00      	nop
 8017dfc:	24009b8c 	.word	0x24009b8c
 8017e00:	24009754 	.word	0x24009754

08017e04 <backend_din_send>:
  (void)msg;
  (void)len;
  /* Stub: USB Host MIDI backend  implmenter plus tard. */
}

static void backend_din_send(const uint8_t *msg, size_t len) {
 8017e04:	b480      	push	{r7}
 8017e06:	b083      	sub	sp, #12
 8017e08:	af00      	add	r7, sp, #0
 8017e0a:	6078      	str	r0, [r7, #4]
 8017e0c:	6039      	str	r1, [r7, #0]
  (void)msg;
  (void)len;
  /* Stub: MIDI DIN UART backend  implmenter plus tard. */
}
 8017e0e:	bf00      	nop
 8017e10:	370c      	adds	r7, #12
 8017e12:	46bd      	mov	sp, r7
 8017e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e18:	4770      	bx	lr

08017e1a <midi_internal_receive>:

/* ====================================================================== */
/*                            API PUBLIQUE                                */
/* ====================================================================== */

__attribute__((weak)) void midi_internal_receive(const uint8_t *msg, size_t len) {
 8017e1a:	b480      	push	{r7}
 8017e1c:	b083      	sub	sp, #12
 8017e1e:	af00      	add	r7, sp, #0
 8017e20:	6078      	str	r0, [r7, #4]
 8017e22:	6039      	str	r1, [r7, #0]
  (void)msg;
  (void)len;
}
 8017e24:	bf00      	nop
 8017e26:	370c      	adds	r7, #12
 8017e28:	46bd      	mov	sp, r7
 8017e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e2e:	4770      	bx	lr

08017e30 <midi_init>:

void midi_init(void) {
 8017e30:	b580      	push	{r7, lr}
 8017e32:	af00      	add	r7, sp, #0
  if (midi_initialized) {
 8017e34:	4b14      	ldr	r3, [pc, #80]	@ (8017e88 <midi_init+0x58>)
 8017e36:	781b      	ldrb	r3, [r3, #0]
 8017e38:	2b00      	cmp	r3, #0
 8017e3a:	d123      	bne.n	8017e84 <midi_init+0x54>
    return;
  }

  midi_initialized = true;
 8017e3c:	4b12      	ldr	r3, [pc, #72]	@ (8017e88 <midi_init+0x58>)
 8017e3e:	2201      	movs	r2, #1
 8017e40:	701a      	strb	r2, [r3, #0]

  midi_usb_tx_head = 0U;
 8017e42:	4b12      	ldr	r3, [pc, #72]	@ (8017e8c <midi_init+0x5c>)
 8017e44:	2200      	movs	r2, #0
 8017e46:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_tail = 0U;
 8017e48:	4b11      	ldr	r3, [pc, #68]	@ (8017e90 <midi_init+0x60>)
 8017e4a:	2200      	movs	r2, #0
 8017e4c:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_count = 0U;
 8017e4e:	4b11      	ldr	r3, [pc, #68]	@ (8017e94 <midi_init+0x64>)
 8017e50:	2200      	movs	r2, #0
 8017e52:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_high_water = 0U;
 8017e54:	4b10      	ldr	r3, [pc, #64]	@ (8017e98 <midi_init+0x68>)
 8017e56:	2200      	movs	r2, #0
 8017e58:	801a      	strh	r2, [r3, #0]

  midi_usb_rx_head = 0U;
 8017e5a:	4b10      	ldr	r3, [pc, #64]	@ (8017e9c <midi_init+0x6c>)
 8017e5c:	2200      	movs	r2, #0
 8017e5e:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_tail = 0U;
 8017e60:	4b0f      	ldr	r3, [pc, #60]	@ (8017ea0 <midi_init+0x70>)
 8017e62:	2200      	movs	r2, #0
 8017e64:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_count = 0U;
 8017e66:	4b0f      	ldr	r3, [pc, #60]	@ (8017ea4 <midi_init+0x74>)
 8017e68:	2200      	movs	r2, #0
 8017e6a:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_high_water = 0U;
 8017e6c:	4b0e      	ldr	r3, [pc, #56]	@ (8017ea8 <midi_init+0x78>)
 8017e6e:	2200      	movs	r2, #0
 8017e70:	801a      	strh	r2, [r3, #0]

  midi_usb_rx_drops = 0U;
 8017e72:	4b0e      	ldr	r3, [pc, #56]	@ (8017eac <midi_init+0x7c>)
 8017e74:	2200      	movs	r2, #0
 8017e76:	601a      	str	r2, [r3, #0]
  midi_usb_tx_kick = false;
 8017e78:	4b0d      	ldr	r3, [pc, #52]	@ (8017eb0 <midi_init+0x80>)
 8017e7a:	2200      	movs	r2, #0
 8017e7c:	701a      	strb	r2, [r3, #0]

  midi_stats_reset();
 8017e7e:	f000 f85b 	bl	8017f38 <midi_stats_reset>
 8017e82:	e000      	b.n	8017e86 <midi_init+0x56>
    return;
 8017e84:	bf00      	nop
}
 8017e86:	bd80      	pop	{r7, pc}
 8017e88:	24009784 	.word	0x24009784
 8017e8c:	24009b88 	.word	0x24009b88
 8017e90:	24009b8a 	.word	0x24009b8a
 8017e94:	24009b8c 	.word	0x24009b8c
 8017e98:	24009b8e 	.word	0x24009b8e
 8017e9c:	24009b90 	.word	0x24009b90
 8017ea0:	24009b92 	.word	0x24009b92
 8017ea4:	24009b94 	.word	0x24009b94
 8017ea8:	24009b96 	.word	0x24009b96
 8017eac:	24009780 	.word	0x24009780
 8017eb0:	24009b98 	.word	0x24009b98

08017eb4 <midi_send_raw>:

  midi_process_usb_rx();
  midi_usb_try_flush();
}

void midi_send_raw(midi_dest_t dest, const uint8_t *msg, size_t len) {
 8017eb4:	b580      	push	{r7, lr}
 8017eb6:	b084      	sub	sp, #16
 8017eb8:	af00      	add	r7, sp, #0
 8017eba:	4603      	mov	r3, r0
 8017ebc:	60b9      	str	r1, [r7, #8]
 8017ebe:	607a      	str	r2, [r7, #4]
 8017ec0:	73fb      	strb	r3, [r7, #15]
  if ((msg == NULL) || (len == 0U)) {
 8017ec2:	68bb      	ldr	r3, [r7, #8]
 8017ec4:	2b00      	cmp	r3, #0
 8017ec6:	d009      	beq.n	8017edc <midi_send_raw+0x28>
 8017ec8:	687b      	ldr	r3, [r7, #4]
 8017eca:	2b00      	cmp	r3, #0
 8017ecc:	d006      	beq.n	8017edc <midi_send_raw+0x28>
    return;
  }

  midi_send(dest, msg, len);
 8017ece:	7bfb      	ldrb	r3, [r7, #15]
 8017ed0:	687a      	ldr	r2, [r7, #4]
 8017ed2:	68b9      	ldr	r1, [r7, #8]
 8017ed4:	4618      	mov	r0, r3
 8017ed6:	f000 f805 	bl	8017ee4 <midi_send>
 8017eda:	e000      	b.n	8017ede <midi_send_raw+0x2a>
    return;
 8017edc:	bf00      	nop
}
 8017ede:	3710      	adds	r7, #16
 8017ee0:	46bd      	mov	sp, r7
 8017ee2:	bd80      	pop	{r7, pc}

08017ee4 <midi_send>:

/* ====================================================================== */
/*                            ROUTAGE MIDI                                */
/* ====================================================================== */

static void midi_send(midi_dest_t dest, const uint8_t *msg, size_t len) {
 8017ee4:	b580      	push	{r7, lr}
 8017ee6:	b084      	sub	sp, #16
 8017ee8:	af00      	add	r7, sp, #0
 8017eea:	4603      	mov	r3, r0
 8017eec:	60b9      	str	r1, [r7, #8]
 8017eee:	607a      	str	r2, [r7, #4]
 8017ef0:	73fb      	strb	r3, [r7, #15]
  switch (dest) {
 8017ef2:	7bfb      	ldrb	r3, [r7, #15]
 8017ef4:	2b03      	cmp	r3, #3
 8017ef6:	d010      	beq.n	8017f1a <midi_send+0x36>
 8017ef8:	2b03      	cmp	r3, #3
 8017efa:	dc17      	bgt.n	8017f2c <midi_send+0x48>
 8017efc:	2b01      	cmp	r3, #1
 8017efe:	d002      	beq.n	8017f06 <midi_send+0x22>
 8017f00:	2b02      	cmp	r3, #2
 8017f02:	d005      	beq.n	8017f10 <midi_send+0x2c>
    case MIDI_DEST_BOTH:
      backend_din_send(msg, len);
      backend_usb_device_send(msg, len);
      break;
    default:
      break;
 8017f04:	e012      	b.n	8017f2c <midi_send+0x48>
      backend_din_send(msg, len);
 8017f06:	6879      	ldr	r1, [r7, #4]
 8017f08:	68b8      	ldr	r0, [r7, #8]
 8017f0a:	f7ff ff7b 	bl	8017e04 <backend_din_send>
      break;
 8017f0e:	e00e      	b.n	8017f2e <midi_send+0x4a>
      backend_usb_device_send(msg, len);
 8017f10:	6879      	ldr	r1, [r7, #4]
 8017f12:	68b8      	ldr	r0, [r7, #8]
 8017f14:	f7ff fe20 	bl	8017b58 <backend_usb_device_send>
      break;
 8017f18:	e009      	b.n	8017f2e <midi_send+0x4a>
      backend_din_send(msg, len);
 8017f1a:	6879      	ldr	r1, [r7, #4]
 8017f1c:	68b8      	ldr	r0, [r7, #8]
 8017f1e:	f7ff ff71 	bl	8017e04 <backend_din_send>
      backend_usb_device_send(msg, len);
 8017f22:	6879      	ldr	r1, [r7, #4]
 8017f24:	68b8      	ldr	r0, [r7, #8]
 8017f26:	f7ff fe17 	bl	8017b58 <backend_usb_device_send>
      break;
 8017f2a:	e000      	b.n	8017f2e <midi_send+0x4a>
      break;
 8017f2c:	bf00      	nop
  }
}
 8017f2e:	bf00      	nop
 8017f30:	3710      	adds	r7, #16
 8017f32:	46bd      	mov	sp, r7
 8017f34:	bd80      	pop	{r7, pc}
	...

08017f38 <midi_stats_reset>:

uint16_t midi_usb_rx_high_watermark(void) {
  return midi_usb_rx_high_water;
}

void midi_stats_reset(void) {
 8017f38:	b480      	push	{r7}
 8017f3a:	b08d      	sub	sp, #52	@ 0x34
 8017f3c:	af00      	add	r7, sp, #0
  midi_tx_stats = (midi_tx_stats_t){0};
 8017f3e:	4b0d      	ldr	r3, [pc, #52]	@ (8017f74 <midi_stats_reset+0x3c>)
 8017f40:	461a      	mov	r2, r3
 8017f42:	2300      	movs	r3, #0
 8017f44:	6013      	str	r3, [r2, #0]
 8017f46:	6053      	str	r3, [r2, #4]
 8017f48:	6093      	str	r3, [r2, #8]
 8017f4a:	60d3      	str	r3, [r2, #12]
 8017f4c:	6113      	str	r3, [r2, #16]
 8017f4e:	6153      	str	r3, [r2, #20]
 8017f50:	6193      	str	r3, [r2, #24]
  midi_rx_stats = (midi_rx_stats_t){0};
 8017f52:	4b09      	ldr	r3, [pc, #36]	@ (8017f78 <midi_stats_reset+0x40>)
 8017f54:	461a      	mov	r2, r3
 8017f56:	2300      	movs	r3, #0
 8017f58:	6013      	str	r3, [r2, #0]
 8017f5a:	6053      	str	r3, [r2, #4]
 8017f5c:	6093      	str	r3, [r2, #8]
 8017f5e:	60d3      	str	r3, [r2, #12]
  midi_usb_rx_drops = 0U;
 8017f60:	4b06      	ldr	r3, [pc, #24]	@ (8017f7c <midi_stats_reset+0x44>)
 8017f62:	2200      	movs	r2, #0
 8017f64:	601a      	str	r2, [r3, #0]
}
 8017f66:	bf00      	nop
 8017f68:	3734      	adds	r7, #52	@ 0x34
 8017f6a:	46bd      	mov	sp, r7
 8017f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f70:	4770      	bx	lr
 8017f72:	bf00      	nop
 8017f74:	24009754 	.word	0x24009754
 8017f78:	24009770 	.word	0x24009770
 8017f7c:	24009780 	.word	0x24009780

08017f80 <midi_usb_rx_submit_from_isr>:

/* ====================================================================== */
/*                       CALLBACKS USB MIDI (ISR)                         */
/* ====================================================================== */

void midi_usb_rx_submit_from_isr(const uint8_t *packet, size_t len) {
 8017f80:	b580      	push	{r7, lr}
 8017f82:	b084      	sub	sp, #16
 8017f84:	af00      	add	r7, sp, #0
 8017f86:	6078      	str	r0, [r7, #4]
 8017f88:	6039      	str	r1, [r7, #0]
  if ((packet == NULL) || (len < 4U)) {
 8017f8a:	687b      	ldr	r3, [r7, #4]
 8017f8c:	2b00      	cmp	r3, #0
 8017f8e:	d02c      	beq.n	8017fea <midi_usb_rx_submit_from_isr+0x6a>
 8017f90:	683b      	ldr	r3, [r7, #0]
 8017f92:	2b03      	cmp	r3, #3
 8017f94:	d929      	bls.n	8017fea <midi_usb_rx_submit_from_isr+0x6a>
    return;
  }

  size_t packets = len / 4U;
 8017f96:	683b      	ldr	r3, [r7, #0]
 8017f98:	089b      	lsrs	r3, r3, #2
 8017f9a:	60bb      	str	r3, [r7, #8]
  for (size_t i = 0U; i < packets; i++) {
 8017f9c:	2300      	movs	r3, #0
 8017f9e:	60fb      	str	r3, [r7, #12]
 8017fa0:	e01e      	b.n	8017fe0 <midi_usb_rx_submit_from_isr+0x60>
    if (!usb_rx_queue_push(packet)) {
 8017fa2:	6878      	ldr	r0, [r7, #4]
 8017fa4:	f7ff fcfc 	bl	80179a0 <usb_rx_queue_push>
 8017fa8:	4603      	mov	r3, r0
 8017faa:	f083 0301 	eor.w	r3, r3, #1
 8017fae:	b2db      	uxtb	r3, r3
 8017fb0:	2b00      	cmp	r3, #0
 8017fb2:	d00a      	beq.n	8017fca <midi_usb_rx_submit_from_isr+0x4a>
      midi_usb_rx_drops++;
 8017fb4:	4b0f      	ldr	r3, [pc, #60]	@ (8017ff4 <midi_usb_rx_submit_from_isr+0x74>)
 8017fb6:	681b      	ldr	r3, [r3, #0]
 8017fb8:	3301      	adds	r3, #1
 8017fba:	4a0e      	ldr	r2, [pc, #56]	@ (8017ff4 <midi_usb_rx_submit_from_isr+0x74>)
 8017fbc:	6013      	str	r3, [r2, #0]
      midi_rx_stats.usb_rx_drops++;
 8017fbe:	4b0e      	ldr	r3, [pc, #56]	@ (8017ff8 <midi_usb_rx_submit_from_isr+0x78>)
 8017fc0:	685b      	ldr	r3, [r3, #4]
 8017fc2:	3301      	adds	r3, #1
 8017fc4:	4a0c      	ldr	r2, [pc, #48]	@ (8017ff8 <midi_usb_rx_submit_from_isr+0x78>)
 8017fc6:	6053      	str	r3, [r2, #4]
 8017fc8:	e004      	b.n	8017fd4 <midi_usb_rx_submit_from_isr+0x54>
    } else {
      midi_rx_stats.usb_rx_enqueued++;
 8017fca:	4b0b      	ldr	r3, [pc, #44]	@ (8017ff8 <midi_usb_rx_submit_from_isr+0x78>)
 8017fcc:	681b      	ldr	r3, [r3, #0]
 8017fce:	3301      	adds	r3, #1
 8017fd0:	4a09      	ldr	r2, [pc, #36]	@ (8017ff8 <midi_usb_rx_submit_from_isr+0x78>)
 8017fd2:	6013      	str	r3, [r2, #0]
    }
    packet += 4U;
 8017fd4:	687b      	ldr	r3, [r7, #4]
 8017fd6:	3304      	adds	r3, #4
 8017fd8:	607b      	str	r3, [r7, #4]
  for (size_t i = 0U; i < packets; i++) {
 8017fda:	68fb      	ldr	r3, [r7, #12]
 8017fdc:	3301      	adds	r3, #1
 8017fde:	60fb      	str	r3, [r7, #12]
 8017fe0:	68fa      	ldr	r2, [r7, #12]
 8017fe2:	68bb      	ldr	r3, [r7, #8]
 8017fe4:	429a      	cmp	r2, r3
 8017fe6:	d3dc      	bcc.n	8017fa2 <midi_usb_rx_submit_from_isr+0x22>
 8017fe8:	e000      	b.n	8017fec <midi_usb_rx_submit_from_isr+0x6c>
    return;
 8017fea:	bf00      	nop
  }
}
 8017fec:	3710      	adds	r7, #16
 8017fee:	46bd      	mov	sp, r7
 8017ff0:	bd80      	pop	{r7, pc}
 8017ff2:	bf00      	nop
 8017ff4:	24009780 	.word	0x24009780
 8017ff8:	24009770 	.word	0x24009770

08017ffc <USBD_MIDI_OnPacketsReceived>:

void USBD_MIDI_OnPacketsReceived(uint8_t *data, uint8_t len) {
 8017ffc:	b580      	push	{r7, lr}
 8017ffe:	b082      	sub	sp, #8
 8018000:	af00      	add	r7, sp, #0
 8018002:	6078      	str	r0, [r7, #4]
 8018004:	460b      	mov	r3, r1
 8018006:	70fb      	strb	r3, [r7, #3]
  midi_usb_rx_submit_from_isr(data, len);
 8018008:	78fb      	ldrb	r3, [r7, #3]
 801800a:	4619      	mov	r1, r3
 801800c:	6878      	ldr	r0, [r7, #4]
 801800e:	f7ff ffb7 	bl	8017f80 <midi_usb_rx_submit_from_isr>
}
 8018012:	bf00      	nop
 8018014:	3708      	adds	r7, #8
 8018016:	46bd      	mov	sp, r7
 8018018:	bd80      	pop	{r7, pc}
	...

0801801c <USBD_MIDI_OnPacketsSent>:

void USBD_MIDI_OnPacketsSent(void) {
 801801c:	b480      	push	{r7}
 801801e:	af00      	add	r7, sp, #0
  /* Interruption USB: ne pas mettre ici, seulement demander un flush. */
  midi_usb_tx_kick = true;
 8018020:	4b03      	ldr	r3, [pc, #12]	@ (8018030 <USBD_MIDI_OnPacketsSent+0x14>)
 8018022:	2201      	movs	r2, #1
 8018024:	701a      	strb	r2, [r3, #0]
}
 8018026:	bf00      	nop
 8018028:	46bd      	mov	sp, r7
 801802a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801802e:	4770      	bx	lr
 8018030:	24009b98 	.word	0x24009b98

08018034 <midi_host_cin_to_length>:

static uint8_t midi_host_rx_packet[USBH_MIDI_PACKET_SIZE];
static uint8_t midi_host_tx_packet[USBH_MIDI_PACKET_SIZE];

static uint8_t midi_host_cin_to_length(uint8_t cin)
{
 8018034:	b480      	push	{r7}
 8018036:	b083      	sub	sp, #12
 8018038:	af00      	add	r7, sp, #0
 801803a:	4603      	mov	r3, r0
 801803c:	71fb      	strb	r3, [r7, #7]
    2U, /* 0xD: Channel Pressure */
    3U, /* 0xE: Pitch Bend */
    1U  /* 0xF: Single-byte System Realtime */
  };

  return cin_len[cin & 0x0FU];
 801803e:	79fb      	ldrb	r3, [r7, #7]
 8018040:	f003 030f 	and.w	r3, r3, #15
 8018044:	4a03      	ldr	r2, [pc, #12]	@ (8018054 <midi_host_cin_to_length+0x20>)
 8018046:	5cd3      	ldrb	r3, [r2, r3]
}
 8018048:	4618      	mov	r0, r3
 801804a:	370c      	adds	r7, #12
 801804c:	46bd      	mov	sp, r7
 801804e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018052:	4770      	bx	lr
 8018054:	0801b8bc 	.word	0x0801b8bc

08018058 <midi_host_poll_bounded>:
    midi_send_raw(MIDI_DEST_USB, &midi_host_rx_packet[1], length);
  }
}

void midi_host_poll_bounded(uint32_t max_msgs)
{
 8018058:	b580      	push	{r7, lr}
 801805a:	b084      	sub	sp, #16
 801805c:	af00      	add	r7, sp, #0
 801805e:	6078      	str	r0, [r7, #4]
#if BRICK6_ENABLE_DIAGNOSTICS
  brick6_midi_host_poll_count++;
 8018060:	4b26      	ldr	r3, [pc, #152]	@ (80180fc <midi_host_poll_bounded+0xa4>)
 8018062:	681b      	ldr	r3, [r3, #0]
 8018064:	3301      	adds	r3, #1
 8018066:	4a25      	ldr	r2, [pc, #148]	@ (80180fc <midi_host_poll_bounded+0xa4>)
 8018068:	6013      	str	r3, [r2, #0]
#endif
  if (!USBH_MIDI_IsReady(&hUsbHostHS))
 801806a:	4825      	ldr	r0, [pc, #148]	@ (8018100 <midi_host_poll_bounded+0xa8>)
 801806c:	f002 f9b8 	bl	801a3e0 <USBH_MIDI_IsReady>
 8018070:	4603      	mov	r3, r0
 8018072:	f083 0301 	eor.w	r3, r3, #1
 8018076:	b2db      	uxtb	r3, r3
 8018078:	2b00      	cmp	r3, #0
 801807a:	d13a      	bne.n	80180f2 <midi_host_poll_bounded+0x9a>
  {
    return;
  }

  uint32_t n = 0U;
 801807c:	2300      	movs	r3, #0
 801807e:	60fb      	str	r3, [r7, #12]
  for (; n < max_msgs; n++)
 8018080:	e024      	b.n	80180cc <midi_host_poll_bounded+0x74>
  {
    if (USBH_MIDI_ReadPacket(&hUsbHostHS, midi_host_rx_packet) != USBH_OK)
 8018082:	4920      	ldr	r1, [pc, #128]	@ (8018104 <midi_host_poll_bounded+0xac>)
 8018084:	481e      	ldr	r0, [pc, #120]	@ (8018100 <midi_host_poll_bounded+0xa8>)
 8018086:	f002 f93d 	bl	801a304 <USBH_MIDI_ReadPacket>
 801808a:	4603      	mov	r3, r0
 801808c:	2b00      	cmp	r3, #0
 801808e:	d122      	bne.n	80180d6 <midi_host_poll_bounded+0x7e>
    {
      break;
    }

    uint8_t cin = midi_host_rx_packet[0] & 0x0FU;
 8018090:	4b1c      	ldr	r3, [pc, #112]	@ (8018104 <midi_host_poll_bounded+0xac>)
 8018092:	781b      	ldrb	r3, [r3, #0]
 8018094:	f003 030f 	and.w	r3, r3, #15
 8018098:	72fb      	strb	r3, [r7, #11]
    uint8_t length = midi_host_cin_to_length(cin);
 801809a:	7afb      	ldrb	r3, [r7, #11]
 801809c:	4618      	mov	r0, r3
 801809e:	f7ff ffc9 	bl	8018034 <midi_host_cin_to_length>
 80180a2:	4603      	mov	r3, r0
 80180a4:	72bb      	strb	r3, [r7, #10]
    if (length == 0U)
 80180a6:	7abb      	ldrb	r3, [r7, #10]
 80180a8:	2b00      	cmp	r3, #0
 80180aa:	d00b      	beq.n	80180c4 <midi_host_poll_bounded+0x6c>
    {
      continue;
    }

    midi_internal_receive(&midi_host_rx_packet[1], length);
 80180ac:	7abb      	ldrb	r3, [r7, #10]
 80180ae:	4619      	mov	r1, r3
 80180b0:	4815      	ldr	r0, [pc, #84]	@ (8018108 <midi_host_poll_bounded+0xb0>)
 80180b2:	f7ff feb2 	bl	8017e1a <midi_internal_receive>
    midi_send_raw(MIDI_DEST_USB, &midi_host_rx_packet[1], length);
 80180b6:	7abb      	ldrb	r3, [r7, #10]
 80180b8:	461a      	mov	r2, r3
 80180ba:	4913      	ldr	r1, [pc, #76]	@ (8018108 <midi_host_poll_bounded+0xb0>)
 80180bc:	2002      	movs	r0, #2
 80180be:	f7ff fef9 	bl	8017eb4 <midi_send_raw>
 80180c2:	e000      	b.n	80180c6 <midi_host_poll_bounded+0x6e>
      continue;
 80180c4:	bf00      	nop
  for (; n < max_msgs; n++)
 80180c6:	68fb      	ldr	r3, [r7, #12]
 80180c8:	3301      	adds	r3, #1
 80180ca:	60fb      	str	r3, [r7, #12]
 80180cc:	68fa      	ldr	r2, [r7, #12]
 80180ce:	687b      	ldr	r3, [r7, #4]
 80180d0:	429a      	cmp	r2, r3
 80180d2:	d3d6      	bcc.n	8018082 <midi_host_poll_bounded+0x2a>
 80180d4:	e000      	b.n	80180d8 <midi_host_poll_bounded+0x80>
      break;
 80180d6:	bf00      	nop
  }

  if ((max_msgs > 0U) && (n >= max_msgs))
 80180d8:	687b      	ldr	r3, [r7, #4]
 80180da:	2b00      	cmp	r3, #0
 80180dc:	d00a      	beq.n	80180f4 <midi_host_poll_bounded+0x9c>
 80180de:	68fa      	ldr	r2, [r7, #12]
 80180e0:	687b      	ldr	r3, [r7, #4]
 80180e2:	429a      	cmp	r2, r3
 80180e4:	d306      	bcc.n	80180f4 <midi_host_poll_bounded+0x9c>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    midi_budget_hit_count++;
 80180e6:	4b09      	ldr	r3, [pc, #36]	@ (801810c <midi_host_poll_bounded+0xb4>)
 80180e8:	681b      	ldr	r3, [r3, #0]
 80180ea:	3301      	adds	r3, #1
 80180ec:	4a07      	ldr	r2, [pc, #28]	@ (801810c <midi_host_poll_bounded+0xb4>)
 80180ee:	6013      	str	r3, [r2, #0]
 80180f0:	e000      	b.n	80180f4 <midi_host_poll_bounded+0x9c>
    return;
 80180f2:	bf00      	nop
#endif
  }
}
 80180f4:	3710      	adds	r7, #16
 80180f6:	46bd      	mov	sp, r7
 80180f8:	bd80      	pop	{r7, pc}
 80180fa:	bf00      	nop
 80180fc:	24009684 	.word	0x24009684
 8018100:	240004dc 	.word	0x240004dc
 8018104:	24009b9c 	.word	0x24009b9c
 8018108:	24009b9d 	.word	0x24009b9d
 801810c:	2400968c 	.word	0x2400968c

08018110 <MX_SAI1_Init>:
DMA_HandleTypeDef hdma_sai1_a;
DMA_HandleTypeDef hdma_sai1_b;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8018110:	b580      	push	{r7, lr}
 8018112:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 8018114:	4b5d      	ldr	r3, [pc, #372]	@ (801828c <MX_SAI1_Init+0x17c>)
 8018116:	4a5e      	ldr	r2, [pc, #376]	@ (8018290 <MX_SAI1_Init+0x180>)
 8018118:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 801811a:	4b5c      	ldr	r3, [pc, #368]	@ (801828c <MX_SAI1_Init+0x17c>)
 801811c:	2200      	movs	r2, #0
 801811e:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8018120:	4b5a      	ldr	r3, [pc, #360]	@ (801828c <MX_SAI1_Init+0x17c>)
 8018122:	2200      	movs	r2, #0
 8018124:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_24;
 8018126:	4b59      	ldr	r3, [pc, #356]	@ (801828c <MX_SAI1_Init+0x17c>)
 8018128:	22c0      	movs	r2, #192	@ 0xc0
 801812a:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 801812c:	4b57      	ldr	r3, [pc, #348]	@ (801828c <MX_SAI1_Init+0x17c>)
 801812e:	2200      	movs	r2, #0
 8018130:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8018132:	4b56      	ldr	r3, [pc, #344]	@ (801828c <MX_SAI1_Init+0x17c>)
 8018134:	2200      	movs	r2, #0
 8018136:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8018138:	4b54      	ldr	r3, [pc, #336]	@ (801828c <MX_SAI1_Init+0x17c>)
 801813a:	2200      	movs	r2, #0
 801813c:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 801813e:	4b53      	ldr	r3, [pc, #332]	@ (801828c <MX_SAI1_Init+0x17c>)
 8018140:	2200      	movs	r2, #0
 8018142:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MCK_OVERSAMPLING_DISABLE;
 8018144:	4b51      	ldr	r3, [pc, #324]	@ (801828c <MX_SAI1_Init+0x17c>)
 8018146:	2200      	movs	r2, #0
 8018148:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 801814a:	4b50      	ldr	r3, [pc, #320]	@ (801828c <MX_SAI1_Init+0x17c>)
 801814c:	2200      	movs	r2, #0
 801814e:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8018150:	4b4e      	ldr	r3, [pc, #312]	@ (801828c <MX_SAI1_Init+0x17c>)
 8018152:	2201      	movs	r2, #1
 8018154:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8018156:	4b4d      	ldr	r3, [pc, #308]	@ (801828c <MX_SAI1_Init+0x17c>)
 8018158:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 801815c:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 801815e:	4b4b      	ldr	r3, [pc, #300]	@ (801828c <MX_SAI1_Init+0x17c>)
 8018160:	2200      	movs	r2, #0
 8018162:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8018164:	4b49      	ldr	r3, [pc, #292]	@ (801828c <MX_SAI1_Init+0x17c>)
 8018166:	2200      	movs	r2, #0
 8018168:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 801816a:	4b48      	ldr	r3, [pc, #288]	@ (801828c <MX_SAI1_Init+0x17c>)
 801816c:	2200      	movs	r2, #0
 801816e:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8018170:	4b46      	ldr	r3, [pc, #280]	@ (801828c <MX_SAI1_Init+0x17c>)
 8018172:	2200      	movs	r2, #0
 8018174:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 8018176:	4b45      	ldr	r3, [pc, #276]	@ (801828c <MX_SAI1_Init+0x17c>)
 8018178:	2200      	movs	r2, #0
 801817a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
 801817e:	4b43      	ldr	r3, [pc, #268]	@ (801828c <MX_SAI1_Init+0x17c>)
 8018180:	2201      	movs	r2, #1
 8018182:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8018184:	4b41      	ldr	r3, [pc, #260]	@ (801828c <MX_SAI1_Init+0x17c>)
 8018186:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801818a:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.FrameLength = 256;
 801818c:	4b3f      	ldr	r3, [pc, #252]	@ (801828c <MX_SAI1_Init+0x17c>)
 801818e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8018192:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8018194:	4b3d      	ldr	r3, [pc, #244]	@ (801828c <MX_SAI1_Init+0x17c>)
 8018196:	2201      	movs	r2, #1
 8018198:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 801819a:	4b3c      	ldr	r3, [pc, #240]	@ (801828c <MX_SAI1_Init+0x17c>)
 801819c:	2200      	movs	r2, #0
 801819e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80181a0:	4b3a      	ldr	r3, [pc, #232]	@ (801828c <MX_SAI1_Init+0x17c>)
 80181a2:	2200      	movs	r2, #0
 80181a4:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80181a6:	4b39      	ldr	r3, [pc, #228]	@ (801828c <MX_SAI1_Init+0x17c>)
 80181a8:	2200      	movs	r2, #0
 80181aa:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 80181ac:	4b37      	ldr	r3, [pc, #220]	@ (801828c <MX_SAI1_Init+0x17c>)
 80181ae:	2200      	movs	r2, #0
 80181b0:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80181b2:	4b36      	ldr	r3, [pc, #216]	@ (801828c <MX_SAI1_Init+0x17c>)
 80181b4:	2280      	movs	r2, #128	@ 0x80
 80181b6:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA1.SlotInit.SlotNumber = 8;
 80181b8:	4b34      	ldr	r3, [pc, #208]	@ (801828c <MX_SAI1_Init+0x17c>)
 80181ba:	2208      	movs	r2, #8
 80181bc:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockA1.SlotInit.SlotActive = 0x000000FF;
 80181be:	4b33      	ldr	r3, [pc, #204]	@ (801828c <MX_SAI1_Init+0x17c>)
 80181c0:	22ff      	movs	r2, #255	@ 0xff
 80181c2:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 80181c4:	4831      	ldr	r0, [pc, #196]	@ (801828c <MX_SAI1_Init+0x17c>)
 80181c6:	f7f7 f86d 	bl	800f2a4 <HAL_SAI_Init>
 80181ca:	4603      	mov	r3, r0
 80181cc:	2b00      	cmp	r3, #0
 80181ce:	d001      	beq.n	80181d4 <MX_SAI1_Init+0xc4>
  {
    Error_Handler();
 80181d0:	f7ff fad8 	bl	8017784 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 80181d4:	4b2f      	ldr	r3, [pc, #188]	@ (8018294 <MX_SAI1_Init+0x184>)
 80181d6:	4a30      	ldr	r2, [pc, #192]	@ (8018298 <MX_SAI1_Init+0x188>)
 80181d8:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 80181da:	4b2e      	ldr	r3, [pc, #184]	@ (8018294 <MX_SAI1_Init+0x184>)
 80181dc:	2200      	movs	r2, #0
 80181de:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 80181e0:	4b2c      	ldr	r3, [pc, #176]	@ (8018294 <MX_SAI1_Init+0x184>)
 80181e2:	2203      	movs	r2, #3
 80181e4:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_24;
 80181e6:	4b2b      	ldr	r3, [pc, #172]	@ (8018294 <MX_SAI1_Init+0x184>)
 80181e8:	22c0      	movs	r2, #192	@ 0xc0
 80181ea:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80181ec:	4b29      	ldr	r3, [pc, #164]	@ (8018294 <MX_SAI1_Init+0x184>)
 80181ee:	2200      	movs	r2, #0
 80181f0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80181f2:	4b28      	ldr	r3, [pc, #160]	@ (8018294 <MX_SAI1_Init+0x184>)
 80181f4:	2200      	movs	r2, #0
 80181f6:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 80181f8:	4b26      	ldr	r3, [pc, #152]	@ (8018294 <MX_SAI1_Init+0x184>)
 80181fa:	2201      	movs	r2, #1
 80181fc:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80181fe:	4b25      	ldr	r3, [pc, #148]	@ (8018294 <MX_SAI1_Init+0x184>)
 8018200:	2200      	movs	r2, #0
 8018202:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8018204:	4b23      	ldr	r3, [pc, #140]	@ (8018294 <MX_SAI1_Init+0x184>)
 8018206:	2200      	movs	r2, #0
 8018208:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 801820a:	4b22      	ldr	r3, [pc, #136]	@ (8018294 <MX_SAI1_Init+0x184>)
 801820c:	2201      	movs	r2, #1
 801820e:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8018210:	4b20      	ldr	r3, [pc, #128]	@ (8018294 <MX_SAI1_Init+0x184>)
 8018212:	2200      	movs	r2, #0
 8018214:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8018216:	4b1f      	ldr	r3, [pc, #124]	@ (8018294 <MX_SAI1_Init+0x184>)
 8018218:	2200      	movs	r2, #0
 801821a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 801821c:	4b1d      	ldr	r3, [pc, #116]	@ (8018294 <MX_SAI1_Init+0x184>)
 801821e:	2200      	movs	r2, #0
 8018220:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8018222:	4b1c      	ldr	r3, [pc, #112]	@ (8018294 <MX_SAI1_Init+0x184>)
 8018224:	2200      	movs	r2, #0
 8018226:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB1.Init.PdmInit.Activation = DISABLE;
 8018228:	4b1a      	ldr	r3, [pc, #104]	@ (8018294 <MX_SAI1_Init+0x184>)
 801822a:	2200      	movs	r2, #0
 801822c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockB1.Init.PdmInit.MicPairsNbr = 1;
 8018230:	4b18      	ldr	r3, [pc, #96]	@ (8018294 <MX_SAI1_Init+0x184>)
 8018232:	2201      	movs	r2, #1
 8018234:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8018236:	4b17      	ldr	r3, [pc, #92]	@ (8018294 <MX_SAI1_Init+0x184>)
 8018238:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801823c:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB1.FrameInit.FrameLength = 256;
 801823e:	4b15      	ldr	r3, [pc, #84]	@ (8018294 <MX_SAI1_Init+0x184>)
 8018240:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8018244:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 8018246:	4b13      	ldr	r3, [pc, #76]	@ (8018294 <MX_SAI1_Init+0x184>)
 8018248:	2201      	movs	r2, #1
 801824a:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 801824c:	4b11      	ldr	r3, [pc, #68]	@ (8018294 <MX_SAI1_Init+0x184>)
 801824e:	2200      	movs	r2, #0
 8018250:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8018252:	4b10      	ldr	r3, [pc, #64]	@ (8018294 <MX_SAI1_Init+0x184>)
 8018254:	2200      	movs	r2, #0
 8018256:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8018258:	4b0e      	ldr	r3, [pc, #56]	@ (8018294 <MX_SAI1_Init+0x184>)
 801825a:	2200      	movs	r2, #0
 801825c:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 801825e:	4b0d      	ldr	r3, [pc, #52]	@ (8018294 <MX_SAI1_Init+0x184>)
 8018260:	2200      	movs	r2, #0
 8018262:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8018264:	4b0b      	ldr	r3, [pc, #44]	@ (8018294 <MX_SAI1_Init+0x184>)
 8018266:	2280      	movs	r2, #128	@ 0x80
 8018268:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockB1.SlotInit.SlotNumber = 8;
 801826a:	4b0a      	ldr	r3, [pc, #40]	@ (8018294 <MX_SAI1_Init+0x184>)
 801826c:	2208      	movs	r2, #8
 801826e:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockB1.SlotInit.SlotActive = 0x0000003F;
 8018270:	4b08      	ldr	r3, [pc, #32]	@ (8018294 <MX_SAI1_Init+0x184>)
 8018272:	223f      	movs	r2, #63	@ 0x3f
 8018274:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8018276:	4807      	ldr	r0, [pc, #28]	@ (8018294 <MX_SAI1_Init+0x184>)
 8018278:	f7f7 f814 	bl	800f2a4 <HAL_SAI_Init>
 801827c:	4603      	mov	r3, r0
 801827e:	2b00      	cmp	r3, #0
 8018280:	d001      	beq.n	8018286 <MX_SAI1_Init+0x176>
  {
    Error_Handler();
 8018282:	f7ff fa7f 	bl	8017784 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8018286:	bf00      	nop
 8018288:	bd80      	pop	{r7, pc}
 801828a:	bf00      	nop
 801828c:	24009ba0 	.word	0x24009ba0
 8018290:	40015804 	.word	0x40015804
 8018294:	24009c38 	.word	0x24009c38
 8018298:	40015824 	.word	0x40015824

0801829c <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 801829c:	b580      	push	{r7, lr}
 801829e:	b08a      	sub	sp, #40	@ 0x28
 80182a0:	af00      	add	r7, sp, #0
 80182a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 80182a4:	687b      	ldr	r3, [r7, #4]
 80182a6:	681b      	ldr	r3, [r3, #0]
 80182a8:	4a77      	ldr	r2, [pc, #476]	@ (8018488 <HAL_SAI_MspInit+0x1ec>)
 80182aa:	4293      	cmp	r3, r2
 80182ac:	d171      	bne.n	8018392 <HAL_SAI_MspInit+0xf6>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 80182ae:	4b77      	ldr	r3, [pc, #476]	@ (801848c <HAL_SAI_MspInit+0x1f0>)
 80182b0:	681b      	ldr	r3, [r3, #0]
 80182b2:	2b00      	cmp	r3, #0
 80182b4:	d116      	bne.n	80182e4 <HAL_SAI_MspInit+0x48>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80182b6:	4b76      	ldr	r3, [pc, #472]	@ (8018490 <HAL_SAI_MspInit+0x1f4>)
 80182b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80182bc:	4a74      	ldr	r2, [pc, #464]	@ (8018490 <HAL_SAI_MspInit+0x1f4>)
 80182be:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80182c2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80182c6:	4b72      	ldr	r3, [pc, #456]	@ (8018490 <HAL_SAI_MspInit+0x1f4>)
 80182c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80182cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80182d0:	613b      	str	r3, [r7, #16]
 80182d2:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 80182d4:	2200      	movs	r2, #0
 80182d6:	2105      	movs	r1, #5
 80182d8:	2057      	movs	r0, #87	@ 0x57
 80182da:	f7ec fd56 	bl	8004d8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 80182de:	2057      	movs	r0, #87	@ 0x57
 80182e0:	f7ec fd6d 	bl	8004dbe <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 80182e4:	4b69      	ldr	r3, [pc, #420]	@ (801848c <HAL_SAI_MspInit+0x1f0>)
 80182e6:	681b      	ldr	r3, [r3, #0]
 80182e8:	3301      	adds	r3, #1
 80182ea:	4a68      	ldr	r2, [pc, #416]	@ (801848c <HAL_SAI_MspInit+0x1f0>)
 80182ec:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80182ee:	2374      	movs	r3, #116	@ 0x74
 80182f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80182f2:	2302      	movs	r3, #2
 80182f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80182f6:	2300      	movs	r3, #0
 80182f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80182fa:	2300      	movs	r3, #0
 80182fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 80182fe:	2306      	movs	r3, #6
 8018300:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8018302:	f107 0314 	add.w	r3, r7, #20
 8018306:	4619      	mov	r1, r3
 8018308:	4862      	ldr	r0, [pc, #392]	@ (8018494 <HAL_SAI_MspInit+0x1f8>)
 801830a:	f7ef fbbb 	bl	8007a84 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA1_Stream0;
 801830e:	4b62      	ldr	r3, [pc, #392]	@ (8018498 <HAL_SAI_MspInit+0x1fc>)
 8018310:	4a62      	ldr	r2, [pc, #392]	@ (801849c <HAL_SAI_MspInit+0x200>)
 8018312:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 8018314:	4b60      	ldr	r3, [pc, #384]	@ (8018498 <HAL_SAI_MspInit+0x1fc>)
 8018316:	2257      	movs	r2, #87	@ 0x57
 8018318:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 801831a:	4b5f      	ldr	r3, [pc, #380]	@ (8018498 <HAL_SAI_MspInit+0x1fc>)
 801831c:	2240      	movs	r2, #64	@ 0x40
 801831e:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8018320:	4b5d      	ldr	r3, [pc, #372]	@ (8018498 <HAL_SAI_MspInit+0x1fc>)
 8018322:	2200      	movs	r2, #0
 8018324:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8018326:	4b5c      	ldr	r3, [pc, #368]	@ (8018498 <HAL_SAI_MspInit+0x1fc>)
 8018328:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 801832c:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 801832e:	4b5a      	ldr	r3, [pc, #360]	@ (8018498 <HAL_SAI_MspInit+0x1fc>)
 8018330:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8018334:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8018336:	4b58      	ldr	r3, [pc, #352]	@ (8018498 <HAL_SAI_MspInit+0x1fc>)
 8018338:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 801833c:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 801833e:	4b56      	ldr	r3, [pc, #344]	@ (8018498 <HAL_SAI_MspInit+0x1fc>)
 8018340:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8018344:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 8018346:	4b54      	ldr	r3, [pc, #336]	@ (8018498 <HAL_SAI_MspInit+0x1fc>)
 8018348:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 801834c:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 801834e:	4b52      	ldr	r3, [pc, #328]	@ (8018498 <HAL_SAI_MspInit+0x1fc>)
 8018350:	2204      	movs	r2, #4
 8018352:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai1_a.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8018354:	4b50      	ldr	r3, [pc, #320]	@ (8018498 <HAL_SAI_MspInit+0x1fc>)
 8018356:	2200      	movs	r2, #0
 8018358:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai1_a.Init.MemBurst = DMA_MBURST_SINGLE;
 801835a:	4b4f      	ldr	r3, [pc, #316]	@ (8018498 <HAL_SAI_MspInit+0x1fc>)
 801835c:	2200      	movs	r2, #0
 801835e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai1_a.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8018360:	4b4d      	ldr	r3, [pc, #308]	@ (8018498 <HAL_SAI_MspInit+0x1fc>)
 8018362:	2200      	movs	r2, #0
 8018364:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8018366:	484c      	ldr	r0, [pc, #304]	@ (8018498 <HAL_SAI_MspInit+0x1fc>)
 8018368:	f7ec fd44 	bl	8004df4 <HAL_DMA_Init>
 801836c:	4603      	mov	r3, r0
 801836e:	2b00      	cmp	r3, #0
 8018370:	d001      	beq.n	8018376 <HAL_SAI_MspInit+0xda>
    {
      Error_Handler();
 8018372:	f7ff fa07 	bl	8017784 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_a);
 8018376:	687b      	ldr	r3, [r7, #4]
 8018378:	4a47      	ldr	r2, [pc, #284]	@ (8018498 <HAL_SAI_MspInit+0x1fc>)
 801837a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 801837e:	4a46      	ldr	r2, [pc, #280]	@ (8018498 <HAL_SAI_MspInit+0x1fc>)
 8018380:	687b      	ldr	r3, [r7, #4]
 8018382:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_a);
 8018384:	687b      	ldr	r3, [r7, #4]
 8018386:	4a44      	ldr	r2, [pc, #272]	@ (8018498 <HAL_SAI_MspInit+0x1fc>)
 8018388:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 801838c:	4a42      	ldr	r2, [pc, #264]	@ (8018498 <HAL_SAI_MspInit+0x1fc>)
 801838e:	687b      	ldr	r3, [r7, #4]
 8018390:	6393      	str	r3, [r2, #56]	@ 0x38
    }
    if(saiHandle->Instance==SAI1_Block_B)
 8018392:	687b      	ldr	r3, [r7, #4]
 8018394:	681b      	ldr	r3, [r3, #0]
 8018396:	4a42      	ldr	r2, [pc, #264]	@ (80184a0 <HAL_SAI_MspInit+0x204>)
 8018398:	4293      	cmp	r3, r2
 801839a:	d171      	bne.n	8018480 <HAL_SAI_MspInit+0x1e4>
    {
      /* SAI1 clock enable */
      if (SAI1_client == 0)
 801839c:	4b3b      	ldr	r3, [pc, #236]	@ (801848c <HAL_SAI_MspInit+0x1f0>)
 801839e:	681b      	ldr	r3, [r3, #0]
 80183a0:	2b00      	cmp	r3, #0
 80183a2:	d116      	bne.n	80183d2 <HAL_SAI_MspInit+0x136>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80183a4:	4b3a      	ldr	r3, [pc, #232]	@ (8018490 <HAL_SAI_MspInit+0x1f4>)
 80183a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80183aa:	4a39      	ldr	r2, [pc, #228]	@ (8018490 <HAL_SAI_MspInit+0x1f4>)
 80183ac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80183b0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80183b4:	4b36      	ldr	r3, [pc, #216]	@ (8018490 <HAL_SAI_MspInit+0x1f4>)
 80183b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80183ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80183be:	60fb      	str	r3, [r7, #12]
 80183c0:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 80183c2:	2200      	movs	r2, #0
 80183c4:	2105      	movs	r1, #5
 80183c6:	2057      	movs	r0, #87	@ 0x57
 80183c8:	f7ec fcdf 	bl	8004d8a <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI1_IRQn);
 80183cc:	2057      	movs	r0, #87	@ 0x57
 80183ce:	f7ec fcf6 	bl	8004dbe <HAL_NVIC_EnableIRQ>
      }
    SAI1_client ++;
 80183d2:	4b2e      	ldr	r3, [pc, #184]	@ (801848c <HAL_SAI_MspInit+0x1f0>)
 80183d4:	681b      	ldr	r3, [r3, #0]
 80183d6:	3301      	adds	r3, #1
 80183d8:	4a2c      	ldr	r2, [pc, #176]	@ (801848c <HAL_SAI_MspInit+0x1f0>)
 80183da:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80183dc:	2308      	movs	r3, #8
 80183de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80183e0:	2302      	movs	r3, #2
 80183e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80183e4:	2300      	movs	r3, #0
 80183e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80183e8:	2300      	movs	r3, #0
 80183ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 80183ec:	2306      	movs	r3, #6
 80183ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80183f0:	f107 0314 	add.w	r3, r7, #20
 80183f4:	4619      	mov	r1, r3
 80183f6:	4827      	ldr	r0, [pc, #156]	@ (8018494 <HAL_SAI_MspInit+0x1f8>)
 80183f8:	f7ef fb44 	bl	8007a84 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_b.Instance = DMA1_Stream1;
 80183fc:	4b29      	ldr	r3, [pc, #164]	@ (80184a4 <HAL_SAI_MspInit+0x208>)
 80183fe:	4a2a      	ldr	r2, [pc, #168]	@ (80184a8 <HAL_SAI_MspInit+0x20c>)
 8018400:	601a      	str	r2, [r3, #0]
    hdma_sai1_b.Init.Request = DMA_REQUEST_SAI1_B;
 8018402:	4b28      	ldr	r3, [pc, #160]	@ (80184a4 <HAL_SAI_MspInit+0x208>)
 8018404:	2258      	movs	r2, #88	@ 0x58
 8018406:	605a      	str	r2, [r3, #4]
    hdma_sai1_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8018408:	4b26      	ldr	r3, [pc, #152]	@ (80184a4 <HAL_SAI_MspInit+0x208>)
 801840a:	2200      	movs	r2, #0
 801840c:	609a      	str	r2, [r3, #8]
    hdma_sai1_b.Init.PeriphInc = DMA_PINC_DISABLE;
 801840e:	4b25      	ldr	r3, [pc, #148]	@ (80184a4 <HAL_SAI_MspInit+0x208>)
 8018410:	2200      	movs	r2, #0
 8018412:	60da      	str	r2, [r3, #12]
    hdma_sai1_b.Init.MemInc = DMA_MINC_ENABLE;
 8018414:	4b23      	ldr	r3, [pc, #140]	@ (80184a4 <HAL_SAI_MspInit+0x208>)
 8018416:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 801841a:	611a      	str	r2, [r3, #16]
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 801841c:	4b21      	ldr	r3, [pc, #132]	@ (80184a4 <HAL_SAI_MspInit+0x208>)
 801841e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8018422:	615a      	str	r2, [r3, #20]
    hdma_sai1_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8018424:	4b1f      	ldr	r3, [pc, #124]	@ (80184a4 <HAL_SAI_MspInit+0x208>)
 8018426:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 801842a:	619a      	str	r2, [r3, #24]
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 801842c:	4b1d      	ldr	r3, [pc, #116]	@ (80184a4 <HAL_SAI_MspInit+0x208>)
 801842e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8018432:	61da      	str	r2, [r3, #28]
    hdma_sai1_b.Init.Priority = DMA_PRIORITY_HIGH;
 8018434:	4b1b      	ldr	r3, [pc, #108]	@ (80184a4 <HAL_SAI_MspInit+0x208>)
 8018436:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 801843a:	621a      	str	r2, [r3, #32]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 801843c:	4b19      	ldr	r3, [pc, #100]	@ (80184a4 <HAL_SAI_MspInit+0x208>)
 801843e:	2204      	movs	r2, #4
 8018440:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai1_b.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8018442:	4b18      	ldr	r3, [pc, #96]	@ (80184a4 <HAL_SAI_MspInit+0x208>)
 8018444:	2200      	movs	r2, #0
 8018446:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai1_b.Init.MemBurst = DMA_MBURST_SINGLE;
 8018448:	4b16      	ldr	r3, [pc, #88]	@ (80184a4 <HAL_SAI_MspInit+0x208>)
 801844a:	2200      	movs	r2, #0
 801844c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai1_b.Init.PeriphBurst = DMA_PBURST_SINGLE;
 801844e:	4b15      	ldr	r3, [pc, #84]	@ (80184a4 <HAL_SAI_MspInit+0x208>)
 8018450:	2200      	movs	r2, #0
 8018452:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 8018454:	4813      	ldr	r0, [pc, #76]	@ (80184a4 <HAL_SAI_MspInit+0x208>)
 8018456:	f7ec fccd 	bl	8004df4 <HAL_DMA_Init>
 801845a:	4603      	mov	r3, r0
 801845c:	2b00      	cmp	r3, #0
 801845e:	d001      	beq.n	8018464 <HAL_SAI_MspInit+0x1c8>
    {
      Error_Handler();
 8018460:	f7ff f990 	bl	8017784 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_b);
 8018464:	687b      	ldr	r3, [r7, #4]
 8018466:	4a0f      	ldr	r2, [pc, #60]	@ (80184a4 <HAL_SAI_MspInit+0x208>)
 8018468:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 801846c:	4a0d      	ldr	r2, [pc, #52]	@ (80184a4 <HAL_SAI_MspInit+0x208>)
 801846e:	687b      	ldr	r3, [r7, #4]
 8018470:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_b);
 8018472:	687b      	ldr	r3, [r7, #4]
 8018474:	4a0b      	ldr	r2, [pc, #44]	@ (80184a4 <HAL_SAI_MspInit+0x208>)
 8018476:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 801847a:	4a0a      	ldr	r2, [pc, #40]	@ (80184a4 <HAL_SAI_MspInit+0x208>)
 801847c:	687b      	ldr	r3, [r7, #4]
 801847e:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8018480:	bf00      	nop
 8018482:	3728      	adds	r7, #40	@ 0x28
 8018484:	46bd      	mov	sp, r7
 8018486:	bd80      	pop	{r7, pc}
 8018488:	40015804 	.word	0x40015804
 801848c:	24009dc0 	.word	0x24009dc0
 8018490:	58024400 	.word	0x58024400
 8018494:	58021000 	.word	0x58021000
 8018498:	24009cd0 	.word	0x24009cd0
 801849c:	40020010 	.word	0x40020010
 80184a0:	40015824 	.word	0x40015824
 80184a4:	24009d48 	.word	0x24009d48
 80184a8:	40020028 	.word	0x40020028

080184ac <audio_block_ring_advance>:

#include "sd_audio_block_ring.h"
#include <stddef.h>

static uint32_t audio_block_ring_advance(uint32_t index)
{
 80184ac:	b480      	push	{r7}
 80184ae:	b083      	sub	sp, #12
 80184b0:	af00      	add	r7, sp, #0
 80184b2:	6078      	str	r0, [r7, #4]
  return (index + 1U) % AUDIO_BLOCK_COUNT;
 80184b4:	687b      	ldr	r3, [r7, #4]
 80184b6:	3301      	adds	r3, #1
 80184b8:	f003 0303 	and.w	r3, r3, #3
}
 80184bc:	4618      	mov	r0, r3
 80184be:	370c      	adds	r7, #12
 80184c0:	46bd      	mov	sp, r7
 80184c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184c6:	4770      	bx	lr

080184c8 <audio_block_ring_init>:

audio_block_ring_t sd_audio_block_ring;

void audio_block_ring_init(audio_block_ring_t *ring)
{
 80184c8:	b480      	push	{r7}
 80184ca:	b083      	sub	sp, #12
 80184cc:	af00      	add	r7, sp, #0
 80184ce:	6078      	str	r0, [r7, #4]
  if (ring == NULL)
 80184d0:	687b      	ldr	r3, [r7, #4]
 80184d2:	2b00      	cmp	r3, #0
 80184d4:	d012      	beq.n	80184fc <audio_block_ring_init+0x34>
  {
    return;
  }

  ring->write_index = 0U;
 80184d6:	687b      	ldr	r3, [r7, #4]
 80184d8:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80184dc:	461a      	mov	r2, r3
 80184de:	2300      	movs	r3, #0
 80184e0:	6013      	str	r3, [r2, #0]
  ring->read_index = 0U;
 80184e2:	687b      	ldr	r3, [r7, #4]
 80184e4:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80184e8:	461a      	mov	r2, r3
 80184ea:	2300      	movs	r3, #0
 80184ec:	6053      	str	r3, [r2, #4]
  ring->fill_level = 0U;
 80184ee:	687b      	ldr	r3, [r7, #4]
 80184f0:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80184f4:	461a      	mov	r2, r3
 80184f6:	2300      	movs	r3, #0
 80184f8:	6093      	str	r3, [r2, #8]
 80184fa:	e000      	b.n	80184fe <audio_block_ring_init+0x36>
    return;
 80184fc:	bf00      	nop
}
 80184fe:	370c      	adds	r7, #12
 8018500:	46bd      	mov	sp, r7
 8018502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018506:	4770      	bx	lr

08018508 <audio_block_ring_get_write_ptr>:

uint8_t *audio_block_ring_get_write_ptr(audio_block_ring_t *ring)
{
 8018508:	b480      	push	{r7}
 801850a:	b083      	sub	sp, #12
 801850c:	af00      	add	r7, sp, #0
 801850e:	6078      	str	r0, [r7, #4]
  if ((ring == NULL) || (ring->fill_level >= AUDIO_BLOCK_COUNT))
 8018510:	687b      	ldr	r3, [r7, #4]
 8018512:	2b00      	cmp	r3, #0
 8018514:	d005      	beq.n	8018522 <audio_block_ring_get_write_ptr+0x1a>
 8018516:	687b      	ldr	r3, [r7, #4]
 8018518:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 801851c:	689b      	ldr	r3, [r3, #8]
 801851e:	2b03      	cmp	r3, #3
 8018520:	d901      	bls.n	8018526 <audio_block_ring_get_write_ptr+0x1e>
  {
    return NULL;
 8018522:	2300      	movs	r3, #0
 8018524:	e006      	b.n	8018534 <audio_block_ring_get_write_ptr+0x2c>
  }

  return ring->blocks[ring->write_index];
 8018526:	687b      	ldr	r3, [r7, #4]
 8018528:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 801852c:	681b      	ldr	r3, [r3, #0]
 801852e:	031b      	lsls	r3, r3, #12
 8018530:	687a      	ldr	r2, [r7, #4]
 8018532:	4413      	add	r3, r2
}
 8018534:	4618      	mov	r0, r3
 8018536:	370c      	adds	r7, #12
 8018538:	46bd      	mov	sp, r7
 801853a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801853e:	4770      	bx	lr

08018540 <audio_block_ring_produce>:

void audio_block_ring_produce(audio_block_ring_t *ring)
{
 8018540:	b580      	push	{r7, lr}
 8018542:	b082      	sub	sp, #8
 8018544:	af00      	add	r7, sp, #0
 8018546:	6078      	str	r0, [r7, #4]
  if ((ring == NULL) || (ring->fill_level >= AUDIO_BLOCK_COUNT))
 8018548:	687b      	ldr	r3, [r7, #4]
 801854a:	2b00      	cmp	r3, #0
 801854c:	d01b      	beq.n	8018586 <audio_block_ring_produce+0x46>
 801854e:	687b      	ldr	r3, [r7, #4]
 8018550:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8018554:	689b      	ldr	r3, [r3, #8]
 8018556:	2b03      	cmp	r3, #3
 8018558:	d815      	bhi.n	8018586 <audio_block_ring_produce+0x46>
  {
    return;
  }

  ring->write_index = audio_block_ring_advance(ring->write_index);
 801855a:	687b      	ldr	r3, [r7, #4]
 801855c:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8018560:	681b      	ldr	r3, [r3, #0]
 8018562:	4618      	mov	r0, r3
 8018564:	f7ff ffa2 	bl	80184ac <audio_block_ring_advance>
 8018568:	4602      	mov	r2, r0
 801856a:	687b      	ldr	r3, [r7, #4]
 801856c:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8018570:	601a      	str	r2, [r3, #0]
  ring->fill_level++;
 8018572:	687b      	ldr	r3, [r7, #4]
 8018574:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8018578:	689b      	ldr	r3, [r3, #8]
 801857a:	3301      	adds	r3, #1
 801857c:	687a      	ldr	r2, [r7, #4]
 801857e:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 8018582:	6093      	str	r3, [r2, #8]
 8018584:	e000      	b.n	8018588 <audio_block_ring_produce+0x48>
    return;
 8018586:	bf00      	nop
}
 8018588:	3708      	adds	r7, #8
 801858a:	46bd      	mov	sp, r7
 801858c:	bd80      	pop	{r7, pc}

0801858e <audio_block_ring_get_read_ptr>:

uint8_t *audio_block_ring_get_read_ptr(audio_block_ring_t *ring)
{
 801858e:	b480      	push	{r7}
 8018590:	b083      	sub	sp, #12
 8018592:	af00      	add	r7, sp, #0
 8018594:	6078      	str	r0, [r7, #4]
  if ((ring == NULL) || (ring->fill_level == 0U))
 8018596:	687b      	ldr	r3, [r7, #4]
 8018598:	2b00      	cmp	r3, #0
 801859a:	d005      	beq.n	80185a8 <audio_block_ring_get_read_ptr+0x1a>
 801859c:	687b      	ldr	r3, [r7, #4]
 801859e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80185a2:	689b      	ldr	r3, [r3, #8]
 80185a4:	2b00      	cmp	r3, #0
 80185a6:	d101      	bne.n	80185ac <audio_block_ring_get_read_ptr+0x1e>
  {
    return NULL;
 80185a8:	2300      	movs	r3, #0
 80185aa:	e006      	b.n	80185ba <audio_block_ring_get_read_ptr+0x2c>
  }

  return ring->blocks[ring->read_index];
 80185ac:	687b      	ldr	r3, [r7, #4]
 80185ae:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80185b2:	685b      	ldr	r3, [r3, #4]
 80185b4:	031b      	lsls	r3, r3, #12
 80185b6:	687a      	ldr	r2, [r7, #4]
 80185b8:	4413      	add	r3, r2
}
 80185ba:	4618      	mov	r0, r3
 80185bc:	370c      	adds	r7, #12
 80185be:	46bd      	mov	sp, r7
 80185c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80185c4:	4770      	bx	lr

080185c6 <audio_block_ring_consume>:

void audio_block_ring_consume(audio_block_ring_t *ring)
{
 80185c6:	b580      	push	{r7, lr}
 80185c8:	b082      	sub	sp, #8
 80185ca:	af00      	add	r7, sp, #0
 80185cc:	6078      	str	r0, [r7, #4]
  if ((ring == NULL) || (ring->fill_level == 0U))
 80185ce:	687b      	ldr	r3, [r7, #4]
 80185d0:	2b00      	cmp	r3, #0
 80185d2:	d01b      	beq.n	801860c <audio_block_ring_consume+0x46>
 80185d4:	687b      	ldr	r3, [r7, #4]
 80185d6:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80185da:	689b      	ldr	r3, [r3, #8]
 80185dc:	2b00      	cmp	r3, #0
 80185de:	d015      	beq.n	801860c <audio_block_ring_consume+0x46>
  {
    return;
  }

  ring->read_index = audio_block_ring_advance(ring->read_index);
 80185e0:	687b      	ldr	r3, [r7, #4]
 80185e2:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80185e6:	685b      	ldr	r3, [r3, #4]
 80185e8:	4618      	mov	r0, r3
 80185ea:	f7ff ff5f 	bl	80184ac <audio_block_ring_advance>
 80185ee:	4602      	mov	r2, r0
 80185f0:	687b      	ldr	r3, [r7, #4]
 80185f2:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80185f6:	605a      	str	r2, [r3, #4]
  ring->fill_level--;
 80185f8:	687b      	ldr	r3, [r7, #4]
 80185fa:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80185fe:	689b      	ldr	r3, [r3, #8]
 8018600:	3b01      	subs	r3, #1
 8018602:	687a      	ldr	r2, [r7, #4]
 8018604:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 8018608:	6093      	str	r3, [r2, #8]
 801860a:	e000      	b.n	801860e <audio_block_ring_consume+0x48>
    return;
 801860c:	bf00      	nop
}
 801860e:	3708      	adds	r7, #8
 8018610:	46bd      	mov	sp, r7
 8018612:	bd80      	pop	{r7, pc}

08018614 <audio_block_ring_fill_level>:

uint32_t audio_block_ring_fill_level(const audio_block_ring_t *ring)
{
 8018614:	b480      	push	{r7}
 8018616:	b083      	sub	sp, #12
 8018618:	af00      	add	r7, sp, #0
 801861a:	6078      	str	r0, [r7, #4]
  if (ring == NULL)
 801861c:	687b      	ldr	r3, [r7, #4]
 801861e:	2b00      	cmp	r3, #0
 8018620:	d101      	bne.n	8018626 <audio_block_ring_fill_level+0x12>
  {
    return 0U;
 8018622:	2300      	movs	r3, #0
 8018624:	e003      	b.n	801862e <audio_block_ring_fill_level+0x1a>
  }

  return ring->fill_level;
 8018626:	687b      	ldr	r3, [r7, #4]
 8018628:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 801862c:	689b      	ldr	r3, [r3, #8]
}
 801862e:	4618      	mov	r0, r3
 8018630:	370c      	adds	r7, #12
 8018632:	46bd      	mov	sp, r7
 8018634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018638:	4770      	bx	lr

0801863a <Fill_Buffer>:
  __attribute__((section(".ram_d1"), aligned(32)));
static uint32_t Buffer1[SD_STREAM_BUFFER_SIZE_BYTES / sizeof(uint32_t)]
  __attribute__((section(".ram_d1"), aligned(32)));

static void Fill_Buffer(uint32_t *pBuffer, uint32_t buffer_length, uint32_t offset)
{
 801863a:	b480      	push	{r7}
 801863c:	b087      	sub	sp, #28
 801863e:	af00      	add	r7, sp, #0
 8018640:	60f8      	str	r0, [r7, #12]
 8018642:	60b9      	str	r1, [r7, #8]
 8018644:	607a      	str	r2, [r7, #4]
  for (uint32_t index = 0; index < buffer_length; index++)
 8018646:	2300      	movs	r3, #0
 8018648:	617b      	str	r3, [r7, #20]
 801864a:	e00a      	b.n	8018662 <Fill_Buffer+0x28>
  {
    pBuffer[index] = index + offset;
 801864c:	697b      	ldr	r3, [r7, #20]
 801864e:	009b      	lsls	r3, r3, #2
 8018650:	68fa      	ldr	r2, [r7, #12]
 8018652:	4413      	add	r3, r2
 8018654:	6979      	ldr	r1, [r7, #20]
 8018656:	687a      	ldr	r2, [r7, #4]
 8018658:	440a      	add	r2, r1
 801865a:	601a      	str	r2, [r3, #0]
  for (uint32_t index = 0; index < buffer_length; index++)
 801865c:	697b      	ldr	r3, [r7, #20]
 801865e:	3301      	adds	r3, #1
 8018660:	617b      	str	r3, [r7, #20]
 8018662:	697a      	ldr	r2, [r7, #20]
 8018664:	68bb      	ldr	r3, [r7, #8]
 8018666:	429a      	cmp	r2, r3
 8018668:	d3f0      	bcc.n	801864c <Fill_Buffer+0x12>
  }
}
 801866a:	bf00      	nop
 801866c:	bf00      	nop
 801866e:	371c      	adds	r7, #28
 8018670:	46bd      	mov	sp, r7
 8018672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018676:	4770      	bx	lr

08018678 <sd_stream_log>:

static void sd_stream_log(const char *message)
{
 8018678:	b580      	push	{r7, lr}
 801867a:	b082      	sub	sp, #8
 801867c:	af00      	add	r7, sp, #0
 801867e:	6078      	str	r0, [r7, #4]
  if (sd_logger != NULL)
 8018680:	4b05      	ldr	r3, [pc, #20]	@ (8018698 <sd_stream_log+0x20>)
 8018682:	681b      	ldr	r3, [r3, #0]
 8018684:	2b00      	cmp	r3, #0
 8018686:	d003      	beq.n	8018690 <sd_stream_log+0x18>
  {
    sd_logger(message);
 8018688:	4b03      	ldr	r3, [pc, #12]	@ (8018698 <sd_stream_log+0x20>)
 801868a:	681b      	ldr	r3, [r3, #0]
 801868c:	6878      	ldr	r0, [r7, #4]
 801868e:	4798      	blx	r3
  }
}
 8018690:	bf00      	nop
 8018692:	3708      	adds	r7, #8
 8018694:	46bd      	mov	sp, r7
 8018696:	bd80      	pop	{r7, pc}
 8018698:	2400ddd4 	.word	0x2400ddd4

0801869c <sd_stream_logf3>:
  }
}

static void sd_stream_logf3(const char *format, uint32_t value0, uint32_t value1,
                            uint32_t value2)
{
 801869c:	b580      	push	{r7, lr}
 801869e:	b09e      	sub	sp, #120	@ 0x78
 80186a0:	af02      	add	r7, sp, #8
 80186a2:	60f8      	str	r0, [r7, #12]
 80186a4:	60b9      	str	r1, [r7, #8]
 80186a6:	607a      	str	r2, [r7, #4]
 80186a8:	603b      	str	r3, [r7, #0]
  if (sd_logger != NULL)
 80186aa:	4b0c      	ldr	r3, [pc, #48]	@ (80186dc <sd_stream_logf3+0x40>)
 80186ac:	681b      	ldr	r3, [r3, #0]
 80186ae:	2b00      	cmp	r3, #0
 80186b0:	d010      	beq.n	80186d4 <sd_stream_logf3+0x38>
  {
    char buffer[96];
    (void)snprintf(buffer, sizeof(buffer), format, (unsigned long)value0,
 80186b2:	f107 0010 	add.w	r0, r7, #16
 80186b6:	683b      	ldr	r3, [r7, #0]
 80186b8:	9301      	str	r3, [sp, #4]
 80186ba:	687b      	ldr	r3, [r7, #4]
 80186bc:	9300      	str	r3, [sp, #0]
 80186be:	68bb      	ldr	r3, [r7, #8]
 80186c0:	68fa      	ldr	r2, [r7, #12]
 80186c2:	2160      	movs	r1, #96	@ 0x60
 80186c4:	f001 fee6 	bl	801a494 <sniprintf>
                   (unsigned long)value1, (unsigned long)value2);
    sd_logger(buffer);
 80186c8:	4b04      	ldr	r3, [pc, #16]	@ (80186dc <sd_stream_logf3+0x40>)
 80186ca:	681b      	ldr	r3, [r3, #0]
 80186cc:	f107 0210 	add.w	r2, r7, #16
 80186d0:	4610      	mov	r0, r2
 80186d2:	4798      	blx	r3
  }
}
 80186d4:	bf00      	nop
 80186d6:	3770      	adds	r7, #112	@ 0x70
 80186d8:	46bd      	mov	sp, r7
 80186da:	bd80      	pop	{r7, pc}
 80186dc:	2400ddd4 	.word	0x2400ddd4

080186e0 <sd_stream_reset_prefill>:

static void sd_stream_reset_prefill(uint32_t total_blocks)
{
 80186e0:	b480      	push	{r7}
 80186e2:	b085      	sub	sp, #20
 80186e4:	af00      	add	r7, sp, #0
 80186e6:	6078      	str	r0, [r7, #4]
  uint32_t total_buffers = total_blocks / SD_STREAM_BLOCKS_PER_BUFFER;
 80186e8:	687b      	ldr	r3, [r7, #4]
 80186ea:	08db      	lsrs	r3, r3, #3
 80186ec:	60fb      	str	r3, [r7, #12]
  sd_prefill_target = (total_buffers < AUDIO_BLOCK_COUNT) ? total_buffers : AUDIO_BLOCK_COUNT;
 80186ee:	68fb      	ldr	r3, [r7, #12]
 80186f0:	2b04      	cmp	r3, #4
 80186f2:	bf28      	it	cs
 80186f4:	2304      	movcs	r3, #4
 80186f6:	4a0a      	ldr	r2, [pc, #40]	@ (8018720 <sd_stream_reset_prefill+0x40>)
 80186f8:	6013      	str	r3, [r2, #0]
  sd_prefill_count = 0U;
 80186fa:	4b0a      	ldr	r3, [pc, #40]	@ (8018724 <sd_stream_reset_prefill+0x44>)
 80186fc:	2200      	movs	r2, #0
 80186fe:	601a      	str	r2, [r3, #0]
  sd_prefill_done = (sd_prefill_target == 0U) ? 1U : 0U;
 8018700:	4b07      	ldr	r3, [pc, #28]	@ (8018720 <sd_stream_reset_prefill+0x40>)
 8018702:	681b      	ldr	r3, [r3, #0]
 8018704:	2b00      	cmp	r3, #0
 8018706:	d101      	bne.n	801870c <sd_stream_reset_prefill+0x2c>
 8018708:	2201      	movs	r2, #1
 801870a:	e000      	b.n	801870e <sd_stream_reset_prefill+0x2e>
 801870c:	2200      	movs	r2, #0
 801870e:	4b06      	ldr	r3, [pc, #24]	@ (8018728 <sd_stream_reset_prefill+0x48>)
 8018710:	701a      	strb	r2, [r3, #0]
}
 8018712:	bf00      	nop
 8018714:	3714      	adds	r7, #20
 8018716:	46bd      	mov	sp, r7
 8018718:	f85d 7b04 	ldr.w	r7, [sp], #4
 801871c:	4770      	bx	lr
 801871e:	bf00      	nop
 8018720:	2400de20 	.word	0x2400de20
 8018724:	2400de24 	.word	0x2400de24
 8018728:	2400de28 	.word	0x2400de28

0801872c <sd_stream_note_prefill>:

static void sd_stream_note_prefill(void)
{
 801872c:	b480      	push	{r7}
 801872e:	af00      	add	r7, sp, #0
  if (sd_prefill_done == 0U)
 8018730:	4b0b      	ldr	r3, [pc, #44]	@ (8018760 <sd_stream_note_prefill+0x34>)
 8018732:	781b      	ldrb	r3, [r3, #0]
 8018734:	b2db      	uxtb	r3, r3
 8018736:	2b00      	cmp	r3, #0
 8018738:	d10d      	bne.n	8018756 <sd_stream_note_prefill+0x2a>
  {
    sd_prefill_count++;
 801873a:	4b0a      	ldr	r3, [pc, #40]	@ (8018764 <sd_stream_note_prefill+0x38>)
 801873c:	681b      	ldr	r3, [r3, #0]
 801873e:	3301      	adds	r3, #1
 8018740:	4a08      	ldr	r2, [pc, #32]	@ (8018764 <sd_stream_note_prefill+0x38>)
 8018742:	6013      	str	r3, [r2, #0]
    if (sd_prefill_count >= sd_prefill_target)
 8018744:	4b07      	ldr	r3, [pc, #28]	@ (8018764 <sd_stream_note_prefill+0x38>)
 8018746:	681a      	ldr	r2, [r3, #0]
 8018748:	4b07      	ldr	r3, [pc, #28]	@ (8018768 <sd_stream_note_prefill+0x3c>)
 801874a:	681b      	ldr	r3, [r3, #0]
 801874c:	429a      	cmp	r2, r3
 801874e:	d302      	bcc.n	8018756 <sd_stream_note_prefill+0x2a>
    {
      sd_prefill_done = 1U;
 8018750:	4b03      	ldr	r3, [pc, #12]	@ (8018760 <sd_stream_note_prefill+0x34>)
 8018752:	2201      	movs	r2, #1
 8018754:	701a      	strb	r2, [r3, #0]
    }
  }
}
 8018756:	bf00      	nop
 8018758:	46bd      	mov	sp, r7
 801875a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801875e:	4770      	bx	lr
 8018760:	2400de28 	.word	0x2400de28
 8018764:	2400de24 	.word	0x2400de24
 8018768:	2400de20 	.word	0x2400de20

0801876c <sd_stream_try_produce_block>:

static void sd_stream_try_produce_block(const uint8_t *source)
{
 801876c:	b580      	push	{r7, lr}
 801876e:	b084      	sub	sp, #16
 8018770:	af00      	add	r7, sp, #0
 8018772:	6078      	str	r0, [r7, #4]
  uint8_t *write_ptr = audio_block_ring_get_write_ptr(&sd_audio_block_ring);
 8018774:	480b      	ldr	r0, [pc, #44]	@ (80187a4 <sd_stream_try_produce_block+0x38>)
 8018776:	f7ff fec7 	bl	8018508 <audio_block_ring_get_write_ptr>
 801877a:	60f8      	str	r0, [r7, #12]

  if (write_ptr == NULL)
 801877c:	68fb      	ldr	r3, [r7, #12]
 801877e:	2b00      	cmp	r3, #0
 8018780:	d00b      	beq.n	801879a <sd_stream_try_produce_block+0x2e>
  {
    return;
  }

  memcpy(write_ptr, source, AUDIO_BLOCK_SIZE);
 8018782:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8018786:	6879      	ldr	r1, [r7, #4]
 8018788:	68f8      	ldr	r0, [r7, #12]
 801878a:	f001 ff29 	bl	801a5e0 <memcpy>
  audio_block_ring_produce(&sd_audio_block_ring);
 801878e:	4805      	ldr	r0, [pc, #20]	@ (80187a4 <sd_stream_try_produce_block+0x38>)
 8018790:	f7ff fed6 	bl	8018540 <audio_block_ring_produce>
  sd_stream_note_prefill();
 8018794:	f7ff ffca 	bl	801872c <sd_stream_note_prefill>
 8018798:	e000      	b.n	801879c <sd_stream_try_produce_block+0x30>
    return;
 801879a:	bf00      	nop
}
 801879c:	3710      	adds	r7, #16
 801879e:	46bd      	mov	sp, r7
 80187a0:	bd80      	pop	{r7, pc}
 80187a2:	bf00      	nop
 80187a4:	24009dc4 	.word	0x24009dc4

080187a8 <sd_stream_process_ready_buffers>:

static void sd_stream_process_ready_buffers(void)
{
 80187a8:	b580      	push	{r7, lr}
 80187aa:	b082      	sub	sp, #8
 80187ac:	af00      	add	r7, sp, #0
  if (sd_operation != SD_STREAM_OP_READ)
 80187ae:	4b1a      	ldr	r3, [pc, #104]	@ (8018818 <sd_stream_process_ready_buffers+0x70>)
 80187b0:	781b      	ldrb	r3, [r3, #0]
 80187b2:	2b01      	cmp	r3, #1
 80187b4:	d12c      	bne.n	8018810 <sd_stream_process_ready_buffers+0x68>
  {
    return;
  }

  if (sd_buf0_ready != 0U)
 80187b6:	4b19      	ldr	r3, [pc, #100]	@ (801881c <sd_stream_process_ready_buffers+0x74>)
 80187b8:	781b      	ldrb	r3, [r3, #0]
 80187ba:	b2db      	uxtb	r3, r3
 80187bc:	2b00      	cmp	r3, #0
 80187be:	d010      	beq.n	80187e2 <sd_stream_process_ready_buffers+0x3a>
  {
    uint32_t before = audio_block_ring_fill_level(&sd_audio_block_ring);
 80187c0:	4817      	ldr	r0, [pc, #92]	@ (8018820 <sd_stream_process_ready_buffers+0x78>)
 80187c2:	f7ff ff27 	bl	8018614 <audio_block_ring_fill_level>
 80187c6:	6078      	str	r0, [r7, #4]
    sd_stream_try_produce_block((const uint8_t *)Buffer0);
 80187c8:	4816      	ldr	r0, [pc, #88]	@ (8018824 <sd_stream_process_ready_buffers+0x7c>)
 80187ca:	f7ff ffcf 	bl	801876c <sd_stream_try_produce_block>
    if (audio_block_ring_fill_level(&sd_audio_block_ring) != before)
 80187ce:	4814      	ldr	r0, [pc, #80]	@ (8018820 <sd_stream_process_ready_buffers+0x78>)
 80187d0:	f7ff ff20 	bl	8018614 <audio_block_ring_fill_level>
 80187d4:	4602      	mov	r2, r0
 80187d6:	687b      	ldr	r3, [r7, #4]
 80187d8:	4293      	cmp	r3, r2
 80187da:	d002      	beq.n	80187e2 <sd_stream_process_ready_buffers+0x3a>
    {
      sd_buf0_ready = 0U;
 80187dc:	4b0f      	ldr	r3, [pc, #60]	@ (801881c <sd_stream_process_ready_buffers+0x74>)
 80187de:	2200      	movs	r2, #0
 80187e0:	701a      	strb	r2, [r3, #0]
    }
  }

  if (sd_buf1_ready != 0U)
 80187e2:	4b11      	ldr	r3, [pc, #68]	@ (8018828 <sd_stream_process_ready_buffers+0x80>)
 80187e4:	781b      	ldrb	r3, [r3, #0]
 80187e6:	b2db      	uxtb	r3, r3
 80187e8:	2b00      	cmp	r3, #0
 80187ea:	d012      	beq.n	8018812 <sd_stream_process_ready_buffers+0x6a>
  {
    uint32_t before = audio_block_ring_fill_level(&sd_audio_block_ring);
 80187ec:	480c      	ldr	r0, [pc, #48]	@ (8018820 <sd_stream_process_ready_buffers+0x78>)
 80187ee:	f7ff ff11 	bl	8018614 <audio_block_ring_fill_level>
 80187f2:	6038      	str	r0, [r7, #0]
    sd_stream_try_produce_block((const uint8_t *)Buffer1);
 80187f4:	480d      	ldr	r0, [pc, #52]	@ (801882c <sd_stream_process_ready_buffers+0x84>)
 80187f6:	f7ff ffb9 	bl	801876c <sd_stream_try_produce_block>
    if (audio_block_ring_fill_level(&sd_audio_block_ring) != before)
 80187fa:	4809      	ldr	r0, [pc, #36]	@ (8018820 <sd_stream_process_ready_buffers+0x78>)
 80187fc:	f7ff ff0a 	bl	8018614 <audio_block_ring_fill_level>
 8018800:	4602      	mov	r2, r0
 8018802:	683b      	ldr	r3, [r7, #0]
 8018804:	4293      	cmp	r3, r2
 8018806:	d004      	beq.n	8018812 <sd_stream_process_ready_buffers+0x6a>
    {
      sd_buf1_ready = 0U;
 8018808:	4b07      	ldr	r3, [pc, #28]	@ (8018828 <sd_stream_process_ready_buffers+0x80>)
 801880a:	2200      	movs	r2, #0
 801880c:	701a      	strb	r2, [r3, #0]
 801880e:	e000      	b.n	8018812 <sd_stream_process_ready_buffers+0x6a>
    return;
 8018810:	bf00      	nop
    }
  }
}
 8018812:	3708      	adds	r7, #8
 8018814:	46bd      	mov	sp, r7
 8018816:	bd80      	pop	{r7, pc}
 8018818:	2400de1c 	.word	0x2400de1c
 801881c:	2400de1d 	.word	0x2400de1d
 8018820:	24009dc4 	.word	0x24009dc4
 8018824:	240163a0 	.word	0x240163a0
 8018828:	2400de1e 	.word	0x2400de1e
 801882c:	240173a0 	.word	0x240173a0

08018830 <sd_stream_start_chunk>:

static HAL_StatusTypeDef sd_stream_start_chunk(sd_stream_operation_t operation)
{
 8018830:	b5b0      	push	{r4, r5, r7, lr}
 8018832:	b088      	sub	sp, #32
 8018834:	af00      	add	r7, sp, #0
 8018836:	4603      	mov	r3, r0
 8018838:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef hal_status;
  uint32_t chunk_blocks = sd_remaining_blocks;
 801883a:	4b3a      	ldr	r3, [pc, #232]	@ (8018924 <sd_stream_start_chunk+0xf4>)
 801883c:	681b      	ldr	r3, [r3, #0]
 801883e:	61bb      	str	r3, [r7, #24]

  if ((operation == SD_STREAM_OP_NONE) || (sd_handle == NULL))
 8018840:	79fb      	ldrb	r3, [r7, #7]
 8018842:	2b00      	cmp	r3, #0
 8018844:	d003      	beq.n	801884e <sd_stream_start_chunk+0x1e>
 8018846:	4b38      	ldr	r3, [pc, #224]	@ (8018928 <sd_stream_start_chunk+0xf8>)
 8018848:	681b      	ldr	r3, [r3, #0]
 801884a:	2b00      	cmp	r3, #0
 801884c:	d101      	bne.n	8018852 <sd_stream_start_chunk+0x22>
  {
    return HAL_ERROR;
 801884e:	2301      	movs	r3, #1
 8018850:	e063      	b.n	801891a <sd_stream_start_chunk+0xea>
  }

  if (chunk_blocks == 0U)
 8018852:	69bb      	ldr	r3, [r7, #24]
 8018854:	2b00      	cmp	r3, #0
 8018856:	d101      	bne.n	801885c <sd_stream_start_chunk+0x2c>
  {
    return HAL_ERROR;
 8018858:	2301      	movs	r3, #1
 801885a:	e05e      	b.n	801891a <sd_stream_start_chunk+0xea>
  }

  if (chunk_blocks > SD_STREAM_CHUNK_BLOCKS_MAX)
 801885c:	69bb      	ldr	r3, [r7, #24]
 801885e:	f64f 72f8 	movw	r2, #65528	@ 0xfff8
 8018862:	4293      	cmp	r3, r2
 8018864:	d902      	bls.n	801886c <sd_stream_start_chunk+0x3c>
  {
    chunk_blocks = SD_STREAM_CHUNK_BLOCKS_MAX;
 8018866:	f64f 73f8 	movw	r3, #65528	@ 0xfff8
 801886a:	61bb      	str	r3, [r7, #24]
  }

  if (operation == SD_STREAM_OP_READ)
 801886c:	79fb      	ldrb	r3, [r7, #7]
 801886e:	2b01      	cmp	r3, #1
 8018870:	d11a      	bne.n	80188a8 <sd_stream_start_chunk+0x78>
  {
    uint32_t fill_level = audio_block_ring_fill_level(&sd_audio_block_ring);
 8018872:	482e      	ldr	r0, [pc, #184]	@ (801892c <sd_stream_start_chunk+0xfc>)
 8018874:	f7ff fece 	bl	8018614 <audio_block_ring_fill_level>
 8018878:	6178      	str	r0, [r7, #20]
    uint32_t free_blocks = (fill_level >= AUDIO_BLOCK_COUNT)
                               ? 0U
                               : (AUDIO_BLOCK_COUNT - fill_level);
 801887a:	697b      	ldr	r3, [r7, #20]
 801887c:	2b03      	cmp	r3, #3
 801887e:	d803      	bhi.n	8018888 <sd_stream_start_chunk+0x58>
 8018880:	697b      	ldr	r3, [r7, #20]
 8018882:	f1c3 0304 	rsb	r3, r3, #4
 8018886:	e000      	b.n	801888a <sd_stream_start_chunk+0x5a>
 8018888:	2300      	movs	r3, #0
    uint32_t free_blocks = (fill_level >= AUDIO_BLOCK_COUNT)
 801888a:	613b      	str	r3, [r7, #16]
    uint32_t max_chunk_blocks = free_blocks * SD_STREAM_BLOCKS_PER_BUFFER;
 801888c:	693b      	ldr	r3, [r7, #16]
 801888e:	00db      	lsls	r3, r3, #3
 8018890:	60fb      	str	r3, [r7, #12]

    if (max_chunk_blocks == 0U)
 8018892:	68fb      	ldr	r3, [r7, #12]
 8018894:	2b00      	cmp	r3, #0
 8018896:	d101      	bne.n	801889c <sd_stream_start_chunk+0x6c>
    {
      return HAL_BUSY;
 8018898:	2302      	movs	r3, #2
 801889a:	e03e      	b.n	801891a <sd_stream_start_chunk+0xea>
    }

    if (chunk_blocks > max_chunk_blocks)
 801889c:	69ba      	ldr	r2, [r7, #24]
 801889e:	68fb      	ldr	r3, [r7, #12]
 80188a0:	429a      	cmp	r2, r3
 80188a2:	d901      	bls.n	80188a8 <sd_stream_start_chunk+0x78>
    {
      chunk_blocks = max_chunk_blocks;
 80188a4:	68fb      	ldr	r3, [r7, #12]
 80188a6:	61bb      	str	r3, [r7, #24]
    }
  }

  if (chunk_blocks == 0U)
 80188a8:	69bb      	ldr	r3, [r7, #24]
 80188aa:	2b00      	cmp	r3, #0
 80188ac:	d101      	bne.n	80188b2 <sd_stream_start_chunk+0x82>
  {
    return HAL_BUSY;
 80188ae:	2302      	movs	r3, #2
 80188b0:	e033      	b.n	801891a <sd_stream_start_chunk+0xea>
  }

  sd_active_chunk_blocks = chunk_blocks;
 80188b2:	4a1f      	ldr	r2, [pc, #124]	@ (8018930 <sd_stream_start_chunk+0x100>)
 80188b4:	69bb      	ldr	r3, [r7, #24]
 80188b6:	6013      	str	r3, [r2, #0]

  if (operation == SD_STREAM_OP_READ)
 80188b8:	79fb      	ldrb	r3, [r7, #7]
 80188ba:	2b01      	cmp	r3, #1
 80188bc:	d10a      	bne.n	80188d4 <sd_stream_start_chunk+0xa4>
  {
    hal_status = HAL_SDEx_ReadBlocksDMAMultiBuffer(sd_handle, sd_current_block, chunk_blocks);
 80188be:	4b1a      	ldr	r3, [pc, #104]	@ (8018928 <sd_stream_start_chunk+0xf8>)
 80188c0:	681b      	ldr	r3, [r3, #0]
 80188c2:	4a1c      	ldr	r2, [pc, #112]	@ (8018934 <sd_stream_start_chunk+0x104>)
 80188c4:	6811      	ldr	r1, [r2, #0]
 80188c6:	69ba      	ldr	r2, [r7, #24]
 80188c8:	4618      	mov	r0, r3
 80188ca:	f7f8 ffa3 	bl	8011814 <HAL_SDEx_ReadBlocksDMAMultiBuffer>
 80188ce:	4603      	mov	r3, r0
 80188d0:	77fb      	strb	r3, [r7, #31]
 80188d2:	e009      	b.n	80188e8 <sd_stream_start_chunk+0xb8>
  }
  else
  {
    hal_status = HAL_SDEx_WriteBlocksDMAMultiBuffer(sd_handle, sd_current_block, chunk_blocks);
 80188d4:	4b14      	ldr	r3, [pc, #80]	@ (8018928 <sd_stream_start_chunk+0xf8>)
 80188d6:	681b      	ldr	r3, [r3, #0]
 80188d8:	4a16      	ldr	r2, [pc, #88]	@ (8018934 <sd_stream_start_chunk+0x104>)
 80188da:	6811      	ldr	r1, [r2, #0]
 80188dc:	69ba      	ldr	r2, [r7, #24]
 80188de:	4618      	mov	r0, r3
 80188e0:	f7f9 f83c 	bl	801195c <HAL_SDEx_WriteBlocksDMAMultiBuffer>
 80188e4:	4603      	mov	r3, r0
 80188e6:	77fb      	strb	r3, [r7, #31]
  }

  if (hal_status != HAL_OK)
 80188e8:	7ffb      	ldrb	r3, [r7, #31]
 80188ea:	2b00      	cmp	r3, #0
 80188ec:	d014      	beq.n	8018918 <sd_stream_start_chunk+0xe8>
  {
    sd_stream_logf3("SD chunk start failed: hal=%lu err=%lu state=%lu\r\n",
 80188ee:	7ffc      	ldrb	r4, [r7, #31]
                    (uint32_t)hal_status, (uint32_t)HAL_SD_GetError(sd_handle),
 80188f0:	4b0d      	ldr	r3, [pc, #52]	@ (8018928 <sd_stream_start_chunk+0xf8>)
 80188f2:	681b      	ldr	r3, [r3, #0]
 80188f4:	4618      	mov	r0, r3
 80188f6:	f7f7 ff53 	bl	80107a0 <HAL_SD_GetError>
 80188fa:	4605      	mov	r5, r0
    sd_stream_logf3("SD chunk start failed: hal=%lu err=%lu state=%lu\r\n",
 80188fc:	4b0a      	ldr	r3, [pc, #40]	@ (8018928 <sd_stream_start_chunk+0xf8>)
 80188fe:	681b      	ldr	r3, [r3, #0]
                    (uint32_t)HAL_SD_GetCardState(sd_handle));
 8018900:	4618      	mov	r0, r3
 8018902:	f7f8 faf9 	bl	8010ef8 <HAL_SD_GetCardState>
 8018906:	4603      	mov	r3, r0
    sd_stream_logf3("SD chunk start failed: hal=%lu err=%lu state=%lu\r\n",
 8018908:	462a      	mov	r2, r5
 801890a:	4621      	mov	r1, r4
 801890c:	480a      	ldr	r0, [pc, #40]	@ (8018938 <sd_stream_start_chunk+0x108>)
 801890e:	f7ff fec5 	bl	801869c <sd_stream_logf3>
    sd_error = 1U;
 8018912:	4b0a      	ldr	r3, [pc, #40]	@ (801893c <sd_stream_start_chunk+0x10c>)
 8018914:	2201      	movs	r2, #1
 8018916:	701a      	strb	r2, [r3, #0]
  }

  return hal_status;
 8018918:	7ffb      	ldrb	r3, [r7, #31]
}
 801891a:	4618      	mov	r0, r3
 801891c:	3720      	adds	r7, #32
 801891e:	46bd      	mov	sp, r7
 8018920:	bdb0      	pop	{r4, r5, r7, pc}
 8018922:	bf00      	nop
 8018924:	2400ddfc 	.word	0x2400ddfc
 8018928:	2400ddd0 	.word	0x2400ddd0
 801892c:	24009dc4 	.word	0x24009dc4
 8018930:	2400de00 	.word	0x2400de00
 8018934:	2400ddf8 	.word	0x2400ddf8
 8018938:	0801b488 	.word	0x0801b488
 801893c:	2400dddb 	.word	0x2400dddb

08018940 <sd_stream_init>:

HAL_StatusTypeDef sd_stream_init(SD_HandleTypeDef *hsd)
{
 8018940:	b580      	push	{r7, lr}
 8018942:	b082      	sub	sp, #8
 8018944:	af00      	add	r7, sp, #0
 8018946:	6078      	str	r0, [r7, #4]
  if (hsd == NULL)
 8018948:	687b      	ldr	r3, [r7, #4]
 801894a:	2b00      	cmp	r3, #0
 801894c:	d101      	bne.n	8018952 <sd_stream_init+0x12>
  {
    return HAL_ERROR;
 801894e:	2301      	movs	r3, #1
 8018950:	e04e      	b.n	80189f0 <sd_stream_init+0xb0>
  }

  sd_handle = hsd;
 8018952:	4a29      	ldr	r2, [pc, #164]	@ (80189f8 <sd_stream_init+0xb8>)
 8018954:	687b      	ldr	r3, [r7, #4]
 8018956:	6013      	str	r3, [r2, #0]
  sd_error = 0U;
 8018958:	4b28      	ldr	r3, [pc, #160]	@ (80189fc <sd_stream_init+0xbc>)
 801895a:	2200      	movs	r2, #0
 801895c:	701a      	strb	r2, [r3, #0]
  sd_rx_complete = 0U;
 801895e:	4b28      	ldr	r3, [pc, #160]	@ (8018a00 <sd_stream_init+0xc0>)
 8018960:	2200      	movs	r2, #0
 8018962:	701a      	strb	r2, [r3, #0]
  sd_tx_complete = 0U;
 8018964:	4b27      	ldr	r3, [pc, #156]	@ (8018a04 <sd_stream_init+0xc4>)
 8018966:	2200      	movs	r2, #0
 8018968:	701a      	strb	r2, [r3, #0]
  sd_rx_done_flag = 0U;
 801896a:	4b27      	ldr	r3, [pc, #156]	@ (8018a08 <sd_stream_init+0xc8>)
 801896c:	2200      	movs	r2, #0
 801896e:	701a      	strb	r2, [r3, #0]
  sd_tx_done_flag = 0U;
 8018970:	4b26      	ldr	r3, [pc, #152]	@ (8018a0c <sd_stream_init+0xcc>)
 8018972:	2200      	movs	r2, #0
 8018974:	701a      	strb	r2, [r3, #0]
  sd_error_flag = 0U;
 8018976:	4b26      	ldr	r3, [pc, #152]	@ (8018a10 <sd_stream_init+0xd0>)
 8018978:	2200      	movs	r2, #0
 801897a:	701a      	strb	r2, [r3, #0]
  sd_fsm_state = SD_FSM_IDLE;
 801897c:	4b25      	ldr	r3, [pc, #148]	@ (8018a14 <sd_stream_init+0xd4>)
 801897e:	2200      	movs	r2, #0
 8018980:	701a      	strb	r2, [r3, #0]
  read_buf0_count = 0U;
 8018982:	4b25      	ldr	r3, [pc, #148]	@ (8018a18 <sd_stream_init+0xd8>)
 8018984:	2200      	movs	r2, #0
 8018986:	601a      	str	r2, [r3, #0]
  read_buf1_count = 0U;
 8018988:	4b24      	ldr	r3, [pc, #144]	@ (8018a1c <sd_stream_init+0xdc>)
 801898a:	2200      	movs	r2, #0
 801898c:	601a      	str	r2, [r3, #0]
  sd_write_count_buffer0 = 0U;
 801898e:	4b24      	ldr	r3, [pc, #144]	@ (8018a20 <sd_stream_init+0xe0>)
 8018990:	2200      	movs	r2, #0
 8018992:	601a      	str	r2, [r3, #0]
  sd_write_count_buffer1 = 0U;
 8018994:	4b23      	ldr	r3, [pc, #140]	@ (8018a24 <sd_stream_init+0xe4>)
 8018996:	2200      	movs	r2, #0
 8018998:	601a      	str	r2, [r3, #0]
  sd_total_blocks = 0U;
 801899a:	4b23      	ldr	r3, [pc, #140]	@ (8018a28 <sd_stream_init+0xe8>)
 801899c:	2200      	movs	r2, #0
 801899e:	601a      	str	r2, [r3, #0]
  sd_start_block = 0U;
 80189a0:	4b22      	ldr	r3, [pc, #136]	@ (8018a2c <sd_stream_init+0xec>)
 80189a2:	2200      	movs	r2, #0
 80189a4:	601a      	str	r2, [r3, #0]
  sd_current_block = 0U;
 80189a6:	4b22      	ldr	r3, [pc, #136]	@ (8018a30 <sd_stream_init+0xf0>)
 80189a8:	2200      	movs	r2, #0
 80189aa:	601a      	str	r2, [r3, #0]
  sd_remaining_blocks = 0U;
 80189ac:	4b21      	ldr	r3, [pc, #132]	@ (8018a34 <sd_stream_init+0xf4>)
 80189ae:	2200      	movs	r2, #0
 80189b0:	601a      	str	r2, [r3, #0]
  sd_active_chunk_blocks = 0U;
 80189b2:	4b21      	ldr	r3, [pc, #132]	@ (8018a38 <sd_stream_init+0xf8>)
 80189b4:	2200      	movs	r2, #0
 80189b6:	601a      	str	r2, [r3, #0]
  sd_operation = SD_STREAM_OP_NONE;
 80189b8:	4b20      	ldr	r3, [pc, #128]	@ (8018a3c <sd_stream_init+0xfc>)
 80189ba:	2200      	movs	r2, #0
 80189bc:	701a      	strb	r2, [r3, #0]
  memset(&sd_stats, 0, sizeof(sd_stats));
 80189be:	2210      	movs	r2, #16
 80189c0:	2100      	movs	r1, #0
 80189c2:	481f      	ldr	r0, [pc, #124]	@ (8018a40 <sd_stream_init+0x100>)
 80189c4:	f001 fdd8 	bl	801a578 <memset>
  sd_buf0_ready = 0U;
 80189c8:	4b1e      	ldr	r3, [pc, #120]	@ (8018a44 <sd_stream_init+0x104>)
 80189ca:	2200      	movs	r2, #0
 80189cc:	701a      	strb	r2, [r3, #0]
  sd_buf1_ready = 0U;
 80189ce:	4b1e      	ldr	r3, [pc, #120]	@ (8018a48 <sd_stream_init+0x108>)
 80189d0:	2200      	movs	r2, #0
 80189d2:	701a      	strb	r2, [r3, #0]
  sd_stream_reset_prefill(0U);
 80189d4:	2000      	movs	r0, #0
 80189d6:	f7ff fe83 	bl	80186e0 <sd_stream_reset_prefill>
  audio_block_ring_init(&sd_audio_block_ring);
 80189da:	481c      	ldr	r0, [pc, #112]	@ (8018a4c <sd_stream_init+0x10c>)
 80189dc:	f7ff fd74 	bl	80184c8 <audio_block_ring_init>

  return HAL_SDEx_ConfigDMAMultiBuffer(sd_handle, Buffer0, Buffer1,
 80189e0:	4b05      	ldr	r3, [pc, #20]	@ (80189f8 <sd_stream_init+0xb8>)
 80189e2:	6818      	ldr	r0, [r3, #0]
 80189e4:	2308      	movs	r3, #8
 80189e6:	4a1a      	ldr	r2, [pc, #104]	@ (8018a50 <sd_stream_init+0x110>)
 80189e8:	491a      	ldr	r1, [pc, #104]	@ (8018a54 <sd_stream_init+0x114>)
 80189ea:	f7f8 feef 	bl	80117cc <HAL_SDEx_ConfigDMAMultiBuffer>
 80189ee:	4603      	mov	r3, r0
                                       SD_STREAM_BLOCKS_PER_BUFFER);
}
 80189f0:	4618      	mov	r0, r3
 80189f2:	3708      	adds	r7, #8
 80189f4:	46bd      	mov	sp, r7
 80189f6:	bd80      	pop	{r7, pc}
 80189f8:	2400ddd0 	.word	0x2400ddd0
 80189fc:	2400dddb 	.word	0x2400dddb
 8018a00:	2400ddd9 	.word	0x2400ddd9
 8018a04:	2400ddda 	.word	0x2400ddda
 8018a08:	2400dddc 	.word	0x2400dddc
 8018a0c:	2400dddd 	.word	0x2400dddd
 8018a10:	2400ddde 	.word	0x2400ddde
 8018a14:	2400dddf 	.word	0x2400dddf
 8018a18:	2400dde0 	.word	0x2400dde0
 8018a1c:	2400dde4 	.word	0x2400dde4
 8018a20:	2400dde8 	.word	0x2400dde8
 8018a24:	2400ddec 	.word	0x2400ddec
 8018a28:	2400ddf0 	.word	0x2400ddf0
 8018a2c:	2400ddf4 	.word	0x2400ddf4
 8018a30:	2400ddf8 	.word	0x2400ddf8
 8018a34:	2400ddfc 	.word	0x2400ddfc
 8018a38:	2400de00 	.word	0x2400de00
 8018a3c:	2400de1c 	.word	0x2400de1c
 8018a40:	2400de0c 	.word	0x2400de0c
 8018a44:	2400de1d 	.word	0x2400de1d
 8018a48:	2400de1e 	.word	0x2400de1e
 8018a4c:	24009dc4 	.word	0x24009dc4
 8018a50:	240173a0 	.word	0x240173a0
 8018a54:	240163a0 	.word	0x240163a0

08018a58 <sd_stream_set_logger>:

void sd_stream_set_logger(void (*logger)(const char *message))
{
 8018a58:	b480      	push	{r7}
 8018a5a:	b083      	sub	sp, #12
 8018a5c:	af00      	add	r7, sp, #0
 8018a5e:	6078      	str	r0, [r7, #4]
  sd_logger = logger;
 8018a60:	4a04      	ldr	r2, [pc, #16]	@ (8018a74 <sd_stream_set_logger+0x1c>)
 8018a62:	687b      	ldr	r3, [r7, #4]
 8018a64:	6013      	str	r3, [r2, #0]
}
 8018a66:	bf00      	nop
 8018a68:	370c      	adds	r7, #12
 8018a6a:	46bd      	mov	sp, r7
 8018a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a70:	4770      	bx	lr
 8018a72:	bf00      	nop
 8018a74:	2400ddd4 	.word	0x2400ddd4

08018a78 <sd_stream_set_callback_logging>:

void sd_stream_set_callback_logging(bool enable)
{
 8018a78:	b480      	push	{r7}
 8018a7a:	b083      	sub	sp, #12
 8018a7c:	af00      	add	r7, sp, #0
 8018a7e:	4603      	mov	r3, r0
 8018a80:	71fb      	strb	r3, [r7, #7]
  sd_log_callbacks = enable ? 1U : 0U;
 8018a82:	79fb      	ldrb	r3, [r7, #7]
 8018a84:	2b00      	cmp	r3, #0
 8018a86:	d001      	beq.n	8018a8c <sd_stream_set_callback_logging+0x14>
 8018a88:	2201      	movs	r2, #1
 8018a8a:	e000      	b.n	8018a8e <sd_stream_set_callback_logging+0x16>
 8018a8c:	2200      	movs	r2, #0
 8018a8e:	4b04      	ldr	r3, [pc, #16]	@ (8018aa0 <sd_stream_set_callback_logging+0x28>)
 8018a90:	701a      	strb	r2, [r3, #0]
}
 8018a92:	bf00      	nop
 8018a94:	370c      	adds	r7, #12
 8018a96:	46bd      	mov	sp, r7
 8018a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a9c:	4770      	bx	lr
 8018a9e:	bf00      	nop
 8018aa0:	2400ddd8 	.word	0x2400ddd8

08018aa4 <sd_stream_start_read>:

HAL_StatusTypeDef sd_stream_start_read(uint32_t start_block, uint32_t total_blocks)
{
 8018aa4:	b5b0      	push	{r4, r5, r7, lr}
 8018aa6:	b08e      	sub	sp, #56	@ 0x38
 8018aa8:	af00      	add	r7, sp, #0
 8018aaa:	6078      	str	r0, [r7, #4]
 8018aac:	6039      	str	r1, [r7, #0]
	HAL_SD_CardInfoTypeDef card_info;
	HAL_StatusTypeDef hal_status;
  uint32_t available_blocks;

  if (sd_handle == NULL)
 8018aae:	4b53      	ldr	r3, [pc, #332]	@ (8018bfc <sd_stream_start_read+0x158>)
 8018ab0:	681b      	ldr	r3, [r3, #0]
 8018ab2:	2b00      	cmp	r3, #0
 8018ab4:	d101      	bne.n	8018aba <sd_stream_start_read+0x16>
  {
    return HAL_ERROR;
 8018ab6:	2301      	movs	r3, #1
 8018ab8:	e09c      	b.n	8018bf4 <sd_stream_start_read+0x150>
  }

  if (total_blocks == 0U)
 8018aba:	683b      	ldr	r3, [r7, #0]
 8018abc:	2b00      	cmp	r3, #0
 8018abe:	d101      	bne.n	8018ac4 <sd_stream_start_read+0x20>
  {
    return HAL_ERROR;
 8018ac0:	2301      	movs	r3, #1
 8018ac2:	e097      	b.n	8018bf4 <sd_stream_start_read+0x150>
  }

  hal_status = HAL_SD_GetCardInfo(sd_handle, &card_info);
 8018ac4:	4b4d      	ldr	r3, [pc, #308]	@ (8018bfc <sd_stream_start_read+0x158>)
 8018ac6:	681b      	ldr	r3, [r3, #0]
 8018ac8:	f107 020c 	add.w	r2, r7, #12
 8018acc:	4611      	mov	r1, r2
 8018ace:	4618      	mov	r0, r3
 8018ad0:	f7f8 f8d4 	bl	8010c7c <HAL_SD_GetCardInfo>
 8018ad4:	4603      	mov	r3, r0
 8018ad6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (hal_status != HAL_OK)
 8018ada:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8018ade:	2b00      	cmp	r3, #0
 8018ae0:	d014      	beq.n	8018b0c <sd_stream_start_read+0x68>
  {
    sd_stream_logf3("SD card info failed: hal=%lu err=%lu state=%lu\r\n",
 8018ae2:	f897 4037 	ldrb.w	r4, [r7, #55]	@ 0x37
                    (uint32_t)hal_status, (uint32_t)HAL_SD_GetError(sd_handle),
 8018ae6:	4b45      	ldr	r3, [pc, #276]	@ (8018bfc <sd_stream_start_read+0x158>)
 8018ae8:	681b      	ldr	r3, [r3, #0]
 8018aea:	4618      	mov	r0, r3
 8018aec:	f7f7 fe58 	bl	80107a0 <HAL_SD_GetError>
 8018af0:	4605      	mov	r5, r0
    sd_stream_logf3("SD card info failed: hal=%lu err=%lu state=%lu\r\n",
 8018af2:	4b42      	ldr	r3, [pc, #264]	@ (8018bfc <sd_stream_start_read+0x158>)
 8018af4:	681b      	ldr	r3, [r3, #0]
                    (uint32_t)HAL_SD_GetCardState(sd_handle));
 8018af6:	4618      	mov	r0, r3
 8018af8:	f7f8 f9fe 	bl	8010ef8 <HAL_SD_GetCardState>
 8018afc:	4603      	mov	r3, r0
    sd_stream_logf3("SD card info failed: hal=%lu err=%lu state=%lu\r\n",
 8018afe:	462a      	mov	r2, r5
 8018b00:	4621      	mov	r1, r4
 8018b02:	483f      	ldr	r0, [pc, #252]	@ (8018c00 <sd_stream_start_read+0x15c>)
 8018b04:	f7ff fdca 	bl	801869c <sd_stream_logf3>
    return HAL_ERROR;
 8018b08:	2301      	movs	r3, #1
 8018b0a:	e073      	b.n	8018bf4 <sd_stream_start_read+0x150>
  }

  if (start_block >= card_info.LogBlockNbr)
 8018b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018b0e:	687a      	ldr	r2, [r7, #4]
 8018b10:	429a      	cmp	r2, r3
 8018b12:	d307      	bcc.n	8018b24 <sd_stream_start_read+0x80>
  {
    sd_stream_logf3("SD start beyond card: start=%lu total=%lu card=%lu\r\n",
 8018b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018b16:	683a      	ldr	r2, [r7, #0]
 8018b18:	6879      	ldr	r1, [r7, #4]
 8018b1a:	483a      	ldr	r0, [pc, #232]	@ (8018c04 <sd_stream_start_read+0x160>)
 8018b1c:	f7ff fdbe 	bl	801869c <sd_stream_logf3>
                    start_block, total_blocks, card_info.LogBlockNbr);
    return HAL_ERROR;
 8018b20:	2301      	movs	r3, #1
 8018b22:	e067      	b.n	8018bf4 <sd_stream_start_read+0x150>
  }

  available_blocks = card_info.LogBlockNbr - start_block;
 8018b24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018b26:	687b      	ldr	r3, [r7, #4]
 8018b28:	1ad3      	subs	r3, r2, r3
 8018b2a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (total_blocks > available_blocks)
 8018b2c:	683a      	ldr	r2, [r7, #0]
 8018b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018b30:	429a      	cmp	r2, r3
 8018b32:	d901      	bls.n	8018b38 <sd_stream_start_read+0x94>
  {
    total_blocks = available_blocks;
 8018b34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018b36:	603b      	str	r3, [r7, #0]
  }

  if (total_blocks == 0U)
 8018b38:	683b      	ldr	r3, [r7, #0]
 8018b3a:	2b00      	cmp	r3, #0
 8018b3c:	d104      	bne.n	8018b48 <sd_stream_start_read+0xa4>
  {
    sd_stream_log("SD start read rejected: zero blocks after clamp\r\n");
 8018b3e:	4832      	ldr	r0, [pc, #200]	@ (8018c08 <sd_stream_start_read+0x164>)
 8018b40:	f7ff fd9a 	bl	8018678 <sd_stream_log>
    return HAL_ERROR;
 8018b44:	2301      	movs	r3, #1
 8018b46:	e055      	b.n	8018bf4 <sd_stream_start_read+0x150>
  }

  if ((total_blocks % SD_STREAM_BLOCKS_PER_BUFFER) != 0U)
 8018b48:	683b      	ldr	r3, [r7, #0]
 8018b4a:	f003 0307 	and.w	r3, r3, #7
 8018b4e:	2b00      	cmp	r3, #0
 8018b50:	d00b      	beq.n	8018b6a <sd_stream_start_read+0xc6>
  {
    total_blocks = (total_blocks / SD_STREAM_BLOCKS_PER_BUFFER) * SD_STREAM_BLOCKS_PER_BUFFER;
 8018b52:	683b      	ldr	r3, [r7, #0]
 8018b54:	f023 0307 	bic.w	r3, r3, #7
 8018b58:	603b      	str	r3, [r7, #0]
    if (total_blocks == 0U)
 8018b5a:	683b      	ldr	r3, [r7, #0]
 8018b5c:	2b00      	cmp	r3, #0
 8018b5e:	d104      	bne.n	8018b6a <sd_stream_start_read+0xc6>
    {
      sd_stream_log("SD start read rejected: block count too small\r\n");
 8018b60:	482a      	ldr	r0, [pc, #168]	@ (8018c0c <sd_stream_start_read+0x168>)
 8018b62:	f7ff fd89 	bl	8018678 <sd_stream_log>
      return HAL_ERROR;
 8018b66:	2301      	movs	r3, #1
 8018b68:	e044      	b.n	8018bf4 <sd_stream_start_read+0x150>
    }
  }

  sd_rx_complete = 0U;
 8018b6a:	4b29      	ldr	r3, [pc, #164]	@ (8018c10 <sd_stream_start_read+0x16c>)
 8018b6c:	2200      	movs	r2, #0
 8018b6e:	701a      	strb	r2, [r3, #0]
  sd_error = 0U;
 8018b70:	4b28      	ldr	r3, [pc, #160]	@ (8018c14 <sd_stream_start_read+0x170>)
 8018b72:	2200      	movs	r2, #0
 8018b74:	701a      	strb	r2, [r3, #0]
  sd_total_blocks = total_blocks;
 8018b76:	4a28      	ldr	r2, [pc, #160]	@ (8018c18 <sd_stream_start_read+0x174>)
 8018b78:	683b      	ldr	r3, [r7, #0]
 8018b7a:	6013      	str	r3, [r2, #0]
  sd_start_block = start_block;
 8018b7c:	4a27      	ldr	r2, [pc, #156]	@ (8018c1c <sd_stream_start_read+0x178>)
 8018b7e:	687b      	ldr	r3, [r7, #4]
 8018b80:	6013      	str	r3, [r2, #0]
  sd_current_block = start_block;
 8018b82:	4a27      	ldr	r2, [pc, #156]	@ (8018c20 <sd_stream_start_read+0x17c>)
 8018b84:	687b      	ldr	r3, [r7, #4]
 8018b86:	6013      	str	r3, [r2, #0]
  sd_remaining_blocks = total_blocks;
 8018b88:	4a26      	ldr	r2, [pc, #152]	@ (8018c24 <sd_stream_start_read+0x180>)
 8018b8a:	683b      	ldr	r3, [r7, #0]
 8018b8c:	6013      	str	r3, [r2, #0]
  sd_active_chunk_blocks = 0U;
 8018b8e:	4b26      	ldr	r3, [pc, #152]	@ (8018c28 <sd_stream_start_read+0x184>)
 8018b90:	2200      	movs	r2, #0
 8018b92:	601a      	str	r2, [r3, #0]
  read_buf0_count = 0U;
 8018b94:	4b25      	ldr	r3, [pc, #148]	@ (8018c2c <sd_stream_start_read+0x188>)
 8018b96:	2200      	movs	r2, #0
 8018b98:	601a      	str	r2, [r3, #0]
  read_buf1_count = 0U;
 8018b9a:	4b25      	ldr	r3, [pc, #148]	@ (8018c30 <sd_stream_start_read+0x18c>)
 8018b9c:	2200      	movs	r2, #0
 8018b9e:	601a      	str	r2, [r3, #0]
  sd_stats.start_block = start_block;
 8018ba0:	4a24      	ldr	r2, [pc, #144]	@ (8018c34 <sd_stream_start_read+0x190>)
 8018ba2:	687b      	ldr	r3, [r7, #4]
 8018ba4:	6013      	str	r3, [r2, #0]
  sd_stats.total_blocks = total_blocks;
 8018ba6:	4a23      	ldr	r2, [pc, #140]	@ (8018c34 <sd_stream_start_read+0x190>)
 8018ba8:	683b      	ldr	r3, [r7, #0]
 8018baa:	6053      	str	r3, [r2, #4]
  sd_stats.buffer0_count = 0U;
 8018bac:	4b21      	ldr	r3, [pc, #132]	@ (8018c34 <sd_stream_start_read+0x190>)
 8018bae:	2200      	movs	r2, #0
 8018bb0:	609a      	str	r2, [r3, #8]
  sd_stats.buffer1_count = 0U;
 8018bb2:	4b20      	ldr	r3, [pc, #128]	@ (8018c34 <sd_stream_start_read+0x190>)
 8018bb4:	2200      	movs	r2, #0
 8018bb6:	60da      	str	r2, [r3, #12]
  sd_operation = SD_STREAM_OP_READ;
 8018bb8:	4b1f      	ldr	r3, [pc, #124]	@ (8018c38 <sd_stream_start_read+0x194>)
 8018bba:	2201      	movs	r2, #1
 8018bbc:	701a      	strb	r2, [r3, #0]

  sd_rx_done_flag = 0U;
 8018bbe:	4b1f      	ldr	r3, [pc, #124]	@ (8018c3c <sd_stream_start_read+0x198>)
 8018bc0:	2200      	movs	r2, #0
 8018bc2:	701a      	strb	r2, [r3, #0]
  sd_tx_done_flag = 0U;
 8018bc4:	4b1e      	ldr	r3, [pc, #120]	@ (8018c40 <sd_stream_start_read+0x19c>)
 8018bc6:	2200      	movs	r2, #0
 8018bc8:	701a      	strb	r2, [r3, #0]
  sd_error_flag = 0U;
 8018bca:	4b1e      	ldr	r3, [pc, #120]	@ (8018c44 <sd_stream_start_read+0x1a0>)
 8018bcc:	2200      	movs	r2, #0
 8018bce:	701a      	strb	r2, [r3, #0]
  sd_fsm_state = SD_FSM_START_CHUNK;
 8018bd0:	4b1d      	ldr	r3, [pc, #116]	@ (8018c48 <sd_stream_start_read+0x1a4>)
 8018bd2:	2201      	movs	r2, #1
 8018bd4:	701a      	strb	r2, [r3, #0]
  sd_buf0_ready = 0U;
 8018bd6:	4b1d      	ldr	r3, [pc, #116]	@ (8018c4c <sd_stream_start_read+0x1a8>)
 8018bd8:	2200      	movs	r2, #0
 8018bda:	701a      	strb	r2, [r3, #0]
  sd_buf1_ready = 0U;
 8018bdc:	4b1c      	ldr	r3, [pc, #112]	@ (8018c50 <sd_stream_start_read+0x1ac>)
 8018bde:	2200      	movs	r2, #0
 8018be0:	701a      	strb	r2, [r3, #0]
  sd_stream_reset_prefill(sd_total_blocks);
 8018be2:	4b0d      	ldr	r3, [pc, #52]	@ (8018c18 <sd_stream_start_read+0x174>)
 8018be4:	681b      	ldr	r3, [r3, #0]
 8018be6:	4618      	mov	r0, r3
 8018be8:	f7ff fd7a 	bl	80186e0 <sd_stream_reset_prefill>
  audio_block_ring_init(&sd_audio_block_ring);
 8018bec:	4819      	ldr	r0, [pc, #100]	@ (8018c54 <sd_stream_start_read+0x1b0>)
 8018bee:	f7ff fc6b 	bl	80184c8 <audio_block_ring_init>
  return HAL_OK;
 8018bf2:	2300      	movs	r3, #0
}
 8018bf4:	4618      	mov	r0, r3
 8018bf6:	3738      	adds	r7, #56	@ 0x38
 8018bf8:	46bd      	mov	sp, r7
 8018bfa:	bdb0      	pop	{r4, r5, r7, pc}
 8018bfc:	2400ddd0 	.word	0x2400ddd0
 8018c00:	0801b4bc 	.word	0x0801b4bc
 8018c04:	0801b4f0 	.word	0x0801b4f0
 8018c08:	0801b528 	.word	0x0801b528
 8018c0c:	0801b55c 	.word	0x0801b55c
 8018c10:	2400ddd9 	.word	0x2400ddd9
 8018c14:	2400dddb 	.word	0x2400dddb
 8018c18:	2400ddf0 	.word	0x2400ddf0
 8018c1c:	2400ddf4 	.word	0x2400ddf4
 8018c20:	2400ddf8 	.word	0x2400ddf8
 8018c24:	2400ddfc 	.word	0x2400ddfc
 8018c28:	2400de00 	.word	0x2400de00
 8018c2c:	2400dde0 	.word	0x2400dde0
 8018c30:	2400dde4 	.word	0x2400dde4
 8018c34:	2400de0c 	.word	0x2400de0c
 8018c38:	2400de1c 	.word	0x2400de1c
 8018c3c:	2400dddc 	.word	0x2400dddc
 8018c40:	2400dddd 	.word	0x2400dddd
 8018c44:	2400ddde 	.word	0x2400ddde
 8018c48:	2400dddf 	.word	0x2400dddf
 8018c4c:	2400de1d 	.word	0x2400de1d
 8018c50:	2400de1e 	.word	0x2400de1e
 8018c54:	24009dc4 	.word	0x24009dc4

08018c58 <sd_stream_is_complete>:
  }
  return (sd_handle->State != HAL_SD_STATE_READY);
}

bool sd_stream_is_complete(void)
{
 8018c58:	b480      	push	{r7}
 8018c5a:	af00      	add	r7, sp, #0
  return ((sd_rx_complete != 0U) || (sd_tx_complete != 0U));
 8018c5c:	4b0a      	ldr	r3, [pc, #40]	@ (8018c88 <sd_stream_is_complete+0x30>)
 8018c5e:	781b      	ldrb	r3, [r3, #0]
 8018c60:	b2db      	uxtb	r3, r3
 8018c62:	2b00      	cmp	r3, #0
 8018c64:	d104      	bne.n	8018c70 <sd_stream_is_complete+0x18>
 8018c66:	4b09      	ldr	r3, [pc, #36]	@ (8018c8c <sd_stream_is_complete+0x34>)
 8018c68:	781b      	ldrb	r3, [r3, #0]
 8018c6a:	b2db      	uxtb	r3, r3
 8018c6c:	2b00      	cmp	r3, #0
 8018c6e:	d001      	beq.n	8018c74 <sd_stream_is_complete+0x1c>
 8018c70:	2301      	movs	r3, #1
 8018c72:	e000      	b.n	8018c76 <sd_stream_is_complete+0x1e>
 8018c74:	2300      	movs	r3, #0
 8018c76:	f003 0301 	and.w	r3, r3, #1
 8018c7a:	b2db      	uxtb	r3, r3
}
 8018c7c:	4618      	mov	r0, r3
 8018c7e:	46bd      	mov	sp, r7
 8018c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c84:	4770      	bx	lr
 8018c86:	bf00      	nop
 8018c88:	2400ddd9 	.word	0x2400ddd9
 8018c8c:	2400ddda 	.word	0x2400ddda

08018c90 <sd_stream_has_error>:

bool sd_stream_has_error(void)
{
 8018c90:	b480      	push	{r7}
 8018c92:	af00      	add	r7, sp, #0
  return (sd_error != 0U);
 8018c94:	4b06      	ldr	r3, [pc, #24]	@ (8018cb0 <sd_stream_has_error+0x20>)
 8018c96:	781b      	ldrb	r3, [r3, #0]
 8018c98:	b2db      	uxtb	r3, r3
 8018c9a:	2b00      	cmp	r3, #0
 8018c9c:	bf14      	ite	ne
 8018c9e:	2301      	movne	r3, #1
 8018ca0:	2300      	moveq	r3, #0
 8018ca2:	b2db      	uxtb	r3, r3
}
 8018ca4:	4618      	mov	r0, r3
 8018ca6:	46bd      	mov	sp, r7
 8018ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018cac:	4770      	bx	lr
 8018cae:	bf00      	nop
 8018cb0:	2400dddb 	.word	0x2400dddb

08018cb4 <sd_stream_get_read_buf0_count>:
{
  return &sd_stats;
}

uint32_t sd_stream_get_read_buf0_count(void)
{
 8018cb4:	b480      	push	{r7}
 8018cb6:	af00      	add	r7, sp, #0
  return read_buf0_count;
 8018cb8:	4b03      	ldr	r3, [pc, #12]	@ (8018cc8 <sd_stream_get_read_buf0_count+0x14>)
 8018cba:	681b      	ldr	r3, [r3, #0]
}
 8018cbc:	4618      	mov	r0, r3
 8018cbe:	46bd      	mov	sp, r7
 8018cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018cc4:	4770      	bx	lr
 8018cc6:	bf00      	nop
 8018cc8:	2400dde0 	.word	0x2400dde0

08018ccc <sd_stream_get_read_buf1_count>:

uint32_t sd_stream_get_read_buf1_count(void)
{
 8018ccc:	b480      	push	{r7}
 8018cce:	af00      	add	r7, sp, #0
  return read_buf1_count;
 8018cd0:	4b03      	ldr	r3, [pc, #12]	@ (8018ce0 <sd_stream_get_read_buf1_count+0x14>)
 8018cd2:	681b      	ldr	r3, [r3, #0]
}
 8018cd4:	4618      	mov	r0, r3
 8018cd6:	46bd      	mov	sp, r7
 8018cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018cdc:	4770      	bx	lr
 8018cde:	bf00      	nop
 8018ce0:	2400dde4 	.word	0x2400dde4

08018ce4 <sd_stream_get_buffer0>:

const uint32_t *sd_stream_get_buffer0(void)
{
 8018ce4:	b480      	push	{r7}
 8018ce6:	af00      	add	r7, sp, #0
  return Buffer0;
 8018ce8:	4b02      	ldr	r3, [pc, #8]	@ (8018cf4 <sd_stream_get_buffer0+0x10>)
}
 8018cea:	4618      	mov	r0, r3
 8018cec:	46bd      	mov	sp, r7
 8018cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018cf2:	4770      	bx	lr
 8018cf4:	240163a0 	.word	0x240163a0

08018cf8 <sd_stream_get_buffer1>:

const uint32_t *sd_stream_get_buffer1(void)
{
 8018cf8:	b480      	push	{r7}
 8018cfa:	af00      	add	r7, sp, #0
  return Buffer1;
 8018cfc:	4b02      	ldr	r3, [pc, #8]	@ (8018d08 <sd_stream_get_buffer1+0x10>)
}
 8018cfe:	4618      	mov	r0, r3
 8018d00:	46bd      	mov	sp, r7
 8018d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d06:	4770      	bx	lr
 8018d08:	240173a0 	.word	0x240173a0

08018d0c <sd_tasklet_is_active>:

static bool sd_tasklet_is_active(void)
{
 8018d0c:	b480      	push	{r7}
 8018d0e:	af00      	add	r7, sp, #0
  return (sd_fsm_state != SD_FSM_IDLE) &&
 8018d10:	4b0b      	ldr	r3, [pc, #44]	@ (8018d40 <sd_tasklet_is_active+0x34>)
 8018d12:	781b      	ldrb	r3, [r3, #0]
         (sd_fsm_state != SD_FSM_DONE) &&
 8018d14:	2b00      	cmp	r3, #0
 8018d16:	d009      	beq.n	8018d2c <sd_tasklet_is_active+0x20>
 8018d18:	4b09      	ldr	r3, [pc, #36]	@ (8018d40 <sd_tasklet_is_active+0x34>)
 8018d1a:	781b      	ldrb	r3, [r3, #0]
  return (sd_fsm_state != SD_FSM_IDLE) &&
 8018d1c:	2b03      	cmp	r3, #3
 8018d1e:	d005      	beq.n	8018d2c <sd_tasklet_is_active+0x20>
         (sd_fsm_state != SD_FSM_ERROR);
 8018d20:	4b07      	ldr	r3, [pc, #28]	@ (8018d40 <sd_tasklet_is_active+0x34>)
 8018d22:	781b      	ldrb	r3, [r3, #0]
         (sd_fsm_state != SD_FSM_DONE) &&
 8018d24:	2b04      	cmp	r3, #4
 8018d26:	d001      	beq.n	8018d2c <sd_tasklet_is_active+0x20>
 8018d28:	2301      	movs	r3, #1
 8018d2a:	e000      	b.n	8018d2e <sd_tasklet_is_active+0x22>
 8018d2c:	2300      	movs	r3, #0
 8018d2e:	f003 0301 	and.w	r3, r3, #1
 8018d32:	b2db      	uxtb	r3, r3
}
 8018d34:	4618      	mov	r0, r3
 8018d36:	46bd      	mov	sp, r7
 8018d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d3c:	4770      	bx	lr
 8018d3e:	bf00      	nop
 8018d40:	2400dddf 	.word	0x2400dddf

08018d44 <sd_tasklet_step>:

static void sd_tasklet_step(void)
{
 8018d44:	b580      	push	{r7, lr}
 8018d46:	b082      	sub	sp, #8
 8018d48:	af00      	add	r7, sp, #0
  sd_stream_process_ready_buffers();
 8018d4a:	f7ff fd2d 	bl	80187a8 <sd_stream_process_ready_buffers>

  switch (sd_fsm_state)
 8018d4e:	4b52      	ldr	r3, [pc, #328]	@ (8018e98 <sd_tasklet_step+0x154>)
 8018d50:	781b      	ldrb	r3, [r3, #0]
 8018d52:	2b04      	cmp	r3, #4
 8018d54:	f200 809c 	bhi.w	8018e90 <sd_tasklet_step+0x14c>
 8018d58:	a201      	add	r2, pc, #4	@ (adr r2, 8018d60 <sd_tasklet_step+0x1c>)
 8018d5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018d5e:	bf00      	nop
 8018d60:	08018e87 	.word	0x08018e87
 8018d64:	08018d75 	.word	0x08018d75
 8018d68:	08018dd9 	.word	0x08018dd9
 8018d6c:	08018e87 	.word	0x08018e87
 8018d70:	08018e87 	.word	0x08018e87
  {
    case SD_FSM_IDLE:
      break;

    case SD_FSM_START_CHUNK:
      if ((sd_handle == NULL) || (sd_operation == SD_STREAM_OP_NONE))
 8018d74:	4b49      	ldr	r3, [pc, #292]	@ (8018e9c <sd_tasklet_step+0x158>)
 8018d76:	681b      	ldr	r3, [r3, #0]
 8018d78:	2b00      	cmp	r3, #0
 8018d7a:	d003      	beq.n	8018d84 <sd_tasklet_step+0x40>
 8018d7c:	4b48      	ldr	r3, [pc, #288]	@ (8018ea0 <sd_tasklet_step+0x15c>)
 8018d7e:	781b      	ldrb	r3, [r3, #0]
 8018d80:	2b00      	cmp	r3, #0
 8018d82:	d103      	bne.n	8018d8c <sd_tasklet_step+0x48>
      {
        sd_fsm_state = SD_FSM_IDLE;
 8018d84:	4b44      	ldr	r3, [pc, #272]	@ (8018e98 <sd_tasklet_step+0x154>)
 8018d86:	2200      	movs	r2, #0
 8018d88:	701a      	strb	r2, [r3, #0]
        break;
 8018d8a:	e081      	b.n	8018e90 <sd_tasklet_step+0x14c>
      }
      if (HAL_SD_GetCardState(sd_handle) != HAL_SD_CARD_TRANSFER)
 8018d8c:	4b43      	ldr	r3, [pc, #268]	@ (8018e9c <sd_tasklet_step+0x158>)
 8018d8e:	681b      	ldr	r3, [r3, #0]
 8018d90:	4618      	mov	r0, r3
 8018d92:	f7f8 f8b1 	bl	8010ef8 <HAL_SD_GetCardState>
 8018d96:	4603      	mov	r3, r0
 8018d98:	2b04      	cmp	r3, #4
 8018d9a:	d176      	bne.n	8018e8a <sd_tasklet_step+0x146>
      {
        break;
      }
      sd_rx_done_flag = 0U;
 8018d9c:	4b41      	ldr	r3, [pc, #260]	@ (8018ea4 <sd_tasklet_step+0x160>)
 8018d9e:	2200      	movs	r2, #0
 8018da0:	701a      	strb	r2, [r3, #0]
      sd_tx_done_flag = 0U;
 8018da2:	4b41      	ldr	r3, [pc, #260]	@ (8018ea8 <sd_tasklet_step+0x164>)
 8018da4:	2200      	movs	r2, #0
 8018da6:	701a      	strb	r2, [r3, #0]
      {
        HAL_StatusTypeDef start_status = sd_stream_start_chunk(sd_operation);
 8018da8:	4b3d      	ldr	r3, [pc, #244]	@ (8018ea0 <sd_tasklet_step+0x15c>)
 8018daa:	781b      	ldrb	r3, [r3, #0]
 8018dac:	4618      	mov	r0, r3
 8018dae:	f7ff fd3f 	bl	8018830 <sd_stream_start_chunk>
 8018db2:	4603      	mov	r3, r0
 8018db4:	71fb      	strb	r3, [r7, #7]
        if (start_status == HAL_OK)
 8018db6:	79fb      	ldrb	r3, [r7, #7]
 8018db8:	2b00      	cmp	r3, #0
 8018dba:	d103      	bne.n	8018dc4 <sd_tasklet_step+0x80>
        {
          sd_fsm_state = SD_FSM_WAIT_TRANSFER;
 8018dbc:	4b36      	ldr	r3, [pc, #216]	@ (8018e98 <sd_tasklet_step+0x154>)
 8018dbe:	2202      	movs	r2, #2
 8018dc0:	701a      	strb	r2, [r3, #0]
        {
          sd_error_flag = 1U;
          sd_fsm_state = SD_FSM_ERROR;
        }
      }
      break;
 8018dc2:	e065      	b.n	8018e90 <sd_tasklet_step+0x14c>
        else if (start_status == HAL_BUSY)
 8018dc4:	79fb      	ldrb	r3, [r7, #7]
 8018dc6:	2b02      	cmp	r3, #2
 8018dc8:	d061      	beq.n	8018e8e <sd_tasklet_step+0x14a>
          sd_error_flag = 1U;
 8018dca:	4b38      	ldr	r3, [pc, #224]	@ (8018eac <sd_tasklet_step+0x168>)
 8018dcc:	2201      	movs	r2, #1
 8018dce:	701a      	strb	r2, [r3, #0]
          sd_fsm_state = SD_FSM_ERROR;
 8018dd0:	4b31      	ldr	r3, [pc, #196]	@ (8018e98 <sd_tasklet_step+0x154>)
 8018dd2:	2204      	movs	r2, #4
 8018dd4:	701a      	strb	r2, [r3, #0]
      break;
 8018dd6:	e05b      	b.n	8018e90 <sd_tasklet_step+0x14c>

    case SD_FSM_WAIT_TRANSFER:
      if (sd_error_flag != 0U)
 8018dd8:	4b34      	ldr	r3, [pc, #208]	@ (8018eac <sd_tasklet_step+0x168>)
 8018dda:	781b      	ldrb	r3, [r3, #0]
 8018ddc:	b2db      	uxtb	r3, r3
 8018dde:	2b00      	cmp	r3, #0
 8018de0:	d00c      	beq.n	8018dfc <sd_tasklet_step+0xb8>
      {
        sd_error_flag = 0U;
 8018de2:	4b32      	ldr	r3, [pc, #200]	@ (8018eac <sd_tasklet_step+0x168>)
 8018de4:	2200      	movs	r2, #0
 8018de6:	701a      	strb	r2, [r3, #0]
        sd_error = 1U;
 8018de8:	4b31      	ldr	r3, [pc, #196]	@ (8018eb0 <sd_tasklet_step+0x16c>)
 8018dea:	2201      	movs	r2, #1
 8018dec:	701a      	strb	r2, [r3, #0]
        sd_operation = SD_STREAM_OP_NONE;
 8018dee:	4b2c      	ldr	r3, [pc, #176]	@ (8018ea0 <sd_tasklet_step+0x15c>)
 8018df0:	2200      	movs	r2, #0
 8018df2:	701a      	strb	r2, [r3, #0]
        sd_fsm_state = SD_FSM_ERROR;
 8018df4:	4b28      	ldr	r3, [pc, #160]	@ (8018e98 <sd_tasklet_step+0x154>)
 8018df6:	2204      	movs	r2, #4
 8018df8:	701a      	strb	r2, [r3, #0]
        break;
 8018dfa:	e049      	b.n	8018e90 <sd_tasklet_step+0x14c>
      }

      if ((sd_operation == SD_STREAM_OP_READ && sd_rx_done_flag == 0U) ||
 8018dfc:	4b28      	ldr	r3, [pc, #160]	@ (8018ea0 <sd_tasklet_step+0x15c>)
 8018dfe:	781b      	ldrb	r3, [r3, #0]
 8018e00:	2b01      	cmp	r3, #1
 8018e02:	d104      	bne.n	8018e0e <sd_tasklet_step+0xca>
 8018e04:	4b27      	ldr	r3, [pc, #156]	@ (8018ea4 <sd_tasklet_step+0x160>)
 8018e06:	781b      	ldrb	r3, [r3, #0]
 8018e08:	b2db      	uxtb	r3, r3
 8018e0a:	2b00      	cmp	r3, #0
 8018e0c:	d040      	beq.n	8018e90 <sd_tasklet_step+0x14c>
          (sd_operation == SD_STREAM_OP_WRITE && sd_tx_done_flag == 0U))
 8018e0e:	4b24      	ldr	r3, [pc, #144]	@ (8018ea0 <sd_tasklet_step+0x15c>)
 8018e10:	781b      	ldrb	r3, [r3, #0]
      if ((sd_operation == SD_STREAM_OP_READ && sd_rx_done_flag == 0U) ||
 8018e12:	2b02      	cmp	r3, #2
 8018e14:	d104      	bne.n	8018e20 <sd_tasklet_step+0xdc>
          (sd_operation == SD_STREAM_OP_WRITE && sd_tx_done_flag == 0U))
 8018e16:	4b24      	ldr	r3, [pc, #144]	@ (8018ea8 <sd_tasklet_step+0x164>)
 8018e18:	781b      	ldrb	r3, [r3, #0]
 8018e1a:	b2db      	uxtb	r3, r3
 8018e1c:	2b00      	cmp	r3, #0
 8018e1e:	d037      	beq.n	8018e90 <sd_tasklet_step+0x14c>
      {
        break;
      }

      if (sd_operation == SD_STREAM_OP_READ)
 8018e20:	4b1f      	ldr	r3, [pc, #124]	@ (8018ea0 <sd_tasklet_step+0x15c>)
 8018e22:	781b      	ldrb	r3, [r3, #0]
 8018e24:	2b01      	cmp	r3, #1
 8018e26:	d103      	bne.n	8018e30 <sd_tasklet_step+0xec>
      {
        sd_rx_done_flag = 0U;
 8018e28:	4b1e      	ldr	r3, [pc, #120]	@ (8018ea4 <sd_tasklet_step+0x160>)
 8018e2a:	2200      	movs	r2, #0
 8018e2c:	701a      	strb	r2, [r3, #0]
 8018e2e:	e002      	b.n	8018e36 <sd_tasklet_step+0xf2>
      }
      else
      {
        sd_tx_done_flag = 0U;
 8018e30:	4b1d      	ldr	r3, [pc, #116]	@ (8018ea8 <sd_tasklet_step+0x164>)
 8018e32:	2200      	movs	r2, #0
 8018e34:	701a      	strb	r2, [r3, #0]
      }

      sd_current_block += sd_active_chunk_blocks;
 8018e36:	4b1f      	ldr	r3, [pc, #124]	@ (8018eb4 <sd_tasklet_step+0x170>)
 8018e38:	681a      	ldr	r2, [r3, #0]
 8018e3a:	4b1f      	ldr	r3, [pc, #124]	@ (8018eb8 <sd_tasklet_step+0x174>)
 8018e3c:	681b      	ldr	r3, [r3, #0]
 8018e3e:	4413      	add	r3, r2
 8018e40:	4a1d      	ldr	r2, [pc, #116]	@ (8018eb8 <sd_tasklet_step+0x174>)
 8018e42:	6013      	str	r3, [r2, #0]
      sd_remaining_blocks -= sd_active_chunk_blocks;
 8018e44:	4b1b      	ldr	r3, [pc, #108]	@ (8018eb4 <sd_tasklet_step+0x170>)
 8018e46:	681b      	ldr	r3, [r3, #0]
 8018e48:	4a1c      	ldr	r2, [pc, #112]	@ (8018ebc <sd_tasklet_step+0x178>)
 8018e4a:	6812      	ldr	r2, [r2, #0]
 8018e4c:	1ad3      	subs	r3, r2, r3
 8018e4e:	4a1b      	ldr	r2, [pc, #108]	@ (8018ebc <sd_tasklet_step+0x178>)
 8018e50:	6013      	str	r3, [r2, #0]

      if (sd_remaining_blocks > 0U)
 8018e52:	4b1a      	ldr	r3, [pc, #104]	@ (8018ebc <sd_tasklet_step+0x178>)
 8018e54:	681b      	ldr	r3, [r3, #0]
 8018e56:	2b00      	cmp	r3, #0
 8018e58:	d003      	beq.n	8018e62 <sd_tasklet_step+0x11e>
      {
        sd_fsm_state = SD_FSM_START_CHUNK;
 8018e5a:	4b0f      	ldr	r3, [pc, #60]	@ (8018e98 <sd_tasklet_step+0x154>)
 8018e5c:	2201      	movs	r2, #1
 8018e5e:	701a      	strb	r2, [r3, #0]
          sd_tx_complete = 1U;
        }
        sd_operation = SD_STREAM_OP_NONE;
        sd_fsm_state = SD_FSM_DONE;
      }
      break;
 8018e60:	e016      	b.n	8018e90 <sd_tasklet_step+0x14c>
        if (sd_operation == SD_STREAM_OP_READ)
 8018e62:	4b0f      	ldr	r3, [pc, #60]	@ (8018ea0 <sd_tasklet_step+0x15c>)
 8018e64:	781b      	ldrb	r3, [r3, #0]
 8018e66:	2b01      	cmp	r3, #1
 8018e68:	d103      	bne.n	8018e72 <sd_tasklet_step+0x12e>
          sd_rx_complete = 1U;
 8018e6a:	4b15      	ldr	r3, [pc, #84]	@ (8018ec0 <sd_tasklet_step+0x17c>)
 8018e6c:	2201      	movs	r2, #1
 8018e6e:	701a      	strb	r2, [r3, #0]
 8018e70:	e002      	b.n	8018e78 <sd_tasklet_step+0x134>
          sd_tx_complete = 1U;
 8018e72:	4b14      	ldr	r3, [pc, #80]	@ (8018ec4 <sd_tasklet_step+0x180>)
 8018e74:	2201      	movs	r2, #1
 8018e76:	701a      	strb	r2, [r3, #0]
        sd_operation = SD_STREAM_OP_NONE;
 8018e78:	4b09      	ldr	r3, [pc, #36]	@ (8018ea0 <sd_tasklet_step+0x15c>)
 8018e7a:	2200      	movs	r2, #0
 8018e7c:	701a      	strb	r2, [r3, #0]
        sd_fsm_state = SD_FSM_DONE;
 8018e7e:	4b06      	ldr	r3, [pc, #24]	@ (8018e98 <sd_tasklet_step+0x154>)
 8018e80:	2203      	movs	r2, #3
 8018e82:	701a      	strb	r2, [r3, #0]
      break;
 8018e84:	e004      	b.n	8018e90 <sd_tasklet_step+0x14c>
      break;
 8018e86:	bf00      	nop
 8018e88:	e002      	b.n	8018e90 <sd_tasklet_step+0x14c>
        break;
 8018e8a:	bf00      	nop
 8018e8c:	e000      	b.n	8018e90 <sd_tasklet_step+0x14c>
          break;
 8018e8e:	bf00      	nop
      break;

    case SD_FSM_ERROR:
      break;
  }
}
 8018e90:	bf00      	nop
 8018e92:	3708      	adds	r7, #8
 8018e94:	46bd      	mov	sp, r7
 8018e96:	bd80      	pop	{r7, pc}
 8018e98:	2400dddf 	.word	0x2400dddf
 8018e9c:	2400ddd0 	.word	0x2400ddd0
 8018ea0:	2400de1c 	.word	0x2400de1c
 8018ea4:	2400dddc 	.word	0x2400dddc
 8018ea8:	2400dddd 	.word	0x2400dddd
 8018eac:	2400ddde 	.word	0x2400ddde
 8018eb0:	2400dddb 	.word	0x2400dddb
 8018eb4:	2400de00 	.word	0x2400de00
 8018eb8:	2400ddf8 	.word	0x2400ddf8
 8018ebc:	2400ddfc 	.word	0x2400ddfc
 8018ec0:	2400ddd9 	.word	0x2400ddd9
 8018ec4:	2400ddda 	.word	0x2400ddda

08018ec8 <sd_tasklet_poll_bounded>:
{
  sd_tasklet_step();
}

void sd_tasklet_poll_bounded(uint32_t max_steps)
{
 8018ec8:	b580      	push	{r7, lr}
 8018eca:	b084      	sub	sp, #16
 8018ecc:	af00      	add	r7, sp, #0
 8018ece:	6078      	str	r0, [r7, #4]
  uint32_t n = 0U;
 8018ed0:	2300      	movs	r3, #0
 8018ed2:	60fb      	str	r3, [r7, #12]
  for (; n < max_steps; n++)
 8018ed4:	e00c      	b.n	8018ef0 <sd_tasklet_poll_bounded+0x28>
  {
    sd_tasklet_step();
 8018ed6:	f7ff ff35 	bl	8018d44 <sd_tasklet_step>
    if (!sd_tasklet_is_active())
 8018eda:	f7ff ff17 	bl	8018d0c <sd_tasklet_is_active>
 8018ede:	4603      	mov	r3, r0
 8018ee0:	f083 0301 	eor.w	r3, r3, #1
 8018ee4:	b2db      	uxtb	r3, r3
 8018ee6:	2b00      	cmp	r3, #0
 8018ee8:	d107      	bne.n	8018efa <sd_tasklet_poll_bounded+0x32>
  for (; n < max_steps; n++)
 8018eea:	68fb      	ldr	r3, [r7, #12]
 8018eec:	3301      	adds	r3, #1
 8018eee:	60fb      	str	r3, [r7, #12]
 8018ef0:	68fa      	ldr	r2, [r7, #12]
 8018ef2:	687b      	ldr	r3, [r7, #4]
 8018ef4:	429a      	cmp	r2, r3
 8018ef6:	d3ee      	bcc.n	8018ed6 <sd_tasklet_poll_bounded+0xe>
 8018ef8:	e000      	b.n	8018efc <sd_tasklet_poll_bounded+0x34>
    {
      break;
 8018efa:	bf00      	nop
    }
  }

  if ((max_steps > 0U) && (n >= max_steps) && sd_tasklet_is_active())
 8018efc:	687b      	ldr	r3, [r7, #4]
 8018efe:	2b00      	cmp	r3, #0
 8018f00:	d00d      	beq.n	8018f1e <sd_tasklet_poll_bounded+0x56>
 8018f02:	68fa      	ldr	r2, [r7, #12]
 8018f04:	687b      	ldr	r3, [r7, #4]
 8018f06:	429a      	cmp	r2, r3
 8018f08:	d309      	bcc.n	8018f1e <sd_tasklet_poll_bounded+0x56>
 8018f0a:	f7ff feff 	bl	8018d0c <sd_tasklet_is_active>
 8018f0e:	4603      	mov	r3, r0
 8018f10:	2b00      	cmp	r3, #0
 8018f12:	d004      	beq.n	8018f1e <sd_tasklet_poll_bounded+0x56>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    sd_budget_hit_count++;
 8018f14:	4b04      	ldr	r3, [pc, #16]	@ (8018f28 <sd_tasklet_poll_bounded+0x60>)
 8018f16:	681b      	ldr	r3, [r3, #0]
 8018f18:	3301      	adds	r3, #1
 8018f1a:	4a03      	ldr	r2, [pc, #12]	@ (8018f28 <sd_tasklet_poll_bounded+0x60>)
 8018f1c:	6013      	str	r3, [r2, #0]
#endif
  }
}
 8018f1e:	bf00      	nop
 8018f20:	3710      	adds	r7, #16
 8018f22:	46bd      	mov	sp, r7
 8018f24:	bd80      	pop	{r7, pc}
 8018f26:	bf00      	nop
 8018f28:	24009690 	.word	0x24009690

08018f2c <HAL_SD_RxCpltCallback>:

void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8018f2c:	b480      	push	{r7}
 8018f2e:	b083      	sub	sp, #12
 8018f30:	af00      	add	r7, sp, #0
 8018f32:	6078      	str	r0, [r7, #4]
  if (hsd == sd_handle)
 8018f34:	4b09      	ldr	r3, [pc, #36]	@ (8018f5c <HAL_SD_RxCpltCallback+0x30>)
 8018f36:	681b      	ldr	r3, [r3, #0]
 8018f38:	687a      	ldr	r2, [r7, #4]
 8018f3a:	429a      	cmp	r2, r3
 8018f3c:	d107      	bne.n	8018f4e <HAL_SD_RxCpltCallback+0x22>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    brick6_sd_rx_cplt_count++;
 8018f3e:	4b08      	ldr	r3, [pc, #32]	@ (8018f60 <HAL_SD_RxCpltCallback+0x34>)
 8018f40:	681b      	ldr	r3, [r3, #0]
 8018f42:	3301      	adds	r3, #1
 8018f44:	4a06      	ldr	r2, [pc, #24]	@ (8018f60 <HAL_SD_RxCpltCallback+0x34>)
 8018f46:	6013      	str	r3, [r2, #0]
#endif
    sd_rx_done_flag = 1U;
 8018f48:	4b06      	ldr	r3, [pc, #24]	@ (8018f64 <HAL_SD_RxCpltCallback+0x38>)
 8018f4a:	2201      	movs	r2, #1
 8018f4c:	701a      	strb	r2, [r3, #0]
  }
}
 8018f4e:	bf00      	nop
 8018f50:	370c      	adds	r7, #12
 8018f52:	46bd      	mov	sp, r7
 8018f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018f58:	4770      	bx	lr
 8018f5a:	bf00      	nop
 8018f5c:	2400ddd0 	.word	0x2400ddd0
 8018f60:	2400966c 	.word	0x2400966c
 8018f64:	2400dddc 	.word	0x2400dddc

08018f68 <HAL_SD_TxCpltCallback>:

void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8018f68:	b480      	push	{r7}
 8018f6a:	b083      	sub	sp, #12
 8018f6c:	af00      	add	r7, sp, #0
 8018f6e:	6078      	str	r0, [r7, #4]
  if (hsd == sd_handle)
 8018f70:	4b09      	ldr	r3, [pc, #36]	@ (8018f98 <HAL_SD_TxCpltCallback+0x30>)
 8018f72:	681b      	ldr	r3, [r3, #0]
 8018f74:	687a      	ldr	r2, [r7, #4]
 8018f76:	429a      	cmp	r2, r3
 8018f78:	d107      	bne.n	8018f8a <HAL_SD_TxCpltCallback+0x22>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    brick6_sd_tx_cplt_count++;
 8018f7a:	4b08      	ldr	r3, [pc, #32]	@ (8018f9c <HAL_SD_TxCpltCallback+0x34>)
 8018f7c:	681b      	ldr	r3, [r3, #0]
 8018f7e:	3301      	adds	r3, #1
 8018f80:	4a06      	ldr	r2, [pc, #24]	@ (8018f9c <HAL_SD_TxCpltCallback+0x34>)
 8018f82:	6013      	str	r3, [r2, #0]
#endif
    sd_tx_done_flag = 1U;
 8018f84:	4b06      	ldr	r3, [pc, #24]	@ (8018fa0 <HAL_SD_TxCpltCallback+0x38>)
 8018f86:	2201      	movs	r2, #1
 8018f88:	701a      	strb	r2, [r3, #0]
  }
}
 8018f8a:	bf00      	nop
 8018f8c:	370c      	adds	r7, #12
 8018f8e:	46bd      	mov	sp, r7
 8018f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018f94:	4770      	bx	lr
 8018f96:	bf00      	nop
 8018f98:	2400ddd0 	.word	0x2400ddd0
 8018f9c:	24009670 	.word	0x24009670
 8018fa0:	2400dddd 	.word	0x2400dddd

08018fa4 <HAL_SD_ErrorCallback>:

void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8018fa4:	b480      	push	{r7}
 8018fa6:	b083      	sub	sp, #12
 8018fa8:	af00      	add	r7, sp, #0
 8018faa:	6078      	str	r0, [r7, #4]
  if (hsd == sd_handle)
 8018fac:	4b0a      	ldr	r3, [pc, #40]	@ (8018fd8 <HAL_SD_ErrorCallback+0x34>)
 8018fae:	681b      	ldr	r3, [r3, #0]
 8018fb0:	687a      	ldr	r2, [r7, #4]
 8018fb2:	429a      	cmp	r2, r3
 8018fb4:	d10a      	bne.n	8018fcc <HAL_SD_ErrorCallback+0x28>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    brick6_sd_err_count++;
 8018fb6:	4b09      	ldr	r3, [pc, #36]	@ (8018fdc <HAL_SD_ErrorCallback+0x38>)
 8018fb8:	681b      	ldr	r3, [r3, #0]
 8018fba:	3301      	adds	r3, #1
 8018fbc:	4a07      	ldr	r2, [pc, #28]	@ (8018fdc <HAL_SD_ErrorCallback+0x38>)
 8018fbe:	6013      	str	r3, [r2, #0]
#endif
    sd_error = 1U;
 8018fc0:	4b07      	ldr	r3, [pc, #28]	@ (8018fe0 <HAL_SD_ErrorCallback+0x3c>)
 8018fc2:	2201      	movs	r2, #1
 8018fc4:	701a      	strb	r2, [r3, #0]
    sd_error_flag = 1U;
 8018fc6:	4b07      	ldr	r3, [pc, #28]	@ (8018fe4 <HAL_SD_ErrorCallback+0x40>)
 8018fc8:	2201      	movs	r2, #1
 8018fca:	701a      	strb	r2, [r3, #0]
  }
}
 8018fcc:	bf00      	nop
 8018fce:	370c      	adds	r7, #12
 8018fd0:	46bd      	mov	sp, r7
 8018fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018fd6:	4770      	bx	lr
 8018fd8:	2400ddd0 	.word	0x2400ddd0
 8018fdc:	24009674 	.word	0x24009674
 8018fe0:	2400dddb 	.word	0x2400dddb
 8018fe4:	2400ddde 	.word	0x2400ddde

08018fe8 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:

void HAL_SDEx_Read_DMADoubleBuffer0CpltCallback(SD_HandleTypeDef *hsd)
{
 8018fe8:	b480      	push	{r7}
 8018fea:	b083      	sub	sp, #12
 8018fec:	af00      	add	r7, sp, #0
 8018fee:	6078      	str	r0, [r7, #4]
  if (hsd != sd_handle)
 8018ff0:	4b11      	ldr	r3, [pc, #68]	@ (8019038 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x50>)
 8018ff2:	681b      	ldr	r3, [r3, #0]
 8018ff4:	687a      	ldr	r2, [r7, #4]
 8018ff6:	429a      	cmp	r2, r3
 8018ff8:	d117      	bne.n	801902a <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x42>
  {
    return;
  }

#if BRICK6_ENABLE_DIAGNOSTICS
  brick6_sd_buf0_cplt_count++;
 8018ffa:	4b10      	ldr	r3, [pc, #64]	@ (801903c <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x54>)
 8018ffc:	681b      	ldr	r3, [r3, #0]
 8018ffe:	3301      	adds	r3, #1
 8019000:	4a0e      	ldr	r2, [pc, #56]	@ (801903c <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x54>)
 8019002:	6013      	str	r3, [r2, #0]
#endif
  read_buf0_count++;
 8019004:	4b0e      	ldr	r3, [pc, #56]	@ (8019040 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x58>)
 8019006:	681b      	ldr	r3, [r3, #0]
 8019008:	3301      	adds	r3, #1
 801900a:	4a0d      	ldr	r2, [pc, #52]	@ (8019040 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x58>)
 801900c:	6013      	str	r3, [r2, #0]
  sd_stats.buffer0_count = read_buf0_count;
 801900e:	4b0c      	ldr	r3, [pc, #48]	@ (8019040 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x58>)
 8019010:	681b      	ldr	r3, [r3, #0]
 8019012:	4a0c      	ldr	r2, [pc, #48]	@ (8019044 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x5c>)
 8019014:	6093      	str	r3, [r2, #8]
  if (sd_operation == SD_STREAM_OP_READ)
 8019016:	4b0c      	ldr	r3, [pc, #48]	@ (8019048 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x60>)
 8019018:	781b      	ldrb	r3, [r3, #0]
 801901a:	2b01      	cmp	r3, #1
 801901c:	d102      	bne.n	8019024 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x3c>
  {
    sd_buf0_ready = 1U;
 801901e:	4b0b      	ldr	r3, [pc, #44]	@ (801904c <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x64>)
 8019020:	2201      	movs	r2, #1
 8019022:	701a      	strb	r2, [r3, #0]
  }
  (void)sd_log_callbacks;
 8019024:	4b0a      	ldr	r3, [pc, #40]	@ (8019050 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x68>)
 8019026:	781b      	ldrb	r3, [r3, #0]
 8019028:	e000      	b.n	801902c <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x44>
    return;
 801902a:	bf00      	nop
}
 801902c:	370c      	adds	r7, #12
 801902e:	46bd      	mov	sp, r7
 8019030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019034:	4770      	bx	lr
 8019036:	bf00      	nop
 8019038:	2400ddd0 	.word	0x2400ddd0
 801903c:	24009678 	.word	0x24009678
 8019040:	2400dde0 	.word	0x2400dde0
 8019044:	2400de0c 	.word	0x2400de0c
 8019048:	2400de1c 	.word	0x2400de1c
 801904c:	2400de1d 	.word	0x2400de1d
 8019050:	2400ddd8 	.word	0x2400ddd8

08019054 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:

void HAL_SDEx_Read_DMADoubleBuffer1CpltCallback(SD_HandleTypeDef *hsd)
{
 8019054:	b480      	push	{r7}
 8019056:	b083      	sub	sp, #12
 8019058:	af00      	add	r7, sp, #0
 801905a:	6078      	str	r0, [r7, #4]
  if (hsd != sd_handle)
 801905c:	4b11      	ldr	r3, [pc, #68]	@ (80190a4 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x50>)
 801905e:	681b      	ldr	r3, [r3, #0]
 8019060:	687a      	ldr	r2, [r7, #4]
 8019062:	429a      	cmp	r2, r3
 8019064:	d117      	bne.n	8019096 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x42>
  {
    return;
  }

#if BRICK6_ENABLE_DIAGNOSTICS
  brick6_sd_buf1_cplt_count++;
 8019066:	4b10      	ldr	r3, [pc, #64]	@ (80190a8 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x54>)
 8019068:	681b      	ldr	r3, [r3, #0]
 801906a:	3301      	adds	r3, #1
 801906c:	4a0e      	ldr	r2, [pc, #56]	@ (80190a8 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x54>)
 801906e:	6013      	str	r3, [r2, #0]
#endif
  read_buf1_count++;
 8019070:	4b0e      	ldr	r3, [pc, #56]	@ (80190ac <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x58>)
 8019072:	681b      	ldr	r3, [r3, #0]
 8019074:	3301      	adds	r3, #1
 8019076:	4a0d      	ldr	r2, [pc, #52]	@ (80190ac <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x58>)
 8019078:	6013      	str	r3, [r2, #0]
  sd_stats.buffer1_count = read_buf1_count;
 801907a:	4b0c      	ldr	r3, [pc, #48]	@ (80190ac <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x58>)
 801907c:	681b      	ldr	r3, [r3, #0]
 801907e:	4a0c      	ldr	r2, [pc, #48]	@ (80190b0 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x5c>)
 8019080:	60d3      	str	r3, [r2, #12]
  if (sd_operation == SD_STREAM_OP_READ)
 8019082:	4b0c      	ldr	r3, [pc, #48]	@ (80190b4 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x60>)
 8019084:	781b      	ldrb	r3, [r3, #0]
 8019086:	2b01      	cmp	r3, #1
 8019088:	d102      	bne.n	8019090 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x3c>
  {
    sd_buf1_ready = 1U;
 801908a:	4b0b      	ldr	r3, [pc, #44]	@ (80190b8 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x64>)
 801908c:	2201      	movs	r2, #1
 801908e:	701a      	strb	r2, [r3, #0]
  }
  (void)sd_log_callbacks;
 8019090:	4b0a      	ldr	r3, [pc, #40]	@ (80190bc <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x68>)
 8019092:	781b      	ldrb	r3, [r3, #0]
 8019094:	e000      	b.n	8019098 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x44>
    return;
 8019096:	bf00      	nop
}
 8019098:	370c      	adds	r7, #12
 801909a:	46bd      	mov	sp, r7
 801909c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80190a0:	4770      	bx	lr
 80190a2:	bf00      	nop
 80190a4:	2400ddd0 	.word	0x2400ddd0
 80190a8:	2400967c 	.word	0x2400967c
 80190ac:	2400dde4 	.word	0x2400dde4
 80190b0:	2400de0c 	.word	0x2400de0c
 80190b4:	2400de1c 	.word	0x2400de1c
 80190b8:	2400de1e 	.word	0x2400de1e
 80190bc:	2400ddd8 	.word	0x2400ddd8

080190c0 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:

void HAL_SDEx_Write_DMADoubleBuffer0CpltCallback(SD_HandleTypeDef *hsd)
{
 80190c0:	b580      	push	{r7, lr}
 80190c2:	b082      	sub	sp, #8
 80190c4:	af00      	add	r7, sp, #0
 80190c6:	6078      	str	r0, [r7, #4]
  if (hsd != sd_handle)
 80190c8:	4b0f      	ldr	r3, [pc, #60]	@ (8019108 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x48>)
 80190ca:	681b      	ldr	r3, [r3, #0]
 80190cc:	687a      	ldr	r2, [r7, #4]
 80190ce:	429a      	cmp	r2, r3
 80190d0:	d115      	bne.n	80190fe <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x3e>
  {
    return;
  }

  sd_write_count_buffer0++;
 80190d2:	4b0e      	ldr	r3, [pc, #56]	@ (801910c <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x4c>)
 80190d4:	681b      	ldr	r3, [r3, #0]
 80190d6:	3301      	adds	r3, #1
 80190d8:	4a0c      	ldr	r2, [pc, #48]	@ (801910c <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x4c>)
 80190da:	6013      	str	r3, [r2, #0]
  sd_stats.buffer0_count = sd_write_count_buffer0;
 80190dc:	4b0b      	ldr	r3, [pc, #44]	@ (801910c <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x4c>)
 80190de:	681b      	ldr	r3, [r3, #0]
 80190e0:	4a0b      	ldr	r2, [pc, #44]	@ (8019110 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x50>)
 80190e2:	6093      	str	r3, [r2, #8]
  Fill_Buffer(Buffer0, SD_STREAM_BUFFER_SIZE_BYTES / sizeof(uint32_t),
              sd_write_pattern0 + (sd_write_count_buffer0 * SD_STREAM_DATA_PATTERN_STEP));
 80190e4:	4b09      	ldr	r3, [pc, #36]	@ (801910c <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x4c>)
 80190e6:	681b      	ldr	r3, [r3, #0]
 80190e8:	041a      	lsls	r2, r3, #16
  Fill_Buffer(Buffer0, SD_STREAM_BUFFER_SIZE_BYTES / sizeof(uint32_t),
 80190ea:	4b0a      	ldr	r3, [pc, #40]	@ (8019114 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x54>)
 80190ec:	681b      	ldr	r3, [r3, #0]
 80190ee:	4413      	add	r3, r2
 80190f0:	461a      	mov	r2, r3
 80190f2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80190f6:	4808      	ldr	r0, [pc, #32]	@ (8019118 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x58>)
 80190f8:	f7ff fa9f 	bl	801863a <Fill_Buffer>
 80190fc:	e000      	b.n	8019100 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x40>
    return;
 80190fe:	bf00      	nop
}
 8019100:	3708      	adds	r7, #8
 8019102:	46bd      	mov	sp, r7
 8019104:	bd80      	pop	{r7, pc}
 8019106:	bf00      	nop
 8019108:	2400ddd0 	.word	0x2400ddd0
 801910c:	2400dde8 	.word	0x2400dde8
 8019110:	2400de0c 	.word	0x2400de0c
 8019114:	2400de04 	.word	0x2400de04
 8019118:	240163a0 	.word	0x240163a0

0801911c <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:

void HAL_SDEx_Write_DMADoubleBuffer1CpltCallback(SD_HandleTypeDef *hsd)
{
 801911c:	b580      	push	{r7, lr}
 801911e:	b082      	sub	sp, #8
 8019120:	af00      	add	r7, sp, #0
 8019122:	6078      	str	r0, [r7, #4]
  if (hsd != sd_handle)
 8019124:	4b0f      	ldr	r3, [pc, #60]	@ (8019164 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x48>)
 8019126:	681b      	ldr	r3, [r3, #0]
 8019128:	687a      	ldr	r2, [r7, #4]
 801912a:	429a      	cmp	r2, r3
 801912c:	d115      	bne.n	801915a <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x3e>
  {
    return;
  }

  sd_write_count_buffer1++;
 801912e:	4b0e      	ldr	r3, [pc, #56]	@ (8019168 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x4c>)
 8019130:	681b      	ldr	r3, [r3, #0]
 8019132:	3301      	adds	r3, #1
 8019134:	4a0c      	ldr	r2, [pc, #48]	@ (8019168 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x4c>)
 8019136:	6013      	str	r3, [r2, #0]
  sd_stats.buffer1_count = sd_write_count_buffer1;
 8019138:	4b0b      	ldr	r3, [pc, #44]	@ (8019168 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x4c>)
 801913a:	681b      	ldr	r3, [r3, #0]
 801913c:	4a0b      	ldr	r2, [pc, #44]	@ (801916c <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x50>)
 801913e:	60d3      	str	r3, [r2, #12]
  Fill_Buffer(Buffer1, SD_STREAM_BUFFER_SIZE_BYTES / sizeof(uint32_t),
              sd_write_pattern1 + (sd_write_count_buffer1 * SD_STREAM_DATA_PATTERN_STEP));
 8019140:	4b09      	ldr	r3, [pc, #36]	@ (8019168 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x4c>)
 8019142:	681b      	ldr	r3, [r3, #0]
 8019144:	041a      	lsls	r2, r3, #16
  Fill_Buffer(Buffer1, SD_STREAM_BUFFER_SIZE_BYTES / sizeof(uint32_t),
 8019146:	4b0a      	ldr	r3, [pc, #40]	@ (8019170 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x54>)
 8019148:	681b      	ldr	r3, [r3, #0]
 801914a:	4413      	add	r3, r2
 801914c:	461a      	mov	r2, r3
 801914e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8019152:	4808      	ldr	r0, [pc, #32]	@ (8019174 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x58>)
 8019154:	f7ff fa71 	bl	801863a <Fill_Buffer>
 8019158:	e000      	b.n	801915c <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x40>
    return;
 801915a:	bf00      	nop
}
 801915c:	3708      	adds	r7, #8
 801915e:	46bd      	mov	sp, r7
 8019160:	bd80      	pop	{r7, pc}
 8019162:	bf00      	nop
 8019164:	2400ddd0 	.word	0x2400ddd0
 8019168:	2400ddec 	.word	0x2400ddec
 801916c:	2400de0c 	.word	0x2400de0c
 8019170:	2400de08 	.word	0x2400de08
 8019174:	240173a0 	.word	0x240173a0

08019178 <MX_SDMMC1_SD_Init>:
SD_HandleTypeDef hsd1;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 8019178:	b580      	push	{r7, lr}
 801917a:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 801917c:	4b0f      	ldr	r3, [pc, #60]	@ (80191bc <MX_SDMMC1_SD_Init+0x44>)
 801917e:	4a10      	ldr	r2, [pc, #64]	@ (80191c0 <MX_SDMMC1_SD_Init+0x48>)
 8019180:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_FALLING;
 8019182:	4b0e      	ldr	r3, [pc, #56]	@ (80191bc <MX_SDMMC1_SD_Init+0x44>)
 8019184:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8019188:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 801918a:	4b0c      	ldr	r3, [pc, #48]	@ (80191bc <MX_SDMMC1_SD_Init+0x44>)
 801918c:	2200      	movs	r2, #0
 801918e:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8019190:	4b0a      	ldr	r3, [pc, #40]	@ (80191bc <MX_SDMMC1_SD_Init+0x44>)
 8019192:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8019196:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_ENABLE;
 8019198:	4b08      	ldr	r3, [pc, #32]	@ (80191bc <MX_SDMMC1_SD_Init+0x44>)
 801919a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 801919e:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 2;
 80191a0:	4b06      	ldr	r3, [pc, #24]	@ (80191bc <MX_SDMMC1_SD_Init+0x44>)
 80191a2:	2202      	movs	r2, #2
 80191a4:	615a      	str	r2, [r3, #20]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 80191a6:	4805      	ldr	r0, [pc, #20]	@ (80191bc <MX_SDMMC1_SD_Init+0x44>)
 80191a8:	f7f7 f822 	bl	80101f0 <HAL_SD_Init>
 80191ac:	4603      	mov	r3, r0
 80191ae:	2b00      	cmp	r3, #0
 80191b0:	d001      	beq.n	80191b6 <MX_SDMMC1_SD_Init+0x3e>
  {
    Error_Handler();
 80191b2:	f7fe fae7 	bl	8017784 <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 80191b6:	bf00      	nop
 80191b8:	bd80      	pop	{r7, pc}
 80191ba:	bf00      	nop
 80191bc:	2400de2c 	.word	0x2400de2c
 80191c0:	52007000 	.word	0x52007000

080191c4 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 80191c4:	b580      	push	{r7, lr}
 80191c6:	b0bc      	sub	sp, #240	@ 0xf0
 80191c8:	af00      	add	r7, sp, #0
 80191ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80191cc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80191d0:	2200      	movs	r2, #0
 80191d2:	601a      	str	r2, [r3, #0]
 80191d4:	605a      	str	r2, [r3, #4]
 80191d6:	609a      	str	r2, [r3, #8]
 80191d8:	60da      	str	r2, [r3, #12]
 80191da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80191dc:	f107 0318 	add.w	r3, r7, #24
 80191e0:	22c0      	movs	r2, #192	@ 0xc0
 80191e2:	2100      	movs	r1, #0
 80191e4:	4618      	mov	r0, r3
 80191e6:	f001 f9c7 	bl	801a578 <memset>
  if(sdHandle->Instance==SDMMC1)
 80191ea:	687b      	ldr	r3, [r7, #4]
 80191ec:	681b      	ldr	r3, [r3, #0]
 80191ee:	4a4f      	ldr	r2, [pc, #316]	@ (801932c <HAL_SD_MspInit+0x168>)
 80191f0:	4293      	cmp	r3, r2
 80191f2:	f040 8097 	bne.w	8019324 <HAL_SD_MspInit+0x160>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 80191f6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80191fa:	f04f 0300 	mov.w	r3, #0
 80191fe:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 8019202:	2300      	movs	r3, #0
 8019204:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8019206:	f107 0318 	add.w	r3, r7, #24
 801920a:	4618      	mov	r0, r3
 801920c:	f7f3 fb4c 	bl	800c8a8 <HAL_RCCEx_PeriphCLKConfig>
 8019210:	4603      	mov	r3, r0
 8019212:	2b00      	cmp	r3, #0
 8019214:	d001      	beq.n	801921a <HAL_SD_MspInit+0x56>
    {
      Error_Handler();
 8019216:	f7fe fab5 	bl	8017784 <Error_Handler>
    }

    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 801921a:	4b45      	ldr	r3, [pc, #276]	@ (8019330 <HAL_SD_MspInit+0x16c>)
 801921c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8019220:	4a43      	ldr	r2, [pc, #268]	@ (8019330 <HAL_SD_MspInit+0x16c>)
 8019222:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8019226:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 801922a:	4b41      	ldr	r3, [pc, #260]	@ (8019330 <HAL_SD_MspInit+0x16c>)
 801922c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8019230:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8019234:	617b      	str	r3, [r7, #20]
 8019236:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8019238:	4b3d      	ldr	r3, [pc, #244]	@ (8019330 <HAL_SD_MspInit+0x16c>)
 801923a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801923e:	4a3c      	ldr	r2, [pc, #240]	@ (8019330 <HAL_SD_MspInit+0x16c>)
 8019240:	f043 0304 	orr.w	r3, r3, #4
 8019244:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8019248:	4b39      	ldr	r3, [pc, #228]	@ (8019330 <HAL_SD_MspInit+0x16c>)
 801924a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801924e:	f003 0304 	and.w	r3, r3, #4
 8019252:	613b      	str	r3, [r7, #16]
 8019254:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8019256:	4b36      	ldr	r3, [pc, #216]	@ (8019330 <HAL_SD_MspInit+0x16c>)
 8019258:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801925c:	4a34      	ldr	r2, [pc, #208]	@ (8019330 <HAL_SD_MspInit+0x16c>)
 801925e:	f043 0308 	orr.w	r3, r3, #8
 8019262:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8019266:	4b32      	ldr	r3, [pc, #200]	@ (8019330 <HAL_SD_MspInit+0x16c>)
 8019268:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801926c:	f003 0308 	and.w	r3, r3, #8
 8019270:	60fb      	str	r3, [r7, #12]
 8019272:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8019274:	4b2e      	ldr	r3, [pc, #184]	@ (8019330 <HAL_SD_MspInit+0x16c>)
 8019276:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801927a:	4a2d      	ldr	r2, [pc, #180]	@ (8019330 <HAL_SD_MspInit+0x16c>)
 801927c:	f043 0302 	orr.w	r3, r3, #2
 8019280:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8019284:	4b2a      	ldr	r3, [pc, #168]	@ (8019330 <HAL_SD_MspInit+0x16c>)
 8019286:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801928a:	f003 0302 	and.w	r3, r3, #2
 801928e:	60bb      	str	r3, [r7, #8]
 8019290:	68bb      	ldr	r3, [r7, #8]
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    PB8     ------> SDMMC1_CKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8019292:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8019296:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801929a:	2302      	movs	r3, #2
 801929c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80192a0:	2300      	movs	r3, #0
 80192a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80192a6:	2303      	movs	r3, #3
 80192a8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 80192ac:	230c      	movs	r3, #12
 80192ae:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80192b2:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80192b6:	4619      	mov	r1, r3
 80192b8:	481e      	ldr	r0, [pc, #120]	@ (8019334 <HAL_SD_MspInit+0x170>)
 80192ba:	f7ee fbe3 	bl	8007a84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80192be:	2304      	movs	r3, #4
 80192c0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80192c4:	2302      	movs	r3, #2
 80192c6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80192ca:	2300      	movs	r3, #0
 80192cc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80192d0:	2303      	movs	r3, #3
 80192d2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 80192d6:	230c      	movs	r3, #12
 80192d8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80192dc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80192e0:	4619      	mov	r1, r3
 80192e2:	4815      	ldr	r0, [pc, #84]	@ (8019338 <HAL_SD_MspInit+0x174>)
 80192e4:	f7ee fbce 	bl	8007a84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80192e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80192ec:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80192f0:	2302      	movs	r3, #2
 80192f2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80192f6:	2300      	movs	r3, #0
 80192f8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80192fc:	2303      	movs	r3, #3
 80192fe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_SDIO1;
 8019302:	2307      	movs	r3, #7
 8019304:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8019308:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 801930c:	4619      	mov	r1, r3
 801930e:	480b      	ldr	r0, [pc, #44]	@ (801933c <HAL_SD_MspInit+0x178>)
 8019310:	f7ee fbb8 	bl	8007a84 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 8019314:	2200      	movs	r2, #0
 8019316:	2105      	movs	r1, #5
 8019318:	2031      	movs	r0, #49	@ 0x31
 801931a:	f7eb fd36 	bl	8004d8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 801931e:	2031      	movs	r0, #49	@ 0x31
 8019320:	f7eb fd4d 	bl	8004dbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 8019324:	bf00      	nop
 8019326:	37f0      	adds	r7, #240	@ 0xf0
 8019328:	46bd      	mov	sp, r7
 801932a:	bd80      	pop	{r7, pc}
 801932c:	52007000 	.word	0x52007000
 8019330:	58024400 	.word	0x58024400
 8019334:	58020800 	.word	0x58020800
 8019338:	58020c00 	.word	0x58020c00
 801933c:	58020400 	.word	0x58020400

08019340 <sdram_swap16>:
{
 8019340:	b480      	push	{r7}
 8019342:	b083      	sub	sp, #12
 8019344:	af00      	add	r7, sp, #0
 8019346:	6078      	str	r0, [r7, #4]
    return (value >> 16) | (value << 16);
 8019348:	687b      	ldr	r3, [r7, #4]
 801934a:	ea4f 4333 	mov.w	r3, r3, ror #16
}
 801934e:	4618      	mov	r0, r3
 8019350:	370c      	adds	r7, #12
 8019352:	46bd      	mov	sp, r7
 8019354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019358:	4770      	bx	lr

0801935a <sdram_write32>:
{
 801935a:	b590      	push	{r4, r7, lr}
 801935c:	b085      	sub	sp, #20
 801935e:	af00      	add	r7, sp, #0
 8019360:	6078      	str	r0, [r7, #4]
 8019362:	6039      	str	r1, [r7, #0]
    volatile uint32_t *mem = (uint32_t *)SDRAM_BANK_ADDR;
 8019364:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8019368:	60fb      	str	r3, [r7, #12]
    mem[index] = sdram_swap16(value);   /*  swap on write */
 801936a:	687b      	ldr	r3, [r7, #4]
 801936c:	009b      	lsls	r3, r3, #2
 801936e:	68fa      	ldr	r2, [r7, #12]
 8019370:	18d4      	adds	r4, r2, r3
 8019372:	6838      	ldr	r0, [r7, #0]
 8019374:	f7ff ffe4 	bl	8019340 <sdram_swap16>
 8019378:	4603      	mov	r3, r0
 801937a:	6023      	str	r3, [r4, #0]
}
 801937c:	bf00      	nop
 801937e:	3714      	adds	r7, #20
 8019380:	46bd      	mov	sp, r7
 8019382:	bd90      	pop	{r4, r7, pc}

08019384 <sdram_read32>:
{
 8019384:	b580      	push	{r7, lr}
 8019386:	b084      	sub	sp, #16
 8019388:	af00      	add	r7, sp, #0
 801938a:	6078      	str	r0, [r7, #4]
    volatile uint32_t *mem = (uint32_t *)SDRAM_BANK_ADDR;
 801938c:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8019390:	60fb      	str	r3, [r7, #12]
    uint32_t raw = mem[index];
 8019392:	687b      	ldr	r3, [r7, #4]
 8019394:	009b      	lsls	r3, r3, #2
 8019396:	68fa      	ldr	r2, [r7, #12]
 8019398:	4413      	add	r3, r2
 801939a:	681b      	ldr	r3, [r3, #0]
 801939c:	60bb      	str	r3, [r7, #8]
    return sdram_swap16(raw);           /*  swap on read */
 801939e:	68b8      	ldr	r0, [r7, #8]
 80193a0:	f7ff ffce 	bl	8019340 <sdram_swap16>
 80193a4:	4603      	mov	r3, r0
}
 80193a6:	4618      	mov	r0, r3
 80193a8:	3710      	adds	r7, #16
 80193aa:	46bd      	mov	sp, r7
 80193ac:	bd80      	pop	{r7, pc}
	...

080193b0 <SDRAM_Init>:
/* =========================================================
 * Public API
 * ========================================================= */

void SDRAM_Init(void)
{
 80193b0:	b580      	push	{r7, lr}
 80193b2:	b082      	sub	sp, #8
 80193b4:	af00      	add	r7, sp, #0
    const char *msg = "Starting SDRAM init...\r\n";
 80193b6:	4b10      	ldr	r3, [pc, #64]	@ (80193f8 <SDRAM_Init+0x48>)
 80193b8:	607b      	str	r3, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), 10);
 80193ba:	6878      	ldr	r0, [r7, #4]
 80193bc:	f7e6 ff9a 	bl	80002f4 <strlen>
 80193c0:	4603      	mov	r3, r0
 80193c2:	b29a      	uxth	r2, r3
 80193c4:	230a      	movs	r3, #10
 80193c6:	6879      	ldr	r1, [r7, #4]
 80193c8:	480c      	ldr	r0, [pc, #48]	@ (80193fc <SDRAM_Init+0x4c>)
 80193ca:	f7f8 fc44 	bl	8011c56 <HAL_UART_Transmit>

    SDRAM_Initialization_Sequence(&hsdram1, &sdram_command);
 80193ce:	490c      	ldr	r1, [pc, #48]	@ (8019400 <SDRAM_Init+0x50>)
 80193d0:	480c      	ldr	r0, [pc, #48]	@ (8019404 <SDRAM_Init+0x54>)
 80193d2:	f000 f8d1 	bl	8019578 <SDRAM_Initialization_Sequence>

    msg = "SDRAM init done\r\n";
 80193d6:	4b0c      	ldr	r3, [pc, #48]	@ (8019408 <SDRAM_Init+0x58>)
 80193d8:	607b      	str	r3, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), 10);
 80193da:	6878      	ldr	r0, [r7, #4]
 80193dc:	f7e6 ff8a 	bl	80002f4 <strlen>
 80193e0:	4603      	mov	r3, r0
 80193e2:	b29a      	uxth	r2, r3
 80193e4:	230a      	movs	r3, #10
 80193e6:	6879      	ldr	r1, [r7, #4]
 80193e8:	4804      	ldr	r0, [pc, #16]	@ (80193fc <SDRAM_Init+0x4c>)
 80193ea:	f7f8 fc34 	bl	8011c56 <HAL_UART_Transmit>
}
 80193ee:	bf00      	nop
 80193f0:	3708      	adds	r7, #8
 80193f2:	46bd      	mov	sp, r7
 80193f4:	bd80      	pop	{r7, pc}
 80193f6:	bf00      	nop
 80193f8:	0801b58c 	.word	0x0801b58c
 80193fc:	24015ec0 	.word	0x24015ec0
 8019400:	2400dea8 	.word	0x2400dea8
 8019404:	240096c8 	.word	0x240096c8
 8019408:	0801b5a8 	.word	0x0801b5a8

0801940c <SDRAM_Test>:

void SDRAM_Test(void)
{
 801940c:	b580      	push	{r7, lr}
 801940e:	b0a6      	sub	sp, #152	@ 0x98
 8019410:	af02      	add	r7, sp, #8
    uint32_t index = 0;
 8019412:	2300      	movs	r3, #0
 8019414:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    uint32_t status = 0;
 8019418:	2300      	movs	r3, #0
 801941a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    uint32_t fail_index = 0;
 801941e:	2300      	movs	r3, #0
 8019420:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    char log_buffer[128];

    HAL_UART_Transmit(&huart1, (uint8_t *)"Starting SDRAM test...\r\n", 25, 10);
 8019424:	230a      	movs	r3, #10
 8019426:	2219      	movs	r2, #25
 8019428:	494b      	ldr	r1, [pc, #300]	@ (8019558 <SDRAM_Test+0x14c>)
 801942a:	484c      	ldr	r0, [pc, #304]	@ (801955c <SDRAM_Test+0x150>)
 801942c:	f7f8 fc13 	bl	8011c56 <HAL_UART_Transmit>

    Fill_Buffer(sdram_tx_buffer, SDRAM_BUFFER_SIZE, 0xA244250FU);
 8019430:	4a4b      	ldr	r2, [pc, #300]	@ (8019560 <SDRAM_Test+0x154>)
 8019432:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8019436:	484b      	ldr	r0, [pc, #300]	@ (8019564 <SDRAM_Test+0x158>)
 8019438:	f000 f8fc 	bl	8019634 <Fill_Buffer>
    Fill_Buffer(sdram_rx_buffer, SDRAM_BUFFER_SIZE, 0xBBBBBBBBU);
 801943c:	f04f 32bb 	mov.w	r2, #3149642683	@ 0xbbbbbbbb
 8019440:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8019444:	4848      	ldr	r0, [pc, #288]	@ (8019568 <SDRAM_Test+0x15c>)
 8019446:	f000 f8f5 	bl	8019634 <Fill_Buffer>

    /* Write */
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 801944a:	2300      	movs	r3, #0
 801944c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8019450:	e00e      	b.n	8019470 <SDRAM_Test+0x64>
    {
        sdram_write32(index, sdram_tx_buffer[index]);
 8019452:	4a44      	ldr	r2, [pc, #272]	@ (8019564 <SDRAM_Test+0x158>)
 8019454:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8019458:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801945c:	4619      	mov	r1, r3
 801945e:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8019462:	f7ff ff7a 	bl	801935a <sdram_write32>
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 8019466:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801946a:	3301      	adds	r3, #1
 801946c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8019470:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8019474:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8019478:	d3eb      	bcc.n	8019452 <SDRAM_Test+0x46>
    }

    HAL_UART_Transmit(&huart1, (uint8_t *)"SDRAM write done\r\n", 18, 10);
 801947a:	230a      	movs	r3, #10
 801947c:	2212      	movs	r2, #18
 801947e:	493b      	ldr	r1, [pc, #236]	@ (801956c <SDRAM_Test+0x160>)
 8019480:	4836      	ldr	r0, [pc, #216]	@ (801955c <SDRAM_Test+0x150>)
 8019482:	f7f8 fbe8 	bl	8011c56 <HAL_UART_Transmit>

    /* Read */
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 8019486:	2300      	movs	r3, #0
 8019488:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801948c:	e00e      	b.n	80194ac <SDRAM_Test+0xa0>
    {
        sdram_rx_buffer[index] = sdram_read32(index);
 801948e:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8019492:	f7ff ff77 	bl	8019384 <sdram_read32>
 8019496:	4602      	mov	r2, r0
 8019498:	4933      	ldr	r1, [pc, #204]	@ (8019568 <SDRAM_Test+0x15c>)
 801949a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801949e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 80194a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80194a6:	3301      	adds	r3, #1
 80194a8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80194ac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80194b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80194b4:	d3eb      	bcc.n	801948e <SDRAM_Test+0x82>
    }

    /* Compare */
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 80194b6:	2300      	movs	r3, #0
 80194b8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80194bc:	e018      	b.n	80194f0 <SDRAM_Test+0xe4>
    {
        if (sdram_rx_buffer[index] != sdram_tx_buffer[index])
 80194be:	4a2a      	ldr	r2, [pc, #168]	@ (8019568 <SDRAM_Test+0x15c>)
 80194c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80194c4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80194c8:	4926      	ldr	r1, [pc, #152]	@ (8019564 <SDRAM_Test+0x158>)
 80194ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80194ce:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80194d2:	429a      	cmp	r2, r3
 80194d4:	d007      	beq.n	80194e6 <SDRAM_Test+0xda>
        {
            status = 1;
 80194d6:	2301      	movs	r3, #1
 80194d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
            fail_index = index;
 80194dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80194e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
            break;
 80194e4:	e009      	b.n	80194fa <SDRAM_Test+0xee>
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 80194e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80194ea:	3301      	adds	r3, #1
 80194ec:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80194f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80194f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80194f8:	d3e1      	bcc.n	80194be <SDRAM_Test+0xb2>
        }
    }

    if (status != 0U)
 80194fa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80194fe:	2b00      	cmp	r3, #0
 8019500:	d013      	beq.n	801952a <SDRAM_Test+0x11e>
    {
        snprintf(log_buffer, sizeof(log_buffer),
                 "SDRAM test FAILED at index %lu: got 0x%08lX expected 0x%08lX\r\n",
                 (unsigned long)fail_index,
                 (unsigned long)sdram_rx_buffer[fail_index],
 8019502:	4a19      	ldr	r2, [pc, #100]	@ (8019568 <SDRAM_Test+0x15c>)
 8019504:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8019508:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
                 (unsigned long)sdram_tx_buffer[fail_index]);
 801950c:	4915      	ldr	r1, [pc, #84]	@ (8019564 <SDRAM_Test+0x158>)
 801950e:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8019512:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
        snprintf(log_buffer, sizeof(log_buffer),
 8019516:	1d38      	adds	r0, r7, #4
 8019518:	9201      	str	r2, [sp, #4]
 801951a:	9300      	str	r3, [sp, #0]
 801951c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8019520:	4a13      	ldr	r2, [pc, #76]	@ (8019570 <SDRAM_Test+0x164>)
 8019522:	2180      	movs	r1, #128	@ 0x80
 8019524:	f000 ffb6 	bl	801a494 <sniprintf>
 8019528:	e006      	b.n	8019538 <SDRAM_Test+0x12c>
    }
    else
    {
        snprintf(log_buffer, sizeof(log_buffer),
 801952a:	1d38      	adds	r0, r7, #4
 801952c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8019530:	4a10      	ldr	r2, [pc, #64]	@ (8019574 <SDRAM_Test+0x168>)
 8019532:	2180      	movs	r1, #128	@ 0x80
 8019534:	f000 ffae 	bl	801a494 <sniprintf>
                 "SDRAM test OK (%lu words)\r\n",
                 (unsigned long)SDRAM_BUFFER_SIZE);
    }

    HAL_UART_Transmit(&huart1, (uint8_t *)log_buffer, strlen(log_buffer), 10);
 8019538:	1d3b      	adds	r3, r7, #4
 801953a:	4618      	mov	r0, r3
 801953c:	f7e6 feda 	bl	80002f4 <strlen>
 8019540:	4603      	mov	r3, r0
 8019542:	b29a      	uxth	r2, r3
 8019544:	1d39      	adds	r1, r7, #4
 8019546:	230a      	movs	r3, #10
 8019548:	4804      	ldr	r0, [pc, #16]	@ (801955c <SDRAM_Test+0x150>)
 801954a:	f7f8 fb84 	bl	8011c56 <HAL_UART_Transmit>
}
 801954e:	bf00      	nop
 8019550:	3790      	adds	r7, #144	@ 0x90
 8019552:	46bd      	mov	sp, r7
 8019554:	bd80      	pop	{r7, pc}
 8019556:	bf00      	nop
 8019558:	0801b5bc 	.word	0x0801b5bc
 801955c:	24015ec0 	.word	0x24015ec0
 8019560:	a244250f 	.word	0xa244250f
 8019564:	2400deb8 	.word	0x2400deb8
 8019568:	24011eb8 	.word	0x24011eb8
 801956c:	0801b5d8 	.word	0x0801b5d8
 8019570:	0801b5ec 	.word	0x0801b5ec
 8019574:	0801b62c 	.word	0x0801b62c

08019578 <SDRAM_Initialization_Sequence>:
 * SDRAM Initialization Sequence (ST style)
 * ========================================================= */

static void SDRAM_Initialization_Sequence(SDRAM_HandleTypeDef *hsdram,
                                          FMC_SDRAM_CommandTypeDef *command)
{
 8019578:	b580      	push	{r7, lr}
 801957a:	b084      	sub	sp, #16
 801957c:	af00      	add	r7, sp, #0
 801957e:	6078      	str	r0, [r7, #4]
 8019580:	6039      	str	r1, [r7, #0]
    __IO uint32_t tmpmrd = 0;
 8019582:	2300      	movs	r3, #0
 8019584:	60fb      	str	r3, [r7, #12]

    /* Step 1: Clock enable */
    command->CommandMode = FMC_SDRAM_CMD_CLK_ENABLE;
 8019586:	683b      	ldr	r3, [r7, #0]
 8019588:	2201      	movs	r2, #1
 801958a:	601a      	str	r2, [r3, #0]
    command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 801958c:	683b      	ldr	r3, [r7, #0]
 801958e:	2210      	movs	r2, #16
 8019590:	605a      	str	r2, [r3, #4]
    command->AutoRefreshNumber = 1;
 8019592:	683b      	ldr	r3, [r7, #0]
 8019594:	2201      	movs	r2, #1
 8019596:	609a      	str	r2, [r3, #8]
    command->ModeRegisterDefinition = 0;
 8019598:	683b      	ldr	r3, [r7, #0]
 801959a:	2200      	movs	r2, #0
 801959c:	60da      	str	r2, [r3, #12]
    HAL_SDRAM_SendCommand(hsdram, command, SDRAM_TIMEOUT);
 801959e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80195a2:	6839      	ldr	r1, [r7, #0]
 80195a4:	6878      	ldr	r0, [r7, #4]
 80195a6:	f7f8 faa9 	bl	8011afc <HAL_SDRAM_SendCommand>

    HAL_Delay(1);
 80195aa:	2001      	movs	r0, #1
 80195ac:	f7eb fae2 	bl	8004b74 <HAL_Delay>

    /* Step 2: Precharge all */
    command->CommandMode = FMC_SDRAM_CMD_PALL;
 80195b0:	683b      	ldr	r3, [r7, #0]
 80195b2:	2202      	movs	r2, #2
 80195b4:	601a      	str	r2, [r3, #0]
    command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 80195b6:	683b      	ldr	r3, [r7, #0]
 80195b8:	2210      	movs	r2, #16
 80195ba:	605a      	str	r2, [r3, #4]
    command->AutoRefreshNumber = 1;
 80195bc:	683b      	ldr	r3, [r7, #0]
 80195be:	2201      	movs	r2, #1
 80195c0:	609a      	str	r2, [r3, #8]
    command->ModeRegisterDefinition = 0;
 80195c2:	683b      	ldr	r3, [r7, #0]
 80195c4:	2200      	movs	r2, #0
 80195c6:	60da      	str	r2, [r3, #12]
    HAL_SDRAM_SendCommand(hsdram, command, SDRAM_TIMEOUT);
 80195c8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80195cc:	6839      	ldr	r1, [r7, #0]
 80195ce:	6878      	ldr	r0, [r7, #4]
 80195d0:	f7f8 fa94 	bl	8011afc <HAL_SDRAM_SendCommand>

    /* Step 3: Auto-refresh */
    command->CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80195d4:	683b      	ldr	r3, [r7, #0]
 80195d6:	2203      	movs	r2, #3
 80195d8:	601a      	str	r2, [r3, #0]
    command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 80195da:	683b      	ldr	r3, [r7, #0]
 80195dc:	2210      	movs	r2, #16
 80195de:	605a      	str	r2, [r3, #4]
    command->AutoRefreshNumber = 8;
 80195e0:	683b      	ldr	r3, [r7, #0]
 80195e2:	2208      	movs	r2, #8
 80195e4:	609a      	str	r2, [r3, #8]
    command->ModeRegisterDefinition = 0;
 80195e6:	683b      	ldr	r3, [r7, #0]
 80195e8:	2200      	movs	r2, #0
 80195ea:	60da      	str	r2, [r3, #12]
    HAL_SDRAM_SendCommand(hsdram, command, SDRAM_TIMEOUT);
 80195ec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80195f0:	6839      	ldr	r1, [r7, #0]
 80195f2:	6878      	ldr	r0, [r7, #4]
 80195f4:	f7f8 fa82 	bl	8011afc <HAL_SDRAM_SendCommand>

    /* Step 4: Load mode register */
    tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1 |
 80195f8:	f44f 730c 	mov.w	r3, #560	@ 0x230
 80195fc:	60fb      	str	r3, [r7, #12]
             SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL |
             SDRAM_MODEREG_CAS_LATENCY_3 |
             SDRAM_MODEREG_OPERATING_MODE_STANDARD |
             SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

    command->CommandMode = FMC_SDRAM_CMD_LOAD_MODE;
 80195fe:	683b      	ldr	r3, [r7, #0]
 8019600:	2204      	movs	r2, #4
 8019602:	601a      	str	r2, [r3, #0]
    command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 8019604:	683b      	ldr	r3, [r7, #0]
 8019606:	2210      	movs	r2, #16
 8019608:	605a      	str	r2, [r3, #4]
    command->AutoRefreshNumber = 1;
 801960a:	683b      	ldr	r3, [r7, #0]
 801960c:	2201      	movs	r2, #1
 801960e:	609a      	str	r2, [r3, #8]
    command->ModeRegisterDefinition = tmpmrd;
 8019610:	68fa      	ldr	r2, [r7, #12]
 8019612:	683b      	ldr	r3, [r7, #0]
 8019614:	60da      	str	r2, [r3, #12]
    HAL_SDRAM_SendCommand(hsdram, command, SDRAM_TIMEOUT);
 8019616:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801961a:	6839      	ldr	r1, [r7, #0]
 801961c:	6878      	ldr	r0, [r7, #4]
 801961e:	f7f8 fa6d 	bl	8011afc <HAL_SDRAM_SendCommand>

    /* Step 5: Set refresh rate */
    HAL_SDRAM_ProgramRefreshRate(hsdram, REFRESH_COUNT);
 8019622:	f240 310d 	movw	r1, #781	@ 0x30d
 8019626:	6878      	ldr	r0, [r7, #4]
 8019628:	f7f8 fa9d 	bl	8011b66 <HAL_SDRAM_ProgramRefreshRate>
}
 801962c:	bf00      	nop
 801962e:	3710      	adds	r7, #16
 8019630:	46bd      	mov	sp, r7
 8019632:	bd80      	pop	{r7, pc}

08019634 <Fill_Buffer>:
/* =========================================================
 * Utils
 * ========================================================= */

static void Fill_Buffer(uint32_t *pBuffer, uint32_t buffer_length, uint32_t offset)
{
 8019634:	b480      	push	{r7}
 8019636:	b087      	sub	sp, #28
 8019638:	af00      	add	r7, sp, #0
 801963a:	60f8      	str	r0, [r7, #12]
 801963c:	60b9      	str	r1, [r7, #8]
 801963e:	607a      	str	r2, [r7, #4]
    for (uint32_t index = 0; index < buffer_length; index++)
 8019640:	2300      	movs	r3, #0
 8019642:	617b      	str	r3, [r7, #20]
 8019644:	e00a      	b.n	801965c <Fill_Buffer+0x28>
    {
        pBuffer[index] = index + offset;
 8019646:	697b      	ldr	r3, [r7, #20]
 8019648:	009b      	lsls	r3, r3, #2
 801964a:	68fa      	ldr	r2, [r7, #12]
 801964c:	4413      	add	r3, r2
 801964e:	6979      	ldr	r1, [r7, #20]
 8019650:	687a      	ldr	r2, [r7, #4]
 8019652:	440a      	add	r2, r1
 8019654:	601a      	str	r2, [r3, #0]
    for (uint32_t index = 0; index < buffer_length; index++)
 8019656:	697b      	ldr	r3, [r7, #20]
 8019658:	3301      	adds	r3, #1
 801965a:	617b      	str	r3, [r7, #20]
 801965c:	697a      	ldr	r2, [r7, #20]
 801965e:	68bb      	ldr	r3, [r7, #8]
 8019660:	429a      	cmp	r2, r3
 8019662:	d3f0      	bcc.n	8019646 <Fill_Buffer+0x12>
    }
}
 8019664:	bf00      	nop
 8019666:	bf00      	nop
 8019668:	371c      	adds	r7, #28
 801966a:	46bd      	mov	sp, r7
 801966c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019670:	4770      	bx	lr
	...

08019674 <SDRAM_Alloc_Reset>:
    sdram_alloc_size = size_bytes;
    sdram_alloc_offset = 0U;
}

void SDRAM_Alloc_Reset(void)
{
 8019674:	b480      	push	{r7}
 8019676:	af00      	add	r7, sp, #0
    sdram_alloc_offset = 0U;
 8019678:	4b03      	ldr	r3, [pc, #12]	@ (8019688 <SDRAM_Alloc_Reset+0x14>)
 801967a:	2200      	movs	r2, #0
 801967c:	601a      	str	r2, [r3, #0]
}
 801967e:	bf00      	nop
 8019680:	46bd      	mov	sp, r7
 8019682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019686:	4770      	bx	lr
 8019688:	24015eb8 	.word	0x24015eb8

0801968c <Align_Up>:

static uint32_t Align_Up(uint32_t value, uint32_t alignment)
{
 801968c:	b480      	push	{r7}
 801968e:	b085      	sub	sp, #20
 8019690:	af00      	add	r7, sp, #0
 8019692:	6078      	str	r0, [r7, #4]
 8019694:	6039      	str	r1, [r7, #0]
    if (alignment == 0U)
 8019696:	683b      	ldr	r3, [r7, #0]
 8019698:	2b00      	cmp	r3, #0
 801969a:	d101      	bne.n	80196a0 <Align_Up+0x14>
    {
        return value;
 801969c:	687b      	ldr	r3, [r7, #4]
 801969e:	e008      	b.n	80196b2 <Align_Up+0x26>
    }

    uint32_t mask = alignment - 1U;
 80196a0:	683b      	ldr	r3, [r7, #0]
 80196a2:	3b01      	subs	r3, #1
 80196a4:	60fb      	str	r3, [r7, #12]
    return (value + mask) & ~mask;
 80196a6:	687a      	ldr	r2, [r7, #4]
 80196a8:	68fb      	ldr	r3, [r7, #12]
 80196aa:	441a      	add	r2, r3
 80196ac:	68fb      	ldr	r3, [r7, #12]
 80196ae:	43db      	mvns	r3, r3
 80196b0:	4013      	ands	r3, r2
}
 80196b2:	4618      	mov	r0, r3
 80196b4:	3714      	adds	r7, #20
 80196b6:	46bd      	mov	sp, r7
 80196b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80196bc:	4770      	bx	lr
	...

080196c0 <SDRAM_Alloc>:

void *SDRAM_Alloc(uint32_t size_bytes, uint32_t alignment)
{
 80196c0:	b580      	push	{r7, lr}
 80196c2:	b084      	sub	sp, #16
 80196c4:	af00      	add	r7, sp, #0
 80196c6:	6078      	str	r0, [r7, #4]
 80196c8:	6039      	str	r1, [r7, #0]
    uint32_t aligned_offset = Align_Up(sdram_alloc_offset, alignment);
 80196ca:	4b0e      	ldr	r3, [pc, #56]	@ (8019704 <SDRAM_Alloc+0x44>)
 80196cc:	681b      	ldr	r3, [r3, #0]
 80196ce:	6839      	ldr	r1, [r7, #0]
 80196d0:	4618      	mov	r0, r3
 80196d2:	f7ff ffdb 	bl	801968c <Align_Up>
 80196d6:	60f8      	str	r0, [r7, #12]
    uint32_t next_offset = aligned_offset + size_bytes;
 80196d8:	68fa      	ldr	r2, [r7, #12]
 80196da:	687b      	ldr	r3, [r7, #4]
 80196dc:	4413      	add	r3, r2
 80196de:	60bb      	str	r3, [r7, #8]

    if (next_offset > sdram_alloc_size)
 80196e0:	4b09      	ldr	r3, [pc, #36]	@ (8019708 <SDRAM_Alloc+0x48>)
 80196e2:	681b      	ldr	r3, [r3, #0]
 80196e4:	68ba      	ldr	r2, [r7, #8]
 80196e6:	429a      	cmp	r2, r3
 80196e8:	d901      	bls.n	80196ee <SDRAM_Alloc+0x2e>
    {
        return NULL;
 80196ea:	2300      	movs	r3, #0
 80196ec:	e006      	b.n	80196fc <SDRAM_Alloc+0x3c>
    }

    sdram_alloc_offset = next_offset;
 80196ee:	4a05      	ldr	r2, [pc, #20]	@ (8019704 <SDRAM_Alloc+0x44>)
 80196f0:	68bb      	ldr	r3, [r7, #8]
 80196f2:	6013      	str	r3, [r2, #0]
    return (void *)(sdram_alloc_base + aligned_offset);
 80196f4:	4b05      	ldr	r3, [pc, #20]	@ (801970c <SDRAM_Alloc+0x4c>)
 80196f6:	681a      	ldr	r2, [r3, #0]
 80196f8:	68fb      	ldr	r3, [r7, #12]
 80196fa:	4413      	add	r3, r2
}
 80196fc:	4618      	mov	r0, r3
 80196fe:	3710      	adds	r7, #16
 8019700:	46bd      	mov	sp, r7
 8019702:	bd80      	pop	{r7, pc}
 8019704:	24015eb8 	.word	0x24015eb8
 8019708:	24000164 	.word	0x24000164
 801970c:	24000160 	.word	0x24000160

08019710 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8019710:	b480      	push	{r7}
 8019712:	b083      	sub	sp, #12
 8019714:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8019716:	4b0a      	ldr	r3, [pc, #40]	@ (8019740 <HAL_MspInit+0x30>)
 8019718:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801971c:	4a08      	ldr	r2, [pc, #32]	@ (8019740 <HAL_MspInit+0x30>)
 801971e:	f043 0302 	orr.w	r3, r3, #2
 8019722:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8019726:	4b06      	ldr	r3, [pc, #24]	@ (8019740 <HAL_MspInit+0x30>)
 8019728:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801972c:	f003 0302 	and.w	r3, r3, #2
 8019730:	607b      	str	r3, [r7, #4]
 8019732:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8019734:	bf00      	nop
 8019736:	370c      	adds	r7, #12
 8019738:	46bd      	mov	sp, r7
 801973a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801973e:	4770      	bx	lr
 8019740:	58024400 	.word	0x58024400

08019744 <uart_log>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void uart_log(const char *message)
{
 8019744:	b580      	push	{r7, lr}
 8019746:	b082      	sub	sp, #8
 8019748:	af00      	add	r7, sp, #0
 801974a:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 801974c:	6878      	ldr	r0, [r7, #4]
 801974e:	f7e6 fdd1 	bl	80002f4 <strlen>
 8019752:	4603      	mov	r3, r0
 8019754:	b29a      	uxth	r2, r3
 8019756:	230a      	movs	r3, #10
 8019758:	6879      	ldr	r1, [r7, #4]
 801975a:	4803      	ldr	r0, [pc, #12]	@ (8019768 <uart_log+0x24>)
 801975c:	f7f8 fa7b 	bl	8011c56 <HAL_UART_Transmit>
}
 8019760:	bf00      	nop
 8019762:	3708      	adds	r7, #8
 8019764:	46bd      	mov	sp, r7
 8019766:	bd80      	pop	{r7, pc}
 8019768:	24015ec0 	.word	0x24015ec0

0801976c <uart_log_hex>:

static void uart_log_hex(const char *label, uint32_t value)
{
 801976c:	b580      	push	{r7, lr}
 801976e:	b09c      	sub	sp, #112	@ 0x70
 8019770:	af02      	add	r7, sp, #8
 8019772:	6078      	str	r0, [r7, #4]
 8019774:	6039      	str	r1, [r7, #0]
  char buffer[96];
  snprintf(buffer, sizeof(buffer), "%s0x%08lX\r\n", label, (unsigned long)value);
 8019776:	f107 0008 	add.w	r0, r7, #8
 801977a:	683b      	ldr	r3, [r7, #0]
 801977c:	9300      	str	r3, [sp, #0]
 801977e:	687b      	ldr	r3, [r7, #4]
 8019780:	4a06      	ldr	r2, [pc, #24]	@ (801979c <uart_log_hex+0x30>)
 8019782:	2160      	movs	r1, #96	@ 0x60
 8019784:	f000 fe86 	bl	801a494 <sniprintf>
  uart_log(buffer);
 8019788:	f107 0308 	add.w	r3, r7, #8
 801978c:	4618      	mov	r0, r3
 801978e:	f7ff ffd9 	bl	8019744 <uart_log>
}
 8019792:	bf00      	nop
 8019794:	3768      	adds	r7, #104	@ 0x68
 8019796:	46bd      	mov	sp, r7
 8019798:	bd80      	pop	{r7, pc}
 801979a:	bf00      	nop
 801979c:	0801b648 	.word	0x0801b648

080197a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80197a0:	b480      	push	{r7}
 80197a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80197a4:	bf00      	nop
 80197a6:	e7fd      	b.n	80197a4 <NMI_Handler+0x4>

080197a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80197a8:	b580      	push	{r7, lr}
 80197aa:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80197ac:	b672      	cpsid	i
}
 80197ae:	bf00      	nop
  /* USER CODE BEGIN HardFault_IRQn 0 */
  __disable_irq();
  uart_log("\r\nHardFault\r\n");
 80197b0:	480e      	ldr	r0, [pc, #56]	@ (80197ec <HardFault_Handler+0x44>)
 80197b2:	f7ff ffc7 	bl	8019744 <uart_log>
  uart_log_hex("CFSR=", SCB->CFSR);
 80197b6:	4b0e      	ldr	r3, [pc, #56]	@ (80197f0 <HardFault_Handler+0x48>)
 80197b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80197ba:	4619      	mov	r1, r3
 80197bc:	480d      	ldr	r0, [pc, #52]	@ (80197f4 <HardFault_Handler+0x4c>)
 80197be:	f7ff ffd5 	bl	801976c <uart_log_hex>
  uart_log_hex("HFSR=", SCB->HFSR);
 80197c2:	4b0b      	ldr	r3, [pc, #44]	@ (80197f0 <HardFault_Handler+0x48>)
 80197c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80197c6:	4619      	mov	r1, r3
 80197c8:	480b      	ldr	r0, [pc, #44]	@ (80197f8 <HardFault_Handler+0x50>)
 80197ca:	f7ff ffcf 	bl	801976c <uart_log_hex>
  uart_log_hex("MMFAR=", SCB->MMFAR);
 80197ce:	4b08      	ldr	r3, [pc, #32]	@ (80197f0 <HardFault_Handler+0x48>)
 80197d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80197d2:	4619      	mov	r1, r3
 80197d4:	4809      	ldr	r0, [pc, #36]	@ (80197fc <HardFault_Handler+0x54>)
 80197d6:	f7ff ffc9 	bl	801976c <uart_log_hex>
  uart_log_hex("BFAR=", SCB->BFAR);
 80197da:	4b05      	ldr	r3, [pc, #20]	@ (80197f0 <HardFault_Handler+0x48>)
 80197dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80197de:	4619      	mov	r1, r3
 80197e0:	4807      	ldr	r0, [pc, #28]	@ (8019800 <HardFault_Handler+0x58>)
 80197e2:	f7ff ffc3 	bl	801976c <uart_log_hex>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80197e6:	bf00      	nop
 80197e8:	e7fd      	b.n	80197e6 <HardFault_Handler+0x3e>
 80197ea:	bf00      	nop
 80197ec:	0801b654 	.word	0x0801b654
 80197f0:	e000ed00 	.word	0xe000ed00
 80197f4:	0801b664 	.word	0x0801b664
 80197f8:	0801b66c 	.word	0x0801b66c
 80197fc:	0801b674 	.word	0x0801b674
 8019800:	0801b67c 	.word	0x0801b67c

08019804 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8019804:	b480      	push	{r7}
 8019806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
	  __BKPT(0);
 8019808:	be00      	bkpt	0x0000
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 801980a:	bf00      	nop
 801980c:	e7fd      	b.n	801980a <MemManage_Handler+0x6>

0801980e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 801980e:	b480      	push	{r7}
 8019810:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
	  __BKPT(0);
 8019812:	be00      	bkpt	0x0000
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8019814:	bf00      	nop
 8019816:	e7fd      	b.n	8019814 <BusFault_Handler+0x6>

08019818 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8019818:	b480      	push	{r7}
 801981a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */
	  __BKPT(0);
 801981c:	be00      	bkpt	0x0000
  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 801981e:	bf00      	nop
 8019820:	e7fd      	b.n	801981e <UsageFault_Handler+0x6>

08019822 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8019822:	b480      	push	{r7}
 8019824:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8019826:	bf00      	nop
 8019828:	46bd      	mov	sp, r7
 801982a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801982e:	4770      	bx	lr

08019830 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8019830:	b480      	push	{r7}
 8019832:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8019834:	bf00      	nop
 8019836:	46bd      	mov	sp, r7
 8019838:	f85d 7b04 	ldr.w	r7, [sp], #4
 801983c:	4770      	bx	lr

0801983e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 801983e:	b480      	push	{r7}
 8019840:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8019842:	bf00      	nop
 8019844:	46bd      	mov	sp, r7
 8019846:	f85d 7b04 	ldr.w	r7, [sp], #4
 801984a:	4770      	bx	lr

0801984c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 801984c:	b580      	push	{r7, lr}
 801984e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8019850:	f7eb f970 	bl	8004b34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8019854:	bf00      	nop
 8019856:	bd80      	pop	{r7, pc}

08019858 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8019858:	b580      	push	{r7, lr}
 801985a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 801985c:	4802      	ldr	r0, [pc, #8]	@ (8019868 <DMA1_Stream0_IRQHandler+0x10>)
 801985e:	f7ec fdf3 	bl	8006448 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8019862:	bf00      	nop
 8019864:	bd80      	pop	{r7, pc}
 8019866:	bf00      	nop
 8019868:	24009cd0 	.word	0x24009cd0

0801986c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 801986c:	b580      	push	{r7, lr}
 801986e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_b);
 8019870:	4802      	ldr	r0, [pc, #8]	@ (801987c <DMA1_Stream1_IRQHandler+0x10>)
 8019872:	f7ec fde9 	bl	8006448 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8019876:	bf00      	nop
 8019878:	bd80      	pop	{r7, pc}
 801987a:	bf00      	nop
 801987c:	24009d48 	.word	0x24009d48

08019880 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8019880:	b580      	push	{r7, lr}
 8019882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8019884:	4802      	ldr	r0, [pc, #8]	@ (8019890 <SDMMC1_IRQHandler+0x10>)
 8019886:	f7f6 fdd3 	bl	8010430 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 801988a:	bf00      	nop
 801988c:	bd80      	pop	{r7, pc}
 801988e:	bf00      	nop
 8019890:	2400de2c 	.word	0x2400de2c

08019894 <SAI1_IRQHandler>:

/**
  * @brief This function handles SAI1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 8019894:	b580      	push	{r7, lr}
 8019896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI1_IRQn 0 */

  /* USER CODE END SAI1_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA1);
 8019898:	4803      	ldr	r0, [pc, #12]	@ (80198a8 <SAI1_IRQHandler+0x14>)
 801989a:	f7f6 f987 	bl	800fbac <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB1);
 801989e:	4803      	ldr	r0, [pc, #12]	@ (80198ac <SAI1_IRQHandler+0x18>)
 80198a0:	f7f6 f984 	bl	800fbac <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 80198a4:	bf00      	nop
 80198a6:	bd80      	pop	{r7, pc}
 80198a8:	24009ba0 	.word	0x24009ba0
 80198ac:	24009c38 	.word	0x24009c38

080198b0 <OTG_HS_IRQHandler>:

/* USER CODE BEGIN 1 */
void OTG_HS_IRQHandler(void)
{
 80198b0:	b580      	push	{r7, lr}
 80198b2:	af00      	add	r7, sp, #0
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 80198b4:	4802      	ldr	r0, [pc, #8]	@ (80198c0 <OTG_HS_IRQHandler+0x10>)
 80198b6:	f7ee fd9f 	bl	80083f8 <HAL_HCD_IRQHandler>
}
 80198ba:	bf00      	nop
 80198bc:	bd80      	pop	{r7, pc}
 80198be:	bf00      	nop
 80198c0:	2400124c 	.word	0x2400124c

080198c4 <OTG_FS_IRQHandler>:

void OTG_FS_IRQHandler(void)
{
 80198c4:	b580      	push	{r7, lr}
 80198c6:	af00      	add	r7, sp, #0
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80198c8:	4802      	ldr	r0, [pc, #8]	@ (80198d4 <OTG_FS_IRQHandler+0x10>)
 80198ca:	f7f0 fe5d 	bl	800a588 <HAL_PCD_IRQHandler>
}
 80198ce:	bf00      	nop
 80198d0:	bd80      	pop	{r7, pc}
 80198d2:	bf00      	nop
 80198d4:	24000b54 	.word	0x24000b54

080198d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80198d8:	b580      	push	{r7, lr}
 80198da:	b086      	sub	sp, #24
 80198dc:	af00      	add	r7, sp, #0
 80198de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80198e0:	4a14      	ldr	r2, [pc, #80]	@ (8019934 <_sbrk+0x5c>)
 80198e2:	4b15      	ldr	r3, [pc, #84]	@ (8019938 <_sbrk+0x60>)
 80198e4:	1ad3      	subs	r3, r2, r3
 80198e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80198e8:	697b      	ldr	r3, [r7, #20]
 80198ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80198ec:	4b13      	ldr	r3, [pc, #76]	@ (801993c <_sbrk+0x64>)
 80198ee:	681b      	ldr	r3, [r3, #0]
 80198f0:	2b00      	cmp	r3, #0
 80198f2:	d102      	bne.n	80198fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80198f4:	4b11      	ldr	r3, [pc, #68]	@ (801993c <_sbrk+0x64>)
 80198f6:	4a12      	ldr	r2, [pc, #72]	@ (8019940 <_sbrk+0x68>)
 80198f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80198fa:	4b10      	ldr	r3, [pc, #64]	@ (801993c <_sbrk+0x64>)
 80198fc:	681a      	ldr	r2, [r3, #0]
 80198fe:	687b      	ldr	r3, [r7, #4]
 8019900:	4413      	add	r3, r2
 8019902:	693a      	ldr	r2, [r7, #16]
 8019904:	429a      	cmp	r2, r3
 8019906:	d207      	bcs.n	8019918 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8019908:	f000 fe3e 	bl	801a588 <__errno>
 801990c:	4603      	mov	r3, r0
 801990e:	220c      	movs	r2, #12
 8019910:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8019912:	f04f 33ff 	mov.w	r3, #4294967295
 8019916:	e009      	b.n	801992c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8019918:	4b08      	ldr	r3, [pc, #32]	@ (801993c <_sbrk+0x64>)
 801991a:	681b      	ldr	r3, [r3, #0]
 801991c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 801991e:	4b07      	ldr	r3, [pc, #28]	@ (801993c <_sbrk+0x64>)
 8019920:	681a      	ldr	r2, [r3, #0]
 8019922:	687b      	ldr	r3, [r7, #4]
 8019924:	4413      	add	r3, r2
 8019926:	4a05      	ldr	r2, [pc, #20]	@ (801993c <_sbrk+0x64>)
 8019928:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 801992a:	68fb      	ldr	r3, [r7, #12]
}
 801992c:	4618      	mov	r0, r3
 801992e:	3718      	adds	r7, #24
 8019930:	46bd      	mov	sp, r7
 8019932:	bd80      	pop	{r7, pc}
 8019934:	24080000 	.word	0x24080000
 8019938:	00000400 	.word	0x00000400
 801993c:	24015ebc 	.word	0x24015ebc
 8019940:	240183a0 	.word	0x240183a0

08019944 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8019944:	b480      	push	{r7}
 8019946:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8019948:	4b43      	ldr	r3, [pc, #268]	@ (8019a58 <SystemInit+0x114>)
 801994a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801994e:	4a42      	ldr	r2, [pc, #264]	@ (8019a58 <SystemInit+0x114>)
 8019950:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8019954:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8019958:	4b40      	ldr	r3, [pc, #256]	@ (8019a5c <SystemInit+0x118>)
 801995a:	681b      	ldr	r3, [r3, #0]
 801995c:	f003 030f 	and.w	r3, r3, #15
 8019960:	2b06      	cmp	r3, #6
 8019962:	d807      	bhi.n	8019974 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8019964:	4b3d      	ldr	r3, [pc, #244]	@ (8019a5c <SystemInit+0x118>)
 8019966:	681b      	ldr	r3, [r3, #0]
 8019968:	f023 030f 	bic.w	r3, r3, #15
 801996c:	4a3b      	ldr	r2, [pc, #236]	@ (8019a5c <SystemInit+0x118>)
 801996e:	f043 0307 	orr.w	r3, r3, #7
 8019972:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8019974:	4b3a      	ldr	r3, [pc, #232]	@ (8019a60 <SystemInit+0x11c>)
 8019976:	681b      	ldr	r3, [r3, #0]
 8019978:	4a39      	ldr	r2, [pc, #228]	@ (8019a60 <SystemInit+0x11c>)
 801997a:	f043 0301 	orr.w	r3, r3, #1
 801997e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8019980:	4b37      	ldr	r3, [pc, #220]	@ (8019a60 <SystemInit+0x11c>)
 8019982:	2200      	movs	r2, #0
 8019984:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8019986:	4b36      	ldr	r3, [pc, #216]	@ (8019a60 <SystemInit+0x11c>)
 8019988:	681a      	ldr	r2, [r3, #0]
 801998a:	4935      	ldr	r1, [pc, #212]	@ (8019a60 <SystemInit+0x11c>)
 801998c:	4b35      	ldr	r3, [pc, #212]	@ (8019a64 <SystemInit+0x120>)
 801998e:	4013      	ands	r3, r2
 8019990:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8019992:	4b32      	ldr	r3, [pc, #200]	@ (8019a5c <SystemInit+0x118>)
 8019994:	681b      	ldr	r3, [r3, #0]
 8019996:	f003 0308 	and.w	r3, r3, #8
 801999a:	2b00      	cmp	r3, #0
 801999c:	d007      	beq.n	80199ae <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 801999e:	4b2f      	ldr	r3, [pc, #188]	@ (8019a5c <SystemInit+0x118>)
 80199a0:	681b      	ldr	r3, [r3, #0]
 80199a2:	f023 030f 	bic.w	r3, r3, #15
 80199a6:	4a2d      	ldr	r2, [pc, #180]	@ (8019a5c <SystemInit+0x118>)
 80199a8:	f043 0307 	orr.w	r3, r3, #7
 80199ac:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80199ae:	4b2c      	ldr	r3, [pc, #176]	@ (8019a60 <SystemInit+0x11c>)
 80199b0:	2200      	movs	r2, #0
 80199b2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80199b4:	4b2a      	ldr	r3, [pc, #168]	@ (8019a60 <SystemInit+0x11c>)
 80199b6:	2200      	movs	r2, #0
 80199b8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80199ba:	4b29      	ldr	r3, [pc, #164]	@ (8019a60 <SystemInit+0x11c>)
 80199bc:	2200      	movs	r2, #0
 80199be:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80199c0:	4b27      	ldr	r3, [pc, #156]	@ (8019a60 <SystemInit+0x11c>)
 80199c2:	4a29      	ldr	r2, [pc, #164]	@ (8019a68 <SystemInit+0x124>)
 80199c4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80199c6:	4b26      	ldr	r3, [pc, #152]	@ (8019a60 <SystemInit+0x11c>)
 80199c8:	4a28      	ldr	r2, [pc, #160]	@ (8019a6c <SystemInit+0x128>)
 80199ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80199cc:	4b24      	ldr	r3, [pc, #144]	@ (8019a60 <SystemInit+0x11c>)
 80199ce:	4a28      	ldr	r2, [pc, #160]	@ (8019a70 <SystemInit+0x12c>)
 80199d0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80199d2:	4b23      	ldr	r3, [pc, #140]	@ (8019a60 <SystemInit+0x11c>)
 80199d4:	2200      	movs	r2, #0
 80199d6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80199d8:	4b21      	ldr	r3, [pc, #132]	@ (8019a60 <SystemInit+0x11c>)
 80199da:	4a25      	ldr	r2, [pc, #148]	@ (8019a70 <SystemInit+0x12c>)
 80199dc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80199de:	4b20      	ldr	r3, [pc, #128]	@ (8019a60 <SystemInit+0x11c>)
 80199e0:	2200      	movs	r2, #0
 80199e2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80199e4:	4b1e      	ldr	r3, [pc, #120]	@ (8019a60 <SystemInit+0x11c>)
 80199e6:	4a22      	ldr	r2, [pc, #136]	@ (8019a70 <SystemInit+0x12c>)
 80199e8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80199ea:	4b1d      	ldr	r3, [pc, #116]	@ (8019a60 <SystemInit+0x11c>)
 80199ec:	2200      	movs	r2, #0
 80199ee:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80199f0:	4b1b      	ldr	r3, [pc, #108]	@ (8019a60 <SystemInit+0x11c>)
 80199f2:	681b      	ldr	r3, [r3, #0]
 80199f4:	4a1a      	ldr	r2, [pc, #104]	@ (8019a60 <SystemInit+0x11c>)
 80199f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80199fa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80199fc:	4b18      	ldr	r3, [pc, #96]	@ (8019a60 <SystemInit+0x11c>)
 80199fe:	2200      	movs	r2, #0
 8019a00:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8019a02:	4b1c      	ldr	r3, [pc, #112]	@ (8019a74 <SystemInit+0x130>)
 8019a04:	681a      	ldr	r2, [r3, #0]
 8019a06:	4b1c      	ldr	r3, [pc, #112]	@ (8019a78 <SystemInit+0x134>)
 8019a08:	4013      	ands	r3, r2
 8019a0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8019a0e:	d202      	bcs.n	8019a16 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8019a10:	4b1a      	ldr	r3, [pc, #104]	@ (8019a7c <SystemInit+0x138>)
 8019a12:	2201      	movs	r2, #1
 8019a14:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8019a16:	4b12      	ldr	r3, [pc, #72]	@ (8019a60 <SystemInit+0x11c>)
 8019a18:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8019a1c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8019a20:	2b00      	cmp	r3, #0
 8019a22:	d113      	bne.n	8019a4c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8019a24:	4b0e      	ldr	r3, [pc, #56]	@ (8019a60 <SystemInit+0x11c>)
 8019a26:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8019a2a:	4a0d      	ldr	r2, [pc, #52]	@ (8019a60 <SystemInit+0x11c>)
 8019a2c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8019a30:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8019a34:	4b12      	ldr	r3, [pc, #72]	@ (8019a80 <SystemInit+0x13c>)
 8019a36:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8019a3a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8019a3c:	4b08      	ldr	r3, [pc, #32]	@ (8019a60 <SystemInit+0x11c>)
 8019a3e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8019a42:	4a07      	ldr	r2, [pc, #28]	@ (8019a60 <SystemInit+0x11c>)
 8019a44:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8019a48:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8019a4c:	bf00      	nop
 8019a4e:	46bd      	mov	sp, r7
 8019a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019a54:	4770      	bx	lr
 8019a56:	bf00      	nop
 8019a58:	e000ed00 	.word	0xe000ed00
 8019a5c:	52002000 	.word	0x52002000
 8019a60:	58024400 	.word	0x58024400
 8019a64:	eaf6ed7f 	.word	0xeaf6ed7f
 8019a68:	02020200 	.word	0x02020200
 8019a6c:	01ff0000 	.word	0x01ff0000
 8019a70:	01010280 	.word	0x01010280
 8019a74:	5c001000 	.word	0x5c001000
 8019a78:	ffff0000 	.word	0xffff0000
 8019a7c:	51008108 	.word	0x51008108
 8019a80:	52004000 	.word	0x52004000

08019a84 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8019a84:	b480      	push	{r7}
 8019a86:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8019a88:	4b09      	ldr	r3, [pc, #36]	@ (8019ab0 <ExitRun0Mode+0x2c>)
 8019a8a:	68db      	ldr	r3, [r3, #12]
 8019a8c:	4a08      	ldr	r2, [pc, #32]	@ (8019ab0 <ExitRun0Mode+0x2c>)
 8019a8e:	f043 0302 	orr.w	r3, r3, #2
 8019a92:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8019a94:	bf00      	nop
 8019a96:	4b06      	ldr	r3, [pc, #24]	@ (8019ab0 <ExitRun0Mode+0x2c>)
 8019a98:	685b      	ldr	r3, [r3, #4]
 8019a9a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8019a9e:	2b00      	cmp	r3, #0
 8019aa0:	d0f9      	beq.n	8019a96 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8019aa2:	bf00      	nop
 8019aa4:	bf00      	nop
 8019aa6:	46bd      	mov	sp, r7
 8019aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019aac:	4770      	bx	lr
 8019aae:	bf00      	nop
 8019ab0:	58024800 	.word	0x58024800

08019ab4 <ui_tasklet_poll>:

#include "ui_tasklet.h"
#include "brick6_refactor.h"

void ui_tasklet_poll(void)
{
 8019ab4:	b480      	push	{r7}
 8019ab6:	af00      	add	r7, sp, #0
  (void)0;
}
 8019ab8:	bf00      	nop
 8019aba:	46bd      	mov	sp, r7
 8019abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019ac0:	4770      	bx	lr
	...

08019ac4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8019ac4:	b580      	push	{r7, lr}
 8019ac6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8019ac8:	4b22      	ldr	r3, [pc, #136]	@ (8019b54 <MX_USART1_UART_Init+0x90>)
 8019aca:	4a23      	ldr	r2, [pc, #140]	@ (8019b58 <MX_USART1_UART_Init+0x94>)
 8019acc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8019ace:	4b21      	ldr	r3, [pc, #132]	@ (8019b54 <MX_USART1_UART_Init+0x90>)
 8019ad0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8019ad4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8019ad6:	4b1f      	ldr	r3, [pc, #124]	@ (8019b54 <MX_USART1_UART_Init+0x90>)
 8019ad8:	2200      	movs	r2, #0
 8019ada:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8019adc:	4b1d      	ldr	r3, [pc, #116]	@ (8019b54 <MX_USART1_UART_Init+0x90>)
 8019ade:	2200      	movs	r2, #0
 8019ae0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8019ae2:	4b1c      	ldr	r3, [pc, #112]	@ (8019b54 <MX_USART1_UART_Init+0x90>)
 8019ae4:	2200      	movs	r2, #0
 8019ae6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8019ae8:	4b1a      	ldr	r3, [pc, #104]	@ (8019b54 <MX_USART1_UART_Init+0x90>)
 8019aea:	220c      	movs	r2, #12
 8019aec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8019aee:	4b19      	ldr	r3, [pc, #100]	@ (8019b54 <MX_USART1_UART_Init+0x90>)
 8019af0:	2200      	movs	r2, #0
 8019af2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8019af4:	4b17      	ldr	r3, [pc, #92]	@ (8019b54 <MX_USART1_UART_Init+0x90>)
 8019af6:	2200      	movs	r2, #0
 8019af8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8019afa:	4b16      	ldr	r3, [pc, #88]	@ (8019b54 <MX_USART1_UART_Init+0x90>)
 8019afc:	2200      	movs	r2, #0
 8019afe:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8019b00:	4b14      	ldr	r3, [pc, #80]	@ (8019b54 <MX_USART1_UART_Init+0x90>)
 8019b02:	2200      	movs	r2, #0
 8019b04:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8019b06:	4b13      	ldr	r3, [pc, #76]	@ (8019b54 <MX_USART1_UART_Init+0x90>)
 8019b08:	2200      	movs	r2, #0
 8019b0a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8019b0c:	4811      	ldr	r0, [pc, #68]	@ (8019b54 <MX_USART1_UART_Init+0x90>)
 8019b0e:	f7f8 f852 	bl	8011bb6 <HAL_UART_Init>
 8019b12:	4603      	mov	r3, r0
 8019b14:	2b00      	cmp	r3, #0
 8019b16:	d001      	beq.n	8019b1c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8019b18:	f7fd fe34 	bl	8017784 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8019b1c:	2100      	movs	r1, #0
 8019b1e:	480d      	ldr	r0, [pc, #52]	@ (8019b54 <MX_USART1_UART_Init+0x90>)
 8019b20:	f7f9 f8e9 	bl	8012cf6 <HAL_UARTEx_SetTxFifoThreshold>
 8019b24:	4603      	mov	r3, r0
 8019b26:	2b00      	cmp	r3, #0
 8019b28:	d001      	beq.n	8019b2e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8019b2a:	f7fd fe2b 	bl	8017784 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8019b2e:	2100      	movs	r1, #0
 8019b30:	4808      	ldr	r0, [pc, #32]	@ (8019b54 <MX_USART1_UART_Init+0x90>)
 8019b32:	f7f9 f91e 	bl	8012d72 <HAL_UARTEx_SetRxFifoThreshold>
 8019b36:	4603      	mov	r3, r0
 8019b38:	2b00      	cmp	r3, #0
 8019b3a:	d001      	beq.n	8019b40 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8019b3c:	f7fd fe22 	bl	8017784 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8019b40:	4804      	ldr	r0, [pc, #16]	@ (8019b54 <MX_USART1_UART_Init+0x90>)
 8019b42:	f7f9 f89f 	bl	8012c84 <HAL_UARTEx_DisableFifoMode>
 8019b46:	4603      	mov	r3, r0
 8019b48:	2b00      	cmp	r3, #0
 8019b4a:	d001      	beq.n	8019b50 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8019b4c:	f7fd fe1a 	bl	8017784 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8019b50:	bf00      	nop
 8019b52:	bd80      	pop	{r7, pc}
 8019b54:	24015ec0 	.word	0x24015ec0
 8019b58:	40011000 	.word	0x40011000

08019b5c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8019b5c:	b580      	push	{r7, lr}
 8019b5e:	b0ba      	sub	sp, #232	@ 0xe8
 8019b60:	af00      	add	r7, sp, #0
 8019b62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8019b64:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8019b68:	2200      	movs	r2, #0
 8019b6a:	601a      	str	r2, [r3, #0]
 8019b6c:	605a      	str	r2, [r3, #4]
 8019b6e:	609a      	str	r2, [r3, #8]
 8019b70:	60da      	str	r2, [r3, #12]
 8019b72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8019b74:	f107 0310 	add.w	r3, r7, #16
 8019b78:	22c0      	movs	r2, #192	@ 0xc0
 8019b7a:	2100      	movs	r1, #0
 8019b7c:	4618      	mov	r0, r3
 8019b7e:	f000 fcfb 	bl	801a578 <memset>
  if(uartHandle->Instance==USART1)
 8019b82:	687b      	ldr	r3, [r7, #4]
 8019b84:	681b      	ldr	r3, [r3, #0]
 8019b86:	4a27      	ldr	r2, [pc, #156]	@ (8019c24 <HAL_UART_MspInit+0xc8>)
 8019b88:	4293      	cmp	r3, r2
 8019b8a:	d146      	bne.n	8019c1a <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8019b8c:	f04f 0201 	mov.w	r2, #1
 8019b90:	f04f 0300 	mov.w	r3, #0
 8019b94:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8019b98:	2300      	movs	r3, #0
 8019b9a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8019b9e:	f107 0310 	add.w	r3, r7, #16
 8019ba2:	4618      	mov	r0, r3
 8019ba4:	f7f2 fe80 	bl	800c8a8 <HAL_RCCEx_PeriphCLKConfig>
 8019ba8:	4603      	mov	r3, r0
 8019baa:	2b00      	cmp	r3, #0
 8019bac:	d001      	beq.n	8019bb2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8019bae:	f7fd fde9 	bl	8017784 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8019bb2:	4b1d      	ldr	r3, [pc, #116]	@ (8019c28 <HAL_UART_MspInit+0xcc>)
 8019bb4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8019bb8:	4a1b      	ldr	r2, [pc, #108]	@ (8019c28 <HAL_UART_MspInit+0xcc>)
 8019bba:	f043 0310 	orr.w	r3, r3, #16
 8019bbe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8019bc2:	4b19      	ldr	r3, [pc, #100]	@ (8019c28 <HAL_UART_MspInit+0xcc>)
 8019bc4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8019bc8:	f003 0310 	and.w	r3, r3, #16
 8019bcc:	60fb      	str	r3, [r7, #12]
 8019bce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8019bd0:	4b15      	ldr	r3, [pc, #84]	@ (8019c28 <HAL_UART_MspInit+0xcc>)
 8019bd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8019bd6:	4a14      	ldr	r2, [pc, #80]	@ (8019c28 <HAL_UART_MspInit+0xcc>)
 8019bd8:	f043 0301 	orr.w	r3, r3, #1
 8019bdc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8019be0:	4b11      	ldr	r3, [pc, #68]	@ (8019c28 <HAL_UART_MspInit+0xcc>)
 8019be2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8019be6:	f003 0301 	and.w	r3, r3, #1
 8019bea:	60bb      	str	r3, [r7, #8]
 8019bec:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8019bee:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8019bf2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8019bf6:	2302      	movs	r3, #2
 8019bf8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8019bfc:	2300      	movs	r3, #0
 8019bfe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8019c02:	2300      	movs	r3, #0
 8019c04:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8019c08:	2307      	movs	r3, #7
 8019c0a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8019c0e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8019c12:	4619      	mov	r1, r3
 8019c14:	4805      	ldr	r0, [pc, #20]	@ (8019c2c <HAL_UART_MspInit+0xd0>)
 8019c16:	f7ed ff35 	bl	8007a84 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8019c1a:	bf00      	nop
 8019c1c:	37e8      	adds	r7, #232	@ 0xe8
 8019c1e:	46bd      	mov	sp, r7
 8019c20:	bd80      	pop	{r7, pc}
 8019c22:	bf00      	nop
 8019c24:	40011000 	.word	0x40011000
 8019c28:	58024400 	.word	0x58024400
 8019c2c:	58020000 	.word	0x58020000

08019c30 <USBH_MIDI_SOFProcess>:
static USBH_StatusTypeDef USBH_MIDI_InterfaceInit(USBH_HandleTypeDef *phost);
static USBH_StatusTypeDef USBH_MIDI_InterfaceDeInit(USBH_HandleTypeDef *phost);
static USBH_StatusTypeDef USBH_MIDI_ClassRequest(USBH_HandleTypeDef *phost);
static USBH_StatusTypeDef USBH_MIDI_Process(USBH_HandleTypeDef *phost);
static USBH_StatusTypeDef USBH_MIDI_SOFProcess(USBH_HandleTypeDef *phost)
{
 8019c30:	b480      	push	{r7}
 8019c32:	b083      	sub	sp, #12
 8019c34:	af00      	add	r7, sp, #0
 8019c36:	6078      	str	r0, [r7, #4]
    (void)phost;
    return USBH_OK;
 8019c38:	2300      	movs	r3, #0
}
 8019c3a:	4618      	mov	r0, r3
 8019c3c:	370c      	adds	r7, #12
 8019c3e:	46bd      	mov	sp, r7
 8019c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019c44:	4770      	bx	lr

08019c46 <USBH_MIDI_ResetHandle>:
  NULL,
};


static void USBH_MIDI_ResetHandle(USBH_MIDI_HandleTypeDef *handle)
{
 8019c46:	b580      	push	{r7, lr}
 8019c48:	b082      	sub	sp, #8
 8019c4a:	af00      	add	r7, sp, #0
 8019c4c:	6078      	str	r0, [r7, #4]
  (void)USBH_memset(handle, 0, sizeof(*handle));
 8019c4e:	f44f 7238 	mov.w	r2, #736	@ 0x2e0
 8019c52:	2100      	movs	r1, #0
 8019c54:	6878      	ldr	r0, [r7, #4]
 8019c56:	f000 fc8f 	bl	801a578 <memset>
  handle->InPipe = 0xFFU;
 8019c5a:	687b      	ldr	r3, [r7, #4]
 8019c5c:	22ff      	movs	r2, #255	@ 0xff
 8019c5e:	721a      	strb	r2, [r3, #8]
  handle->OutPipe = 0xFFU;
 8019c60:	687b      	ldr	r3, [r7, #4]
 8019c62:	22ff      	movs	r2, #255	@ 0xff
 8019c64:	725a      	strb	r2, [r3, #9]
  handle->rx_state = USBH_MIDI_RX_IDLE;
 8019c66:	687b      	ldr	r3, [r7, #4]
 8019c68:	2200      	movs	r2, #0
 8019c6a:	72da      	strb	r2, [r3, #11]
  handle->tx_state = USBH_MIDI_TX_IDLE;
 8019c6c:	687b      	ldr	r3, [r7, #4]
 8019c6e:	2200      	movs	r2, #0
 8019c70:	731a      	strb	r2, [r3, #12]
}
 8019c72:	bf00      	nop
 8019c74:	3708      	adds	r7, #8
 8019c76:	46bd      	mov	sp, r7
 8019c78:	bd80      	pop	{r7, pc}
	...

08019c7c <USBH_MIDI_InterfaceInit>:

static USBH_StatusTypeDef USBH_MIDI_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8019c7c:	b590      	push	{r4, r7, lr}
 8019c7e:	b08d      	sub	sp, #52	@ 0x34
 8019c80:	af04      	add	r7, sp, #16
 8019c82:	6078      	str	r0, [r7, #4]
  USBH_UsrLog("USBH_MIDI_InterfaceInit");

  if (phost == NULL)
 8019c84:	687b      	ldr	r3, [r7, #4]
 8019c86:	2b00      	cmp	r3, #0
 8019c88:	d101      	bne.n	8019c8e <USBH_MIDI_InterfaceInit+0x12>
  {
    return USBH_FAIL;
 8019c8a:	2302      	movs	r3, #2
 8019c8c:	e110      	b.n	8019eb0 <USBH_MIDI_InterfaceInit+0x234>
  }

  uint8_t interface = 0xFFU;
 8019c8e:	23ff      	movs	r3, #255	@ 0xff
 8019c90:	77fb      	strb	r3, [r7, #31]
  uint8_t max_itf = (phost->device.CfgDesc.bNumInterfaces <= USBH_MAX_NUM_INTERFACES)
 8019c92:	687b      	ldr	r3, [r7, #4]
 8019c94:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8019c98:	2b05      	cmp	r3, #5
 8019c9a:	bf28      	it	cs
 8019c9c:	2305      	movcs	r3, #5
 8019c9e:	773b      	strb	r3, [r7, #28]
                      ? phost->device.CfgDesc.bNumInterfaces
                      : USBH_MAX_NUM_INTERFACES;

  for (uint8_t idx = 0U; idx < max_itf; idx++)
 8019ca0:	2300      	movs	r3, #0
 8019ca2:	77bb      	strb	r3, [r7, #30]
 8019ca4:	e017      	b.n	8019cd6 <USBH_MIDI_InterfaceInit+0x5a>
  {
    USBH_InterfaceDescTypeDef *itf = &phost->device.CfgDesc.Itf_Desc[idx];
 8019ca6:	7fbb      	ldrb	r3, [r7, #30]
 8019ca8:	2232      	movs	r2, #50	@ 0x32
 8019caa:	fb02 f303 	mul.w	r3, r2, r3
 8019cae:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8019cb2:	687a      	ldr	r2, [r7, #4]
 8019cb4:	4413      	add	r3, r2
 8019cb6:	330a      	adds	r3, #10
 8019cb8:	61bb      	str	r3, [r7, #24]
    if ((itf->bInterfaceClass == USBH_MIDI_CLASS)
 8019cba:	69bb      	ldr	r3, [r7, #24]
 8019cbc:	795b      	ldrb	r3, [r3, #5]
 8019cbe:	2b01      	cmp	r3, #1
 8019cc0:	d106      	bne.n	8019cd0 <USBH_MIDI_InterfaceInit+0x54>
        && (itf->bInterfaceSubClass == USBH_MIDI_SUBCLASS))
 8019cc2:	69bb      	ldr	r3, [r7, #24]
 8019cc4:	799b      	ldrb	r3, [r3, #6]
 8019cc6:	2b03      	cmp	r3, #3
 8019cc8:	d102      	bne.n	8019cd0 <USBH_MIDI_InterfaceInit+0x54>
    {
      interface = idx;
 8019cca:	7fbb      	ldrb	r3, [r7, #30]
 8019ccc:	77fb      	strb	r3, [r7, #31]
      break;
 8019cce:	e006      	b.n	8019cde <USBH_MIDI_InterfaceInit+0x62>
  for (uint8_t idx = 0U; idx < max_itf; idx++)
 8019cd0:	7fbb      	ldrb	r3, [r7, #30]
 8019cd2:	3301      	adds	r3, #1
 8019cd4:	77bb      	strb	r3, [r7, #30]
 8019cd6:	7fba      	ldrb	r2, [r7, #30]
 8019cd8:	7f3b      	ldrb	r3, [r7, #28]
 8019cda:	429a      	cmp	r2, r3
 8019cdc:	d3e3      	bcc.n	8019ca6 <USBH_MIDI_InterfaceInit+0x2a>
    }
  }

  if (interface == 0xFFU)
 8019cde:	7ffb      	ldrb	r3, [r7, #31]
 8019ce0:	2bff      	cmp	r3, #255	@ 0xff
 8019ce2:	d101      	bne.n	8019ce8 <USBH_MIDI_InterfaceInit+0x6c>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: no MIDI interface");
    return USBH_FAIL;
 8019ce4:	2302      	movs	r3, #2
 8019ce6:	e0e3      	b.n	8019eb0 <USBH_MIDI_InterfaceInit+0x234>
  }

  if (USBH_SelectInterface(phost, interface) != USBH_OK)
 8019ce8:	7ffb      	ldrb	r3, [r7, #31]
 8019cea:	4619      	mov	r1, r3
 8019cec:	6878      	ldr	r0, [r7, #4]
 8019cee:	f7e8 f8bb 	bl	8001e68 <USBH_SelectInterface>
 8019cf2:	4603      	mov	r3, r0
 8019cf4:	2b00      	cmp	r3, #0
 8019cf6:	d001      	beq.n	8019cfc <USBH_MIDI_InterfaceInit+0x80>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: select interface failed");
    return USBH_FAIL;
 8019cf8:	2302      	movs	r3, #2
 8019cfa:	e0d9      	b.n	8019eb0 <USBH_MIDI_InterfaceInit+0x234>
  }

  USBH_MIDI_HandleTypeDef *handle = &midi_handle;
 8019cfc:	4b6e      	ldr	r3, [pc, #440]	@ (8019eb8 <USBH_MIDI_InterfaceInit+0x23c>)
 8019cfe:	617b      	str	r3, [r7, #20]
  USBH_MIDI_ResetHandle(handle);
 8019d00:	6978      	ldr	r0, [r7, #20]
 8019d02:	f7ff ffa0 	bl	8019c46 <USBH_MIDI_ResetHandle>
  phost->pActiveClass->pData = handle;
 8019d06:	687b      	ldr	r3, [r7, #4]
 8019d08:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8019d0c:	697a      	ldr	r2, [r7, #20]
 8019d0e:	61da      	str	r2, [r3, #28]
  handle->interface = interface;
 8019d10:	697b      	ldr	r3, [r7, #20]
 8019d12:	7ffa      	ldrb	r2, [r7, #31]
 8019d14:	701a      	strb	r2, [r3, #0]

  USBH_InterfaceDescTypeDef *itf = &phost->device.CfgDesc.Itf_Desc[interface];
 8019d16:	7ffb      	ldrb	r3, [r7, #31]
 8019d18:	2232      	movs	r2, #50	@ 0x32
 8019d1a:	fb02 f303 	mul.w	r3, r2, r3
 8019d1e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8019d22:	687a      	ldr	r2, [r7, #4]
 8019d24:	4413      	add	r3, r2
 8019d26:	330a      	adds	r3, #10
 8019d28:	613b      	str	r3, [r7, #16]
  uint8_t max_ep = (itf->bNumEndpoints <= USBH_MAX_NUM_ENDPOINTS)
 8019d2a:	693b      	ldr	r3, [r7, #16]
 8019d2c:	791b      	ldrb	r3, [r3, #4]
 8019d2e:	2b05      	cmp	r3, #5
 8019d30:	bf28      	it	cs
 8019d32:	2305      	movcs	r3, #5
 8019d34:	73fb      	strb	r3, [r7, #15]
                     ? itf->bNumEndpoints
                     : USBH_MAX_NUM_ENDPOINTS;

  for (uint8_t idx = 0U; idx < max_ep; idx++)
 8019d36:	2300      	movs	r3, #0
 8019d38:	777b      	strb	r3, [r7, #29]
 8019d3a:	e037      	b.n	8019dac <USBH_MIDI_InterfaceInit+0x130>
  {
    USBH_EpDescTypeDef *ep = &itf->Ep_Desc[idx];
 8019d3c:	7f7b      	ldrb	r3, [r7, #29]
 8019d3e:	3301      	adds	r3, #1
 8019d40:	00db      	lsls	r3, r3, #3
 8019d42:	693a      	ldr	r2, [r7, #16]
 8019d44:	4413      	add	r3, r2
 8019d46:	3302      	adds	r3, #2
 8019d48:	60bb      	str	r3, [r7, #8]

    if ((ep->bmAttributes & USB_EP_TYPE_MASK) != USB_EP_TYPE_BULK)
 8019d4a:	68bb      	ldr	r3, [r7, #8]
 8019d4c:	78db      	ldrb	r3, [r3, #3]
 8019d4e:	f003 0303 	and.w	r3, r3, #3
 8019d52:	2b02      	cmp	r3, #2
 8019d54:	d126      	bne.n	8019da4 <USBH_MIDI_InterfaceInit+0x128>
    {
      continue;
    }

    if ((ep->bEndpointAddress & 0x80U) != 0U)
 8019d56:	68bb      	ldr	r3, [r7, #8]
 8019d58:	789b      	ldrb	r3, [r3, #2]
 8019d5a:	b25b      	sxtb	r3, r3
 8019d5c:	2b00      	cmp	r3, #0
 8019d5e:	da10      	bge.n	8019d82 <USBH_MIDI_InterfaceInit+0x106>
    {
      if (handle->InEp == 0U)
 8019d60:	697b      	ldr	r3, [r7, #20]
 8019d62:	785b      	ldrb	r3, [r3, #1]
 8019d64:	2b00      	cmp	r3, #0
 8019d66:	d11e      	bne.n	8019da6 <USBH_MIDI_InterfaceInit+0x12a>
      {
        handle->InEp = ep->bEndpointAddress;
 8019d68:	68bb      	ldr	r3, [r7, #8]
 8019d6a:	789a      	ldrb	r2, [r3, #2]
 8019d6c:	697b      	ldr	r3, [r7, #20]
 8019d6e:	705a      	strb	r2, [r3, #1]
        handle->InEpSize = (ep->wMaxPacketSize <= USBH_MIDI_RX_BUF_SIZE)
 8019d70:	68bb      	ldr	r3, [r7, #8]
 8019d72:	889b      	ldrh	r3, [r3, #4]
                             ? ep->wMaxPacketSize
                             : USBH_MIDI_RX_BUF_SIZE;
 8019d74:	2b40      	cmp	r3, #64	@ 0x40
 8019d76:	bf28      	it	cs
 8019d78:	2340      	movcs	r3, #64	@ 0x40
 8019d7a:	b29a      	uxth	r2, r3
        handle->InEpSize = (ep->wMaxPacketSize <= USBH_MIDI_RX_BUF_SIZE)
 8019d7c:	697b      	ldr	r3, [r7, #20]
 8019d7e:	809a      	strh	r2, [r3, #4]
 8019d80:	e011      	b.n	8019da6 <USBH_MIDI_InterfaceInit+0x12a>
      }
    }
    else
    {
      if (handle->OutEp == 0U)
 8019d82:	697b      	ldr	r3, [r7, #20]
 8019d84:	789b      	ldrb	r3, [r3, #2]
 8019d86:	2b00      	cmp	r3, #0
 8019d88:	d10d      	bne.n	8019da6 <USBH_MIDI_InterfaceInit+0x12a>
      {
        handle->OutEp = ep->bEndpointAddress;
 8019d8a:	68bb      	ldr	r3, [r7, #8]
 8019d8c:	789a      	ldrb	r2, [r3, #2]
 8019d8e:	697b      	ldr	r3, [r7, #20]
 8019d90:	709a      	strb	r2, [r3, #2]
        handle->OutEpSize = (ep->wMaxPacketSize <= USBH_MIDI_TX_BUF_SIZE)
 8019d92:	68bb      	ldr	r3, [r7, #8]
 8019d94:	889b      	ldrh	r3, [r3, #4]
                              ? ep->wMaxPacketSize
                              : USBH_MIDI_TX_BUF_SIZE;
 8019d96:	2b40      	cmp	r3, #64	@ 0x40
 8019d98:	bf28      	it	cs
 8019d9a:	2340      	movcs	r3, #64	@ 0x40
 8019d9c:	b29a      	uxth	r2, r3
        handle->OutEpSize = (ep->wMaxPacketSize <= USBH_MIDI_TX_BUF_SIZE)
 8019d9e:	697b      	ldr	r3, [r7, #20]
 8019da0:	80da      	strh	r2, [r3, #6]
 8019da2:	e000      	b.n	8019da6 <USBH_MIDI_InterfaceInit+0x12a>
      continue;
 8019da4:	bf00      	nop
  for (uint8_t idx = 0U; idx < max_ep; idx++)
 8019da6:	7f7b      	ldrb	r3, [r7, #29]
 8019da8:	3301      	adds	r3, #1
 8019daa:	777b      	strb	r3, [r7, #29]
 8019dac:	7f7a      	ldrb	r2, [r7, #29]
 8019dae:	7bfb      	ldrb	r3, [r7, #15]
 8019db0:	429a      	cmp	r2, r3
 8019db2:	d3c3      	bcc.n	8019d3c <USBH_MIDI_InterfaceInit+0xc0>
      }
    }
  }

  if ((handle->InEp == 0U) || (handle->OutEp == 0U))
 8019db4:	697b      	ldr	r3, [r7, #20]
 8019db6:	785b      	ldrb	r3, [r3, #1]
 8019db8:	2b00      	cmp	r3, #0
 8019dba:	d003      	beq.n	8019dc4 <USBH_MIDI_InterfaceInit+0x148>
 8019dbc:	697b      	ldr	r3, [r7, #20]
 8019dbe:	789b      	ldrb	r3, [r3, #2]
 8019dc0:	2b00      	cmp	r3, #0
 8019dc2:	d101      	bne.n	8019dc8 <USBH_MIDI_InterfaceInit+0x14c>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: missing endpoints");
    return USBH_FAIL;
 8019dc4:	2302      	movs	r3, #2
 8019dc6:	e073      	b.n	8019eb0 <USBH_MIDI_InterfaceInit+0x234>
  }

  if ((handle->InEpSize == 0U) || (handle->OutEpSize == 0U))
 8019dc8:	697b      	ldr	r3, [r7, #20]
 8019dca:	889b      	ldrh	r3, [r3, #4]
 8019dcc:	2b00      	cmp	r3, #0
 8019dce:	d003      	beq.n	8019dd8 <USBH_MIDI_InterfaceInit+0x15c>
 8019dd0:	697b      	ldr	r3, [r7, #20]
 8019dd2:	88db      	ldrh	r3, [r3, #6]
 8019dd4:	2b00      	cmp	r3, #0
 8019dd6:	d101      	bne.n	8019ddc <USBH_MIDI_InterfaceInit+0x160>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: invalid endpoint sizes");
    return USBH_FAIL;
 8019dd8:	2302      	movs	r3, #2
 8019dda:	e069      	b.n	8019eb0 <USBH_MIDI_InterfaceInit+0x234>
  }

  handle->InPipe = USBH_AllocPipe(phost, handle->InEp);
 8019ddc:	697b      	ldr	r3, [r7, #20]
 8019dde:	785b      	ldrb	r3, [r3, #1]
 8019de0:	4619      	mov	r1, r3
 8019de2:	6878      	ldr	r0, [r7, #4]
 8019de4:	f7e9 fbaf 	bl	8003546 <USBH_AllocPipe>
 8019de8:	4603      	mov	r3, r0
 8019dea:	461a      	mov	r2, r3
 8019dec:	697b      	ldr	r3, [r7, #20]
 8019dee:	721a      	strb	r2, [r3, #8]
  handle->OutPipe = USBH_AllocPipe(phost, handle->OutEp);
 8019df0:	697b      	ldr	r3, [r7, #20]
 8019df2:	789b      	ldrb	r3, [r3, #2]
 8019df4:	4619      	mov	r1, r3
 8019df6:	6878      	ldr	r0, [r7, #4]
 8019df8:	f7e9 fba5 	bl	8003546 <USBH_AllocPipe>
 8019dfc:	4603      	mov	r3, r0
 8019dfe:	461a      	mov	r2, r3
 8019e00:	697b      	ldr	r3, [r7, #20]
 8019e02:	725a      	strb	r2, [r3, #9]

  if ((handle->InPipe == 0xFFU) || (handle->OutPipe == 0xFFU))
 8019e04:	697b      	ldr	r3, [r7, #20]
 8019e06:	7a1b      	ldrb	r3, [r3, #8]
 8019e08:	2bff      	cmp	r3, #255	@ 0xff
 8019e0a:	d003      	beq.n	8019e14 <USBH_MIDI_InterfaceInit+0x198>
 8019e0c:	697b      	ldr	r3, [r7, #20]
 8019e0e:	7a5b      	ldrb	r3, [r3, #9]
 8019e10:	2bff      	cmp	r3, #255	@ 0xff
 8019e12:	d101      	bne.n	8019e18 <USBH_MIDI_InterfaceInit+0x19c>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: pipe alloc failed");
    return USBH_FAIL;
 8019e14:	2302      	movs	r3, #2
 8019e16:	e04b      	b.n	8019eb0 <USBH_MIDI_InterfaceInit+0x234>
  }

  (void)USBH_OpenPipe(phost, handle->InPipe, handle->InEp,
 8019e18:	697b      	ldr	r3, [r7, #20]
 8019e1a:	7a19      	ldrb	r1, [r3, #8]
 8019e1c:	697b      	ldr	r3, [r7, #20]
 8019e1e:	7858      	ldrb	r0, [r3, #1]
 8019e20:	687b      	ldr	r3, [r7, #4]
 8019e22:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8019e26:	687b      	ldr	r3, [r7, #4]
 8019e28:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8019e2c:	697a      	ldr	r2, [r7, #20]
 8019e2e:	8892      	ldrh	r2, [r2, #4]
 8019e30:	9202      	str	r2, [sp, #8]
 8019e32:	2202      	movs	r2, #2
 8019e34:	9201      	str	r2, [sp, #4]
 8019e36:	9300      	str	r3, [sp, #0]
 8019e38:	4623      	mov	r3, r4
 8019e3a:	4602      	mov	r2, r0
 8019e3c:	6878      	ldr	r0, [r7, #4]
 8019e3e:	f7e9 fb53 	bl	80034e8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed,
                      USB_EP_TYPE_BULK, handle->InEpSize);
  (void)USBH_OpenPipe(phost, handle->OutPipe, handle->OutEp,
 8019e42:	697b      	ldr	r3, [r7, #20]
 8019e44:	7a59      	ldrb	r1, [r3, #9]
 8019e46:	697b      	ldr	r3, [r7, #20]
 8019e48:	7898      	ldrb	r0, [r3, #2]
 8019e4a:	687b      	ldr	r3, [r7, #4]
 8019e4c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8019e50:	687b      	ldr	r3, [r7, #4]
 8019e52:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8019e56:	697a      	ldr	r2, [r7, #20]
 8019e58:	88d2      	ldrh	r2, [r2, #6]
 8019e5a:	9202      	str	r2, [sp, #8]
 8019e5c:	2202      	movs	r2, #2
 8019e5e:	9201      	str	r2, [sp, #4]
 8019e60:	9300      	str	r3, [sp, #0]
 8019e62:	4623      	mov	r3, r4
 8019e64:	4602      	mov	r2, r0
 8019e66:	6878      	ldr	r0, [r7, #4]
 8019e68:	f7e9 fb3e 	bl	80034e8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed,
                      USB_EP_TYPE_BULK, handle->OutEpSize);
  (void)USBH_LL_SetToggle(phost, handle->InPipe, 0U);
 8019e6c:	697b      	ldr	r3, [r7, #20]
 8019e6e:	7a1b      	ldrb	r3, [r3, #8]
 8019e70:	2200      	movs	r2, #0
 8019e72:	4619      	mov	r1, r3
 8019e74:	6878      	ldr	r0, [r7, #4]
 8019e76:	f7ea fd80 	bl	800497a <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, handle->OutPipe, 0U);
 8019e7a:	697b      	ldr	r3, [r7, #20]
 8019e7c:	7a5b      	ldrb	r3, [r3, #9]
 8019e7e:	2200      	movs	r2, #0
 8019e80:	4619      	mov	r1, r3
 8019e82:	6878      	ldr	r0, [r7, #4]
 8019e84:	f7ea fd79 	bl	800497a <USBH_LL_SetToggle>

  handle->rx_buffer_size = handle->InEpSize;
 8019e88:	697b      	ldr	r3, [r7, #20]
 8019e8a:	889a      	ldrh	r2, [r3, #4]
 8019e8c:	697b      	ldr	r3, [r7, #20]
 8019e8e:	81da      	strh	r2, [r3, #14]
  handle->state = USBH_MIDI_STATE_TRANSFER;
 8019e90:	697b      	ldr	r3, [r7, #20]
 8019e92:	2201      	movs	r2, #1
 8019e94:	729a      	strb	r2, [r3, #10]
  handle->rx_state = USBH_MIDI_RX_RECEIVE;
 8019e96:	697b      	ldr	r3, [r7, #20]
 8019e98:	2201      	movs	r2, #1
 8019e9a:	72da      	strb	r2, [r3, #11]
  handle->tx_state = USBH_MIDI_TX_IDLE;
 8019e9c:	697b      	ldr	r3, [r7, #20]
 8019e9e:	2200      	movs	r2, #0
 8019ea0:	731a      	strb	r2, [r3, #12]
  handle->rx_busy = false;
 8019ea2:	697b      	ldr	r3, [r7, #20]
 8019ea4:	2200      	movs	r2, #0
 8019ea6:	749a      	strb	r2, [r3, #18]
  handle->tx_busy = false;
 8019ea8:	697b      	ldr	r3, [r7, #20]
 8019eaa:	2200      	movs	r2, #0
 8019eac:	74da      	strb	r2, [r3, #19]

  USBH_UsrLog("USBH_MIDI_InterfaceInit: IN=0x%02X OUT=0x%02X", handle->InEp, handle->OutEp);

  return USBH_OK;
 8019eae:	2300      	movs	r3, #0
}
 8019eb0:	4618      	mov	r0, r3
 8019eb2:	3724      	adds	r7, #36	@ 0x24
 8019eb4:	46bd      	mov	sp, r7
 8019eb6:	bd90      	pop	{r4, r7, pc}
 8019eb8:	24015f60 	.word	0x24015f60

08019ebc <USBH_MIDI_InterfaceDeInit>:

static USBH_StatusTypeDef USBH_MIDI_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8019ebc:	b580      	push	{r7, lr}
 8019ebe:	b084      	sub	sp, #16
 8019ec0:	af00      	add	r7, sp, #0
 8019ec2:	6078      	str	r0, [r7, #4]
  USBH_UsrLog("USBH_MIDI_InterfaceDeInit (disconnect)");

  if ((phost == NULL) || (phost->pActiveClass == NULL))
 8019ec4:	687b      	ldr	r3, [r7, #4]
 8019ec6:	2b00      	cmp	r3, #0
 8019ec8:	d004      	beq.n	8019ed4 <USBH_MIDI_InterfaceDeInit+0x18>
 8019eca:	687b      	ldr	r3, [r7, #4]
 8019ecc:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8019ed0:	2b00      	cmp	r3, #0
 8019ed2:	d101      	bne.n	8019ed8 <USBH_MIDI_InterfaceDeInit+0x1c>
  {
    return USBH_FAIL;
 8019ed4:	2302      	movs	r3, #2
 8019ed6:	e038      	b.n	8019f4a <USBH_MIDI_InterfaceDeInit+0x8e>
  }

  USBH_MIDI_HandleTypeDef *handle = (USBH_MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 8019ed8:	687b      	ldr	r3, [r7, #4]
 8019eda:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8019ede:	69db      	ldr	r3, [r3, #28]
 8019ee0:	60fb      	str	r3, [r7, #12]

  if (handle == NULL)
 8019ee2:	68fb      	ldr	r3, [r7, #12]
 8019ee4:	2b00      	cmp	r3, #0
 8019ee6:	d101      	bne.n	8019eec <USBH_MIDI_InterfaceDeInit+0x30>
  {
    return USBH_FAIL;
 8019ee8:	2302      	movs	r3, #2
 8019eea:	e02e      	b.n	8019f4a <USBH_MIDI_InterfaceDeInit+0x8e>
  }

  if (handle->InPipe != 0xFFU)
 8019eec:	68fb      	ldr	r3, [r7, #12]
 8019eee:	7a1b      	ldrb	r3, [r3, #8]
 8019ef0:	2bff      	cmp	r3, #255	@ 0xff
 8019ef2:	d00e      	beq.n	8019f12 <USBH_MIDI_InterfaceDeInit+0x56>
  {
    (void)USBH_ClosePipe(phost, handle->InPipe);
 8019ef4:	68fb      	ldr	r3, [r7, #12]
 8019ef6:	7a1b      	ldrb	r3, [r3, #8]
 8019ef8:	4619      	mov	r1, r3
 8019efa:	6878      	ldr	r0, [r7, #4]
 8019efc:	f7e9 fb13 	bl	8003526 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, handle->InPipe);
 8019f00:	68fb      	ldr	r3, [r7, #12]
 8019f02:	7a1b      	ldrb	r3, [r3, #8]
 8019f04:	4619      	mov	r1, r3
 8019f06:	6878      	ldr	r0, [r7, #4]
 8019f08:	f7e9 fb3f 	bl	800358a <USBH_FreePipe>
    handle->InPipe = 0xFFU;
 8019f0c:	68fb      	ldr	r3, [r7, #12]
 8019f0e:	22ff      	movs	r2, #255	@ 0xff
 8019f10:	721a      	strb	r2, [r3, #8]
  }

  if (handle->OutPipe != 0xFFU)
 8019f12:	68fb      	ldr	r3, [r7, #12]
 8019f14:	7a5b      	ldrb	r3, [r3, #9]
 8019f16:	2bff      	cmp	r3, #255	@ 0xff
 8019f18:	d00e      	beq.n	8019f38 <USBH_MIDI_InterfaceDeInit+0x7c>
  {
    (void)USBH_ClosePipe(phost, handle->OutPipe);
 8019f1a:	68fb      	ldr	r3, [r7, #12]
 8019f1c:	7a5b      	ldrb	r3, [r3, #9]
 8019f1e:	4619      	mov	r1, r3
 8019f20:	6878      	ldr	r0, [r7, #4]
 8019f22:	f7e9 fb00 	bl	8003526 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, handle->OutPipe);
 8019f26:	68fb      	ldr	r3, [r7, #12]
 8019f28:	7a5b      	ldrb	r3, [r3, #9]
 8019f2a:	4619      	mov	r1, r3
 8019f2c:	6878      	ldr	r0, [r7, #4]
 8019f2e:	f7e9 fb2c 	bl	800358a <USBH_FreePipe>
    handle->OutPipe = 0xFFU;
 8019f32:	68fb      	ldr	r3, [r7, #12]
 8019f34:	22ff      	movs	r2, #255	@ 0xff
 8019f36:	725a      	strb	r2, [r3, #9]
  }

  USBH_MIDI_ResetHandle(handle);
 8019f38:	68f8      	ldr	r0, [r7, #12]
 8019f3a:	f7ff fe84 	bl	8019c46 <USBH_MIDI_ResetHandle>
  phost->pActiveClass->pData = NULL;
 8019f3e:	687b      	ldr	r3, [r7, #4]
 8019f40:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8019f44:	2200      	movs	r2, #0
 8019f46:	61da      	str	r2, [r3, #28]

  return USBH_OK;
 8019f48:	2300      	movs	r3, #0
}
 8019f4a:	4618      	mov	r0, r3
 8019f4c:	3710      	adds	r7, #16
 8019f4e:	46bd      	mov	sp, r7
 8019f50:	bd80      	pop	{r7, pc}

08019f52 <USBH_MIDI_ClassRequest>:

static USBH_StatusTypeDef USBH_MIDI_ClassRequest(USBH_HandleTypeDef *phost)
{
 8019f52:	b480      	push	{r7}
 8019f54:	b083      	sub	sp, #12
 8019f56:	af00      	add	r7, sp, #0
 8019f58:	6078      	str	r0, [r7, #4]
  (void)phost;
  USBH_UsrLog("USBH_MIDI_ClassRequest");
  return USBH_OK;
 8019f5a:	2300      	movs	r3, #0
}
 8019f5c:	4618      	mov	r0, r3
 8019f5e:	370c      	adds	r7, #12
 8019f60:	46bd      	mov	sp, r7
 8019f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019f66:	4770      	bx	lr

08019f68 <USBH_MIDI_PushRx>:

static void USBH_MIDI_PushRx(USBH_MIDI_HandleTypeDef *handle,
                            const uint8_t packet[USBH_MIDI_PACKET_SIZE])
{
 8019f68:	b480      	push	{r7}
 8019f6a:	b083      	sub	sp, #12
 8019f6c:	af00      	add	r7, sp, #0
 8019f6e:	6078      	str	r0, [r7, #4]
 8019f70:	6039      	str	r1, [r7, #0]
  if (handle->rx_count >= USBH_MIDI_RX_QUEUE_LEN)
 8019f72:	687b      	ldr	r3, [r7, #4]
 8019f74:	f8b3 31a4 	ldrh.w	r3, [r3, #420]	@ 0x1a4
 8019f78:	2b3f      	cmp	r3, #63	@ 0x3f
 8019f7a:	d844      	bhi.n	801a006 <USBH_MIDI_PushRx+0x9e>
  {
    return;
  }

  handle->rx_queue[handle->rx_head].data[0] = packet[0];
 8019f7c:	687b      	ldr	r3, [r7, #4]
 8019f7e:	f8b3 31a0 	ldrh.w	r3, [r3, #416]	@ 0x1a0
 8019f82:	461a      	mov	r2, r3
 8019f84:	683b      	ldr	r3, [r7, #0]
 8019f86:	7819      	ldrb	r1, [r3, #0]
 8019f88:	687b      	ldr	r3, [r7, #4]
 8019f8a:	3228      	adds	r2, #40	@ 0x28
 8019f8c:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
  handle->rx_queue[handle->rx_head].data[1] = packet[1];
 8019f90:	683b      	ldr	r3, [r7, #0]
 8019f92:	3301      	adds	r3, #1
 8019f94:	687a      	ldr	r2, [r7, #4]
 8019f96:	f8b2 21a0 	ldrh.w	r2, [r2, #416]	@ 0x1a0
 8019f9a:	4610      	mov	r0, r2
 8019f9c:	7819      	ldrb	r1, [r3, #0]
 8019f9e:	687a      	ldr	r2, [r7, #4]
 8019fa0:	0083      	lsls	r3, r0, #2
 8019fa2:	4413      	add	r3, r2
 8019fa4:	460a      	mov	r2, r1
 8019fa6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
  handle->rx_queue[handle->rx_head].data[2] = packet[2];
 8019faa:	683b      	ldr	r3, [r7, #0]
 8019fac:	3302      	adds	r3, #2
 8019fae:	687a      	ldr	r2, [r7, #4]
 8019fb0:	f8b2 21a0 	ldrh.w	r2, [r2, #416]	@ 0x1a0
 8019fb4:	4610      	mov	r0, r2
 8019fb6:	7819      	ldrb	r1, [r3, #0]
 8019fb8:	687a      	ldr	r2, [r7, #4]
 8019fba:	0083      	lsls	r3, r0, #2
 8019fbc:	4413      	add	r3, r2
 8019fbe:	460a      	mov	r2, r1
 8019fc0:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
  handle->rx_queue[handle->rx_head].data[3] = packet[3];
 8019fc4:	683b      	ldr	r3, [r7, #0]
 8019fc6:	3303      	adds	r3, #3
 8019fc8:	687a      	ldr	r2, [r7, #4]
 8019fca:	f8b2 21a0 	ldrh.w	r2, [r2, #416]	@ 0x1a0
 8019fce:	4610      	mov	r0, r2
 8019fd0:	7819      	ldrb	r1, [r3, #0]
 8019fd2:	687a      	ldr	r2, [r7, #4]
 8019fd4:	0083      	lsls	r3, r0, #2
 8019fd6:	4413      	add	r3, r2
 8019fd8:	460a      	mov	r2, r1
 8019fda:	f883 20a3 	strb.w	r2, [r3, #163]	@ 0xa3
  handle->rx_head = (uint16_t)((handle->rx_head + 1U) % USBH_MIDI_RX_QUEUE_LEN);
 8019fde:	687b      	ldr	r3, [r7, #4]
 8019fe0:	f8b3 31a0 	ldrh.w	r3, [r3, #416]	@ 0x1a0
 8019fe4:	3301      	adds	r3, #1
 8019fe6:	b29b      	uxth	r3, r3
 8019fe8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8019fec:	b29a      	uxth	r2, r3
 8019fee:	687b      	ldr	r3, [r7, #4]
 8019ff0:	f8a3 21a0 	strh.w	r2, [r3, #416]	@ 0x1a0
  handle->rx_count++;
 8019ff4:	687b      	ldr	r3, [r7, #4]
 8019ff6:	f8b3 31a4 	ldrh.w	r3, [r3, #420]	@ 0x1a4
 8019ffa:	3301      	adds	r3, #1
 8019ffc:	b29a      	uxth	r2, r3
 8019ffe:	687b      	ldr	r3, [r7, #4]
 801a000:	f8a3 21a4 	strh.w	r2, [r3, #420]	@ 0x1a4
 801a004:	e000      	b.n	801a008 <USBH_MIDI_PushRx+0xa0>
    return;
 801a006:	bf00      	nop
}
 801a008:	370c      	adds	r7, #12
 801a00a:	46bd      	mov	sp, r7
 801a00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a010:	4770      	bx	lr

0801a012 <USBH_MIDI_PopTx>:

static bool USBH_MIDI_PopTx(USBH_MIDI_HandleTypeDef *handle,
                           uint8_t packet[USBH_MIDI_PACKET_SIZE])
{
 801a012:	b480      	push	{r7}
 801a014:	b083      	sub	sp, #12
 801a016:	af00      	add	r7, sp, #0
 801a018:	6078      	str	r0, [r7, #4]
 801a01a:	6039      	str	r1, [r7, #0]
  if (handle->tx_count == 0U)
 801a01c:	687b      	ldr	r3, [r7, #4]
 801a01e:	f8b3 32c4 	ldrh.w	r3, [r3, #708]	@ 0x2c4
 801a022:	2b00      	cmp	r3, #0
 801a024:	d101      	bne.n	801a02a <USBH_MIDI_PopTx+0x18>
  {
    return false;
 801a026:	2300      	movs	r3, #0
 801a028:	e041      	b.n	801a0ae <USBH_MIDI_PopTx+0x9c>
  }

  packet[0] = handle->tx_queue[handle->tx_tail].data[0];
 801a02a:	687b      	ldr	r3, [r7, #4]
 801a02c:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 801a030:	461a      	mov	r2, r3
 801a032:	687b      	ldr	r3, [r7, #4]
 801a034:	3270      	adds	r2, #112	@ 0x70
 801a036:	f813 2022 	ldrb.w	r2, [r3, r2, lsl #2]
 801a03a:	683b      	ldr	r3, [r7, #0]
 801a03c:	701a      	strb	r2, [r3, #0]
  packet[1] = handle->tx_queue[handle->tx_tail].data[1];
 801a03e:	687b      	ldr	r3, [r7, #4]
 801a040:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 801a044:	4618      	mov	r0, r3
 801a046:	683b      	ldr	r3, [r7, #0]
 801a048:	1c5a      	adds	r2, r3, #1
 801a04a:	6879      	ldr	r1, [r7, #4]
 801a04c:	0083      	lsls	r3, r0, #2
 801a04e:	440b      	add	r3, r1
 801a050:	f893 31c1 	ldrb.w	r3, [r3, #449]	@ 0x1c1
 801a054:	7013      	strb	r3, [r2, #0]
  packet[2] = handle->tx_queue[handle->tx_tail].data[2];
 801a056:	687b      	ldr	r3, [r7, #4]
 801a058:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 801a05c:	4618      	mov	r0, r3
 801a05e:	683b      	ldr	r3, [r7, #0]
 801a060:	1c9a      	adds	r2, r3, #2
 801a062:	6879      	ldr	r1, [r7, #4]
 801a064:	0083      	lsls	r3, r0, #2
 801a066:	440b      	add	r3, r1
 801a068:	f893 31c2 	ldrb.w	r3, [r3, #450]	@ 0x1c2
 801a06c:	7013      	strb	r3, [r2, #0]
  packet[3] = handle->tx_queue[handle->tx_tail].data[3];
 801a06e:	687b      	ldr	r3, [r7, #4]
 801a070:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 801a074:	4618      	mov	r0, r3
 801a076:	683b      	ldr	r3, [r7, #0]
 801a078:	1cda      	adds	r2, r3, #3
 801a07a:	6879      	ldr	r1, [r7, #4]
 801a07c:	0083      	lsls	r3, r0, #2
 801a07e:	440b      	add	r3, r1
 801a080:	f893 31c3 	ldrb.w	r3, [r3, #451]	@ 0x1c3
 801a084:	7013      	strb	r3, [r2, #0]
  handle->tx_tail = (uint16_t)((handle->tx_tail + 1U) % USBH_MIDI_TX_QUEUE_LEN);
 801a086:	687b      	ldr	r3, [r7, #4]
 801a088:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 801a08c:	3301      	adds	r3, #1
 801a08e:	b29b      	uxth	r3, r3
 801a090:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801a094:	b29a      	uxth	r2, r3
 801a096:	687b      	ldr	r3, [r7, #4]
 801a098:	f8a3 22c2 	strh.w	r2, [r3, #706]	@ 0x2c2
  handle->tx_count--;
 801a09c:	687b      	ldr	r3, [r7, #4]
 801a09e:	f8b3 32c4 	ldrh.w	r3, [r3, #708]	@ 0x2c4
 801a0a2:	3b01      	subs	r3, #1
 801a0a4:	b29a      	uxth	r2, r3
 801a0a6:	687b      	ldr	r3, [r7, #4]
 801a0a8:	f8a3 22c4 	strh.w	r2, [r3, #708]	@ 0x2c4
  return true;
 801a0ac:	2301      	movs	r3, #1
}
 801a0ae:	4618      	mov	r0, r3
 801a0b0:	370c      	adds	r7, #12
 801a0b2:	46bd      	mov	sp, r7
 801a0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a0b8:	4770      	bx	lr
	...

0801a0bc <USBH_MIDI_ProcessRx>:

static void USBH_MIDI_ProcessRx(USBH_HandleTypeDef *phost, USBH_MIDI_HandleTypeDef *handle)
{
 801a0bc:	b580      	push	{r7, lr}
 801a0be:	b084      	sub	sp, #16
 801a0c0:	af00      	add	r7, sp, #0
 801a0c2:	6078      	str	r0, [r7, #4]
 801a0c4:	6039      	str	r1, [r7, #0]
  switch (handle->rx_state)
 801a0c6:	683b      	ldr	r3, [r7, #0]
 801a0c8:	7adb      	ldrb	r3, [r3, #11]
 801a0ca:	2b04      	cmp	r3, #4
 801a0cc:	d876      	bhi.n	801a1bc <USBH_MIDI_ProcessRx+0x100>
 801a0ce:	a201      	add	r2, pc, #4	@ (adr r2, 801a0d4 <USBH_MIDI_ProcessRx+0x18>)
 801a0d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a0d4:	0801a0e9 	.word	0x0801a0e9
 801a0d8:	0801a0f1 	.word	0x0801a0f1
 801a0dc:	0801a121 	.word	0x0801a121
 801a0e0:	0801a185 	.word	0x0801a185
 801a0e4:	0801a18d 	.word	0x0801a18d
  {
    case USBH_MIDI_RX_IDLE:
      handle->rx_state = USBH_MIDI_RX_RECEIVE;
 801a0e8:	683b      	ldr	r3, [r7, #0]
 801a0ea:	2201      	movs	r2, #1
 801a0ec:	72da      	strb	r2, [r3, #11]
      break;
 801a0ee:	e06c      	b.n	801a1ca <USBH_MIDI_ProcessRx+0x10e>

    case USBH_MIDI_RX_RECEIVE:
      if (!handle->rx_busy)
 801a0f0:	683b      	ldr	r3, [r7, #0]
 801a0f2:	7c9b      	ldrb	r3, [r3, #18]
 801a0f4:	f083 0301 	eor.w	r3, r3, #1
 801a0f8:	b2db      	uxtb	r3, r3
 801a0fa:	2b00      	cmp	r3, #0
 801a0fc:	d062      	beq.n	801a1c4 <USBH_MIDI_ProcessRx+0x108>
      {
        (void)USBH_BulkReceiveData(phost, handle->rx_buffer, handle->rx_buffer_size, handle->InPipe);
 801a0fe:	683b      	ldr	r3, [r7, #0]
 801a100:	f103 0120 	add.w	r1, r3, #32
 801a104:	683b      	ldr	r3, [r7, #0]
 801a106:	89da      	ldrh	r2, [r3, #14]
 801a108:	683b      	ldr	r3, [r7, #0]
 801a10a:	7a1b      	ldrb	r3, [r3, #8]
 801a10c:	6878      	ldr	r0, [r7, #4]
 801a10e:	f7e9 f9cd 	bl	80034ac <USBH_BulkReceiveData>
        handle->rx_busy = true;
 801a112:	683b      	ldr	r3, [r7, #0]
 801a114:	2201      	movs	r2, #1
 801a116:	749a      	strb	r2, [r3, #18]
        handle->rx_state = USBH_MIDI_RX_POLL;
 801a118:	683b      	ldr	r3, [r7, #0]
 801a11a:	2202      	movs	r2, #2
 801a11c:	72da      	strb	r2, [r3, #11]
        USBH_UsrLog("USBH_MIDI_RX_RECEIVE -> RX_POLL (arm)");
      }
      break;
 801a11e:	e051      	b.n	801a1c4 <USBH_MIDI_ProcessRx+0x108>

    case USBH_MIDI_RX_POLL:
    {
      USBH_URBStateTypeDef urb_state = USBH_LL_GetURBState(phost, handle->InPipe);
 801a120:	683b      	ldr	r3, [r7, #0]
 801a122:	7a1b      	ldrb	r3, [r3, #8]
 801a124:	4619      	mov	r1, r3
 801a126:	6878      	ldr	r0, [r7, #4]
 801a128:	f7ea fc06 	bl	8004938 <USBH_LL_GetURBState>
 801a12c:	4603      	mov	r3, r0
 801a12e:	737b      	strb	r3, [r7, #13]
      if (urb_state == USBH_URB_DONE)
 801a130:	7b7b      	ldrb	r3, [r7, #13]
 801a132:	2b01      	cmp	r3, #1
 801a134:	d110      	bne.n	801a158 <USBH_MIDI_ProcessRx+0x9c>
      {
        handle->rx_last_count = USBH_LL_GetLastXferSize(phost, handle->InPipe);
 801a136:	683b      	ldr	r3, [r7, #0]
 801a138:	7a1b      	ldrb	r3, [r3, #8]
 801a13a:	4619      	mov	r1, r3
 801a13c:	6878      	ldr	r0, [r7, #4]
 801a13e:	f7ea fb69 	bl	8004814 <USBH_LL_GetLastXferSize>
 801a142:	4603      	mov	r3, r0
 801a144:	b29a      	uxth	r2, r3
 801a146:	683b      	ldr	r3, [r7, #0]
 801a148:	821a      	strh	r2, [r3, #16]
        handle->rx_busy = false;
 801a14a:	683b      	ldr	r3, [r7, #0]
 801a14c:	2200      	movs	r2, #0
 801a14e:	749a      	strb	r2, [r3, #18]
        handle->rx_state = USBH_MIDI_RX_DONE;
 801a150:	683b      	ldr	r3, [r7, #0]
 801a152:	2203      	movs	r2, #3
 801a154:	72da      	strb	r2, [r3, #11]
        USBH_ErrLog("USBH_MIDI_RX_URB_ERROR: %u", (unsigned int)urb_state);
        (void)USBH_ClrFeature(phost, handle->InEp);
        handle->rx_busy = false;
        handle->rx_state = USBH_MIDI_RX_RECEIVE;
      }
      break;
 801a156:	e037      	b.n	801a1c8 <USBH_MIDI_ProcessRx+0x10c>
      else if (urb_state == USBH_URB_NOTREADY)
 801a158:	7b7b      	ldrb	r3, [r7, #13]
 801a15a:	2b02      	cmp	r3, #2
 801a15c:	d034      	beq.n	801a1c8 <USBH_MIDI_ProcessRx+0x10c>
      else if ((urb_state == USBH_URB_ERROR) || (urb_state == USBH_URB_STALL))
 801a15e:	7b7b      	ldrb	r3, [r7, #13]
 801a160:	2b04      	cmp	r3, #4
 801a162:	d002      	beq.n	801a16a <USBH_MIDI_ProcessRx+0xae>
 801a164:	7b7b      	ldrb	r3, [r7, #13]
 801a166:	2b05      	cmp	r3, #5
 801a168:	d12e      	bne.n	801a1c8 <USBH_MIDI_ProcessRx+0x10c>
        (void)USBH_ClrFeature(phost, handle->InEp);
 801a16a:	683b      	ldr	r3, [r7, #0]
 801a16c:	785b      	ldrb	r3, [r3, #1]
 801a16e:	4619      	mov	r1, r3
 801a170:	6878      	ldr	r0, [r7, #4]
 801a172:	f7e8 fc31 	bl	80029d8 <USBH_ClrFeature>
        handle->rx_busy = false;
 801a176:	683b      	ldr	r3, [r7, #0]
 801a178:	2200      	movs	r2, #0
 801a17a:	749a      	strb	r2, [r3, #18]
        handle->rx_state = USBH_MIDI_RX_RECEIVE;
 801a17c:	683b      	ldr	r3, [r7, #0]
 801a17e:	2201      	movs	r2, #1
 801a180:	72da      	strb	r2, [r3, #11]
      break;
 801a182:	e021      	b.n	801a1c8 <USBH_MIDI_ProcessRx+0x10c>
    }

    case USBH_MIDI_RX_DONE:
      handle->rx_state = USBH_MIDI_RX_DISPATCH;
 801a184:	683b      	ldr	r3, [r7, #0]
 801a186:	2204      	movs	r2, #4
 801a188:	72da      	strb	r2, [r3, #11]
      USBH_UsrLog("USBH_MIDI_RX_DONE -> RX_DISPATCH");
      break;
 801a18a:	e01e      	b.n	801a1ca <USBH_MIDI_ProcessRx+0x10e>

    case USBH_MIDI_RX_DISPATCH:
      for (uint16_t offset = 0U;
 801a18c:	2300      	movs	r3, #0
 801a18e:	81fb      	strh	r3, [r7, #14]
 801a190:	e00a      	b.n	801a1a8 <USBH_MIDI_ProcessRx+0xec>
           (offset + (USBH_MIDI_PACKET_SIZE - 1U)) < handle->rx_last_count;
           offset = (uint16_t)(offset + USBH_MIDI_PACKET_SIZE))
      {
        USBH_MIDI_PushRx(handle, &handle->rx_buffer[offset]);
 801a192:	89fb      	ldrh	r3, [r7, #14]
 801a194:	3320      	adds	r3, #32
 801a196:	683a      	ldr	r2, [r7, #0]
 801a198:	4413      	add	r3, r2
 801a19a:	4619      	mov	r1, r3
 801a19c:	6838      	ldr	r0, [r7, #0]
 801a19e:	f7ff fee3 	bl	8019f68 <USBH_MIDI_PushRx>
           offset = (uint16_t)(offset + USBH_MIDI_PACKET_SIZE))
 801a1a2:	89fb      	ldrh	r3, [r7, #14]
 801a1a4:	3304      	adds	r3, #4
 801a1a6:	81fb      	strh	r3, [r7, #14]
           (offset + (USBH_MIDI_PACKET_SIZE - 1U)) < handle->rx_last_count;
 801a1a8:	89fb      	ldrh	r3, [r7, #14]
 801a1aa:	3303      	adds	r3, #3
 801a1ac:	683a      	ldr	r2, [r7, #0]
 801a1ae:	8a12      	ldrh	r2, [r2, #16]
 801a1b0:	4293      	cmp	r3, r2
 801a1b2:	d3ee      	bcc.n	801a192 <USBH_MIDI_ProcessRx+0xd6>
      }
      handle->rx_state = USBH_MIDI_RX_RECEIVE;
 801a1b4:	683b      	ldr	r3, [r7, #0]
 801a1b6:	2201      	movs	r2, #1
 801a1b8:	72da      	strb	r2, [r3, #11]
      break;
 801a1ba:	e006      	b.n	801a1ca <USBH_MIDI_ProcessRx+0x10e>

    default:
      handle->rx_state = USBH_MIDI_RX_RECEIVE;
 801a1bc:	683b      	ldr	r3, [r7, #0]
 801a1be:	2201      	movs	r2, #1
 801a1c0:	72da      	strb	r2, [r3, #11]
      break;
 801a1c2:	e002      	b.n	801a1ca <USBH_MIDI_ProcessRx+0x10e>
      break;
 801a1c4:	bf00      	nop
 801a1c6:	e000      	b.n	801a1ca <USBH_MIDI_ProcessRx+0x10e>
      break;
 801a1c8:	bf00      	nop
  }
}
 801a1ca:	bf00      	nop
 801a1cc:	3710      	adds	r7, #16
 801a1ce:	46bd      	mov	sp, r7
 801a1d0:	bd80      	pop	{r7, pc}
 801a1d2:	bf00      	nop

0801a1d4 <USBH_MIDI_ProcessTx>:

static void USBH_MIDI_ProcessTx(USBH_HandleTypeDef *phost, USBH_MIDI_HandleTypeDef *handle)
{
 801a1d4:	b580      	push	{r7, lr}
 801a1d6:	b086      	sub	sp, #24
 801a1d8:	af02      	add	r7, sp, #8
 801a1da:	6078      	str	r0, [r7, #4]
 801a1dc:	6039      	str	r1, [r7, #0]
  switch (handle->tx_state)
 801a1de:	683b      	ldr	r3, [r7, #0]
 801a1e0:	7b1b      	ldrb	r3, [r3, #12]
 801a1e2:	2b03      	cmp	r3, #3
 801a1e4:	d055      	beq.n	801a292 <USBH_MIDI_ProcessTx+0xbe>
 801a1e6:	2b03      	cmp	r3, #3
 801a1e8:	dc57      	bgt.n	801a29a <USBH_MIDI_ProcessTx+0xc6>
 801a1ea:	2b00      	cmp	r3, #0
 801a1ec:	d002      	beq.n	801a1f4 <USBH_MIDI_ProcessTx+0x20>
 801a1ee:	2b02      	cmp	r3, #2
 801a1f0:	d027      	beq.n	801a242 <USBH_MIDI_ProcessTx+0x6e>
 801a1f2:	e052      	b.n	801a29a <USBH_MIDI_ProcessTx+0xc6>
  {
    case USBH_MIDI_TX_IDLE:
      if (!handle->tx_busy && (handle->tx_count > 0U))
 801a1f4:	683b      	ldr	r3, [r7, #0]
 801a1f6:	7cdb      	ldrb	r3, [r3, #19]
 801a1f8:	f083 0301 	eor.w	r3, r3, #1
 801a1fc:	b2db      	uxtb	r3, r3
 801a1fe:	2b00      	cmp	r3, #0
 801a200:	d04f      	beq.n	801a2a2 <USBH_MIDI_ProcessTx+0xce>
 801a202:	683b      	ldr	r3, [r7, #0]
 801a204:	f8b3 32c4 	ldrh.w	r3, [r3, #708]	@ 0x2c4
 801a208:	2b00      	cmp	r3, #0
 801a20a:	d04a      	beq.n	801a2a2 <USBH_MIDI_ProcessTx+0xce>
      {
        if (USBH_MIDI_PopTx(handle, handle->tx_buffer))
 801a20c:	683b      	ldr	r3, [r7, #0]
 801a20e:	3360      	adds	r3, #96	@ 0x60
 801a210:	4619      	mov	r1, r3
 801a212:	6838      	ldr	r0, [r7, #0]
 801a214:	f7ff fefd 	bl	801a012 <USBH_MIDI_PopTx>
 801a218:	4603      	mov	r3, r0
 801a21a:	2b00      	cmp	r3, #0
 801a21c:	d041      	beq.n	801a2a2 <USBH_MIDI_ProcessTx+0xce>
        {
          (void)USBH_BulkSendData(phost, handle->tx_buffer, USBH_MIDI_PACKET_SIZE,
 801a21e:	683b      	ldr	r3, [r7, #0]
 801a220:	f103 0160 	add.w	r1, r3, #96	@ 0x60
 801a224:	683b      	ldr	r3, [r7, #0]
 801a226:	7a5b      	ldrb	r3, [r3, #9]
 801a228:	2201      	movs	r2, #1
 801a22a:	9200      	str	r2, [sp, #0]
 801a22c:	2204      	movs	r2, #4
 801a22e:	6878      	ldr	r0, [r7, #4]
 801a230:	f7e9 f917 	bl	8003462 <USBH_BulkSendData>
                                  handle->OutPipe, 1U);
          handle->tx_busy = true;
 801a234:	683b      	ldr	r3, [r7, #0]
 801a236:	2201      	movs	r2, #1
 801a238:	74da      	strb	r2, [r3, #19]
          handle->tx_state = USBH_MIDI_TX_POLL;
 801a23a:	683b      	ldr	r3, [r7, #0]
 801a23c:	2202      	movs	r2, #2
 801a23e:	731a      	strb	r2, [r3, #12]
          USBH_UsrLog("USBH_MIDI_TX_IDLE -> TX_SEND");
        }
      }
      break;
 801a240:	e02f      	b.n	801a2a2 <USBH_MIDI_ProcessTx+0xce>

    case USBH_MIDI_TX_POLL:
    {
      USBH_URBStateTypeDef urb_state = USBH_LL_GetURBState(phost, handle->OutPipe);
 801a242:	683b      	ldr	r3, [r7, #0]
 801a244:	7a5b      	ldrb	r3, [r3, #9]
 801a246:	4619      	mov	r1, r3
 801a248:	6878      	ldr	r0, [r7, #4]
 801a24a:	f7ea fb75 	bl	8004938 <USBH_LL_GetURBState>
 801a24e:	4603      	mov	r3, r0
 801a250:	73fb      	strb	r3, [r7, #15]
      if (urb_state == USBH_URB_DONE)
 801a252:	7bfb      	ldrb	r3, [r7, #15]
 801a254:	2b01      	cmp	r3, #1
 801a256:	d106      	bne.n	801a266 <USBH_MIDI_ProcessTx+0x92>
      {
        handle->tx_busy = false;
 801a258:	683b      	ldr	r3, [r7, #0]
 801a25a:	2200      	movs	r2, #0
 801a25c:	74da      	strb	r2, [r3, #19]
        handle->tx_state = USBH_MIDI_TX_DONE;
 801a25e:	683b      	ldr	r3, [r7, #0]
 801a260:	2203      	movs	r2, #3
 801a262:	731a      	strb	r2, [r3, #12]
        USBH_ErrLog("USBH_MIDI_TX_URB_ERROR: %u", (unsigned int)urb_state);
        (void)USBH_ClrFeature(phost, handle->OutEp);
        handle->tx_busy = false;
        handle->tx_state = USBH_MIDI_TX_DONE;
      }
      break;
 801a264:	e01f      	b.n	801a2a6 <USBH_MIDI_ProcessTx+0xd2>
      else if (urb_state == USBH_URB_NOTREADY)
 801a266:	7bfb      	ldrb	r3, [r7, #15]
 801a268:	2b02      	cmp	r3, #2
 801a26a:	d01c      	beq.n	801a2a6 <USBH_MIDI_ProcessTx+0xd2>
      else if ((urb_state == USBH_URB_ERROR) || (urb_state == USBH_URB_STALL))
 801a26c:	7bfb      	ldrb	r3, [r7, #15]
 801a26e:	2b04      	cmp	r3, #4
 801a270:	d002      	beq.n	801a278 <USBH_MIDI_ProcessTx+0xa4>
 801a272:	7bfb      	ldrb	r3, [r7, #15]
 801a274:	2b05      	cmp	r3, #5
 801a276:	d116      	bne.n	801a2a6 <USBH_MIDI_ProcessTx+0xd2>
        (void)USBH_ClrFeature(phost, handle->OutEp);
 801a278:	683b      	ldr	r3, [r7, #0]
 801a27a:	789b      	ldrb	r3, [r3, #2]
 801a27c:	4619      	mov	r1, r3
 801a27e:	6878      	ldr	r0, [r7, #4]
 801a280:	f7e8 fbaa 	bl	80029d8 <USBH_ClrFeature>
        handle->tx_busy = false;
 801a284:	683b      	ldr	r3, [r7, #0]
 801a286:	2200      	movs	r2, #0
 801a288:	74da      	strb	r2, [r3, #19]
        handle->tx_state = USBH_MIDI_TX_DONE;
 801a28a:	683b      	ldr	r3, [r7, #0]
 801a28c:	2203      	movs	r2, #3
 801a28e:	731a      	strb	r2, [r3, #12]
      break;
 801a290:	e009      	b.n	801a2a6 <USBH_MIDI_ProcessTx+0xd2>
    }

    case USBH_MIDI_TX_DONE:
      handle->tx_state = USBH_MIDI_TX_IDLE;
 801a292:	683b      	ldr	r3, [r7, #0]
 801a294:	2200      	movs	r2, #0
 801a296:	731a      	strb	r2, [r3, #12]
      break;
 801a298:	e006      	b.n	801a2a8 <USBH_MIDI_ProcessTx+0xd4>

    default:
      handle->tx_state = USBH_MIDI_TX_IDLE;
 801a29a:	683b      	ldr	r3, [r7, #0]
 801a29c:	2200      	movs	r2, #0
 801a29e:	731a      	strb	r2, [r3, #12]
      break;
 801a2a0:	e002      	b.n	801a2a8 <USBH_MIDI_ProcessTx+0xd4>
      break;
 801a2a2:	bf00      	nop
 801a2a4:	e000      	b.n	801a2a8 <USBH_MIDI_ProcessTx+0xd4>
      break;
 801a2a6:	bf00      	nop
  }
}
 801a2a8:	bf00      	nop
 801a2aa:	3710      	adds	r7, #16
 801a2ac:	46bd      	mov	sp, r7
 801a2ae:	bd80      	pop	{r7, pc}

0801a2b0 <USBH_MIDI_Process>:

static USBH_StatusTypeDef USBH_MIDI_Process(USBH_HandleTypeDef *phost)
{
 801a2b0:	b580      	push	{r7, lr}
 801a2b2:	b084      	sub	sp, #16
 801a2b4:	af00      	add	r7, sp, #0
 801a2b6:	6078      	str	r0, [r7, #4]
  if ((phost == NULL) || (phost->pActiveClass == NULL))
 801a2b8:	687b      	ldr	r3, [r7, #4]
 801a2ba:	2b00      	cmp	r3, #0
 801a2bc:	d004      	beq.n	801a2c8 <USBH_MIDI_Process+0x18>
 801a2be:	687b      	ldr	r3, [r7, #4]
 801a2c0:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801a2c4:	2b00      	cmp	r3, #0
 801a2c6:	d101      	bne.n	801a2cc <USBH_MIDI_Process+0x1c>
  {
    return USBH_FAIL;
 801a2c8:	2302      	movs	r3, #2
 801a2ca:	e016      	b.n	801a2fa <USBH_MIDI_Process+0x4a>
  }

  USBH_MIDI_HandleTypeDef *handle = (USBH_MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 801a2cc:	687b      	ldr	r3, [r7, #4]
 801a2ce:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801a2d2:	69db      	ldr	r3, [r3, #28]
 801a2d4:	60fb      	str	r3, [r7, #12]
  if ((handle == NULL) || (handle->state != USBH_MIDI_STATE_TRANSFER))
 801a2d6:	68fb      	ldr	r3, [r7, #12]
 801a2d8:	2b00      	cmp	r3, #0
 801a2da:	d003      	beq.n	801a2e4 <USBH_MIDI_Process+0x34>
 801a2dc:	68fb      	ldr	r3, [r7, #12]
 801a2de:	7a9b      	ldrb	r3, [r3, #10]
 801a2e0:	2b01      	cmp	r3, #1
 801a2e2:	d001      	beq.n	801a2e8 <USBH_MIDI_Process+0x38>
  {
    return USBH_OK;
 801a2e4:	2300      	movs	r3, #0
 801a2e6:	e008      	b.n	801a2fa <USBH_MIDI_Process+0x4a>
  }

  USBH_MIDI_ProcessRx(phost, handle);
 801a2e8:	68f9      	ldr	r1, [r7, #12]
 801a2ea:	6878      	ldr	r0, [r7, #4]
 801a2ec:	f7ff fee6 	bl	801a0bc <USBH_MIDI_ProcessRx>
  USBH_MIDI_ProcessTx(phost, handle);
 801a2f0:	68f9      	ldr	r1, [r7, #12]
 801a2f2:	6878      	ldr	r0, [r7, #4]
 801a2f4:	f7ff ff6e 	bl	801a1d4 <USBH_MIDI_ProcessTx>

  return USBH_OK;
 801a2f8:	2300      	movs	r3, #0
}
 801a2fa:	4618      	mov	r0, r3
 801a2fc:	3710      	adds	r7, #16
 801a2fe:	46bd      	mov	sp, r7
 801a300:	bd80      	pop	{r7, pc}
	...

0801a304 <USBH_MIDI_ReadPacket>:

USBH_StatusTypeDef USBH_MIDI_ReadPacket(USBH_HandleTypeDef *phost,
                                        uint8_t packet[USBH_MIDI_PACKET_SIZE])
{
 801a304:	b480      	push	{r7}
 801a306:	b085      	sub	sp, #20
 801a308:	af00      	add	r7, sp, #0
 801a30a:	6078      	str	r0, [r7, #4]
 801a30c:	6039      	str	r1, [r7, #0]
  if ((phost == NULL) || (phost->pActiveClass == NULL) || (phost->pActiveClass != &USBH_MIDI_Class))
 801a30e:	687b      	ldr	r3, [r7, #4]
 801a310:	2b00      	cmp	r3, #0
 801a312:	d00a      	beq.n	801a32a <USBH_MIDI_ReadPacket+0x26>
 801a314:	687b      	ldr	r3, [r7, #4]
 801a316:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801a31a:	2b00      	cmp	r3, #0
 801a31c:	d005      	beq.n	801a32a <USBH_MIDI_ReadPacket+0x26>
 801a31e:	687b      	ldr	r3, [r7, #4]
 801a320:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801a324:	4a2d      	ldr	r2, [pc, #180]	@ (801a3dc <USBH_MIDI_ReadPacket+0xd8>)
 801a326:	4293      	cmp	r3, r2
 801a328:	d001      	beq.n	801a32e <USBH_MIDI_ReadPacket+0x2a>
  {
    return USBH_FAIL;
 801a32a:	2302      	movs	r3, #2
 801a32c:	e050      	b.n	801a3d0 <USBH_MIDI_ReadPacket+0xcc>
  }

  USBH_MIDI_HandleTypeDef *handle = (USBH_MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 801a32e:	687b      	ldr	r3, [r7, #4]
 801a330:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801a334:	69db      	ldr	r3, [r3, #28]
 801a336:	60fb      	str	r3, [r7, #12]

  if ((handle == NULL) || (handle->rx_count == 0U))
 801a338:	68fb      	ldr	r3, [r7, #12]
 801a33a:	2b00      	cmp	r3, #0
 801a33c:	d004      	beq.n	801a348 <USBH_MIDI_ReadPacket+0x44>
 801a33e:	68fb      	ldr	r3, [r7, #12]
 801a340:	f8b3 31a4 	ldrh.w	r3, [r3, #420]	@ 0x1a4
 801a344:	2b00      	cmp	r3, #0
 801a346:	d101      	bne.n	801a34c <USBH_MIDI_ReadPacket+0x48>
  {
    return USBH_BUSY;
 801a348:	2301      	movs	r3, #1
 801a34a:	e041      	b.n	801a3d0 <USBH_MIDI_ReadPacket+0xcc>
  }

  packet[0] = handle->rx_queue[handle->rx_tail].data[0];
 801a34c:	68fb      	ldr	r3, [r7, #12]
 801a34e:	f8b3 31a2 	ldrh.w	r3, [r3, #418]	@ 0x1a2
 801a352:	461a      	mov	r2, r3
 801a354:	68fb      	ldr	r3, [r7, #12]
 801a356:	3228      	adds	r2, #40	@ 0x28
 801a358:	f813 2022 	ldrb.w	r2, [r3, r2, lsl #2]
 801a35c:	683b      	ldr	r3, [r7, #0]
 801a35e:	701a      	strb	r2, [r3, #0]
  packet[1] = handle->rx_queue[handle->rx_tail].data[1];
 801a360:	68fb      	ldr	r3, [r7, #12]
 801a362:	f8b3 31a2 	ldrh.w	r3, [r3, #418]	@ 0x1a2
 801a366:	4618      	mov	r0, r3
 801a368:	683b      	ldr	r3, [r7, #0]
 801a36a:	1c5a      	adds	r2, r3, #1
 801a36c:	68f9      	ldr	r1, [r7, #12]
 801a36e:	0083      	lsls	r3, r0, #2
 801a370:	440b      	add	r3, r1
 801a372:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 801a376:	7013      	strb	r3, [r2, #0]
  packet[2] = handle->rx_queue[handle->rx_tail].data[2];
 801a378:	68fb      	ldr	r3, [r7, #12]
 801a37a:	f8b3 31a2 	ldrh.w	r3, [r3, #418]	@ 0x1a2
 801a37e:	4618      	mov	r0, r3
 801a380:	683b      	ldr	r3, [r7, #0]
 801a382:	1c9a      	adds	r2, r3, #2
 801a384:	68f9      	ldr	r1, [r7, #12]
 801a386:	0083      	lsls	r3, r0, #2
 801a388:	440b      	add	r3, r1
 801a38a:	f893 30a2 	ldrb.w	r3, [r3, #162]	@ 0xa2
 801a38e:	7013      	strb	r3, [r2, #0]
  packet[3] = handle->rx_queue[handle->rx_tail].data[3];
 801a390:	68fb      	ldr	r3, [r7, #12]
 801a392:	f8b3 31a2 	ldrh.w	r3, [r3, #418]	@ 0x1a2
 801a396:	4618      	mov	r0, r3
 801a398:	683b      	ldr	r3, [r7, #0]
 801a39a:	1cda      	adds	r2, r3, #3
 801a39c:	68f9      	ldr	r1, [r7, #12]
 801a39e:	0083      	lsls	r3, r0, #2
 801a3a0:	440b      	add	r3, r1
 801a3a2:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 801a3a6:	7013      	strb	r3, [r2, #0]
  handle->rx_tail = (uint16_t)((handle->rx_tail + 1U) % USBH_MIDI_RX_QUEUE_LEN);
 801a3a8:	68fb      	ldr	r3, [r7, #12]
 801a3aa:	f8b3 31a2 	ldrh.w	r3, [r3, #418]	@ 0x1a2
 801a3ae:	3301      	adds	r3, #1
 801a3b0:	b29b      	uxth	r3, r3
 801a3b2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801a3b6:	b29a      	uxth	r2, r3
 801a3b8:	68fb      	ldr	r3, [r7, #12]
 801a3ba:	f8a3 21a2 	strh.w	r2, [r3, #418]	@ 0x1a2
  handle->rx_count--;
 801a3be:	68fb      	ldr	r3, [r7, #12]
 801a3c0:	f8b3 31a4 	ldrh.w	r3, [r3, #420]	@ 0x1a4
 801a3c4:	3b01      	subs	r3, #1
 801a3c6:	b29a      	uxth	r2, r3
 801a3c8:	68fb      	ldr	r3, [r7, #12]
 801a3ca:	f8a3 21a4 	strh.w	r2, [r3, #420]	@ 0x1a4

  return USBH_OK;
 801a3ce:	2300      	movs	r3, #0
}
 801a3d0:	4618      	mov	r0, r3
 801a3d2:	3714      	adds	r7, #20
 801a3d4:	46bd      	mov	sp, r7
 801a3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a3da:	4770      	bx	lr
 801a3dc:	24000170 	.word	0x24000170

0801a3e0 <USBH_MIDI_IsReady>:

  return USBH_OK;
}

bool USBH_MIDI_IsReady(USBH_HandleTypeDef *phost)
{
 801a3e0:	b480      	push	{r7}
 801a3e2:	b085      	sub	sp, #20
 801a3e4:	af00      	add	r7, sp, #0
 801a3e6:	6078      	str	r0, [r7, #4]
  if ((phost == NULL) || (phost->pActiveClass == NULL) || (phost->pActiveClass != &USBH_MIDI_Class))
 801a3e8:	687b      	ldr	r3, [r7, #4]
 801a3ea:	2b00      	cmp	r3, #0
 801a3ec:	d00a      	beq.n	801a404 <USBH_MIDI_IsReady+0x24>
 801a3ee:	687b      	ldr	r3, [r7, #4]
 801a3f0:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801a3f4:	2b00      	cmp	r3, #0
 801a3f6:	d005      	beq.n	801a404 <USBH_MIDI_IsReady+0x24>
 801a3f8:	687b      	ldr	r3, [r7, #4]
 801a3fa:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801a3fe:	4a0e      	ldr	r2, [pc, #56]	@ (801a438 <USBH_MIDI_IsReady+0x58>)
 801a400:	4293      	cmp	r3, r2
 801a402:	d001      	beq.n	801a408 <USBH_MIDI_IsReady+0x28>
  {
    return false;
 801a404:	2300      	movs	r3, #0
 801a406:	e011      	b.n	801a42c <USBH_MIDI_IsReady+0x4c>
  }

  USBH_MIDI_HandleTypeDef *handle = (USBH_MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 801a408:	687b      	ldr	r3, [r7, #4]
 801a40a:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801a40e:	69db      	ldr	r3, [r3, #28]
 801a410:	60fb      	str	r3, [r7, #12]
  return (handle != NULL) && (handle->state == USBH_MIDI_STATE_TRANSFER);
 801a412:	68fb      	ldr	r3, [r7, #12]
 801a414:	2b00      	cmp	r3, #0
 801a416:	d005      	beq.n	801a424 <USBH_MIDI_IsReady+0x44>
 801a418:	68fb      	ldr	r3, [r7, #12]
 801a41a:	7a9b      	ldrb	r3, [r3, #10]
 801a41c:	2b01      	cmp	r3, #1
 801a41e:	d101      	bne.n	801a424 <USBH_MIDI_IsReady+0x44>
 801a420:	2301      	movs	r3, #1
 801a422:	e000      	b.n	801a426 <USBH_MIDI_IsReady+0x46>
 801a424:	2300      	movs	r3, #0
 801a426:	f003 0301 	and.w	r3, r3, #1
 801a42a:	b2db      	uxtb	r3, r3
}
 801a42c:	4618      	mov	r0, r3
 801a42e:	3714      	adds	r7, #20
 801a430:	46bd      	mov	sp, r7
 801a432:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a436:	4770      	bx	lr
 801a438:	24000170 	.word	0x24000170

0801a43c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 801a43c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 801a478 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 801a440:	f7ff fb20 	bl	8019a84 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 801a444:	f7ff fa7e 	bl	8019944 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 801a448:	480c      	ldr	r0, [pc, #48]	@ (801a47c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 801a44a:	490d      	ldr	r1, [pc, #52]	@ (801a480 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 801a44c:	4a0d      	ldr	r2, [pc, #52]	@ (801a484 <LoopFillZerobss+0x1a>)
  movs r3, #0
 801a44e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 801a450:	e002      	b.n	801a458 <LoopCopyDataInit>

0801a452 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 801a452:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 801a454:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 801a456:	3304      	adds	r3, #4

0801a458 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 801a458:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 801a45a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 801a45c:	d3f9      	bcc.n	801a452 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 801a45e:	4a0a      	ldr	r2, [pc, #40]	@ (801a488 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 801a460:	4c0a      	ldr	r4, [pc, #40]	@ (801a48c <LoopFillZerobss+0x22>)
  movs r3, #0
 801a462:	2300      	movs	r3, #0
  b LoopFillZerobss
 801a464:	e001      	b.n	801a46a <LoopFillZerobss>

0801a466 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 801a466:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 801a468:	3204      	adds	r2, #4

0801a46a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 801a46a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 801a46c:	d3fb      	bcc.n	801a466 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 801a46e:	f000 f891 	bl	801a594 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 801a472:	f7fd f8af 	bl	80175d4 <main>
  bx  lr
 801a476:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 801a478:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 801a47c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 801a480:	240001e0 	.word	0x240001e0
  ldr r2, =_sidata
 801a484:	0801b920 	.word	0x0801b920
  ldr r2, =_sbss
 801a488:	240001e0 	.word	0x240001e0
  ldr r4, =_ebss
 801a48c:	24016388 	.word	0x24016388

0801a490 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 801a490:	e7fe      	b.n	801a490 <ADC3_IRQHandler>
	...

0801a494 <sniprintf>:
 801a494:	b40c      	push	{r2, r3}
 801a496:	b530      	push	{r4, r5, lr}
 801a498:	4b18      	ldr	r3, [pc, #96]	@ (801a4fc <sniprintf+0x68>)
 801a49a:	1e0c      	subs	r4, r1, #0
 801a49c:	681d      	ldr	r5, [r3, #0]
 801a49e:	b09d      	sub	sp, #116	@ 0x74
 801a4a0:	da08      	bge.n	801a4b4 <sniprintf+0x20>
 801a4a2:	238b      	movs	r3, #139	@ 0x8b
 801a4a4:	602b      	str	r3, [r5, #0]
 801a4a6:	f04f 30ff 	mov.w	r0, #4294967295
 801a4aa:	b01d      	add	sp, #116	@ 0x74
 801a4ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801a4b0:	b002      	add	sp, #8
 801a4b2:	4770      	bx	lr
 801a4b4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801a4b8:	f8ad 3014 	strh.w	r3, [sp, #20]
 801a4bc:	f04f 0300 	mov.w	r3, #0
 801a4c0:	931b      	str	r3, [sp, #108]	@ 0x6c
 801a4c2:	bf14      	ite	ne
 801a4c4:	f104 33ff 	addne.w	r3, r4, #4294967295
 801a4c8:	4623      	moveq	r3, r4
 801a4ca:	9304      	str	r3, [sp, #16]
 801a4cc:	9307      	str	r3, [sp, #28]
 801a4ce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801a4d2:	9002      	str	r0, [sp, #8]
 801a4d4:	9006      	str	r0, [sp, #24]
 801a4d6:	f8ad 3016 	strh.w	r3, [sp, #22]
 801a4da:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801a4dc:	ab21      	add	r3, sp, #132	@ 0x84
 801a4de:	a902      	add	r1, sp, #8
 801a4e0:	4628      	mov	r0, r5
 801a4e2:	9301      	str	r3, [sp, #4]
 801a4e4:	f000 f9de 	bl	801a8a4 <_svfiprintf_r>
 801a4e8:	1c43      	adds	r3, r0, #1
 801a4ea:	bfbc      	itt	lt
 801a4ec:	238b      	movlt	r3, #139	@ 0x8b
 801a4ee:	602b      	strlt	r3, [r5, #0]
 801a4f0:	2c00      	cmp	r4, #0
 801a4f2:	d0da      	beq.n	801a4aa <sniprintf+0x16>
 801a4f4:	9b02      	ldr	r3, [sp, #8]
 801a4f6:	2200      	movs	r2, #0
 801a4f8:	701a      	strb	r2, [r3, #0]
 801a4fa:	e7d6      	b.n	801a4aa <sniprintf+0x16>
 801a4fc:	24000190 	.word	0x24000190

0801a500 <_vsniprintf_r>:
 801a500:	b530      	push	{r4, r5, lr}
 801a502:	4614      	mov	r4, r2
 801a504:	2c00      	cmp	r4, #0
 801a506:	b09b      	sub	sp, #108	@ 0x6c
 801a508:	4605      	mov	r5, r0
 801a50a:	461a      	mov	r2, r3
 801a50c:	da05      	bge.n	801a51a <_vsniprintf_r+0x1a>
 801a50e:	238b      	movs	r3, #139	@ 0x8b
 801a510:	6003      	str	r3, [r0, #0]
 801a512:	f04f 30ff 	mov.w	r0, #4294967295
 801a516:	b01b      	add	sp, #108	@ 0x6c
 801a518:	bd30      	pop	{r4, r5, pc}
 801a51a:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801a51e:	f8ad 300c 	strh.w	r3, [sp, #12]
 801a522:	f04f 0300 	mov.w	r3, #0
 801a526:	9319      	str	r3, [sp, #100]	@ 0x64
 801a528:	bf14      	ite	ne
 801a52a:	f104 33ff 	addne.w	r3, r4, #4294967295
 801a52e:	4623      	moveq	r3, r4
 801a530:	9302      	str	r3, [sp, #8]
 801a532:	9305      	str	r3, [sp, #20]
 801a534:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801a538:	9100      	str	r1, [sp, #0]
 801a53a:	9104      	str	r1, [sp, #16]
 801a53c:	f8ad 300e 	strh.w	r3, [sp, #14]
 801a540:	4669      	mov	r1, sp
 801a542:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801a544:	f000 f9ae 	bl	801a8a4 <_svfiprintf_r>
 801a548:	1c43      	adds	r3, r0, #1
 801a54a:	bfbc      	itt	lt
 801a54c:	238b      	movlt	r3, #139	@ 0x8b
 801a54e:	602b      	strlt	r3, [r5, #0]
 801a550:	2c00      	cmp	r4, #0
 801a552:	d0e0      	beq.n	801a516 <_vsniprintf_r+0x16>
 801a554:	9b00      	ldr	r3, [sp, #0]
 801a556:	2200      	movs	r2, #0
 801a558:	701a      	strb	r2, [r3, #0]
 801a55a:	e7dc      	b.n	801a516 <_vsniprintf_r+0x16>

0801a55c <vsniprintf>:
 801a55c:	b507      	push	{r0, r1, r2, lr}
 801a55e:	9300      	str	r3, [sp, #0]
 801a560:	4613      	mov	r3, r2
 801a562:	460a      	mov	r2, r1
 801a564:	4601      	mov	r1, r0
 801a566:	4803      	ldr	r0, [pc, #12]	@ (801a574 <vsniprintf+0x18>)
 801a568:	6800      	ldr	r0, [r0, #0]
 801a56a:	f7ff ffc9 	bl	801a500 <_vsniprintf_r>
 801a56e:	b003      	add	sp, #12
 801a570:	f85d fb04 	ldr.w	pc, [sp], #4
 801a574:	24000190 	.word	0x24000190

0801a578 <memset>:
 801a578:	4402      	add	r2, r0
 801a57a:	4603      	mov	r3, r0
 801a57c:	4293      	cmp	r3, r2
 801a57e:	d100      	bne.n	801a582 <memset+0xa>
 801a580:	4770      	bx	lr
 801a582:	f803 1b01 	strb.w	r1, [r3], #1
 801a586:	e7f9      	b.n	801a57c <memset+0x4>

0801a588 <__errno>:
 801a588:	4b01      	ldr	r3, [pc, #4]	@ (801a590 <__errno+0x8>)
 801a58a:	6818      	ldr	r0, [r3, #0]
 801a58c:	4770      	bx	lr
 801a58e:	bf00      	nop
 801a590:	24000190 	.word	0x24000190

0801a594 <__libc_init_array>:
 801a594:	b570      	push	{r4, r5, r6, lr}
 801a596:	4d0d      	ldr	r5, [pc, #52]	@ (801a5cc <__libc_init_array+0x38>)
 801a598:	4c0d      	ldr	r4, [pc, #52]	@ (801a5d0 <__libc_init_array+0x3c>)
 801a59a:	1b64      	subs	r4, r4, r5
 801a59c:	10a4      	asrs	r4, r4, #2
 801a59e:	2600      	movs	r6, #0
 801a5a0:	42a6      	cmp	r6, r4
 801a5a2:	d109      	bne.n	801a5b8 <__libc_init_array+0x24>
 801a5a4:	4d0b      	ldr	r5, [pc, #44]	@ (801a5d4 <__libc_init_array+0x40>)
 801a5a6:	4c0c      	ldr	r4, [pc, #48]	@ (801a5d8 <__libc_init_array+0x44>)
 801a5a8:	f000 fc64 	bl	801ae74 <_init>
 801a5ac:	1b64      	subs	r4, r4, r5
 801a5ae:	10a4      	asrs	r4, r4, #2
 801a5b0:	2600      	movs	r6, #0
 801a5b2:	42a6      	cmp	r6, r4
 801a5b4:	d105      	bne.n	801a5c2 <__libc_init_array+0x2e>
 801a5b6:	bd70      	pop	{r4, r5, r6, pc}
 801a5b8:	f855 3b04 	ldr.w	r3, [r5], #4
 801a5bc:	4798      	blx	r3
 801a5be:	3601      	adds	r6, #1
 801a5c0:	e7ee      	b.n	801a5a0 <__libc_init_array+0xc>
 801a5c2:	f855 3b04 	ldr.w	r3, [r5], #4
 801a5c6:	4798      	blx	r3
 801a5c8:	3601      	adds	r6, #1
 801a5ca:	e7f2      	b.n	801a5b2 <__libc_init_array+0x1e>
 801a5cc:	0801b918 	.word	0x0801b918
 801a5d0:	0801b918 	.word	0x0801b918
 801a5d4:	0801b918 	.word	0x0801b918
 801a5d8:	0801b91c 	.word	0x0801b91c

0801a5dc <__retarget_lock_acquire_recursive>:
 801a5dc:	4770      	bx	lr

0801a5de <__retarget_lock_release_recursive>:
 801a5de:	4770      	bx	lr

0801a5e0 <memcpy>:
 801a5e0:	440a      	add	r2, r1
 801a5e2:	4291      	cmp	r1, r2
 801a5e4:	f100 33ff 	add.w	r3, r0, #4294967295
 801a5e8:	d100      	bne.n	801a5ec <memcpy+0xc>
 801a5ea:	4770      	bx	lr
 801a5ec:	b510      	push	{r4, lr}
 801a5ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a5f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 801a5f6:	4291      	cmp	r1, r2
 801a5f8:	d1f9      	bne.n	801a5ee <memcpy+0xe>
 801a5fa:	bd10      	pop	{r4, pc}

0801a5fc <_free_r>:
 801a5fc:	b538      	push	{r3, r4, r5, lr}
 801a5fe:	4605      	mov	r5, r0
 801a600:	2900      	cmp	r1, #0
 801a602:	d041      	beq.n	801a688 <_free_r+0x8c>
 801a604:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a608:	1f0c      	subs	r4, r1, #4
 801a60a:	2b00      	cmp	r3, #0
 801a60c:	bfb8      	it	lt
 801a60e:	18e4      	addlt	r4, r4, r3
 801a610:	f000 f8e0 	bl	801a7d4 <__malloc_lock>
 801a614:	4a1d      	ldr	r2, [pc, #116]	@ (801a68c <_free_r+0x90>)
 801a616:	6813      	ldr	r3, [r2, #0]
 801a618:	b933      	cbnz	r3, 801a628 <_free_r+0x2c>
 801a61a:	6063      	str	r3, [r4, #4]
 801a61c:	6014      	str	r4, [r2, #0]
 801a61e:	4628      	mov	r0, r5
 801a620:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a624:	f000 b8dc 	b.w	801a7e0 <__malloc_unlock>
 801a628:	42a3      	cmp	r3, r4
 801a62a:	d908      	bls.n	801a63e <_free_r+0x42>
 801a62c:	6820      	ldr	r0, [r4, #0]
 801a62e:	1821      	adds	r1, r4, r0
 801a630:	428b      	cmp	r3, r1
 801a632:	bf01      	itttt	eq
 801a634:	6819      	ldreq	r1, [r3, #0]
 801a636:	685b      	ldreq	r3, [r3, #4]
 801a638:	1809      	addeq	r1, r1, r0
 801a63a:	6021      	streq	r1, [r4, #0]
 801a63c:	e7ed      	b.n	801a61a <_free_r+0x1e>
 801a63e:	461a      	mov	r2, r3
 801a640:	685b      	ldr	r3, [r3, #4]
 801a642:	b10b      	cbz	r3, 801a648 <_free_r+0x4c>
 801a644:	42a3      	cmp	r3, r4
 801a646:	d9fa      	bls.n	801a63e <_free_r+0x42>
 801a648:	6811      	ldr	r1, [r2, #0]
 801a64a:	1850      	adds	r0, r2, r1
 801a64c:	42a0      	cmp	r0, r4
 801a64e:	d10b      	bne.n	801a668 <_free_r+0x6c>
 801a650:	6820      	ldr	r0, [r4, #0]
 801a652:	4401      	add	r1, r0
 801a654:	1850      	adds	r0, r2, r1
 801a656:	4283      	cmp	r3, r0
 801a658:	6011      	str	r1, [r2, #0]
 801a65a:	d1e0      	bne.n	801a61e <_free_r+0x22>
 801a65c:	6818      	ldr	r0, [r3, #0]
 801a65e:	685b      	ldr	r3, [r3, #4]
 801a660:	6053      	str	r3, [r2, #4]
 801a662:	4408      	add	r0, r1
 801a664:	6010      	str	r0, [r2, #0]
 801a666:	e7da      	b.n	801a61e <_free_r+0x22>
 801a668:	d902      	bls.n	801a670 <_free_r+0x74>
 801a66a:	230c      	movs	r3, #12
 801a66c:	602b      	str	r3, [r5, #0]
 801a66e:	e7d6      	b.n	801a61e <_free_r+0x22>
 801a670:	6820      	ldr	r0, [r4, #0]
 801a672:	1821      	adds	r1, r4, r0
 801a674:	428b      	cmp	r3, r1
 801a676:	bf04      	itt	eq
 801a678:	6819      	ldreq	r1, [r3, #0]
 801a67a:	685b      	ldreq	r3, [r3, #4]
 801a67c:	6063      	str	r3, [r4, #4]
 801a67e:	bf04      	itt	eq
 801a680:	1809      	addeq	r1, r1, r0
 801a682:	6021      	streq	r1, [r4, #0]
 801a684:	6054      	str	r4, [r2, #4]
 801a686:	e7ca      	b.n	801a61e <_free_r+0x22>
 801a688:	bd38      	pop	{r3, r4, r5, pc}
 801a68a:	bf00      	nop
 801a68c:	24016384 	.word	0x24016384

0801a690 <sbrk_aligned>:
 801a690:	b570      	push	{r4, r5, r6, lr}
 801a692:	4e0f      	ldr	r6, [pc, #60]	@ (801a6d0 <sbrk_aligned+0x40>)
 801a694:	460c      	mov	r4, r1
 801a696:	6831      	ldr	r1, [r6, #0]
 801a698:	4605      	mov	r5, r0
 801a69a:	b911      	cbnz	r1, 801a6a2 <sbrk_aligned+0x12>
 801a69c:	f000 fba4 	bl	801ade8 <_sbrk_r>
 801a6a0:	6030      	str	r0, [r6, #0]
 801a6a2:	4621      	mov	r1, r4
 801a6a4:	4628      	mov	r0, r5
 801a6a6:	f000 fb9f 	bl	801ade8 <_sbrk_r>
 801a6aa:	1c43      	adds	r3, r0, #1
 801a6ac:	d103      	bne.n	801a6b6 <sbrk_aligned+0x26>
 801a6ae:	f04f 34ff 	mov.w	r4, #4294967295
 801a6b2:	4620      	mov	r0, r4
 801a6b4:	bd70      	pop	{r4, r5, r6, pc}
 801a6b6:	1cc4      	adds	r4, r0, #3
 801a6b8:	f024 0403 	bic.w	r4, r4, #3
 801a6bc:	42a0      	cmp	r0, r4
 801a6be:	d0f8      	beq.n	801a6b2 <sbrk_aligned+0x22>
 801a6c0:	1a21      	subs	r1, r4, r0
 801a6c2:	4628      	mov	r0, r5
 801a6c4:	f000 fb90 	bl	801ade8 <_sbrk_r>
 801a6c8:	3001      	adds	r0, #1
 801a6ca:	d1f2      	bne.n	801a6b2 <sbrk_aligned+0x22>
 801a6cc:	e7ef      	b.n	801a6ae <sbrk_aligned+0x1e>
 801a6ce:	bf00      	nop
 801a6d0:	24016380 	.word	0x24016380

0801a6d4 <_malloc_r>:
 801a6d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a6d8:	1ccd      	adds	r5, r1, #3
 801a6da:	f025 0503 	bic.w	r5, r5, #3
 801a6de:	3508      	adds	r5, #8
 801a6e0:	2d0c      	cmp	r5, #12
 801a6e2:	bf38      	it	cc
 801a6e4:	250c      	movcc	r5, #12
 801a6e6:	2d00      	cmp	r5, #0
 801a6e8:	4606      	mov	r6, r0
 801a6ea:	db01      	blt.n	801a6f0 <_malloc_r+0x1c>
 801a6ec:	42a9      	cmp	r1, r5
 801a6ee:	d904      	bls.n	801a6fa <_malloc_r+0x26>
 801a6f0:	230c      	movs	r3, #12
 801a6f2:	6033      	str	r3, [r6, #0]
 801a6f4:	2000      	movs	r0, #0
 801a6f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a6fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801a7d0 <_malloc_r+0xfc>
 801a6fe:	f000 f869 	bl	801a7d4 <__malloc_lock>
 801a702:	f8d8 3000 	ldr.w	r3, [r8]
 801a706:	461c      	mov	r4, r3
 801a708:	bb44      	cbnz	r4, 801a75c <_malloc_r+0x88>
 801a70a:	4629      	mov	r1, r5
 801a70c:	4630      	mov	r0, r6
 801a70e:	f7ff ffbf 	bl	801a690 <sbrk_aligned>
 801a712:	1c43      	adds	r3, r0, #1
 801a714:	4604      	mov	r4, r0
 801a716:	d158      	bne.n	801a7ca <_malloc_r+0xf6>
 801a718:	f8d8 4000 	ldr.w	r4, [r8]
 801a71c:	4627      	mov	r7, r4
 801a71e:	2f00      	cmp	r7, #0
 801a720:	d143      	bne.n	801a7aa <_malloc_r+0xd6>
 801a722:	2c00      	cmp	r4, #0
 801a724:	d04b      	beq.n	801a7be <_malloc_r+0xea>
 801a726:	6823      	ldr	r3, [r4, #0]
 801a728:	4639      	mov	r1, r7
 801a72a:	4630      	mov	r0, r6
 801a72c:	eb04 0903 	add.w	r9, r4, r3
 801a730:	f000 fb5a 	bl	801ade8 <_sbrk_r>
 801a734:	4581      	cmp	r9, r0
 801a736:	d142      	bne.n	801a7be <_malloc_r+0xea>
 801a738:	6821      	ldr	r1, [r4, #0]
 801a73a:	1a6d      	subs	r5, r5, r1
 801a73c:	4629      	mov	r1, r5
 801a73e:	4630      	mov	r0, r6
 801a740:	f7ff ffa6 	bl	801a690 <sbrk_aligned>
 801a744:	3001      	adds	r0, #1
 801a746:	d03a      	beq.n	801a7be <_malloc_r+0xea>
 801a748:	6823      	ldr	r3, [r4, #0]
 801a74a:	442b      	add	r3, r5
 801a74c:	6023      	str	r3, [r4, #0]
 801a74e:	f8d8 3000 	ldr.w	r3, [r8]
 801a752:	685a      	ldr	r2, [r3, #4]
 801a754:	bb62      	cbnz	r2, 801a7b0 <_malloc_r+0xdc>
 801a756:	f8c8 7000 	str.w	r7, [r8]
 801a75a:	e00f      	b.n	801a77c <_malloc_r+0xa8>
 801a75c:	6822      	ldr	r2, [r4, #0]
 801a75e:	1b52      	subs	r2, r2, r5
 801a760:	d420      	bmi.n	801a7a4 <_malloc_r+0xd0>
 801a762:	2a0b      	cmp	r2, #11
 801a764:	d917      	bls.n	801a796 <_malloc_r+0xc2>
 801a766:	1961      	adds	r1, r4, r5
 801a768:	42a3      	cmp	r3, r4
 801a76a:	6025      	str	r5, [r4, #0]
 801a76c:	bf18      	it	ne
 801a76e:	6059      	strne	r1, [r3, #4]
 801a770:	6863      	ldr	r3, [r4, #4]
 801a772:	bf08      	it	eq
 801a774:	f8c8 1000 	streq.w	r1, [r8]
 801a778:	5162      	str	r2, [r4, r5]
 801a77a:	604b      	str	r3, [r1, #4]
 801a77c:	4630      	mov	r0, r6
 801a77e:	f000 f82f 	bl	801a7e0 <__malloc_unlock>
 801a782:	f104 000b 	add.w	r0, r4, #11
 801a786:	1d23      	adds	r3, r4, #4
 801a788:	f020 0007 	bic.w	r0, r0, #7
 801a78c:	1ac2      	subs	r2, r0, r3
 801a78e:	bf1c      	itt	ne
 801a790:	1a1b      	subne	r3, r3, r0
 801a792:	50a3      	strne	r3, [r4, r2]
 801a794:	e7af      	b.n	801a6f6 <_malloc_r+0x22>
 801a796:	6862      	ldr	r2, [r4, #4]
 801a798:	42a3      	cmp	r3, r4
 801a79a:	bf0c      	ite	eq
 801a79c:	f8c8 2000 	streq.w	r2, [r8]
 801a7a0:	605a      	strne	r2, [r3, #4]
 801a7a2:	e7eb      	b.n	801a77c <_malloc_r+0xa8>
 801a7a4:	4623      	mov	r3, r4
 801a7a6:	6864      	ldr	r4, [r4, #4]
 801a7a8:	e7ae      	b.n	801a708 <_malloc_r+0x34>
 801a7aa:	463c      	mov	r4, r7
 801a7ac:	687f      	ldr	r7, [r7, #4]
 801a7ae:	e7b6      	b.n	801a71e <_malloc_r+0x4a>
 801a7b0:	461a      	mov	r2, r3
 801a7b2:	685b      	ldr	r3, [r3, #4]
 801a7b4:	42a3      	cmp	r3, r4
 801a7b6:	d1fb      	bne.n	801a7b0 <_malloc_r+0xdc>
 801a7b8:	2300      	movs	r3, #0
 801a7ba:	6053      	str	r3, [r2, #4]
 801a7bc:	e7de      	b.n	801a77c <_malloc_r+0xa8>
 801a7be:	230c      	movs	r3, #12
 801a7c0:	6033      	str	r3, [r6, #0]
 801a7c2:	4630      	mov	r0, r6
 801a7c4:	f000 f80c 	bl	801a7e0 <__malloc_unlock>
 801a7c8:	e794      	b.n	801a6f4 <_malloc_r+0x20>
 801a7ca:	6005      	str	r5, [r0, #0]
 801a7cc:	e7d6      	b.n	801a77c <_malloc_r+0xa8>
 801a7ce:	bf00      	nop
 801a7d0:	24016384 	.word	0x24016384

0801a7d4 <__malloc_lock>:
 801a7d4:	4801      	ldr	r0, [pc, #4]	@ (801a7dc <__malloc_lock+0x8>)
 801a7d6:	f7ff bf01 	b.w	801a5dc <__retarget_lock_acquire_recursive>
 801a7da:	bf00      	nop
 801a7dc:	2401637c 	.word	0x2401637c

0801a7e0 <__malloc_unlock>:
 801a7e0:	4801      	ldr	r0, [pc, #4]	@ (801a7e8 <__malloc_unlock+0x8>)
 801a7e2:	f7ff befc 	b.w	801a5de <__retarget_lock_release_recursive>
 801a7e6:	bf00      	nop
 801a7e8:	2401637c 	.word	0x2401637c

0801a7ec <__ssputs_r>:
 801a7ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a7f0:	688e      	ldr	r6, [r1, #8]
 801a7f2:	461f      	mov	r7, r3
 801a7f4:	42be      	cmp	r6, r7
 801a7f6:	680b      	ldr	r3, [r1, #0]
 801a7f8:	4682      	mov	sl, r0
 801a7fa:	460c      	mov	r4, r1
 801a7fc:	4690      	mov	r8, r2
 801a7fe:	d82d      	bhi.n	801a85c <__ssputs_r+0x70>
 801a800:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801a804:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801a808:	d026      	beq.n	801a858 <__ssputs_r+0x6c>
 801a80a:	6965      	ldr	r5, [r4, #20]
 801a80c:	6909      	ldr	r1, [r1, #16]
 801a80e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801a812:	eba3 0901 	sub.w	r9, r3, r1
 801a816:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801a81a:	1c7b      	adds	r3, r7, #1
 801a81c:	444b      	add	r3, r9
 801a81e:	106d      	asrs	r5, r5, #1
 801a820:	429d      	cmp	r5, r3
 801a822:	bf38      	it	cc
 801a824:	461d      	movcc	r5, r3
 801a826:	0553      	lsls	r3, r2, #21
 801a828:	d527      	bpl.n	801a87a <__ssputs_r+0x8e>
 801a82a:	4629      	mov	r1, r5
 801a82c:	f7ff ff52 	bl	801a6d4 <_malloc_r>
 801a830:	4606      	mov	r6, r0
 801a832:	b360      	cbz	r0, 801a88e <__ssputs_r+0xa2>
 801a834:	6921      	ldr	r1, [r4, #16]
 801a836:	464a      	mov	r2, r9
 801a838:	f7ff fed2 	bl	801a5e0 <memcpy>
 801a83c:	89a3      	ldrh	r3, [r4, #12]
 801a83e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801a842:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a846:	81a3      	strh	r3, [r4, #12]
 801a848:	6126      	str	r6, [r4, #16]
 801a84a:	6165      	str	r5, [r4, #20]
 801a84c:	444e      	add	r6, r9
 801a84e:	eba5 0509 	sub.w	r5, r5, r9
 801a852:	6026      	str	r6, [r4, #0]
 801a854:	60a5      	str	r5, [r4, #8]
 801a856:	463e      	mov	r6, r7
 801a858:	42be      	cmp	r6, r7
 801a85a:	d900      	bls.n	801a85e <__ssputs_r+0x72>
 801a85c:	463e      	mov	r6, r7
 801a85e:	6820      	ldr	r0, [r4, #0]
 801a860:	4632      	mov	r2, r6
 801a862:	4641      	mov	r1, r8
 801a864:	f000 faa6 	bl	801adb4 <memmove>
 801a868:	68a3      	ldr	r3, [r4, #8]
 801a86a:	1b9b      	subs	r3, r3, r6
 801a86c:	60a3      	str	r3, [r4, #8]
 801a86e:	6823      	ldr	r3, [r4, #0]
 801a870:	4433      	add	r3, r6
 801a872:	6023      	str	r3, [r4, #0]
 801a874:	2000      	movs	r0, #0
 801a876:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a87a:	462a      	mov	r2, r5
 801a87c:	f000 fac4 	bl	801ae08 <_realloc_r>
 801a880:	4606      	mov	r6, r0
 801a882:	2800      	cmp	r0, #0
 801a884:	d1e0      	bne.n	801a848 <__ssputs_r+0x5c>
 801a886:	6921      	ldr	r1, [r4, #16]
 801a888:	4650      	mov	r0, sl
 801a88a:	f7ff feb7 	bl	801a5fc <_free_r>
 801a88e:	230c      	movs	r3, #12
 801a890:	f8ca 3000 	str.w	r3, [sl]
 801a894:	89a3      	ldrh	r3, [r4, #12]
 801a896:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a89a:	81a3      	strh	r3, [r4, #12]
 801a89c:	f04f 30ff 	mov.w	r0, #4294967295
 801a8a0:	e7e9      	b.n	801a876 <__ssputs_r+0x8a>
	...

0801a8a4 <_svfiprintf_r>:
 801a8a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a8a8:	4698      	mov	r8, r3
 801a8aa:	898b      	ldrh	r3, [r1, #12]
 801a8ac:	061b      	lsls	r3, r3, #24
 801a8ae:	b09d      	sub	sp, #116	@ 0x74
 801a8b0:	4607      	mov	r7, r0
 801a8b2:	460d      	mov	r5, r1
 801a8b4:	4614      	mov	r4, r2
 801a8b6:	d510      	bpl.n	801a8da <_svfiprintf_r+0x36>
 801a8b8:	690b      	ldr	r3, [r1, #16]
 801a8ba:	b973      	cbnz	r3, 801a8da <_svfiprintf_r+0x36>
 801a8bc:	2140      	movs	r1, #64	@ 0x40
 801a8be:	f7ff ff09 	bl	801a6d4 <_malloc_r>
 801a8c2:	6028      	str	r0, [r5, #0]
 801a8c4:	6128      	str	r0, [r5, #16]
 801a8c6:	b930      	cbnz	r0, 801a8d6 <_svfiprintf_r+0x32>
 801a8c8:	230c      	movs	r3, #12
 801a8ca:	603b      	str	r3, [r7, #0]
 801a8cc:	f04f 30ff 	mov.w	r0, #4294967295
 801a8d0:	b01d      	add	sp, #116	@ 0x74
 801a8d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a8d6:	2340      	movs	r3, #64	@ 0x40
 801a8d8:	616b      	str	r3, [r5, #20]
 801a8da:	2300      	movs	r3, #0
 801a8dc:	9309      	str	r3, [sp, #36]	@ 0x24
 801a8de:	2320      	movs	r3, #32
 801a8e0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801a8e4:	f8cd 800c 	str.w	r8, [sp, #12]
 801a8e8:	2330      	movs	r3, #48	@ 0x30
 801a8ea:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801aa88 <_svfiprintf_r+0x1e4>
 801a8ee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801a8f2:	f04f 0901 	mov.w	r9, #1
 801a8f6:	4623      	mov	r3, r4
 801a8f8:	469a      	mov	sl, r3
 801a8fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a8fe:	b10a      	cbz	r2, 801a904 <_svfiprintf_r+0x60>
 801a900:	2a25      	cmp	r2, #37	@ 0x25
 801a902:	d1f9      	bne.n	801a8f8 <_svfiprintf_r+0x54>
 801a904:	ebba 0b04 	subs.w	fp, sl, r4
 801a908:	d00b      	beq.n	801a922 <_svfiprintf_r+0x7e>
 801a90a:	465b      	mov	r3, fp
 801a90c:	4622      	mov	r2, r4
 801a90e:	4629      	mov	r1, r5
 801a910:	4638      	mov	r0, r7
 801a912:	f7ff ff6b 	bl	801a7ec <__ssputs_r>
 801a916:	3001      	adds	r0, #1
 801a918:	f000 80a7 	beq.w	801aa6a <_svfiprintf_r+0x1c6>
 801a91c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a91e:	445a      	add	r2, fp
 801a920:	9209      	str	r2, [sp, #36]	@ 0x24
 801a922:	f89a 3000 	ldrb.w	r3, [sl]
 801a926:	2b00      	cmp	r3, #0
 801a928:	f000 809f 	beq.w	801aa6a <_svfiprintf_r+0x1c6>
 801a92c:	2300      	movs	r3, #0
 801a92e:	f04f 32ff 	mov.w	r2, #4294967295
 801a932:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a936:	f10a 0a01 	add.w	sl, sl, #1
 801a93a:	9304      	str	r3, [sp, #16]
 801a93c:	9307      	str	r3, [sp, #28]
 801a93e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801a942:	931a      	str	r3, [sp, #104]	@ 0x68
 801a944:	4654      	mov	r4, sl
 801a946:	2205      	movs	r2, #5
 801a948:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a94c:	484e      	ldr	r0, [pc, #312]	@ (801aa88 <_svfiprintf_r+0x1e4>)
 801a94e:	f7e5 fcdf 	bl	8000310 <memchr>
 801a952:	9a04      	ldr	r2, [sp, #16]
 801a954:	b9d8      	cbnz	r0, 801a98e <_svfiprintf_r+0xea>
 801a956:	06d0      	lsls	r0, r2, #27
 801a958:	bf44      	itt	mi
 801a95a:	2320      	movmi	r3, #32
 801a95c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a960:	0711      	lsls	r1, r2, #28
 801a962:	bf44      	itt	mi
 801a964:	232b      	movmi	r3, #43	@ 0x2b
 801a966:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a96a:	f89a 3000 	ldrb.w	r3, [sl]
 801a96e:	2b2a      	cmp	r3, #42	@ 0x2a
 801a970:	d015      	beq.n	801a99e <_svfiprintf_r+0xfa>
 801a972:	9a07      	ldr	r2, [sp, #28]
 801a974:	4654      	mov	r4, sl
 801a976:	2000      	movs	r0, #0
 801a978:	f04f 0c0a 	mov.w	ip, #10
 801a97c:	4621      	mov	r1, r4
 801a97e:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a982:	3b30      	subs	r3, #48	@ 0x30
 801a984:	2b09      	cmp	r3, #9
 801a986:	d94b      	bls.n	801aa20 <_svfiprintf_r+0x17c>
 801a988:	b1b0      	cbz	r0, 801a9b8 <_svfiprintf_r+0x114>
 801a98a:	9207      	str	r2, [sp, #28]
 801a98c:	e014      	b.n	801a9b8 <_svfiprintf_r+0x114>
 801a98e:	eba0 0308 	sub.w	r3, r0, r8
 801a992:	fa09 f303 	lsl.w	r3, r9, r3
 801a996:	4313      	orrs	r3, r2
 801a998:	9304      	str	r3, [sp, #16]
 801a99a:	46a2      	mov	sl, r4
 801a99c:	e7d2      	b.n	801a944 <_svfiprintf_r+0xa0>
 801a99e:	9b03      	ldr	r3, [sp, #12]
 801a9a0:	1d19      	adds	r1, r3, #4
 801a9a2:	681b      	ldr	r3, [r3, #0]
 801a9a4:	9103      	str	r1, [sp, #12]
 801a9a6:	2b00      	cmp	r3, #0
 801a9a8:	bfbb      	ittet	lt
 801a9aa:	425b      	neglt	r3, r3
 801a9ac:	f042 0202 	orrlt.w	r2, r2, #2
 801a9b0:	9307      	strge	r3, [sp, #28]
 801a9b2:	9307      	strlt	r3, [sp, #28]
 801a9b4:	bfb8      	it	lt
 801a9b6:	9204      	strlt	r2, [sp, #16]
 801a9b8:	7823      	ldrb	r3, [r4, #0]
 801a9ba:	2b2e      	cmp	r3, #46	@ 0x2e
 801a9bc:	d10a      	bne.n	801a9d4 <_svfiprintf_r+0x130>
 801a9be:	7863      	ldrb	r3, [r4, #1]
 801a9c0:	2b2a      	cmp	r3, #42	@ 0x2a
 801a9c2:	d132      	bne.n	801aa2a <_svfiprintf_r+0x186>
 801a9c4:	9b03      	ldr	r3, [sp, #12]
 801a9c6:	1d1a      	adds	r2, r3, #4
 801a9c8:	681b      	ldr	r3, [r3, #0]
 801a9ca:	9203      	str	r2, [sp, #12]
 801a9cc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801a9d0:	3402      	adds	r4, #2
 801a9d2:	9305      	str	r3, [sp, #20]
 801a9d4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801aa98 <_svfiprintf_r+0x1f4>
 801a9d8:	7821      	ldrb	r1, [r4, #0]
 801a9da:	2203      	movs	r2, #3
 801a9dc:	4650      	mov	r0, sl
 801a9de:	f7e5 fc97 	bl	8000310 <memchr>
 801a9e2:	b138      	cbz	r0, 801a9f4 <_svfiprintf_r+0x150>
 801a9e4:	9b04      	ldr	r3, [sp, #16]
 801a9e6:	eba0 000a 	sub.w	r0, r0, sl
 801a9ea:	2240      	movs	r2, #64	@ 0x40
 801a9ec:	4082      	lsls	r2, r0
 801a9ee:	4313      	orrs	r3, r2
 801a9f0:	3401      	adds	r4, #1
 801a9f2:	9304      	str	r3, [sp, #16]
 801a9f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a9f8:	4824      	ldr	r0, [pc, #144]	@ (801aa8c <_svfiprintf_r+0x1e8>)
 801a9fa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801a9fe:	2206      	movs	r2, #6
 801aa00:	f7e5 fc86 	bl	8000310 <memchr>
 801aa04:	2800      	cmp	r0, #0
 801aa06:	d036      	beq.n	801aa76 <_svfiprintf_r+0x1d2>
 801aa08:	4b21      	ldr	r3, [pc, #132]	@ (801aa90 <_svfiprintf_r+0x1ec>)
 801aa0a:	bb1b      	cbnz	r3, 801aa54 <_svfiprintf_r+0x1b0>
 801aa0c:	9b03      	ldr	r3, [sp, #12]
 801aa0e:	3307      	adds	r3, #7
 801aa10:	f023 0307 	bic.w	r3, r3, #7
 801aa14:	3308      	adds	r3, #8
 801aa16:	9303      	str	r3, [sp, #12]
 801aa18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801aa1a:	4433      	add	r3, r6
 801aa1c:	9309      	str	r3, [sp, #36]	@ 0x24
 801aa1e:	e76a      	b.n	801a8f6 <_svfiprintf_r+0x52>
 801aa20:	fb0c 3202 	mla	r2, ip, r2, r3
 801aa24:	460c      	mov	r4, r1
 801aa26:	2001      	movs	r0, #1
 801aa28:	e7a8      	b.n	801a97c <_svfiprintf_r+0xd8>
 801aa2a:	2300      	movs	r3, #0
 801aa2c:	3401      	adds	r4, #1
 801aa2e:	9305      	str	r3, [sp, #20]
 801aa30:	4619      	mov	r1, r3
 801aa32:	f04f 0c0a 	mov.w	ip, #10
 801aa36:	4620      	mov	r0, r4
 801aa38:	f810 2b01 	ldrb.w	r2, [r0], #1
 801aa3c:	3a30      	subs	r2, #48	@ 0x30
 801aa3e:	2a09      	cmp	r2, #9
 801aa40:	d903      	bls.n	801aa4a <_svfiprintf_r+0x1a6>
 801aa42:	2b00      	cmp	r3, #0
 801aa44:	d0c6      	beq.n	801a9d4 <_svfiprintf_r+0x130>
 801aa46:	9105      	str	r1, [sp, #20]
 801aa48:	e7c4      	b.n	801a9d4 <_svfiprintf_r+0x130>
 801aa4a:	fb0c 2101 	mla	r1, ip, r1, r2
 801aa4e:	4604      	mov	r4, r0
 801aa50:	2301      	movs	r3, #1
 801aa52:	e7f0      	b.n	801aa36 <_svfiprintf_r+0x192>
 801aa54:	ab03      	add	r3, sp, #12
 801aa56:	9300      	str	r3, [sp, #0]
 801aa58:	462a      	mov	r2, r5
 801aa5a:	4b0e      	ldr	r3, [pc, #56]	@ (801aa94 <_svfiprintf_r+0x1f0>)
 801aa5c:	a904      	add	r1, sp, #16
 801aa5e:	4638      	mov	r0, r7
 801aa60:	f3af 8000 	nop.w
 801aa64:	1c42      	adds	r2, r0, #1
 801aa66:	4606      	mov	r6, r0
 801aa68:	d1d6      	bne.n	801aa18 <_svfiprintf_r+0x174>
 801aa6a:	89ab      	ldrh	r3, [r5, #12]
 801aa6c:	065b      	lsls	r3, r3, #25
 801aa6e:	f53f af2d 	bmi.w	801a8cc <_svfiprintf_r+0x28>
 801aa72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801aa74:	e72c      	b.n	801a8d0 <_svfiprintf_r+0x2c>
 801aa76:	ab03      	add	r3, sp, #12
 801aa78:	9300      	str	r3, [sp, #0]
 801aa7a:	462a      	mov	r2, r5
 801aa7c:	4b05      	ldr	r3, [pc, #20]	@ (801aa94 <_svfiprintf_r+0x1f0>)
 801aa7e:	a904      	add	r1, sp, #16
 801aa80:	4638      	mov	r0, r7
 801aa82:	f000 f879 	bl	801ab78 <_printf_i>
 801aa86:	e7ed      	b.n	801aa64 <_svfiprintf_r+0x1c0>
 801aa88:	0801b8dc 	.word	0x0801b8dc
 801aa8c:	0801b8e6 	.word	0x0801b8e6
 801aa90:	00000000 	.word	0x00000000
 801aa94:	0801a7ed 	.word	0x0801a7ed
 801aa98:	0801b8e2 	.word	0x0801b8e2

0801aa9c <_printf_common>:
 801aa9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801aaa0:	4616      	mov	r6, r2
 801aaa2:	4698      	mov	r8, r3
 801aaa4:	688a      	ldr	r2, [r1, #8]
 801aaa6:	690b      	ldr	r3, [r1, #16]
 801aaa8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801aaac:	4293      	cmp	r3, r2
 801aaae:	bfb8      	it	lt
 801aab0:	4613      	movlt	r3, r2
 801aab2:	6033      	str	r3, [r6, #0]
 801aab4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801aab8:	4607      	mov	r7, r0
 801aaba:	460c      	mov	r4, r1
 801aabc:	b10a      	cbz	r2, 801aac2 <_printf_common+0x26>
 801aabe:	3301      	adds	r3, #1
 801aac0:	6033      	str	r3, [r6, #0]
 801aac2:	6823      	ldr	r3, [r4, #0]
 801aac4:	0699      	lsls	r1, r3, #26
 801aac6:	bf42      	ittt	mi
 801aac8:	6833      	ldrmi	r3, [r6, #0]
 801aaca:	3302      	addmi	r3, #2
 801aacc:	6033      	strmi	r3, [r6, #0]
 801aace:	6825      	ldr	r5, [r4, #0]
 801aad0:	f015 0506 	ands.w	r5, r5, #6
 801aad4:	d106      	bne.n	801aae4 <_printf_common+0x48>
 801aad6:	f104 0a19 	add.w	sl, r4, #25
 801aada:	68e3      	ldr	r3, [r4, #12]
 801aadc:	6832      	ldr	r2, [r6, #0]
 801aade:	1a9b      	subs	r3, r3, r2
 801aae0:	42ab      	cmp	r3, r5
 801aae2:	dc26      	bgt.n	801ab32 <_printf_common+0x96>
 801aae4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801aae8:	6822      	ldr	r2, [r4, #0]
 801aaea:	3b00      	subs	r3, #0
 801aaec:	bf18      	it	ne
 801aaee:	2301      	movne	r3, #1
 801aaf0:	0692      	lsls	r2, r2, #26
 801aaf2:	d42b      	bmi.n	801ab4c <_printf_common+0xb0>
 801aaf4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801aaf8:	4641      	mov	r1, r8
 801aafa:	4638      	mov	r0, r7
 801aafc:	47c8      	blx	r9
 801aafe:	3001      	adds	r0, #1
 801ab00:	d01e      	beq.n	801ab40 <_printf_common+0xa4>
 801ab02:	6823      	ldr	r3, [r4, #0]
 801ab04:	6922      	ldr	r2, [r4, #16]
 801ab06:	f003 0306 	and.w	r3, r3, #6
 801ab0a:	2b04      	cmp	r3, #4
 801ab0c:	bf02      	ittt	eq
 801ab0e:	68e5      	ldreq	r5, [r4, #12]
 801ab10:	6833      	ldreq	r3, [r6, #0]
 801ab12:	1aed      	subeq	r5, r5, r3
 801ab14:	68a3      	ldr	r3, [r4, #8]
 801ab16:	bf0c      	ite	eq
 801ab18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801ab1c:	2500      	movne	r5, #0
 801ab1e:	4293      	cmp	r3, r2
 801ab20:	bfc4      	itt	gt
 801ab22:	1a9b      	subgt	r3, r3, r2
 801ab24:	18ed      	addgt	r5, r5, r3
 801ab26:	2600      	movs	r6, #0
 801ab28:	341a      	adds	r4, #26
 801ab2a:	42b5      	cmp	r5, r6
 801ab2c:	d11a      	bne.n	801ab64 <_printf_common+0xc8>
 801ab2e:	2000      	movs	r0, #0
 801ab30:	e008      	b.n	801ab44 <_printf_common+0xa8>
 801ab32:	2301      	movs	r3, #1
 801ab34:	4652      	mov	r2, sl
 801ab36:	4641      	mov	r1, r8
 801ab38:	4638      	mov	r0, r7
 801ab3a:	47c8      	blx	r9
 801ab3c:	3001      	adds	r0, #1
 801ab3e:	d103      	bne.n	801ab48 <_printf_common+0xac>
 801ab40:	f04f 30ff 	mov.w	r0, #4294967295
 801ab44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ab48:	3501      	adds	r5, #1
 801ab4a:	e7c6      	b.n	801aada <_printf_common+0x3e>
 801ab4c:	18e1      	adds	r1, r4, r3
 801ab4e:	1c5a      	adds	r2, r3, #1
 801ab50:	2030      	movs	r0, #48	@ 0x30
 801ab52:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801ab56:	4422      	add	r2, r4
 801ab58:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801ab5c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801ab60:	3302      	adds	r3, #2
 801ab62:	e7c7      	b.n	801aaf4 <_printf_common+0x58>
 801ab64:	2301      	movs	r3, #1
 801ab66:	4622      	mov	r2, r4
 801ab68:	4641      	mov	r1, r8
 801ab6a:	4638      	mov	r0, r7
 801ab6c:	47c8      	blx	r9
 801ab6e:	3001      	adds	r0, #1
 801ab70:	d0e6      	beq.n	801ab40 <_printf_common+0xa4>
 801ab72:	3601      	adds	r6, #1
 801ab74:	e7d9      	b.n	801ab2a <_printf_common+0x8e>
	...

0801ab78 <_printf_i>:
 801ab78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801ab7c:	7e0f      	ldrb	r7, [r1, #24]
 801ab7e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801ab80:	2f78      	cmp	r7, #120	@ 0x78
 801ab82:	4691      	mov	r9, r2
 801ab84:	4680      	mov	r8, r0
 801ab86:	460c      	mov	r4, r1
 801ab88:	469a      	mov	sl, r3
 801ab8a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801ab8e:	d807      	bhi.n	801aba0 <_printf_i+0x28>
 801ab90:	2f62      	cmp	r7, #98	@ 0x62
 801ab92:	d80a      	bhi.n	801abaa <_printf_i+0x32>
 801ab94:	2f00      	cmp	r7, #0
 801ab96:	f000 80d1 	beq.w	801ad3c <_printf_i+0x1c4>
 801ab9a:	2f58      	cmp	r7, #88	@ 0x58
 801ab9c:	f000 80b8 	beq.w	801ad10 <_printf_i+0x198>
 801aba0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801aba4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801aba8:	e03a      	b.n	801ac20 <_printf_i+0xa8>
 801abaa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801abae:	2b15      	cmp	r3, #21
 801abb0:	d8f6      	bhi.n	801aba0 <_printf_i+0x28>
 801abb2:	a101      	add	r1, pc, #4	@ (adr r1, 801abb8 <_printf_i+0x40>)
 801abb4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801abb8:	0801ac11 	.word	0x0801ac11
 801abbc:	0801ac25 	.word	0x0801ac25
 801abc0:	0801aba1 	.word	0x0801aba1
 801abc4:	0801aba1 	.word	0x0801aba1
 801abc8:	0801aba1 	.word	0x0801aba1
 801abcc:	0801aba1 	.word	0x0801aba1
 801abd0:	0801ac25 	.word	0x0801ac25
 801abd4:	0801aba1 	.word	0x0801aba1
 801abd8:	0801aba1 	.word	0x0801aba1
 801abdc:	0801aba1 	.word	0x0801aba1
 801abe0:	0801aba1 	.word	0x0801aba1
 801abe4:	0801ad23 	.word	0x0801ad23
 801abe8:	0801ac4f 	.word	0x0801ac4f
 801abec:	0801acdd 	.word	0x0801acdd
 801abf0:	0801aba1 	.word	0x0801aba1
 801abf4:	0801aba1 	.word	0x0801aba1
 801abf8:	0801ad45 	.word	0x0801ad45
 801abfc:	0801aba1 	.word	0x0801aba1
 801ac00:	0801ac4f 	.word	0x0801ac4f
 801ac04:	0801aba1 	.word	0x0801aba1
 801ac08:	0801aba1 	.word	0x0801aba1
 801ac0c:	0801ace5 	.word	0x0801ace5
 801ac10:	6833      	ldr	r3, [r6, #0]
 801ac12:	1d1a      	adds	r2, r3, #4
 801ac14:	681b      	ldr	r3, [r3, #0]
 801ac16:	6032      	str	r2, [r6, #0]
 801ac18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801ac1c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801ac20:	2301      	movs	r3, #1
 801ac22:	e09c      	b.n	801ad5e <_printf_i+0x1e6>
 801ac24:	6833      	ldr	r3, [r6, #0]
 801ac26:	6820      	ldr	r0, [r4, #0]
 801ac28:	1d19      	adds	r1, r3, #4
 801ac2a:	6031      	str	r1, [r6, #0]
 801ac2c:	0606      	lsls	r6, r0, #24
 801ac2e:	d501      	bpl.n	801ac34 <_printf_i+0xbc>
 801ac30:	681d      	ldr	r5, [r3, #0]
 801ac32:	e003      	b.n	801ac3c <_printf_i+0xc4>
 801ac34:	0645      	lsls	r5, r0, #25
 801ac36:	d5fb      	bpl.n	801ac30 <_printf_i+0xb8>
 801ac38:	f9b3 5000 	ldrsh.w	r5, [r3]
 801ac3c:	2d00      	cmp	r5, #0
 801ac3e:	da03      	bge.n	801ac48 <_printf_i+0xd0>
 801ac40:	232d      	movs	r3, #45	@ 0x2d
 801ac42:	426d      	negs	r5, r5
 801ac44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801ac48:	4858      	ldr	r0, [pc, #352]	@ (801adac <_printf_i+0x234>)
 801ac4a:	230a      	movs	r3, #10
 801ac4c:	e011      	b.n	801ac72 <_printf_i+0xfa>
 801ac4e:	6821      	ldr	r1, [r4, #0]
 801ac50:	6833      	ldr	r3, [r6, #0]
 801ac52:	0608      	lsls	r0, r1, #24
 801ac54:	f853 5b04 	ldr.w	r5, [r3], #4
 801ac58:	d402      	bmi.n	801ac60 <_printf_i+0xe8>
 801ac5a:	0649      	lsls	r1, r1, #25
 801ac5c:	bf48      	it	mi
 801ac5e:	b2ad      	uxthmi	r5, r5
 801ac60:	2f6f      	cmp	r7, #111	@ 0x6f
 801ac62:	4852      	ldr	r0, [pc, #328]	@ (801adac <_printf_i+0x234>)
 801ac64:	6033      	str	r3, [r6, #0]
 801ac66:	bf14      	ite	ne
 801ac68:	230a      	movne	r3, #10
 801ac6a:	2308      	moveq	r3, #8
 801ac6c:	2100      	movs	r1, #0
 801ac6e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801ac72:	6866      	ldr	r6, [r4, #4]
 801ac74:	60a6      	str	r6, [r4, #8]
 801ac76:	2e00      	cmp	r6, #0
 801ac78:	db05      	blt.n	801ac86 <_printf_i+0x10e>
 801ac7a:	6821      	ldr	r1, [r4, #0]
 801ac7c:	432e      	orrs	r6, r5
 801ac7e:	f021 0104 	bic.w	r1, r1, #4
 801ac82:	6021      	str	r1, [r4, #0]
 801ac84:	d04b      	beq.n	801ad1e <_printf_i+0x1a6>
 801ac86:	4616      	mov	r6, r2
 801ac88:	fbb5 f1f3 	udiv	r1, r5, r3
 801ac8c:	fb03 5711 	mls	r7, r3, r1, r5
 801ac90:	5dc7      	ldrb	r7, [r0, r7]
 801ac92:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801ac96:	462f      	mov	r7, r5
 801ac98:	42bb      	cmp	r3, r7
 801ac9a:	460d      	mov	r5, r1
 801ac9c:	d9f4      	bls.n	801ac88 <_printf_i+0x110>
 801ac9e:	2b08      	cmp	r3, #8
 801aca0:	d10b      	bne.n	801acba <_printf_i+0x142>
 801aca2:	6823      	ldr	r3, [r4, #0]
 801aca4:	07df      	lsls	r7, r3, #31
 801aca6:	d508      	bpl.n	801acba <_printf_i+0x142>
 801aca8:	6923      	ldr	r3, [r4, #16]
 801acaa:	6861      	ldr	r1, [r4, #4]
 801acac:	4299      	cmp	r1, r3
 801acae:	bfde      	ittt	le
 801acb0:	2330      	movle	r3, #48	@ 0x30
 801acb2:	f806 3c01 	strble.w	r3, [r6, #-1]
 801acb6:	f106 36ff 	addle.w	r6, r6, #4294967295
 801acba:	1b92      	subs	r2, r2, r6
 801acbc:	6122      	str	r2, [r4, #16]
 801acbe:	f8cd a000 	str.w	sl, [sp]
 801acc2:	464b      	mov	r3, r9
 801acc4:	aa03      	add	r2, sp, #12
 801acc6:	4621      	mov	r1, r4
 801acc8:	4640      	mov	r0, r8
 801acca:	f7ff fee7 	bl	801aa9c <_printf_common>
 801acce:	3001      	adds	r0, #1
 801acd0:	d14a      	bne.n	801ad68 <_printf_i+0x1f0>
 801acd2:	f04f 30ff 	mov.w	r0, #4294967295
 801acd6:	b004      	add	sp, #16
 801acd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801acdc:	6823      	ldr	r3, [r4, #0]
 801acde:	f043 0320 	orr.w	r3, r3, #32
 801ace2:	6023      	str	r3, [r4, #0]
 801ace4:	4832      	ldr	r0, [pc, #200]	@ (801adb0 <_printf_i+0x238>)
 801ace6:	2778      	movs	r7, #120	@ 0x78
 801ace8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801acec:	6823      	ldr	r3, [r4, #0]
 801acee:	6831      	ldr	r1, [r6, #0]
 801acf0:	061f      	lsls	r7, r3, #24
 801acf2:	f851 5b04 	ldr.w	r5, [r1], #4
 801acf6:	d402      	bmi.n	801acfe <_printf_i+0x186>
 801acf8:	065f      	lsls	r7, r3, #25
 801acfa:	bf48      	it	mi
 801acfc:	b2ad      	uxthmi	r5, r5
 801acfe:	6031      	str	r1, [r6, #0]
 801ad00:	07d9      	lsls	r1, r3, #31
 801ad02:	bf44      	itt	mi
 801ad04:	f043 0320 	orrmi.w	r3, r3, #32
 801ad08:	6023      	strmi	r3, [r4, #0]
 801ad0a:	b11d      	cbz	r5, 801ad14 <_printf_i+0x19c>
 801ad0c:	2310      	movs	r3, #16
 801ad0e:	e7ad      	b.n	801ac6c <_printf_i+0xf4>
 801ad10:	4826      	ldr	r0, [pc, #152]	@ (801adac <_printf_i+0x234>)
 801ad12:	e7e9      	b.n	801ace8 <_printf_i+0x170>
 801ad14:	6823      	ldr	r3, [r4, #0]
 801ad16:	f023 0320 	bic.w	r3, r3, #32
 801ad1a:	6023      	str	r3, [r4, #0]
 801ad1c:	e7f6      	b.n	801ad0c <_printf_i+0x194>
 801ad1e:	4616      	mov	r6, r2
 801ad20:	e7bd      	b.n	801ac9e <_printf_i+0x126>
 801ad22:	6833      	ldr	r3, [r6, #0]
 801ad24:	6825      	ldr	r5, [r4, #0]
 801ad26:	6961      	ldr	r1, [r4, #20]
 801ad28:	1d18      	adds	r0, r3, #4
 801ad2a:	6030      	str	r0, [r6, #0]
 801ad2c:	062e      	lsls	r6, r5, #24
 801ad2e:	681b      	ldr	r3, [r3, #0]
 801ad30:	d501      	bpl.n	801ad36 <_printf_i+0x1be>
 801ad32:	6019      	str	r1, [r3, #0]
 801ad34:	e002      	b.n	801ad3c <_printf_i+0x1c4>
 801ad36:	0668      	lsls	r0, r5, #25
 801ad38:	d5fb      	bpl.n	801ad32 <_printf_i+0x1ba>
 801ad3a:	8019      	strh	r1, [r3, #0]
 801ad3c:	2300      	movs	r3, #0
 801ad3e:	6123      	str	r3, [r4, #16]
 801ad40:	4616      	mov	r6, r2
 801ad42:	e7bc      	b.n	801acbe <_printf_i+0x146>
 801ad44:	6833      	ldr	r3, [r6, #0]
 801ad46:	1d1a      	adds	r2, r3, #4
 801ad48:	6032      	str	r2, [r6, #0]
 801ad4a:	681e      	ldr	r6, [r3, #0]
 801ad4c:	6862      	ldr	r2, [r4, #4]
 801ad4e:	2100      	movs	r1, #0
 801ad50:	4630      	mov	r0, r6
 801ad52:	f7e5 fadd 	bl	8000310 <memchr>
 801ad56:	b108      	cbz	r0, 801ad5c <_printf_i+0x1e4>
 801ad58:	1b80      	subs	r0, r0, r6
 801ad5a:	6060      	str	r0, [r4, #4]
 801ad5c:	6863      	ldr	r3, [r4, #4]
 801ad5e:	6123      	str	r3, [r4, #16]
 801ad60:	2300      	movs	r3, #0
 801ad62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801ad66:	e7aa      	b.n	801acbe <_printf_i+0x146>
 801ad68:	6923      	ldr	r3, [r4, #16]
 801ad6a:	4632      	mov	r2, r6
 801ad6c:	4649      	mov	r1, r9
 801ad6e:	4640      	mov	r0, r8
 801ad70:	47d0      	blx	sl
 801ad72:	3001      	adds	r0, #1
 801ad74:	d0ad      	beq.n	801acd2 <_printf_i+0x15a>
 801ad76:	6823      	ldr	r3, [r4, #0]
 801ad78:	079b      	lsls	r3, r3, #30
 801ad7a:	d413      	bmi.n	801ada4 <_printf_i+0x22c>
 801ad7c:	68e0      	ldr	r0, [r4, #12]
 801ad7e:	9b03      	ldr	r3, [sp, #12]
 801ad80:	4298      	cmp	r0, r3
 801ad82:	bfb8      	it	lt
 801ad84:	4618      	movlt	r0, r3
 801ad86:	e7a6      	b.n	801acd6 <_printf_i+0x15e>
 801ad88:	2301      	movs	r3, #1
 801ad8a:	4632      	mov	r2, r6
 801ad8c:	4649      	mov	r1, r9
 801ad8e:	4640      	mov	r0, r8
 801ad90:	47d0      	blx	sl
 801ad92:	3001      	adds	r0, #1
 801ad94:	d09d      	beq.n	801acd2 <_printf_i+0x15a>
 801ad96:	3501      	adds	r5, #1
 801ad98:	68e3      	ldr	r3, [r4, #12]
 801ad9a:	9903      	ldr	r1, [sp, #12]
 801ad9c:	1a5b      	subs	r3, r3, r1
 801ad9e:	42ab      	cmp	r3, r5
 801ada0:	dcf2      	bgt.n	801ad88 <_printf_i+0x210>
 801ada2:	e7eb      	b.n	801ad7c <_printf_i+0x204>
 801ada4:	2500      	movs	r5, #0
 801ada6:	f104 0619 	add.w	r6, r4, #25
 801adaa:	e7f5      	b.n	801ad98 <_printf_i+0x220>
 801adac:	0801b8ed 	.word	0x0801b8ed
 801adb0:	0801b8fe 	.word	0x0801b8fe

0801adb4 <memmove>:
 801adb4:	4288      	cmp	r0, r1
 801adb6:	b510      	push	{r4, lr}
 801adb8:	eb01 0402 	add.w	r4, r1, r2
 801adbc:	d902      	bls.n	801adc4 <memmove+0x10>
 801adbe:	4284      	cmp	r4, r0
 801adc0:	4623      	mov	r3, r4
 801adc2:	d807      	bhi.n	801add4 <memmove+0x20>
 801adc4:	1e43      	subs	r3, r0, #1
 801adc6:	42a1      	cmp	r1, r4
 801adc8:	d008      	beq.n	801addc <memmove+0x28>
 801adca:	f811 2b01 	ldrb.w	r2, [r1], #1
 801adce:	f803 2f01 	strb.w	r2, [r3, #1]!
 801add2:	e7f8      	b.n	801adc6 <memmove+0x12>
 801add4:	4402      	add	r2, r0
 801add6:	4601      	mov	r1, r0
 801add8:	428a      	cmp	r2, r1
 801adda:	d100      	bne.n	801adde <memmove+0x2a>
 801addc:	bd10      	pop	{r4, pc}
 801adde:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801ade2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801ade6:	e7f7      	b.n	801add8 <memmove+0x24>

0801ade8 <_sbrk_r>:
 801ade8:	b538      	push	{r3, r4, r5, lr}
 801adea:	4d06      	ldr	r5, [pc, #24]	@ (801ae04 <_sbrk_r+0x1c>)
 801adec:	2300      	movs	r3, #0
 801adee:	4604      	mov	r4, r0
 801adf0:	4608      	mov	r0, r1
 801adf2:	602b      	str	r3, [r5, #0]
 801adf4:	f7fe fd70 	bl	80198d8 <_sbrk>
 801adf8:	1c43      	adds	r3, r0, #1
 801adfa:	d102      	bne.n	801ae02 <_sbrk_r+0x1a>
 801adfc:	682b      	ldr	r3, [r5, #0]
 801adfe:	b103      	cbz	r3, 801ae02 <_sbrk_r+0x1a>
 801ae00:	6023      	str	r3, [r4, #0]
 801ae02:	bd38      	pop	{r3, r4, r5, pc}
 801ae04:	24016378 	.word	0x24016378

0801ae08 <_realloc_r>:
 801ae08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ae0c:	4607      	mov	r7, r0
 801ae0e:	4614      	mov	r4, r2
 801ae10:	460d      	mov	r5, r1
 801ae12:	b921      	cbnz	r1, 801ae1e <_realloc_r+0x16>
 801ae14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801ae18:	4611      	mov	r1, r2
 801ae1a:	f7ff bc5b 	b.w	801a6d4 <_malloc_r>
 801ae1e:	b92a      	cbnz	r2, 801ae2c <_realloc_r+0x24>
 801ae20:	f7ff fbec 	bl	801a5fc <_free_r>
 801ae24:	4625      	mov	r5, r4
 801ae26:	4628      	mov	r0, r5
 801ae28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ae2c:	f000 f81a 	bl	801ae64 <_malloc_usable_size_r>
 801ae30:	4284      	cmp	r4, r0
 801ae32:	4606      	mov	r6, r0
 801ae34:	d802      	bhi.n	801ae3c <_realloc_r+0x34>
 801ae36:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801ae3a:	d8f4      	bhi.n	801ae26 <_realloc_r+0x1e>
 801ae3c:	4621      	mov	r1, r4
 801ae3e:	4638      	mov	r0, r7
 801ae40:	f7ff fc48 	bl	801a6d4 <_malloc_r>
 801ae44:	4680      	mov	r8, r0
 801ae46:	b908      	cbnz	r0, 801ae4c <_realloc_r+0x44>
 801ae48:	4645      	mov	r5, r8
 801ae4a:	e7ec      	b.n	801ae26 <_realloc_r+0x1e>
 801ae4c:	42b4      	cmp	r4, r6
 801ae4e:	4622      	mov	r2, r4
 801ae50:	4629      	mov	r1, r5
 801ae52:	bf28      	it	cs
 801ae54:	4632      	movcs	r2, r6
 801ae56:	f7ff fbc3 	bl	801a5e0 <memcpy>
 801ae5a:	4629      	mov	r1, r5
 801ae5c:	4638      	mov	r0, r7
 801ae5e:	f7ff fbcd 	bl	801a5fc <_free_r>
 801ae62:	e7f1      	b.n	801ae48 <_realloc_r+0x40>

0801ae64 <_malloc_usable_size_r>:
 801ae64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ae68:	1f18      	subs	r0, r3, #4
 801ae6a:	2b00      	cmp	r3, #0
 801ae6c:	bfbc      	itt	lt
 801ae6e:	580b      	ldrlt	r3, [r1, r0]
 801ae70:	18c0      	addlt	r0, r0, r3
 801ae72:	4770      	bx	lr

0801ae74 <_init>:
 801ae74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ae76:	bf00      	nop
 801ae78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ae7a:	bc08      	pop	{r3}
 801ae7c:	469e      	mov	lr, r3
 801ae7e:	4770      	bx	lr

0801ae80 <_fini>:
 801ae80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ae82:	bf00      	nop
 801ae84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ae86:	bc08      	pop	{r3}
 801ae88:	469e      	mov	lr, r3
 801ae8a:	4770      	bx	lr
