

================================================================
== Vitis HLS Report for 'LADDER3PT_74_75_1_Pipeline_VITIS_LOOP_267_1'
================================================================
* Date:           Tue May 20 14:35:08 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.234 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       26|       26|  0.260 us|  0.260 us|   25|   25|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_267_1  |       24|       24|         3|          3|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1052|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    159|    -|
|Register         |        -|    -|     608|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     608|   1211|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln267_fu_182_p2        |         +|   0|  0|  13|           4|           1|
    |temp_96_fu_267_p2          |       and|   0|  0|  64|          64|          64|
    |temp_97_fu_246_p2          |       and|   0|  0|  64|          64|          64|
    |temp_98_fu_288_p2          |       and|   0|  0|  64|          64|          64|
    |temp_fu_225_p2             |       and|   0|  0|  64|          64|          64|
    |icmp_ln267_fu_176_p2       |      icmp|   0|  0|  13|           4|           5|
    |sext_ln288_cast_fu_160_p3  |    select|   0|  0|   2|           1|           2|
    |xor_ln269_fu_221_p2        |       xor|   0|  0|  64|          64|          64|
    |xor_ln270_fu_230_p2        |       xor|   0|  0|  64|          64|          64|
    |xor_ln271_fu_236_p2        |       xor|   0|  0|  64|          64|          64|
    |xor_ln272_fu_263_p2        |       xor|   0|  0|  64|          64|          64|
    |xor_ln273_fu_272_p2        |       xor|   0|  0|  64|          64|          64|
    |xor_ln274_fu_278_p2        |       xor|   0|  0|  64|          64|          64|
    |xor_ln275_fu_242_p2        |       xor|   0|  0|  64|          64|          64|
    |xor_ln276_fu_251_p2        |       xor|   0|  0|  64|          64|          64|
    |xor_ln277_fu_257_p2        |       xor|   0|  0|  64|          64|          64|
    |xor_ln278_fu_284_p2        |       xor|   0|  0|  64|          64|          64|
    |xor_ln279_fu_293_p2        |       xor|   0|  0|  64|          64|          64|
    |xor_ln280_fu_299_p2        |       xor|   0|  0|  64|          64|          64|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|1052|        1033|        1032|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |R2_X_2_address0_local  |  14|          3|    3|          9|
    |R2_X_address0_local    |  14|          3|    3|          9|
    |R2_Z_2_address0_local  |  14|          3|    3|          9|
    |R2_Z_address0_local    |  14|          3|    3|          9|
    |R_X_address0_local     |  14|          3|    4|         12|
    |R_X_address1_local     |  14|          3|    4|         12|
    |R_Z_address0_local     |  14|          3|    4|         12|
    |R_Z_address1_local     |  14|          3|    4|         12|
    |ap_NS_fsm              |  20|          4|    1|          4|
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i     |   9|          2|    4|          8|
    |i_270_fu_48            |   9|          2|    4|          8|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 159|         34|   38|        106|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |R2_X_2_addr_reg_328      |   3|   0|    3|          0|
    |R2_X_2_load_reg_393      |  64|   0|   64|          0|
    |R2_X_addr_reg_323        |   3|   0|    3|          0|
    |R2_X_load_reg_369        |  64|   0|   64|          0|
    |R2_Z_2_addr_reg_338      |   3|   0|    3|          0|
    |R2_Z_2_load_reg_405      |  64|   0|   64|          0|
    |R2_Z_addr_reg_333        |   3|   0|    3|          0|
    |R2_Z_load_reg_399        |  64|   0|   64|          0|
    |R_X_addr_4_reg_353       |   3|   0|    4|          1|
    |R_X_addr_reg_343         |   3|   0|    4|          1|
    |R_X_load_3_reg_381       |  64|   0|   64|          0|
    |R_X_load_reg_363         |  64|   0|   64|          0|
    |R_Z_addr_9_reg_358       |   3|   0|    4|          1|
    |R_Z_addr_reg_348         |   3|   0|    4|          1|
    |R_Z_load_5_reg_387       |  64|   0|   64|          0|
    |R_Z_load_reg_375         |  64|   0|   64|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |i_270_fu_48              |   4|   0|    4|          0|
    |sext_ln288_cast_reg_312  |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 608|   0|  612|          4|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-----------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_267_1|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_267_1|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_267_1|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_267_1|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_267_1|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_267_1|  return value|
|R2_X_address0    |  out|    3|   ap_memory|                                         R2_X|         array|
|R2_X_ce0         |  out|    1|   ap_memory|                                         R2_X|         array|
|R2_X_we0         |  out|    1|   ap_memory|                                         R2_X|         array|
|R2_X_d0          |  out|   64|   ap_memory|                                         R2_X|         array|
|R2_X_q0          |   in|   64|   ap_memory|                                         R2_X|         array|
|R2_X_2_address0  |  out|    3|   ap_memory|                                       R2_X_2|         array|
|R2_X_2_ce0       |  out|    1|   ap_memory|                                       R2_X_2|         array|
|R2_X_2_we0       |  out|    1|   ap_memory|                                       R2_X_2|         array|
|R2_X_2_d0        |  out|   64|   ap_memory|                                       R2_X_2|         array|
|R2_X_2_q0        |   in|   64|   ap_memory|                                       R2_X_2|         array|
|R2_Z_address0    |  out|    3|   ap_memory|                                         R2_Z|         array|
|R2_Z_ce0         |  out|    1|   ap_memory|                                         R2_Z|         array|
|R2_Z_we0         |  out|    1|   ap_memory|                                         R2_Z|         array|
|R2_Z_d0          |  out|   64|   ap_memory|                                         R2_Z|         array|
|R2_Z_q0          |   in|   64|   ap_memory|                                         R2_Z|         array|
|R2_Z_2_address0  |  out|    3|   ap_memory|                                       R2_Z_2|         array|
|R2_Z_2_ce0       |  out|    1|   ap_memory|                                       R2_Z_2|         array|
|R2_Z_2_we0       |  out|    1|   ap_memory|                                       R2_Z_2|         array|
|R2_Z_2_d0        |  out|   64|   ap_memory|                                       R2_Z_2|         array|
|R2_Z_2_q0        |   in|   64|   ap_memory|                                       R2_Z_2|         array|
|R_X_address0     |  out|    4|   ap_memory|                                          R_X|         array|
|R_X_ce0          |  out|    1|   ap_memory|                                          R_X|         array|
|R_X_we0          |  out|    1|   ap_memory|                                          R_X|         array|
|R_X_d0           |  out|   64|   ap_memory|                                          R_X|         array|
|R_X_q0           |   in|   64|   ap_memory|                                          R_X|         array|
|R_X_address1     |  out|    4|   ap_memory|                                          R_X|         array|
|R_X_ce1          |  out|    1|   ap_memory|                                          R_X|         array|
|R_X_we1          |  out|    1|   ap_memory|                                          R_X|         array|
|R_X_d1           |  out|   64|   ap_memory|                                          R_X|         array|
|R_X_q1           |   in|   64|   ap_memory|                                          R_X|         array|
|sext_ln288       |   in|    1|     ap_none|                                   sext_ln288|        scalar|
|R_Z_address0     |  out|    4|   ap_memory|                                          R_Z|         array|
|R_Z_ce0          |  out|    1|   ap_memory|                                          R_Z|         array|
|R_Z_we0          |  out|    1|   ap_memory|                                          R_Z|         array|
|R_Z_d0           |  out|   64|   ap_memory|                                          R_Z|         array|
|R_Z_q0           |   in|   64|   ap_memory|                                          R_Z|         array|
|R_Z_address1     |  out|    4|   ap_memory|                                          R_Z|         array|
|R_Z_ce1          |  out|    1|   ap_memory|                                          R_Z|         array|
|R_Z_we1          |  out|    1|   ap_memory|                                          R_Z|         array|
|R_Z_d1           |  out|   64|   ap_memory|                                          R_Z|         array|
|R_Z_q1           |   in|   64|   ap_memory|                                          R_Z|         array|
+-----------------+-----+-----+------------+---------------------------------------------+--------------+

