{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1630296395531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1630296395531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 30 12:06:35 2021 " "Processing started: Mon Aug 30 12:06:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1630296395531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1630296395531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AL_Controller -c AL_Controller --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off AL_Controller -c AL_Controller --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1630296395531 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1630296395803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/signalgen.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/signalgen.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sig_Gen-Sig_Gen_Arch " "Found design unit 1: Sig_Gen-Sig_Gen_Arch" {  } { { "VHDL files/SignalGen.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/SignalGen.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396310 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sig_Gen " "Found entity 1: Sig_Gen" {  } { { "VHDL files/SignalGen.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/SignalGen.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630296396310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/logic.vhdl 28 14 " "Found 28 design units, including 14 entities, in source file vhdl files/logic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INV-INV_beh " "Found design unit 1: INV-INV_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dual_AND-dual_AND_beh " "Found design unit 2: dual_AND-dual_AND_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 triple_AND-triple_AND_beh " "Found design unit 3: triple_AND-triple_AND_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 quad_AND-quad_AND_beh " "Found design unit 4: quad_AND-quad_AND_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 pent_AND-pent_AND_beh " "Found design unit 5: pent_AND-pent_AND_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 dual_XOR-dual_XOR_beh " "Found design unit 6: dual_XOR-dual_XOR_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 dual_NOR-dual_NOR_beh " "Found design unit 7: dual_NOR-dual_NOR_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 triple_NOR-triple_NOR_beh " "Found design unit 8: triple_NOR-triple_NOR_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 quad_NOR-quad_NOR_beh " "Found design unit 9: quad_NOR-quad_NOR_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 quad_OR-quad_OR_beh " "Found design unit 10: quad_OR-quad_OR_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 148 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 BUF-BUF_beh " "Found design unit 11: BUF-BUF_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 162 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 dual_NAND-dual_NAND_beh " "Found design unit 12: dual_NAND-dual_NAND_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 177 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 Octal_Bus_Driver-Octal_Bus_Driver_beh " "Found design unit 13: Octal_Bus_Driver-Octal_Bus_Driver_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 194 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 D_flip_flop-DFF_arch " "Found design unit 14: D_flip_flop-DFF_arch" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 208 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""} { "Info" "ISGN_ENTITY_NAME" "1 INV " "Found entity 1: INV" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""} { "Info" "ISGN_ENTITY_NAME" "2 dual_AND " "Found entity 2: dual_AND" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""} { "Info" "ISGN_ENTITY_NAME" "3 triple_AND " "Found entity 3: triple_AND" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""} { "Info" "ISGN_ENTITY_NAME" "4 quad_AND " "Found entity 4: quad_AND" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""} { "Info" "ISGN_ENTITY_NAME" "5 pent_AND " "Found entity 5: pent_AND" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""} { "Info" "ISGN_ENTITY_NAME" "6 dual_XOR " "Found entity 6: dual_XOR" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""} { "Info" "ISGN_ENTITY_NAME" "7 dual_NOR " "Found entity 7: dual_NOR" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""} { "Info" "ISGN_ENTITY_NAME" "8 triple_NOR " "Found entity 8: triple_NOR" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""} { "Info" "ISGN_ENTITY_NAME" "9 quad_NOR " "Found entity 9: quad_NOR" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""} { "Info" "ISGN_ENTITY_NAME" "10 quad_OR " "Found entity 10: quad_OR" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""} { "Info" "ISGN_ENTITY_NAME" "11 BUF " "Found entity 11: BUF" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""} { "Info" "ISGN_ENTITY_NAME" "12 dual_NAND " "Found entity 12: dual_NAND" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""} { "Info" "ISGN_ENTITY_NAME" "13 Octal_Bus_Driver " "Found entity 13: Octal_Bus_Driver" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""} { "Info" "ISGN_ENTITY_NAME" "14 D_flip_flop " "Found entity 14: D_flip_flop" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630296396312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/alc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/alc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AL_Controller-AL_Controller_str " "Found design unit 1: AL_Controller-AL_Controller_str" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396315 ""} { "Info" "ISGN_ENTITY_NAME" "1 AL_Controller " "Found entity 1: AL_Controller" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630296396315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/74181 alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/74181 alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_str " "Found design unit 1: ALU-ALU_str" {  } { { "VHDL files/74181 ALU.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/74181 ALU.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396338 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "VHDL files/74181 ALU.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/74181 ALU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630296396338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630296396338 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "VHDL files/test_flipFlop.vhdl " "Can't analyze file -- file VHDL files/test_flipFlop.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1630296396340 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AL_Controller " "Elaborating entity \"AL_Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1630296396409 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O ALC.vhdl(8) " "VHDL Signal Declaration warning at ALC.vhdl(8): used implicit default value for signal \"O\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1630296396482 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegAControl ALC.vhdl(10) " "VHDL Signal Declaration warning at ALC.vhdl(10): used implicit default value for signal \"RegAControl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1630296396482 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CarryOut ALC.vhdl(12) " "VHDL Signal Declaration warning at ALC.vhdl(12): used implicit default value for signal \"CarryOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1630296396482 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AequalB_Out ALC.vhdl(14) " "VHDL Signal Declaration warning at ALC.vhdl(14): used implicit default value for signal \"AequalB_Out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1630296396482 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FlagOut ALC.vhdl(16) " "VHDL Signal Declaration warning at ALC.vhdl(16): used implicit default value for signal \"FlagOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1630296396482 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FlagCLK ALC.vhdl(18) " "VHDL Signal Declaration warning at ALC.vhdl(18): used implicit default value for signal \"FlagCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1630296396482 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CLK ALC.vhdl(23) " "VHDL Signal Declaration warning at ALC.vhdl(23): used implicit default value for signal \"CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1630296396482 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "JumpEnable ALC.vhdl(25) " "VHDL Signal Declaration warning at ALC.vhdl(25): used implicit default value for signal \"JumpEnable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1630296396482 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "JumpRegLoad ALC.vhdl(26) " "VHDL Signal Declaration warning at ALC.vhdl(26): used implicit default value for signal \"JumpRegLoad\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1630296396482 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegBControl ALC.vhdl(27) " "VHDL Signal Declaration warning at ALC.vhdl(27): used implicit default value for signal \"RegBControl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1630296396482 "|AL_Controller"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1630296396609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 30 12:06:36 2021 " "Processing ended: Mon Aug 30 12:06:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1630296396609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1630296396609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1630296396609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1630296396609 ""}
