---
title: Overview
layout: page-without-toc
---

## Jump to any declaration
Everything is a hyperlink. CTRL+click to jump to the declaration.

![](/images/jump-to-declaration.png)

<hr/>

## Check bus within seconds
Check the number of bits in any wire, reg or port.

Simply place the mousepointer over the name. 

![](/images/hover-verilog-wordsize.png)

<hr/>

## Check documentation
See documentation associated with objects (like wire, reg or modules). Even if this object is declared in a different file, simply hover your mouse over the name.

![](/images/jump-to-declaration.png)

<hr/>

## Color coding for reg, wire and port
Different things have a different color in your code.

![](/images/port-and-reg.png)
