Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f03205751d474e3ca1cb92d1efe3b6a1 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'memwrite' [D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/top.v:28]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 200 for port 'd' [D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 200 for port 'q' [D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 200 for port 'd' [D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/datapath.v:189]
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 200 for port 'q' [D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/datapath.v:190]
WARNING: [VRFC 10-3091] actual bit length 120 differs from formal bit length 200 for port 'd' [D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/datapath.v:239]
WARNING: [VRFC 10-3091] actual bit length 120 differs from formal bit length 200 for port 'q' [D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/datapath.v:240]
WARNING: [VRFC 10-3091] actual bit length 102 differs from formal bit length 200 for port 'd' [D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/datapath.v:252]
WARNING: [VRFC 10-3091] actual bit length 102 differs from formal bit length 200 for port 'q' [D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/datapath.v:253]
WARNING: [VRFC 10-3091] actual bit length 72 differs from formal bit length 200 for port 'd' [D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/datapath.v:277]
WARNING: [VRFC 10-3091] actual bit length 72 differs from formal bit length 200 for port 'q' [D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/datapath.v:278]
WARNING: [VRFC 10-3091] actual bit length 104 differs from formal bit length 200 for port 'd' [D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/datapath.v:290]
WARNING: [VRFC 10-3091] actual bit length 104 differs from formal bit length 200 for port 'q' [D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/datapath.v:291]
WARNING: [VRFC 10-3091] actual bit length 71 differs from formal bit length 200 for port 'd' [D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/datapath.v:305]
WARNING: [VRFC 10-3091] actual bit length 71 differs from formal bit length 200 for port 'q' [D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/datapath.v:306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addra' [D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/top.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addra' [D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/top.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div(N=5,WIDTH=5)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.branchPredict
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.flopenrc(WIDTH=200)
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.datapath
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
