Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jan 21 02:32:16 2024
| Host         : DESKTOP-CQD30JI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RGBCntrl_wrapper_timing_summary_routed.rpt -pb RGBCntrl_wrapper_timing_summary_routed.pb -rpx RGBCntrl_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : RGBCntrl_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       6           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: RGBCntrl_i/Clock_Divider_0/inst/CLK_O_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.484        0.000                      0                   55        0.261        0.000                      0                   55        2.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.484        0.000                      0                   55        0.261        0.000                      0                   55        2.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            RGBCntrl_i/Clock_Divider_0/inst/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.952ns (25.090%)  route 2.842ns (74.910%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 10.420 - 8.000 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          1.349     2.800    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y112       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/Q
                         net (fo=3, routed)           0.893     4.149    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]
    SLICE_X112Y111       LUT6 (Prop_lut6_I4_O)        0.124     4.273 f  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.514     4.786    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_10_n_0
    SLICE_X112Y113       LUT6 (Prop_lut6_I0_O)        0.124     4.910 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.162     5.072    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_9_n_0
    SLICE_X112Y113       LUT6 (Prop_lut6_I1_O)        0.124     5.196 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.568     5.764    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_4_n_0
    SLICE_X112Y115       LUT6 (Prop_lut6_I1_O)        0.124     5.888 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.706     6.594    RGBCntrl_i/Clock_Divider_0/inst/clear
    SLICE_X113Y116       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     8.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          1.039    10.420    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y116       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[20]/C
                         clock pessimism              0.122    10.542    
                         clock uncertainty           -0.035    10.507    
    SLICE_X113Y116       FDRE (Setup_fdre_C_R)       -0.429    10.078    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         10.078    
                         arrival time                          -6.594    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            RGBCntrl_i/Clock_Divider_0/inst/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.952ns (25.090%)  route 2.842ns (74.910%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 10.420 - 8.000 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          1.349     2.800    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y112       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/Q
                         net (fo=3, routed)           0.893     4.149    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]
    SLICE_X112Y111       LUT6 (Prop_lut6_I4_O)        0.124     4.273 f  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.514     4.786    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_10_n_0
    SLICE_X112Y113       LUT6 (Prop_lut6_I0_O)        0.124     4.910 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.162     5.072    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_9_n_0
    SLICE_X112Y113       LUT6 (Prop_lut6_I1_O)        0.124     5.196 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.568     5.764    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_4_n_0
    SLICE_X112Y115       LUT6 (Prop_lut6_I1_O)        0.124     5.888 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.706     6.594    RGBCntrl_i/Clock_Divider_0/inst/clear
    SLICE_X113Y116       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     8.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          1.039    10.420    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y116       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[21]/C
                         clock pessimism              0.122    10.542    
                         clock uncertainty           -0.035    10.507    
    SLICE_X113Y116       FDRE (Setup_fdre_C_R)       -0.429    10.078    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         10.078    
                         arrival time                          -6.594    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            RGBCntrl_i/Clock_Divider_0/inst/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.952ns (25.090%)  route 2.842ns (74.910%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 10.420 - 8.000 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          1.349     2.800    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y112       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/Q
                         net (fo=3, routed)           0.893     4.149    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]
    SLICE_X112Y111       LUT6 (Prop_lut6_I4_O)        0.124     4.273 f  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.514     4.786    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_10_n_0
    SLICE_X112Y113       LUT6 (Prop_lut6_I0_O)        0.124     4.910 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.162     5.072    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_9_n_0
    SLICE_X112Y113       LUT6 (Prop_lut6_I1_O)        0.124     5.196 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.568     5.764    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_4_n_0
    SLICE_X112Y115       LUT6 (Prop_lut6_I1_O)        0.124     5.888 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.706     6.594    RGBCntrl_i/Clock_Divider_0/inst/clear
    SLICE_X113Y116       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     8.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          1.039    10.420    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y116       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[22]/C
                         clock pessimism              0.122    10.542    
                         clock uncertainty           -0.035    10.507    
    SLICE_X113Y116       FDRE (Setup_fdre_C_R)       -0.429    10.078    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         10.078    
                         arrival time                          -6.594    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            RGBCntrl_i/Clock_Divider_0/inst/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.952ns (25.090%)  route 2.842ns (74.910%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 10.420 - 8.000 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          1.349     2.800    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y112       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/Q
                         net (fo=3, routed)           0.893     4.149    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]
    SLICE_X112Y111       LUT6 (Prop_lut6_I4_O)        0.124     4.273 f  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.514     4.786    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_10_n_0
    SLICE_X112Y113       LUT6 (Prop_lut6_I0_O)        0.124     4.910 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.162     5.072    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_9_n_0
    SLICE_X112Y113       LUT6 (Prop_lut6_I1_O)        0.124     5.196 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.568     5.764    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_4_n_0
    SLICE_X112Y115       LUT6 (Prop_lut6_I1_O)        0.124     5.888 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.706     6.594    RGBCntrl_i/Clock_Divider_0/inst/clear
    SLICE_X113Y116       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     8.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          1.039    10.420    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y116       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[23]/C
                         clock pessimism              0.122    10.542    
                         clock uncertainty           -0.035    10.507    
    SLICE_X113Y116       FDRE (Setup_fdre_C_R)       -0.429    10.078    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         10.078    
                         arrival time                          -6.594    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            RGBCntrl_i/Clock_Divider_0/inst/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 0.952ns (24.966%)  route 2.861ns (75.034%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.506ns = ( 10.506 - 8.000 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          1.349     2.800    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y112       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/Q
                         net (fo=3, routed)           0.893     4.149    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]
    SLICE_X112Y111       LUT6 (Prop_lut6_I4_O)        0.124     4.273 f  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.514     4.786    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_10_n_0
    SLICE_X112Y113       LUT6 (Prop_lut6_I0_O)        0.124     4.910 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.162     5.072    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_9_n_0
    SLICE_X112Y113       LUT6 (Prop_lut6_I1_O)        0.124     5.196 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.568     5.764    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_4_n_0
    SLICE_X112Y115       LUT6 (Prop_lut6_I1_O)        0.124     5.888 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.725     6.613    RGBCntrl_i/Clock_Divider_0/inst/clear
    SLICE_X113Y115       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     8.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          1.126    10.506    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y115       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[16]/C
                         clock pessimism              0.122    10.629    
                         clock uncertainty           -0.035    10.593    
    SLICE_X113Y115       FDRE (Setup_fdre_C_R)       -0.429    10.164    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         10.164    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            RGBCntrl_i/Clock_Divider_0/inst/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 0.952ns (24.966%)  route 2.861ns (75.034%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.506ns = ( 10.506 - 8.000 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          1.349     2.800    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y112       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/Q
                         net (fo=3, routed)           0.893     4.149    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]
    SLICE_X112Y111       LUT6 (Prop_lut6_I4_O)        0.124     4.273 f  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.514     4.786    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_10_n_0
    SLICE_X112Y113       LUT6 (Prop_lut6_I0_O)        0.124     4.910 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.162     5.072    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_9_n_0
    SLICE_X112Y113       LUT6 (Prop_lut6_I1_O)        0.124     5.196 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.568     5.764    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_4_n_0
    SLICE_X112Y115       LUT6 (Prop_lut6_I1_O)        0.124     5.888 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.725     6.613    RGBCntrl_i/Clock_Divider_0/inst/clear
    SLICE_X113Y115       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     8.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          1.126    10.506    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y115       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[17]/C
                         clock pessimism              0.122    10.629    
                         clock uncertainty           -0.035    10.593    
    SLICE_X113Y115       FDRE (Setup_fdre_C_R)       -0.429    10.164    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         10.164    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            RGBCntrl_i/Clock_Divider_0/inst/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 0.952ns (24.966%)  route 2.861ns (75.034%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.506ns = ( 10.506 - 8.000 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          1.349     2.800    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y112       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/Q
                         net (fo=3, routed)           0.893     4.149    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]
    SLICE_X112Y111       LUT6 (Prop_lut6_I4_O)        0.124     4.273 f  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.514     4.786    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_10_n_0
    SLICE_X112Y113       LUT6 (Prop_lut6_I0_O)        0.124     4.910 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.162     5.072    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_9_n_0
    SLICE_X112Y113       LUT6 (Prop_lut6_I1_O)        0.124     5.196 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.568     5.764    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_4_n_0
    SLICE_X112Y115       LUT6 (Prop_lut6_I1_O)        0.124     5.888 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.725     6.613    RGBCntrl_i/Clock_Divider_0/inst/clear
    SLICE_X113Y115       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     8.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          1.126    10.506    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y115       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[18]/C
                         clock pessimism              0.122    10.629    
                         clock uncertainty           -0.035    10.593    
    SLICE_X113Y115       FDRE (Setup_fdre_C_R)       -0.429    10.164    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         10.164    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            RGBCntrl_i/Clock_Divider_0/inst/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 0.952ns (24.966%)  route 2.861ns (75.034%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.506ns = ( 10.506 - 8.000 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          1.349     2.800    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y112       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/Q
                         net (fo=3, routed)           0.893     4.149    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]
    SLICE_X112Y111       LUT6 (Prop_lut6_I4_O)        0.124     4.273 f  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.514     4.786    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_10_n_0
    SLICE_X112Y113       LUT6 (Prop_lut6_I0_O)        0.124     4.910 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.162     5.072    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_9_n_0
    SLICE_X112Y113       LUT6 (Prop_lut6_I1_O)        0.124     5.196 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.568     5.764    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_4_n_0
    SLICE_X112Y115       LUT6 (Prop_lut6_I1_O)        0.124     5.888 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.725     6.613    RGBCntrl_i/Clock_Divider_0/inst/clear
    SLICE_X113Y115       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     8.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          1.126    10.506    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y115       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[19]/C
                         clock pessimism              0.122    10.629    
                         clock uncertainty           -0.035    10.593    
    SLICE_X113Y115       FDRE (Setup_fdre_C_R)       -0.429    10.164    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         10.164    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.564ns  (required time - arrival time)
  Source:                 RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            RGBCntrl_i/Clock_Divider_0/inst/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.952ns (25.875%)  route 2.727ns (74.125%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns = ( 10.385 - 8.000 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          1.349     2.800    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y112       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/Q
                         net (fo=3, routed)           0.893     4.149    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]
    SLICE_X112Y111       LUT6 (Prop_lut6_I4_O)        0.124     4.273 f  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.514     4.786    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_10_n_0
    SLICE_X112Y113       LUT6 (Prop_lut6_I0_O)        0.124     4.910 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.162     5.072    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_9_n_0
    SLICE_X112Y113       LUT6 (Prop_lut6_I1_O)        0.124     5.196 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.568     5.764    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_4_n_0
    SLICE_X112Y115       LUT6 (Prop_lut6_I1_O)        0.124     5.888 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.591     6.479    RGBCntrl_i/Clock_Divider_0/inst/clear
    SLICE_X113Y117       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     8.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          1.005    10.385    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y117       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[24]/C
                         clock pessimism              0.122    10.508    
                         clock uncertainty           -0.035    10.472    
    SLICE_X113Y117       FDRE (Setup_fdre_C_R)       -0.429    10.043    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                          -6.479    
  -------------------------------------------------------------------
                         slack                                  3.564    

Slack (MET) :             3.564ns  (required time - arrival time)
  Source:                 RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            RGBCntrl_i/Clock_Divider_0/inst/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.952ns (25.875%)  route 2.727ns (74.125%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns = ( 10.385 - 8.000 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          1.349     2.800    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y112       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]/Q
                         net (fo=3, routed)           0.893     4.149    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[5]
    SLICE_X112Y111       LUT6 (Prop_lut6_I4_O)        0.124     4.273 f  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.514     4.786    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_10_n_0
    SLICE_X112Y113       LUT6 (Prop_lut6_I0_O)        0.124     4.910 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.162     5.072    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_9_n_0
    SLICE_X112Y113       LUT6 (Prop_lut6_I1_O)        0.124     5.196 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.568     5.764    RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_4_n_0
    SLICE_X112Y115       LUT6 (Prop_lut6_I1_O)        0.124     5.888 r  RGBCntrl_i/Clock_Divider_0/inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.591     6.479    RGBCntrl_i/Clock_Divider_0/inst/clear
    SLICE_X113Y117       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     8.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          1.005    10.385    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y117       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[25]/C
                         clock pessimism              0.122    10.508    
                         clock uncertainty           -0.035    10.472    
    SLICE_X113Y117       FDRE (Setup_fdre_C_R)       -0.429    10.043    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                          -6.479    
  -------------------------------------------------------------------
                         slack                                  3.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 RGBCntrl_i/Clock_Divider_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            RGBCntrl_i/Clock_Divider_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns
    Source Clock Delay      (SCD):    0.821ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          0.602     0.821    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y111       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y111       FDRE (Prop_fdre_C_Q)         0.141     0.962 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.117     1.079    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[3]
    SLICE_X113Y111       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.187 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.187    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[0]_i_2_n_4
    SLICE_X113Y111       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          0.695     1.102    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y111       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[3]/C
                         clock pessimism             -0.281     0.821    
    SLICE_X113Y111       FDRE (Hold_fdre_C_D)         0.105     0.926    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 RGBCntrl_i/Clock_Divider_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            RGBCntrl_i/Clock_Divider_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.797ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          0.578     0.797    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y112       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDRE (Prop_fdre_C_Q)         0.141     0.938 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[7]/Q
                         net (fo=3, routed)           0.120     1.058    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[7]
    SLICE_X113Y112       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.166 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.166    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[4]_i_1_n_4
    SLICE_X113Y112       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          0.668     1.075    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y112       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[7]/C
                         clock pessimism             -0.278     0.797    
    SLICE_X113Y112       FDRE (Hold_fdre_C_D)         0.105     0.902    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 RGBCntrl_i/Clock_Divider_0/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            RGBCntrl_i/Clock_Divider_0/inst/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.355ns (73.767%)  route 0.126ns (26.233%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.068ns
    Source Clock Delay      (SCD):    0.740ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          0.521     0.740    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y113       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y113       FDRE (Prop_fdre_C_Q)         0.141     0.881 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[11]/Q
                         net (fo=3, routed)           0.126     1.007    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[11]
    SLICE_X113Y113       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.167 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.167    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X113Y114       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.221 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.221    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[12]_i_1_n_7
    SLICE_X113Y114       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          0.662     1.068    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y114       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[12]/C
                         clock pessimism             -0.219     0.849    
    SLICE_X113Y114       FDRE (Hold_fdre_C_D)         0.105     0.954    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 RGBCntrl_i/Clock_Divider_0/inst/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            RGBCntrl_i/Clock_Divider_0/inst/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.014ns
    Source Clock Delay      (SCD):    0.746ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          0.527     0.746    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y116       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDRE (Prop_fdre_C_Q)         0.141     0.887 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[20]/Q
                         net (fo=3, routed)           0.116     1.003    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[20]
    SLICE_X113Y116       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.118 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.118    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[20]_i_1_n_7
    SLICE_X113Y116       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          0.607     1.014    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y116       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[20]/C
                         clock pessimism             -0.268     0.746    
    SLICE_X113Y116       FDRE (Hold_fdre_C_D)         0.105     0.851    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 RGBCntrl_i/Clock_Divider_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            RGBCntrl_i/Clock_Divider_0/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns
    Source Clock Delay      (SCD):    0.821ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          0.602     0.821    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y111       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y111       FDRE (Prop_fdre_C_Q)         0.141     0.962 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.121     1.083    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[2]
    SLICE_X113Y111       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.194 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.194    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[0]_i_2_n_5
    SLICE_X113Y111       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          0.695     1.102    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y111       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[2]/C
                         clock pessimism             -0.281     0.821    
    SLICE_X113Y111       FDRE (Hold_fdre_C_D)         0.105     0.926    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 RGBCntrl_i/Clock_Divider_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            RGBCntrl_i/Clock_Divider_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.797ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          0.578     0.797    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y112       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDRE (Prop_fdre_C_Q)         0.141     0.938 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.117     1.055    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[4]
    SLICE_X113Y112       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.170 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.170    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[4]_i_1_n_7
    SLICE_X113Y112       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          0.668     1.075    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y112       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[4]/C
                         clock pessimism             -0.278     0.797    
    SLICE_X113Y112       FDRE (Hold_fdre_C_D)         0.105     0.902    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 RGBCntrl_i/Clock_Divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            RGBCntrl_i/Clock_Divider_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.797ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          0.578     0.797    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y112       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDRE (Prop_fdre_C_Q)         0.141     0.938 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[6]/Q
                         net (fo=3, routed)           0.122     1.059    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[6]
    SLICE_X113Y112       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.170 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.170    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[4]_i_1_n_5
    SLICE_X113Y112       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          0.668     1.075    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y112       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[6]/C
                         clock pessimism             -0.278     0.797    
    SLICE_X113Y112       FDRE (Hold_fdre_C_D)         0.105     0.902    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 RGBCntrl_i/Clock_Divider_0/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            RGBCntrl_i/Clock_Divider_0/inst/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.068ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          0.572     0.790    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y114       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.141     0.931 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[14]/Q
                         net (fo=3, routed)           0.122     1.053    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[14]
    SLICE_X113Y114       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.164 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.164    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[12]_i_1_n_5
    SLICE_X113Y114       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          0.662     1.068    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y114       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[14]/C
                         clock pessimism             -0.278     0.790    
    SLICE_X113Y114       FDRE (Hold_fdre_C_D)         0.105     0.895    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 RGBCntrl_i/Clock_Divider_0/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            RGBCntrl_i/Clock_Divider_0/inst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.356%)  route 0.126ns (33.644%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.010ns
    Source Clock Delay      (SCD):    0.740ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          0.521     0.740    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y113       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y113       FDRE (Prop_fdre_C_Q)         0.141     0.881 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[11]/Q
                         net (fo=3, routed)           0.126     1.007    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[11]
    SLICE_X113Y113       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.115 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.115    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[8]_i_1_n_4
    SLICE_X113Y113       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          0.604     1.010    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y113       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[11]/C
                         clock pessimism             -0.271     0.740    
    SLICE_X113Y113       FDRE (Hold_fdre_C_D)         0.105     0.845    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 RGBCntrl_i/Clock_Divider_0/inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            RGBCntrl_i/Clock_Divider_0/inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.249ns (66.208%)  route 0.127ns (33.792%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.014ns
    Source Clock Delay      (SCD):    0.746ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          0.527     0.746    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y116       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDRE (Prop_fdre_C_Q)         0.141     0.887 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[23]/Q
                         net (fo=3, routed)           0.127     1.014    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[23]
    SLICE_X113Y116       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.122 r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.122    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[20]_i_1_n_4
    SLICE_X113Y116       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_I_IBUF_inst/O
                         net (fo=28, routed)          0.607     1.014    RGBCntrl_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y116       FDRE                                         r  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[23]/C
                         clock pessimism             -0.268     0.746    
    SLICE_X113Y116       FDRE (Hold_fdre_C_D)         0.105     0.851    RGBCntrl_i/Clock_Divider_0/inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         8.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y116  RGBCntrl_i/Clock_Divider_0/inst/CLK_O_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y111  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y113  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y113  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y114  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y114  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y114  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y114  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y115  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y115  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X112Y116  RGBCntrl_i/Clock_Divider_0/inst/CLK_O_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X112Y116  RGBCntrl_i/Clock_Divider_0/inst/CLK_O_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X113Y111  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X113Y111  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X113Y113  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X113Y113  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X113Y113  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X113Y113  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X113Y114  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X113Y114  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y116  RGBCntrl_i/Clock_Divider_0/inst/CLK_O_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y116  RGBCntrl_i/Clock_Divider_0/inst/CLK_O_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y111  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y111  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y113  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y113  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y113  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y113  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y114  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y114  RGBCntrl_i/Clock_Divider_0/inst/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGBCntrl_i/RGBController_1/inst/RGB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RGB1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.877ns  (logic 4.018ns (58.427%)  route 2.859ns (41.573%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE                         0.000     0.000 r  RGBCntrl_i/RGBController_1/inst/RGB_reg[0]/C
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  RGBCntrl_i/RGBController_1/inst/RGB_reg[0]/Q
                         net (fo=4, routed)           2.859     3.377    RGB1_OBUF[0]
    G14                  OBUF (Prop_obuf_I_O)         3.500     6.877 r  RGB1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.877    RGB1[0]
    G14                                                               r  RGB1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGBCntrl_i/RGBController_1/inst/RGB_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RGB1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.364ns  (logic 4.233ns (66.515%)  route 2.131ns (33.485%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE                         0.000     0.000 r  RGBCntrl_i/RGBController_1/inst/RGB_reg[2]/C
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.478     0.478 r  RGBCntrl_i/RGBController_1/inst/RGB_reg[2]/Q
                         net (fo=3, routed)           2.131     2.609    RGB1_OBUF[2]
    M15                  OBUF (Prop_obuf_I_O)         3.755     6.364 r  RGB1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.364    RGB1[2]
    M15                                                               r  RGB1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGBCntrl_i/RGBController_0/inst/RGB_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RGB0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.309ns  (logic 4.224ns (66.950%)  route 2.085ns (33.050%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE                         0.000     0.000 r  RGBCntrl_i/RGBController_0/inst/RGB_reg[2]/C
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.478     0.478 r  RGBCntrl_i/RGBController_0/inst/RGB_reg[2]/Q
                         net (fo=3, routed)           2.085     2.563    RGB0_OBUF[2]
    N15                  OBUF (Prop_obuf_I_O)         3.746     6.309 r  RGB0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.309    RGB0[2]
    N15                                                               r  RGB0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGBCntrl_i/RGBController_1/inst/RGB_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RGB1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.199ns  (logic 4.113ns (66.358%)  route 2.085ns (33.642%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE                         0.000     0.000 r  RGBCntrl_i/RGBController_1/inst/RGB_reg[1]/C
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  RGBCntrl_i/RGBController_1/inst/RGB_reg[1]/Q
                         net (fo=4, routed)           2.085     2.603    RGB1_OBUF[1]
    L14                  OBUF (Prop_obuf_I_O)         3.595     6.199 r  RGB1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.199    RGB1[1]
    L14                                                               r  RGB1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGBCntrl_i/RGBController_0/inst/RGB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RGB0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.174ns  (logic 4.090ns (66.244%)  route 2.084ns (33.756%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE                         0.000     0.000 r  RGBCntrl_i/RGBController_0/inst/RGB_reg[0]/C
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  RGBCntrl_i/RGBController_0/inst/RGB_reg[0]/Q
                         net (fo=4, routed)           2.084     2.602    RGB0_OBUF[0]
    L15                  OBUF (Prop_obuf_I_O)         3.572     6.174 r  RGB0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.174    RGB0[0]
    L15                                                               r  RGB0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGBCntrl_i/RGBController_0/inst/RGB_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RGB0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.721ns  (logic 4.031ns (70.459%)  route 1.690ns (29.541%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE                         0.000     0.000 r  RGBCntrl_i/RGBController_0/inst/RGB_reg[1]/C
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  RGBCntrl_i/RGBController_0/inst/RGB_reg[1]/Q
                         net (fo=4, routed)           1.690     2.208    RGB0_OBUF[1]
    G17                  OBUF (Prop_obuf_I_O)         3.513     5.721 r  RGB0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.721    RGB0[1]
    G17                                                               r  RGB0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            RGBCntrl_i/RGBController_1/inst/RGB_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.690ns  (logic 1.657ns (44.892%)  route 2.034ns (55.108%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  SW1_IBUF_inst/O
                         net (fo=3, routed)           2.034     3.566    RGBCntrl_i/RGBController_1/inst/SW
    SLICE_X112Y117       LUT3 (Prop_lut3_I0_O)        0.124     3.690 r  RGBCntrl_i/RGBController_1/inst/RGB[1]_i_1/O
                         net (fo=1, routed)           0.000     3.690    RGBCntrl_i/RGBController_1/inst/RGB[1]_i_1_n_0
    SLICE_X112Y117       FDRE                                         r  RGBCntrl_i/RGBController_1/inst/RGB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            RGBCntrl_i/RGBController_1/inst/RGB_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.590ns  (logic 1.657ns (46.145%)  route 1.933ns (53.855%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  SW1_IBUF_inst/O
                         net (fo=3, routed)           1.933     3.466    RGBCntrl_i/RGBController_1/inst/SW
    SLICE_X112Y117       LUT4 (Prop_lut4_I0_O)        0.124     3.590 r  RGBCntrl_i/RGBController_1/inst/RGB[0]_i_1/O
                         net (fo=1, routed)           0.000     3.590    RGBCntrl_i/RGBController_1/inst/RGB[0]_i_1_n_0
    SLICE_X112Y117       FDRE                                         r  RGBCntrl_i/RGBController_1/inst/RGB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            RGBCntrl_i/RGBController_1/inst/RGB_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.583ns  (logic 1.650ns (46.039%)  route 1.933ns (53.961%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  SW1_IBUF_inst/O
                         net (fo=3, routed)           1.933     3.466    RGBCntrl_i/RGBController_1/inst/SW
    SLICE_X112Y117       LUT4 (Prop_lut4_I0_O)        0.117     3.583 r  RGBCntrl_i/RGBController_1/inst/RGB[2]_i_1/O
                         net (fo=1, routed)           0.000     3.583    RGBCntrl_i/RGBController_1/inst/RGB[2]_i_1_n_0
    SLICE_X112Y117       FDRE                                         r  RGBCntrl_i/RGBController_1/inst/RGB_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            RGBCntrl_i/RGBController_0/inst/RGB_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.293ns  (logic 1.666ns (50.604%)  route 1.627ns (49.396%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW0_IBUF_inst/O
                         net (fo=3, routed)           1.627     3.169    RGBCntrl_i/RGBController_0/inst/SW
    SLICE_X112Y117       LUT3 (Prop_lut3_I0_O)        0.124     3.293 r  RGBCntrl_i/RGBController_0/inst/RGB[1]_i_1/O
                         net (fo=1, routed)           0.000     3.293    RGBCntrl_i/RGBController_0/inst/RGB[1]_i_1_n_0
    SLICE_X112Y117       FDRE                                         r  RGBCntrl_i/RGBController_0/inst/RGB_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGBCntrl_i/RGBController_1/inst/RGB_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RGBCntrl_i/RGBController_1/inst/RGB_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.209ns (56.247%)  route 0.163ns (43.753%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE                         0.000     0.000 r  RGBCntrl_i/RGBController_1/inst/RGB_reg[1]/C
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  RGBCntrl_i/RGBController_1/inst/RGB_reg[1]/Q
                         net (fo=4, routed)           0.163     0.327    RGBCntrl_i/RGBController_1/inst/RGB[0]
    SLICE_X112Y117       LUT3 (Prop_lut3_I2_O)        0.045     0.372 r  RGBCntrl_i/RGBController_1/inst/RGB[1]_i_1/O
                         net (fo=1, routed)           0.000     0.372    RGBCntrl_i/RGBController_1/inst/RGB[1]_i_1_n_0
    SLICE_X112Y117       FDRE                                         r  RGBCntrl_i/RGBController_1/inst/RGB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGBCntrl_i/RGBController_1/inst/RGB_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RGBCntrl_i/RGBController_1/inst/RGB_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.207ns (52.462%)  route 0.188ns (47.538%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE                         0.000     0.000 r  RGBCntrl_i/RGBController_1/inst/RGB_reg[1]/C
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  RGBCntrl_i/RGBController_1/inst/RGB_reg[1]/Q
                         net (fo=4, routed)           0.188     0.352    RGBCntrl_i/RGBController_1/inst/RGB[0]
    SLICE_X112Y117       LUT4 (Prop_lut4_I3_O)        0.043     0.395 r  RGBCntrl_i/RGBController_1/inst/RGB[2]_i_1/O
                         net (fo=1, routed)           0.000     0.395    RGBCntrl_i/RGBController_1/inst/RGB[2]_i_1_n_0
    SLICE_X112Y117       FDRE                                         r  RGBCntrl_i/RGBController_1/inst/RGB_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGBCntrl_i/RGBController_0/inst/RGB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RGBCntrl_i/RGBController_0/inst/RGB_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.207ns (52.329%)  route 0.189ns (47.671%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE                         0.000     0.000 r  RGBCntrl_i/RGBController_0/inst/RGB_reg[0]/C
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  RGBCntrl_i/RGBController_0/inst/RGB_reg[0]/Q
                         net (fo=4, routed)           0.189     0.353    RGBCntrl_i/RGBController_0/inst/RGB_reg[0]_0
    SLICE_X112Y117       LUT4 (Prop_lut4_I1_O)        0.043     0.396 r  RGBCntrl_i/RGBController_0/inst/RGB[2]_i_1/O
                         net (fo=1, routed)           0.000     0.396    RGBCntrl_i/RGBController_0/inst/RGB[2]_i_1_n_0
    SLICE_X112Y117       FDRE                                         r  RGBCntrl_i/RGBController_0/inst/RGB_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGBCntrl_i/RGBController_1/inst/RGB_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RGBCntrl_i/RGBController_1/inst/RGB_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.209ns (52.701%)  route 0.188ns (47.299%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE                         0.000     0.000 r  RGBCntrl_i/RGBController_1/inst/RGB_reg[1]/C
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  RGBCntrl_i/RGBController_1/inst/RGB_reg[1]/Q
                         net (fo=4, routed)           0.188     0.352    RGBCntrl_i/RGBController_1/inst/RGB[0]
    SLICE_X112Y117       LUT4 (Prop_lut4_I3_O)        0.045     0.397 r  RGBCntrl_i/RGBController_1/inst/RGB[0]_i_1/O
                         net (fo=1, routed)           0.000     0.397    RGBCntrl_i/RGBController_1/inst/RGB[0]_i_1_n_0
    SLICE_X112Y117       FDRE                                         r  RGBCntrl_i/RGBController_1/inst/RGB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGBCntrl_i/RGBController_0/inst/RGB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RGBCntrl_i/RGBController_0/inst/RGB_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.209ns (52.569%)  route 0.189ns (47.431%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE                         0.000     0.000 r  RGBCntrl_i/RGBController_0/inst/RGB_reg[0]/C
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  RGBCntrl_i/RGBController_0/inst/RGB_reg[0]/Q
                         net (fo=4, routed)           0.189     0.353    RGBCntrl_i/RGBController_0/inst/RGB_reg[0]_0
    SLICE_X112Y117       LUT4 (Prop_lut4_I1_O)        0.045     0.398 r  RGBCntrl_i/RGBController_0/inst/RGB[0]_i_1/O
                         net (fo=1, routed)           0.000     0.398    RGBCntrl_i/RGBController_0/inst/RGB[0]_i_1_n_0
    SLICE_X112Y117       FDRE                                         r  RGBCntrl_i/RGBController_0/inst/RGB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGBCntrl_i/RGBController_0/inst/RGB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RGBCntrl_i/RGBController_0/inst/RGB_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.209ns (52.569%)  route 0.189ns (47.431%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE                         0.000     0.000 r  RGBCntrl_i/RGBController_0/inst/RGB_reg[0]/C
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  RGBCntrl_i/RGBController_0/inst/RGB_reg[0]/Q
                         net (fo=4, routed)           0.189     0.353    RGBCntrl_i/RGBController_0/inst/RGB_reg[0]_0
    SLICE_X112Y117       LUT3 (Prop_lut3_I1_O)        0.045     0.398 r  RGBCntrl_i/RGBController_0/inst/RGB[1]_i_1/O
                         net (fo=1, routed)           0.000     0.398    RGBCntrl_i/RGBController_0/inst/RGB[1]_i_1_n_0
    SLICE_X112Y117       FDRE                                         r  RGBCntrl_i/RGBController_0/inst/RGB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGBCntrl_i/RGBController_0/inst/RGB_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RGB0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.737ns  (logic 1.378ns (79.333%)  route 0.359ns (20.667%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE                         0.000     0.000 r  RGBCntrl_i/RGBController_0/inst/RGB_reg[1]/C
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  RGBCntrl_i/RGBController_0/inst/RGB_reg[1]/Q
                         net (fo=4, routed)           0.359     0.523    RGB0_OBUF[1]
    G17                  OBUF (Prop_obuf_I_O)         1.214     1.737 r  RGB0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.737    RGB0[1]
    G17                                                               r  RGB0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGBCntrl_i/RGBController_0/inst/RGB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RGB0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.437ns (73.304%)  route 0.523ns (26.696%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE                         0.000     0.000 r  RGBCntrl_i/RGBController_0/inst/RGB_reg[0]/C
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  RGBCntrl_i/RGBController_0/inst/RGB_reg[0]/Q
                         net (fo=4, routed)           0.523     0.687    RGB0_OBUF[0]
    L15                  OBUF (Prop_obuf_I_O)         1.273     1.960 r  RGB0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.960    RGB0[0]
    L15                                                               r  RGB0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGBCntrl_i/RGBController_1/inst/RGB_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RGB1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.460ns (73.607%)  route 0.523ns (26.393%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE                         0.000     0.000 r  RGBCntrl_i/RGBController_1/inst/RGB_reg[1]/C
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  RGBCntrl_i/RGBController_1/inst/RGB_reg[1]/Q
                         net (fo=4, routed)           0.523     0.687    RGB1_OBUF[1]
    L14                  OBUF (Prop_obuf_I_O)         1.296     1.983 r  RGB1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.983    RGB1[1]
    L14                                                               r  RGB1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGBCntrl_i/RGBController_0/inst/RGB_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RGB0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.476ns (73.873%)  route 0.522ns (26.127%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE                         0.000     0.000 r  RGBCntrl_i/RGBController_0/inst/RGB_reg[2]/C
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.148     0.148 r  RGBCntrl_i/RGBController_0/inst/RGB_reg[2]/Q
                         net (fo=3, routed)           0.522     0.670    RGB0_OBUF[2]
    N15                  OBUF (Prop_obuf_I_O)         1.328     1.999 r  RGB0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.999    RGB0[2]
    N15                                                               r  RGB0[2] (OUT)
  -------------------------------------------------------------------    -------------------





