{"comelab":{"timestamp_begin":1745781602.505263590, "rt":7.79, "ut":0.97, "st":4.80}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745781601.930949093}
{"VCS_COMP_START_TIME": 1745781601.930949093}
{"VCS_COMP_END_TIME": 1745781610.367513010}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all +lint=noVCDE +warn=all -timescale=1ns/1ps -nc I2C_test"}
