No logfile was found.

Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	/home/christoph/Documents/reconos_zynq/reconos_zynq/designs/microblaze_linux_ml605_minimal_14.7/etc/system.filters
Done writing Tab View settings to:
	/home/christoph/Documents/reconos_zynq/reconos_zynq/designs/microblaze_linux_ml605_minimal_14.7/etc/system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_INTERFACE value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 372 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_sys - tcl is overriding
   PARAMETER C_BASEFAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_mem - tcl is overriding
   PARAMETER C_BASEFAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_v6_ddrx, INSTANCE:DDR3_SDRAM - tcl is overriding
   PARAMETER C_IODELAY_GRP value to DDR3_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_06_
   a/data/axi_v6_ddrx_v2_1_0.mpd line 87 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x20000000-0x3fffffff) DDR3_SDRAM	axi_mem
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_sys
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi_sys
  (0x41200000-0x4120ffff) microblaze_0_intc	axi_sys
  (0x41400000-0x4140ffff) debug_module	axi_sys
  (0x41c00000-0x41c0ffff) axi_timer_0	axi_sys
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. -
   /home/christoph/Documents/reconos_zynq/reconos_zynq/designs/microblaze_linux_
   ml605_minimal_14.7/system.mhs line 241
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

XPS% =====================
Opened log file
=====================
Created pcores directory
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_INTERFACE value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 372 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_sys - tcl is overriding
   PARAMETER C_BASEFAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_mem - tcl is overriding
   PARAMETER C_BASEFAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_v6_ddrx, INSTANCE:DDR3_SDRAM - tcl is overriding
   PARAMETER C_IODELAY_GRP value to DDR3_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_06_
   a/data/axi_v6_ddrx_v2_1_0.mpd line 87 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x20000000-0x3fffffff) DDR3_SDRAM	axi_mem
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_sys
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi_sys
  (0x41200000-0x4120ffff) microblaze_0_intc	axi_sys
  (0x41400000-0x4140ffff) debug_module	axi_sys
  (0x41c00000-0x41c0ffff) axi_timer_0	axi_sys
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. -
   /home/christoph/Documents/reconos_zynq/reconos_zynq/designs/microblaze_linux_
   ml605_minimal_14.7/system.mhs line 241
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

XPS% =====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_INTERFACE value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 372 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_sys - tcl is overriding
   PARAMETER C_BASEFAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_mem - tcl is overriding
   PARAMETER C_BASEFAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_v6_ddrx, INSTANCE:DDR3_SDRAM - tcl is overriding
   PARAMETER C_IODELAY_GRP value to DDR3_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_06_
   a/data/axi_v6_ddrx_v2_1_0.mpd line 87 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x20000000-0x3fffffff) DDR3_SDRAM	axi_mem
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_sys
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi_sys
  (0x41200000-0x4120ffff) microblaze_0_intc	axi_sys
  (0x41400000-0x4140ffff) debug_module	axi_sys
  (0x41c00000-0x41c0ffff) axi_timer_0	axi_sys
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. -
   /home/christoph/Documents/reconos_zynq/reconos_zynq/designs/microblaze_linux_
   ml605_minimal_14.7/system.mhs line 241
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

XPS% Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/home/christoph/Documents/reconos_zynq/reconos_zynq/designs/microblaze_linux_ml605_minimal_14.7/etc/system.filters
Done writing Tab View settings to:
	/home/christoph/Documents/reconos_zynq/reconos_zynq/designs/microblaze_linux_ml605_minimal_14.7/etc/system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_INTERFACE value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 372 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_sys - tcl is overriding
   PARAMETER C_BASEFAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_mem - tcl is overriding
   PARAMETER C_BASEFAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_v6_ddrx, INSTANCE:DDR3_SDRAM - tcl is overriding
   PARAMETER C_IODELAY_GRP value to DDR3_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_06_
   a/data/axi_v6_ddrx_v2_1_0.mpd line 87 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x20000000-0x3fffffff) DDR3_SDRAM	axi_mem
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_sys
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi_sys
  (0x41200000-0x4120ffff) microblaze_0_intc	axi_sys
  (0x41400000-0x4140ffff) debug_module	axi_sys
  (0x41c00000-0x41c0ffff) axi_timer_0	axi_sys
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. -
   /home/christoph/Documents/reconos_zynq/reconos_zynq/designs/microblaze_linux_
   ml605_minimal_14.7/system.mhs line 241
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

XPS% 