begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (C) 2003  * 	Hidetoshi Shimokawa. All rights reserved.  *   * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  * 3. All advertising materials mentioning features or use of this software  *    must display the following acknowledgement:  *  *	This product includes software developed by Hidetoshi Shimokawa.  *  * 4. Neither the name of the author nor the names of its contributors  *    may be used to endorse or promote products derived from this software  *    without specific prior written permission.  *   * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  *   * $FreeBSD$  */
end_comment

begin_comment
comment|/*  * IEEE 1394a  * Figure 5B - 1  */
end_comment

begin_struct
struct|struct
name|phyreg_base
block|{
if|#
directive|if
name|BYTE_ORDER
operator|==
name|BIG_ENDIAN
name|uint8_t
name|phy_id
range|:
literal|6
decl_stmt|,
name|r
range|:
literal|1
decl_stmt|,
name|cps
range|:
literal|1
decl_stmt|;
name|uint8_t
name|rhb
range|:
literal|1
decl_stmt|,
name|ibr
range|:
literal|1
decl_stmt|,
name|gap_count
range|:
literal|6
decl_stmt|;
name|uint8_t
name|extended
range|:
literal|3
decl_stmt|,
name|num_ports
range|:
literal|5
decl_stmt|;
name|uint8_t
name|phy_speed
range|:
literal|3
decl_stmt|,
range|:
literal|1
decl_stmt|,
name|delay
range|:
literal|4
decl_stmt|;
name|uint8_t
name|lctrl
range|:
literal|1
decl_stmt|,
name|c
range|:
literal|1
decl_stmt|,
name|jitter
range|:
literal|3
decl_stmt|,
name|pwr_class
range|:
literal|3
decl_stmt|;
name|uint8_t
name|wdie
range|:
literal|1
decl_stmt|,
name|isbr
range|:
literal|1
decl_stmt|,
name|ctoi
range|:
literal|1
decl_stmt|,
name|cpsi
range|:
literal|1
decl_stmt|,
name|stoi
range|:
literal|1
decl_stmt|,
name|pei
range|:
literal|1
decl_stmt|,
name|eaa
range|:
literal|1
decl_stmt|,
name|emc
range|:
literal|1
decl_stmt|;
name|uint8_t
name|legacy_spd
range|:
literal|3
decl_stmt|,
name|blink
range|:
literal|1
decl_stmt|,
name|bridge
range|:
literal|2
decl_stmt|,
range|:
literal|2
decl_stmt|;
name|uint8_t
name|page_select
range|:
literal|3
decl_stmt|,
range|:
literal|1
decl_stmt|,
name|port_select
range|:
literal|4
decl_stmt|;
else|#
directive|else
name|uint8_t
name|cps
range|:
literal|1
decl_stmt|,
name|r
range|:
literal|1
decl_stmt|,
name|phy_id
range|:
literal|6
decl_stmt|;
name|uint8_t
name|gap_count
range|:
literal|6
decl_stmt|,
name|ibr
range|:
literal|1
decl_stmt|,
name|rhb
range|:
literal|1
decl_stmt|;
name|uint8_t
name|num_ports
range|:
literal|5
decl_stmt|,
name|extended
range|:
literal|3
decl_stmt|;
name|uint8_t
name|delay
range|:
literal|4
decl_stmt|,
range|:
literal|1
decl_stmt|,
name|phy_speed
range|:
literal|3
decl_stmt|;
name|uint8_t
name|pwr_class
range|:
literal|3
decl_stmt|,
name|jitter
range|:
literal|3
decl_stmt|,
name|c
range|:
literal|1
decl_stmt|,
name|lctrl
range|:
literal|1
decl_stmt|;
name|uint8_t
name|emc
range|:
literal|1
decl_stmt|,
name|eaa
range|:
literal|1
decl_stmt|,
name|pei
range|:
literal|1
decl_stmt|,
name|stoi
range|:
literal|1
decl_stmt|,
name|cpsi
range|:
literal|1
decl_stmt|,
name|ctoi
range|:
literal|1
decl_stmt|,
name|isbr
range|:
literal|1
decl_stmt|,
name|wdie
range|:
literal|1
decl_stmt|;
name|uint8_t
label|:
literal|2
operator|,
name|bridge
operator|:
literal|2
operator|,
name|blink
operator|:
literal|1
operator|,
name|legacy_spd
operator|:
literal|3
expr_stmt|;
name|uint8_t
name|port_select
range|:
literal|4
decl_stmt|,
range|:
literal|1
decl_stmt|,
name|page_select
range|:
literal|3
decl_stmt|;
endif|#
directive|endif
block|}
struct|;
end_struct

begin_comment
comment|/*  * IEEE 1394a  * Figure 5B - 2  */
end_comment

begin_struct
struct|struct
name|phyreg_page0
block|{
if|#
directive|if
name|BYTE_ORDER
operator|==
name|BIG_ENDIAN
name|uint8_t
name|astat
range|:
literal|2
decl_stmt|,
name|bstat
range|:
literal|2
decl_stmt|,
name|ch
range|:
literal|1
decl_stmt|,
name|con
range|:
literal|1
decl_stmt|,
name|rxok
range|:
literal|1
decl_stmt|,
name|dis
range|:
literal|1
decl_stmt|;
name|uint8_t
name|negotiated_speed
range|:
literal|3
decl_stmt|,
name|pie
range|:
literal|1
decl_stmt|,
name|fault
range|:
literal|1
decl_stmt|,
name|stanby_fault
range|:
literal|1
decl_stmt|,
name|disscrm
range|:
literal|1
decl_stmt|,
name|b_only
range|:
literal|1
decl_stmt|;
name|uint8_t
name|dc_connected
range|:
literal|1
decl_stmt|,
name|max_port_speed
range|:
literal|3
decl_stmt|,
name|lpp
range|:
literal|1
decl_stmt|,
name|cable_speed
range|:
literal|3
decl_stmt|;
name|uint8_t
name|connection_unreliable
range|:
literal|1
decl_stmt|,
range|:
literal|3
decl_stmt|,
name|beta_mode
range|:
literal|1
decl_stmt|,
range|:
literal|3
decl_stmt|;
name|uint8_t
name|port_error
decl_stmt|;
name|uint8_t
label|:
literal|5
operator|,
name|loop_disable
operator|:
literal|1
operator|,
name|in_standby
operator|:
literal|1
operator|,
name|hard_disable
operator|:
literal|1
expr_stmt|;
name|uint8_t
label|:
literal|8
expr_stmt|;
name|uint8_t
label|:
literal|8
expr_stmt|;
else|#
directive|else
name|uint8_t
name|dis
range|:
literal|1
decl_stmt|,
name|rxok
range|:
literal|1
decl_stmt|,
name|con
range|:
literal|1
decl_stmt|,
name|ch
range|:
literal|1
decl_stmt|,
name|bstat
range|:
literal|2
decl_stmt|,
name|astat
range|:
literal|2
decl_stmt|;
name|uint8_t
name|b_only
range|:
literal|1
decl_stmt|,
name|disscrm
range|:
literal|1
decl_stmt|,
name|stanby_fault
range|:
literal|1
decl_stmt|,
name|fault
range|:
literal|1
decl_stmt|,
name|pie
range|:
literal|1
decl_stmt|,
name|negotiated_speed
range|:
literal|3
decl_stmt|;
name|uint8_t
name|cable_speed
range|:
literal|3
decl_stmt|,
name|lpp
range|:
literal|1
decl_stmt|,
name|max_port_speed
range|:
literal|3
decl_stmt|,
name|dc_connected
range|:
literal|1
decl_stmt|;
name|uint8_t
label|:
literal|3
operator|,
name|beta_mode
operator|:
literal|1
operator|,
operator|:
literal|3
operator|,
name|connection_unreliable
operator|:
literal|1
expr_stmt|;
name|uint8_t
name|port_error
decl_stmt|;
name|uint8_t
name|hard_disable
range|:
literal|1
decl_stmt|,
name|in_standby
range|:
literal|1
decl_stmt|,
name|loop_disable
range|:
literal|1
decl_stmt|,
range|:
literal|5
decl_stmt|;
name|uint8_t
label|:
literal|8
expr_stmt|;
name|uint8_t
label|:
literal|8
expr_stmt|;
endif|#
directive|endif
block|}
struct|;
end_struct

begin_comment
comment|/*   * IEEE 1394a  * Figure 5B - 3  */
end_comment

begin_struct
struct|struct
name|phyreg_page1
block|{
name|uint8_t
name|compliance
decl_stmt|;
name|uint8_t
label|:
literal|8
expr_stmt|;
name|uint8_t
name|vendor_id
index|[
literal|3
index|]
decl_stmt|;
name|uint8_t
name|product_id
index|[
literal|3
index|]
decl_stmt|;
block|}
struct|;
end_struct

end_unit

