// Seed: 3148995728
module module_0 (
    output id_0,
    output logic id_1,
    output id_2
);
  reg id_4, id_5;
  always @(posedge 1)
    if (id_4(id_5 - 1)) id_4 = id_4;
    else id_2 <= id_5;
endmodule
