 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -capacitance
Design : s1238
Version: M-2016.12-SP1
Date   : Mon Mar  6 15:57:10 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_12/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                               0.00       0.00
  clock network delay (ideal)                                  0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)                        0.10      0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                          0.04      0.19       0.59 r
  G30 (net)                      4         1.89                0.00       0.59 r
  U503/A2 (AND2X1_RVT)                               0.04      0.24       0.83 r
  U503/Y (AND2X1_RVT)                                0.02      0.06       0.89 r
  n363 (net)                     1         0.46                0.00       0.89 r
  U500/A1 (NAND2X0_RVT)                              0.02      0.01       0.90 r
  U500/Y (NAND2X0_RVT)                               0.05      0.04       0.94 f
  n362 (net)                     3         1.24                0.00       0.94 f
  U452/A2 (AO21X1_RVT)                               0.05      0.11       1.05 f
  U452/Y (AO21X1_RVT)                                0.02      0.09       1.14 f
  n332 (net)                     1         0.45                0.00       1.14 f
  U451/A1 (NAND2X0_RVT)                              0.02      0.01       1.15 f
  U451/Y (NAND2X0_RVT)                               0.05      0.04       1.19 r
  n383 (net)                     2         1.00                0.00       1.19 r
  U487/A1 (AND3X1_RVT)                               0.05      0.06       1.25 r
  U487/Y (AND3X1_RVT)                                0.03      0.07       1.32 r
  n541 (net)                     2         0.94                0.00       1.32 r
  U558/A1 (NAND2X0_RVT)                              0.03      0.05       1.37 r
  U558/Y (NAND2X0_RVT)                               0.08      0.07       1.44 f
  n508 (net)                     5         2.65                0.00       1.44 f
  U324/A (INVX1_RVT)                                 0.08      0.45       1.89 f
  U324/Y (INVX1_RVT)                                 0.04      0.05       1.93 r
  n450 (net)                     2         1.05                0.00       1.93 r
  U446/A (NBUFFX2_RVT)                               0.04      0.06       1.99 r
  U446/Y (NBUFFX2_RVT)                               0.02      0.05       2.05 r
  n328 (net)                     3         1.43                0.00       2.05 r
  U574/A4 (AO22X1_RVT)                               0.02      0.13       2.17 r
  U574/Y (AO22X1_RVT)                                0.03      0.07       2.24 r
  n441 (net)                     1         0.48                0.00       2.24 r
  U339/A3 (NAND3X0_RVT)                              0.03      0.01       2.25 r
  U339/Y (NAND3X0_RVT)                               0.07      0.06       2.31 f
  n591 (net)                     2         0.99                0.00       2.31 f
  U575/A2 (AND2X1_RVT)                               0.07      0.05       2.37 f
  U575/Y (AND2X1_RVT)                                0.02      0.08       2.44 f
  n595 (net)                     1         0.69                0.00       2.44 f
  DFF_12/q_reg/RSTB (DFFSSRX1_RVT)                   0.02      0.02       2.46 f
  data arrival time                                                       2.46

  clock ideal_clock1 (rise edge)                              10.00      10.00
  clock network delay (ideal)                                  0.40      10.40
  clock uncertainty                                           -0.05      10.35
  DFF_12/q_reg/CLK (DFFSSRX1_RVT)                              0.00      10.35 r
  library setup time                                          -0.08      10.27
  data required time                                                     10.27
  -------------------------------------------------------------------------------
  data required time                                                     10.27
  data arrival time                                                      -2.46
  -------------------------------------------------------------------------------
  slack (MET)                                                             7.81


1
