<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_fctrl</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_fctrl'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_fctrl')">ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_fctrl</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.68</td>
<td class="s8 cl rt"><a href="mod2106.html#Line" > 84.85</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2106.html#Toggle" >  9.52</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2106.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_ctrl.sv')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_ctrl.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2106.html#inst_tag_149027"  onclick="showContent('inst_tag_149027')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_fctrl</a></td>
<td class="s5 cl rt"> 53.68</td>
<td class="s8 cl rt"><a href="mod2106.html#Line" > 84.85</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2106.html#Toggle" >  9.52</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2106.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_fctrl'>
<hr>
<a name="inst_tag_149027"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy58.html#tag_urg_inst_149027" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_fctrl</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.68</td>
<td class="s8 cl rt"><a href="mod2106.html#Line" > 84.85</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2106.html#Toggle" >  9.52</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2106.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.06</td>
<td class="s8 cl rt"> 84.85</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.65</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  3.41</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.41</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod3450.html#inst_tag_256983" >vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod768_2.html#inst_tag_33507" id="tag_urg_inst_33507">U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_bistepip_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod768_2.html#inst_tag_33505" id="tag_urg_inst_33505">U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_errmask_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod768_2.html#inst_tag_33506" id="tag_urg_inst_33506">U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_wrid_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_fctrl'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2106.html" >ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_fctrl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>33</td><td>28</td><td>84.85</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1048</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1059</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>1067</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1080</td><td>13</td><td>13</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1102</td><td>7</td><td>7</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
1047                      begin
1048       1/1              if (clr_mem_err_mask_reg)
1049       <font color = "red">0/1     ==>        mem_err_mask_nxt = {2'b00}; </font>
1050       1/1              else if (se_mem_err_mask_reg)
1051       <font color = "red">0/1     ==>        mem_err_mask_nxt = {mem_err_mask_buf_r[0], int_wr_si};</font>
1052                        else
1053       1/1                mem_err_mask_nxt = mem_err_mask_buf_r;
1054                      end
1055                    
1056                    
1057                    always_comb
1058                      begin
1059       1/1              if (clr_err_reg | bira_mode_r | !biste_pip_buf_r)
1060       1/1                sticky_nxt = 1'b0;
1061                        else
1062       1/1                sticky_nxt = 1'b1;
1063                      end
1064                    
1065                    always_comb
1066                      begin
1067       1/1              if (sel_chain_r == WR_ID_SEL)
1068                          begin
1069       <font color = "red">0/1     ==>          if (int_wr_se)</font>
1070       <font color = "red">0/1     ==>            wr_id_nxt = {wr_id_buf_r[6:0], int_wr_si};</font>
1071                            else
1072       <font color = "red">0/1     ==>            wr_id_nxt = wr_id_buf_r;</font>
1073                          end
1074                        else
1075       1/1                wr_id_nxt = 8'd36;
1076                      end
1077                    
1078                    always_ff @(posedge tclk_sms or negedge rst_sms)
1079                      begin
1080       1/1              if (!rst_sms)
1081                          begin
1082       1/1                  sticky_r          &lt;=  1'b0;
1083       1/1                  sticky_p0_r    &lt;=  1'b0;
1084       1/1                  sticky_p1_r    &lt;=  1'b0;
1085       1/1                  clr_err_reg_p0_r  &lt;=  1'b0;
1086       1/1                  clr_err_reg_p1_r  &lt;=  1'b0;
1087       1/1                  bira_mode_r       &lt;=  1'b0;
1088                          end
1089                        else
1090                          begin
1091       1/1                  sticky_r        &lt;=  sticky_nxt;
1092       1/1                  sticky_p0_r     &lt;=  sticky_r;
1093       1/1                  sticky_p1_r  &lt;=  sticky_p0_r;
1094       1/1                  clr_err_reg_p0_r    &lt;=  clr_err_reg;
1095       1/1                  clr_err_reg_p1_r &lt;=  clr_err_reg_p0_r;
1096       1/1                  bira_mode_r     &lt;=  bira_mode_nxt;
1097                          end
1098                      end
1099                    
1100                    always_ff @(posedge tclk_sms or negedge rst_sms)
1101                      begin
1102       1/1              if (!rst_sms)
1103                          begin
1104       1/1                  mem_err_mask_r  &lt;=  {2'b00}; 
1105       1/1                  wr_id_r         &lt;=  8'd36;
1106       1/1                  biste_pip_r     &lt;=  1'b0;
1107                          end
1108                        else
1109                          begin
1110       1/1                  mem_err_mask_r  &lt;=  mem_err_mask_nxt;
1111       1/1                  wr_id_r         &lt;=  wr_id_nxt;
1112       1/1                  biste_pip_r     &lt;=  biste_r;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2106.html" >ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_fctrl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">42</td>
<td class="rt">4</td>
<td class="rt">9.52  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">21</td>
<td class="rt">2</td>
<td class="rt">9.52  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">21</td>
<td class="rt">2</td>
<td class="rt">9.52  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">42</td>
<td class="rt">4</td>
<td class="rt">9.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">21</td>
<td class="rt">2</td>
<td class="rt">9.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">21</td>
<td class="rt">2</td>
<td class="rt">9.52  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sel_chain_r[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_wr_si</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_wr_se</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clr_err_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>byp_err_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wm_se_err_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bist_err_se</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full_diag_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>diag_bypass_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fbist_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sticky</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_clr_err_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dis_wrp_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dis_data_capt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>so_id_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2106.html" >ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_fctrl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">8</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">1048</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1059</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">1067</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1080</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1102</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1048           if (clr_mem_err_mask_reg)
               <font color = "red">-1-</font>  
1049             mem_err_mask_nxt = {2'b00}; 
           <font color = "red">      ==></font>
1050           else if (se_mem_err_mask_reg)
                    <font color = "red">-2-</font>  
1051             mem_err_mask_nxt = {mem_err_mask_buf_r[0], int_wr_si};
           <font color = "red">      ==></font>
1052           else
1053             mem_err_mask_nxt = mem_err_mask_buf_r;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1059           if (clr_err_reg | bira_mode_r | !biste_pip_buf_r)
               <font color = "green">-1-</font>  
1060             sticky_nxt = 1'b0;
           <font color = "green">      ==></font>
1061           else
1062             sticky_nxt = 1'b1;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1067           if (sel_chain_r == WR_ID_SEL)
               <font color = "red">-1-</font>  
1068             begin
1069               if (int_wr_se)
                   <font color = "red">-2-</font>  
1070                 wr_id_nxt = {wr_id_buf_r[6:0], int_wr_si};
           <font color = "red">          ==></font>
1071               else
1072                 wr_id_nxt = wr_id_buf_r;
           <font color = "red">          ==></font>
1073             end
1074           else
1075             wr_id_nxt = 8'd36;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1080           if (!rst_sms)
               <font color = "green">-1-</font>  
1081             begin
1082               sticky_r          <=  1'b0;
           <font color = "green">        ==></font>
1083               sticky_p0_r    <=  1'b0;
1084               sticky_p1_r    <=  1'b0;
1085               clr_err_reg_p0_r  <=  1'b0;
1086               clr_err_reg_p1_r  <=  1'b0;
1087               bira_mode_r       <=  1'b0;
1088             end
1089           else
1090             begin
1091               sticky_r        <=  sticky_nxt;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1102           if (!rst_sms)
               <font color = "green">-1-</font>  
1103             begin
1104               mem_err_mask_r  <=  {2'b00}; 
           <font color = "green">        ==></font>
1105               wr_id_r         <=  8'd36;
1106               biste_pip_r     <=  1'b0;
1107             end
1108           else
1109             begin
1110               mem_err_mask_r  <=  mem_err_mask_nxt;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_149027">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_fctrl">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
