-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft2DKernel_fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_25_11_5_3_0_80 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_fftInData_reOrdered_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    p_fftInData_reOrdered_empty_n : IN STD_LOGIC;
    p_fftInData_reOrdered_read : OUT STD_LOGIC;
    fftOutData_local_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    fftOutData_local_full_n : IN STD_LOGIC;
    fftOutData_local_write : OUT STD_LOGIC;
    ap_ext_blocking_n : OUT STD_LOGIC;
    ap_str_blocking_n : OUT STD_LOGIC;
    ap_int_blocking_n : OUT STD_LOGIC );
end;


architecture behav of fft2DKernel_fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_25_11_5_3_0_80 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_55 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010101";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_75 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110101";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_95 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010101";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_B5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110101";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_D5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010101";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_F5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv30_1 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv39_0 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln151_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal tmp_nbreadreq_fu_98_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6 : BOOLEAN;
    signal tmp_reg_747 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_747_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state9_pp0_stage0_iter7 : BOOLEAN;
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal twiddleObj_twiddleTable_M_imag_V_2_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal twiddleObj_twiddleTable_M_imag_V_2_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal twiddleObj_twiddleTable_M_imag_V_2_q2 : STD_LOGIC_VECTOR (17 downto 0);
    signal twiddleObj_twiddleTable_M_imag_V_2_q3 : STD_LOGIC_VECTOR (17 downto 0);
    signal twiddleObj_twiddleTable_M_imag_V_2_q4 : STD_LOGIC_VECTOR (17 downto 0);
    signal twiddleObj_twiddleTable_M_imag_V_2_q5 : STD_LOGIC_VECTOR (17 downto 0);
    signal twiddleObj_twiddleTable_M_imag_V_2_q6 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_fftInData_reOrdered_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal fftOutData_local_blk_n : STD_LOGIC;
    signal k1_reg_134 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_747_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_747_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_747_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_747_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_747_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal X_of_ns_M_real_V_0_fu_180_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal X_of_ns_M_real_V_0_reg_751 : STD_LOGIC_VECTOR (21 downto 0);
    signal X_of_ns_M_imag_V_0_reg_756 : STD_LOGIC_VECTOR (21 downto 0);
    signal X_of_ns_M_real_V_1_reg_761 : STD_LOGIC_VECTOR (21 downto 0);
    signal X_of_ns_M_imag_V_1_reg_767 : STD_LOGIC_VECTOR (21 downto 0);
    signal X_of_ns_M_real_V_2_reg_773 : STD_LOGIC_VECTOR (21 downto 0);
    signal X_of_ns_M_imag_V_2_reg_779 : STD_LOGIC_VECTOR (21 downto 0);
    signal X_of_ns_M_real_V_3_reg_785 : STD_LOGIC_VECTOR (21 downto 0);
    signal X_of_ns_M_imag_V_3_reg_791 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln151_fu_254_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln151_reg_797 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln151_reg_797_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal k_fu_258_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_reg_802 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln151_reg_807 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_reg_807_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_reg_807_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_reg_807_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_reg_807_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_reg_807_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_reg_807_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bflyOutData_M_real_V_0_fu_347_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal bflyOutData_M_real_V_0_reg_811 : STD_LOGIC_VECTOR (23 downto 0);
    signal bflyOutData_M_imag_V_0_fu_361_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal bflyOutData_M_imag_V_0_reg_816 : STD_LOGIC_VECTOR (23 downto 0);
    signal bflyOutData_M_real_V_1_fu_513_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal bflyOutData_M_real_V_1_reg_821 : STD_LOGIC_VECTOR (23 downto 0);
    signal bflyOutData_M_imag_V_1_fu_527_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal bflyOutData_M_imag_V_1_reg_826 : STD_LOGIC_VECTOR (23 downto 0);
    signal bflyOutData_M_real_V_2_fu_602_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal bflyOutData_M_real_V_2_reg_831 : STD_LOGIC_VECTOR (23 downto 0);
    signal bflyOutData_M_imag_V_2_fu_616_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal bflyOutData_M_imag_V_2_reg_836 : STD_LOGIC_VECTOR (23 downto 0);
    signal bflyOutData_M_real_V_3_fu_654_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal bflyOutData_M_real_V_3_reg_841 : STD_LOGIC_VECTOR (23 downto 0);
    signal bflyOutData_M_imag_V_3_fu_668_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal bflyOutData_M_imag_V_3_reg_846 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_start : STD_LOGIC;
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_done : STD_LOGIC;
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_idle : STD_LOGIC;
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_ready : STD_LOGIC;
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_ce : STD_LOGIC;
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_ce0 : STD_LOGIC;
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_ce1 : STD_LOGIC;
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_address2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_ce2 : STD_LOGIC;
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_address3 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_ce3 : STD_LOGIC;
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_address4 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_ce4 : STD_LOGIC;
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_address5 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_ce5 : STD_LOGIC;
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_address6 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_ce6 : STD_LOGIC;
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_return_0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_return_1 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_return_2 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_return_3 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_return_4 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_return_5 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_return_6 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_return_7 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_ext_blocking_n : STD_LOGIC;
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_str_blocking_n : STD_LOGIC;
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_int_blocking_n : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0_ignore_call82 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1_ignore_call82 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2_ignore_call82 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3_ignore_call82 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4_ignore_call82 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5_ignore_call82 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6_ignore_call82 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7_ignore_call82 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp114 : BOOLEAN;
    signal ap_phi_mux_k1_phi_fu_138_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_k_1_phi_fu_151_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_k_1_reg_148 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_4_fu_173_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_98_fu_264_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_66_fu_289_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sext_ln717_8_fu_286_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln717_fu_280_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln717_9_fu_300_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln717_7_fu_283_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln1245_fu_315_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln1245_7_fu_318_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln1245_8_fu_327_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln1245_9_fu_330_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln712_48_fu_321_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln712_fu_303_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln712_fu_339_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln712_45_fu_343_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln712_49_fu_333_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln712_47_fu_309_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln712_46_fu_353_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln712_47_fu_357_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1168_fu_296_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal shl_ln_fu_373_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sext_ln1171_fu_380_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal r_V_fu_384_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal shl_ln1171_9_fu_400_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sext_ln1171_35_fu_407_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal r_V_61_fu_411_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal shl_ln1171_s_fu_427_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sext_ln1171_36_fu_434_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal r_V_62_fu_438_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal r_V_68_fu_454_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sext_ln1168_3_fu_461_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal ret_V_fu_465_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal p_val_V_38_fu_390_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_val_V_41_fu_471_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_val_V_39_fu_417_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_val_V_40_fu_444_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln712_54_fu_493_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln712_52_fu_481_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln712_48_fu_505_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln712_49_fu_509_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln712_55_fu_499_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln712_53_fu_487_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln712_50_fu_519_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln712_51_fu_523_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_67_fu_367_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal shl_ln1171_1_fu_543_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sext_ln1171_37_fu_550_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal r_V_64_fu_554_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal p_val_V_42_fu_533_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_val_V_43_fu_560_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln712_60_fu_582_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln712_58_fu_570_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln712_52_fu_594_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln712_53_fu_598_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln712_61_fu_588_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln712_59_fu_576_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln712_54_fu_608_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln712_55_fu_612_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln712_66_fu_634_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln712_64_fu_622_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln712_56_fu_646_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln712_57_fu_650_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln712_67_fu_640_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln712_65_fu_628_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln712_58_fu_660_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln712_59_fu_664_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_s_fu_706_p16 : STD_LOGIC_VECTOR (248 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_idle_pp0_0to6 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_int_blocking_cur_n : STD_LOGIC;
    signal ap_ext_blocking_sub_n : STD_LOGIC;
    signal ap_wait_0 : STD_LOGIC;
    signal ap_sub_ext_blocking_0 : STD_LOGIC;
    signal ap_str_blocking_sub_n : STD_LOGIC;
    signal ap_sub_str_blocking_0 : STD_LOGIC;
    signal ap_int_blocking_sub_n : STD_LOGIC;
    signal ap_sub_int_blocking_0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_280 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component fft2DKernel_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (23 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (23 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (23 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (23 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (23 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (23 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (23 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (23 downto 0);
        p_twiddleTable_M_imag_0_0_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        p_twiddleTable_M_imag_0_0_0_ce0 : OUT STD_LOGIC;
        p_twiddleTable_M_imag_0_0_0_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_twiddleTable_M_imag_0_0_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        p_twiddleTable_M_imag_0_0_0_ce1 : OUT STD_LOGIC;
        p_twiddleTable_M_imag_0_0_0_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_twiddleTable_M_imag_0_0_0_address2 : OUT STD_LOGIC_VECTOR (3 downto 0);
        p_twiddleTable_M_imag_0_0_0_ce2 : OUT STD_LOGIC;
        p_twiddleTable_M_imag_0_0_0_q2 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_twiddleTable_M_imag_0_0_0_address3 : OUT STD_LOGIC_VECTOR (3 downto 0);
        p_twiddleTable_M_imag_0_0_0_ce3 : OUT STD_LOGIC;
        p_twiddleTable_M_imag_0_0_0_q3 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_twiddleTable_M_imag_0_0_0_address4 : OUT STD_LOGIC_VECTOR (3 downto 0);
        p_twiddleTable_M_imag_0_0_0_ce4 : OUT STD_LOGIC;
        p_twiddleTable_M_imag_0_0_0_q4 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_twiddleTable_M_imag_0_0_0_address5 : OUT STD_LOGIC_VECTOR (3 downto 0);
        p_twiddleTable_M_imag_0_0_0_ce5 : OUT STD_LOGIC;
        p_twiddleTable_M_imag_0_0_0_q5 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_twiddleTable_M_imag_0_0_0_address6 : OUT STD_LOGIC_VECTOR (3 downto 0);
        p_twiddleTable_M_imag_0_0_0_ce6 : OUT STD_LOGIC;
        p_twiddleTable_M_imag_0_0_0_q6 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_k : IN STD_LOGIC_VECTOR (3 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component fft2DKernel_fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_rcU IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        address2 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (17 downto 0);
        address3 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (17 downto 0);
        address4 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (17 downto 0);
        address5 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (17 downto 0);
        address6 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;



begin
    twiddleObj_twiddleTable_M_imag_V_2_U : component fft2DKernel_fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_rcU
    generic map (
        DataWidth => 18,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_address0,
        ce0 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_ce0,
        q0 => twiddleObj_twiddleTable_M_imag_V_2_q0,
        address1 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_address1,
        ce1 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_ce1,
        q1 => twiddleObj_twiddleTable_M_imag_V_2_q1,
        address2 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_address2,
        ce2 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_ce2,
        q2 => twiddleObj_twiddleTable_M_imag_V_2_q2,
        address3 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_address3,
        ce3 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_ce3,
        q3 => twiddleObj_twiddleTable_M_imag_V_2_q3,
        address4 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_address4,
        ce4 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_ce4,
        q4 => twiddleObj_twiddleTable_M_imag_V_2_q4,
        address5 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_address5,
        ce5 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_ce5,
        q5 => twiddleObj_twiddleTable_M_imag_V_2_q5,
        address6 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_address6,
        ce6 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_ce6,
        q6 => twiddleObj_twiddleTable_M_imag_V_2_q6);

    grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158 : component fft2DKernel_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_start,
        ap_done => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_done,
        ap_idle => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_idle,
        ap_ready => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_ready,
        ap_ce => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_ce,
        p_read => bflyOutData_M_real_V_0_reg_811,
        p_read1 => bflyOutData_M_real_V_1_reg_821,
        p_read2 => bflyOutData_M_real_V_2_reg_831,
        p_read3 => bflyOutData_M_real_V_3_reg_841,
        p_read4 => bflyOutData_M_imag_V_0_reg_816,
        p_read5 => bflyOutData_M_imag_V_1_reg_826,
        p_read6 => bflyOutData_M_imag_V_2_reg_836,
        p_read7 => bflyOutData_M_imag_V_3_reg_846,
        p_twiddleTable_M_imag_0_0_0_address0 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_address0,
        p_twiddleTable_M_imag_0_0_0_ce0 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_ce0,
        p_twiddleTable_M_imag_0_0_0_q0 => twiddleObj_twiddleTable_M_imag_V_2_q0,
        p_twiddleTable_M_imag_0_0_0_address1 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_address1,
        p_twiddleTable_M_imag_0_0_0_ce1 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_ce1,
        p_twiddleTable_M_imag_0_0_0_q1 => twiddleObj_twiddleTable_M_imag_V_2_q1,
        p_twiddleTable_M_imag_0_0_0_address2 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_address2,
        p_twiddleTable_M_imag_0_0_0_ce2 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_ce2,
        p_twiddleTable_M_imag_0_0_0_q2 => twiddleObj_twiddleTable_M_imag_V_2_q2,
        p_twiddleTable_M_imag_0_0_0_address3 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_address3,
        p_twiddleTable_M_imag_0_0_0_ce3 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_ce3,
        p_twiddleTable_M_imag_0_0_0_q3 => twiddleObj_twiddleTable_M_imag_V_2_q3,
        p_twiddleTable_M_imag_0_0_0_address4 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_address4,
        p_twiddleTable_M_imag_0_0_0_ce4 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_ce4,
        p_twiddleTable_M_imag_0_0_0_q4 => twiddleObj_twiddleTable_M_imag_V_2_q4,
        p_twiddleTable_M_imag_0_0_0_address5 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_address5,
        p_twiddleTable_M_imag_0_0_0_ce5 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_ce5,
        p_twiddleTable_M_imag_0_0_0_q5 => twiddleObj_twiddleTable_M_imag_V_2_q5,
        p_twiddleTable_M_imag_0_0_0_address6 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_address6,
        p_twiddleTable_M_imag_0_0_0_ce6 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_p_twiddleTable_M_imag_0_0_0_ce6,
        p_twiddleTable_M_imag_0_0_0_q6 => twiddleObj_twiddleTable_M_imag_V_2_q6,
        p_k => trunc_ln151_reg_797_pp0_iter1_reg,
        ap_return_0 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_return_0,
        ap_return_1 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_return_1,
        ap_return_2 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_return_2,
        ap_return_3 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_return_3,
        ap_return_4 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_return_4,
        ap_return_5 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_return_5,
        ap_return_6 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_return_6,
        ap_return_7 => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_return_7,
        ap_ext_blocking_n => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_ext_blocking_n,
        ap_str_blocking_n => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_str_blocking_n,
        ap_int_blocking_n => grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_int_blocking_n);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (icmp_ln151_reg_807_pp0_iter6_reg = ap_const_lv1_0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_747 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_ready = ap_const_logic_1)) then 
                    grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    k1_reg_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln151_reg_807 = ap_const_lv1_1))) then 
                k1_reg_134 <= k_reg_802;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln151_reg_807 = ap_const_lv1_0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                k1_reg_134 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_98_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                X_of_ns_M_imag_V_0_reg_756 <= p_fftInData_reOrdered_dout(53 downto 32);
                X_of_ns_M_imag_V_1_reg_767 <= p_fftInData_reOrdered_dout(117 downto 96);
                X_of_ns_M_imag_V_2_reg_779 <= p_fftInData_reOrdered_dout(181 downto 160);
                X_of_ns_M_imag_V_3_reg_791 <= p_fftInData_reOrdered_dout(245 downto 224);
                X_of_ns_M_real_V_0_reg_751 <= X_of_ns_M_real_V_0_fu_180_p1;
                X_of_ns_M_real_V_1_reg_761 <= p_fftInData_reOrdered_dout(85 downto 64);
                X_of_ns_M_real_V_2_reg_773 <= p_fftInData_reOrdered_dout(149 downto 128);
                X_of_ns_M_real_V_3_reg_785 <= p_fftInData_reOrdered_dout(213 downto 192);
                trunc_ln151_reg_797 <= trunc_ln151_fu_254_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_747 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                bflyOutData_M_imag_V_0_reg_816 <= bflyOutData_M_imag_V_0_fu_361_p2;
                bflyOutData_M_imag_V_1_reg_826 <= bflyOutData_M_imag_V_1_fu_527_p2;
                bflyOutData_M_imag_V_2_reg_836 <= bflyOutData_M_imag_V_2_fu_616_p2;
                bflyOutData_M_imag_V_3_reg_846 <= bflyOutData_M_imag_V_3_fu_668_p2;
                bflyOutData_M_real_V_0_reg_811 <= bflyOutData_M_real_V_0_fu_347_p2;
                bflyOutData_M_real_V_1_reg_821 <= bflyOutData_M_real_V_1_fu_513_p2;
                bflyOutData_M_real_V_2_reg_831 <= bflyOutData_M_real_V_2_fu_602_p2;
                bflyOutData_M_real_V_3_reg_841 <= bflyOutData_M_real_V_3_fu_654_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln151_reg_807 <= icmp_ln151_fu_274_p2;
                icmp_ln151_reg_807_pp0_iter1_reg <= icmp_ln151_reg_807;
                tmp_reg_747 <= tmp_nbreadreq_fu_98_p3;
                tmp_reg_747_pp0_iter1_reg <= tmp_reg_747;
                trunc_ln151_reg_797_pp0_iter1_reg <= trunc_ln151_reg_797;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln151_reg_807_pp0_iter2_reg <= icmp_ln151_reg_807_pp0_iter1_reg;
                icmp_ln151_reg_807_pp0_iter3_reg <= icmp_ln151_reg_807_pp0_iter2_reg;
                icmp_ln151_reg_807_pp0_iter4_reg <= icmp_ln151_reg_807_pp0_iter3_reg;
                icmp_ln151_reg_807_pp0_iter5_reg <= icmp_ln151_reg_807_pp0_iter4_reg;
                icmp_ln151_reg_807_pp0_iter6_reg <= icmp_ln151_reg_807_pp0_iter5_reg;
                tmp_reg_747_pp0_iter2_reg <= tmp_reg_747_pp0_iter1_reg;
                tmp_reg_747_pp0_iter3_reg <= tmp_reg_747_pp0_iter2_reg;
                tmp_reg_747_pp0_iter4_reg <= tmp_reg_747_pp0_iter3_reg;
                tmp_reg_747_pp0_iter5_reg <= tmp_reg_747_pp0_iter4_reg;
                tmp_reg_747_pp0_iter6_reg <= tmp_reg_747_pp0_iter5_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                k_reg_802 <= k_fu_258_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_reset_idle_pp0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    X_of_ns_M_real_V_0_fu_180_p1 <= p_fftInData_reOrdered_dout(22 - 1 downto 0);
    add_ln712_47_fu_309_p2 <= std_logic_vector(signed(sext_ln717_9_fu_300_p1) + signed(sext_ln717_7_fu_283_p1));
    add_ln712_48_fu_321_p2 <= std_logic_vector(signed(sext_ln1245_fu_315_p1) + signed(sext_ln1245_7_fu_318_p1));
    add_ln712_49_fu_333_p2 <= std_logic_vector(signed(sext_ln1245_8_fu_327_p1) + signed(sext_ln1245_9_fu_330_p1));
    add_ln712_52_fu_481_p2 <= std_logic_vector(signed(sext_ln717_9_fu_300_p1) + signed(sext_ln717_fu_280_p1));
    add_ln712_53_fu_487_p2 <= std_logic_vector(unsigned(p_val_V_38_fu_390_p4) + unsigned(sext_ln717_7_fu_283_p1));
    add_ln712_54_fu_493_p2 <= std_logic_vector(unsigned(p_val_V_41_fu_471_p4) + unsigned(p_val_V_39_fu_417_p4));
    add_ln712_55_fu_499_p2 <= std_logic_vector(unsigned(p_val_V_40_fu_444_p4) + unsigned(sext_ln1245_fu_315_p1));
    add_ln712_58_fu_570_p2 <= std_logic_vector(unsigned(p_val_V_38_fu_390_p4) + unsigned(sext_ln717_fu_280_p1));
    add_ln712_59_fu_576_p2 <= std_logic_vector(unsigned(p_val_V_42_fu_533_p4) + unsigned(sext_ln717_7_fu_283_p1));
    add_ln712_60_fu_582_p2 <= std_logic_vector(unsigned(p_val_V_43_fu_560_p4) + unsigned(sext_ln1245_7_fu_318_p1));
    add_ln712_61_fu_588_p2 <= std_logic_vector(unsigned(p_val_V_41_fu_471_p4) + unsigned(sext_ln1245_9_fu_330_p1));
    add_ln712_64_fu_622_p2 <= std_logic_vector(unsigned(p_val_V_42_fu_533_p4) + unsigned(sext_ln717_fu_280_p1));
    add_ln712_65_fu_628_p2 <= std_logic_vector(signed(sext_ln717_8_fu_286_p1) + signed(sext_ln717_7_fu_283_p1));
    add_ln712_66_fu_634_p2 <= std_logic_vector(unsigned(p_val_V_39_fu_417_p4) + unsigned(sext_ln1245_8_fu_327_p1));
    add_ln712_67_fu_640_p2 <= std_logic_vector(unsigned(p_val_V_43_fu_560_p4) + unsigned(p_val_V_40_fu_444_p4));
    add_ln712_fu_303_p2 <= std_logic_vector(signed(sext_ln717_8_fu_286_p1) + signed(sext_ln717_fu_280_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, p_fftInData_reOrdered_empty_n, tmp_nbreadreq_fu_98_p3, fftOutData_local_full_n, tmp_reg_747_pp0_iter6_reg, ap_enable_reg_pp0_iter7)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (tmp_reg_747_pp0_iter6_reg = ap_const_lv1_1) and (fftOutData_local_full_n = ap_const_logic_0)) or ((tmp_nbreadreq_fu_98_p3 = ap_const_lv1_1) and (p_fftInData_reOrdered_empty_n = ap_const_logic_0) and (ap_start = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, p_fftInData_reOrdered_empty_n, tmp_nbreadreq_fu_98_p3, fftOutData_local_full_n, tmp_reg_747_pp0_iter6_reg, ap_enable_reg_pp0_iter7)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (tmp_reg_747_pp0_iter6_reg = ap_const_lv1_1) and (fftOutData_local_full_n = ap_const_logic_0)) or ((tmp_nbreadreq_fu_98_p3 = ap_const_lv1_1) and (p_fftInData_reOrdered_empty_n = ap_const_logic_0) and (ap_start = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp114_assign_proc : process(ap_start, ap_done_reg, p_fftInData_reOrdered_empty_n, tmp_nbreadreq_fu_98_p3, fftOutData_local_full_n, tmp_reg_747_pp0_iter6_reg, ap_enable_reg_pp0_iter7)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp114 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (tmp_reg_747_pp0_iter6_reg = ap_const_lv1_1) and (fftOutData_local_full_n = ap_const_logic_0)) or ((tmp_nbreadreq_fu_98_p3 = ap_const_lv1_1) and (p_fftInData_reOrdered_empty_n = ap_const_logic_0) and (ap_start = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, p_fftInData_reOrdered_empty_n, tmp_nbreadreq_fu_98_p3, fftOutData_local_full_n, tmp_reg_747_pp0_iter6_reg, ap_enable_reg_pp0_iter7)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (tmp_reg_747_pp0_iter6_reg = ap_const_lv1_1) and (fftOutData_local_full_n = ap_const_logic_0)) or ((tmp_nbreadreq_fu_98_p3 = ap_const_lv1_1) and (p_fftInData_reOrdered_empty_n = ap_const_logic_0) and (ap_start = ap_const_logic_1)));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state2_pp0_stage0_iter0_assign_proc : process(p_fftInData_reOrdered_empty_n, tmp_nbreadreq_fu_98_p3)
    begin
                ap_block_state2_pp0_stage0_iter0 <= ((tmp_nbreadreq_fu_98_p3 = ap_const_lv1_1) and (p_fftInData_reOrdered_empty_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter0_ignore_call82_assign_proc : process(p_fftInData_reOrdered_empty_n, tmp_nbreadreq_fu_98_p3)
    begin
                ap_block_state2_pp0_stage0_iter0_ignore_call82 <= ((tmp_nbreadreq_fu_98_p3 = ap_const_lv1_1) and (p_fftInData_reOrdered_empty_n = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1_ignore_call82 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2_ignore_call82 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3_ignore_call82 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4_ignore_call82 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5_ignore_call82 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6_ignore_call82 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage0_iter7_assign_proc : process(fftOutData_local_full_n, tmp_reg_747_pp0_iter6_reg)
    begin
                ap_block_state9_pp0_stage0_iter7 <= ((tmp_reg_747_pp0_iter6_reg = ap_const_lv1_1) and (fftOutData_local_full_n = ap_const_logic_0));
    end process;


    ap_block_state9_pp0_stage0_iter7_ignore_call82_assign_proc : process(fftOutData_local_full_n, tmp_reg_747_pp0_iter6_reg)
    begin
                ap_block_state9_pp0_stage0_iter7_ignore_call82 <= ((tmp_reg_747_pp0_iter6_reg = ap_const_lv1_1) and (fftOutData_local_full_n = ap_const_logic_0));
    end process;


    ap_condition_280_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_280 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, icmp_ln151_reg_807_pp0_iter6_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (icmp_ln151_reg_807_pp0_iter6_reg = ap_const_lv1_0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;
    ap_ext_blocking_n <= (ap_ext_blocking_sub_n and ap_const_logic_1);

    ap_ext_blocking_sub_n_assign_proc : process(ap_wait_0, ap_sub_ext_blocking_0)
    begin
        if (((ap_wait_0 and ap_sub_ext_blocking_0) = ap_const_logic_1)) then 
            ap_ext_blocking_sub_n <= ap_const_logic_0;
        else 
            ap_ext_blocking_sub_n <= ap_const_logic_1;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to6_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_0to6 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to6 <= ap_const_logic_0;
        end if; 
    end process;

    ap_int_blocking_cur_n <= (p_fftInData_reOrdered_blk_n and fftOutData_local_blk_n);
    ap_int_blocking_n <= (ap_int_blocking_sub_n and ap_int_blocking_cur_n);

    ap_int_blocking_sub_n_assign_proc : process(ap_wait_0, ap_sub_int_blocking_0)
    begin
        if (((ap_wait_0 and ap_sub_int_blocking_0) = ap_const_logic_1)) then 
            ap_int_blocking_sub_n <= ap_const_logic_0;
        else 
            ap_int_blocking_sub_n <= ap_const_logic_1;
        end if; 
    end process;


    ap_phi_mux_k1_phi_fu_138_p6_assign_proc : process(k1_reg_134, k_reg_802, icmp_ln151_reg_807, ap_condition_280)
    begin
        if ((ap_const_boolean_1 = ap_condition_280)) then
            if ((icmp_ln151_reg_807 = ap_const_lv1_0)) then 
                ap_phi_mux_k1_phi_fu_138_p6 <= ap_const_lv32_0;
            elsif ((icmp_ln151_reg_807 = ap_const_lv1_1)) then 
                ap_phi_mux_k1_phi_fu_138_p6 <= k_reg_802;
            else 
                ap_phi_mux_k1_phi_fu_138_p6 <= k1_reg_134;
            end if;
        else 
            ap_phi_mux_k1_phi_fu_138_p6 <= k1_reg_134;
        end if; 
    end process;


    ap_phi_mux_k_1_phi_fu_151_p4_assign_proc : process(tmp_nbreadreq_fu_98_p3, ap_phi_mux_k1_phi_fu_138_p6, ap_phi_reg_pp0_iter0_k_1_reg_148, k_4_fu_173_p2)
    begin
        if ((tmp_nbreadreq_fu_98_p3 = ap_const_lv1_0)) then 
            ap_phi_mux_k_1_phi_fu_151_p4 <= k_4_fu_173_p2;
        elsif ((tmp_nbreadreq_fu_98_p3 = ap_const_lv1_1)) then 
            ap_phi_mux_k_1_phi_fu_151_p4 <= ap_phi_mux_k1_phi_fu_138_p6;
        else 
            ap_phi_mux_k_1_phi_fu_151_p4 <= ap_phi_reg_pp0_iter0_k_1_reg_148;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_k_1_reg_148 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(ap_start, icmp_ln151_fu_274_p2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (icmp_ln151_fu_274_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to6)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to6 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_str_blocking_n <= (ap_str_blocking_sub_n and ap_const_logic_1);

    ap_str_blocking_sub_n_assign_proc : process(ap_wait_0, ap_sub_str_blocking_0)
    begin
        if (((ap_wait_0 and ap_sub_str_blocking_0) = ap_const_logic_1)) then 
            ap_str_blocking_sub_n <= ap_const_logic_0;
        else 
            ap_str_blocking_sub_n <= ap_const_logic_1;
        end if; 
    end process;


    ap_sub_ext_blocking_0_assign_proc : process(grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_ext_blocking_n)
    begin
        if ((grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_ext_blocking_n = ap_const_logic_0)) then 
            ap_sub_ext_blocking_0 <= ap_const_logic_1;
        else 
            ap_sub_ext_blocking_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_int_blocking_0_assign_proc : process(grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_int_blocking_n)
    begin
        if ((grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_int_blocking_n = ap_const_logic_0)) then 
            ap_sub_int_blocking_0 <= ap_const_logic_1;
        else 
            ap_sub_int_blocking_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_str_blocking_0_assign_proc : process(grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_str_blocking_n)
    begin
        if ((grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_str_blocking_n = ap_const_logic_0)) then 
            ap_sub_str_blocking_0 <= ap_const_logic_1;
        else 
            ap_sub_str_blocking_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_wait_0_assign_proc : process(ap_CS_fsm)
    begin
        if ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm)) then 
            ap_wait_0 <= ap_const_logic_1;
        else 
            ap_wait_0 <= ap_const_logic_0;
        end if; 
    end process;

    bflyOutData_M_imag_V_0_fu_361_p2 <= std_logic_vector(signed(sext_ln712_46_fu_353_p1) + signed(sext_ln712_47_fu_357_p1));
    bflyOutData_M_imag_V_1_fu_527_p2 <= std_logic_vector(signed(sext_ln712_50_fu_519_p1) + signed(sext_ln712_51_fu_523_p1));
    bflyOutData_M_imag_V_2_fu_616_p2 <= std_logic_vector(signed(sext_ln712_54_fu_608_p1) + signed(sext_ln712_55_fu_612_p1));
    bflyOutData_M_imag_V_3_fu_668_p2 <= std_logic_vector(signed(sext_ln712_58_fu_660_p1) + signed(sext_ln712_59_fu_664_p1));
    bflyOutData_M_real_V_0_fu_347_p2 <= std_logic_vector(signed(sext_ln712_fu_339_p1) + signed(sext_ln712_45_fu_343_p1));
    bflyOutData_M_real_V_1_fu_513_p2 <= std_logic_vector(signed(sext_ln712_48_fu_505_p1) + signed(sext_ln712_49_fu_509_p1));
    bflyOutData_M_real_V_2_fu_602_p2 <= std_logic_vector(signed(sext_ln712_52_fu_594_p1) + signed(sext_ln712_53_fu_598_p1));
    bflyOutData_M_real_V_3_fu_654_p2 <= std_logic_vector(signed(sext_ln712_56_fu_646_p1) + signed(sext_ln712_57_fu_650_p1));

    fftOutData_local_blk_n_assign_proc : process(fftOutData_local_full_n, tmp_reg_747_pp0_iter6_reg, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (tmp_reg_747_pp0_iter6_reg = ap_const_lv1_1))) then 
            fftOutData_local_blk_n <= fftOutData_local_full_n;
        else 
            fftOutData_local_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fftOutData_local_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_706_p16),256));

    fftOutData_local_write_assign_proc : process(tmp_reg_747_pp0_iter6_reg, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (tmp_reg_747_pp0_iter6_reg = ap_const_lv1_1))) then 
            fftOutData_local_write <= ap_const_logic_1;
        else 
            fftOutData_local_write <= ap_const_logic_0;
        end if; 
    end process;


    grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp114)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp114) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_ce <= ap_const_logic_1;
        else 
            grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_start <= grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_start_reg;
    icmp_ln151_fu_274_p2 <= "1" when (signed(tmp_98_fu_264_p4) < signed(ap_const_lv30_1)) else "0";
    k_4_fu_173_p2 <= std_logic_vector(unsigned(ap_phi_mux_k1_phi_fu_138_p6) + unsigned(ap_const_lv32_FFFFFFFF));
    k_fu_258_p2 <= std_logic_vector(unsigned(ap_phi_mux_k_1_phi_fu_151_p4) + unsigned(ap_const_lv32_1));

    p_fftInData_reOrdered_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, p_fftInData_reOrdered_empty_n, tmp_nbreadreq_fu_98_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_nbreadreq_fu_98_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_fftInData_reOrdered_blk_n <= p_fftInData_reOrdered_empty_n;
        else 
            p_fftInData_reOrdered_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_fftInData_reOrdered_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_98_p3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_98_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_fftInData_reOrdered_read <= ap_const_logic_1;
        else 
            p_fftInData_reOrdered_read <= ap_const_logic_0;
        end if; 
    end process;

    p_val_V_38_fu_390_p4 <= r_V_fu_384_p2(38 downto 16);
    p_val_V_39_fu_417_p4 <= r_V_61_fu_411_p2(38 downto 16);
    p_val_V_40_fu_444_p4 <= r_V_62_fu_438_p2(38 downto 16);
    p_val_V_41_fu_471_p4 <= ret_V_fu_465_p2(38 downto 16);
    p_val_V_42_fu_533_p4 <= r_V_67_fu_367_p2(38 downto 16);
    p_val_V_43_fu_560_p4 <= r_V_64_fu_554_p2(38 downto 16);
    r_V_61_fu_411_p2 <= std_logic_vector(unsigned(ap_const_lv39_0) - unsigned(sext_ln1171_35_fu_407_p1));
    r_V_62_fu_438_p2 <= std_logic_vector(unsigned(ap_const_lv39_0) - unsigned(sext_ln1171_36_fu_434_p1));
    r_V_64_fu_554_p2 <= std_logic_vector(unsigned(ap_const_lv39_0) - unsigned(sext_ln1171_37_fu_550_p1));
    r_V_66_fu_289_p3 <= (X_of_ns_M_imag_V_1_reg_767 & ap_const_lv16_0);
    r_V_67_fu_367_p2 <= std_logic_vector(unsigned(ap_const_lv39_0) - unsigned(sext_ln1168_fu_296_p1));
    r_V_68_fu_454_p3 <= (X_of_ns_M_imag_V_3_reg_791 & ap_const_lv16_0);
    r_V_fu_384_p2 <= std_logic_vector(unsigned(ap_const_lv39_0) - unsigned(sext_ln1171_fu_380_p1));
    ret_V_fu_465_p2 <= std_logic_vector(unsigned(ap_const_lv39_0) - unsigned(sext_ln1168_3_fu_461_p1));
        sext_ln1168_3_fu_461_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_68_fu_454_p3),39));

        sext_ln1168_fu_296_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_66_fu_289_p3),39));

        sext_ln1171_35_fu_407_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1171_9_fu_400_p3),39));

        sext_ln1171_36_fu_434_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1171_s_fu_427_p3),39));

        sext_ln1171_37_fu_550_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1171_1_fu_543_p3),39));

        sext_ln1171_fu_380_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_373_p3),39));

        sext_ln1245_7_fu_318_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(X_of_ns_M_real_V_2_reg_773),23));

        sext_ln1245_8_fu_327_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(X_of_ns_M_imag_V_3_reg_791),23));

        sext_ln1245_9_fu_330_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(X_of_ns_M_imag_V_2_reg_779),23));

        sext_ln1245_fu_315_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(X_of_ns_M_real_V_3_reg_785),23));

        sext_ln712_45_fu_343_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln712_fu_303_p2),24));

        sext_ln712_46_fu_353_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln712_49_fu_333_p2),24));

        sext_ln712_47_fu_357_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln712_47_fu_309_p2),24));

        sext_ln712_48_fu_505_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln712_54_fu_493_p2),24));

        sext_ln712_49_fu_509_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln712_52_fu_481_p2),24));

        sext_ln712_50_fu_519_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln712_55_fu_499_p2),24));

        sext_ln712_51_fu_523_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln712_53_fu_487_p2),24));

        sext_ln712_52_fu_594_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln712_60_fu_582_p2),24));

        sext_ln712_53_fu_598_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln712_58_fu_570_p2),24));

        sext_ln712_54_fu_608_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln712_61_fu_588_p2),24));

        sext_ln712_55_fu_612_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln712_59_fu_576_p2),24));

        sext_ln712_56_fu_646_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln712_66_fu_634_p2),24));

        sext_ln712_57_fu_650_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln712_64_fu_622_p2),24));

        sext_ln712_58_fu_660_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln712_67_fu_640_p2),24));

        sext_ln712_59_fu_664_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln712_65_fu_628_p2),24));

        sext_ln712_fu_339_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln712_48_fu_321_p2),24));

        sext_ln717_7_fu_283_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(X_of_ns_M_imag_V_0_reg_756),23));

        sext_ln717_8_fu_286_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(X_of_ns_M_real_V_1_reg_761),23));

        sext_ln717_9_fu_300_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(X_of_ns_M_imag_V_1_reg_767),23));

        sext_ln717_fu_280_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(X_of_ns_M_real_V_0_reg_751),23));

    shl_ln1171_1_fu_543_p3 <= (X_of_ns_M_real_V_3_reg_785 & ap_const_lv16_0);
    shl_ln1171_9_fu_400_p3 <= (X_of_ns_M_real_V_2_reg_773 & ap_const_lv16_0);
    shl_ln1171_s_fu_427_p3 <= (X_of_ns_M_imag_V_2_reg_779 & ap_const_lv16_0);
    shl_ln_fu_373_p3 <= (X_of_ns_M_real_V_1_reg_761 & ap_const_lv16_0);
    tmp_98_fu_264_p4 <= k_fu_258_p2(31 downto 2);
    tmp_nbreadreq_fu_98_p3 <= (0=>(p_fftInData_reOrdered_empty_n), others=>'-');
    tmp_s_fu_706_p16 <= ((((((((((((((grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_return_7 & ap_const_lv7_0) & grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_return_3) & ap_const_lv7_0) & grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_return_6) & ap_const_lv7_0) & grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_return_2) & ap_const_lv7_0) & grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_return_5) & ap_const_lv7_0) & grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_return_1) & ap_const_lv7_0) & grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_return_4) & ap_const_lv7_0) & grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158_ap_return_0);
    trunc_ln151_fu_254_p1 <= ap_phi_mux_k1_phi_fu_138_p6(4 - 1 downto 0);
end behav;
