Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/installedSoftwares/Xilinx_Vivado_Updated/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2ade139a4778493e8358559019357beb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_tb_behav xil_defaultlib.Lab4_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T' [F:/D/IITGN/ES 204 Digital Systems/LabAssignment4/LabAssignment4.srcs/sources_1/new/Lab4.v:8]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T' [F:/D/IITGN/ES 204 Digital Systems/LabAssignment4/LabAssignment4.srcs/sources_1/new/Lab4.v:10]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T' [F:/D/IITGN/ES 204 Digital Systems/LabAssignment4/LabAssignment4.srcs/sources_1/new/Lab4.v:12]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T' [F:/D/IITGN/ES 204 Digital Systems/LabAssignment4/LabAssignment4.srcs/sources_1/new/Lab4.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TFF
Compiling module xil_defaultlib.Lab4
Compiling module xil_defaultlib.Lab4_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_tb_behav
