# gategen

Library to generate RTL-synthesizable cores for FPGA and ASIC development
