
# Generated by vmake version 2.2

# Define path to each library
LIB_WORK = modelsim/grlib
LIB_IEEE = /cygdrive/c/modeltech64_10.1c/win64/../ieee
LIB_STD = /cygdrive/c/modeltech64_10.1c/win64/../std
LIB_GRLIB = modelsim/grlib

# Define path to each design unit
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
IEEE__math_real = $(LIB_IEEE)/math_real/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
GRLIB__xxor2__xxor_true = $(LIB_GRLIB)/xxor2/xxor_true.dat
GRLIB__xxor2 = $(LIB_GRLIB)/xxor2/_primary.dat
GRLIB__xxor1__xxor_regular = $(LIB_GRLIB)/xxor1/xxor_regular.dat
GRLIB__xxor1 = $(LIB_GRLIB)/xxor1/_primary.dat
GRLIB__xorstage_64__xorstage = $(LIB_GRLIB)/xorstage_64/xorstage.dat
GRLIB__xorstage_64 = $(LIB_GRLIB)/xorstage_64/_primary.dat
GRLIB__xorstage_32__xorstage = $(LIB_GRLIB)/xorstage_32/xorstage.dat
GRLIB__xorstage_32 = $(LIB_GRLIB)/xorstage_32/_primary.dat
GRLIB__xorstage_128__xorstage = $(LIB_GRLIB)/xorstage_128/xorstage.dat
GRLIB__xorstage_128 = $(LIB_GRLIB)/xorstage_128/_primary.dat
GRLIB__wallace_34_34__wallace = $(LIB_GRLIB)/wallace_34_34/wallace.dat
GRLIB__wallace_34_34 = $(LIB_GRLIB)/wallace_34_34/_primary.dat
GRLIB__wallace_34_18__wallace = $(LIB_GRLIB)/wallace_34_18/wallace.dat
GRLIB__wallace_34_18 = $(LIB_GRLIB)/wallace_34_18/_primary.dat
GRLIB__wallace_34_10__wallace = $(LIB_GRLIB)/wallace_34_10/wallace.dat
GRLIB__wallace_34_10 = $(LIB_GRLIB)/wallace_34_10/_primary.dat
GRLIB__wallace_18_18__wallace = $(LIB_GRLIB)/wallace_18_18/wallace.dat
GRLIB__wallace_18_18 = $(LIB_GRLIB)/wallace_18_18/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
GRLIB__testlib__body = $(LIB_GRLIB)/testlib/body.dat
GRLIB__testlib = $(LIB_GRLIB)/testlib/_primary.dat
GRLIB__stdlib__body = $(LIB_GRLIB)/stdlib/body.dat
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
GRLIB__stdio__body = $(LIB_GRLIB)/stdio/body.dat
GRLIB__stdio = $(LIB_GRLIB)/stdio/_primary.dat
GRLIB__sparc_disas__body = $(LIB_GRLIB)/sparc_disas/body.dat
GRLIB__sparc_disas = $(LIB_GRLIB)/sparc_disas/_primary.dat
GRLIB__sparc = $(LIB_GRLIB)/sparc/_primary.dat
GRLIB__report_version__beh = $(LIB_GRLIB)/report_version/beh.dat
GRLIB__report_version = $(LIB_GRLIB)/report_version/_primary.dat
GRLIB__report_design__beh = $(LIB_GRLIB)/report_design/beh.dat
GRLIB__report_design = $(LIB_GRLIB)/report_design/_primary.dat
GRLIB__r_gate__r_gate = $(LIB_GRLIB)/r_gate/r_gate.dat
GRLIB__r_gate = $(LIB_GRLIB)/r_gate/_primary.dat
GRLIB__prestage_64__prestage = $(LIB_GRLIB)/prestage_64/prestage.dat
GRLIB__prestage_64 = $(LIB_GRLIB)/prestage_64/_primary.dat
GRLIB__prestage_32__prestage = $(LIB_GRLIB)/prestage_32/prestage.dat
GRLIB__prestage_32 = $(LIB_GRLIB)/prestage_32/_primary.dat
GRLIB__prestage_128__prestage = $(LIB_GRLIB)/prestage_128/prestage.dat
GRLIB__prestage_128 = $(LIB_GRLIB)/prestage_128/_primary.dat
GRLIB__pp_middle__pp_middle = $(LIB_GRLIB)/pp_middle/pp_middle.dat
GRLIB__pp_middle = $(LIB_GRLIB)/pp_middle/_primary.dat
GRLIB__pp_low__pp_low = $(LIB_GRLIB)/pp_low/pp_low.dat
GRLIB__pp_low = $(LIB_GRLIB)/pp_low/_primary.dat
GRLIB__pp_high__pp_high = $(LIB_GRLIB)/pp_high/pp_high.dat
GRLIB__pp_high = $(LIB_GRLIB)/pp_high/_primary.dat
GRLIB__multlib = $(LIB_GRLIB)/multlib/_primary.dat
GRLIB__multiplier_34_34__multiplier = $(LIB_GRLIB)/multiplier_34_34/multiplier.dat
GRLIB__multiplier_34_34 = $(LIB_GRLIB)/multiplier_34_34/_primary.dat
GRLIB__multiplier_34_18__multiplier = $(LIB_GRLIB)/multiplier_34_18/multiplier.dat
GRLIB__multiplier_34_18 = $(LIB_GRLIB)/multiplier_34_18/_primary.dat
GRLIB__multiplier_34_10__multiplier = $(LIB_GRLIB)/multiplier_34_10/multiplier.dat
GRLIB__multiplier_34_10 = $(LIB_GRLIB)/multiplier_34_10/_primary.dat
GRLIB__multiplier_18_18__multiplier = $(LIB_GRLIB)/multiplier_18_18/multiplier.dat
GRLIB__multiplier_18_18 = $(LIB_GRLIB)/multiplier_18_18/_primary.dat
GRLIB__mul_33_9__a = $(LIB_GRLIB)/mul_33_9/a.dat
GRLIB__mul_33_9 = $(LIB_GRLIB)/mul_33_9/_primary.dat
GRLIB__mul_33_33__a = $(LIB_GRLIB)/mul_33_33/a.dat
GRLIB__mul_33_33 = $(LIB_GRLIB)/mul_33_33/_primary.dat
GRLIB__mul_33_17__a = $(LIB_GRLIB)/mul_33_17/a.dat
GRLIB__mul_33_17 = $(LIB_GRLIB)/mul_33_17/_primary.dat
GRLIB__mul_17_17__a = $(LIB_GRLIB)/mul_17_17/a.dat
GRLIB__mul_17_17 = $(LIB_GRLIB)/mul_17_17/_primary.dat
GRLIB__invblock__invblock_regular = $(LIB_GRLIB)/invblock/invblock_regular.dat
GRLIB__invblock = $(LIB_GRLIB)/invblock/_primary.dat
GRLIB__half_adder__half_adder = $(LIB_GRLIB)/half_adder/half_adder.dat
GRLIB__half_adder = $(LIB_GRLIB)/half_adder/_primary.dat
GRLIB__full_adder__full_adder = $(LIB_GRLIB)/full_adder/full_adder.dat
GRLIB__full_adder = $(LIB_GRLIB)/full_adder/_primary.dat
GRLIB__fpu_disas__behav = $(LIB_GRLIB)/fpu_disas/behav.dat
GRLIB__fpu_disas = $(LIB_GRLIB)/fpu_disas/_primary.dat
GRLIB__flipflop__flipflop = $(LIB_GRLIB)/flipflop/flipflop.dat
GRLIB__flipflop = $(LIB_GRLIB)/flipflop/_primary.dat
GRLIB__dma2ahb_testpackage__body = $(LIB_GRLIB)/dma2ahb_testpackage/body.dat
GRLIB__dma2ahb_testpackage = $(LIB_GRLIB)/dma2ahb_testpackage/_primary.dat
GRLIB__dma2ahb_package = $(LIB_GRLIB)/dma2ahb_package/_primary.dat
GRLIB__dma2ahb__rtl = $(LIB_GRLIB)/dma2ahb/rtl.dat
GRLIB__dma2ahb = $(LIB_GRLIB)/dma2ahb/_primary.dat
GRLIB__devices = $(LIB_GRLIB)/devices/_primary.dat
GRLIB__decoder__decoder = $(LIB_GRLIB)/decoder/decoder.dat
GRLIB__decoder = $(LIB_GRLIB)/decoder/_primary.dat
GRLIB__dblctree_64__dblctree = $(LIB_GRLIB)/dblctree_64/dblctree.dat
GRLIB__dblctree_64 = $(LIB_GRLIB)/dblctree_64/_primary.dat
GRLIB__dblctree_32__dblctree = $(LIB_GRLIB)/dblctree_32/dblctree.dat
GRLIB__dblctree_32 = $(LIB_GRLIB)/dblctree_32/_primary.dat
GRLIB__dblctree_128__dblctree = $(LIB_GRLIB)/dblctree_128/dblctree.dat
GRLIB__dblctree_128 = $(LIB_GRLIB)/dblctree_128/_primary.dat
GRLIB__dblcadder_64_64__dblcadder = $(LIB_GRLIB)/dblcadder_64_64/dblcadder.dat
GRLIB__dblcadder_64_64 = $(LIB_GRLIB)/dblcadder_64_64/_primary.dat
GRLIB__dblcadder_32_32__dblcadder = $(LIB_GRLIB)/dblcadder_32_32/dblcadder.dat
GRLIB__dblcadder_32_32 = $(LIB_GRLIB)/dblcadder_32_32/_primary.dat
GRLIB__dblcadder_128_128__dblcadder = $(LIB_GRLIB)/dblcadder_128_128/dblcadder.dat
GRLIB__dblcadder_128_128 = $(LIB_GRLIB)/dblcadder_128_128/_primary.dat
GRLIB__dblc_6_128__dblc_6 = $(LIB_GRLIB)/dblc_6_128/dblc_6.dat
GRLIB__dblc_6_128 = $(LIB_GRLIB)/dblc_6_128/_primary.dat
GRLIB__dblc_5_64__dblc_5 = $(LIB_GRLIB)/dblc_5_64/dblc_5.dat
GRLIB__dblc_5_64 = $(LIB_GRLIB)/dblc_5_64/_primary.dat
GRLIB__dblc_5_128__dblc_5 = $(LIB_GRLIB)/dblc_5_128/dblc_5.dat
GRLIB__dblc_5_128 = $(LIB_GRLIB)/dblc_5_128/_primary.dat
GRLIB__dblc_4_64__dblc_4 = $(LIB_GRLIB)/dblc_4_64/dblc_4.dat
GRLIB__dblc_4_64 = $(LIB_GRLIB)/dblc_4_64/_primary.dat
GRLIB__dblc_4_32__dblc_4 = $(LIB_GRLIB)/dblc_4_32/dblc_4.dat
GRLIB__dblc_4_32 = $(LIB_GRLIB)/dblc_4_32/_primary.dat
GRLIB__dblc_4_128__dblc_4 = $(LIB_GRLIB)/dblc_4_128/dblc_4.dat
GRLIB__dblc_4_128 = $(LIB_GRLIB)/dblc_4_128/_primary.dat
GRLIB__dblc_3_64__dblc_3 = $(LIB_GRLIB)/dblc_3_64/dblc_3.dat
GRLIB__dblc_3_64 = $(LIB_GRLIB)/dblc_3_64/_primary.dat
GRLIB__dblc_3_32__dblc_3 = $(LIB_GRLIB)/dblc_3_32/dblc_3.dat
GRLIB__dblc_3_32 = $(LIB_GRLIB)/dblc_3_32/_primary.dat
GRLIB__dblc_3_128__dblc_3 = $(LIB_GRLIB)/dblc_3_128/dblc_3.dat
GRLIB__dblc_3_128 = $(LIB_GRLIB)/dblc_3_128/_primary.dat
GRLIB__dblc_2_64__dblc_2 = $(LIB_GRLIB)/dblc_2_64/dblc_2.dat
GRLIB__dblc_2_64 = $(LIB_GRLIB)/dblc_2_64/_primary.dat
GRLIB__dblc_2_32__dblc_2 = $(LIB_GRLIB)/dblc_2_32/dblc_2.dat
GRLIB__dblc_2_32 = $(LIB_GRLIB)/dblc_2_32/_primary.dat
GRLIB__dblc_2_128__dblc_2 = $(LIB_GRLIB)/dblc_2_128/dblc_2.dat
GRLIB__dblc_2_128 = $(LIB_GRLIB)/dblc_2_128/_primary.dat
GRLIB__dblc_1_64__dblc_1 = $(LIB_GRLIB)/dblc_1_64/dblc_1.dat
GRLIB__dblc_1_64 = $(LIB_GRLIB)/dblc_1_64/_primary.dat
GRLIB__dblc_1_32__dblc_1 = $(LIB_GRLIB)/dblc_1_32/dblc_1.dat
GRLIB__dblc_1_32 = $(LIB_GRLIB)/dblc_1_32/_primary.dat
GRLIB__dblc_1_128__dblc_1 = $(LIB_GRLIB)/dblc_1_128/dblc_1.dat
GRLIB__dblc_1_128 = $(LIB_GRLIB)/dblc_1_128/_primary.dat
GRLIB__dblc_0_64__dblc_0 = $(LIB_GRLIB)/dblc_0_64/dblc_0.dat
GRLIB__dblc_0_64 = $(LIB_GRLIB)/dblc_0_64/_primary.dat
GRLIB__dblc_0_32__dblc_0 = $(LIB_GRLIB)/dblc_0_32/dblc_0.dat
GRLIB__dblc_0_32 = $(LIB_GRLIB)/dblc_0_32/_primary.dat
GRLIB__dblc_0_128__dblc_0 = $(LIB_GRLIB)/dblc_0_128/dblc_0.dat
GRLIB__dblc_0_128 = $(LIB_GRLIB)/dblc_0_128/_primary.dat
GRLIB__cpu_disas__behav = $(LIB_GRLIB)/cpu_disas/behav.dat
GRLIB__cpu_disas = $(LIB_GRLIB)/cpu_disas/_primary.dat
GRLIB__config_types = $(LIB_GRLIB)/config_types/_primary.dat
GRLIB__config = $(LIB_GRLIB)/config/_primary.dat
GRLIB__boothcoder_34_34__boothcoder = $(LIB_GRLIB)/boothcoder_34_34/boothcoder.dat
GRLIB__boothcoder_34_34 = $(LIB_GRLIB)/boothcoder_34_34/_primary.dat
GRLIB__boothcoder_34_18__boothcoder = $(LIB_GRLIB)/boothcoder_34_18/boothcoder.dat
GRLIB__boothcoder_34_18 = $(LIB_GRLIB)/boothcoder_34_18/_primary.dat
GRLIB__boothcoder_34_10__boothcoder = $(LIB_GRLIB)/boothcoder_34_10/boothcoder.dat
GRLIB__boothcoder_34_10 = $(LIB_GRLIB)/boothcoder_34_10/_primary.dat
GRLIB__boothcoder_18_18__boothcoder = $(LIB_GRLIB)/boothcoder_18_18/boothcoder.dat
GRLIB__boothcoder_18_18 = $(LIB_GRLIB)/boothcoder_18_18/_primary.dat
GRLIB__blocks = $(LIB_GRLIB)/blocks/_primary.dat
GRLIB__block2a__block2a_regular = $(LIB_GRLIB)/block2a/block2a_regular.dat
GRLIB__block2a = $(LIB_GRLIB)/block2a/_primary.dat
GRLIB__block2__block2_regular = $(LIB_GRLIB)/block2/block2_regular.dat
GRLIB__block2 = $(LIB_GRLIB)/block2/_primary.dat
GRLIB__block1a__block1a_regular = $(LIB_GRLIB)/block1a/block1a_regular.dat
GRLIB__block1a = $(LIB_GRLIB)/block1a/_primary.dat
GRLIB__block1__block1_regular = $(LIB_GRLIB)/block1/block1_regular.dat
GRLIB__block1 = $(LIB_GRLIB)/block1/_primary.dat
GRLIB__block0__block0_regular = $(LIB_GRLIB)/block0/block0_regular.dat
GRLIB__block0 = $(LIB_GRLIB)/block0/_primary.dat
GRLIB__apbctrl__rtl = $(LIB_GRLIB)/apbctrl/rtl.dat
GRLIB__apbctrl = $(LIB_GRLIB)/apbctrl/_primary.dat
GRLIB__amba_testpackage__body = $(LIB_GRLIB)/amba_testpackage/body.dat
GRLIB__amba_testpackage = $(LIB_GRLIB)/amba_testpackage/_primary.dat
GRLIB__amba__body = $(LIB_GRLIB)/amba/body.dat
GRLIB__amba = $(LIB_GRLIB)/amba/_primary.dat
GRLIB__ahbmst__rtl = $(LIB_GRLIB)/ahbmst/rtl.dat
GRLIB__ahbmst = $(LIB_GRLIB)/ahbmst/_primary.dat
GRLIB__ahbdefmst__rtl = $(LIB_GRLIB)/ahbdefmst/rtl.dat
GRLIB__ahbdefmst = $(LIB_GRLIB)/ahbdefmst/_primary.dat
GRLIB__ahbctrl__rtl = $(LIB_GRLIB)/ahbctrl/rtl.dat
GRLIB__ahbctrl = $(LIB_GRLIB)/ahbctrl/_primary.dat
GRLIB__add32__a = $(LIB_GRLIB)/add32/a.dat
GRLIB__add32 = $(LIB_GRLIB)/add32/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(GRLIB__xxor2__xxor_true) \
    $(GRLIB__xxor2) \
    $(GRLIB__xxor1__xxor_regular) \
    $(GRLIB__xxor1) \
    $(GRLIB__xorstage_64__xorstage) \
    $(GRLIB__xorstage_64) \
    $(GRLIB__xorstage_32__xorstage) \
    $(GRLIB__xorstage_32) \
    $(GRLIB__xorstage_128__xorstage) \
    $(GRLIB__xorstage_128) \
    $(GRLIB__wallace_34_34__wallace) \
    $(GRLIB__wallace_34_34) \
    $(GRLIB__wallace_34_18__wallace) \
    $(GRLIB__wallace_34_18) \
    $(GRLIB__wallace_34_10__wallace) \
    $(GRLIB__wallace_34_10) \
    $(GRLIB__wallace_18_18__wallace) \
    $(GRLIB__wallace_18_18) \
    $(GRLIB__version) \
    $(GRLIB__testlib__body) \
    $(GRLIB__testlib) \
    $(GRLIB__stdlib__body) \
    $(GRLIB__stdlib) \
    $(GRLIB__stdio__body) \
    $(GRLIB__stdio) \
    $(GRLIB__sparc_disas__body) \
    $(GRLIB__sparc_disas) \
    $(GRLIB__sparc) \
    $(GRLIB__report_version__beh) \
    $(GRLIB__report_version) \
    $(GRLIB__report_design__beh) \
    $(GRLIB__report_design) \
    $(GRLIB__r_gate__r_gate) \
    $(GRLIB__r_gate) \
    $(GRLIB__prestage_64__prestage) \
    $(GRLIB__prestage_64) \
    $(GRLIB__prestage_32__prestage) \
    $(GRLIB__prestage_32) \
    $(GRLIB__prestage_128__prestage) \
    $(GRLIB__prestage_128) \
    $(GRLIB__pp_middle__pp_middle) \
    $(GRLIB__pp_middle) \
    $(GRLIB__pp_low__pp_low) \
    $(GRLIB__pp_low) \
    $(GRLIB__pp_high__pp_high) \
    $(GRLIB__pp_high) \
    $(GRLIB__multlib) \
    $(GRLIB__multiplier_34_34__multiplier) \
    $(GRLIB__multiplier_34_34) \
    $(GRLIB__multiplier_34_18__multiplier) \
    $(GRLIB__multiplier_34_18) \
    $(GRLIB__multiplier_34_10__multiplier) \
    $(GRLIB__multiplier_34_10) \
    $(GRLIB__multiplier_18_18__multiplier) \
    $(GRLIB__multiplier_18_18) \
    $(GRLIB__mul_33_9__a) \
    $(GRLIB__mul_33_9) \
    $(GRLIB__mul_33_33__a) \
    $(GRLIB__mul_33_33) \
    $(GRLIB__mul_33_17__a) \
    $(GRLIB__mul_33_17) \
    $(GRLIB__mul_17_17__a) \
    $(GRLIB__mul_17_17) \
    $(GRLIB__invblock__invblock_regular) \
    $(GRLIB__invblock) \
    $(GRLIB__half_adder__half_adder) \
    $(GRLIB__half_adder) \
    $(GRLIB__full_adder__full_adder) \
    $(GRLIB__full_adder) \
    $(GRLIB__fpu_disas__behav) \
    $(GRLIB__fpu_disas) \
    $(GRLIB__flipflop__flipflop) \
    $(GRLIB__flipflop) \
    $(GRLIB__dma2ahb_testpackage__body) \
    $(GRLIB__dma2ahb_testpackage) \
    $(GRLIB__dma2ahb_package) \
    $(GRLIB__dma2ahb__rtl) \
    $(GRLIB__dma2ahb) \
    $(GRLIB__devices) \
    $(GRLIB__decoder__decoder) \
    $(GRLIB__decoder) \
    $(GRLIB__dblctree_64__dblctree) \
    $(GRLIB__dblctree_64) \
    $(GRLIB__dblctree_32__dblctree) \
    $(GRLIB__dblctree_32) \
    $(GRLIB__dblctree_128__dblctree) \
    $(GRLIB__dblctree_128) \
    $(GRLIB__dblcadder_64_64__dblcadder) \
    $(GRLIB__dblcadder_64_64) \
    $(GRLIB__dblcadder_32_32__dblcadder) \
    $(GRLIB__dblcadder_32_32) \
    $(GRLIB__dblcadder_128_128__dblcadder) \
    $(GRLIB__dblcadder_128_128) \
    $(GRLIB__dblc_6_128__dblc_6) \
    $(GRLIB__dblc_6_128) \
    $(GRLIB__dblc_5_64__dblc_5) \
    $(GRLIB__dblc_5_64) \
    $(GRLIB__dblc_5_128__dblc_5) \
    $(GRLIB__dblc_5_128) \
    $(GRLIB__dblc_4_64__dblc_4) \
    $(GRLIB__dblc_4_64) \
    $(GRLIB__dblc_4_32__dblc_4) \
    $(GRLIB__dblc_4_32) \
    $(GRLIB__dblc_4_128__dblc_4) \
    $(GRLIB__dblc_4_128) \
    $(GRLIB__dblc_3_64__dblc_3) \
    $(GRLIB__dblc_3_64) \
    $(GRLIB__dblc_3_32__dblc_3) \
    $(GRLIB__dblc_3_32) \
    $(GRLIB__dblc_3_128__dblc_3) \
    $(GRLIB__dblc_3_128) \
    $(GRLIB__dblc_2_64__dblc_2) \
    $(GRLIB__dblc_2_64) \
    $(GRLIB__dblc_2_32__dblc_2) \
    $(GRLIB__dblc_2_32) \
    $(GRLIB__dblc_2_128__dblc_2) \
    $(GRLIB__dblc_2_128) \
    $(GRLIB__dblc_1_64__dblc_1) \
    $(GRLIB__dblc_1_64) \
    $(GRLIB__dblc_1_32__dblc_1) \
    $(GRLIB__dblc_1_32) \
    $(GRLIB__dblc_1_128__dblc_1) \
    $(GRLIB__dblc_1_128) \
    $(GRLIB__dblc_0_64__dblc_0) \
    $(GRLIB__dblc_0_64) \
    $(GRLIB__dblc_0_32__dblc_0) \
    $(GRLIB__dblc_0_32) \
    $(GRLIB__dblc_0_128__dblc_0) \
    $(GRLIB__dblc_0_128) \
    $(GRLIB__cpu_disas__behav) \
    $(GRLIB__cpu_disas) \
    $(GRLIB__config_types) \
    $(GRLIB__config) \
    $(GRLIB__boothcoder_34_34__boothcoder) \
    $(GRLIB__boothcoder_34_34) \
    $(GRLIB__boothcoder_34_18__boothcoder) \
    $(GRLIB__boothcoder_34_18) \
    $(GRLIB__boothcoder_34_10__boothcoder) \
    $(GRLIB__boothcoder_34_10) \
    $(GRLIB__boothcoder_18_18__boothcoder) \
    $(GRLIB__boothcoder_18_18) \
    $(GRLIB__blocks) \
    $(GRLIB__block2a__block2a_regular) \
    $(GRLIB__block2a) \
    $(GRLIB__block2__block2_regular) \
    $(GRLIB__block2) \
    $(GRLIB__block1a__block1a_regular) \
    $(GRLIB__block1a) \
    $(GRLIB__block1__block1_regular) \
    $(GRLIB__block1) \
    $(GRLIB__block0__block0_regular) \
    $(GRLIB__block0) \
    $(GRLIB__apbctrl__rtl) \
    $(GRLIB__apbctrl) \
    $(GRLIB__amba_testpackage__body) \
    $(GRLIB__amba_testpackage) \
    $(GRLIB__amba__body) \
    $(GRLIB__amba) \
    $(GRLIB__ahbmst__rtl) \
    $(GRLIB__ahbmst) \
    $(GRLIB__ahbdefmst__rtl) \
    $(GRLIB__ahbdefmst) \
    $(GRLIB__ahbctrl__rtl) \
    $(GRLIB__ahbctrl) \
    $(GRLIB__add32__a) \
    $(GRLIB__add32)

$(GRLIB__ahbctrl) \
$(GRLIB__ahbctrl__rtl) : ../../lib/grlib/amba/ahbctrl.vhd \
		$(GRLIB__stdio) \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/ahbctrl.vhd

$(GRLIB__ahbdefmst) \
$(GRLIB__ahbdefmst__rtl) : ../../lib/grlib/amba/defmst.vhd \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/defmst.vhd

$(GRLIB__ahbmst) \
$(GRLIB__ahbmst__rtl) : ../../lib/grlib/amba/ahbmst.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/ahbmst.vhd

$(GRLIB__amba) \
$(GRLIB__amba__body) : ../../lib/grlib/amba/amba.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/amba.vhd

$(GRLIB__amba_testpackage) \
$(GRLIB__amba_testpackage__body) : ../../lib/grlib/amba/amba_tp.vhd \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/amba_tp.vhd

$(GRLIB__apbctrl) \
$(GRLIB__apbctrl__rtl) : ../../lib/grlib/amba/apbctrl.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/apbctrl.vhd

$(GRLIB__config) : grlib_config.vhd \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib grlib_config.vhd

$(GRLIB__config_types) : ../../lib/grlib/stdlib/config_types.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/stdlib/config_types.vhd

$(GRLIB__devices) : ../../lib/grlib/amba/devices.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/devices.vhd

$(GRLIB__dma2ahb) \
$(GRLIB__dma2ahb__rtl) : ../../lib/grlib/amba/dma2ahb.vhd \
		$(GRLIB__dma2ahb_package) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/dma2ahb.vhd

$(GRLIB__dma2ahb_package) : ../../lib/grlib/amba/dma2ahb_pkg.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/dma2ahb_pkg.vhd

$(GRLIB__dma2ahb_testpackage) \
$(GRLIB__dma2ahb_testpackage__body) : ../../lib/grlib/amba/dma2ahb_tp.vhd \
		$(GRLIB__dma2ahb_package) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/dma2ahb_tp.vhd

$(GRLIB__cpu_disas) \
$(GRLIB__cpu_disas__behav) \
$(GRLIB__fpu_disas) \
$(GRLIB__fpu_disas__behav) : ../../lib/grlib/sparc/cpu_disas.vhd \
		$(GRLIB__stdio) \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(GRLIB__sparc_disas) \
		$(GRLIB__sparc) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/sparc/cpu_disas.vhd

$(GRLIB__multlib) : ../../lib/grlib/modgen/multlib.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/modgen/multlib.vhd

$(GRLIB__report_design) \
$(GRLIB__report_design__beh) \
$(GRLIB__report_version) \
$(GRLIB__report_version__beh) : ../../lib/grlib/util/util.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/util/util.vhd

$(GRLIB__sparc) : ../../lib/grlib/sparc/sparc.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/sparc/sparc.vhd

$(GRLIB__sparc_disas) \
$(GRLIB__sparc_disas__body) : ../../lib/grlib/sparc/sparc_disas.vhd \
		$(GRLIB__stdio) \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(GRLIB__sparc) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/sparc/sparc_disas.vhd

$(GRLIB__stdio) \
$(GRLIB__stdio__body) : ../../lib/grlib/stdlib/stdio.vhd \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/stdlib/stdio.vhd

$(GRLIB__stdlib) \
$(GRLIB__stdlib__body) : ../../lib/grlib/stdlib/stdlib.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/stdlib/stdlib.vhd

$(GRLIB__testlib) \
$(GRLIB__testlib__body) : ../../lib/grlib/stdlib/testlib.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__stdio) \
		$(IEEE__math_real) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/stdlib/testlib.vhd

$(GRLIB__version) : ../../lib/grlib/stdlib/version.vhd \
		$(STD__textio)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/stdlib/version.vhd

$(GRLIB__add32) \
$(GRLIB__add32__a) \
$(GRLIB__block0) \
$(GRLIB__block0__block0_regular) \
$(GRLIB__block1) \
$(GRLIB__block1__block1_regular) \
$(GRLIB__block1a) \
$(GRLIB__block1a__block1a_regular) \
$(GRLIB__block2) \
$(GRLIB__block2__block2_regular) \
$(GRLIB__block2a) \
$(GRLIB__block2a__block2a_regular) \
$(GRLIB__blocks) \
$(GRLIB__boothcoder_18_18) \
$(GRLIB__boothcoder_18_18__boothcoder) \
$(GRLIB__boothcoder_34_10) \
$(GRLIB__boothcoder_34_10__boothcoder) \
$(GRLIB__boothcoder_34_18) \
$(GRLIB__boothcoder_34_18__boothcoder) \
$(GRLIB__boothcoder_34_34) \
$(GRLIB__boothcoder_34_34__boothcoder) \
$(GRLIB__dblc_0_128) \
$(GRLIB__dblc_0_128__dblc_0) \
$(GRLIB__dblc_0_32) \
$(GRLIB__dblc_0_32__dblc_0) \
$(GRLIB__dblc_0_64) \
$(GRLIB__dblc_0_64__dblc_0) \
$(GRLIB__dblc_1_128) \
$(GRLIB__dblc_1_128__dblc_1) \
$(GRLIB__dblc_1_32) \
$(GRLIB__dblc_1_32__dblc_1) \
$(GRLIB__dblc_1_64) \
$(GRLIB__dblc_1_64__dblc_1) \
$(GRLIB__dblc_2_128) \
$(GRLIB__dblc_2_128__dblc_2) \
$(GRLIB__dblc_2_32) \
$(GRLIB__dblc_2_32__dblc_2) \
$(GRLIB__dblc_2_64) \
$(GRLIB__dblc_2_64__dblc_2) \
$(GRLIB__dblc_3_128) \
$(GRLIB__dblc_3_128__dblc_3) \
$(GRLIB__dblc_3_32) \
$(GRLIB__dblc_3_32__dblc_3) \
$(GRLIB__dblc_3_64) \
$(GRLIB__dblc_3_64__dblc_3) \
$(GRLIB__dblc_4_128) \
$(GRLIB__dblc_4_128__dblc_4) \
$(GRLIB__dblc_4_32) \
$(GRLIB__dblc_4_32__dblc_4) \
$(GRLIB__dblc_4_64) \
$(GRLIB__dblc_4_64__dblc_4) \
$(GRLIB__dblc_5_128) \
$(GRLIB__dblc_5_128__dblc_5) \
$(GRLIB__dblc_5_64) \
$(GRLIB__dblc_5_64__dblc_5) \
$(GRLIB__dblc_6_128) \
$(GRLIB__dblc_6_128__dblc_6) \
$(GRLIB__dblcadder_128_128) \
$(GRLIB__dblcadder_128_128__dblcadder) \
$(GRLIB__dblcadder_32_32) \
$(GRLIB__dblcadder_32_32__dblcadder) \
$(GRLIB__dblcadder_64_64) \
$(GRLIB__dblcadder_64_64__dblcadder) \
$(GRLIB__dblctree_128) \
$(GRLIB__dblctree_128__dblctree) \
$(GRLIB__dblctree_32) \
$(GRLIB__dblctree_32__dblctree) \
$(GRLIB__dblctree_64) \
$(GRLIB__dblctree_64__dblctree) \
$(GRLIB__decoder) \
$(GRLIB__decoder__decoder) \
$(GRLIB__flipflop) \
$(GRLIB__flipflop__flipflop) \
$(GRLIB__full_adder) \
$(GRLIB__full_adder__full_adder) \
$(GRLIB__half_adder) \
$(GRLIB__half_adder__half_adder) \
$(GRLIB__invblock) \
$(GRLIB__invblock__invblock_regular) \
$(GRLIB__mul_17_17) \
$(GRLIB__mul_17_17__a) \
$(GRLIB__mul_33_17) \
$(GRLIB__mul_33_17__a) \
$(GRLIB__mul_33_33) \
$(GRLIB__mul_33_33__a) \
$(GRLIB__mul_33_9) \
$(GRLIB__mul_33_9__a) \
$(GRLIB__multiplier_18_18) \
$(GRLIB__multiplier_18_18__multiplier) \
$(GRLIB__multiplier_34_10) \
$(GRLIB__multiplier_34_10__multiplier) \
$(GRLIB__multiplier_34_18) \
$(GRLIB__multiplier_34_18__multiplier) \
$(GRLIB__multiplier_34_34) \
$(GRLIB__multiplier_34_34__multiplier) \
$(GRLIB__pp_high) \
$(GRLIB__pp_high__pp_high) \
$(GRLIB__pp_low) \
$(GRLIB__pp_low__pp_low) \
$(GRLIB__pp_middle) \
$(GRLIB__pp_middle__pp_middle) \
$(GRLIB__prestage_128) \
$(GRLIB__prestage_128__prestage) \
$(GRLIB__prestage_32) \
$(GRLIB__prestage_32__prestage) \
$(GRLIB__prestage_64) \
$(GRLIB__prestage_64__prestage) \
$(GRLIB__r_gate) \
$(GRLIB__r_gate__r_gate) \
$(GRLIB__wallace_18_18) \
$(GRLIB__wallace_18_18__wallace) \
$(GRLIB__wallace_34_10) \
$(GRLIB__wallace_34_10__wallace) \
$(GRLIB__wallace_34_18) \
$(GRLIB__wallace_34_18__wallace) \
$(GRLIB__wallace_34_34) \
$(GRLIB__wallace_34_34__wallace) \
$(GRLIB__xorstage_128) \
$(GRLIB__xorstage_128__xorstage) \
$(GRLIB__xorstage_32) \
$(GRLIB__xorstage_32__xorstage) \
$(GRLIB__xorstage_64) \
$(GRLIB__xorstage_64__xorstage) \
$(GRLIB__xxor1) \
$(GRLIB__xxor1__xxor_regular) \
$(GRLIB__xxor2) \
$(GRLIB__xxor2__xxor_true) : ../../lib/grlib/modgen/leaves.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/modgen/leaves.vhd

# Generated by vmake version 2.2

# Define path to each library
LIB_SECUREIP = /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/verilog/mti_se/10.1c/nt64/secureip

# Define path to each design unit
SECUREIP__TEMAC_SWIFT = $(LIB_SECUREIP)/@t@e@m@a@c_@s@w@i@f@t/_primary.dat
SECUREIP__TEMAC_SINGLE_WRAP = $(LIB_SECUREIP)/@t@e@m@a@c_@s@i@n@g@l@e_@w@r@a@p/_primary.dat
SECUREIP__SIP_PHY_CONTROL = $(LIB_SECUREIP)/@s@i@p_@p@h@y_@c@o@n@t@r@o@l/_primary.dat
SECUREIP__SIP_PHASER_OUT = $(LIB_SECUREIP)/@s@i@p_@p@h@a@s@e@r_@o@u@t/_primary.dat
SECUREIP__SIP_PHASER_IN = $(LIB_SECUREIP)/@s@i@p_@p@h@a@s@e@r_@i@n/_primary.dat
SECUREIP__SIP_OUT_FIFO = $(LIB_SECUREIP)/@s@i@p_@o@u@t_@f@i@f@o/_primary.dat
SECUREIP__SIP_IN_FIFO = $(LIB_SECUREIP)/@s@i@p_@i@n_@f@i@f@o/_primary.dat
SECUREIP__PPC440_SWIFT = $(LIB_SECUREIP)/@p@p@c440_@s@w@i@f@t/_primary.dat
SECUREIP__PPC405_ADV_SWIFT = $(LIB_SECUREIP)/@p@p@c405_@a@d@v_@s@w@i@f@t/_primary.dat
SECUREIP__PCIE_INTERNAL_1_1_SWIFT = $(LIB_SECUREIP)/@p@c@i@e_@i@n@t@e@r@n@a@l_1_1_@s@w@i@f@t/_primary.dat
SECUREIP__PCIE_A1_WRAP = $(LIB_SECUREIP)/@p@c@i@e_@a1_@w@r@a@p/_primary.dat
SECUREIP__PCIE_3_0_WRAP = $(LIB_SECUREIP)/@p@c@i@e_3_0_@w@r@a@p/_primary.dat
SECUREIP__PCIE_2_1_WRAP = $(LIB_SECUREIP)/@p@c@i@e_2_1_@w@r@a@p/_primary.dat
SECUREIP__PCIE_2_0_WRAP = $(LIB_SECUREIP)/@p@c@i@e_2_0_@w@r@a@p/_primary.dat
SECUREIP__OSERDESE2_WRAP = $(LIB_SECUREIP)/@o@s@e@r@d@e@s@e2_@w@r@a@p/_primary.dat
SECUREIP__MCB_WRAP = $(LIB_SECUREIP)/@m@c@b_@w@r@a@p/_primary.dat
SECUREIP__ISERDESE2_WRAP = $(LIB_SECUREIP)/@i@s@e@r@d@e@s@e2_@w@r@a@p/_primary.dat
SECUREIP__GTXE2_COMMON_WRAP = $(LIB_SECUREIP)/@g@t@x@e2_@c@o@m@m@o@n_@w@r@a@p/_primary.dat
SECUREIP__GTXE2_CHANNEL_WRAP = $(LIB_SECUREIP)/@g@t@x@e2_@c@h@a@n@n@e@l_@w@r@a@p/_primary.dat
SECUREIP__GTXE1_WRAP = $(LIB_SECUREIP)/@g@t@x@e1_@w@r@a@p/_primary.dat
SECUREIP__GTX_DUAL_FAST = $(LIB_SECUREIP)/@g@t@x_@d@u@a@l_@f@a@s@t/_primary.dat
SECUREIP__GTPE2_COMMON_WRAP = $(LIB_SECUREIP)/@g@t@p@e2_@c@o@m@m@o@n_@w@r@a@p/_primary.dat
SECUREIP__GTPE2_CHANNEL_WRAP = $(LIB_SECUREIP)/@g@t@p@e2_@c@h@a@n@n@e@l_@w@r@a@p/_primary.dat
SECUREIP__GTPA1_DUAL_WRAP = $(LIB_SECUREIP)/@g@t@p@a1_@d@u@a@l_@w@r@a@p/_primary.dat
SECUREIP__GTP_DUAL_FAST = $(LIB_SECUREIP)/@g@t@p_@d@u@a@l_@f@a@s@t/_primary.dat
SECUREIP__GTHE2_COMMON_WRAP = $(LIB_SECUREIP)/@g@t@h@e2_@c@o@m@m@o@n_@w@r@a@p/_primary.dat
SECUREIP__GTHE2_CHANNEL_WRAP = $(LIB_SECUREIP)/@g@t@h@e2_@c@h@a@n@n@e@l_@w@r@a@p/_primary.dat
SECUREIP__GTHE1_QUAD_WRAP = $(LIB_SECUREIP)/@g@t@h@e1_@q@u@a@d_@w@r@a@p/_primary.dat
SECUREIP__GT11_SWIFT = $(LIB_SECUREIP)/@g@t11_@s@w@i@f@t/_primary.dat
SECUREIP__EMAC_SWIFT = $(LIB_SECUREIP)/@e@m@a@c_@s@w@i@f@t/_primary.dat
SECUREIP__B_PCIE_A1 = $(LIB_SECUREIP)/@b_@p@c@i@e_@a1/_primary.dat
SECUREIP__B_MCB = $(LIB_SECUREIP)/@b_@m@c@b/_primary.dat
SECUREIP__B_GTPA1_DUAL = $(LIB_SECUREIP)/@b_@g@t@p@a1_@d@u@a@l/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(SECUREIP__TEMAC_SWIFT) \
    $(SECUREIP__TEMAC_SINGLE_WRAP) \
    $(SECUREIP__SIP_PHY_CONTROL) \
    $(SECUREIP__SIP_PHASER_OUT) \
    $(SECUREIP__SIP_PHASER_IN) \
    $(SECUREIP__SIP_OUT_FIFO) \
    $(SECUREIP__SIP_IN_FIFO) \
    $(SECUREIP__PPC440_SWIFT) \
    $(SECUREIP__PPC405_ADV_SWIFT) \
    $(SECUREIP__PCIE_INTERNAL_1_1_SWIFT) \
    $(SECUREIP__PCIE_A1_WRAP) \
    $(SECUREIP__PCIE_3_0_WRAP) \
    $(SECUREIP__PCIE_2_1_WRAP) \
    $(SECUREIP__PCIE_2_0_WRAP) \
    $(SECUREIP__OSERDESE2_WRAP) \
    $(SECUREIP__MCB_WRAP) \
    $(SECUREIP__ISERDESE2_WRAP) \
    $(SECUREIP__GTXE2_COMMON_WRAP) \
    $(SECUREIP__GTXE2_CHANNEL_WRAP) \
    $(SECUREIP__GTXE1_WRAP) \
    $(SECUREIP__GTX_DUAL_FAST) \
    $(SECUREIP__GTPE2_COMMON_WRAP) \
    $(SECUREIP__GTPE2_CHANNEL_WRAP) \
    $(SECUREIP__GTPA1_DUAL_WRAP) \
    $(SECUREIP__GTP_DUAL_FAST) \
    $(SECUREIP__GTHE2_COMMON_WRAP) \
    $(SECUREIP__GTHE2_CHANNEL_WRAP) \
    $(SECUREIP__GTHE1_QUAD_WRAP) \
    $(SECUREIP__GT11_SWIFT) \
    $(SECUREIP__EMAC_SWIFT) \
    $(SECUREIP__B_PCIE_A1) \
    $(SECUREIP__B_MCB) \
    $(SECUREIP__B_GTPA1_DUAL)

$(SECUREIP__B_GTPA1_DUAL) \
$(SECUREIP__B_MCB) \
$(SECUREIP__B_PCIE_A1) \
$(SECUREIP__EMAC_SWIFT) \
$(SECUREIP__GT11_SWIFT) \
$(SECUREIP__GTHE1_QUAD_WRAP) \
$(SECUREIP__GTHE2_CHANNEL_WRAP) \
$(SECUREIP__GTHE2_COMMON_WRAP) \
$(SECUREIP__GTP_DUAL_FAST) \
$(SECUREIP__GTPA1_DUAL_WRAP) \
$(SECUREIP__GTPE2_CHANNEL_WRAP) \
$(SECUREIP__GTPE2_COMMON_WRAP) \
$(SECUREIP__GTX_DUAL_FAST) \
$(SECUREIP__GTXE1_WRAP) \
$(SECUREIP__GTXE2_CHANNEL_WRAP) \
$(SECUREIP__GTXE2_COMMON_WRAP) \
$(SECUREIP__ISERDESE2_WRAP) \
$(SECUREIP__MCB_WRAP) \
$(SECUREIP__OSERDESE2_WRAP) \
$(SECUREIP__PCIE_2_0_WRAP) \
$(SECUREIP__PCIE_2_1_WRAP) \
$(SECUREIP__PCIE_3_0_WRAP) \
$(SECUREIP__PCIE_A1_WRAP) \
$(SECUREIP__PCIE_INTERNAL_1_1_SWIFT) \
$(SECUREIP__PPC405_ADV_SWIFT) \
$(SECUREIP__PPC440_SWIFT) \
$(SECUREIP__SIP_IN_FIFO) \
$(SECUREIP__SIP_OUT_FIFO) \
$(SECUREIP__SIP_PHASER_IN) \
$(SECUREIP__SIP_PHASER_OUT) \
$(SECUREIP__SIP_PHY_CONTROL) \
$(SECUREIP__TEMAC_SINGLE_WRAP) \
$(SECUREIP__TEMAC_SWIFT) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/temac_mti/temac_002.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/temac_single_mti/temac_single_004.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/phy_control_mti/phy_control_001.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/phaser_out_mti/phaser_out_001.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/phaser_in_mti/phaser_in_001.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/out_fifo_mti/out_fifo_001.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/in_fifo_mti/in_fifo_001.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/ppc440_mti/ppc440_002.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/ppc405_adv_mti/ppc405_adv_002.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/pcie_internal_1_1_mti/pcie_internal_1_1_001.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/pcie_a1_mti/pcie_a1_002.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/pcie_3_0_mti/pcie_3_0_001.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/pcie_2_1_mti/pcie_2_1_001.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/pcie_2_0_mti/pcie_2_0_001.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/oserdese2_mti/oserdese2_001.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/mcb_mti/mcb_002.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/iserdese2_mti/iserdese2_001.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/gtxe2_common_mti/gtxe2_common_001.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/gtxe2_channel_mti/gtxe2_channel_001.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/gtxe1_mti/gtxe1_001.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/gtx_dual_fast_mti/gtx_dual_fast_001.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/gtpe2_common_mti/gtpe2_common_001.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/gtpe2_channel_mti/gtpe2_channel_001.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/gtpa1_dual_mti/gtpa1_dual_002.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/gtp_dual_fast_mti/gtp_dual_fast_001.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/gthe2_common_mti/gthe2_common_001.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/gthe2_channel_mti/gthe2_channel_001.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/gthe1_quad_mti/gthe1_quad_001.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/gt11_mti/gt11_001.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/emac_mti/emac_002.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/pcie_a1_mti/pcie_a1_001.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/mcb_mti/mcb_001.vp \
		 /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/secureip/mti/gtpa1_dual_mti/gtpa1_dual_001.vp
	$(VLOG) -source -work secureip /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\temac_mti\temac_002.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\temac_single_mti\temac_single_004.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\phy_control_mti\phy_control_001.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\phaser_out_mti\phaser_out_001.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\phaser_in_mti\phaser_in_001.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\out_fifo_mti\out_fifo_001.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\in_fifo_mti\in_fifo_001.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\ppc440_mti\ppc440_002.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\ppc405_adv_mti\ppc405_adv_002.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\pcie_internal_1_1_mti\pcie_internal_1_1_001.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\pcie_a1_mti\pcie_a1_002.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\pcie_3_0_mti\pcie_3_0_001.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\pcie_2_1_mti\pcie_2_1_001.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\pcie_2_0_mti\pcie_2_0_001.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\oserdese2_mti\oserdese2_001.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\mcb_mti\mcb_002.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\iserdese2_mti\iserdese2_001.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\gtxe2_common_mti\gtxe2_common_001.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\gtxe2_channel_mti\gtxe2_channel_001.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\gtxe1_mti\gtxe1_001.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\gtx_dual_fast_mti\gtx_dual_fast_001.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\gtpe2_common_mti\gtpe2_common_001.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\gtpe2_channel_mti\gtpe2_channel_001.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\gtpa1_dual_mti\gtpa1_dual_002.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\gtp_dual_fast_mti\gtp_dual_fast_001.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\gthe2_common_mti\gthe2_common_001.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\gthe2_channel_mti\gthe2_channel_001.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\gthe1_quad_mti\gthe1_quad_001.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\gt11_mti\gt11_001.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\emac_mti\emac_002.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\pcie_a1_mti\pcie_a1_001.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\mcb_mti\mcb_001.vp \
		 /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\secureip\mti\gtpa1_dual_mti\gtpa1_dual_001.vp

# Generated by vmake version 2.2

# Define path to each library
LIB_GRLIB = modelsim/grlib
LIB_WORK = /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/mti_se/10.1c/nt64/unisim
LIB_STD = /cygdrive/c/modeltech64_10.1c/win64/../std
LIB_IEEE = /cygdrive/c/modeltech64_10.1c/win64/../ieee
LIB_UNISIM = /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/mti_se/10.1c/nt64/unisim

# Define path to each design unit
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
IEEE__std_logic_textio = $(LIB_IEEE)/std_logic_textio/_primary.dat
IEEE__std_logic_unsigned = $(LIB_IEEE)/std_logic_unsigned/_primary.dat
IEEE__std_logic_signed = $(LIB_IEEE)/std_logic_signed/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
IEEE__std_logic_arith = $(LIB_IEEE)/std_logic_arith/_primary.dat
IEEE__vital_timing = $(LIB_IEEE)/vital_timing/_primary.dat
IEEE__vital_primitives = $(LIB_IEEE)/vital_primitives/_primary.dat
UNISIM__zhold_delay__zhold_delay_v = $(LIB_UNISIM)/zhold_delay/zhold_delay_v.dat
UNISIM__zhold_delay = $(LIB_UNISIM)/zhold_delay/_primary.dat
UNISIM__xorcy_l__xorcy_l_v = $(LIB_UNISIM)/xorcy_l/xorcy_l_v.dat
UNISIM__xorcy_l = $(LIB_UNISIM)/xorcy_l/_primary.dat
UNISIM__xorcy_d__xorcy_d_v = $(LIB_UNISIM)/xorcy_d/xorcy_d_v.dat
UNISIM__xorcy_d = $(LIB_UNISIM)/xorcy_d/_primary.dat
UNISIM__xorcy__xorcy_v = $(LIB_UNISIM)/xorcy/xorcy_v.dat
UNISIM__xorcy = $(LIB_UNISIM)/xorcy/_primary.dat
UNISIM__xor5__xor5_v = $(LIB_UNISIM)/xor5/xor5_v.dat
UNISIM__xor5 = $(LIB_UNISIM)/xor5/_primary.dat
UNISIM__xor4__xor4_v = $(LIB_UNISIM)/xor4/xor4_v.dat
UNISIM__xor4 = $(LIB_UNISIM)/xor4/_primary.dat
UNISIM__xor3__xor3_v = $(LIB_UNISIM)/xor3/xor3_v.dat
UNISIM__xor3 = $(LIB_UNISIM)/xor3/_primary.dat
UNISIM__xor2__xor2_v = $(LIB_UNISIM)/xor2/xor2_v.dat
UNISIM__xor2 = $(LIB_UNISIM)/xor2/_primary.dat
UNISIM__xnor5__xnor5_v = $(LIB_UNISIM)/xnor5/xnor5_v.dat
UNISIM__xnor5 = $(LIB_UNISIM)/xnor5/_primary.dat
UNISIM__xnor4__xnor4_v = $(LIB_UNISIM)/xnor4/xnor4_v.dat
UNISIM__xnor4 = $(LIB_UNISIM)/xnor4/_primary.dat
UNISIM__xnor3__xnor3_v = $(LIB_UNISIM)/xnor3/xnor3_v.dat
UNISIM__xnor3 = $(LIB_UNISIM)/xnor3/_primary.dat
UNISIM__xnor2__xnor2_v = $(LIB_UNISIM)/xnor2/xnor2_v.dat
UNISIM__xnor2 = $(LIB_UNISIM)/xnor2/_primary.dat
UNISIM__xadc__xadc_v = $(LIB_UNISIM)/xadc/xadc_v.dat
UNISIM__xadc = $(LIB_UNISIM)/xadc/_primary.dat
UNISIM__x_dcm_sp_maximum_period_check__x_dcm_sp_maximum_period_check_v = $(LIB_UNISIM)/x_dcm_sp_maximum_period_check/x_dcm_sp_maximum_period_check_v.dat
UNISIM__x_dcm_sp_maximum_period_check = $(LIB_UNISIM)/x_dcm_sp_maximum_period_check/_primary.dat
UNISIM__x_dcm_sp_clock_lost__x_dcm_sp_clock_lost_v = $(LIB_UNISIM)/x_dcm_sp_clock_lost/x_dcm_sp_clock_lost_v.dat
UNISIM__x_dcm_sp_clock_lost = $(LIB_UNISIM)/x_dcm_sp_clock_lost/_primary.dat
UNISIM__x_dcm_sp_clock_divide_by_2__x_dcm_sp_clock_divide_by_2_v = $(LIB_UNISIM)/x_dcm_sp_clock_divide_by_2/x_dcm_sp_clock_divide_by_2_v.dat
UNISIM__x_dcm_sp_clock_divide_by_2 = $(LIB_UNISIM)/x_dcm_sp_clock_divide_by_2/_primary.dat
UNISIM__x_dcm_sp__x_dcm_sp_v = $(LIB_UNISIM)/x_dcm_sp/x_dcm_sp_v.dat
UNISIM__x_dcm_sp = $(LIB_UNISIM)/x_dcm_sp/_primary.dat
UNISIM__x_dcm_maximum_period_check__x_dcm_maximum_period_check_v = $(LIB_UNISIM)/x_dcm_maximum_period_check/x_dcm_maximum_period_check_v.dat
UNISIM__x_dcm_maximum_period_check = $(LIB_UNISIM)/x_dcm_maximum_period_check/_primary.dat
UNISIM__x_dcm_clock_lost__x_dcm_clock_lost_v = $(LIB_UNISIM)/x_dcm_clock_lost/x_dcm_clock_lost_v.dat
UNISIM__x_dcm_clock_lost = $(LIB_UNISIM)/x_dcm_clock_lost/_primary.dat
UNISIM__x_dcm_clock_divide_by_2__x_dcm_clock_divide_by_2_v = $(LIB_UNISIM)/x_dcm_clock_divide_by_2/x_dcm_clock_divide_by_2_v.dat
UNISIM__x_dcm_clock_divide_by_2 = $(LIB_UNISIM)/x_dcm_clock_divide_by_2/_primary.dat
UNISIM__x_dcm__x_dcm_v = $(LIB_UNISIM)/x_dcm/x_dcm_v.dat
UNISIM__x_dcm = $(LIB_UNISIM)/x_dcm/_primary.dat
UNISIM__x_clkdll_maximum_period_check__x_clkdll_maximum_period_check_v = $(LIB_UNISIM)/x_clkdll_maximum_period_check/x_clkdll_maximum_period_check_v.dat
UNISIM__x_clkdll_maximum_period_check = $(LIB_UNISIM)/x_clkdll_maximum_period_check/_primary.dat
UNISIM__wireand__wireand_v = $(LIB_UNISIM)/wireand/wireand_v.dat
UNISIM__wireand = $(LIB_UNISIM)/wireand/_primary.dat
UNISIM__vpkg__body = $(LIB_UNISIM)/vpkg/body.dat
UNISIM__vpkg = $(LIB_UNISIM)/vpkg/_primary.dat
UNISIM__vcomponents = $(LIB_UNISIM)/vcomponents/_primary.dat
UNISIM__vcc__vcc_v = $(LIB_UNISIM)/vcc/vcc_v.dat
UNISIM__vcc = $(LIB_UNISIM)/vcc/_primary.dat
UNISIM__usr_accesse2__usr_accesse2_v = $(LIB_UNISIM)/usr_accesse2/usr_accesse2_v.dat
UNISIM__usr_accesse2 = $(LIB_UNISIM)/usr_accesse2/_primary.dat
UNISIM__usr_access_virtex6__usr_access_virtex6_v = $(LIB_UNISIM)/usr_access_virtex6/usr_access_virtex6_v.dat
UNISIM__usr_access_virtex6 = $(LIB_UNISIM)/usr_access_virtex6/_primary.dat
UNISIM__usr_access_virtex5__usr_access_virtex5_v = $(LIB_UNISIM)/usr_access_virtex5/usr_access_virtex5_v.dat
UNISIM__usr_access_virtex5 = $(LIB_UNISIM)/usr_access_virtex5/_primary.dat
UNISIM__usr_access_virtex4__usr_access_virtex4_v = $(LIB_UNISIM)/usr_access_virtex4/usr_access_virtex4_v.dat
UNISIM__usr_access_virtex4 = $(LIB_UNISIM)/usr_access_virtex4/_primary.dat
UNISIM__txbuffer_oserdese1_vhd__txbuffer_oserdese1_vhd_v = $(LIB_UNISIM)/txbuffer_oserdese1_vhd/txbuffer_oserdese1_vhd_v.dat
UNISIM__txbuffer_oserdese1_vhd = $(LIB_UNISIM)/txbuffer_oserdese1_vhd/_primary.dat
UNISIM__trif_oserdese1_vhd__trif_oserdese1_vhd_v = $(LIB_UNISIM)/trif_oserdese1_vhd/trif_oserdese1_vhd_v.dat
UNISIM__trif_oserdese1_vhd = $(LIB_UNISIM)/trif_oserdese1_vhd/_primary.dat
UNISIM__tout_oserdese1_vhd__tout_oserdese1_vhd_v = $(LIB_UNISIM)/tout_oserdese1_vhd/tout_oserdese1_vhd_v.dat
UNISIM__tout_oserdese1_vhd = $(LIB_UNISIM)/tout_oserdese1_vhd/_primary.dat
UNISIM__tocbuf__tocbuf_v = $(LIB_UNISIM)/tocbuf/tocbuf_v.dat
UNISIM__tocbuf = $(LIB_UNISIM)/tocbuf/_primary.dat
UNISIM__toc__toc_v = $(LIB_UNISIM)/toc/toc_v.dat
UNISIM__toc = $(LIB_UNISIM)/toc/_primary.dat
UNISIM__timespec__timespec_v = $(LIB_UNISIM)/timespec/timespec_v.dat
UNISIM__timespec = $(LIB_UNISIM)/timespec/_primary.dat
UNISIM__timegrp__timegrp_v = $(LIB_UNISIM)/timegrp/timegrp_v.dat
UNISIM__timegrp = $(LIB_UNISIM)/timegrp/_primary.dat
UNISIM__temac_single__temac_single_v = $(LIB_UNISIM)/temac_single/temac_single_v.dat
UNISIM__temac_single = $(LIB_UNISIM)/temac_single/_primary.dat
UNISIM__temac__temac_v = $(LIB_UNISIM)/temac/temac_v.dat
UNISIM__temac = $(LIB_UNISIM)/temac/_primary.dat
UNISIM__tblock__tblock_v = $(LIB_UNISIM)/tblock/tblock_v.dat
UNISIM__tblock = $(LIB_UNISIM)/tblock/_primary.dat
UNISIM__sysmon__sysmon_v = $(LIB_UNISIM)/sysmon/sysmon_v.dat
UNISIM__sysmon = $(LIB_UNISIM)/sysmon/_primary.dat
UNISIM__suspend_sync__suspend_sync_v = $(LIB_UNISIM)/suspend_sync/suspend_sync_v.dat
UNISIM__suspend_sync = $(LIB_UNISIM)/suspend_sync/_primary.dat
UNISIM__startupe2__startupe2_v = $(LIB_UNISIM)/startupe2/startupe2_v.dat
UNISIM__startupe2 = $(LIB_UNISIM)/startupe2/_primary.dat
UNISIM__startup_virtex6__startup_virtex6_v = $(LIB_UNISIM)/startup_virtex6/startup_virtex6_v.dat
UNISIM__startup_virtex6 = $(LIB_UNISIM)/startup_virtex6/_primary.dat
UNISIM__startup_virtex5__startup_virtex5_v = $(LIB_UNISIM)/startup_virtex5/startup_virtex5_v.dat
UNISIM__startup_virtex5 = $(LIB_UNISIM)/startup_virtex5/_primary.dat
UNISIM__startup_virtex4__startup_virtex4_v = $(LIB_UNISIM)/startup_virtex4/startup_virtex4_v.dat
UNISIM__startup_virtex4 = $(LIB_UNISIM)/startup_virtex4/_primary.dat
UNISIM__startup_spartan6__startup_spartan6_v = $(LIB_UNISIM)/startup_spartan6/startup_spartan6_v.dat
UNISIM__startup_spartan6 = $(LIB_UNISIM)/startup_spartan6/_primary.dat
UNISIM__startup_spartan3e__startup_spartan3e_v = $(LIB_UNISIM)/startup_spartan3e/startup_spartan3e_v.dat
UNISIM__startup_spartan3e = $(LIB_UNISIM)/startup_spartan3e/_primary.dat
UNISIM__startup_spartan3a__startup_spartan3a_v = $(LIB_UNISIM)/startup_spartan3a/startup_spartan3a_v.dat
UNISIM__startup_spartan3a = $(LIB_UNISIM)/startup_spartan3a/_primary.dat
UNISIM__startup_spartan3__startup_spartan3_v = $(LIB_UNISIM)/startup_spartan3/startup_spartan3_v.dat
UNISIM__startup_spartan3 = $(LIB_UNISIM)/startup_spartan3/_primary.dat
UNISIM__startup_fpgacore__startup_fpgacore_v = $(LIB_UNISIM)/startup_fpgacore/startup_fpgacore_v.dat
UNISIM__startup_fpgacore = $(LIB_UNISIM)/startup_fpgacore/_primary.dat
UNISIM__startbuf_virtex4__startbuf_virtex4_v = $(LIB_UNISIM)/startbuf_virtex4/startbuf_virtex4_v.dat
UNISIM__startbuf_virtex4 = $(LIB_UNISIM)/startbuf_virtex4/_primary.dat
UNISIM__startbuf_virtex2__startbuf_virtex2_v = $(LIB_UNISIM)/startbuf_virtex2/startbuf_virtex2_v.dat
UNISIM__startbuf_virtex2 = $(LIB_UNISIM)/startbuf_virtex2/_primary.dat
UNISIM__startbuf_virtex__startbuf_virtex_v = $(LIB_UNISIM)/startbuf_virtex/startbuf_virtex_v.dat
UNISIM__startbuf_virtex = $(LIB_UNISIM)/startbuf_virtex/_primary.dat
UNISIM__startbuf_spartan3__startbuf_spartan3_v = $(LIB_UNISIM)/startbuf_spartan3/startbuf_spartan3_v.dat
UNISIM__startbuf_spartan3 = $(LIB_UNISIM)/startbuf_spartan3/_primary.dat
UNISIM__startbuf_spartan2__startbuf_spartan2_v = $(LIB_UNISIM)/startbuf_spartan2/startbuf_spartan2_v.dat
UNISIM__startbuf_spartan2 = $(LIB_UNISIM)/startbuf_spartan2/_primary.dat
UNISIM__startbuf_fpgacore__startbuf_fpgacore_v = $(LIB_UNISIM)/startbuf_fpgacore/startbuf_fpgacore_v.dat
UNISIM__startbuf_fpgacore = $(LIB_UNISIM)/startbuf_fpgacore/_primary.dat
UNISIM__srlc32e__srlc32e_v = $(LIB_UNISIM)/srlc32e/srlc32e_v.dat
UNISIM__srlc32e = $(LIB_UNISIM)/srlc32e/_primary.dat
UNISIM__srlc16e_1__srlc16e_1_v = $(LIB_UNISIM)/srlc16e_1/srlc16e_1_v.dat
UNISIM__srlc16e_1 = $(LIB_UNISIM)/srlc16e_1/_primary.dat
UNISIM__srlc16e__srlc16e_v = $(LIB_UNISIM)/srlc16e/srlc16e_v.dat
UNISIM__srlc16e = $(LIB_UNISIM)/srlc16e/_primary.dat
UNISIM__srlc16_1__srlc16_1_v = $(LIB_UNISIM)/srlc16_1/srlc16_1_v.dat
UNISIM__srlc16_1 = $(LIB_UNISIM)/srlc16_1/_primary.dat
UNISIM__srlc16__srlc16_v = $(LIB_UNISIM)/srlc16/srlc16_v.dat
UNISIM__srlc16 = $(LIB_UNISIM)/srlc16/_primary.dat
UNISIM__srl16e_1__srl16e_1_v = $(LIB_UNISIM)/srl16e_1/srl16e_1_v.dat
UNISIM__srl16e_1 = $(LIB_UNISIM)/srl16e_1/_primary.dat
UNISIM__srl16e__srl16e_v = $(LIB_UNISIM)/srl16e/srl16e_v.dat
UNISIM__srl16e = $(LIB_UNISIM)/srl16e/_primary.dat
UNISIM__srl16_1__srl16_1_v = $(LIB_UNISIM)/srl16_1/srl16_1_v.dat
UNISIM__srl16_1 = $(LIB_UNISIM)/srl16_1/_primary.dat
UNISIM__srl16__srl16_v = $(LIB_UNISIM)/srl16/srl16_v.dat
UNISIM__srl16 = $(LIB_UNISIM)/srl16/_primary.dat
UNISIM__spi_access__spi_access_v = $(LIB_UNISIM)/spi_access/spi_access_v.dat
UNISIM__spi_access = $(LIB_UNISIM)/spi_access/_primary.dat
UNISIM__simple_simprim = $(LIB_UNISIM)/simple_simprim/_primary.dat
UNISIM__sim_confige2__sim_confige2_v = $(LIB_UNISIM)/sim_confige2/sim_confige2_v.dat
UNISIM__sim_confige2 = $(LIB_UNISIM)/sim_confige2/_primary.dat
UNISIM__sim_config_v6_serial__sim_config_v6_serial_v = $(LIB_UNISIM)/sim_config_v6_serial/sim_config_v6_serial_v.dat
UNISIM__sim_config_v6_serial = $(LIB_UNISIM)/sim_config_v6_serial/_primary.dat
UNISIM__sim_config_v6__sim_config_v6_v = $(LIB_UNISIM)/sim_config_v6/sim_config_v6_v.dat
UNISIM__sim_config_v6 = $(LIB_UNISIM)/sim_config_v6/_primary.dat
UNISIM__sim_config_v5_serial__sim_config_v5_serial_v = $(LIB_UNISIM)/sim_config_v5_serial/sim_config_v5_serial_v.dat
UNISIM__sim_config_v5_serial = $(LIB_UNISIM)/sim_config_v5_serial/_primary.dat
UNISIM__sim_config_v5__sim_config_v5_v = $(LIB_UNISIM)/sim_config_v5/sim_config_v5_v.dat
UNISIM__sim_config_v5 = $(LIB_UNISIM)/sim_config_v5/_primary.dat
UNISIM__sim_config_s6_serial__sim_config_s6_serial_v = $(LIB_UNISIM)/sim_config_s6_serial/sim_config_s6_serial_v.dat
UNISIM__sim_config_s6_serial = $(LIB_UNISIM)/sim_config_s6_serial/_primary.dat
UNISIM__sim_config_s6__sim_config_s6_v = $(LIB_UNISIM)/sim_config_s6/sim_config_s6_v.dat
UNISIM__sim_config_s6 = $(LIB_UNISIM)/sim_config_s6/_primary.dat
UNISIM__sim_config_s3a_serial__sim_config_s3a_serial_v = $(LIB_UNISIM)/sim_config_s3a_serial/sim_config_s3a_serial_v.dat
UNISIM__sim_config_s3a_serial = $(LIB_UNISIM)/sim_config_s3a_serial/_primary.dat
UNISIM__sim_config_s3a__sim_config_s3a_v = $(LIB_UNISIM)/sim_config_s3a/sim_config_s3a_v.dat
UNISIM__sim_config_s3a = $(LIB_UNISIM)/sim_config_s3a/_primary.dat
UNISIM__selfheal_oserdese1_vhd__selfheal_oserdese1_vhd_v = $(LIB_UNISIM)/selfheal_oserdese1_vhd/selfheal_oserdese1_vhd_v.dat
UNISIM__selfheal_oserdese1_vhd = $(LIB_UNISIM)/selfheal_oserdese1_vhd/_primary.dat
UNISIM__rom64x1__rom64x1_v = $(LIB_UNISIM)/rom64x1/rom64x1_v.dat
UNISIM__rom64x1 = $(LIB_UNISIM)/rom64x1/_primary.dat
UNISIM__rom32x1__rom32x1_v = $(LIB_UNISIM)/rom32x1/rom32x1_v.dat
UNISIM__rom32x1 = $(LIB_UNISIM)/rom32x1/_primary.dat
UNISIM__rom256x1__rom256x1_v = $(LIB_UNISIM)/rom256x1/rom256x1_v.dat
UNISIM__rom256x1 = $(LIB_UNISIM)/rom256x1/_primary.dat
UNISIM__rom16x1__rom16x1_v = $(LIB_UNISIM)/rom16x1/rom16x1_v.dat
UNISIM__rom16x1 = $(LIB_UNISIM)/rom16x1/_primary.dat
UNISIM__rom128x1__rom128x1_v = $(LIB_UNISIM)/rom128x1/rom128x1_v.dat
UNISIM__rom128x1 = $(LIB_UNISIM)/rom128x1/_primary.dat
UNISIM__rocbuf__rocbuf_v = $(LIB_UNISIM)/rocbuf/rocbuf_v.dat
UNISIM__rocbuf = $(LIB_UNISIM)/rocbuf/_primary.dat
UNISIM__roc__roc_v = $(LIB_UNISIM)/roc/roc_v.dat
UNISIM__roc = $(LIB_UNISIM)/roc/_primary.dat
UNISIM__rb36_internal_vhdl__rb36_internal_vhdl_v = $(LIB_UNISIM)/rb36_internal_vhdl/rb36_internal_vhdl_v.dat
UNISIM__rb36_internal_vhdl = $(LIB_UNISIM)/rb36_internal_vhdl/_primary.dat
UNISIM__rb18_internal_vhdl__rb18_internal_vhdl_v = $(LIB_UNISIM)/rb18_internal_vhdl/rb18_internal_vhdl_v.dat
UNISIM__rb18_internal_vhdl = $(LIB_UNISIM)/rb18_internal_vhdl/_primary.dat
UNISIM__rank12d_oserdese1_vhd__rank12d_oserdese1_vhd_v = $(LIB_UNISIM)/rank12d_oserdese1_vhd/rank12d_oserdese1_vhd_v.dat
UNISIM__rank12d_oserdese1_vhd = $(LIB_UNISIM)/rank12d_oserdese1_vhd/_primary.dat
UNISIM__ramb8bwer__ramb8bwer_v = $(LIB_UNISIM)/ramb8bwer/ramb8bwer_v.dat
UNISIM__ramb8bwer = $(LIB_UNISIM)/ramb8bwer/_primary.dat
UNISIM__ramb4_sx_sx__behav = $(LIB_UNISIM)/ramb4_sx_sx/behav.dat
UNISIM__ramb4_sx_sx = $(LIB_UNISIM)/ramb4_sx_sx/_primary.dat
UNISIM__ramb4_s8_s8__ramb4_s8_s8_v = $(LIB_UNISIM)/ramb4_s8_s8/ramb4_s8_s8_v.dat
UNISIM__ramb4_s8_s8__behav = $(LIB_UNISIM)/ramb4_s8_s8/behav.dat
UNISIM__ramb4_s8_s8 = $(LIB_UNISIM)/ramb4_s8_s8/_primary.dat
UNISIM__ramb4_s8_s16__ramb4_s8_s16_v = $(LIB_UNISIM)/ramb4_s8_s16/ramb4_s8_s16_v.dat
UNISIM__ramb4_s8_s16 = $(LIB_UNISIM)/ramb4_s8_s16/_primary.dat
UNISIM__ramb4_s8__ramb4_s8_v = $(LIB_UNISIM)/ramb4_s8/ramb4_s8_v.dat
UNISIM__ramb4_s8__behav = $(LIB_UNISIM)/ramb4_s8/behav.dat
UNISIM__ramb4_s8 = $(LIB_UNISIM)/ramb4_s8/_primary.dat
UNISIM__ramb4_s4_s8__ramb4_s4_s8_v = $(LIB_UNISIM)/ramb4_s4_s8/ramb4_s4_s8_v.dat
UNISIM__ramb4_s4_s8 = $(LIB_UNISIM)/ramb4_s4_s8/_primary.dat
UNISIM__ramb4_s4_s4__ramb4_s4_s4_v = $(LIB_UNISIM)/ramb4_s4_s4/ramb4_s4_s4_v.dat
UNISIM__ramb4_s4_s4__behav = $(LIB_UNISIM)/ramb4_s4_s4/behav.dat
UNISIM__ramb4_s4_s4 = $(LIB_UNISIM)/ramb4_s4_s4/_primary.dat
UNISIM__ramb4_s4_s16__ramb4_s4_s16_v = $(LIB_UNISIM)/ramb4_s4_s16/ramb4_s4_s16_v.dat
UNISIM__ramb4_s4_s16 = $(LIB_UNISIM)/ramb4_s4_s16/_primary.dat
UNISIM__ramb4_s4__ramb4_s4_v = $(LIB_UNISIM)/ramb4_s4/ramb4_s4_v.dat
UNISIM__ramb4_s4__behav = $(LIB_UNISIM)/ramb4_s4/behav.dat
UNISIM__ramb4_s4 = $(LIB_UNISIM)/ramb4_s4/_primary.dat
UNISIM__ramb4_s2_s8__ramb4_s2_s8_v = $(LIB_UNISIM)/ramb4_s2_s8/ramb4_s2_s8_v.dat
UNISIM__ramb4_s2_s8 = $(LIB_UNISIM)/ramb4_s2_s8/_primary.dat
UNISIM__ramb4_s2_s4__ramb4_s2_s4_v = $(LIB_UNISIM)/ramb4_s2_s4/ramb4_s2_s4_v.dat
UNISIM__ramb4_s2_s4 = $(LIB_UNISIM)/ramb4_s2_s4/_primary.dat
UNISIM__ramb4_s2_s2__ramb4_s2_s2_v = $(LIB_UNISIM)/ramb4_s2_s2/ramb4_s2_s2_v.dat
UNISIM__ramb4_s2_s2__behav = $(LIB_UNISIM)/ramb4_s2_s2/behav.dat
UNISIM__ramb4_s2_s2 = $(LIB_UNISIM)/ramb4_s2_s2/_primary.dat
UNISIM__ramb4_s2_s16__ramb4_s2_s16_v = $(LIB_UNISIM)/ramb4_s2_s16/ramb4_s2_s16_v.dat
UNISIM__ramb4_s2_s16 = $(LIB_UNISIM)/ramb4_s2_s16/_primary.dat
UNISIM__ramb4_s2__ramb4_s2_v = $(LIB_UNISIM)/ramb4_s2/ramb4_s2_v.dat
UNISIM__ramb4_s2__behav = $(LIB_UNISIM)/ramb4_s2/behav.dat
UNISIM__ramb4_s2 = $(LIB_UNISIM)/ramb4_s2/_primary.dat
UNISIM__ramb4_s1_s8__ramb4_s1_s8_v = $(LIB_UNISIM)/ramb4_s1_s8/ramb4_s1_s8_v.dat
UNISIM__ramb4_s1_s8 = $(LIB_UNISIM)/ramb4_s1_s8/_primary.dat
UNISIM__ramb4_s1_s4__ramb4_s1_s4_v = $(LIB_UNISIM)/ramb4_s1_s4/ramb4_s1_s4_v.dat
UNISIM__ramb4_s1_s4 = $(LIB_UNISIM)/ramb4_s1_s4/_primary.dat
UNISIM__ramb4_s1_s2__ramb4_s1_s2_v = $(LIB_UNISIM)/ramb4_s1_s2/ramb4_s1_s2_v.dat
UNISIM__ramb4_s1_s2 = $(LIB_UNISIM)/ramb4_s1_s2/_primary.dat
UNISIM__ramb4_s1_s16__ramb4_s1_s16_v = $(LIB_UNISIM)/ramb4_s1_s16/ramb4_s1_s16_v.dat
UNISIM__ramb4_s1_s16 = $(LIB_UNISIM)/ramb4_s1_s16/_primary.dat
UNISIM__ramb4_s1_s1__ramb4_s1_s1_v = $(LIB_UNISIM)/ramb4_s1_s1/ramb4_s1_s1_v.dat
UNISIM__ramb4_s1_s1__behav = $(LIB_UNISIM)/ramb4_s1_s1/behav.dat
UNISIM__ramb4_s1_s1 = $(LIB_UNISIM)/ramb4_s1_s1/_primary.dat
UNISIM__ramb4_s16_s16__ramb4_s16_s16_v = $(LIB_UNISIM)/ramb4_s16_s16/ramb4_s16_s16_v.dat
UNISIM__ramb4_s16_s16__behav = $(LIB_UNISIM)/ramb4_s16_s16/behav.dat
UNISIM__ramb4_s16_s16 = $(LIB_UNISIM)/ramb4_s16_s16/_primary.dat
UNISIM__ramb4_s16__ramb4_s16_v = $(LIB_UNISIM)/ramb4_s16/ramb4_s16_v.dat
UNISIM__ramb4_s16__behav = $(LIB_UNISIM)/ramb4_s16/behav.dat
UNISIM__ramb4_s16 = $(LIB_UNISIM)/ramb4_s16/_primary.dat
UNISIM__ramb4_s1__ramb4_s1_v = $(LIB_UNISIM)/ramb4_s1/ramb4_s1_v.dat
UNISIM__ramb4_s1__behav = $(LIB_UNISIM)/ramb4_s1/behav.dat
UNISIM__ramb4_s1 = $(LIB_UNISIM)/ramb4_s1/_primary.dat
UNISIM__ramb4_generic__behavioral = $(LIB_UNISIM)/ramb4_generic/behavioral.dat
UNISIM__ramb4_generic = $(LIB_UNISIM)/ramb4_generic/_primary.dat
UNISIM__ramb36sdp_exp__ramb36sdp_exp_v = $(LIB_UNISIM)/ramb36sdp_exp/ramb36sdp_exp_v.dat
UNISIM__ramb36sdp_exp = $(LIB_UNISIM)/ramb36sdp_exp/_primary.dat
UNISIM__ramb36sdp__ramb36sdp_v = $(LIB_UNISIM)/ramb36sdp/ramb36sdp_v.dat
UNISIM__ramb36sdp = $(LIB_UNISIM)/ramb36sdp/_primary.dat
UNISIM__ramb36e1__ramb36e1_v = $(LIB_UNISIM)/ramb36e1/ramb36e1_v.dat
UNISIM__ramb36e1 = $(LIB_UNISIM)/ramb36e1/_primary.dat
UNISIM__ramb36_exp__ramb36_exp_v = $(LIB_UNISIM)/ramb36_exp/ramb36_exp_v.dat
UNISIM__ramb36_exp = $(LIB_UNISIM)/ramb36_exp/_primary.dat
UNISIM__ramb36__ramb36_v = $(LIB_UNISIM)/ramb36/ramb36_v.dat
UNISIM__ramb36 = $(LIB_UNISIM)/ramb36/_primary.dat
UNISIM__ramb32_s64_ecc__ramb32_s64_ecc_v = $(LIB_UNISIM)/ramb32_s64_ecc/ramb32_s64_ecc_v.dat
UNISIM__ramb32_s64_ecc = $(LIB_UNISIM)/ramb32_s64_ecc/_primary.dat
UNISIM__ramb18sdp__ramb18sdp_v = $(LIB_UNISIM)/ramb18sdp/ramb18sdp_v.dat
UNISIM__ramb18sdp = $(LIB_UNISIM)/ramb18sdp/_primary.dat
UNISIM__ramb18e1__ramb18e1_v = $(LIB_UNISIM)/ramb18e1/ramb18e1_v.dat
UNISIM__ramb18e1 = $(LIB_UNISIM)/ramb18e1/_primary.dat
UNISIM__ramb18__ramb18_v = $(LIB_UNISIM)/ramb18/ramb18_v.dat
UNISIM__ramb18 = $(LIB_UNISIM)/ramb18/_primary.dat
UNISIM__ramb16bwer__ramb16bwer_v = $(LIB_UNISIM)/ramb16bwer/ramb16bwer_v.dat
UNISIM__ramb16bwer = $(LIB_UNISIM)/ramb16bwer/_primary.dat
UNISIM__ramb16bwe_s36_s9__ramb16bwe_s36_s9_v = $(LIB_UNISIM)/ramb16bwe_s36_s9/ramb16bwe_s36_s9_v.dat
UNISIM__ramb16bwe_s36_s9 = $(LIB_UNISIM)/ramb16bwe_s36_s9/_primary.dat
UNISIM__ramb16bwe_s36_s36__ramb16bwe_s36_s36_v = $(LIB_UNISIM)/ramb16bwe_s36_s36/ramb16bwe_s36_s36_v.dat
UNISIM__ramb16bwe_s36_s36 = $(LIB_UNISIM)/ramb16bwe_s36_s36/_primary.dat
UNISIM__ramb16bwe_s36_s18__ramb16bwe_s36_s18_v = $(LIB_UNISIM)/ramb16bwe_s36_s18/ramb16bwe_s36_s18_v.dat
UNISIM__ramb16bwe_s36_s18 = $(LIB_UNISIM)/ramb16bwe_s36_s18/_primary.dat
UNISIM__ramb16bwe_s36__ramb16bwe_s36_v = $(LIB_UNISIM)/ramb16bwe_s36/ramb16bwe_s36_v.dat
UNISIM__ramb16bwe_s36 = $(LIB_UNISIM)/ramb16bwe_s36/_primary.dat
UNISIM__ramb16bwe_s18_s9__ramb16bwe_s18_s9_v = $(LIB_UNISIM)/ramb16bwe_s18_s9/ramb16bwe_s18_s9_v.dat
UNISIM__ramb16bwe_s18_s9 = $(LIB_UNISIM)/ramb16bwe_s18_s9/_primary.dat
UNISIM__ramb16bwe_s18_s18__ramb16bwe_s18_s18_v = $(LIB_UNISIM)/ramb16bwe_s18_s18/ramb16bwe_s18_s18_v.dat
UNISIM__ramb16bwe_s18_s18 = $(LIB_UNISIM)/ramb16bwe_s18_s18/_primary.dat
UNISIM__ramb16bwe_s18__ramb16bwe_s18_v = $(LIB_UNISIM)/ramb16bwe_s18/ramb16bwe_s18_v.dat
UNISIM__ramb16bwe_s18 = $(LIB_UNISIM)/ramb16bwe_s18/_primary.dat
UNISIM__ramb16bwe__ramb16bwe_v = $(LIB_UNISIM)/ramb16bwe/ramb16bwe_v.dat
UNISIM__ramb16bwe = $(LIB_UNISIM)/ramb16bwe/_primary.dat
UNISIM__ramb16_sx__behav = $(LIB_UNISIM)/ramb16_sx/behav.dat
UNISIM__ramb16_sx = $(LIB_UNISIM)/ramb16_sx/_primary.dat
UNISIM__ramb16_s9_s9__ramb16_s9_s9_v = $(LIB_UNISIM)/ramb16_s9_s9/ramb16_s9_s9_v.dat
UNISIM__ramb16_s9_s9__behav = $(LIB_UNISIM)/ramb16_s9_s9/behav.dat
UNISIM__ramb16_s9_s9 = $(LIB_UNISIM)/ramb16_s9_s9/_primary.dat
UNISIM__ramb16_s9_s36__ramb16_s9_s36_v = $(LIB_UNISIM)/ramb16_s9_s36/ramb16_s9_s36_v.dat
UNISIM__ramb16_s9_s36 = $(LIB_UNISIM)/ramb16_s9_s36/_primary.dat
UNISIM__ramb16_s9_s18__ramb16_s9_s18_v = $(LIB_UNISIM)/ramb16_s9_s18/ramb16_s9_s18_v.dat
UNISIM__ramb16_s9_s18 = $(LIB_UNISIM)/ramb16_s9_s18/_primary.dat
UNISIM__ramb16_s9__ramb16_s9_v = $(LIB_UNISIM)/ramb16_s9/ramb16_s9_v.dat
UNISIM__ramb16_s9__behav = $(LIB_UNISIM)/ramb16_s9/behav.dat
UNISIM__ramb16_s9 = $(LIB_UNISIM)/ramb16_s9/_primary.dat
UNISIM__ramb16_s4_s9__ramb16_s4_s9_v = $(LIB_UNISIM)/ramb16_s4_s9/ramb16_s4_s9_v.dat
UNISIM__ramb16_s4_s9 = $(LIB_UNISIM)/ramb16_s4_s9/_primary.dat
UNISIM__ramb16_s4_s4__ramb16_s4_s4_v = $(LIB_UNISIM)/ramb16_s4_s4/ramb16_s4_s4_v.dat
UNISIM__ramb16_s4_s4__behav = $(LIB_UNISIM)/ramb16_s4_s4/behav.dat
UNISIM__ramb16_s4_s4 = $(LIB_UNISIM)/ramb16_s4_s4/_primary.dat
UNISIM__ramb16_s4_s36__ramb16_s4_s36_v = $(LIB_UNISIM)/ramb16_s4_s36/ramb16_s4_s36_v.dat
UNISIM__ramb16_s4_s36 = $(LIB_UNISIM)/ramb16_s4_s36/_primary.dat
UNISIM__ramb16_s4_s18__ramb16_s4_s18_v = $(LIB_UNISIM)/ramb16_s4_s18/ramb16_s4_s18_v.dat
UNISIM__ramb16_s4_s18 = $(LIB_UNISIM)/ramb16_s4_s18/_primary.dat
UNISIM__ramb16_s4__ramb16_s4_v = $(LIB_UNISIM)/ramb16_s4/ramb16_s4_v.dat
UNISIM__ramb16_s4__behav = $(LIB_UNISIM)/ramb16_s4/behav.dat
UNISIM__ramb16_s4 = $(LIB_UNISIM)/ramb16_s4/_primary.dat
UNISIM__ramb16_s36_s36__ramb16_s36_s36_v = $(LIB_UNISIM)/ramb16_s36_s36/ramb16_s36_s36_v.dat
UNISIM__ramb16_s36_s36__behav = $(LIB_UNISIM)/ramb16_s36_s36/behav.dat
UNISIM__ramb16_s36_s36 = $(LIB_UNISIM)/ramb16_s36_s36/_primary.dat
UNISIM__ramb16_s36__ramb16_s36_v = $(LIB_UNISIM)/ramb16_s36/ramb16_s36_v.dat
UNISIM__ramb16_s36__behav = $(LIB_UNISIM)/ramb16_s36/behav.dat
UNISIM__ramb16_s36 = $(LIB_UNISIM)/ramb16_s36/_primary.dat
UNISIM__ramb16_s2_s9__ramb16_s2_s9_v = $(LIB_UNISIM)/ramb16_s2_s9/ramb16_s2_s9_v.dat
UNISIM__ramb16_s2_s9 = $(LIB_UNISIM)/ramb16_s2_s9/_primary.dat
UNISIM__ramb16_s2_s4__ramb16_s2_s4_v = $(LIB_UNISIM)/ramb16_s2_s4/ramb16_s2_s4_v.dat
UNISIM__ramb16_s2_s4 = $(LIB_UNISIM)/ramb16_s2_s4/_primary.dat
UNISIM__ramb16_s2_s36__ramb16_s2_s36_v = $(LIB_UNISIM)/ramb16_s2_s36/ramb16_s2_s36_v.dat
UNISIM__ramb16_s2_s36 = $(LIB_UNISIM)/ramb16_s2_s36/_primary.dat
UNISIM__ramb16_s2_s2__ramb16_s2_s2_v = $(LIB_UNISIM)/ramb16_s2_s2/ramb16_s2_s2_v.dat
UNISIM__ramb16_s2_s2__behav = $(LIB_UNISIM)/ramb16_s2_s2/behav.dat
UNISIM__ramb16_s2_s2 = $(LIB_UNISIM)/ramb16_s2_s2/_primary.dat
UNISIM__ramb16_s2_s18__ramb16_s2_s18_v = $(LIB_UNISIM)/ramb16_s2_s18/ramb16_s2_s18_v.dat
UNISIM__ramb16_s2_s18 = $(LIB_UNISIM)/ramb16_s2_s18/_primary.dat
UNISIM__ramb16_s2__ramb16_s2_v = $(LIB_UNISIM)/ramb16_s2/ramb16_s2_v.dat
UNISIM__ramb16_s2__behav = $(LIB_UNISIM)/ramb16_s2/behav.dat
UNISIM__ramb16_s2 = $(LIB_UNISIM)/ramb16_s2/_primary.dat
UNISIM__ramb16_s1_s9__ramb16_s1_s9_v = $(LIB_UNISIM)/ramb16_s1_s9/ramb16_s1_s9_v.dat
UNISIM__ramb16_s1_s9 = $(LIB_UNISIM)/ramb16_s1_s9/_primary.dat
UNISIM__ramb16_s1_s4__ramb16_s1_s4_v = $(LIB_UNISIM)/ramb16_s1_s4/ramb16_s1_s4_v.dat
UNISIM__ramb16_s1_s4 = $(LIB_UNISIM)/ramb16_s1_s4/_primary.dat
UNISIM__ramb16_s1_s36__ramb16_s1_s36_v = $(LIB_UNISIM)/ramb16_s1_s36/ramb16_s1_s36_v.dat
UNISIM__ramb16_s1_s36 = $(LIB_UNISIM)/ramb16_s1_s36/_primary.dat
UNISIM__ramb16_s1_s2__ramb16_s1_s2_v = $(LIB_UNISIM)/ramb16_s1_s2/ramb16_s1_s2_v.dat
UNISIM__ramb16_s1_s2 = $(LIB_UNISIM)/ramb16_s1_s2/_primary.dat
UNISIM__ramb16_s1_s18__ramb16_s1_s18_v = $(LIB_UNISIM)/ramb16_s1_s18/ramb16_s1_s18_v.dat
UNISIM__ramb16_s1_s18 = $(LIB_UNISIM)/ramb16_s1_s18/_primary.dat
UNISIM__ramb16_s1_s1__ramb16_s1_s1_v = $(LIB_UNISIM)/ramb16_s1_s1/ramb16_s1_s1_v.dat
UNISIM__ramb16_s1_s1__behav = $(LIB_UNISIM)/ramb16_s1_s1/behav.dat
UNISIM__ramb16_s1_s1 = $(LIB_UNISIM)/ramb16_s1_s1/_primary.dat
UNISIM__ramb16_s18_s36__ramb16_s18_s36_v = $(LIB_UNISIM)/ramb16_s18_s36/ramb16_s18_s36_v.dat
UNISIM__ramb16_s18_s36 = $(LIB_UNISIM)/ramb16_s18_s36/_primary.dat
UNISIM__ramb16_s18_s18__ramb16_s18_s18_v = $(LIB_UNISIM)/ramb16_s18_s18/ramb16_s18_s18_v.dat
UNISIM__ramb16_s18_s18__behav = $(LIB_UNISIM)/ramb16_s18_s18/behav.dat
UNISIM__ramb16_s18_s18 = $(LIB_UNISIM)/ramb16_s18_s18/_primary.dat
UNISIM__ramb16_s18__ramb16_s18_v = $(LIB_UNISIM)/ramb16_s18/ramb16_s18_v.dat
UNISIM__ramb16_s18__behav = $(LIB_UNISIM)/ramb16_s18/behav.dat
UNISIM__ramb16_s18 = $(LIB_UNISIM)/ramb16_s18/_primary.dat
UNISIM__ramb16_s1__ramb16_s1_v = $(LIB_UNISIM)/ramb16_s1/ramb16_s1_v.dat
UNISIM__ramb16_s1__behav = $(LIB_UNISIM)/ramb16_s1/behav.dat
UNISIM__ramb16_s1 = $(LIB_UNISIM)/ramb16_s1/_primary.dat
UNISIM__ramb16__ramb16_v = $(LIB_UNISIM)/ramb16/ramb16_v.dat
UNISIM__ramb16 = $(LIB_UNISIM)/ramb16/_primary.dat
UNISIM__ram64x2s__ram64x2s_v = $(LIB_UNISIM)/ram64x2s/ram64x2s_v.dat
UNISIM__ram64x2s = $(LIB_UNISIM)/ram64x2s/_primary.dat
UNISIM__ram64x1s_1__ram64x1s_1_v = $(LIB_UNISIM)/ram64x1s_1/ram64x1s_1_v.dat
UNISIM__ram64x1s_1 = $(LIB_UNISIM)/ram64x1s_1/_primary.dat
UNISIM__ram64x1s__ram64x1s_v = $(LIB_UNISIM)/ram64x1s/ram64x1s_v.dat
UNISIM__ram64x1s = $(LIB_UNISIM)/ram64x1s/_primary.dat
UNISIM__ram64x1d_1__ram64x1d_1_v = $(LIB_UNISIM)/ram64x1d_1/ram64x1d_1_v.dat
UNISIM__ram64x1d_1 = $(LIB_UNISIM)/ram64x1d_1/_primary.dat
UNISIM__ram64x1d__ram64x1d_v = $(LIB_UNISIM)/ram64x1d/ram64x1d_v.dat
UNISIM__ram64x1d = $(LIB_UNISIM)/ram64x1d/_primary.dat
UNISIM__ram64m__ram64m_v = $(LIB_UNISIM)/ram64m/ram64m_v.dat
UNISIM__ram64m = $(LIB_UNISIM)/ram64m/_primary.dat
UNISIM__ram32x8s__ram32x8s_v = $(LIB_UNISIM)/ram32x8s/ram32x8s_v.dat
UNISIM__ram32x8s = $(LIB_UNISIM)/ram32x8s/_primary.dat
UNISIM__ram32x4s__ram32x4s_v = $(LIB_UNISIM)/ram32x4s/ram32x4s_v.dat
UNISIM__ram32x4s = $(LIB_UNISIM)/ram32x4s/_primary.dat
UNISIM__ram32x2s__ram32x2s_v = $(LIB_UNISIM)/ram32x2s/ram32x2s_v.dat
UNISIM__ram32x2s = $(LIB_UNISIM)/ram32x2s/_primary.dat
UNISIM__ram32x1s_1__ram32x1s_1_v = $(LIB_UNISIM)/ram32x1s_1/ram32x1s_1_v.dat
UNISIM__ram32x1s_1 = $(LIB_UNISIM)/ram32x1s_1/_primary.dat
UNISIM__ram32x1s__ram32x1s_v = $(LIB_UNISIM)/ram32x1s/ram32x1s_v.dat
UNISIM__ram32x1s = $(LIB_UNISIM)/ram32x1s/_primary.dat
UNISIM__ram32x1d_1__ram32x1d_1_v = $(LIB_UNISIM)/ram32x1d_1/ram32x1d_1_v.dat
UNISIM__ram32x1d_1 = $(LIB_UNISIM)/ram32x1d_1/_primary.dat
UNISIM__ram32x1d__ram32x1d_v = $(LIB_UNISIM)/ram32x1d/ram32x1d_v.dat
UNISIM__ram32x1d = $(LIB_UNISIM)/ram32x1d/_primary.dat
UNISIM__ram32m__ram32m_v = $(LIB_UNISIM)/ram32m/ram32m_v.dat
UNISIM__ram32m = $(LIB_UNISIM)/ram32m/_primary.dat
UNISIM__ram256x1s__ram256x1s_v = $(LIB_UNISIM)/ram256x1s/ram256x1s_v.dat
UNISIM__ram256x1s = $(LIB_UNISIM)/ram256x1s/_primary.dat
UNISIM__ram16x8s__ram16x8s_v = $(LIB_UNISIM)/ram16x8s/ram16x8s_v.dat
UNISIM__ram16x8s = $(LIB_UNISIM)/ram16x8s/_primary.dat
UNISIM__ram16x4s__ram16x4s_v = $(LIB_UNISIM)/ram16x4s/ram16x4s_v.dat
UNISIM__ram16x4s = $(LIB_UNISIM)/ram16x4s/_primary.dat
UNISIM__ram16x2s__ram16x2s_v = $(LIB_UNISIM)/ram16x2s/ram16x2s_v.dat
UNISIM__ram16x2s = $(LIB_UNISIM)/ram16x2s/_primary.dat
UNISIM__ram16x1s_1__ram16x1s_1_v = $(LIB_UNISIM)/ram16x1s_1/ram16x1s_1_v.dat
UNISIM__ram16x1s_1 = $(LIB_UNISIM)/ram16x1s_1/_primary.dat
UNISIM__ram16x1s__ram16x1s_v = $(LIB_UNISIM)/ram16x1s/ram16x1s_v.dat
UNISIM__ram16x1s = $(LIB_UNISIM)/ram16x1s/_primary.dat
UNISIM__ram16x1d_1__ram16x1d_1_v = $(LIB_UNISIM)/ram16x1d_1/ram16x1d_1_v.dat
UNISIM__ram16x1d_1 = $(LIB_UNISIM)/ram16x1d_1/_primary.dat
UNISIM__ram16x1d__ram16x1d_v = $(LIB_UNISIM)/ram16x1d/ram16x1d_v.dat
UNISIM__ram16x1d = $(LIB_UNISIM)/ram16x1d/_primary.dat
UNISIM__ram16_sx_sx__behav = $(LIB_UNISIM)/ram16_sx_sx/behav.dat
UNISIM__ram16_sx_sx = $(LIB_UNISIM)/ram16_sx_sx/_primary.dat
UNISIM__ram128x1s_1__ram128x1s_1_v = $(LIB_UNISIM)/ram128x1s_1/ram128x1s_1_v.dat
UNISIM__ram128x1s_1 = $(LIB_UNISIM)/ram128x1s_1/_primary.dat
UNISIM__ram128x1s__ram128x1s_v = $(LIB_UNISIM)/ram128x1s/ram128x1s_v.dat
UNISIM__ram128x1s = $(LIB_UNISIM)/ram128x1s/_primary.dat
UNISIM__ram128x1d__ram128x1d_v = $(LIB_UNISIM)/ram128x1d/ram128x1d_v.dat
UNISIM__ram128x1d = $(LIB_UNISIM)/ram128x1d/_primary.dat
UNISIM__pullup__pullup_v = $(LIB_UNISIM)/pullup/pullup_v.dat
UNISIM__pullup = $(LIB_UNISIM)/pullup/_primary.dat
UNISIM__pulldown__pulldown_v = $(LIB_UNISIM)/pulldown/pulldown_v.dat
UNISIM__pulldown = $(LIB_UNISIM)/pulldown/_primary.dat
UNISIM__ps7__ps7_v = $(LIB_UNISIM)/ps7/ps7_v.dat
UNISIM__ps7 = $(LIB_UNISIM)/ps7/_primary.dat
UNISIM__ppc440__ppc440_v = $(LIB_UNISIM)/ppc440/ppc440_v.dat
UNISIM__ppc440 = $(LIB_UNISIM)/ppc440/_primary.dat
UNISIM__ppc405_adv__ppc405_adv_v = $(LIB_UNISIM)/ppc405_adv/ppc405_adv_v.dat
UNISIM__ppc405_adv = $(LIB_UNISIM)/ppc405_adv/_primary.dat
UNISIM__post_crc_internal__post_crc_internal_v = $(LIB_UNISIM)/post_crc_internal/post_crc_internal_v.dat
UNISIM__post_crc_internal = $(LIB_UNISIM)/post_crc_internal/_primary.dat
UNISIM__pmcd__pmcd_v = $(LIB_UNISIM)/pmcd/pmcd_v.dat
UNISIM__pmcd = $(LIB_UNISIM)/pmcd/_primary.dat
UNISIM__plle2_base__plle2_base_v = $(LIB_UNISIM)/plle2_base/plle2_base_v.dat
UNISIM__plle2_base = $(LIB_UNISIM)/plle2_base/_primary.dat
UNISIM__plle2_adv__plle2_adv_v = $(LIB_UNISIM)/plle2_adv/plle2_adv_v.dat
UNISIM__plle2_adv = $(LIB_UNISIM)/plle2_adv/_primary.dat
UNISIM__pll_base__pll_base_v = $(LIB_UNISIM)/pll_base/pll_base_v.dat
UNISIM__pll_base = $(LIB_UNISIM)/pll_base/_primary.dat
UNISIM__pll_adv__pll_adv_v = $(LIB_UNISIM)/pll_adv/pll_adv_v.dat
UNISIM__pll_adv = $(LIB_UNISIM)/pll_adv/_primary.dat
UNISIM__plg_oserdese1_vhd__plg_oserdese1_vhd_v = $(LIB_UNISIM)/plg_oserdese1_vhd/plg_oserdese1_vhd_v.dat
UNISIM__plg_oserdese1_vhd = $(LIB_UNISIM)/plg_oserdese1_vhd/_primary.dat
UNISIM__plg__plg_v = $(LIB_UNISIM)/plg/plg_v.dat
UNISIM__plg = $(LIB_UNISIM)/plg/_primary.dat
UNISIM__phy_control__phy_control_v = $(LIB_UNISIM)/phy_control/phy_control_v.dat
UNISIM__phy_control = $(LIB_UNISIM)/phy_control/_primary.dat
UNISIM__phaser_ref__phaser_ref_v = $(LIB_UNISIM)/phaser_ref/phaser_ref_v.dat
UNISIM__phaser_ref = $(LIB_UNISIM)/phaser_ref/_primary.dat
UNISIM__phaser_out_phy__phaser_out_phy_v = $(LIB_UNISIM)/phaser_out_phy/phaser_out_phy_v.dat
UNISIM__phaser_out_phy = $(LIB_UNISIM)/phaser_out_phy/_primary.dat
UNISIM__phaser_out__phaser_out_v = $(LIB_UNISIM)/phaser_out/phaser_out_v.dat
UNISIM__phaser_out = $(LIB_UNISIM)/phaser_out/_primary.dat
UNISIM__phaser_in_phy__phaser_in_phy_v = $(LIB_UNISIM)/phaser_in_phy/phaser_in_phy_v.dat
UNISIM__phaser_in_phy = $(LIB_UNISIM)/phaser_in_phy/_primary.dat
UNISIM__phaser_in__phaser_in_v = $(LIB_UNISIM)/phaser_in/phaser_in_v.dat
UNISIM__phaser_in = $(LIB_UNISIM)/phaser_in/_primary.dat
UNISIM__pcie_internal_1_1__pcie_internal_1_1_v = $(LIB_UNISIM)/pcie_internal_1_1/pcie_internal_1_1_v.dat
UNISIM__pcie_internal_1_1 = $(LIB_UNISIM)/pcie_internal_1_1/_primary.dat
UNISIM__pcie_ep__pcie_ep_v = $(LIB_UNISIM)/pcie_ep/pcie_ep_v.dat
UNISIM__pcie_ep = $(LIB_UNISIM)/pcie_ep/_primary.dat
UNISIM__pcie_a1__pcie_a1_v = $(LIB_UNISIM)/pcie_a1/pcie_a1_v.dat
UNISIM__pcie_a1 = $(LIB_UNISIM)/pcie_a1/_primary.dat
UNISIM__pcie_3_0__pcie_3_0_v = $(LIB_UNISIM)/pcie_3_0/pcie_3_0_v.dat
UNISIM__pcie_3_0 = $(LIB_UNISIM)/pcie_3_0/_primary.dat
UNISIM__pcie_2_1__pcie_2_1_v = $(LIB_UNISIM)/pcie_2_1/pcie_2_1_v.dat
UNISIM__pcie_2_1 = $(LIB_UNISIM)/pcie_2_1/_primary.dat
UNISIM__pcie_2_0__pcie_2_0_v = $(LIB_UNISIM)/pcie_2_0/pcie_2_0_v.dat
UNISIM__pcie_2_0 = $(LIB_UNISIM)/pcie_2_0/_primary.dat
UNISIM__out_fifo__out_fifo_v = $(LIB_UNISIM)/out_fifo/out_fifo_v.dat
UNISIM__out_fifo = $(LIB_UNISIM)/out_fifo/_primary.dat
UNISIM__oserdese2__oserdese2_v = $(LIB_UNISIM)/oserdese2/oserdese2_v.dat
UNISIM__oserdese2 = $(LIB_UNISIM)/oserdese2/_primary.dat
UNISIM__oserdese1__oserdese1_v = $(LIB_UNISIM)/oserdese1/oserdese1_v.dat
UNISIM__oserdese1 = $(LIB_UNISIM)/oserdese1/_primary.dat
UNISIM__oserdes2__oserdes2_v = $(LIB_UNISIM)/oserdes2/oserdes2_v.dat
UNISIM__oserdes2 = $(LIB_UNISIM)/oserdes2/_primary.dat
UNISIM__oserdes__oserdes_v = $(LIB_UNISIM)/oserdes/oserdes_v.dat
UNISIM__oserdes = $(LIB_UNISIM)/oserdes/_primary.dat
UNISIM__orcy__orcy_v = $(LIB_UNISIM)/orcy/orcy_v.dat
UNISIM__orcy = $(LIB_UNISIM)/orcy/_primary.dat
UNISIM__or8__or8_v = $(LIB_UNISIM)/or8/or8_v.dat
UNISIM__or8 = $(LIB_UNISIM)/or8/_primary.dat
UNISIM__or7__or7_v = $(LIB_UNISIM)/or7/or7_v.dat
UNISIM__or7 = $(LIB_UNISIM)/or7/_primary.dat
UNISIM__or6__or6_v = $(LIB_UNISIM)/or6/or6_v.dat
UNISIM__or6 = $(LIB_UNISIM)/or6/_primary.dat
UNISIM__or5b5__or5b5_v = $(LIB_UNISIM)/or5b5/or5b5_v.dat
UNISIM__or5b5 = $(LIB_UNISIM)/or5b5/_primary.dat
UNISIM__or5b4__or5b4_v = $(LIB_UNISIM)/or5b4/or5b4_v.dat
UNISIM__or5b4 = $(LIB_UNISIM)/or5b4/_primary.dat
UNISIM__or5b3__or5b3_v = $(LIB_UNISIM)/or5b3/or5b3_v.dat
UNISIM__or5b3 = $(LIB_UNISIM)/or5b3/_primary.dat
UNISIM__or5b2__or5b2_v = $(LIB_UNISIM)/or5b2/or5b2_v.dat
UNISIM__or5b2 = $(LIB_UNISIM)/or5b2/_primary.dat
UNISIM__or5b1__or5b1_v = $(LIB_UNISIM)/or5b1/or5b1_v.dat
UNISIM__or5b1 = $(LIB_UNISIM)/or5b1/_primary.dat
UNISIM__or5__or5_v = $(LIB_UNISIM)/or5/or5_v.dat
UNISIM__or5 = $(LIB_UNISIM)/or5/_primary.dat
UNISIM__or4b4__or4b4_v = $(LIB_UNISIM)/or4b4/or4b4_v.dat
UNISIM__or4b4 = $(LIB_UNISIM)/or4b4/_primary.dat
UNISIM__or4b3__or4b3_v = $(LIB_UNISIM)/or4b3/or4b3_v.dat
UNISIM__or4b3 = $(LIB_UNISIM)/or4b3/_primary.dat
UNISIM__or4b2__or4b2_v = $(LIB_UNISIM)/or4b2/or4b2_v.dat
UNISIM__or4b2 = $(LIB_UNISIM)/or4b2/_primary.dat
UNISIM__or4b1__or4b1_v = $(LIB_UNISIM)/or4b1/or4b1_v.dat
UNISIM__or4b1 = $(LIB_UNISIM)/or4b1/_primary.dat
UNISIM__or4__or4_v = $(LIB_UNISIM)/or4/or4_v.dat
UNISIM__or4 = $(LIB_UNISIM)/or4/_primary.dat
UNISIM__or3b3__or3b3_v = $(LIB_UNISIM)/or3b3/or3b3_v.dat
UNISIM__or3b3 = $(LIB_UNISIM)/or3b3/_primary.dat
UNISIM__or3b2__or3b2_v = $(LIB_UNISIM)/or3b2/or3b2_v.dat
UNISIM__or3b2 = $(LIB_UNISIM)/or3b2/_primary.dat
UNISIM__or3b1__or3b1_v = $(LIB_UNISIM)/or3b1/or3b1_v.dat
UNISIM__or3b1 = $(LIB_UNISIM)/or3b1/_primary.dat
UNISIM__or3__or3_v = $(LIB_UNISIM)/or3/or3_v.dat
UNISIM__or3 = $(LIB_UNISIM)/or3/_primary.dat
UNISIM__or2l__or2l_v = $(LIB_UNISIM)/or2l/or2l_v.dat
UNISIM__or2l = $(LIB_UNISIM)/or2l/_primary.dat
UNISIM__or2b2__or2b2_v = $(LIB_UNISIM)/or2b2/or2b2_v.dat
UNISIM__or2b2 = $(LIB_UNISIM)/or2b2/_primary.dat
UNISIM__or2b1__or2b1_v = $(LIB_UNISIM)/or2b1/or2b1_v.dat
UNISIM__or2b1 = $(LIB_UNISIM)/or2b1/_primary.dat
UNISIM__or2__or2_v = $(LIB_UNISIM)/or2/or2_v.dat
UNISIM__or2 = $(LIB_UNISIM)/or2/_primary.dat
UNISIM__opt_uim__opt_uim_v = $(LIB_UNISIM)/opt_uim/opt_uim_v.dat
UNISIM__opt_uim = $(LIB_UNISIM)/opt_uim/_primary.dat
UNISIM__opt_off__opt_off_v = $(LIB_UNISIM)/opt_off/opt_off_v.dat
UNISIM__opt_off = $(LIB_UNISIM)/opt_off/_primary.dat
UNISIM__ofddrtrse__ofddrtrse_v = $(LIB_UNISIM)/ofddrtrse/ofddrtrse_v.dat
UNISIM__ofddrtrse = $(LIB_UNISIM)/ofddrtrse/_primary.dat
UNISIM__ofddrtcpe__ofddrtcpe_v = $(LIB_UNISIM)/ofddrtcpe/ofddrtcpe_v.dat
UNISIM__ofddrtcpe = $(LIB_UNISIM)/ofddrtcpe/_primary.dat
UNISIM__ofddrrse__ofddrrse_v = $(LIB_UNISIM)/ofddrrse/ofddrrse_v.dat
UNISIM__ofddrrse = $(LIB_UNISIM)/ofddrrse/_primary.dat
UNISIM__ofddrcpe__ofddrcpe_v = $(LIB_UNISIM)/ofddrcpe/ofddrcpe_v.dat
UNISIM__ofddrcpe = $(LIB_UNISIM)/ofddrcpe/_primary.dat
UNISIM__odelaye2_finedelay__odelaye2_finedelay_v = $(LIB_UNISIM)/odelaye2_finedelay/odelaye2_finedelay_v.dat
UNISIM__odelaye2_finedelay = $(LIB_UNISIM)/odelaye2_finedelay/_primary.dat
UNISIM__odelaye2__odelaye2_v = $(LIB_UNISIM)/odelaye2/odelaye2_v.dat
UNISIM__odelaye2 = $(LIB_UNISIM)/odelaye2/_primary.dat
UNISIM__oddr2__oddr2_v = $(LIB_UNISIM)/oddr2/oddr2_v.dat
UNISIM__oddr2 = $(LIB_UNISIM)/oddr2/_primary.dat
UNISIM__oddr__oddr_v = $(LIB_UNISIM)/oddr/oddr_v.dat
UNISIM__oddr = $(LIB_UNISIM)/oddr/_primary.dat
UNISIM__obuftds_ulvds_25__obuftds_ulvds_25_v = $(LIB_UNISIM)/obuftds_ulvds_25/obuftds_ulvds_25_v.dat
UNISIM__obuftds_ulvds_25 = $(LIB_UNISIM)/obuftds_ulvds_25/_primary.dat
UNISIM__obuftds_lvpecl_33__obuftds_lvpecl_33_v = $(LIB_UNISIM)/obuftds_lvpecl_33/obuftds_lvpecl_33_v.dat
UNISIM__obuftds_lvpecl_33 = $(LIB_UNISIM)/obuftds_lvpecl_33/_primary.dat
UNISIM__obuftds_lvpecl_25__obuftds_lvpecl_25_v = $(LIB_UNISIM)/obuftds_lvpecl_25/obuftds_lvpecl_25_v.dat
UNISIM__obuftds_lvpecl_25 = $(LIB_UNISIM)/obuftds_lvpecl_25/_primary.dat
UNISIM__obuftds_lvdsext_33__obuftds_lvdsext_33_v = $(LIB_UNISIM)/obuftds_lvdsext_33/obuftds_lvdsext_33_v.dat
UNISIM__obuftds_lvdsext_33 = $(LIB_UNISIM)/obuftds_lvdsext_33/_primary.dat
UNISIM__obuftds_lvdsext_25__obuftds_lvdsext_25_v = $(LIB_UNISIM)/obuftds_lvdsext_25/obuftds_lvdsext_25_v.dat
UNISIM__obuftds_lvdsext_25 = $(LIB_UNISIM)/obuftds_lvdsext_25/_primary.dat
UNISIM__obuftds_lvds_33__obuftds_lvds_33_v = $(LIB_UNISIM)/obuftds_lvds_33/obuftds_lvds_33_v.dat
UNISIM__obuftds_lvds_33 = $(LIB_UNISIM)/obuftds_lvds_33/_primary.dat
UNISIM__obuftds_lvds_25__obuftds_lvds_25_v = $(LIB_UNISIM)/obuftds_lvds_25/obuftds_lvds_25_v.dat
UNISIM__obuftds_lvds_25 = $(LIB_UNISIM)/obuftds_lvds_25/_primary.dat
UNISIM__obuftds_ldt_25__obuftds_ldt_25_v = $(LIB_UNISIM)/obuftds_ldt_25/obuftds_ldt_25_v.dat
UNISIM__obuftds_ldt_25 = $(LIB_UNISIM)/obuftds_ldt_25/_primary.dat
UNISIM__obuftds_blvds_25__obuftds_blvds_25_v = $(LIB_UNISIM)/obuftds_blvds_25/obuftds_blvds_25_v.dat
UNISIM__obuftds_blvds_25 = $(LIB_UNISIM)/obuftds_blvds_25/_primary.dat
UNISIM__obuftds__obuftds_v = $(LIB_UNISIM)/obuftds/obuftds_v.dat
UNISIM__obuftds = $(LIB_UNISIM)/obuftds/_primary.dat
UNISIM__obuft_sstl3_ii_dci__obuft_sstl3_ii_dci_v = $(LIB_UNISIM)/obuft_sstl3_ii_dci/obuft_sstl3_ii_dci_v.dat
UNISIM__obuft_sstl3_ii_dci = $(LIB_UNISIM)/obuft_sstl3_ii_dci/_primary.dat
UNISIM__obuft_sstl3_ii__obuft_sstl3_ii_v = $(LIB_UNISIM)/obuft_sstl3_ii/obuft_sstl3_ii_v.dat
UNISIM__obuft_sstl3_ii = $(LIB_UNISIM)/obuft_sstl3_ii/_primary.dat
UNISIM__obuft_sstl3_i_dci__obuft_sstl3_i_dci_v = $(LIB_UNISIM)/obuft_sstl3_i_dci/obuft_sstl3_i_dci_v.dat
UNISIM__obuft_sstl3_i_dci = $(LIB_UNISIM)/obuft_sstl3_i_dci/_primary.dat
UNISIM__obuft_sstl3_i__obuft_sstl3_i_v = $(LIB_UNISIM)/obuft_sstl3_i/obuft_sstl3_i_v.dat
UNISIM__obuft_sstl3_i = $(LIB_UNISIM)/obuft_sstl3_i/_primary.dat
UNISIM__obuft_sstl2_ii_dci__obuft_sstl2_ii_dci_v = $(LIB_UNISIM)/obuft_sstl2_ii_dci/obuft_sstl2_ii_dci_v.dat
UNISIM__obuft_sstl2_ii_dci = $(LIB_UNISIM)/obuft_sstl2_ii_dci/_primary.dat
UNISIM__obuft_sstl2_ii__obuft_sstl2_ii_v = $(LIB_UNISIM)/obuft_sstl2_ii/obuft_sstl2_ii_v.dat
UNISIM__obuft_sstl2_ii = $(LIB_UNISIM)/obuft_sstl2_ii/_primary.dat
UNISIM__obuft_sstl2_i_dci__obuft_sstl2_i_dci_v = $(LIB_UNISIM)/obuft_sstl2_i_dci/obuft_sstl2_i_dci_v.dat
UNISIM__obuft_sstl2_i_dci = $(LIB_UNISIM)/obuft_sstl2_i_dci/_primary.dat
UNISIM__obuft_sstl2_i__obuft_sstl2_i_v = $(LIB_UNISIM)/obuft_sstl2_i/obuft_sstl2_i_v.dat
UNISIM__obuft_sstl2_i = $(LIB_UNISIM)/obuft_sstl2_i/_primary.dat
UNISIM__obuft_sstl18_ii_dci__obuft_sstl18_ii_dci_v = $(LIB_UNISIM)/obuft_sstl18_ii_dci/obuft_sstl18_ii_dci_v.dat
UNISIM__obuft_sstl18_ii_dci = $(LIB_UNISIM)/obuft_sstl18_ii_dci/_primary.dat
UNISIM__obuft_sstl18_ii__obuft_sstl18_ii_v = $(LIB_UNISIM)/obuft_sstl18_ii/obuft_sstl18_ii_v.dat
UNISIM__obuft_sstl18_ii = $(LIB_UNISIM)/obuft_sstl18_ii/_primary.dat
UNISIM__obuft_sstl18_i_dci__obuft_sstl18_i_dci_v = $(LIB_UNISIM)/obuft_sstl18_i_dci/obuft_sstl18_i_dci_v.dat
UNISIM__obuft_sstl18_i_dci = $(LIB_UNISIM)/obuft_sstl18_i_dci/_primary.dat
UNISIM__obuft_sstl18_i__obuft_sstl18_i_v = $(LIB_UNISIM)/obuft_sstl18_i/obuft_sstl18_i_v.dat
UNISIM__obuft_sstl18_i = $(LIB_UNISIM)/obuft_sstl18_i/_primary.dat
UNISIM__obuft_s_8__obuft_s_8_v = $(LIB_UNISIM)/obuft_s_8/obuft_s_8_v.dat
UNISIM__obuft_s_8 = $(LIB_UNISIM)/obuft_s_8/_primary.dat
UNISIM__obuft_s_6__obuft_s_6_v = $(LIB_UNISIM)/obuft_s_6/obuft_s_6_v.dat
UNISIM__obuft_s_6 = $(LIB_UNISIM)/obuft_s_6/_primary.dat
UNISIM__obuft_s_4__obuft_s_4_v = $(LIB_UNISIM)/obuft_s_4/obuft_s_4_v.dat
UNISIM__obuft_s_4 = $(LIB_UNISIM)/obuft_s_4/_primary.dat
UNISIM__obuft_s_24__obuft_s_24_v = $(LIB_UNISIM)/obuft_s_24/obuft_s_24_v.dat
UNISIM__obuft_s_24 = $(LIB_UNISIM)/obuft_s_24/_primary.dat
UNISIM__obuft_s_2__obuft_s_2_v = $(LIB_UNISIM)/obuft_s_2/obuft_s_2_v.dat
UNISIM__obuft_s_2 = $(LIB_UNISIM)/obuft_s_2/_primary.dat
UNISIM__obuft_s_16__obuft_s_16_v = $(LIB_UNISIM)/obuft_s_16/obuft_s_16_v.dat
UNISIM__obuft_s_16 = $(LIB_UNISIM)/obuft_s_16/_primary.dat
UNISIM__obuft_s_12__obuft_s_12_v = $(LIB_UNISIM)/obuft_s_12/obuft_s_12_v.dat
UNISIM__obuft_s_12 = $(LIB_UNISIM)/obuft_s_12/_primary.dat
UNISIM__obuft_pcix66_3__obuft_pcix66_3_v = $(LIB_UNISIM)/obuft_pcix66_3/obuft_pcix66_3_v.dat
UNISIM__obuft_pcix66_3 = $(LIB_UNISIM)/obuft_pcix66_3/_primary.dat
UNISIM__obuft_pcix__obuft_pcix_v = $(LIB_UNISIM)/obuft_pcix/obuft_pcix_v.dat
UNISIM__obuft_pcix = $(LIB_UNISIM)/obuft_pcix/_primary.dat
UNISIM__obuft_pci66_3__obuft_pci66_3_v = $(LIB_UNISIM)/obuft_pci66_3/obuft_pci66_3_v.dat
UNISIM__obuft_pci66_3 = $(LIB_UNISIM)/obuft_pci66_3/_primary.dat
UNISIM__obuft_pci33_5__obuft_pci33_5_v = $(LIB_UNISIM)/obuft_pci33_5/obuft_pci33_5_v.dat
UNISIM__obuft_pci33_5 = $(LIB_UNISIM)/obuft_pci33_5/_primary.dat
UNISIM__obuft_pci33_3__obuft_pci33_3_v = $(LIB_UNISIM)/obuft_pci33_3/obuft_pci33_3_v.dat
UNISIM__obuft_pci33_3 = $(LIB_UNISIM)/obuft_pci33_3/_primary.dat
UNISIM__obuft_lvttl_s_8__obuft_lvttl_s_8_v = $(LIB_UNISIM)/obuft_lvttl_s_8/obuft_lvttl_s_8_v.dat
UNISIM__obuft_lvttl_s_8 = $(LIB_UNISIM)/obuft_lvttl_s_8/_primary.dat
UNISIM__obuft_lvttl_s_6__obuft_lvttl_s_6_v = $(LIB_UNISIM)/obuft_lvttl_s_6/obuft_lvttl_s_6_v.dat
UNISIM__obuft_lvttl_s_6 = $(LIB_UNISIM)/obuft_lvttl_s_6/_primary.dat
UNISIM__obuft_lvttl_s_4__obuft_lvttl_s_4_v = $(LIB_UNISIM)/obuft_lvttl_s_4/obuft_lvttl_s_4_v.dat
UNISIM__obuft_lvttl_s_4 = $(LIB_UNISIM)/obuft_lvttl_s_4/_primary.dat
UNISIM__obuft_lvttl_s_24__obuft_lvttl_s_24_v = $(LIB_UNISIM)/obuft_lvttl_s_24/obuft_lvttl_s_24_v.dat
UNISIM__obuft_lvttl_s_24 = $(LIB_UNISIM)/obuft_lvttl_s_24/_primary.dat
UNISIM__obuft_lvttl_s_2__obuft_lvttl_s_2_v = $(LIB_UNISIM)/obuft_lvttl_s_2/obuft_lvttl_s_2_v.dat
UNISIM__obuft_lvttl_s_2 = $(LIB_UNISIM)/obuft_lvttl_s_2/_primary.dat
UNISIM__obuft_lvttl_s_16__obuft_lvttl_s_16_v = $(LIB_UNISIM)/obuft_lvttl_s_16/obuft_lvttl_s_16_v.dat
UNISIM__obuft_lvttl_s_16 = $(LIB_UNISIM)/obuft_lvttl_s_16/_primary.dat
UNISIM__obuft_lvttl_s_12__obuft_lvttl_s_12_v = $(LIB_UNISIM)/obuft_lvttl_s_12/obuft_lvttl_s_12_v.dat
UNISIM__obuft_lvttl_s_12 = $(LIB_UNISIM)/obuft_lvttl_s_12/_primary.dat
UNISIM__obuft_lvttl_f_8__obuft_lvttl_f_8_v = $(LIB_UNISIM)/obuft_lvttl_f_8/obuft_lvttl_f_8_v.dat
UNISIM__obuft_lvttl_f_8 = $(LIB_UNISIM)/obuft_lvttl_f_8/_primary.dat
UNISIM__obuft_lvttl_f_6__obuft_lvttl_f_6_v = $(LIB_UNISIM)/obuft_lvttl_f_6/obuft_lvttl_f_6_v.dat
UNISIM__obuft_lvttl_f_6 = $(LIB_UNISIM)/obuft_lvttl_f_6/_primary.dat
UNISIM__obuft_lvttl_f_4__obuft_lvttl_f_4_v = $(LIB_UNISIM)/obuft_lvttl_f_4/obuft_lvttl_f_4_v.dat
UNISIM__obuft_lvttl_f_4 = $(LIB_UNISIM)/obuft_lvttl_f_4/_primary.dat
UNISIM__obuft_lvttl_f_24__obuft_lvttl_f_24_v = $(LIB_UNISIM)/obuft_lvttl_f_24/obuft_lvttl_f_24_v.dat
UNISIM__obuft_lvttl_f_24 = $(LIB_UNISIM)/obuft_lvttl_f_24/_primary.dat
UNISIM__obuft_lvttl_f_2__obuft_lvttl_f_2_v = $(LIB_UNISIM)/obuft_lvttl_f_2/obuft_lvttl_f_2_v.dat
UNISIM__obuft_lvttl_f_2 = $(LIB_UNISIM)/obuft_lvttl_f_2/_primary.dat
UNISIM__obuft_lvttl_f_16__obuft_lvttl_f_16_v = $(LIB_UNISIM)/obuft_lvttl_f_16/obuft_lvttl_f_16_v.dat
UNISIM__obuft_lvttl_f_16 = $(LIB_UNISIM)/obuft_lvttl_f_16/_primary.dat
UNISIM__obuft_lvttl_f_12__obuft_lvttl_f_12_v = $(LIB_UNISIM)/obuft_lvttl_f_12/obuft_lvttl_f_12_v.dat
UNISIM__obuft_lvttl_f_12 = $(LIB_UNISIM)/obuft_lvttl_f_12/_primary.dat
UNISIM__obuft_lvttl__obuft_lvttl_v = $(LIB_UNISIM)/obuft_lvttl/obuft_lvttl_v.dat
UNISIM__obuft_lvttl = $(LIB_UNISIM)/obuft_lvttl/_primary.dat
UNISIM__obuft_lvpecl__obuft_lvpecl_v = $(LIB_UNISIM)/obuft_lvpecl/obuft_lvpecl_v.dat
UNISIM__obuft_lvpecl = $(LIB_UNISIM)/obuft_lvpecl/_primary.dat
UNISIM__obuft_lvds__obuft_lvds_v = $(LIB_UNISIM)/obuft_lvds/obuft_lvds_v.dat
UNISIM__obuft_lvds = $(LIB_UNISIM)/obuft_lvds/_primary.dat
UNISIM__obuft_lvdci_dv2_33__obuft_lvdci_dv2_33_v = $(LIB_UNISIM)/obuft_lvdci_dv2_33/obuft_lvdci_dv2_33_v.dat
UNISIM__obuft_lvdci_dv2_33 = $(LIB_UNISIM)/obuft_lvdci_dv2_33/_primary.dat
UNISIM__obuft_lvdci_dv2_25__obuft_lvdci_dv2_25_v = $(LIB_UNISIM)/obuft_lvdci_dv2_25/obuft_lvdci_dv2_25_v.dat
UNISIM__obuft_lvdci_dv2_25 = $(LIB_UNISIM)/obuft_lvdci_dv2_25/_primary.dat
UNISIM__obuft_lvdci_dv2_18__obuft_lvdci_dv2_18_v = $(LIB_UNISIM)/obuft_lvdci_dv2_18/obuft_lvdci_dv2_18_v.dat
UNISIM__obuft_lvdci_dv2_18 = $(LIB_UNISIM)/obuft_lvdci_dv2_18/_primary.dat
UNISIM__obuft_lvdci_dv2_15__obuft_lvdci_dv2_15_v = $(LIB_UNISIM)/obuft_lvdci_dv2_15/obuft_lvdci_dv2_15_v.dat
UNISIM__obuft_lvdci_dv2_15 = $(LIB_UNISIM)/obuft_lvdci_dv2_15/_primary.dat
UNISIM__obuft_lvdci_33__obuft_lvdci_33_v = $(LIB_UNISIM)/obuft_lvdci_33/obuft_lvdci_33_v.dat
UNISIM__obuft_lvdci_33 = $(LIB_UNISIM)/obuft_lvdci_33/_primary.dat
UNISIM__obuft_lvdci_25__obuft_lvdci_25_v = $(LIB_UNISIM)/obuft_lvdci_25/obuft_lvdci_25_v.dat
UNISIM__obuft_lvdci_25 = $(LIB_UNISIM)/obuft_lvdci_25/_primary.dat
UNISIM__obuft_lvdci_18__obuft_lvdci_18_v = $(LIB_UNISIM)/obuft_lvdci_18/obuft_lvdci_18_v.dat
UNISIM__obuft_lvdci_18 = $(LIB_UNISIM)/obuft_lvdci_18/_primary.dat
UNISIM__obuft_lvdci_15__obuft_lvdci_15_v = $(LIB_UNISIM)/obuft_lvdci_15/obuft_lvdci_15_v.dat
UNISIM__obuft_lvdci_15 = $(LIB_UNISIM)/obuft_lvdci_15/_primary.dat
UNISIM__obuft_lvcmos33_s_8__obuft_lvcmos33_s_8_v = $(LIB_UNISIM)/obuft_lvcmos33_s_8/obuft_lvcmos33_s_8_v.dat
UNISIM__obuft_lvcmos33_s_8 = $(LIB_UNISIM)/obuft_lvcmos33_s_8/_primary.dat
UNISIM__obuft_lvcmos33_s_6__obuft_lvcmos33_s_6_v = $(LIB_UNISIM)/obuft_lvcmos33_s_6/obuft_lvcmos33_s_6_v.dat
UNISIM__obuft_lvcmos33_s_6 = $(LIB_UNISIM)/obuft_lvcmos33_s_6/_primary.dat
UNISIM__obuft_lvcmos33_s_4__obuft_lvcmos33_s_4_v = $(LIB_UNISIM)/obuft_lvcmos33_s_4/obuft_lvcmos33_s_4_v.dat
UNISIM__obuft_lvcmos33_s_4 = $(LIB_UNISIM)/obuft_lvcmos33_s_4/_primary.dat
UNISIM__obuft_lvcmos33_s_24__obuft_lvcmos33_s_24_v = $(LIB_UNISIM)/obuft_lvcmos33_s_24/obuft_lvcmos33_s_24_v.dat
UNISIM__obuft_lvcmos33_s_24 = $(LIB_UNISIM)/obuft_lvcmos33_s_24/_primary.dat
UNISIM__obuft_lvcmos33_s_2__obuft_lvcmos33_s_2_v = $(LIB_UNISIM)/obuft_lvcmos33_s_2/obuft_lvcmos33_s_2_v.dat
UNISIM__obuft_lvcmos33_s_2 = $(LIB_UNISIM)/obuft_lvcmos33_s_2/_primary.dat
UNISIM__obuft_lvcmos33_s_16__obuft_lvcmos33_s_16_v = $(LIB_UNISIM)/obuft_lvcmos33_s_16/obuft_lvcmos33_s_16_v.dat
UNISIM__obuft_lvcmos33_s_16 = $(LIB_UNISIM)/obuft_lvcmos33_s_16/_primary.dat
UNISIM__obuft_lvcmos33_s_12__obuft_lvcmos33_s_12_v = $(LIB_UNISIM)/obuft_lvcmos33_s_12/obuft_lvcmos33_s_12_v.dat
UNISIM__obuft_lvcmos33_s_12 = $(LIB_UNISIM)/obuft_lvcmos33_s_12/_primary.dat
UNISIM__obuft_lvcmos33_f_8__obuft_lvcmos33_f_8_v = $(LIB_UNISIM)/obuft_lvcmos33_f_8/obuft_lvcmos33_f_8_v.dat
UNISIM__obuft_lvcmos33_f_8 = $(LIB_UNISIM)/obuft_lvcmos33_f_8/_primary.dat
UNISIM__obuft_lvcmos33_f_6__obuft_lvcmos33_f_6_v = $(LIB_UNISIM)/obuft_lvcmos33_f_6/obuft_lvcmos33_f_6_v.dat
UNISIM__obuft_lvcmos33_f_6 = $(LIB_UNISIM)/obuft_lvcmos33_f_6/_primary.dat
UNISIM__obuft_lvcmos33_f_4__obuft_lvcmos33_f_4_v = $(LIB_UNISIM)/obuft_lvcmos33_f_4/obuft_lvcmos33_f_4_v.dat
UNISIM__obuft_lvcmos33_f_4 = $(LIB_UNISIM)/obuft_lvcmos33_f_4/_primary.dat
UNISIM__obuft_lvcmos33_f_24__obuft_lvcmos33_f_24_v = $(LIB_UNISIM)/obuft_lvcmos33_f_24/obuft_lvcmos33_f_24_v.dat
UNISIM__obuft_lvcmos33_f_24 = $(LIB_UNISIM)/obuft_lvcmos33_f_24/_primary.dat
UNISIM__obuft_lvcmos33_f_2__obuft_lvcmos33_f_2_v = $(LIB_UNISIM)/obuft_lvcmos33_f_2/obuft_lvcmos33_f_2_v.dat
UNISIM__obuft_lvcmos33_f_2 = $(LIB_UNISIM)/obuft_lvcmos33_f_2/_primary.dat
UNISIM__obuft_lvcmos33_f_16__obuft_lvcmos33_f_16_v = $(LIB_UNISIM)/obuft_lvcmos33_f_16/obuft_lvcmos33_f_16_v.dat
UNISIM__obuft_lvcmos33_f_16 = $(LIB_UNISIM)/obuft_lvcmos33_f_16/_primary.dat
UNISIM__obuft_lvcmos33_f_12__obuft_lvcmos33_f_12_v = $(LIB_UNISIM)/obuft_lvcmos33_f_12/obuft_lvcmos33_f_12_v.dat
UNISIM__obuft_lvcmos33_f_12 = $(LIB_UNISIM)/obuft_lvcmos33_f_12/_primary.dat
UNISIM__obuft_lvcmos33__obuft_lvcmos33_v = $(LIB_UNISIM)/obuft_lvcmos33/obuft_lvcmos33_v.dat
UNISIM__obuft_lvcmos33 = $(LIB_UNISIM)/obuft_lvcmos33/_primary.dat
UNISIM__obuft_lvcmos25_s_8__obuft_lvcmos25_s_8_v = $(LIB_UNISIM)/obuft_lvcmos25_s_8/obuft_lvcmos25_s_8_v.dat
UNISIM__obuft_lvcmos25_s_8 = $(LIB_UNISIM)/obuft_lvcmos25_s_8/_primary.dat
UNISIM__obuft_lvcmos25_s_6__obuft_lvcmos25_s_6_v = $(LIB_UNISIM)/obuft_lvcmos25_s_6/obuft_lvcmos25_s_6_v.dat
UNISIM__obuft_lvcmos25_s_6 = $(LIB_UNISIM)/obuft_lvcmos25_s_6/_primary.dat
UNISIM__obuft_lvcmos25_s_4__obuft_lvcmos25_s_4_v = $(LIB_UNISIM)/obuft_lvcmos25_s_4/obuft_lvcmos25_s_4_v.dat
UNISIM__obuft_lvcmos25_s_4 = $(LIB_UNISIM)/obuft_lvcmos25_s_4/_primary.dat
UNISIM__obuft_lvcmos25_s_24__obuft_lvcmos25_s_24_v = $(LIB_UNISIM)/obuft_lvcmos25_s_24/obuft_lvcmos25_s_24_v.dat
UNISIM__obuft_lvcmos25_s_24 = $(LIB_UNISIM)/obuft_lvcmos25_s_24/_primary.dat
UNISIM__obuft_lvcmos25_s_2__obuft_lvcmos25_s_2_v = $(LIB_UNISIM)/obuft_lvcmos25_s_2/obuft_lvcmos25_s_2_v.dat
UNISIM__obuft_lvcmos25_s_2 = $(LIB_UNISIM)/obuft_lvcmos25_s_2/_primary.dat
UNISIM__obuft_lvcmos25_s_16__obuft_lvcmos25_s_16_v = $(LIB_UNISIM)/obuft_lvcmos25_s_16/obuft_lvcmos25_s_16_v.dat
UNISIM__obuft_lvcmos25_s_16 = $(LIB_UNISIM)/obuft_lvcmos25_s_16/_primary.dat
UNISIM__obuft_lvcmos25_s_12__obuft_lvcmos25_s_12_v = $(LIB_UNISIM)/obuft_lvcmos25_s_12/obuft_lvcmos25_s_12_v.dat
UNISIM__obuft_lvcmos25_s_12 = $(LIB_UNISIM)/obuft_lvcmos25_s_12/_primary.dat
UNISIM__obuft_lvcmos25_f_8__obuft_lvcmos25_f_8_v = $(LIB_UNISIM)/obuft_lvcmos25_f_8/obuft_lvcmos25_f_8_v.dat
UNISIM__obuft_lvcmos25_f_8 = $(LIB_UNISIM)/obuft_lvcmos25_f_8/_primary.dat
UNISIM__obuft_lvcmos25_f_6__obuft_lvcmos25_f_6_v = $(LIB_UNISIM)/obuft_lvcmos25_f_6/obuft_lvcmos25_f_6_v.dat
UNISIM__obuft_lvcmos25_f_6 = $(LIB_UNISIM)/obuft_lvcmos25_f_6/_primary.dat
UNISIM__obuft_lvcmos25_f_4__obuft_lvcmos25_f_4_v = $(LIB_UNISIM)/obuft_lvcmos25_f_4/obuft_lvcmos25_f_4_v.dat
UNISIM__obuft_lvcmos25_f_4 = $(LIB_UNISIM)/obuft_lvcmos25_f_4/_primary.dat
UNISIM__obuft_lvcmos25_f_24__obuft_lvcmos25_f_24_v = $(LIB_UNISIM)/obuft_lvcmos25_f_24/obuft_lvcmos25_f_24_v.dat
UNISIM__obuft_lvcmos25_f_24 = $(LIB_UNISIM)/obuft_lvcmos25_f_24/_primary.dat
UNISIM__obuft_lvcmos25_f_2__obuft_lvcmos25_f_2_v = $(LIB_UNISIM)/obuft_lvcmos25_f_2/obuft_lvcmos25_f_2_v.dat
UNISIM__obuft_lvcmos25_f_2 = $(LIB_UNISIM)/obuft_lvcmos25_f_2/_primary.dat
UNISIM__obuft_lvcmos25_f_16__obuft_lvcmos25_f_16_v = $(LIB_UNISIM)/obuft_lvcmos25_f_16/obuft_lvcmos25_f_16_v.dat
UNISIM__obuft_lvcmos25_f_16 = $(LIB_UNISIM)/obuft_lvcmos25_f_16/_primary.dat
UNISIM__obuft_lvcmos25_f_12__obuft_lvcmos25_f_12_v = $(LIB_UNISIM)/obuft_lvcmos25_f_12/obuft_lvcmos25_f_12_v.dat
UNISIM__obuft_lvcmos25_f_12 = $(LIB_UNISIM)/obuft_lvcmos25_f_12/_primary.dat
UNISIM__obuft_lvcmos25__obuft_lvcmos25_v = $(LIB_UNISIM)/obuft_lvcmos25/obuft_lvcmos25_v.dat
UNISIM__obuft_lvcmos25 = $(LIB_UNISIM)/obuft_lvcmos25/_primary.dat
UNISIM__obuft_lvcmos2__obuft_lvcmos2_v = $(LIB_UNISIM)/obuft_lvcmos2/obuft_lvcmos2_v.dat
UNISIM__obuft_lvcmos2 = $(LIB_UNISIM)/obuft_lvcmos2/_primary.dat
UNISIM__obuft_lvcmos18_s_8__obuft_lvcmos18_s_8_v = $(LIB_UNISIM)/obuft_lvcmos18_s_8/obuft_lvcmos18_s_8_v.dat
UNISIM__obuft_lvcmos18_s_8 = $(LIB_UNISIM)/obuft_lvcmos18_s_8/_primary.dat
UNISIM__obuft_lvcmos18_s_6__obuft_lvcmos18_s_6_v = $(LIB_UNISIM)/obuft_lvcmos18_s_6/obuft_lvcmos18_s_6_v.dat
UNISIM__obuft_lvcmos18_s_6 = $(LIB_UNISIM)/obuft_lvcmos18_s_6/_primary.dat
UNISIM__obuft_lvcmos18_s_4__obuft_lvcmos18_s_4_v = $(LIB_UNISIM)/obuft_lvcmos18_s_4/obuft_lvcmos18_s_4_v.dat
UNISIM__obuft_lvcmos18_s_4 = $(LIB_UNISIM)/obuft_lvcmos18_s_4/_primary.dat
UNISIM__obuft_lvcmos18_s_2__obuft_lvcmos18_s_2_v = $(LIB_UNISIM)/obuft_lvcmos18_s_2/obuft_lvcmos18_s_2_v.dat
UNISIM__obuft_lvcmos18_s_2 = $(LIB_UNISIM)/obuft_lvcmos18_s_2/_primary.dat
UNISIM__obuft_lvcmos18_s_16__obuft_lvcmos18_s_16_v = $(LIB_UNISIM)/obuft_lvcmos18_s_16/obuft_lvcmos18_s_16_v.dat
UNISIM__obuft_lvcmos18_s_16 = $(LIB_UNISIM)/obuft_lvcmos18_s_16/_primary.dat
UNISIM__obuft_lvcmos18_s_12__obuft_lvcmos18_s_12_v = $(LIB_UNISIM)/obuft_lvcmos18_s_12/obuft_lvcmos18_s_12_v.dat
UNISIM__obuft_lvcmos18_s_12 = $(LIB_UNISIM)/obuft_lvcmos18_s_12/_primary.dat
UNISIM__obuft_lvcmos18_f_8__obuft_lvcmos18_f_8_v = $(LIB_UNISIM)/obuft_lvcmos18_f_8/obuft_lvcmos18_f_8_v.dat
UNISIM__obuft_lvcmos18_f_8 = $(LIB_UNISIM)/obuft_lvcmos18_f_8/_primary.dat
UNISIM__obuft_lvcmos18_f_6__obuft_lvcmos18_f_6_v = $(LIB_UNISIM)/obuft_lvcmos18_f_6/obuft_lvcmos18_f_6_v.dat
UNISIM__obuft_lvcmos18_f_6 = $(LIB_UNISIM)/obuft_lvcmos18_f_6/_primary.dat
UNISIM__obuft_lvcmos18_f_4__obuft_lvcmos18_f_4_v = $(LIB_UNISIM)/obuft_lvcmos18_f_4/obuft_lvcmos18_f_4_v.dat
UNISIM__obuft_lvcmos18_f_4 = $(LIB_UNISIM)/obuft_lvcmos18_f_4/_primary.dat
UNISIM__obuft_lvcmos18_f_2__obuft_lvcmos18_f_2_v = $(LIB_UNISIM)/obuft_lvcmos18_f_2/obuft_lvcmos18_f_2_v.dat
UNISIM__obuft_lvcmos18_f_2 = $(LIB_UNISIM)/obuft_lvcmos18_f_2/_primary.dat
UNISIM__obuft_lvcmos18_f_16__obuft_lvcmos18_f_16_v = $(LIB_UNISIM)/obuft_lvcmos18_f_16/obuft_lvcmos18_f_16_v.dat
UNISIM__obuft_lvcmos18_f_16 = $(LIB_UNISIM)/obuft_lvcmos18_f_16/_primary.dat
UNISIM__obuft_lvcmos18_f_12__obuft_lvcmos18_f_12_v = $(LIB_UNISIM)/obuft_lvcmos18_f_12/obuft_lvcmos18_f_12_v.dat
UNISIM__obuft_lvcmos18_f_12 = $(LIB_UNISIM)/obuft_lvcmos18_f_12/_primary.dat
UNISIM__obuft_lvcmos18__obuft_lvcmos18_v = $(LIB_UNISIM)/obuft_lvcmos18/obuft_lvcmos18_v.dat
UNISIM__obuft_lvcmos18 = $(LIB_UNISIM)/obuft_lvcmos18/_primary.dat
UNISIM__obuft_lvcmos15_s_8__obuft_lvcmos15_s_8_v = $(LIB_UNISIM)/obuft_lvcmos15_s_8/obuft_lvcmos15_s_8_v.dat
UNISIM__obuft_lvcmos15_s_8 = $(LIB_UNISIM)/obuft_lvcmos15_s_8/_primary.dat
UNISIM__obuft_lvcmos15_s_6__obuft_lvcmos15_s_6_v = $(LIB_UNISIM)/obuft_lvcmos15_s_6/obuft_lvcmos15_s_6_v.dat
UNISIM__obuft_lvcmos15_s_6 = $(LIB_UNISIM)/obuft_lvcmos15_s_6/_primary.dat
UNISIM__obuft_lvcmos15_s_4__obuft_lvcmos15_s_4_v = $(LIB_UNISIM)/obuft_lvcmos15_s_4/obuft_lvcmos15_s_4_v.dat
UNISIM__obuft_lvcmos15_s_4 = $(LIB_UNISIM)/obuft_lvcmos15_s_4/_primary.dat
UNISIM__obuft_lvcmos15_s_2__obuft_lvcmos15_s_2_v = $(LIB_UNISIM)/obuft_lvcmos15_s_2/obuft_lvcmos15_s_2_v.dat
UNISIM__obuft_lvcmos15_s_2 = $(LIB_UNISIM)/obuft_lvcmos15_s_2/_primary.dat
UNISIM__obuft_lvcmos15_s_16__obuft_lvcmos15_s_16_v = $(LIB_UNISIM)/obuft_lvcmos15_s_16/obuft_lvcmos15_s_16_v.dat
UNISIM__obuft_lvcmos15_s_16 = $(LIB_UNISIM)/obuft_lvcmos15_s_16/_primary.dat
UNISIM__obuft_lvcmos15_s_12__obuft_lvcmos15_s_12_v = $(LIB_UNISIM)/obuft_lvcmos15_s_12/obuft_lvcmos15_s_12_v.dat
UNISIM__obuft_lvcmos15_s_12 = $(LIB_UNISIM)/obuft_lvcmos15_s_12/_primary.dat
UNISIM__obuft_lvcmos15_f_8__obuft_lvcmos15_f_8_v = $(LIB_UNISIM)/obuft_lvcmos15_f_8/obuft_lvcmos15_f_8_v.dat
UNISIM__obuft_lvcmos15_f_8 = $(LIB_UNISIM)/obuft_lvcmos15_f_8/_primary.dat
UNISIM__obuft_lvcmos15_f_6__obuft_lvcmos15_f_6_v = $(LIB_UNISIM)/obuft_lvcmos15_f_6/obuft_lvcmos15_f_6_v.dat
UNISIM__obuft_lvcmos15_f_6 = $(LIB_UNISIM)/obuft_lvcmos15_f_6/_primary.dat
UNISIM__obuft_lvcmos15_f_4__obuft_lvcmos15_f_4_v = $(LIB_UNISIM)/obuft_lvcmos15_f_4/obuft_lvcmos15_f_4_v.dat
UNISIM__obuft_lvcmos15_f_4 = $(LIB_UNISIM)/obuft_lvcmos15_f_4/_primary.dat
UNISIM__obuft_lvcmos15_f_2__obuft_lvcmos15_f_2_v = $(LIB_UNISIM)/obuft_lvcmos15_f_2/obuft_lvcmos15_f_2_v.dat
UNISIM__obuft_lvcmos15_f_2 = $(LIB_UNISIM)/obuft_lvcmos15_f_2/_primary.dat
UNISIM__obuft_lvcmos15_f_16__obuft_lvcmos15_f_16_v = $(LIB_UNISIM)/obuft_lvcmos15_f_16/obuft_lvcmos15_f_16_v.dat
UNISIM__obuft_lvcmos15_f_16 = $(LIB_UNISIM)/obuft_lvcmos15_f_16/_primary.dat
UNISIM__obuft_lvcmos15_f_12__obuft_lvcmos15_f_12_v = $(LIB_UNISIM)/obuft_lvcmos15_f_12/obuft_lvcmos15_f_12_v.dat
UNISIM__obuft_lvcmos15_f_12 = $(LIB_UNISIM)/obuft_lvcmos15_f_12/_primary.dat
UNISIM__obuft_lvcmos15__obuft_lvcmos15_v = $(LIB_UNISIM)/obuft_lvcmos15/obuft_lvcmos15_v.dat
UNISIM__obuft_lvcmos15 = $(LIB_UNISIM)/obuft_lvcmos15/_primary.dat
UNISIM__obuft_lvcmos12_s_8__obuft_lvcmos12_s_8_v = $(LIB_UNISIM)/obuft_lvcmos12_s_8/obuft_lvcmos12_s_8_v.dat
UNISIM__obuft_lvcmos12_s_8 = $(LIB_UNISIM)/obuft_lvcmos12_s_8/_primary.dat
UNISIM__obuft_lvcmos12_s_6__obuft_lvcmos12_s_6_v = $(LIB_UNISIM)/obuft_lvcmos12_s_6/obuft_lvcmos12_s_6_v.dat
UNISIM__obuft_lvcmos12_s_6 = $(LIB_UNISIM)/obuft_lvcmos12_s_6/_primary.dat
UNISIM__obuft_lvcmos12_s_4__obuft_lvcmos12_s_4_v = $(LIB_UNISIM)/obuft_lvcmos12_s_4/obuft_lvcmos12_s_4_v.dat
UNISIM__obuft_lvcmos12_s_4 = $(LIB_UNISIM)/obuft_lvcmos12_s_4/_primary.dat
UNISIM__obuft_lvcmos12_s_2__obuft_lvcmos12_s_2_v = $(LIB_UNISIM)/obuft_lvcmos12_s_2/obuft_lvcmos12_s_2_v.dat
UNISIM__obuft_lvcmos12_s_2 = $(LIB_UNISIM)/obuft_lvcmos12_s_2/_primary.dat
UNISIM__obuft_lvcmos12_f_8__obuft_lvcmos12_f_8_v = $(LIB_UNISIM)/obuft_lvcmos12_f_8/obuft_lvcmos12_f_8_v.dat
UNISIM__obuft_lvcmos12_f_8 = $(LIB_UNISIM)/obuft_lvcmos12_f_8/_primary.dat
UNISIM__obuft_lvcmos12_f_6__obuft_lvcmos12_f_6_v = $(LIB_UNISIM)/obuft_lvcmos12_f_6/obuft_lvcmos12_f_6_v.dat
UNISIM__obuft_lvcmos12_f_6 = $(LIB_UNISIM)/obuft_lvcmos12_f_6/_primary.dat
UNISIM__obuft_lvcmos12_f_4__obuft_lvcmos12_f_4_v = $(LIB_UNISIM)/obuft_lvcmos12_f_4/obuft_lvcmos12_f_4_v.dat
UNISIM__obuft_lvcmos12_f_4 = $(LIB_UNISIM)/obuft_lvcmos12_f_4/_primary.dat
UNISIM__obuft_lvcmos12_f_2__obuft_lvcmos12_f_2_v = $(LIB_UNISIM)/obuft_lvcmos12_f_2/obuft_lvcmos12_f_2_v.dat
UNISIM__obuft_lvcmos12_f_2 = $(LIB_UNISIM)/obuft_lvcmos12_f_2/_primary.dat
UNISIM__obuft_lvcmos12__obuft_lvcmos12_v = $(LIB_UNISIM)/obuft_lvcmos12/obuft_lvcmos12_v.dat
UNISIM__obuft_lvcmos12 = $(LIB_UNISIM)/obuft_lvcmos12/_primary.dat
UNISIM__obuft_hstl_iv_dci_18__obuft_hstl_iv_dci_18_v = $(LIB_UNISIM)/obuft_hstl_iv_dci_18/obuft_hstl_iv_dci_18_v.dat
UNISIM__obuft_hstl_iv_dci_18 = $(LIB_UNISIM)/obuft_hstl_iv_dci_18/_primary.dat
UNISIM__obuft_hstl_iv_dci__obuft_hstl_iv_dci_v = $(LIB_UNISIM)/obuft_hstl_iv_dci/obuft_hstl_iv_dci_v.dat
UNISIM__obuft_hstl_iv_dci = $(LIB_UNISIM)/obuft_hstl_iv_dci/_primary.dat
UNISIM__obuft_hstl_iv_18__obuft_hstl_iv_18_v = $(LIB_UNISIM)/obuft_hstl_iv_18/obuft_hstl_iv_18_v.dat
UNISIM__obuft_hstl_iv_18 = $(LIB_UNISIM)/obuft_hstl_iv_18/_primary.dat
UNISIM__obuft_hstl_iv__obuft_hstl_iv_v = $(LIB_UNISIM)/obuft_hstl_iv/obuft_hstl_iv_v.dat
UNISIM__obuft_hstl_iv = $(LIB_UNISIM)/obuft_hstl_iv/_primary.dat
UNISIM__obuft_hstl_iii_dci_18__obuft_hstl_iii_dci_18_v = $(LIB_UNISIM)/obuft_hstl_iii_dci_18/obuft_hstl_iii_dci_18_v.dat
UNISIM__obuft_hstl_iii_dci_18 = $(LIB_UNISIM)/obuft_hstl_iii_dci_18/_primary.dat
UNISIM__obuft_hstl_iii_dci__obuft_hstl_iii_dci_v = $(LIB_UNISIM)/obuft_hstl_iii_dci/obuft_hstl_iii_dci_v.dat
UNISIM__obuft_hstl_iii_dci = $(LIB_UNISIM)/obuft_hstl_iii_dci/_primary.dat
UNISIM__obuft_hstl_iii_18__obuft_hstl_iii_18_v = $(LIB_UNISIM)/obuft_hstl_iii_18/obuft_hstl_iii_18_v.dat
UNISIM__obuft_hstl_iii_18 = $(LIB_UNISIM)/obuft_hstl_iii_18/_primary.dat
UNISIM__obuft_hstl_iii__obuft_hstl_iii_v = $(LIB_UNISIM)/obuft_hstl_iii/obuft_hstl_iii_v.dat
UNISIM__obuft_hstl_iii = $(LIB_UNISIM)/obuft_hstl_iii/_primary.dat
UNISIM__obuft_hstl_ii_dci_18__obuft_hstl_ii_dci_18_v = $(LIB_UNISIM)/obuft_hstl_ii_dci_18/obuft_hstl_ii_dci_18_v.dat
UNISIM__obuft_hstl_ii_dci_18 = $(LIB_UNISIM)/obuft_hstl_ii_dci_18/_primary.dat
UNISIM__obuft_hstl_ii_dci__obuft_hstl_ii_dci_v = $(LIB_UNISIM)/obuft_hstl_ii_dci/obuft_hstl_ii_dci_v.dat
UNISIM__obuft_hstl_ii_dci = $(LIB_UNISIM)/obuft_hstl_ii_dci/_primary.dat
UNISIM__obuft_hstl_ii_18__obuft_hstl_ii_18_v = $(LIB_UNISIM)/obuft_hstl_ii_18/obuft_hstl_ii_18_v.dat
UNISIM__obuft_hstl_ii_18 = $(LIB_UNISIM)/obuft_hstl_ii_18/_primary.dat
UNISIM__obuft_hstl_ii__obuft_hstl_ii_v = $(LIB_UNISIM)/obuft_hstl_ii/obuft_hstl_ii_v.dat
UNISIM__obuft_hstl_ii = $(LIB_UNISIM)/obuft_hstl_ii/_primary.dat
UNISIM__obuft_hstl_i_dci_18__obuft_hstl_i_dci_18_v = $(LIB_UNISIM)/obuft_hstl_i_dci_18/obuft_hstl_i_dci_18_v.dat
UNISIM__obuft_hstl_i_dci_18 = $(LIB_UNISIM)/obuft_hstl_i_dci_18/_primary.dat
UNISIM__obuft_hstl_i_dci__obuft_hstl_i_dci_v = $(LIB_UNISIM)/obuft_hstl_i_dci/obuft_hstl_i_dci_v.dat
UNISIM__obuft_hstl_i_dci = $(LIB_UNISIM)/obuft_hstl_i_dci/_primary.dat
UNISIM__obuft_hstl_i_18__obuft_hstl_i_18_v = $(LIB_UNISIM)/obuft_hstl_i_18/obuft_hstl_i_18_v.dat
UNISIM__obuft_hstl_i_18 = $(LIB_UNISIM)/obuft_hstl_i_18/_primary.dat
UNISIM__obuft_hstl_i__obuft_hstl_i_v = $(LIB_UNISIM)/obuft_hstl_i/obuft_hstl_i_v.dat
UNISIM__obuft_hstl_i = $(LIB_UNISIM)/obuft_hstl_i/_primary.dat
UNISIM__obuft_gtlp_dci__obuft_gtlp_dci_v = $(LIB_UNISIM)/obuft_gtlp_dci/obuft_gtlp_dci_v.dat
UNISIM__obuft_gtlp_dci = $(LIB_UNISIM)/obuft_gtlp_dci/_primary.dat
UNISIM__obuft_gtlp__obuft_gtlp_v = $(LIB_UNISIM)/obuft_gtlp/obuft_gtlp_v.dat
UNISIM__obuft_gtlp = $(LIB_UNISIM)/obuft_gtlp/_primary.dat
UNISIM__obuft_gtl_dci__obuft_gtl_dci_v = $(LIB_UNISIM)/obuft_gtl_dci/obuft_gtl_dci_v.dat
UNISIM__obuft_gtl_dci = $(LIB_UNISIM)/obuft_gtl_dci/_primary.dat
UNISIM__obuft_gtl__obuft_gtl_v = $(LIB_UNISIM)/obuft_gtl/obuft_gtl_v.dat
UNISIM__obuft_gtl = $(LIB_UNISIM)/obuft_gtl/_primary.dat
UNISIM__obuft_f_8__obuft_f_8_v = $(LIB_UNISIM)/obuft_f_8/obuft_f_8_v.dat
UNISIM__obuft_f_8 = $(LIB_UNISIM)/obuft_f_8/_primary.dat
UNISIM__obuft_f_6__obuft_f_6_v = $(LIB_UNISIM)/obuft_f_6/obuft_f_6_v.dat
UNISIM__obuft_f_6 = $(LIB_UNISIM)/obuft_f_6/_primary.dat
UNISIM__obuft_f_4__obuft_f_4_v = $(LIB_UNISIM)/obuft_f_4/obuft_f_4_v.dat
UNISIM__obuft_f_4 = $(LIB_UNISIM)/obuft_f_4/_primary.dat
UNISIM__obuft_f_24__obuft_f_24_v = $(LIB_UNISIM)/obuft_f_24/obuft_f_24_v.dat
UNISIM__obuft_f_24 = $(LIB_UNISIM)/obuft_f_24/_primary.dat
UNISIM__obuft_f_2__obuft_f_2_v = $(LIB_UNISIM)/obuft_f_2/obuft_f_2_v.dat
UNISIM__obuft_f_2 = $(LIB_UNISIM)/obuft_f_2/_primary.dat
UNISIM__obuft_f_16__obuft_f_16_v = $(LIB_UNISIM)/obuft_f_16/obuft_f_16_v.dat
UNISIM__obuft_f_16 = $(LIB_UNISIM)/obuft_f_16/_primary.dat
UNISIM__obuft_f_12__obuft_f_12_v = $(LIB_UNISIM)/obuft_f_12/obuft_f_12_v.dat
UNISIM__obuft_f_12 = $(LIB_UNISIM)/obuft_f_12/_primary.dat
UNISIM__obuft_ctt__obuft_ctt_v = $(LIB_UNISIM)/obuft_ctt/obuft_ctt_v.dat
UNISIM__obuft_ctt = $(LIB_UNISIM)/obuft_ctt/_primary.dat
UNISIM__obuft_agp__obuft_agp_v = $(LIB_UNISIM)/obuft_agp/obuft_agp_v.dat
UNISIM__obuft_agp = $(LIB_UNISIM)/obuft_agp/_primary.dat
UNISIM__obuft__obuft_v = $(LIB_UNISIM)/obuft/obuft_v.dat
UNISIM__obuft__beh = $(LIB_UNISIM)/obuft/beh.dat
UNISIM__obuft = $(LIB_UNISIM)/obuft/_primary.dat
UNISIM__obufe__obufe_v = $(LIB_UNISIM)/obufe/obufe_v.dat
UNISIM__obufe = $(LIB_UNISIM)/obufe/_primary.dat
UNISIM__obufds_ulvds_25__obufds_ulvds_25_v = $(LIB_UNISIM)/obufds_ulvds_25/obufds_ulvds_25_v.dat
UNISIM__obufds_ulvds_25 = $(LIB_UNISIM)/obufds_ulvds_25/_primary.dat
UNISIM__obufds_lvpecl_33__obufds_lvpecl_33_v = $(LIB_UNISIM)/obufds_lvpecl_33/obufds_lvpecl_33_v.dat
UNISIM__obufds_lvpecl_33 = $(LIB_UNISIM)/obufds_lvpecl_33/_primary.dat
UNISIM__obufds_lvpecl_25__obufds_lvpecl_25_v = $(LIB_UNISIM)/obufds_lvpecl_25/obufds_lvpecl_25_v.dat
UNISIM__obufds_lvpecl_25 = $(LIB_UNISIM)/obufds_lvpecl_25/_primary.dat
UNISIM__obufds_lvdsext_33__obufds_lvdsext_33_v = $(LIB_UNISIM)/obufds_lvdsext_33/obufds_lvdsext_33_v.dat
UNISIM__obufds_lvdsext_33 = $(LIB_UNISIM)/obufds_lvdsext_33/_primary.dat
UNISIM__obufds_lvdsext_25__obufds_lvdsext_25_v = $(LIB_UNISIM)/obufds_lvdsext_25/obufds_lvdsext_25_v.dat
UNISIM__obufds_lvdsext_25 = $(LIB_UNISIM)/obufds_lvdsext_25/_primary.dat
UNISIM__obufds_lvds_33__obufds_lvds_33_v = $(LIB_UNISIM)/obufds_lvds_33/obufds_lvds_33_v.dat
UNISIM__obufds_lvds_33__beh = $(LIB_UNISIM)/obufds_lvds_33/beh.dat
UNISIM__obufds_lvds_33 = $(LIB_UNISIM)/obufds_lvds_33/_primary.dat
UNISIM__obufds_lvds_25__obufds_lvds_25_v = $(LIB_UNISIM)/obufds_lvds_25/obufds_lvds_25_v.dat
UNISIM__obufds_lvds_25__beh = $(LIB_UNISIM)/obufds_lvds_25/beh.dat
UNISIM__obufds_lvds_25 = $(LIB_UNISIM)/obufds_lvds_25/_primary.dat
UNISIM__obufds_ldt_25__obufds_ldt_25_v = $(LIB_UNISIM)/obufds_ldt_25/obufds_ldt_25_v.dat
UNISIM__obufds_ldt_25 = $(LIB_UNISIM)/obufds_ldt_25/_primary.dat
UNISIM__obufds_blvds_25__obufds_blvds_25_v = $(LIB_UNISIM)/obufds_blvds_25/obufds_blvds_25_v.dat
UNISIM__obufds_blvds_25 = $(LIB_UNISIM)/obufds_blvds_25/_primary.dat
UNISIM__obufds__obufds_v = $(LIB_UNISIM)/obufds/obufds_v.dat
UNISIM__obufds__beh = $(LIB_UNISIM)/obufds/beh.dat
UNISIM__obufds = $(LIB_UNISIM)/obufds/_primary.dat
UNISIM__obuf_sstl3_ii_dci__obuf_sstl3_ii_dci_v = $(LIB_UNISIM)/obuf_sstl3_ii_dci/obuf_sstl3_ii_dci_v.dat
UNISIM__obuf_sstl3_ii_dci = $(LIB_UNISIM)/obuf_sstl3_ii_dci/_primary.dat
UNISIM__obuf_sstl3_ii__obuf_sstl3_ii_v = $(LIB_UNISIM)/obuf_sstl3_ii/obuf_sstl3_ii_v.dat
UNISIM__obuf_sstl3_ii = $(LIB_UNISIM)/obuf_sstl3_ii/_primary.dat
UNISIM__obuf_sstl3_i_dci__obuf_sstl3_i_dci_v = $(LIB_UNISIM)/obuf_sstl3_i_dci/obuf_sstl3_i_dci_v.dat
UNISIM__obuf_sstl3_i_dci = $(LIB_UNISIM)/obuf_sstl3_i_dci/_primary.dat
UNISIM__obuf_sstl3_i__obuf_sstl3_i_v = $(LIB_UNISIM)/obuf_sstl3_i/obuf_sstl3_i_v.dat
UNISIM__obuf_sstl3_i = $(LIB_UNISIM)/obuf_sstl3_i/_primary.dat
UNISIM__obuf_sstl2_ii_dci__obuf_sstl2_ii_dci_v = $(LIB_UNISIM)/obuf_sstl2_ii_dci/obuf_sstl2_ii_dci_v.dat
UNISIM__obuf_sstl2_ii_dci = $(LIB_UNISIM)/obuf_sstl2_ii_dci/_primary.dat
UNISIM__obuf_sstl2_ii__obuf_sstl2_ii_v = $(LIB_UNISIM)/obuf_sstl2_ii/obuf_sstl2_ii_v.dat
UNISIM__obuf_sstl2_ii = $(LIB_UNISIM)/obuf_sstl2_ii/_primary.dat
UNISIM__obuf_sstl2_i_dci__obuf_sstl2_i_dci_v = $(LIB_UNISIM)/obuf_sstl2_i_dci/obuf_sstl2_i_dci_v.dat
UNISIM__obuf_sstl2_i_dci = $(LIB_UNISIM)/obuf_sstl2_i_dci/_primary.dat
UNISIM__obuf_sstl2_i__obuf_sstl2_i_v = $(LIB_UNISIM)/obuf_sstl2_i/obuf_sstl2_i_v.dat
UNISIM__obuf_sstl2_i = $(LIB_UNISIM)/obuf_sstl2_i/_primary.dat
UNISIM__obuf_sstl18_ii_dci__obuf_sstl18_ii_dci_v = $(LIB_UNISIM)/obuf_sstl18_ii_dci/obuf_sstl18_ii_dci_v.dat
UNISIM__obuf_sstl18_ii_dci = $(LIB_UNISIM)/obuf_sstl18_ii_dci/_primary.dat
UNISIM__obuf_sstl18_ii__obuf_sstl18_ii_v = $(LIB_UNISIM)/obuf_sstl18_ii/obuf_sstl18_ii_v.dat
UNISIM__obuf_sstl18_ii = $(LIB_UNISIM)/obuf_sstl18_ii/_primary.dat
UNISIM__obuf_sstl18_i_dci__obuf_sstl18_i_dci_v = $(LIB_UNISIM)/obuf_sstl18_i_dci/obuf_sstl18_i_dci_v.dat
UNISIM__obuf_sstl18_i_dci = $(LIB_UNISIM)/obuf_sstl18_i_dci/_primary.dat
UNISIM__obuf_sstl18_i__obuf_sstl18_i_v = $(LIB_UNISIM)/obuf_sstl18_i/obuf_sstl18_i_v.dat
UNISIM__obuf_sstl18_i = $(LIB_UNISIM)/obuf_sstl18_i/_primary.dat
UNISIM__obuf_s_8__obuf_s_8_v = $(LIB_UNISIM)/obuf_s_8/obuf_s_8_v.dat
UNISIM__obuf_s_8 = $(LIB_UNISIM)/obuf_s_8/_primary.dat
UNISIM__obuf_s_6__obuf_s_6_v = $(LIB_UNISIM)/obuf_s_6/obuf_s_6_v.dat
UNISIM__obuf_s_6 = $(LIB_UNISIM)/obuf_s_6/_primary.dat
UNISIM__obuf_s_4__obuf_s_4_v = $(LIB_UNISIM)/obuf_s_4/obuf_s_4_v.dat
UNISIM__obuf_s_4 = $(LIB_UNISIM)/obuf_s_4/_primary.dat
UNISIM__obuf_s_24__obuf_s_24_v = $(LIB_UNISIM)/obuf_s_24/obuf_s_24_v.dat
UNISIM__obuf_s_24 = $(LIB_UNISIM)/obuf_s_24/_primary.dat
UNISIM__obuf_s_2__obuf_s_2_v = $(LIB_UNISIM)/obuf_s_2/obuf_s_2_v.dat
UNISIM__obuf_s_2 = $(LIB_UNISIM)/obuf_s_2/_primary.dat
UNISIM__obuf_s_16__obuf_s_16_v = $(LIB_UNISIM)/obuf_s_16/obuf_s_16_v.dat
UNISIM__obuf_s_16 = $(LIB_UNISIM)/obuf_s_16/_primary.dat
UNISIM__obuf_s_12__obuf_s_12_v = $(LIB_UNISIM)/obuf_s_12/obuf_s_12_v.dat
UNISIM__obuf_s_12 = $(LIB_UNISIM)/obuf_s_12/_primary.dat
UNISIM__obuf_pcix66_3__obuf_pcix66_3_v = $(LIB_UNISIM)/obuf_pcix66_3/obuf_pcix66_3_v.dat
UNISIM__obuf_pcix66_3 = $(LIB_UNISIM)/obuf_pcix66_3/_primary.dat
UNISIM__obuf_pcix__obuf_pcix_v = $(LIB_UNISIM)/obuf_pcix/obuf_pcix_v.dat
UNISIM__obuf_pcix = $(LIB_UNISIM)/obuf_pcix/_primary.dat
UNISIM__obuf_pci66_3__obuf_pci66_3_v = $(LIB_UNISIM)/obuf_pci66_3/obuf_pci66_3_v.dat
UNISIM__obuf_pci66_3 = $(LIB_UNISIM)/obuf_pci66_3/_primary.dat
UNISIM__obuf_pci33_5__obuf_pci33_5_v = $(LIB_UNISIM)/obuf_pci33_5/obuf_pci33_5_v.dat
UNISIM__obuf_pci33_5 = $(LIB_UNISIM)/obuf_pci33_5/_primary.dat
UNISIM__obuf_pci33_3__obuf_pci33_3_v = $(LIB_UNISIM)/obuf_pci33_3/obuf_pci33_3_v.dat
UNISIM__obuf_pci33_3 = $(LIB_UNISIM)/obuf_pci33_3/_primary.dat
UNISIM__obuf_lvttl_s_8__obuf_lvttl_s_8_v = $(LIB_UNISIM)/obuf_lvttl_s_8/obuf_lvttl_s_8_v.dat
UNISIM__obuf_lvttl_s_8 = $(LIB_UNISIM)/obuf_lvttl_s_8/_primary.dat
UNISIM__obuf_lvttl_s_6__obuf_lvttl_s_6_v = $(LIB_UNISIM)/obuf_lvttl_s_6/obuf_lvttl_s_6_v.dat
UNISIM__obuf_lvttl_s_6 = $(LIB_UNISIM)/obuf_lvttl_s_6/_primary.dat
UNISIM__obuf_lvttl_s_4__obuf_lvttl_s_4_v = $(LIB_UNISIM)/obuf_lvttl_s_4/obuf_lvttl_s_4_v.dat
UNISIM__obuf_lvttl_s_4 = $(LIB_UNISIM)/obuf_lvttl_s_4/_primary.dat
UNISIM__obuf_lvttl_s_24__obuf_lvttl_s_24_v = $(LIB_UNISIM)/obuf_lvttl_s_24/obuf_lvttl_s_24_v.dat
UNISIM__obuf_lvttl_s_24 = $(LIB_UNISIM)/obuf_lvttl_s_24/_primary.dat
UNISIM__obuf_lvttl_s_2__obuf_lvttl_s_2_v = $(LIB_UNISIM)/obuf_lvttl_s_2/obuf_lvttl_s_2_v.dat
UNISIM__obuf_lvttl_s_2 = $(LIB_UNISIM)/obuf_lvttl_s_2/_primary.dat
UNISIM__obuf_lvttl_s_16__obuf_lvttl_s_16_v = $(LIB_UNISIM)/obuf_lvttl_s_16/obuf_lvttl_s_16_v.dat
UNISIM__obuf_lvttl_s_16 = $(LIB_UNISIM)/obuf_lvttl_s_16/_primary.dat
UNISIM__obuf_lvttl_s_12__obuf_lvttl_s_12_v = $(LIB_UNISIM)/obuf_lvttl_s_12/obuf_lvttl_s_12_v.dat
UNISIM__obuf_lvttl_s_12 = $(LIB_UNISIM)/obuf_lvttl_s_12/_primary.dat
UNISIM__obuf_lvttl_f_8__obuf_lvttl_f_8_v = $(LIB_UNISIM)/obuf_lvttl_f_8/obuf_lvttl_f_8_v.dat
UNISIM__obuf_lvttl_f_8 = $(LIB_UNISIM)/obuf_lvttl_f_8/_primary.dat
UNISIM__obuf_lvttl_f_6__obuf_lvttl_f_6_v = $(LIB_UNISIM)/obuf_lvttl_f_6/obuf_lvttl_f_6_v.dat
UNISIM__obuf_lvttl_f_6 = $(LIB_UNISIM)/obuf_lvttl_f_6/_primary.dat
UNISIM__obuf_lvttl_f_4__obuf_lvttl_f_4_v = $(LIB_UNISIM)/obuf_lvttl_f_4/obuf_lvttl_f_4_v.dat
UNISIM__obuf_lvttl_f_4 = $(LIB_UNISIM)/obuf_lvttl_f_4/_primary.dat
UNISIM__obuf_lvttl_f_24__obuf_lvttl_f_24_v = $(LIB_UNISIM)/obuf_lvttl_f_24/obuf_lvttl_f_24_v.dat
UNISIM__obuf_lvttl_f_24 = $(LIB_UNISIM)/obuf_lvttl_f_24/_primary.dat
UNISIM__obuf_lvttl_f_2__obuf_lvttl_f_2_v = $(LIB_UNISIM)/obuf_lvttl_f_2/obuf_lvttl_f_2_v.dat
UNISIM__obuf_lvttl_f_2 = $(LIB_UNISIM)/obuf_lvttl_f_2/_primary.dat
UNISIM__obuf_lvttl_f_16__obuf_lvttl_f_16_v = $(LIB_UNISIM)/obuf_lvttl_f_16/obuf_lvttl_f_16_v.dat
UNISIM__obuf_lvttl_f_16 = $(LIB_UNISIM)/obuf_lvttl_f_16/_primary.dat
UNISIM__obuf_lvttl_f_12__obuf_lvttl_f_12_v = $(LIB_UNISIM)/obuf_lvttl_f_12/obuf_lvttl_f_12_v.dat
UNISIM__obuf_lvttl_f_12 = $(LIB_UNISIM)/obuf_lvttl_f_12/_primary.dat
UNISIM__obuf_lvttl__obuf_lvttl_v = $(LIB_UNISIM)/obuf_lvttl/obuf_lvttl_v.dat
UNISIM__obuf_lvttl = $(LIB_UNISIM)/obuf_lvttl/_primary.dat
UNISIM__obuf_lvpecl__obuf_lvpecl_v = $(LIB_UNISIM)/obuf_lvpecl/obuf_lvpecl_v.dat
UNISIM__obuf_lvpecl = $(LIB_UNISIM)/obuf_lvpecl/_primary.dat
UNISIM__obuf_lvds__obuf_lvds_v = $(LIB_UNISIM)/obuf_lvds/obuf_lvds_v.dat
UNISIM__obuf_lvds = $(LIB_UNISIM)/obuf_lvds/_primary.dat
UNISIM__obuf_lvdci_dv2_33__obuf_lvdci_dv2_33_v = $(LIB_UNISIM)/obuf_lvdci_dv2_33/obuf_lvdci_dv2_33_v.dat
UNISIM__obuf_lvdci_dv2_33 = $(LIB_UNISIM)/obuf_lvdci_dv2_33/_primary.dat
UNISIM__obuf_lvdci_dv2_25__obuf_lvdci_dv2_25_v = $(LIB_UNISIM)/obuf_lvdci_dv2_25/obuf_lvdci_dv2_25_v.dat
UNISIM__obuf_lvdci_dv2_25 = $(LIB_UNISIM)/obuf_lvdci_dv2_25/_primary.dat
UNISIM__obuf_lvdci_dv2_18__obuf_lvdci_dv2_18_v = $(LIB_UNISIM)/obuf_lvdci_dv2_18/obuf_lvdci_dv2_18_v.dat
UNISIM__obuf_lvdci_dv2_18 = $(LIB_UNISIM)/obuf_lvdci_dv2_18/_primary.dat
UNISIM__obuf_lvdci_dv2_15__obuf_lvdci_dv2_15_v = $(LIB_UNISIM)/obuf_lvdci_dv2_15/obuf_lvdci_dv2_15_v.dat
UNISIM__obuf_lvdci_dv2_15 = $(LIB_UNISIM)/obuf_lvdci_dv2_15/_primary.dat
UNISIM__obuf_lvdci_33__obuf_lvdci_33_v = $(LIB_UNISIM)/obuf_lvdci_33/obuf_lvdci_33_v.dat
UNISIM__obuf_lvdci_33 = $(LIB_UNISIM)/obuf_lvdci_33/_primary.dat
UNISIM__obuf_lvdci_25__obuf_lvdci_25_v = $(LIB_UNISIM)/obuf_lvdci_25/obuf_lvdci_25_v.dat
UNISIM__obuf_lvdci_25 = $(LIB_UNISIM)/obuf_lvdci_25/_primary.dat
UNISIM__obuf_lvdci_18__obuf_lvdci_18_v = $(LIB_UNISIM)/obuf_lvdci_18/obuf_lvdci_18_v.dat
UNISIM__obuf_lvdci_18 = $(LIB_UNISIM)/obuf_lvdci_18/_primary.dat
UNISIM__obuf_lvdci_15__obuf_lvdci_15_v = $(LIB_UNISIM)/obuf_lvdci_15/obuf_lvdci_15_v.dat
UNISIM__obuf_lvdci_15 = $(LIB_UNISIM)/obuf_lvdci_15/_primary.dat
UNISIM__obuf_lvcmos33_s_8__obuf_lvcmos33_s_8_v = $(LIB_UNISIM)/obuf_lvcmos33_s_8/obuf_lvcmos33_s_8_v.dat
UNISIM__obuf_lvcmos33_s_8 = $(LIB_UNISIM)/obuf_lvcmos33_s_8/_primary.dat
UNISIM__obuf_lvcmos33_s_6__obuf_lvcmos33_s_6_v = $(LIB_UNISIM)/obuf_lvcmos33_s_6/obuf_lvcmos33_s_6_v.dat
UNISIM__obuf_lvcmos33_s_6 = $(LIB_UNISIM)/obuf_lvcmos33_s_6/_primary.dat
UNISIM__obuf_lvcmos33_s_4__obuf_lvcmos33_s_4_v = $(LIB_UNISIM)/obuf_lvcmos33_s_4/obuf_lvcmos33_s_4_v.dat
UNISIM__obuf_lvcmos33_s_4 = $(LIB_UNISIM)/obuf_lvcmos33_s_4/_primary.dat
UNISIM__obuf_lvcmos33_s_24__obuf_lvcmos33_s_24_v = $(LIB_UNISIM)/obuf_lvcmos33_s_24/obuf_lvcmos33_s_24_v.dat
UNISIM__obuf_lvcmos33_s_24 = $(LIB_UNISIM)/obuf_lvcmos33_s_24/_primary.dat
UNISIM__obuf_lvcmos33_s_2__obuf_lvcmos33_s_2_v = $(LIB_UNISIM)/obuf_lvcmos33_s_2/obuf_lvcmos33_s_2_v.dat
UNISIM__obuf_lvcmos33_s_2 = $(LIB_UNISIM)/obuf_lvcmos33_s_2/_primary.dat
UNISIM__obuf_lvcmos33_s_16__obuf_lvcmos33_s_16_v = $(LIB_UNISIM)/obuf_lvcmos33_s_16/obuf_lvcmos33_s_16_v.dat
UNISIM__obuf_lvcmos33_s_16 = $(LIB_UNISIM)/obuf_lvcmos33_s_16/_primary.dat
UNISIM__obuf_lvcmos33_s_12__obuf_lvcmos33_s_12_v = $(LIB_UNISIM)/obuf_lvcmos33_s_12/obuf_lvcmos33_s_12_v.dat
UNISIM__obuf_lvcmos33_s_12 = $(LIB_UNISIM)/obuf_lvcmos33_s_12/_primary.dat
UNISIM__obuf_lvcmos33_f_8__obuf_lvcmos33_f_8_v = $(LIB_UNISIM)/obuf_lvcmos33_f_8/obuf_lvcmos33_f_8_v.dat
UNISIM__obuf_lvcmos33_f_8 = $(LIB_UNISIM)/obuf_lvcmos33_f_8/_primary.dat
UNISIM__obuf_lvcmos33_f_6__obuf_lvcmos33_f_6_v = $(LIB_UNISIM)/obuf_lvcmos33_f_6/obuf_lvcmos33_f_6_v.dat
UNISIM__obuf_lvcmos33_f_6 = $(LIB_UNISIM)/obuf_lvcmos33_f_6/_primary.dat
UNISIM__obuf_lvcmos33_f_4__obuf_lvcmos33_f_4_v = $(LIB_UNISIM)/obuf_lvcmos33_f_4/obuf_lvcmos33_f_4_v.dat
UNISIM__obuf_lvcmos33_f_4 = $(LIB_UNISIM)/obuf_lvcmos33_f_4/_primary.dat
UNISIM__obuf_lvcmos33_f_24__obuf_lvcmos33_f_24_v = $(LIB_UNISIM)/obuf_lvcmos33_f_24/obuf_lvcmos33_f_24_v.dat
UNISIM__obuf_lvcmos33_f_24 = $(LIB_UNISIM)/obuf_lvcmos33_f_24/_primary.dat
UNISIM__obuf_lvcmos33_f_2__obuf_lvcmos33_f_2_v = $(LIB_UNISIM)/obuf_lvcmos33_f_2/obuf_lvcmos33_f_2_v.dat
UNISIM__obuf_lvcmos33_f_2 = $(LIB_UNISIM)/obuf_lvcmos33_f_2/_primary.dat
UNISIM__obuf_lvcmos33_f_16__obuf_lvcmos33_f_16_v = $(LIB_UNISIM)/obuf_lvcmos33_f_16/obuf_lvcmos33_f_16_v.dat
UNISIM__obuf_lvcmos33_f_16 = $(LIB_UNISIM)/obuf_lvcmos33_f_16/_primary.dat
UNISIM__obuf_lvcmos33_f_12__obuf_lvcmos33_f_12_v = $(LIB_UNISIM)/obuf_lvcmos33_f_12/obuf_lvcmos33_f_12_v.dat
UNISIM__obuf_lvcmos33_f_12 = $(LIB_UNISIM)/obuf_lvcmos33_f_12/_primary.dat
UNISIM__obuf_lvcmos33__obuf_lvcmos33_v = $(LIB_UNISIM)/obuf_lvcmos33/obuf_lvcmos33_v.dat
UNISIM__obuf_lvcmos33 = $(LIB_UNISIM)/obuf_lvcmos33/_primary.dat
UNISIM__obuf_lvcmos25_s_8__obuf_lvcmos25_s_8_v = $(LIB_UNISIM)/obuf_lvcmos25_s_8/obuf_lvcmos25_s_8_v.dat
UNISIM__obuf_lvcmos25_s_8 = $(LIB_UNISIM)/obuf_lvcmos25_s_8/_primary.dat
UNISIM__obuf_lvcmos25_s_6__obuf_lvcmos25_s_6_v = $(LIB_UNISIM)/obuf_lvcmos25_s_6/obuf_lvcmos25_s_6_v.dat
UNISIM__obuf_lvcmos25_s_6 = $(LIB_UNISIM)/obuf_lvcmos25_s_6/_primary.dat
UNISIM__obuf_lvcmos25_s_4__obuf_lvcmos25_s_4_v = $(LIB_UNISIM)/obuf_lvcmos25_s_4/obuf_lvcmos25_s_4_v.dat
UNISIM__obuf_lvcmos25_s_4 = $(LIB_UNISIM)/obuf_lvcmos25_s_4/_primary.dat
UNISIM__obuf_lvcmos25_s_24__obuf_lvcmos25_s_24_v = $(LIB_UNISIM)/obuf_lvcmos25_s_24/obuf_lvcmos25_s_24_v.dat
UNISIM__obuf_lvcmos25_s_24 = $(LIB_UNISIM)/obuf_lvcmos25_s_24/_primary.dat
UNISIM__obuf_lvcmos25_s_2__obuf_lvcmos25_s_2_v = $(LIB_UNISIM)/obuf_lvcmos25_s_2/obuf_lvcmos25_s_2_v.dat
UNISIM__obuf_lvcmos25_s_2 = $(LIB_UNISIM)/obuf_lvcmos25_s_2/_primary.dat
UNISIM__obuf_lvcmos25_s_16__obuf_lvcmos25_s_16_v = $(LIB_UNISIM)/obuf_lvcmos25_s_16/obuf_lvcmos25_s_16_v.dat
UNISIM__obuf_lvcmos25_s_16 = $(LIB_UNISIM)/obuf_lvcmos25_s_16/_primary.dat
UNISIM__obuf_lvcmos25_s_12__obuf_lvcmos25_s_12_v = $(LIB_UNISIM)/obuf_lvcmos25_s_12/obuf_lvcmos25_s_12_v.dat
UNISIM__obuf_lvcmos25_s_12 = $(LIB_UNISIM)/obuf_lvcmos25_s_12/_primary.dat
UNISIM__obuf_lvcmos25_f_8__obuf_lvcmos25_f_8_v = $(LIB_UNISIM)/obuf_lvcmos25_f_8/obuf_lvcmos25_f_8_v.dat
UNISIM__obuf_lvcmos25_f_8 = $(LIB_UNISIM)/obuf_lvcmos25_f_8/_primary.dat
UNISIM__obuf_lvcmos25_f_6__obuf_lvcmos25_f_6_v = $(LIB_UNISIM)/obuf_lvcmos25_f_6/obuf_lvcmos25_f_6_v.dat
UNISIM__obuf_lvcmos25_f_6 = $(LIB_UNISIM)/obuf_lvcmos25_f_6/_primary.dat
UNISIM__obuf_lvcmos25_f_4__obuf_lvcmos25_f_4_v = $(LIB_UNISIM)/obuf_lvcmos25_f_4/obuf_lvcmos25_f_4_v.dat
UNISIM__obuf_lvcmos25_f_4 = $(LIB_UNISIM)/obuf_lvcmos25_f_4/_primary.dat
UNISIM__obuf_lvcmos25_f_24__obuf_lvcmos25_f_24_v = $(LIB_UNISIM)/obuf_lvcmos25_f_24/obuf_lvcmos25_f_24_v.dat
UNISIM__obuf_lvcmos25_f_24 = $(LIB_UNISIM)/obuf_lvcmos25_f_24/_primary.dat
UNISIM__obuf_lvcmos25_f_2__obuf_lvcmos25_f_2_v = $(LIB_UNISIM)/obuf_lvcmos25_f_2/obuf_lvcmos25_f_2_v.dat
UNISIM__obuf_lvcmos25_f_2 = $(LIB_UNISIM)/obuf_lvcmos25_f_2/_primary.dat
UNISIM__obuf_lvcmos25_f_16__obuf_lvcmos25_f_16_v = $(LIB_UNISIM)/obuf_lvcmos25_f_16/obuf_lvcmos25_f_16_v.dat
UNISIM__obuf_lvcmos25_f_16 = $(LIB_UNISIM)/obuf_lvcmos25_f_16/_primary.dat
UNISIM__obuf_lvcmos25_f_12__obuf_lvcmos25_f_12_v = $(LIB_UNISIM)/obuf_lvcmos25_f_12/obuf_lvcmos25_f_12_v.dat
UNISIM__obuf_lvcmos25_f_12 = $(LIB_UNISIM)/obuf_lvcmos25_f_12/_primary.dat
UNISIM__obuf_lvcmos25__obuf_lvcmos25_v = $(LIB_UNISIM)/obuf_lvcmos25/obuf_lvcmos25_v.dat
UNISIM__obuf_lvcmos25 = $(LIB_UNISIM)/obuf_lvcmos25/_primary.dat
UNISIM__obuf_lvcmos2__obuf_lvcmos2_v = $(LIB_UNISIM)/obuf_lvcmos2/obuf_lvcmos2_v.dat
UNISIM__obuf_lvcmos2 = $(LIB_UNISIM)/obuf_lvcmos2/_primary.dat
UNISIM__obuf_lvcmos18_s_8__obuf_lvcmos18_s_8_v = $(LIB_UNISIM)/obuf_lvcmos18_s_8/obuf_lvcmos18_s_8_v.dat
UNISIM__obuf_lvcmos18_s_8 = $(LIB_UNISIM)/obuf_lvcmos18_s_8/_primary.dat
UNISIM__obuf_lvcmos18_s_6__obuf_lvcmos18_s_6_v = $(LIB_UNISIM)/obuf_lvcmos18_s_6/obuf_lvcmos18_s_6_v.dat
UNISIM__obuf_lvcmos18_s_6 = $(LIB_UNISIM)/obuf_lvcmos18_s_6/_primary.dat
UNISIM__obuf_lvcmos18_s_4__obuf_lvcmos18_s_4_v = $(LIB_UNISIM)/obuf_lvcmos18_s_4/obuf_lvcmos18_s_4_v.dat
UNISIM__obuf_lvcmos18_s_4 = $(LIB_UNISIM)/obuf_lvcmos18_s_4/_primary.dat
UNISIM__obuf_lvcmos18_s_2__obuf_lvcmos18_s_2_v = $(LIB_UNISIM)/obuf_lvcmos18_s_2/obuf_lvcmos18_s_2_v.dat
UNISIM__obuf_lvcmos18_s_2 = $(LIB_UNISIM)/obuf_lvcmos18_s_2/_primary.dat
UNISIM__obuf_lvcmos18_s_16__obuf_lvcmos18_s_16_v = $(LIB_UNISIM)/obuf_lvcmos18_s_16/obuf_lvcmos18_s_16_v.dat
UNISIM__obuf_lvcmos18_s_16 = $(LIB_UNISIM)/obuf_lvcmos18_s_16/_primary.dat
UNISIM__obuf_lvcmos18_s_12__obuf_lvcmos18_s_12_v = $(LIB_UNISIM)/obuf_lvcmos18_s_12/obuf_lvcmos18_s_12_v.dat
UNISIM__obuf_lvcmos18_s_12 = $(LIB_UNISIM)/obuf_lvcmos18_s_12/_primary.dat
UNISIM__obuf_lvcmos18_f_8__obuf_lvcmos18_f_8_v = $(LIB_UNISIM)/obuf_lvcmos18_f_8/obuf_lvcmos18_f_8_v.dat
UNISIM__obuf_lvcmos18_f_8 = $(LIB_UNISIM)/obuf_lvcmos18_f_8/_primary.dat
UNISIM__obuf_lvcmos18_f_6__obuf_lvcmos18_f_6_v = $(LIB_UNISIM)/obuf_lvcmos18_f_6/obuf_lvcmos18_f_6_v.dat
UNISIM__obuf_lvcmos18_f_6 = $(LIB_UNISIM)/obuf_lvcmos18_f_6/_primary.dat
UNISIM__obuf_lvcmos18_f_4__obuf_lvcmos18_f_4_v = $(LIB_UNISIM)/obuf_lvcmos18_f_4/obuf_lvcmos18_f_4_v.dat
UNISIM__obuf_lvcmos18_f_4 = $(LIB_UNISIM)/obuf_lvcmos18_f_4/_primary.dat
UNISIM__obuf_lvcmos18_f_2__obuf_lvcmos18_f_2_v = $(LIB_UNISIM)/obuf_lvcmos18_f_2/obuf_lvcmos18_f_2_v.dat
UNISIM__obuf_lvcmos18_f_2 = $(LIB_UNISIM)/obuf_lvcmos18_f_2/_primary.dat
UNISIM__obuf_lvcmos18_f_16__obuf_lvcmos18_f_16_v = $(LIB_UNISIM)/obuf_lvcmos18_f_16/obuf_lvcmos18_f_16_v.dat
UNISIM__obuf_lvcmos18_f_16 = $(LIB_UNISIM)/obuf_lvcmos18_f_16/_primary.dat
UNISIM__obuf_lvcmos18_f_12__obuf_lvcmos18_f_12_v = $(LIB_UNISIM)/obuf_lvcmos18_f_12/obuf_lvcmos18_f_12_v.dat
UNISIM__obuf_lvcmos18_f_12 = $(LIB_UNISIM)/obuf_lvcmos18_f_12/_primary.dat
UNISIM__obuf_lvcmos18__obuf_lvcmos18_v = $(LIB_UNISIM)/obuf_lvcmos18/obuf_lvcmos18_v.dat
UNISIM__obuf_lvcmos18 = $(LIB_UNISIM)/obuf_lvcmos18/_primary.dat
UNISIM__obuf_lvcmos15_s_8__obuf_lvcmos15_s_8_v = $(LIB_UNISIM)/obuf_lvcmos15_s_8/obuf_lvcmos15_s_8_v.dat
UNISIM__obuf_lvcmos15_s_8 = $(LIB_UNISIM)/obuf_lvcmos15_s_8/_primary.dat
UNISIM__obuf_lvcmos15_s_6__obuf_lvcmos15_s_6_v = $(LIB_UNISIM)/obuf_lvcmos15_s_6/obuf_lvcmos15_s_6_v.dat
UNISIM__obuf_lvcmos15_s_6 = $(LIB_UNISIM)/obuf_lvcmos15_s_6/_primary.dat
UNISIM__obuf_lvcmos15_s_4__obuf_lvcmos15_s_4_v = $(LIB_UNISIM)/obuf_lvcmos15_s_4/obuf_lvcmos15_s_4_v.dat
UNISIM__obuf_lvcmos15_s_4 = $(LIB_UNISIM)/obuf_lvcmos15_s_4/_primary.dat
UNISIM__obuf_lvcmos15_s_2__obuf_lvcmos15_s_2_v = $(LIB_UNISIM)/obuf_lvcmos15_s_2/obuf_lvcmos15_s_2_v.dat
UNISIM__obuf_lvcmos15_s_2 = $(LIB_UNISIM)/obuf_lvcmos15_s_2/_primary.dat
UNISIM__obuf_lvcmos15_s_16__obuf_lvcmos15_s_16_v = $(LIB_UNISIM)/obuf_lvcmos15_s_16/obuf_lvcmos15_s_16_v.dat
UNISIM__obuf_lvcmos15_s_16 = $(LIB_UNISIM)/obuf_lvcmos15_s_16/_primary.dat
UNISIM__obuf_lvcmos15_s_12__obuf_lvcmos15_s_12_v = $(LIB_UNISIM)/obuf_lvcmos15_s_12/obuf_lvcmos15_s_12_v.dat
UNISIM__obuf_lvcmos15_s_12 = $(LIB_UNISIM)/obuf_lvcmos15_s_12/_primary.dat
UNISIM__obuf_lvcmos15_f_8__obuf_lvcmos15_f_8_v = $(LIB_UNISIM)/obuf_lvcmos15_f_8/obuf_lvcmos15_f_8_v.dat
UNISIM__obuf_lvcmos15_f_8 = $(LIB_UNISIM)/obuf_lvcmos15_f_8/_primary.dat
UNISIM__obuf_lvcmos15_f_6__obuf_lvcmos15_f_6_v = $(LIB_UNISIM)/obuf_lvcmos15_f_6/obuf_lvcmos15_f_6_v.dat
UNISIM__obuf_lvcmos15_f_6 = $(LIB_UNISIM)/obuf_lvcmos15_f_6/_primary.dat
UNISIM__obuf_lvcmos15_f_4__obuf_lvcmos15_f_4_v = $(LIB_UNISIM)/obuf_lvcmos15_f_4/obuf_lvcmos15_f_4_v.dat
UNISIM__obuf_lvcmos15_f_4 = $(LIB_UNISIM)/obuf_lvcmos15_f_4/_primary.dat
UNISIM__obuf_lvcmos15_f_2__obuf_lvcmos15_f_2_v = $(LIB_UNISIM)/obuf_lvcmos15_f_2/obuf_lvcmos15_f_2_v.dat
UNISIM__obuf_lvcmos15_f_2 = $(LIB_UNISIM)/obuf_lvcmos15_f_2/_primary.dat
UNISIM__obuf_lvcmos15_f_16__obuf_lvcmos15_f_16_v = $(LIB_UNISIM)/obuf_lvcmos15_f_16/obuf_lvcmos15_f_16_v.dat
UNISIM__obuf_lvcmos15_f_16 = $(LIB_UNISIM)/obuf_lvcmos15_f_16/_primary.dat
UNISIM__obuf_lvcmos15_f_12__obuf_lvcmos15_f_12_v = $(LIB_UNISIM)/obuf_lvcmos15_f_12/obuf_lvcmos15_f_12_v.dat
UNISIM__obuf_lvcmos15_f_12 = $(LIB_UNISIM)/obuf_lvcmos15_f_12/_primary.dat
UNISIM__obuf_lvcmos15__obuf_lvcmos15_v = $(LIB_UNISIM)/obuf_lvcmos15/obuf_lvcmos15_v.dat
UNISIM__obuf_lvcmos15 = $(LIB_UNISIM)/obuf_lvcmos15/_primary.dat
UNISIM__obuf_lvcmos12_s_8__obuf_lvcmos12_s_8_v = $(LIB_UNISIM)/obuf_lvcmos12_s_8/obuf_lvcmos12_s_8_v.dat
UNISIM__obuf_lvcmos12_s_8 = $(LIB_UNISIM)/obuf_lvcmos12_s_8/_primary.dat
UNISIM__obuf_lvcmos12_s_6__obuf_lvcmos12_s_6_v = $(LIB_UNISIM)/obuf_lvcmos12_s_6/obuf_lvcmos12_s_6_v.dat
UNISIM__obuf_lvcmos12_s_6 = $(LIB_UNISIM)/obuf_lvcmos12_s_6/_primary.dat
UNISIM__obuf_lvcmos12_s_4__obuf_lvcmos12_s_4_v = $(LIB_UNISIM)/obuf_lvcmos12_s_4/obuf_lvcmos12_s_4_v.dat
UNISIM__obuf_lvcmos12_s_4 = $(LIB_UNISIM)/obuf_lvcmos12_s_4/_primary.dat
UNISIM__obuf_lvcmos12_s_2__obuf_lvcmos12_s_2_v = $(LIB_UNISIM)/obuf_lvcmos12_s_2/obuf_lvcmos12_s_2_v.dat
UNISIM__obuf_lvcmos12_s_2 = $(LIB_UNISIM)/obuf_lvcmos12_s_2/_primary.dat
UNISIM__obuf_lvcmos12_f_8__obuf_lvcmos12_f_8_v = $(LIB_UNISIM)/obuf_lvcmos12_f_8/obuf_lvcmos12_f_8_v.dat
UNISIM__obuf_lvcmos12_f_8 = $(LIB_UNISIM)/obuf_lvcmos12_f_8/_primary.dat
UNISIM__obuf_lvcmos12_f_6__obuf_lvcmos12_f_6_v = $(LIB_UNISIM)/obuf_lvcmos12_f_6/obuf_lvcmos12_f_6_v.dat
UNISIM__obuf_lvcmos12_f_6 = $(LIB_UNISIM)/obuf_lvcmos12_f_6/_primary.dat
UNISIM__obuf_lvcmos12_f_4__obuf_lvcmos12_f_4_v = $(LIB_UNISIM)/obuf_lvcmos12_f_4/obuf_lvcmos12_f_4_v.dat
UNISIM__obuf_lvcmos12_f_4 = $(LIB_UNISIM)/obuf_lvcmos12_f_4/_primary.dat
UNISIM__obuf_lvcmos12_f_2__obuf_lvcmos12_f_2_v = $(LIB_UNISIM)/obuf_lvcmos12_f_2/obuf_lvcmos12_f_2_v.dat
UNISIM__obuf_lvcmos12_f_2 = $(LIB_UNISIM)/obuf_lvcmos12_f_2/_primary.dat
UNISIM__obuf_lvcmos12__obuf_lvcmos12_v = $(LIB_UNISIM)/obuf_lvcmos12/obuf_lvcmos12_v.dat
UNISIM__obuf_lvcmos12 = $(LIB_UNISIM)/obuf_lvcmos12/_primary.dat
UNISIM__obuf_hstl_iv_dci_18__obuf_hstl_iv_dci_18_v = $(LIB_UNISIM)/obuf_hstl_iv_dci_18/obuf_hstl_iv_dci_18_v.dat
UNISIM__obuf_hstl_iv_dci_18 = $(LIB_UNISIM)/obuf_hstl_iv_dci_18/_primary.dat
UNISIM__obuf_hstl_iv_dci__obuf_hstl_iv_dci_v = $(LIB_UNISIM)/obuf_hstl_iv_dci/obuf_hstl_iv_dci_v.dat
UNISIM__obuf_hstl_iv_dci = $(LIB_UNISIM)/obuf_hstl_iv_dci/_primary.dat
UNISIM__obuf_hstl_iv_18__obuf_hstl_iv_18_v = $(LIB_UNISIM)/obuf_hstl_iv_18/obuf_hstl_iv_18_v.dat
UNISIM__obuf_hstl_iv_18 = $(LIB_UNISIM)/obuf_hstl_iv_18/_primary.dat
UNISIM__obuf_hstl_iv__obuf_hstl_iv_v = $(LIB_UNISIM)/obuf_hstl_iv/obuf_hstl_iv_v.dat
UNISIM__obuf_hstl_iv = $(LIB_UNISIM)/obuf_hstl_iv/_primary.dat
UNISIM__obuf_hstl_iii_dci_18__obuf_hstl_iii_dci_18_v = $(LIB_UNISIM)/obuf_hstl_iii_dci_18/obuf_hstl_iii_dci_18_v.dat
UNISIM__obuf_hstl_iii_dci_18 = $(LIB_UNISIM)/obuf_hstl_iii_dci_18/_primary.dat
UNISIM__obuf_hstl_iii_dci__obuf_hstl_iii_dci_v = $(LIB_UNISIM)/obuf_hstl_iii_dci/obuf_hstl_iii_dci_v.dat
UNISIM__obuf_hstl_iii_dci = $(LIB_UNISIM)/obuf_hstl_iii_dci/_primary.dat
UNISIM__obuf_hstl_iii_18__obuf_hstl_iii_18_v = $(LIB_UNISIM)/obuf_hstl_iii_18/obuf_hstl_iii_18_v.dat
UNISIM__obuf_hstl_iii_18 = $(LIB_UNISIM)/obuf_hstl_iii_18/_primary.dat
UNISIM__obuf_hstl_iii__obuf_hstl_iii_v = $(LIB_UNISIM)/obuf_hstl_iii/obuf_hstl_iii_v.dat
UNISIM__obuf_hstl_iii = $(LIB_UNISIM)/obuf_hstl_iii/_primary.dat
UNISIM__obuf_hstl_ii_dci_18__obuf_hstl_ii_dci_18_v = $(LIB_UNISIM)/obuf_hstl_ii_dci_18/obuf_hstl_ii_dci_18_v.dat
UNISIM__obuf_hstl_ii_dci_18 = $(LIB_UNISIM)/obuf_hstl_ii_dci_18/_primary.dat
UNISIM__obuf_hstl_ii_dci__obuf_hstl_ii_dci_v = $(LIB_UNISIM)/obuf_hstl_ii_dci/obuf_hstl_ii_dci_v.dat
UNISIM__obuf_hstl_ii_dci = $(LIB_UNISIM)/obuf_hstl_ii_dci/_primary.dat
UNISIM__obuf_hstl_ii_18__obuf_hstl_ii_18_v = $(LIB_UNISIM)/obuf_hstl_ii_18/obuf_hstl_ii_18_v.dat
UNISIM__obuf_hstl_ii_18 = $(LIB_UNISIM)/obuf_hstl_ii_18/_primary.dat
UNISIM__obuf_hstl_ii__obuf_hstl_ii_v = $(LIB_UNISIM)/obuf_hstl_ii/obuf_hstl_ii_v.dat
UNISIM__obuf_hstl_ii = $(LIB_UNISIM)/obuf_hstl_ii/_primary.dat
UNISIM__obuf_hstl_i_dci_18__obuf_hstl_i_dci_18_v = $(LIB_UNISIM)/obuf_hstl_i_dci_18/obuf_hstl_i_dci_18_v.dat
UNISIM__obuf_hstl_i_dci_18 = $(LIB_UNISIM)/obuf_hstl_i_dci_18/_primary.dat
UNISIM__obuf_hstl_i_dci__obuf_hstl_i_dci_v = $(LIB_UNISIM)/obuf_hstl_i_dci/obuf_hstl_i_dci_v.dat
UNISIM__obuf_hstl_i_dci = $(LIB_UNISIM)/obuf_hstl_i_dci/_primary.dat
UNISIM__obuf_hstl_i_18__obuf_hstl_i_18_v = $(LIB_UNISIM)/obuf_hstl_i_18/obuf_hstl_i_18_v.dat
UNISIM__obuf_hstl_i_18 = $(LIB_UNISIM)/obuf_hstl_i_18/_primary.dat
UNISIM__obuf_hstl_i__obuf_hstl_i_v = $(LIB_UNISIM)/obuf_hstl_i/obuf_hstl_i_v.dat
UNISIM__obuf_hstl_i = $(LIB_UNISIM)/obuf_hstl_i/_primary.dat
UNISIM__obuf_gtlp_dci__obuf_gtlp_dci_v = $(LIB_UNISIM)/obuf_gtlp_dci/obuf_gtlp_dci_v.dat
UNISIM__obuf_gtlp_dci = $(LIB_UNISIM)/obuf_gtlp_dci/_primary.dat
UNISIM__obuf_gtlp__obuf_gtlp_v = $(LIB_UNISIM)/obuf_gtlp/obuf_gtlp_v.dat
UNISIM__obuf_gtlp = $(LIB_UNISIM)/obuf_gtlp/_primary.dat
UNISIM__obuf_gtl_dci__obuf_gtl_dci_v = $(LIB_UNISIM)/obuf_gtl_dci/obuf_gtl_dci_v.dat
UNISIM__obuf_gtl_dci = $(LIB_UNISIM)/obuf_gtl_dci/_primary.dat
UNISIM__obuf_gtl__obuf_gtl_v = $(LIB_UNISIM)/obuf_gtl/obuf_gtl_v.dat
UNISIM__obuf_gtl = $(LIB_UNISIM)/obuf_gtl/_primary.dat
UNISIM__obuf_f_8__obuf_f_8_v = $(LIB_UNISIM)/obuf_f_8/obuf_f_8_v.dat
UNISIM__obuf_f_8 = $(LIB_UNISIM)/obuf_f_8/_primary.dat
UNISIM__obuf_f_6__obuf_f_6_v = $(LIB_UNISIM)/obuf_f_6/obuf_f_6_v.dat
UNISIM__obuf_f_6 = $(LIB_UNISIM)/obuf_f_6/_primary.dat
UNISIM__obuf_f_4__obuf_f_4_v = $(LIB_UNISIM)/obuf_f_4/obuf_f_4_v.dat
UNISIM__obuf_f_4 = $(LIB_UNISIM)/obuf_f_4/_primary.dat
UNISIM__obuf_f_24__obuf_f_24_v = $(LIB_UNISIM)/obuf_f_24/obuf_f_24_v.dat
UNISIM__obuf_f_24 = $(LIB_UNISIM)/obuf_f_24/_primary.dat
UNISIM__obuf_f_2__obuf_f_2_v = $(LIB_UNISIM)/obuf_f_2/obuf_f_2_v.dat
UNISIM__obuf_f_2 = $(LIB_UNISIM)/obuf_f_2/_primary.dat
UNISIM__obuf_f_16__obuf_f_16_v = $(LIB_UNISIM)/obuf_f_16/obuf_f_16_v.dat
UNISIM__obuf_f_16 = $(LIB_UNISIM)/obuf_f_16/_primary.dat
UNISIM__obuf_f_12__obuf_f_12_v = $(LIB_UNISIM)/obuf_f_12/obuf_f_12_v.dat
UNISIM__obuf_f_12 = $(LIB_UNISIM)/obuf_f_12/_primary.dat
UNISIM__obuf_ctt__obuf_ctt_v = $(LIB_UNISIM)/obuf_ctt/obuf_ctt_v.dat
UNISIM__obuf_ctt = $(LIB_UNISIM)/obuf_ctt/_primary.dat
UNISIM__obuf_agp__obuf_agp_v = $(LIB_UNISIM)/obuf_agp/obuf_agp_v.dat
UNISIM__obuf_agp = $(LIB_UNISIM)/obuf_agp/_primary.dat
UNISIM__obuf__obuf_v = $(LIB_UNISIM)/obuf/obuf_v.dat
UNISIM__obuf__beh = $(LIB_UNISIM)/obuf/beh.dat
UNISIM__obuf = $(LIB_UNISIM)/obuf/_primary.dat
UNISIM__nor5b5__nor5b5_v = $(LIB_UNISIM)/nor5b5/nor5b5_v.dat
UNISIM__nor5b5 = $(LIB_UNISIM)/nor5b5/_primary.dat
UNISIM__nor5b4__nor5b4_v = $(LIB_UNISIM)/nor5b4/nor5b4_v.dat
UNISIM__nor5b4 = $(LIB_UNISIM)/nor5b4/_primary.dat
UNISIM__nor5b3__nor5b3_v = $(LIB_UNISIM)/nor5b3/nor5b3_v.dat
UNISIM__nor5b3 = $(LIB_UNISIM)/nor5b3/_primary.dat
UNISIM__nor5b2__nor5b2_v = $(LIB_UNISIM)/nor5b2/nor5b2_v.dat
UNISIM__nor5b2 = $(LIB_UNISIM)/nor5b2/_primary.dat
UNISIM__nor5b1__nor5b1_v = $(LIB_UNISIM)/nor5b1/nor5b1_v.dat
UNISIM__nor5b1 = $(LIB_UNISIM)/nor5b1/_primary.dat
UNISIM__nor5__nor5_v = $(LIB_UNISIM)/nor5/nor5_v.dat
UNISIM__nor5 = $(LIB_UNISIM)/nor5/_primary.dat
UNISIM__nor4b4__nor4b4_v = $(LIB_UNISIM)/nor4b4/nor4b4_v.dat
UNISIM__nor4b4 = $(LIB_UNISIM)/nor4b4/_primary.dat
UNISIM__nor4b3__nor4b3_v = $(LIB_UNISIM)/nor4b3/nor4b3_v.dat
UNISIM__nor4b3 = $(LIB_UNISIM)/nor4b3/_primary.dat
UNISIM__nor4b2__nor4b2_v = $(LIB_UNISIM)/nor4b2/nor4b2_v.dat
UNISIM__nor4b2 = $(LIB_UNISIM)/nor4b2/_primary.dat
UNISIM__nor4b1__nor4b1_v = $(LIB_UNISIM)/nor4b1/nor4b1_v.dat
UNISIM__nor4b1 = $(LIB_UNISIM)/nor4b1/_primary.dat
UNISIM__nor4__nor4_v = $(LIB_UNISIM)/nor4/nor4_v.dat
UNISIM__nor4 = $(LIB_UNISIM)/nor4/_primary.dat
UNISIM__nor3b3__nor3b3_v = $(LIB_UNISIM)/nor3b3/nor3b3_v.dat
UNISIM__nor3b3 = $(LIB_UNISIM)/nor3b3/_primary.dat
UNISIM__nor3b2__nor3b2_v = $(LIB_UNISIM)/nor3b2/nor3b2_v.dat
UNISIM__nor3b2 = $(LIB_UNISIM)/nor3b2/_primary.dat
UNISIM__nor3b1__nor3b1_v = $(LIB_UNISIM)/nor3b1/nor3b1_v.dat
UNISIM__nor3b1 = $(LIB_UNISIM)/nor3b1/_primary.dat
UNISIM__nor3__nor3_v = $(LIB_UNISIM)/nor3/nor3_v.dat
UNISIM__nor3 = $(LIB_UNISIM)/nor3/_primary.dat
UNISIM__nor2b2__nor2b2_v = $(LIB_UNISIM)/nor2b2/nor2b2_v.dat
UNISIM__nor2b2 = $(LIB_UNISIM)/nor2b2/_primary.dat
UNISIM__nor2b1__nor2b1_v = $(LIB_UNISIM)/nor2b1/nor2b1_v.dat
UNISIM__nor2b1 = $(LIB_UNISIM)/nor2b1/_primary.dat
UNISIM__nor2__nor2_v = $(LIB_UNISIM)/nor2/nor2_v.dat
UNISIM__nor2 = $(LIB_UNISIM)/nor2/_primary.dat
UNISIM__nand5b5__nand5b5_v = $(LIB_UNISIM)/nand5b5/nand5b5_v.dat
UNISIM__nand5b5 = $(LIB_UNISIM)/nand5b5/_primary.dat
UNISIM__nand5b4__nand5b4_v = $(LIB_UNISIM)/nand5b4/nand5b4_v.dat
UNISIM__nand5b4 = $(LIB_UNISIM)/nand5b4/_primary.dat
UNISIM__nand5b3__nand5b3_v = $(LIB_UNISIM)/nand5b3/nand5b3_v.dat
UNISIM__nand5b3 = $(LIB_UNISIM)/nand5b3/_primary.dat
UNISIM__nand5b2__nand5b2_v = $(LIB_UNISIM)/nand5b2/nand5b2_v.dat
UNISIM__nand5b2 = $(LIB_UNISIM)/nand5b2/_primary.dat
UNISIM__nand5b1__nand5b1_v = $(LIB_UNISIM)/nand5b1/nand5b1_v.dat
UNISIM__nand5b1 = $(LIB_UNISIM)/nand5b1/_primary.dat
UNISIM__nand5__nand5_v = $(LIB_UNISIM)/nand5/nand5_v.dat
UNISIM__nand5 = $(LIB_UNISIM)/nand5/_primary.dat
UNISIM__nand4b4__nand4b4_v = $(LIB_UNISIM)/nand4b4/nand4b4_v.dat
UNISIM__nand4b4 = $(LIB_UNISIM)/nand4b4/_primary.dat
UNISIM__nand4b3__nand4b3_v = $(LIB_UNISIM)/nand4b3/nand4b3_v.dat
UNISIM__nand4b3 = $(LIB_UNISIM)/nand4b3/_primary.dat
UNISIM__nand4b2__nand4b2_v = $(LIB_UNISIM)/nand4b2/nand4b2_v.dat
UNISIM__nand4b2 = $(LIB_UNISIM)/nand4b2/_primary.dat
UNISIM__nand4b1__nand4b1_v = $(LIB_UNISIM)/nand4b1/nand4b1_v.dat
UNISIM__nand4b1 = $(LIB_UNISIM)/nand4b1/_primary.dat
UNISIM__nand4__nand4_v = $(LIB_UNISIM)/nand4/nand4_v.dat
UNISIM__nand4 = $(LIB_UNISIM)/nand4/_primary.dat
UNISIM__nand3b3__nand3b3_v = $(LIB_UNISIM)/nand3b3/nand3b3_v.dat
UNISIM__nand3b3 = $(LIB_UNISIM)/nand3b3/_primary.dat
UNISIM__nand3b2__nand3b2_v = $(LIB_UNISIM)/nand3b2/nand3b2_v.dat
UNISIM__nand3b2 = $(LIB_UNISIM)/nand3b2/_primary.dat
UNISIM__nand3b1__nand3b1_v = $(LIB_UNISIM)/nand3b1/nand3b1_v.dat
UNISIM__nand3b1 = $(LIB_UNISIM)/nand3b1/_primary.dat
UNISIM__nand3__nand3_v = $(LIB_UNISIM)/nand3/nand3_v.dat
UNISIM__nand3 = $(LIB_UNISIM)/nand3/_primary.dat
UNISIM__nand2b2__nand2b2_v = $(LIB_UNISIM)/nand2b2/nand2b2_v.dat
UNISIM__nand2b2 = $(LIB_UNISIM)/nand2b2/_primary.dat
UNISIM__nand2b1__nand2b1_v = $(LIB_UNISIM)/nand2b1/nand2b1_v.dat
UNISIM__nand2b1 = $(LIB_UNISIM)/nand2b1/_primary.dat
UNISIM__nand2__nand2_v = $(LIB_UNISIM)/nand2/nand2_v.dat
UNISIM__nand2 = $(LIB_UNISIM)/nand2/_primary.dat
UNISIM__muxf8_l__muxf8_l_v = $(LIB_UNISIM)/muxf8_l/muxf8_l_v.dat
UNISIM__muxf8_l = $(LIB_UNISIM)/muxf8_l/_primary.dat
UNISIM__muxf8_d__muxf8_d_v = $(LIB_UNISIM)/muxf8_d/muxf8_d_v.dat
UNISIM__muxf8_d = $(LIB_UNISIM)/muxf8_d/_primary.dat
UNISIM__muxf8__muxf8_v = $(LIB_UNISIM)/muxf8/muxf8_v.dat
UNISIM__muxf8 = $(LIB_UNISIM)/muxf8/_primary.dat
UNISIM__muxf7_l__muxf7_l_v = $(LIB_UNISIM)/muxf7_l/muxf7_l_v.dat
UNISIM__muxf7_l = $(LIB_UNISIM)/muxf7_l/_primary.dat
UNISIM__muxf7_d__muxf7_d_v = $(LIB_UNISIM)/muxf7_d/muxf7_d_v.dat
UNISIM__muxf7_d = $(LIB_UNISIM)/muxf7_d/_primary.dat
UNISIM__muxf7__muxf7_v = $(LIB_UNISIM)/muxf7/muxf7_v.dat
UNISIM__muxf7 = $(LIB_UNISIM)/muxf7/_primary.dat
UNISIM__muxf6_l__muxf6_l_v = $(LIB_UNISIM)/muxf6_l/muxf6_l_v.dat
UNISIM__muxf6_l = $(LIB_UNISIM)/muxf6_l/_primary.dat
UNISIM__muxf6_d__muxf6_d_v = $(LIB_UNISIM)/muxf6_d/muxf6_d_v.dat
UNISIM__muxf6_d = $(LIB_UNISIM)/muxf6_d/_primary.dat
UNISIM__muxf6__muxf6_v = $(LIB_UNISIM)/muxf6/muxf6_v.dat
UNISIM__muxf6 = $(LIB_UNISIM)/muxf6/_primary.dat
UNISIM__muxf5_l__muxf5_l_v = $(LIB_UNISIM)/muxf5_l/muxf5_l_v.dat
UNISIM__muxf5_l = $(LIB_UNISIM)/muxf5_l/_primary.dat
UNISIM__muxf5_d__muxf5_d_v = $(LIB_UNISIM)/muxf5_d/muxf5_d_v.dat
UNISIM__muxf5_d = $(LIB_UNISIM)/muxf5_d/_primary.dat
UNISIM__muxf5__muxf5_v = $(LIB_UNISIM)/muxf5/muxf5_v.dat
UNISIM__muxf5 = $(LIB_UNISIM)/muxf5/_primary.dat
UNISIM__muxcy_l__muxcy_l_v = $(LIB_UNISIM)/muxcy_l/muxcy_l_v.dat
UNISIM__muxcy_l = $(LIB_UNISIM)/muxcy_l/_primary.dat
UNISIM__muxcy_d__muxcy_d_v = $(LIB_UNISIM)/muxcy_d/muxcy_d_v.dat
UNISIM__muxcy_d = $(LIB_UNISIM)/muxcy_d/_primary.dat
UNISIM__muxcy__muxcy_v = $(LIB_UNISIM)/muxcy/muxcy_v.dat
UNISIM__muxcy = $(LIB_UNISIM)/muxcy/_primary.dat
UNISIM__mult_and__mult_and_v = $(LIB_UNISIM)/mult_and/mult_and_v.dat
UNISIM__mult_and = $(LIB_UNISIM)/mult_and/_primary.dat
UNISIM__mult18x18sio__mult18x18sio_v = $(LIB_UNISIM)/mult18x18sio/mult18x18sio_v.dat
UNISIM__mult18x18sio = $(LIB_UNISIM)/mult18x18sio/_primary.dat
UNISIM__mult18x18s__mult18x18s_v = $(LIB_UNISIM)/mult18x18s/mult18x18s_v.dat
UNISIM__mult18x18s = $(LIB_UNISIM)/mult18x18s/_primary.dat
UNISIM__mult18x18__mult18x18_v = $(LIB_UNISIM)/mult18x18/mult18x18_v.dat
UNISIM__mult18x18 = $(LIB_UNISIM)/mult18x18/_primary.dat
UNISIM__mmcme2_base__mmcme2_base_v = $(LIB_UNISIM)/mmcme2_base/mmcme2_base_v.dat
UNISIM__mmcme2_base = $(LIB_UNISIM)/mmcme2_base/_primary.dat
UNISIM__mmcme2_adv__mmcme2_adv_v = $(LIB_UNISIM)/mmcme2_adv/mmcme2_adv_v.dat
UNISIM__mmcme2_adv = $(LIB_UNISIM)/mmcme2_adv/_primary.dat
UNISIM__mmcm_base__mmcm_base_v = $(LIB_UNISIM)/mmcm_base/mmcm_base_v.dat
UNISIM__mmcm_base = $(LIB_UNISIM)/mmcm_base/_primary.dat
UNISIM__mmcm_adv__mmcm_adv_v = $(LIB_UNISIM)/mmcm_adv/mmcm_adv_v.dat
UNISIM__mmcm_adv = $(LIB_UNISIM)/mmcm_adv/_primary.dat
UNISIM__min_off__min_off_v = $(LIB_UNISIM)/min_off/min_off_v.dat
UNISIM__min_off = $(LIB_UNISIM)/min_off/_primary.dat
UNISIM__merge__merge_v = $(LIB_UNISIM)/merge/merge_v.dat
UNISIM__merge = $(LIB_UNISIM)/merge/_primary.dat
UNISIM__mcb__mcb_v = $(LIB_UNISIM)/mcb/mcb_v.dat
UNISIM__mcb = $(LIB_UNISIM)/mcb/_primary.dat
UNISIM__lut6_l__lut6_l_v = $(LIB_UNISIM)/lut6_l/lut6_l_v.dat
UNISIM__lut6_l = $(LIB_UNISIM)/lut6_l/_primary.dat
UNISIM__lut6_d__lut6_d_v = $(LIB_UNISIM)/lut6_d/lut6_d_v.dat
UNISIM__lut6_d = $(LIB_UNISIM)/lut6_d/_primary.dat
UNISIM__lut6_2__lut6_2_v = $(LIB_UNISIM)/lut6_2/lut6_2_v.dat
UNISIM__lut6_2 = $(LIB_UNISIM)/lut6_2/_primary.dat
UNISIM__lut6__lut6_v = $(LIB_UNISIM)/lut6/lut6_v.dat
UNISIM__lut6 = $(LIB_UNISIM)/lut6/_primary.dat
UNISIM__lut5_l__lut5_l_v = $(LIB_UNISIM)/lut5_l/lut5_l_v.dat
UNISIM__lut5_l = $(LIB_UNISIM)/lut5_l/_primary.dat
UNISIM__lut5_d__lut5_d_v = $(LIB_UNISIM)/lut5_d/lut5_d_v.dat
UNISIM__lut5_d = $(LIB_UNISIM)/lut5_d/_primary.dat
UNISIM__lut5__lut5_v = $(LIB_UNISIM)/lut5/lut5_v.dat
UNISIM__lut5 = $(LIB_UNISIM)/lut5/_primary.dat
UNISIM__lut4_l__lut4_l_v = $(LIB_UNISIM)/lut4_l/lut4_l_v.dat
UNISIM__lut4_l = $(LIB_UNISIM)/lut4_l/_primary.dat
UNISIM__lut4_d__lut4_d_v = $(LIB_UNISIM)/lut4_d/lut4_d_v.dat
UNISIM__lut4_d = $(LIB_UNISIM)/lut4_d/_primary.dat
UNISIM__lut4__lut4_v = $(LIB_UNISIM)/lut4/lut4_v.dat
UNISIM__lut4 = $(LIB_UNISIM)/lut4/_primary.dat
UNISIM__lut3_l__lut3_l_v = $(LIB_UNISIM)/lut3_l/lut3_l_v.dat
UNISIM__lut3_l = $(LIB_UNISIM)/lut3_l/_primary.dat
UNISIM__lut3_d__lut3_d_v = $(LIB_UNISIM)/lut3_d/lut3_d_v.dat
UNISIM__lut3_d = $(LIB_UNISIM)/lut3_d/_primary.dat
UNISIM__lut3__lut3_v = $(LIB_UNISIM)/lut3/lut3_v.dat
UNISIM__lut3 = $(LIB_UNISIM)/lut3/_primary.dat
UNISIM__lut2_l__lut2_l_v = $(LIB_UNISIM)/lut2_l/lut2_l_v.dat
UNISIM__lut2_l = $(LIB_UNISIM)/lut2_l/_primary.dat
UNISIM__lut2_d__lut2_d_v = $(LIB_UNISIM)/lut2_d/lut2_d_v.dat
UNISIM__lut2_d = $(LIB_UNISIM)/lut2_d/_primary.dat
UNISIM__lut2__lut2_v = $(LIB_UNISIM)/lut2/lut2_v.dat
UNISIM__lut2 = $(LIB_UNISIM)/lut2/_primary.dat
UNISIM__lut1_l__lut1_l_v = $(LIB_UNISIM)/lut1_l/lut1_l_v.dat
UNISIM__lut1_l = $(LIB_UNISIM)/lut1_l/_primary.dat
UNISIM__lut1_d__lut1_d_v = $(LIB_UNISIM)/lut1_d/lut1_d_v.dat
UNISIM__lut1_d = $(LIB_UNISIM)/lut1_d/_primary.dat
UNISIM__lut1__lut1_v = $(LIB_UNISIM)/lut1/lut1_v.dat
UNISIM__lut1 = $(LIB_UNISIM)/lut1/_primary.dat
UNISIM__ldpe_1__ldpe_1_v = $(LIB_UNISIM)/ldpe_1/ldpe_1_v.dat
UNISIM__ldpe_1 = $(LIB_UNISIM)/ldpe_1/_primary.dat
UNISIM__ldpe__ldpe_v = $(LIB_UNISIM)/ldpe/ldpe_v.dat
UNISIM__ldpe = $(LIB_UNISIM)/ldpe/_primary.dat
UNISIM__ldp_1__ldp_1_v = $(LIB_UNISIM)/ldp_1/ldp_1_v.dat
UNISIM__ldp_1 = $(LIB_UNISIM)/ldp_1/_primary.dat
UNISIM__ldp__ldp_v = $(LIB_UNISIM)/ldp/ldp_v.dat
UNISIM__ldp = $(LIB_UNISIM)/ldp/_primary.dat
UNISIM__ldg__ldg_v = $(LIB_UNISIM)/ldg/ldg_v.dat
UNISIM__ldg = $(LIB_UNISIM)/ldg/_primary.dat
UNISIM__lde_1__lde_1_v = $(LIB_UNISIM)/lde_1/lde_1_v.dat
UNISIM__lde_1 = $(LIB_UNISIM)/lde_1/_primary.dat
UNISIM__lde__lde_v = $(LIB_UNISIM)/lde/lde_v.dat
UNISIM__lde = $(LIB_UNISIM)/lde/_primary.dat
UNISIM__ldcpe_1__ldcpe_1_v = $(LIB_UNISIM)/ldcpe_1/ldcpe_1_v.dat
UNISIM__ldcpe_1 = $(LIB_UNISIM)/ldcpe_1/_primary.dat
UNISIM__ldcpe__ldcpe_v = $(LIB_UNISIM)/ldcpe/ldcpe_v.dat
UNISIM__ldcpe = $(LIB_UNISIM)/ldcpe/_primary.dat
UNISIM__ldcp_1__ldcp_1_v = $(LIB_UNISIM)/ldcp_1/ldcp_1_v.dat
UNISIM__ldcp_1 = $(LIB_UNISIM)/ldcp_1/_primary.dat
UNISIM__ldcp__ldcp_v = $(LIB_UNISIM)/ldcp/ldcp_v.dat
UNISIM__ldcp = $(LIB_UNISIM)/ldcp/_primary.dat
UNISIM__ldce_1__ldce_1_v = $(LIB_UNISIM)/ldce_1/ldce_1_v.dat
UNISIM__ldce_1 = $(LIB_UNISIM)/ldce_1/_primary.dat
UNISIM__ldce__ldce_v = $(LIB_UNISIM)/ldce/ldce_v.dat
UNISIM__ldce = $(LIB_UNISIM)/ldce/_primary.dat
UNISIM__ldc_1__ldc_1_v = $(LIB_UNISIM)/ldc_1/ldc_1_v.dat
UNISIM__ldc_1 = $(LIB_UNISIM)/ldc_1/_primary.dat
UNISIM__ldc__ldc_v = $(LIB_UNISIM)/ldc/ldc_v.dat
UNISIM__ldc = $(LIB_UNISIM)/ldc/_primary.dat
UNISIM__ld_1__ld_1_v = $(LIB_UNISIM)/ld_1/ld_1_v.dat
UNISIM__ld_1 = $(LIB_UNISIM)/ld_1/_primary.dat
UNISIM__ld__ld_v = $(LIB_UNISIM)/ld/ld_v.dat
UNISIM__ld = $(LIB_UNISIM)/ld/_primary.dat
UNISIM__key_clear__key_clear_v = $(LIB_UNISIM)/key_clear/key_clear_v.dat
UNISIM__key_clear = $(LIB_UNISIM)/key_clear/_primary.dat
UNISIM__keeper__keeper_v = $(LIB_UNISIM)/keeper/keeper_v.dat
UNISIM__keeper = $(LIB_UNISIM)/keeper/_primary.dat
UNISIM__keep__keep_v = $(LIB_UNISIM)/keep/keep_v.dat
UNISIM__keep = $(LIB_UNISIM)/keep/_primary.dat
UNISIM__jtagppc440__jtagppc440_v = $(LIB_UNISIM)/jtagppc440/jtagppc440_v.dat
UNISIM__jtagppc440 = $(LIB_UNISIM)/jtagppc440/_primary.dat
UNISIM__jtagppc__jtagppc_v = $(LIB_UNISIM)/jtagppc/jtagppc_v.dat
UNISIM__jtagppc = $(LIB_UNISIM)/jtagppc/_primary.dat
UNISIM__jtag_sime2_submod__jtag_sime2_submod_v = $(LIB_UNISIM)/jtag_sime2_submod/jtag_sime2_submod_v.dat
UNISIM__jtag_sime2_submod = $(LIB_UNISIM)/jtag_sime2_submod/_primary.dat
UNISIM__jtag_sime2__jtag_sime2_v = $(LIB_UNISIM)/jtag_sime2/jtag_sime2_v.dat
UNISIM__jtag_sime2 = $(LIB_UNISIM)/jtag_sime2/_primary.dat
UNISIM__jtag_sim_virtex6__jtag_sim_virtex6_v = $(LIB_UNISIM)/jtag_sim_virtex6/jtag_sim_virtex6_v.dat
UNISIM__jtag_sim_virtex6 = $(LIB_UNISIM)/jtag_sim_virtex6/_primary.dat
UNISIM__jtag_sim_virtex5_submod__jtag_sim_virtex5_submod_v = $(LIB_UNISIM)/jtag_sim_virtex5_submod/jtag_sim_virtex5_submod_v.dat
UNISIM__jtag_sim_virtex5_submod = $(LIB_UNISIM)/jtag_sim_virtex5_submod/_primary.dat
UNISIM__jtag_sim_virtex5__jtag_sim_virtex5_v = $(LIB_UNISIM)/jtag_sim_virtex5/jtag_sim_virtex5_v.dat
UNISIM__jtag_sim_virtex5 = $(LIB_UNISIM)/jtag_sim_virtex5/_primary.dat
UNISIM__jtag_sim_virtex4_submod__jtag_sim_virtex4_submod_v = $(LIB_UNISIM)/jtag_sim_virtex4_submod/jtag_sim_virtex4_submod_v.dat
UNISIM__jtag_sim_virtex4_submod = $(LIB_UNISIM)/jtag_sim_virtex4_submod/_primary.dat
UNISIM__jtag_sim_virtex4__jtag_sim_virtex4_v = $(LIB_UNISIM)/jtag_sim_virtex4/jtag_sim_virtex4_v.dat
UNISIM__jtag_sim_virtex4 = $(LIB_UNISIM)/jtag_sim_virtex4/_primary.dat
UNISIM__jtag_sim_spartan6__jtag_sim_spartan6_v = $(LIB_UNISIM)/jtag_sim_spartan6/jtag_sim_spartan6_v.dat
UNISIM__jtag_sim_spartan6 = $(LIB_UNISIM)/jtag_sim_spartan6/_primary.dat
UNISIM__jtag_sim_spartan3a__jtag_sim_spartan3a_v = $(LIB_UNISIM)/jtag_sim_spartan3a/jtag_sim_spartan3a_v.dat
UNISIM__jtag_sim_spartan3a = $(LIB_UNISIM)/jtag_sim_spartan3a/_primary.dat
UNISIM__iserdese2__iserdese2_v = $(LIB_UNISIM)/iserdese2/iserdese2_v.dat
UNISIM__iserdese2 = $(LIB_UNISIM)/iserdese2/_primary.dat
UNISIM__iserdese1__iserdese1_v = $(LIB_UNISIM)/iserdese1/iserdese1_v.dat
UNISIM__iserdese1 = $(LIB_UNISIM)/iserdese1/_primary.dat
UNISIM__iserdes_nodelay__iserdes_nodelay_v = $(LIB_UNISIM)/iserdes_nodelay/iserdes_nodelay_v.dat
UNISIM__iserdes_nodelay = $(LIB_UNISIM)/iserdes_nodelay/_primary.dat
UNISIM__iserdes2__iserdes2_v = $(LIB_UNISIM)/iserdes2/iserdes2_v.dat
UNISIM__iserdes2 = $(LIB_UNISIM)/iserdes2/_primary.dat
UNISIM__iserdes__iserdes_v = $(LIB_UNISIM)/iserdes/iserdes_v.dat
UNISIM__iserdes = $(LIB_UNISIM)/iserdes/_primary.dat
UNISIM__iot__iot_v = $(LIB_UNISIM)/iot/iot_v.dat
UNISIM__iot = $(LIB_UNISIM)/iot/_primary.dat
UNISIM__ioout__ioout_v = $(LIB_UNISIM)/ioout/ioout_v.dat
UNISIM__ioout = $(LIB_UNISIM)/ioout/_primary.dat
UNISIM__iodrp2_mcb__iodrp2_mcb_v = $(LIB_UNISIM)/iodrp2_mcb/iodrp2_mcb_v.dat
UNISIM__iodrp2_mcb = $(LIB_UNISIM)/iodrp2_mcb/_primary.dat
UNISIM__iodrp2__iodrp2_v = $(LIB_UNISIM)/iodrp2/iodrp2_v.dat
UNISIM__iodrp2 = $(LIB_UNISIM)/iodrp2/_primary.dat
UNISIM__iodlyctrl_npre_oserdese1_vhd__iodlyctrl_npre_oserdese1_vhd_v = $(LIB_UNISIM)/iodlyctrl_npre_oserdese1_vhd/iodlyctrl_npre_oserdese1_vhd_v.dat
UNISIM__iodlyctrl_npre_oserdese1_vhd = $(LIB_UNISIM)/iodlyctrl_npre_oserdese1_vhd/_primary.dat
UNISIM__iodelaye1__iodelaye1_v = $(LIB_UNISIM)/iodelaye1/iodelaye1_v.dat
UNISIM__iodelaye1 = $(LIB_UNISIM)/iodelaye1/_primary.dat
UNISIM__iodelay2__iodelay2_v = $(LIB_UNISIM)/iodelay2/iodelay2_v.dat
UNISIM__iodelay2 = $(LIB_UNISIM)/iodelay2/_primary.dat
UNISIM__iodelay__iodelay_v = $(LIB_UNISIM)/iodelay/iodelay_v.dat
UNISIM__iodelay = $(LIB_UNISIM)/iodelay/_primary.dat
UNISIM__iobufe__iobufe_v = $(LIB_UNISIM)/iobufe/iobufe_v.dat
UNISIM__iobufe = $(LIB_UNISIM)/iobufe/_primary.dat
UNISIM__iobufds_intermdisable__iobufds_intermdisable_v = $(LIB_UNISIM)/iobufds_intermdisable/iobufds_intermdisable_v.dat
UNISIM__iobufds_intermdisable = $(LIB_UNISIM)/iobufds_intermdisable/_primary.dat
UNISIM__iobufds_diff_out_intermdisable__iobufds_diff_out_intermdisable_v = $(LIB_UNISIM)/iobufds_diff_out_intermdisable/iobufds_diff_out_intermdisable_v.dat
UNISIM__iobufds_diff_out_intermdisable = $(LIB_UNISIM)/iobufds_diff_out_intermdisable/_primary.dat
UNISIM__iobufds_diff_out_dcien__iobufds_diff_out_dcien_v = $(LIB_UNISIM)/iobufds_diff_out_dcien/iobufds_diff_out_dcien_v.dat
UNISIM__iobufds_diff_out_dcien = $(LIB_UNISIM)/iobufds_diff_out_dcien/_primary.dat
UNISIM__iobufds_diff_out__iobufds_diff_out_v = $(LIB_UNISIM)/iobufds_diff_out/iobufds_diff_out_v.dat
UNISIM__iobufds_diff_out = $(LIB_UNISIM)/iobufds_diff_out/_primary.dat
UNISIM__iobufds_dcien__iobufds_dcien_v = $(LIB_UNISIM)/iobufds_dcien/iobufds_dcien_v.dat
UNISIM__iobufds_dcien = $(LIB_UNISIM)/iobufds_dcien/_primary.dat
UNISIM__iobufds_blvds_25__iobufds_blvds_25_v = $(LIB_UNISIM)/iobufds_blvds_25/iobufds_blvds_25_v.dat
UNISIM__iobufds_blvds_25 = $(LIB_UNISIM)/iobufds_blvds_25/_primary.dat
UNISIM__iobufds__iobufds_v = $(LIB_UNISIM)/iobufds/iobufds_v.dat
UNISIM__iobufds__beh = $(LIB_UNISIM)/iobufds/beh.dat
UNISIM__iobufds = $(LIB_UNISIM)/iobufds/_primary.dat
UNISIM__iobuf_sstl3_ii_dci__iobuf_sstl3_ii_dci_v = $(LIB_UNISIM)/iobuf_sstl3_ii_dci/iobuf_sstl3_ii_dci_v.dat
UNISIM__iobuf_sstl3_ii_dci = $(LIB_UNISIM)/iobuf_sstl3_ii_dci/_primary.dat
UNISIM__iobuf_sstl3_ii__iobuf_sstl3_ii_v = $(LIB_UNISIM)/iobuf_sstl3_ii/iobuf_sstl3_ii_v.dat
UNISIM__iobuf_sstl3_ii = $(LIB_UNISIM)/iobuf_sstl3_ii/_primary.dat
UNISIM__iobuf_sstl3_i__iobuf_sstl3_i_v = $(LIB_UNISIM)/iobuf_sstl3_i/iobuf_sstl3_i_v.dat
UNISIM__iobuf_sstl3_i = $(LIB_UNISIM)/iobuf_sstl3_i/_primary.dat
UNISIM__iobuf_sstl2_ii_dci__iobuf_sstl2_ii_dci_v = $(LIB_UNISIM)/iobuf_sstl2_ii_dci/iobuf_sstl2_ii_dci_v.dat
UNISIM__iobuf_sstl2_ii_dci = $(LIB_UNISIM)/iobuf_sstl2_ii_dci/_primary.dat
UNISIM__iobuf_sstl2_ii__iobuf_sstl2_ii_v = $(LIB_UNISIM)/iobuf_sstl2_ii/iobuf_sstl2_ii_v.dat
UNISIM__iobuf_sstl2_ii = $(LIB_UNISIM)/iobuf_sstl2_ii/_primary.dat
UNISIM__iobuf_sstl2_i__iobuf_sstl2_i_v = $(LIB_UNISIM)/iobuf_sstl2_i/iobuf_sstl2_i_v.dat
UNISIM__iobuf_sstl2_i = $(LIB_UNISIM)/iobuf_sstl2_i/_primary.dat
UNISIM__iobuf_sstl18_ii_dci__iobuf_sstl18_ii_dci_v = $(LIB_UNISIM)/iobuf_sstl18_ii_dci/iobuf_sstl18_ii_dci_v.dat
UNISIM__iobuf_sstl18_ii_dci = $(LIB_UNISIM)/iobuf_sstl18_ii_dci/_primary.dat
UNISIM__iobuf_sstl18_ii__iobuf_sstl18_ii_v = $(LIB_UNISIM)/iobuf_sstl18_ii/iobuf_sstl18_ii_v.dat
UNISIM__iobuf_sstl18_ii = $(LIB_UNISIM)/iobuf_sstl18_ii/_primary.dat
UNISIM__iobuf_sstl18_i__iobuf_sstl18_i_v = $(LIB_UNISIM)/iobuf_sstl18_i/iobuf_sstl18_i_v.dat
UNISIM__iobuf_sstl18_i = $(LIB_UNISIM)/iobuf_sstl18_i/_primary.dat
UNISIM__iobuf_s_8__iobuf_s_8_v = $(LIB_UNISIM)/iobuf_s_8/iobuf_s_8_v.dat
UNISIM__iobuf_s_8 = $(LIB_UNISIM)/iobuf_s_8/_primary.dat
UNISIM__iobuf_s_6__iobuf_s_6_v = $(LIB_UNISIM)/iobuf_s_6/iobuf_s_6_v.dat
UNISIM__iobuf_s_6 = $(LIB_UNISIM)/iobuf_s_6/_primary.dat
UNISIM__iobuf_s_4__iobuf_s_4_v = $(LIB_UNISIM)/iobuf_s_4/iobuf_s_4_v.dat
UNISIM__iobuf_s_4 = $(LIB_UNISIM)/iobuf_s_4/_primary.dat
UNISIM__iobuf_s_24__iobuf_s_24_v = $(LIB_UNISIM)/iobuf_s_24/iobuf_s_24_v.dat
UNISIM__iobuf_s_24 = $(LIB_UNISIM)/iobuf_s_24/_primary.dat
UNISIM__iobuf_s_2__iobuf_s_2_v = $(LIB_UNISIM)/iobuf_s_2/iobuf_s_2_v.dat
UNISIM__iobuf_s_2 = $(LIB_UNISIM)/iobuf_s_2/_primary.dat
UNISIM__iobuf_s_16__iobuf_s_16_v = $(LIB_UNISIM)/iobuf_s_16/iobuf_s_16_v.dat
UNISIM__iobuf_s_16 = $(LIB_UNISIM)/iobuf_s_16/_primary.dat
UNISIM__iobuf_s_12__iobuf_s_12_v = $(LIB_UNISIM)/iobuf_s_12/iobuf_s_12_v.dat
UNISIM__iobuf_s_12 = $(LIB_UNISIM)/iobuf_s_12/_primary.dat
UNISIM__iobuf_pcix66_3__iobuf_pcix66_3_v = $(LIB_UNISIM)/iobuf_pcix66_3/iobuf_pcix66_3_v.dat
UNISIM__iobuf_pcix66_3 = $(LIB_UNISIM)/iobuf_pcix66_3/_primary.dat
UNISIM__iobuf_pcix__iobuf_pcix_v = $(LIB_UNISIM)/iobuf_pcix/iobuf_pcix_v.dat
UNISIM__iobuf_pcix = $(LIB_UNISIM)/iobuf_pcix/_primary.dat
UNISIM__iobuf_pci66_3__iobuf_pci66_3_v = $(LIB_UNISIM)/iobuf_pci66_3/iobuf_pci66_3_v.dat
UNISIM__iobuf_pci66_3 = $(LIB_UNISIM)/iobuf_pci66_3/_primary.dat
UNISIM__iobuf_pci33_5__iobuf_pci33_5_v = $(LIB_UNISIM)/iobuf_pci33_5/iobuf_pci33_5_v.dat
UNISIM__iobuf_pci33_5 = $(LIB_UNISIM)/iobuf_pci33_5/_primary.dat
UNISIM__iobuf_pci33_3__iobuf_pci33_3_v = $(LIB_UNISIM)/iobuf_pci33_3/iobuf_pci33_3_v.dat
UNISIM__iobuf_pci33_3 = $(LIB_UNISIM)/iobuf_pci33_3/_primary.dat
UNISIM__iobuf_lvttl_s_8__iobuf_lvttl_s_8_v = $(LIB_UNISIM)/iobuf_lvttl_s_8/iobuf_lvttl_s_8_v.dat
UNISIM__iobuf_lvttl_s_8 = $(LIB_UNISIM)/iobuf_lvttl_s_8/_primary.dat
UNISIM__iobuf_lvttl_s_6__iobuf_lvttl_s_6_v = $(LIB_UNISIM)/iobuf_lvttl_s_6/iobuf_lvttl_s_6_v.dat
UNISIM__iobuf_lvttl_s_6 = $(LIB_UNISIM)/iobuf_lvttl_s_6/_primary.dat
UNISIM__iobuf_lvttl_s_4__iobuf_lvttl_s_4_v = $(LIB_UNISIM)/iobuf_lvttl_s_4/iobuf_lvttl_s_4_v.dat
UNISIM__iobuf_lvttl_s_4 = $(LIB_UNISIM)/iobuf_lvttl_s_4/_primary.dat
UNISIM__iobuf_lvttl_s_24__iobuf_lvttl_s_24_v = $(LIB_UNISIM)/iobuf_lvttl_s_24/iobuf_lvttl_s_24_v.dat
UNISIM__iobuf_lvttl_s_24 = $(LIB_UNISIM)/iobuf_lvttl_s_24/_primary.dat
UNISIM__iobuf_lvttl_s_2__iobuf_lvttl_s_2_v = $(LIB_UNISIM)/iobuf_lvttl_s_2/iobuf_lvttl_s_2_v.dat
UNISIM__iobuf_lvttl_s_2 = $(LIB_UNISIM)/iobuf_lvttl_s_2/_primary.dat
UNISIM__iobuf_lvttl_s_16__iobuf_lvttl_s_16_v = $(LIB_UNISIM)/iobuf_lvttl_s_16/iobuf_lvttl_s_16_v.dat
UNISIM__iobuf_lvttl_s_16 = $(LIB_UNISIM)/iobuf_lvttl_s_16/_primary.dat
UNISIM__iobuf_lvttl_s_12__iobuf_lvttl_s_12_v = $(LIB_UNISIM)/iobuf_lvttl_s_12/iobuf_lvttl_s_12_v.dat
UNISIM__iobuf_lvttl_s_12 = $(LIB_UNISIM)/iobuf_lvttl_s_12/_primary.dat
UNISIM__iobuf_lvttl_f_8__iobuf_lvttl_f_8_v = $(LIB_UNISIM)/iobuf_lvttl_f_8/iobuf_lvttl_f_8_v.dat
UNISIM__iobuf_lvttl_f_8 = $(LIB_UNISIM)/iobuf_lvttl_f_8/_primary.dat
UNISIM__iobuf_lvttl_f_6__iobuf_lvttl_f_6_v = $(LIB_UNISIM)/iobuf_lvttl_f_6/iobuf_lvttl_f_6_v.dat
UNISIM__iobuf_lvttl_f_6 = $(LIB_UNISIM)/iobuf_lvttl_f_6/_primary.dat
UNISIM__iobuf_lvttl_f_4__iobuf_lvttl_f_4_v = $(LIB_UNISIM)/iobuf_lvttl_f_4/iobuf_lvttl_f_4_v.dat
UNISIM__iobuf_lvttl_f_4 = $(LIB_UNISIM)/iobuf_lvttl_f_4/_primary.dat
UNISIM__iobuf_lvttl_f_24__iobuf_lvttl_f_24_v = $(LIB_UNISIM)/iobuf_lvttl_f_24/iobuf_lvttl_f_24_v.dat
UNISIM__iobuf_lvttl_f_24 = $(LIB_UNISIM)/iobuf_lvttl_f_24/_primary.dat
UNISIM__iobuf_lvttl_f_2__iobuf_lvttl_f_2_v = $(LIB_UNISIM)/iobuf_lvttl_f_2/iobuf_lvttl_f_2_v.dat
UNISIM__iobuf_lvttl_f_2 = $(LIB_UNISIM)/iobuf_lvttl_f_2/_primary.dat
UNISIM__iobuf_lvttl_f_16__iobuf_lvttl_f_16_v = $(LIB_UNISIM)/iobuf_lvttl_f_16/iobuf_lvttl_f_16_v.dat
UNISIM__iobuf_lvttl_f_16 = $(LIB_UNISIM)/iobuf_lvttl_f_16/_primary.dat
UNISIM__iobuf_lvttl_f_12__iobuf_lvttl_f_12_v = $(LIB_UNISIM)/iobuf_lvttl_f_12/iobuf_lvttl_f_12_v.dat
UNISIM__iobuf_lvttl_f_12 = $(LIB_UNISIM)/iobuf_lvttl_f_12/_primary.dat
UNISIM__iobuf_lvttl__iobuf_lvttl_v = $(LIB_UNISIM)/iobuf_lvttl/iobuf_lvttl_v.dat
UNISIM__iobuf_lvttl = $(LIB_UNISIM)/iobuf_lvttl/_primary.dat
UNISIM__iobuf_lvpecl__iobuf_lvpecl_v = $(LIB_UNISIM)/iobuf_lvpecl/iobuf_lvpecl_v.dat
UNISIM__iobuf_lvpecl = $(LIB_UNISIM)/iobuf_lvpecl/_primary.dat
UNISIM__iobuf_lvds__iobuf_lvds_v = $(LIB_UNISIM)/iobuf_lvds/iobuf_lvds_v.dat
UNISIM__iobuf_lvds = $(LIB_UNISIM)/iobuf_lvds/_primary.dat
UNISIM__iobuf_lvdci_dv2_33__iobuf_lvdci_dv2_33_v = $(LIB_UNISIM)/iobuf_lvdci_dv2_33/iobuf_lvdci_dv2_33_v.dat
UNISIM__iobuf_lvdci_dv2_33 = $(LIB_UNISIM)/iobuf_lvdci_dv2_33/_primary.dat
UNISIM__iobuf_lvdci_dv2_25__iobuf_lvdci_dv2_25_v = $(LIB_UNISIM)/iobuf_lvdci_dv2_25/iobuf_lvdci_dv2_25_v.dat
UNISIM__iobuf_lvdci_dv2_25 = $(LIB_UNISIM)/iobuf_lvdci_dv2_25/_primary.dat
UNISIM__iobuf_lvdci_dv2_18__iobuf_lvdci_dv2_18_v = $(LIB_UNISIM)/iobuf_lvdci_dv2_18/iobuf_lvdci_dv2_18_v.dat
UNISIM__iobuf_lvdci_dv2_18 = $(LIB_UNISIM)/iobuf_lvdci_dv2_18/_primary.dat
UNISIM__iobuf_lvdci_dv2_15__iobuf_lvdci_dv2_15_v = $(LIB_UNISIM)/iobuf_lvdci_dv2_15/iobuf_lvdci_dv2_15_v.dat
UNISIM__iobuf_lvdci_dv2_15 = $(LIB_UNISIM)/iobuf_lvdci_dv2_15/_primary.dat
UNISIM__iobuf_lvdci_33__iobuf_lvdci_33_v = $(LIB_UNISIM)/iobuf_lvdci_33/iobuf_lvdci_33_v.dat
UNISIM__iobuf_lvdci_33 = $(LIB_UNISIM)/iobuf_lvdci_33/_primary.dat
UNISIM__iobuf_lvdci_25__iobuf_lvdci_25_v = $(LIB_UNISIM)/iobuf_lvdci_25/iobuf_lvdci_25_v.dat
UNISIM__iobuf_lvdci_25 = $(LIB_UNISIM)/iobuf_lvdci_25/_primary.dat
UNISIM__iobuf_lvdci_18__iobuf_lvdci_18_v = $(LIB_UNISIM)/iobuf_lvdci_18/iobuf_lvdci_18_v.dat
UNISIM__iobuf_lvdci_18 = $(LIB_UNISIM)/iobuf_lvdci_18/_primary.dat
UNISIM__iobuf_lvdci_15__iobuf_lvdci_15_v = $(LIB_UNISIM)/iobuf_lvdci_15/iobuf_lvdci_15_v.dat
UNISIM__iobuf_lvdci_15 = $(LIB_UNISIM)/iobuf_lvdci_15/_primary.dat
UNISIM__iobuf_lvcmos33_s_8__iobuf_lvcmos33_s_8_v = $(LIB_UNISIM)/iobuf_lvcmos33_s_8/iobuf_lvcmos33_s_8_v.dat
UNISIM__iobuf_lvcmos33_s_8 = $(LIB_UNISIM)/iobuf_lvcmos33_s_8/_primary.dat
UNISIM__iobuf_lvcmos33_s_6__iobuf_lvcmos33_s_6_v = $(LIB_UNISIM)/iobuf_lvcmos33_s_6/iobuf_lvcmos33_s_6_v.dat
UNISIM__iobuf_lvcmos33_s_6 = $(LIB_UNISIM)/iobuf_lvcmos33_s_6/_primary.dat
UNISIM__iobuf_lvcmos33_s_4__iobuf_lvcmos33_s_4_v = $(LIB_UNISIM)/iobuf_lvcmos33_s_4/iobuf_lvcmos33_s_4_v.dat
UNISIM__iobuf_lvcmos33_s_4 = $(LIB_UNISIM)/iobuf_lvcmos33_s_4/_primary.dat
UNISIM__iobuf_lvcmos33_s_24__iobuf_lvcmos33_s_24_v = $(LIB_UNISIM)/iobuf_lvcmos33_s_24/iobuf_lvcmos33_s_24_v.dat
UNISIM__iobuf_lvcmos33_s_24 = $(LIB_UNISIM)/iobuf_lvcmos33_s_24/_primary.dat
UNISIM__iobuf_lvcmos33_s_2__iobuf_lvcmos33_s_2_v = $(LIB_UNISIM)/iobuf_lvcmos33_s_2/iobuf_lvcmos33_s_2_v.dat
UNISIM__iobuf_lvcmos33_s_2 = $(LIB_UNISIM)/iobuf_lvcmos33_s_2/_primary.dat
UNISIM__iobuf_lvcmos33_s_16__iobuf_lvcmos33_s_16_v = $(LIB_UNISIM)/iobuf_lvcmos33_s_16/iobuf_lvcmos33_s_16_v.dat
UNISIM__iobuf_lvcmos33_s_16 = $(LIB_UNISIM)/iobuf_lvcmos33_s_16/_primary.dat
UNISIM__iobuf_lvcmos33_s_12__iobuf_lvcmos33_s_12_v = $(LIB_UNISIM)/iobuf_lvcmos33_s_12/iobuf_lvcmos33_s_12_v.dat
UNISIM__iobuf_lvcmos33_s_12 = $(LIB_UNISIM)/iobuf_lvcmos33_s_12/_primary.dat
UNISIM__iobuf_lvcmos33_f_8__iobuf_lvcmos33_f_8_v = $(LIB_UNISIM)/iobuf_lvcmos33_f_8/iobuf_lvcmos33_f_8_v.dat
UNISIM__iobuf_lvcmos33_f_8 = $(LIB_UNISIM)/iobuf_lvcmos33_f_8/_primary.dat
UNISIM__iobuf_lvcmos33_f_6__iobuf_lvcmos33_f_6_v = $(LIB_UNISIM)/iobuf_lvcmos33_f_6/iobuf_lvcmos33_f_6_v.dat
UNISIM__iobuf_lvcmos33_f_6 = $(LIB_UNISIM)/iobuf_lvcmos33_f_6/_primary.dat
UNISIM__iobuf_lvcmos33_f_4__iobuf_lvcmos33_f_4_v = $(LIB_UNISIM)/iobuf_lvcmos33_f_4/iobuf_lvcmos33_f_4_v.dat
UNISIM__iobuf_lvcmos33_f_4 = $(LIB_UNISIM)/iobuf_lvcmos33_f_4/_primary.dat
UNISIM__iobuf_lvcmos33_f_24__iobuf_lvcmos33_f_24_v = $(LIB_UNISIM)/iobuf_lvcmos33_f_24/iobuf_lvcmos33_f_24_v.dat
UNISIM__iobuf_lvcmos33_f_24 = $(LIB_UNISIM)/iobuf_lvcmos33_f_24/_primary.dat
UNISIM__iobuf_lvcmos33_f_2__iobuf_lvcmos33_f_2_v = $(LIB_UNISIM)/iobuf_lvcmos33_f_2/iobuf_lvcmos33_f_2_v.dat
UNISIM__iobuf_lvcmos33_f_2 = $(LIB_UNISIM)/iobuf_lvcmos33_f_2/_primary.dat
UNISIM__iobuf_lvcmos33_f_16__iobuf_lvcmos33_f_16_v = $(LIB_UNISIM)/iobuf_lvcmos33_f_16/iobuf_lvcmos33_f_16_v.dat
UNISIM__iobuf_lvcmos33_f_16 = $(LIB_UNISIM)/iobuf_lvcmos33_f_16/_primary.dat
UNISIM__iobuf_lvcmos33_f_12__iobuf_lvcmos33_f_12_v = $(LIB_UNISIM)/iobuf_lvcmos33_f_12/iobuf_lvcmos33_f_12_v.dat
UNISIM__iobuf_lvcmos33_f_12 = $(LIB_UNISIM)/iobuf_lvcmos33_f_12/_primary.dat
UNISIM__iobuf_lvcmos33__iobuf_lvcmos33_v = $(LIB_UNISIM)/iobuf_lvcmos33/iobuf_lvcmos33_v.dat
UNISIM__iobuf_lvcmos33 = $(LIB_UNISIM)/iobuf_lvcmos33/_primary.dat
UNISIM__iobuf_lvcmos25_s_8__iobuf_lvcmos25_s_8_v = $(LIB_UNISIM)/iobuf_lvcmos25_s_8/iobuf_lvcmos25_s_8_v.dat
UNISIM__iobuf_lvcmos25_s_8 = $(LIB_UNISIM)/iobuf_lvcmos25_s_8/_primary.dat
UNISIM__iobuf_lvcmos25_s_6__iobuf_lvcmos25_s_6_v = $(LIB_UNISIM)/iobuf_lvcmos25_s_6/iobuf_lvcmos25_s_6_v.dat
UNISIM__iobuf_lvcmos25_s_6 = $(LIB_UNISIM)/iobuf_lvcmos25_s_6/_primary.dat
UNISIM__iobuf_lvcmos25_s_4__iobuf_lvcmos25_s_4_v = $(LIB_UNISIM)/iobuf_lvcmos25_s_4/iobuf_lvcmos25_s_4_v.dat
UNISIM__iobuf_lvcmos25_s_4 = $(LIB_UNISIM)/iobuf_lvcmos25_s_4/_primary.dat
UNISIM__iobuf_lvcmos25_s_24__iobuf_lvcmos25_s_24_v = $(LIB_UNISIM)/iobuf_lvcmos25_s_24/iobuf_lvcmos25_s_24_v.dat
UNISIM__iobuf_lvcmos25_s_24 = $(LIB_UNISIM)/iobuf_lvcmos25_s_24/_primary.dat
UNISIM__iobuf_lvcmos25_s_2__iobuf_lvcmos25_s_2_v = $(LIB_UNISIM)/iobuf_lvcmos25_s_2/iobuf_lvcmos25_s_2_v.dat
UNISIM__iobuf_lvcmos25_s_2 = $(LIB_UNISIM)/iobuf_lvcmos25_s_2/_primary.dat
UNISIM__iobuf_lvcmos25_s_16__iobuf_lvcmos25_s_16_v = $(LIB_UNISIM)/iobuf_lvcmos25_s_16/iobuf_lvcmos25_s_16_v.dat
UNISIM__iobuf_lvcmos25_s_16 = $(LIB_UNISIM)/iobuf_lvcmos25_s_16/_primary.dat
UNISIM__iobuf_lvcmos25_s_12__iobuf_lvcmos25_s_12_v = $(LIB_UNISIM)/iobuf_lvcmos25_s_12/iobuf_lvcmos25_s_12_v.dat
UNISIM__iobuf_lvcmos25_s_12 = $(LIB_UNISIM)/iobuf_lvcmos25_s_12/_primary.dat
UNISIM__iobuf_lvcmos25_f_8__iobuf_lvcmos25_f_8_v = $(LIB_UNISIM)/iobuf_lvcmos25_f_8/iobuf_lvcmos25_f_8_v.dat
UNISIM__iobuf_lvcmos25_f_8 = $(LIB_UNISIM)/iobuf_lvcmos25_f_8/_primary.dat
UNISIM__iobuf_lvcmos25_f_6__iobuf_lvcmos25_f_6_v = $(LIB_UNISIM)/iobuf_lvcmos25_f_6/iobuf_lvcmos25_f_6_v.dat
UNISIM__iobuf_lvcmos25_f_6 = $(LIB_UNISIM)/iobuf_lvcmos25_f_6/_primary.dat
UNISIM__iobuf_lvcmos25_f_4__iobuf_lvcmos25_f_4_v = $(LIB_UNISIM)/iobuf_lvcmos25_f_4/iobuf_lvcmos25_f_4_v.dat
UNISIM__iobuf_lvcmos25_f_4 = $(LIB_UNISIM)/iobuf_lvcmos25_f_4/_primary.dat
UNISIM__iobuf_lvcmos25_f_24__iobuf_lvcmos25_f_24_v = $(LIB_UNISIM)/iobuf_lvcmos25_f_24/iobuf_lvcmos25_f_24_v.dat
UNISIM__iobuf_lvcmos25_f_24 = $(LIB_UNISIM)/iobuf_lvcmos25_f_24/_primary.dat
UNISIM__iobuf_lvcmos25_f_2__iobuf_lvcmos25_f_2_v = $(LIB_UNISIM)/iobuf_lvcmos25_f_2/iobuf_lvcmos25_f_2_v.dat
UNISIM__iobuf_lvcmos25_f_2 = $(LIB_UNISIM)/iobuf_lvcmos25_f_2/_primary.dat
UNISIM__iobuf_lvcmos25_f_16__iobuf_lvcmos25_f_16_v = $(LIB_UNISIM)/iobuf_lvcmos25_f_16/iobuf_lvcmos25_f_16_v.dat
UNISIM__iobuf_lvcmos25_f_16 = $(LIB_UNISIM)/iobuf_lvcmos25_f_16/_primary.dat
UNISIM__iobuf_lvcmos25_f_12__iobuf_lvcmos25_f_12_v = $(LIB_UNISIM)/iobuf_lvcmos25_f_12/iobuf_lvcmos25_f_12_v.dat
UNISIM__iobuf_lvcmos25_f_12 = $(LIB_UNISIM)/iobuf_lvcmos25_f_12/_primary.dat
UNISIM__iobuf_lvcmos25__iobuf_lvcmos25_v = $(LIB_UNISIM)/iobuf_lvcmos25/iobuf_lvcmos25_v.dat
UNISIM__iobuf_lvcmos25 = $(LIB_UNISIM)/iobuf_lvcmos25/_primary.dat
UNISIM__iobuf_lvcmos2__iobuf_lvcmos2_v = $(LIB_UNISIM)/iobuf_lvcmos2/iobuf_lvcmos2_v.dat
UNISIM__iobuf_lvcmos2 = $(LIB_UNISIM)/iobuf_lvcmos2/_primary.dat
UNISIM__iobuf_lvcmos18_s_8__iobuf_lvcmos18_s_8_v = $(LIB_UNISIM)/iobuf_lvcmos18_s_8/iobuf_lvcmos18_s_8_v.dat
UNISIM__iobuf_lvcmos18_s_8 = $(LIB_UNISIM)/iobuf_lvcmos18_s_8/_primary.dat
UNISIM__iobuf_lvcmos18_s_6__iobuf_lvcmos18_s_6_v = $(LIB_UNISIM)/iobuf_lvcmos18_s_6/iobuf_lvcmos18_s_6_v.dat
UNISIM__iobuf_lvcmos18_s_6 = $(LIB_UNISIM)/iobuf_lvcmos18_s_6/_primary.dat
UNISIM__iobuf_lvcmos18_s_4__iobuf_lvcmos18_s_4_v = $(LIB_UNISIM)/iobuf_lvcmos18_s_4/iobuf_lvcmos18_s_4_v.dat
UNISIM__iobuf_lvcmos18_s_4 = $(LIB_UNISIM)/iobuf_lvcmos18_s_4/_primary.dat
UNISIM__iobuf_lvcmos18_s_2__iobuf_lvcmos18_s_2_v = $(LIB_UNISIM)/iobuf_lvcmos18_s_2/iobuf_lvcmos18_s_2_v.dat
UNISIM__iobuf_lvcmos18_s_2 = $(LIB_UNISIM)/iobuf_lvcmos18_s_2/_primary.dat
UNISIM__iobuf_lvcmos18_s_16__iobuf_lvcmos18_s_16_v = $(LIB_UNISIM)/iobuf_lvcmos18_s_16/iobuf_lvcmos18_s_16_v.dat
UNISIM__iobuf_lvcmos18_s_16 = $(LIB_UNISIM)/iobuf_lvcmos18_s_16/_primary.dat
UNISIM__iobuf_lvcmos18_s_12__iobuf_lvcmos18_s_12_v = $(LIB_UNISIM)/iobuf_lvcmos18_s_12/iobuf_lvcmos18_s_12_v.dat
UNISIM__iobuf_lvcmos18_s_12 = $(LIB_UNISIM)/iobuf_lvcmos18_s_12/_primary.dat
UNISIM__iobuf_lvcmos18_f_8__iobuf_lvcmos18_f_8_v = $(LIB_UNISIM)/iobuf_lvcmos18_f_8/iobuf_lvcmos18_f_8_v.dat
UNISIM__iobuf_lvcmos18_f_8 = $(LIB_UNISIM)/iobuf_lvcmos18_f_8/_primary.dat
UNISIM__iobuf_lvcmos18_f_6__iobuf_lvcmos18_f_6_v = $(LIB_UNISIM)/iobuf_lvcmos18_f_6/iobuf_lvcmos18_f_6_v.dat
UNISIM__iobuf_lvcmos18_f_6 = $(LIB_UNISIM)/iobuf_lvcmos18_f_6/_primary.dat
UNISIM__iobuf_lvcmos18_f_4__iobuf_lvcmos18_f_4_v = $(LIB_UNISIM)/iobuf_lvcmos18_f_4/iobuf_lvcmos18_f_4_v.dat
UNISIM__iobuf_lvcmos18_f_4 = $(LIB_UNISIM)/iobuf_lvcmos18_f_4/_primary.dat
UNISIM__iobuf_lvcmos18_f_2__iobuf_lvcmos18_f_2_v = $(LIB_UNISIM)/iobuf_lvcmos18_f_2/iobuf_lvcmos18_f_2_v.dat
UNISIM__iobuf_lvcmos18_f_2 = $(LIB_UNISIM)/iobuf_lvcmos18_f_2/_primary.dat
UNISIM__iobuf_lvcmos18_f_16__iobuf_lvcmos18_f_16_v = $(LIB_UNISIM)/iobuf_lvcmos18_f_16/iobuf_lvcmos18_f_16_v.dat
UNISIM__iobuf_lvcmos18_f_16 = $(LIB_UNISIM)/iobuf_lvcmos18_f_16/_primary.dat
UNISIM__iobuf_lvcmos18_f_12__iobuf_lvcmos18_f_12_v = $(LIB_UNISIM)/iobuf_lvcmos18_f_12/iobuf_lvcmos18_f_12_v.dat
UNISIM__iobuf_lvcmos18_f_12 = $(LIB_UNISIM)/iobuf_lvcmos18_f_12/_primary.dat
UNISIM__iobuf_lvcmos18__iobuf_lvcmos18_v = $(LIB_UNISIM)/iobuf_lvcmos18/iobuf_lvcmos18_v.dat
UNISIM__iobuf_lvcmos18 = $(LIB_UNISIM)/iobuf_lvcmos18/_primary.dat
UNISIM__iobuf_lvcmos15_s_8__iobuf_lvcmos15_s_8_v = $(LIB_UNISIM)/iobuf_lvcmos15_s_8/iobuf_lvcmos15_s_8_v.dat
UNISIM__iobuf_lvcmos15_s_8 = $(LIB_UNISIM)/iobuf_lvcmos15_s_8/_primary.dat
UNISIM__iobuf_lvcmos15_s_6__iobuf_lvcmos15_s_6_v = $(LIB_UNISIM)/iobuf_lvcmos15_s_6/iobuf_lvcmos15_s_6_v.dat
UNISIM__iobuf_lvcmos15_s_6 = $(LIB_UNISIM)/iobuf_lvcmos15_s_6/_primary.dat
UNISIM__iobuf_lvcmos15_s_4__iobuf_lvcmos15_s_4_v = $(LIB_UNISIM)/iobuf_lvcmos15_s_4/iobuf_lvcmos15_s_4_v.dat
UNISIM__iobuf_lvcmos15_s_4 = $(LIB_UNISIM)/iobuf_lvcmos15_s_4/_primary.dat
UNISIM__iobuf_lvcmos15_s_2__iobuf_lvcmos15_s_2_v = $(LIB_UNISIM)/iobuf_lvcmos15_s_2/iobuf_lvcmos15_s_2_v.dat
UNISIM__iobuf_lvcmos15_s_2 = $(LIB_UNISIM)/iobuf_lvcmos15_s_2/_primary.dat
UNISIM__iobuf_lvcmos15_s_16__iobuf_lvcmos15_s_16_v = $(LIB_UNISIM)/iobuf_lvcmos15_s_16/iobuf_lvcmos15_s_16_v.dat
UNISIM__iobuf_lvcmos15_s_16 = $(LIB_UNISIM)/iobuf_lvcmos15_s_16/_primary.dat
UNISIM__iobuf_lvcmos15_s_12__iobuf_lvcmos15_s_12_v = $(LIB_UNISIM)/iobuf_lvcmos15_s_12/iobuf_lvcmos15_s_12_v.dat
UNISIM__iobuf_lvcmos15_s_12 = $(LIB_UNISIM)/iobuf_lvcmos15_s_12/_primary.dat
UNISIM__iobuf_lvcmos15_f_8__iobuf_lvcmos15_f_8_v = $(LIB_UNISIM)/iobuf_lvcmos15_f_8/iobuf_lvcmos15_f_8_v.dat
UNISIM__iobuf_lvcmos15_f_8 = $(LIB_UNISIM)/iobuf_lvcmos15_f_8/_primary.dat
UNISIM__iobuf_lvcmos15_f_6__iobuf_lvcmos15_f_6_v = $(LIB_UNISIM)/iobuf_lvcmos15_f_6/iobuf_lvcmos15_f_6_v.dat
UNISIM__iobuf_lvcmos15_f_6 = $(LIB_UNISIM)/iobuf_lvcmos15_f_6/_primary.dat
UNISIM__iobuf_lvcmos15_f_4__iobuf_lvcmos15_f_4_v = $(LIB_UNISIM)/iobuf_lvcmos15_f_4/iobuf_lvcmos15_f_4_v.dat
UNISIM__iobuf_lvcmos15_f_4 = $(LIB_UNISIM)/iobuf_lvcmos15_f_4/_primary.dat
UNISIM__iobuf_lvcmos15_f_2__iobuf_lvcmos15_f_2_v = $(LIB_UNISIM)/iobuf_lvcmos15_f_2/iobuf_lvcmos15_f_2_v.dat
UNISIM__iobuf_lvcmos15_f_2 = $(LIB_UNISIM)/iobuf_lvcmos15_f_2/_primary.dat
UNISIM__iobuf_lvcmos15_f_16__iobuf_lvcmos15_f_16_v = $(LIB_UNISIM)/iobuf_lvcmos15_f_16/iobuf_lvcmos15_f_16_v.dat
UNISIM__iobuf_lvcmos15_f_16 = $(LIB_UNISIM)/iobuf_lvcmos15_f_16/_primary.dat
UNISIM__iobuf_lvcmos15_f_12__iobuf_lvcmos15_f_12_v = $(LIB_UNISIM)/iobuf_lvcmos15_f_12/iobuf_lvcmos15_f_12_v.dat
UNISIM__iobuf_lvcmos15_f_12 = $(LIB_UNISIM)/iobuf_lvcmos15_f_12/_primary.dat
UNISIM__iobuf_lvcmos15__iobuf_lvcmos15_v = $(LIB_UNISIM)/iobuf_lvcmos15/iobuf_lvcmos15_v.dat
UNISIM__iobuf_lvcmos15 = $(LIB_UNISIM)/iobuf_lvcmos15/_primary.dat
UNISIM__iobuf_lvcmos12_s_8__iobuf_lvcmos12_s_8_v = $(LIB_UNISIM)/iobuf_lvcmos12_s_8/iobuf_lvcmos12_s_8_v.dat
UNISIM__iobuf_lvcmos12_s_8 = $(LIB_UNISIM)/iobuf_lvcmos12_s_8/_primary.dat
UNISIM__iobuf_lvcmos12_s_6__iobuf_lvcmos12_s_6_v = $(LIB_UNISIM)/iobuf_lvcmos12_s_6/iobuf_lvcmos12_s_6_v.dat
UNISIM__iobuf_lvcmos12_s_6 = $(LIB_UNISIM)/iobuf_lvcmos12_s_6/_primary.dat
UNISIM__iobuf_lvcmos12_s_4__iobuf_lvcmos12_s_4_v = $(LIB_UNISIM)/iobuf_lvcmos12_s_4/iobuf_lvcmos12_s_4_v.dat
UNISIM__iobuf_lvcmos12_s_4 = $(LIB_UNISIM)/iobuf_lvcmos12_s_4/_primary.dat
UNISIM__iobuf_lvcmos12_s_2__iobuf_lvcmos12_s_2_v = $(LIB_UNISIM)/iobuf_lvcmos12_s_2/iobuf_lvcmos12_s_2_v.dat
UNISIM__iobuf_lvcmos12_s_2 = $(LIB_UNISIM)/iobuf_lvcmos12_s_2/_primary.dat
UNISIM__iobuf_lvcmos12_f_8__iobuf_lvcmos12_f_8_v = $(LIB_UNISIM)/iobuf_lvcmos12_f_8/iobuf_lvcmos12_f_8_v.dat
UNISIM__iobuf_lvcmos12_f_8 = $(LIB_UNISIM)/iobuf_lvcmos12_f_8/_primary.dat
UNISIM__iobuf_lvcmos12_f_6__iobuf_lvcmos12_f_6_v = $(LIB_UNISIM)/iobuf_lvcmos12_f_6/iobuf_lvcmos12_f_6_v.dat
UNISIM__iobuf_lvcmos12_f_6 = $(LIB_UNISIM)/iobuf_lvcmos12_f_6/_primary.dat
UNISIM__iobuf_lvcmos12_f_4__iobuf_lvcmos12_f_4_v = $(LIB_UNISIM)/iobuf_lvcmos12_f_4/iobuf_lvcmos12_f_4_v.dat
UNISIM__iobuf_lvcmos12_f_4 = $(LIB_UNISIM)/iobuf_lvcmos12_f_4/_primary.dat
UNISIM__iobuf_lvcmos12_f_2__iobuf_lvcmos12_f_2_v = $(LIB_UNISIM)/iobuf_lvcmos12_f_2/iobuf_lvcmos12_f_2_v.dat
UNISIM__iobuf_lvcmos12_f_2 = $(LIB_UNISIM)/iobuf_lvcmos12_f_2/_primary.dat
UNISIM__iobuf_lvcmos12__iobuf_lvcmos12_v = $(LIB_UNISIM)/iobuf_lvcmos12/iobuf_lvcmos12_v.dat
UNISIM__iobuf_lvcmos12 = $(LIB_UNISIM)/iobuf_lvcmos12/_primary.dat
UNISIM__iobuf_intermdisable__iobuf_intermdisable_v = $(LIB_UNISIM)/iobuf_intermdisable/iobuf_intermdisable_v.dat
UNISIM__iobuf_intermdisable = $(LIB_UNISIM)/iobuf_intermdisable/_primary.dat
UNISIM__iobuf_hstl_iv_dci_18__iobuf_hstl_iv_dci_18_v = $(LIB_UNISIM)/iobuf_hstl_iv_dci_18/iobuf_hstl_iv_dci_18_v.dat
UNISIM__iobuf_hstl_iv_dci_18 = $(LIB_UNISIM)/iobuf_hstl_iv_dci_18/_primary.dat
UNISIM__iobuf_hstl_iv_dci__iobuf_hstl_iv_dci_v = $(LIB_UNISIM)/iobuf_hstl_iv_dci/iobuf_hstl_iv_dci_v.dat
UNISIM__iobuf_hstl_iv_dci = $(LIB_UNISIM)/iobuf_hstl_iv_dci/_primary.dat
UNISIM__iobuf_hstl_iv_18__iobuf_hstl_iv_18_v = $(LIB_UNISIM)/iobuf_hstl_iv_18/iobuf_hstl_iv_18_v.dat
UNISIM__iobuf_hstl_iv_18 = $(LIB_UNISIM)/iobuf_hstl_iv_18/_primary.dat
UNISIM__iobuf_hstl_iv__iobuf_hstl_iv_v = $(LIB_UNISIM)/iobuf_hstl_iv/iobuf_hstl_iv_v.dat
UNISIM__iobuf_hstl_iv = $(LIB_UNISIM)/iobuf_hstl_iv/_primary.dat
UNISIM__iobuf_hstl_iii_18__iobuf_hstl_iii_18_v = $(LIB_UNISIM)/iobuf_hstl_iii_18/iobuf_hstl_iii_18_v.dat
UNISIM__iobuf_hstl_iii_18 = $(LIB_UNISIM)/iobuf_hstl_iii_18/_primary.dat
UNISIM__iobuf_hstl_iii__iobuf_hstl_iii_v = $(LIB_UNISIM)/iobuf_hstl_iii/iobuf_hstl_iii_v.dat
UNISIM__iobuf_hstl_iii = $(LIB_UNISIM)/iobuf_hstl_iii/_primary.dat
UNISIM__iobuf_hstl_ii_dci_18__iobuf_hstl_ii_dci_18_v = $(LIB_UNISIM)/iobuf_hstl_ii_dci_18/iobuf_hstl_ii_dci_18_v.dat
UNISIM__iobuf_hstl_ii_dci_18 = $(LIB_UNISIM)/iobuf_hstl_ii_dci_18/_primary.dat
UNISIM__iobuf_hstl_ii_dci__iobuf_hstl_ii_dci_v = $(LIB_UNISIM)/iobuf_hstl_ii_dci/iobuf_hstl_ii_dci_v.dat
UNISIM__iobuf_hstl_ii_dci = $(LIB_UNISIM)/iobuf_hstl_ii_dci/_primary.dat
UNISIM__iobuf_hstl_ii_18__iobuf_hstl_ii_18_v = $(LIB_UNISIM)/iobuf_hstl_ii_18/iobuf_hstl_ii_18_v.dat
UNISIM__iobuf_hstl_ii_18 = $(LIB_UNISIM)/iobuf_hstl_ii_18/_primary.dat
UNISIM__iobuf_hstl_ii__iobuf_hstl_ii_v = $(LIB_UNISIM)/iobuf_hstl_ii/iobuf_hstl_ii_v.dat
UNISIM__iobuf_hstl_ii = $(LIB_UNISIM)/iobuf_hstl_ii/_primary.dat
UNISIM__iobuf_hstl_i_18__iobuf_hstl_i_18_v = $(LIB_UNISIM)/iobuf_hstl_i_18/iobuf_hstl_i_18_v.dat
UNISIM__iobuf_hstl_i_18 = $(LIB_UNISIM)/iobuf_hstl_i_18/_primary.dat
UNISIM__iobuf_hstl_i__iobuf_hstl_i_v = $(LIB_UNISIM)/iobuf_hstl_i/iobuf_hstl_i_v.dat
UNISIM__iobuf_hstl_i = $(LIB_UNISIM)/iobuf_hstl_i/_primary.dat
UNISIM__iobuf_gtlp_dci__iobuf_gtlp_dci_v = $(LIB_UNISIM)/iobuf_gtlp_dci/iobuf_gtlp_dci_v.dat
UNISIM__iobuf_gtlp_dci = $(LIB_UNISIM)/iobuf_gtlp_dci/_primary.dat
UNISIM__iobuf_gtlp__iobuf_gtlp_v = $(LIB_UNISIM)/iobuf_gtlp/iobuf_gtlp_v.dat
UNISIM__iobuf_gtlp = $(LIB_UNISIM)/iobuf_gtlp/_primary.dat
UNISIM__iobuf_gtl_dci__iobuf_gtl_dci_v = $(LIB_UNISIM)/iobuf_gtl_dci/iobuf_gtl_dci_v.dat
UNISIM__iobuf_gtl_dci = $(LIB_UNISIM)/iobuf_gtl_dci/_primary.dat
UNISIM__iobuf_gtl__iobuf_gtl_v = $(LIB_UNISIM)/iobuf_gtl/iobuf_gtl_v.dat
UNISIM__iobuf_gtl = $(LIB_UNISIM)/iobuf_gtl/_primary.dat
UNISIM__iobuf_f_8__iobuf_f_8_v = $(LIB_UNISIM)/iobuf_f_8/iobuf_f_8_v.dat
UNISIM__iobuf_f_8 = $(LIB_UNISIM)/iobuf_f_8/_primary.dat
UNISIM__iobuf_f_6__iobuf_f_6_v = $(LIB_UNISIM)/iobuf_f_6/iobuf_f_6_v.dat
UNISIM__iobuf_f_6 = $(LIB_UNISIM)/iobuf_f_6/_primary.dat
UNISIM__iobuf_f_4__iobuf_f_4_v = $(LIB_UNISIM)/iobuf_f_4/iobuf_f_4_v.dat
UNISIM__iobuf_f_4 = $(LIB_UNISIM)/iobuf_f_4/_primary.dat
UNISIM__iobuf_f_24__iobuf_f_24_v = $(LIB_UNISIM)/iobuf_f_24/iobuf_f_24_v.dat
UNISIM__iobuf_f_24 = $(LIB_UNISIM)/iobuf_f_24/_primary.dat
UNISIM__iobuf_f_2__iobuf_f_2_v = $(LIB_UNISIM)/iobuf_f_2/iobuf_f_2_v.dat
UNISIM__iobuf_f_2 = $(LIB_UNISIM)/iobuf_f_2/_primary.dat
UNISIM__iobuf_f_16__iobuf_f_16_v = $(LIB_UNISIM)/iobuf_f_16/iobuf_f_16_v.dat
UNISIM__iobuf_f_16 = $(LIB_UNISIM)/iobuf_f_16/_primary.dat
UNISIM__iobuf_f_12__iobuf_f_12_v = $(LIB_UNISIM)/iobuf_f_12/iobuf_f_12_v.dat
UNISIM__iobuf_f_12 = $(LIB_UNISIM)/iobuf_f_12/_primary.dat
UNISIM__iobuf_dcien__iobuf_dcien_v = $(LIB_UNISIM)/iobuf_dcien/iobuf_dcien_v.dat
UNISIM__iobuf_dcien = $(LIB_UNISIM)/iobuf_dcien/_primary.dat
UNISIM__iobuf_ctt__iobuf_ctt_v = $(LIB_UNISIM)/iobuf_ctt/iobuf_ctt_v.dat
UNISIM__iobuf_ctt = $(LIB_UNISIM)/iobuf_ctt/_primary.dat
UNISIM__iobuf_agp__iobuf_agp_v = $(LIB_UNISIM)/iobuf_agp/iobuf_agp_v.dat
UNISIM__iobuf_agp = $(LIB_UNISIM)/iobuf_agp/_primary.dat
UNISIM__iobuf__iobuf_v = $(LIB_UNISIM)/iobuf/iobuf_v.dat
UNISIM__iobuf__beh = $(LIB_UNISIM)/iobuf/beh.dat
UNISIM__iobuf = $(LIB_UNISIM)/iobuf/_primary.dat
UNISIM__inv__inv_v = $(LIB_UNISIM)/inv/inv_v.dat
UNISIM__inv = $(LIB_UNISIM)/inv/_primary.dat
UNISIM__in_fifo__in_fifo_v = $(LIB_UNISIM)/in_fifo/in_fifo_v.dat
UNISIM__in_fifo = $(LIB_UNISIM)/in_fifo/_primary.dat
UNISIM__ild__ild_v = $(LIB_UNISIM)/ild/ild_v.dat
UNISIM__ild = $(LIB_UNISIM)/ild/_primary.dat
UNISIM__ifddrrse__ifddrrse_v = $(LIB_UNISIM)/ifddrrse/ifddrrse_v.dat
UNISIM__ifddrrse = $(LIB_UNISIM)/ifddrrse/_primary.dat
UNISIM__ifddrcpe__ifddrcpe_v = $(LIB_UNISIM)/ifddrcpe/ifddrcpe_v.dat
UNISIM__ifddrcpe = $(LIB_UNISIM)/ifddrcpe/_primary.dat
UNISIM__idelaye2_finedelay__idelaye2_finedelay_v = $(LIB_UNISIM)/idelaye2_finedelay/idelaye2_finedelay_v.dat
UNISIM__idelaye2_finedelay = $(LIB_UNISIM)/idelaye2_finedelay/_primary.dat
UNISIM__idelaye2__idelaye2_v = $(LIB_UNISIM)/idelaye2/idelaye2_v.dat
UNISIM__idelaye2 = $(LIB_UNISIM)/idelaye2/_primary.dat
UNISIM__idelayctrl__idelayctrl_v = $(LIB_UNISIM)/idelayctrl/idelayctrl_v.dat
UNISIM__idelayctrl = $(LIB_UNISIM)/idelayctrl/_primary.dat
UNISIM__idelay__idelay_v = $(LIB_UNISIM)/idelay/idelay_v.dat
UNISIM__idelay = $(LIB_UNISIM)/idelay/_primary.dat
UNISIM__iddr_2clk__iddr_2clk_v = $(LIB_UNISIM)/iddr_2clk/iddr_2clk_v.dat
UNISIM__iddr_2clk = $(LIB_UNISIM)/iddr_2clk/_primary.dat
UNISIM__iddr2__iddr2_v = $(LIB_UNISIM)/iddr2/iddr2_v.dat
UNISIM__iddr2 = $(LIB_UNISIM)/iddr2/_primary.dat
UNISIM__iddr__iddr_v = $(LIB_UNISIM)/iddr/iddr_v.dat
UNISIM__iddr = $(LIB_UNISIM)/iddr/_primary.dat
UNISIM__ice_module_nodelay__ice_module_nodelay_v = $(LIB_UNISIM)/ice_module_nodelay/ice_module_nodelay_v.dat
UNISIM__ice_module_nodelay = $(LIB_UNISIM)/ice_module_nodelay/_primary.dat
UNISIM__ice_module__ice_v = $(LIB_UNISIM)/ice_module/ice_v.dat
UNISIM__ice_module = $(LIB_UNISIM)/ice_module/_primary.dat
UNISIM__ice_iserdese1_vhd__ice_iserdese1_vhd_v = $(LIB_UNISIM)/ice_iserdese1_vhd/ice_iserdese1_vhd_v.dat
UNISIM__ice_iserdese1_vhd = $(LIB_UNISIM)/ice_iserdese1_vhd/_primary.dat
UNISIM__icape2__icape2_v = $(LIB_UNISIM)/icape2/icape2_v.dat
UNISIM__icape2 = $(LIB_UNISIM)/icape2/_primary.dat
UNISIM__icap_virtex6__icap_virtex6_v = $(LIB_UNISIM)/icap_virtex6/icap_virtex6_v.dat
UNISIM__icap_virtex6 = $(LIB_UNISIM)/icap_virtex6/_primary.dat
UNISIM__icap_virtex5__icap_virtex5_v = $(LIB_UNISIM)/icap_virtex5/icap_virtex5_v.dat
UNISIM__icap_virtex5 = $(LIB_UNISIM)/icap_virtex5/_primary.dat
UNISIM__icap_virtex4__icap_virtex4_v = $(LIB_UNISIM)/icap_virtex4/icap_virtex4_v.dat
UNISIM__icap_virtex4 = $(LIB_UNISIM)/icap_virtex4/_primary.dat
UNISIM__icap_spartan6__icap_spartan6_v = $(LIB_UNISIM)/icap_spartan6/icap_spartan6_v.dat
UNISIM__icap_spartan6 = $(LIB_UNISIM)/icap_spartan6/_primary.dat
UNISIM__icap_spartan3a__icap_spartan3a_v = $(LIB_UNISIM)/icap_spartan3a/icap_spartan3a_v.dat
UNISIM__icap_spartan3a = $(LIB_UNISIM)/icap_spartan3a/_primary.dat
UNISIM__ibufgds_ulvds_25__ibufgds_ulvds_25_v = $(LIB_UNISIM)/ibufgds_ulvds_25/ibufgds_ulvds_25_v.dat
UNISIM__ibufgds_ulvds_25 = $(LIB_UNISIM)/ibufgds_ulvds_25/_primary.dat
UNISIM__ibufgds_lvpecl_33__ibufgds_lvpecl_33_v = $(LIB_UNISIM)/ibufgds_lvpecl_33/ibufgds_lvpecl_33_v.dat
UNISIM__ibufgds_lvpecl_33 = $(LIB_UNISIM)/ibufgds_lvpecl_33/_primary.dat
UNISIM__ibufgds_lvpecl_25__ibufgds_lvpecl_25_v = $(LIB_UNISIM)/ibufgds_lvpecl_25/ibufgds_lvpecl_25_v.dat
UNISIM__ibufgds_lvpecl_25 = $(LIB_UNISIM)/ibufgds_lvpecl_25/_primary.dat
UNISIM__ibufgds_lvdsext_33_dci__ibufgds_lvdsext_33_dci_v = $(LIB_UNISIM)/ibufgds_lvdsext_33_dci/ibufgds_lvdsext_33_dci_v.dat
UNISIM__ibufgds_lvdsext_33_dci = $(LIB_UNISIM)/ibufgds_lvdsext_33_dci/_primary.dat
UNISIM__ibufgds_lvdsext_33__ibufgds_lvdsext_33_v = $(LIB_UNISIM)/ibufgds_lvdsext_33/ibufgds_lvdsext_33_v.dat
UNISIM__ibufgds_lvdsext_33 = $(LIB_UNISIM)/ibufgds_lvdsext_33/_primary.dat
UNISIM__ibufgds_lvdsext_25_dci__ibufgds_lvdsext_25_dci_v = $(LIB_UNISIM)/ibufgds_lvdsext_25_dci/ibufgds_lvdsext_25_dci_v.dat
UNISIM__ibufgds_lvdsext_25_dci = $(LIB_UNISIM)/ibufgds_lvdsext_25_dci/_primary.dat
UNISIM__ibufgds_lvdsext_25__ibufgds_lvdsext_25_v = $(LIB_UNISIM)/ibufgds_lvdsext_25/ibufgds_lvdsext_25_v.dat
UNISIM__ibufgds_lvdsext_25 = $(LIB_UNISIM)/ibufgds_lvdsext_25/_primary.dat
UNISIM__ibufgds_lvds_33_dci__ibufgds_lvds_33_dci_v = $(LIB_UNISIM)/ibufgds_lvds_33_dci/ibufgds_lvds_33_dci_v.dat
UNISIM__ibufgds_lvds_33_dci = $(LIB_UNISIM)/ibufgds_lvds_33_dci/_primary.dat
UNISIM__ibufgds_lvds_33__ibufgds_lvds_33_v = $(LIB_UNISIM)/ibufgds_lvds_33/ibufgds_lvds_33_v.dat
UNISIM__ibufgds_lvds_33__beh = $(LIB_UNISIM)/ibufgds_lvds_33/beh.dat
UNISIM__ibufgds_lvds_33 = $(LIB_UNISIM)/ibufgds_lvds_33/_primary.dat
UNISIM__ibufgds_lvds_25_dci__ibufgds_lvds_25_dci_v = $(LIB_UNISIM)/ibufgds_lvds_25_dci/ibufgds_lvds_25_dci_v.dat
UNISIM__ibufgds_lvds_25_dci = $(LIB_UNISIM)/ibufgds_lvds_25_dci/_primary.dat
UNISIM__ibufgds_lvds_25__ibufgds_lvds_25_v = $(LIB_UNISIM)/ibufgds_lvds_25/ibufgds_lvds_25_v.dat
UNISIM__ibufgds_lvds_25__beh = $(LIB_UNISIM)/ibufgds_lvds_25/beh.dat
UNISIM__ibufgds_lvds_25 = $(LIB_UNISIM)/ibufgds_lvds_25/_primary.dat
UNISIM__ibufgds_lvds_18__beh = $(LIB_UNISIM)/ibufgds_lvds_18/beh.dat
UNISIM__ibufgds_lvds_18 = $(LIB_UNISIM)/ibufgds_lvds_18/_primary.dat
UNISIM__ibufgds_lvds_15__beh = $(LIB_UNISIM)/ibufgds_lvds_15/beh.dat
UNISIM__ibufgds_lvds_15 = $(LIB_UNISIM)/ibufgds_lvds_15/_primary.dat
UNISIM__ibufgds_ldt_25__ibufgds_ldt_25_v = $(LIB_UNISIM)/ibufgds_ldt_25/ibufgds_ldt_25_v.dat
UNISIM__ibufgds_ldt_25 = $(LIB_UNISIM)/ibufgds_ldt_25/_primary.dat
UNISIM__ibufgds_diff_out__ibufgds_diff_out_v = $(LIB_UNISIM)/ibufgds_diff_out/ibufgds_diff_out_v.dat
UNISIM__ibufgds_diff_out = $(LIB_UNISIM)/ibufgds_diff_out/_primary.dat
UNISIM__ibufgds_blvds_25__ibufgds_blvds_25_v = $(LIB_UNISIM)/ibufgds_blvds_25/ibufgds_blvds_25_v.dat
UNISIM__ibufgds_blvds_25 = $(LIB_UNISIM)/ibufgds_blvds_25/_primary.dat
UNISIM__ibufgds__ibufgds_v = $(LIB_UNISIM)/ibufgds/ibufgds_v.dat
UNISIM__ibufgds__beh = $(LIB_UNISIM)/ibufgds/beh.dat
UNISIM__ibufgds = $(LIB_UNISIM)/ibufgds/_primary.dat
UNISIM__ibufg_sstl3_ii_dci__ibufg_sstl3_ii_dci_v = $(LIB_UNISIM)/ibufg_sstl3_ii_dci/ibufg_sstl3_ii_dci_v.dat
UNISIM__ibufg_sstl3_ii_dci = $(LIB_UNISIM)/ibufg_sstl3_ii_dci/_primary.dat
UNISIM__ibufg_sstl3_ii__ibufg_sstl3_ii_v = $(LIB_UNISIM)/ibufg_sstl3_ii/ibufg_sstl3_ii_v.dat
UNISIM__ibufg_sstl3_ii = $(LIB_UNISIM)/ibufg_sstl3_ii/_primary.dat
UNISIM__ibufg_sstl3_i_dci__ibufg_sstl3_i_dci_v = $(LIB_UNISIM)/ibufg_sstl3_i_dci/ibufg_sstl3_i_dci_v.dat
UNISIM__ibufg_sstl3_i_dci = $(LIB_UNISIM)/ibufg_sstl3_i_dci/_primary.dat
UNISIM__ibufg_sstl3_i__ibufg_sstl3_i_v = $(LIB_UNISIM)/ibufg_sstl3_i/ibufg_sstl3_i_v.dat
UNISIM__ibufg_sstl3_i = $(LIB_UNISIM)/ibufg_sstl3_i/_primary.dat
UNISIM__ibufg_sstl2_ii_dci__ibufg_sstl2_ii_dci_v = $(LIB_UNISIM)/ibufg_sstl2_ii_dci/ibufg_sstl2_ii_dci_v.dat
UNISIM__ibufg_sstl2_ii_dci = $(LIB_UNISIM)/ibufg_sstl2_ii_dci/_primary.dat
UNISIM__ibufg_sstl2_ii__ibufg_sstl2_ii_v = $(LIB_UNISIM)/ibufg_sstl2_ii/ibufg_sstl2_ii_v.dat
UNISIM__ibufg_sstl2_ii = $(LIB_UNISIM)/ibufg_sstl2_ii/_primary.dat
UNISIM__ibufg_sstl2_i_dci__ibufg_sstl2_i_dci_v = $(LIB_UNISIM)/ibufg_sstl2_i_dci/ibufg_sstl2_i_dci_v.dat
UNISIM__ibufg_sstl2_i_dci = $(LIB_UNISIM)/ibufg_sstl2_i_dci/_primary.dat
UNISIM__ibufg_sstl2_i__ibufg_sstl2_i_v = $(LIB_UNISIM)/ibufg_sstl2_i/ibufg_sstl2_i_v.dat
UNISIM__ibufg_sstl2_i = $(LIB_UNISIM)/ibufg_sstl2_i/_primary.dat
UNISIM__ibufg_sstl18_ii_dci__ibufg_sstl18_ii_dci_v = $(LIB_UNISIM)/ibufg_sstl18_ii_dci/ibufg_sstl18_ii_dci_v.dat
UNISIM__ibufg_sstl18_ii_dci = $(LIB_UNISIM)/ibufg_sstl18_ii_dci/_primary.dat
UNISIM__ibufg_sstl18_ii__ibufg_sstl18_ii_v = $(LIB_UNISIM)/ibufg_sstl18_ii/ibufg_sstl18_ii_v.dat
UNISIM__ibufg_sstl18_ii = $(LIB_UNISIM)/ibufg_sstl18_ii/_primary.dat
UNISIM__ibufg_sstl18_i_dci__ibufg_sstl18_i_dci_v = $(LIB_UNISIM)/ibufg_sstl18_i_dci/ibufg_sstl18_i_dci_v.dat
UNISIM__ibufg_sstl18_i_dci = $(LIB_UNISIM)/ibufg_sstl18_i_dci/_primary.dat
UNISIM__ibufg_sstl18_i__ibufg_sstl18_i_v = $(LIB_UNISIM)/ibufg_sstl18_i/ibufg_sstl18_i_v.dat
UNISIM__ibufg_sstl18_i = $(LIB_UNISIM)/ibufg_sstl18_i/_primary.dat
UNISIM__ibufg_pcix66_3__ibufg_pcix66_3_v = $(LIB_UNISIM)/ibufg_pcix66_3/ibufg_pcix66_3_v.dat
UNISIM__ibufg_pcix66_3 = $(LIB_UNISIM)/ibufg_pcix66_3/_primary.dat
UNISIM__ibufg_pcix__ibufg_pcix_v = $(LIB_UNISIM)/ibufg_pcix/ibufg_pcix_v.dat
UNISIM__ibufg_pcix = $(LIB_UNISIM)/ibufg_pcix/_primary.dat
UNISIM__ibufg_pci66_3__ibufg_pci66_3_v = $(LIB_UNISIM)/ibufg_pci66_3/ibufg_pci66_3_v.dat
UNISIM__ibufg_pci66_3 = $(LIB_UNISIM)/ibufg_pci66_3/_primary.dat
UNISIM__ibufg_pci33_5__ibufg_pci33_5_v = $(LIB_UNISIM)/ibufg_pci33_5/ibufg_pci33_5_v.dat
UNISIM__ibufg_pci33_5 = $(LIB_UNISIM)/ibufg_pci33_5/_primary.dat
UNISIM__ibufg_pci33_3__ibufg_pci33_3_v = $(LIB_UNISIM)/ibufg_pci33_3/ibufg_pci33_3_v.dat
UNISIM__ibufg_pci33_3 = $(LIB_UNISIM)/ibufg_pci33_3/_primary.dat
UNISIM__ibufg_lvttl__ibufg_lvttl_v = $(LIB_UNISIM)/ibufg_lvttl/ibufg_lvttl_v.dat
UNISIM__ibufg_lvttl = $(LIB_UNISIM)/ibufg_lvttl/_primary.dat
UNISIM__ibufg_lvpecl__ibufg_lvpecl_v = $(LIB_UNISIM)/ibufg_lvpecl/ibufg_lvpecl_v.dat
UNISIM__ibufg_lvpecl = $(LIB_UNISIM)/ibufg_lvpecl/_primary.dat
UNISIM__ibufg_lvds__ibufg_lvds_v = $(LIB_UNISIM)/ibufg_lvds/ibufg_lvds_v.dat
UNISIM__ibufg_lvds = $(LIB_UNISIM)/ibufg_lvds/_primary.dat
UNISIM__ibufg_lvdci_dv2_33__ibufg_lvdci_dv2_33_v = $(LIB_UNISIM)/ibufg_lvdci_dv2_33/ibufg_lvdci_dv2_33_v.dat
UNISIM__ibufg_lvdci_dv2_33 = $(LIB_UNISIM)/ibufg_lvdci_dv2_33/_primary.dat
UNISIM__ibufg_lvdci_dv2_25__ibufg_lvdci_dv2_25_v = $(LIB_UNISIM)/ibufg_lvdci_dv2_25/ibufg_lvdci_dv2_25_v.dat
UNISIM__ibufg_lvdci_dv2_25 = $(LIB_UNISIM)/ibufg_lvdci_dv2_25/_primary.dat
UNISIM__ibufg_lvdci_dv2_18__ibufg_lvdci_dv2_18_v = $(LIB_UNISIM)/ibufg_lvdci_dv2_18/ibufg_lvdci_dv2_18_v.dat
UNISIM__ibufg_lvdci_dv2_18 = $(LIB_UNISIM)/ibufg_lvdci_dv2_18/_primary.dat
UNISIM__ibufg_lvdci_dv2_15__ibufg_lvdci_dv2_15_v = $(LIB_UNISIM)/ibufg_lvdci_dv2_15/ibufg_lvdci_dv2_15_v.dat
UNISIM__ibufg_lvdci_dv2_15 = $(LIB_UNISIM)/ibufg_lvdci_dv2_15/_primary.dat
UNISIM__ibufg_lvdci_33__ibufg_lvdci_33_v = $(LIB_UNISIM)/ibufg_lvdci_33/ibufg_lvdci_33_v.dat
UNISIM__ibufg_lvdci_33 = $(LIB_UNISIM)/ibufg_lvdci_33/_primary.dat
UNISIM__ibufg_lvdci_25__ibufg_lvdci_25_v = $(LIB_UNISIM)/ibufg_lvdci_25/ibufg_lvdci_25_v.dat
UNISIM__ibufg_lvdci_25 = $(LIB_UNISIM)/ibufg_lvdci_25/_primary.dat
UNISIM__ibufg_lvdci_18__ibufg_lvdci_18_v = $(LIB_UNISIM)/ibufg_lvdci_18/ibufg_lvdci_18_v.dat
UNISIM__ibufg_lvdci_18 = $(LIB_UNISIM)/ibufg_lvdci_18/_primary.dat
UNISIM__ibufg_lvdci_15__ibufg_lvdci_15_v = $(LIB_UNISIM)/ibufg_lvdci_15/ibufg_lvdci_15_v.dat
UNISIM__ibufg_lvdci_15 = $(LIB_UNISIM)/ibufg_lvdci_15/_primary.dat
UNISIM__ibufg_lvcmos33__ibufg_lvcmos33_v = $(LIB_UNISIM)/ibufg_lvcmos33/ibufg_lvcmos33_v.dat
UNISIM__ibufg_lvcmos33 = $(LIB_UNISIM)/ibufg_lvcmos33/_primary.dat
UNISIM__ibufg_lvcmos25__ibufg_lvcmos25_v = $(LIB_UNISIM)/ibufg_lvcmos25/ibufg_lvcmos25_v.dat
UNISIM__ibufg_lvcmos25 = $(LIB_UNISIM)/ibufg_lvcmos25/_primary.dat
UNISIM__ibufg_lvcmos2__ibufg_lvcmos2_v = $(LIB_UNISIM)/ibufg_lvcmos2/ibufg_lvcmos2_v.dat
UNISIM__ibufg_lvcmos2 = $(LIB_UNISIM)/ibufg_lvcmos2/_primary.dat
UNISIM__ibufg_lvcmos18__ibufg_lvcmos18_v = $(LIB_UNISIM)/ibufg_lvcmos18/ibufg_lvcmos18_v.dat
UNISIM__ibufg_lvcmos18 = $(LIB_UNISIM)/ibufg_lvcmos18/_primary.dat
UNISIM__ibufg_lvcmos15__ibufg_lvcmos15_v = $(LIB_UNISIM)/ibufg_lvcmos15/ibufg_lvcmos15_v.dat
UNISIM__ibufg_lvcmos15 = $(LIB_UNISIM)/ibufg_lvcmos15/_primary.dat
UNISIM__ibufg_lvcmos12__ibufg_lvcmos12_v = $(LIB_UNISIM)/ibufg_lvcmos12/ibufg_lvcmos12_v.dat
UNISIM__ibufg_lvcmos12 = $(LIB_UNISIM)/ibufg_lvcmos12/_primary.dat
UNISIM__ibufg_hstl_iv_dci_18__ibufg_hstl_iv_dci_18_v = $(LIB_UNISIM)/ibufg_hstl_iv_dci_18/ibufg_hstl_iv_dci_18_v.dat
UNISIM__ibufg_hstl_iv_dci_18 = $(LIB_UNISIM)/ibufg_hstl_iv_dci_18/_primary.dat
UNISIM__ibufg_hstl_iv_dci__ibufg_hstl_iv_dci_v = $(LIB_UNISIM)/ibufg_hstl_iv_dci/ibufg_hstl_iv_dci_v.dat
UNISIM__ibufg_hstl_iv_dci = $(LIB_UNISIM)/ibufg_hstl_iv_dci/_primary.dat
UNISIM__ibufg_hstl_iv_18__ibufg_hstl_iv_18_v = $(LIB_UNISIM)/ibufg_hstl_iv_18/ibufg_hstl_iv_18_v.dat
UNISIM__ibufg_hstl_iv_18 = $(LIB_UNISIM)/ibufg_hstl_iv_18/_primary.dat
UNISIM__ibufg_hstl_iv__ibufg_hstl_iv_v = $(LIB_UNISIM)/ibufg_hstl_iv/ibufg_hstl_iv_v.dat
UNISIM__ibufg_hstl_iv = $(LIB_UNISIM)/ibufg_hstl_iv/_primary.dat
UNISIM__ibufg_hstl_iii_dci_18__ibufg_hstl_iii_dci_18_v = $(LIB_UNISIM)/ibufg_hstl_iii_dci_18/ibufg_hstl_iii_dci_18_v.dat
UNISIM__ibufg_hstl_iii_dci_18 = $(LIB_UNISIM)/ibufg_hstl_iii_dci_18/_primary.dat
UNISIM__ibufg_hstl_iii_dci__ibufg_hstl_iii_dci_v = $(LIB_UNISIM)/ibufg_hstl_iii_dci/ibufg_hstl_iii_dci_v.dat
UNISIM__ibufg_hstl_iii_dci = $(LIB_UNISIM)/ibufg_hstl_iii_dci/_primary.dat
UNISIM__ibufg_hstl_iii_18__ibufg_hstl_iii_18_v = $(LIB_UNISIM)/ibufg_hstl_iii_18/ibufg_hstl_iii_18_v.dat
UNISIM__ibufg_hstl_iii_18 = $(LIB_UNISIM)/ibufg_hstl_iii_18/_primary.dat
UNISIM__ibufg_hstl_iii__ibufg_hstl_iii_v = $(LIB_UNISIM)/ibufg_hstl_iii/ibufg_hstl_iii_v.dat
UNISIM__ibufg_hstl_iii = $(LIB_UNISIM)/ibufg_hstl_iii/_primary.dat
UNISIM__ibufg_hstl_ii_dci_18__ibufg_hstl_ii_dci_18_v = $(LIB_UNISIM)/ibufg_hstl_ii_dci_18/ibufg_hstl_ii_dci_18_v.dat
UNISIM__ibufg_hstl_ii_dci_18 = $(LIB_UNISIM)/ibufg_hstl_ii_dci_18/_primary.dat
UNISIM__ibufg_hstl_ii_dci__ibufg_hstl_ii_dci_v = $(LIB_UNISIM)/ibufg_hstl_ii_dci/ibufg_hstl_ii_dci_v.dat
UNISIM__ibufg_hstl_ii_dci = $(LIB_UNISIM)/ibufg_hstl_ii_dci/_primary.dat
UNISIM__ibufg_hstl_ii_18__ibufg_hstl_ii_18_v = $(LIB_UNISIM)/ibufg_hstl_ii_18/ibufg_hstl_ii_18_v.dat
UNISIM__ibufg_hstl_ii_18 = $(LIB_UNISIM)/ibufg_hstl_ii_18/_primary.dat
UNISIM__ibufg_hstl_ii__ibufg_hstl_ii_v = $(LIB_UNISIM)/ibufg_hstl_ii/ibufg_hstl_ii_v.dat
UNISIM__ibufg_hstl_ii = $(LIB_UNISIM)/ibufg_hstl_ii/_primary.dat
UNISIM__ibufg_hstl_i_dci_18__ibufg_hstl_i_dci_18_v = $(LIB_UNISIM)/ibufg_hstl_i_dci_18/ibufg_hstl_i_dci_18_v.dat
UNISIM__ibufg_hstl_i_dci_18 = $(LIB_UNISIM)/ibufg_hstl_i_dci_18/_primary.dat
UNISIM__ibufg_hstl_i_dci__ibufg_hstl_i_dci_v = $(LIB_UNISIM)/ibufg_hstl_i_dci/ibufg_hstl_i_dci_v.dat
UNISIM__ibufg_hstl_i_dci = $(LIB_UNISIM)/ibufg_hstl_i_dci/_primary.dat
UNISIM__ibufg_hstl_i_18__ibufg_hstl_i_18_v = $(LIB_UNISIM)/ibufg_hstl_i_18/ibufg_hstl_i_18_v.dat
UNISIM__ibufg_hstl_i_18 = $(LIB_UNISIM)/ibufg_hstl_i_18/_primary.dat
UNISIM__ibufg_hstl_i__ibufg_hstl_i_v = $(LIB_UNISIM)/ibufg_hstl_i/ibufg_hstl_i_v.dat
UNISIM__ibufg_hstl_i = $(LIB_UNISIM)/ibufg_hstl_i/_primary.dat
UNISIM__ibufg_gtlp_dci__ibufg_gtlp_dci_v = $(LIB_UNISIM)/ibufg_gtlp_dci/ibufg_gtlp_dci_v.dat
UNISIM__ibufg_gtlp_dci = $(LIB_UNISIM)/ibufg_gtlp_dci/_primary.dat
UNISIM__ibufg_gtlp__ibufg_gtlp_v = $(LIB_UNISIM)/ibufg_gtlp/ibufg_gtlp_v.dat
UNISIM__ibufg_gtlp = $(LIB_UNISIM)/ibufg_gtlp/_primary.dat
UNISIM__ibufg_gtl_dci__ibufg_gtl_dci_v = $(LIB_UNISIM)/ibufg_gtl_dci/ibufg_gtl_dci_v.dat
UNISIM__ibufg_gtl_dci = $(LIB_UNISIM)/ibufg_gtl_dci/_primary.dat
UNISIM__ibufg_gtl__ibufg_gtl_v = $(LIB_UNISIM)/ibufg_gtl/ibufg_gtl_v.dat
UNISIM__ibufg_gtl = $(LIB_UNISIM)/ibufg_gtl/_primary.dat
UNISIM__ibufg_ctt__ibufg_ctt_v = $(LIB_UNISIM)/ibufg_ctt/ibufg_ctt_v.dat
UNISIM__ibufg_ctt = $(LIB_UNISIM)/ibufg_ctt/_primary.dat
UNISIM__ibufg_agp__ibufg_agp_v = $(LIB_UNISIM)/ibufg_agp/ibufg_agp_v.dat
UNISIM__ibufg_agp = $(LIB_UNISIM)/ibufg_agp/_primary.dat
UNISIM__ibufg__ibufg_v = $(LIB_UNISIM)/ibufg/ibufg_v.dat
UNISIM__ibufg__beh = $(LIB_UNISIM)/ibufg/beh.dat
UNISIM__ibufg = $(LIB_UNISIM)/ibufg/_primary.dat
UNISIM__ibufds_ulvds_25__ibufds_ulvds_25_v = $(LIB_UNISIM)/ibufds_ulvds_25/ibufds_ulvds_25_v.dat
UNISIM__ibufds_ulvds_25 = $(LIB_UNISIM)/ibufds_ulvds_25/_primary.dat
UNISIM__ibufds_lvpecl_33__ibufds_lvpecl_33_v = $(LIB_UNISIM)/ibufds_lvpecl_33/ibufds_lvpecl_33_v.dat
UNISIM__ibufds_lvpecl_33 = $(LIB_UNISIM)/ibufds_lvpecl_33/_primary.dat
UNISIM__ibufds_lvpecl_25__ibufds_lvpecl_25_v = $(LIB_UNISIM)/ibufds_lvpecl_25/ibufds_lvpecl_25_v.dat
UNISIM__ibufds_lvpecl_25 = $(LIB_UNISIM)/ibufds_lvpecl_25/_primary.dat
UNISIM__ibufds_lvdsext_33_dci__ibufds_lvdsext_33_dci_v = $(LIB_UNISIM)/ibufds_lvdsext_33_dci/ibufds_lvdsext_33_dci_v.dat
UNISIM__ibufds_lvdsext_33_dci = $(LIB_UNISIM)/ibufds_lvdsext_33_dci/_primary.dat
UNISIM__ibufds_lvdsext_33__ibufds_lvdsext_33_v = $(LIB_UNISIM)/ibufds_lvdsext_33/ibufds_lvdsext_33_v.dat
UNISIM__ibufds_lvdsext_33 = $(LIB_UNISIM)/ibufds_lvdsext_33/_primary.dat
UNISIM__ibufds_lvdsext_25_dci__ibufds_lvdsext_25_dci_v = $(LIB_UNISIM)/ibufds_lvdsext_25_dci/ibufds_lvdsext_25_dci_v.dat
UNISIM__ibufds_lvdsext_25_dci = $(LIB_UNISIM)/ibufds_lvdsext_25_dci/_primary.dat
UNISIM__ibufds_lvdsext_25__ibufds_lvdsext_25_v = $(LIB_UNISIM)/ibufds_lvdsext_25/ibufds_lvdsext_25_v.dat
UNISIM__ibufds_lvdsext_25 = $(LIB_UNISIM)/ibufds_lvdsext_25/_primary.dat
UNISIM__ibufds_lvds_33_dci__ibufds_lvds_33_dci_v = $(LIB_UNISIM)/ibufds_lvds_33_dci/ibufds_lvds_33_dci_v.dat
UNISIM__ibufds_lvds_33_dci = $(LIB_UNISIM)/ibufds_lvds_33_dci/_primary.dat
UNISIM__ibufds_lvds_33__ibufds_lvds_33_v = $(LIB_UNISIM)/ibufds_lvds_33/ibufds_lvds_33_v.dat
UNISIM__ibufds_lvds_33__beh = $(LIB_UNISIM)/ibufds_lvds_33/beh.dat
UNISIM__ibufds_lvds_33 = $(LIB_UNISIM)/ibufds_lvds_33/_primary.dat
UNISIM__ibufds_lvds_25_dci__ibufds_lvds_25_dci_v = $(LIB_UNISIM)/ibufds_lvds_25_dci/ibufds_lvds_25_dci_v.dat
UNISIM__ibufds_lvds_25_dci = $(LIB_UNISIM)/ibufds_lvds_25_dci/_primary.dat
UNISIM__ibufds_lvds_25__ibufds_lvds_25_v = $(LIB_UNISIM)/ibufds_lvds_25/ibufds_lvds_25_v.dat
UNISIM__ibufds_lvds_25__beh = $(LIB_UNISIM)/ibufds_lvds_25/beh.dat
UNISIM__ibufds_lvds_25 = $(LIB_UNISIM)/ibufds_lvds_25/_primary.dat
UNISIM__ibufds_ldt_25__ibufds_ldt_25_v = $(LIB_UNISIM)/ibufds_ldt_25/ibufds_ldt_25_v.dat
UNISIM__ibufds_ldt_25 = $(LIB_UNISIM)/ibufds_ldt_25/_primary.dat
UNISIM__ibufds_intermdisable__ibufds_intermdisable_v = $(LIB_UNISIM)/ibufds_intermdisable/ibufds_intermdisable_v.dat
UNISIM__ibufds_intermdisable = $(LIB_UNISIM)/ibufds_intermdisable/_primary.dat
UNISIM__ibufds_ibufdisable__ibufds_ibufdisable_v = $(LIB_UNISIM)/ibufds_ibufdisable/ibufds_ibufdisable_v.dat
UNISIM__ibufds_ibufdisable = $(LIB_UNISIM)/ibufds_ibufdisable/_primary.dat
UNISIM__ibufds_gtxe1__ibufds_gtxe1_v = $(LIB_UNISIM)/ibufds_gtxe1/ibufds_gtxe1_v.dat
UNISIM__ibufds_gtxe1 = $(LIB_UNISIM)/ibufds_gtxe1/_primary.dat
UNISIM__ibufds_gthe1__ibufds_gthe1_v = $(LIB_UNISIM)/ibufds_gthe1/ibufds_gthe1_v.dat
UNISIM__ibufds_gthe1 = $(LIB_UNISIM)/ibufds_gthe1/_primary.dat
UNISIM__ibufds_gte2__ibufds_gte2_v = $(LIB_UNISIM)/ibufds_gte2/ibufds_gte2_v.dat
UNISIM__ibufds_gte2 = $(LIB_UNISIM)/ibufds_gte2/_primary.dat
UNISIM__ibufds_dly_adj__ibufds_dly_adj_v = $(LIB_UNISIM)/ibufds_dly_adj/ibufds_dly_adj_v.dat
UNISIM__ibufds_dly_adj = $(LIB_UNISIM)/ibufds_dly_adj/_primary.dat
UNISIM__ibufds_diff_out_intermdisable__ibufds_diff_out_intermdisable_v = $(LIB_UNISIM)/ibufds_diff_out_intermdisable/ibufds_diff_out_intermdisable_v.dat
UNISIM__ibufds_diff_out_intermdisable = $(LIB_UNISIM)/ibufds_diff_out_intermdisable/_primary.dat
UNISIM__ibufds_diff_out_ibufdisable__ibufds_diff_out_ibufdisable_v = $(LIB_UNISIM)/ibufds_diff_out_ibufdisable/ibufds_diff_out_ibufdisable_v.dat
UNISIM__ibufds_diff_out_ibufdisable = $(LIB_UNISIM)/ibufds_diff_out_ibufdisable/_primary.dat
UNISIM__ibufds_diff_out__ibufds_diff_out_v = $(LIB_UNISIM)/ibufds_diff_out/ibufds_diff_out_v.dat
UNISIM__ibufds_diff_out = $(LIB_UNISIM)/ibufds_diff_out/_primary.dat
UNISIM__ibufds_blvds_25__ibufds_blvds_25_v = $(LIB_UNISIM)/ibufds_blvds_25/ibufds_blvds_25_v.dat
UNISIM__ibufds_blvds_25 = $(LIB_UNISIM)/ibufds_blvds_25/_primary.dat
UNISIM__ibufds__ibufds_v = $(LIB_UNISIM)/ibufds/ibufds_v.dat
UNISIM__ibufds__beh = $(LIB_UNISIM)/ibufds/beh.dat
UNISIM__ibufds = $(LIB_UNISIM)/ibufds/_primary.dat
UNISIM__ibuf_sstl3_ii_dci__ibuf_sstl3_ii_dci_v = $(LIB_UNISIM)/ibuf_sstl3_ii_dci/ibuf_sstl3_ii_dci_v.dat
UNISIM__ibuf_sstl3_ii_dci = $(LIB_UNISIM)/ibuf_sstl3_ii_dci/_primary.dat
UNISIM__ibuf_sstl3_ii__ibuf_sstl3_ii_v = $(LIB_UNISIM)/ibuf_sstl3_ii/ibuf_sstl3_ii_v.dat
UNISIM__ibuf_sstl3_ii = $(LIB_UNISIM)/ibuf_sstl3_ii/_primary.dat
UNISIM__ibuf_sstl3_i_dci__ibuf_sstl3_i_dci_v = $(LIB_UNISIM)/ibuf_sstl3_i_dci/ibuf_sstl3_i_dci_v.dat
UNISIM__ibuf_sstl3_i_dci = $(LIB_UNISIM)/ibuf_sstl3_i_dci/_primary.dat
UNISIM__ibuf_sstl3_i__ibuf_sstl3_i_v = $(LIB_UNISIM)/ibuf_sstl3_i/ibuf_sstl3_i_v.dat
UNISIM__ibuf_sstl3_i = $(LIB_UNISIM)/ibuf_sstl3_i/_primary.dat
UNISIM__ibuf_sstl2_ii_dci__ibuf_sstl2_ii_dci_v = $(LIB_UNISIM)/ibuf_sstl2_ii_dci/ibuf_sstl2_ii_dci_v.dat
UNISIM__ibuf_sstl2_ii_dci = $(LIB_UNISIM)/ibuf_sstl2_ii_dci/_primary.dat
UNISIM__ibuf_sstl2_ii__ibuf_sstl2_ii_v = $(LIB_UNISIM)/ibuf_sstl2_ii/ibuf_sstl2_ii_v.dat
UNISIM__ibuf_sstl2_ii = $(LIB_UNISIM)/ibuf_sstl2_ii/_primary.dat
UNISIM__ibuf_sstl2_i_dci__ibuf_sstl2_i_dci_v = $(LIB_UNISIM)/ibuf_sstl2_i_dci/ibuf_sstl2_i_dci_v.dat
UNISIM__ibuf_sstl2_i_dci = $(LIB_UNISIM)/ibuf_sstl2_i_dci/_primary.dat
UNISIM__ibuf_sstl2_i__ibuf_sstl2_i_v = $(LIB_UNISIM)/ibuf_sstl2_i/ibuf_sstl2_i_v.dat
UNISIM__ibuf_sstl2_i = $(LIB_UNISIM)/ibuf_sstl2_i/_primary.dat
UNISIM__ibuf_sstl18_ii_dci__ibuf_sstl18_ii_dci_v = $(LIB_UNISIM)/ibuf_sstl18_ii_dci/ibuf_sstl18_ii_dci_v.dat
UNISIM__ibuf_sstl18_ii_dci = $(LIB_UNISIM)/ibuf_sstl18_ii_dci/_primary.dat
UNISIM__ibuf_sstl18_ii__ibuf_sstl18_ii_v = $(LIB_UNISIM)/ibuf_sstl18_ii/ibuf_sstl18_ii_v.dat
UNISIM__ibuf_sstl18_ii = $(LIB_UNISIM)/ibuf_sstl18_ii/_primary.dat
UNISIM__ibuf_sstl18_i_dci__ibuf_sstl18_i_dci_v = $(LIB_UNISIM)/ibuf_sstl18_i_dci/ibuf_sstl18_i_dci_v.dat
UNISIM__ibuf_sstl18_i_dci = $(LIB_UNISIM)/ibuf_sstl18_i_dci/_primary.dat
UNISIM__ibuf_sstl18_i__ibuf_sstl18_i_v = $(LIB_UNISIM)/ibuf_sstl18_i/ibuf_sstl18_i_v.dat
UNISIM__ibuf_sstl18_i = $(LIB_UNISIM)/ibuf_sstl18_i/_primary.dat
UNISIM__ibuf_pcix66_3__ibuf_pcix66_3_v = $(LIB_UNISIM)/ibuf_pcix66_3/ibuf_pcix66_3_v.dat
UNISIM__ibuf_pcix66_3 = $(LIB_UNISIM)/ibuf_pcix66_3/_primary.dat
UNISIM__ibuf_pcix__ibuf_pcix_v = $(LIB_UNISIM)/ibuf_pcix/ibuf_pcix_v.dat
UNISIM__ibuf_pcix = $(LIB_UNISIM)/ibuf_pcix/_primary.dat
UNISIM__ibuf_pci66_3__ibuf_pci66_3_v = $(LIB_UNISIM)/ibuf_pci66_3/ibuf_pci66_3_v.dat
UNISIM__ibuf_pci66_3 = $(LIB_UNISIM)/ibuf_pci66_3/_primary.dat
UNISIM__ibuf_pci33_5__ibuf_pci33_5_v = $(LIB_UNISIM)/ibuf_pci33_5/ibuf_pci33_5_v.dat
UNISIM__ibuf_pci33_5 = $(LIB_UNISIM)/ibuf_pci33_5/_primary.dat
UNISIM__ibuf_pci33_3__ibuf_pci33_3_v = $(LIB_UNISIM)/ibuf_pci33_3/ibuf_pci33_3_v.dat
UNISIM__ibuf_pci33_3 = $(LIB_UNISIM)/ibuf_pci33_3/_primary.dat
UNISIM__ibuf_lvttl__ibuf_lvttl_v = $(LIB_UNISIM)/ibuf_lvttl/ibuf_lvttl_v.dat
UNISIM__ibuf_lvttl = $(LIB_UNISIM)/ibuf_lvttl/_primary.dat
UNISIM__ibuf_lvpecl__ibuf_lvpecl_v = $(LIB_UNISIM)/ibuf_lvpecl/ibuf_lvpecl_v.dat
UNISIM__ibuf_lvpecl = $(LIB_UNISIM)/ibuf_lvpecl/_primary.dat
UNISIM__ibuf_lvds__ibuf_lvds_v = $(LIB_UNISIM)/ibuf_lvds/ibuf_lvds_v.dat
UNISIM__ibuf_lvds = $(LIB_UNISIM)/ibuf_lvds/_primary.dat
UNISIM__ibuf_lvdci_dv2_33__ibuf_lvdci_dv2_33_v = $(LIB_UNISIM)/ibuf_lvdci_dv2_33/ibuf_lvdci_dv2_33_v.dat
UNISIM__ibuf_lvdci_dv2_33 = $(LIB_UNISIM)/ibuf_lvdci_dv2_33/_primary.dat
UNISIM__ibuf_lvdci_dv2_25__ibuf_lvdci_dv2_25_v = $(LIB_UNISIM)/ibuf_lvdci_dv2_25/ibuf_lvdci_dv2_25_v.dat
UNISIM__ibuf_lvdci_dv2_25 = $(LIB_UNISIM)/ibuf_lvdci_dv2_25/_primary.dat
UNISIM__ibuf_lvdci_dv2_18__ibuf_lvdci_dv2_18_v = $(LIB_UNISIM)/ibuf_lvdci_dv2_18/ibuf_lvdci_dv2_18_v.dat
UNISIM__ibuf_lvdci_dv2_18 = $(LIB_UNISIM)/ibuf_lvdci_dv2_18/_primary.dat
UNISIM__ibuf_lvdci_dv2_15__ibuf_lvdci_dv2_15_v = $(LIB_UNISIM)/ibuf_lvdci_dv2_15/ibuf_lvdci_dv2_15_v.dat
UNISIM__ibuf_lvdci_dv2_15 = $(LIB_UNISIM)/ibuf_lvdci_dv2_15/_primary.dat
UNISIM__ibuf_lvdci_33__ibuf_lvdci_33_v = $(LIB_UNISIM)/ibuf_lvdci_33/ibuf_lvdci_33_v.dat
UNISIM__ibuf_lvdci_33 = $(LIB_UNISIM)/ibuf_lvdci_33/_primary.dat
UNISIM__ibuf_lvdci_25__ibuf_lvdci_25_v = $(LIB_UNISIM)/ibuf_lvdci_25/ibuf_lvdci_25_v.dat
UNISIM__ibuf_lvdci_25 = $(LIB_UNISIM)/ibuf_lvdci_25/_primary.dat
UNISIM__ibuf_lvdci_18__ibuf_lvdci_18_v = $(LIB_UNISIM)/ibuf_lvdci_18/ibuf_lvdci_18_v.dat
UNISIM__ibuf_lvdci_18 = $(LIB_UNISIM)/ibuf_lvdci_18/_primary.dat
UNISIM__ibuf_lvdci_15__ibuf_lvdci_15_v = $(LIB_UNISIM)/ibuf_lvdci_15/ibuf_lvdci_15_v.dat
UNISIM__ibuf_lvdci_15 = $(LIB_UNISIM)/ibuf_lvdci_15/_primary.dat
UNISIM__ibuf_lvcmos33__ibuf_lvcmos33_v = $(LIB_UNISIM)/ibuf_lvcmos33/ibuf_lvcmos33_v.dat
UNISIM__ibuf_lvcmos33 = $(LIB_UNISIM)/ibuf_lvcmos33/_primary.dat
UNISIM__ibuf_lvcmos25__ibuf_lvcmos25_v = $(LIB_UNISIM)/ibuf_lvcmos25/ibuf_lvcmos25_v.dat
UNISIM__ibuf_lvcmos25 = $(LIB_UNISIM)/ibuf_lvcmos25/_primary.dat
UNISIM__ibuf_lvcmos2__ibuf_lvcmos2_v = $(LIB_UNISIM)/ibuf_lvcmos2/ibuf_lvcmos2_v.dat
UNISIM__ibuf_lvcmos2 = $(LIB_UNISIM)/ibuf_lvcmos2/_primary.dat
UNISIM__ibuf_lvcmos18__ibuf_lvcmos18_v = $(LIB_UNISIM)/ibuf_lvcmos18/ibuf_lvcmos18_v.dat
UNISIM__ibuf_lvcmos18 = $(LIB_UNISIM)/ibuf_lvcmos18/_primary.dat
UNISIM__ibuf_lvcmos15__ibuf_lvcmos15_v = $(LIB_UNISIM)/ibuf_lvcmos15/ibuf_lvcmos15_v.dat
UNISIM__ibuf_lvcmos15 = $(LIB_UNISIM)/ibuf_lvcmos15/_primary.dat
UNISIM__ibuf_lvcmos12__ibuf_lvcmos12_v = $(LIB_UNISIM)/ibuf_lvcmos12/ibuf_lvcmos12_v.dat
UNISIM__ibuf_lvcmos12 = $(LIB_UNISIM)/ibuf_lvcmos12/_primary.dat
UNISIM__ibuf_intermdisable__ibuf_intermdisable_v = $(LIB_UNISIM)/ibuf_intermdisable/ibuf_intermdisable_v.dat
UNISIM__ibuf_intermdisable = $(LIB_UNISIM)/ibuf_intermdisable/_primary.dat
UNISIM__ibuf_ibufdisable__ibuf_ibufdisable_v = $(LIB_UNISIM)/ibuf_ibufdisable/ibuf_ibufdisable_v.dat
UNISIM__ibuf_ibufdisable = $(LIB_UNISIM)/ibuf_ibufdisable/_primary.dat
UNISIM__ibuf_hstl_iv_dci_18__ibuf_hstl_iv_dci_18_v = $(LIB_UNISIM)/ibuf_hstl_iv_dci_18/ibuf_hstl_iv_dci_18_v.dat
UNISIM__ibuf_hstl_iv_dci_18 = $(LIB_UNISIM)/ibuf_hstl_iv_dci_18/_primary.dat
UNISIM__ibuf_hstl_iv_dci__ibuf_hstl_iv_dci_v = $(LIB_UNISIM)/ibuf_hstl_iv_dci/ibuf_hstl_iv_dci_v.dat
UNISIM__ibuf_hstl_iv_dci = $(LIB_UNISIM)/ibuf_hstl_iv_dci/_primary.dat
UNISIM__ibuf_hstl_iv_18__ibuf_hstl_iv_18_v = $(LIB_UNISIM)/ibuf_hstl_iv_18/ibuf_hstl_iv_18_v.dat
UNISIM__ibuf_hstl_iv_18 = $(LIB_UNISIM)/ibuf_hstl_iv_18/_primary.dat
UNISIM__ibuf_hstl_iv__ibuf_hstl_iv_v = $(LIB_UNISIM)/ibuf_hstl_iv/ibuf_hstl_iv_v.dat
UNISIM__ibuf_hstl_iv = $(LIB_UNISIM)/ibuf_hstl_iv/_primary.dat
UNISIM__ibuf_hstl_iii_dci_18__ibuf_hstl_iii_dci_18_v = $(LIB_UNISIM)/ibuf_hstl_iii_dci_18/ibuf_hstl_iii_dci_18_v.dat
UNISIM__ibuf_hstl_iii_dci_18 = $(LIB_UNISIM)/ibuf_hstl_iii_dci_18/_primary.dat
UNISIM__ibuf_hstl_iii_dci__ibuf_hstl_iii_dci_v = $(LIB_UNISIM)/ibuf_hstl_iii_dci/ibuf_hstl_iii_dci_v.dat
UNISIM__ibuf_hstl_iii_dci = $(LIB_UNISIM)/ibuf_hstl_iii_dci/_primary.dat
UNISIM__ibuf_hstl_iii_18__ibuf_hstl_iii_18_v = $(LIB_UNISIM)/ibuf_hstl_iii_18/ibuf_hstl_iii_18_v.dat
UNISIM__ibuf_hstl_iii_18 = $(LIB_UNISIM)/ibuf_hstl_iii_18/_primary.dat
UNISIM__ibuf_hstl_iii__ibuf_hstl_iii_v = $(LIB_UNISIM)/ibuf_hstl_iii/ibuf_hstl_iii_v.dat
UNISIM__ibuf_hstl_iii = $(LIB_UNISIM)/ibuf_hstl_iii/_primary.dat
UNISIM__ibuf_hstl_ii_dci_18__ibuf_hstl_ii_dci_18_v = $(LIB_UNISIM)/ibuf_hstl_ii_dci_18/ibuf_hstl_ii_dci_18_v.dat
UNISIM__ibuf_hstl_ii_dci_18 = $(LIB_UNISIM)/ibuf_hstl_ii_dci_18/_primary.dat
UNISIM__ibuf_hstl_ii_dci__ibuf_hstl_ii_dci_v = $(LIB_UNISIM)/ibuf_hstl_ii_dci/ibuf_hstl_ii_dci_v.dat
UNISIM__ibuf_hstl_ii_dci = $(LIB_UNISIM)/ibuf_hstl_ii_dci/_primary.dat
UNISIM__ibuf_hstl_ii_18__ibuf_hstl_ii_18_v = $(LIB_UNISIM)/ibuf_hstl_ii_18/ibuf_hstl_ii_18_v.dat
UNISIM__ibuf_hstl_ii_18 = $(LIB_UNISIM)/ibuf_hstl_ii_18/_primary.dat
UNISIM__ibuf_hstl_ii__ibuf_hstl_ii_v = $(LIB_UNISIM)/ibuf_hstl_ii/ibuf_hstl_ii_v.dat
UNISIM__ibuf_hstl_ii = $(LIB_UNISIM)/ibuf_hstl_ii/_primary.dat
UNISIM__ibuf_hstl_i_dci_18__ibuf_hstl_i_dci_18_v = $(LIB_UNISIM)/ibuf_hstl_i_dci_18/ibuf_hstl_i_dci_18_v.dat
UNISIM__ibuf_hstl_i_dci_18 = $(LIB_UNISIM)/ibuf_hstl_i_dci_18/_primary.dat
UNISIM__ibuf_hstl_i_dci__ibuf_hstl_i_dci_v = $(LIB_UNISIM)/ibuf_hstl_i_dci/ibuf_hstl_i_dci_v.dat
UNISIM__ibuf_hstl_i_dci = $(LIB_UNISIM)/ibuf_hstl_i_dci/_primary.dat
UNISIM__ibuf_hstl_i_18__ibuf_hstl_i_18_v = $(LIB_UNISIM)/ibuf_hstl_i_18/ibuf_hstl_i_18_v.dat
UNISIM__ibuf_hstl_i_18 = $(LIB_UNISIM)/ibuf_hstl_i_18/_primary.dat
UNISIM__ibuf_hstl_i__ibuf_hstl_i_v = $(LIB_UNISIM)/ibuf_hstl_i/ibuf_hstl_i_v.dat
UNISIM__ibuf_hstl_i = $(LIB_UNISIM)/ibuf_hstl_i/_primary.dat
UNISIM__ibuf_gtlp_dci__ibuf_gtlp_dci_v = $(LIB_UNISIM)/ibuf_gtlp_dci/ibuf_gtlp_dci_v.dat
UNISIM__ibuf_gtlp_dci = $(LIB_UNISIM)/ibuf_gtlp_dci/_primary.dat
UNISIM__ibuf_gtlp__ibuf_gtlp_v = $(LIB_UNISIM)/ibuf_gtlp/ibuf_gtlp_v.dat
UNISIM__ibuf_gtlp = $(LIB_UNISIM)/ibuf_gtlp/_primary.dat
UNISIM__ibuf_gtl_dci__ibuf_gtl_dci_v = $(LIB_UNISIM)/ibuf_gtl_dci/ibuf_gtl_dci_v.dat
UNISIM__ibuf_gtl_dci = $(LIB_UNISIM)/ibuf_gtl_dci/_primary.dat
UNISIM__ibuf_gtl__ibuf_gtl_v = $(LIB_UNISIM)/ibuf_gtl/ibuf_gtl_v.dat
UNISIM__ibuf_gtl = $(LIB_UNISIM)/ibuf_gtl/_primary.dat
UNISIM__ibuf_dly_adj__ibuf_dly_adj_v = $(LIB_UNISIM)/ibuf_dly_adj/ibuf_dly_adj_v.dat
UNISIM__ibuf_dly_adj = $(LIB_UNISIM)/ibuf_dly_adj/_primary.dat
UNISIM__ibuf_ctt__ibuf_ctt_v = $(LIB_UNISIM)/ibuf_ctt/ibuf_ctt_v.dat
UNISIM__ibuf_ctt = $(LIB_UNISIM)/ibuf_ctt/_primary.dat
UNISIM__ibuf_agp__ibuf_agp_v = $(LIB_UNISIM)/ibuf_agp/ibuf_agp_v.dat
UNISIM__ibuf_agp = $(LIB_UNISIM)/ibuf_agp/_primary.dat
UNISIM__ibuf__ibuf_v = $(LIB_UNISIM)/ibuf/ibuf_v.dat
UNISIM__ibuf__beh = $(LIB_UNISIM)/ibuf/beh.dat
UNISIM__ibuf = $(LIB_UNISIM)/ibuf/_primary.dat
UNISIM__gtxe2_common__gtxe2_common_v = $(LIB_UNISIM)/gtxe2_common/gtxe2_common_v.dat
UNISIM__gtxe2_common = $(LIB_UNISIM)/gtxe2_common/_primary.dat
UNISIM__gtxe2_channel__gtxe2_channel_v = $(LIB_UNISIM)/gtxe2_channel/gtxe2_channel_v.dat
UNISIM__gtxe2_channel = $(LIB_UNISIM)/gtxe2_channel/_primary.dat
UNISIM__gtxe1__gtxe1_v = $(LIB_UNISIM)/gtxe1/gtxe1_v.dat
UNISIM__gtxe1 = $(LIB_UNISIM)/gtxe1/_primary.dat
UNISIM__gtx_dual__gtx_dual_v = $(LIB_UNISIM)/gtx_dual/gtx_dual_v.dat
UNISIM__gtx_dual = $(LIB_UNISIM)/gtx_dual/_primary.dat
UNISIM__gtpe2_common__gtpe2_common_v = $(LIB_UNISIM)/gtpe2_common/gtpe2_common_v.dat
UNISIM__gtpe2_common = $(LIB_UNISIM)/gtpe2_common/_primary.dat
UNISIM__gtpe2_channel__gtpe2_channel_v = $(LIB_UNISIM)/gtpe2_channel/gtpe2_channel_v.dat
UNISIM__gtpe2_channel = $(LIB_UNISIM)/gtpe2_channel/_primary.dat
UNISIM__gtpa1_dual__gtpa1_dual_v = $(LIB_UNISIM)/gtpa1_dual/gtpa1_dual_v.dat
UNISIM__gtpa1_dual = $(LIB_UNISIM)/gtpa1_dual/_primary.dat
UNISIM__gtp_dual__gtp_dual_v = $(LIB_UNISIM)/gtp_dual/gtp_dual_v.dat
UNISIM__gtp_dual = $(LIB_UNISIM)/gtp_dual/_primary.dat
UNISIM__gthe2_common__gthe2_common_v = $(LIB_UNISIM)/gthe2_common/gthe2_common_v.dat
UNISIM__gthe2_common = $(LIB_UNISIM)/gthe2_common/_primary.dat
UNISIM__gthe2_channel__gthe2_channel_v = $(LIB_UNISIM)/gthe2_channel/gthe2_channel_v.dat
UNISIM__gthe2_channel = $(LIB_UNISIM)/gthe2_channel/_primary.dat
UNISIM__gthe1_quad__gthe1_quad_v = $(LIB_UNISIM)/gthe1_quad/gthe1_quad_v.dat
UNISIM__gthe1_quad = $(LIB_UNISIM)/gthe1_quad/_primary.dat
UNISIM__gt11clk_mgt__gt11clk_mgt_v = $(LIB_UNISIM)/gt11clk_mgt/gt11clk_mgt_v.dat
UNISIM__gt11clk_mgt = $(LIB_UNISIM)/gt11clk_mgt/_primary.dat
UNISIM__gt11clk__gt11clk_v = $(LIB_UNISIM)/gt11clk/gt11clk_v.dat
UNISIM__gt11clk = $(LIB_UNISIM)/gt11clk/_primary.dat
UNISIM__gt11_dual__gt11_dual_v = $(LIB_UNISIM)/gt11_dual/gt11_dual_v.dat
UNISIM__gt11_dual = $(LIB_UNISIM)/gt11_dual/_primary.dat
UNISIM__gt11_custom__gt11_custom_v = $(LIB_UNISIM)/gt11_custom/gt11_custom_v.dat
UNISIM__gt11_custom = $(LIB_UNISIM)/gt11_custom/_primary.dat
UNISIM__gt11__gt11_v = $(LIB_UNISIM)/gt11/gt11_v.dat
UNISIM__gt11 = $(LIB_UNISIM)/gt11/_primary.dat
UNISIM__gnd__gnd_v = $(LIB_UNISIM)/gnd/gnd_v.dat
UNISIM__gnd = $(LIB_UNISIM)/gnd/_primary.dat
UNISIM__ftp__ftp_v = $(LIB_UNISIM)/ftp/ftp_v.dat
UNISIM__ftp = $(LIB_UNISIM)/ftp/_primary.dat
UNISIM__ftcp__ftcp_v = $(LIB_UNISIM)/ftcp/ftcp_v.dat
UNISIM__ftcp = $(LIB_UNISIM)/ftcp/_primary.dat
UNISIM__ftc__ftc_v = $(LIB_UNISIM)/ftc/ftc_v.dat
UNISIM__ftc = $(LIB_UNISIM)/ftc/_primary.dat
UNISIM__frame_ecce2__frame_ecce2_v = $(LIB_UNISIM)/frame_ecce2/frame_ecce2_v.dat
UNISIM__frame_ecce2 = $(LIB_UNISIM)/frame_ecce2/_primary.dat
UNISIM__frame_ecc_virtex6__frame_ecc_virtex6_v = $(LIB_UNISIM)/frame_ecc_virtex6/frame_ecc_virtex6_v.dat
UNISIM__frame_ecc_virtex6 = $(LIB_UNISIM)/frame_ecc_virtex6/_primary.dat
UNISIM__frame_ecc_virtex5__frame_ecc_virtex5_v = $(LIB_UNISIM)/frame_ecc_virtex5/frame_ecc_virtex5_v.dat
UNISIM__frame_ecc_virtex5 = $(LIB_UNISIM)/frame_ecc_virtex5/_primary.dat
UNISIM__frame_ecc_virtex4__frame_ecc_virtex4_v = $(LIB_UNISIM)/frame_ecc_virtex4/frame_ecc_virtex4_v.dat
UNISIM__frame_ecc_virtex4 = $(LIB_UNISIM)/frame_ecc_virtex4/_primary.dat
UNISIM__fpga_startup_virtex4__fpga_startup_virtex4_v = $(LIB_UNISIM)/fpga_startup_virtex4/fpga_startup_virtex4_v.dat
UNISIM__fpga_startup_virtex4 = $(LIB_UNISIM)/fpga_startup_virtex4/_primary.dat
UNISIM__fmap__fmap_v = $(LIB_UNISIM)/fmap/fmap_v.dat
UNISIM__fmap = $(LIB_UNISIM)/fmap/_primary.dat
UNISIM__fifo_tdpipe_oserdese1_vhd__fifo_tdpipe_oserdese1_vhd_v = $(LIB_UNISIM)/fifo_tdpipe_oserdese1_vhd/fifo_tdpipe_oserdese1_vhd_v.dat
UNISIM__fifo_tdpipe_oserdese1_vhd = $(LIB_UNISIM)/fifo_tdpipe_oserdese1_vhd/_primary.dat
UNISIM__fifo_reset_oserdese1_vhd__fifo_reset_oserdese1_vhd_v = $(LIB_UNISIM)/fifo_reset_oserdese1_vhd/fifo_reset_oserdese1_vhd_v.dat
UNISIM__fifo_reset_oserdese1_vhd = $(LIB_UNISIM)/fifo_reset_oserdese1_vhd/_primary.dat
UNISIM__fifo_addr_oserdese1_vhd__fifo_addr_oserdese1_vhd_v = $(LIB_UNISIM)/fifo_addr_oserdese1_vhd/fifo_addr_oserdese1_vhd_v.dat
UNISIM__fifo_addr_oserdese1_vhd = $(LIB_UNISIM)/fifo_addr_oserdese1_vhd/_primary.dat
UNISIM__fifo36e1__fifo36e1_v = $(LIB_UNISIM)/fifo36e1/fifo36e1_v.dat
UNISIM__fifo36e1 = $(LIB_UNISIM)/fifo36e1/_primary.dat
UNISIM__fifo36_exp__fifo36_exp_v = $(LIB_UNISIM)/fifo36_exp/fifo36_exp_v.dat
UNISIM__fifo36_exp = $(LIB_UNISIM)/fifo36_exp/_primary.dat
UNISIM__fifo36_72_exp__fifo36_72_exp_v = $(LIB_UNISIM)/fifo36_72_exp/fifo36_72_exp_v.dat
UNISIM__fifo36_72_exp = $(LIB_UNISIM)/fifo36_72_exp/_primary.dat
UNISIM__fifo36_72__fifo36_72_v = $(LIB_UNISIM)/fifo36_72/fifo36_72_v.dat
UNISIM__fifo36_72 = $(LIB_UNISIM)/fifo36_72/_primary.dat
UNISIM__fifo36__fifo36_v = $(LIB_UNISIM)/fifo36/fifo36_v.dat
UNISIM__fifo36 = $(LIB_UNISIM)/fifo36/_primary.dat
UNISIM__fifo18e1__fifo18e1_v = $(LIB_UNISIM)/fifo18e1/fifo18e1_v.dat
UNISIM__fifo18e1 = $(LIB_UNISIM)/fifo18e1/_primary.dat
UNISIM__fifo18_36__fifo18_36_v = $(LIB_UNISIM)/fifo18_36/fifo18_36_v.dat
UNISIM__fifo18_36 = $(LIB_UNISIM)/fifo18_36/_primary.dat
UNISIM__fifo18__fifo18_v = $(LIB_UNISIM)/fifo18/fifo18_v.dat
UNISIM__fifo18 = $(LIB_UNISIM)/fifo18/_primary.dat
UNISIM__fifo16__fifo16_v = $(LIB_UNISIM)/fifo16/fifo16_v.dat
UNISIM__fifo16 = $(LIB_UNISIM)/fifo16/_primary.dat
UNISIM__ff36_internal_vhdl__ff36_internal_vhdl_v = $(LIB_UNISIM)/ff36_internal_vhdl/ff36_internal_vhdl_v.dat
UNISIM__ff36_internal_vhdl = $(LIB_UNISIM)/ff36_internal_vhdl/_primary.dat
UNISIM__ff18_internal_vhdl__ff18_internal_vhdl_v = $(LIB_UNISIM)/ff18_internal_vhdl/ff18_internal_vhdl_v.dat
UNISIM__ff18_internal_vhdl = $(LIB_UNISIM)/ff18_internal_vhdl/_primary.dat
UNISIM__fdse_1__fdse_1_v = $(LIB_UNISIM)/fdse_1/fdse_1_v.dat
UNISIM__fdse_1 = $(LIB_UNISIM)/fdse_1/_primary.dat
UNISIM__fdse__fdse_v = $(LIB_UNISIM)/fdse/fdse_v.dat
UNISIM__fdse = $(LIB_UNISIM)/fdse/_primary.dat
UNISIM__fds_1__fds_1_v = $(LIB_UNISIM)/fds_1/fds_1_v.dat
UNISIM__fds_1 = $(LIB_UNISIM)/fds_1/_primary.dat
UNISIM__fds__fds_v = $(LIB_UNISIM)/fds/fds_v.dat
UNISIM__fds = $(LIB_UNISIM)/fds/_primary.dat
UNISIM__fdrse_1__fdrse_1_v = $(LIB_UNISIM)/fdrse_1/fdrse_1_v.dat
UNISIM__fdrse_1 = $(LIB_UNISIM)/fdrse_1/_primary.dat
UNISIM__fdrse__fdrse_v = $(LIB_UNISIM)/fdrse/fdrse_v.dat
UNISIM__fdrse = $(LIB_UNISIM)/fdrse/_primary.dat
UNISIM__fdrs_1__fdrs_1_v = $(LIB_UNISIM)/fdrs_1/fdrs_1_v.dat
UNISIM__fdrs_1 = $(LIB_UNISIM)/fdrs_1/_primary.dat
UNISIM__fdrs__fdrs_v = $(LIB_UNISIM)/fdrs/fdrs_v.dat
UNISIM__fdrs = $(LIB_UNISIM)/fdrs/_primary.dat
UNISIM__fdre_1__fdre_1_v = $(LIB_UNISIM)/fdre_1/fdre_1_v.dat
UNISIM__fdre_1 = $(LIB_UNISIM)/fdre_1/_primary.dat
UNISIM__fdre__fdre_v = $(LIB_UNISIM)/fdre/fdre_v.dat
UNISIM__fdre = $(LIB_UNISIM)/fdre/_primary.dat
UNISIM__fdr_1__fdr_1_v = $(LIB_UNISIM)/fdr_1/fdr_1_v.dat
UNISIM__fdr_1 = $(LIB_UNISIM)/fdr_1/_primary.dat
UNISIM__fdr__fdr_v = $(LIB_UNISIM)/fdr/fdr_v.dat
UNISIM__fdr = $(LIB_UNISIM)/fdr/_primary.dat
UNISIM__fdpe_1__fdpe_1_v = $(LIB_UNISIM)/fdpe_1/fdpe_1_v.dat
UNISIM__fdpe_1 = $(LIB_UNISIM)/fdpe_1/_primary.dat
UNISIM__fdpe__fdpe_v = $(LIB_UNISIM)/fdpe/fdpe_v.dat
UNISIM__fdpe = $(LIB_UNISIM)/fdpe/_primary.dat
UNISIM__fdp_1__fdp_1_v = $(LIB_UNISIM)/fdp_1/fdp_1_v.dat
UNISIM__fdp_1 = $(LIB_UNISIM)/fdp_1/_primary.dat
UNISIM__fdp__fdp_v = $(LIB_UNISIM)/fdp/fdp_v.dat
UNISIM__fdp = $(LIB_UNISIM)/fdp/_primary.dat
UNISIM__fde_1__fde_1_v = $(LIB_UNISIM)/fde_1/fde_1_v.dat
UNISIM__fde_1 = $(LIB_UNISIM)/fde_1/_primary.dat
UNISIM__fde__fde_v = $(LIB_UNISIM)/fde/fde_v.dat
UNISIM__fde = $(LIB_UNISIM)/fde/_primary.dat
UNISIM__fddrrse__fddrrse_v = $(LIB_UNISIM)/fddrrse/fddrrse_v.dat
UNISIM__fddrrse = $(LIB_UNISIM)/fddrrse/_primary.dat
UNISIM__fddrcpe__fddrcpe_v = $(LIB_UNISIM)/fddrcpe/fddrcpe_v.dat
UNISIM__fddrcpe = $(LIB_UNISIM)/fddrcpe/_primary.dat
UNISIM__fddpe__fddpe_v = $(LIB_UNISIM)/fddpe/fddpe_v.dat
UNISIM__fddpe = $(LIB_UNISIM)/fddpe/_primary.dat
UNISIM__fddp__fddp_v = $(LIB_UNISIM)/fddp/fddp_v.dat
UNISIM__fddp = $(LIB_UNISIM)/fddp/_primary.dat
UNISIM__fddcpe__fddcpe_v = $(LIB_UNISIM)/fddcpe/fddcpe_v.dat
UNISIM__fddcpe = $(LIB_UNISIM)/fddcpe/_primary.dat
UNISIM__fddcp__fddcp_v = $(LIB_UNISIM)/fddcp/fddcp_v.dat
UNISIM__fddcp = $(LIB_UNISIM)/fddcp/_primary.dat
UNISIM__fddce__fddce_v = $(LIB_UNISIM)/fddce/fddce_v.dat
UNISIM__fddce = $(LIB_UNISIM)/fddce/_primary.dat
UNISIM__fddc__fddc_v = $(LIB_UNISIM)/fddc/fddc_v.dat
UNISIM__fddc = $(LIB_UNISIM)/fddc/_primary.dat
UNISIM__fdd__fdd_v = $(LIB_UNISIM)/fdd/fdd_v.dat
UNISIM__fdd = $(LIB_UNISIM)/fdd/_primary.dat
UNISIM__fdcpe_1__fdcpe_1_v = $(LIB_UNISIM)/fdcpe_1/fdcpe_1_v.dat
UNISIM__fdcpe_1 = $(LIB_UNISIM)/fdcpe_1/_primary.dat
UNISIM__fdcpe__fdcpe_v = $(LIB_UNISIM)/fdcpe/fdcpe_v.dat
UNISIM__fdcpe = $(LIB_UNISIM)/fdcpe/_primary.dat
UNISIM__fdcp_1__fdcp_1_v = $(LIB_UNISIM)/fdcp_1/fdcp_1_v.dat
UNISIM__fdcp_1 = $(LIB_UNISIM)/fdcp_1/_primary.dat
UNISIM__fdcp__fdcp_v = $(LIB_UNISIM)/fdcp/fdcp_v.dat
UNISIM__fdcp = $(LIB_UNISIM)/fdcp/_primary.dat
UNISIM__fdce_1__fdce_1_v = $(LIB_UNISIM)/fdce_1/fdce_1_v.dat
UNISIM__fdce_1 = $(LIB_UNISIM)/fdce_1/_primary.dat
UNISIM__fdce__fdce_v = $(LIB_UNISIM)/fdce/fdce_v.dat
UNISIM__fdce = $(LIB_UNISIM)/fdce/_primary.dat
UNISIM__fdc_1__fdc_1_v = $(LIB_UNISIM)/fdc_1/fdc_1_v.dat
UNISIM__fdc_1 = $(LIB_UNISIM)/fdc_1/_primary.dat
UNISIM__fdc__fdc_v = $(LIB_UNISIM)/fdc/fdc_v.dat
UNISIM__fdc = $(LIB_UNISIM)/fdc/_primary.dat
UNISIM__fd_1__fd_1_v = $(LIB_UNISIM)/fd_1/fd_1_v.dat
UNISIM__fd_1 = $(LIB_UNISIM)/fd_1/_primary.dat
UNISIM__fd__fd_v = $(LIB_UNISIM)/fd/fd_v.dat
UNISIM__fd = $(LIB_UNISIM)/fd/_primary.dat
UNISIM__emac__emac_v = $(LIB_UNISIM)/emac/emac_v.dat
UNISIM__emac = $(LIB_UNISIM)/emac/_primary.dat
UNISIM__efuse_usr__efuse_usr_v = $(LIB_UNISIM)/efuse_usr/efuse_usr_v.dat
UNISIM__efuse_usr = $(LIB_UNISIM)/efuse_usr/_primary.dat
UNISIM__dsp48e1__dsp48e1_v = $(LIB_UNISIM)/dsp48e1/dsp48e1_v.dat
UNISIM__dsp48e1 = $(LIB_UNISIM)/dsp48e1/_primary.dat
UNISIM__dsp48e__dsp48e_v = $(LIB_UNISIM)/dsp48e/dsp48e_v.dat
UNISIM__dsp48e = $(LIB_UNISIM)/dsp48e/_primary.dat
UNISIM__dsp48a1__dsp48a1_v = $(LIB_UNISIM)/dsp48a1/dsp48a1_v.dat
UNISIM__dsp48a1 = $(LIB_UNISIM)/dsp48a1/_primary.dat
UNISIM__dsp48a__dsp48a_v = $(LIB_UNISIM)/dsp48a/dsp48a_v.dat
UNISIM__dsp48a = $(LIB_UNISIM)/dsp48a/_primary.dat
UNISIM__dsp48__dsp48_v = $(LIB_UNISIM)/dsp48/dsp48_v.dat
UNISIM__dsp48 = $(LIB_UNISIM)/dsp48/_primary.dat
UNISIM__dout_oserdese1_vhd__dout_oserdese1_vhd_v = $(LIB_UNISIM)/dout_oserdese1_vhd/dout_oserdese1_vhd_v.dat
UNISIM__dout_oserdese1_vhd = $(LIB_UNISIM)/dout_oserdese1_vhd/_primary.dat
UNISIM__dna_port__dna_port_v = $(LIB_UNISIM)/dna_port/dna_port_v.dat
UNISIM__dna_port = $(LIB_UNISIM)/dna_port/_primary.dat
UNISIM__dcm_sp_maximum_period_check__dcm_sp_maximum_period_check_v = $(LIB_UNISIM)/dcm_sp_maximum_period_check/dcm_sp_maximum_period_check_v.dat
UNISIM__dcm_sp_maximum_period_check = $(LIB_UNISIM)/dcm_sp_maximum_period_check/_primary.dat
UNISIM__dcm_sp_clock_lost__dcm_sp_clock_lost_v = $(LIB_UNISIM)/dcm_sp_clock_lost/dcm_sp_clock_lost_v.dat
UNISIM__dcm_sp_clock_lost = $(LIB_UNISIM)/dcm_sp_clock_lost/_primary.dat
UNISIM__dcm_sp_clock_divide_by_2__dcm_sp_clock_divide_by_2_v = $(LIB_UNISIM)/dcm_sp_clock_divide_by_2/dcm_sp_clock_divide_by_2_v.dat
UNISIM__dcm_sp_clock_divide_by_2 = $(LIB_UNISIM)/dcm_sp_clock_divide_by_2/_primary.dat
UNISIM__dcm_sp__dcm_sp_v = $(LIB_UNISIM)/dcm_sp/dcm_sp_v.dat
UNISIM__dcm_sp = $(LIB_UNISIM)/dcm_sp/_primary.dat
UNISIM__dcm_ps__dcm_ps_v = $(LIB_UNISIM)/dcm_ps/dcm_ps_v.dat
UNISIM__dcm_ps = $(LIB_UNISIM)/dcm_ps/_primary.dat
UNISIM__dcm_maximum_period_check__dcm_maximum_period_check_v = $(LIB_UNISIM)/dcm_maximum_period_check/dcm_maximum_period_check_v.dat
UNISIM__dcm_maximum_period_check = $(LIB_UNISIM)/dcm_maximum_period_check/_primary.dat
UNISIM__dcm_clock_lost__dcm_clock_lost_v = $(LIB_UNISIM)/dcm_clock_lost/dcm_clock_lost_v.dat
UNISIM__dcm_clock_lost = $(LIB_UNISIM)/dcm_clock_lost/_primary.dat
UNISIM__dcm_clock_divide_by_2__dcm_clock_divide_by_2_v = $(LIB_UNISIM)/dcm_clock_divide_by_2/dcm_clock_divide_by_2_v.dat
UNISIM__dcm_clock_divide_by_2 = $(LIB_UNISIM)/dcm_clock_divide_by_2/_primary.dat
UNISIM__dcm_clkgen__dcm_clkgen_v = $(LIB_UNISIM)/dcm_clkgen/dcm_clkgen_v.dat
UNISIM__dcm_clkgen = $(LIB_UNISIM)/dcm_clkgen/_primary.dat
UNISIM__dcm_base__dcm_base_v = $(LIB_UNISIM)/dcm_base/dcm_base_v.dat
UNISIM__dcm_base = $(LIB_UNISIM)/dcm_base/_primary.dat
UNISIM__dcm_adv_maximum_period_check__dcm_adv_maximum_period_check_v = $(LIB_UNISIM)/dcm_adv_maximum_period_check/dcm_adv_maximum_period_check_v.dat
UNISIM__dcm_adv_maximum_period_check = $(LIB_UNISIM)/dcm_adv_maximum_period_check/_primary.dat
UNISIM__dcm_adv_clock_lost__dcm_adv_clock_lost_v = $(LIB_UNISIM)/dcm_adv_clock_lost/dcm_adv_clock_lost_v.dat
UNISIM__dcm_adv_clock_lost = $(LIB_UNISIM)/dcm_adv_clock_lost/_primary.dat
UNISIM__dcm_adv_clock_divide_by_2__dcm_adv_clock_divide_by_2_v = $(LIB_UNISIM)/dcm_adv_clock_divide_by_2/dcm_adv_clock_divide_by_2_v.dat
UNISIM__dcm_adv_clock_divide_by_2 = $(LIB_UNISIM)/dcm_adv_clock_divide_by_2/_primary.dat
UNISIM__dcm_adv__dcm_adv_v = $(LIB_UNISIM)/dcm_adv/dcm_adv_v.dat
UNISIM__dcm_adv = $(LIB_UNISIM)/dcm_adv/_primary.dat
UNISIM__dcm__dcm_v = $(LIB_UNISIM)/dcm/dcm_v.dat
UNISIM__dcm__sim = $(LIB_UNISIM)/dcm/sim.dat
UNISIM__dcm = $(LIB_UNISIM)/dcm/_primary.dat
UNISIM__dcireset__dcireset_v = $(LIB_UNISIM)/dcireset/dcireset_v.dat
UNISIM__dcireset = $(LIB_UNISIM)/dcireset/_primary.dat
UNISIM__crc64__crc64_v = $(LIB_UNISIM)/crc64/crc64_v.dat
UNISIM__crc64 = $(LIB_UNISIM)/crc64/_primary.dat
UNISIM__crc32__crc32_v = $(LIB_UNISIM)/crc32/crc32_v.dat
UNISIM__crc32 = $(LIB_UNISIM)/crc32/_primary.dat
UNISIM__config__config_v = $(LIB_UNISIM)/config/config_v.dat
UNISIM__config = $(LIB_UNISIM)/config/_primary.dat
UNISIM__clkdllhf_maximum_period_check__clkdllhf_maximum_period_check_v = $(LIB_UNISIM)/clkdllhf_maximum_period_check/clkdllhf_maximum_period_check_v.dat
UNISIM__clkdllhf_maximum_period_check = $(LIB_UNISIM)/clkdllhf_maximum_period_check/_primary.dat
UNISIM__clkdllhf__clkdllhf_v = $(LIB_UNISIM)/clkdllhf/clkdllhf_v.dat
UNISIM__clkdllhf = $(LIB_UNISIM)/clkdllhf/_primary.dat
UNISIM__clkdlle_maximum_period_check__clkdlle_maximum_period_check_v = $(LIB_UNISIM)/clkdlle_maximum_period_check/clkdlle_maximum_period_check_v.dat
UNISIM__clkdlle_maximum_period_check = $(LIB_UNISIM)/clkdlle_maximum_period_check/_primary.dat
UNISIM__clkdlle__clkdlle_v = $(LIB_UNISIM)/clkdlle/clkdlle_v.dat
UNISIM__clkdlle = $(LIB_UNISIM)/clkdlle/_primary.dat
UNISIM__clkdll_maximum_period_check__clkdll_maximum_period_check_v = $(LIB_UNISIM)/clkdll_maximum_period_check/clkdll_maximum_period_check_v.dat
UNISIM__clkdll_maximum_period_check = $(LIB_UNISIM)/clkdll_maximum_period_check/_primary.dat
UNISIM__clkdll__clkdll_v = $(LIB_UNISIM)/clkdll/clkdll_v.dat
UNISIM__clkdll = $(LIB_UNISIM)/clkdll/_primary.dat
UNISIM__clk_div8sd__clk_div8sd_v = $(LIB_UNISIM)/clk_div8sd/clk_div8sd_v.dat
UNISIM__clk_div8sd = $(LIB_UNISIM)/clk_div8sd/_primary.dat
UNISIM__clk_div8rsd__clk_div8rsd_v = $(LIB_UNISIM)/clk_div8rsd/clk_div8rsd_v.dat
UNISIM__clk_div8rsd = $(LIB_UNISIM)/clk_div8rsd/_primary.dat
UNISIM__clk_div8r__clk_div8r_v = $(LIB_UNISIM)/clk_div8r/clk_div8r_v.dat
UNISIM__clk_div8r = $(LIB_UNISIM)/clk_div8r/_primary.dat
UNISIM__clk_div8__clk_div8_v = $(LIB_UNISIM)/clk_div8/clk_div8_v.dat
UNISIM__clk_div8 = $(LIB_UNISIM)/clk_div8/_primary.dat
UNISIM__clk_div6sd__clk_div6sd_v = $(LIB_UNISIM)/clk_div6sd/clk_div6sd_v.dat
UNISIM__clk_div6sd = $(LIB_UNISIM)/clk_div6sd/_primary.dat
UNISIM__clk_div6rsd__clk_div6rsd_v = $(LIB_UNISIM)/clk_div6rsd/clk_div6rsd_v.dat
UNISIM__clk_div6rsd = $(LIB_UNISIM)/clk_div6rsd/_primary.dat
UNISIM__clk_div6r__clk_div6r_v = $(LIB_UNISIM)/clk_div6r/clk_div6r_v.dat
UNISIM__clk_div6r = $(LIB_UNISIM)/clk_div6r/_primary.dat
UNISIM__clk_div6__clk_div6_v = $(LIB_UNISIM)/clk_div6/clk_div6_v.dat
UNISIM__clk_div6 = $(LIB_UNISIM)/clk_div6/_primary.dat
UNISIM__clk_div4sd__clk_div4sd_v = $(LIB_UNISIM)/clk_div4sd/clk_div4sd_v.dat
UNISIM__clk_div4sd = $(LIB_UNISIM)/clk_div4sd/_primary.dat
UNISIM__clk_div4rsd__clk_div4rsd_v = $(LIB_UNISIM)/clk_div4rsd/clk_div4rsd_v.dat
UNISIM__clk_div4rsd = $(LIB_UNISIM)/clk_div4rsd/_primary.dat
UNISIM__clk_div4r__clk_div4r_v = $(LIB_UNISIM)/clk_div4r/clk_div4r_v.dat
UNISIM__clk_div4r = $(LIB_UNISIM)/clk_div4r/_primary.dat
UNISIM__clk_div4__clk_div4_v = $(LIB_UNISIM)/clk_div4/clk_div4_v.dat
UNISIM__clk_div4 = $(LIB_UNISIM)/clk_div4/_primary.dat
UNISIM__clk_div2sd__clk_div2sd_v = $(LIB_UNISIM)/clk_div2sd/clk_div2sd_v.dat
UNISIM__clk_div2sd = $(LIB_UNISIM)/clk_div2sd/_primary.dat
UNISIM__clk_div2rsd__clk_div2rsd_v = $(LIB_UNISIM)/clk_div2rsd/clk_div2rsd_v.dat
UNISIM__clk_div2rsd = $(LIB_UNISIM)/clk_div2rsd/_primary.dat
UNISIM__clk_div2r__clk_div2r_v = $(LIB_UNISIM)/clk_div2r/clk_div2r_v.dat
UNISIM__clk_div2r = $(LIB_UNISIM)/clk_div2r/_primary.dat
UNISIM__clk_div2__clk_div2_v = $(LIB_UNISIM)/clk_div2/clk_div2_v.dat
UNISIM__clk_div2 = $(LIB_UNISIM)/clk_div2/_primary.dat
UNISIM__clk_div16sd__clk_div16sd_v = $(LIB_UNISIM)/clk_div16sd/clk_div16sd_v.dat
UNISIM__clk_div16sd = $(LIB_UNISIM)/clk_div16sd/_primary.dat
UNISIM__clk_div16rsd__clk_div16rsd_v = $(LIB_UNISIM)/clk_div16rsd/clk_div16rsd_v.dat
UNISIM__clk_div16rsd = $(LIB_UNISIM)/clk_div16rsd/_primary.dat
UNISIM__clk_div16r__clk_div16r_v = $(LIB_UNISIM)/clk_div16r/clk_div16r_v.dat
UNISIM__clk_div16r = $(LIB_UNISIM)/clk_div16r/_primary.dat
UNISIM__clk_div16__clk_div16_v = $(LIB_UNISIM)/clk_div16/clk_div16_v.dat
UNISIM__clk_div16 = $(LIB_UNISIM)/clk_div16/_primary.dat
UNISIM__clk_div14sd__clk_div14sd_v = $(LIB_UNISIM)/clk_div14sd/clk_div14sd_v.dat
UNISIM__clk_div14sd = $(LIB_UNISIM)/clk_div14sd/_primary.dat
UNISIM__clk_div14rsd__clk_div14rsd_v = $(LIB_UNISIM)/clk_div14rsd/clk_div14rsd_v.dat
UNISIM__clk_div14rsd = $(LIB_UNISIM)/clk_div14rsd/_primary.dat
UNISIM__clk_div14r__clk_div14r_v = $(LIB_UNISIM)/clk_div14r/clk_div14r_v.dat
UNISIM__clk_div14r = $(LIB_UNISIM)/clk_div14r/_primary.dat
UNISIM__clk_div14__clk_div14_v = $(LIB_UNISIM)/clk_div14/clk_div14_v.dat
UNISIM__clk_div14 = $(LIB_UNISIM)/clk_div14/_primary.dat
UNISIM__clk_div12sd__clk_div12sd_v = $(LIB_UNISIM)/clk_div12sd/clk_div12sd_v.dat
UNISIM__clk_div12sd = $(LIB_UNISIM)/clk_div12sd/_primary.dat
UNISIM__clk_div12rsd__clk_div12rsd_v = $(LIB_UNISIM)/clk_div12rsd/clk_div12rsd_v.dat
UNISIM__clk_div12rsd = $(LIB_UNISIM)/clk_div12rsd/_primary.dat
UNISIM__clk_div12r__clk_div12r_v = $(LIB_UNISIM)/clk_div12r/clk_div12r_v.dat
UNISIM__clk_div12r = $(LIB_UNISIM)/clk_div12r/_primary.dat
UNISIM__clk_div12__clk_div12_v = $(LIB_UNISIM)/clk_div12/clk_div12_v.dat
UNISIM__clk_div12 = $(LIB_UNISIM)/clk_div12/_primary.dat
UNISIM__clk_div10sd__clk_div10sd_v = $(LIB_UNISIM)/clk_div10sd/clk_div10sd_v.dat
UNISIM__clk_div10sd = $(LIB_UNISIM)/clk_div10sd/_primary.dat
UNISIM__clk_div10rsd__clk_div10rsd_v = $(LIB_UNISIM)/clk_div10rsd/clk_div10rsd_v.dat
UNISIM__clk_div10rsd = $(LIB_UNISIM)/clk_div10rsd/_primary.dat
UNISIM__clk_div10r__clk_div10r_v = $(LIB_UNISIM)/clk_div10r/clk_div10r_v.dat
UNISIM__clk_div10r = $(LIB_UNISIM)/clk_div10r/_primary.dat
UNISIM__clk_div10__clk_div10_v = $(LIB_UNISIM)/clk_div10/clk_div10_v.dat
UNISIM__clk_div10 = $(LIB_UNISIM)/clk_div10/_primary.dat
UNISIM__cfglut5__cfglut5_v = $(LIB_UNISIM)/cfglut5/cfglut5_v.dat
UNISIM__cfglut5 = $(LIB_UNISIM)/cfglut5/_primary.dat
UNISIM__carry4__carry4_v = $(LIB_UNISIM)/carry4/carry4_v.dat
UNISIM__carry4 = $(LIB_UNISIM)/carry4/_primary.dat
UNISIM__capturee2__capturee2_v = $(LIB_UNISIM)/capturee2/capturee2_v.dat
UNISIM__capturee2 = $(LIB_UNISIM)/capturee2/_primary.dat
UNISIM__capture_virtex6__capture_virtex6_v = $(LIB_UNISIM)/capture_virtex6/capture_virtex6_v.dat
UNISIM__capture_virtex6 = $(LIB_UNISIM)/capture_virtex6/_primary.dat
UNISIM__capture_virtex5__capture_virtex5_v = $(LIB_UNISIM)/capture_virtex5/capture_virtex5_v.dat
UNISIM__capture_virtex5 = $(LIB_UNISIM)/capture_virtex5/_primary.dat
UNISIM__capture_virtex4__capture_virtex4_v = $(LIB_UNISIM)/capture_virtex4/capture_virtex4_v.dat
UNISIM__capture_virtex4 = $(LIB_UNISIM)/capture_virtex4/_primary.dat
UNISIM__capture_spartan3a__capture_spartan3a_v = $(LIB_UNISIM)/capture_spartan3a/capture_spartan3a_v.dat
UNISIM__capture_spartan3a = $(LIB_UNISIM)/capture_spartan3a/_primary.dat
UNISIM__capture_spartan3__capture_spartan3_v = $(LIB_UNISIM)/capture_spartan3/capture_spartan3_v.dat
UNISIM__capture_spartan3 = $(LIB_UNISIM)/capture_spartan3/_primary.dat
UNISIM__capture_fpgacore__capture_fpgacore_v = $(LIB_UNISIM)/capture_fpgacore/capture_fpgacore_v.dat
UNISIM__capture_fpgacore = $(LIB_UNISIM)/capture_fpgacore/_primary.dat
UNISIM__buft__buft_v = $(LIB_UNISIM)/buft/buft_v.dat
UNISIM__buft = $(LIB_UNISIM)/buft/_primary.dat
UNISIM__bufr__bufr_v = $(LIB_UNISIM)/bufr/bufr_v.dat
UNISIM__bufr = $(LIB_UNISIM)/bufr/_primary.dat
UNISIM__bufpll_mcb__bufpll_mcb_v = $(LIB_UNISIM)/bufpll_mcb/bufpll_mcb_v.dat
UNISIM__bufpll_mcb = $(LIB_UNISIM)/bufpll_mcb/_primary.dat
UNISIM__bufpll__bufpll_v = $(LIB_UNISIM)/bufpll/bufpll_v.dat
UNISIM__bufpll = $(LIB_UNISIM)/bufpll/_primary.dat
UNISIM__bufmrce__bufmrce_v = $(LIB_UNISIM)/bufmrce/bufmrce_v.dat
UNISIM__bufmrce = $(LIB_UNISIM)/bufmrce/_primary.dat
UNISIM__bufmr__bufmr_v = $(LIB_UNISIM)/bufmr/bufmr_v.dat
UNISIM__bufmr = $(LIB_UNISIM)/bufmr/_primary.dat
UNISIM__bufiodqs__bufiodqs_v = $(LIB_UNISIM)/bufiodqs/bufiodqs_v.dat
UNISIM__bufiodqs = $(LIB_UNISIM)/bufiodqs/_primary.dat
UNISIM__bufio2fb__bufio2fb_v = $(LIB_UNISIM)/bufio2fb/bufio2fb_v.dat
UNISIM__bufio2fb = $(LIB_UNISIM)/bufio2fb/_primary.dat
UNISIM__bufio2_2clk__bufio2_2clk_v = $(LIB_UNISIM)/bufio2_2clk/bufio2_2clk_v.dat
UNISIM__bufio2_2clk = $(LIB_UNISIM)/bufio2_2clk/_primary.dat
UNISIM__bufio2__bufio2_v = $(LIB_UNISIM)/bufio2/bufio2_v.dat
UNISIM__bufio2 = $(LIB_UNISIM)/bufio2/_primary.dat
UNISIM__bufio__bufio_v = $(LIB_UNISIM)/bufio/bufio_v.dat
UNISIM__bufio = $(LIB_UNISIM)/bufio/_primary.dat
UNISIM__bufhce__bufhce_v = $(LIB_UNISIM)/bufhce/bufhce_v.dat
UNISIM__bufhce = $(LIB_UNISIM)/bufhce/_primary.dat
UNISIM__bufh__bufh_v = $(LIB_UNISIM)/bufh/bufh_v.dat
UNISIM__bufh = $(LIB_UNISIM)/bufh/_primary.dat
UNISIM__bufgts__bufgts_v = $(LIB_UNISIM)/bufgts/bufgts_v.dat
UNISIM__bufgts = $(LIB_UNISIM)/bufgts/_primary.dat
UNISIM__bufgsr__bufgsr_v = $(LIB_UNISIM)/bufgsr/bufgsr_v.dat
UNISIM__bufgsr = $(LIB_UNISIM)/bufgsr/_primary.dat
UNISIM__bufgp__bufgp_v = $(LIB_UNISIM)/bufgp/bufgp_v.dat
UNISIM__bufgp__beh = $(LIB_UNISIM)/bufgp/beh.dat
UNISIM__bufgp = $(LIB_UNISIM)/bufgp/_primary.dat
UNISIM__bufgmux_virtex4__bufgmux_virtex4_v = $(LIB_UNISIM)/bufgmux_virtex4/bufgmux_virtex4_v.dat
UNISIM__bufgmux_virtex4 = $(LIB_UNISIM)/bufgmux_virtex4/_primary.dat
UNISIM__bufgmux_ctrl__bufgmux_ctrl_v = $(LIB_UNISIM)/bufgmux_ctrl/bufgmux_ctrl_v.dat
UNISIM__bufgmux_ctrl = $(LIB_UNISIM)/bufgmux_ctrl/_primary.dat
UNISIM__bufgmux_1__bufgmux_1_v = $(LIB_UNISIM)/bufgmux_1/bufgmux_1_v.dat
UNISIM__bufgmux_1 = $(LIB_UNISIM)/bufgmux_1/_primary.dat
UNISIM__bufgmux__bufgmux_v = $(LIB_UNISIM)/bufgmux/bufgmux_v.dat
UNISIM__bufgmux__beh = $(LIB_UNISIM)/bufgmux/beh.dat
UNISIM__bufgmux = $(LIB_UNISIM)/bufgmux/_primary.dat
UNISIM__bufgdll__bufgdll_v = $(LIB_UNISIM)/bufgdll/bufgdll_v.dat
UNISIM__bufgdll__beh = $(LIB_UNISIM)/bufgdll/beh.dat
UNISIM__bufgdll = $(LIB_UNISIM)/bufgdll/_primary.dat
UNISIM__bufgctrl__bufgctrl_v = $(LIB_UNISIM)/bufgctrl/bufgctrl_v.dat
UNISIM__bufgctrl = $(LIB_UNISIM)/bufgctrl/_primary.dat
UNISIM__bufgce_1__bufgce_1_v = $(LIB_UNISIM)/bufgce_1/bufgce_1_v.dat
UNISIM__bufgce_1 = $(LIB_UNISIM)/bufgce_1/_primary.dat
UNISIM__bufgce__bufgce_v = $(LIB_UNISIM)/bufgce/bufgce_v.dat
UNISIM__bufgce = $(LIB_UNISIM)/bufgce/_primary.dat
UNISIM__bufg_lb__bufg_lb_v = $(LIB_UNISIM)/bufg_lb/bufg_lb_v.dat
UNISIM__bufg_lb = $(LIB_UNISIM)/bufg_lb/_primary.dat
UNISIM__bufg__bufg_v = $(LIB_UNISIM)/bufg/bufg_v.dat
UNISIM__bufg__beh = $(LIB_UNISIM)/bufg/beh.dat
UNISIM__bufg = $(LIB_UNISIM)/bufg/_primary.dat
UNISIM__buffoe__buffoe_v = $(LIB_UNISIM)/buffoe/buffoe_v.dat
UNISIM__buffoe = $(LIB_UNISIM)/buffoe/_primary.dat
UNISIM__bufe__bufe_v = $(LIB_UNISIM)/bufe/bufe_v.dat
UNISIM__bufe = $(LIB_UNISIM)/bufe/_primary.dat
UNISIM__bufcf__bufcf_v = $(LIB_UNISIM)/bufcf/bufcf_v.dat
UNISIM__bufcf = $(LIB_UNISIM)/bufcf/_primary.dat
UNISIM__buf__buf_v = $(LIB_UNISIM)/buf/buf_v.dat
UNISIM__buf = $(LIB_UNISIM)/buf/_primary.dat
UNISIM__bscntrl_nodelay__bscntrl_nodelay_v = $(LIB_UNISIM)/bscntrl_nodelay/bscntrl_nodelay_v.dat
UNISIM__bscntrl_nodelay = $(LIB_UNISIM)/bscntrl_nodelay/_primary.dat
UNISIM__bscntrl_iserdese1_vhd__bscntrl_iserdese1_vhd_v = $(LIB_UNISIM)/bscntrl_iserdese1_vhd/bscntrl_iserdese1_vhd_v.dat
UNISIM__bscntrl_iserdese1_vhd = $(LIB_UNISIM)/bscntrl_iserdese1_vhd/_primary.dat
UNISIM__bscntrl__bscntrl_v = $(LIB_UNISIM)/bscntrl/bscntrl_v.dat
UNISIM__bscntrl = $(LIB_UNISIM)/bscntrl/_primary.dat
UNISIM__bscane2__bscane2_v = $(LIB_UNISIM)/bscane2/bscane2_v.dat
UNISIM__bscane2__behav = $(LIB_UNISIM)/bscane2/behav.dat
UNISIM__bscane2 = $(LIB_UNISIM)/bscane2/_primary.dat
UNISIM__bscan_virtex6__bscan_virtex6_v = $(LIB_UNISIM)/bscan_virtex6/bscan_virtex6_v.dat
UNISIM__bscan_virtex6__behav = $(LIB_UNISIM)/bscan_virtex6/behav.dat
UNISIM__bscan_virtex6 = $(LIB_UNISIM)/bscan_virtex6/_primary.dat
UNISIM__bscan_virtex5__bscan_virtex5_v = $(LIB_UNISIM)/bscan_virtex5/bscan_virtex5_v.dat
UNISIM__bscan_virtex5__behav = $(LIB_UNISIM)/bscan_virtex5/behav.dat
UNISIM__bscan_virtex5 = $(LIB_UNISIM)/bscan_virtex5/_primary.dat
UNISIM__bscan_virtex4__bscan_virtex4_v = $(LIB_UNISIM)/bscan_virtex4/bscan_virtex4_v.dat
UNISIM__bscan_virtex4__behav = $(LIB_UNISIM)/bscan_virtex4/behav.dat
UNISIM__bscan_virtex4 = $(LIB_UNISIM)/bscan_virtex4/_primary.dat
UNISIM__bscan_virtex2__behav = $(LIB_UNISIM)/bscan_virtex2/behav.dat
UNISIM__bscan_virtex2 = $(LIB_UNISIM)/bscan_virtex2/_primary.dat
UNISIM__bscan_virtex__behav = $(LIB_UNISIM)/bscan_virtex/behav.dat
UNISIM__bscan_virtex = $(LIB_UNISIM)/bscan_virtex/_primary.dat
UNISIM__bscan_spartan6__bscan_spartan6_v = $(LIB_UNISIM)/bscan_spartan6/bscan_spartan6_v.dat
UNISIM__bscan_spartan6__behav = $(LIB_UNISIM)/bscan_spartan6/behav.dat
UNISIM__bscan_spartan6 = $(LIB_UNISIM)/bscan_spartan6/_primary.dat
UNISIM__bscan_spartan3a__bscan_spartan3a_v = $(LIB_UNISIM)/bscan_spartan3a/bscan_spartan3a_v.dat
UNISIM__bscan_spartan3a = $(LIB_UNISIM)/bscan_spartan3a/_primary.dat
UNISIM__bscan_spartan3__bscan_spartan3_v = $(LIB_UNISIM)/bscan_spartan3/bscan_spartan3_v.dat
UNISIM__bscan_spartan3__behav = $(LIB_UNISIM)/bscan_spartan3/behav.dat
UNISIM__bscan_spartan3 = $(LIB_UNISIM)/bscan_spartan3/_primary.dat
UNISIM__bscan_fpgacore__bscan_fpgacore_v = $(LIB_UNISIM)/bscan_fpgacore/bscan_fpgacore_v.dat
UNISIM__bscan_fpgacore = $(LIB_UNISIM)/bscan_fpgacore/_primary.dat
UNISIM__autobuf__autobuf_v = $(LIB_UNISIM)/autobuf/autobuf_v.dat
UNISIM__autobuf = $(LIB_UNISIM)/autobuf/_primary.dat
UNISIM__aramb36_internal__aramb36_internal_v = $(LIB_UNISIM)/aramb36_internal/aramb36_internal_v.dat
UNISIM__aramb36_internal = $(LIB_UNISIM)/aramb36_internal/_primary.dat
UNISIM__and8__and8_v = $(LIB_UNISIM)/and8/and8_v.dat
UNISIM__and8 = $(LIB_UNISIM)/and8/_primary.dat
UNISIM__and7__and7_v = $(LIB_UNISIM)/and7/and7_v.dat
UNISIM__and7 = $(LIB_UNISIM)/and7/_primary.dat
UNISIM__and6__and6_v = $(LIB_UNISIM)/and6/and6_v.dat
UNISIM__and6 = $(LIB_UNISIM)/and6/_primary.dat
UNISIM__and5b5__and5b5_v = $(LIB_UNISIM)/and5b5/and5b5_v.dat
UNISIM__and5b5 = $(LIB_UNISIM)/and5b5/_primary.dat
UNISIM__and5b4__and5b4_v = $(LIB_UNISIM)/and5b4/and5b4_v.dat
UNISIM__and5b4 = $(LIB_UNISIM)/and5b4/_primary.dat
UNISIM__and5b3__and5b3_v = $(LIB_UNISIM)/and5b3/and5b3_v.dat
UNISIM__and5b3 = $(LIB_UNISIM)/and5b3/_primary.dat
UNISIM__and5b2__and5b2_v = $(LIB_UNISIM)/and5b2/and5b2_v.dat
UNISIM__and5b2 = $(LIB_UNISIM)/and5b2/_primary.dat
UNISIM__and5b1__and5b1_v = $(LIB_UNISIM)/and5b1/and5b1_v.dat
UNISIM__and5b1 = $(LIB_UNISIM)/and5b1/_primary.dat
UNISIM__and5__and5_v = $(LIB_UNISIM)/and5/and5_v.dat
UNISIM__and5 = $(LIB_UNISIM)/and5/_primary.dat
UNISIM__and4b4__and4b4_v = $(LIB_UNISIM)/and4b4/and4b4_v.dat
UNISIM__and4b4 = $(LIB_UNISIM)/and4b4/_primary.dat
UNISIM__and4b3__and4b3_v = $(LIB_UNISIM)/and4b3/and4b3_v.dat
UNISIM__and4b3 = $(LIB_UNISIM)/and4b3/_primary.dat
UNISIM__and4b2__and4b2_v = $(LIB_UNISIM)/and4b2/and4b2_v.dat
UNISIM__and4b2 = $(LIB_UNISIM)/and4b2/_primary.dat
UNISIM__and4b1__and4b1_v = $(LIB_UNISIM)/and4b1/and4b1_v.dat
UNISIM__and4b1 = $(LIB_UNISIM)/and4b1/_primary.dat
UNISIM__and4__and4_v = $(LIB_UNISIM)/and4/and4_v.dat
UNISIM__and4 = $(LIB_UNISIM)/and4/_primary.dat
UNISIM__and3b3__and3b3_v = $(LIB_UNISIM)/and3b3/and3b3_v.dat
UNISIM__and3b3 = $(LIB_UNISIM)/and3b3/_primary.dat
UNISIM__and3b2__and3b2_v = $(LIB_UNISIM)/and3b2/and3b2_v.dat
UNISIM__and3b2 = $(LIB_UNISIM)/and3b2/_primary.dat
UNISIM__and3b1__and3b1_v = $(LIB_UNISIM)/and3b1/and3b1_v.dat
UNISIM__and3b1 = $(LIB_UNISIM)/and3b1/_primary.dat
UNISIM__and3__and3_v = $(LIB_UNISIM)/and3/and3_v.dat
UNISIM__and3 = $(LIB_UNISIM)/and3/_primary.dat
UNISIM__and2b2__and2b2_v = $(LIB_UNISIM)/and2b2/and2b2_v.dat
UNISIM__and2b2 = $(LIB_UNISIM)/and2b2/_primary.dat
UNISIM__and2b1l__and2b1l_v = $(LIB_UNISIM)/and2b1l/and2b1l_v.dat
UNISIM__and2b1l = $(LIB_UNISIM)/and2b1l/_primary.dat
UNISIM__and2b1__and2b1_v = $(LIB_UNISIM)/and2b1/and2b1_v.dat
UNISIM__and2b1 = $(LIB_UNISIM)/and2b1/_primary.dat
UNISIM__and2__and2_v = $(LIB_UNISIM)/and2/and2_v.dat
UNISIM__and2 = $(LIB_UNISIM)/and2/_primary.dat
UNISIM__afifo36_internal__afifo36_internal_v = $(LIB_UNISIM)/afifo36_internal/afifo36_internal_v.dat
UNISIM__afifo36_internal = $(LIB_UNISIM)/afifo36_internal/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(UNISIM__zhold_delay__zhold_delay_v) \
    $(UNISIM__zhold_delay) \
    $(UNISIM__xorcy_l__xorcy_l_v) \
    $(UNISIM__xorcy_l) \
    $(UNISIM__xorcy_d__xorcy_d_v) \
    $(UNISIM__xorcy_d) \
    $(UNISIM__xorcy__xorcy_v) \
    $(UNISIM__xorcy) \
    $(UNISIM__xor5__xor5_v) \
    $(UNISIM__xor5) \
    $(UNISIM__xor4__xor4_v) \
    $(UNISIM__xor4) \
    $(UNISIM__xor3__xor3_v) \
    $(UNISIM__xor3) \
    $(UNISIM__xor2__xor2_v) \
    $(UNISIM__xor2) \
    $(UNISIM__xnor5__xnor5_v) \
    $(UNISIM__xnor5) \
    $(UNISIM__xnor4__xnor4_v) \
    $(UNISIM__xnor4) \
    $(UNISIM__xnor3__xnor3_v) \
    $(UNISIM__xnor3) \
    $(UNISIM__xnor2__xnor2_v) \
    $(UNISIM__xnor2) \
    $(UNISIM__xadc__xadc_v) \
    $(UNISIM__xadc) \
    $(UNISIM__x_dcm_sp_maximum_period_check__x_dcm_sp_maximum_period_check_v) \
    $(UNISIM__x_dcm_sp_maximum_period_check) \
    $(UNISIM__x_dcm_sp_clock_lost__x_dcm_sp_clock_lost_v) \
    $(UNISIM__x_dcm_sp_clock_lost) \
    $(UNISIM__x_dcm_sp_clock_divide_by_2__x_dcm_sp_clock_divide_by_2_v) \
    $(UNISIM__x_dcm_sp_clock_divide_by_2) \
    $(UNISIM__x_dcm_sp__x_dcm_sp_v) \
    $(UNISIM__x_dcm_sp) \
    $(UNISIM__x_dcm_maximum_period_check__x_dcm_maximum_period_check_v) \
    $(UNISIM__x_dcm_maximum_period_check) \
    $(UNISIM__x_dcm_clock_lost__x_dcm_clock_lost_v) \
    $(UNISIM__x_dcm_clock_lost) \
    $(UNISIM__x_dcm_clock_divide_by_2__x_dcm_clock_divide_by_2_v) \
    $(UNISIM__x_dcm_clock_divide_by_2) \
    $(UNISIM__x_dcm__x_dcm_v) \
    $(UNISIM__x_dcm) \
    $(UNISIM__x_clkdll_maximum_period_check__x_clkdll_maximum_period_check_v) \
    $(UNISIM__x_clkdll_maximum_period_check) \
    $(UNISIM__wireand__wireand_v) \
    $(UNISIM__wireand) \
    $(UNISIM__vpkg__body) \
    $(UNISIM__vpkg) \
    $(UNISIM__vcomponents) \
    $(UNISIM__vcc__vcc_v) \
    $(UNISIM__vcc) \
    $(UNISIM__usr_accesse2__usr_accesse2_v) \
    $(UNISIM__usr_accesse2) \
    $(UNISIM__usr_access_virtex6__usr_access_virtex6_v) \
    $(UNISIM__usr_access_virtex6) \
    $(UNISIM__usr_access_virtex5__usr_access_virtex5_v) \
    $(UNISIM__usr_access_virtex5) \
    $(UNISIM__usr_access_virtex4__usr_access_virtex4_v) \
    $(UNISIM__usr_access_virtex4) \
    $(UNISIM__txbuffer_oserdese1_vhd__txbuffer_oserdese1_vhd_v) \
    $(UNISIM__txbuffer_oserdese1_vhd) \
    $(UNISIM__trif_oserdese1_vhd__trif_oserdese1_vhd_v) \
    $(UNISIM__trif_oserdese1_vhd) \
    $(UNISIM__tout_oserdese1_vhd__tout_oserdese1_vhd_v) \
    $(UNISIM__tout_oserdese1_vhd) \
    $(UNISIM__tocbuf__tocbuf_v) \
    $(UNISIM__tocbuf) \
    $(UNISIM__toc__toc_v) \
    $(UNISIM__toc) \
    $(UNISIM__timespec__timespec_v) \
    $(UNISIM__timespec) \
    $(UNISIM__timegrp__timegrp_v) \
    $(UNISIM__timegrp) \
    $(UNISIM__temac_single__temac_single_v) \
    $(UNISIM__temac_single) \
    $(UNISIM__temac__temac_v) \
    $(UNISIM__temac) \
    $(UNISIM__tblock__tblock_v) \
    $(UNISIM__tblock) \
    $(UNISIM__sysmon__sysmon_v) \
    $(UNISIM__sysmon) \
    $(UNISIM__suspend_sync__suspend_sync_v) \
    $(UNISIM__suspend_sync) \
    $(UNISIM__startupe2__startupe2_v) \
    $(UNISIM__startupe2) \
    $(UNISIM__startup_virtex6__startup_virtex6_v) \
    $(UNISIM__startup_virtex6) \
    $(UNISIM__startup_virtex5__startup_virtex5_v) \
    $(UNISIM__startup_virtex5) \
    $(UNISIM__startup_virtex4__startup_virtex4_v) \
    $(UNISIM__startup_virtex4) \
    $(UNISIM__startup_spartan6__startup_spartan6_v) \
    $(UNISIM__startup_spartan6) \
    $(UNISIM__startup_spartan3e__startup_spartan3e_v) \
    $(UNISIM__startup_spartan3e) \
    $(UNISIM__startup_spartan3a__startup_spartan3a_v) \
    $(UNISIM__startup_spartan3a) \
    $(UNISIM__startup_spartan3__startup_spartan3_v) \
    $(UNISIM__startup_spartan3) \
    $(UNISIM__startup_fpgacore__startup_fpgacore_v) \
    $(UNISIM__startup_fpgacore) \
    $(UNISIM__startbuf_virtex4__startbuf_virtex4_v) \
    $(UNISIM__startbuf_virtex4) \
    $(UNISIM__startbuf_virtex2__startbuf_virtex2_v) \
    $(UNISIM__startbuf_virtex2) \
    $(UNISIM__startbuf_virtex__startbuf_virtex_v) \
    $(UNISIM__startbuf_virtex) \
    $(UNISIM__startbuf_spartan3__startbuf_spartan3_v) \
    $(UNISIM__startbuf_spartan3) \
    $(UNISIM__startbuf_spartan2__startbuf_spartan2_v) \
    $(UNISIM__startbuf_spartan2) \
    $(UNISIM__startbuf_fpgacore__startbuf_fpgacore_v) \
    $(UNISIM__startbuf_fpgacore) \
    $(UNISIM__srlc32e__srlc32e_v) \
    $(UNISIM__srlc32e) \
    $(UNISIM__srlc16e_1__srlc16e_1_v) \
    $(UNISIM__srlc16e_1) \
    $(UNISIM__srlc16e__srlc16e_v) \
    $(UNISIM__srlc16e) \
    $(UNISIM__srlc16_1__srlc16_1_v) \
    $(UNISIM__srlc16_1) \
    $(UNISIM__srlc16__srlc16_v) \
    $(UNISIM__srlc16) \
    $(UNISIM__srl16e_1__srl16e_1_v) \
    $(UNISIM__srl16e_1) \
    $(UNISIM__srl16e__srl16e_v) \
    $(UNISIM__srl16e) \
    $(UNISIM__srl16_1__srl16_1_v) \
    $(UNISIM__srl16_1) \
    $(UNISIM__srl16__srl16_v) \
    $(UNISIM__srl16) \
    $(UNISIM__spi_access__spi_access_v) \
    $(UNISIM__spi_access) \
    $(UNISIM__simple_simprim) \
    $(UNISIM__sim_confige2__sim_confige2_v) \
    $(UNISIM__sim_confige2) \
    $(UNISIM__sim_config_v6_serial__sim_config_v6_serial_v) \
    $(UNISIM__sim_config_v6_serial) \
    $(UNISIM__sim_config_v6__sim_config_v6_v) \
    $(UNISIM__sim_config_v6) \
    $(UNISIM__sim_config_v5_serial__sim_config_v5_serial_v) \
    $(UNISIM__sim_config_v5_serial) \
    $(UNISIM__sim_config_v5__sim_config_v5_v) \
    $(UNISIM__sim_config_v5) \
    $(UNISIM__sim_config_s6_serial__sim_config_s6_serial_v) \
    $(UNISIM__sim_config_s6_serial) \
    $(UNISIM__sim_config_s6__sim_config_s6_v) \
    $(UNISIM__sim_config_s6) \
    $(UNISIM__sim_config_s3a_serial__sim_config_s3a_serial_v) \
    $(UNISIM__sim_config_s3a_serial) \
    $(UNISIM__sim_config_s3a__sim_config_s3a_v) \
    $(UNISIM__sim_config_s3a) \
    $(UNISIM__selfheal_oserdese1_vhd__selfheal_oserdese1_vhd_v) \
    $(UNISIM__selfheal_oserdese1_vhd) \
    $(UNISIM__rom64x1__rom64x1_v) \
    $(UNISIM__rom64x1) \
    $(UNISIM__rom32x1__rom32x1_v) \
    $(UNISIM__rom32x1) \
    $(UNISIM__rom256x1__rom256x1_v) \
    $(UNISIM__rom256x1) \
    $(UNISIM__rom16x1__rom16x1_v) \
    $(UNISIM__rom16x1) \
    $(UNISIM__rom128x1__rom128x1_v) \
    $(UNISIM__rom128x1) \
    $(UNISIM__rocbuf__rocbuf_v) \
    $(UNISIM__rocbuf) \
    $(UNISIM__roc__roc_v) \
    $(UNISIM__roc) \
    $(UNISIM__rb36_internal_vhdl__rb36_internal_vhdl_v) \
    $(UNISIM__rb36_internal_vhdl) \
    $(UNISIM__rb18_internal_vhdl__rb18_internal_vhdl_v) \
    $(UNISIM__rb18_internal_vhdl) \
    $(UNISIM__rank12d_oserdese1_vhd__rank12d_oserdese1_vhd_v) \
    $(UNISIM__rank12d_oserdese1_vhd) \
    $(UNISIM__ramb8bwer__ramb8bwer_v) \
    $(UNISIM__ramb8bwer) \
    $(UNISIM__ramb4_sx_sx__behav) \
    $(UNISIM__ramb4_sx_sx) \
    $(UNISIM__ramb4_s8_s8__ramb4_s8_s8_v) \
    $(UNISIM__ramb4_s8_s8__behav) \
    $(UNISIM__ramb4_s8_s8) \
    $(UNISIM__ramb4_s8_s16__ramb4_s8_s16_v) \
    $(UNISIM__ramb4_s8_s16) \
    $(UNISIM__ramb4_s8__ramb4_s8_v) \
    $(UNISIM__ramb4_s8__behav) \
    $(UNISIM__ramb4_s8) \
    $(UNISIM__ramb4_s4_s8__ramb4_s4_s8_v) \
    $(UNISIM__ramb4_s4_s8) \
    $(UNISIM__ramb4_s4_s4__ramb4_s4_s4_v) \
    $(UNISIM__ramb4_s4_s4__behav) \
    $(UNISIM__ramb4_s4_s4) \
    $(UNISIM__ramb4_s4_s16__ramb4_s4_s16_v) \
    $(UNISIM__ramb4_s4_s16) \
    $(UNISIM__ramb4_s4__ramb4_s4_v) \
    $(UNISIM__ramb4_s4__behav) \
    $(UNISIM__ramb4_s4) \
    $(UNISIM__ramb4_s2_s8__ramb4_s2_s8_v) \
    $(UNISIM__ramb4_s2_s8) \
    $(UNISIM__ramb4_s2_s4__ramb4_s2_s4_v) \
    $(UNISIM__ramb4_s2_s4) \
    $(UNISIM__ramb4_s2_s2__ramb4_s2_s2_v) \
    $(UNISIM__ramb4_s2_s2__behav) \
    $(UNISIM__ramb4_s2_s2) \
    $(UNISIM__ramb4_s2_s16__ramb4_s2_s16_v) \
    $(UNISIM__ramb4_s2_s16) \
    $(UNISIM__ramb4_s2__ramb4_s2_v) \
    $(UNISIM__ramb4_s2__behav) \
    $(UNISIM__ramb4_s2) \
    $(UNISIM__ramb4_s1_s8__ramb4_s1_s8_v) \
    $(UNISIM__ramb4_s1_s8) \
    $(UNISIM__ramb4_s1_s4__ramb4_s1_s4_v) \
    $(UNISIM__ramb4_s1_s4) \
    $(UNISIM__ramb4_s1_s2__ramb4_s1_s2_v) \
    $(UNISIM__ramb4_s1_s2) \
    $(UNISIM__ramb4_s1_s16__ramb4_s1_s16_v) \
    $(UNISIM__ramb4_s1_s16) \
    $(UNISIM__ramb4_s1_s1__ramb4_s1_s1_v) \
    $(UNISIM__ramb4_s1_s1__behav) \
    $(UNISIM__ramb4_s1_s1) \
    $(UNISIM__ramb4_s16_s16__ramb4_s16_s16_v) \
    $(UNISIM__ramb4_s16_s16__behav) \
    $(UNISIM__ramb4_s16_s16) \
    $(UNISIM__ramb4_s16__ramb4_s16_v) \
    $(UNISIM__ramb4_s16__behav) \
    $(UNISIM__ramb4_s16) \
    $(UNISIM__ramb4_s1__ramb4_s1_v) \
    $(UNISIM__ramb4_s1__behav) \
    $(UNISIM__ramb4_s1) \
    $(UNISIM__ramb4_generic__behavioral) \
    $(UNISIM__ramb4_generic) \
    $(UNISIM__ramb36sdp_exp__ramb36sdp_exp_v) \
    $(UNISIM__ramb36sdp_exp) \
    $(UNISIM__ramb36sdp__ramb36sdp_v) \
    $(UNISIM__ramb36sdp) \
    $(UNISIM__ramb36e1__ramb36e1_v) \
    $(UNISIM__ramb36e1) \
    $(UNISIM__ramb36_exp__ramb36_exp_v) \
    $(UNISIM__ramb36_exp) \
    $(UNISIM__ramb36__ramb36_v) \
    $(UNISIM__ramb36) \
    $(UNISIM__ramb32_s64_ecc__ramb32_s64_ecc_v) \
    $(UNISIM__ramb32_s64_ecc) \
    $(UNISIM__ramb18sdp__ramb18sdp_v) \
    $(UNISIM__ramb18sdp) \
    $(UNISIM__ramb18e1__ramb18e1_v) \
    $(UNISIM__ramb18e1) \
    $(UNISIM__ramb18__ramb18_v) \
    $(UNISIM__ramb18) \
    $(UNISIM__ramb16bwer__ramb16bwer_v) \
    $(UNISIM__ramb16bwer) \
    $(UNISIM__ramb16bwe_s36_s9__ramb16bwe_s36_s9_v) \
    $(UNISIM__ramb16bwe_s36_s9) \
    $(UNISIM__ramb16bwe_s36_s36__ramb16bwe_s36_s36_v) \
    $(UNISIM__ramb16bwe_s36_s36) \
    $(UNISIM__ramb16bwe_s36_s18__ramb16bwe_s36_s18_v) \
    $(UNISIM__ramb16bwe_s36_s18) \
    $(UNISIM__ramb16bwe_s36__ramb16bwe_s36_v) \
    $(UNISIM__ramb16bwe_s36) \
    $(UNISIM__ramb16bwe_s18_s9__ramb16bwe_s18_s9_v) \
    $(UNISIM__ramb16bwe_s18_s9) \
    $(UNISIM__ramb16bwe_s18_s18__ramb16bwe_s18_s18_v) \
    $(UNISIM__ramb16bwe_s18_s18) \
    $(UNISIM__ramb16bwe_s18__ramb16bwe_s18_v) \
    $(UNISIM__ramb16bwe_s18) \
    $(UNISIM__ramb16bwe__ramb16bwe_v) \
    $(UNISIM__ramb16bwe) \
    $(UNISIM__ramb16_sx__behav) \
    $(UNISIM__ramb16_sx) \
    $(UNISIM__ramb16_s9_s9__ramb16_s9_s9_v) \
    $(UNISIM__ramb16_s9_s9__behav) \
    $(UNISIM__ramb16_s9_s9) \
    $(UNISIM__ramb16_s9_s36__ramb16_s9_s36_v) \
    $(UNISIM__ramb16_s9_s36) \
    $(UNISIM__ramb16_s9_s18__ramb16_s9_s18_v) \
    $(UNISIM__ramb16_s9_s18) \
    $(UNISIM__ramb16_s9__ramb16_s9_v) \
    $(UNISIM__ramb16_s9__behav) \
    $(UNISIM__ramb16_s9) \
    $(UNISIM__ramb16_s4_s9__ramb16_s4_s9_v) \
    $(UNISIM__ramb16_s4_s9) \
    $(UNISIM__ramb16_s4_s4__ramb16_s4_s4_v) \
    $(UNISIM__ramb16_s4_s4__behav) \
    $(UNISIM__ramb16_s4_s4) \
    $(UNISIM__ramb16_s4_s36__ramb16_s4_s36_v) \
    $(UNISIM__ramb16_s4_s36) \
    $(UNISIM__ramb16_s4_s18__ramb16_s4_s18_v) \
    $(UNISIM__ramb16_s4_s18) \
    $(UNISIM__ramb16_s4__ramb16_s4_v) \
    $(UNISIM__ramb16_s4__behav) \
    $(UNISIM__ramb16_s4) \
    $(UNISIM__ramb16_s36_s36__ramb16_s36_s36_v) \
    $(UNISIM__ramb16_s36_s36__behav) \
    $(UNISIM__ramb16_s36_s36) \
    $(UNISIM__ramb16_s36__ramb16_s36_v) \
    $(UNISIM__ramb16_s36__behav) \
    $(UNISIM__ramb16_s36) \
    $(UNISIM__ramb16_s2_s9__ramb16_s2_s9_v) \
    $(UNISIM__ramb16_s2_s9) \
    $(UNISIM__ramb16_s2_s4__ramb16_s2_s4_v) \
    $(UNISIM__ramb16_s2_s4) \
    $(UNISIM__ramb16_s2_s36__ramb16_s2_s36_v) \
    $(UNISIM__ramb16_s2_s36) \
    $(UNISIM__ramb16_s2_s2__ramb16_s2_s2_v) \
    $(UNISIM__ramb16_s2_s2__behav) \
    $(UNISIM__ramb16_s2_s2) \
    $(UNISIM__ramb16_s2_s18__ramb16_s2_s18_v) \
    $(UNISIM__ramb16_s2_s18) \
    $(UNISIM__ramb16_s2__ramb16_s2_v) \
    $(UNISIM__ramb16_s2__behav) \
    $(UNISIM__ramb16_s2) \
    $(UNISIM__ramb16_s1_s9__ramb16_s1_s9_v) \
    $(UNISIM__ramb16_s1_s9) \
    $(UNISIM__ramb16_s1_s4__ramb16_s1_s4_v) \
    $(UNISIM__ramb16_s1_s4) \
    $(UNISIM__ramb16_s1_s36__ramb16_s1_s36_v) \
    $(UNISIM__ramb16_s1_s36) \
    $(UNISIM__ramb16_s1_s2__ramb16_s1_s2_v) \
    $(UNISIM__ramb16_s1_s2) \
    $(UNISIM__ramb16_s1_s18__ramb16_s1_s18_v) \
    $(UNISIM__ramb16_s1_s18) \
    $(UNISIM__ramb16_s1_s1__ramb16_s1_s1_v) \
    $(UNISIM__ramb16_s1_s1__behav) \
    $(UNISIM__ramb16_s1_s1) \
    $(UNISIM__ramb16_s18_s36__ramb16_s18_s36_v) \
    $(UNISIM__ramb16_s18_s36) \
    $(UNISIM__ramb16_s18_s18__ramb16_s18_s18_v) \
    $(UNISIM__ramb16_s18_s18__behav) \
    $(UNISIM__ramb16_s18_s18) \
    $(UNISIM__ramb16_s18__ramb16_s18_v) \
    $(UNISIM__ramb16_s18__behav) \
    $(UNISIM__ramb16_s18) \
    $(UNISIM__ramb16_s1__ramb16_s1_v) \
    $(UNISIM__ramb16_s1__behav) \
    $(UNISIM__ramb16_s1) \
    $(UNISIM__ramb16__ramb16_v) \
    $(UNISIM__ramb16) \
    $(UNISIM__ram64x2s__ram64x2s_v) \
    $(UNISIM__ram64x2s) \
    $(UNISIM__ram64x1s_1__ram64x1s_1_v) \
    $(UNISIM__ram64x1s_1) \
    $(UNISIM__ram64x1s__ram64x1s_v) \
    $(UNISIM__ram64x1s) \
    $(UNISIM__ram64x1d_1__ram64x1d_1_v) \
    $(UNISIM__ram64x1d_1) \
    $(UNISIM__ram64x1d__ram64x1d_v) \
    $(UNISIM__ram64x1d) \
    $(UNISIM__ram64m__ram64m_v) \
    $(UNISIM__ram64m) \
    $(UNISIM__ram32x8s__ram32x8s_v) \
    $(UNISIM__ram32x8s) \
    $(UNISIM__ram32x4s__ram32x4s_v) \
    $(UNISIM__ram32x4s) \
    $(UNISIM__ram32x2s__ram32x2s_v) \
    $(UNISIM__ram32x2s) \
    $(UNISIM__ram32x1s_1__ram32x1s_1_v) \
    $(UNISIM__ram32x1s_1) \
    $(UNISIM__ram32x1s__ram32x1s_v) \
    $(UNISIM__ram32x1s) \
    $(UNISIM__ram32x1d_1__ram32x1d_1_v) \
    $(UNISIM__ram32x1d_1) \
    $(UNISIM__ram32x1d__ram32x1d_v) \
    $(UNISIM__ram32x1d) \
    $(UNISIM__ram32m__ram32m_v) \
    $(UNISIM__ram32m) \
    $(UNISIM__ram256x1s__ram256x1s_v) \
    $(UNISIM__ram256x1s) \
    $(UNISIM__ram16x8s__ram16x8s_v) \
    $(UNISIM__ram16x8s) \
    $(UNISIM__ram16x4s__ram16x4s_v) \
    $(UNISIM__ram16x4s) \
    $(UNISIM__ram16x2s__ram16x2s_v) \
    $(UNISIM__ram16x2s) \
    $(UNISIM__ram16x1s_1__ram16x1s_1_v) \
    $(UNISIM__ram16x1s_1) \
    $(UNISIM__ram16x1s__ram16x1s_v) \
    $(UNISIM__ram16x1s) \
    $(UNISIM__ram16x1d_1__ram16x1d_1_v) \
    $(UNISIM__ram16x1d_1) \
    $(UNISIM__ram16x1d__ram16x1d_v) \
    $(UNISIM__ram16x1d) \
    $(UNISIM__ram16_sx_sx__behav) \
    $(UNISIM__ram16_sx_sx) \
    $(UNISIM__ram128x1s_1__ram128x1s_1_v) \
    $(UNISIM__ram128x1s_1) \
    $(UNISIM__ram128x1s__ram128x1s_v) \
    $(UNISIM__ram128x1s) \
    $(UNISIM__ram128x1d__ram128x1d_v) \
    $(UNISIM__ram128x1d) \
    $(UNISIM__pullup__pullup_v) \
    $(UNISIM__pullup) \
    $(UNISIM__pulldown__pulldown_v) \
    $(UNISIM__pulldown) \
    $(UNISIM__ps7__ps7_v) \
    $(UNISIM__ps7) \
    $(UNISIM__ppc440__ppc440_v) \
    $(UNISIM__ppc440) \
    $(UNISIM__ppc405_adv__ppc405_adv_v) \
    $(UNISIM__ppc405_adv) \
    $(UNISIM__post_crc_internal__post_crc_internal_v) \
    $(UNISIM__post_crc_internal) \
    $(UNISIM__pmcd__pmcd_v) \
    $(UNISIM__pmcd) \
    $(UNISIM__plle2_base__plle2_base_v) \
    $(UNISIM__plle2_base) \
    $(UNISIM__plle2_adv__plle2_adv_v) \
    $(UNISIM__plle2_adv) \
    $(UNISIM__pll_base__pll_base_v) \
    $(UNISIM__pll_base) \
    $(UNISIM__pll_adv__pll_adv_v) \
    $(UNISIM__pll_adv) \
    $(UNISIM__plg_oserdese1_vhd__plg_oserdese1_vhd_v) \
    $(UNISIM__plg_oserdese1_vhd) \
    $(UNISIM__plg__plg_v) \
    $(UNISIM__plg) \
    $(UNISIM__phy_control__phy_control_v) \
    $(UNISIM__phy_control) \
    $(UNISIM__phaser_ref__phaser_ref_v) \
    $(UNISIM__phaser_ref) \
    $(UNISIM__phaser_out_phy__phaser_out_phy_v) \
    $(UNISIM__phaser_out_phy) \
    $(UNISIM__phaser_out__phaser_out_v) \
    $(UNISIM__phaser_out) \
    $(UNISIM__phaser_in_phy__phaser_in_phy_v) \
    $(UNISIM__phaser_in_phy) \
    $(UNISIM__phaser_in__phaser_in_v) \
    $(UNISIM__phaser_in) \
    $(UNISIM__pcie_internal_1_1__pcie_internal_1_1_v) \
    $(UNISIM__pcie_internal_1_1) \
    $(UNISIM__pcie_ep__pcie_ep_v) \
    $(UNISIM__pcie_ep) \
    $(UNISIM__pcie_a1__pcie_a1_v) \
    $(UNISIM__pcie_a1) \
    $(UNISIM__pcie_3_0__pcie_3_0_v) \
    $(UNISIM__pcie_3_0) \
    $(UNISIM__pcie_2_1__pcie_2_1_v) \
    $(UNISIM__pcie_2_1) \
    $(UNISIM__pcie_2_0__pcie_2_0_v) \
    $(UNISIM__pcie_2_0) \
    $(UNISIM__out_fifo__out_fifo_v) \
    $(UNISIM__out_fifo) \
    $(UNISIM__oserdese2__oserdese2_v) \
    $(UNISIM__oserdese2) \
    $(UNISIM__oserdese1__oserdese1_v) \
    $(UNISIM__oserdese1) \
    $(UNISIM__oserdes2__oserdes2_v) \
    $(UNISIM__oserdes2) \
    $(UNISIM__oserdes__oserdes_v) \
    $(UNISIM__oserdes) \
    $(UNISIM__orcy__orcy_v) \
    $(UNISIM__orcy) \
    $(UNISIM__or8__or8_v) \
    $(UNISIM__or8) \
    $(UNISIM__or7__or7_v) \
    $(UNISIM__or7) \
    $(UNISIM__or6__or6_v) \
    $(UNISIM__or6) \
    $(UNISIM__or5b5__or5b5_v) \
    $(UNISIM__or5b5) \
    $(UNISIM__or5b4__or5b4_v) \
    $(UNISIM__or5b4) \
    $(UNISIM__or5b3__or5b3_v) \
    $(UNISIM__or5b3) \
    $(UNISIM__or5b2__or5b2_v) \
    $(UNISIM__or5b2) \
    $(UNISIM__or5b1__or5b1_v) \
    $(UNISIM__or5b1) \
    $(UNISIM__or5__or5_v) \
    $(UNISIM__or5) \
    $(UNISIM__or4b4__or4b4_v) \
    $(UNISIM__or4b4) \
    $(UNISIM__or4b3__or4b3_v) \
    $(UNISIM__or4b3) \
    $(UNISIM__or4b2__or4b2_v) \
    $(UNISIM__or4b2) \
    $(UNISIM__or4b1__or4b1_v) \
    $(UNISIM__or4b1) \
    $(UNISIM__or4__or4_v) \
    $(UNISIM__or4) \
    $(UNISIM__or3b3__or3b3_v) \
    $(UNISIM__or3b3) \
    $(UNISIM__or3b2__or3b2_v) \
    $(UNISIM__or3b2) \
    $(UNISIM__or3b1__or3b1_v) \
    $(UNISIM__or3b1) \
    $(UNISIM__or3__or3_v) \
    $(UNISIM__or3) \
    $(UNISIM__or2l__or2l_v) \
    $(UNISIM__or2l) \
    $(UNISIM__or2b2__or2b2_v) \
    $(UNISIM__or2b2) \
    $(UNISIM__or2b1__or2b1_v) \
    $(UNISIM__or2b1) \
    $(UNISIM__or2__or2_v) \
    $(UNISIM__or2) \
    $(UNISIM__opt_uim__opt_uim_v) \
    $(UNISIM__opt_uim) \
    $(UNISIM__opt_off__opt_off_v) \
    $(UNISIM__opt_off) \
    $(UNISIM__ofddrtrse__ofddrtrse_v) \
    $(UNISIM__ofddrtrse) \
    $(UNISIM__ofddrtcpe__ofddrtcpe_v) \
    $(UNISIM__ofddrtcpe) \
    $(UNISIM__ofddrrse__ofddrrse_v) \
    $(UNISIM__ofddrrse) \
    $(UNISIM__ofddrcpe__ofddrcpe_v) \
    $(UNISIM__ofddrcpe) \
    $(UNISIM__odelaye2_finedelay__odelaye2_finedelay_v) \
    $(UNISIM__odelaye2_finedelay) \
    $(UNISIM__odelaye2__odelaye2_v) \
    $(UNISIM__odelaye2) \
    $(UNISIM__oddr2__oddr2_v) \
    $(UNISIM__oddr2) \
    $(UNISIM__oddr__oddr_v) \
    $(UNISIM__oddr) \
    $(UNISIM__obuftds_ulvds_25__obuftds_ulvds_25_v) \
    $(UNISIM__obuftds_ulvds_25) \
    $(UNISIM__obuftds_lvpecl_33__obuftds_lvpecl_33_v) \
    $(UNISIM__obuftds_lvpecl_33) \
    $(UNISIM__obuftds_lvpecl_25__obuftds_lvpecl_25_v) \
    $(UNISIM__obuftds_lvpecl_25) \
    $(UNISIM__obuftds_lvdsext_33__obuftds_lvdsext_33_v) \
    $(UNISIM__obuftds_lvdsext_33) \
    $(UNISIM__obuftds_lvdsext_25__obuftds_lvdsext_25_v) \
    $(UNISIM__obuftds_lvdsext_25) \
    $(UNISIM__obuftds_lvds_33__obuftds_lvds_33_v) \
    $(UNISIM__obuftds_lvds_33) \
    $(UNISIM__obuftds_lvds_25__obuftds_lvds_25_v) \
    $(UNISIM__obuftds_lvds_25) \
    $(UNISIM__obuftds_ldt_25__obuftds_ldt_25_v) \
    $(UNISIM__obuftds_ldt_25) \
    $(UNISIM__obuftds_blvds_25__obuftds_blvds_25_v) \
    $(UNISIM__obuftds_blvds_25) \
    $(UNISIM__obuftds__obuftds_v) \
    $(UNISIM__obuftds) \
    $(UNISIM__obuft_sstl3_ii_dci__obuft_sstl3_ii_dci_v) \
    $(UNISIM__obuft_sstl3_ii_dci) \
    $(UNISIM__obuft_sstl3_ii__obuft_sstl3_ii_v) \
    $(UNISIM__obuft_sstl3_ii) \
    $(UNISIM__obuft_sstl3_i_dci__obuft_sstl3_i_dci_v) \
    $(UNISIM__obuft_sstl3_i_dci) \
    $(UNISIM__obuft_sstl3_i__obuft_sstl3_i_v) \
    $(UNISIM__obuft_sstl3_i) \
    $(UNISIM__obuft_sstl2_ii_dci__obuft_sstl2_ii_dci_v) \
    $(UNISIM__obuft_sstl2_ii_dci) \
    $(UNISIM__obuft_sstl2_ii__obuft_sstl2_ii_v) \
    $(UNISIM__obuft_sstl2_ii) \
    $(UNISIM__obuft_sstl2_i_dci__obuft_sstl2_i_dci_v) \
    $(UNISIM__obuft_sstl2_i_dci) \
    $(UNISIM__obuft_sstl2_i__obuft_sstl2_i_v) \
    $(UNISIM__obuft_sstl2_i) \
    $(UNISIM__obuft_sstl18_ii_dci__obuft_sstl18_ii_dci_v) \
    $(UNISIM__obuft_sstl18_ii_dci) \
    $(UNISIM__obuft_sstl18_ii__obuft_sstl18_ii_v) \
    $(UNISIM__obuft_sstl18_ii) \
    $(UNISIM__obuft_sstl18_i_dci__obuft_sstl18_i_dci_v) \
    $(UNISIM__obuft_sstl18_i_dci) \
    $(UNISIM__obuft_sstl18_i__obuft_sstl18_i_v) \
    $(UNISIM__obuft_sstl18_i) \
    $(UNISIM__obuft_s_8__obuft_s_8_v) \
    $(UNISIM__obuft_s_8) \
    $(UNISIM__obuft_s_6__obuft_s_6_v) \
    $(UNISIM__obuft_s_6) \
    $(UNISIM__obuft_s_4__obuft_s_4_v) \
    $(UNISIM__obuft_s_4) \
    $(UNISIM__obuft_s_24__obuft_s_24_v) \
    $(UNISIM__obuft_s_24) \
    $(UNISIM__obuft_s_2__obuft_s_2_v) \
    $(UNISIM__obuft_s_2) \
    $(UNISIM__obuft_s_16__obuft_s_16_v) \
    $(UNISIM__obuft_s_16) \
    $(UNISIM__obuft_s_12__obuft_s_12_v) \
    $(UNISIM__obuft_s_12) \
    $(UNISIM__obuft_pcix66_3__obuft_pcix66_3_v) \
    $(UNISIM__obuft_pcix66_3) \
    $(UNISIM__obuft_pcix__obuft_pcix_v) \
    $(UNISIM__obuft_pcix) \
    $(UNISIM__obuft_pci66_3__obuft_pci66_3_v) \
    $(UNISIM__obuft_pci66_3) \
    $(UNISIM__obuft_pci33_5__obuft_pci33_5_v) \
    $(UNISIM__obuft_pci33_5) \
    $(UNISIM__obuft_pci33_3__obuft_pci33_3_v) \
    $(UNISIM__obuft_pci33_3) \
    $(UNISIM__obuft_lvttl_s_8__obuft_lvttl_s_8_v) \
    $(UNISIM__obuft_lvttl_s_8) \
    $(UNISIM__obuft_lvttl_s_6__obuft_lvttl_s_6_v) \
    $(UNISIM__obuft_lvttl_s_6) \
    $(UNISIM__obuft_lvttl_s_4__obuft_lvttl_s_4_v) \
    $(UNISIM__obuft_lvttl_s_4) \
    $(UNISIM__obuft_lvttl_s_24__obuft_lvttl_s_24_v) \
    $(UNISIM__obuft_lvttl_s_24) \
    $(UNISIM__obuft_lvttl_s_2__obuft_lvttl_s_2_v) \
    $(UNISIM__obuft_lvttl_s_2) \
    $(UNISIM__obuft_lvttl_s_16__obuft_lvttl_s_16_v) \
    $(UNISIM__obuft_lvttl_s_16) \
    $(UNISIM__obuft_lvttl_s_12__obuft_lvttl_s_12_v) \
    $(UNISIM__obuft_lvttl_s_12) \
    $(UNISIM__obuft_lvttl_f_8__obuft_lvttl_f_8_v) \
    $(UNISIM__obuft_lvttl_f_8) \
    $(UNISIM__obuft_lvttl_f_6__obuft_lvttl_f_6_v) \
    $(UNISIM__obuft_lvttl_f_6) \
    $(UNISIM__obuft_lvttl_f_4__obuft_lvttl_f_4_v) \
    $(UNISIM__obuft_lvttl_f_4) \
    $(UNISIM__obuft_lvttl_f_24__obuft_lvttl_f_24_v) \
    $(UNISIM__obuft_lvttl_f_24) \
    $(UNISIM__obuft_lvttl_f_2__obuft_lvttl_f_2_v) \
    $(UNISIM__obuft_lvttl_f_2) \
    $(UNISIM__obuft_lvttl_f_16__obuft_lvttl_f_16_v) \
    $(UNISIM__obuft_lvttl_f_16) \
    $(UNISIM__obuft_lvttl_f_12__obuft_lvttl_f_12_v) \
    $(UNISIM__obuft_lvttl_f_12) \
    $(UNISIM__obuft_lvttl__obuft_lvttl_v) \
    $(UNISIM__obuft_lvttl) \
    $(UNISIM__obuft_lvpecl__obuft_lvpecl_v) \
    $(UNISIM__obuft_lvpecl) \
    $(UNISIM__obuft_lvds__obuft_lvds_v) \
    $(UNISIM__obuft_lvds) \
    $(UNISIM__obuft_lvdci_dv2_33__obuft_lvdci_dv2_33_v) \
    $(UNISIM__obuft_lvdci_dv2_33) \
    $(UNISIM__obuft_lvdci_dv2_25__obuft_lvdci_dv2_25_v) \
    $(UNISIM__obuft_lvdci_dv2_25) \
    $(UNISIM__obuft_lvdci_dv2_18__obuft_lvdci_dv2_18_v) \
    $(UNISIM__obuft_lvdci_dv2_18) \
    $(UNISIM__obuft_lvdci_dv2_15__obuft_lvdci_dv2_15_v) \
    $(UNISIM__obuft_lvdci_dv2_15) \
    $(UNISIM__obuft_lvdci_33__obuft_lvdci_33_v) \
    $(UNISIM__obuft_lvdci_33) \
    $(UNISIM__obuft_lvdci_25__obuft_lvdci_25_v) \
    $(UNISIM__obuft_lvdci_25) \
    $(UNISIM__obuft_lvdci_18__obuft_lvdci_18_v) \
    $(UNISIM__obuft_lvdci_18) \
    $(UNISIM__obuft_lvdci_15__obuft_lvdci_15_v) \
    $(UNISIM__obuft_lvdci_15) \
    $(UNISIM__obuft_lvcmos33_s_8__obuft_lvcmos33_s_8_v) \
    $(UNISIM__obuft_lvcmos33_s_8) \
    $(UNISIM__obuft_lvcmos33_s_6__obuft_lvcmos33_s_6_v) \
    $(UNISIM__obuft_lvcmos33_s_6) \
    $(UNISIM__obuft_lvcmos33_s_4__obuft_lvcmos33_s_4_v) \
    $(UNISIM__obuft_lvcmos33_s_4) \
    $(UNISIM__obuft_lvcmos33_s_24__obuft_lvcmos33_s_24_v) \
    $(UNISIM__obuft_lvcmos33_s_24) \
    $(UNISIM__obuft_lvcmos33_s_2__obuft_lvcmos33_s_2_v) \
    $(UNISIM__obuft_lvcmos33_s_2) \
    $(UNISIM__obuft_lvcmos33_s_16__obuft_lvcmos33_s_16_v) \
    $(UNISIM__obuft_lvcmos33_s_16) \
    $(UNISIM__obuft_lvcmos33_s_12__obuft_lvcmos33_s_12_v) \
    $(UNISIM__obuft_lvcmos33_s_12) \
    $(UNISIM__obuft_lvcmos33_f_8__obuft_lvcmos33_f_8_v) \
    $(UNISIM__obuft_lvcmos33_f_8) \
    $(UNISIM__obuft_lvcmos33_f_6__obuft_lvcmos33_f_6_v) \
    $(UNISIM__obuft_lvcmos33_f_6) \
    $(UNISIM__obuft_lvcmos33_f_4__obuft_lvcmos33_f_4_v) \
    $(UNISIM__obuft_lvcmos33_f_4) \
    $(UNISIM__obuft_lvcmos33_f_24__obuft_lvcmos33_f_24_v) \
    $(UNISIM__obuft_lvcmos33_f_24) \
    $(UNISIM__obuft_lvcmos33_f_2__obuft_lvcmos33_f_2_v) \
    $(UNISIM__obuft_lvcmos33_f_2) \
    $(UNISIM__obuft_lvcmos33_f_16__obuft_lvcmos33_f_16_v) \
    $(UNISIM__obuft_lvcmos33_f_16) \
    $(UNISIM__obuft_lvcmos33_f_12__obuft_lvcmos33_f_12_v) \
    $(UNISIM__obuft_lvcmos33_f_12) \
    $(UNISIM__obuft_lvcmos33__obuft_lvcmos33_v) \
    $(UNISIM__obuft_lvcmos33) \
    $(UNISIM__obuft_lvcmos25_s_8__obuft_lvcmos25_s_8_v) \
    $(UNISIM__obuft_lvcmos25_s_8) \
    $(UNISIM__obuft_lvcmos25_s_6__obuft_lvcmos25_s_6_v) \
    $(UNISIM__obuft_lvcmos25_s_6) \
    $(UNISIM__obuft_lvcmos25_s_4__obuft_lvcmos25_s_4_v) \
    $(UNISIM__obuft_lvcmos25_s_4) \
    $(UNISIM__obuft_lvcmos25_s_24__obuft_lvcmos25_s_24_v) \
    $(UNISIM__obuft_lvcmos25_s_24) \
    $(UNISIM__obuft_lvcmos25_s_2__obuft_lvcmos25_s_2_v) \
    $(UNISIM__obuft_lvcmos25_s_2) \
    $(UNISIM__obuft_lvcmos25_s_16__obuft_lvcmos25_s_16_v) \
    $(UNISIM__obuft_lvcmos25_s_16) \
    $(UNISIM__obuft_lvcmos25_s_12__obuft_lvcmos25_s_12_v) \
    $(UNISIM__obuft_lvcmos25_s_12) \
    $(UNISIM__obuft_lvcmos25_f_8__obuft_lvcmos25_f_8_v) \
    $(UNISIM__obuft_lvcmos25_f_8) \
    $(UNISIM__obuft_lvcmos25_f_6__obuft_lvcmos25_f_6_v) \
    $(UNISIM__obuft_lvcmos25_f_6) \
    $(UNISIM__obuft_lvcmos25_f_4__obuft_lvcmos25_f_4_v) \
    $(UNISIM__obuft_lvcmos25_f_4) \
    $(UNISIM__obuft_lvcmos25_f_24__obuft_lvcmos25_f_24_v) \
    $(UNISIM__obuft_lvcmos25_f_24) \
    $(UNISIM__obuft_lvcmos25_f_2__obuft_lvcmos25_f_2_v) \
    $(UNISIM__obuft_lvcmos25_f_2) \
    $(UNISIM__obuft_lvcmos25_f_16__obuft_lvcmos25_f_16_v) \
    $(UNISIM__obuft_lvcmos25_f_16) \
    $(UNISIM__obuft_lvcmos25_f_12__obuft_lvcmos25_f_12_v) \
    $(UNISIM__obuft_lvcmos25_f_12) \
    $(UNISIM__obuft_lvcmos25__obuft_lvcmos25_v) \
    $(UNISIM__obuft_lvcmos25) \
    $(UNISIM__obuft_lvcmos2__obuft_lvcmos2_v) \
    $(UNISIM__obuft_lvcmos2) \
    $(UNISIM__obuft_lvcmos18_s_8__obuft_lvcmos18_s_8_v) \
    $(UNISIM__obuft_lvcmos18_s_8) \
    $(UNISIM__obuft_lvcmos18_s_6__obuft_lvcmos18_s_6_v) \
    $(UNISIM__obuft_lvcmos18_s_6) \
    $(UNISIM__obuft_lvcmos18_s_4__obuft_lvcmos18_s_4_v) \
    $(UNISIM__obuft_lvcmos18_s_4) \
    $(UNISIM__obuft_lvcmos18_s_2__obuft_lvcmos18_s_2_v) \
    $(UNISIM__obuft_lvcmos18_s_2) \
    $(UNISIM__obuft_lvcmos18_s_16__obuft_lvcmos18_s_16_v) \
    $(UNISIM__obuft_lvcmos18_s_16) \
    $(UNISIM__obuft_lvcmos18_s_12__obuft_lvcmos18_s_12_v) \
    $(UNISIM__obuft_lvcmos18_s_12) \
    $(UNISIM__obuft_lvcmos18_f_8__obuft_lvcmos18_f_8_v) \
    $(UNISIM__obuft_lvcmos18_f_8) \
    $(UNISIM__obuft_lvcmos18_f_6__obuft_lvcmos18_f_6_v) \
    $(UNISIM__obuft_lvcmos18_f_6) \
    $(UNISIM__obuft_lvcmos18_f_4__obuft_lvcmos18_f_4_v) \
    $(UNISIM__obuft_lvcmos18_f_4) \
    $(UNISIM__obuft_lvcmos18_f_2__obuft_lvcmos18_f_2_v) \
    $(UNISIM__obuft_lvcmos18_f_2) \
    $(UNISIM__obuft_lvcmos18_f_16__obuft_lvcmos18_f_16_v) \
    $(UNISIM__obuft_lvcmos18_f_16) \
    $(UNISIM__obuft_lvcmos18_f_12__obuft_lvcmos18_f_12_v) \
    $(UNISIM__obuft_lvcmos18_f_12) \
    $(UNISIM__obuft_lvcmos18__obuft_lvcmos18_v) \
    $(UNISIM__obuft_lvcmos18) \
    $(UNISIM__obuft_lvcmos15_s_8__obuft_lvcmos15_s_8_v) \
    $(UNISIM__obuft_lvcmos15_s_8) \
    $(UNISIM__obuft_lvcmos15_s_6__obuft_lvcmos15_s_6_v) \
    $(UNISIM__obuft_lvcmos15_s_6) \
    $(UNISIM__obuft_lvcmos15_s_4__obuft_lvcmos15_s_4_v) \
    $(UNISIM__obuft_lvcmos15_s_4) \
    $(UNISIM__obuft_lvcmos15_s_2__obuft_lvcmos15_s_2_v) \
    $(UNISIM__obuft_lvcmos15_s_2) \
    $(UNISIM__obuft_lvcmos15_s_16__obuft_lvcmos15_s_16_v) \
    $(UNISIM__obuft_lvcmos15_s_16) \
    $(UNISIM__obuft_lvcmos15_s_12__obuft_lvcmos15_s_12_v) \
    $(UNISIM__obuft_lvcmos15_s_12) \
    $(UNISIM__obuft_lvcmos15_f_8__obuft_lvcmos15_f_8_v) \
    $(UNISIM__obuft_lvcmos15_f_8) \
    $(UNISIM__obuft_lvcmos15_f_6__obuft_lvcmos15_f_6_v) \
    $(UNISIM__obuft_lvcmos15_f_6) \
    $(UNISIM__obuft_lvcmos15_f_4__obuft_lvcmos15_f_4_v) \
    $(UNISIM__obuft_lvcmos15_f_4) \
    $(UNISIM__obuft_lvcmos15_f_2__obuft_lvcmos15_f_2_v) \
    $(UNISIM__obuft_lvcmos15_f_2) \
    $(UNISIM__obuft_lvcmos15_f_16__obuft_lvcmos15_f_16_v) \
    $(UNISIM__obuft_lvcmos15_f_16) \
    $(UNISIM__obuft_lvcmos15_f_12__obuft_lvcmos15_f_12_v) \
    $(UNISIM__obuft_lvcmos15_f_12) \
    $(UNISIM__obuft_lvcmos15__obuft_lvcmos15_v) \
    $(UNISIM__obuft_lvcmos15) \
    $(UNISIM__obuft_lvcmos12_s_8__obuft_lvcmos12_s_8_v) \
    $(UNISIM__obuft_lvcmos12_s_8) \
    $(UNISIM__obuft_lvcmos12_s_6__obuft_lvcmos12_s_6_v) \
    $(UNISIM__obuft_lvcmos12_s_6) \
    $(UNISIM__obuft_lvcmos12_s_4__obuft_lvcmos12_s_4_v) \
    $(UNISIM__obuft_lvcmos12_s_4) \
    $(UNISIM__obuft_lvcmos12_s_2__obuft_lvcmos12_s_2_v) \
    $(UNISIM__obuft_lvcmos12_s_2) \
    $(UNISIM__obuft_lvcmos12_f_8__obuft_lvcmos12_f_8_v) \
    $(UNISIM__obuft_lvcmos12_f_8) \
    $(UNISIM__obuft_lvcmos12_f_6__obuft_lvcmos12_f_6_v) \
    $(UNISIM__obuft_lvcmos12_f_6) \
    $(UNISIM__obuft_lvcmos12_f_4__obuft_lvcmos12_f_4_v) \
    $(UNISIM__obuft_lvcmos12_f_4) \
    $(UNISIM__obuft_lvcmos12_f_2__obuft_lvcmos12_f_2_v) \
    $(UNISIM__obuft_lvcmos12_f_2) \
    $(UNISIM__obuft_lvcmos12__obuft_lvcmos12_v) \
    $(UNISIM__obuft_lvcmos12) \
    $(UNISIM__obuft_hstl_iv_dci_18__obuft_hstl_iv_dci_18_v) \
    $(UNISIM__obuft_hstl_iv_dci_18) \
    $(UNISIM__obuft_hstl_iv_dci__obuft_hstl_iv_dci_v) \
    $(UNISIM__obuft_hstl_iv_dci) \
    $(UNISIM__obuft_hstl_iv_18__obuft_hstl_iv_18_v) \
    $(UNISIM__obuft_hstl_iv_18) \
    $(UNISIM__obuft_hstl_iv__obuft_hstl_iv_v) \
    $(UNISIM__obuft_hstl_iv) \
    $(UNISIM__obuft_hstl_iii_dci_18__obuft_hstl_iii_dci_18_v) \
    $(UNISIM__obuft_hstl_iii_dci_18) \
    $(UNISIM__obuft_hstl_iii_dci__obuft_hstl_iii_dci_v) \
    $(UNISIM__obuft_hstl_iii_dci) \
    $(UNISIM__obuft_hstl_iii_18__obuft_hstl_iii_18_v) \
    $(UNISIM__obuft_hstl_iii_18) \
    $(UNISIM__obuft_hstl_iii__obuft_hstl_iii_v) \
    $(UNISIM__obuft_hstl_iii) \
    $(UNISIM__obuft_hstl_ii_dci_18__obuft_hstl_ii_dci_18_v) \
    $(UNISIM__obuft_hstl_ii_dci_18) \
    $(UNISIM__obuft_hstl_ii_dci__obuft_hstl_ii_dci_v) \
    $(UNISIM__obuft_hstl_ii_dci) \
    $(UNISIM__obuft_hstl_ii_18__obuft_hstl_ii_18_v) \
    $(UNISIM__obuft_hstl_ii_18) \
    $(UNISIM__obuft_hstl_ii__obuft_hstl_ii_v) \
    $(UNISIM__obuft_hstl_ii) \
    $(UNISIM__obuft_hstl_i_dci_18__obuft_hstl_i_dci_18_v) \
    $(UNISIM__obuft_hstl_i_dci_18) \
    $(UNISIM__obuft_hstl_i_dci__obuft_hstl_i_dci_v) \
    $(UNISIM__obuft_hstl_i_dci) \
    $(UNISIM__obuft_hstl_i_18__obuft_hstl_i_18_v) \
    $(UNISIM__obuft_hstl_i_18) \
    $(UNISIM__obuft_hstl_i__obuft_hstl_i_v) \
    $(UNISIM__obuft_hstl_i) \
    $(UNISIM__obuft_gtlp_dci__obuft_gtlp_dci_v) \
    $(UNISIM__obuft_gtlp_dci) \
    $(UNISIM__obuft_gtlp__obuft_gtlp_v) \
    $(UNISIM__obuft_gtlp) \
    $(UNISIM__obuft_gtl_dci__obuft_gtl_dci_v) \
    $(UNISIM__obuft_gtl_dci) \
    $(UNISIM__obuft_gtl__obuft_gtl_v) \
    $(UNISIM__obuft_gtl) \
    $(UNISIM__obuft_f_8__obuft_f_8_v) \
    $(UNISIM__obuft_f_8) \
    $(UNISIM__obuft_f_6__obuft_f_6_v) \
    $(UNISIM__obuft_f_6) \
    $(UNISIM__obuft_f_4__obuft_f_4_v) \
    $(UNISIM__obuft_f_4) \
    $(UNISIM__obuft_f_24__obuft_f_24_v) \
    $(UNISIM__obuft_f_24) \
    $(UNISIM__obuft_f_2__obuft_f_2_v) \
    $(UNISIM__obuft_f_2) \
    $(UNISIM__obuft_f_16__obuft_f_16_v) \
    $(UNISIM__obuft_f_16) \
    $(UNISIM__obuft_f_12__obuft_f_12_v) \
    $(UNISIM__obuft_f_12) \
    $(UNISIM__obuft_ctt__obuft_ctt_v) \
    $(UNISIM__obuft_ctt) \
    $(UNISIM__obuft_agp__obuft_agp_v) \
    $(UNISIM__obuft_agp) \
    $(UNISIM__obuft__obuft_v) \
    $(UNISIM__obuft__beh) \
    $(UNISIM__obuft) \
    $(UNISIM__obufe__obufe_v) \
    $(UNISIM__obufe) \
    $(UNISIM__obufds_ulvds_25__obufds_ulvds_25_v) \
    $(UNISIM__obufds_ulvds_25) \
    $(UNISIM__obufds_lvpecl_33__obufds_lvpecl_33_v) \
    $(UNISIM__obufds_lvpecl_33) \
    $(UNISIM__obufds_lvpecl_25__obufds_lvpecl_25_v) \
    $(UNISIM__obufds_lvpecl_25) \
    $(UNISIM__obufds_lvdsext_33__obufds_lvdsext_33_v) \
    $(UNISIM__obufds_lvdsext_33) \
    $(UNISIM__obufds_lvdsext_25__obufds_lvdsext_25_v) \
    $(UNISIM__obufds_lvdsext_25) \
    $(UNISIM__obufds_lvds_33__obufds_lvds_33_v) \
    $(UNISIM__obufds_lvds_33__beh) \
    $(UNISIM__obufds_lvds_33) \
    $(UNISIM__obufds_lvds_25__obufds_lvds_25_v) \
    $(UNISIM__obufds_lvds_25__beh) \
    $(UNISIM__obufds_lvds_25) \
    $(UNISIM__obufds_ldt_25__obufds_ldt_25_v) \
    $(UNISIM__obufds_ldt_25) \
    $(UNISIM__obufds_blvds_25__obufds_blvds_25_v) \
    $(UNISIM__obufds_blvds_25) \
    $(UNISIM__obufds__obufds_v) \
    $(UNISIM__obufds__beh) \
    $(UNISIM__obufds) \
    $(UNISIM__obuf_sstl3_ii_dci__obuf_sstl3_ii_dci_v) \
    $(UNISIM__obuf_sstl3_ii_dci) \
    $(UNISIM__obuf_sstl3_ii__obuf_sstl3_ii_v) \
    $(UNISIM__obuf_sstl3_ii) \
    $(UNISIM__obuf_sstl3_i_dci__obuf_sstl3_i_dci_v) \
    $(UNISIM__obuf_sstl3_i_dci) \
    $(UNISIM__obuf_sstl3_i__obuf_sstl3_i_v) \
    $(UNISIM__obuf_sstl3_i) \
    $(UNISIM__obuf_sstl2_ii_dci__obuf_sstl2_ii_dci_v) \
    $(UNISIM__obuf_sstl2_ii_dci) \
    $(UNISIM__obuf_sstl2_ii__obuf_sstl2_ii_v) \
    $(UNISIM__obuf_sstl2_ii) \
    $(UNISIM__obuf_sstl2_i_dci__obuf_sstl2_i_dci_v) \
    $(UNISIM__obuf_sstl2_i_dci) \
    $(UNISIM__obuf_sstl2_i__obuf_sstl2_i_v) \
    $(UNISIM__obuf_sstl2_i) \
    $(UNISIM__obuf_sstl18_ii_dci__obuf_sstl18_ii_dci_v) \
    $(UNISIM__obuf_sstl18_ii_dci) \
    $(UNISIM__obuf_sstl18_ii__obuf_sstl18_ii_v) \
    $(UNISIM__obuf_sstl18_ii) \
    $(UNISIM__obuf_sstl18_i_dci__obuf_sstl18_i_dci_v) \
    $(UNISIM__obuf_sstl18_i_dci) \
    $(UNISIM__obuf_sstl18_i__obuf_sstl18_i_v) \
    $(UNISIM__obuf_sstl18_i) \
    $(UNISIM__obuf_s_8__obuf_s_8_v) \
    $(UNISIM__obuf_s_8) \
    $(UNISIM__obuf_s_6__obuf_s_6_v) \
    $(UNISIM__obuf_s_6) \
    $(UNISIM__obuf_s_4__obuf_s_4_v) \
    $(UNISIM__obuf_s_4) \
    $(UNISIM__obuf_s_24__obuf_s_24_v) \
    $(UNISIM__obuf_s_24) \
    $(UNISIM__obuf_s_2__obuf_s_2_v) \
    $(UNISIM__obuf_s_2) \
    $(UNISIM__obuf_s_16__obuf_s_16_v) \
    $(UNISIM__obuf_s_16) \
    $(UNISIM__obuf_s_12__obuf_s_12_v) \
    $(UNISIM__obuf_s_12) \
    $(UNISIM__obuf_pcix66_3__obuf_pcix66_3_v) \
    $(UNISIM__obuf_pcix66_3) \
    $(UNISIM__obuf_pcix__obuf_pcix_v) \
    $(UNISIM__obuf_pcix) \
    $(UNISIM__obuf_pci66_3__obuf_pci66_3_v) \
    $(UNISIM__obuf_pci66_3) \
    $(UNISIM__obuf_pci33_5__obuf_pci33_5_v) \
    $(UNISIM__obuf_pci33_5) \
    $(UNISIM__obuf_pci33_3__obuf_pci33_3_v) \
    $(UNISIM__obuf_pci33_3) \
    $(UNISIM__obuf_lvttl_s_8__obuf_lvttl_s_8_v) \
    $(UNISIM__obuf_lvttl_s_8) \
    $(UNISIM__obuf_lvttl_s_6__obuf_lvttl_s_6_v) \
    $(UNISIM__obuf_lvttl_s_6) \
    $(UNISIM__obuf_lvttl_s_4__obuf_lvttl_s_4_v) \
    $(UNISIM__obuf_lvttl_s_4) \
    $(UNISIM__obuf_lvttl_s_24__obuf_lvttl_s_24_v) \
    $(UNISIM__obuf_lvttl_s_24) \
    $(UNISIM__obuf_lvttl_s_2__obuf_lvttl_s_2_v) \
    $(UNISIM__obuf_lvttl_s_2) \
    $(UNISIM__obuf_lvttl_s_16__obuf_lvttl_s_16_v) \
    $(UNISIM__obuf_lvttl_s_16) \
    $(UNISIM__obuf_lvttl_s_12__obuf_lvttl_s_12_v) \
    $(UNISIM__obuf_lvttl_s_12) \
    $(UNISIM__obuf_lvttl_f_8__obuf_lvttl_f_8_v) \
    $(UNISIM__obuf_lvttl_f_8) \
    $(UNISIM__obuf_lvttl_f_6__obuf_lvttl_f_6_v) \
    $(UNISIM__obuf_lvttl_f_6) \
    $(UNISIM__obuf_lvttl_f_4__obuf_lvttl_f_4_v) \
    $(UNISIM__obuf_lvttl_f_4) \
    $(UNISIM__obuf_lvttl_f_24__obuf_lvttl_f_24_v) \
    $(UNISIM__obuf_lvttl_f_24) \
    $(UNISIM__obuf_lvttl_f_2__obuf_lvttl_f_2_v) \
    $(UNISIM__obuf_lvttl_f_2) \
    $(UNISIM__obuf_lvttl_f_16__obuf_lvttl_f_16_v) \
    $(UNISIM__obuf_lvttl_f_16) \
    $(UNISIM__obuf_lvttl_f_12__obuf_lvttl_f_12_v) \
    $(UNISIM__obuf_lvttl_f_12) \
    $(UNISIM__obuf_lvttl__obuf_lvttl_v) \
    $(UNISIM__obuf_lvttl) \
    $(UNISIM__obuf_lvpecl__obuf_lvpecl_v) \
    $(UNISIM__obuf_lvpecl) \
    $(UNISIM__obuf_lvds__obuf_lvds_v) \
    $(UNISIM__obuf_lvds) \
    $(UNISIM__obuf_lvdci_dv2_33__obuf_lvdci_dv2_33_v) \
    $(UNISIM__obuf_lvdci_dv2_33) \
    $(UNISIM__obuf_lvdci_dv2_25__obuf_lvdci_dv2_25_v) \
    $(UNISIM__obuf_lvdci_dv2_25) \
    $(UNISIM__obuf_lvdci_dv2_18__obuf_lvdci_dv2_18_v) \
    $(UNISIM__obuf_lvdci_dv2_18) \
    $(UNISIM__obuf_lvdci_dv2_15__obuf_lvdci_dv2_15_v) \
    $(UNISIM__obuf_lvdci_dv2_15) \
    $(UNISIM__obuf_lvdci_33__obuf_lvdci_33_v) \
    $(UNISIM__obuf_lvdci_33) \
    $(UNISIM__obuf_lvdci_25__obuf_lvdci_25_v) \
    $(UNISIM__obuf_lvdci_25) \
    $(UNISIM__obuf_lvdci_18__obuf_lvdci_18_v) \
    $(UNISIM__obuf_lvdci_18) \
    $(UNISIM__obuf_lvdci_15__obuf_lvdci_15_v) \
    $(UNISIM__obuf_lvdci_15) \
    $(UNISIM__obuf_lvcmos33_s_8__obuf_lvcmos33_s_8_v) \
    $(UNISIM__obuf_lvcmos33_s_8) \
    $(UNISIM__obuf_lvcmos33_s_6__obuf_lvcmos33_s_6_v) \
    $(UNISIM__obuf_lvcmos33_s_6) \
    $(UNISIM__obuf_lvcmos33_s_4__obuf_lvcmos33_s_4_v) \
    $(UNISIM__obuf_lvcmos33_s_4) \
    $(UNISIM__obuf_lvcmos33_s_24__obuf_lvcmos33_s_24_v) \
    $(UNISIM__obuf_lvcmos33_s_24) \
    $(UNISIM__obuf_lvcmos33_s_2__obuf_lvcmos33_s_2_v) \
    $(UNISIM__obuf_lvcmos33_s_2) \
    $(UNISIM__obuf_lvcmos33_s_16__obuf_lvcmos33_s_16_v) \
    $(UNISIM__obuf_lvcmos33_s_16) \
    $(UNISIM__obuf_lvcmos33_s_12__obuf_lvcmos33_s_12_v) \
    $(UNISIM__obuf_lvcmos33_s_12) \
    $(UNISIM__obuf_lvcmos33_f_8__obuf_lvcmos33_f_8_v) \
    $(UNISIM__obuf_lvcmos33_f_8) \
    $(UNISIM__obuf_lvcmos33_f_6__obuf_lvcmos33_f_6_v) \
    $(UNISIM__obuf_lvcmos33_f_6) \
    $(UNISIM__obuf_lvcmos33_f_4__obuf_lvcmos33_f_4_v) \
    $(UNISIM__obuf_lvcmos33_f_4) \
    $(UNISIM__obuf_lvcmos33_f_24__obuf_lvcmos33_f_24_v) \
    $(UNISIM__obuf_lvcmos33_f_24) \
    $(UNISIM__obuf_lvcmos33_f_2__obuf_lvcmos33_f_2_v) \
    $(UNISIM__obuf_lvcmos33_f_2) \
    $(UNISIM__obuf_lvcmos33_f_16__obuf_lvcmos33_f_16_v) \
    $(UNISIM__obuf_lvcmos33_f_16) \
    $(UNISIM__obuf_lvcmos33_f_12__obuf_lvcmos33_f_12_v) \
    $(UNISIM__obuf_lvcmos33_f_12) \
    $(UNISIM__obuf_lvcmos33__obuf_lvcmos33_v) \
    $(UNISIM__obuf_lvcmos33) \
    $(UNISIM__obuf_lvcmos25_s_8__obuf_lvcmos25_s_8_v) \
    $(UNISIM__obuf_lvcmos25_s_8) \
    $(UNISIM__obuf_lvcmos25_s_6__obuf_lvcmos25_s_6_v) \
    $(UNISIM__obuf_lvcmos25_s_6) \
    $(UNISIM__obuf_lvcmos25_s_4__obuf_lvcmos25_s_4_v) \
    $(UNISIM__obuf_lvcmos25_s_4) \
    $(UNISIM__obuf_lvcmos25_s_24__obuf_lvcmos25_s_24_v) \
    $(UNISIM__obuf_lvcmos25_s_24) \
    $(UNISIM__obuf_lvcmos25_s_2__obuf_lvcmos25_s_2_v) \
    $(UNISIM__obuf_lvcmos25_s_2) \
    $(UNISIM__obuf_lvcmos25_s_16__obuf_lvcmos25_s_16_v) \
    $(UNISIM__obuf_lvcmos25_s_16) \
    $(UNISIM__obuf_lvcmos25_s_12__obuf_lvcmos25_s_12_v) \
    $(UNISIM__obuf_lvcmos25_s_12) \
    $(UNISIM__obuf_lvcmos25_f_8__obuf_lvcmos25_f_8_v) \
    $(UNISIM__obuf_lvcmos25_f_8) \
    $(UNISIM__obuf_lvcmos25_f_6__obuf_lvcmos25_f_6_v) \
    $(UNISIM__obuf_lvcmos25_f_6) \
    $(UNISIM__obuf_lvcmos25_f_4__obuf_lvcmos25_f_4_v) \
    $(UNISIM__obuf_lvcmos25_f_4) \
    $(UNISIM__obuf_lvcmos25_f_24__obuf_lvcmos25_f_24_v) \
    $(UNISIM__obuf_lvcmos25_f_24) \
    $(UNISIM__obuf_lvcmos25_f_2__obuf_lvcmos25_f_2_v) \
    $(UNISIM__obuf_lvcmos25_f_2) \
    $(UNISIM__obuf_lvcmos25_f_16__obuf_lvcmos25_f_16_v) \
    $(UNISIM__obuf_lvcmos25_f_16) \
    $(UNISIM__obuf_lvcmos25_f_12__obuf_lvcmos25_f_12_v) \
    $(UNISIM__obuf_lvcmos25_f_12) \
    $(UNISIM__obuf_lvcmos25__obuf_lvcmos25_v) \
    $(UNISIM__obuf_lvcmos25) \
    $(UNISIM__obuf_lvcmos2__obuf_lvcmos2_v) \
    $(UNISIM__obuf_lvcmos2) \
    $(UNISIM__obuf_lvcmos18_s_8__obuf_lvcmos18_s_8_v) \
    $(UNISIM__obuf_lvcmos18_s_8) \
    $(UNISIM__obuf_lvcmos18_s_6__obuf_lvcmos18_s_6_v) \
    $(UNISIM__obuf_lvcmos18_s_6) \
    $(UNISIM__obuf_lvcmos18_s_4__obuf_lvcmos18_s_4_v) \
    $(UNISIM__obuf_lvcmos18_s_4) \
    $(UNISIM__obuf_lvcmos18_s_2__obuf_lvcmos18_s_2_v) \
    $(UNISIM__obuf_lvcmos18_s_2) \
    $(UNISIM__obuf_lvcmos18_s_16__obuf_lvcmos18_s_16_v) \
    $(UNISIM__obuf_lvcmos18_s_16) \
    $(UNISIM__obuf_lvcmos18_s_12__obuf_lvcmos18_s_12_v) \
    $(UNISIM__obuf_lvcmos18_s_12) \
    $(UNISIM__obuf_lvcmos18_f_8__obuf_lvcmos18_f_8_v) \
    $(UNISIM__obuf_lvcmos18_f_8) \
    $(UNISIM__obuf_lvcmos18_f_6__obuf_lvcmos18_f_6_v) \
    $(UNISIM__obuf_lvcmos18_f_6) \
    $(UNISIM__obuf_lvcmos18_f_4__obuf_lvcmos18_f_4_v) \
    $(UNISIM__obuf_lvcmos18_f_4) \
    $(UNISIM__obuf_lvcmos18_f_2__obuf_lvcmos18_f_2_v) \
    $(UNISIM__obuf_lvcmos18_f_2) \
    $(UNISIM__obuf_lvcmos18_f_16__obuf_lvcmos18_f_16_v) \
    $(UNISIM__obuf_lvcmos18_f_16) \
    $(UNISIM__obuf_lvcmos18_f_12__obuf_lvcmos18_f_12_v) \
    $(UNISIM__obuf_lvcmos18_f_12) \
    $(UNISIM__obuf_lvcmos18__obuf_lvcmos18_v) \
    $(UNISIM__obuf_lvcmos18) \
    $(UNISIM__obuf_lvcmos15_s_8__obuf_lvcmos15_s_8_v) \
    $(UNISIM__obuf_lvcmos15_s_8) \
    $(UNISIM__obuf_lvcmos15_s_6__obuf_lvcmos15_s_6_v) \
    $(UNISIM__obuf_lvcmos15_s_6) \
    $(UNISIM__obuf_lvcmos15_s_4__obuf_lvcmos15_s_4_v) \
    $(UNISIM__obuf_lvcmos15_s_4) \
    $(UNISIM__obuf_lvcmos15_s_2__obuf_lvcmos15_s_2_v) \
    $(UNISIM__obuf_lvcmos15_s_2) \
    $(UNISIM__obuf_lvcmos15_s_16__obuf_lvcmos15_s_16_v) \
    $(UNISIM__obuf_lvcmos15_s_16) \
    $(UNISIM__obuf_lvcmos15_s_12__obuf_lvcmos15_s_12_v) \
    $(UNISIM__obuf_lvcmos15_s_12) \
    $(UNISIM__obuf_lvcmos15_f_8__obuf_lvcmos15_f_8_v) \
    $(UNISIM__obuf_lvcmos15_f_8) \
    $(UNISIM__obuf_lvcmos15_f_6__obuf_lvcmos15_f_6_v) \
    $(UNISIM__obuf_lvcmos15_f_6) \
    $(UNISIM__obuf_lvcmos15_f_4__obuf_lvcmos15_f_4_v) \
    $(UNISIM__obuf_lvcmos15_f_4) \
    $(UNISIM__obuf_lvcmos15_f_2__obuf_lvcmos15_f_2_v) \
    $(UNISIM__obuf_lvcmos15_f_2) \
    $(UNISIM__obuf_lvcmos15_f_16__obuf_lvcmos15_f_16_v) \
    $(UNISIM__obuf_lvcmos15_f_16) \
    $(UNISIM__obuf_lvcmos15_f_12__obuf_lvcmos15_f_12_v) \
    $(UNISIM__obuf_lvcmos15_f_12) \
    $(UNISIM__obuf_lvcmos15__obuf_lvcmos15_v) \
    $(UNISIM__obuf_lvcmos15) \
    $(UNISIM__obuf_lvcmos12_s_8__obuf_lvcmos12_s_8_v) \
    $(UNISIM__obuf_lvcmos12_s_8) \
    $(UNISIM__obuf_lvcmos12_s_6__obuf_lvcmos12_s_6_v) \
    $(UNISIM__obuf_lvcmos12_s_6) \
    $(UNISIM__obuf_lvcmos12_s_4__obuf_lvcmos12_s_4_v) \
    $(UNISIM__obuf_lvcmos12_s_4) \
    $(UNISIM__obuf_lvcmos12_s_2__obuf_lvcmos12_s_2_v) \
    $(UNISIM__obuf_lvcmos12_s_2) \
    $(UNISIM__obuf_lvcmos12_f_8__obuf_lvcmos12_f_8_v) \
    $(UNISIM__obuf_lvcmos12_f_8) \
    $(UNISIM__obuf_lvcmos12_f_6__obuf_lvcmos12_f_6_v) \
    $(UNISIM__obuf_lvcmos12_f_6) \
    $(UNISIM__obuf_lvcmos12_f_4__obuf_lvcmos12_f_4_v) \
    $(UNISIM__obuf_lvcmos12_f_4) \
    $(UNISIM__obuf_lvcmos12_f_2__obuf_lvcmos12_f_2_v) \
    $(UNISIM__obuf_lvcmos12_f_2) \
    $(UNISIM__obuf_lvcmos12__obuf_lvcmos12_v) \
    $(UNISIM__obuf_lvcmos12) \
    $(UNISIM__obuf_hstl_iv_dci_18__obuf_hstl_iv_dci_18_v) \
    $(UNISIM__obuf_hstl_iv_dci_18) \
    $(UNISIM__obuf_hstl_iv_dci__obuf_hstl_iv_dci_v) \
    $(UNISIM__obuf_hstl_iv_dci) \
    $(UNISIM__obuf_hstl_iv_18__obuf_hstl_iv_18_v) \
    $(UNISIM__obuf_hstl_iv_18) \
    $(UNISIM__obuf_hstl_iv__obuf_hstl_iv_v) \
    $(UNISIM__obuf_hstl_iv) \
    $(UNISIM__obuf_hstl_iii_dci_18__obuf_hstl_iii_dci_18_v) \
    $(UNISIM__obuf_hstl_iii_dci_18) \
    $(UNISIM__obuf_hstl_iii_dci__obuf_hstl_iii_dci_v) \
    $(UNISIM__obuf_hstl_iii_dci) \
    $(UNISIM__obuf_hstl_iii_18__obuf_hstl_iii_18_v) \
    $(UNISIM__obuf_hstl_iii_18) \
    $(UNISIM__obuf_hstl_iii__obuf_hstl_iii_v) \
    $(UNISIM__obuf_hstl_iii) \
    $(UNISIM__obuf_hstl_ii_dci_18__obuf_hstl_ii_dci_18_v) \
    $(UNISIM__obuf_hstl_ii_dci_18) \
    $(UNISIM__obuf_hstl_ii_dci__obuf_hstl_ii_dci_v) \
    $(UNISIM__obuf_hstl_ii_dci) \
    $(UNISIM__obuf_hstl_ii_18__obuf_hstl_ii_18_v) \
    $(UNISIM__obuf_hstl_ii_18) \
    $(UNISIM__obuf_hstl_ii__obuf_hstl_ii_v) \
    $(UNISIM__obuf_hstl_ii) \
    $(UNISIM__obuf_hstl_i_dci_18__obuf_hstl_i_dci_18_v) \
    $(UNISIM__obuf_hstl_i_dci_18) \
    $(UNISIM__obuf_hstl_i_dci__obuf_hstl_i_dci_v) \
    $(UNISIM__obuf_hstl_i_dci) \
    $(UNISIM__obuf_hstl_i_18__obuf_hstl_i_18_v) \
    $(UNISIM__obuf_hstl_i_18) \
    $(UNISIM__obuf_hstl_i__obuf_hstl_i_v) \
    $(UNISIM__obuf_hstl_i) \
    $(UNISIM__obuf_gtlp_dci__obuf_gtlp_dci_v) \
    $(UNISIM__obuf_gtlp_dci) \
    $(UNISIM__obuf_gtlp__obuf_gtlp_v) \
    $(UNISIM__obuf_gtlp) \
    $(UNISIM__obuf_gtl_dci__obuf_gtl_dci_v) \
    $(UNISIM__obuf_gtl_dci) \
    $(UNISIM__obuf_gtl__obuf_gtl_v) \
    $(UNISIM__obuf_gtl) \
    $(UNISIM__obuf_f_8__obuf_f_8_v) \
    $(UNISIM__obuf_f_8) \
    $(UNISIM__obuf_f_6__obuf_f_6_v) \
    $(UNISIM__obuf_f_6) \
    $(UNISIM__obuf_f_4__obuf_f_4_v) \
    $(UNISIM__obuf_f_4) \
    $(UNISIM__obuf_f_24__obuf_f_24_v) \
    $(UNISIM__obuf_f_24) \
    $(UNISIM__obuf_f_2__obuf_f_2_v) \
    $(UNISIM__obuf_f_2) \
    $(UNISIM__obuf_f_16__obuf_f_16_v) \
    $(UNISIM__obuf_f_16) \
    $(UNISIM__obuf_f_12__obuf_f_12_v) \
    $(UNISIM__obuf_f_12) \
    $(UNISIM__obuf_ctt__obuf_ctt_v) \
    $(UNISIM__obuf_ctt) \
    $(UNISIM__obuf_agp__obuf_agp_v) \
    $(UNISIM__obuf_agp) \
    $(UNISIM__obuf__obuf_v) \
    $(UNISIM__obuf__beh) \
    $(UNISIM__obuf) \
    $(UNISIM__nor5b5__nor5b5_v) \
    $(UNISIM__nor5b5) \
    $(UNISIM__nor5b4__nor5b4_v) \
    $(UNISIM__nor5b4) \
    $(UNISIM__nor5b3__nor5b3_v) \
    $(UNISIM__nor5b3) \
    $(UNISIM__nor5b2__nor5b2_v) \
    $(UNISIM__nor5b2) \
    $(UNISIM__nor5b1__nor5b1_v) \
    $(UNISIM__nor5b1) \
    $(UNISIM__nor5__nor5_v) \
    $(UNISIM__nor5) \
    $(UNISIM__nor4b4__nor4b4_v) \
    $(UNISIM__nor4b4) \
    $(UNISIM__nor4b3__nor4b3_v) \
    $(UNISIM__nor4b3) \
    $(UNISIM__nor4b2__nor4b2_v) \
    $(UNISIM__nor4b2) \
    $(UNISIM__nor4b1__nor4b1_v) \
    $(UNISIM__nor4b1) \
    $(UNISIM__nor4__nor4_v) \
    $(UNISIM__nor4) \
    $(UNISIM__nor3b3__nor3b3_v) \
    $(UNISIM__nor3b3) \
    $(UNISIM__nor3b2__nor3b2_v) \
    $(UNISIM__nor3b2) \
    $(UNISIM__nor3b1__nor3b1_v) \
    $(UNISIM__nor3b1) \
    $(UNISIM__nor3__nor3_v) \
    $(UNISIM__nor3) \
    $(UNISIM__nor2b2__nor2b2_v) \
    $(UNISIM__nor2b2) \
    $(UNISIM__nor2b1__nor2b1_v) \
    $(UNISIM__nor2b1) \
    $(UNISIM__nor2__nor2_v) \
    $(UNISIM__nor2) \
    $(UNISIM__nand5b5__nand5b5_v) \
    $(UNISIM__nand5b5) \
    $(UNISIM__nand5b4__nand5b4_v) \
    $(UNISIM__nand5b4) \
    $(UNISIM__nand5b3__nand5b3_v) \
    $(UNISIM__nand5b3) \
    $(UNISIM__nand5b2__nand5b2_v) \
    $(UNISIM__nand5b2) \
    $(UNISIM__nand5b1__nand5b1_v) \
    $(UNISIM__nand5b1) \
    $(UNISIM__nand5__nand5_v) \
    $(UNISIM__nand5) \
    $(UNISIM__nand4b4__nand4b4_v) \
    $(UNISIM__nand4b4) \
    $(UNISIM__nand4b3__nand4b3_v) \
    $(UNISIM__nand4b3) \
    $(UNISIM__nand4b2__nand4b2_v) \
    $(UNISIM__nand4b2) \
    $(UNISIM__nand4b1__nand4b1_v) \
    $(UNISIM__nand4b1) \
    $(UNISIM__nand4__nand4_v) \
    $(UNISIM__nand4) \
    $(UNISIM__nand3b3__nand3b3_v) \
    $(UNISIM__nand3b3) \
    $(UNISIM__nand3b2__nand3b2_v) \
    $(UNISIM__nand3b2) \
    $(UNISIM__nand3b1__nand3b1_v) \
    $(UNISIM__nand3b1) \
    $(UNISIM__nand3__nand3_v) \
    $(UNISIM__nand3) \
    $(UNISIM__nand2b2__nand2b2_v) \
    $(UNISIM__nand2b2) \
    $(UNISIM__nand2b1__nand2b1_v) \
    $(UNISIM__nand2b1) \
    $(UNISIM__nand2__nand2_v) \
    $(UNISIM__nand2) \
    $(UNISIM__muxf8_l__muxf8_l_v) \
    $(UNISIM__muxf8_l) \
    $(UNISIM__muxf8_d__muxf8_d_v) \
    $(UNISIM__muxf8_d) \
    $(UNISIM__muxf8__muxf8_v) \
    $(UNISIM__muxf8) \
    $(UNISIM__muxf7_l__muxf7_l_v) \
    $(UNISIM__muxf7_l) \
    $(UNISIM__muxf7_d__muxf7_d_v) \
    $(UNISIM__muxf7_d) \
    $(UNISIM__muxf7__muxf7_v) \
    $(UNISIM__muxf7) \
    $(UNISIM__muxf6_l__muxf6_l_v) \
    $(UNISIM__muxf6_l) \
    $(UNISIM__muxf6_d__muxf6_d_v) \
    $(UNISIM__muxf6_d) \
    $(UNISIM__muxf6__muxf6_v) \
    $(UNISIM__muxf6) \
    $(UNISIM__muxf5_l__muxf5_l_v) \
    $(UNISIM__muxf5_l) \
    $(UNISIM__muxf5_d__muxf5_d_v) \
    $(UNISIM__muxf5_d) \
    $(UNISIM__muxf5__muxf5_v) \
    $(UNISIM__muxf5) \
    $(UNISIM__muxcy_l__muxcy_l_v) \
    $(UNISIM__muxcy_l) \
    $(UNISIM__muxcy_d__muxcy_d_v) \
    $(UNISIM__muxcy_d) \
    $(UNISIM__muxcy__muxcy_v) \
    $(UNISIM__muxcy) \
    $(UNISIM__mult_and__mult_and_v) \
    $(UNISIM__mult_and) \
    $(UNISIM__mult18x18sio__mult18x18sio_v) \
    $(UNISIM__mult18x18sio) \
    $(UNISIM__mult18x18s__mult18x18s_v) \
    $(UNISIM__mult18x18s) \
    $(UNISIM__mult18x18__mult18x18_v) \
    $(UNISIM__mult18x18) \
    $(UNISIM__mmcme2_base__mmcme2_base_v) \
    $(UNISIM__mmcme2_base) \
    $(UNISIM__mmcme2_adv__mmcme2_adv_v) \
    $(UNISIM__mmcme2_adv) \
    $(UNISIM__mmcm_base__mmcm_base_v) \
    $(UNISIM__mmcm_base) \
    $(UNISIM__mmcm_adv__mmcm_adv_v) \
    $(UNISIM__mmcm_adv) \
    $(UNISIM__min_off__min_off_v) \
    $(UNISIM__min_off) \
    $(UNISIM__merge__merge_v) \
    $(UNISIM__merge) \
    $(UNISIM__mcb__mcb_v) \
    $(UNISIM__mcb) \
    $(UNISIM__lut6_l__lut6_l_v) \
    $(UNISIM__lut6_l) \
    $(UNISIM__lut6_d__lut6_d_v) \
    $(UNISIM__lut6_d) \
    $(UNISIM__lut6_2__lut6_2_v) \
    $(UNISIM__lut6_2) \
    $(UNISIM__lut6__lut6_v) \
    $(UNISIM__lut6) \
    $(UNISIM__lut5_l__lut5_l_v) \
    $(UNISIM__lut5_l) \
    $(UNISIM__lut5_d__lut5_d_v) \
    $(UNISIM__lut5_d) \
    $(UNISIM__lut5__lut5_v) \
    $(UNISIM__lut5) \
    $(UNISIM__lut4_l__lut4_l_v) \
    $(UNISIM__lut4_l) \
    $(UNISIM__lut4_d__lut4_d_v) \
    $(UNISIM__lut4_d) \
    $(UNISIM__lut4__lut4_v) \
    $(UNISIM__lut4) \
    $(UNISIM__lut3_l__lut3_l_v) \
    $(UNISIM__lut3_l) \
    $(UNISIM__lut3_d__lut3_d_v) \
    $(UNISIM__lut3_d) \
    $(UNISIM__lut3__lut3_v) \
    $(UNISIM__lut3) \
    $(UNISIM__lut2_l__lut2_l_v) \
    $(UNISIM__lut2_l) \
    $(UNISIM__lut2_d__lut2_d_v) \
    $(UNISIM__lut2_d) \
    $(UNISIM__lut2__lut2_v) \
    $(UNISIM__lut2) \
    $(UNISIM__lut1_l__lut1_l_v) \
    $(UNISIM__lut1_l) \
    $(UNISIM__lut1_d__lut1_d_v) \
    $(UNISIM__lut1_d) \
    $(UNISIM__lut1__lut1_v) \
    $(UNISIM__lut1) \
    $(UNISIM__ldpe_1__ldpe_1_v) \
    $(UNISIM__ldpe_1) \
    $(UNISIM__ldpe__ldpe_v) \
    $(UNISIM__ldpe) \
    $(UNISIM__ldp_1__ldp_1_v) \
    $(UNISIM__ldp_1) \
    $(UNISIM__ldp__ldp_v) \
    $(UNISIM__ldp) \
    $(UNISIM__ldg__ldg_v) \
    $(UNISIM__ldg) \
    $(UNISIM__lde_1__lde_1_v) \
    $(UNISIM__lde_1) \
    $(UNISIM__lde__lde_v) \
    $(UNISIM__lde) \
    $(UNISIM__ldcpe_1__ldcpe_1_v) \
    $(UNISIM__ldcpe_1) \
    $(UNISIM__ldcpe__ldcpe_v) \
    $(UNISIM__ldcpe) \
    $(UNISIM__ldcp_1__ldcp_1_v) \
    $(UNISIM__ldcp_1) \
    $(UNISIM__ldcp__ldcp_v) \
    $(UNISIM__ldcp) \
    $(UNISIM__ldce_1__ldce_1_v) \
    $(UNISIM__ldce_1) \
    $(UNISIM__ldce__ldce_v) \
    $(UNISIM__ldce) \
    $(UNISIM__ldc_1__ldc_1_v) \
    $(UNISIM__ldc_1) \
    $(UNISIM__ldc__ldc_v) \
    $(UNISIM__ldc) \
    $(UNISIM__ld_1__ld_1_v) \
    $(UNISIM__ld_1) \
    $(UNISIM__ld__ld_v) \
    $(UNISIM__ld) \
    $(UNISIM__key_clear__key_clear_v) \
    $(UNISIM__key_clear) \
    $(UNISIM__keeper__keeper_v) \
    $(UNISIM__keeper) \
    $(UNISIM__keep__keep_v) \
    $(UNISIM__keep) \
    $(UNISIM__jtagppc440__jtagppc440_v) \
    $(UNISIM__jtagppc440) \
    $(UNISIM__jtagppc__jtagppc_v) \
    $(UNISIM__jtagppc) \
    $(UNISIM__jtag_sime2_submod__jtag_sime2_submod_v) \
    $(UNISIM__jtag_sime2_submod) \
    $(UNISIM__jtag_sime2__jtag_sime2_v) \
    $(UNISIM__jtag_sime2) \
    $(UNISIM__jtag_sim_virtex6__jtag_sim_virtex6_v) \
    $(UNISIM__jtag_sim_virtex6) \
    $(UNISIM__jtag_sim_virtex5_submod__jtag_sim_virtex5_submod_v) \
    $(UNISIM__jtag_sim_virtex5_submod) \
    $(UNISIM__jtag_sim_virtex5__jtag_sim_virtex5_v) \
    $(UNISIM__jtag_sim_virtex5) \
    $(UNISIM__jtag_sim_virtex4_submod__jtag_sim_virtex4_submod_v) \
    $(UNISIM__jtag_sim_virtex4_submod) \
    $(UNISIM__jtag_sim_virtex4__jtag_sim_virtex4_v) \
    $(UNISIM__jtag_sim_virtex4) \
    $(UNISIM__jtag_sim_spartan6__jtag_sim_spartan6_v) \
    $(UNISIM__jtag_sim_spartan6) \
    $(UNISIM__jtag_sim_spartan3a__jtag_sim_spartan3a_v) \
    $(UNISIM__jtag_sim_spartan3a) \
    $(UNISIM__iserdese2__iserdese2_v) \
    $(UNISIM__iserdese2) \
    $(UNISIM__iserdese1__iserdese1_v) \
    $(UNISIM__iserdese1) \
    $(UNISIM__iserdes_nodelay__iserdes_nodelay_v) \
    $(UNISIM__iserdes_nodelay) \
    $(UNISIM__iserdes2__iserdes2_v) \
    $(UNISIM__iserdes2) \
    $(UNISIM__iserdes__iserdes_v) \
    $(UNISIM__iserdes) \
    $(UNISIM__iot__iot_v) \
    $(UNISIM__iot) \
    $(UNISIM__ioout__ioout_v) \
    $(UNISIM__ioout) \
    $(UNISIM__iodrp2_mcb__iodrp2_mcb_v) \
    $(UNISIM__iodrp2_mcb) \
    $(UNISIM__iodrp2__iodrp2_v) \
    $(UNISIM__iodrp2) \
    $(UNISIM__iodlyctrl_npre_oserdese1_vhd__iodlyctrl_npre_oserdese1_vhd_v) \
    $(UNISIM__iodlyctrl_npre_oserdese1_vhd) \
    $(UNISIM__iodelaye1__iodelaye1_v) \
    $(UNISIM__iodelaye1) \
    $(UNISIM__iodelay2__iodelay2_v) \
    $(UNISIM__iodelay2) \
    $(UNISIM__iodelay__iodelay_v) \
    $(UNISIM__iodelay) \
    $(UNISIM__iobufe__iobufe_v) \
    $(UNISIM__iobufe) \
    $(UNISIM__iobufds_intermdisable__iobufds_intermdisable_v) \
    $(UNISIM__iobufds_intermdisable) \
    $(UNISIM__iobufds_diff_out_intermdisable__iobufds_diff_out_intermdisable_v) \
    $(UNISIM__iobufds_diff_out_intermdisable) \
    $(UNISIM__iobufds_diff_out_dcien__iobufds_diff_out_dcien_v) \
    $(UNISIM__iobufds_diff_out_dcien) \
    $(UNISIM__iobufds_diff_out__iobufds_diff_out_v) \
    $(UNISIM__iobufds_diff_out) \
    $(UNISIM__iobufds_dcien__iobufds_dcien_v) \
    $(UNISIM__iobufds_dcien) \
    $(UNISIM__iobufds_blvds_25__iobufds_blvds_25_v) \
    $(UNISIM__iobufds_blvds_25) \
    $(UNISIM__iobufds__iobufds_v) \
    $(UNISIM__iobufds__beh) \
    $(UNISIM__iobufds) \
    $(UNISIM__iobuf_sstl3_ii_dci__iobuf_sstl3_ii_dci_v) \
    $(UNISIM__iobuf_sstl3_ii_dci) \
    $(UNISIM__iobuf_sstl3_ii__iobuf_sstl3_ii_v) \
    $(UNISIM__iobuf_sstl3_ii) \
    $(UNISIM__iobuf_sstl3_i__iobuf_sstl3_i_v) \
    $(UNISIM__iobuf_sstl3_i) \
    $(UNISIM__iobuf_sstl2_ii_dci__iobuf_sstl2_ii_dci_v) \
    $(UNISIM__iobuf_sstl2_ii_dci) \
    $(UNISIM__iobuf_sstl2_ii__iobuf_sstl2_ii_v) \
    $(UNISIM__iobuf_sstl2_ii) \
    $(UNISIM__iobuf_sstl2_i__iobuf_sstl2_i_v) \
    $(UNISIM__iobuf_sstl2_i) \
    $(UNISIM__iobuf_sstl18_ii_dci__iobuf_sstl18_ii_dci_v) \
    $(UNISIM__iobuf_sstl18_ii_dci) \
    $(UNISIM__iobuf_sstl18_ii__iobuf_sstl18_ii_v) \
    $(UNISIM__iobuf_sstl18_ii) \
    $(UNISIM__iobuf_sstl18_i__iobuf_sstl18_i_v) \
    $(UNISIM__iobuf_sstl18_i) \
    $(UNISIM__iobuf_s_8__iobuf_s_8_v) \
    $(UNISIM__iobuf_s_8) \
    $(UNISIM__iobuf_s_6__iobuf_s_6_v) \
    $(UNISIM__iobuf_s_6) \
    $(UNISIM__iobuf_s_4__iobuf_s_4_v) \
    $(UNISIM__iobuf_s_4) \
    $(UNISIM__iobuf_s_24__iobuf_s_24_v) \
    $(UNISIM__iobuf_s_24) \
    $(UNISIM__iobuf_s_2__iobuf_s_2_v) \
    $(UNISIM__iobuf_s_2) \
    $(UNISIM__iobuf_s_16__iobuf_s_16_v) \
    $(UNISIM__iobuf_s_16) \
    $(UNISIM__iobuf_s_12__iobuf_s_12_v) \
    $(UNISIM__iobuf_s_12) \
    $(UNISIM__iobuf_pcix66_3__iobuf_pcix66_3_v) \
    $(UNISIM__iobuf_pcix66_3) \
    $(UNISIM__iobuf_pcix__iobuf_pcix_v) \
    $(UNISIM__iobuf_pcix) \
    $(UNISIM__iobuf_pci66_3__iobuf_pci66_3_v) \
    $(UNISIM__iobuf_pci66_3) \
    $(UNISIM__iobuf_pci33_5__iobuf_pci33_5_v) \
    $(UNISIM__iobuf_pci33_5) \
    $(UNISIM__iobuf_pci33_3__iobuf_pci33_3_v) \
    $(UNISIM__iobuf_pci33_3) \
    $(UNISIM__iobuf_lvttl_s_8__iobuf_lvttl_s_8_v) \
    $(UNISIM__iobuf_lvttl_s_8) \
    $(UNISIM__iobuf_lvttl_s_6__iobuf_lvttl_s_6_v) \
    $(UNISIM__iobuf_lvttl_s_6) \
    $(UNISIM__iobuf_lvttl_s_4__iobuf_lvttl_s_4_v) \
    $(UNISIM__iobuf_lvttl_s_4) \
    $(UNISIM__iobuf_lvttl_s_24__iobuf_lvttl_s_24_v) \
    $(UNISIM__iobuf_lvttl_s_24) \
    $(UNISIM__iobuf_lvttl_s_2__iobuf_lvttl_s_2_v) \
    $(UNISIM__iobuf_lvttl_s_2) \
    $(UNISIM__iobuf_lvttl_s_16__iobuf_lvttl_s_16_v) \
    $(UNISIM__iobuf_lvttl_s_16) \
    $(UNISIM__iobuf_lvttl_s_12__iobuf_lvttl_s_12_v) \
    $(UNISIM__iobuf_lvttl_s_12) \
    $(UNISIM__iobuf_lvttl_f_8__iobuf_lvttl_f_8_v) \
    $(UNISIM__iobuf_lvttl_f_8) \
    $(UNISIM__iobuf_lvttl_f_6__iobuf_lvttl_f_6_v) \
    $(UNISIM__iobuf_lvttl_f_6) \
    $(UNISIM__iobuf_lvttl_f_4__iobuf_lvttl_f_4_v) \
    $(UNISIM__iobuf_lvttl_f_4) \
    $(UNISIM__iobuf_lvttl_f_24__iobuf_lvttl_f_24_v) \
    $(UNISIM__iobuf_lvttl_f_24) \
    $(UNISIM__iobuf_lvttl_f_2__iobuf_lvttl_f_2_v) \
    $(UNISIM__iobuf_lvttl_f_2) \
    $(UNISIM__iobuf_lvttl_f_16__iobuf_lvttl_f_16_v) \
    $(UNISIM__iobuf_lvttl_f_16) \
    $(UNISIM__iobuf_lvttl_f_12__iobuf_lvttl_f_12_v) \
    $(UNISIM__iobuf_lvttl_f_12) \
    $(UNISIM__iobuf_lvttl__iobuf_lvttl_v) \
    $(UNISIM__iobuf_lvttl) \
    $(UNISIM__iobuf_lvpecl__iobuf_lvpecl_v) \
    $(UNISIM__iobuf_lvpecl) \
    $(UNISIM__iobuf_lvds__iobuf_lvds_v) \
    $(UNISIM__iobuf_lvds) \
    $(UNISIM__iobuf_lvdci_dv2_33__iobuf_lvdci_dv2_33_v) \
    $(UNISIM__iobuf_lvdci_dv2_33) \
    $(UNISIM__iobuf_lvdci_dv2_25__iobuf_lvdci_dv2_25_v) \
    $(UNISIM__iobuf_lvdci_dv2_25) \
    $(UNISIM__iobuf_lvdci_dv2_18__iobuf_lvdci_dv2_18_v) \
    $(UNISIM__iobuf_lvdci_dv2_18) \
    $(UNISIM__iobuf_lvdci_dv2_15__iobuf_lvdci_dv2_15_v) \
    $(UNISIM__iobuf_lvdci_dv2_15) \
    $(UNISIM__iobuf_lvdci_33__iobuf_lvdci_33_v) \
    $(UNISIM__iobuf_lvdci_33) \
    $(UNISIM__iobuf_lvdci_25__iobuf_lvdci_25_v) \
    $(UNISIM__iobuf_lvdci_25) \
    $(UNISIM__iobuf_lvdci_18__iobuf_lvdci_18_v) \
    $(UNISIM__iobuf_lvdci_18) \
    $(UNISIM__iobuf_lvdci_15__iobuf_lvdci_15_v) \
    $(UNISIM__iobuf_lvdci_15) \
    $(UNISIM__iobuf_lvcmos33_s_8__iobuf_lvcmos33_s_8_v) \
    $(UNISIM__iobuf_lvcmos33_s_8) \
    $(UNISIM__iobuf_lvcmos33_s_6__iobuf_lvcmos33_s_6_v) \
    $(UNISIM__iobuf_lvcmos33_s_6) \
    $(UNISIM__iobuf_lvcmos33_s_4__iobuf_lvcmos33_s_4_v) \
    $(UNISIM__iobuf_lvcmos33_s_4) \
    $(UNISIM__iobuf_lvcmos33_s_24__iobuf_lvcmos33_s_24_v) \
    $(UNISIM__iobuf_lvcmos33_s_24) \
    $(UNISIM__iobuf_lvcmos33_s_2__iobuf_lvcmos33_s_2_v) \
    $(UNISIM__iobuf_lvcmos33_s_2) \
    $(UNISIM__iobuf_lvcmos33_s_16__iobuf_lvcmos33_s_16_v) \
    $(UNISIM__iobuf_lvcmos33_s_16) \
    $(UNISIM__iobuf_lvcmos33_s_12__iobuf_lvcmos33_s_12_v) \
    $(UNISIM__iobuf_lvcmos33_s_12) \
    $(UNISIM__iobuf_lvcmos33_f_8__iobuf_lvcmos33_f_8_v) \
    $(UNISIM__iobuf_lvcmos33_f_8) \
    $(UNISIM__iobuf_lvcmos33_f_6__iobuf_lvcmos33_f_6_v) \
    $(UNISIM__iobuf_lvcmos33_f_6) \
    $(UNISIM__iobuf_lvcmos33_f_4__iobuf_lvcmos33_f_4_v) \
    $(UNISIM__iobuf_lvcmos33_f_4) \
    $(UNISIM__iobuf_lvcmos33_f_24__iobuf_lvcmos33_f_24_v) \
    $(UNISIM__iobuf_lvcmos33_f_24) \
    $(UNISIM__iobuf_lvcmos33_f_2__iobuf_lvcmos33_f_2_v) \
    $(UNISIM__iobuf_lvcmos33_f_2) \
    $(UNISIM__iobuf_lvcmos33_f_16__iobuf_lvcmos33_f_16_v) \
    $(UNISIM__iobuf_lvcmos33_f_16) \
    $(UNISIM__iobuf_lvcmos33_f_12__iobuf_lvcmos33_f_12_v) \
    $(UNISIM__iobuf_lvcmos33_f_12) \
    $(UNISIM__iobuf_lvcmos33__iobuf_lvcmos33_v) \
    $(UNISIM__iobuf_lvcmos33) \
    $(UNISIM__iobuf_lvcmos25_s_8__iobuf_lvcmos25_s_8_v) \
    $(UNISIM__iobuf_lvcmos25_s_8) \
    $(UNISIM__iobuf_lvcmos25_s_6__iobuf_lvcmos25_s_6_v) \
    $(UNISIM__iobuf_lvcmos25_s_6) \
    $(UNISIM__iobuf_lvcmos25_s_4__iobuf_lvcmos25_s_4_v) \
    $(UNISIM__iobuf_lvcmos25_s_4) \
    $(UNISIM__iobuf_lvcmos25_s_24__iobuf_lvcmos25_s_24_v) \
    $(UNISIM__iobuf_lvcmos25_s_24) \
    $(UNISIM__iobuf_lvcmos25_s_2__iobuf_lvcmos25_s_2_v) \
    $(UNISIM__iobuf_lvcmos25_s_2) \
    $(UNISIM__iobuf_lvcmos25_s_16__iobuf_lvcmos25_s_16_v) \
    $(UNISIM__iobuf_lvcmos25_s_16) \
    $(UNISIM__iobuf_lvcmos25_s_12__iobuf_lvcmos25_s_12_v) \
    $(UNISIM__iobuf_lvcmos25_s_12) \
    $(UNISIM__iobuf_lvcmos25_f_8__iobuf_lvcmos25_f_8_v) \
    $(UNISIM__iobuf_lvcmos25_f_8) \
    $(UNISIM__iobuf_lvcmos25_f_6__iobuf_lvcmos25_f_6_v) \
    $(UNISIM__iobuf_lvcmos25_f_6) \
    $(UNISIM__iobuf_lvcmos25_f_4__iobuf_lvcmos25_f_4_v) \
    $(UNISIM__iobuf_lvcmos25_f_4) \
    $(UNISIM__iobuf_lvcmos25_f_24__iobuf_lvcmos25_f_24_v) \
    $(UNISIM__iobuf_lvcmos25_f_24) \
    $(UNISIM__iobuf_lvcmos25_f_2__iobuf_lvcmos25_f_2_v) \
    $(UNISIM__iobuf_lvcmos25_f_2) \
    $(UNISIM__iobuf_lvcmos25_f_16__iobuf_lvcmos25_f_16_v) \
    $(UNISIM__iobuf_lvcmos25_f_16) \
    $(UNISIM__iobuf_lvcmos25_f_12__iobuf_lvcmos25_f_12_v) \
    $(UNISIM__iobuf_lvcmos25_f_12) \
    $(UNISIM__iobuf_lvcmos25__iobuf_lvcmos25_v) \
    $(UNISIM__iobuf_lvcmos25) \
    $(UNISIM__iobuf_lvcmos2__iobuf_lvcmos2_v) \
    $(UNISIM__iobuf_lvcmos2) \
    $(UNISIM__iobuf_lvcmos18_s_8__iobuf_lvcmos18_s_8_v) \
    $(UNISIM__iobuf_lvcmos18_s_8) \
    $(UNISIM__iobuf_lvcmos18_s_6__iobuf_lvcmos18_s_6_v) \
    $(UNISIM__iobuf_lvcmos18_s_6) \
    $(UNISIM__iobuf_lvcmos18_s_4__iobuf_lvcmos18_s_4_v) \
    $(UNISIM__iobuf_lvcmos18_s_4) \
    $(UNISIM__iobuf_lvcmos18_s_2__iobuf_lvcmos18_s_2_v) \
    $(UNISIM__iobuf_lvcmos18_s_2) \
    $(UNISIM__iobuf_lvcmos18_s_16__iobuf_lvcmos18_s_16_v) \
    $(UNISIM__iobuf_lvcmos18_s_16) \
    $(UNISIM__iobuf_lvcmos18_s_12__iobuf_lvcmos18_s_12_v) \
    $(UNISIM__iobuf_lvcmos18_s_12) \
    $(UNISIM__iobuf_lvcmos18_f_8__iobuf_lvcmos18_f_8_v) \
    $(UNISIM__iobuf_lvcmos18_f_8) \
    $(UNISIM__iobuf_lvcmos18_f_6__iobuf_lvcmos18_f_6_v) \
    $(UNISIM__iobuf_lvcmos18_f_6) \
    $(UNISIM__iobuf_lvcmos18_f_4__iobuf_lvcmos18_f_4_v) \
    $(UNISIM__iobuf_lvcmos18_f_4) \
    $(UNISIM__iobuf_lvcmos18_f_2__iobuf_lvcmos18_f_2_v) \
    $(UNISIM__iobuf_lvcmos18_f_2) \
    $(UNISIM__iobuf_lvcmos18_f_16__iobuf_lvcmos18_f_16_v) \
    $(UNISIM__iobuf_lvcmos18_f_16) \
    $(UNISIM__iobuf_lvcmos18_f_12__iobuf_lvcmos18_f_12_v) \
    $(UNISIM__iobuf_lvcmos18_f_12) \
    $(UNISIM__iobuf_lvcmos18__iobuf_lvcmos18_v) \
    $(UNISIM__iobuf_lvcmos18) \
    $(UNISIM__iobuf_lvcmos15_s_8__iobuf_lvcmos15_s_8_v) \
    $(UNISIM__iobuf_lvcmos15_s_8) \
    $(UNISIM__iobuf_lvcmos15_s_6__iobuf_lvcmos15_s_6_v) \
    $(UNISIM__iobuf_lvcmos15_s_6) \
    $(UNISIM__iobuf_lvcmos15_s_4__iobuf_lvcmos15_s_4_v) \
    $(UNISIM__iobuf_lvcmos15_s_4) \
    $(UNISIM__iobuf_lvcmos15_s_2__iobuf_lvcmos15_s_2_v) \
    $(UNISIM__iobuf_lvcmos15_s_2) \
    $(UNISIM__iobuf_lvcmos15_s_16__iobuf_lvcmos15_s_16_v) \
    $(UNISIM__iobuf_lvcmos15_s_16) \
    $(UNISIM__iobuf_lvcmos15_s_12__iobuf_lvcmos15_s_12_v) \
    $(UNISIM__iobuf_lvcmos15_s_12) \
    $(UNISIM__iobuf_lvcmos15_f_8__iobuf_lvcmos15_f_8_v) \
    $(UNISIM__iobuf_lvcmos15_f_8) \
    $(UNISIM__iobuf_lvcmos15_f_6__iobuf_lvcmos15_f_6_v) \
    $(UNISIM__iobuf_lvcmos15_f_6) \
    $(UNISIM__iobuf_lvcmos15_f_4__iobuf_lvcmos15_f_4_v) \
    $(UNISIM__iobuf_lvcmos15_f_4) \
    $(UNISIM__iobuf_lvcmos15_f_2__iobuf_lvcmos15_f_2_v) \
    $(UNISIM__iobuf_lvcmos15_f_2) \
    $(UNISIM__iobuf_lvcmos15_f_16__iobuf_lvcmos15_f_16_v) \
    $(UNISIM__iobuf_lvcmos15_f_16) \
    $(UNISIM__iobuf_lvcmos15_f_12__iobuf_lvcmos15_f_12_v) \
    $(UNISIM__iobuf_lvcmos15_f_12) \
    $(UNISIM__iobuf_lvcmos15__iobuf_lvcmos15_v) \
    $(UNISIM__iobuf_lvcmos15) \
    $(UNISIM__iobuf_lvcmos12_s_8__iobuf_lvcmos12_s_8_v) \
    $(UNISIM__iobuf_lvcmos12_s_8) \
    $(UNISIM__iobuf_lvcmos12_s_6__iobuf_lvcmos12_s_6_v) \
    $(UNISIM__iobuf_lvcmos12_s_6) \
    $(UNISIM__iobuf_lvcmos12_s_4__iobuf_lvcmos12_s_4_v) \
    $(UNISIM__iobuf_lvcmos12_s_4) \
    $(UNISIM__iobuf_lvcmos12_s_2__iobuf_lvcmos12_s_2_v) \
    $(UNISIM__iobuf_lvcmos12_s_2) \
    $(UNISIM__iobuf_lvcmos12_f_8__iobuf_lvcmos12_f_8_v) \
    $(UNISIM__iobuf_lvcmos12_f_8) \
    $(UNISIM__iobuf_lvcmos12_f_6__iobuf_lvcmos12_f_6_v) \
    $(UNISIM__iobuf_lvcmos12_f_6) \
    $(UNISIM__iobuf_lvcmos12_f_4__iobuf_lvcmos12_f_4_v) \
    $(UNISIM__iobuf_lvcmos12_f_4) \
    $(UNISIM__iobuf_lvcmos12_f_2__iobuf_lvcmos12_f_2_v) \
    $(UNISIM__iobuf_lvcmos12_f_2) \
    $(UNISIM__iobuf_lvcmos12__iobuf_lvcmos12_v) \
    $(UNISIM__iobuf_lvcmos12) \
    $(UNISIM__iobuf_intermdisable__iobuf_intermdisable_v) \
    $(UNISIM__iobuf_intermdisable) \
    $(UNISIM__iobuf_hstl_iv_dci_18__iobuf_hstl_iv_dci_18_v) \
    $(UNISIM__iobuf_hstl_iv_dci_18) \
    $(UNISIM__iobuf_hstl_iv_dci__iobuf_hstl_iv_dci_v) \
    $(UNISIM__iobuf_hstl_iv_dci) \
    $(UNISIM__iobuf_hstl_iv_18__iobuf_hstl_iv_18_v) \
    $(UNISIM__iobuf_hstl_iv_18) \
    $(UNISIM__iobuf_hstl_iv__iobuf_hstl_iv_v) \
    $(UNISIM__iobuf_hstl_iv) \
    $(UNISIM__iobuf_hstl_iii_18__iobuf_hstl_iii_18_v) \
    $(UNISIM__iobuf_hstl_iii_18) \
    $(UNISIM__iobuf_hstl_iii__iobuf_hstl_iii_v) \
    $(UNISIM__iobuf_hstl_iii) \
    $(UNISIM__iobuf_hstl_ii_dci_18__iobuf_hstl_ii_dci_18_v) \
    $(UNISIM__iobuf_hstl_ii_dci_18) \
    $(UNISIM__iobuf_hstl_ii_dci__iobuf_hstl_ii_dci_v) \
    $(UNISIM__iobuf_hstl_ii_dci) \
    $(UNISIM__iobuf_hstl_ii_18__iobuf_hstl_ii_18_v) \
    $(UNISIM__iobuf_hstl_ii_18) \
    $(UNISIM__iobuf_hstl_ii__iobuf_hstl_ii_v) \
    $(UNISIM__iobuf_hstl_ii) \
    $(UNISIM__iobuf_hstl_i_18__iobuf_hstl_i_18_v) \
    $(UNISIM__iobuf_hstl_i_18) \
    $(UNISIM__iobuf_hstl_i__iobuf_hstl_i_v) \
    $(UNISIM__iobuf_hstl_i) \
    $(UNISIM__iobuf_gtlp_dci__iobuf_gtlp_dci_v) \
    $(UNISIM__iobuf_gtlp_dci) \
    $(UNISIM__iobuf_gtlp__iobuf_gtlp_v) \
    $(UNISIM__iobuf_gtlp) \
    $(UNISIM__iobuf_gtl_dci__iobuf_gtl_dci_v) \
    $(UNISIM__iobuf_gtl_dci) \
    $(UNISIM__iobuf_gtl__iobuf_gtl_v) \
    $(UNISIM__iobuf_gtl) \
    $(UNISIM__iobuf_f_8__iobuf_f_8_v) \
    $(UNISIM__iobuf_f_8) \
    $(UNISIM__iobuf_f_6__iobuf_f_6_v) \
    $(UNISIM__iobuf_f_6) \
    $(UNISIM__iobuf_f_4__iobuf_f_4_v) \
    $(UNISIM__iobuf_f_4) \
    $(UNISIM__iobuf_f_24__iobuf_f_24_v) \
    $(UNISIM__iobuf_f_24) \
    $(UNISIM__iobuf_f_2__iobuf_f_2_v) \
    $(UNISIM__iobuf_f_2) \
    $(UNISIM__iobuf_f_16__iobuf_f_16_v) \
    $(UNISIM__iobuf_f_16) \
    $(UNISIM__iobuf_f_12__iobuf_f_12_v) \
    $(UNISIM__iobuf_f_12) \
    $(UNISIM__iobuf_dcien__iobuf_dcien_v) \
    $(UNISIM__iobuf_dcien) \
    $(UNISIM__iobuf_ctt__iobuf_ctt_v) \
    $(UNISIM__iobuf_ctt) \
    $(UNISIM__iobuf_agp__iobuf_agp_v) \
    $(UNISIM__iobuf_agp) \
    $(UNISIM__iobuf__iobuf_v) \
    $(UNISIM__iobuf__beh) \
    $(UNISIM__iobuf) \
    $(UNISIM__inv__inv_v) \
    $(UNISIM__inv) \
    $(UNISIM__in_fifo__in_fifo_v) \
    $(UNISIM__in_fifo) \
    $(UNISIM__ild__ild_v) \
    $(UNISIM__ild) \
    $(UNISIM__ifddrrse__ifddrrse_v) \
    $(UNISIM__ifddrrse) \
    $(UNISIM__ifddrcpe__ifddrcpe_v) \
    $(UNISIM__ifddrcpe) \
    $(UNISIM__idelaye2_finedelay__idelaye2_finedelay_v) \
    $(UNISIM__idelaye2_finedelay) \
    $(UNISIM__idelaye2__idelaye2_v) \
    $(UNISIM__idelaye2) \
    $(UNISIM__idelayctrl__idelayctrl_v) \
    $(UNISIM__idelayctrl) \
    $(UNISIM__idelay__idelay_v) \
    $(UNISIM__idelay) \
    $(UNISIM__iddr_2clk__iddr_2clk_v) \
    $(UNISIM__iddr_2clk) \
    $(UNISIM__iddr2__iddr2_v) \
    $(UNISIM__iddr2) \
    $(UNISIM__iddr__iddr_v) \
    $(UNISIM__iddr) \
    $(UNISIM__ice_module_nodelay__ice_module_nodelay_v) \
    $(UNISIM__ice_module_nodelay) \
    $(UNISIM__ice_module__ice_v) \
    $(UNISIM__ice_module) \
    $(UNISIM__ice_iserdese1_vhd__ice_iserdese1_vhd_v) \
    $(UNISIM__ice_iserdese1_vhd) \
    $(UNISIM__icape2__icape2_v) \
    $(UNISIM__icape2) \
    $(UNISIM__icap_virtex6__icap_virtex6_v) \
    $(UNISIM__icap_virtex6) \
    $(UNISIM__icap_virtex5__icap_virtex5_v) \
    $(UNISIM__icap_virtex5) \
    $(UNISIM__icap_virtex4__icap_virtex4_v) \
    $(UNISIM__icap_virtex4) \
    $(UNISIM__icap_spartan6__icap_spartan6_v) \
    $(UNISIM__icap_spartan6) \
    $(UNISIM__icap_spartan3a__icap_spartan3a_v) \
    $(UNISIM__icap_spartan3a) \
    $(UNISIM__ibufgds_ulvds_25__ibufgds_ulvds_25_v) \
    $(UNISIM__ibufgds_ulvds_25) \
    $(UNISIM__ibufgds_lvpecl_33__ibufgds_lvpecl_33_v) \
    $(UNISIM__ibufgds_lvpecl_33) \
    $(UNISIM__ibufgds_lvpecl_25__ibufgds_lvpecl_25_v) \
    $(UNISIM__ibufgds_lvpecl_25) \
    $(UNISIM__ibufgds_lvdsext_33_dci__ibufgds_lvdsext_33_dci_v) \
    $(UNISIM__ibufgds_lvdsext_33_dci) \
    $(UNISIM__ibufgds_lvdsext_33__ibufgds_lvdsext_33_v) \
    $(UNISIM__ibufgds_lvdsext_33) \
    $(UNISIM__ibufgds_lvdsext_25_dci__ibufgds_lvdsext_25_dci_v) \
    $(UNISIM__ibufgds_lvdsext_25_dci) \
    $(UNISIM__ibufgds_lvdsext_25__ibufgds_lvdsext_25_v) \
    $(UNISIM__ibufgds_lvdsext_25) \
    $(UNISIM__ibufgds_lvds_33_dci__ibufgds_lvds_33_dci_v) \
    $(UNISIM__ibufgds_lvds_33_dci) \
    $(UNISIM__ibufgds_lvds_33__ibufgds_lvds_33_v) \
    $(UNISIM__ibufgds_lvds_33__beh) \
    $(UNISIM__ibufgds_lvds_33) \
    $(UNISIM__ibufgds_lvds_25_dci__ibufgds_lvds_25_dci_v) \
    $(UNISIM__ibufgds_lvds_25_dci) \
    $(UNISIM__ibufgds_lvds_25__ibufgds_lvds_25_v) \
    $(UNISIM__ibufgds_lvds_25__beh) \
    $(UNISIM__ibufgds_lvds_25) \
    $(UNISIM__ibufgds_lvds_18__beh) \
    $(UNISIM__ibufgds_lvds_18) \
    $(UNISIM__ibufgds_lvds_15__beh) \
    $(UNISIM__ibufgds_lvds_15) \
    $(UNISIM__ibufgds_ldt_25__ibufgds_ldt_25_v) \
    $(UNISIM__ibufgds_ldt_25) \
    $(UNISIM__ibufgds_diff_out__ibufgds_diff_out_v) \
    $(UNISIM__ibufgds_diff_out) \
    $(UNISIM__ibufgds_blvds_25__ibufgds_blvds_25_v) \
    $(UNISIM__ibufgds_blvds_25) \
    $(UNISIM__ibufgds__ibufgds_v) \
    $(UNISIM__ibufgds__beh) \
    $(UNISIM__ibufgds) \
    $(UNISIM__ibufg_sstl3_ii_dci__ibufg_sstl3_ii_dci_v) \
    $(UNISIM__ibufg_sstl3_ii_dci) \
    $(UNISIM__ibufg_sstl3_ii__ibufg_sstl3_ii_v) \
    $(UNISIM__ibufg_sstl3_ii) \
    $(UNISIM__ibufg_sstl3_i_dci__ibufg_sstl3_i_dci_v) \
    $(UNISIM__ibufg_sstl3_i_dci) \
    $(UNISIM__ibufg_sstl3_i__ibufg_sstl3_i_v) \
    $(UNISIM__ibufg_sstl3_i) \
    $(UNISIM__ibufg_sstl2_ii_dci__ibufg_sstl2_ii_dci_v) \
    $(UNISIM__ibufg_sstl2_ii_dci) \
    $(UNISIM__ibufg_sstl2_ii__ibufg_sstl2_ii_v) \
    $(UNISIM__ibufg_sstl2_ii) \
    $(UNISIM__ibufg_sstl2_i_dci__ibufg_sstl2_i_dci_v) \
    $(UNISIM__ibufg_sstl2_i_dci) \
    $(UNISIM__ibufg_sstl2_i__ibufg_sstl2_i_v) \
    $(UNISIM__ibufg_sstl2_i) \
    $(UNISIM__ibufg_sstl18_ii_dci__ibufg_sstl18_ii_dci_v) \
    $(UNISIM__ibufg_sstl18_ii_dci) \
    $(UNISIM__ibufg_sstl18_ii__ibufg_sstl18_ii_v) \
    $(UNISIM__ibufg_sstl18_ii) \
    $(UNISIM__ibufg_sstl18_i_dci__ibufg_sstl18_i_dci_v) \
    $(UNISIM__ibufg_sstl18_i_dci) \
    $(UNISIM__ibufg_sstl18_i__ibufg_sstl18_i_v) \
    $(UNISIM__ibufg_sstl18_i) \
    $(UNISIM__ibufg_pcix66_3__ibufg_pcix66_3_v) \
    $(UNISIM__ibufg_pcix66_3) \
    $(UNISIM__ibufg_pcix__ibufg_pcix_v) \
    $(UNISIM__ibufg_pcix) \
    $(UNISIM__ibufg_pci66_3__ibufg_pci66_3_v) \
    $(UNISIM__ibufg_pci66_3) \
    $(UNISIM__ibufg_pci33_5__ibufg_pci33_5_v) \
    $(UNISIM__ibufg_pci33_5) \
    $(UNISIM__ibufg_pci33_3__ibufg_pci33_3_v) \
    $(UNISIM__ibufg_pci33_3) \
    $(UNISIM__ibufg_lvttl__ibufg_lvttl_v) \
    $(UNISIM__ibufg_lvttl) \
    $(UNISIM__ibufg_lvpecl__ibufg_lvpecl_v) \
    $(UNISIM__ibufg_lvpecl) \
    $(UNISIM__ibufg_lvds__ibufg_lvds_v) \
    $(UNISIM__ibufg_lvds) \
    $(UNISIM__ibufg_lvdci_dv2_33__ibufg_lvdci_dv2_33_v) \
    $(UNISIM__ibufg_lvdci_dv2_33) \
    $(UNISIM__ibufg_lvdci_dv2_25__ibufg_lvdci_dv2_25_v) \
    $(UNISIM__ibufg_lvdci_dv2_25) \
    $(UNISIM__ibufg_lvdci_dv2_18__ibufg_lvdci_dv2_18_v) \
    $(UNISIM__ibufg_lvdci_dv2_18) \
    $(UNISIM__ibufg_lvdci_dv2_15__ibufg_lvdci_dv2_15_v) \
    $(UNISIM__ibufg_lvdci_dv2_15) \
    $(UNISIM__ibufg_lvdci_33__ibufg_lvdci_33_v) \
    $(UNISIM__ibufg_lvdci_33) \
    $(UNISIM__ibufg_lvdci_25__ibufg_lvdci_25_v) \
    $(UNISIM__ibufg_lvdci_25) \
    $(UNISIM__ibufg_lvdci_18__ibufg_lvdci_18_v) \
    $(UNISIM__ibufg_lvdci_18) \
    $(UNISIM__ibufg_lvdci_15__ibufg_lvdci_15_v) \
    $(UNISIM__ibufg_lvdci_15) \
    $(UNISIM__ibufg_lvcmos33__ibufg_lvcmos33_v) \
    $(UNISIM__ibufg_lvcmos33) \
    $(UNISIM__ibufg_lvcmos25__ibufg_lvcmos25_v) \
    $(UNISIM__ibufg_lvcmos25) \
    $(UNISIM__ibufg_lvcmos2__ibufg_lvcmos2_v) \
    $(UNISIM__ibufg_lvcmos2) \
    $(UNISIM__ibufg_lvcmos18__ibufg_lvcmos18_v) \
    $(UNISIM__ibufg_lvcmos18) \
    $(UNISIM__ibufg_lvcmos15__ibufg_lvcmos15_v) \
    $(UNISIM__ibufg_lvcmos15) \
    $(UNISIM__ibufg_lvcmos12__ibufg_lvcmos12_v) \
    $(UNISIM__ibufg_lvcmos12) \
    $(UNISIM__ibufg_hstl_iv_dci_18__ibufg_hstl_iv_dci_18_v) \
    $(UNISIM__ibufg_hstl_iv_dci_18) \
    $(UNISIM__ibufg_hstl_iv_dci__ibufg_hstl_iv_dci_v) \
    $(UNISIM__ibufg_hstl_iv_dci) \
    $(UNISIM__ibufg_hstl_iv_18__ibufg_hstl_iv_18_v) \
    $(UNISIM__ibufg_hstl_iv_18) \
    $(UNISIM__ibufg_hstl_iv__ibufg_hstl_iv_v) \
    $(UNISIM__ibufg_hstl_iv) \
    $(UNISIM__ibufg_hstl_iii_dci_18__ibufg_hstl_iii_dci_18_v) \
    $(UNISIM__ibufg_hstl_iii_dci_18) \
    $(UNISIM__ibufg_hstl_iii_dci__ibufg_hstl_iii_dci_v) \
    $(UNISIM__ibufg_hstl_iii_dci) \
    $(UNISIM__ibufg_hstl_iii_18__ibufg_hstl_iii_18_v) \
    $(UNISIM__ibufg_hstl_iii_18) \
    $(UNISIM__ibufg_hstl_iii__ibufg_hstl_iii_v) \
    $(UNISIM__ibufg_hstl_iii) \
    $(UNISIM__ibufg_hstl_ii_dci_18__ibufg_hstl_ii_dci_18_v) \
    $(UNISIM__ibufg_hstl_ii_dci_18) \
    $(UNISIM__ibufg_hstl_ii_dci__ibufg_hstl_ii_dci_v) \
    $(UNISIM__ibufg_hstl_ii_dci) \
    $(UNISIM__ibufg_hstl_ii_18__ibufg_hstl_ii_18_v) \
    $(UNISIM__ibufg_hstl_ii_18) \
    $(UNISIM__ibufg_hstl_ii__ibufg_hstl_ii_v) \
    $(UNISIM__ibufg_hstl_ii) \
    $(UNISIM__ibufg_hstl_i_dci_18__ibufg_hstl_i_dci_18_v) \
    $(UNISIM__ibufg_hstl_i_dci_18) \
    $(UNISIM__ibufg_hstl_i_dci__ibufg_hstl_i_dci_v) \
    $(UNISIM__ibufg_hstl_i_dci) \
    $(UNISIM__ibufg_hstl_i_18__ibufg_hstl_i_18_v) \
    $(UNISIM__ibufg_hstl_i_18) \
    $(UNISIM__ibufg_hstl_i__ibufg_hstl_i_v) \
    $(UNISIM__ibufg_hstl_i) \
    $(UNISIM__ibufg_gtlp_dci__ibufg_gtlp_dci_v) \
    $(UNISIM__ibufg_gtlp_dci) \
    $(UNISIM__ibufg_gtlp__ibufg_gtlp_v) \
    $(UNISIM__ibufg_gtlp) \
    $(UNISIM__ibufg_gtl_dci__ibufg_gtl_dci_v) \
    $(UNISIM__ibufg_gtl_dci) \
    $(UNISIM__ibufg_gtl__ibufg_gtl_v) \
    $(UNISIM__ibufg_gtl) \
    $(UNISIM__ibufg_ctt__ibufg_ctt_v) \
    $(UNISIM__ibufg_ctt) \
    $(UNISIM__ibufg_agp__ibufg_agp_v) \
    $(UNISIM__ibufg_agp) \
    $(UNISIM__ibufg__ibufg_v) \
    $(UNISIM__ibufg__beh) \
    $(UNISIM__ibufg) \
    $(UNISIM__ibufds_ulvds_25__ibufds_ulvds_25_v) \
    $(UNISIM__ibufds_ulvds_25) \
    $(UNISIM__ibufds_lvpecl_33__ibufds_lvpecl_33_v) \
    $(UNISIM__ibufds_lvpecl_33) \
    $(UNISIM__ibufds_lvpecl_25__ibufds_lvpecl_25_v) \
    $(UNISIM__ibufds_lvpecl_25) \
    $(UNISIM__ibufds_lvdsext_33_dci__ibufds_lvdsext_33_dci_v) \
    $(UNISIM__ibufds_lvdsext_33_dci) \
    $(UNISIM__ibufds_lvdsext_33__ibufds_lvdsext_33_v) \
    $(UNISIM__ibufds_lvdsext_33) \
    $(UNISIM__ibufds_lvdsext_25_dci__ibufds_lvdsext_25_dci_v) \
    $(UNISIM__ibufds_lvdsext_25_dci) \
    $(UNISIM__ibufds_lvdsext_25__ibufds_lvdsext_25_v) \
    $(UNISIM__ibufds_lvdsext_25) \
    $(UNISIM__ibufds_lvds_33_dci__ibufds_lvds_33_dci_v) \
    $(UNISIM__ibufds_lvds_33_dci) \
    $(UNISIM__ibufds_lvds_33__ibufds_lvds_33_v) \
    $(UNISIM__ibufds_lvds_33__beh) \
    $(UNISIM__ibufds_lvds_33) \
    $(UNISIM__ibufds_lvds_25_dci__ibufds_lvds_25_dci_v) \
    $(UNISIM__ibufds_lvds_25_dci) \
    $(UNISIM__ibufds_lvds_25__ibufds_lvds_25_v) \
    $(UNISIM__ibufds_lvds_25__beh) \
    $(UNISIM__ibufds_lvds_25) \
    $(UNISIM__ibufds_ldt_25__ibufds_ldt_25_v) \
    $(UNISIM__ibufds_ldt_25) \
    $(UNISIM__ibufds_intermdisable__ibufds_intermdisable_v) \
    $(UNISIM__ibufds_intermdisable) \
    $(UNISIM__ibufds_ibufdisable__ibufds_ibufdisable_v) \
    $(UNISIM__ibufds_ibufdisable) \
    $(UNISIM__ibufds_gtxe1__ibufds_gtxe1_v) \
    $(UNISIM__ibufds_gtxe1) \
    $(UNISIM__ibufds_gthe1__ibufds_gthe1_v) \
    $(UNISIM__ibufds_gthe1) \
    $(UNISIM__ibufds_gte2__ibufds_gte2_v) \
    $(UNISIM__ibufds_gte2) \
    $(UNISIM__ibufds_dly_adj__ibufds_dly_adj_v) \
    $(UNISIM__ibufds_dly_adj) \
    $(UNISIM__ibufds_diff_out_intermdisable__ibufds_diff_out_intermdisable_v) \
    $(UNISIM__ibufds_diff_out_intermdisable) \
    $(UNISIM__ibufds_diff_out_ibufdisable__ibufds_diff_out_ibufdisable_v) \
    $(UNISIM__ibufds_diff_out_ibufdisable) \
    $(UNISIM__ibufds_diff_out__ibufds_diff_out_v) \
    $(UNISIM__ibufds_diff_out) \
    $(UNISIM__ibufds_blvds_25__ibufds_blvds_25_v) \
    $(UNISIM__ibufds_blvds_25) \
    $(UNISIM__ibufds__ibufds_v) \
    $(UNISIM__ibufds__beh) \
    $(UNISIM__ibufds) \
    $(UNISIM__ibuf_sstl3_ii_dci__ibuf_sstl3_ii_dci_v) \
    $(UNISIM__ibuf_sstl3_ii_dci) \
    $(UNISIM__ibuf_sstl3_ii__ibuf_sstl3_ii_v) \
    $(UNISIM__ibuf_sstl3_ii) \
    $(UNISIM__ibuf_sstl3_i_dci__ibuf_sstl3_i_dci_v) \
    $(UNISIM__ibuf_sstl3_i_dci) \
    $(UNISIM__ibuf_sstl3_i__ibuf_sstl3_i_v) \
    $(UNISIM__ibuf_sstl3_i) \
    $(UNISIM__ibuf_sstl2_ii_dci__ibuf_sstl2_ii_dci_v) \
    $(UNISIM__ibuf_sstl2_ii_dci) \
    $(UNISIM__ibuf_sstl2_ii__ibuf_sstl2_ii_v) \
    $(UNISIM__ibuf_sstl2_ii) \
    $(UNISIM__ibuf_sstl2_i_dci__ibuf_sstl2_i_dci_v) \
    $(UNISIM__ibuf_sstl2_i_dci) \
    $(UNISIM__ibuf_sstl2_i__ibuf_sstl2_i_v) \
    $(UNISIM__ibuf_sstl2_i) \
    $(UNISIM__ibuf_sstl18_ii_dci__ibuf_sstl18_ii_dci_v) \
    $(UNISIM__ibuf_sstl18_ii_dci) \
    $(UNISIM__ibuf_sstl18_ii__ibuf_sstl18_ii_v) \
    $(UNISIM__ibuf_sstl18_ii) \
    $(UNISIM__ibuf_sstl18_i_dci__ibuf_sstl18_i_dci_v) \
    $(UNISIM__ibuf_sstl18_i_dci) \
    $(UNISIM__ibuf_sstl18_i__ibuf_sstl18_i_v) \
    $(UNISIM__ibuf_sstl18_i) \
    $(UNISIM__ibuf_pcix66_3__ibuf_pcix66_3_v) \
    $(UNISIM__ibuf_pcix66_3) \
    $(UNISIM__ibuf_pcix__ibuf_pcix_v) \
    $(UNISIM__ibuf_pcix) \
    $(UNISIM__ibuf_pci66_3__ibuf_pci66_3_v) \
    $(UNISIM__ibuf_pci66_3) \
    $(UNISIM__ibuf_pci33_5__ibuf_pci33_5_v) \
    $(UNISIM__ibuf_pci33_5) \
    $(UNISIM__ibuf_pci33_3__ibuf_pci33_3_v) \
    $(UNISIM__ibuf_pci33_3) \
    $(UNISIM__ibuf_lvttl__ibuf_lvttl_v) \
    $(UNISIM__ibuf_lvttl) \
    $(UNISIM__ibuf_lvpecl__ibuf_lvpecl_v) \
    $(UNISIM__ibuf_lvpecl) \
    $(UNISIM__ibuf_lvds__ibuf_lvds_v) \
    $(UNISIM__ibuf_lvds) \
    $(UNISIM__ibuf_lvdci_dv2_33__ibuf_lvdci_dv2_33_v) \
    $(UNISIM__ibuf_lvdci_dv2_33) \
    $(UNISIM__ibuf_lvdci_dv2_25__ibuf_lvdci_dv2_25_v) \
    $(UNISIM__ibuf_lvdci_dv2_25) \
    $(UNISIM__ibuf_lvdci_dv2_18__ibuf_lvdci_dv2_18_v) \
    $(UNISIM__ibuf_lvdci_dv2_18) \
    $(UNISIM__ibuf_lvdci_dv2_15__ibuf_lvdci_dv2_15_v) \
    $(UNISIM__ibuf_lvdci_dv2_15) \
    $(UNISIM__ibuf_lvdci_33__ibuf_lvdci_33_v) \
    $(UNISIM__ibuf_lvdci_33) \
    $(UNISIM__ibuf_lvdci_25__ibuf_lvdci_25_v) \
    $(UNISIM__ibuf_lvdci_25) \
    $(UNISIM__ibuf_lvdci_18__ibuf_lvdci_18_v) \
    $(UNISIM__ibuf_lvdci_18) \
    $(UNISIM__ibuf_lvdci_15__ibuf_lvdci_15_v) \
    $(UNISIM__ibuf_lvdci_15) \
    $(UNISIM__ibuf_lvcmos33__ibuf_lvcmos33_v) \
    $(UNISIM__ibuf_lvcmos33) \
    $(UNISIM__ibuf_lvcmos25__ibuf_lvcmos25_v) \
    $(UNISIM__ibuf_lvcmos25) \
    $(UNISIM__ibuf_lvcmos2__ibuf_lvcmos2_v) \
    $(UNISIM__ibuf_lvcmos2) \
    $(UNISIM__ibuf_lvcmos18__ibuf_lvcmos18_v) \
    $(UNISIM__ibuf_lvcmos18) \
    $(UNISIM__ibuf_lvcmos15__ibuf_lvcmos15_v) \
    $(UNISIM__ibuf_lvcmos15) \
    $(UNISIM__ibuf_lvcmos12__ibuf_lvcmos12_v) \
    $(UNISIM__ibuf_lvcmos12) \
    $(UNISIM__ibuf_intermdisable__ibuf_intermdisable_v) \
    $(UNISIM__ibuf_intermdisable) \
    $(UNISIM__ibuf_ibufdisable__ibuf_ibufdisable_v) \
    $(UNISIM__ibuf_ibufdisable) \
    $(UNISIM__ibuf_hstl_iv_dci_18__ibuf_hstl_iv_dci_18_v) \
    $(UNISIM__ibuf_hstl_iv_dci_18) \
    $(UNISIM__ibuf_hstl_iv_dci__ibuf_hstl_iv_dci_v) \
    $(UNISIM__ibuf_hstl_iv_dci) \
    $(UNISIM__ibuf_hstl_iv_18__ibuf_hstl_iv_18_v) \
    $(UNISIM__ibuf_hstl_iv_18) \
    $(UNISIM__ibuf_hstl_iv__ibuf_hstl_iv_v) \
    $(UNISIM__ibuf_hstl_iv) \
    $(UNISIM__ibuf_hstl_iii_dci_18__ibuf_hstl_iii_dci_18_v) \
    $(UNISIM__ibuf_hstl_iii_dci_18) \
    $(UNISIM__ibuf_hstl_iii_dci__ibuf_hstl_iii_dci_v) \
    $(UNISIM__ibuf_hstl_iii_dci) \
    $(UNISIM__ibuf_hstl_iii_18__ibuf_hstl_iii_18_v) \
    $(UNISIM__ibuf_hstl_iii_18) \
    $(UNISIM__ibuf_hstl_iii__ibuf_hstl_iii_v) \
    $(UNISIM__ibuf_hstl_iii) \
    $(UNISIM__ibuf_hstl_ii_dci_18__ibuf_hstl_ii_dci_18_v) \
    $(UNISIM__ibuf_hstl_ii_dci_18) \
    $(UNISIM__ibuf_hstl_ii_dci__ibuf_hstl_ii_dci_v) \
    $(UNISIM__ibuf_hstl_ii_dci) \
    $(UNISIM__ibuf_hstl_ii_18__ibuf_hstl_ii_18_v) \
    $(UNISIM__ibuf_hstl_ii_18) \
    $(UNISIM__ibuf_hstl_ii__ibuf_hstl_ii_v) \
    $(UNISIM__ibuf_hstl_ii) \
    $(UNISIM__ibuf_hstl_i_dci_18__ibuf_hstl_i_dci_18_v) \
    $(UNISIM__ibuf_hstl_i_dci_18) \
    $(UNISIM__ibuf_hstl_i_dci__ibuf_hstl_i_dci_v) \
    $(UNISIM__ibuf_hstl_i_dci) \
    $(UNISIM__ibuf_hstl_i_18__ibuf_hstl_i_18_v) \
    $(UNISIM__ibuf_hstl_i_18) \
    $(UNISIM__ibuf_hstl_i__ibuf_hstl_i_v) \
    $(UNISIM__ibuf_hstl_i) \
    $(UNISIM__ibuf_gtlp_dci__ibuf_gtlp_dci_v) \
    $(UNISIM__ibuf_gtlp_dci) \
    $(UNISIM__ibuf_gtlp__ibuf_gtlp_v) \
    $(UNISIM__ibuf_gtlp) \
    $(UNISIM__ibuf_gtl_dci__ibuf_gtl_dci_v) \
    $(UNISIM__ibuf_gtl_dci) \
    $(UNISIM__ibuf_gtl__ibuf_gtl_v) \
    $(UNISIM__ibuf_gtl) \
    $(UNISIM__ibuf_dly_adj__ibuf_dly_adj_v) \
    $(UNISIM__ibuf_dly_adj) \
    $(UNISIM__ibuf_ctt__ibuf_ctt_v) \
    $(UNISIM__ibuf_ctt) \
    $(UNISIM__ibuf_agp__ibuf_agp_v) \
    $(UNISIM__ibuf_agp) \
    $(UNISIM__ibuf__ibuf_v) \
    $(UNISIM__ibuf__beh) \
    $(UNISIM__ibuf) \
    $(UNISIM__gtxe2_common__gtxe2_common_v) \
    $(UNISIM__gtxe2_common) \
    $(UNISIM__gtxe2_channel__gtxe2_channel_v) \
    $(UNISIM__gtxe2_channel) \
    $(UNISIM__gtxe1__gtxe1_v) \
    $(UNISIM__gtxe1) \
    $(UNISIM__gtx_dual__gtx_dual_v) \
    $(UNISIM__gtx_dual) \
    $(UNISIM__gtpe2_common__gtpe2_common_v) \
    $(UNISIM__gtpe2_common) \
    $(UNISIM__gtpe2_channel__gtpe2_channel_v) \
    $(UNISIM__gtpe2_channel) \
    $(UNISIM__gtpa1_dual__gtpa1_dual_v) \
    $(UNISIM__gtpa1_dual) \
    $(UNISIM__gtp_dual__gtp_dual_v) \
    $(UNISIM__gtp_dual) \
    $(UNISIM__gthe2_common__gthe2_common_v) \
    $(UNISIM__gthe2_common) \
    $(UNISIM__gthe2_channel__gthe2_channel_v) \
    $(UNISIM__gthe2_channel) \
    $(UNISIM__gthe1_quad__gthe1_quad_v) \
    $(UNISIM__gthe1_quad) \
    $(UNISIM__gt11clk_mgt__gt11clk_mgt_v) \
    $(UNISIM__gt11clk_mgt) \
    $(UNISIM__gt11clk__gt11clk_v) \
    $(UNISIM__gt11clk) \
    $(UNISIM__gt11_dual__gt11_dual_v) \
    $(UNISIM__gt11_dual) \
    $(UNISIM__gt11_custom__gt11_custom_v) \
    $(UNISIM__gt11_custom) \
    $(UNISIM__gt11__gt11_v) \
    $(UNISIM__gt11) \
    $(UNISIM__gnd__gnd_v) \
    $(UNISIM__gnd) \
    $(UNISIM__ftp__ftp_v) \
    $(UNISIM__ftp) \
    $(UNISIM__ftcp__ftcp_v) \
    $(UNISIM__ftcp) \
    $(UNISIM__ftc__ftc_v) \
    $(UNISIM__ftc) \
    $(UNISIM__frame_ecce2__frame_ecce2_v) \
    $(UNISIM__frame_ecce2) \
    $(UNISIM__frame_ecc_virtex6__frame_ecc_virtex6_v) \
    $(UNISIM__frame_ecc_virtex6) \
    $(UNISIM__frame_ecc_virtex5__frame_ecc_virtex5_v) \
    $(UNISIM__frame_ecc_virtex5) \
    $(UNISIM__frame_ecc_virtex4__frame_ecc_virtex4_v) \
    $(UNISIM__frame_ecc_virtex4) \
    $(UNISIM__fpga_startup_virtex4__fpga_startup_virtex4_v) \
    $(UNISIM__fpga_startup_virtex4) \
    $(UNISIM__fmap__fmap_v) \
    $(UNISIM__fmap) \
    $(UNISIM__fifo_tdpipe_oserdese1_vhd__fifo_tdpipe_oserdese1_vhd_v) \
    $(UNISIM__fifo_tdpipe_oserdese1_vhd) \
    $(UNISIM__fifo_reset_oserdese1_vhd__fifo_reset_oserdese1_vhd_v) \
    $(UNISIM__fifo_reset_oserdese1_vhd) \
    $(UNISIM__fifo_addr_oserdese1_vhd__fifo_addr_oserdese1_vhd_v) \
    $(UNISIM__fifo_addr_oserdese1_vhd) \
    $(UNISIM__fifo36e1__fifo36e1_v) \
    $(UNISIM__fifo36e1) \
    $(UNISIM__fifo36_exp__fifo36_exp_v) \
    $(UNISIM__fifo36_exp) \
    $(UNISIM__fifo36_72_exp__fifo36_72_exp_v) \
    $(UNISIM__fifo36_72_exp) \
    $(UNISIM__fifo36_72__fifo36_72_v) \
    $(UNISIM__fifo36_72) \
    $(UNISIM__fifo36__fifo36_v) \
    $(UNISIM__fifo36) \
    $(UNISIM__fifo18e1__fifo18e1_v) \
    $(UNISIM__fifo18e1) \
    $(UNISIM__fifo18_36__fifo18_36_v) \
    $(UNISIM__fifo18_36) \
    $(UNISIM__fifo18__fifo18_v) \
    $(UNISIM__fifo18) \
    $(UNISIM__fifo16__fifo16_v) \
    $(UNISIM__fifo16) \
    $(UNISIM__ff36_internal_vhdl__ff36_internal_vhdl_v) \
    $(UNISIM__ff36_internal_vhdl) \
    $(UNISIM__ff18_internal_vhdl__ff18_internal_vhdl_v) \
    $(UNISIM__ff18_internal_vhdl) \
    $(UNISIM__fdse_1__fdse_1_v) \
    $(UNISIM__fdse_1) \
    $(UNISIM__fdse__fdse_v) \
    $(UNISIM__fdse) \
    $(UNISIM__fds_1__fds_1_v) \
    $(UNISIM__fds_1) \
    $(UNISIM__fds__fds_v) \
    $(UNISIM__fds) \
    $(UNISIM__fdrse_1__fdrse_1_v) \
    $(UNISIM__fdrse_1) \
    $(UNISIM__fdrse__fdrse_v) \
    $(UNISIM__fdrse) \
    $(UNISIM__fdrs_1__fdrs_1_v) \
    $(UNISIM__fdrs_1) \
    $(UNISIM__fdrs__fdrs_v) \
    $(UNISIM__fdrs) \
    $(UNISIM__fdre_1__fdre_1_v) \
    $(UNISIM__fdre_1) \
    $(UNISIM__fdre__fdre_v) \
    $(UNISIM__fdre) \
    $(UNISIM__fdr_1__fdr_1_v) \
    $(UNISIM__fdr_1) \
    $(UNISIM__fdr__fdr_v) \
    $(UNISIM__fdr) \
    $(UNISIM__fdpe_1__fdpe_1_v) \
    $(UNISIM__fdpe_1) \
    $(UNISIM__fdpe__fdpe_v) \
    $(UNISIM__fdpe) \
    $(UNISIM__fdp_1__fdp_1_v) \
    $(UNISIM__fdp_1) \
    $(UNISIM__fdp__fdp_v) \
    $(UNISIM__fdp) \
    $(UNISIM__fde_1__fde_1_v) \
    $(UNISIM__fde_1) \
    $(UNISIM__fde__fde_v) \
    $(UNISIM__fde) \
    $(UNISIM__fddrrse__fddrrse_v) \
    $(UNISIM__fddrrse) \
    $(UNISIM__fddrcpe__fddrcpe_v) \
    $(UNISIM__fddrcpe) \
    $(UNISIM__fddpe__fddpe_v) \
    $(UNISIM__fddpe) \
    $(UNISIM__fddp__fddp_v) \
    $(UNISIM__fddp) \
    $(UNISIM__fddcpe__fddcpe_v) \
    $(UNISIM__fddcpe) \
    $(UNISIM__fddcp__fddcp_v) \
    $(UNISIM__fddcp) \
    $(UNISIM__fddce__fddce_v) \
    $(UNISIM__fddce) \
    $(UNISIM__fddc__fddc_v) \
    $(UNISIM__fddc) \
    $(UNISIM__fdd__fdd_v) \
    $(UNISIM__fdd) \
    $(UNISIM__fdcpe_1__fdcpe_1_v) \
    $(UNISIM__fdcpe_1) \
    $(UNISIM__fdcpe__fdcpe_v) \
    $(UNISIM__fdcpe) \
    $(UNISIM__fdcp_1__fdcp_1_v) \
    $(UNISIM__fdcp_1) \
    $(UNISIM__fdcp__fdcp_v) \
    $(UNISIM__fdcp) \
    $(UNISIM__fdce_1__fdce_1_v) \
    $(UNISIM__fdce_1) \
    $(UNISIM__fdce__fdce_v) \
    $(UNISIM__fdce) \
    $(UNISIM__fdc_1__fdc_1_v) \
    $(UNISIM__fdc_1) \
    $(UNISIM__fdc__fdc_v) \
    $(UNISIM__fdc) \
    $(UNISIM__fd_1__fd_1_v) \
    $(UNISIM__fd_1) \
    $(UNISIM__fd__fd_v) \
    $(UNISIM__fd) \
    $(UNISIM__emac__emac_v) \
    $(UNISIM__emac) \
    $(UNISIM__efuse_usr__efuse_usr_v) \
    $(UNISIM__efuse_usr) \
    $(UNISIM__dsp48e1__dsp48e1_v) \
    $(UNISIM__dsp48e1) \
    $(UNISIM__dsp48e__dsp48e_v) \
    $(UNISIM__dsp48e) \
    $(UNISIM__dsp48a1__dsp48a1_v) \
    $(UNISIM__dsp48a1) \
    $(UNISIM__dsp48a__dsp48a_v) \
    $(UNISIM__dsp48a) \
    $(UNISIM__dsp48__dsp48_v) \
    $(UNISIM__dsp48) \
    $(UNISIM__dout_oserdese1_vhd__dout_oserdese1_vhd_v) \
    $(UNISIM__dout_oserdese1_vhd) \
    $(UNISIM__dna_port__dna_port_v) \
    $(UNISIM__dna_port) \
    $(UNISIM__dcm_sp_maximum_period_check__dcm_sp_maximum_period_check_v) \
    $(UNISIM__dcm_sp_maximum_period_check) \
    $(UNISIM__dcm_sp_clock_lost__dcm_sp_clock_lost_v) \
    $(UNISIM__dcm_sp_clock_lost) \
    $(UNISIM__dcm_sp_clock_divide_by_2__dcm_sp_clock_divide_by_2_v) \
    $(UNISIM__dcm_sp_clock_divide_by_2) \
    $(UNISIM__dcm_sp__dcm_sp_v) \
    $(UNISIM__dcm_sp) \
    $(UNISIM__dcm_ps__dcm_ps_v) \
    $(UNISIM__dcm_ps) \
    $(UNISIM__dcm_maximum_period_check__dcm_maximum_period_check_v) \
    $(UNISIM__dcm_maximum_period_check) \
    $(UNISIM__dcm_clock_lost__dcm_clock_lost_v) \
    $(UNISIM__dcm_clock_lost) \
    $(UNISIM__dcm_clock_divide_by_2__dcm_clock_divide_by_2_v) \
    $(UNISIM__dcm_clock_divide_by_2) \
    $(UNISIM__dcm_clkgen__dcm_clkgen_v) \
    $(UNISIM__dcm_clkgen) \
    $(UNISIM__dcm_base__dcm_base_v) \
    $(UNISIM__dcm_base) \
    $(UNISIM__dcm_adv_maximum_period_check__dcm_adv_maximum_period_check_v) \
    $(UNISIM__dcm_adv_maximum_period_check) \
    $(UNISIM__dcm_adv_clock_lost__dcm_adv_clock_lost_v) \
    $(UNISIM__dcm_adv_clock_lost) \
    $(UNISIM__dcm_adv_clock_divide_by_2__dcm_adv_clock_divide_by_2_v) \
    $(UNISIM__dcm_adv_clock_divide_by_2) \
    $(UNISIM__dcm_adv__dcm_adv_v) \
    $(UNISIM__dcm_adv) \
    $(UNISIM__dcm__dcm_v) \
    $(UNISIM__dcm__sim) \
    $(UNISIM__dcm) \
    $(UNISIM__dcireset__dcireset_v) \
    $(UNISIM__dcireset) \
    $(UNISIM__crc64__crc64_v) \
    $(UNISIM__crc64) \
    $(UNISIM__crc32__crc32_v) \
    $(UNISIM__crc32) \
    $(UNISIM__config__config_v) \
    $(UNISIM__config) \
    $(UNISIM__clkdllhf_maximum_period_check__clkdllhf_maximum_period_check_v) \
    $(UNISIM__clkdllhf_maximum_period_check) \
    $(UNISIM__clkdllhf__clkdllhf_v) \
    $(UNISIM__clkdllhf) \
    $(UNISIM__clkdlle_maximum_period_check__clkdlle_maximum_period_check_v) \
    $(UNISIM__clkdlle_maximum_period_check) \
    $(UNISIM__clkdlle__clkdlle_v) \
    $(UNISIM__clkdlle) \
    $(UNISIM__clkdll_maximum_period_check__clkdll_maximum_period_check_v) \
    $(UNISIM__clkdll_maximum_period_check) \
    $(UNISIM__clkdll__clkdll_v) \
    $(UNISIM__clkdll) \
    $(UNISIM__clk_div8sd__clk_div8sd_v) \
    $(UNISIM__clk_div8sd) \
    $(UNISIM__clk_div8rsd__clk_div8rsd_v) \
    $(UNISIM__clk_div8rsd) \
    $(UNISIM__clk_div8r__clk_div8r_v) \
    $(UNISIM__clk_div8r) \
    $(UNISIM__clk_div8__clk_div8_v) \
    $(UNISIM__clk_div8) \
    $(UNISIM__clk_div6sd__clk_div6sd_v) \
    $(UNISIM__clk_div6sd) \
    $(UNISIM__clk_div6rsd__clk_div6rsd_v) \
    $(UNISIM__clk_div6rsd) \
    $(UNISIM__clk_div6r__clk_div6r_v) \
    $(UNISIM__clk_div6r) \
    $(UNISIM__clk_div6__clk_div6_v) \
    $(UNISIM__clk_div6) \
    $(UNISIM__clk_div4sd__clk_div4sd_v) \
    $(UNISIM__clk_div4sd) \
    $(UNISIM__clk_div4rsd__clk_div4rsd_v) \
    $(UNISIM__clk_div4rsd) \
    $(UNISIM__clk_div4r__clk_div4r_v) \
    $(UNISIM__clk_div4r) \
    $(UNISIM__clk_div4__clk_div4_v) \
    $(UNISIM__clk_div4) \
    $(UNISIM__clk_div2sd__clk_div2sd_v) \
    $(UNISIM__clk_div2sd) \
    $(UNISIM__clk_div2rsd__clk_div2rsd_v) \
    $(UNISIM__clk_div2rsd) \
    $(UNISIM__clk_div2r__clk_div2r_v) \
    $(UNISIM__clk_div2r) \
    $(UNISIM__clk_div2__clk_div2_v) \
    $(UNISIM__clk_div2) \
    $(UNISIM__clk_div16sd__clk_div16sd_v) \
    $(UNISIM__clk_div16sd) \
    $(UNISIM__clk_div16rsd__clk_div16rsd_v) \
    $(UNISIM__clk_div16rsd) \
    $(UNISIM__clk_div16r__clk_div16r_v) \
    $(UNISIM__clk_div16r) \
    $(UNISIM__clk_div16__clk_div16_v) \
    $(UNISIM__clk_div16) \
    $(UNISIM__clk_div14sd__clk_div14sd_v) \
    $(UNISIM__clk_div14sd) \
    $(UNISIM__clk_div14rsd__clk_div14rsd_v) \
    $(UNISIM__clk_div14rsd) \
    $(UNISIM__clk_div14r__clk_div14r_v) \
    $(UNISIM__clk_div14r) \
    $(UNISIM__clk_div14__clk_div14_v) \
    $(UNISIM__clk_div14) \
    $(UNISIM__clk_div12sd__clk_div12sd_v) \
    $(UNISIM__clk_div12sd) \
    $(UNISIM__clk_div12rsd__clk_div12rsd_v) \
    $(UNISIM__clk_div12rsd) \
    $(UNISIM__clk_div12r__clk_div12r_v) \
    $(UNISIM__clk_div12r) \
    $(UNISIM__clk_div12__clk_div12_v) \
    $(UNISIM__clk_div12) \
    $(UNISIM__clk_div10sd__clk_div10sd_v) \
    $(UNISIM__clk_div10sd) \
    $(UNISIM__clk_div10rsd__clk_div10rsd_v) \
    $(UNISIM__clk_div10rsd) \
    $(UNISIM__clk_div10r__clk_div10r_v) \
    $(UNISIM__clk_div10r) \
    $(UNISIM__clk_div10__clk_div10_v) \
    $(UNISIM__clk_div10) \
    $(UNISIM__cfglut5__cfglut5_v) \
    $(UNISIM__cfglut5) \
    $(UNISIM__carry4__carry4_v) \
    $(UNISIM__carry4) \
    $(UNISIM__capturee2__capturee2_v) \
    $(UNISIM__capturee2) \
    $(UNISIM__capture_virtex6__capture_virtex6_v) \
    $(UNISIM__capture_virtex6) \
    $(UNISIM__capture_virtex5__capture_virtex5_v) \
    $(UNISIM__capture_virtex5) \
    $(UNISIM__capture_virtex4__capture_virtex4_v) \
    $(UNISIM__capture_virtex4) \
    $(UNISIM__capture_spartan3a__capture_spartan3a_v) \
    $(UNISIM__capture_spartan3a) \
    $(UNISIM__capture_spartan3__capture_spartan3_v) \
    $(UNISIM__capture_spartan3) \
    $(UNISIM__capture_fpgacore__capture_fpgacore_v) \
    $(UNISIM__capture_fpgacore) \
    $(UNISIM__buft__buft_v) \
    $(UNISIM__buft) \
    $(UNISIM__bufr__bufr_v) \
    $(UNISIM__bufr) \
    $(UNISIM__bufpll_mcb__bufpll_mcb_v) \
    $(UNISIM__bufpll_mcb) \
    $(UNISIM__bufpll__bufpll_v) \
    $(UNISIM__bufpll) \
    $(UNISIM__bufmrce__bufmrce_v) \
    $(UNISIM__bufmrce) \
    $(UNISIM__bufmr__bufmr_v) \
    $(UNISIM__bufmr) \
    $(UNISIM__bufiodqs__bufiodqs_v) \
    $(UNISIM__bufiodqs) \
    $(UNISIM__bufio2fb__bufio2fb_v) \
    $(UNISIM__bufio2fb) \
    $(UNISIM__bufio2_2clk__bufio2_2clk_v) \
    $(UNISIM__bufio2_2clk) \
    $(UNISIM__bufio2__bufio2_v) \
    $(UNISIM__bufio2) \
    $(UNISIM__bufio__bufio_v) \
    $(UNISIM__bufio) \
    $(UNISIM__bufhce__bufhce_v) \
    $(UNISIM__bufhce) \
    $(UNISIM__bufh__bufh_v) \
    $(UNISIM__bufh) \
    $(UNISIM__bufgts__bufgts_v) \
    $(UNISIM__bufgts) \
    $(UNISIM__bufgsr__bufgsr_v) \
    $(UNISIM__bufgsr) \
    $(UNISIM__bufgp__bufgp_v) \
    $(UNISIM__bufgp__beh) \
    $(UNISIM__bufgp) \
    $(UNISIM__bufgmux_virtex4__bufgmux_virtex4_v) \
    $(UNISIM__bufgmux_virtex4) \
    $(UNISIM__bufgmux_ctrl__bufgmux_ctrl_v) \
    $(UNISIM__bufgmux_ctrl) \
    $(UNISIM__bufgmux_1__bufgmux_1_v) \
    $(UNISIM__bufgmux_1) \
    $(UNISIM__bufgmux__bufgmux_v) \
    $(UNISIM__bufgmux__beh) \
    $(UNISIM__bufgmux) \
    $(UNISIM__bufgdll__bufgdll_v) \
    $(UNISIM__bufgdll__beh) \
    $(UNISIM__bufgdll) \
    $(UNISIM__bufgctrl__bufgctrl_v) \
    $(UNISIM__bufgctrl) \
    $(UNISIM__bufgce_1__bufgce_1_v) \
    $(UNISIM__bufgce_1) \
    $(UNISIM__bufgce__bufgce_v) \
    $(UNISIM__bufgce) \
    $(UNISIM__bufg_lb__bufg_lb_v) \
    $(UNISIM__bufg_lb) \
    $(UNISIM__bufg__bufg_v) \
    $(UNISIM__bufg__beh) \
    $(UNISIM__bufg) \
    $(UNISIM__buffoe__buffoe_v) \
    $(UNISIM__buffoe) \
    $(UNISIM__bufe__bufe_v) \
    $(UNISIM__bufe) \
    $(UNISIM__bufcf__bufcf_v) \
    $(UNISIM__bufcf) \
    $(UNISIM__buf__buf_v) \
    $(UNISIM__buf) \
    $(UNISIM__bscntrl_nodelay__bscntrl_nodelay_v) \
    $(UNISIM__bscntrl_nodelay) \
    $(UNISIM__bscntrl_iserdese1_vhd__bscntrl_iserdese1_vhd_v) \
    $(UNISIM__bscntrl_iserdese1_vhd) \
    $(UNISIM__bscntrl__bscntrl_v) \
    $(UNISIM__bscntrl) \
    $(UNISIM__bscane2__bscane2_v) \
    $(UNISIM__bscane2__behav) \
    $(UNISIM__bscane2) \
    $(UNISIM__bscan_virtex6__bscan_virtex6_v) \
    $(UNISIM__bscan_virtex6__behav) \
    $(UNISIM__bscan_virtex6) \
    $(UNISIM__bscan_virtex5__bscan_virtex5_v) \
    $(UNISIM__bscan_virtex5__behav) \
    $(UNISIM__bscan_virtex5) \
    $(UNISIM__bscan_virtex4__bscan_virtex4_v) \
    $(UNISIM__bscan_virtex4__behav) \
    $(UNISIM__bscan_virtex4) \
    $(UNISIM__bscan_virtex2__behav) \
    $(UNISIM__bscan_virtex2) \
    $(UNISIM__bscan_virtex__behav) \
    $(UNISIM__bscan_virtex) \
    $(UNISIM__bscan_spartan6__bscan_spartan6_v) \
    $(UNISIM__bscan_spartan6__behav) \
    $(UNISIM__bscan_spartan6) \
    $(UNISIM__bscan_spartan3a__bscan_spartan3a_v) \
    $(UNISIM__bscan_spartan3a) \
    $(UNISIM__bscan_spartan3__bscan_spartan3_v) \
    $(UNISIM__bscan_spartan3__behav) \
    $(UNISIM__bscan_spartan3) \
    $(UNISIM__bscan_fpgacore__bscan_fpgacore_v) \
    $(UNISIM__bscan_fpgacore) \
    $(UNISIM__autobuf__autobuf_v) \
    $(UNISIM__autobuf) \
    $(UNISIM__aramb36_internal__aramb36_internal_v) \
    $(UNISIM__aramb36_internal) \
    $(UNISIM__and8__and8_v) \
    $(UNISIM__and8) \
    $(UNISIM__and7__and7_v) \
    $(UNISIM__and7) \
    $(UNISIM__and6__and6_v) \
    $(UNISIM__and6) \
    $(UNISIM__and5b5__and5b5_v) \
    $(UNISIM__and5b5) \
    $(UNISIM__and5b4__and5b4_v) \
    $(UNISIM__and5b4) \
    $(UNISIM__and5b3__and5b3_v) \
    $(UNISIM__and5b3) \
    $(UNISIM__and5b2__and5b2_v) \
    $(UNISIM__and5b2) \
    $(UNISIM__and5b1__and5b1_v) \
    $(UNISIM__and5b1) \
    $(UNISIM__and5__and5_v) \
    $(UNISIM__and5) \
    $(UNISIM__and4b4__and4b4_v) \
    $(UNISIM__and4b4) \
    $(UNISIM__and4b3__and4b3_v) \
    $(UNISIM__and4b3) \
    $(UNISIM__and4b2__and4b2_v) \
    $(UNISIM__and4b2) \
    $(UNISIM__and4b1__and4b1_v) \
    $(UNISIM__and4b1) \
    $(UNISIM__and4__and4_v) \
    $(UNISIM__and4) \
    $(UNISIM__and3b3__and3b3_v) \
    $(UNISIM__and3b3) \
    $(UNISIM__and3b2__and3b2_v) \
    $(UNISIM__and3b2) \
    $(UNISIM__and3b1__and3b1_v) \
    $(UNISIM__and3b1) \
    $(UNISIM__and3__and3_v) \
    $(UNISIM__and3) \
    $(UNISIM__and2b2__and2b2_v) \
    $(UNISIM__and2b2) \
    $(UNISIM__and2b1l__and2b1l_v) \
    $(UNISIM__and2b1l) \
    $(UNISIM__and2b1__and2b1_v) \
    $(UNISIM__and2b1) \
    $(UNISIM__and2__and2_v) \
    $(UNISIM__and2) \
    $(UNISIM__afifo36_internal__afifo36_internal_v) \
    $(UNISIM__afifo36_internal)

$(UNISIM__afifo36_internal) \
$(UNISIM__afifo36_internal__afifo36_internal_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/AFIFO36_INTERNAL.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\AFIFO36_INTERNAL.vhd

$(UNISIM__and2) \
$(UNISIM__and2__and2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/AND2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\AND2.vhd

$(UNISIM__and2b1) \
$(UNISIM__and2b1__and2b1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/AND2B1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\AND2B1.vhd

$(UNISIM__and2b1l) \
$(UNISIM__and2b1l__and2b1l_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/AND2B1L.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\AND2B1L.vhd

$(UNISIM__and2b2) \
$(UNISIM__and2b2__and2b2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/AND2B2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\AND2B2.vhd

$(UNISIM__and3) \
$(UNISIM__and3__and3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/AND3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\AND3.vhd

$(UNISIM__and3b1) \
$(UNISIM__and3b1__and3b1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/AND3B1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\AND3B1.vhd

$(UNISIM__and3b2) \
$(UNISIM__and3b2__and3b2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/AND3B2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\AND3B2.vhd

$(UNISIM__and3b3) \
$(UNISIM__and3b3__and3b3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/AND3B3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\AND3B3.vhd

$(UNISIM__and4) \
$(UNISIM__and4__and4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/AND4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\AND4.vhd

$(UNISIM__and4b1) \
$(UNISIM__and4b1__and4b1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/AND4B1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\AND4B1.vhd

$(UNISIM__and4b2) \
$(UNISIM__and4b2__and4b2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/AND4B2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\AND4B2.vhd

$(UNISIM__and4b3) \
$(UNISIM__and4b3__and4b3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/AND4B3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\AND4B3.vhd

$(UNISIM__and4b4) \
$(UNISIM__and4b4__and4b4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/AND4B4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\AND4B4.vhd

$(UNISIM__and5) \
$(UNISIM__and5__and5_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/AND5.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\AND5.vhd

$(UNISIM__and5b1) \
$(UNISIM__and5b1__and5b1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/AND5B1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\AND5B1.vhd

$(UNISIM__and5b2) \
$(UNISIM__and5b2__and5b2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/AND5B2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\AND5B2.vhd

$(UNISIM__and5b3) \
$(UNISIM__and5b3__and5b3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/AND5B3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\AND5B3.vhd

$(UNISIM__and5b4) \
$(UNISIM__and5b4__and5b4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/AND5B4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\AND5B4.vhd

$(UNISIM__and5b5) \
$(UNISIM__and5b5__and5b5_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/AND5B5.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\AND5B5.vhd

$(UNISIM__and6) \
$(UNISIM__and6__and6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/AND6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\AND6.vhd

$(UNISIM__and7) \
$(UNISIM__and7__and7_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/AND7.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\AND7.vhd

$(UNISIM__and8) \
$(UNISIM__and8__and8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/AND8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\AND8.vhd

$(UNISIM__autobuf) \
$(UNISIM__autobuf__autobuf_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/AUTOBUF.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\AUTOBUF.vhd

$(UNISIM__bscan_fpgacore) \
$(UNISIM__bscan_fpgacore__bscan_fpgacore_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BSCAN_FPGACORE.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BSCAN_FPGACORE.vhd

$(UNISIM__bscan_spartan3__bscan_spartan3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BSCAN_SPARTAN3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__bscan_spartan3)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BSCAN_SPARTAN3.vhd

$(UNISIM__bscan_spartan3a) \
$(UNISIM__bscan_spartan3a__bscan_spartan3a_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BSCAN_SPARTAN3A.vhd \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BSCAN_SPARTAN3A.vhd

$(UNISIM__bscan_spartan6__bscan_spartan6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BSCAN_SPARTAN6.vhd \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__bscan_spartan6)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BSCAN_SPARTAN6.vhd

$(UNISIM__bscan_virtex4__bscan_virtex4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BSCAN_VIRTEX4.vhd \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__bscan_virtex4)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BSCAN_VIRTEX4.vhd

$(UNISIM__bscan_virtex5__bscan_virtex5_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BSCAN_VIRTEX5.vhd \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__bscan_virtex5)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BSCAN_VIRTEX5.vhd

$(UNISIM__bscan_virtex6__bscan_virtex6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BSCAN_VIRTEX6.vhd \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__bscan_virtex6)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BSCAN_VIRTEX6.vhd

$(UNISIM__bscane2__bscane2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BSCANE2.vhd \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__bscane2)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BSCANE2.vhd

$(UNISIM__bufcf) \
$(UNISIM__bufcf__bufcf_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BUFCF.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BUFCF.vhd

$(UNISIM__bufe) \
$(UNISIM__bufe__bufe_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BUFE.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BUFE.vhd

$(UNISIM__buffoe) \
$(UNISIM__buffoe__buffoe_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BUFFOE.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BUFFOE.vhd

$(UNISIM__bufg__bufg_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BUFG.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__bufg)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BUFG.vhd

$(UNISIM__bufg_lb) \
$(UNISIM__bufg_lb__bufg_lb_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BUFG_LB.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BUFG_LB.vhd

$(UNISIM__bufgce_1) \
$(UNISIM__bufgce_1__bufgce_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BUFGCE_1.vhd \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BUFGCE_1.vhd

$(UNISIM__bufgctrl) \
$(UNISIM__bufgctrl__bufgctrl_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BUFGCTRL.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BUFGCTRL.vhd

$(UNISIM__bufgdll__bufgdll_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BUFGDLL.vhd \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__bufgdll)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BUFGDLL.vhd

$(UNISIM__bufgmux__bufgmux_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BUFGMUX.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__bufgmux)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BUFGMUX.vhd

$(UNISIM__bufgmux_1) \
$(UNISIM__bufgmux_1__bufgmux_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BUFGMUX_1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BUFGMUX_1.vhd

$(UNISIM__bufgmux_ctrl) \
$(UNISIM__bufgmux_ctrl__bufgmux_ctrl_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BUFGMUX_CTRL.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BUFGMUX_CTRL.vhd

$(UNISIM__bufgmux_virtex4) \
$(UNISIM__bufgmux_virtex4__bufgmux_virtex4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BUFGMUX_VIRTEX4.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BUFGMUX_VIRTEX4.vhd

$(UNISIM__bufgp__bufgp_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BUFGP.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__bufgp)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BUFGP.vhd

$(UNISIM__bufgsr) \
$(UNISIM__bufgsr__bufgsr_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BUFGSR.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BUFGSR.vhd

$(UNISIM__bufgts) \
$(UNISIM__bufgts__bufgts_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BUFGTS.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BUFGTS.vhd

$(UNISIM__bufh) \
$(UNISIM__bufh__bufh_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BUFH.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BUFH.vhd

$(UNISIM__bufhce) \
$(UNISIM__bufhce__bufhce_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BUFHCE.vhd \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BUFHCE.vhd

$(UNISIM__bufio2) \
$(UNISIM__bufio2__bufio2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BUFIO2.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_unsigned) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BUFIO2.vhd

$(UNISIM__bufio2_2clk) \
$(UNISIM__bufio2_2clk__bufio2_2clk_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BUFIO2_2CLK.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_unsigned) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BUFIO2_2CLK.vhd

$(UNISIM__bufio2fb) \
$(UNISIM__bufio2fb__bufio2fb_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BUFIO2FB.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_unsigned) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BUFIO2FB.vhd

$(UNISIM__bufiodqs) \
$(UNISIM__bufiodqs__bufiodqs_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BUFIODQS.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_unsigned) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BUFIODQS.vhd

$(UNISIM__bufmr) \
$(UNISIM__bufmr__bufmr_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BUFMR.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BUFMR.vhd

$(UNISIM__bufmrce) \
$(UNISIM__bufmrce__bufmrce_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BUFMRCE.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BUFMRCE.vhd

$(UNISIM__bufpll) \
$(UNISIM__bufpll__bufpll_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BUFPLL.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BUFPLL.vhd

$(UNISIM__bufpll_mcb) \
$(UNISIM__bufpll_mcb__bufpll_mcb_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BUFPLL_MCB.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_unsigned) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BUFPLL_MCB.vhd

$(UNISIM__buft) \
$(UNISIM__buft__buft_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/BUFT.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\BUFT.vhd

$(UNISIM__capture_fpgacore) \
$(UNISIM__capture_fpgacore__capture_fpgacore_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CAPTURE_FPGACORE.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CAPTURE_FPGACORE.vhd

$(UNISIM__capture_spartan3) \
$(UNISIM__capture_spartan3__capture_spartan3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CAPTURE_SPARTAN3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CAPTURE_SPARTAN3.vhd

$(UNISIM__capture_spartan3a) \
$(UNISIM__capture_spartan3a__capture_spartan3a_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CAPTURE_SPARTAN3A.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CAPTURE_SPARTAN3A.vhd

$(UNISIM__capture_virtex4) \
$(UNISIM__capture_virtex4__capture_virtex4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CAPTURE_VIRTEX4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CAPTURE_VIRTEX4.vhd

$(UNISIM__capture_virtex5) \
$(UNISIM__capture_virtex5__capture_virtex5_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CAPTURE_VIRTEX5.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CAPTURE_VIRTEX5.vhd

$(UNISIM__capture_virtex6) \
$(UNISIM__capture_virtex6__capture_virtex6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CAPTURE_VIRTEX6.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CAPTURE_VIRTEX6.vhd

$(UNISIM__capturee2) \
$(UNISIM__capturee2__capturee2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CAPTUREE2.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CAPTUREE2.vhd

$(UNISIM__carry4) \
$(UNISIM__carry4__carry4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CARRY4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CARRY4.vhd

$(UNISIM__cfglut5) \
$(UNISIM__cfglut5__cfglut5_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CFGLUT5.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CFGLUT5.vhd

$(UNISIM__clk_div10) \
$(UNISIM__clk_div10__clk_div10_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV10.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV10.vhd

$(UNISIM__clk_div10r) \
$(UNISIM__clk_div10r__clk_div10r_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV10R.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV10R.vhd

$(UNISIM__clk_div10rsd) \
$(UNISIM__clk_div10rsd__clk_div10rsd_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV10RSD.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV10RSD.vhd

$(UNISIM__clk_div10sd) \
$(UNISIM__clk_div10sd__clk_div10sd_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV10SD.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV10SD.vhd

$(UNISIM__clk_div12) \
$(UNISIM__clk_div12__clk_div12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV12.vhd

$(UNISIM__clk_div12r) \
$(UNISIM__clk_div12r__clk_div12r_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV12R.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV12R.vhd

$(UNISIM__clk_div12rsd) \
$(UNISIM__clk_div12rsd__clk_div12rsd_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV12RSD.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV12RSD.vhd

$(UNISIM__clk_div12sd) \
$(UNISIM__clk_div12sd__clk_div12sd_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV12SD.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV12SD.vhd

$(UNISIM__clk_div14) \
$(UNISIM__clk_div14__clk_div14_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV14.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV14.vhd

$(UNISIM__clk_div14r) \
$(UNISIM__clk_div14r__clk_div14r_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV14R.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV14R.vhd

$(UNISIM__clk_div14rsd) \
$(UNISIM__clk_div14rsd__clk_div14rsd_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV14RSD.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV14RSD.vhd

$(UNISIM__clk_div14sd) \
$(UNISIM__clk_div14sd__clk_div14sd_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV14SD.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV14SD.vhd

$(UNISIM__clk_div16) \
$(UNISIM__clk_div16__clk_div16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV16.vhd

$(UNISIM__clk_div16r) \
$(UNISIM__clk_div16r__clk_div16r_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV16R.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV16R.vhd

$(UNISIM__clk_div16rsd) \
$(UNISIM__clk_div16rsd__clk_div16rsd_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV16RSD.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV16RSD.vhd

$(UNISIM__clk_div16sd) \
$(UNISIM__clk_div16sd__clk_div16sd_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV16SD.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV16SD.vhd

$(UNISIM__clk_div2) \
$(UNISIM__clk_div2__clk_div2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV2.vhd

$(UNISIM__clk_div2r) \
$(UNISIM__clk_div2r__clk_div2r_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV2R.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV2R.vhd

$(UNISIM__clk_div2rsd) \
$(UNISIM__clk_div2rsd__clk_div2rsd_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV2RSD.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV2RSD.vhd

$(UNISIM__clk_div2sd) \
$(UNISIM__clk_div2sd__clk_div2sd_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV2SD.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV2SD.vhd

$(UNISIM__clk_div4) \
$(UNISIM__clk_div4__clk_div4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV4.vhd

$(UNISIM__clk_div4r) \
$(UNISIM__clk_div4r__clk_div4r_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV4R.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV4R.vhd

$(UNISIM__clk_div4rsd) \
$(UNISIM__clk_div4rsd__clk_div4rsd_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV4RSD.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV4RSD.vhd

$(UNISIM__clk_div4sd) \
$(UNISIM__clk_div4sd__clk_div4sd_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV4SD.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV4SD.vhd

$(UNISIM__clk_div6) \
$(UNISIM__clk_div6__clk_div6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV6.vhd

$(UNISIM__clk_div6r) \
$(UNISIM__clk_div6r__clk_div6r_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV6R.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV6R.vhd

$(UNISIM__clk_div6rsd) \
$(UNISIM__clk_div6rsd__clk_div6rsd_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV6RSD.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV6RSD.vhd

$(UNISIM__clk_div6sd) \
$(UNISIM__clk_div6sd__clk_div6sd_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV6SD.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV6SD.vhd

$(UNISIM__clk_div8) \
$(UNISIM__clk_div8__clk_div8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV8.vhd

$(UNISIM__clk_div8r) \
$(UNISIM__clk_div8r__clk_div8r_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV8R.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV8R.vhd

$(UNISIM__clk_div8rsd) \
$(UNISIM__clk_div8rsd__clk_div8rsd_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV8RSD.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV8RSD.vhd

$(UNISIM__clk_div8sd) \
$(UNISIM__clk_div8sd__clk_div8sd_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLK_DIV8SD.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLK_DIV8SD.vhd

$(UNISIM__clkdll_maximum_period_check) \
$(UNISIM__clkdll_maximum_period_check__clkdll_maximum_period_check_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLKDLL.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLKDLL.vhd

$(UNISIM__clkdlle) \
$(UNISIM__clkdlle__clkdlle_v) \
$(UNISIM__clkdlle_maximum_period_check) \
$(UNISIM__clkdlle_maximum_period_check__clkdlle_maximum_period_check_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CLKDLLE.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CLKDLLE.vhd

$(UNISIM__config) \
$(UNISIM__config__config_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CONFIG.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CONFIG.vhd

$(UNISIM__crc32) \
$(UNISIM__crc32__crc32_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CRC32.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_signed) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CRC32.vhd

$(UNISIM__crc64) \
$(UNISIM__crc64__crc64_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/CRC64.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_signed) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\CRC64.vhd

$(UNISIM__dcireset) \
$(UNISIM__dcireset__dcireset_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/DCIRESET.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\DCIRESET.vhd

$(UNISIM__dcm_adv) \
$(UNISIM__dcm_adv__dcm_adv_v) \
$(UNISIM__dcm_adv_clock_divide_by_2) \
$(UNISIM__dcm_adv_clock_divide_by_2__dcm_adv_clock_divide_by_2_v) \
$(UNISIM__dcm_adv_clock_lost) \
$(UNISIM__dcm_adv_clock_lost__dcm_adv_clock_lost_v) \
$(UNISIM__dcm_adv_maximum_period_check) \
$(UNISIM__dcm_adv_maximum_period_check__dcm_adv_maximum_period_check_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/DCM_ADV.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\DCM_ADV.vhd

$(UNISIM__dcm_base) \
$(UNISIM__dcm_base__dcm_base_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/DCM_BASE.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\DCM_BASE.vhd

$(UNISIM__dcm_clkgen) \
$(UNISIM__dcm_clkgen__dcm_clkgen_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/DCM_CLKGEN.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\DCM_CLKGEN.vhd

$(UNISIM__dcm__dcm_v) \
$(UNISIM__dcm_clock_divide_by_2) \
$(UNISIM__dcm_clock_divide_by_2__dcm_clock_divide_by_2_v) \
$(UNISIM__dcm_clock_lost) \
$(UNISIM__dcm_clock_lost__dcm_clock_lost_v) \
$(UNISIM__dcm_maximum_period_check) \
$(UNISIM__dcm_maximum_period_check__dcm_maximum_period_check_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/DCM.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__dcm) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\DCM.vhd

$(UNISIM__dcm_ps) \
$(UNISIM__dcm_ps__dcm_ps_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/DCM_PS.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\DCM_PS.vhd

$(UNISIM__dna_port) \
$(UNISIM__dna_port__dna_port_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/DNA_PORT.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\DNA_PORT.vhd

$(UNISIM__dsp48a) \
$(UNISIM__dsp48a__dsp48a_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/DSP48A.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_signed) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\DSP48A.vhd

$(UNISIM__dsp48a1) \
$(UNISIM__dsp48a1__dsp48a1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/DSP48A1.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_signed) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\DSP48A1.vhd

$(UNISIM__dsp48e1) \
$(UNISIM__dsp48e1__dsp48e1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/DSP48E1.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_signed) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\DSP48E1.vhd

$(UNISIM__efuse_usr) \
$(UNISIM__efuse_usr__efuse_usr_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/EFUSE_USR.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\EFUSE_USR.vhd

$(UNISIM__emac) \
$(UNISIM__emac__emac_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/EMAC.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\EMAC.vhd

$(UNISIM__fdce_1) \
$(UNISIM__fdce_1__fdce_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FDCE_1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FDCE_1.vhd

$(UNISIM__fdcp) \
$(UNISIM__fdcp__fdcp_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FDCP.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FDCP.vhd

$(UNISIM__fdcp_1) \
$(UNISIM__fdcp_1__fdcp_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FDCP_1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FDCP_1.vhd

$(UNISIM__fdcpe) \
$(UNISIM__fdcpe__fdcpe_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FDCPE.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FDCPE.vhd

$(UNISIM__fdcpe_1) \
$(UNISIM__fdcpe_1__fdcpe_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FDCPE_1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FDCPE_1.vhd

$(UNISIM__fdd) \
$(UNISIM__fdd__fdd_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FDD.vhd \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__vital_primitives)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FDD.vhd

$(UNISIM__fddc) \
$(UNISIM__fddc__fddc_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FDDC.vhd \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__vital_primitives)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FDDC.vhd

$(UNISIM__fddce) \
$(UNISIM__fddce__fddce_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FDDCE.vhd \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__vital_primitives)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FDDCE.vhd

$(UNISIM__fddcp) \
$(UNISIM__fddcp__fddcp_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FDDCP.vhd \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__vital_primitives)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FDDCP.vhd

$(UNISIM__fddcpe) \
$(UNISIM__fddcpe__fddcpe_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FDDCPE.vhd \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__vital_primitives)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FDDCPE.vhd

$(UNISIM__fddp) \
$(UNISIM__fddp__fddp_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FDDP.vhd \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__vital_primitives)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FDDP.vhd

$(UNISIM__fddpe) \
$(UNISIM__fddpe__fddpe_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FDDPE.vhd \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__vital_primitives)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FDDPE.vhd

$(UNISIM__fddrcpe) \
$(UNISIM__fddrcpe__fddrcpe_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FDDRCPE.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FDDRCPE.vhd

$(UNISIM__fde_1) \
$(UNISIM__fde_1__fde_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FDE_1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FDE_1.vhd

$(UNISIM__fdp_1) \
$(UNISIM__fdp_1__fdp_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FDP_1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FDP_1.vhd

$(UNISIM__fdpe_1) \
$(UNISIM__fdpe_1__fdpe_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FDPE_1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FDPE_1.vhd

$(UNISIM__fdr_1) \
$(UNISIM__fdr_1__fdr_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FDR_1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FDR_1.vhd

$(UNISIM__fdre_1) \
$(UNISIM__fdre_1__fdre_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FDRE_1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FDRE_1.vhd

$(UNISIM__fdrs_1) \
$(UNISIM__fdrs_1__fdrs_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FDRS_1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FDRS_1.vhd

$(UNISIM__fdrse_1) \
$(UNISIM__fdrse_1__fdrse_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FDRSE_1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FDRSE_1.vhd

$(UNISIM__fds_1) \
$(UNISIM__fds_1__fds_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FDS_1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FDS_1.vhd

$(UNISIM__fdse_1) \
$(UNISIM__fdse_1__fdse_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FDSE_1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FDSE_1.vhd

$(UNISIM__fifo16) \
$(UNISIM__fifo16__fifo16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FIFO16.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FIFO16.vhd

$(UNISIM__fifo18) \
$(UNISIM__fifo18__fifo18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FIFO18.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FIFO18.vhd

$(UNISIM__fifo18_36) \
$(UNISIM__fifo18_36__fifo18_36_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FIFO18_36.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FIFO18_36.vhd

$(UNISIM__ff18_internal_vhdl) \
$(UNISIM__ff18_internal_vhdl__ff18_internal_vhdl_v) \
$(UNISIM__fifo18e1) \
$(UNISIM__fifo18e1__fifo18e1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FIFO18E1.vhd \
		$(IEEE__std_logic_arith) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FIFO18E1.vhd

$(UNISIM__fifo36) \
$(UNISIM__fifo36__fifo36_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FIFO36.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FIFO36.vhd

$(UNISIM__fifo36_72) \
$(UNISIM__fifo36_72__fifo36_72_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FIFO36_72.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FIFO36_72.vhd

$(UNISIM__fifo36_72_exp) \
$(UNISIM__fifo36_72_exp__fifo36_72_exp_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FIFO36_72_EXP.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FIFO36_72_EXP.vhd

$(UNISIM__fifo36_exp) \
$(UNISIM__fifo36_exp__fifo36_exp_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FIFO36_EXP.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FIFO36_EXP.vhd

$(UNISIM__ff36_internal_vhdl) \
$(UNISIM__ff36_internal_vhdl__ff36_internal_vhdl_v) \
$(UNISIM__fifo36e1) \
$(UNISIM__fifo36e1__fifo36e1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FIFO36E1.vhd \
		$(IEEE__std_logic_arith) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FIFO36E1.vhd

$(UNISIM__fmap) \
$(UNISIM__fmap__fmap_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FMAP.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FMAP.vhd

$(UNISIM__frame_ecc_virtex4) \
$(UNISIM__frame_ecc_virtex4__frame_ecc_virtex4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FRAME_ECC_VIRTEX4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FRAME_ECC_VIRTEX4.vhd

$(UNISIM__frame_ecc_virtex5) \
$(UNISIM__frame_ecc_virtex5__frame_ecc_virtex5_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FRAME_ECC_VIRTEX5.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FRAME_ECC_VIRTEX5.vhd

$(UNISIM__frame_ecc_virtex6) \
$(UNISIM__frame_ecc_virtex6__frame_ecc_virtex6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FRAME_ECC_VIRTEX6.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FRAME_ECC_VIRTEX6.vhd

$(UNISIM__frame_ecce2) \
$(UNISIM__frame_ecce2__frame_ecce2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FRAME_ECCE2.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FRAME_ECCE2.vhd

$(UNISIM__ftc) \
$(UNISIM__ftc__ftc_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FTC.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FTC.vhd

$(UNISIM__ftcp) \
$(UNISIM__ftcp__ftcp_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FTCP.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FTCP.vhd

$(UNISIM__ftp) \
$(UNISIM__ftp__ftp_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/FTP.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\FTP.vhd

$(UNISIM__gt11) \
$(UNISIM__gt11__gt11_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/GT11.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\GT11.vhd

$(UNISIM__gt11_custom) \
$(UNISIM__gt11_custom__gt11_custom_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/GT11_CUSTOM.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\GT11_CUSTOM.vhd

$(UNISIM__gt11_dual) \
$(UNISIM__gt11_dual__gt11_dual_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/GT11_DUAL.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\GT11_DUAL.vhd

$(UNISIM__gt11clk) \
$(UNISIM__gt11clk__gt11clk_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/GT11CLK.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\GT11CLK.vhd

$(UNISIM__gt11clk_mgt) \
$(UNISIM__gt11clk_mgt__gt11clk_mgt_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/GT11CLK_MGT.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\GT11CLK_MGT.vhd

$(UNISIM__gthe1_quad) \
$(UNISIM__gthe1_quad__gthe1_quad_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/GTHE1_QUAD.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\GTHE1_QUAD.vhd

$(UNISIM__gthe2_channel) \
$(UNISIM__gthe2_channel__gthe2_channel_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/GTHE2_CHANNEL.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\GTHE2_CHANNEL.vhd

$(UNISIM__gthe2_common) \
$(UNISIM__gthe2_common__gthe2_common_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/GTHE2_COMMON.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\GTHE2_COMMON.vhd

$(UNISIM__gtp_dual) \
$(UNISIM__gtp_dual__gtp_dual_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/GTP_DUAL.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\GTP_DUAL.vhd

$(UNISIM__gtpa1_dual) \
$(UNISIM__gtpa1_dual__gtpa1_dual_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/GTPA1_DUAL.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\GTPA1_DUAL.vhd

$(UNISIM__gtpe2_channel) \
$(UNISIM__gtpe2_channel__gtpe2_channel_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/GTPE2_CHANNEL.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\GTPE2_CHANNEL.vhd

$(UNISIM__gtpe2_common) \
$(UNISIM__gtpe2_common__gtpe2_common_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/GTPE2_COMMON.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\GTPE2_COMMON.vhd

$(UNISIM__gtx_dual) \
$(UNISIM__gtx_dual__gtx_dual_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/GTX_DUAL.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\GTX_DUAL.vhd

$(UNISIM__gtxe1) \
$(UNISIM__gtxe1__gtxe1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/GTXE1.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\GTXE1.vhd

$(UNISIM__gtxe2_channel) \
$(UNISIM__gtxe2_channel__gtxe2_channel_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/GTXE2_CHANNEL.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\GTXE2_CHANNEL.vhd

$(UNISIM__gtxe2_common) \
$(UNISIM__gtxe2_common__gtxe2_common_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/GTXE2_COMMON.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\GTXE2_COMMON.vhd

$(UNISIM__ibuf__ibuf_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF.vhd \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ibuf)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF.vhd

$(UNISIM__ibuf_agp) \
$(UNISIM__ibuf_agp__ibuf_agp_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_AGP.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_AGP.vhd

$(UNISIM__ibuf_ctt) \
$(UNISIM__ibuf_ctt__ibuf_ctt_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_CTT.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_CTT.vhd

$(UNISIM__ibuf_dly_adj) \
$(UNISIM__ibuf_dly_adj__ibuf_dly_adj_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_DLY_ADJ.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_DLY_ADJ.vhd

$(UNISIM__ibuf_gtl) \
$(UNISIM__ibuf_gtl__ibuf_gtl_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_GTL.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_GTL.vhd

$(UNISIM__ibuf_gtl_dci) \
$(UNISIM__ibuf_gtl_dci__ibuf_gtl_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_GTL_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_GTL_DCI.vhd

$(UNISIM__ibuf_gtlp) \
$(UNISIM__ibuf_gtlp__ibuf_gtlp_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_GTLP.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_GTLP.vhd

$(UNISIM__ibuf_gtlp_dci) \
$(UNISIM__ibuf_gtlp_dci__ibuf_gtlp_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_GTLP_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_GTLP_DCI.vhd

$(UNISIM__ibuf_hstl_i) \
$(UNISIM__ibuf_hstl_i__ibuf_hstl_i_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_HSTL_I.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_HSTL_I.vhd

$(UNISIM__ibuf_hstl_i_18) \
$(UNISIM__ibuf_hstl_i_18__ibuf_hstl_i_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_HSTL_I_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_HSTL_I_18.vhd

$(UNISIM__ibuf_hstl_i_dci) \
$(UNISIM__ibuf_hstl_i_dci__ibuf_hstl_i_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_HSTL_I_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_HSTL_I_DCI.vhd

$(UNISIM__ibuf_hstl_i_dci_18) \
$(UNISIM__ibuf_hstl_i_dci_18__ibuf_hstl_i_dci_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_HSTL_I_DCI_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_HSTL_I_DCI_18.vhd

$(UNISIM__ibuf_hstl_ii) \
$(UNISIM__ibuf_hstl_ii__ibuf_hstl_ii_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_HSTL_II.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_HSTL_II.vhd

$(UNISIM__ibuf_hstl_ii_18) \
$(UNISIM__ibuf_hstl_ii_18__ibuf_hstl_ii_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_HSTL_II_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_HSTL_II_18.vhd

$(UNISIM__ibuf_hstl_ii_dci) \
$(UNISIM__ibuf_hstl_ii_dci__ibuf_hstl_ii_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_HSTL_II_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_HSTL_II_DCI.vhd

$(UNISIM__ibuf_hstl_ii_dci_18) \
$(UNISIM__ibuf_hstl_ii_dci_18__ibuf_hstl_ii_dci_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_HSTL_II_DCI_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_HSTL_II_DCI_18.vhd

$(UNISIM__ibuf_hstl_iii) \
$(UNISIM__ibuf_hstl_iii__ibuf_hstl_iii_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_HSTL_III.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_HSTL_III.vhd

$(UNISIM__ibuf_hstl_iii_18) \
$(UNISIM__ibuf_hstl_iii_18__ibuf_hstl_iii_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_HSTL_III_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_HSTL_III_18.vhd

$(UNISIM__ibuf_hstl_iii_dci) \
$(UNISIM__ibuf_hstl_iii_dci__ibuf_hstl_iii_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_HSTL_III_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_HSTL_III_DCI.vhd

$(UNISIM__ibuf_hstl_iii_dci_18) \
$(UNISIM__ibuf_hstl_iii_dci_18__ibuf_hstl_iii_dci_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_HSTL_III_DCI_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_HSTL_III_DCI_18.vhd

$(UNISIM__ibuf_hstl_iv) \
$(UNISIM__ibuf_hstl_iv__ibuf_hstl_iv_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_HSTL_IV.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_HSTL_IV.vhd

$(UNISIM__ibuf_hstl_iv_18) \
$(UNISIM__ibuf_hstl_iv_18__ibuf_hstl_iv_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_HSTL_IV_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_HSTL_IV_18.vhd

$(UNISIM__ibuf_hstl_iv_dci) \
$(UNISIM__ibuf_hstl_iv_dci__ibuf_hstl_iv_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_HSTL_IV_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_HSTL_IV_DCI.vhd

$(UNISIM__ibuf_hstl_iv_dci_18) \
$(UNISIM__ibuf_hstl_iv_dci_18__ibuf_hstl_iv_dci_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_HSTL_IV_DCI_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_HSTL_IV_DCI_18.vhd

$(UNISIM__ibuf_ibufdisable) \
$(UNISIM__ibuf_ibufdisable__ibuf_ibufdisable_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_IBUFDISABLE.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_IBUFDISABLE.vhd

$(UNISIM__ibuf_intermdisable) \
$(UNISIM__ibuf_intermdisable__ibuf_intermdisable_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_INTERMDISABLE.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_INTERMDISABLE.vhd

$(UNISIM__ibuf_lvcmos12) \
$(UNISIM__ibuf_lvcmos12__ibuf_lvcmos12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_LVCMOS12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_LVCMOS12.vhd

$(UNISIM__ibuf_lvcmos15) \
$(UNISIM__ibuf_lvcmos15__ibuf_lvcmos15_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_LVCMOS15.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_LVCMOS15.vhd

$(UNISIM__ibuf_lvcmos18) \
$(UNISIM__ibuf_lvcmos18__ibuf_lvcmos18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_LVCMOS18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_LVCMOS18.vhd

$(UNISIM__ibuf_lvcmos2) \
$(UNISIM__ibuf_lvcmos2__ibuf_lvcmos2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_LVCMOS2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_LVCMOS2.vhd

$(UNISIM__ibuf_lvcmos25) \
$(UNISIM__ibuf_lvcmos25__ibuf_lvcmos25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_LVCMOS25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_LVCMOS25.vhd

$(UNISIM__ibuf_lvcmos33) \
$(UNISIM__ibuf_lvcmos33__ibuf_lvcmos33_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_LVCMOS33.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_LVCMOS33.vhd

$(UNISIM__ibuf_lvdci_15) \
$(UNISIM__ibuf_lvdci_15__ibuf_lvdci_15_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_LVDCI_15.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_LVDCI_15.vhd

$(UNISIM__ibuf_lvdci_18) \
$(UNISIM__ibuf_lvdci_18__ibuf_lvdci_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_LVDCI_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_LVDCI_18.vhd

$(UNISIM__ibuf_lvdci_25) \
$(UNISIM__ibuf_lvdci_25__ibuf_lvdci_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_LVDCI_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_LVDCI_25.vhd

$(UNISIM__ibuf_lvdci_33) \
$(UNISIM__ibuf_lvdci_33__ibuf_lvdci_33_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_LVDCI_33.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_LVDCI_33.vhd

$(UNISIM__ibuf_lvdci_dv2_15) \
$(UNISIM__ibuf_lvdci_dv2_15__ibuf_lvdci_dv2_15_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_LVDCI_DV2_15.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_LVDCI_DV2_15.vhd

$(UNISIM__ibuf_lvdci_dv2_18) \
$(UNISIM__ibuf_lvdci_dv2_18__ibuf_lvdci_dv2_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_LVDCI_DV2_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_LVDCI_DV2_18.vhd

$(UNISIM__ibuf_lvdci_dv2_25) \
$(UNISIM__ibuf_lvdci_dv2_25__ibuf_lvdci_dv2_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_LVDCI_DV2_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_LVDCI_DV2_25.vhd

$(UNISIM__ibuf_lvdci_dv2_33) \
$(UNISIM__ibuf_lvdci_dv2_33__ibuf_lvdci_dv2_33_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_LVDCI_DV2_33.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_LVDCI_DV2_33.vhd

$(UNISIM__ibuf_lvds) \
$(UNISIM__ibuf_lvds__ibuf_lvds_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_LVDS.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_LVDS.vhd

$(UNISIM__ibuf_lvpecl) \
$(UNISIM__ibuf_lvpecl__ibuf_lvpecl_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_LVPECL.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_LVPECL.vhd

$(UNISIM__ibuf_lvttl) \
$(UNISIM__ibuf_lvttl__ibuf_lvttl_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_LVTTL.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_LVTTL.vhd

$(UNISIM__ibuf_pci33_3) \
$(UNISIM__ibuf_pci33_3__ibuf_pci33_3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_PCI33_3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_PCI33_3.vhd

$(UNISIM__ibuf_pci33_5) \
$(UNISIM__ibuf_pci33_5__ibuf_pci33_5_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_PCI33_5.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_PCI33_5.vhd

$(UNISIM__ibuf_pci66_3) \
$(UNISIM__ibuf_pci66_3__ibuf_pci66_3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_PCI66_3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_PCI66_3.vhd

$(UNISIM__ibuf_pcix) \
$(UNISIM__ibuf_pcix__ibuf_pcix_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_PCIX.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_PCIX.vhd

$(UNISIM__ibuf_pcix66_3) \
$(UNISIM__ibuf_pcix66_3__ibuf_pcix66_3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_PCIX66_3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_PCIX66_3.vhd

$(UNISIM__ibuf_sstl18_i) \
$(UNISIM__ibuf_sstl18_i__ibuf_sstl18_i_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_SSTL18_I.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_SSTL18_I.vhd

$(UNISIM__ibuf_sstl18_i_dci) \
$(UNISIM__ibuf_sstl18_i_dci__ibuf_sstl18_i_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_SSTL18_I_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_SSTL18_I_DCI.vhd

$(UNISIM__ibuf_sstl18_ii) \
$(UNISIM__ibuf_sstl18_ii__ibuf_sstl18_ii_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_SSTL18_II.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_SSTL18_II.vhd

$(UNISIM__ibuf_sstl18_ii_dci) \
$(UNISIM__ibuf_sstl18_ii_dci__ibuf_sstl18_ii_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_SSTL18_II_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_SSTL18_II_DCI.vhd

$(UNISIM__ibuf_sstl2_i) \
$(UNISIM__ibuf_sstl2_i__ibuf_sstl2_i_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_SSTL2_I.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_SSTL2_I.vhd

$(UNISIM__ibuf_sstl2_i_dci) \
$(UNISIM__ibuf_sstl2_i_dci__ibuf_sstl2_i_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_SSTL2_I_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_SSTL2_I_DCI.vhd

$(UNISIM__ibuf_sstl2_ii) \
$(UNISIM__ibuf_sstl2_ii__ibuf_sstl2_ii_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_SSTL2_II.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_SSTL2_II.vhd

$(UNISIM__ibuf_sstl2_ii_dci) \
$(UNISIM__ibuf_sstl2_ii_dci__ibuf_sstl2_ii_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_SSTL2_II_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_SSTL2_II_DCI.vhd

$(UNISIM__ibuf_sstl3_i) \
$(UNISIM__ibuf_sstl3_i__ibuf_sstl3_i_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_SSTL3_I.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_SSTL3_I.vhd

$(UNISIM__ibuf_sstl3_i_dci) \
$(UNISIM__ibuf_sstl3_i_dci__ibuf_sstl3_i_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_SSTL3_I_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_SSTL3_I_DCI.vhd

$(UNISIM__ibuf_sstl3_ii) \
$(UNISIM__ibuf_sstl3_ii__ibuf_sstl3_ii_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_SSTL3_II.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_SSTL3_II.vhd

$(UNISIM__ibuf_sstl3_ii_dci) \
$(UNISIM__ibuf_sstl3_ii_dci__ibuf_sstl3_ii_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUF_SSTL3_II_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUF_SSTL3_II_DCI.vhd

$(UNISIM__ibufds__ibufds_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFDS.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ibufds)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFDS.vhd

$(UNISIM__ibufds_blvds_25) \
$(UNISIM__ibufds_blvds_25__ibufds_blvds_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFDS_BLVDS_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFDS_BLVDS_25.vhd

$(UNISIM__ibufds_diff_out) \
$(UNISIM__ibufds_diff_out__ibufds_diff_out_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFDS_DIFF_OUT.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFDS_DIFF_OUT.vhd

$(UNISIM__ibufds_diff_out_ibufdisable) \
$(UNISIM__ibufds_diff_out_ibufdisable__ibufds_diff_out_ibufdisable_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFDS_DIFF_OUT_IBUFDISABLE.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFDS_DIFF_OUT_IBUFDISABLE.vhd

$(UNISIM__ibufds_diff_out_intermdisable) \
$(UNISIM__ibufds_diff_out_intermdisable__ibufds_diff_out_intermdisable_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFDS_DIFF_OUT_INTERMDISABLE.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFDS_DIFF_OUT_INTERMDISABLE.vhd

$(UNISIM__ibufds_dly_adj) \
$(UNISIM__ibufds_dly_adj__ibufds_dly_adj_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFDS_DLY_ADJ.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFDS_DLY_ADJ.vhd

$(UNISIM__ibufds_gte2) \
$(UNISIM__ibufds_gte2__ibufds_gte2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFDS_GTE2.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_unsigned) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFDS_GTE2.vhd

$(UNISIM__ibufds_gthe1) \
$(UNISIM__ibufds_gthe1__ibufds_gthe1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFDS_GTHE1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFDS_GTHE1.vhd

$(UNISIM__ibufds_ibufdisable) \
$(UNISIM__ibufds_ibufdisable__ibufds_ibufdisable_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFDS_IBUFDISABLE.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFDS_IBUFDISABLE.vhd

$(UNISIM__ibufds_intermdisable) \
$(UNISIM__ibufds_intermdisable__ibufds_intermdisable_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFDS_INTERMDISABLE.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFDS_INTERMDISABLE.vhd

$(UNISIM__ibufds_ldt_25) \
$(UNISIM__ibufds_ldt_25__ibufds_ldt_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFDS_LDT_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFDS_LDT_25.vhd

$(UNISIM__ibufds_lvds_25__ibufds_lvds_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFDS_LVDS_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ibufds_lvds_25)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFDS_LVDS_25.vhd

$(UNISIM__ibufds_lvds_25_dci) \
$(UNISIM__ibufds_lvds_25_dci__ibufds_lvds_25_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFDS_LVDS_25_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFDS_LVDS_25_DCI.vhd

$(UNISIM__ibufds_lvds_33__ibufds_lvds_33_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFDS_LVDS_33.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ibufds_lvds_33)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFDS_LVDS_33.vhd

$(UNISIM__ibufds_lvds_33_dci) \
$(UNISIM__ibufds_lvds_33_dci__ibufds_lvds_33_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFDS_LVDS_33_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFDS_LVDS_33_DCI.vhd

$(UNISIM__ibufds_lvdsext_25) \
$(UNISIM__ibufds_lvdsext_25__ibufds_lvdsext_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFDS_LVDSEXT_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFDS_LVDSEXT_25.vhd

$(UNISIM__ibufds_lvdsext_25_dci) \
$(UNISIM__ibufds_lvdsext_25_dci__ibufds_lvdsext_25_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFDS_LVDSEXT_25_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFDS_LVDSEXT_25_DCI.vhd

$(UNISIM__ibufds_lvdsext_33) \
$(UNISIM__ibufds_lvdsext_33__ibufds_lvdsext_33_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFDS_LVDSEXT_33.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFDS_LVDSEXT_33.vhd

$(UNISIM__ibufds_lvdsext_33_dci) \
$(UNISIM__ibufds_lvdsext_33_dci__ibufds_lvdsext_33_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFDS_LVDSEXT_33_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFDS_LVDSEXT_33_DCI.vhd

$(UNISIM__ibufds_lvpecl_25) \
$(UNISIM__ibufds_lvpecl_25__ibufds_lvpecl_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFDS_LVPECL_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFDS_LVPECL_25.vhd

$(UNISIM__ibufds_lvpecl_33) \
$(UNISIM__ibufds_lvpecl_33__ibufds_lvpecl_33_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFDS_LVPECL_33.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFDS_LVPECL_33.vhd

$(UNISIM__ibufds_ulvds_25) \
$(UNISIM__ibufds_ulvds_25__ibufds_ulvds_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFDS_ULVDS_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFDS_ULVDS_25.vhd

$(UNISIM__ibufg__ibufg_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ibufg)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG.vhd

$(UNISIM__ibufg_agp) \
$(UNISIM__ibufg_agp__ibufg_agp_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_AGP.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_AGP.vhd

$(UNISIM__ibufg_ctt) \
$(UNISIM__ibufg_ctt__ibufg_ctt_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_CTT.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_CTT.vhd

$(UNISIM__ibufg_gtl) \
$(UNISIM__ibufg_gtl__ibufg_gtl_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_GTL.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_GTL.vhd

$(UNISIM__ibufg_gtl_dci) \
$(UNISIM__ibufg_gtl_dci__ibufg_gtl_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_GTL_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_GTL_DCI.vhd

$(UNISIM__ibufg_gtlp) \
$(UNISIM__ibufg_gtlp__ibufg_gtlp_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_GTLP.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_GTLP.vhd

$(UNISIM__ibufg_gtlp_dci) \
$(UNISIM__ibufg_gtlp_dci__ibufg_gtlp_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_GTLP_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_GTLP_DCI.vhd

$(UNISIM__ibufg_hstl_i) \
$(UNISIM__ibufg_hstl_i__ibufg_hstl_i_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_HSTL_I.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_HSTL_I.vhd

$(UNISIM__ibufg_hstl_i_18) \
$(UNISIM__ibufg_hstl_i_18__ibufg_hstl_i_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_HSTL_I_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_HSTL_I_18.vhd

$(UNISIM__ibufg_hstl_i_dci) \
$(UNISIM__ibufg_hstl_i_dci__ibufg_hstl_i_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_HSTL_I_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_HSTL_I_DCI.vhd

$(UNISIM__ibufg_hstl_i_dci_18) \
$(UNISIM__ibufg_hstl_i_dci_18__ibufg_hstl_i_dci_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_HSTL_I_DCI_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_HSTL_I_DCI_18.vhd

$(UNISIM__ibufg_hstl_ii) \
$(UNISIM__ibufg_hstl_ii__ibufg_hstl_ii_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_HSTL_II.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_HSTL_II.vhd

$(UNISIM__ibufg_hstl_ii_18) \
$(UNISIM__ibufg_hstl_ii_18__ibufg_hstl_ii_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_HSTL_II_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_HSTL_II_18.vhd

$(UNISIM__ibufg_hstl_ii_dci) \
$(UNISIM__ibufg_hstl_ii_dci__ibufg_hstl_ii_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_HSTL_II_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_HSTL_II_DCI.vhd

$(UNISIM__ibufg_hstl_ii_dci_18) \
$(UNISIM__ibufg_hstl_ii_dci_18__ibufg_hstl_ii_dci_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_HSTL_II_DCI_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_HSTL_II_DCI_18.vhd

$(UNISIM__ibufg_hstl_iii) \
$(UNISIM__ibufg_hstl_iii__ibufg_hstl_iii_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_HSTL_III.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_HSTL_III.vhd

$(UNISIM__ibufg_hstl_iii_18) \
$(UNISIM__ibufg_hstl_iii_18__ibufg_hstl_iii_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_HSTL_III_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_HSTL_III_18.vhd

$(UNISIM__ibufg_hstl_iii_dci) \
$(UNISIM__ibufg_hstl_iii_dci__ibufg_hstl_iii_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_HSTL_III_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_HSTL_III_DCI.vhd

$(UNISIM__ibufg_hstl_iii_dci_18) \
$(UNISIM__ibufg_hstl_iii_dci_18__ibufg_hstl_iii_dci_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_HSTL_III_DCI_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_HSTL_III_DCI_18.vhd

$(UNISIM__ibufg_hstl_iv) \
$(UNISIM__ibufg_hstl_iv__ibufg_hstl_iv_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_HSTL_IV.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_HSTL_IV.vhd

$(UNISIM__ibufg_hstl_iv_18) \
$(UNISIM__ibufg_hstl_iv_18__ibufg_hstl_iv_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_HSTL_IV_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_HSTL_IV_18.vhd

$(UNISIM__ibufg_hstl_iv_dci) \
$(UNISIM__ibufg_hstl_iv_dci__ibufg_hstl_iv_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_HSTL_IV_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_HSTL_IV_DCI.vhd

$(UNISIM__ibufg_hstl_iv_dci_18) \
$(UNISIM__ibufg_hstl_iv_dci_18__ibufg_hstl_iv_dci_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_HSTL_IV_DCI_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_HSTL_IV_DCI_18.vhd

$(UNISIM__ibufg_lvcmos12) \
$(UNISIM__ibufg_lvcmos12__ibufg_lvcmos12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_LVCMOS12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_LVCMOS12.vhd

$(UNISIM__ibufg_lvcmos15) \
$(UNISIM__ibufg_lvcmos15__ibufg_lvcmos15_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_LVCMOS15.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_LVCMOS15.vhd

$(UNISIM__ibufg_lvcmos18) \
$(UNISIM__ibufg_lvcmos18__ibufg_lvcmos18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_LVCMOS18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_LVCMOS18.vhd

$(UNISIM__ibufg_lvcmos2) \
$(UNISIM__ibufg_lvcmos2__ibufg_lvcmos2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_LVCMOS2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_LVCMOS2.vhd

$(UNISIM__ibufg_lvcmos25) \
$(UNISIM__ibufg_lvcmos25__ibufg_lvcmos25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_LVCMOS25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_LVCMOS25.vhd

$(UNISIM__ibufg_lvcmos33) \
$(UNISIM__ibufg_lvcmos33__ibufg_lvcmos33_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_LVCMOS33.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_LVCMOS33.vhd

$(UNISIM__ibufg_lvdci_15) \
$(UNISIM__ibufg_lvdci_15__ibufg_lvdci_15_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_LVDCI_15.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_LVDCI_15.vhd

$(UNISIM__ibufg_lvdci_18) \
$(UNISIM__ibufg_lvdci_18__ibufg_lvdci_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_LVDCI_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_LVDCI_18.vhd

$(UNISIM__ibufg_lvdci_25) \
$(UNISIM__ibufg_lvdci_25__ibufg_lvdci_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_LVDCI_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_LVDCI_25.vhd

$(UNISIM__ibufg_lvdci_33) \
$(UNISIM__ibufg_lvdci_33__ibufg_lvdci_33_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_LVDCI_33.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_LVDCI_33.vhd

$(UNISIM__ibufg_lvdci_dv2_15) \
$(UNISIM__ibufg_lvdci_dv2_15__ibufg_lvdci_dv2_15_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_LVDCI_DV2_15.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_LVDCI_DV2_15.vhd

$(UNISIM__ibufg_lvdci_dv2_18) \
$(UNISIM__ibufg_lvdci_dv2_18__ibufg_lvdci_dv2_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_LVDCI_DV2_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_LVDCI_DV2_18.vhd

$(UNISIM__ibufg_lvdci_dv2_25) \
$(UNISIM__ibufg_lvdci_dv2_25__ibufg_lvdci_dv2_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_LVDCI_DV2_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_LVDCI_DV2_25.vhd

$(UNISIM__ibufg_lvdci_dv2_33) \
$(UNISIM__ibufg_lvdci_dv2_33__ibufg_lvdci_dv2_33_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_LVDCI_DV2_33.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_LVDCI_DV2_33.vhd

$(UNISIM__ibufg_lvds) \
$(UNISIM__ibufg_lvds__ibufg_lvds_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_LVDS.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_LVDS.vhd

$(UNISIM__ibufg_lvpecl) \
$(UNISIM__ibufg_lvpecl__ibufg_lvpecl_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_LVPECL.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_LVPECL.vhd

$(UNISIM__ibufg_lvttl) \
$(UNISIM__ibufg_lvttl__ibufg_lvttl_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_LVTTL.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_LVTTL.vhd

$(UNISIM__ibufg_pci33_3) \
$(UNISIM__ibufg_pci33_3__ibufg_pci33_3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_PCI33_3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_PCI33_3.vhd

$(UNISIM__ibufg_pci33_5) \
$(UNISIM__ibufg_pci33_5__ibufg_pci33_5_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_PCI33_5.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_PCI33_5.vhd

$(UNISIM__ibufg_pci66_3) \
$(UNISIM__ibufg_pci66_3__ibufg_pci66_3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_PCI66_3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_PCI66_3.vhd

$(UNISIM__ibufg_pcix) \
$(UNISIM__ibufg_pcix__ibufg_pcix_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_PCIX.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_PCIX.vhd

$(UNISIM__ibufg_pcix66_3) \
$(UNISIM__ibufg_pcix66_3__ibufg_pcix66_3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_PCIX66_3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_PCIX66_3.vhd

$(UNISIM__ibufg_sstl18_i) \
$(UNISIM__ibufg_sstl18_i__ibufg_sstl18_i_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_SSTL18_I.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_SSTL18_I.vhd

$(UNISIM__ibufg_sstl18_i_dci) \
$(UNISIM__ibufg_sstl18_i_dci__ibufg_sstl18_i_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_SSTL18_I_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_SSTL18_I_DCI.vhd

$(UNISIM__ibufg_sstl18_ii) \
$(UNISIM__ibufg_sstl18_ii__ibufg_sstl18_ii_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_SSTL18_II.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_SSTL18_II.vhd

$(UNISIM__ibufg_sstl18_ii_dci) \
$(UNISIM__ibufg_sstl18_ii_dci__ibufg_sstl18_ii_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_SSTL18_II_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_SSTL18_II_DCI.vhd

$(UNISIM__ibufg_sstl2_i) \
$(UNISIM__ibufg_sstl2_i__ibufg_sstl2_i_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_SSTL2_I.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_SSTL2_I.vhd

$(UNISIM__ibufg_sstl2_i_dci) \
$(UNISIM__ibufg_sstl2_i_dci__ibufg_sstl2_i_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_SSTL2_I_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_SSTL2_I_DCI.vhd

$(UNISIM__ibufg_sstl2_ii) \
$(UNISIM__ibufg_sstl2_ii__ibufg_sstl2_ii_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_SSTL2_II.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_SSTL2_II.vhd

$(UNISIM__ibufg_sstl2_ii_dci) \
$(UNISIM__ibufg_sstl2_ii_dci__ibufg_sstl2_ii_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_SSTL2_II_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_SSTL2_II_DCI.vhd

$(UNISIM__ibufg_sstl3_i) \
$(UNISIM__ibufg_sstl3_i__ibufg_sstl3_i_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_SSTL3_I.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_SSTL3_I.vhd

$(UNISIM__ibufg_sstl3_i_dci) \
$(UNISIM__ibufg_sstl3_i_dci__ibufg_sstl3_i_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_SSTL3_I_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_SSTL3_I_DCI.vhd

$(UNISIM__ibufg_sstl3_ii) \
$(UNISIM__ibufg_sstl3_ii__ibufg_sstl3_ii_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_SSTL3_II.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_SSTL3_II.vhd

$(UNISIM__ibufg_sstl3_ii_dci) \
$(UNISIM__ibufg_sstl3_ii_dci__ibufg_sstl3_ii_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFG_SSTL3_II_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFG_SSTL3_II_DCI.vhd

$(UNISIM__ibufgds__ibufgds_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFGDS.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ibufgds)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFGDS.vhd

$(UNISIM__ibufgds_blvds_25) \
$(UNISIM__ibufgds_blvds_25__ibufgds_blvds_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFGDS_BLVDS_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFGDS_BLVDS_25.vhd

$(UNISIM__ibufgds_diff_out) \
$(UNISIM__ibufgds_diff_out__ibufgds_diff_out_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFGDS_DIFF_OUT.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFGDS_DIFF_OUT.vhd

$(UNISIM__ibufgds_ldt_25) \
$(UNISIM__ibufgds_ldt_25__ibufgds_ldt_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFGDS_LDT_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFGDS_LDT_25.vhd

$(UNISIM__ibufgds_lvds_25__ibufgds_lvds_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFGDS_LVDS_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ibufgds_lvds_25)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFGDS_LVDS_25.vhd

$(UNISIM__ibufgds_lvds_25_dci) \
$(UNISIM__ibufgds_lvds_25_dci__ibufgds_lvds_25_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFGDS_LVDS_25_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFGDS_LVDS_25_DCI.vhd

$(UNISIM__ibufgds_lvds_33__ibufgds_lvds_33_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFGDS_LVDS_33.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ibufgds_lvds_33)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFGDS_LVDS_33.vhd

$(UNISIM__ibufgds_lvds_33_dci) \
$(UNISIM__ibufgds_lvds_33_dci__ibufgds_lvds_33_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFGDS_LVDS_33_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFGDS_LVDS_33_DCI.vhd

$(UNISIM__ibufgds_lvdsext_25) \
$(UNISIM__ibufgds_lvdsext_25__ibufgds_lvdsext_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFGDS_LVDSEXT_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFGDS_LVDSEXT_25.vhd

$(UNISIM__ibufgds_lvdsext_25_dci) \
$(UNISIM__ibufgds_lvdsext_25_dci__ibufgds_lvdsext_25_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFGDS_LVDSEXT_25_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFGDS_LVDSEXT_25_DCI.vhd

$(UNISIM__ibufgds_lvdsext_33) \
$(UNISIM__ibufgds_lvdsext_33__ibufgds_lvdsext_33_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFGDS_LVDSEXT_33.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFGDS_LVDSEXT_33.vhd

$(UNISIM__ibufgds_lvdsext_33_dci) \
$(UNISIM__ibufgds_lvdsext_33_dci__ibufgds_lvdsext_33_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFGDS_LVDSEXT_33_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFGDS_LVDSEXT_33_DCI.vhd

$(UNISIM__ibufgds_lvpecl_25) \
$(UNISIM__ibufgds_lvpecl_25__ibufgds_lvpecl_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFGDS_LVPECL_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFGDS_LVPECL_25.vhd

$(UNISIM__ibufgds_lvpecl_33) \
$(UNISIM__ibufgds_lvpecl_33__ibufgds_lvpecl_33_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFGDS_LVPECL_33.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFGDS_LVPECL_33.vhd

$(UNISIM__ibufgds_ulvds_25) \
$(UNISIM__ibufgds_ulvds_25__ibufgds_ulvds_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IBUFGDS_ULVDS_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IBUFGDS_ULVDS_25.vhd

$(UNISIM__icap_spartan3a) \
$(UNISIM__icap_spartan3a__icap_spartan3a_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/ICAP_SPARTAN3A.vhd \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\ICAP_SPARTAN3A.vhd

$(UNISIM__icap_spartan6) \
$(UNISIM__icap_spartan6__icap_spartan6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/ICAP_SPARTAN6.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\ICAP_SPARTAN6.vhd

$(UNISIM__icap_virtex4) \
$(UNISIM__icap_virtex4__icap_virtex4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/ICAP_VIRTEX4.vhd \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\ICAP_VIRTEX4.vhd

$(UNISIM__icap_virtex5) \
$(UNISIM__icap_virtex5__icap_virtex5_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/ICAP_VIRTEX5.vhd \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\ICAP_VIRTEX5.vhd

$(UNISIM__icap_virtex6) \
$(UNISIM__icap_virtex6__icap_virtex6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/ICAP_VIRTEX6.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\ICAP_VIRTEX6.vhd

$(UNISIM__icape2) \
$(UNISIM__icape2__icape2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/ICAPE2.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\ICAPE2.vhd

$(UNISIM__iddr_2clk) \
$(UNISIM__iddr_2clk__iddr_2clk_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IDDR_2CLK.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IDDR_2CLK.vhd

$(UNISIM__idelaye2) \
$(UNISIM__idelaye2__idelaye2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IDELAYE2.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IDELAYE2.vhd

$(UNISIM__idelaye2_finedelay) \
$(UNISIM__idelaye2_finedelay__idelaye2_finedelay_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IDELAYE2_FINEDELAY.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IDELAYE2_FINEDELAY.vhd

$(UNISIM__ifddrcpe) \
$(UNISIM__ifddrcpe__ifddrcpe_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IFDDRCPE.vhd \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IFDDRCPE.vhd

$(UNISIM__ild) \
$(UNISIM__ild__ild_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/ILD.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\ILD.vhd

$(UNISIM__in_fifo) \
$(UNISIM__in_fifo__in_fifo_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/IN_FIFO.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\IN_FIFO.vhd

$(UNISIM__iobuf__iobuf_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__iobuf)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF.vhd

$(UNISIM__iobuf_agp) \
$(UNISIM__iobuf_agp__iobuf_agp_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_AGP.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_AGP.vhd

$(UNISIM__iobuf_ctt) \
$(UNISIM__iobuf_ctt__iobuf_ctt_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_CTT.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_CTT.vhd

$(UNISIM__iobuf_dcien) \
$(UNISIM__iobuf_dcien__iobuf_dcien_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_DCIEN.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_DCIEN.vhd

$(UNISIM__iobuf_f_12) \
$(UNISIM__iobuf_f_12__iobuf_f_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_F_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_F_12.vhd

$(UNISIM__iobuf_f_16) \
$(UNISIM__iobuf_f_16__iobuf_f_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_F_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_F_16.vhd

$(UNISIM__iobuf_f_2) \
$(UNISIM__iobuf_f_2__iobuf_f_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_F_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_F_2.vhd

$(UNISIM__iobuf_f_24) \
$(UNISIM__iobuf_f_24__iobuf_f_24_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_F_24.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_F_24.vhd

$(UNISIM__iobuf_f_4) \
$(UNISIM__iobuf_f_4__iobuf_f_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_F_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_F_4.vhd

$(UNISIM__iobuf_f_6) \
$(UNISIM__iobuf_f_6__iobuf_f_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_F_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_F_6.vhd

$(UNISIM__iobuf_f_8) \
$(UNISIM__iobuf_f_8__iobuf_f_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_F_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_F_8.vhd

$(UNISIM__iobuf_gtl) \
$(UNISIM__iobuf_gtl__iobuf_gtl_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_GTL.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_GTL.vhd

$(UNISIM__iobuf_gtl_dci) \
$(UNISIM__iobuf_gtl_dci__iobuf_gtl_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_GTL_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_GTL_DCI.vhd

$(UNISIM__iobuf_gtlp) \
$(UNISIM__iobuf_gtlp__iobuf_gtlp_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_GTLP.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_GTLP.vhd

$(UNISIM__iobuf_gtlp_dci) \
$(UNISIM__iobuf_gtlp_dci__iobuf_gtlp_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_GTLP_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_GTLP_DCI.vhd

$(UNISIM__iobuf_hstl_i) \
$(UNISIM__iobuf_hstl_i__iobuf_hstl_i_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_HSTL_I.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_HSTL_I.vhd

$(UNISIM__iobuf_hstl_i_18) \
$(UNISIM__iobuf_hstl_i_18__iobuf_hstl_i_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_HSTL_I_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_HSTL_I_18.vhd

$(UNISIM__iobuf_hstl_ii) \
$(UNISIM__iobuf_hstl_ii__iobuf_hstl_ii_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_HSTL_II.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_HSTL_II.vhd

$(UNISIM__iobuf_hstl_ii_18) \
$(UNISIM__iobuf_hstl_ii_18__iobuf_hstl_ii_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_HSTL_II_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_HSTL_II_18.vhd

$(UNISIM__iobuf_hstl_ii_dci) \
$(UNISIM__iobuf_hstl_ii_dci__iobuf_hstl_ii_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_HSTL_II_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_HSTL_II_DCI.vhd

$(UNISIM__iobuf_hstl_ii_dci_18) \
$(UNISIM__iobuf_hstl_ii_dci_18__iobuf_hstl_ii_dci_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_HSTL_II_DCI_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_HSTL_II_DCI_18.vhd

$(UNISIM__iobuf_hstl_iii) \
$(UNISIM__iobuf_hstl_iii__iobuf_hstl_iii_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_HSTL_III.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_HSTL_III.vhd

$(UNISIM__iobuf_hstl_iii_18) \
$(UNISIM__iobuf_hstl_iii_18__iobuf_hstl_iii_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_HSTL_III_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_HSTL_III_18.vhd

$(UNISIM__iobuf_hstl_iv) \
$(UNISIM__iobuf_hstl_iv__iobuf_hstl_iv_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_HSTL_IV.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_HSTL_IV.vhd

$(UNISIM__iobuf_hstl_iv_18) \
$(UNISIM__iobuf_hstl_iv_18__iobuf_hstl_iv_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_HSTL_IV_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_HSTL_IV_18.vhd

$(UNISIM__iobuf_hstl_iv_dci) \
$(UNISIM__iobuf_hstl_iv_dci__iobuf_hstl_iv_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_HSTL_IV_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_HSTL_IV_DCI.vhd

$(UNISIM__iobuf_hstl_iv_dci_18) \
$(UNISIM__iobuf_hstl_iv_dci_18__iobuf_hstl_iv_dci_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_HSTL_IV_DCI_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_HSTL_IV_DCI_18.vhd

$(UNISIM__iobuf_intermdisable) \
$(UNISIM__iobuf_intermdisable__iobuf_intermdisable_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_INTERMDISABLE.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_INTERMDISABLE.vhd

$(UNISIM__iobuf_lvcmos12) \
$(UNISIM__iobuf_lvcmos12__iobuf_lvcmos12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS12.vhd

$(UNISIM__iobuf_lvcmos12_f_2) \
$(UNISIM__iobuf_lvcmos12_f_2__iobuf_lvcmos12_f_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS12_F_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS12_F_2.vhd

$(UNISIM__iobuf_lvcmos12_f_4) \
$(UNISIM__iobuf_lvcmos12_f_4__iobuf_lvcmos12_f_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS12_F_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS12_F_4.vhd

$(UNISIM__iobuf_lvcmos12_f_6) \
$(UNISIM__iobuf_lvcmos12_f_6__iobuf_lvcmos12_f_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS12_F_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS12_F_6.vhd

$(UNISIM__iobuf_lvcmos12_f_8) \
$(UNISIM__iobuf_lvcmos12_f_8__iobuf_lvcmos12_f_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS12_F_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS12_F_8.vhd

$(UNISIM__iobuf_lvcmos12_s_2) \
$(UNISIM__iobuf_lvcmos12_s_2__iobuf_lvcmos12_s_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS12_S_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS12_S_2.vhd

$(UNISIM__iobuf_lvcmos12_s_4) \
$(UNISIM__iobuf_lvcmos12_s_4__iobuf_lvcmos12_s_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS12_S_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS12_S_4.vhd

$(UNISIM__iobuf_lvcmos12_s_6) \
$(UNISIM__iobuf_lvcmos12_s_6__iobuf_lvcmos12_s_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS12_S_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS12_S_6.vhd

$(UNISIM__iobuf_lvcmos12_s_8) \
$(UNISIM__iobuf_lvcmos12_s_8__iobuf_lvcmos12_s_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS12_S_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS12_S_8.vhd

$(UNISIM__iobuf_lvcmos15) \
$(UNISIM__iobuf_lvcmos15__iobuf_lvcmos15_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS15.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS15.vhd

$(UNISIM__iobuf_lvcmos15_f_12) \
$(UNISIM__iobuf_lvcmos15_f_12__iobuf_lvcmos15_f_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS15_F_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS15_F_12.vhd

$(UNISIM__iobuf_lvcmos15_f_16) \
$(UNISIM__iobuf_lvcmos15_f_16__iobuf_lvcmos15_f_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS15_F_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS15_F_16.vhd

$(UNISIM__iobuf_lvcmos15_f_2) \
$(UNISIM__iobuf_lvcmos15_f_2__iobuf_lvcmos15_f_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS15_F_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS15_F_2.vhd

$(UNISIM__iobuf_lvcmos15_f_4) \
$(UNISIM__iobuf_lvcmos15_f_4__iobuf_lvcmos15_f_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS15_F_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS15_F_4.vhd

$(UNISIM__iobuf_lvcmos15_f_6) \
$(UNISIM__iobuf_lvcmos15_f_6__iobuf_lvcmos15_f_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS15_F_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS15_F_6.vhd

$(UNISIM__iobuf_lvcmos15_f_8) \
$(UNISIM__iobuf_lvcmos15_f_8__iobuf_lvcmos15_f_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS15_F_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS15_F_8.vhd

$(UNISIM__iobuf_lvcmos15_s_12) \
$(UNISIM__iobuf_lvcmos15_s_12__iobuf_lvcmos15_s_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS15_S_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS15_S_12.vhd

$(UNISIM__iobuf_lvcmos15_s_16) \
$(UNISIM__iobuf_lvcmos15_s_16__iobuf_lvcmos15_s_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS15_S_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS15_S_16.vhd

$(UNISIM__iobuf_lvcmos15_s_2) \
$(UNISIM__iobuf_lvcmos15_s_2__iobuf_lvcmos15_s_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS15_S_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS15_S_2.vhd

$(UNISIM__iobuf_lvcmos15_s_4) \
$(UNISIM__iobuf_lvcmos15_s_4__iobuf_lvcmos15_s_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS15_S_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS15_S_4.vhd

$(UNISIM__iobuf_lvcmos15_s_6) \
$(UNISIM__iobuf_lvcmos15_s_6__iobuf_lvcmos15_s_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS15_S_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS15_S_6.vhd

$(UNISIM__iobuf_lvcmos15_s_8) \
$(UNISIM__iobuf_lvcmos15_s_8__iobuf_lvcmos15_s_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS15_S_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS15_S_8.vhd

$(UNISIM__iobuf_lvcmos18) \
$(UNISIM__iobuf_lvcmos18__iobuf_lvcmos18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS18.vhd

$(UNISIM__iobuf_lvcmos18_f_12) \
$(UNISIM__iobuf_lvcmos18_f_12__iobuf_lvcmos18_f_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS18_F_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS18_F_12.vhd

$(UNISIM__iobuf_lvcmos18_f_16) \
$(UNISIM__iobuf_lvcmos18_f_16__iobuf_lvcmos18_f_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS18_F_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS18_F_16.vhd

$(UNISIM__iobuf_lvcmos18_f_2) \
$(UNISIM__iobuf_lvcmos18_f_2__iobuf_lvcmos18_f_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS18_F_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS18_F_2.vhd

$(UNISIM__iobuf_lvcmos18_f_4) \
$(UNISIM__iobuf_lvcmos18_f_4__iobuf_lvcmos18_f_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS18_F_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS18_F_4.vhd

$(UNISIM__iobuf_lvcmos18_f_6) \
$(UNISIM__iobuf_lvcmos18_f_6__iobuf_lvcmos18_f_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS18_F_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS18_F_6.vhd

$(UNISIM__iobuf_lvcmos18_f_8) \
$(UNISIM__iobuf_lvcmos18_f_8__iobuf_lvcmos18_f_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS18_F_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS18_F_8.vhd

$(UNISIM__iobuf_lvcmos18_s_12) \
$(UNISIM__iobuf_lvcmos18_s_12__iobuf_lvcmos18_s_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS18_S_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS18_S_12.vhd

$(UNISIM__iobuf_lvcmos18_s_16) \
$(UNISIM__iobuf_lvcmos18_s_16__iobuf_lvcmos18_s_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS18_S_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS18_S_16.vhd

$(UNISIM__iobuf_lvcmos18_s_2) \
$(UNISIM__iobuf_lvcmos18_s_2__iobuf_lvcmos18_s_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS18_S_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS18_S_2.vhd

$(UNISIM__iobuf_lvcmos18_s_4) \
$(UNISIM__iobuf_lvcmos18_s_4__iobuf_lvcmos18_s_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS18_S_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS18_S_4.vhd

$(UNISIM__iobuf_lvcmos18_s_6) \
$(UNISIM__iobuf_lvcmos18_s_6__iobuf_lvcmos18_s_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS18_S_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS18_S_6.vhd

$(UNISIM__iobuf_lvcmos18_s_8) \
$(UNISIM__iobuf_lvcmos18_s_8__iobuf_lvcmos18_s_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS18_S_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS18_S_8.vhd

$(UNISIM__iobuf_lvcmos2) \
$(UNISIM__iobuf_lvcmos2__iobuf_lvcmos2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS2.vhd

$(UNISIM__iobuf_lvcmos25) \
$(UNISIM__iobuf_lvcmos25__iobuf_lvcmos25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS25.vhd

$(UNISIM__iobuf_lvcmos25_f_12) \
$(UNISIM__iobuf_lvcmos25_f_12__iobuf_lvcmos25_f_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS25_F_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS25_F_12.vhd

$(UNISIM__iobuf_lvcmos25_f_16) \
$(UNISIM__iobuf_lvcmos25_f_16__iobuf_lvcmos25_f_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS25_F_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS25_F_16.vhd

$(UNISIM__iobuf_lvcmos25_f_2) \
$(UNISIM__iobuf_lvcmos25_f_2__iobuf_lvcmos25_f_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS25_F_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS25_F_2.vhd

$(UNISIM__iobuf_lvcmos25_f_24) \
$(UNISIM__iobuf_lvcmos25_f_24__iobuf_lvcmos25_f_24_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS25_F_24.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS25_F_24.vhd

$(UNISIM__iobuf_lvcmos25_f_4) \
$(UNISIM__iobuf_lvcmos25_f_4__iobuf_lvcmos25_f_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS25_F_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS25_F_4.vhd

$(UNISIM__iobuf_lvcmos25_f_6) \
$(UNISIM__iobuf_lvcmos25_f_6__iobuf_lvcmos25_f_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS25_F_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS25_F_6.vhd

$(UNISIM__iobuf_lvcmos25_f_8) \
$(UNISIM__iobuf_lvcmos25_f_8__iobuf_lvcmos25_f_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS25_F_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS25_F_8.vhd

$(UNISIM__iobuf_lvcmos25_s_12) \
$(UNISIM__iobuf_lvcmos25_s_12__iobuf_lvcmos25_s_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS25_S_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS25_S_12.vhd

$(UNISIM__iobuf_lvcmos25_s_16) \
$(UNISIM__iobuf_lvcmos25_s_16__iobuf_lvcmos25_s_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS25_S_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS25_S_16.vhd

$(UNISIM__iobuf_lvcmos25_s_2) \
$(UNISIM__iobuf_lvcmos25_s_2__iobuf_lvcmos25_s_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS25_S_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS25_S_2.vhd

$(UNISIM__iobuf_lvcmos25_s_24) \
$(UNISIM__iobuf_lvcmos25_s_24__iobuf_lvcmos25_s_24_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS25_S_24.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS25_S_24.vhd

$(UNISIM__iobuf_lvcmos25_s_4) \
$(UNISIM__iobuf_lvcmos25_s_4__iobuf_lvcmos25_s_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS25_S_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS25_S_4.vhd

$(UNISIM__iobuf_lvcmos25_s_6) \
$(UNISIM__iobuf_lvcmos25_s_6__iobuf_lvcmos25_s_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS25_S_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS25_S_6.vhd

$(UNISIM__iobuf_lvcmos25_s_8) \
$(UNISIM__iobuf_lvcmos25_s_8__iobuf_lvcmos25_s_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS25_S_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS25_S_8.vhd

$(UNISIM__iobuf_lvcmos33) \
$(UNISIM__iobuf_lvcmos33__iobuf_lvcmos33_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS33.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS33.vhd

$(UNISIM__iobuf_lvcmos33_f_12) \
$(UNISIM__iobuf_lvcmos33_f_12__iobuf_lvcmos33_f_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS33_F_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS33_F_12.vhd

$(UNISIM__iobuf_lvcmos33_f_16) \
$(UNISIM__iobuf_lvcmos33_f_16__iobuf_lvcmos33_f_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS33_F_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS33_F_16.vhd

$(UNISIM__iobuf_lvcmos33_f_2) \
$(UNISIM__iobuf_lvcmos33_f_2__iobuf_lvcmos33_f_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS33_F_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS33_F_2.vhd

$(UNISIM__iobuf_lvcmos33_f_24) \
$(UNISIM__iobuf_lvcmos33_f_24__iobuf_lvcmos33_f_24_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS33_F_24.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS33_F_24.vhd

$(UNISIM__iobuf_lvcmos33_f_4) \
$(UNISIM__iobuf_lvcmos33_f_4__iobuf_lvcmos33_f_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS33_F_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS33_F_4.vhd

$(UNISIM__iobuf_lvcmos33_f_6) \
$(UNISIM__iobuf_lvcmos33_f_6__iobuf_lvcmos33_f_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS33_F_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS33_F_6.vhd

$(UNISIM__iobuf_lvcmos33_f_8) \
$(UNISIM__iobuf_lvcmos33_f_8__iobuf_lvcmos33_f_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS33_F_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS33_F_8.vhd

$(UNISIM__iobuf_lvcmos33_s_12) \
$(UNISIM__iobuf_lvcmos33_s_12__iobuf_lvcmos33_s_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS33_S_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS33_S_12.vhd

$(UNISIM__iobuf_lvcmos33_s_16) \
$(UNISIM__iobuf_lvcmos33_s_16__iobuf_lvcmos33_s_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS33_S_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS33_S_16.vhd

$(UNISIM__iobuf_lvcmos33_s_2) \
$(UNISIM__iobuf_lvcmos33_s_2__iobuf_lvcmos33_s_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS33_S_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS33_S_2.vhd

$(UNISIM__iobuf_lvcmos33_s_24) \
$(UNISIM__iobuf_lvcmos33_s_24__iobuf_lvcmos33_s_24_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS33_S_24.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS33_S_24.vhd

$(UNISIM__iobuf_lvcmos33_s_4) \
$(UNISIM__iobuf_lvcmos33_s_4__iobuf_lvcmos33_s_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS33_S_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS33_S_4.vhd

$(UNISIM__iobuf_lvcmos33_s_6) \
$(UNISIM__iobuf_lvcmos33_s_6__iobuf_lvcmos33_s_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS33_S_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS33_S_6.vhd

$(UNISIM__iobuf_lvcmos33_s_8) \
$(UNISIM__iobuf_lvcmos33_s_8__iobuf_lvcmos33_s_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVCMOS33_S_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVCMOS33_S_8.vhd

$(UNISIM__iobuf_lvdci_15) \
$(UNISIM__iobuf_lvdci_15__iobuf_lvdci_15_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVDCI_15.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVDCI_15.vhd

$(UNISIM__iobuf_lvdci_18) \
$(UNISIM__iobuf_lvdci_18__iobuf_lvdci_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVDCI_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVDCI_18.vhd

$(UNISIM__iobuf_lvdci_25) \
$(UNISIM__iobuf_lvdci_25__iobuf_lvdci_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVDCI_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVDCI_25.vhd

$(UNISIM__iobuf_lvdci_33) \
$(UNISIM__iobuf_lvdci_33__iobuf_lvdci_33_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVDCI_33.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVDCI_33.vhd

$(UNISIM__iobuf_lvdci_dv2_15) \
$(UNISIM__iobuf_lvdci_dv2_15__iobuf_lvdci_dv2_15_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVDCI_DV2_15.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVDCI_DV2_15.vhd

$(UNISIM__iobuf_lvdci_dv2_18) \
$(UNISIM__iobuf_lvdci_dv2_18__iobuf_lvdci_dv2_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVDCI_DV2_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVDCI_DV2_18.vhd

$(UNISIM__iobuf_lvdci_dv2_25) \
$(UNISIM__iobuf_lvdci_dv2_25__iobuf_lvdci_dv2_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVDCI_DV2_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVDCI_DV2_25.vhd

$(UNISIM__iobuf_lvdci_dv2_33) \
$(UNISIM__iobuf_lvdci_dv2_33__iobuf_lvdci_dv2_33_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVDCI_DV2_33.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVDCI_DV2_33.vhd

$(UNISIM__iobuf_lvds) \
$(UNISIM__iobuf_lvds__iobuf_lvds_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVDS.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVDS.vhd

$(UNISIM__iobuf_lvpecl) \
$(UNISIM__iobuf_lvpecl__iobuf_lvpecl_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVPECL.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVPECL.vhd

$(UNISIM__iobuf_lvttl) \
$(UNISIM__iobuf_lvttl__iobuf_lvttl_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVTTL.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVTTL.vhd

$(UNISIM__iobuf_lvttl_f_12) \
$(UNISIM__iobuf_lvttl_f_12__iobuf_lvttl_f_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVTTL_F_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVTTL_F_12.vhd

$(UNISIM__iobuf_lvttl_f_16) \
$(UNISIM__iobuf_lvttl_f_16__iobuf_lvttl_f_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVTTL_F_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVTTL_F_16.vhd

$(UNISIM__iobuf_lvttl_f_2) \
$(UNISIM__iobuf_lvttl_f_2__iobuf_lvttl_f_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVTTL_F_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVTTL_F_2.vhd

$(UNISIM__iobuf_lvttl_f_24) \
$(UNISIM__iobuf_lvttl_f_24__iobuf_lvttl_f_24_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVTTL_F_24.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVTTL_F_24.vhd

$(UNISIM__iobuf_lvttl_f_4) \
$(UNISIM__iobuf_lvttl_f_4__iobuf_lvttl_f_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVTTL_F_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVTTL_F_4.vhd

$(UNISIM__iobuf_lvttl_f_6) \
$(UNISIM__iobuf_lvttl_f_6__iobuf_lvttl_f_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVTTL_F_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVTTL_F_6.vhd

$(UNISIM__iobuf_lvttl_f_8) \
$(UNISIM__iobuf_lvttl_f_8__iobuf_lvttl_f_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVTTL_F_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVTTL_F_8.vhd

$(UNISIM__iobuf_lvttl_s_12) \
$(UNISIM__iobuf_lvttl_s_12__iobuf_lvttl_s_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVTTL_S_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVTTL_S_12.vhd

$(UNISIM__iobuf_lvttl_s_16) \
$(UNISIM__iobuf_lvttl_s_16__iobuf_lvttl_s_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVTTL_S_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVTTL_S_16.vhd

$(UNISIM__iobuf_lvttl_s_2) \
$(UNISIM__iobuf_lvttl_s_2__iobuf_lvttl_s_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVTTL_S_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVTTL_S_2.vhd

$(UNISIM__iobuf_lvttl_s_24) \
$(UNISIM__iobuf_lvttl_s_24__iobuf_lvttl_s_24_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVTTL_S_24.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVTTL_S_24.vhd

$(UNISIM__iobuf_lvttl_s_4) \
$(UNISIM__iobuf_lvttl_s_4__iobuf_lvttl_s_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVTTL_S_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVTTL_S_4.vhd

$(UNISIM__iobuf_lvttl_s_6) \
$(UNISIM__iobuf_lvttl_s_6__iobuf_lvttl_s_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVTTL_S_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVTTL_S_6.vhd

$(UNISIM__iobuf_lvttl_s_8) \
$(UNISIM__iobuf_lvttl_s_8__iobuf_lvttl_s_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_LVTTL_S_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_LVTTL_S_8.vhd

$(UNISIM__iobuf_pci33_3) \
$(UNISIM__iobuf_pci33_3__iobuf_pci33_3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_PCI33_3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_PCI33_3.vhd

$(UNISIM__iobuf_pci33_5) \
$(UNISIM__iobuf_pci33_5__iobuf_pci33_5_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_PCI33_5.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_PCI33_5.vhd

$(UNISIM__iobuf_pci66_3) \
$(UNISIM__iobuf_pci66_3__iobuf_pci66_3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_PCI66_3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_PCI66_3.vhd

$(UNISIM__iobuf_pcix) \
$(UNISIM__iobuf_pcix__iobuf_pcix_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_PCIX.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_PCIX.vhd

$(UNISIM__iobuf_pcix66_3) \
$(UNISIM__iobuf_pcix66_3__iobuf_pcix66_3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_PCIX66_3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_PCIX66_3.vhd

$(UNISIM__iobuf_s_12) \
$(UNISIM__iobuf_s_12__iobuf_s_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_S_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_S_12.vhd

$(UNISIM__iobuf_s_16) \
$(UNISIM__iobuf_s_16__iobuf_s_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_S_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_S_16.vhd

$(UNISIM__iobuf_s_2) \
$(UNISIM__iobuf_s_2__iobuf_s_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_S_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_S_2.vhd

$(UNISIM__iobuf_s_24) \
$(UNISIM__iobuf_s_24__iobuf_s_24_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_S_24.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_S_24.vhd

$(UNISIM__iobuf_s_4) \
$(UNISIM__iobuf_s_4__iobuf_s_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_S_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_S_4.vhd

$(UNISIM__iobuf_s_6) \
$(UNISIM__iobuf_s_6__iobuf_s_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_S_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_S_6.vhd

$(UNISIM__iobuf_s_8) \
$(UNISIM__iobuf_s_8__iobuf_s_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_S_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_S_8.vhd

$(UNISIM__iobuf_sstl18_i) \
$(UNISIM__iobuf_sstl18_i__iobuf_sstl18_i_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_SSTL18_I.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_SSTL18_I.vhd

$(UNISIM__iobuf_sstl18_ii) \
$(UNISIM__iobuf_sstl18_ii__iobuf_sstl18_ii_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_SSTL18_II.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_SSTL18_II.vhd

$(UNISIM__iobuf_sstl18_ii_dci) \
$(UNISIM__iobuf_sstl18_ii_dci__iobuf_sstl18_ii_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_SSTL18_II_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_SSTL18_II_DCI.vhd

$(UNISIM__iobuf_sstl2_i) \
$(UNISIM__iobuf_sstl2_i__iobuf_sstl2_i_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_SSTL2_I.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_SSTL2_I.vhd

$(UNISIM__iobuf_sstl2_ii) \
$(UNISIM__iobuf_sstl2_ii__iobuf_sstl2_ii_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_SSTL2_II.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_SSTL2_II.vhd

$(UNISIM__iobuf_sstl2_ii_dci) \
$(UNISIM__iobuf_sstl2_ii_dci__iobuf_sstl2_ii_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_SSTL2_II_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_SSTL2_II_DCI.vhd

$(UNISIM__iobuf_sstl3_i) \
$(UNISIM__iobuf_sstl3_i__iobuf_sstl3_i_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_SSTL3_I.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_SSTL3_I.vhd

$(UNISIM__iobuf_sstl3_ii) \
$(UNISIM__iobuf_sstl3_ii__iobuf_sstl3_ii_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_SSTL3_II.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_SSTL3_II.vhd

$(UNISIM__iobuf_sstl3_ii_dci) \
$(UNISIM__iobuf_sstl3_ii_dci__iobuf_sstl3_ii_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUF_SSTL3_II_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUF_SSTL3_II_DCI.vhd

$(UNISIM__iobufds__iobufds_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUFDS.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__iobufds)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUFDS.vhd

$(UNISIM__iobufds_blvds_25) \
$(UNISIM__iobufds_blvds_25__iobufds_blvds_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUFDS_BLVDS_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUFDS_BLVDS_25.vhd

$(UNISIM__iobufds_dcien) \
$(UNISIM__iobufds_dcien__iobufds_dcien_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUFDS_DCIEN.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUFDS_DCIEN.vhd

$(UNISIM__iobufds_diff_out) \
$(UNISIM__iobufds_diff_out__iobufds_diff_out_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUFDS_DIFF_OUT.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUFDS_DIFF_OUT.vhd

$(UNISIM__iobufds_diff_out_dcien) \
$(UNISIM__iobufds_diff_out_dcien__iobufds_diff_out_dcien_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUFDS_DIFF_OUT_DCIEN.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUFDS_DIFF_OUT_DCIEN.vhd

$(UNISIM__iobufds_diff_out_intermdisable) \
$(UNISIM__iobufds_diff_out_intermdisable__iobufds_diff_out_intermdisable_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUFDS_DIFF_OUT_INTERMDISABLE.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUFDS_DIFF_OUT_INTERMDISABLE.vhd

$(UNISIM__iobufds_intermdisable) \
$(UNISIM__iobufds_intermdisable__iobufds_intermdisable_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUFDS_INTERMDISABLE.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUFDS_INTERMDISABLE.vhd

$(UNISIM__iobufe) \
$(UNISIM__iobufe__iobufe_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IOBUFE.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IOBUFE.vhd

$(UNISIM__iodelaye1) \
$(UNISIM__iodelaye1__iodelaye1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IODELAYE1.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IODELAYE1.vhd

$(UNISIM__iodrp2) \
$(UNISIM__iodrp2__iodrp2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IODRP2.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(IEEE__std_logic_unsigned) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IODRP2.vhd

$(UNISIM__iodrp2_mcb) \
$(UNISIM__iodrp2_mcb__iodrp2_mcb_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/IODRP2_MCB.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(IEEE__std_logic_unsigned) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\IODRP2_MCB.vhd

$(UNISIM__iserdes2) \
$(UNISIM__iserdes2__iserdes2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/ISERDES2.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith) \
		$(STD__textio)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\ISERDES2.vhd

$(UNISIM__bscntrl_nodelay) \
$(UNISIM__bscntrl_nodelay__bscntrl_nodelay_v) \
$(UNISIM__ice_module_nodelay) \
$(UNISIM__ice_module_nodelay__ice_module_nodelay_v) \
$(UNISIM__iserdes_nodelay) \
$(UNISIM__iserdes_nodelay__iserdes_nodelay_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/ISERDES_NODELAY.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\ISERDES_NODELAY.vhd

$(UNISIM__bscntrl_iserdese1_vhd) \
$(UNISIM__bscntrl_iserdese1_vhd__bscntrl_iserdese1_vhd_v) \
$(UNISIM__ice_iserdese1_vhd) \
$(UNISIM__ice_iserdese1_vhd__ice_iserdese1_vhd_v) \
$(UNISIM__iserdese1) \
$(UNISIM__iserdese1__iserdese1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/ISERDESE1.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\ISERDESE1.vhd

$(UNISIM__iserdese2) \
$(UNISIM__iserdese2__iserdese2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/ISERDESE2.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\ISERDESE2.vhd

$(UNISIM__jtag_sim_spartan3a) \
$(UNISIM__jtag_sim_spartan3a__jtag_sim_spartan3a_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/JTAG_SIM_SPARTAN3A.vhd \
		$(UNISIM__vcomponents) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\JTAG_SIM_SPARTAN3A.vhd

$(UNISIM__jtag_sim_spartan6) \
$(UNISIM__jtag_sim_spartan6__jtag_sim_spartan6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/JTAG_SIM_SPARTAN6.vhd \
		$(UNISIM__vcomponents) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(IEEE__vital_primitives) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\JTAG_SIM_SPARTAN6.vhd

$(UNISIM__jtag_sim_virtex4) \
$(UNISIM__jtag_sim_virtex4__jtag_sim_virtex4_v) \
$(UNISIM__jtag_sim_virtex4_submod) \
$(UNISIM__jtag_sim_virtex4_submod__jtag_sim_virtex4_submod_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/JTAG_SIM_VIRTEX4.vhd \
		$(UNISIM__vcomponents) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(IEEE__vital_primitives) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\JTAG_SIM_VIRTEX4.vhd

$(UNISIM__jtag_sim_virtex5) \
$(UNISIM__jtag_sim_virtex5__jtag_sim_virtex5_v) \
$(UNISIM__jtag_sim_virtex5_submod) \
$(UNISIM__jtag_sim_virtex5_submod__jtag_sim_virtex5_submod_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/JTAG_SIM_VIRTEX5.vhd \
		$(UNISIM__vcomponents) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(IEEE__vital_primitives) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\JTAG_SIM_VIRTEX5.vhd

$(UNISIM__jtag_sim_virtex6) \
$(UNISIM__jtag_sim_virtex6__jtag_sim_virtex6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/JTAG_SIM_VIRTEX6.vhd \
		$(UNISIM__vcomponents) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(IEEE__vital_primitives) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\JTAG_SIM_VIRTEX6.vhd

$(UNISIM__jtag_sime2) \
$(UNISIM__jtag_sime2__jtag_sime2_v) \
$(UNISIM__jtag_sime2_submod) \
$(UNISIM__jtag_sime2_submod__jtag_sime2_submod_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/JTAG_SIME2.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\JTAG_SIME2.vhd

$(UNISIM__jtagppc) \
$(UNISIM__jtagppc__jtagppc_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/JTAGPPC.vhd \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\JTAGPPC.vhd

$(UNISIM__jtagppc440) \
$(UNISIM__jtagppc440__jtagppc440_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/JTAGPPC440.vhd \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\JTAGPPC440.vhd

$(UNISIM__keep) \
$(UNISIM__keep__keep_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/KEEP.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\KEEP.vhd

$(UNISIM__keeper) \
$(UNISIM__keeper__keeper_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/KEEPER.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\KEEPER.vhd

$(UNISIM__key_clear) \
$(UNISIM__key_clear__key_clear_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/KEY_CLEAR.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\KEY_CLEAR.vhd

$(UNISIM__ld) \
$(UNISIM__ld__ld_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/LD.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\LD.vhd

$(UNISIM__ldc) \
$(UNISIM__ldc__ldc_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/LDC.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\LDC.vhd

$(UNISIM__ldc_1) \
$(UNISIM__ldc_1__ldc_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/LDC_1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\LDC_1.vhd

$(UNISIM__ldce) \
$(UNISIM__ldce__ldce_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/LDCE.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\LDCE.vhd

$(UNISIM__ldce_1) \
$(UNISIM__ldce_1__ldce_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/LDCE_1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\LDCE_1.vhd

$(UNISIM__ldcp) \
$(UNISIM__ldcp__ldcp_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/LDCP.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\LDCP.vhd

$(UNISIM__ldcp_1) \
$(UNISIM__ldcp_1__ldcp_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/LDCP_1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\LDCP_1.vhd

$(UNISIM__ldcpe) \
$(UNISIM__ldcpe__ldcpe_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/LDCPE.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\LDCPE.vhd

$(UNISIM__ldcpe_1) \
$(UNISIM__ldcpe_1__ldcpe_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/LDCPE_1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\LDCPE_1.vhd

$(UNISIM__lde) \
$(UNISIM__lde__lde_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/LDE.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\LDE.vhd

$(UNISIM__lde_1) \
$(UNISIM__lde_1__lde_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/LDE_1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\LDE_1.vhd

$(UNISIM__ldg) \
$(UNISIM__ldg__ldg_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/LDG.vhd \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__vital_primitives)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\LDG.vhd

$(UNISIM__ldp) \
$(UNISIM__ldp__ldp_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/LDP.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\LDP.vhd

$(UNISIM__ldp_1) \
$(UNISIM__ldp_1__ldp_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/LDP_1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\LDP_1.vhd

$(UNISIM__ldpe) \
$(UNISIM__ldpe__ldpe_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/LDPE.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\LDPE.vhd

$(UNISIM__ldpe_1) \
$(UNISIM__ldpe_1__ldpe_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/LDPE_1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\LDPE_1.vhd

$(UNISIM__lut1_d) \
$(UNISIM__lut1_d__lut1_d_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/LUT1_D.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\LUT1_D.vhd

$(UNISIM__lut2_d) \
$(UNISIM__lut2_d__lut2_d_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/LUT2_D.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\LUT2_D.vhd

$(UNISIM__lut3_d) \
$(UNISIM__lut3_d__lut3_d_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/LUT3_D.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\LUT3_D.vhd

$(UNISIM__lut4_d) \
$(UNISIM__lut4_d__lut4_d_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/LUT4_D.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\LUT4_D.vhd

$(UNISIM__lut5_d) \
$(UNISIM__lut5_d__lut5_d_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/LUT5_D.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\LUT5_D.vhd

$(UNISIM__lut6_d) \
$(UNISIM__lut6_d__lut6_d_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/LUT6_D.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\LUT6_D.vhd

$(UNISIM__mcb) \
$(UNISIM__mcb__mcb_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/MCB.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\MCB.vhd

$(UNISIM__merge) \
$(UNISIM__merge__merge_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/MERGE.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\MERGE.vhd

$(UNISIM__min_off) \
$(UNISIM__min_off__min_off_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/MIN_OFF.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\MIN_OFF.vhd

$(UNISIM__mmcm_adv) \
$(UNISIM__mmcm_adv__mmcm_adv_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/MMCM_ADV.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_signed) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\MMCM_ADV.vhd

$(UNISIM__mmcm_base) \
$(UNISIM__mmcm_base__mmcm_base_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/MMCM_BASE.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_signed) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\MMCM_BASE.vhd

$(UNISIM__mmcme2_adv) \
$(UNISIM__mmcme2_adv__mmcme2_adv_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/MMCME2_ADV.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_signed) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\MMCME2_ADV.vhd

$(UNISIM__mmcme2_base) \
$(UNISIM__mmcme2_base__mmcme2_base_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/MMCME2_BASE.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_signed) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\MMCME2_BASE.vhd

$(UNISIM__mult18x18sio) \
$(UNISIM__mult18x18sio__mult18x18sio_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/MULT18X18SIO.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_signed) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\MULT18X18SIO.vhd

$(UNISIM__muxcy_d) \
$(UNISIM__muxcy_d__muxcy_d_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/MUXCY_D.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\MUXCY_D.vhd

$(UNISIM__muxf5_l) \
$(UNISIM__muxf5_l__muxf5_l_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/MUXF5_L.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\MUXF5_L.vhd

$(UNISIM__muxf6_d) \
$(UNISIM__muxf6_d__muxf6_d_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/MUXF6_D.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\MUXF6_D.vhd

$(UNISIM__muxf6_l) \
$(UNISIM__muxf6_l__muxf6_l_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/MUXF6_L.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\MUXF6_L.vhd

$(UNISIM__muxf7_d) \
$(UNISIM__muxf7_d__muxf7_d_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/MUXF7_D.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\MUXF7_D.vhd

$(UNISIM__muxf7_l) \
$(UNISIM__muxf7_l__muxf7_l_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/MUXF7_L.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\MUXF7_L.vhd

$(UNISIM__muxf8_d) \
$(UNISIM__muxf8_d__muxf8_d_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/MUXF8_D.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\MUXF8_D.vhd

$(UNISIM__muxf8_l) \
$(UNISIM__muxf8_l__muxf8_l_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/MUXF8_L.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\MUXF8_L.vhd

$(UNISIM__nand2) \
$(UNISIM__nand2__nand2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NAND2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NAND2.vhd

$(UNISIM__nand2b1) \
$(UNISIM__nand2b1__nand2b1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NAND2B1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NAND2B1.vhd

$(UNISIM__nand2b2) \
$(UNISIM__nand2b2__nand2b2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NAND2B2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NAND2B2.vhd

$(UNISIM__nand3) \
$(UNISIM__nand3__nand3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NAND3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NAND3.vhd

$(UNISIM__nand3b1) \
$(UNISIM__nand3b1__nand3b1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NAND3B1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NAND3B1.vhd

$(UNISIM__nand3b2) \
$(UNISIM__nand3b2__nand3b2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NAND3B2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NAND3B2.vhd

$(UNISIM__nand3b3) \
$(UNISIM__nand3b3__nand3b3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NAND3B3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NAND3B3.vhd

$(UNISIM__nand4) \
$(UNISIM__nand4__nand4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NAND4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NAND4.vhd

$(UNISIM__nand4b1) \
$(UNISIM__nand4b1__nand4b1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NAND4B1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NAND4B1.vhd

$(UNISIM__nand4b2) \
$(UNISIM__nand4b2__nand4b2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NAND4B2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NAND4B2.vhd

$(UNISIM__nand4b3) \
$(UNISIM__nand4b3__nand4b3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NAND4B3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NAND4B3.vhd

$(UNISIM__nand4b4) \
$(UNISIM__nand4b4__nand4b4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NAND4B4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NAND4B4.vhd

$(UNISIM__nand5) \
$(UNISIM__nand5__nand5_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NAND5.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NAND5.vhd

$(UNISIM__nand5b1) \
$(UNISIM__nand5b1__nand5b1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NAND5B1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NAND5B1.vhd

$(UNISIM__nand5b2) \
$(UNISIM__nand5b2__nand5b2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NAND5B2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NAND5B2.vhd

$(UNISIM__nand5b3) \
$(UNISIM__nand5b3__nand5b3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NAND5B3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NAND5B3.vhd

$(UNISIM__nand5b4) \
$(UNISIM__nand5b4__nand5b4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NAND5B4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NAND5B4.vhd

$(UNISIM__nand5b5) \
$(UNISIM__nand5b5__nand5b5_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NAND5B5.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NAND5B5.vhd

$(UNISIM__nor2) \
$(UNISIM__nor2__nor2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NOR2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NOR2.vhd

$(UNISIM__nor2b1) \
$(UNISIM__nor2b1__nor2b1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NOR2B1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NOR2B1.vhd

$(UNISIM__nor2b2) \
$(UNISIM__nor2b2__nor2b2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NOR2B2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NOR2B2.vhd

$(UNISIM__nor3) \
$(UNISIM__nor3__nor3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NOR3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NOR3.vhd

$(UNISIM__nor3b1) \
$(UNISIM__nor3b1__nor3b1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NOR3B1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NOR3B1.vhd

$(UNISIM__nor3b2) \
$(UNISIM__nor3b2__nor3b2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NOR3B2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NOR3B2.vhd

$(UNISIM__nor3b3) \
$(UNISIM__nor3b3__nor3b3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NOR3B3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NOR3B3.vhd

$(UNISIM__nor4) \
$(UNISIM__nor4__nor4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NOR4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NOR4.vhd

$(UNISIM__nor4b1) \
$(UNISIM__nor4b1__nor4b1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NOR4B1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NOR4B1.vhd

$(UNISIM__nor4b2) \
$(UNISIM__nor4b2__nor4b2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NOR4B2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NOR4B2.vhd

$(UNISIM__nor4b3) \
$(UNISIM__nor4b3__nor4b3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NOR4B3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NOR4B3.vhd

$(UNISIM__nor4b4) \
$(UNISIM__nor4b4__nor4b4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NOR4B4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NOR4B4.vhd

$(UNISIM__nor5) \
$(UNISIM__nor5__nor5_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NOR5.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NOR5.vhd

$(UNISIM__nor5b1) \
$(UNISIM__nor5b1__nor5b1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NOR5B1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NOR5B1.vhd

$(UNISIM__nor5b2) \
$(UNISIM__nor5b2__nor5b2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NOR5B2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NOR5B2.vhd

$(UNISIM__nor5b3) \
$(UNISIM__nor5b3__nor5b3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NOR5B3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NOR5B3.vhd

$(UNISIM__nor5b4) \
$(UNISIM__nor5b4__nor5b4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NOR5B4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NOR5B4.vhd

$(UNISIM__nor5b5) \
$(UNISIM__nor5b5__nor5b5_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/NOR5B5.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\NOR5B5.vhd

$(UNISIM__obuf__obuf_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__obuf)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF.vhd

$(UNISIM__obuf_agp) \
$(UNISIM__obuf_agp__obuf_agp_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_AGP.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_AGP.vhd

$(UNISIM__obuf_ctt) \
$(UNISIM__obuf_ctt__obuf_ctt_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_CTT.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_CTT.vhd

$(UNISIM__obuf_f_12) \
$(UNISIM__obuf_f_12__obuf_f_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_F_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_F_12.vhd

$(UNISIM__obuf_f_16) \
$(UNISIM__obuf_f_16__obuf_f_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_F_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_F_16.vhd

$(UNISIM__obuf_f_2) \
$(UNISIM__obuf_f_2__obuf_f_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_F_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_F_2.vhd

$(UNISIM__obuf_f_24) \
$(UNISIM__obuf_f_24__obuf_f_24_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_F_24.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_F_24.vhd

$(UNISIM__obuf_f_4) \
$(UNISIM__obuf_f_4__obuf_f_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_F_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_F_4.vhd

$(UNISIM__obuf_f_6) \
$(UNISIM__obuf_f_6__obuf_f_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_F_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_F_6.vhd

$(UNISIM__obuf_f_8) \
$(UNISIM__obuf_f_8__obuf_f_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_F_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_F_8.vhd

$(UNISIM__obuf_gtl) \
$(UNISIM__obuf_gtl__obuf_gtl_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_GTL.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_GTL.vhd

$(UNISIM__obuf_gtl_dci) \
$(UNISIM__obuf_gtl_dci__obuf_gtl_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_GTL_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_GTL_DCI.vhd

$(UNISIM__obuf_gtlp) \
$(UNISIM__obuf_gtlp__obuf_gtlp_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_GTLP.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_GTLP.vhd

$(UNISIM__obuf_gtlp_dci) \
$(UNISIM__obuf_gtlp_dci__obuf_gtlp_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_GTLP_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_GTLP_DCI.vhd

$(UNISIM__obuf_hstl_i) \
$(UNISIM__obuf_hstl_i__obuf_hstl_i_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_HSTL_I.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_HSTL_I.vhd

$(UNISIM__obuf_hstl_i_18) \
$(UNISIM__obuf_hstl_i_18__obuf_hstl_i_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_HSTL_I_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_HSTL_I_18.vhd

$(UNISIM__obuf_hstl_i_dci) \
$(UNISIM__obuf_hstl_i_dci__obuf_hstl_i_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_HSTL_I_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_HSTL_I_DCI.vhd

$(UNISIM__obuf_hstl_i_dci_18) \
$(UNISIM__obuf_hstl_i_dci_18__obuf_hstl_i_dci_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_HSTL_I_DCI_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_HSTL_I_DCI_18.vhd

$(UNISIM__obuf_hstl_ii) \
$(UNISIM__obuf_hstl_ii__obuf_hstl_ii_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_HSTL_II.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_HSTL_II.vhd

$(UNISIM__obuf_hstl_ii_18) \
$(UNISIM__obuf_hstl_ii_18__obuf_hstl_ii_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_HSTL_II_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_HSTL_II_18.vhd

$(UNISIM__obuf_hstl_ii_dci) \
$(UNISIM__obuf_hstl_ii_dci__obuf_hstl_ii_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_HSTL_II_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_HSTL_II_DCI.vhd

$(UNISIM__obuf_hstl_ii_dci_18) \
$(UNISIM__obuf_hstl_ii_dci_18__obuf_hstl_ii_dci_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_HSTL_II_DCI_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_HSTL_II_DCI_18.vhd

$(UNISIM__obuf_hstl_iii) \
$(UNISIM__obuf_hstl_iii__obuf_hstl_iii_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_HSTL_III.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_HSTL_III.vhd

$(UNISIM__obuf_hstl_iii_18) \
$(UNISIM__obuf_hstl_iii_18__obuf_hstl_iii_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_HSTL_III_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_HSTL_III_18.vhd

$(UNISIM__obuf_hstl_iii_dci) \
$(UNISIM__obuf_hstl_iii_dci__obuf_hstl_iii_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_HSTL_III_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_HSTL_III_DCI.vhd

$(UNISIM__obuf_hstl_iii_dci_18) \
$(UNISIM__obuf_hstl_iii_dci_18__obuf_hstl_iii_dci_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_HSTL_III_DCI_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_HSTL_III_DCI_18.vhd

$(UNISIM__obuf_hstl_iv) \
$(UNISIM__obuf_hstl_iv__obuf_hstl_iv_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_HSTL_IV.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_HSTL_IV.vhd

$(UNISIM__obuf_hstl_iv_18) \
$(UNISIM__obuf_hstl_iv_18__obuf_hstl_iv_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_HSTL_IV_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_HSTL_IV_18.vhd

$(UNISIM__obuf_hstl_iv_dci) \
$(UNISIM__obuf_hstl_iv_dci__obuf_hstl_iv_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_HSTL_IV_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_HSTL_IV_DCI.vhd

$(UNISIM__obuf_hstl_iv_dci_18) \
$(UNISIM__obuf_hstl_iv_dci_18__obuf_hstl_iv_dci_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_HSTL_IV_DCI_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_HSTL_IV_DCI_18.vhd

$(UNISIM__obuf_lvcmos12) \
$(UNISIM__obuf_lvcmos12__obuf_lvcmos12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS12.vhd

$(UNISIM__obuf_lvcmos12_f_2) \
$(UNISIM__obuf_lvcmos12_f_2__obuf_lvcmos12_f_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS12_F_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS12_F_2.vhd

$(UNISIM__obuf_lvcmos12_f_4) \
$(UNISIM__obuf_lvcmos12_f_4__obuf_lvcmos12_f_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS12_F_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS12_F_4.vhd

$(UNISIM__obuf_lvcmos12_f_6) \
$(UNISIM__obuf_lvcmos12_f_6__obuf_lvcmos12_f_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS12_F_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS12_F_6.vhd

$(UNISIM__obuf_lvcmos12_f_8) \
$(UNISIM__obuf_lvcmos12_f_8__obuf_lvcmos12_f_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS12_F_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS12_F_8.vhd

$(UNISIM__obuf_lvcmos12_s_2) \
$(UNISIM__obuf_lvcmos12_s_2__obuf_lvcmos12_s_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS12_S_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS12_S_2.vhd

$(UNISIM__obuf_lvcmos12_s_4) \
$(UNISIM__obuf_lvcmos12_s_4__obuf_lvcmos12_s_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS12_S_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS12_S_4.vhd

$(UNISIM__obuf_lvcmos12_s_6) \
$(UNISIM__obuf_lvcmos12_s_6__obuf_lvcmos12_s_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS12_S_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS12_S_6.vhd

$(UNISIM__obuf_lvcmos12_s_8) \
$(UNISIM__obuf_lvcmos12_s_8__obuf_lvcmos12_s_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS12_S_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS12_S_8.vhd

$(UNISIM__obuf_lvcmos15) \
$(UNISIM__obuf_lvcmos15__obuf_lvcmos15_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS15.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS15.vhd

$(UNISIM__obuf_lvcmos15_f_12) \
$(UNISIM__obuf_lvcmos15_f_12__obuf_lvcmos15_f_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS15_F_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS15_F_12.vhd

$(UNISIM__obuf_lvcmos15_f_16) \
$(UNISIM__obuf_lvcmos15_f_16__obuf_lvcmos15_f_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS15_F_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS15_F_16.vhd

$(UNISIM__obuf_lvcmos15_f_2) \
$(UNISIM__obuf_lvcmos15_f_2__obuf_lvcmos15_f_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS15_F_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS15_F_2.vhd

$(UNISIM__obuf_lvcmos15_f_4) \
$(UNISIM__obuf_lvcmos15_f_4__obuf_lvcmos15_f_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS15_F_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS15_F_4.vhd

$(UNISIM__obuf_lvcmos15_f_6) \
$(UNISIM__obuf_lvcmos15_f_6__obuf_lvcmos15_f_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS15_F_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS15_F_6.vhd

$(UNISIM__obuf_lvcmos15_f_8) \
$(UNISIM__obuf_lvcmos15_f_8__obuf_lvcmos15_f_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS15_F_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS15_F_8.vhd

$(UNISIM__obuf_lvcmos15_s_12) \
$(UNISIM__obuf_lvcmos15_s_12__obuf_lvcmos15_s_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS15_S_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS15_S_12.vhd

$(UNISIM__obuf_lvcmos15_s_16) \
$(UNISIM__obuf_lvcmos15_s_16__obuf_lvcmos15_s_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS15_S_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS15_S_16.vhd

$(UNISIM__obuf_lvcmos15_s_2) \
$(UNISIM__obuf_lvcmos15_s_2__obuf_lvcmos15_s_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS15_S_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS15_S_2.vhd

$(UNISIM__obuf_lvcmos15_s_4) \
$(UNISIM__obuf_lvcmos15_s_4__obuf_lvcmos15_s_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS15_S_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS15_S_4.vhd

$(UNISIM__obuf_lvcmos15_s_6) \
$(UNISIM__obuf_lvcmos15_s_6__obuf_lvcmos15_s_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS15_S_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS15_S_6.vhd

$(UNISIM__obuf_lvcmos15_s_8) \
$(UNISIM__obuf_lvcmos15_s_8__obuf_lvcmos15_s_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS15_S_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS15_S_8.vhd

$(UNISIM__obuf_lvcmos18) \
$(UNISIM__obuf_lvcmos18__obuf_lvcmos18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS18.vhd

$(UNISIM__obuf_lvcmos18_f_12) \
$(UNISIM__obuf_lvcmos18_f_12__obuf_lvcmos18_f_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS18_F_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS18_F_12.vhd

$(UNISIM__obuf_lvcmos18_f_16) \
$(UNISIM__obuf_lvcmos18_f_16__obuf_lvcmos18_f_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS18_F_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS18_F_16.vhd

$(UNISIM__obuf_lvcmos18_f_2) \
$(UNISIM__obuf_lvcmos18_f_2__obuf_lvcmos18_f_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS18_F_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS18_F_2.vhd

$(UNISIM__obuf_lvcmos18_f_4) \
$(UNISIM__obuf_lvcmos18_f_4__obuf_lvcmos18_f_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS18_F_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS18_F_4.vhd

$(UNISIM__obuf_lvcmos18_f_6) \
$(UNISIM__obuf_lvcmos18_f_6__obuf_lvcmos18_f_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS18_F_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS18_F_6.vhd

$(UNISIM__obuf_lvcmos18_f_8) \
$(UNISIM__obuf_lvcmos18_f_8__obuf_lvcmos18_f_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS18_F_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS18_F_8.vhd

$(UNISIM__obuf_lvcmos18_s_12) \
$(UNISIM__obuf_lvcmos18_s_12__obuf_lvcmos18_s_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS18_S_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS18_S_12.vhd

$(UNISIM__obuf_lvcmos18_s_16) \
$(UNISIM__obuf_lvcmos18_s_16__obuf_lvcmos18_s_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS18_S_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS18_S_16.vhd

$(UNISIM__obuf_lvcmos18_s_2) \
$(UNISIM__obuf_lvcmos18_s_2__obuf_lvcmos18_s_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS18_S_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS18_S_2.vhd

$(UNISIM__obuf_lvcmos18_s_4) \
$(UNISIM__obuf_lvcmos18_s_4__obuf_lvcmos18_s_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS18_S_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS18_S_4.vhd

$(UNISIM__obuf_lvcmos18_s_6) \
$(UNISIM__obuf_lvcmos18_s_6__obuf_lvcmos18_s_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS18_S_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS18_S_6.vhd

$(UNISIM__obuf_lvcmos18_s_8) \
$(UNISIM__obuf_lvcmos18_s_8__obuf_lvcmos18_s_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS18_S_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS18_S_8.vhd

$(UNISIM__obuf_lvcmos2) \
$(UNISIM__obuf_lvcmos2__obuf_lvcmos2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS2.vhd

$(UNISIM__obuf_lvcmos25) \
$(UNISIM__obuf_lvcmos25__obuf_lvcmos25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS25.vhd

$(UNISIM__obuf_lvcmos25_f_12) \
$(UNISIM__obuf_lvcmos25_f_12__obuf_lvcmos25_f_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS25_F_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS25_F_12.vhd

$(UNISIM__obuf_lvcmos25_f_16) \
$(UNISIM__obuf_lvcmos25_f_16__obuf_lvcmos25_f_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS25_F_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS25_F_16.vhd

$(UNISIM__obuf_lvcmos25_f_2) \
$(UNISIM__obuf_lvcmos25_f_2__obuf_lvcmos25_f_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS25_F_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS25_F_2.vhd

$(UNISIM__obuf_lvcmos25_f_24) \
$(UNISIM__obuf_lvcmos25_f_24__obuf_lvcmos25_f_24_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS25_F_24.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS25_F_24.vhd

$(UNISIM__obuf_lvcmos25_f_4) \
$(UNISIM__obuf_lvcmos25_f_4__obuf_lvcmos25_f_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS25_F_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS25_F_4.vhd

$(UNISIM__obuf_lvcmos25_f_6) \
$(UNISIM__obuf_lvcmos25_f_6__obuf_lvcmos25_f_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS25_F_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS25_F_6.vhd

$(UNISIM__obuf_lvcmos25_f_8) \
$(UNISIM__obuf_lvcmos25_f_8__obuf_lvcmos25_f_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS25_F_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS25_F_8.vhd

$(UNISIM__obuf_lvcmos25_s_12) \
$(UNISIM__obuf_lvcmos25_s_12__obuf_lvcmos25_s_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS25_S_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS25_S_12.vhd

$(UNISIM__obuf_lvcmos25_s_16) \
$(UNISIM__obuf_lvcmos25_s_16__obuf_lvcmos25_s_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS25_S_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS25_S_16.vhd

$(UNISIM__obuf_lvcmos25_s_2) \
$(UNISIM__obuf_lvcmos25_s_2__obuf_lvcmos25_s_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS25_S_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS25_S_2.vhd

$(UNISIM__obuf_lvcmos25_s_24) \
$(UNISIM__obuf_lvcmos25_s_24__obuf_lvcmos25_s_24_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS25_S_24.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS25_S_24.vhd

$(UNISIM__obuf_lvcmos25_s_4) \
$(UNISIM__obuf_lvcmos25_s_4__obuf_lvcmos25_s_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS25_S_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS25_S_4.vhd

$(UNISIM__obuf_lvcmos25_s_6) \
$(UNISIM__obuf_lvcmos25_s_6__obuf_lvcmos25_s_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS25_S_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS25_S_6.vhd

$(UNISIM__obuf_lvcmos25_s_8) \
$(UNISIM__obuf_lvcmos25_s_8__obuf_lvcmos25_s_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS25_S_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS25_S_8.vhd

$(UNISIM__obuf_lvcmos33) \
$(UNISIM__obuf_lvcmos33__obuf_lvcmos33_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS33.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS33.vhd

$(UNISIM__obuf_lvcmos33_f_12) \
$(UNISIM__obuf_lvcmos33_f_12__obuf_lvcmos33_f_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS33_F_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS33_F_12.vhd

$(UNISIM__obuf_lvcmos33_f_16) \
$(UNISIM__obuf_lvcmos33_f_16__obuf_lvcmos33_f_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS33_F_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS33_F_16.vhd

$(UNISIM__obuf_lvcmos33_f_2) \
$(UNISIM__obuf_lvcmos33_f_2__obuf_lvcmos33_f_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS33_F_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS33_F_2.vhd

$(UNISIM__obuf_lvcmos33_f_24) \
$(UNISIM__obuf_lvcmos33_f_24__obuf_lvcmos33_f_24_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS33_F_24.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS33_F_24.vhd

$(UNISIM__obuf_lvcmos33_f_4) \
$(UNISIM__obuf_lvcmos33_f_4__obuf_lvcmos33_f_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS33_F_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS33_F_4.vhd

$(UNISIM__obuf_lvcmos33_f_6) \
$(UNISIM__obuf_lvcmos33_f_6__obuf_lvcmos33_f_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS33_F_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS33_F_6.vhd

$(UNISIM__obuf_lvcmos33_f_8) \
$(UNISIM__obuf_lvcmos33_f_8__obuf_lvcmos33_f_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS33_F_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS33_F_8.vhd

$(UNISIM__obuf_lvcmos33_s_12) \
$(UNISIM__obuf_lvcmos33_s_12__obuf_lvcmos33_s_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS33_S_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS33_S_12.vhd

$(UNISIM__obuf_lvcmos33_s_16) \
$(UNISIM__obuf_lvcmos33_s_16__obuf_lvcmos33_s_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS33_S_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS33_S_16.vhd

$(UNISIM__obuf_lvcmos33_s_2) \
$(UNISIM__obuf_lvcmos33_s_2__obuf_lvcmos33_s_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS33_S_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS33_S_2.vhd

$(UNISIM__obuf_lvcmos33_s_24) \
$(UNISIM__obuf_lvcmos33_s_24__obuf_lvcmos33_s_24_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS33_S_24.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS33_S_24.vhd

$(UNISIM__obuf_lvcmos33_s_4) \
$(UNISIM__obuf_lvcmos33_s_4__obuf_lvcmos33_s_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS33_S_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS33_S_4.vhd

$(UNISIM__obuf_lvcmos33_s_6) \
$(UNISIM__obuf_lvcmos33_s_6__obuf_lvcmos33_s_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS33_S_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS33_S_6.vhd

$(UNISIM__obuf_lvcmos33_s_8) \
$(UNISIM__obuf_lvcmos33_s_8__obuf_lvcmos33_s_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVCMOS33_S_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVCMOS33_S_8.vhd

$(UNISIM__obuf_lvdci_15) \
$(UNISIM__obuf_lvdci_15__obuf_lvdci_15_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVDCI_15.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVDCI_15.vhd

$(UNISIM__obuf_lvdci_18) \
$(UNISIM__obuf_lvdci_18__obuf_lvdci_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVDCI_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVDCI_18.vhd

$(UNISIM__obuf_lvdci_25) \
$(UNISIM__obuf_lvdci_25__obuf_lvdci_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVDCI_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVDCI_25.vhd

$(UNISIM__obuf_lvdci_33) \
$(UNISIM__obuf_lvdci_33__obuf_lvdci_33_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVDCI_33.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVDCI_33.vhd

$(UNISIM__obuf_lvdci_dv2_15) \
$(UNISIM__obuf_lvdci_dv2_15__obuf_lvdci_dv2_15_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVDCI_DV2_15.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVDCI_DV2_15.vhd

$(UNISIM__obuf_lvdci_dv2_18) \
$(UNISIM__obuf_lvdci_dv2_18__obuf_lvdci_dv2_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVDCI_DV2_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVDCI_DV2_18.vhd

$(UNISIM__obuf_lvdci_dv2_25) \
$(UNISIM__obuf_lvdci_dv2_25__obuf_lvdci_dv2_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVDCI_DV2_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVDCI_DV2_25.vhd

$(UNISIM__obuf_lvdci_dv2_33) \
$(UNISIM__obuf_lvdci_dv2_33__obuf_lvdci_dv2_33_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVDCI_DV2_33.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVDCI_DV2_33.vhd

$(UNISIM__obuf_lvds) \
$(UNISIM__obuf_lvds__obuf_lvds_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVDS.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVDS.vhd

$(UNISIM__obuf_lvpecl) \
$(UNISIM__obuf_lvpecl__obuf_lvpecl_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVPECL.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVPECL.vhd

$(UNISIM__obuf_lvttl) \
$(UNISIM__obuf_lvttl__obuf_lvttl_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVTTL.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVTTL.vhd

$(UNISIM__obuf_lvttl_f_12) \
$(UNISIM__obuf_lvttl_f_12__obuf_lvttl_f_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVTTL_F_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVTTL_F_12.vhd

$(UNISIM__obuf_lvttl_f_16) \
$(UNISIM__obuf_lvttl_f_16__obuf_lvttl_f_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVTTL_F_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVTTL_F_16.vhd

$(UNISIM__obuf_lvttl_f_2) \
$(UNISIM__obuf_lvttl_f_2__obuf_lvttl_f_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVTTL_F_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVTTL_F_2.vhd

$(UNISIM__obuf_lvttl_f_24) \
$(UNISIM__obuf_lvttl_f_24__obuf_lvttl_f_24_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVTTL_F_24.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVTTL_F_24.vhd

$(UNISIM__obuf_lvttl_f_4) \
$(UNISIM__obuf_lvttl_f_4__obuf_lvttl_f_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVTTL_F_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVTTL_F_4.vhd

$(UNISIM__obuf_lvttl_f_6) \
$(UNISIM__obuf_lvttl_f_6__obuf_lvttl_f_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVTTL_F_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVTTL_F_6.vhd

$(UNISIM__obuf_lvttl_f_8) \
$(UNISIM__obuf_lvttl_f_8__obuf_lvttl_f_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVTTL_F_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVTTL_F_8.vhd

$(UNISIM__obuf_lvttl_s_12) \
$(UNISIM__obuf_lvttl_s_12__obuf_lvttl_s_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVTTL_S_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVTTL_S_12.vhd

$(UNISIM__obuf_lvttl_s_16) \
$(UNISIM__obuf_lvttl_s_16__obuf_lvttl_s_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVTTL_S_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVTTL_S_16.vhd

$(UNISIM__obuf_lvttl_s_2) \
$(UNISIM__obuf_lvttl_s_2__obuf_lvttl_s_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVTTL_S_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVTTL_S_2.vhd

$(UNISIM__obuf_lvttl_s_24) \
$(UNISIM__obuf_lvttl_s_24__obuf_lvttl_s_24_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVTTL_S_24.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVTTL_S_24.vhd

$(UNISIM__obuf_lvttl_s_4) \
$(UNISIM__obuf_lvttl_s_4__obuf_lvttl_s_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVTTL_S_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVTTL_S_4.vhd

$(UNISIM__obuf_lvttl_s_6) \
$(UNISIM__obuf_lvttl_s_6__obuf_lvttl_s_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVTTL_S_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVTTL_S_6.vhd

$(UNISIM__obuf_lvttl_s_8) \
$(UNISIM__obuf_lvttl_s_8__obuf_lvttl_s_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_LVTTL_S_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_LVTTL_S_8.vhd

$(UNISIM__obuf_pci33_3) \
$(UNISIM__obuf_pci33_3__obuf_pci33_3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_PCI33_3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_PCI33_3.vhd

$(UNISIM__obuf_pci33_5) \
$(UNISIM__obuf_pci33_5__obuf_pci33_5_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_PCI33_5.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_PCI33_5.vhd

$(UNISIM__obuf_pci66_3) \
$(UNISIM__obuf_pci66_3__obuf_pci66_3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_PCI66_3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_PCI66_3.vhd

$(UNISIM__obuf_pcix) \
$(UNISIM__obuf_pcix__obuf_pcix_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_PCIX.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_PCIX.vhd

$(UNISIM__obuf_pcix66_3) \
$(UNISIM__obuf_pcix66_3__obuf_pcix66_3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_PCIX66_3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_PCIX66_3.vhd

$(UNISIM__obuf_s_12) \
$(UNISIM__obuf_s_12__obuf_s_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_S_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_S_12.vhd

$(UNISIM__obuf_s_16) \
$(UNISIM__obuf_s_16__obuf_s_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_S_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_S_16.vhd

$(UNISIM__obuf_s_2) \
$(UNISIM__obuf_s_2__obuf_s_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_S_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_S_2.vhd

$(UNISIM__obuf_s_24) \
$(UNISIM__obuf_s_24__obuf_s_24_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_S_24.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_S_24.vhd

$(UNISIM__obuf_s_4) \
$(UNISIM__obuf_s_4__obuf_s_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_S_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_S_4.vhd

$(UNISIM__obuf_s_6) \
$(UNISIM__obuf_s_6__obuf_s_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_S_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_S_6.vhd

$(UNISIM__obuf_s_8) \
$(UNISIM__obuf_s_8__obuf_s_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_S_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_S_8.vhd

$(UNISIM__obuf_sstl18_i) \
$(UNISIM__obuf_sstl18_i__obuf_sstl18_i_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_SSTL18_I.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_SSTL18_I.vhd

$(UNISIM__obuf_sstl18_i_dci) \
$(UNISIM__obuf_sstl18_i_dci__obuf_sstl18_i_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_SSTL18_I_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_SSTL18_I_DCI.vhd

$(UNISIM__obuf_sstl18_ii) \
$(UNISIM__obuf_sstl18_ii__obuf_sstl18_ii_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_SSTL18_II.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_SSTL18_II.vhd

$(UNISIM__obuf_sstl18_ii_dci) \
$(UNISIM__obuf_sstl18_ii_dci__obuf_sstl18_ii_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_SSTL18_II_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_SSTL18_II_DCI.vhd

$(UNISIM__obuf_sstl2_i) \
$(UNISIM__obuf_sstl2_i__obuf_sstl2_i_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_SSTL2_I.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_SSTL2_I.vhd

$(UNISIM__obuf_sstl2_i_dci) \
$(UNISIM__obuf_sstl2_i_dci__obuf_sstl2_i_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_SSTL2_I_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_SSTL2_I_DCI.vhd

$(UNISIM__obuf_sstl2_ii) \
$(UNISIM__obuf_sstl2_ii__obuf_sstl2_ii_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_SSTL2_II.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_SSTL2_II.vhd

$(UNISIM__obuf_sstl2_ii_dci) \
$(UNISIM__obuf_sstl2_ii_dci__obuf_sstl2_ii_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_SSTL2_II_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_SSTL2_II_DCI.vhd

$(UNISIM__obuf_sstl3_i) \
$(UNISIM__obuf_sstl3_i__obuf_sstl3_i_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_SSTL3_I.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_SSTL3_I.vhd

$(UNISIM__obuf_sstl3_i_dci) \
$(UNISIM__obuf_sstl3_i_dci__obuf_sstl3_i_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_SSTL3_I_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_SSTL3_I_DCI.vhd

$(UNISIM__obuf_sstl3_ii) \
$(UNISIM__obuf_sstl3_ii__obuf_sstl3_ii_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_SSTL3_II.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_SSTL3_II.vhd

$(UNISIM__obuf_sstl3_ii_dci) \
$(UNISIM__obuf_sstl3_ii_dci__obuf_sstl3_ii_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUF_SSTL3_II_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUF_SSTL3_II_DCI.vhd

$(UNISIM__obufds__obufds_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFDS.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__obufds)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFDS.vhd

$(UNISIM__obufds_blvds_25) \
$(UNISIM__obufds_blvds_25__obufds_blvds_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFDS_BLVDS_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFDS_BLVDS_25.vhd

$(UNISIM__obufds_ldt_25) \
$(UNISIM__obufds_ldt_25__obufds_ldt_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFDS_LDT_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFDS_LDT_25.vhd

$(UNISIM__obufds_lvds_25__obufds_lvds_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFDS_LVDS_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__obufds_lvds_25)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFDS_LVDS_25.vhd

$(UNISIM__obufds_lvds_33__obufds_lvds_33_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFDS_LVDS_33.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__obufds_lvds_33)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFDS_LVDS_33.vhd

$(UNISIM__obufds_lvdsext_25) \
$(UNISIM__obufds_lvdsext_25__obufds_lvdsext_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFDS_LVDSEXT_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFDS_LVDSEXT_25.vhd

$(UNISIM__obufds_lvdsext_33) \
$(UNISIM__obufds_lvdsext_33__obufds_lvdsext_33_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFDS_LVDSEXT_33.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFDS_LVDSEXT_33.vhd

$(UNISIM__obufds_lvpecl_25) \
$(UNISIM__obufds_lvpecl_25__obufds_lvpecl_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFDS_LVPECL_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFDS_LVPECL_25.vhd

$(UNISIM__obufds_lvpecl_33) \
$(UNISIM__obufds_lvpecl_33__obufds_lvpecl_33_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFDS_LVPECL_33.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFDS_LVPECL_33.vhd

$(UNISIM__obufds_ulvds_25) \
$(UNISIM__obufds_ulvds_25__obufds_ulvds_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFDS_ULVDS_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFDS_ULVDS_25.vhd

$(UNISIM__obufe) \
$(UNISIM__obufe__obufe_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFE.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFE.vhd

$(UNISIM__obuft__obuft_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__obuft)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT.vhd

$(UNISIM__obuft_agp) \
$(UNISIM__obuft_agp__obuft_agp_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_AGP.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_AGP.vhd

$(UNISIM__obuft_ctt) \
$(UNISIM__obuft_ctt__obuft_ctt_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_CTT.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_CTT.vhd

$(UNISIM__obuft_f_12) \
$(UNISIM__obuft_f_12__obuft_f_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_F_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_F_12.vhd

$(UNISIM__obuft_f_16) \
$(UNISIM__obuft_f_16__obuft_f_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_F_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_F_16.vhd

$(UNISIM__obuft_f_2) \
$(UNISIM__obuft_f_2__obuft_f_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_F_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_F_2.vhd

$(UNISIM__obuft_f_24) \
$(UNISIM__obuft_f_24__obuft_f_24_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_F_24.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_F_24.vhd

$(UNISIM__obuft_f_4) \
$(UNISIM__obuft_f_4__obuft_f_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_F_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_F_4.vhd

$(UNISIM__obuft_f_6) \
$(UNISIM__obuft_f_6__obuft_f_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_F_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_F_6.vhd

$(UNISIM__obuft_f_8) \
$(UNISIM__obuft_f_8__obuft_f_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_F_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_F_8.vhd

$(UNISIM__obuft_gtl) \
$(UNISIM__obuft_gtl__obuft_gtl_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_GTL.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_GTL.vhd

$(UNISIM__obuft_gtl_dci) \
$(UNISIM__obuft_gtl_dci__obuft_gtl_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_GTL_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_GTL_DCI.vhd

$(UNISIM__obuft_gtlp) \
$(UNISIM__obuft_gtlp__obuft_gtlp_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_GTLP.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_GTLP.vhd

$(UNISIM__obuft_gtlp_dci) \
$(UNISIM__obuft_gtlp_dci__obuft_gtlp_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_GTLP_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_GTLP_DCI.vhd

$(UNISIM__obuft_hstl_i) \
$(UNISIM__obuft_hstl_i__obuft_hstl_i_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_HSTL_I.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_HSTL_I.vhd

$(UNISIM__obuft_hstl_i_18) \
$(UNISIM__obuft_hstl_i_18__obuft_hstl_i_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_HSTL_I_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_HSTL_I_18.vhd

$(UNISIM__obuft_hstl_i_dci) \
$(UNISIM__obuft_hstl_i_dci__obuft_hstl_i_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_HSTL_I_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_HSTL_I_DCI.vhd

$(UNISIM__obuft_hstl_i_dci_18) \
$(UNISIM__obuft_hstl_i_dci_18__obuft_hstl_i_dci_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_HSTL_I_DCI_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_HSTL_I_DCI_18.vhd

$(UNISIM__obuft_hstl_ii) \
$(UNISIM__obuft_hstl_ii__obuft_hstl_ii_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_HSTL_II.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_HSTL_II.vhd

$(UNISIM__obuft_hstl_ii_18) \
$(UNISIM__obuft_hstl_ii_18__obuft_hstl_ii_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_HSTL_II_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_HSTL_II_18.vhd

$(UNISIM__obuft_hstl_ii_dci) \
$(UNISIM__obuft_hstl_ii_dci__obuft_hstl_ii_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_HSTL_II_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_HSTL_II_DCI.vhd

$(UNISIM__obuft_hstl_ii_dci_18) \
$(UNISIM__obuft_hstl_ii_dci_18__obuft_hstl_ii_dci_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_HSTL_II_DCI_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_HSTL_II_DCI_18.vhd

$(UNISIM__obuft_hstl_iii) \
$(UNISIM__obuft_hstl_iii__obuft_hstl_iii_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_HSTL_III.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_HSTL_III.vhd

$(UNISIM__obuft_hstl_iii_18) \
$(UNISIM__obuft_hstl_iii_18__obuft_hstl_iii_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_HSTL_III_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_HSTL_III_18.vhd

$(UNISIM__obuft_hstl_iii_dci) \
$(UNISIM__obuft_hstl_iii_dci__obuft_hstl_iii_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_HSTL_III_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_HSTL_III_DCI.vhd

$(UNISIM__obuft_hstl_iii_dci_18) \
$(UNISIM__obuft_hstl_iii_dci_18__obuft_hstl_iii_dci_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_HSTL_III_DCI_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_HSTL_III_DCI_18.vhd

$(UNISIM__obuft_hstl_iv) \
$(UNISIM__obuft_hstl_iv__obuft_hstl_iv_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_HSTL_IV.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_HSTL_IV.vhd

$(UNISIM__obuft_hstl_iv_18) \
$(UNISIM__obuft_hstl_iv_18__obuft_hstl_iv_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_HSTL_IV_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_HSTL_IV_18.vhd

$(UNISIM__obuft_hstl_iv_dci) \
$(UNISIM__obuft_hstl_iv_dci__obuft_hstl_iv_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_HSTL_IV_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_HSTL_IV_DCI.vhd

$(UNISIM__obuft_hstl_iv_dci_18) \
$(UNISIM__obuft_hstl_iv_dci_18__obuft_hstl_iv_dci_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_HSTL_IV_DCI_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_HSTL_IV_DCI_18.vhd

$(UNISIM__obuft_lvcmos12) \
$(UNISIM__obuft_lvcmos12__obuft_lvcmos12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS12.vhd

$(UNISIM__obuft_lvcmos12_f_2) \
$(UNISIM__obuft_lvcmos12_f_2__obuft_lvcmos12_f_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS12_F_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS12_F_2.vhd

$(UNISIM__obuft_lvcmos12_f_4) \
$(UNISIM__obuft_lvcmos12_f_4__obuft_lvcmos12_f_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS12_F_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS12_F_4.vhd

$(UNISIM__obuft_lvcmos12_f_6) \
$(UNISIM__obuft_lvcmos12_f_6__obuft_lvcmos12_f_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS12_F_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS12_F_6.vhd

$(UNISIM__obuft_lvcmos12_f_8) \
$(UNISIM__obuft_lvcmos12_f_8__obuft_lvcmos12_f_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS12_F_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS12_F_8.vhd

$(UNISIM__obuft_lvcmos12_s_2) \
$(UNISIM__obuft_lvcmos12_s_2__obuft_lvcmos12_s_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS12_S_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS12_S_2.vhd

$(UNISIM__obuft_lvcmos12_s_4) \
$(UNISIM__obuft_lvcmos12_s_4__obuft_lvcmos12_s_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS12_S_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS12_S_4.vhd

$(UNISIM__obuft_lvcmos12_s_6) \
$(UNISIM__obuft_lvcmos12_s_6__obuft_lvcmos12_s_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS12_S_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS12_S_6.vhd

$(UNISIM__obuft_lvcmos12_s_8) \
$(UNISIM__obuft_lvcmos12_s_8__obuft_lvcmos12_s_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS12_S_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS12_S_8.vhd

$(UNISIM__obuft_lvcmos15) \
$(UNISIM__obuft_lvcmos15__obuft_lvcmos15_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS15.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS15.vhd

$(UNISIM__obuft_lvcmos15_f_12) \
$(UNISIM__obuft_lvcmos15_f_12__obuft_lvcmos15_f_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS15_F_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS15_F_12.vhd

$(UNISIM__obuft_lvcmos15_f_16) \
$(UNISIM__obuft_lvcmos15_f_16__obuft_lvcmos15_f_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS15_F_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS15_F_16.vhd

$(UNISIM__obuft_lvcmos15_f_2) \
$(UNISIM__obuft_lvcmos15_f_2__obuft_lvcmos15_f_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS15_F_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS15_F_2.vhd

$(UNISIM__obuft_lvcmos15_f_4) \
$(UNISIM__obuft_lvcmos15_f_4__obuft_lvcmos15_f_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS15_F_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS15_F_4.vhd

$(UNISIM__obuft_lvcmos15_f_6) \
$(UNISIM__obuft_lvcmos15_f_6__obuft_lvcmos15_f_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS15_F_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS15_F_6.vhd

$(UNISIM__obuft_lvcmos15_f_8) \
$(UNISIM__obuft_lvcmos15_f_8__obuft_lvcmos15_f_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS15_F_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS15_F_8.vhd

$(UNISIM__obuft_lvcmos15_s_12) \
$(UNISIM__obuft_lvcmos15_s_12__obuft_lvcmos15_s_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS15_S_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS15_S_12.vhd

$(UNISIM__obuft_lvcmos15_s_16) \
$(UNISIM__obuft_lvcmos15_s_16__obuft_lvcmos15_s_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS15_S_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS15_S_16.vhd

$(UNISIM__obuft_lvcmos15_s_2) \
$(UNISIM__obuft_lvcmos15_s_2__obuft_lvcmos15_s_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS15_S_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS15_S_2.vhd

$(UNISIM__obuft_lvcmos15_s_4) \
$(UNISIM__obuft_lvcmos15_s_4__obuft_lvcmos15_s_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS15_S_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS15_S_4.vhd

$(UNISIM__obuft_lvcmos15_s_6) \
$(UNISIM__obuft_lvcmos15_s_6__obuft_lvcmos15_s_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS15_S_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS15_S_6.vhd

$(UNISIM__obuft_lvcmos15_s_8) \
$(UNISIM__obuft_lvcmos15_s_8__obuft_lvcmos15_s_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS15_S_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS15_S_8.vhd

$(UNISIM__obuft_lvcmos18) \
$(UNISIM__obuft_lvcmos18__obuft_lvcmos18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS18.vhd

$(UNISIM__obuft_lvcmos18_f_12) \
$(UNISIM__obuft_lvcmos18_f_12__obuft_lvcmos18_f_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS18_F_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS18_F_12.vhd

$(UNISIM__obuft_lvcmos18_f_16) \
$(UNISIM__obuft_lvcmos18_f_16__obuft_lvcmos18_f_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS18_F_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS18_F_16.vhd

$(UNISIM__obuft_lvcmos18_f_2) \
$(UNISIM__obuft_lvcmos18_f_2__obuft_lvcmos18_f_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS18_F_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS18_F_2.vhd

$(UNISIM__obuft_lvcmos18_f_4) \
$(UNISIM__obuft_lvcmos18_f_4__obuft_lvcmos18_f_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS18_F_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS18_F_4.vhd

$(UNISIM__obuft_lvcmos18_f_6) \
$(UNISIM__obuft_lvcmos18_f_6__obuft_lvcmos18_f_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS18_F_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS18_F_6.vhd

$(UNISIM__obuft_lvcmos18_f_8) \
$(UNISIM__obuft_lvcmos18_f_8__obuft_lvcmos18_f_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS18_F_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS18_F_8.vhd

$(UNISIM__obuft_lvcmos18_s_12) \
$(UNISIM__obuft_lvcmos18_s_12__obuft_lvcmos18_s_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS18_S_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS18_S_12.vhd

$(UNISIM__obuft_lvcmos18_s_16) \
$(UNISIM__obuft_lvcmos18_s_16__obuft_lvcmos18_s_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS18_S_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS18_S_16.vhd

$(UNISIM__obuft_lvcmos18_s_2) \
$(UNISIM__obuft_lvcmos18_s_2__obuft_lvcmos18_s_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS18_S_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS18_S_2.vhd

$(UNISIM__obuft_lvcmos18_s_4) \
$(UNISIM__obuft_lvcmos18_s_4__obuft_lvcmos18_s_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS18_S_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS18_S_4.vhd

$(UNISIM__obuft_lvcmos18_s_6) \
$(UNISIM__obuft_lvcmos18_s_6__obuft_lvcmos18_s_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS18_S_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS18_S_6.vhd

$(UNISIM__obuft_lvcmos18_s_8) \
$(UNISIM__obuft_lvcmos18_s_8__obuft_lvcmos18_s_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS18_S_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS18_S_8.vhd

$(UNISIM__obuft_lvcmos2) \
$(UNISIM__obuft_lvcmos2__obuft_lvcmos2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS2.vhd

$(UNISIM__obuft_lvcmos25) \
$(UNISIM__obuft_lvcmos25__obuft_lvcmos25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS25.vhd

$(UNISIM__obuft_lvcmos25_f_12) \
$(UNISIM__obuft_lvcmos25_f_12__obuft_lvcmos25_f_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS25_F_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS25_F_12.vhd

$(UNISIM__obuft_lvcmos25_f_16) \
$(UNISIM__obuft_lvcmos25_f_16__obuft_lvcmos25_f_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS25_F_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS25_F_16.vhd

$(UNISIM__obuft_lvcmos25_f_2) \
$(UNISIM__obuft_lvcmos25_f_2__obuft_lvcmos25_f_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS25_F_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS25_F_2.vhd

$(UNISIM__obuft_lvcmos25_f_24) \
$(UNISIM__obuft_lvcmos25_f_24__obuft_lvcmos25_f_24_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS25_F_24.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS25_F_24.vhd

$(UNISIM__obuft_lvcmos25_f_4) \
$(UNISIM__obuft_lvcmos25_f_4__obuft_lvcmos25_f_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS25_F_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS25_F_4.vhd

$(UNISIM__obuft_lvcmos25_f_6) \
$(UNISIM__obuft_lvcmos25_f_6__obuft_lvcmos25_f_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS25_F_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS25_F_6.vhd

$(UNISIM__obuft_lvcmos25_f_8) \
$(UNISIM__obuft_lvcmos25_f_8__obuft_lvcmos25_f_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS25_F_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS25_F_8.vhd

$(UNISIM__obuft_lvcmos25_s_12) \
$(UNISIM__obuft_lvcmos25_s_12__obuft_lvcmos25_s_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS25_S_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS25_S_12.vhd

$(UNISIM__obuft_lvcmos25_s_16) \
$(UNISIM__obuft_lvcmos25_s_16__obuft_lvcmos25_s_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS25_S_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS25_S_16.vhd

$(UNISIM__obuft_lvcmos25_s_2) \
$(UNISIM__obuft_lvcmos25_s_2__obuft_lvcmos25_s_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS25_S_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS25_S_2.vhd

$(UNISIM__obuft_lvcmos25_s_24) \
$(UNISIM__obuft_lvcmos25_s_24__obuft_lvcmos25_s_24_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS25_S_24.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS25_S_24.vhd

$(UNISIM__obuft_lvcmos25_s_4) \
$(UNISIM__obuft_lvcmos25_s_4__obuft_lvcmos25_s_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS25_S_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS25_S_4.vhd

$(UNISIM__obuft_lvcmos25_s_6) \
$(UNISIM__obuft_lvcmos25_s_6__obuft_lvcmos25_s_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS25_S_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS25_S_6.vhd

$(UNISIM__obuft_lvcmos25_s_8) \
$(UNISIM__obuft_lvcmos25_s_8__obuft_lvcmos25_s_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS25_S_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS25_S_8.vhd

$(UNISIM__obuft_lvcmos33) \
$(UNISIM__obuft_lvcmos33__obuft_lvcmos33_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS33.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS33.vhd

$(UNISIM__obuft_lvcmos33_f_12) \
$(UNISIM__obuft_lvcmos33_f_12__obuft_lvcmos33_f_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS33_F_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS33_F_12.vhd

$(UNISIM__obuft_lvcmos33_f_16) \
$(UNISIM__obuft_lvcmos33_f_16__obuft_lvcmos33_f_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS33_F_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS33_F_16.vhd

$(UNISIM__obuft_lvcmos33_f_2) \
$(UNISIM__obuft_lvcmos33_f_2__obuft_lvcmos33_f_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS33_F_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS33_F_2.vhd

$(UNISIM__obuft_lvcmos33_f_24) \
$(UNISIM__obuft_lvcmos33_f_24__obuft_lvcmos33_f_24_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS33_F_24.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS33_F_24.vhd

$(UNISIM__obuft_lvcmos33_f_4) \
$(UNISIM__obuft_lvcmos33_f_4__obuft_lvcmos33_f_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS33_F_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS33_F_4.vhd

$(UNISIM__obuft_lvcmos33_f_6) \
$(UNISIM__obuft_lvcmos33_f_6__obuft_lvcmos33_f_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS33_F_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS33_F_6.vhd

$(UNISIM__obuft_lvcmos33_f_8) \
$(UNISIM__obuft_lvcmos33_f_8__obuft_lvcmos33_f_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS33_F_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS33_F_8.vhd

$(UNISIM__obuft_lvcmos33_s_12) \
$(UNISIM__obuft_lvcmos33_s_12__obuft_lvcmos33_s_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS33_S_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS33_S_12.vhd

$(UNISIM__obuft_lvcmos33_s_16) \
$(UNISIM__obuft_lvcmos33_s_16__obuft_lvcmos33_s_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS33_S_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS33_S_16.vhd

$(UNISIM__obuft_lvcmos33_s_2) \
$(UNISIM__obuft_lvcmos33_s_2__obuft_lvcmos33_s_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS33_S_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS33_S_2.vhd

$(UNISIM__obuft_lvcmos33_s_24) \
$(UNISIM__obuft_lvcmos33_s_24__obuft_lvcmos33_s_24_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS33_S_24.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS33_S_24.vhd

$(UNISIM__obuft_lvcmos33_s_4) \
$(UNISIM__obuft_lvcmos33_s_4__obuft_lvcmos33_s_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS33_S_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS33_S_4.vhd

$(UNISIM__obuft_lvcmos33_s_6) \
$(UNISIM__obuft_lvcmos33_s_6__obuft_lvcmos33_s_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS33_S_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS33_S_6.vhd

$(UNISIM__obuft_lvcmos33_s_8) \
$(UNISIM__obuft_lvcmos33_s_8__obuft_lvcmos33_s_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVCMOS33_S_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVCMOS33_S_8.vhd

$(UNISIM__obuft_lvdci_15) \
$(UNISIM__obuft_lvdci_15__obuft_lvdci_15_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVDCI_15.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVDCI_15.vhd

$(UNISIM__obuft_lvdci_18) \
$(UNISIM__obuft_lvdci_18__obuft_lvdci_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVDCI_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVDCI_18.vhd

$(UNISIM__obuft_lvdci_25) \
$(UNISIM__obuft_lvdci_25__obuft_lvdci_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVDCI_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVDCI_25.vhd

$(UNISIM__obuft_lvdci_33) \
$(UNISIM__obuft_lvdci_33__obuft_lvdci_33_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVDCI_33.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVDCI_33.vhd

$(UNISIM__obuft_lvdci_dv2_15) \
$(UNISIM__obuft_lvdci_dv2_15__obuft_lvdci_dv2_15_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVDCI_DV2_15.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVDCI_DV2_15.vhd

$(UNISIM__obuft_lvdci_dv2_18) \
$(UNISIM__obuft_lvdci_dv2_18__obuft_lvdci_dv2_18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVDCI_DV2_18.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVDCI_DV2_18.vhd

$(UNISIM__obuft_lvdci_dv2_25) \
$(UNISIM__obuft_lvdci_dv2_25__obuft_lvdci_dv2_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVDCI_DV2_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVDCI_DV2_25.vhd

$(UNISIM__obuft_lvdci_dv2_33) \
$(UNISIM__obuft_lvdci_dv2_33__obuft_lvdci_dv2_33_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVDCI_DV2_33.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVDCI_DV2_33.vhd

$(UNISIM__obuft_lvds) \
$(UNISIM__obuft_lvds__obuft_lvds_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVDS.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVDS.vhd

$(UNISIM__obuft_lvpecl) \
$(UNISIM__obuft_lvpecl__obuft_lvpecl_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVPECL.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVPECL.vhd

$(UNISIM__obuft_lvttl) \
$(UNISIM__obuft_lvttl__obuft_lvttl_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVTTL.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVTTL.vhd

$(UNISIM__obuft_lvttl_f_12) \
$(UNISIM__obuft_lvttl_f_12__obuft_lvttl_f_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVTTL_F_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVTTL_F_12.vhd

$(UNISIM__obuft_lvttl_f_16) \
$(UNISIM__obuft_lvttl_f_16__obuft_lvttl_f_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVTTL_F_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVTTL_F_16.vhd

$(UNISIM__obuft_lvttl_f_2) \
$(UNISIM__obuft_lvttl_f_2__obuft_lvttl_f_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVTTL_F_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVTTL_F_2.vhd

$(UNISIM__obuft_lvttl_f_24) \
$(UNISIM__obuft_lvttl_f_24__obuft_lvttl_f_24_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVTTL_F_24.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVTTL_F_24.vhd

$(UNISIM__obuft_lvttl_f_4) \
$(UNISIM__obuft_lvttl_f_4__obuft_lvttl_f_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVTTL_F_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVTTL_F_4.vhd

$(UNISIM__obuft_lvttl_f_6) \
$(UNISIM__obuft_lvttl_f_6__obuft_lvttl_f_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVTTL_F_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVTTL_F_6.vhd

$(UNISIM__obuft_lvttl_f_8) \
$(UNISIM__obuft_lvttl_f_8__obuft_lvttl_f_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVTTL_F_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVTTL_F_8.vhd

$(UNISIM__obuft_lvttl_s_12) \
$(UNISIM__obuft_lvttl_s_12__obuft_lvttl_s_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVTTL_S_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVTTL_S_12.vhd

$(UNISIM__obuft_lvttl_s_16) \
$(UNISIM__obuft_lvttl_s_16__obuft_lvttl_s_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVTTL_S_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVTTL_S_16.vhd

$(UNISIM__obuft_lvttl_s_2) \
$(UNISIM__obuft_lvttl_s_2__obuft_lvttl_s_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVTTL_S_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVTTL_S_2.vhd

$(UNISIM__obuft_lvttl_s_24) \
$(UNISIM__obuft_lvttl_s_24__obuft_lvttl_s_24_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVTTL_S_24.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVTTL_S_24.vhd

$(UNISIM__obuft_lvttl_s_4) \
$(UNISIM__obuft_lvttl_s_4__obuft_lvttl_s_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVTTL_S_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVTTL_S_4.vhd

$(UNISIM__obuft_lvttl_s_6) \
$(UNISIM__obuft_lvttl_s_6__obuft_lvttl_s_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVTTL_S_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVTTL_S_6.vhd

$(UNISIM__obuft_lvttl_s_8) \
$(UNISIM__obuft_lvttl_s_8__obuft_lvttl_s_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_LVTTL_S_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_LVTTL_S_8.vhd

$(UNISIM__obuft_pci33_3) \
$(UNISIM__obuft_pci33_3__obuft_pci33_3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_PCI33_3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_PCI33_3.vhd

$(UNISIM__obuft_pci33_5) \
$(UNISIM__obuft_pci33_5__obuft_pci33_5_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_PCI33_5.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_PCI33_5.vhd

$(UNISIM__obuft_pci66_3) \
$(UNISIM__obuft_pci66_3__obuft_pci66_3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_PCI66_3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_PCI66_3.vhd

$(UNISIM__obuft_pcix) \
$(UNISIM__obuft_pcix__obuft_pcix_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_PCIX.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_PCIX.vhd

$(UNISIM__obuft_pcix66_3) \
$(UNISIM__obuft_pcix66_3__obuft_pcix66_3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_PCIX66_3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_PCIX66_3.vhd

$(UNISIM__obuft_s_12) \
$(UNISIM__obuft_s_12__obuft_s_12_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_S_12.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_S_12.vhd

$(UNISIM__obuft_s_16) \
$(UNISIM__obuft_s_16__obuft_s_16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_S_16.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_S_16.vhd

$(UNISIM__obuft_s_2) \
$(UNISIM__obuft_s_2__obuft_s_2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_S_2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_S_2.vhd

$(UNISIM__obuft_s_24) \
$(UNISIM__obuft_s_24__obuft_s_24_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_S_24.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_S_24.vhd

$(UNISIM__obuft_s_4) \
$(UNISIM__obuft_s_4__obuft_s_4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_S_4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_S_4.vhd

$(UNISIM__obuft_s_6) \
$(UNISIM__obuft_s_6__obuft_s_6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_S_6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_S_6.vhd

$(UNISIM__obuft_s_8) \
$(UNISIM__obuft_s_8__obuft_s_8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_S_8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_S_8.vhd

$(UNISIM__obuft_sstl18_i) \
$(UNISIM__obuft_sstl18_i__obuft_sstl18_i_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_SSTL18_I.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_SSTL18_I.vhd

$(UNISIM__obuft_sstl18_i_dci) \
$(UNISIM__obuft_sstl18_i_dci__obuft_sstl18_i_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_SSTL18_I_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_SSTL18_I_DCI.vhd

$(UNISIM__obuft_sstl18_ii) \
$(UNISIM__obuft_sstl18_ii__obuft_sstl18_ii_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_SSTL18_II.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_SSTL18_II.vhd

$(UNISIM__obuft_sstl18_ii_dci) \
$(UNISIM__obuft_sstl18_ii_dci__obuft_sstl18_ii_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_SSTL18_II_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_SSTL18_II_DCI.vhd

$(UNISIM__obuft_sstl2_i) \
$(UNISIM__obuft_sstl2_i__obuft_sstl2_i_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_SSTL2_I.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_SSTL2_I.vhd

$(UNISIM__obuft_sstl2_i_dci) \
$(UNISIM__obuft_sstl2_i_dci__obuft_sstl2_i_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_SSTL2_I_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_SSTL2_I_DCI.vhd

$(UNISIM__obuft_sstl2_ii) \
$(UNISIM__obuft_sstl2_ii__obuft_sstl2_ii_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_SSTL2_II.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_SSTL2_II.vhd

$(UNISIM__obuft_sstl2_ii_dci) \
$(UNISIM__obuft_sstl2_ii_dci__obuft_sstl2_ii_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_SSTL2_II_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_SSTL2_II_DCI.vhd

$(UNISIM__obuft_sstl3_i) \
$(UNISIM__obuft_sstl3_i__obuft_sstl3_i_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_SSTL3_I.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_SSTL3_I.vhd

$(UNISIM__obuft_sstl3_i_dci) \
$(UNISIM__obuft_sstl3_i_dci__obuft_sstl3_i_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_SSTL3_I_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_SSTL3_I_DCI.vhd

$(UNISIM__obuft_sstl3_ii) \
$(UNISIM__obuft_sstl3_ii__obuft_sstl3_ii_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_SSTL3_II.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_SSTL3_II.vhd

$(UNISIM__obuft_sstl3_ii_dci) \
$(UNISIM__obuft_sstl3_ii_dci__obuft_sstl3_ii_dci_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFT_SSTL3_II_DCI.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFT_SSTL3_II_DCI.vhd

$(UNISIM__obuftds) \
$(UNISIM__obuftds__obuftds_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFTDS.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFTDS.vhd

$(UNISIM__obuftds_blvds_25) \
$(UNISIM__obuftds_blvds_25__obuftds_blvds_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFTDS_BLVDS_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFTDS_BLVDS_25.vhd

$(UNISIM__obuftds_ldt_25) \
$(UNISIM__obuftds_ldt_25__obuftds_ldt_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFTDS_LDT_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFTDS_LDT_25.vhd

$(UNISIM__obuftds_lvds_25) \
$(UNISIM__obuftds_lvds_25__obuftds_lvds_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFTDS_LVDS_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFTDS_LVDS_25.vhd

$(UNISIM__obuftds_lvds_33) \
$(UNISIM__obuftds_lvds_33__obuftds_lvds_33_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFTDS_LVDS_33.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFTDS_LVDS_33.vhd

$(UNISIM__obuftds_lvdsext_25) \
$(UNISIM__obuftds_lvdsext_25__obuftds_lvdsext_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFTDS_LVDSEXT_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFTDS_LVDSEXT_25.vhd

$(UNISIM__obuftds_lvdsext_33) \
$(UNISIM__obuftds_lvdsext_33__obuftds_lvdsext_33_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFTDS_LVDSEXT_33.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFTDS_LVDSEXT_33.vhd

$(UNISIM__obuftds_lvpecl_25) \
$(UNISIM__obuftds_lvpecl_25__obuftds_lvpecl_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFTDS_LVPECL_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFTDS_LVPECL_25.vhd

$(UNISIM__obuftds_lvpecl_33) \
$(UNISIM__obuftds_lvpecl_33__obuftds_lvpecl_33_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFTDS_LVPECL_33.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFTDS_LVPECL_33.vhd

$(UNISIM__obuftds_ulvds_25) \
$(UNISIM__obuftds_ulvds_25__obuftds_ulvds_25_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OBUFTDS_ULVDS_25.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OBUFTDS_ULVDS_25.vhd

$(UNISIM__odelaye2) \
$(UNISIM__odelaye2__odelaye2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/ODELAYE2.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\ODELAYE2.vhd

$(UNISIM__odelaye2_finedelay) \
$(UNISIM__odelaye2_finedelay__odelaye2_finedelay_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/ODELAYE2_FINEDELAY.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\ODELAYE2_FINEDELAY.vhd

$(UNISIM__ofddrcpe) \
$(UNISIM__ofddrcpe__ofddrcpe_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OFDDRCPE.vhd \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OFDDRCPE.vhd

$(UNISIM__ofddrtcpe) \
$(UNISIM__ofddrtcpe__ofddrtcpe_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OFDDRTCPE.vhd \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OFDDRTCPE.vhd

$(UNISIM__ofddrtrse) \
$(UNISIM__ofddrtrse__ofddrtrse_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OFDDRTRSE.vhd \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OFDDRTRSE.vhd

$(UNISIM__opt_off) \
$(UNISIM__opt_off__opt_off_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OPT_OFF.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OPT_OFF.vhd

$(UNISIM__opt_uim) \
$(UNISIM__opt_uim__opt_uim_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OPT_UIM.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OPT_UIM.vhd

$(UNISIM__or2) \
$(UNISIM__or2__or2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OR2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OR2.vhd

$(UNISIM__or2b1) \
$(UNISIM__or2b1__or2b1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OR2B1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OR2B1.vhd

$(UNISIM__or2b2) \
$(UNISIM__or2b2__or2b2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OR2B2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OR2B2.vhd

$(UNISIM__or2l) \
$(UNISIM__or2l__or2l_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OR2L.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OR2L.vhd

$(UNISIM__or3) \
$(UNISIM__or3__or3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OR3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OR3.vhd

$(UNISIM__or3b1) \
$(UNISIM__or3b1__or3b1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OR3B1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OR3B1.vhd

$(UNISIM__or3b2) \
$(UNISIM__or3b2__or3b2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OR3B2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OR3B2.vhd

$(UNISIM__or3b3) \
$(UNISIM__or3b3__or3b3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OR3B3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OR3B3.vhd

$(UNISIM__or4) \
$(UNISIM__or4__or4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OR4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OR4.vhd

$(UNISIM__or4b1) \
$(UNISIM__or4b1__or4b1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OR4B1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OR4B1.vhd

$(UNISIM__or4b2) \
$(UNISIM__or4b2__or4b2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OR4B2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OR4B2.vhd

$(UNISIM__or4b3) \
$(UNISIM__or4b3__or4b3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OR4B3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OR4B3.vhd

$(UNISIM__or4b4) \
$(UNISIM__or4b4__or4b4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OR4B4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OR4B4.vhd

$(UNISIM__or5) \
$(UNISIM__or5__or5_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OR5.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OR5.vhd

$(UNISIM__or5b1) \
$(UNISIM__or5b1__or5b1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OR5B1.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OR5B1.vhd

$(UNISIM__or5b2) \
$(UNISIM__or5b2__or5b2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OR5B2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OR5B2.vhd

$(UNISIM__or5b3) \
$(UNISIM__or5b3__or5b3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OR5B3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OR5B3.vhd

$(UNISIM__or5b4) \
$(UNISIM__or5b4__or5b4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OR5B4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OR5B4.vhd

$(UNISIM__or5b5) \
$(UNISIM__or5b5__or5b5_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OR5B5.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OR5B5.vhd

$(UNISIM__or6) \
$(UNISIM__or6__or6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OR6.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OR6.vhd

$(UNISIM__or7) \
$(UNISIM__or7__or7_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OR7.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OR7.vhd

$(UNISIM__or8) \
$(UNISIM__or8__or8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OR8.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OR8.vhd

$(UNISIM__orcy) \
$(UNISIM__orcy__orcy_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/ORCY.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\ORCY.vhd

$(UNISIM__oserdes2) \
$(UNISIM__oserdes2__oserdes2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OSERDES2.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(IEEE__std_logic_unsigned) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OSERDES2.vhd

$(UNISIM__oserdese2) \
$(UNISIM__oserdese2__oserdese2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/OSERDESE2.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\OSERDESE2.vhd

$(UNISIM__out_fifo) \
$(UNISIM__out_fifo__out_fifo_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/OUT_FIFO.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\OUT_FIFO.vhd

$(UNISIM__pcie_2_0) \
$(UNISIM__pcie_2_0__pcie_2_0_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/PCIE_2_0.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\PCIE_2_0.vhd

$(UNISIM__pcie_2_1) \
$(UNISIM__pcie_2_1__pcie_2_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/PCIE_2_1.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\PCIE_2_1.vhd

$(UNISIM__pcie_3_0) \
$(UNISIM__pcie_3_0__pcie_3_0_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/PCIE_3_0.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\PCIE_3_0.vhd

$(UNISIM__pcie_a1) \
$(UNISIM__pcie_a1__pcie_a1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/PCIE_A1.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(IEEE__numeric_std)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\PCIE_A1.vhd

$(UNISIM__pcie_ep) \
$(UNISIM__pcie_ep__pcie_ep_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/PCIE_EP.vhd \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\PCIE_EP.vhd

$(UNISIM__pcie_internal_1_1) \
$(UNISIM__pcie_internal_1_1__pcie_internal_1_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/PCIE_INTERNAL_1_1.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\PCIE_INTERNAL_1_1.vhd

$(UNISIM__phaser_in) \
$(UNISIM__phaser_in__phaser_in_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/PHASER_IN.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(IEEE__numeric_std)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\PHASER_IN.vhd

$(UNISIM__phaser_in_phy) \
$(UNISIM__phaser_in_phy__phaser_in_phy_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/PHASER_IN_PHY.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(IEEE__numeric_std)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\PHASER_IN_PHY.vhd

$(UNISIM__phaser_out) \
$(UNISIM__phaser_out__phaser_out_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/PHASER_OUT.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(IEEE__numeric_std)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\PHASER_OUT.vhd

$(UNISIM__phaser_out_phy) \
$(UNISIM__phaser_out_phy__phaser_out_phy_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/PHASER_OUT_PHY.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(IEEE__numeric_std)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\PHASER_OUT_PHY.vhd

$(UNISIM__phaser_ref) \
$(UNISIM__phaser_ref__phaser_ref_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/PHASER_REF.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(IEEE__std_logic_textio) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_signed) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\PHASER_REF.vhd

$(UNISIM__phy_control) \
$(UNISIM__phy_control__phy_control_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/PHY_CONTROL.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\PHY_CONTROL.vhd

$(UNISIM__ioout) \
$(UNISIM__ioout__ioout_v) \
$(UNISIM__iot) \
$(UNISIM__iot__iot_v) \
$(UNISIM__oserdes) \
$(UNISIM__oserdes__oserdes_v) \
$(UNISIM__plg) \
$(UNISIM__plg__plg_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OSERDES.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OSERDES.vhd

$(UNISIM__plle2_base) \
$(UNISIM__plle2_base__plle2_base_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/PLLE2_BASE.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_signed) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\PLLE2_BASE.vhd

$(UNISIM__pmcd) \
$(UNISIM__pmcd__pmcd_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/PMCD.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\PMCD.vhd

$(UNISIM__post_crc_internal) \
$(UNISIM__post_crc_internal__post_crc_internal_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/POST_CRC_INTERNAL.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\POST_CRC_INTERNAL.vhd

$(UNISIM__fpga_startup_virtex4) \
$(UNISIM__fpga_startup_virtex4__fpga_startup_virtex4_v) \
$(UNISIM__ppc405_adv) \
$(UNISIM__ppc405_adv__ppc405_adv_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/PPC405_ADV.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\PPC405_ADV.vhd

$(UNISIM__ppc440) \
$(UNISIM__ppc440__ppc440_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/PPC440.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\PPC440.vhd

$(UNISIM__ps7) \
$(UNISIM__ps7__ps7_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/PS7.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\PS7.vhd

$(UNISIM__pulldown) \
$(UNISIM__pulldown__pulldown_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/PULLDOWN.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\PULLDOWN.vhd

$(UNISIM__pullup) \
$(UNISIM__pullup__pullup_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/PULLUP.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\PULLUP.vhd

$(UNISIM__ram128x1s_1) \
$(UNISIM__ram128x1s_1__ram128x1s_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAM128X1S_1.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAM128X1S_1.vhd

$(UNISIM__ram16x1d_1) \
$(UNISIM__ram16x1d_1__ram16x1d_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAM16X1D_1.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAM16X1D_1.vhd

$(UNISIM__ram16x1s_1) \
$(UNISIM__ram16x1s_1__ram16x1s_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAM16X1S_1.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAM16X1S_1.vhd

$(UNISIM__ram16x2s) \
$(UNISIM__ram16x2s__ram16x2s_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAM16X2S.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAM16X2S.vhd

$(UNISIM__ram16x4s) \
$(UNISIM__ram16x4s__ram16x4s_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAM16X4S.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAM16X4S.vhd

$(UNISIM__ram16x8s) \
$(UNISIM__ram16x8s__ram16x8s_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAM16X8S.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAM16X8S.vhd

$(UNISIM__ram256x1s) \
$(UNISIM__ram256x1s__ram256x1s_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAM256X1S.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAM256X1S.vhd

$(UNISIM__ram32x1d_1) \
$(UNISIM__ram32x1d_1__ram32x1d_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAM32X1D_1.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAM32X1D_1.vhd

$(UNISIM__ram32x1s) \
$(UNISIM__ram32x1s__ram32x1s_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAM32X1S.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAM32X1S.vhd

$(UNISIM__ram32x1s_1) \
$(UNISIM__ram32x1s_1__ram32x1s_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAM32X1S_1.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAM32X1S_1.vhd

$(UNISIM__ram32x2s) \
$(UNISIM__ram32x2s__ram32x2s_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAM32X2S.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAM32X2S.vhd

$(UNISIM__ram32x4s) \
$(UNISIM__ram32x4s__ram32x4s_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAM32X4S.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAM32X4S.vhd

$(UNISIM__ram32x8s) \
$(UNISIM__ram32x8s__ram32x8s_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAM32X8S.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAM32X8S.vhd

$(UNISIM__ram64x1d_1) \
$(UNISIM__ram64x1d_1__ram64x1d_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAM64X1D_1.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAM64X1D_1.vhd

$(UNISIM__ram64x1s_1) \
$(UNISIM__ram64x1s_1__ram64x1s_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAM64X1S_1.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAM64X1S_1.vhd

$(UNISIM__ram64x2s) \
$(UNISIM__ram64x2s__ram64x2s_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAM64X2S.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAM64X2S.vhd

$(UNISIM__ramb16_s1__ramb16_s1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16_S1.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ramb16_s1)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16_S1.vhd

$(UNISIM__ramb16_s18__ramb16_s18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16_S18.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ramb16_s18)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16_S18.vhd

$(UNISIM__ramb16_s18_s18__ramb16_s18_s18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16_S18_S18.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ramb16_s18_s18)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16_S18_S18.vhd

$(UNISIM__ramb16_s18_s36) \
$(UNISIM__ramb16_s18_s36__ramb16_s18_s36_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16_S18_S36.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16_S18_S36.vhd

$(UNISIM__ramb16_s1_s1__ramb16_s1_s1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16_S1_S1.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ramb16_s1_s1)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16_S1_S1.vhd

$(UNISIM__ramb16_s1_s18) \
$(UNISIM__ramb16_s1_s18__ramb16_s1_s18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16_S1_S18.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16_S1_S18.vhd

$(UNISIM__ramb16_s1_s2) \
$(UNISIM__ramb16_s1_s2__ramb16_s1_s2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16_S1_S2.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16_S1_S2.vhd

$(UNISIM__ramb16_s1_s36) \
$(UNISIM__ramb16_s1_s36__ramb16_s1_s36_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16_S1_S36.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16_S1_S36.vhd

$(UNISIM__ramb16_s1_s4) \
$(UNISIM__ramb16_s1_s4__ramb16_s1_s4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16_S1_S4.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16_S1_S4.vhd

$(UNISIM__ramb16_s1_s9) \
$(UNISIM__ramb16_s1_s9__ramb16_s1_s9_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16_S1_S9.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16_S1_S9.vhd

$(UNISIM__ramb16_s2__ramb16_s2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16_S2.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ramb16_s2)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16_S2.vhd

$(UNISIM__ramb16_s2_s18) \
$(UNISIM__ramb16_s2_s18__ramb16_s2_s18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16_S2_S18.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16_S2_S18.vhd

$(UNISIM__ramb16_s2_s2__ramb16_s2_s2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16_S2_S2.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ramb16_s2_s2)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16_S2_S2.vhd

$(UNISIM__ramb16_s2_s36) \
$(UNISIM__ramb16_s2_s36__ramb16_s2_s36_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16_S2_S36.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16_S2_S36.vhd

$(UNISIM__ramb16_s2_s4) \
$(UNISIM__ramb16_s2_s4__ramb16_s2_s4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16_S2_S4.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16_S2_S4.vhd

$(UNISIM__ramb16_s2_s9) \
$(UNISIM__ramb16_s2_s9__ramb16_s2_s9_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16_S2_S9.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16_S2_S9.vhd

$(UNISIM__ramb16_s36__ramb16_s36_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16_S36.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ramb16_s36)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16_S36.vhd

$(UNISIM__ramb16_s36_s36__ramb16_s36_s36_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16_S36_S36.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ramb16_s36_s36)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16_S36_S36.vhd

$(UNISIM__ramb16_s4__ramb16_s4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16_S4.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ramb16_s4)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16_S4.vhd

$(UNISIM__ramb16_s4_s18) \
$(UNISIM__ramb16_s4_s18__ramb16_s4_s18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16_S4_S18.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16_S4_S18.vhd

$(UNISIM__ramb16_s4_s36) \
$(UNISIM__ramb16_s4_s36__ramb16_s4_s36_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16_S4_S36.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16_S4_S36.vhd

$(UNISIM__ramb16_s4_s4__ramb16_s4_s4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16_S4_S4.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ramb16_s4_s4)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16_S4_S4.vhd

$(UNISIM__ramb16_s4_s9) \
$(UNISIM__ramb16_s4_s9__ramb16_s4_s9_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16_S4_S9.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16_S4_S9.vhd

$(UNISIM__ramb16_s9__ramb16_s9_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16_S9.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ramb16_s9)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16_S9.vhd

$(UNISIM__ramb16_s9_s18) \
$(UNISIM__ramb16_s9_s18__ramb16_s9_s18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16_S9_S18.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16_S9_S18.vhd

$(UNISIM__ramb16_s9_s36) \
$(UNISIM__ramb16_s9_s36__ramb16_s9_s36_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16_S9_S36.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16_S9_S36.vhd

$(UNISIM__ramb16_s9_s9__ramb16_s9_s9_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16_S9_S9.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ramb16_s9_s9)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16_S9_S9.vhd

$(UNISIM__ramb16bwe) \
$(UNISIM__ramb16bwe__ramb16bwe_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16BWE.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__std_logic_textio) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_signed) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16BWE.vhd

$(UNISIM__ramb16bwe_s18) \
$(UNISIM__ramb16bwe_s18__ramb16bwe_s18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16BWE_S18.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16BWE_S18.vhd

$(UNISIM__ramb16bwe_s18_s18) \
$(UNISIM__ramb16bwe_s18_s18__ramb16bwe_s18_s18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16BWE_S18_S18.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16BWE_S18_S18.vhd

$(UNISIM__ramb16bwe_s18_s9) \
$(UNISIM__ramb16bwe_s18_s9__ramb16bwe_s18_s9_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16BWE_S18_S9.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16BWE_S18_S9.vhd

$(UNISIM__ramb16bwe_s36) \
$(UNISIM__ramb16bwe_s36__ramb16bwe_s36_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16BWE_S36.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16BWE_S36.vhd

$(UNISIM__ramb16bwe_s36_s18) \
$(UNISIM__ramb16bwe_s36_s18__ramb16bwe_s36_s18_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16BWE_S36_S18.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16BWE_S36_S18.vhd

$(UNISIM__ramb16bwe_s36_s36) \
$(UNISIM__ramb16bwe_s36_s36__ramb16bwe_s36_s36_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16BWE_S36_S36.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16BWE_S36_S36.vhd

$(UNISIM__ramb16bwe_s36_s9) \
$(UNISIM__ramb16bwe_s36_s9__ramb16bwe_s36_s9_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16BWE_S36_S9.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16BWE_S36_S9.vhd

$(UNISIM__ramb16bwer) \
$(UNISIM__ramb16bwer__ramb16bwer_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB16BWER.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(IEEE__std_logic_textio) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_signed) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB16BWER.vhd

$(UNISIM__ramb18sdp) \
$(UNISIM__ramb18sdp__ramb18sdp_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB18SDP.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB18SDP.vhd

$(UNISIM__ramb32_s64_ecc) \
$(UNISIM__ramb32_s64_ecc__ramb32_s64_ecc_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB32_S64_ECC.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB32_S64_ECC.vhd

$(UNISIM__ramb36_exp) \
$(UNISIM__ramb36_exp__ramb36_exp_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB36_EXP.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB36_EXP.vhd

$(UNISIM__ramb36sdp) \
$(UNISIM__ramb36sdp__ramb36sdp_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB36SDP.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB36SDP.vhd

$(UNISIM__ramb36sdp_exp) \
$(UNISIM__ramb36sdp_exp__ramb36sdp_exp_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB36SDP_EXP.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB36SDP_EXP.vhd

$(UNISIM__ramb4_s1__ramb4_s1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB4_S1.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ramb4_s1)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB4_S1.vhd

$(UNISIM__ramb4_s16__ramb4_s16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB4_S16.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ramb4_s16)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB4_S16.vhd

$(UNISIM__ramb4_s16_s16__ramb4_s16_s16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB4_S16_S16.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ramb4_s16_s16)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB4_S16_S16.vhd

$(UNISIM__ramb4_s1_s1__ramb4_s1_s1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB4_S1_S1.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ramb4_s1_s1)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB4_S1_S1.vhd

$(UNISIM__ramb4_s1_s16) \
$(UNISIM__ramb4_s1_s16__ramb4_s1_s16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB4_S1_S16.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB4_S1_S16.vhd

$(UNISIM__ramb4_s1_s2) \
$(UNISIM__ramb4_s1_s2__ramb4_s1_s2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB4_S1_S2.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB4_S1_S2.vhd

$(UNISIM__ramb4_s1_s4) \
$(UNISIM__ramb4_s1_s4__ramb4_s1_s4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB4_S1_S4.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB4_S1_S4.vhd

$(UNISIM__ramb4_s1_s8) \
$(UNISIM__ramb4_s1_s8__ramb4_s1_s8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB4_S1_S8.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB4_S1_S8.vhd

$(UNISIM__ramb4_s2__ramb4_s2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB4_S2.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ramb4_s2)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB4_S2.vhd

$(UNISIM__ramb4_s2_s16) \
$(UNISIM__ramb4_s2_s16__ramb4_s2_s16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB4_S2_S16.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB4_S2_S16.vhd

$(UNISIM__ramb4_s2_s2__ramb4_s2_s2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB4_S2_S2.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ramb4_s2_s2)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB4_S2_S2.vhd

$(UNISIM__ramb4_s2_s4) \
$(UNISIM__ramb4_s2_s4__ramb4_s2_s4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB4_S2_S4.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB4_S2_S4.vhd

$(UNISIM__ramb4_s2_s8) \
$(UNISIM__ramb4_s2_s8__ramb4_s2_s8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB4_S2_S8.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB4_S2_S8.vhd

$(UNISIM__ramb4_s4__ramb4_s4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB4_S4.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ramb4_s4)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB4_S4.vhd

$(UNISIM__ramb4_s4_s16) \
$(UNISIM__ramb4_s4_s16__ramb4_s4_s16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB4_S4_S16.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB4_S4_S16.vhd

$(UNISIM__ramb4_s4_s4__ramb4_s4_s4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB4_S4_S4.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ramb4_s4_s4)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB4_S4_S4.vhd

$(UNISIM__ramb4_s4_s8) \
$(UNISIM__ramb4_s4_s8__ramb4_s4_s8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB4_S4_S8.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB4_S4_S8.vhd

$(UNISIM__ramb4_s8__ramb4_s8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB4_S8.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ramb4_s8)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB4_S8.vhd

$(UNISIM__ramb4_s8_s16) \
$(UNISIM__ramb4_s8_s16__ramb4_s8_s16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB4_S8_S16.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB4_S8_S16.vhd

$(UNISIM__ramb4_s8_s8__ramb4_s8_s8_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB4_S8_S8.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__ramb4_s8_s8)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB4_S8_S8.vhd

$(UNISIM__ramb8bwer) \
$(UNISIM__ramb8bwer__ramb8bwer_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB8BWER.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(IEEE__std_logic_textio) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_signed) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB8BWER.vhd

$(UNISIM__ramb18e1) \
$(UNISIM__ramb18e1__ramb18e1_v) \
$(UNISIM__rb18_internal_vhdl) \
$(UNISIM__rb18_internal_vhdl__rb18_internal_vhdl_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB18E1.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(IEEE__std_logic_textio) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_signed) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB18E1.vhd

$(UNISIM__ramb36e1) \
$(UNISIM__ramb36e1__ramb36e1_v) \
$(UNISIM__rb36_internal_vhdl) \
$(UNISIM__rb36_internal_vhdl__rb36_internal_vhdl_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/RAMB36E1.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(IEEE__std_logic_textio) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_signed) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\RAMB36E1.vhd

$(UNISIM__roc) \
$(UNISIM__roc__roc_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/ROC.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\ROC.vhd

$(UNISIM__rocbuf) \
$(UNISIM__rocbuf__rocbuf_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/ROCBUF.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\ROCBUF.vhd

$(UNISIM__sim_config_s3a) \
$(UNISIM__sim_config_s3a__sim_config_s3a_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/SIM_CONFIG_S3A.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\SIM_CONFIG_S3A.vhd

$(UNISIM__sim_config_s3a_serial) \
$(UNISIM__sim_config_s3a_serial__sim_config_s3a_serial_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/SIM_CONFIG_S3A_SERIAL.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\SIM_CONFIG_S3A_SERIAL.vhd

$(UNISIM__sim_config_s6) \
$(UNISIM__sim_config_s6__sim_config_s6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/SIM_CONFIG_S6.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\SIM_CONFIG_S6.vhd

$(UNISIM__sim_config_s6_serial) \
$(UNISIM__sim_config_s6_serial__sim_config_s6_serial_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/SIM_CONFIG_S6_SERIAL.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\SIM_CONFIG_S6_SERIAL.vhd

$(UNISIM__sim_config_v5) \
$(UNISIM__sim_config_v5__sim_config_v5_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/SIM_CONFIG_V5.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\SIM_CONFIG_V5.vhd

$(UNISIM__sim_config_v5_serial) \
$(UNISIM__sim_config_v5_serial__sim_config_v5_serial_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/SIM_CONFIG_V5_SERIAL.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\SIM_CONFIG_V5_SERIAL.vhd

$(UNISIM__sim_config_v6) \
$(UNISIM__sim_config_v6__sim_config_v6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/SIM_CONFIG_V6.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\SIM_CONFIG_V6.vhd

$(UNISIM__sim_config_v6_serial) \
$(UNISIM__sim_config_v6_serial__sim_config_v6_serial_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/SIM_CONFIG_V6_SERIAL.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\SIM_CONFIG_V6_SERIAL.vhd

$(UNISIM__sim_confige2) \
$(UNISIM__sim_confige2__sim_confige2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/SIM_CONFIGE2.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\SIM_CONFIGE2.vhd

$(UNISIM__ram16_sx_sx) \
$(UNISIM__ram16_sx_sx__behav) \
$(UNISIM__ramb16_sx) \
$(UNISIM__ramb16_sx__behav) \
$(UNISIM__ramb4_generic) \
$(UNISIM__ramb4_generic__behavioral) \
$(UNISIM__simple_simprim) : ../../lib/tech/unisim/ise/simple_simprim.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work unisim ../../lib/tech/unisim/ise/simple_simprim.vhd

$(UNISIM__spi_access) \
$(UNISIM__spi_access__spi_access_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/SPI_ACCESS.vhd \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_textio) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\SPI_ACCESS.vhd

$(UNISIM__srl16_1) \
$(UNISIM__srl16_1__srl16_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/SRL16_1.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\SRL16_1.vhd

$(UNISIM__srl16e_1) \
$(UNISIM__srl16e_1__srl16e_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/SRL16E_1.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\SRL16E_1.vhd

$(UNISIM__srlc16) \
$(UNISIM__srlc16__srlc16_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/SRLC16.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\SRLC16.vhd

$(UNISIM__srlc16_1) \
$(UNISIM__srlc16_1__srlc16_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/SRLC16_1.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\SRLC16_1.vhd

$(UNISIM__srlc16e_1) \
$(UNISIM__srlc16e_1__srlc16e_1_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/SRLC16E_1.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\SRLC16E_1.vhd

$(UNISIM__srlc32e) \
$(UNISIM__srlc32e__srlc32e_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/SRLC32E.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\SRLC32E.vhd

$(UNISIM__startbuf_fpgacore) \
$(UNISIM__startbuf_fpgacore__startbuf_fpgacore_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/STARTBUF_FPGACORE.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\STARTBUF_FPGACORE.vhd

$(UNISIM__startbuf_spartan2) \
$(UNISIM__startbuf_spartan2__startbuf_spartan2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/STARTBUF_SPARTAN2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\STARTBUF_SPARTAN2.vhd

$(UNISIM__startbuf_spartan3) \
$(UNISIM__startbuf_spartan3__startbuf_spartan3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/STARTBUF_SPARTAN3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\STARTBUF_SPARTAN3.vhd

$(UNISIM__startbuf_virtex) \
$(UNISIM__startbuf_virtex__startbuf_virtex_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/STARTBUF_VIRTEX.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\STARTBUF_VIRTEX.vhd

$(UNISIM__startbuf_virtex2) \
$(UNISIM__startbuf_virtex2__startbuf_virtex2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/STARTBUF_VIRTEX2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\STARTBUF_VIRTEX2.vhd

$(UNISIM__startbuf_virtex4) \
$(UNISIM__startbuf_virtex4__startbuf_virtex4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/STARTBUF_VIRTEX4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\STARTBUF_VIRTEX4.vhd

$(UNISIM__startup_fpgacore) \
$(UNISIM__startup_fpgacore__startup_fpgacore_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/STARTUP_FPGACORE.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\STARTUP_FPGACORE.vhd

$(UNISIM__startup_spartan3) \
$(UNISIM__startup_spartan3__startup_spartan3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/STARTUP_SPARTAN3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\STARTUP_SPARTAN3.vhd

$(UNISIM__startup_spartan3a) \
$(UNISIM__startup_spartan3a__startup_spartan3a_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/STARTUP_SPARTAN3A.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\STARTUP_SPARTAN3A.vhd

$(UNISIM__startup_spartan3e) \
$(UNISIM__startup_spartan3e__startup_spartan3e_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/STARTUP_SPARTAN3E.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\STARTUP_SPARTAN3E.vhd

$(UNISIM__startup_spartan6) \
$(UNISIM__startup_spartan6__startup_spartan6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/STARTUP_SPARTAN6.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\STARTUP_SPARTAN6.vhd

$(UNISIM__startup_virtex4) \
$(UNISIM__startup_virtex4__startup_virtex4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/STARTUP_VIRTEX4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\STARTUP_VIRTEX4.vhd

$(UNISIM__startup_virtex5) \
$(UNISIM__startup_virtex5__startup_virtex5_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/STARTUP_VIRTEX5.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\STARTUP_VIRTEX5.vhd

$(UNISIM__startup_virtex6) \
$(UNISIM__startup_virtex6__startup_virtex6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/STARTUP_VIRTEX6.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\STARTUP_VIRTEX6.vhd

$(UNISIM__startupe2) \
$(UNISIM__startupe2__startupe2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/STARTUPE2.vhd \
		$(IEEE__std_logic_arith) \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\STARTUPE2.vhd

$(UNISIM__suspend_sync) \
$(UNISIM__suspend_sync__suspend_sync_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/SUSPEND_SYNC.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\SUSPEND_SYNC.vhd

$(UNISIM__tblock) \
$(UNISIM__tblock__tblock_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/TBLOCK.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\TBLOCK.vhd

$(UNISIM__temac) \
$(UNISIM__temac__temac_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/TEMAC.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\TEMAC.vhd

$(UNISIM__temac_single) \
$(UNISIM__temac_single__temac_single_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/secureip/TEMAC_SINGLE.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\secureip\TEMAC_SINGLE.vhd

$(UNISIM__timegrp) \
$(UNISIM__timegrp__timegrp_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/TIMEGRP.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\TIMEGRP.vhd

$(UNISIM__timespec) \
$(UNISIM__timespec__timespec_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/TIMESPEC.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\TIMESPEC.vhd

$(UNISIM__toc) \
$(UNISIM__toc__toc_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/TOC.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\TOC.vhd

$(UNISIM__tocbuf) \
$(UNISIM__tocbuf__tocbuf_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/TOCBUF.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\TOCBUF.vhd

$(UNISIM__dout_oserdese1_vhd) \
$(UNISIM__dout_oserdese1_vhd__dout_oserdese1_vhd_v) \
$(UNISIM__fifo_addr_oserdese1_vhd) \
$(UNISIM__fifo_addr_oserdese1_vhd__fifo_addr_oserdese1_vhd_v) \
$(UNISIM__fifo_reset_oserdese1_vhd) \
$(UNISIM__fifo_reset_oserdese1_vhd__fifo_reset_oserdese1_vhd_v) \
$(UNISIM__fifo_tdpipe_oserdese1_vhd) \
$(UNISIM__fifo_tdpipe_oserdese1_vhd__fifo_tdpipe_oserdese1_vhd_v) \
$(UNISIM__iodlyctrl_npre_oserdese1_vhd) \
$(UNISIM__iodlyctrl_npre_oserdese1_vhd__iodlyctrl_npre_oserdese1_vhd_v) \
$(UNISIM__oserdese1) \
$(UNISIM__oserdese1__oserdese1_v) \
$(UNISIM__plg_oserdese1_vhd) \
$(UNISIM__plg_oserdese1_vhd__plg_oserdese1_vhd_v) \
$(UNISIM__rank12d_oserdese1_vhd) \
$(UNISIM__rank12d_oserdese1_vhd__rank12d_oserdese1_vhd_v) \
$(UNISIM__selfheal_oserdese1_vhd) \
$(UNISIM__selfheal_oserdese1_vhd__selfheal_oserdese1_vhd_v) \
$(UNISIM__tout_oserdese1_vhd) \
$(UNISIM__tout_oserdese1_vhd__tout_oserdese1_vhd_v) \
$(UNISIM__trif_oserdese1_vhd) \
$(UNISIM__trif_oserdese1_vhd__trif_oserdese1_vhd_v) \
$(UNISIM__txbuffer_oserdese1_vhd) \
$(UNISIM__txbuffer_oserdese1_vhd__txbuffer_oserdese1_vhd_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/OSERDESE1.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\OSERDESE1.vhd

$(UNISIM__usr_access_virtex4) \
$(UNISIM__usr_access_virtex4__usr_access_virtex4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/USR_ACCESS_VIRTEX4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\USR_ACCESS_VIRTEX4.vhd

$(UNISIM__usr_access_virtex5) \
$(UNISIM__usr_access_virtex5__usr_access_virtex5_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/USR_ACCESS_VIRTEX5.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\USR_ACCESS_VIRTEX5.vhd

$(UNISIM__usr_access_virtex6) \
$(UNISIM__usr_access_virtex6__usr_access_virtex6_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/USR_ACCESS_VIRTEX6.vhd \
		$(IEEE__vital_primitives) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\USR_ACCESS_VIRTEX6.vhd

$(UNISIM__usr_accesse2) \
$(UNISIM__usr_accesse2__usr_accesse2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/USR_ACCESSE2.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_arith)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\USR_ACCESSE2.vhd

$(UNISIM__vcomponents) : ../../lib/tech/unisim/ise/unisim_VCOMP.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work unisim ../../lib/tech/unisim/ise/unisim_VCOMP.vhd

$(UNISIM__vpkg) \
$(UNISIM__vpkg__body) : ../../lib/tech/unisim/ise/unisim_VPKG.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work unisim ../../lib/tech/unisim/ise/unisim_VPKG.vhd

$(UNISIM__wireand) \
$(UNISIM__wireand__wireand_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/WIREAND.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\WIREAND.vhd

$(UNISIM__xadc) \
$(UNISIM__xadc__xadc_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/XADC.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_signed) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\XADC.vhd

$(UNISIM__xnor2) \
$(UNISIM__xnor2__xnor2_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/XNOR2.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\XNOR2.vhd

$(UNISIM__xnor3) \
$(UNISIM__xnor3__xnor3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/XNOR3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\XNOR3.vhd

$(UNISIM__xnor4) \
$(UNISIM__xnor4__xnor4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/XNOR4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\XNOR4.vhd

$(UNISIM__xnor5) \
$(UNISIM__xnor5__xnor5_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/XNOR5.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\XNOR5.vhd

$(UNISIM__xor3) \
$(UNISIM__xor3__xor3_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/XOR3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\XOR3.vhd

$(UNISIM__xor4) \
$(UNISIM__xor4__xor4_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/XOR4.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\XOR4.vhd

$(UNISIM__xor5) \
$(UNISIM__xor5__xor5_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/XOR5.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\XOR5.vhd

$(UNISIM__xorcy_d) \
$(UNISIM__xorcy_d__xorcy_d_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/XORCY_D.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\XORCY_D.vhd

$(UNISIM__aramb36_internal) \
$(UNISIM__aramb36_internal__aramb36_internal_v) \
$(UNISIM__bscan_spartan3) \
$(UNISIM__bscan_spartan3__behav) \
$(UNISIM__bscan_spartan6) \
$(UNISIM__bscan_spartan6__behav) \
$(UNISIM__bscan_virtex) \
$(UNISIM__bscan_virtex__behav) \
$(UNISIM__bscan_virtex2) \
$(UNISIM__bscan_virtex2__behav) \
$(UNISIM__bscan_virtex4) \
$(UNISIM__bscan_virtex4__behav) \
$(UNISIM__bscan_virtex5) \
$(UNISIM__bscan_virtex5__behav) \
$(UNISIM__bscan_virtex6) \
$(UNISIM__bscan_virtex6__behav) \
$(UNISIM__bscane2) \
$(UNISIM__bscane2__behav) \
$(UNISIM__bscntrl) \
$(UNISIM__bscntrl__bscntrl_v) \
$(UNISIM__buf) \
$(UNISIM__buf__buf_v) \
$(UNISIM__bufg) \
$(UNISIM__bufg__beh) \
$(UNISIM__bufgce) \
$(UNISIM__bufgce__bufgce_v) \
$(UNISIM__bufgdll) \
$(UNISIM__bufgdll__beh) \
$(UNISIM__bufgmux) \
$(UNISIM__bufgmux__beh) \
$(UNISIM__bufgp) \
$(UNISIM__bufgp__beh) \
$(UNISIM__bufio) \
$(UNISIM__bufio__bufio_v) \
$(UNISIM__bufr) \
$(UNISIM__bufr__bufr_v) \
$(UNISIM__clkdll) \
$(UNISIM__clkdll__clkdll_v) \
$(UNISIM__clkdllhf) \
$(UNISIM__clkdllhf__clkdllhf_v) \
$(UNISIM__clkdllhf_maximum_period_check) \
$(UNISIM__clkdllhf_maximum_period_check__clkdllhf_maximum_period_check_v) \
$(UNISIM__dcm) \
$(UNISIM__dcm__sim) \
$(UNISIM__dcm_sp) \
$(UNISIM__dcm_sp__dcm_sp_v) \
$(UNISIM__dcm_sp_clock_divide_by_2) \
$(UNISIM__dcm_sp_clock_divide_by_2__dcm_sp_clock_divide_by_2_v) \
$(UNISIM__dcm_sp_clock_lost) \
$(UNISIM__dcm_sp_clock_lost__dcm_sp_clock_lost_v) \
$(UNISIM__dcm_sp_maximum_period_check) \
$(UNISIM__dcm_sp_maximum_period_check__dcm_sp_maximum_period_check_v) \
$(UNISIM__dsp48) \
$(UNISIM__dsp48__dsp48_v) \
$(UNISIM__dsp48e) \
$(UNISIM__dsp48e__dsp48e_v) \
$(UNISIM__fd) \
$(UNISIM__fd__fd_v) \
$(UNISIM__fd_1) \
$(UNISIM__fd_1__fd_1_v) \
$(UNISIM__fdc) \
$(UNISIM__fdc__fdc_v) \
$(UNISIM__fdc_1) \
$(UNISIM__fdc_1__fdc_1_v) \
$(UNISIM__fdce) \
$(UNISIM__fdce__fdce_v) \
$(UNISIM__fddrrse) \
$(UNISIM__fddrrse__fddrrse_v) \
$(UNISIM__fde) \
$(UNISIM__fde__fde_v) \
$(UNISIM__fdp) \
$(UNISIM__fdp__fdp_v) \
$(UNISIM__fdpe) \
$(UNISIM__fdpe__fdpe_v) \
$(UNISIM__fdr) \
$(UNISIM__fdr__fdr_v) \
$(UNISIM__fdre) \
$(UNISIM__fdre__fdre_v) \
$(UNISIM__fdrs) \
$(UNISIM__fdrs__fdrs_v) \
$(UNISIM__fdrse) \
$(UNISIM__fdrse__fdrse_v) \
$(UNISIM__fds) \
$(UNISIM__fds__fds_v) \
$(UNISIM__fdse) \
$(UNISIM__fdse__fdse_v) \
$(UNISIM__gnd) \
$(UNISIM__gnd__gnd_v) \
$(UNISIM__ibuf) \
$(UNISIM__ibuf__beh) \
$(UNISIM__ibufds) \
$(UNISIM__ibufds__beh) \
$(UNISIM__ibufds_gtxe1) \
$(UNISIM__ibufds_gtxe1__ibufds_gtxe1_v) \
$(UNISIM__ibufds_lvds_25) \
$(UNISIM__ibufds_lvds_25__beh) \
$(UNISIM__ibufds_lvds_33) \
$(UNISIM__ibufds_lvds_33__beh) \
$(UNISIM__ibufg) \
$(UNISIM__ibufg__beh) \
$(UNISIM__ibufgds) \
$(UNISIM__ibufgds__beh) \
$(UNISIM__ibufgds_lvds_15) \
$(UNISIM__ibufgds_lvds_15__beh) \
$(UNISIM__ibufgds_lvds_18) \
$(UNISIM__ibufgds_lvds_18__beh) \
$(UNISIM__ibufgds_lvds_25) \
$(UNISIM__ibufgds_lvds_25__beh) \
$(UNISIM__ibufgds_lvds_33) \
$(UNISIM__ibufgds_lvds_33__beh) \
$(UNISIM__ice_module) \
$(UNISIM__ice_module__ice_v) \
$(UNISIM__iddr) \
$(UNISIM__iddr__iddr_v) \
$(UNISIM__iddr2) \
$(UNISIM__iddr2__iddr2_v) \
$(UNISIM__idelay) \
$(UNISIM__idelay__idelay_v) \
$(UNISIM__idelayctrl) \
$(UNISIM__idelayctrl__idelayctrl_v) \
$(UNISIM__ifddrrse) \
$(UNISIM__ifddrrse__ifddrrse_v) \
$(UNISIM__inv) \
$(UNISIM__inv__inv_v) \
$(UNISIM__iobuf) \
$(UNISIM__iobuf__beh) \
$(UNISIM__iobufds) \
$(UNISIM__iobufds__beh) \
$(UNISIM__iodelay) \
$(UNISIM__iodelay__iodelay_v) \
$(UNISIM__iodelay2) \
$(UNISIM__iodelay2__iodelay2_v) \
$(UNISIM__iserdes) \
$(UNISIM__iserdes__iserdes_v) \
$(UNISIM__ld_1) \
$(UNISIM__ld_1__ld_1_v) \
$(UNISIM__lut1) \
$(UNISIM__lut1__lut1_v) \
$(UNISIM__lut1_l) \
$(UNISIM__lut1_l__lut1_l_v) \
$(UNISIM__lut2) \
$(UNISIM__lut2__lut2_v) \
$(UNISIM__lut2_l) \
$(UNISIM__lut2_l__lut2_l_v) \
$(UNISIM__lut3) \
$(UNISIM__lut3__lut3_v) \
$(UNISIM__lut3_l) \
$(UNISIM__lut3_l__lut3_l_v) \
$(UNISIM__lut4) \
$(UNISIM__lut4__lut4_v) \
$(UNISIM__lut4_l) \
$(UNISIM__lut4_l__lut4_l_v) \
$(UNISIM__lut5) \
$(UNISIM__lut5__lut5_v) \
$(UNISIM__lut5_l) \
$(UNISIM__lut5_l__lut5_l_v) \
$(UNISIM__lut6) \
$(UNISIM__lut6__lut6_v) \
$(UNISIM__lut6_2) \
$(UNISIM__lut6_2__lut6_2_v) \
$(UNISIM__lut6_l) \
$(UNISIM__lut6_l__lut6_l_v) \
$(UNISIM__mult18x18) \
$(UNISIM__mult18x18__mult18x18_v) \
$(UNISIM__mult18x18s) \
$(UNISIM__mult18x18s__mult18x18s_v) \
$(UNISIM__mult_and) \
$(UNISIM__mult_and__mult_and_v) \
$(UNISIM__muxcy) \
$(UNISIM__muxcy__muxcy_v) \
$(UNISIM__muxcy_l) \
$(UNISIM__muxcy_l__muxcy_l_v) \
$(UNISIM__muxf5) \
$(UNISIM__muxf5__muxf5_v) \
$(UNISIM__muxf5_d) \
$(UNISIM__muxf5_d__muxf5_d_v) \
$(UNISIM__muxf6) \
$(UNISIM__muxf6__muxf6_v) \
$(UNISIM__muxf7) \
$(UNISIM__muxf7__muxf7_v) \
$(UNISIM__muxf8) \
$(UNISIM__muxf8__muxf8_v) \
$(UNISIM__obuf) \
$(UNISIM__obuf__beh) \
$(UNISIM__obufds) \
$(UNISIM__obufds__beh) \
$(UNISIM__obufds_lvds_25) \
$(UNISIM__obufds_lvds_25__beh) \
$(UNISIM__obufds_lvds_33) \
$(UNISIM__obufds_lvds_33__beh) \
$(UNISIM__obuft) \
$(UNISIM__obuft__beh) \
$(UNISIM__oddr) \
$(UNISIM__oddr__oddr_v) \
$(UNISIM__oddr2) \
$(UNISIM__oddr2__oddr2_v) \
$(UNISIM__ofddrrse) \
$(UNISIM__ofddrrse__ofddrrse_v) \
$(UNISIM__pll_adv) \
$(UNISIM__pll_adv__pll_adv_v) \
$(UNISIM__pll_base) \
$(UNISIM__pll_base__pll_base_v) \
$(UNISIM__plle2_adv) \
$(UNISIM__plle2_adv__plle2_adv_v) \
$(UNISIM__ram128x1d) \
$(UNISIM__ram128x1d__ram128x1d_v) \
$(UNISIM__ram128x1s) \
$(UNISIM__ram128x1s__ram128x1s_v) \
$(UNISIM__ram16x1d) \
$(UNISIM__ram16x1d__ram16x1d_v) \
$(UNISIM__ram16x1s) \
$(UNISIM__ram16x1s__ram16x1s_v) \
$(UNISIM__ram32m) \
$(UNISIM__ram32m__ram32m_v) \
$(UNISIM__ram32x1d) \
$(UNISIM__ram32x1d__ram32x1d_v) \
$(UNISIM__ram64m) \
$(UNISIM__ram64m__ram64m_v) \
$(UNISIM__ram64x1d) \
$(UNISIM__ram64x1d__ram64x1d_v) \
$(UNISIM__ram64x1s) \
$(UNISIM__ram64x1s__ram64x1s_v) \
$(UNISIM__ramb16) \
$(UNISIM__ramb16__ramb16_v) \
$(UNISIM__ramb16_s1) \
$(UNISIM__ramb16_s1__behav) \
$(UNISIM__ramb16_s18) \
$(UNISIM__ramb16_s18__behav) \
$(UNISIM__ramb16_s18_s18) \
$(UNISIM__ramb16_s18_s18__behav) \
$(UNISIM__ramb16_s1_s1) \
$(UNISIM__ramb16_s1_s1__behav) \
$(UNISIM__ramb16_s2) \
$(UNISIM__ramb16_s2__behav) \
$(UNISIM__ramb16_s2_s2) \
$(UNISIM__ramb16_s2_s2__behav) \
$(UNISIM__ramb16_s36) \
$(UNISIM__ramb16_s36__behav) \
$(UNISIM__ramb16_s36_s36) \
$(UNISIM__ramb16_s36_s36__behav) \
$(UNISIM__ramb16_s4) \
$(UNISIM__ramb16_s4__behav) \
$(UNISIM__ramb16_s4_s4) \
$(UNISIM__ramb16_s4_s4__behav) \
$(UNISIM__ramb16_s9) \
$(UNISIM__ramb16_s9__behav) \
$(UNISIM__ramb16_s9_s9) \
$(UNISIM__ramb16_s9_s9__behav) \
$(UNISIM__ramb18) \
$(UNISIM__ramb18__ramb18_v) \
$(UNISIM__ramb36) \
$(UNISIM__ramb36__ramb36_v) \
$(UNISIM__ramb4_s1) \
$(UNISIM__ramb4_s1__behav) \
$(UNISIM__ramb4_s16) \
$(UNISIM__ramb4_s16__behav) \
$(UNISIM__ramb4_s16_s16) \
$(UNISIM__ramb4_s16_s16__behav) \
$(UNISIM__ramb4_s1_s1) \
$(UNISIM__ramb4_s1_s1__behav) \
$(UNISIM__ramb4_s2) \
$(UNISIM__ramb4_s2__behav) \
$(UNISIM__ramb4_s2_s2) \
$(UNISIM__ramb4_s2_s2__behav) \
$(UNISIM__ramb4_s4) \
$(UNISIM__ramb4_s4__behav) \
$(UNISIM__ramb4_s4_s4) \
$(UNISIM__ramb4_s4_s4__behav) \
$(UNISIM__ramb4_s8) \
$(UNISIM__ramb4_s8__behav) \
$(UNISIM__ramb4_s8_s8) \
$(UNISIM__ramb4_s8_s8__behav) \
$(UNISIM__ramb4_sx_sx) \
$(UNISIM__ramb4_sx_sx__behav) \
$(UNISIM__rom128x1) \
$(UNISIM__rom128x1__rom128x1_v) \
$(UNISIM__rom16x1) \
$(UNISIM__rom16x1__rom16x1_v) \
$(UNISIM__rom256x1) \
$(UNISIM__rom256x1__rom256x1_v) \
$(UNISIM__rom32x1) \
$(UNISIM__rom32x1__rom32x1_v) \
$(UNISIM__rom64x1) \
$(UNISIM__rom64x1__rom64x1_v) \
$(UNISIM__srl16) \
$(UNISIM__srl16__srl16_v) \
$(UNISIM__srl16e) \
$(UNISIM__srl16e__srl16e_v) \
$(UNISIM__srlc16e) \
$(UNISIM__srlc16e__srlc16e_v) \
$(UNISIM__sysmon) \
$(UNISIM__sysmon__sysmon_v) \
$(UNISIM__vcc) \
$(UNISIM__vcc__vcc_v) \
$(UNISIM__x_clkdll_maximum_period_check) \
$(UNISIM__x_clkdll_maximum_period_check__x_clkdll_maximum_period_check_v) \
$(UNISIM__x_dcm) \
$(UNISIM__x_dcm__x_dcm_v) \
$(UNISIM__x_dcm_clock_divide_by_2) \
$(UNISIM__x_dcm_clock_divide_by_2__x_dcm_clock_divide_by_2_v) \
$(UNISIM__x_dcm_clock_lost) \
$(UNISIM__x_dcm_clock_lost__x_dcm_clock_lost_v) \
$(UNISIM__x_dcm_maximum_period_check) \
$(UNISIM__x_dcm_maximum_period_check__x_dcm_maximum_period_check_v) \
$(UNISIM__x_dcm_sp) \
$(UNISIM__x_dcm_sp__x_dcm_sp_v) \
$(UNISIM__x_dcm_sp_clock_divide_by_2) \
$(UNISIM__x_dcm_sp_clock_divide_by_2__x_dcm_sp_clock_divide_by_2_v) \
$(UNISIM__x_dcm_sp_clock_lost) \
$(UNISIM__x_dcm_sp_clock_lost__x_dcm_sp_clock_lost_v) \
$(UNISIM__x_dcm_sp_maximum_period_check) \
$(UNISIM__x_dcm_sp_maximum_period_check__x_dcm_sp_maximum_period_check_v) \
$(UNISIM__xor2) \
$(UNISIM__xor2__xor2_v) \
$(UNISIM__xorcy) \
$(UNISIM__xorcy__xorcy_v) \
$(UNISIM__xorcy_l) \
$(UNISIM__xorcy_l__xorcy_l_v) : ../../lib/tech/unisim/ise/unisim_VITAL.vhd \
		$(IEEE__std_logic_textio) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_signed) \
		$(UNISIM__simple_simprim) \
		$(UNISIM__vcomponents) \
		$(IEEE__numeric_std) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work unisim ../../lib/tech/unisim/ise/unisim_VITAL.vhd

$(UNISIM__zhold_delay) \
$(UNISIM__zhold_delay__zhold_delay_v) : /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/src/unisims/primitive/ZHOLD_DELAY.vhd \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(UNISIM__vpkg) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -source -93 -explicit -work \
		 unisim /cygdrive/c/Xilinx\14.4\ISE_DS\ISE\vhdl\src\unisims\primitive\ZHOLD_DELAY.vhd

# Generated by vmake version 2.2

# Define path to each library
LIB_GRLIB = modelsim/grlib
LIB_WORK = modelsim/synplify
LIB_IEEE = /cygdrive/c/modeltech64_10.1c/win64/../ieee
LIB_STD = /cygdrive/c/modeltech64_10.1c/win64/../std
LIB_SYNPLIFY = modelsim/synplify

# Define path to each design unit
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
SYNPLIFY__zeroohm1__zeroohm1_a = $(LIB_SYNPLIFY)/zeroohm1/zeroohm1_a.dat
SYNPLIFY__zeroohm1 = $(LIB_SYNPLIFY)/zeroohm1/_primary.dat
SYNPLIFY__prim_sdff__beh = $(LIB_SYNPLIFY)/prim_sdff/beh.dat
SYNPLIFY__prim_sdff = $(LIB_SYNPLIFY)/prim_sdff/_primary.dat
SYNPLIFY__prim_ramd__beh = $(LIB_SYNPLIFY)/prim_ramd/beh.dat
SYNPLIFY__prim_ramd = $(LIB_SYNPLIFY)/prim_ramd/_primary.dat
SYNPLIFY__prim_latch__beh = $(LIB_SYNPLIFY)/prim_latch/beh.dat
SYNPLIFY__prim_latch = $(LIB_SYNPLIFY)/prim_latch/_primary.dat
SYNPLIFY__prim_dff__beh = $(LIB_SYNPLIFY)/prim_dff/beh.dat
SYNPLIFY__prim_dff = $(LIB_SYNPLIFY)/prim_dff/_primary.dat
SYNPLIFY__prim_counter__beh = $(LIB_SYNPLIFY)/prim_counter/beh.dat
SYNPLIFY__prim_counter = $(LIB_SYNPLIFY)/prim_counter/_primary.dat
SYNPLIFY__components = $(LIB_SYNPLIFY)/components/_primary.dat
SYNPLIFY__attributes = $(LIB_SYNPLIFY)/attributes/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(SYNPLIFY__zeroohm1__zeroohm1_a) \
    $(SYNPLIFY__zeroohm1) \
    $(SYNPLIFY__prim_sdff__beh) \
    $(SYNPLIFY__prim_sdff) \
    $(SYNPLIFY__prim_ramd__beh) \
    $(SYNPLIFY__prim_ramd) \
    $(SYNPLIFY__prim_latch__beh) \
    $(SYNPLIFY__prim_latch) \
    $(SYNPLIFY__prim_dff__beh) \
    $(SYNPLIFY__prim_dff) \
    $(SYNPLIFY__prim_counter__beh) \
    $(SYNPLIFY__prim_counter) \
    $(SYNPLIFY__components) \
    $(SYNPLIFY__attributes)

$(SYNPLIFY__attributes) : ../../lib/synplify/sim/synattr.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work synplify ../../lib/synplify/sim/synattr.vhd

$(SYNPLIFY__components) \
$(SYNPLIFY__prim_counter) \
$(SYNPLIFY__prim_counter__beh) \
$(SYNPLIFY__prim_dff) \
$(SYNPLIFY__prim_dff__beh) \
$(SYNPLIFY__prim_latch) \
$(SYNPLIFY__prim_latch__beh) \
$(SYNPLIFY__prim_ramd) \
$(SYNPLIFY__prim_ramd__beh) \
$(SYNPLIFY__prim_sdff) \
$(SYNPLIFY__prim_sdff__beh) \
$(SYNPLIFY__zeroohm1) \
$(SYNPLIFY__zeroohm1__zeroohm1_a) : ../../lib/synplify/sim/synplify.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work synplify ../../lib/synplify/sim/synplify.vhd

# Generated by vmake version 2.2

# Define path to each library
LIB_GRLIB = modelsim/grlib
LIB_UNISIM = /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/mti_se/10.1c/nt64/unisim
LIB_WORK = modelsim/techmap
LIB_IEEE = /cygdrive/c/modeltech64_10.1c/win64/../ieee
LIB_STD = /cygdrive/c/modeltech64_10.1c/win64/../std
LIB_TECHMAP = modelsim/techmap

# Define path to each design unit
UNISIM__clkdll = $(LIB_UNISIM)/clkdll/_primary.dat
IEEE__vital_primitives = $(LIB_IEEE)/vital_primitives/_primary.dat
IEEE__vital_timing = $(LIB_IEEE)/vital_timing/_primary.dat
UNISIM__bufgdll = $(LIB_UNISIM)/bufgdll/_primary.dat
GRLIB__sparc = $(LIB_GRLIB)/sparc/_primary.dat
GRLIB__sparc_disas = $(LIB_GRLIB)/sparc_disas/_primary.dat
GRLIB__testlib = $(LIB_GRLIB)/testlib/_primary.dat
IEEE__math_real = $(LIB_IEEE)/math_real/_primary.dat
GRLIB__stdio = $(LIB_GRLIB)/stdio/_primary.dat
GRLIB__devices = $(LIB_GRLIB)/devices/_primary.dat
GRLIB__amba = $(LIB_GRLIB)/amba/_primary.dat
UNISIM__bscan_spartan3 = $(LIB_UNISIM)/bscan_spartan3/_primary.dat
UNISIM__dcm_sp = $(LIB_UNISIM)/dcm_sp/_primary.dat
UNISIM__iddr2 = $(LIB_UNISIM)/iddr2/_primary.dat
UNISIM__iodelay2 = $(LIB_UNISIM)/iodelay2/_primary.dat
IEEE__std_logic_unsigned = $(LIB_IEEE)/std_logic_unsigned/_primary.dat
UNISIM__sysmon = $(LIB_UNISIM)/sysmon/_primary.dat
GRLIB__multlib = $(LIB_GRLIB)/multlib/_primary.dat
UNISIM__ibufg = $(LIB_UNISIM)/ibufg/_primary.dat
UNISIM__bufgmux = $(LIB_UNISIM)/bufgmux/_primary.dat
UNISIM__ibufgds_lvds_25 = $(LIB_UNISIM)/ibufgds_lvds_25/_primary.dat
UNISIM__ibufgds_lvds_33 = $(LIB_UNISIM)/ibufgds_lvds_33/_primary.dat
UNISIM__ibuf = $(LIB_UNISIM)/ibuf/_primary.dat
UNISIM__ibufds_lvds_25 = $(LIB_UNISIM)/ibufds_lvds_25/_primary.dat
UNISIM__ibufds_lvds_33 = $(LIB_UNISIM)/ibufds_lvds_33/_primary.dat
UNISIM__iobuf = $(LIB_UNISIM)/iobuf/_primary.dat
UNISIM__iobufds = $(LIB_UNISIM)/iobufds/_primary.dat
UNISIM__oddr2 = $(LIB_UNISIM)/oddr2/_primary.dat
UNISIM__obufds = $(LIB_UNISIM)/obufds/_primary.dat
UNISIM__obuf = $(LIB_UNISIM)/obuf/_primary.dat
UNISIM__ramb16_s36 = $(LIB_UNISIM)/ramb16_s36/_primary.dat
UNISIM__ramb16_s18 = $(LIB_UNISIM)/ramb16_s18/_primary.dat
UNISIM__ramb16_s9 = $(LIB_UNISIM)/ramb16_s9/_primary.dat
UNISIM__ramb16_s4 = $(LIB_UNISIM)/ramb16_s4/_primary.dat
UNISIM__ramb16_s2 = $(LIB_UNISIM)/ramb16_s2/_primary.dat
UNISIM__ramb16_s1 = $(LIB_UNISIM)/ramb16_s1/_primary.dat
UNISIM__ramb16_s36_s36 = $(LIB_UNISIM)/ramb16_s36_s36/_primary.dat
UNISIM__ramb16_s18_s18 = $(LIB_UNISIM)/ramb16_s18_s18/_primary.dat
UNISIM__ramb16_s9_s9 = $(LIB_UNISIM)/ramb16_s9_s9/_primary.dat
UNISIM__ramb16_s4_s4 = $(LIB_UNISIM)/ramb16_s4_s4/_primary.dat
UNISIM__ramb16_s2_s2 = $(LIB_UNISIM)/ramb16_s2_s2/_primary.dat
UNISIM__ramb16_s1_s1 = $(LIB_UNISIM)/ramb16_s1_s1/_primary.dat
UNISIM__obuft = $(LIB_UNISIM)/obuft/_primary.dat
UNISIM__fddrrse = $(LIB_UNISIM)/fddrrse/_primary.dat
UNISIM__ifddrrse = $(LIB_UNISIM)/ifddrrse/_primary.dat
UNISIM__ibufgds = $(LIB_UNISIM)/ibufgds/_primary.dat
UNISIM__ibufds = $(LIB_UNISIM)/ibufds/_primary.dat
UNISIM__bscan_virtex4 = $(LIB_UNISIM)/bscan_virtex4/_primary.dat
UNISIM__bufg = $(LIB_UNISIM)/bufg/_primary.dat
UNISIM__dcm = $(LIB_UNISIM)/dcm/_primary.dat
UNISIM__oddr = $(LIB_UNISIM)/oddr/_primary.dat
UNISIM__fd = $(LIB_UNISIM)/fd/_primary.dat
UNISIM__idelay = $(LIB_UNISIM)/idelay/_primary.dat
UNISIM__iserdes = $(LIB_UNISIM)/iserdes/_primary.dat
UNISIM__bufio = $(LIB_UNISIM)/bufio/_primary.dat
UNISIM__idelayctrl = $(LIB_UNISIM)/idelayctrl/_primary.dat
UNISIM__iddr = $(LIB_UNISIM)/iddr/_primary.dat
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
UNISIM__vpkg = $(LIB_UNISIM)/vpkg/_primary.dat
IEEE__std_logic_arith = $(LIB_IEEE)/std_logic_arith/_primary.dat
UNISIM__bscan_virtex5 = $(LIB_UNISIM)/bscan_virtex5/_primary.dat
UNISIM__vcomponents = $(LIB_UNISIM)/vcomponents/_primary.dat
UNISIM__ramb4_s1 = $(LIB_UNISIM)/ramb4_s1/_primary.dat
UNISIM__ramb4_s2 = $(LIB_UNISIM)/ramb4_s2/_primary.dat
UNISIM__ramb4_s4 = $(LIB_UNISIM)/ramb4_s4/_primary.dat
UNISIM__ramb4_s8 = $(LIB_UNISIM)/ramb4_s8/_primary.dat
UNISIM__ramb4_s16 = $(LIB_UNISIM)/ramb4_s16/_primary.dat
GRLIB__config_types = $(LIB_GRLIB)/config_types/_primary.dat
GRLIB__config = $(LIB_GRLIB)/config/_primary.dat
UNISIM__ramb4_s1_s1 = $(LIB_UNISIM)/ramb4_s1_s1/_primary.dat
UNISIM__ramb4_s2_s2 = $(LIB_UNISIM)/ramb4_s2_s2/_primary.dat
UNISIM__ramb4_s4_s4 = $(LIB_UNISIM)/ramb4_s4_s4/_primary.dat
UNISIM__ramb4_s8_s8 = $(LIB_UNISIM)/ramb4_s8_s8/_primary.dat
UNISIM__ramb4_s16_s16 = $(LIB_UNISIM)/ramb4_s16_s16/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
UNISIM__simple_simprim = $(LIB_UNISIM)/simple_simprim/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
TECHMAP__virtex_tap__rtl = $(LIB_TECHMAP)/virtex_tap/rtl.dat
TECHMAP__virtex_tap = $(LIB_TECHMAP)/virtex_tap/_primary.dat
TECHMAP__virtex_syncram_dp__behav = $(LIB_TECHMAP)/virtex_syncram_dp/behav.dat
TECHMAP__virtex_syncram_dp = $(LIB_TECHMAP)/virtex_syncram_dp/_primary.dat
TECHMAP__virtex_syncram__behav = $(LIB_TECHMAP)/virtex_syncram/behav.dat
TECHMAP__virtex_syncram = $(LIB_TECHMAP)/virtex_syncram/_primary.dat
TECHMAP__virtex7_tap__rtl = $(LIB_TECHMAP)/virtex7_tap/rtl.dat
TECHMAP__virtex7_tap = $(LIB_TECHMAP)/virtex7_tap/_primary.dat
TECHMAP__virtex6_tap__rtl = $(LIB_TECHMAP)/virtex6_tap/rtl.dat
TECHMAP__virtex6_tap = $(LIB_TECHMAP)/virtex6_tap/_primary.dat
TECHMAP__virtex6_mul_61x61__beh = $(LIB_TECHMAP)/virtex6_mul_61x61/beh.dat
TECHMAP__virtex6_mul_61x61 = $(LIB_TECHMAP)/virtex6_mul_61x61/_primary.dat
TECHMAP__virtex5_tap__rtl = $(LIB_TECHMAP)/virtex5_tap/rtl.dat
TECHMAP__virtex5_tap = $(LIB_TECHMAP)/virtex5_tap/_primary.dat
TECHMAP__virtex5_ddr2_phy_wo_pads__rtl = $(LIB_TECHMAP)/virtex5_ddr2_phy_wo_pads/rtl.dat
TECHMAP__virtex5_ddr2_phy_wo_pads = $(LIB_TECHMAP)/virtex5_ddr2_phy_wo_pads/_primary.dat
TECHMAP__virtex4_tap__rtl = $(LIB_TECHMAP)/virtex4_tap/rtl.dat
TECHMAP__virtex4_tap = $(LIB_TECHMAP)/virtex4_tap/_primary.dat
TECHMAP__virtex4_mul_61x61__beh = $(LIB_TECHMAP)/virtex4_mul_61x61/beh.dat
TECHMAP__virtex4_mul_61x61 = $(LIB_TECHMAP)/virtex4_mul_61x61/_primary.dat
TECHMAP__virtex4_inpad_ds__rtl = $(LIB_TECHMAP)/virtex4_inpad_ds/rtl.dat
TECHMAP__virtex4_inpad_ds = $(LIB_TECHMAP)/virtex4_inpad_ds/_primary.dat
TECHMAP__virtex4_ddr_phy__rtl = $(LIB_TECHMAP)/virtex4_ddr_phy/rtl.dat
TECHMAP__virtex4_ddr_phy = $(LIB_TECHMAP)/virtex4_ddr_phy/_primary.dat
TECHMAP__virtex4_clkpad_ds__rtl = $(LIB_TECHMAP)/virtex4_clkpad_ds/rtl.dat
TECHMAP__virtex4_clkpad_ds = $(LIB_TECHMAP)/virtex4_clkpad_ds/_primary.dat
TECHMAP__virtex2_tap__rtl = $(LIB_TECHMAP)/virtex2_tap/rtl.dat
TECHMAP__virtex2_tap = $(LIB_TECHMAP)/virtex2_tap/_primary.dat
TECHMAP__virtex2_ddr_phy__rtl = $(LIB_TECHMAP)/virtex2_ddr_phy/rtl.dat
TECHMAP__virtex2_ddr_phy = $(LIB_TECHMAP)/virtex2_ddr_phy/_primary.dat
TECHMAP__unisim_toutpad__rtl = $(LIB_TECHMAP)/unisim_toutpad/rtl.dat
TECHMAP__unisim_toutpad = $(LIB_TECHMAP)/unisim_toutpad/_primary.dat
TECHMAP__unisim_syncram_dp__behav = $(LIB_TECHMAP)/unisim_syncram_dp/behav.dat
TECHMAP__unisim_syncram_dp = $(LIB_TECHMAP)/unisim_syncram_dp/_primary.dat
TECHMAP__unisim_syncram_2p__behav = $(LIB_TECHMAP)/unisim_syncram_2p/behav.dat
TECHMAP__unisim_syncram_2p = $(LIB_TECHMAP)/unisim_syncram_2p/_primary.dat
TECHMAP__unisim_syncram64__behav = $(LIB_TECHMAP)/unisim_syncram64/behav.dat
TECHMAP__unisim_syncram64 = $(LIB_TECHMAP)/unisim_syncram64/_primary.dat
TECHMAP__unisim_syncram128bw__behav = $(LIB_TECHMAP)/unisim_syncram128bw/behav.dat
TECHMAP__unisim_syncram128bw = $(LIB_TECHMAP)/unisim_syncram128bw/_primary.dat
TECHMAP__unisim_syncram128__behav = $(LIB_TECHMAP)/unisim_syncram128/behav.dat
TECHMAP__unisim_syncram128 = $(LIB_TECHMAP)/unisim_syncram128/_primary.dat
TECHMAP__unisim_syncram__behav = $(LIB_TECHMAP)/unisim_syncram/behav.dat
TECHMAP__unisim_syncram = $(LIB_TECHMAP)/unisim_syncram/_primary.dat
TECHMAP__unisim_skew_outpad__rtl = $(LIB_TECHMAP)/unisim_skew_outpad/rtl.dat
TECHMAP__unisim_skew_outpad = $(LIB_TECHMAP)/unisim_skew_outpad/_primary.dat
TECHMAP__unisim_outpad_ds__rtl = $(LIB_TECHMAP)/unisim_outpad_ds/rtl.dat
TECHMAP__unisim_outpad_ds = $(LIB_TECHMAP)/unisim_outpad_ds/_primary.dat
TECHMAP__unisim_outpad__rtl = $(LIB_TECHMAP)/unisim_outpad/rtl.dat
TECHMAP__unisim_outpad = $(LIB_TECHMAP)/unisim_outpad/_primary.dat
TECHMAP__unisim_oddr_reg__rtl = $(LIB_TECHMAP)/unisim_oddr_reg/rtl.dat
TECHMAP__unisim_oddr_reg = $(LIB_TECHMAP)/unisim_oddr_reg/_primary.dat
TECHMAP__unisim_iopad_ds__rtl = $(LIB_TECHMAP)/unisim_iopad_ds/rtl.dat
TECHMAP__unisim_iopad_ds = $(LIB_TECHMAP)/unisim_iopad_ds/_primary.dat
TECHMAP__unisim_iopad__rtl = $(LIB_TECHMAP)/unisim_iopad/rtl.dat
TECHMAP__unisim_iopad = $(LIB_TECHMAP)/unisim_iopad/_primary.dat
TECHMAP__unisim_inpad_ds__rtl = $(LIB_TECHMAP)/unisim_inpad_ds/rtl.dat
TECHMAP__unisim_inpad_ds = $(LIB_TECHMAP)/unisim_inpad_ds/_primary.dat
TECHMAP__unisim_inpad__rtl = $(LIB_TECHMAP)/unisim_inpad/rtl.dat
TECHMAP__unisim_inpad = $(LIB_TECHMAP)/unisim_inpad/_primary.dat
TECHMAP__unisim_iddr_reg__rtl = $(LIB_TECHMAP)/unisim_iddr_reg/rtl.dat
TECHMAP__unisim_iddr_reg = $(LIB_TECHMAP)/unisim_iddr_reg/_primary.dat
TECHMAP__unisim_clkpad_ds__rtl = $(LIB_TECHMAP)/unisim_clkpad_ds/rtl.dat
TECHMAP__unisim_clkpad_ds = $(LIB_TECHMAP)/unisim_clkpad_ds/_primary.dat
TECHMAP__unisim_clkpad__rtl = $(LIB_TECHMAP)/unisim_clkpad/rtl.dat
TECHMAP__unisim_clkpad = $(LIB_TECHMAP)/unisim_clkpad/_primary.dat
TECHMAP__toutpadvv__rtl = $(LIB_TECHMAP)/toutpadvv/rtl.dat
TECHMAP__toutpadvv = $(LIB_TECHMAP)/toutpadvv/_primary.dat
TECHMAP__toutpadv__rtl = $(LIB_TECHMAP)/toutpadv/rtl.dat
TECHMAP__toutpadv = $(LIB_TECHMAP)/toutpadv/_primary.dat
TECHMAP__toutpad__rtl = $(LIB_TECHMAP)/toutpad/rtl.dat
TECHMAP__toutpad = $(LIB_TECHMAP)/toutpad/_primary.dat
TECHMAP__techmult__rtl = $(LIB_TECHMAP)/techmult/rtl.dat
TECHMAP__techmult = $(LIB_TECHMAP)/techmult/_primary.dat
TECHMAP__techbuf__rtl = $(LIB_TECHMAP)/techbuf/rtl.dat
TECHMAP__techbuf = $(LIB_TECHMAP)/techbuf/_primary.dat
TECHMAP__tap__rtl = $(LIB_TECHMAP)/tap/rtl.dat
TECHMAP__tap = $(LIB_TECHMAP)/tap/_primary.dat
TECHMAP__system_monitor__struct = $(LIB_TECHMAP)/system_monitor/struct.dat
TECHMAP__system_monitor = $(LIB_TECHMAP)/system_monitor/_primary.dat
TECHMAP__sysmon_virtex5__struct = $(LIB_TECHMAP)/sysmon_virtex5/struct.dat
TECHMAP__sysmon_virtex5 = $(LIB_TECHMAP)/sysmon_virtex5/_primary.dat
TECHMAP__syncreg__tmap = $(LIB_TECHMAP)/syncreg/tmap.dat
TECHMAP__syncreg = $(LIB_TECHMAP)/syncreg/_primary.dat
TECHMAP__syncrambw__rtl = $(LIB_TECHMAP)/syncrambw/rtl.dat
TECHMAP__syncrambw = $(LIB_TECHMAP)/syncrambw/_primary.dat
TECHMAP__syncram_dp__rtl = $(LIB_TECHMAP)/syncram_dp/rtl.dat
TECHMAP__syncram_dp = $(LIB_TECHMAP)/syncram_dp/_primary.dat
TECHMAP__syncram_2pbw__rtl = $(LIB_TECHMAP)/syncram_2pbw/rtl.dat
TECHMAP__syncram_2pbw = $(LIB_TECHMAP)/syncram_2pbw/_primary.dat
TECHMAP__syncram_2p__rtl = $(LIB_TECHMAP)/syncram_2p/rtl.dat
TECHMAP__syncram_2p = $(LIB_TECHMAP)/syncram_2p/_primary.dat
TECHMAP__syncram64__rtl = $(LIB_TECHMAP)/syncram64/rtl.dat
TECHMAP__syncram64 = $(LIB_TECHMAP)/syncram64/_primary.dat
TECHMAP__syncram256bw__rtl = $(LIB_TECHMAP)/syncram256bw/rtl.dat
TECHMAP__syncram256bw = $(LIB_TECHMAP)/syncram256bw/_primary.dat
TECHMAP__syncram156bw__rtl = $(LIB_TECHMAP)/syncram156bw/rtl.dat
TECHMAP__syncram156bw = $(LIB_TECHMAP)/syncram156bw/_primary.dat
TECHMAP__syncram128bw__rtl = $(LIB_TECHMAP)/syncram128bw/rtl.dat
TECHMAP__syncram128bw = $(LIB_TECHMAP)/syncram128bw/_primary.dat
TECHMAP__syncram128__rtl = $(LIB_TECHMAP)/syncram128/rtl.dat
TECHMAP__syncram128 = $(LIB_TECHMAP)/syncram128/_primary.dat
TECHMAP__syncram__rtl = $(LIB_TECHMAP)/syncram/rtl.dat
TECHMAP__syncram = $(LIB_TECHMAP)/syncram/_primary.dat
TECHMAP__syncfifo_2p__rtl = $(LIB_TECHMAP)/syncfifo_2p/rtl.dat
TECHMAP__syncfifo_2p = $(LIB_TECHMAP)/syncfifo_2p/_primary.dat
TECHMAP__spictrl_unisim__rtl = $(LIB_TECHMAP)/spictrl_unisim/rtl.dat
TECHMAP__spictrl_unisim = $(LIB_TECHMAP)/spictrl_unisim/_primary.dat
TECHMAP__spictrl_net__rtl = $(LIB_TECHMAP)/spictrl_net/rtl.dat
TECHMAP__spictrl_net = $(LIB_TECHMAP)/spictrl_net/_primary.dat
TECHMAP__spartan6_tap__rtl = $(LIB_TECHMAP)/spartan6_tap/rtl.dat
TECHMAP__spartan6_tap = $(LIB_TECHMAP)/spartan6_tap/_primary.dat
TECHMAP__spartan6_ddr2_phy_wo_pads__rtl = $(LIB_TECHMAP)/spartan6_ddr2_phy_wo_pads/rtl.dat
TECHMAP__spartan6_ddr2_phy_wo_pads = $(LIB_TECHMAP)/spartan6_ddr2_phy_wo_pads/_primary.dat
TECHMAP__spartan3e_ddr_phy__rtl = $(LIB_TECHMAP)/spartan3e_ddr_phy/rtl.dat
TECHMAP__spartan3e_ddr_phy = $(LIB_TECHMAP)/spartan3e_ddr_phy/_primary.dat
TECHMAP__spartan3a_ddr2_phy__rtl = $(LIB_TECHMAP)/spartan3a_ddr2_phy/rtl.dat
TECHMAP__spartan3a_ddr2_phy = $(LIB_TECHMAP)/spartan3a_ddr2_phy/_primary.dat
TECHMAP__spartan3_tap__rtl = $(LIB_TECHMAP)/spartan3_tap/rtl.dat
TECHMAP__spartan3_tap = $(LIB_TECHMAP)/spartan3_tap/_primary.dat
TECHMAP__skew_outpad__rtl = $(LIB_TECHMAP)/skew_outpad/rtl.dat
TECHMAP__skew_outpad = $(LIB_TECHMAP)/skew_outpad/_primary.dat
TECHMAP__sim_pll__sim = $(LIB_TECHMAP)/sim_pll/sim.dat
TECHMAP__sim_pll = $(LIB_TECHMAP)/sim_pll/_primary.dat
TECHMAP__sdram_phy__rtl = $(LIB_TECHMAP)/sdram_phy/rtl.dat
TECHMAP__sdram_phy = $(LIB_TECHMAP)/sdram_phy/_primary.dat
TECHMAP__scanregto__tmap = $(LIB_TECHMAP)/scanregto/tmap.dat
TECHMAP__scanregto = $(LIB_TECHMAP)/scanregto/_primary.dat
TECHMAP__scanrego__tmap = $(LIB_TECHMAP)/scanrego/tmap.dat
TECHMAP__scanrego = $(LIB_TECHMAP)/scanrego/_primary.dat
TECHMAP__scanregio__tmap = $(LIB_TECHMAP)/scanregio/tmap.dat
TECHMAP__scanregio = $(LIB_TECHMAP)/scanregio/_primary.dat
TECHMAP__scanregi__tmap = $(LIB_TECHMAP)/scanregi/tmap.dat
TECHMAP__scanregi = $(LIB_TECHMAP)/scanregi/_primary.dat
TECHMAP__ringosc__rtl = $(LIB_TECHMAP)/ringosc/rtl.dat
TECHMAP__ringosc = $(LIB_TECHMAP)/ringosc/_primary.dat
TECHMAP__regfile_3p__rtl = $(LIB_TECHMAP)/regfile_3p/rtl.dat
TECHMAP__regfile_3p = $(LIB_TECHMAP)/regfile_3p/_primary.dat
TECHMAP__outpadv__rtl = $(LIB_TECHMAP)/outpadv/rtl.dat
TECHMAP__outpadv = $(LIB_TECHMAP)/outpadv/_primary.dat
TECHMAP__outpad_dsv__rtl = $(LIB_TECHMAP)/outpad_dsv/rtl.dat
TECHMAP__outpad_dsv = $(LIB_TECHMAP)/outpad_dsv/_primary.dat
TECHMAP__outpad_ds__rtl = $(LIB_TECHMAP)/outpad_ds/rtl.dat
TECHMAP__outpad_ds = $(LIB_TECHMAP)/outpad_ds/_primary.dat
TECHMAP__outpad_ddrv__rtl = $(LIB_TECHMAP)/outpad_ddrv/rtl.dat
TECHMAP__outpad_ddrv = $(LIB_TECHMAP)/outpad_ddrv/_primary.dat
TECHMAP__outpad_ddr__rtl = $(LIB_TECHMAP)/outpad_ddr/rtl.dat
TECHMAP__outpad_ddr = $(LIB_TECHMAP)/outpad_ddr/_primary.dat
TECHMAP__outpad__rtl = $(LIB_TECHMAP)/outpad/rtl.dat
TECHMAP__outpad = $(LIB_TECHMAP)/outpad/_primary.dat
TECHMAP__odpadv__rtl = $(LIB_TECHMAP)/odpadv/rtl.dat
TECHMAP__odpadv = $(LIB_TECHMAP)/odpadv/_primary.dat
TECHMAP__odpad__rtl = $(LIB_TECHMAP)/odpad/rtl.dat
TECHMAP__odpad = $(LIB_TECHMAP)/odpad/_primary.dat
TECHMAP__oddrv2__rtl = $(LIB_TECHMAP)/oddrv2/rtl.dat
TECHMAP__oddrv2 = $(LIB_TECHMAP)/oddrv2/_primary.dat
TECHMAP__oddrc3e__rtl = $(LIB_TECHMAP)/oddrc3e/rtl.dat
TECHMAP__oddrc3e = $(LIB_TECHMAP)/oddrc3e/_primary.dat
TECHMAP__netcomp = $(LIB_TECHMAP)/netcomp/_primary.dat
TECHMAP__nandtree__rtl = $(LIB_TECHMAP)/nandtree/rtl.dat
TECHMAP__nandtree = $(LIB_TECHMAP)/nandtree/_primary.dat
TECHMAP__mul_61x61__rtl = $(LIB_TECHMAP)/mul_61x61/rtl.dat
TECHMAP__mul_61x61 = $(LIB_TECHMAP)/mul_61x61/_primary.dat
TECHMAP__lvds_combo__rtl = $(LIB_TECHMAP)/lvds_combo/rtl.dat
TECHMAP__lvds_combo = $(LIB_TECHMAP)/lvds_combo/_primary.dat
TECHMAP__lpddr2phy_wo_pads__tmap = $(LIB_TECHMAP)/lpddr2phy_wo_pads/tmap.dat
TECHMAP__lpddr2phy_wo_pads = $(LIB_TECHMAP)/lpddr2phy_wo_pads/_primary.dat
TECHMAP__leon4_net__rtl = $(LIB_TECHMAP)/leon4_net/rtl.dat
TECHMAP__leon4_net = $(LIB_TECHMAP)/leon4_net/_primary.dat
TECHMAP__kintex7_tap__rtl = $(LIB_TECHMAP)/kintex7_tap/rtl.dat
TECHMAP__kintex7_tap = $(LIB_TECHMAP)/kintex7_tap/_primary.dat
TECHMAP__iopadvv__rtl = $(LIB_TECHMAP)/iopadvv/rtl.dat
TECHMAP__iopadvv = $(LIB_TECHMAP)/iopadvv/_primary.dat
TECHMAP__iopadv__rtl = $(LIB_TECHMAP)/iopadv/rtl.dat
TECHMAP__iopadv = $(LIB_TECHMAP)/iopadv/_primary.dat
TECHMAP__iopad_dsvv__rtl = $(LIB_TECHMAP)/iopad_dsvv/rtl.dat
TECHMAP__iopad_dsvv = $(LIB_TECHMAP)/iopad_dsvv/_primary.dat
TECHMAP__iopad_dsv__rtl = $(LIB_TECHMAP)/iopad_dsv/rtl.dat
TECHMAP__iopad_dsv = $(LIB_TECHMAP)/iopad_dsv/_primary.dat
TECHMAP__iopad_ds__rtl = $(LIB_TECHMAP)/iopad_ds/rtl.dat
TECHMAP__iopad_ds = $(LIB_TECHMAP)/iopad_ds/_primary.dat
TECHMAP__iopad_ddrvv__rtl = $(LIB_TECHMAP)/iopad_ddrvv/rtl.dat
TECHMAP__iopad_ddrvv = $(LIB_TECHMAP)/iopad_ddrvv/_primary.dat
TECHMAP__iopad_ddrv__rtl = $(LIB_TECHMAP)/iopad_ddrv/rtl.dat
TECHMAP__iopad_ddrv = $(LIB_TECHMAP)/iopad_ddrv/_primary.dat
TECHMAP__iopad_ddr__rtl = $(LIB_TECHMAP)/iopad_ddr/rtl.dat
TECHMAP__iopad_ddr = $(LIB_TECHMAP)/iopad_ddr/_primary.dat
TECHMAP__iopad__rtl = $(LIB_TECHMAP)/iopad/rtl.dat
TECHMAP__iopad = $(LIB_TECHMAP)/iopad/_primary.dat
TECHMAP__iodpadv__rtl = $(LIB_TECHMAP)/iodpadv/rtl.dat
TECHMAP__iodpadv = $(LIB_TECHMAP)/iodpadv/_primary.dat
TECHMAP__iodpad__rtl = $(LIB_TECHMAP)/iodpad/rtl.dat
TECHMAP__iodpad = $(LIB_TECHMAP)/iodpad/_primary.dat
TECHMAP__inpadv__rtl = $(LIB_TECHMAP)/inpadv/rtl.dat
TECHMAP__inpadv = $(LIB_TECHMAP)/inpadv/_primary.dat
TECHMAP__inpad_dsv__rtl = $(LIB_TECHMAP)/inpad_dsv/rtl.dat
TECHMAP__inpad_dsv = $(LIB_TECHMAP)/inpad_dsv/_primary.dat
TECHMAP__inpad_ds__rtl = $(LIB_TECHMAP)/inpad_ds/rtl.dat
TECHMAP__inpad_ds = $(LIB_TECHMAP)/inpad_ds/_primary.dat
TECHMAP__inpad_ddrv__rtl = $(LIB_TECHMAP)/inpad_ddrv/rtl.dat
TECHMAP__inpad_ddrv = $(LIB_TECHMAP)/inpad_ddrv/_primary.dat
TECHMAP__inpad_ddr__rtl = $(LIB_TECHMAP)/inpad_ddr/rtl.dat
TECHMAP__inpad_ddr = $(LIB_TECHMAP)/inpad_ddr/_primary.dat
TECHMAP__inpad__rtl = $(LIB_TECHMAP)/inpad/rtl.dat
TECHMAP__inpad = $(LIB_TECHMAP)/inpad/_primary.dat
TECHMAP__gror2__rtl = $(LIB_TECHMAP)/gror2/rtl.dat
TECHMAP__gror2 = $(LIB_TECHMAP)/gror2/_primary.dat
TECHMAP__grnand2__rtl = $(LIB_TECHMAP)/grnand2/rtl.dat
TECHMAP__grnand2 = $(LIB_TECHMAP)/grnand2/_primary.dat
TECHMAP__grmux2v__rtl = $(LIB_TECHMAP)/grmux2v/rtl.dat
TECHMAP__grmux2v = $(LIB_TECHMAP)/grmux2v/_primary.dat
TECHMAP__grmux2__rtl = $(LIB_TECHMAP)/grmux2/rtl.dat
TECHMAP__grmux2 = $(LIB_TECHMAP)/grmux2/_primary.dat
TECHMAP__grlfpw_net__rtl = $(LIB_TECHMAP)/grlfpw_net/rtl.dat
TECHMAP__grlfpw_net = $(LIB_TECHMAP)/grlfpw_net/_primary.dat
TECHMAP__grfpw_net__rtl = $(LIB_TECHMAP)/grfpw_net/rtl.dat
TECHMAP__grfpw_net = $(LIB_TECHMAP)/grfpw_net/_primary.dat
TECHMAP__grdff__rtl = $(LIB_TECHMAP)/grdff/rtl.dat
TECHMAP__grdff = $(LIB_TECHMAP)/grdff/_primary.dat
TECHMAP__grand12__rtl = $(LIB_TECHMAP)/grand12/rtl.dat
TECHMAP__grand12 = $(LIB_TECHMAP)/grand12/_primary.dat
TECHMAP__generic_syncram_reg__behavioral = $(LIB_TECHMAP)/generic_syncram_reg/behavioral.dat
TECHMAP__generic_syncram_reg = $(LIB_TECHMAP)/generic_syncram_reg/_primary.dat
TECHMAP__generic_syncram_2p_reg__behav = $(LIB_TECHMAP)/generic_syncram_2p_reg/behav.dat
TECHMAP__generic_syncram_2p_reg = $(LIB_TECHMAP)/generic_syncram_2p_reg/_primary.dat
TECHMAP__generic_syncram_2p__behav = $(LIB_TECHMAP)/generic_syncram_2p/behav.dat
TECHMAP__generic_syncram_2p = $(LIB_TECHMAP)/generic_syncram_2p/_primary.dat
TECHMAP__generic_syncram__behavioral = $(LIB_TECHMAP)/generic_syncram/behavioral.dat
TECHMAP__generic_syncram = $(LIB_TECHMAP)/generic_syncram/_primary.dat
TECHMAP__generic_regfile_4p__rtl = $(LIB_TECHMAP)/generic_regfile_4p/rtl.dat
TECHMAP__generic_regfile_4p = $(LIB_TECHMAP)/generic_regfile_4p/_primary.dat
TECHMAP__generic_regfile_3p__rtl = $(LIB_TECHMAP)/generic_regfile_3p/rtl.dat
TECHMAP__generic_regfile_3p = $(LIB_TECHMAP)/generic_regfile_3p/_primary.dat
TECHMAP__generic_lpddr2phy_wo_pads__beh = $(LIB_TECHMAP)/generic_lpddr2phy_wo_pads/beh.dat
TECHMAP__generic_lpddr2phy_wo_pads = $(LIB_TECHMAP)/generic_lpddr2phy_wo_pads/_primary.dat
TECHMAP__generic_ddr_phy_wo_pads__rtl = $(LIB_TECHMAP)/generic_ddr_phy_wo_pads/rtl.dat
TECHMAP__generic_ddr_phy_wo_pads = $(LIB_TECHMAP)/generic_ddr_phy_wo_pads/_primary.dat
TECHMAP__generic_ddr2_phy_wo_pads__rtl = $(LIB_TECHMAP)/generic_ddr2_phy_wo_pads/rtl.dat
TECHMAP__generic_ddr2_phy_wo_pads = $(LIB_TECHMAP)/generic_ddr2_phy_wo_pads/_primary.dat
TECHMAP__gencomp = $(LIB_TECHMAP)/gencomp/_primary.dat
TECHMAP__gen_oddr_reg__rtl = $(LIB_TECHMAP)/gen_oddr_reg/rtl.dat
TECHMAP__gen_oddr_reg = $(LIB_TECHMAP)/gen_oddr_reg/_primary.dat
TECHMAP__gen_mult_pipe__simple = $(LIB_TECHMAP)/gen_mult_pipe/simple.dat
TECHMAP__gen_mult_pipe = $(LIB_TECHMAP)/gen_mult_pipe/_primary.dat
TECHMAP__gen_mul_61x61__rtl = $(LIB_TECHMAP)/gen_mul_61x61/rtl.dat
TECHMAP__gen_mul_61x61 = $(LIB_TECHMAP)/gen_mul_61x61/_primary.dat
TECHMAP__gen_iddr_reg__rtl = $(LIB_TECHMAP)/gen_iddr_reg/rtl.dat
TECHMAP__gen_iddr_reg = $(LIB_TECHMAP)/gen_iddr_reg/_primary.dat
TECHMAP__fpu_disas_net__behav = $(LIB_TECHMAP)/fpu_disas_net/behav.dat
TECHMAP__fpu_disas_net = $(LIB_TECHMAP)/fpu_disas_net/_primary.dat
TECHMAP__ddrphy_wo_pads__rtl = $(LIB_TECHMAP)/ddrphy_wo_pads/rtl.dat
TECHMAP__ddrphy_wo_pads = $(LIB_TECHMAP)/ddrphy_wo_pads/_primary.dat
TECHMAP__ddrphy_datapath__rtl = $(LIB_TECHMAP)/ddrphy_datapath/rtl.dat
TECHMAP__ddrphy_datapath = $(LIB_TECHMAP)/ddrphy_datapath/_primary.dat
TECHMAP__ddrphy__rtl = $(LIB_TECHMAP)/ddrphy/rtl.dat
TECHMAP__ddrphy = $(LIB_TECHMAP)/ddrphy/_primary.dat
TECHMAP__ddrpads__rtl = $(LIB_TECHMAP)/ddrpads/rtl.dat
TECHMAP__ddrpads = $(LIB_TECHMAP)/ddrpads/_primary.dat
TECHMAP__ddr_oreg__rtl = $(LIB_TECHMAP)/ddr_oreg/rtl.dat
TECHMAP__ddr_oreg = $(LIB_TECHMAP)/ddr_oreg/_primary.dat
TECHMAP__ddr_ireg__rtl = $(LIB_TECHMAP)/ddr_ireg/rtl.dat
TECHMAP__ddr_ireg = $(LIB_TECHMAP)/ddr_ireg/_primary.dat
TECHMAP__ddr2phy_wo_pads__rtl = $(LIB_TECHMAP)/ddr2phy_wo_pads/rtl.dat
TECHMAP__ddr2phy_wo_pads = $(LIB_TECHMAP)/ddr2phy_wo_pads/_primary.dat
TECHMAP__ddr2phy__rtl = $(LIB_TECHMAP)/ddr2phy/rtl.dat
TECHMAP__ddr2phy = $(LIB_TECHMAP)/ddr2phy/_primary.dat
TECHMAP__ddr2pads__rtl = $(LIB_TECHMAP)/ddr2pads/rtl.dat
TECHMAP__ddr2pads = $(LIB_TECHMAP)/ddr2pads/_primary.dat
TECHMAP__cpu_disas_net__behav = $(LIB_TECHMAP)/cpu_disas_net/behav.dat
TECHMAP__cpu_disas_net = $(LIB_TECHMAP)/cpu_disas_net/_primary.dat
TECHMAP__clkswitch__sim = $(LIB_TECHMAP)/clkswitch/sim.dat
TECHMAP__clkswitch = $(LIB_TECHMAP)/clkswitch/_primary.dat
TECHMAP__clkrand__rtl = $(LIB_TECHMAP)/clkrand/rtl.dat
TECHMAP__clkrand = $(LIB_TECHMAP)/clkrand/_primary.dat
TECHMAP__clkpad_ds__rtl = $(LIB_TECHMAP)/clkpad_ds/rtl.dat
TECHMAP__clkpad_ds = $(LIB_TECHMAP)/clkpad_ds/_primary.dat
TECHMAP__clkpad__rtl = $(LIB_TECHMAP)/clkpad/rtl.dat
TECHMAP__clkpad = $(LIB_TECHMAP)/clkpad/_primary.dat
TECHMAP__clkmux_xilinx__rtl = $(LIB_TECHMAP)/clkmux_xilinx/rtl.dat
TECHMAP__clkmux_xilinx = $(LIB_TECHMAP)/clkmux_xilinx/_primary.dat
TECHMAP__clkmux_unisim__rtl = $(LIB_TECHMAP)/clkmux_unisim/rtl.dat
TECHMAP__clkmux_unisim = $(LIB_TECHMAP)/clkmux_unisim/_primary.dat
TECHMAP__clkmux__rtl = $(LIB_TECHMAP)/clkmux/rtl.dat
TECHMAP__clkmux = $(LIB_TECHMAP)/clkmux/_primary.dat
TECHMAP__clkmul_virtex2__struct = $(LIB_TECHMAP)/clkmul_virtex2/struct.dat
TECHMAP__clkmul_virtex2 = $(LIB_TECHMAP)/clkmul_virtex2/_primary.dat
TECHMAP__clkinv__rtl = $(LIB_TECHMAP)/clkinv/rtl.dat
TECHMAP__clkinv = $(LIB_TECHMAP)/clkinv/_primary.dat
TECHMAP__clkgen_virtex7__struct = $(LIB_TECHMAP)/clkgen_virtex7/struct.dat
TECHMAP__clkgen_virtex7 = $(LIB_TECHMAP)/clkgen_virtex7/_primary.dat
TECHMAP__clkgen_virtex5__struct = $(LIB_TECHMAP)/clkgen_virtex5/struct.dat
TECHMAP__clkgen_virtex5 = $(LIB_TECHMAP)/clkgen_virtex5/_primary.dat
TECHMAP__clkgen_virtex2__struct = $(LIB_TECHMAP)/clkgen_virtex2/struct.dat
TECHMAP__clkgen_virtex2 = $(LIB_TECHMAP)/clkgen_virtex2/_primary.dat
TECHMAP__clkgen_virtex__rtl = $(LIB_TECHMAP)/clkgen_virtex/rtl.dat
TECHMAP__clkgen_virtex = $(LIB_TECHMAP)/clkgen_virtex/_primary.dat
TECHMAP__clkgen_spartan3__struct = $(LIB_TECHMAP)/clkgen_spartan3/struct.dat
TECHMAP__clkgen_spartan3 = $(LIB_TECHMAP)/clkgen_spartan3/_primary.dat
TECHMAP__clkgen__struct = $(LIB_TECHMAP)/clkgen/struct.dat
TECHMAP__clkgen = $(LIB_TECHMAP)/clkgen/_primary.dat
TECHMAP__clkbuf_xilinx__rtl = $(LIB_TECHMAP)/clkbuf_xilinx/rtl.dat
TECHMAP__clkbuf_xilinx = $(LIB_TECHMAP)/clkbuf_xilinx/_primary.dat
TECHMAP__clkand_unisim__rtl = $(LIB_TECHMAP)/clkand_unisim/rtl.dat
TECHMAP__clkand_unisim = $(LIB_TECHMAP)/clkand_unisim/_primary.dat
TECHMAP__clkand__rtl = $(LIB_TECHMAP)/clkand/rtl.dat
TECHMAP__clkand = $(LIB_TECHMAP)/clkand/_primary.dat
TECHMAP__artix7_tap__rtl = $(LIB_TECHMAP)/artix7_tap/rtl.dat
TECHMAP__artix7_tap = $(LIB_TECHMAP)/artix7_tap/_primary.dat
TECHMAP__alltap = $(LIB_TECHMAP)/alltap/_primary.dat
TECHMAP__allpads = $(LIB_TECHMAP)/allpads/_primary.dat
TECHMAP__allmul = $(LIB_TECHMAP)/allmul/_primary.dat
TECHMAP__allmem = $(LIB_TECHMAP)/allmem/_primary.dat
TECHMAP__allddr = $(LIB_TECHMAP)/allddr/_primary.dat
TECHMAP__allclkgen = $(LIB_TECHMAP)/allclkgen/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(TECHMAP__virtex_tap__rtl) \
    $(TECHMAP__virtex_tap) \
    $(TECHMAP__virtex_syncram_dp__behav) \
    $(TECHMAP__virtex_syncram_dp) \
    $(TECHMAP__virtex_syncram__behav) \
    $(TECHMAP__virtex_syncram) \
    $(TECHMAP__virtex7_tap__rtl) \
    $(TECHMAP__virtex7_tap) \
    $(TECHMAP__virtex6_tap__rtl) \
    $(TECHMAP__virtex6_tap) \
    $(TECHMAP__virtex6_mul_61x61__beh) \
    $(TECHMAP__virtex6_mul_61x61) \
    $(TECHMAP__virtex5_tap__rtl) \
    $(TECHMAP__virtex5_tap) \
    $(TECHMAP__virtex5_ddr2_phy_wo_pads__rtl) \
    $(TECHMAP__virtex5_ddr2_phy_wo_pads) \
    $(TECHMAP__virtex4_tap__rtl) \
    $(TECHMAP__virtex4_tap) \
    $(TECHMAP__virtex4_mul_61x61__beh) \
    $(TECHMAP__virtex4_mul_61x61) \
    $(TECHMAP__virtex4_inpad_ds__rtl) \
    $(TECHMAP__virtex4_inpad_ds) \
    $(TECHMAP__virtex4_ddr_phy__rtl) \
    $(TECHMAP__virtex4_ddr_phy) \
    $(TECHMAP__virtex4_clkpad_ds__rtl) \
    $(TECHMAP__virtex4_clkpad_ds) \
    $(TECHMAP__virtex2_tap__rtl) \
    $(TECHMAP__virtex2_tap) \
    $(TECHMAP__virtex2_ddr_phy__rtl) \
    $(TECHMAP__virtex2_ddr_phy) \
    $(TECHMAP__unisim_toutpad__rtl) \
    $(TECHMAP__unisim_toutpad) \
    $(TECHMAP__unisim_syncram_dp__behav) \
    $(TECHMAP__unisim_syncram_dp) \
    $(TECHMAP__unisim_syncram_2p__behav) \
    $(TECHMAP__unisim_syncram_2p) \
    $(TECHMAP__unisim_syncram64__behav) \
    $(TECHMAP__unisim_syncram64) \
    $(TECHMAP__unisim_syncram128bw__behav) \
    $(TECHMAP__unisim_syncram128bw) \
    $(TECHMAP__unisim_syncram128__behav) \
    $(TECHMAP__unisim_syncram128) \
    $(TECHMAP__unisim_syncram__behav) \
    $(TECHMAP__unisim_syncram) \
    $(TECHMAP__unisim_skew_outpad__rtl) \
    $(TECHMAP__unisim_skew_outpad) \
    $(TECHMAP__unisim_outpad_ds__rtl) \
    $(TECHMAP__unisim_outpad_ds) \
    $(TECHMAP__unisim_outpad__rtl) \
    $(TECHMAP__unisim_outpad) \
    $(TECHMAP__unisim_oddr_reg__rtl) \
    $(TECHMAP__unisim_oddr_reg) \
    $(TECHMAP__unisim_iopad_ds__rtl) \
    $(TECHMAP__unisim_iopad_ds) \
    $(TECHMAP__unisim_iopad__rtl) \
    $(TECHMAP__unisim_iopad) \
    $(TECHMAP__unisim_inpad_ds__rtl) \
    $(TECHMAP__unisim_inpad_ds) \
    $(TECHMAP__unisim_inpad__rtl) \
    $(TECHMAP__unisim_inpad) \
    $(TECHMAP__unisim_iddr_reg__rtl) \
    $(TECHMAP__unisim_iddr_reg) \
    $(TECHMAP__unisim_clkpad_ds__rtl) \
    $(TECHMAP__unisim_clkpad_ds) \
    $(TECHMAP__unisim_clkpad__rtl) \
    $(TECHMAP__unisim_clkpad) \
    $(TECHMAP__toutpadvv__rtl) \
    $(TECHMAP__toutpadvv) \
    $(TECHMAP__toutpadv__rtl) \
    $(TECHMAP__toutpadv) \
    $(TECHMAP__toutpad__rtl) \
    $(TECHMAP__toutpad) \
    $(TECHMAP__techmult__rtl) \
    $(TECHMAP__techmult) \
    $(TECHMAP__techbuf__rtl) \
    $(TECHMAP__techbuf) \
    $(TECHMAP__tap__rtl) \
    $(TECHMAP__tap) \
    $(TECHMAP__system_monitor__struct) \
    $(TECHMAP__system_monitor) \
    $(TECHMAP__sysmon_virtex5__struct) \
    $(TECHMAP__sysmon_virtex5) \
    $(TECHMAP__syncreg__tmap) \
    $(TECHMAP__syncreg) \
    $(TECHMAP__syncrambw__rtl) \
    $(TECHMAP__syncrambw) \
    $(TECHMAP__syncram_dp__rtl) \
    $(TECHMAP__syncram_dp) \
    $(TECHMAP__syncram_2pbw__rtl) \
    $(TECHMAP__syncram_2pbw) \
    $(TECHMAP__syncram_2p__rtl) \
    $(TECHMAP__syncram_2p) \
    $(TECHMAP__syncram64__rtl) \
    $(TECHMAP__syncram64) \
    $(TECHMAP__syncram256bw__rtl) \
    $(TECHMAP__syncram256bw) \
    $(TECHMAP__syncram156bw__rtl) \
    $(TECHMAP__syncram156bw) \
    $(TECHMAP__syncram128bw__rtl) \
    $(TECHMAP__syncram128bw) \
    $(TECHMAP__syncram128__rtl) \
    $(TECHMAP__syncram128) \
    $(TECHMAP__syncram__rtl) \
    $(TECHMAP__syncram) \
    $(TECHMAP__syncfifo_2p__rtl) \
    $(TECHMAP__syncfifo_2p) \
    $(TECHMAP__spictrl_unisim__rtl) \
    $(TECHMAP__spictrl_unisim) \
    $(TECHMAP__spictrl_net__rtl) \
    $(TECHMAP__spictrl_net) \
    $(TECHMAP__spartan6_tap__rtl) \
    $(TECHMAP__spartan6_tap) \
    $(TECHMAP__spartan6_ddr2_phy_wo_pads__rtl) \
    $(TECHMAP__spartan6_ddr2_phy_wo_pads) \
    $(TECHMAP__spartan3e_ddr_phy__rtl) \
    $(TECHMAP__spartan3e_ddr_phy) \
    $(TECHMAP__spartan3a_ddr2_phy__rtl) \
    $(TECHMAP__spartan3a_ddr2_phy) \
    $(TECHMAP__spartan3_tap__rtl) \
    $(TECHMAP__spartan3_tap) \
    $(TECHMAP__skew_outpad__rtl) \
    $(TECHMAP__skew_outpad) \
    $(TECHMAP__sim_pll__sim) \
    $(TECHMAP__sim_pll) \
    $(TECHMAP__sdram_phy__rtl) \
    $(TECHMAP__sdram_phy) \
    $(TECHMAP__scanregto__tmap) \
    $(TECHMAP__scanregto) \
    $(TECHMAP__scanrego__tmap) \
    $(TECHMAP__scanrego) \
    $(TECHMAP__scanregio__tmap) \
    $(TECHMAP__scanregio) \
    $(TECHMAP__scanregi__tmap) \
    $(TECHMAP__scanregi) \
    $(TECHMAP__ringosc__rtl) \
    $(TECHMAP__ringosc) \
    $(TECHMAP__regfile_3p__rtl) \
    $(TECHMAP__regfile_3p) \
    $(TECHMAP__outpadv__rtl) \
    $(TECHMAP__outpadv) \
    $(TECHMAP__outpad_dsv__rtl) \
    $(TECHMAP__outpad_dsv) \
    $(TECHMAP__outpad_ds__rtl) \
    $(TECHMAP__outpad_ds) \
    $(TECHMAP__outpad_ddrv__rtl) \
    $(TECHMAP__outpad_ddrv) \
    $(TECHMAP__outpad_ddr__rtl) \
    $(TECHMAP__outpad_ddr) \
    $(TECHMAP__outpad__rtl) \
    $(TECHMAP__outpad) \
    $(TECHMAP__odpadv__rtl) \
    $(TECHMAP__odpadv) \
    $(TECHMAP__odpad__rtl) \
    $(TECHMAP__odpad) \
    $(TECHMAP__oddrv2__rtl) \
    $(TECHMAP__oddrv2) \
    $(TECHMAP__oddrc3e__rtl) \
    $(TECHMAP__oddrc3e) \
    $(TECHMAP__netcomp) \
    $(TECHMAP__nandtree__rtl) \
    $(TECHMAP__nandtree) \
    $(TECHMAP__mul_61x61__rtl) \
    $(TECHMAP__mul_61x61) \
    $(TECHMAP__lvds_combo__rtl) \
    $(TECHMAP__lvds_combo) \
    $(TECHMAP__lpddr2phy_wo_pads__tmap) \
    $(TECHMAP__lpddr2phy_wo_pads) \
    $(TECHMAP__leon4_net__rtl) \
    $(TECHMAP__leon4_net) \
    $(TECHMAP__kintex7_tap__rtl) \
    $(TECHMAP__kintex7_tap) \
    $(TECHMAP__iopadvv__rtl) \
    $(TECHMAP__iopadvv) \
    $(TECHMAP__iopadv__rtl) \
    $(TECHMAP__iopadv) \
    $(TECHMAP__iopad_dsvv__rtl) \
    $(TECHMAP__iopad_dsvv) \
    $(TECHMAP__iopad_dsv__rtl) \
    $(TECHMAP__iopad_dsv) \
    $(TECHMAP__iopad_ds__rtl) \
    $(TECHMAP__iopad_ds) \
    $(TECHMAP__iopad_ddrvv__rtl) \
    $(TECHMAP__iopad_ddrvv) \
    $(TECHMAP__iopad_ddrv__rtl) \
    $(TECHMAP__iopad_ddrv) \
    $(TECHMAP__iopad_ddr__rtl) \
    $(TECHMAP__iopad_ddr) \
    $(TECHMAP__iopad__rtl) \
    $(TECHMAP__iopad) \
    $(TECHMAP__iodpadv__rtl) \
    $(TECHMAP__iodpadv) \
    $(TECHMAP__iodpad__rtl) \
    $(TECHMAP__iodpad) \
    $(TECHMAP__inpadv__rtl) \
    $(TECHMAP__inpadv) \
    $(TECHMAP__inpad_dsv__rtl) \
    $(TECHMAP__inpad_dsv) \
    $(TECHMAP__inpad_ds__rtl) \
    $(TECHMAP__inpad_ds) \
    $(TECHMAP__inpad_ddrv__rtl) \
    $(TECHMAP__inpad_ddrv) \
    $(TECHMAP__inpad_ddr__rtl) \
    $(TECHMAP__inpad_ddr) \
    $(TECHMAP__inpad__rtl) \
    $(TECHMAP__inpad) \
    $(TECHMAP__gror2__rtl) \
    $(TECHMAP__gror2) \
    $(TECHMAP__grnand2__rtl) \
    $(TECHMAP__grnand2) \
    $(TECHMAP__grmux2v__rtl) \
    $(TECHMAP__grmux2v) \
    $(TECHMAP__grmux2__rtl) \
    $(TECHMAP__grmux2) \
    $(TECHMAP__grlfpw_net__rtl) \
    $(TECHMAP__grlfpw_net) \
    $(TECHMAP__grfpw_net__rtl) \
    $(TECHMAP__grfpw_net) \
    $(TECHMAP__grdff__rtl) \
    $(TECHMAP__grdff) \
    $(TECHMAP__grand12__rtl) \
    $(TECHMAP__grand12) \
    $(TECHMAP__generic_syncram_reg__behavioral) \
    $(TECHMAP__generic_syncram_reg) \
    $(TECHMAP__generic_syncram_2p_reg__behav) \
    $(TECHMAP__generic_syncram_2p_reg) \
    $(TECHMAP__generic_syncram_2p__behav) \
    $(TECHMAP__generic_syncram_2p) \
    $(TECHMAP__generic_syncram__behavioral) \
    $(TECHMAP__generic_syncram) \
    $(TECHMAP__generic_regfile_4p__rtl) \
    $(TECHMAP__generic_regfile_4p) \
    $(TECHMAP__generic_regfile_3p__rtl) \
    $(TECHMAP__generic_regfile_3p) \
    $(TECHMAP__generic_lpddr2phy_wo_pads__beh) \
    $(TECHMAP__generic_lpddr2phy_wo_pads) \
    $(TECHMAP__generic_ddr_phy_wo_pads__rtl) \
    $(TECHMAP__generic_ddr_phy_wo_pads) \
    $(TECHMAP__generic_ddr2_phy_wo_pads__rtl) \
    $(TECHMAP__generic_ddr2_phy_wo_pads) \
    $(TECHMAP__gencomp) \
    $(TECHMAP__gen_oddr_reg__rtl) \
    $(TECHMAP__gen_oddr_reg) \
    $(TECHMAP__gen_mult_pipe__simple) \
    $(TECHMAP__gen_mult_pipe) \
    $(TECHMAP__gen_mul_61x61__rtl) \
    $(TECHMAP__gen_mul_61x61) \
    $(TECHMAP__gen_iddr_reg__rtl) \
    $(TECHMAP__gen_iddr_reg) \
    $(TECHMAP__fpu_disas_net__behav) \
    $(TECHMAP__fpu_disas_net) \
    $(TECHMAP__ddrphy_wo_pads__rtl) \
    $(TECHMAP__ddrphy_wo_pads) \
    $(TECHMAP__ddrphy_datapath__rtl) \
    $(TECHMAP__ddrphy_datapath) \
    $(TECHMAP__ddrphy__rtl) \
    $(TECHMAP__ddrphy) \
    $(TECHMAP__ddrpads__rtl) \
    $(TECHMAP__ddrpads) \
    $(TECHMAP__ddr_oreg__rtl) \
    $(TECHMAP__ddr_oreg) \
    $(TECHMAP__ddr_ireg__rtl) \
    $(TECHMAP__ddr_ireg) \
    $(TECHMAP__ddr2phy_wo_pads__rtl) \
    $(TECHMAP__ddr2phy_wo_pads) \
    $(TECHMAP__ddr2phy__rtl) \
    $(TECHMAP__ddr2phy) \
    $(TECHMAP__ddr2pads__rtl) \
    $(TECHMAP__ddr2pads) \
    $(TECHMAP__cpu_disas_net__behav) \
    $(TECHMAP__cpu_disas_net) \
    $(TECHMAP__clkswitch__sim) \
    $(TECHMAP__clkswitch) \
    $(TECHMAP__clkrand__rtl) \
    $(TECHMAP__clkrand) \
    $(TECHMAP__clkpad_ds__rtl) \
    $(TECHMAP__clkpad_ds) \
    $(TECHMAP__clkpad__rtl) \
    $(TECHMAP__clkpad) \
    $(TECHMAP__clkmux_xilinx__rtl) \
    $(TECHMAP__clkmux_xilinx) \
    $(TECHMAP__clkmux_unisim__rtl) \
    $(TECHMAP__clkmux_unisim) \
    $(TECHMAP__clkmux__rtl) \
    $(TECHMAP__clkmux) \
    $(TECHMAP__clkmul_virtex2__struct) \
    $(TECHMAP__clkmul_virtex2) \
    $(TECHMAP__clkinv__rtl) \
    $(TECHMAP__clkinv) \
    $(TECHMAP__clkgen_virtex7__struct) \
    $(TECHMAP__clkgen_virtex7) \
    $(TECHMAP__clkgen_virtex5__struct) \
    $(TECHMAP__clkgen_virtex5) \
    $(TECHMAP__clkgen_virtex2__struct) \
    $(TECHMAP__clkgen_virtex2) \
    $(TECHMAP__clkgen_virtex__rtl) \
    $(TECHMAP__clkgen_virtex) \
    $(TECHMAP__clkgen_spartan3__struct) \
    $(TECHMAP__clkgen_spartan3) \
    $(TECHMAP__clkgen__struct) \
    $(TECHMAP__clkgen) \
    $(TECHMAP__clkbuf_xilinx__rtl) \
    $(TECHMAP__clkbuf_xilinx) \
    $(TECHMAP__clkand_unisim__rtl) \
    $(TECHMAP__clkand_unisim) \
    $(TECHMAP__clkand__rtl) \
    $(TECHMAP__clkand) \
    $(TECHMAP__artix7_tap__rtl) \
    $(TECHMAP__artix7_tap) \
    $(TECHMAP__alltap) \
    $(TECHMAP__allpads) \
    $(TECHMAP__allmul) \
    $(TECHMAP__allmem) \
    $(TECHMAP__allddr) \
    $(TECHMAP__allclkgen)

$(TECHMAP__allclkgen) : ../../lib/techmap/maps/allclkgen.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/allclkgen.vhd

$(TECHMAP__allddr) : ../../lib/techmap/maps/allddr.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/allddr.vhd

$(TECHMAP__allmem) : ../../lib/techmap/maps/allmem.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/allmem.vhd

$(TECHMAP__allmul) : ../../lib/techmap/maps/allmul.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/allmul.vhd

$(TECHMAP__allpads) : ../../lib/techmap/maps/allpads.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/allpads.vhd

$(TECHMAP__alltap) : ../../lib/techmap/maps/alltap.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/alltap.vhd

$(TECHMAP__clkgen) \
$(TECHMAP__clkgen__struct) : ../../lib/techmap/maps/clkgen.vhd \
		$(TECHMAP__allclkgen) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/clkgen.vhd

$(TECHMAP__clkinv) \
$(TECHMAP__clkinv__rtl) : ../../lib/techmap/maps/clkinv.vhd \
		$(TECHMAP__allclkgen) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/clkinv.vhd

$(TECHMAP__clkgen_spartan3) \
$(TECHMAP__clkgen_spartan3__struct) \
$(TECHMAP__clkgen_virtex) \
$(TECHMAP__clkgen_virtex__rtl) \
$(TECHMAP__clkgen_virtex2) \
$(TECHMAP__clkgen_virtex2__struct) \
$(TECHMAP__clkmul_virtex2) \
$(TECHMAP__clkmul_virtex2__struct) : ../../lib/techmap/unisim/clkgen_virtex.vhd \
		$(UNISIM__clkdll) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(IEEE__vital_primitives) \
		$(UNISIM__bufgmux) \
		$(UNISIM__bufgdll) \
		$(UNISIM__ibufg) \
		$(UNISIM__dcm) \
		$(UNISIM__bufg) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/clkgen_virtex.vhd

$(TECHMAP__clkmux) \
$(TECHMAP__clkmux__rtl) : ../../lib/techmap/maps/clkmux.vhd \
		$(TECHMAP__allclkgen) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/clkmux.vhd

$(TECHMAP__clkand_unisim) \
$(TECHMAP__clkand_unisim__rtl) \
$(TECHMAP__clkgen_virtex5) \
$(TECHMAP__clkgen_virtex5__struct) \
$(TECHMAP__clkgen_virtex7) \
$(TECHMAP__clkgen_virtex7__struct) \
$(TECHMAP__clkmux_unisim) \
$(TECHMAP__clkmux_unisim__rtl) : ../../lib/techmap/unisim/clkgen_unisim.vhd \
		$(UNISIM__dcm) \
		$(UNISIM__bufg) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(UNISIM__vcomponents) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(UNISIM__bufgmux) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/clkgen_unisim.vhd

$(TECHMAP__clkbuf_xilinx) \
$(TECHMAP__clkbuf_xilinx__rtl) \
$(TECHMAP__clkmux_xilinx) \
$(TECHMAP__clkmux_xilinx__rtl) : ../../lib/techmap/unisim/buffer_unisim.vhd \
		$(UNISIM__bufg) \
		$(UNISIM__bufgmux) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/buffer_unisim.vhd

$(TECHMAP__clkpad) \
$(TECHMAP__clkpad__rtl) : ../../lib/techmap/maps/clkpad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/clkpad.vhd

$(TECHMAP__clkpad_ds) \
$(TECHMAP__clkpad_ds__rtl) : ../../lib/techmap/maps/clkpad_ds.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/clkpad_ds.vhd

$(TECHMAP__clkand) \
$(TECHMAP__clkand__rtl) \
$(TECHMAP__clkrand) \
$(TECHMAP__clkrand__rtl) : ../../lib/techmap/maps/clkand.vhd \
		$(TECHMAP__allclkgen) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/clkand.vhd

$(TECHMAP__ddr_ireg) \
$(TECHMAP__ddr_ireg__rtl) : ../../lib/techmap/maps/ddr_ireg.vhd \
		$(TECHMAP__allddr) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/ddr_ireg.vhd

$(TECHMAP__ddr_oreg) \
$(TECHMAP__ddr_oreg__rtl) : ../../lib/techmap/maps/ddr_oreg.vhd \
		$(TECHMAP__allddr) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/ddr_oreg.vhd

$(TECHMAP__ddrphy_datapath) \
$(TECHMAP__ddrphy_datapath__rtl) : ../../lib/techmap/inferred/ddrphy_datapath.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/inferred/ddrphy_datapath.vhd

$(TECHMAP__cpu_disas_net) \
$(TECHMAP__cpu_disas_net__behav) \
$(TECHMAP__fpu_disas_net) \
$(TECHMAP__fpu_disas_net__behav) : ../../lib/techmap/maps/cpu_disas_net.vhd \
		$(GRLIB__stdio) \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(GRLIB__sparc_disas) \
		$(GRLIB__sparc) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/cpu_disas_net.vhd

$(TECHMAP__gen_mul_61x61) \
$(TECHMAP__gen_mul_61x61__rtl) \
$(TECHMAP__gen_mult_pipe) \
$(TECHMAP__gen_mult_pipe__simple) : ../../lib/techmap/inferred/mul_inferred.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/inferred/mul_inferred.vhd

$(TECHMAP__gen_iddr_reg) \
$(TECHMAP__gen_iddr_reg__rtl) \
$(TECHMAP__gen_oddr_reg) \
$(TECHMAP__gen_oddr_reg__rtl) : ../../lib/techmap/inferred/ddr_inferred.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/inferred/ddr_inferred.vhd

$(TECHMAP__gencomp) : ../../lib/techmap/gencomp/gencomp.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/gencomp/gencomp.vhd

$(TECHMAP__generic_ddr2_phy_wo_pads) \
$(TECHMAP__generic_ddr2_phy_wo_pads__rtl) \
$(TECHMAP__generic_ddr_phy_wo_pads) \
$(TECHMAP__generic_ddr_phy_wo_pads__rtl) : ../../lib/techmap/inferred/ddr_phy_inferred.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/inferred/ddr_phy_inferred.vhd

$(TECHMAP__clkswitch) \
$(TECHMAP__clkswitch__sim) \
$(TECHMAP__generic_lpddr2phy_wo_pads) \
$(TECHMAP__generic_lpddr2phy_wo_pads__beh) : ../../lib/techmap/inferred/lpddr2_phy_inferred.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/inferred/lpddr2_phy_inferred.vhd

$(TECHMAP__generic_regfile_3p) \
$(TECHMAP__generic_regfile_3p__rtl) \
$(TECHMAP__generic_regfile_4p) \
$(TECHMAP__generic_regfile_4p__rtl) \
$(TECHMAP__generic_syncram) \
$(TECHMAP__generic_syncram__behavioral) \
$(TECHMAP__generic_syncram_2p) \
$(TECHMAP__generic_syncram_2p__behav) \
$(TECHMAP__generic_syncram_2p_reg) \
$(TECHMAP__generic_syncram_2p_reg__behav) \
$(TECHMAP__generic_syncram_reg) \
$(TECHMAP__generic_syncram_reg__behavioral) : ../../lib/techmap/inferred/memory_inferred.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/inferred/memory_inferred.vhd

$(TECHMAP__grfpw_net) \
$(TECHMAP__grfpw_net__rtl) : ../../lib/techmap/maps/grfpw_net.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/grfpw_net.vhd

$(TECHMAP__grlfpw_net) \
$(TECHMAP__grlfpw_net__rtl) : ../../lib/techmap/maps/grlfpw_net.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/grlfpw_net.vhd

$(TECHMAP__grand12) \
$(TECHMAP__grand12__rtl) \
$(TECHMAP__grdff) \
$(TECHMAP__grdff__rtl) \
$(TECHMAP__grmux2) \
$(TECHMAP__grmux2__rtl) \
$(TECHMAP__grmux2v) \
$(TECHMAP__grmux2v__rtl) \
$(TECHMAP__grnand2) \
$(TECHMAP__grnand2__rtl) \
$(TECHMAP__gror2) \
$(TECHMAP__gror2__rtl) : ../../lib/techmap/maps/grgates.vhd \
		$(TECHMAP__allclkgen) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/grgates.vhd

$(TECHMAP__inpad_ddr) \
$(TECHMAP__inpad_ddr__rtl) \
$(TECHMAP__inpad_ddrv) \
$(TECHMAP__inpad_ddrv__rtl) : ../../lib/techmap/maps/inpad_ddr.vhd \
		$(TECHMAP__allddr) \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/inpad_ddr.vhd

$(TECHMAP__inpad_ds) \
$(TECHMAP__inpad_ds__rtl) \
$(TECHMAP__inpad_dsv) \
$(TECHMAP__inpad_dsv__rtl) : ../../lib/techmap/maps/inpad_ds.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/inpad_ds.vhd

$(TECHMAP__inpad) \
$(TECHMAP__inpad__rtl) \
$(TECHMAP__inpadv) \
$(TECHMAP__inpadv__rtl) : ../../lib/techmap/maps/inpad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/inpad.vhd

$(TECHMAP__iodpad) \
$(TECHMAP__iodpad__rtl) \
$(TECHMAP__iodpadv) \
$(TECHMAP__iodpadv__rtl) : ../../lib/techmap/maps/iodpad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/iodpad.vhd

$(TECHMAP__iopad_ddr) \
$(TECHMAP__iopad_ddr__rtl) \
$(TECHMAP__iopad_ddrv) \
$(TECHMAP__iopad_ddrv__rtl) \
$(TECHMAP__iopad_ddrvv) \
$(TECHMAP__iopad_ddrvv__rtl) : ../../lib/techmap/maps/iopad_ddr.vhd \
		$(TECHMAP__allpads) \
		$(TECHMAP__allddr) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/iopad_ddr.vhd

$(TECHMAP__iopad_ds) \
$(TECHMAP__iopad_ds__rtl) \
$(TECHMAP__iopad_dsv) \
$(TECHMAP__iopad_dsv__rtl) \
$(TECHMAP__iopad_dsvv) \
$(TECHMAP__iopad_dsvv__rtl) : ../../lib/techmap/maps/iopad_ds.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/iopad_ds.vhd

$(TECHMAP__iopad) \
$(TECHMAP__iopad__rtl) \
$(TECHMAP__iopadv) \
$(TECHMAP__iopadv__rtl) \
$(TECHMAP__iopadvv) \
$(TECHMAP__iopadvv__rtl) : ../../lib/techmap/maps/iopad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/iopad.vhd

$(TECHMAP__leon4_net) \
$(TECHMAP__leon4_net__rtl) : ../../lib/techmap/maps/leon4_net.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/leon4_net.vhd

$(TECHMAP__ddr2pads) \
$(TECHMAP__ddr2pads__rtl) \
$(TECHMAP__ddr2phy) \
$(TECHMAP__ddr2phy__rtl) \
$(TECHMAP__ddr2phy_wo_pads) \
$(TECHMAP__ddr2phy_wo_pads__rtl) \
$(TECHMAP__ddrpads) \
$(TECHMAP__ddrpads__rtl) \
$(TECHMAP__ddrphy) \
$(TECHMAP__ddrphy__rtl) \
$(TECHMAP__ddrphy_wo_pads) \
$(TECHMAP__ddrphy_wo_pads__rtl) \
$(TECHMAP__lpddr2phy_wo_pads) \
$(TECHMAP__lpddr2phy_wo_pads__tmap) : ../../lib/techmap/maps/ddrphy.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(TECHMAP__allddr) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/ddrphy.vhd

$(TECHMAP__lvds_combo) \
$(TECHMAP__lvds_combo__rtl) : ../../lib/techmap/maps/lvds_combo.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/lvds_combo.vhd

$(TECHMAP__mul_61x61) \
$(TECHMAP__mul_61x61__rtl) : ../../lib/techmap/maps/mul_61x61.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/mul_61x61.vhd

$(TECHMAP__nandtree) \
$(TECHMAP__nandtree__rtl) : ../../lib/techmap/maps/nandtree.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/nandtree.vhd

$(TECHMAP__netcomp) : ../../lib/techmap/gencomp/netcomp.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/gencomp/netcomp.vhd

$(TECHMAP__odpad) \
$(TECHMAP__odpad__rtl) \
$(TECHMAP__odpadv) \
$(TECHMAP__odpadv__rtl) : ../../lib/techmap/maps/odpad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/odpad.vhd

$(TECHMAP__outpad_ddr) \
$(TECHMAP__outpad_ddr__rtl) \
$(TECHMAP__outpad_ddrv) \
$(TECHMAP__outpad_ddrv__rtl) : ../../lib/techmap/maps/outpad_ddr.vhd \
		$(TECHMAP__allpads) \
		$(TECHMAP__allddr) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/outpad_ddr.vhd

$(TECHMAP__outpad_ds) \
$(TECHMAP__outpad_ds__rtl) \
$(TECHMAP__outpad_dsv) \
$(TECHMAP__outpad_dsv__rtl) : ../../lib/techmap/maps/outpad_ds.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/outpad_ds.vhd

$(TECHMAP__outpad) \
$(TECHMAP__outpad__rtl) \
$(TECHMAP__outpadv) \
$(TECHMAP__outpadv__rtl) : ../../lib/techmap/maps/outpad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/outpad.vhd

$(TECHMAP__regfile_3p) \
$(TECHMAP__regfile_3p__rtl) : ../../lib/techmap/maps/regfile_3p.vhd \
		$(TECHMAP__allmem) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/regfile_3p.vhd

$(TECHMAP__ringosc) \
$(TECHMAP__ringosc__rtl) : ../../lib/techmap/maps/ringosc.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/ringosc.vhd

$(TECHMAP__scanregi) \
$(TECHMAP__scanregi__tmap) \
$(TECHMAP__scanregio) \
$(TECHMAP__scanregio__tmap) \
$(TECHMAP__scanrego) \
$(TECHMAP__scanrego__tmap) \
$(TECHMAP__scanregto) \
$(TECHMAP__scanregto__tmap) : ../../lib/techmap/maps/scanreg.vhd \
		$(TECHMAP__alltap) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/scanreg.vhd

$(TECHMAP__sdram_phy) \
$(TECHMAP__sdram_phy__rtl) : ../../lib/techmap/maps/sdram_phy.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/sdram_phy.vhd

$(TECHMAP__sim_pll) \
$(TECHMAP__sim_pll__sim) : ../../lib/techmap/inferred/sim_pll.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/inferred/sim_pll.vhd

$(TECHMAP__skew_outpad) \
$(TECHMAP__skew_outpad__rtl) : ../../lib/techmap/maps/skew_outpad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/skew_outpad.vhd

$(TECHMAP__spictrl_net) \
$(TECHMAP__spictrl_net__rtl) : ../../lib/techmap/maps/spictrl_net.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/spictrl_net.vhd

$(TECHMAP__spictrl_unisim) \
$(TECHMAP__spictrl_unisim__rtl) : ../../lib/techmap/unisim/spictrl_unisim.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/spictrl_unisim.vhd

$(TECHMAP__syncfifo_2p) \
$(TECHMAP__syncfifo_2p__rtl) : ../../lib/techmap/maps/syncfifo_2p.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(TECHMAP__allmem) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncfifo_2p.vhd

$(TECHMAP__syncram) \
$(TECHMAP__syncram__rtl) : ../../lib/techmap/maps/syncram.vhd \
		$(TECHMAP__allmem) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncram.vhd

$(TECHMAP__syncram128) \
$(TECHMAP__syncram128__rtl) : ../../lib/techmap/maps/syncram128.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(TECHMAP__allmem) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncram128.vhd

$(TECHMAP__syncram128bw) \
$(TECHMAP__syncram128bw__rtl) : ../../lib/techmap/maps/syncram128bw.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncram128bw.vhd

$(TECHMAP__syncram156bw) \
$(TECHMAP__syncram156bw__rtl) : ../../lib/techmap/maps/syncram156bw.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncram156bw.vhd

$(TECHMAP__syncram256bw) \
$(TECHMAP__syncram256bw__rtl) : ../../lib/techmap/maps/syncram256bw.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncram256bw.vhd

$(TECHMAP__syncram64) \
$(TECHMAP__syncram64__rtl) : ../../lib/techmap/maps/syncram64.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(TECHMAP__allmem) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncram64.vhd

$(TECHMAP__syncram_2p) \
$(TECHMAP__syncram_2p__rtl) : ../../lib/techmap/maps/syncram_2p.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(TECHMAP__allmem) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncram_2p.vhd

$(TECHMAP__syncram_2pbw) \
$(TECHMAP__syncram_2pbw__rtl) : ../../lib/techmap/maps/syncram_2pbw.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(TECHMAP__allmem) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncram_2pbw.vhd

$(TECHMAP__syncram_dp) \
$(TECHMAP__syncram_dp__rtl) : ../../lib/techmap/maps/syncram_dp.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(TECHMAP__allmem) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncram_dp.vhd

$(TECHMAP__syncrambw) \
$(TECHMAP__syncrambw__rtl) : ../../lib/techmap/maps/syncrambw.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(TECHMAP__allmem) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncrambw.vhd

$(TECHMAP__syncreg) \
$(TECHMAP__syncreg__tmap) : ../../lib/techmap/maps/syncreg.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncreg.vhd

$(TECHMAP__sysmon_virtex5) \
$(TECHMAP__sysmon_virtex5__struct) : ../../lib/techmap/unisim/sysmon_unisim.vhd \
		$(UNISIM__sysmon) \
		$(UNISIM__vpkg) \
		$(UNISIM__vcomponents) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/sysmon_unisim.vhd

$(TECHMAP__system_monitor) \
$(TECHMAP__system_monitor__struct) : ../../lib/techmap/maps/system_monitor.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/system_monitor.vhd

$(TECHMAP__tap) \
$(TECHMAP__tap__rtl) : ../../lib/techmap/maps/tap.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(TECHMAP__alltap) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/tap.vhd

$(TECHMAP__techbuf) \
$(TECHMAP__techbuf__rtl) : ../../lib/techmap/maps/techbuf.vhd \
		$(TECHMAP__allclkgen) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/techbuf.vhd

$(TECHMAP__techmult) \
$(TECHMAP__techmult__rtl) : ../../lib/techmap/maps/techmult.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(TECHMAP__allmul) \
		$(GRLIB__multlib) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/techmult.vhd

$(TECHMAP__toutpad) \
$(TECHMAP__toutpad__rtl) \
$(TECHMAP__toutpadv) \
$(TECHMAP__toutpadv__rtl) \
$(TECHMAP__toutpadvv) \
$(TECHMAP__toutpadvv__rtl) : ../../lib/techmap/maps/toutpad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/toutpad.vhd

$(TECHMAP__oddrc3e) \
$(TECHMAP__oddrc3e__rtl) \
$(TECHMAP__oddrv2) \
$(TECHMAP__oddrv2__rtl) \
$(TECHMAP__unisim_iddr_reg) \
$(TECHMAP__unisim_iddr_reg__rtl) \
$(TECHMAP__unisim_oddr_reg) \
$(TECHMAP__unisim_oddr_reg__rtl) : ../../lib/techmap/unisim/ddr_unisim.vhd \
		$(UNISIM__fd) \
		$(UNISIM__iddr) \
		$(UNISIM__oddr2) \
		$(UNISIM__oddr) \
		$(UNISIM__vpkg) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/ddr_unisim.vhd

$(TECHMAP__unisim_syncram) \
$(TECHMAP__unisim_syncram__behav) \
$(TECHMAP__unisim_syncram128) \
$(TECHMAP__unisim_syncram128__behav) \
$(TECHMAP__unisim_syncram128bw) \
$(TECHMAP__unisim_syncram128bw__behav) \
$(TECHMAP__unisim_syncram64) \
$(TECHMAP__unisim_syncram64__behav) \
$(TECHMAP__unisim_syncram_2p) \
$(TECHMAP__unisim_syncram_2p__behav) \
$(TECHMAP__unisim_syncram_dp) \
$(TECHMAP__unisim_syncram_dp__behav) : ../../lib/techmap/unisim/memory_unisim.vhd \
		$(UNISIM__ramb16_s1) \
		$(UNISIM__ramb16_s2) \
		$(UNISIM__ramb16_s4) \
		$(UNISIM__ramb16_s9) \
		$(UNISIM__ramb16_s18) \
		$(UNISIM__ramb16_s36) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(UNISIM__ramb16_s1_s1) \
		$(UNISIM__ramb16_s2_s2) \
		$(UNISIM__ramb16_s4_s4) \
		$(UNISIM__ramb16_s9_s9) \
		$(UNISIM__ramb16_s18_s18) \
		$(UNISIM__ramb16_s36_s36) \
		$(UNISIM__simple_simprim) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/memory_unisim.vhd

$(TECHMAP__unisim_clkpad) \
$(TECHMAP__unisim_clkpad__rtl) \
$(TECHMAP__unisim_clkpad_ds) \
$(TECHMAP__unisim_clkpad_ds__rtl) \
$(TECHMAP__unisim_inpad) \
$(TECHMAP__unisim_inpad__rtl) \
$(TECHMAP__unisim_inpad_ds) \
$(TECHMAP__unisim_inpad_ds__rtl) \
$(TECHMAP__unisim_iopad) \
$(TECHMAP__unisim_iopad__rtl) \
$(TECHMAP__unisim_iopad_ds) \
$(TECHMAP__unisim_iopad_ds__rtl) \
$(TECHMAP__unisim_outpad) \
$(TECHMAP__unisim_outpad__rtl) \
$(TECHMAP__unisim_outpad_ds) \
$(TECHMAP__unisim_outpad_ds__rtl) \
$(TECHMAP__unisim_skew_outpad) \
$(TECHMAP__unisim_skew_outpad__rtl) \
$(TECHMAP__unisim_toutpad) \
$(TECHMAP__unisim_toutpad__rtl) \
$(TECHMAP__virtex4_clkpad_ds) \
$(TECHMAP__virtex4_clkpad_ds__rtl) \
$(TECHMAP__virtex4_inpad_ds) \
$(TECHMAP__virtex4_inpad_ds__rtl) : ../../lib/techmap/unisim/pads_unisim.vhd \
		$(UNISIM__bufgmux) \
		$(UNISIM__ibufg) \
		$(UNISIM__ibufgds_lvds_33) \
		$(UNISIM__ibufgds_lvds_25) \
		$(UNISIM__ibuf) \
		$(UNISIM__ibufds_lvds_33) \
		$(UNISIM__ibufds_lvds_25) \
		$(UNISIM__iobuf) \
		$(UNISIM__iobufds) \
		$(UNISIM__obufds) \
		$(UNISIM__dcm) \
		$(UNISIM__bufg) \
		$(UNISIM__obuf) \
		$(UNISIM__obuft) \
		$(UNISIM__ibufgds) \
		$(UNISIM__ibufds) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/pads_unisim.vhd

$(TECHMAP__spartan3a_ddr2_phy) \
$(TECHMAP__spartan3a_ddr2_phy__rtl) \
$(TECHMAP__spartan3e_ddr_phy) \
$(TECHMAP__spartan3e_ddr_phy__rtl) \
$(TECHMAP__spartan6_ddr2_phy_wo_pads) \
$(TECHMAP__spartan6_ddr2_phy_wo_pads__rtl) \
$(TECHMAP__virtex2_ddr_phy) \
$(TECHMAP__virtex2_ddr_phy__rtl) \
$(TECHMAP__virtex4_ddr_phy) \
$(TECHMAP__virtex4_ddr_phy__rtl) \
$(TECHMAP__virtex5_ddr2_phy_wo_pads) \
$(TECHMAP__virtex5_ddr2_phy_wo_pads__rtl) : ../../lib/techmap/unisim/ddr_phy_unisim.vhd \
		$(TECHMAP__oddrc3e) \
		$(UNISIM__iodelay2) \
		$(UNISIM__oddr2) \
		$(UNISIM__iddr2) \
		$(UNISIM__dcm_sp) \
		$(IEEE__std_logic_unsigned) \
		$(TECHMAP__oddrv2) \
		$(UNISIM__ifddrrse) \
		$(UNISIM__fddrrse) \
		$(UNISIM__iddr) \
		$(UNISIM__idelayctrl) \
		$(UNISIM__bufio) \
		$(UNISIM__iserdes) \
		$(UNISIM__idelay) \
		$(UNISIM__fd) \
		$(UNISIM__oddr) \
		$(UNISIM__dcm) \
		$(UNISIM__bufg) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(UNISIM__vcomponents) \
		$(IEEE__std_logic_arith) \
		$(UNISIM__vpkg) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/ddr_phy_unisim.vhd

$(TECHMAP__virtex4_mul_61x61) \
$(TECHMAP__virtex4_mul_61x61__beh) \
$(TECHMAP__virtex6_mul_61x61) \
$(TECHMAP__virtex6_mul_61x61__beh) : ../../lib/techmap/unisim/mul_unisim.vhd \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/mul_unisim.vhd

$(TECHMAP__virtex_syncram) \
$(TECHMAP__virtex_syncram__behav) \
$(TECHMAP__virtex_syncram_dp) \
$(TECHMAP__virtex_syncram_dp__behav) : ../../lib/techmap/unisim/memory_virtex.vhd \
		$(UNISIM__ramb4_s16) \
		$(UNISIM__ramb4_s8) \
		$(UNISIM__ramb4_s4) \
		$(UNISIM__ramb4_s2) \
		$(UNISIM__ramb4_s1) \
		$(TECHMAP__gencomp) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(UNISIM__ramb4_s16_s16) \
		$(UNISIM__ramb4_s8_s8) \
		$(UNISIM__ramb4_s4_s4) \
		$(UNISIM__ramb4_s2_s2) \
		$(UNISIM__ramb4_s1_s1) \
		$(UNISIM__simple_simprim) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/memory_virtex.vhd

$(TECHMAP__artix7_tap) \
$(TECHMAP__artix7_tap__rtl) \
$(TECHMAP__kintex7_tap) \
$(TECHMAP__kintex7_tap__rtl) \
$(TECHMAP__spartan3_tap) \
$(TECHMAP__spartan3_tap__rtl) \
$(TECHMAP__spartan6_tap) \
$(TECHMAP__spartan6_tap__rtl) \
$(TECHMAP__virtex2_tap) \
$(TECHMAP__virtex2_tap__rtl) \
$(TECHMAP__virtex4_tap) \
$(TECHMAP__virtex4_tap__rtl) \
$(TECHMAP__virtex5_tap) \
$(TECHMAP__virtex5_tap__rtl) \
$(TECHMAP__virtex6_tap) \
$(TECHMAP__virtex6_tap__rtl) \
$(TECHMAP__virtex7_tap) \
$(TECHMAP__virtex7_tap__rtl) \
$(TECHMAP__virtex_tap) \
$(TECHMAP__virtex_tap__rtl) : ../../lib/techmap/unisim/tap_unisim.vhd \
		$(UNISIM__bscan_spartan3) \
		$(UNISIM__bscan_virtex4) \
		$(UNISIM__bscan_virtex5) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/tap_unisim.vhd

# Generated by vmake version 2.2

# Define path to each library
LIB_TECHMAP = modelsim/techmap
LIB_STD = /cygdrive/c/modeltech64_10.1c/win64/../std
LIB_IEEE = /cygdrive/c/modeltech64_10.1c/win64/../ieee
LIB_GRLIB = modelsim/grlib
LIB_WORK = modelsim/eth
LIB_ETH = modelsim/eth

# Define path to each design unit
TECHMAP__gencomp = $(LIB_TECHMAP)/gencomp/_primary.dat
GRLIB__config = $(LIB_GRLIB)/config/_primary.dat
GRLIB__config_types = $(LIB_GRLIB)/config_types/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
ETH__grethpkg__body = $(LIB_ETH)/grethpkg/body.dat
ETH__grethpkg = $(LIB_ETH)/grethpkg/_primary.dat
ETH__grethc__rtl = $(LIB_ETH)/grethc/rtl.dat
ETH__grethc = $(LIB_ETH)/grethc/_primary.dat
ETH__greth_tx__rtl = $(LIB_ETH)/greth_tx/rtl.dat
ETH__greth_tx = $(LIB_ETH)/greth_tx/_primary.dat
ETH__greth_rx__rtl = $(LIB_ETH)/greth_rx/rtl.dat
ETH__greth_rx = $(LIB_ETH)/greth_rx/_primary.dat
ETH__greth_gen__rtl = $(LIB_ETH)/greth_gen/rtl.dat
ETH__greth_gen = $(LIB_ETH)/greth_gen/_primary.dat
ETH__greth_gbit_gen__rtl = $(LIB_ETH)/greth_gbit_gen/rtl.dat
ETH__greth_gbit_gen = $(LIB_ETH)/greth_gbit_gen/_primary.dat
ETH__ethcomp = $(LIB_ETH)/ethcomp/_primary.dat
ETH__eth_rstgen__rtl = $(LIB_ETH)/eth_rstgen/rtl.dat
ETH__eth_rstgen = $(LIB_ETH)/eth_rstgen/_primary.dat
ETH__eth_edcl_ahb_mst__rtl = $(LIB_ETH)/eth_edcl_ahb_mst/rtl.dat
ETH__eth_edcl_ahb_mst = $(LIB_ETH)/eth_edcl_ahb_mst/_primary.dat
ETH__eth_ahb_mst__rtl = $(LIB_ETH)/eth_ahb_mst/rtl.dat
ETH__eth_ahb_mst = $(LIB_ETH)/eth_ahb_mst/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(ETH__grethpkg__body) \
    $(ETH__grethpkg) \
    $(ETH__grethc__rtl) \
    $(ETH__grethc) \
    $(ETH__greth_tx__rtl) \
    $(ETH__greth_tx) \
    $(ETH__greth_rx__rtl) \
    $(ETH__greth_rx) \
    $(ETH__greth_gen__rtl) \
    $(ETH__greth_gen) \
    $(ETH__greth_gbit_gen__rtl) \
    $(ETH__greth_gbit_gen) \
    $(ETH__ethcomp) \
    $(ETH__eth_rstgen__rtl) \
    $(ETH__eth_rstgen) \
    $(ETH__eth_edcl_ahb_mst__rtl) \
    $(ETH__eth_edcl_ahb_mst) \
    $(ETH__eth_ahb_mst__rtl) \
    $(ETH__eth_ahb_mst)

$(ETH__eth_ahb_mst) \
$(ETH__eth_ahb_mst__rtl) : ../../lib/eth/core/eth_ahb_mst.vhd \
		$(ETH__grethpkg) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/core/eth_ahb_mst.vhd

$(ETH__eth_edcl_ahb_mst) \
$(ETH__eth_edcl_ahb_mst__rtl) : ../../lib/eth/core/eth_edcl_ahb_mst.vhd \
		$(ETH__grethpkg) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/core/eth_edcl_ahb_mst.vhd

$(ETH__eth_rstgen) \
$(ETH__eth_rstgen__rtl) : ../../lib/eth/core/eth_rstgen.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/core/eth_rstgen.vhd

$(ETH__ethcomp) : ../../lib/eth/comp/ethcomp.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/comp/ethcomp.vhd

$(ETH__greth_gbit_gen) \
$(ETH__greth_gbit_gen__rtl) : ../../lib/eth/wrapper/greth_gbit_gen.vhd \
		$(ETH__ethcomp) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/wrapper/greth_gbit_gen.vhd

$(ETH__greth_gen) \
$(ETH__greth_gen__rtl) : ../../lib/eth/wrapper/greth_gen.vhd \
		$(ETH__ethcomp) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/wrapper/greth_gen.vhd

$(ETH__greth_rx) \
$(ETH__greth_rx__rtl) : ../../lib/eth/core/greth_rx.vhd \
		$(ETH__grethpkg) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/core/greth_rx.vhd

$(ETH__greth_tx) \
$(ETH__greth_tx__rtl) : ../../lib/eth/core/greth_tx.vhd \
		$(ETH__grethpkg) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/core/greth_tx.vhd

$(ETH__grethc) \
$(ETH__grethc__rtl) : ../../lib/eth/core/grethc.vhd \
		$(ETH__grethpkg) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/core/grethc.vhd

$(ETH__grethpkg) \
$(ETH__grethpkg__body) : ../../lib/eth/core/greth_pkg.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/core/greth_pkg.vhd

# Generated by vmake version 2.2

# Define path to each library
LIB_WORK = modelsim/opencores
LIB_GRLIB = modelsim/grlib
LIB_STD = /cygdrive/c/modeltech64_10.1c/win64/../std
LIB_IEEE = /cygdrive/c/modeltech64_10.1c/win64/../ieee
LIB_OPENCORES = modelsim/opencores

# Define path to each design unit
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
OPENCORES__i2coc = $(LIB_OPENCORES)/i2coc/_primary.dat
OPENCORES__i2c_master_byte_ctrl__structural = $(LIB_OPENCORES)/i2c_master_byte_ctrl/structural.dat
OPENCORES__i2c_master_byte_ctrl = $(LIB_OPENCORES)/i2c_master_byte_ctrl/_primary.dat
OPENCORES__i2c_master_bit_ctrl__structural = $(LIB_OPENCORES)/i2c_master_bit_ctrl/structural.dat
OPENCORES__i2c_master_bit_ctrl = $(LIB_OPENCORES)/i2c_master_bit_ctrl/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(OPENCORES__i2coc) \
    $(OPENCORES__i2c_master_byte_ctrl__structural) \
    $(OPENCORES__i2c_master_byte_ctrl) \
    $(OPENCORES__i2c_master_bit_ctrl__structural) \
    $(OPENCORES__i2c_master_bit_ctrl)

$(OPENCORES__i2c_master_bit_ctrl) \
$(OPENCORES__i2c_master_bit_ctrl__structural) : ../../lib/opencores/i2c/i2c_master_bit_ctrl.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work opencores ../../lib/opencores/i2c/i2c_master_bit_ctrl.vhd

$(OPENCORES__i2c_master_byte_ctrl) \
$(OPENCORES__i2c_master_byte_ctrl__structural) : ../../lib/opencores/i2c/i2c_master_byte_ctrl.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work opencores ../../lib/opencores/i2c/i2c_master_byte_ctrl.vhd

$(OPENCORES__i2coc) : ../../lib/opencores/i2c/i2coc.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work opencores ../../lib/opencores/i2c/i2coc.vhd

# Generated by vmake version 2.2

# Define path to each library
LIB_OPENCORES = modelsim/opencores
LIB_ETH = modelsim/eth
LIB_WORK = modelsim/gaisler
LIB_TECHMAP = modelsim/techmap
LIB_STD = /cygdrive/c/modeltech64_10.1c/win64/../std
LIB_IEEE = /cygdrive/c/modeltech64_10.1c/win64/../ieee
LIB_GRLIB = modelsim/grlib
LIB_GAISLER = modelsim/gaisler

# Define path to each design unit
ETH__ethcomp = $(LIB_ETH)/ethcomp/_primary.dat
OPENCORES__i2coc = $(LIB_OPENCORES)/i2coc/_primary.dat
GRLIB__sparc_disas = $(LIB_GRLIB)/sparc_disas/_primary.dat
GRLIB__sparc = $(LIB_GRLIB)/sparc/_primary.dat
GRLIB__multlib = $(LIB_GRLIB)/multlib/_primary.dat
GRLIB__testlib = $(LIB_GRLIB)/testlib/_primary.dat
IEEE__math_real = $(LIB_IEEE)/math_real/_primary.dat
TECHMAP__allclkgen = $(LIB_TECHMAP)/allclkgen/_primary.dat
ETH__grethpkg = $(LIB_ETH)/grethpkg/_primary.dat
TECHMAP__netcomp = $(LIB_TECHMAP)/netcomp/_primary.dat
GRLIB__stdio = $(LIB_GRLIB)/stdio/_primary.dat
GRLIB__devices = $(LIB_GRLIB)/devices/_primary.dat
TECHMAP__gencomp = $(LIB_TECHMAP)/gencomp/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
GRLIB__amba = $(LIB_GRLIB)/amba/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
GRLIB__config_types = $(LIB_GRLIB)/config_types/_primary.dat
GRLIB__config = $(LIB_GRLIB)/config/_primary.dat
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
GAISLER__uart = $(LIB_GAISLER)/uart/_primary.dat
GAISLER__tbufmem__rtl = $(LIB_GAISLER)/tbufmem/rtl.dat
GAISLER__tbufmem = $(LIB_GAISLER)/tbufmem/_primary.dat
GAISLER__svgactrl__rtl = $(LIB_GAISLER)/svgactrl/rtl.dat
GAISLER__svgactrl = $(LIB_GAISLER)/svgactrl/_primary.dat
GAISLER__srctrl__rtl = $(LIB_GAISLER)/srctrl/rtl.dat
GAISLER__srctrl = $(LIB_GAISLER)/srctrl/_primary.dat
GAISLER__sram16__sim = $(LIB_GAISLER)/sram16/sim.dat
GAISLER__sram16 = $(LIB_GAISLER)/sram16/_primary.dat
GAISLER__sram__sim = $(LIB_GAISLER)/sram/sim.dat
GAISLER__sram = $(LIB_GAISLER)/sram/_primary.dat
GAISLER__spimctrl__rtl = $(LIB_GAISLER)/spimctrl/rtl.dat
GAISLER__spimctrl = $(LIB_GAISLER)/spimctrl/_primary.dat
GAISLER__spictrlx__rtl = $(LIB_GAISLER)/spictrlx/rtl.dat
GAISLER__spictrlx = $(LIB_GAISLER)/spictrlx/_primary.dat
GAISLER__spictrl__rtl = $(LIB_GAISLER)/spictrl/rtl.dat
GAISLER__spictrl = $(LIB_GAISLER)/spictrl/_primary.dat
GAISLER__spi_flash__sim = $(LIB_GAISLER)/spi_flash/sim.dat
GAISLER__spi_flash = $(LIB_GAISLER)/spi_flash/_primary.dat
GAISLER__spi2ahbx__rtl = $(LIB_GAISLER)/spi2ahbx/rtl.dat
GAISLER__spi2ahbx = $(LIB_GAISLER)/spi2ahbx/_primary.dat
GAISLER__spi2ahb_apb__rtl = $(LIB_GAISLER)/spi2ahb_apb/rtl.dat
GAISLER__spi2ahb_apb = $(LIB_GAISLER)/spi2ahb_apb/_primary.dat
GAISLER__spi2ahb__rtl = $(LIB_GAISLER)/spi2ahb/rtl.dat
GAISLER__spi2ahb = $(LIB_GAISLER)/spi2ahb/_primary.dat
GAISLER__spi = $(LIB_GAISLER)/spi/_primary.dat
GAISLER__sim__body = $(LIB_GAISLER)/sim/body.dat
GAISLER__sim = $(LIB_GAISLER)/sim/_primary.dat
GAISLER__sdmctrl__rtl = $(LIB_GAISLER)/sdmctrl/rtl.dat
GAISLER__sdmctrl = $(LIB_GAISLER)/sdmctrl/_primary.dat
GAISLER__sdctrl64__rtl = $(LIB_GAISLER)/sdctrl64/rtl.dat
GAISLER__sdctrl64 = $(LIB_GAISLER)/sdctrl64/_primary.dat
GAISLER__sdctrl__rtl = $(LIB_GAISLER)/sdctrl/rtl.dat
GAISLER__sdctrl = $(LIB_GAISLER)/sdctrl/_primary.dat
GAISLER__rstgen__rtl = $(LIB_GAISLER)/rstgen/rtl.dat
GAISLER__rstgen = $(LIB_GAISLER)/rstgen/_primary.dat
GAISLER__rgmii__rtl = $(LIB_GAISLER)/rgmii/rtl.dat
GAISLER__rgmii = $(LIB_GAISLER)/rgmii/_primary.dat
GAISLER__regfile_3p_l3__rtl = $(LIB_GAISLER)/regfile_3p_l3/rtl.dat
GAISLER__regfile_3p_l3 = $(LIB_GAISLER)/regfile_3p_l3/_primary.dat
GAISLER__pwm_check__sim = $(LIB_GAISLER)/pwm_check/sim.dat
GAISLER__pwm_check = $(LIB_GAISLER)/pwm_check/_primary.dat
GAISLER__pt_pkg__body = $(LIB_GAISLER)/pt_pkg/body.dat
GAISLER__pt_pkg = $(LIB_GAISLER)/pt_pkg/_primary.dat
GAISLER__pt_pci_target__tb = $(LIB_GAISLER)/pt_pci_target/tb.dat
GAISLER__pt_pci_target = $(LIB_GAISLER)/pt_pci_target/_primary.dat
GAISLER__pt_pci_master__behav = $(LIB_GAISLER)/pt_pci_master/behav.dat
GAISLER__pt_pci_master = $(LIB_GAISLER)/pt_pci_master/_primary.dat
GAISLER__pt_pci_arb__tb = $(LIB_GAISLER)/pt_pci_arb/tb.dat
GAISLER__pt_pci_arb = $(LIB_GAISLER)/pt_pci_arb/_primary.dat
GAISLER__proc3__rtl = $(LIB_GAISLER)/proc3/rtl.dat
GAISLER__proc3 = $(LIB_GAISLER)/proc3/_primary.dat
GAISLER__phy__behavioral = $(LIB_GAISLER)/phy/behavioral.dat
GAISLER__phy = $(LIB_GAISLER)/phy/_primary.dat
GAISLER__pcitrace__rtl = $(LIB_GAISLER)/pcitrace/rtl.dat
GAISLER__pcitrace = $(LIB_GAISLER)/pcitrace/_primary.dat
GAISLER__pcipads__rtl = $(LIB_GAISLER)/pcipads/rtl.dat
GAISLER__pcipads = $(LIB_GAISLER)/pcipads/_primary.dat
GAISLER__pcilib = $(LIB_GAISLER)/pcilib/_primary.dat
GAISLER__pcidma__rtl = $(LIB_GAISLER)/pcidma/rtl.dat
GAISLER__pcidma = $(LIB_GAISLER)/pcidma/_primary.dat
GAISLER__pciahbmst__rtl = $(LIB_GAISLER)/pciahbmst/rtl.dat
GAISLER__pciahbmst = $(LIB_GAISLER)/pciahbmst/_primary.dat
GAISLER__pci_target__rtl = $(LIB_GAISLER)/pci_target/rtl.dat
GAISLER__pci_target = $(LIB_GAISLER)/pci_target/_primary.dat
GAISLER__pci_mtf__rtl = $(LIB_GAISLER)/pci_mtf/rtl.dat
GAISLER__pci_mtf = $(LIB_GAISLER)/pci_mtf/_primary.dat
GAISLER__pci_mt__rtl = $(LIB_GAISLER)/pci_mt/rtl.dat
GAISLER__pci_mt = $(LIB_GAISLER)/pci_mt/_primary.dat
GAISLER__pci = $(LIB_GAISLER)/pci/_primary.dat
GAISLER__net = $(LIB_GAISLER)/net/_primary.dat
GAISLER__mul32__rtl = $(LIB_GAISLER)/mul32/rtl.dat
GAISLER__mul32 = $(LIB_GAISLER)/mul32/_primary.dat
GAISLER__mmutw__rtl = $(LIB_GAISLER)/mmutw/rtl.dat
GAISLER__mmutw = $(LIB_GAISLER)/mmutw/_primary.dat
GAISLER__mmutlbcam__rtl = $(LIB_GAISLER)/mmutlbcam/rtl.dat
GAISLER__mmutlbcam = $(LIB_GAISLER)/mmutlbcam/_primary.dat
GAISLER__mmutlb__rtl = $(LIB_GAISLER)/mmutlb/rtl.dat
GAISLER__mmutlb = $(LIB_GAISLER)/mmutlb/_primary.dat
GAISLER__mmulrue__rtl = $(LIB_GAISLER)/mmulrue/rtl.dat
GAISLER__mmulrue = $(LIB_GAISLER)/mmulrue/_primary.dat
GAISLER__mmulru__rtl = $(LIB_GAISLER)/mmulru/rtl.dat
GAISLER__mmulru = $(LIB_GAISLER)/mmulru/_primary.dat
GAISLER__mmuiface = $(LIB_GAISLER)/mmuiface/_primary.dat
GAISLER__mmuconfig = $(LIB_GAISLER)/mmuconfig/_primary.dat
GAISLER__mmu_icache__rtl = $(LIB_GAISLER)/mmu_icache/rtl.dat
GAISLER__mmu_icache = $(LIB_GAISLER)/mmu_icache/_primary.dat
GAISLER__mmu_dcache__rtl = $(LIB_GAISLER)/mmu_dcache/rtl.dat
GAISLER__mmu_dcache = $(LIB_GAISLER)/mmu_dcache/_primary.dat
GAISLER__mmu_cache__rtl = $(LIB_GAISLER)/mmu_cache/rtl.dat
GAISLER__mmu_cache = $(LIB_GAISLER)/mmu_cache/_primary.dat
GAISLER__mmu_acache__rtl = $(LIB_GAISLER)/mmu_acache/rtl.dat
GAISLER__mmu_acache = $(LIB_GAISLER)/mmu_acache/_primary.dat
GAISLER__mmu__rtl = $(LIB_GAISLER)/mmu/rtl.dat
GAISLER__mmu = $(LIB_GAISLER)/mmu/_primary.dat
GAISLER__misc__body = $(LIB_GAISLER)/misc/body.dat
GAISLER__misc = $(LIB_GAISLER)/misc/_primary.dat
GAISLER__mig_interface_model = $(LIB_GAISLER)/mig_interface_model/_primary.dat
GAISLER__memctrl = $(LIB_GAISLER)/memctrl/_primary.dat
GAISLER__lpddr2phy_wrap_cbd_wo_pads__rtl = $(LIB_GAISLER)/lpddr2phy_wrap_cbd_wo_pads/rtl.dat
GAISLER__lpddr2phy_wrap_cbd_wo_pads = $(LIB_GAISLER)/lpddr2phy_wrap_cbd_wo_pads/_primary.dat
GAISLER__logan__rtl = $(LIB_GAISLER)/logan/rtl.dat
GAISLER__logan = $(LIB_GAISLER)/logan/_primary.dat
GAISLER__libmmu__body = $(LIB_GAISLER)/libmmu/body.dat
GAISLER__libmmu = $(LIB_GAISLER)/libmmu/_primary.dat
GAISLER__libleon3 = $(LIB_GAISLER)/libleon3/_primary.dat
GAISLER__libjtagcom = $(LIB_GAISLER)/libjtagcom/_primary.dat
GAISLER__libiu = $(LIB_GAISLER)/libiu/_primary.dat
GAISLER__libfpu = $(LIB_GAISLER)/libfpu/_primary.dat
GAISLER__libdcom__body = $(LIB_GAISLER)/libdcom/body.dat
GAISLER__libdcom = $(LIB_GAISLER)/libdcom/_primary.dat
GAISLER__libcache__body = $(LIB_GAISLER)/libcache/body.dat
GAISLER__libcache = $(LIB_GAISLER)/libcache/_primary.dat
GAISLER__leon3x__rtl = $(LIB_GAISLER)/leon3x/rtl.dat
GAISLER__leon3x = $(LIB_GAISLER)/leon3x/_primary.dat
GAISLER__leon3sh__rtl = $(LIB_GAISLER)/leon3sh/rtl.dat
GAISLER__leon3sh = $(LIB_GAISLER)/leon3sh/_primary.dat
GAISLER__leon3s__rtl = $(LIB_GAISLER)/leon3s/rtl.dat
GAISLER__leon3s = $(LIB_GAISLER)/leon3s/_primary.dat
GAISLER__leon3cg__rtl = $(LIB_GAISLER)/leon3cg/rtl.dat
GAISLER__leon3cg = $(LIB_GAISLER)/leon3cg/_primary.dat
GAISLER__leon3 = $(LIB_GAISLER)/leon3/_primary.dat
GAISLER__l2cache__body = $(LIB_GAISLER)/l2cache/body.dat
GAISLER__l2cache = $(LIB_GAISLER)/l2cache/_primary.dat
GAISLER__jtagtst__body = $(LIB_GAISLER)/jtagtst/body.dat
GAISLER__jtagtst = $(LIB_GAISLER)/jtagtst/_primary.dat
GAISLER__jtagcom2__rtl = $(LIB_GAISLER)/jtagcom2/rtl.dat
GAISLER__jtagcom2 = $(LIB_GAISLER)/jtagcom2/_primary.dat
GAISLER__jtagcom__rtl = $(LIB_GAISLER)/jtagcom/rtl.dat
GAISLER__jtagcom = $(LIB_GAISLER)/jtagcom/_primary.dat
GAISLER__jtag = $(LIB_GAISLER)/jtag/_primary.dat
GAISLER__iu3__rtl = $(LIB_GAISLER)/iu3/rtl.dat
GAISLER__iu3 = $(LIB_GAISLER)/iu3/_primary.dat
GAISLER__irqmp__rtl = $(LIB_GAISLER)/irqmp/rtl.dat
GAISLER__irqmp = $(LIB_GAISLER)/irqmp/_primary.dat
GAISLER__i2cslv__rtl = $(LIB_GAISLER)/i2cslv/rtl.dat
GAISLER__i2cslv = $(LIB_GAISLER)/i2cslv/_primary.dat
GAISLER__i2cmst_gen__rtl = $(LIB_GAISLER)/i2cmst_gen/rtl.dat
GAISLER__i2cmst_gen = $(LIB_GAISLER)/i2cmst_gen/_primary.dat
GAISLER__i2cmst__rtl = $(LIB_GAISLER)/i2cmst/rtl.dat
GAISLER__i2cmst = $(LIB_GAISLER)/i2cmst/_primary.dat
GAISLER__i2c_slave_model = $(LIB_GAISLER)/i2c_slave_model/_primary.dat
GAISLER__i2c2ahbx__rtl = $(LIB_GAISLER)/i2c2ahbx/rtl.dat
GAISLER__i2c2ahbx = $(LIB_GAISLER)/i2c2ahbx/_primary.dat
GAISLER__i2c2ahb_gen__rtl = $(LIB_GAISLER)/i2c2ahb_gen/rtl.dat
GAISLER__i2c2ahb_gen = $(LIB_GAISLER)/i2c2ahb_gen/_primary.dat
GAISLER__i2c2ahb_apb_gen__rtl = $(LIB_GAISLER)/i2c2ahb_apb_gen/rtl.dat
GAISLER__i2c2ahb_apb_gen = $(LIB_GAISLER)/i2c2ahb_apb_gen/_primary.dat
GAISLER__i2c2ahb_apb__rtl = $(LIB_GAISLER)/i2c2ahb_apb/rtl.dat
GAISLER__i2c2ahb_apb = $(LIB_GAISLER)/i2c2ahb_apb/_primary.dat
GAISLER__i2c2ahb__rtl = $(LIB_GAISLER)/i2c2ahb/rtl.dat
GAISLER__i2c2ahb = $(LIB_GAISLER)/i2c2ahb/_primary.dat
GAISLER__i2c = $(LIB_GAISLER)/i2c/_primary.dat
GAISLER__grsysmon__rtl = $(LIB_GAISLER)/grsysmon/rtl.dat
GAISLER__grsysmon = $(LIB_GAISLER)/grsysmon/_primary.dat
GAISLER__grlfpwx__rtl = $(LIB_GAISLER)/grlfpwx/rtl.dat
GAISLER__grlfpwx = $(LIB_GAISLER)/grlfpwx/_primary.dat
GAISLER__grgpreg__rtl = $(LIB_GAISLER)/grgpreg/rtl.dat
GAISLER__grgpreg = $(LIB_GAISLER)/grgpreg/_primary.dat
GAISLER__grgprbank__rtl = $(LIB_GAISLER)/grgprbank/rtl.dat
GAISLER__grgprbank = $(LIB_GAISLER)/grgprbank/_primary.dat
GAISLER__grgpio__rtl = $(LIB_GAISLER)/grgpio/rtl.dat
GAISLER__grgpio = $(LIB_GAISLER)/grgpio/_primary.dat
GAISLER__grfpwxsh__rtl = $(LIB_GAISLER)/grfpwxsh/rtl.dat
GAISLER__grfpwxsh = $(LIB_GAISLER)/grfpwxsh/_primary.dat
GAISLER__grfpwx__rtl = $(LIB_GAISLER)/grfpwx/rtl.dat
GAISLER__grfpwx = $(LIB_GAISLER)/grfpwx/_primary.dat
GAISLER__grfpushwx__rtl = $(LIB_GAISLER)/grfpushwx/rtl.dat
GAISLER__grfpushwx = $(LIB_GAISLER)/grfpushwx/_primary.dat
GAISLER__grethm__rtl = $(LIB_GAISLER)/grethm/rtl.dat
GAISLER__grethm = $(LIB_GAISLER)/grethm/_primary.dat
GAISLER__greth_mb__rtl = $(LIB_GAISLER)/greth_mb/rtl.dat
GAISLER__greth_mb = $(LIB_GAISLER)/greth_mb/_primary.dat
GAISLER__greth_gbit_mb__rtl = $(LIB_GAISLER)/greth_gbit_mb/rtl.dat
GAISLER__greth_gbit_mb = $(LIB_GAISLER)/greth_gbit_mb/_primary.dat
GAISLER__greth_gbit__rtl = $(LIB_GAISLER)/greth_gbit/rtl.dat
GAISLER__greth_gbit = $(LIB_GAISLER)/greth_gbit/_primary.dat
GAISLER__greth__rtl = $(LIB_GAISLER)/greth/rtl.dat
GAISLER__greth = $(LIB_GAISLER)/greth/_primary.dat
GAISLER__gracectrl__rtl = $(LIB_GAISLER)/gracectrl/rtl.dat
GAISLER__gracectrl = $(LIB_GAISLER)/gracectrl/_primary.dat
GAISLER__gptimer__rtl = $(LIB_GAISLER)/gptimer/rtl.dat
GAISLER__gptimer = $(LIB_GAISLER)/gptimer/_primary.dat
GAISLER__ethernet_mac = $(LIB_GAISLER)/ethernet_mac/_primary.dat
GAISLER__dsu3x__rtl = $(LIB_GAISLER)/dsu3x/rtl.dat
GAISLER__dsu3x = $(LIB_GAISLER)/dsu3x/_primary.dat
GAISLER__dsu3_mb__rtl = $(LIB_GAISLER)/dsu3_mb/rtl.dat
GAISLER__dsu3_mb = $(LIB_GAISLER)/dsu3_mb/_primary.dat
GAISLER__dsu3__rtl = $(LIB_GAISLER)/dsu3/rtl.dat
GAISLER__dsu3 = $(LIB_GAISLER)/dsu3/_primary.dat
GAISLER__dmactrl__rtl = $(LIB_GAISLER)/dmactrl/rtl.dat
GAISLER__dmactrl = $(LIB_GAISLER)/dmactrl/_primary.dat
GAISLER__div32__rtl = $(LIB_GAISLER)/div32/rtl.dat
GAISLER__div32 = $(LIB_GAISLER)/div32/_primary.dat
GAISLER__delay_wire__rtl = $(LIB_GAISLER)/delay_wire/rtl.dat
GAISLER__delay_wire = $(LIB_GAISLER)/delay_wire/_primary.dat
GAISLER__ddrspa__rtl = $(LIB_GAISLER)/ddrspa/rtl.dat
GAISLER__ddrspa = $(LIB_GAISLER)/ddrspa/_primary.dat
GAISLER__ddrram__sim = $(LIB_GAISLER)/ddrram/sim.dat
GAISLER__ddrram = $(LIB_GAISLER)/ddrram/_primary.dat
GAISLER__ddrpkg = $(LIB_GAISLER)/ddrpkg/_primary.dat
GAISLER__ddrphy_wrap_cbd_wo_pads__rtl = $(LIB_GAISLER)/ddrphy_wrap_cbd_wo_pads/rtl.dat
GAISLER__ddrphy_wrap_cbd_wo_pads = $(LIB_GAISLER)/ddrphy_wrap_cbd_wo_pads/_primary.dat
GAISLER__ddrphy_wrap_cbd__rtl = $(LIB_GAISLER)/ddrphy_wrap_cbd/rtl.dat
GAISLER__ddrphy_wrap_cbd = $(LIB_GAISLER)/ddrphy_wrap_cbd/_primary.dat
GAISLER__ddrphy_wrap__rtl = $(LIB_GAISLER)/ddrphy_wrap/rtl.dat
GAISLER__ddrphy_wrap = $(LIB_GAISLER)/ddrphy_wrap/_primary.dat
GAISLER__ddrintpkg__body = $(LIB_GAISLER)/ddrintpkg/body.dat
GAISLER__ddrintpkg = $(LIB_GAISLER)/ddrintpkg/_primary.dat
GAISLER__ddr3ram__sim = $(LIB_GAISLER)/ddr3ram/sim.dat
GAISLER__ddr3ram = $(LIB_GAISLER)/ddr3ram/_primary.dat
GAISLER__ddr2spax_ddr__rtl = $(LIB_GAISLER)/ddr2spax_ddr/rtl.dat
GAISLER__ddr2spax_ddr = $(LIB_GAISLER)/ddr2spax_ddr/_primary.dat
GAISLER__ddr2spax_ahb__rtl = $(LIB_GAISLER)/ddr2spax_ahb/rtl.dat
GAISLER__ddr2spax_ahb = $(LIB_GAISLER)/ddr2spax_ahb/_primary.dat
GAISLER__ddr2spax__rtl = $(LIB_GAISLER)/ddr2spax/rtl.dat
GAISLER__ddr2spax = $(LIB_GAISLER)/ddr2spax/_primary.dat
GAISLER__ddr2spa__rtl = $(LIB_GAISLER)/ddr2spa/rtl.dat
GAISLER__ddr2spa = $(LIB_GAISLER)/ddr2spa/_primary.dat
GAISLER__ddr2ram__sim = $(LIB_GAISLER)/ddr2ram/sim.dat
GAISLER__ddr2ram = $(LIB_GAISLER)/ddr2ram/_primary.dat
GAISLER__ddr2phy_wrap_cbd_wo_pads__rtl = $(LIB_GAISLER)/ddr2phy_wrap_cbd_wo_pads/rtl.dat
GAISLER__ddr2phy_wrap_cbd_wo_pads = $(LIB_GAISLER)/ddr2phy_wrap_cbd_wo_pads/_primary.dat
GAISLER__ddr2phy_wrap_cbd__rtl = $(LIB_GAISLER)/ddr2phy_wrap_cbd/rtl.dat
GAISLER__ddr2phy_wrap_cbd = $(LIB_GAISLER)/ddr2phy_wrap_cbd/_primary.dat
GAISLER__ddr2phy_wrap__rtl = $(LIB_GAISLER)/ddr2phy_wrap/rtl.dat
GAISLER__ddr2phy_wrap = $(LIB_GAISLER)/ddr2phy_wrap/_primary.dat
GAISLER__ddr2buf__rtl = $(LIB_GAISLER)/ddr2buf/rtl.dat
GAISLER__ddr2buf = $(LIB_GAISLER)/ddr2buf/_primary.dat
GAISLER__ddr1spax_ddr__rtl = $(LIB_GAISLER)/ddr1spax_ddr/rtl.dat
GAISLER__ddr1spax_ddr = $(LIB_GAISLER)/ddr1spax_ddr/_primary.dat
GAISLER__ddr1spax__rtl = $(LIB_GAISLER)/ddr1spax/rtl.dat
GAISLER__ddr1spax = $(LIB_GAISLER)/ddr1spax/_primary.dat
GAISLER__dcom_uart__rtl = $(LIB_GAISLER)/dcom_uart/rtl.dat
GAISLER__dcom_uart = $(LIB_GAISLER)/dcom_uart/_primary.dat
GAISLER__dcom__struct = $(LIB_GAISLER)/dcom/struct.dat
GAISLER__dcom = $(LIB_GAISLER)/dcom/_primary.dat
GAISLER__charrom_package = $(LIB_GAISLER)/charrom_package/_primary.dat
GAISLER__charrom__rtl = $(LIB_GAISLER)/charrom/rtl.dat
GAISLER__charrom = $(LIB_GAISLER)/charrom/_primary.dat
GAISLER__cachemem__rtl = $(LIB_GAISLER)/cachemem/rtl.dat
GAISLER__cachemem = $(LIB_GAISLER)/cachemem/_primary.dat
GAISLER__bscanregsbd__rtl = $(LIB_GAISLER)/bscanregsbd/rtl.dat
GAISLER__bscanregsbd = $(LIB_GAISLER)/bscanregsbd/_primary.dat
GAISLER__bscanregs__hier = $(LIB_GAISLER)/bscanregs/hier.dat
GAISLER__bscanregs = $(LIB_GAISLER)/bscanregs/_primary.dat
GAISLER__asist_mmu__rtl = $(LIB_GAISLER)/asist_mmu/rtl.dat
GAISLER__asist_mmu = $(LIB_GAISLER)/asist_mmu/_primary.dat
GAISLER__arith__body = $(LIB_GAISLER)/arith/body.dat
GAISLER__arith = $(LIB_GAISLER)/arith/_primary.dat
GAISLER__apbvga__rtl = $(LIB_GAISLER)/apbvga/rtl.dat
GAISLER__apbvga = $(LIB_GAISLER)/apbvga/_primary.dat
GAISLER__apbuart__rtl = $(LIB_GAISLER)/apbuart/rtl.dat
GAISLER__apbuart = $(LIB_GAISLER)/apbuart/_primary.dat
GAISLER__apbps2__rtl = $(LIB_GAISLER)/apbps2/rtl.dat
GAISLER__apbps2 = $(LIB_GAISLER)/apbps2/_primary.dat
GAISLER__ahbuart__struct = $(LIB_GAISLER)/ahbuart/struct.dat
GAISLER__ahbuart = $(LIB_GAISLER)/ahbuart/_primary.dat
GAISLER__ahbtrace_mmb__rtl = $(LIB_GAISLER)/ahbtrace_mmb/rtl.dat
GAISLER__ahbtrace_mmb = $(LIB_GAISLER)/ahbtrace_mmb/_primary.dat
GAISLER__ahbtrace_mb__rtl = $(LIB_GAISLER)/ahbtrace_mb/rtl.dat
GAISLER__ahbtrace_mb = $(LIB_GAISLER)/ahbtrace_mb/_primary.dat
GAISLER__ahbtrace__rtl = $(LIB_GAISLER)/ahbtrace/rtl.dat
GAISLER__ahbtrace = $(LIB_GAISLER)/ahbtrace/_primary.dat
GAISLER__ahbstat__rtl = $(LIB_GAISLER)/ahbstat/rtl.dat
GAISLER__ahbstat = $(LIB_GAISLER)/ahbstat/_primary.dat
GAISLER__ahbrep__rtl = $(LIB_GAISLER)/ahbrep/rtl.dat
GAISLER__ahbrep = $(LIB_GAISLER)/ahbrep/_primary.dat
GAISLER__ahbram__rtl = $(LIB_GAISLER)/ahbram/rtl.dat
GAISLER__ahbram = $(LIB_GAISLER)/ahbram/_primary.dat
GAISLER__ahbjtag_bsd__struct = $(LIB_GAISLER)/ahbjtag_bsd/struct.dat
GAISLER__ahbjtag_bsd = $(LIB_GAISLER)/ahbjtag_bsd/_primary.dat
GAISLER__ahbjtag__struct = $(LIB_GAISLER)/ahbjtag/struct.dat
GAISLER__ahbjtag = $(LIB_GAISLER)/ahbjtag/_primary.dat
GAISLER__ahbdpram__rtl = $(LIB_GAISLER)/ahbdpram/rtl.dat
GAISLER__ahbdpram = $(LIB_GAISLER)/ahbdpram/_primary.dat
GAISLER__ahb_mst_iface__rtl = $(LIB_GAISLER)/ahb_mst_iface/rtl.dat
GAISLER__ahb_mst_iface = $(LIB_GAISLER)/ahb_mst_iface/_primary.dat
GAISLER__ahb2mig_series7_pkg__body = $(LIB_GAISLER)/ahb2mig_series7_pkg/body.dat
GAISLER__ahb2mig_series7_pkg = $(LIB_GAISLER)/ahb2mig_series7_pkg/_primary.dat
GAISLER__ahb2mig_series7__rtl = $(LIB_GAISLER)/ahb2mig_series7/rtl.dat
GAISLER__ahb2mig_series7 = $(LIB_GAISLER)/ahb2mig_series7/_primary.dat
GAISLER__ahb2avl_async_be__rtl = $(LIB_GAISLER)/ahb2avl_async_be/rtl.dat
GAISLER__ahb2avl_async_be = $(LIB_GAISLER)/ahb2avl_async_be/_primary.dat
GAISLER__ahb2avl_async__struct = $(LIB_GAISLER)/ahb2avl_async/struct.dat
GAISLER__ahb2avl_async = $(LIB_GAISLER)/ahb2avl_async/_primary.dat
GAISLER__aes_sbox = $(LIB_GAISLER)/aes_sbox/_primary.dat
GAISLER__aes_rcon = $(LIB_GAISLER)/aes_rcon/_primary.dat
GAISLER__aes_key_expand_128 = $(LIB_GAISLER)/aes_key_expand_128/_primary.dat
GAISLER__aes_inv_sbox = $(LIB_GAISLER)/aes_inv_sbox/_primary.dat
GAISLER__aes_inv_cipher_top = $(LIB_GAISLER)/aes_inv_cipher_top/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(GAISLER__uart) \
    $(GAISLER__tbufmem__rtl) \
    $(GAISLER__tbufmem) \
    $(GAISLER__svgactrl__rtl) \
    $(GAISLER__svgactrl) \
    $(GAISLER__srctrl__rtl) \
    $(GAISLER__srctrl) \
    $(GAISLER__sram16__sim) \
    $(GAISLER__sram16) \
    $(GAISLER__sram__sim) \
    $(GAISLER__sram) \
    $(GAISLER__spimctrl__rtl) \
    $(GAISLER__spimctrl) \
    $(GAISLER__spictrlx__rtl) \
    $(GAISLER__spictrlx) \
    $(GAISLER__spictrl__rtl) \
    $(GAISLER__spictrl) \
    $(GAISLER__spi_flash__sim) \
    $(GAISLER__spi_flash) \
    $(GAISLER__spi2ahbx__rtl) \
    $(GAISLER__spi2ahbx) \
    $(GAISLER__spi2ahb_apb__rtl) \
    $(GAISLER__spi2ahb_apb) \
    $(GAISLER__spi2ahb__rtl) \
    $(GAISLER__spi2ahb) \
    $(GAISLER__spi) \
    $(GAISLER__sim__body) \
    $(GAISLER__sim) \
    $(GAISLER__sdmctrl__rtl) \
    $(GAISLER__sdmctrl) \
    $(GAISLER__sdctrl64__rtl) \
    $(GAISLER__sdctrl64) \
    $(GAISLER__sdctrl__rtl) \
    $(GAISLER__sdctrl) \
    $(GAISLER__rstgen__rtl) \
    $(GAISLER__rstgen) \
    $(GAISLER__rgmii__rtl) \
    $(GAISLER__rgmii) \
    $(GAISLER__regfile_3p_l3__rtl) \
    $(GAISLER__regfile_3p_l3) \
    $(GAISLER__pwm_check__sim) \
    $(GAISLER__pwm_check) \
    $(GAISLER__pt_pkg__body) \
    $(GAISLER__pt_pkg) \
    $(GAISLER__pt_pci_target__tb) \
    $(GAISLER__pt_pci_target) \
    $(GAISLER__pt_pci_master__behav) \
    $(GAISLER__pt_pci_master) \
    $(GAISLER__pt_pci_arb__tb) \
    $(GAISLER__pt_pci_arb) \
    $(GAISLER__proc3__rtl) \
    $(GAISLER__proc3) \
    $(GAISLER__phy__behavioral) \
    $(GAISLER__phy) \
    $(GAISLER__pcitrace__rtl) \
    $(GAISLER__pcitrace) \
    $(GAISLER__pcipads__rtl) \
    $(GAISLER__pcipads) \
    $(GAISLER__pcilib) \
    $(GAISLER__pcidma__rtl) \
    $(GAISLER__pcidma) \
    $(GAISLER__pciahbmst__rtl) \
    $(GAISLER__pciahbmst) \
    $(GAISLER__pci_target__rtl) \
    $(GAISLER__pci_target) \
    $(GAISLER__pci_mtf__rtl) \
    $(GAISLER__pci_mtf) \
    $(GAISLER__pci_mt__rtl) \
    $(GAISLER__pci_mt) \
    $(GAISLER__pci) \
    $(GAISLER__net) \
    $(GAISLER__mul32__rtl) \
    $(GAISLER__mul32) \
    $(GAISLER__mmutw__rtl) \
    $(GAISLER__mmutw) \
    $(GAISLER__mmutlbcam__rtl) \
    $(GAISLER__mmutlbcam) \
    $(GAISLER__mmutlb__rtl) \
    $(GAISLER__mmutlb) \
    $(GAISLER__mmulrue__rtl) \
    $(GAISLER__mmulrue) \
    $(GAISLER__mmulru__rtl) \
    $(GAISLER__mmulru) \
    $(GAISLER__mmuiface) \
    $(GAISLER__mmuconfig) \
    $(GAISLER__mmu_icache__rtl) \
    $(GAISLER__mmu_icache) \
    $(GAISLER__mmu_dcache__rtl) \
    $(GAISLER__mmu_dcache) \
    $(GAISLER__mmu_cache__rtl) \
    $(GAISLER__mmu_cache) \
    $(GAISLER__mmu_acache__rtl) \
    $(GAISLER__mmu_acache) \
    $(GAISLER__mmu__rtl) \
    $(GAISLER__mmu) \
    $(GAISLER__misc__body) \
    $(GAISLER__misc) \
    $(GAISLER__mig_interface_model) \
    $(GAISLER__memctrl) \
    $(GAISLER__lpddr2phy_wrap_cbd_wo_pads__rtl) \
    $(GAISLER__lpddr2phy_wrap_cbd_wo_pads) \
    $(GAISLER__logan__rtl) \
    $(GAISLER__logan) \
    $(GAISLER__libmmu__body) \
    $(GAISLER__libmmu) \
    $(GAISLER__libleon3) \
    $(GAISLER__libjtagcom) \
    $(GAISLER__libiu) \
    $(GAISLER__libfpu) \
    $(GAISLER__libdcom__body) \
    $(GAISLER__libdcom) \
    $(GAISLER__libcache__body) \
    $(GAISLER__libcache) \
    $(GAISLER__leon3x__rtl) \
    $(GAISLER__leon3x) \
    $(GAISLER__leon3sh__rtl) \
    $(GAISLER__leon3sh) \
    $(GAISLER__leon3s__rtl) \
    $(GAISLER__leon3s) \
    $(GAISLER__leon3cg__rtl) \
    $(GAISLER__leon3cg) \
    $(GAISLER__leon3) \
    $(GAISLER__l2cache__body) \
    $(GAISLER__l2cache) \
    $(GAISLER__jtagtst__body) \
    $(GAISLER__jtagtst) \
    $(GAISLER__jtagcom2__rtl) \
    $(GAISLER__jtagcom2) \
    $(GAISLER__jtagcom__rtl) \
    $(GAISLER__jtagcom) \
    $(GAISLER__jtag) \
    $(GAISLER__iu3__rtl) \
    $(GAISLER__iu3) \
    $(GAISLER__irqmp__rtl) \
    $(GAISLER__irqmp) \
    $(GAISLER__i2cslv__rtl) \
    $(GAISLER__i2cslv) \
    $(GAISLER__i2cmst_gen__rtl) \
    $(GAISLER__i2cmst_gen) \
    $(GAISLER__i2cmst__rtl) \
    $(GAISLER__i2cmst) \
    $(GAISLER__i2c_slave_model) \
    $(GAISLER__i2c2ahbx__rtl) \
    $(GAISLER__i2c2ahbx) \
    $(GAISLER__i2c2ahb_gen__rtl) \
    $(GAISLER__i2c2ahb_gen) \
    $(GAISLER__i2c2ahb_apb_gen__rtl) \
    $(GAISLER__i2c2ahb_apb_gen) \
    $(GAISLER__i2c2ahb_apb__rtl) \
    $(GAISLER__i2c2ahb_apb) \
    $(GAISLER__i2c2ahb__rtl) \
    $(GAISLER__i2c2ahb) \
    $(GAISLER__i2c) \
    $(GAISLER__grsysmon__rtl) \
    $(GAISLER__grsysmon) \
    $(GAISLER__grlfpwx__rtl) \
    $(GAISLER__grlfpwx) \
    $(GAISLER__grgpreg__rtl) \
    $(GAISLER__grgpreg) \
    $(GAISLER__grgprbank__rtl) \
    $(GAISLER__grgprbank) \
    $(GAISLER__grgpio__rtl) \
    $(GAISLER__grgpio) \
    $(GAISLER__grfpwxsh__rtl) \
    $(GAISLER__grfpwxsh) \
    $(GAISLER__grfpwx__rtl) \
    $(GAISLER__grfpwx) \
    $(GAISLER__grfpushwx__rtl) \
    $(GAISLER__grfpushwx) \
    $(GAISLER__grethm__rtl) \
    $(GAISLER__grethm) \
    $(GAISLER__greth_mb__rtl) \
    $(GAISLER__greth_mb) \
    $(GAISLER__greth_gbit_mb__rtl) \
    $(GAISLER__greth_gbit_mb) \
    $(GAISLER__greth_gbit__rtl) \
    $(GAISLER__greth_gbit) \
    $(GAISLER__greth__rtl) \
    $(GAISLER__greth) \
    $(GAISLER__gracectrl__rtl) \
    $(GAISLER__gracectrl) \
    $(GAISLER__gptimer__rtl) \
    $(GAISLER__gptimer) \
    $(GAISLER__ethernet_mac) \
    $(GAISLER__dsu3x__rtl) \
    $(GAISLER__dsu3x) \
    $(GAISLER__dsu3_mb__rtl) \
    $(GAISLER__dsu3_mb) \
    $(GAISLER__dsu3__rtl) \
    $(GAISLER__dsu3) \
    $(GAISLER__dmactrl__rtl) \
    $(GAISLER__dmactrl) \
    $(GAISLER__div32__rtl) \
    $(GAISLER__div32) \
    $(GAISLER__delay_wire__rtl) \
    $(GAISLER__delay_wire) \
    $(GAISLER__ddrspa__rtl) \
    $(GAISLER__ddrspa) \
    $(GAISLER__ddrram__sim) \
    $(GAISLER__ddrram) \
    $(GAISLER__ddrpkg) \
    $(GAISLER__ddrphy_wrap_cbd_wo_pads__rtl) \
    $(GAISLER__ddrphy_wrap_cbd_wo_pads) \
    $(GAISLER__ddrphy_wrap_cbd__rtl) \
    $(GAISLER__ddrphy_wrap_cbd) \
    $(GAISLER__ddrphy_wrap__rtl) \
    $(GAISLER__ddrphy_wrap) \
    $(GAISLER__ddrintpkg__body) \
    $(GAISLER__ddrintpkg) \
    $(GAISLER__ddr3ram__sim) \
    $(GAISLER__ddr3ram) \
    $(GAISLER__ddr2spax_ddr__rtl) \
    $(GAISLER__ddr2spax_ddr) \
    $(GAISLER__ddr2spax_ahb__rtl) \
    $(GAISLER__ddr2spax_ahb) \
    $(GAISLER__ddr2spax__rtl) \
    $(GAISLER__ddr2spax) \
    $(GAISLER__ddr2spa__rtl) \
    $(GAISLER__ddr2spa) \
    $(GAISLER__ddr2ram__sim) \
    $(GAISLER__ddr2ram) \
    $(GAISLER__ddr2phy_wrap_cbd_wo_pads__rtl) \
    $(GAISLER__ddr2phy_wrap_cbd_wo_pads) \
    $(GAISLER__ddr2phy_wrap_cbd__rtl) \
    $(GAISLER__ddr2phy_wrap_cbd) \
    $(GAISLER__ddr2phy_wrap__rtl) \
    $(GAISLER__ddr2phy_wrap) \
    $(GAISLER__ddr2buf__rtl) \
    $(GAISLER__ddr2buf) \
    $(GAISLER__ddr1spax_ddr__rtl) \
    $(GAISLER__ddr1spax_ddr) \
    $(GAISLER__ddr1spax__rtl) \
    $(GAISLER__ddr1spax) \
    $(GAISLER__dcom_uart__rtl) \
    $(GAISLER__dcom_uart) \
    $(GAISLER__dcom__struct) \
    $(GAISLER__dcom) \
    $(GAISLER__charrom_package) \
    $(GAISLER__charrom__rtl) \
    $(GAISLER__charrom) \
    $(GAISLER__cachemem__rtl) \
    $(GAISLER__cachemem) \
    $(GAISLER__bscanregsbd__rtl) \
    $(GAISLER__bscanregsbd) \
    $(GAISLER__bscanregs__hier) \
    $(GAISLER__bscanregs) \
    $(GAISLER__asist_mmu__rtl) \
    $(GAISLER__asist_mmu) \
    $(GAISLER__arith__body) \
    $(GAISLER__arith) \
    $(GAISLER__apbvga__rtl) \
    $(GAISLER__apbvga) \
    $(GAISLER__apbuart__rtl) \
    $(GAISLER__apbuart) \
    $(GAISLER__apbps2__rtl) \
    $(GAISLER__apbps2) \
    $(GAISLER__ahbuart__struct) \
    $(GAISLER__ahbuart) \
    $(GAISLER__ahbtrace_mmb__rtl) \
    $(GAISLER__ahbtrace_mmb) \
    $(GAISLER__ahbtrace_mb__rtl) \
    $(GAISLER__ahbtrace_mb) \
    $(GAISLER__ahbtrace__rtl) \
    $(GAISLER__ahbtrace) \
    $(GAISLER__ahbstat__rtl) \
    $(GAISLER__ahbstat) \
    $(GAISLER__ahbrep__rtl) \
    $(GAISLER__ahbrep) \
    $(GAISLER__ahbram__rtl) \
    $(GAISLER__ahbram) \
    $(GAISLER__ahbjtag_bsd__struct) \
    $(GAISLER__ahbjtag_bsd) \
    $(GAISLER__ahbjtag__struct) \
    $(GAISLER__ahbjtag) \
    $(GAISLER__ahbdpram__rtl) \
    $(GAISLER__ahbdpram) \
    $(GAISLER__ahb_mst_iface__rtl) \
    $(GAISLER__ahb_mst_iface) \
    $(GAISLER__ahb2mig_series7_pkg__body) \
    $(GAISLER__ahb2mig_series7_pkg) \
    $(GAISLER__ahb2mig_series7__rtl) \
    $(GAISLER__ahb2mig_series7) \
    $(GAISLER__ahb2avl_async_be__rtl) \
    $(GAISLER__ahb2avl_async_be) \
    $(GAISLER__ahb2avl_async__struct) \
    $(GAISLER__ahb2avl_async) \
    $(GAISLER__aes_sbox) \
    $(GAISLER__aes_rcon) \
    $(GAISLER__aes_key_expand_128) \
    $(GAISLER__aes_inv_sbox) \
    $(GAISLER__aes_inv_cipher_top)

$(GAISLER__aes_inv_cipher_top) \
$(GAISLER__aes_inv_sbox) \
$(GAISLER__aes_key_expand_128) \
$(GAISLER__aes_rcon) \
$(GAISLER__aes_sbox) : ../../lib/gaisler/leon3v3/aes_sbox.v ../../lib/gaisler/leon3v3/aes_rcon.v \
		 ../../lib/gaisler/leon3v3/aes_key_expand_128.v \
		 ../../lib/gaisler/leon3v3/aes_inv_sbox.v ../../lib/gaisler/leon3v3/aes_inv_cipher_top.v
	$(VLOG) -quiet -work gaisler +incdir+../../lib/gaisler/leon3v3 \
		 ../../lib/gaisler/leon3v3/aes_sbox.v ../../lib/gaisler/leon3v3/aes_rcon.v \
		 ../../lib/gaisler/leon3v3/aes_key_expand_128.v \
		 ../../lib/gaisler/leon3v3/aes_inv_sbox.v ../../lib/gaisler/leon3v3/aes_inv_cipher_top.v

$(GAISLER__ahb2avl_async) \
$(GAISLER__ahb2avl_async__struct) : ../../lib/gaisler/ddr/ahb2avl_async.vhd \
		$(GAISLER__ddrintpkg) \
		$(TECHMAP__gencomp) \
		$(GAISLER__ddrpkg) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ahb2avl_async.vhd

$(GAISLER__ahb2avl_async_be) \
$(GAISLER__ahb2avl_async_be__rtl) : ../../lib/gaisler/ddr/ahb2avl_async_be.vhd \
		$(GAISLER__ddrintpkg) \
		$(GRLIB__devices) \
		$(TECHMAP__gencomp) \
		$(GAISLER__ddrpkg) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ahb2avl_async_be.vhd

$(GAISLER__ahb2mig_series7) \
$(GAISLER__ahb2mig_series7__rtl) : ../../lib/gaisler/ddr/ahb2mig_series7.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__amba) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(GAISLER__ahb2mig_series7_pkg) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ahb2mig_series7.vhd

$(GAISLER__ahb2mig_series7_pkg) \
$(GAISLER__ahb2mig_series7_pkg__body) : ../../lib/gaisler/ddr/ahb2mig_series7_pkg.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__amba) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ahb2mig_series7_pkg.vhd

$(GAISLER__ahb_mst_iface) \
$(GAISLER__ahb_mst_iface__rtl) : ../../lib/gaisler/misc/ahb_mst_iface.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahb_mst_iface.vhd

$(GAISLER__ahbdpram) \
$(GAISLER__ahbdpram__rtl) : ../../lib/gaisler/misc/ahbdpram.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahbdpram.vhd

$(GAISLER__ahbjtag) \
$(GAISLER__ahbjtag__struct) : ../../lib/gaisler/jtag/ahbjtag.vhd \
		$(GAISLER__jtag) \
		$(GAISLER__libjtagcom) \
		$(GAISLER__misc) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/ahbjtag.vhd

$(GAISLER__ahbjtag_bsd) \
$(GAISLER__ahbjtag_bsd__struct) : ../../lib/gaisler/jtag/ahbjtag_bsd.vhd \
		$(GAISLER__jtag) \
		$(GAISLER__libjtagcom) \
		$(GAISLER__misc) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/ahbjtag_bsd.vhd

$(GAISLER__ahbram) \
$(GAISLER__ahbram__rtl) : ../../lib/gaisler/misc/ahbram.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahbram.vhd

$(GAISLER__ahbrep) \
$(GAISLER__ahbrep__rtl) : ../../lib/gaisler/sim/ahbrep.vhd \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GAISLER__sim) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/ahbrep.vhd

$(GAISLER__ahbstat) \
$(GAISLER__ahbstat__rtl) : ../../lib/gaisler/misc/ahbstat.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahbstat.vhd

$(GAISLER__ahbtrace) \
$(GAISLER__ahbtrace__rtl) : ../../lib/gaisler/misc/ahbtrace.vhd \
		$(GAISLER__misc) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahbtrace.vhd

$(GAISLER__ahbtrace_mb) \
$(GAISLER__ahbtrace_mb__rtl) : ../../lib/gaisler/misc/ahbtrace_mb.vhd \
		$(GAISLER__misc) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahbtrace_mb.vhd

$(GAISLER__ahbtrace_mmb) \
$(GAISLER__ahbtrace_mmb__rtl) : ../../lib/gaisler/misc/ahbtrace_mmb.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahbtrace_mmb.vhd

$(GAISLER__ahbuart) \
$(GAISLER__ahbuart__struct) : ../../lib/gaisler/uart/ahbuart.vhd \
		$(GAISLER__libdcom) \
		$(GAISLER__uart) \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/uart/ahbuart.vhd

$(GAISLER__apbps2) \
$(GAISLER__apbps2__rtl) : ../../lib/gaisler/misc/apbps2.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/apbps2.vhd

$(GAISLER__apbuart) \
$(GAISLER__apbuart__rtl) : ../../lib/gaisler/uart/apbuart.vhd \
		$(GAISLER__uart) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/uart/apbuart.vhd

$(GAISLER__apbvga) \
$(GAISLER__apbvga__rtl) : ../../lib/gaisler/misc/apbvga.vhd \
		$(GAISLER__charrom_package) \
		$(GAISLER__misc) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/apbvga.vhd

$(GAISLER__arith) \
$(GAISLER__arith__body) : ../../lib/gaisler/arith/arith.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/arith/arith.vhd

$(GAISLER__asist_mmu) \
$(GAISLER__asist_mmu__rtl) : ../../lib/gaisler/leon3v3/asist_mmu.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GAISLER__libiu) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3v3/asist_mmu.vhd

$(GAISLER__bscanregs) \
$(GAISLER__bscanregs__hier) : ../../lib/gaisler/jtag/bscanregs.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/bscanregs.vhd

$(GAISLER__bscanregsbd) \
$(GAISLER__bscanregsbd__rtl) : ../../lib/gaisler/jtag/bscanregsbd.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/bscanregsbd.vhd

$(GAISLER__cachemem) \
$(GAISLER__cachemem__rtl) : ../../lib/gaisler/leon3v3/cachemem.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__leon3) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(GAISLER__libiu) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3v3/cachemem.vhd

$(GAISLER__charrom) \
$(GAISLER__charrom__rtl) : ../../lib/gaisler/misc/charrom.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/charrom.vhd

$(GAISLER__charrom_package) : ../../lib/gaisler/misc/charrom_package.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/charrom_package.vhd

$(GAISLER__dcom) \
$(GAISLER__dcom__struct) : ../../lib/gaisler/uart/dcom.vhd \
		$(GAISLER__uart) \
		$(GAISLER__libdcom) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/uart/dcom.vhd

$(GAISLER__dcom_uart) \
$(GAISLER__dcom_uart__rtl) : ../../lib/gaisler/uart/dcom_uart.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GAISLER__uart) \
		$(GAISLER__libdcom) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/uart/dcom_uart.vhd

$(GAISLER__ddr1spax) \
$(GAISLER__ddr1spax__rtl) : ../../lib/gaisler/ddr/ddr1spax.vhd \
		$(GAISLER__ddrintpkg) \
		$(TECHMAP__gencomp) \
		$(GAISLER__ddrpkg) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddr1spax.vhd

$(GAISLER__ddr1spax_ddr) \
$(GAISLER__ddr1spax_ddr__rtl) : ../../lib/gaisler/ddr/ddr1spax_ddr.vhd \
		$(GAISLER__ddrintpkg) \
		$(TECHMAP__gencomp) \
		$(GAISLER__ddrpkg) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddr1spax_ddr.vhd

$(GAISLER__ddr2buf) \
$(GAISLER__ddr2buf__rtl) : ../../lib/gaisler/ddr/ddr2buf.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddr2buf.vhd

$(GAISLER__ddr2ram) \
$(GAISLER__ddr2ram__sim) : ../../lib/gaisler/sim/ddr2ram.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__stdio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/ddr2ram.vhd

$(GAISLER__ddr2spa) \
$(GAISLER__ddr2spa__rtl) : ../../lib/gaisler/ddr/ddr2spa.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__ddrpkg) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddr2spa.vhd

$(GAISLER__ddr2spax) \
$(GAISLER__ddr2spax__rtl) : ../../lib/gaisler/ddr/ddr2spax.vhd \
		$(GAISLER__ddrintpkg) \
		$(TECHMAP__gencomp) \
		$(GAISLER__ddrpkg) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddr2spax.vhd

$(GAISLER__ddr2spax_ahb) \
$(GAISLER__ddr2spax_ahb__rtl) : ../../lib/gaisler/ddr/ddr2spax_ahb.vhd \
		$(GAISLER__ddrintpkg) \
		$(TECHMAP__gencomp) \
		$(GAISLER__ddrpkg) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddr2spax_ahb.vhd

$(GAISLER__ddr2spax_ddr) \
$(GAISLER__ddr2spax_ddr__rtl) : ../../lib/gaisler/ddr/ddr2spax_ddr.vhd \
		$(GAISLER__ddrintpkg) \
		$(TECHMAP__gencomp) \
		$(GAISLER__ddrpkg) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddr2spax_ddr.vhd

$(GAISLER__ddr3ram) \
$(GAISLER__ddr3ram__sim) : ../../lib/gaisler/sim/ddr3ram.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__stdio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/ddr3ram.vhd

$(GAISLER__ddrintpkg) \
$(GAISLER__ddrintpkg__body) : ../../lib/gaisler/ddr/ddrintpkg.vhd \
		$(GAISLER__ddrpkg) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__amba) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddrintpkg.vhd

$(GAISLER__ddrpkg) : ../../lib/gaisler/ddr/ddrpkg.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__amba) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddrpkg.vhd

$(GAISLER__ddrram) \
$(GAISLER__ddrram__sim) : ../../lib/gaisler/sim/ddrram.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__stdio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/ddrram.vhd

$(GAISLER__ddrspa) \
$(GAISLER__ddrspa__rtl) : ../../lib/gaisler/ddr/ddrspa.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__ddrpkg) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddrspa.vhd

$(GAISLER__delay_wire) \
$(GAISLER__delay_wire__rtl) : ../../lib/gaisler/sim/delay_wire.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/delay_wire.vhd

$(GAISLER__div32) \
$(GAISLER__div32__rtl) : ../../lib/gaisler/arith/div32.vhd \
		$(GAISLER__arith) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/arith/div32.vhd

$(GAISLER__dmactrl) \
$(GAISLER__dmactrl__rtl) : ../../lib/gaisler/pci/grpci1/dmactrl.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__pci) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/pci/grpci1/dmactrl.vhd

$(GAISLER__dsu3) \
$(GAISLER__dsu3__rtl) : ../../lib/gaisler/leon3v3/dsu3.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__leon3) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3v3/dsu3.vhd

$(GAISLER__dsu3_mb) \
$(GAISLER__dsu3_mb__rtl) : ../../lib/gaisler/leon3v3/dsu3_mb.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__leon3) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3v3/dsu3_mb.vhd

$(GAISLER__dsu3x) \
$(GAISLER__dsu3x__rtl) : ../../lib/gaisler/leon3v3/dsu3x.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__leon3) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3v3/dsu3x.vhd

$(GAISLER__ethernet_mac) : ../../lib/gaisler/greth/ethernet_mac.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__net) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/greth/ethernet_mac.vhd

$(GAISLER__gptimer) \
$(GAISLER__gptimer__rtl) : ../../lib/gaisler/misc/gptimer.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/gptimer.vhd

$(GAISLER__gracectrl) \
$(GAISLER__gracectrl__rtl) : ../../lib/gaisler/misc/gracectrl.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/gracectrl.vhd

$(GAISLER__greth) \
$(GAISLER__greth__rtl) : ../../lib/gaisler/greth/greth.vhd \
		$(ETH__ethcomp) \
		$(GAISLER__ethernet_mac) \
		$(GAISLER__net) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/greth/greth.vhd

$(GAISLER__greth_gbit) \
$(GAISLER__greth_gbit__rtl) : ../../lib/gaisler/greth/greth_gbit.vhd \
		$(ETH__ethcomp) \
		$(GAISLER__ethernet_mac) \
		$(GAISLER__net) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/greth/greth_gbit.vhd

$(GAISLER__greth_gbit_mb) \
$(GAISLER__greth_gbit_mb__rtl) : ../../lib/gaisler/greth/greth_gbit_mb.vhd \
		$(ETH__ethcomp) \
		$(GAISLER__ethernet_mac) \
		$(GAISLER__net) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/greth/greth_gbit_mb.vhd

$(GAISLER__greth_mb) \
$(GAISLER__greth_mb__rtl) : ../../lib/gaisler/greth/greth_mb.vhd \
		$(ETH__ethcomp) \
		$(GAISLER__ethernet_mac) \
		$(GAISLER__net) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/greth/greth_mb.vhd

$(GAISLER__grethm) \
$(GAISLER__grethm__rtl) : ../../lib/gaisler/greth/grethm.vhd \
		$(GAISLER__net) \
		$(TECHMAP__gencomp) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/greth/grethm.vhd

$(GAISLER__grfpushwx) \
$(GAISLER__grfpushwx__rtl) : ../../lib/gaisler/leon3/grfpushwx.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GAISLER__leon3) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/grfpushwx.vhd

$(GAISLER__grfpwx) \
$(GAISLER__grfpwx__rtl) : ../../lib/gaisler/leon3v3/grfpwx.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GAISLER__libiu) \
		$(GAISLER__libleon3) \
		$(GAISLER__leon3) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__netcomp) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3v3/grfpwx.vhd

$(GAISLER__grfpwxsh) \
$(GAISLER__grfpwxsh__rtl) : ../../lib/gaisler/leon3v3/grfpwxsh.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GAISLER__libiu) \
		$(GAISLER__libleon3) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__leon3) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3v3/grfpwxsh.vhd

$(GAISLER__grgpio) \
$(GAISLER__grgpio__rtl) : ../../lib/gaisler/misc/grgpio.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/grgpio.vhd

$(GAISLER__grgprbank) \
$(GAISLER__grgprbank__rtl) : ../../lib/gaisler/misc/grgprbank.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/grgprbank.vhd

$(GAISLER__grgpreg) \
$(GAISLER__grgpreg__rtl) : ../../lib/gaisler/misc/grgpreg.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/grgpreg.vhd

$(GAISLER__grlfpwx) \
$(GAISLER__grlfpwx__rtl) : ../../lib/gaisler/leon3v3/grlfpwx.vhd \
		$(TECHMAP__netcomp) \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GAISLER__libiu) \
		$(GAISLER__libleon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GAISLER__leon3) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3v3/grlfpwx.vhd

$(GAISLER__grsysmon) \
$(GAISLER__grsysmon__rtl) : ../../lib/gaisler/misc/grsysmon.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/grsysmon.vhd

$(GAISLER__i2c) : ../../lib/gaisler/i2c/i2c.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/i2c/i2c.vhd

$(GAISLER__i2c2ahb) \
$(GAISLER__i2c2ahb__rtl) : ../../lib/gaisler/i2c/i2c2ahb.vhd \
		$(GAISLER__i2c) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/i2c/i2c2ahb.vhd

$(GAISLER__i2c2ahb_apb) \
$(GAISLER__i2c2ahb_apb__rtl) : ../../lib/gaisler/i2c/i2c2ahb_apb.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__i2c) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/i2c/i2c2ahb_apb.vhd

$(GAISLER__i2c2ahb_apb_gen) \
$(GAISLER__i2c2ahb_apb_gen__rtl) : ../../lib/gaisler/i2c/i2c2ahb_apb_gen.vhd \
		$(GAISLER__i2c) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/i2c/i2c2ahb_apb_gen.vhd

$(GAISLER__i2c2ahb_gen) \
$(GAISLER__i2c2ahb_gen__rtl) : ../../lib/gaisler/i2c/i2c2ahb_gen.vhd \
		$(GAISLER__i2c) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/i2c/i2c2ahb_gen.vhd

$(GAISLER__i2c2ahbx) \
$(GAISLER__i2c2ahbx__rtl) : ../../lib/gaisler/i2c/i2c2ahbx.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__i2c) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/i2c/i2c2ahbx.vhd

$(GAISLER__i2cmst) \
$(GAISLER__i2cmst__rtl) : ../../lib/gaisler/i2c/i2cmst.vhd \
		$(OPENCORES__i2coc) \
		$(GAISLER__i2c) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/i2c/i2cmst.vhd

$(GAISLER__i2cmst_gen) \
$(GAISLER__i2cmst_gen__rtl) : ../../lib/gaisler/i2c/i2cmst_gen.vhd \
		$(GAISLER__i2c) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/i2c/i2cmst_gen.vhd

$(GAISLER__i2cslv) \
$(GAISLER__i2cslv__rtl) : ../../lib/gaisler/i2c/i2cslv.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__i2c) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/i2c/i2cslv.vhd

$(GAISLER__irqmp) \
$(GAISLER__irqmp__rtl) : ../../lib/gaisler/irqmp/irqmp.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__leon3) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/irqmp/irqmp.vhd

$(GAISLER__iu3) \
$(GAISLER__iu3__rtl) : ../../lib/gaisler/leon3v3/iu3.vhd \
		$(GRLIB__stdio) \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(GRLIB__sparc_disas) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GAISLER__libiu) \
		$(GRLIB__amba) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__sparc) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3v3/iu3.vhd

$(GAISLER__jtag) : ../../lib/gaisler/jtag/jtag.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/jtag.vhd

$(GAISLER__jtagcom) \
$(GAISLER__jtagcom__rtl) : ../../lib/gaisler/jtag/jtagcom.vhd \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(GAISLER__libjtagcom) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/jtagcom.vhd

$(GAISLER__jtagcom2) \
$(GAISLER__jtagcom2__rtl) : ../../lib/gaisler/jtag/jtagcom2.vhd \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(GAISLER__libjtagcom) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/jtagcom2.vhd

$(GAISLER__jtagtst) \
$(GAISLER__jtagtst__body) : ../../lib/gaisler/jtag/jtagtst.vhd \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/jtagtst.vhd

$(GAISLER__l2cache) \
$(GAISLER__l2cache__body) : ../../lib/gaisler/l2cache/v2-pkg/l2cache.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/l2cache/v2-pkg/l2cache.vhd

$(GAISLER__leon3) : ../../lib/gaisler/leon3/leon3.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/leon3.vhd

$(GAISLER__leon3cg) \
$(GAISLER__leon3cg__rtl) : ../../lib/gaisler/leon3v3/leon3cg.vhd \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3v3/leon3cg.vhd

$(GAISLER__leon3s) \
$(GAISLER__leon3s__rtl) : ../../lib/gaisler/leon3v3/leon3s.vhd \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3v3/leon3s.vhd

$(GAISLER__leon3sh) \
$(GAISLER__leon3sh__rtl) : ../../lib/gaisler/leon3v3/leon3sh.vhd \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3v3/leon3sh.vhd

$(GAISLER__leon3x) \
$(GAISLER__leon3x__rtl) : ../../lib/gaisler/leon3v3/leon3x.vhd \
		$(GAISLER__libleon3) \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GAISLER__libiu) \
		$(GAISLER__leon3) \
		$(TECHMAP__netcomp) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3v3/leon3x.vhd

$(GAISLER__libcache) \
$(GAISLER__libcache__body) : ../../lib/gaisler/leon3v3/libcache.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GAISLER__leon3) \
		$(GAISLER__libiu) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3v3/libcache.vhd

$(GAISLER__libdcom) \
$(GAISLER__libdcom__body) : ../../lib/gaisler/uart/libdcom.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(GAISLER__uart) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/uart/libdcom.vhd

$(GAISLER__libfpu) : ../../lib/gaisler/leon3v3/libfpu.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__leon3) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3v3/libfpu.vhd

$(GAISLER__libiu) : ../../lib/gaisler/leon3v3/libiu.vhd \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__leon3) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3v3/libiu.vhd

$(GAISLER__libjtagcom) : ../../lib/gaisler/jtag/libjtagcom.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/libjtagcom.vhd

$(GAISLER__libleon3) : ../../lib/gaisler/leon3v3/libleon3.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GAISLER__libiu) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3v3/libleon3.vhd

$(GAISLER__libmmu) \
$(GAISLER__libmmu__body) : ../../lib/gaisler/srmmu/libmmu.vhd \
		$(GRLIB__amba) \
		$(GAISLER__mmuiface) \
		$(GAISLER__mmuconfig) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/srmmu/libmmu.vhd

$(GAISLER__logan) \
$(GAISLER__logan__rtl) : ../../lib/gaisler/misc/logan.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/logan.vhd

$(GAISLER__ddr2phy_wrap) \
$(GAISLER__ddr2phy_wrap__rtl) \
$(GAISLER__ddr2phy_wrap_cbd) \
$(GAISLER__ddr2phy_wrap_cbd__rtl) \
$(GAISLER__ddr2phy_wrap_cbd_wo_pads) \
$(GAISLER__ddr2phy_wrap_cbd_wo_pads__rtl) \
$(GAISLER__ddrphy_wrap) \
$(GAISLER__ddrphy_wrap__rtl) \
$(GAISLER__ddrphy_wrap_cbd) \
$(GAISLER__ddrphy_wrap_cbd__rtl) \
$(GAISLER__ddrphy_wrap_cbd_wo_pads) \
$(GAISLER__ddrphy_wrap_cbd_wo_pads__rtl) \
$(GAISLER__lpddr2phy_wrap_cbd_wo_pads) \
$(GAISLER__lpddr2phy_wrap_cbd_wo_pads__rtl) : ../../lib/gaisler/ddr/ddrphy_wrap.vhd \
		$(GRLIB__devices) \
		$(GRLIB__amba) \
		$(GAISLER__ddrpkg) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddrphy_wrap.vhd

$(GAISLER__memctrl) : ../../lib/gaisler/memctrl/memctrl.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/memctrl/memctrl.vhd

$(GAISLER__i2c_slave_model) \
$(GAISLER__mig_interface_model) : ../../lib/gaisler/ddr/mig_interface_model.v \
		 ../../lib/gaisler/i2c/i2c_slave_model.v
	$(VLOG) -quiet -work gaisler ../../lib/gaisler/ddr/mig_interface_model.v \
		 ../../lib/gaisler/i2c/i2c_slave_model.v

$(GAISLER__misc) \
$(GAISLER__misc__body) : ../../lib/gaisler/misc/misc.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/misc.vhd

$(GAISLER__mmu) \
$(GAISLER__mmu__rtl) : ../../lib/gaisler/srmmu/mmu.vhd \
		$(GAISLER__libmmu) \
		$(GRLIB__amba) \
		$(GAISLER__mmuiface) \
		$(GAISLER__mmuconfig) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/srmmu/mmu.vhd

$(GAISLER__mmu_acache) \
$(GAISLER__mmu_acache__rtl) : ../../lib/gaisler/leon3v3/mmu_acache.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GAISLER__libiu) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3v3/mmu_acache.vhd

$(GAISLER__mmu_cache) \
$(GAISLER__mmu_cache__rtl) : ../../lib/gaisler/leon3v3/mmu_cache.vhd \
		$(GAISLER__libmmu) \
		$(GAISLER__libleon3) \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GAISLER__leon3) \
		$(GAISLER__libiu) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3v3/mmu_cache.vhd

$(GAISLER__mmu_dcache) \
$(GAISLER__mmu_dcache__rtl) : ../../lib/gaisler/leon3v3/mmu_dcache.vhd \
		$(GAISLER__libmmu) \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GAISLER__leon3) \
		$(GAISLER__libiu) \
		$(GRLIB__sparc) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3v3/mmu_dcache.vhd

$(GAISLER__mmu_icache) \
$(GAISLER__mmu_icache__rtl) : ../../lib/gaisler/leon3v3/mmu_icache.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GAISLER__libiu) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3v3/mmu_icache.vhd

$(GAISLER__mmuconfig) : ../../lib/gaisler/srmmu/mmuconfig.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/srmmu/mmuconfig.vhd

$(GAISLER__mmuiface) : ../../lib/gaisler/srmmu/mmuiface.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__mmuconfig) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/srmmu/mmuiface.vhd

$(GAISLER__mmulru) \
$(GAISLER__mmulru__rtl) : ../../lib/gaisler/srmmu/mmulru.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__mmuiface) \
		$(GAISLER__mmuconfig) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/srmmu/mmulru.vhd

$(GAISLER__mmulrue) \
$(GAISLER__mmulrue__rtl) : ../../lib/gaisler/srmmu/mmulrue.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__mmuiface) \
		$(GAISLER__mmuconfig) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/srmmu/mmulrue.vhd

$(GAISLER__mmutlb) \
$(GAISLER__mmutlb__rtl) : ../../lib/gaisler/srmmu/mmutlb.vhd \
		$(GAISLER__libmmu) \
		$(GAISLER__mmuiface) \
		$(GAISLER__mmuconfig) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/srmmu/mmutlb.vhd

$(GAISLER__mmutlbcam) \
$(GAISLER__mmutlbcam__rtl) : ../../lib/gaisler/srmmu/mmutlbcam.vhd \
		$(GAISLER__libmmu) \
		$(TECHMAP__gencomp) \
		$(GAISLER__mmuiface) \
		$(GAISLER__mmuconfig) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/srmmu/mmutlbcam.vhd

$(GAISLER__mmutw) \
$(GAISLER__mmutw__rtl) : ../../lib/gaisler/srmmu/mmutw.vhd \
		$(GAISLER__libmmu) \
		$(TECHMAP__gencomp) \
		$(GAISLER__mmuiface) \
		$(GAISLER__mmuconfig) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/srmmu/mmutw.vhd

$(GAISLER__mul32) \
$(GAISLER__mul32__rtl) : ../../lib/gaisler/arith/mul32.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__arith) \
		$(GRLIB__multlib) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/arith/mul32.vhd

$(GAISLER__net) : ../../lib/gaisler/net/net.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/net/net.vhd

$(GAISLER__pci) : ../../lib/gaisler/pci/pci.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/pci/pci.vhd

$(GAISLER__pci_mt) \
$(GAISLER__pci_mt__rtl) : ../../lib/gaisler/pci/grpci1/pci_mt.vhd \
		$(GAISLER__pcilib) \
		$(TECHMAP__gencomp) \
		$(GAISLER__pci) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/pci/grpci1/pci_mt.vhd

$(GAISLER__pci_mtf) \
$(GAISLER__pci_mtf__rtl) : ../../lib/gaisler/pci/grpci1/pci_mtf.vhd \
		$(GAISLER__pcilib) \
		$(GAISLER__pci) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/pci/grpci1/pci_mtf.vhd

$(GAISLER__pci_target) \
$(GAISLER__pci_target__rtl) : ../../lib/gaisler/pci/grpci1/pci_target.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__pci) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/pci/grpci1/pci_target.vhd

$(GAISLER__pciahbmst) \
$(GAISLER__pciahbmst__rtl) : ../../lib/gaisler/pci/grpci1/pciahbmst.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__pci) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/pci/grpci1/pciahbmst.vhd

$(GAISLER__pcidma) \
$(GAISLER__pcidma__rtl) : ../../lib/gaisler/pci/grpci1/pcidma.vhd \
		$(GAISLER__pcilib) \
		$(GAISLER__pci) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/pci/grpci1/pcidma.vhd

$(GAISLER__pcilib) : ../../lib/gaisler/pci/grpci1/pcilib.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/pci/grpci1/pcilib.vhd

$(GAISLER__pcipads) \
$(GAISLER__pcipads__rtl) : ../../lib/gaisler/pci/pcipads.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__pci) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/pci/pcipads.vhd

$(GAISLER__pcitrace) \
$(GAISLER__pcitrace__rtl) : ../../lib/gaisler/pci/pcitrace/pcitrace.vhd \
		$(GAISLER__pci) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/pci/pcitrace/pcitrace.vhd

$(GAISLER__phy) \
$(GAISLER__phy__behavioral) : ../../lib/gaisler/sim/phy.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/phy.vhd

$(GAISLER__proc3) \
$(GAISLER__proc3__rtl) : ../../lib/gaisler/leon3v3/proc3.vhd \
		$(GAISLER__libleon3) \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GAISLER__libiu) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3v3/proc3.vhd

$(GAISLER__pt_pci_arb) \
$(GAISLER__pt_pci_arb__tb) : ../../lib/gaisler/pci/ptf/pt_pci_arb.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GAISLER__pt_pkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/pci/ptf/pt_pci_arb.vhd

$(GAISLER__pt_pci_master) \
$(GAISLER__pt_pci_master__behav) : ../../lib/gaisler/pci/ptf/pt_pci_master.vhd \
		$(GRLIB__stdio) \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GAISLER__pt_pkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/pci/ptf/pt_pci_master.vhd

$(GAISLER__pt_pci_target) \
$(GAISLER__pt_pci_target__tb) : ../../lib/gaisler/pci/ptf/pt_pci_target.vhd \
		$(GAISLER__pt_pkg) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/pci/ptf/pt_pci_target.vhd

$(GAISLER__pt_pkg) \
$(GAISLER__pt_pkg__body) : ../../lib/gaisler/pci/ptf/pt_pkg.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/pci/ptf/pt_pkg.vhd

$(GAISLER__pwm_check) \
$(GAISLER__pwm_check__sim) : ../../lib/gaisler/sim/pwm_check.vhd \
		$(GAISLER__sim) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__devices) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/pwm_check.vhd

$(GAISLER__regfile_3p_l3) \
$(GAISLER__regfile_3p_l3__rtl) : ../../lib/gaisler/leon3v3/regfile_3p_l3.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3v3/regfile_3p_l3.vhd

$(GAISLER__rgmii) \
$(GAISLER__rgmii__rtl) : ../../lib/gaisler/greth/rgmii.vhd \
		$(ETH__grethpkg) \
		$(TECHMAP__allclkgen) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GAISLER__net) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/greth/rgmii.vhd

$(GAISLER__rstgen) \
$(GAISLER__rstgen__rtl) : ../../lib/gaisler/misc/rstgen.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/rstgen.vhd

$(GAISLER__sdctrl) \
$(GAISLER__sdctrl__rtl) : ../../lib/gaisler/memctrl/sdctrl.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/memctrl/sdctrl.vhd

$(GAISLER__sdctrl64) \
$(GAISLER__sdctrl64__rtl) : ../../lib/gaisler/memctrl/sdctrl64.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/memctrl/sdctrl64.vhd

$(GAISLER__sdmctrl) \
$(GAISLER__sdmctrl__rtl) : ../../lib/gaisler/memctrl/sdmctrl.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/memctrl/sdmctrl.vhd

$(GAISLER__sim) \
$(GAISLER__sim__body) : ../../lib/gaisler/sim/sim.vhd \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/sim.vhd

$(GAISLER__spi) : ../../lib/gaisler/spi/spi.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/spi/spi.vhd

$(GAISLER__spi2ahb) \
$(GAISLER__spi2ahb__rtl) : ../../lib/gaisler/spi/spi2ahb.vhd \
		$(GAISLER__spi) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/spi/spi2ahb.vhd

$(GAISLER__spi2ahb_apb) \
$(GAISLER__spi2ahb_apb__rtl) : ../../lib/gaisler/spi/spi2ahb_apb.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__spi) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/spi/spi2ahb_apb.vhd

$(GAISLER__spi2ahbx) \
$(GAISLER__spi2ahbx__rtl) : ../../lib/gaisler/spi/spi2ahbx.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__spi) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/spi/spi2ahbx.vhd

$(GAISLER__spi_flash) \
$(GAISLER__spi_flash__sim) : ../../lib/gaisler/spi/spi_flash.vhd \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/spi/spi_flash.vhd

$(GAISLER__spictrl) \
$(GAISLER__spictrl__rtl) : ../../lib/gaisler/spi/spictrl.vhd \
		$(GAISLER__spi) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__amba) \
		$(TECHMAP__netcomp) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(IEEE__numeric_std)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/spi/spictrl.vhd

$(GAISLER__spictrlx) \
$(GAISLER__spictrlx__rtl) : ../../lib/gaisler/spi/spictrlx.vhd \
		$(GRLIB__amba) \
		$(GAISLER__spi) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(IEEE__numeric_std)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/spi/spictrlx.vhd

$(GAISLER__spimctrl) \
$(GAISLER__spimctrl__rtl) : ../../lib/gaisler/spi/spimctrl.vhd \
		$(GAISLER__spi) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/spi/spimctrl.vhd

$(GAISLER__sram) \
$(GAISLER__sram__sim) : ../../lib/gaisler/sim/sram.vhd \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/sram.vhd

$(GAISLER__sram16) \
$(GAISLER__sram16__sim) : ../../lib/gaisler/sim/sram16.vhd \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GAISLER__sim) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/sram16.vhd

$(GAISLER__srctrl) \
$(GAISLER__srctrl__rtl) : ../../lib/gaisler/memctrl/srctrl.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/memctrl/srctrl.vhd

$(GAISLER__svgactrl) \
$(GAISLER__svgactrl__rtl) : ../../lib/gaisler/misc/svgactrl.vhd \
		$(GAISLER__misc) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/svgactrl.vhd

$(GAISLER__tbufmem) \
$(GAISLER__tbufmem__rtl) : ../../lib/gaisler/leon3v3/tbufmem.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__leon3) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3v3/tbufmem.vhd

$(GAISLER__uart) : ../../lib/gaisler/uart/uart.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/uart/uart.vhd

# Generated by vmake version 2.2

# Define path to each library
LIB_GAISLER = modelsim/gaisler
LIB_WORK = modelsim/esa
LIB_STD = /cygdrive/c/modeltech64_10.1c/win64/../std
LIB_IEEE = /cygdrive/c/modeltech64_10.1c/win64/../ieee
LIB_GRLIB = modelsim/grlib
LIB_TECHMAP = modelsim/techmap
LIB_ESA = modelsim/esa

# Define path to each design unit
GAISLER__memctrl = $(LIB_GAISLER)/memctrl/_primary.dat
GRLIB__devices = $(LIB_GRLIB)/devices/_primary.dat
TECHMAP__netcomp = $(LIB_TECHMAP)/netcomp/_primary.dat
GRLIB__amba = $(LIB_GRLIB)/amba/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
GRLIB__config_types = $(LIB_GRLIB)/config_types/_primary.dat
GRLIB__config = $(LIB_GRLIB)/config/_primary.dat
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
TECHMAP__gencomp = $(LIB_TECHMAP)/gencomp/_primary.dat
ESA__pcicomp = $(LIB_ESA)/pcicomp/_primary.dat
ESA__pciarb__rtl = $(LIB_ESA)/pciarb/rtl.dat
ESA__pciarb = $(LIB_ESA)/pciarb/_primary.dat
ESA__pci_arb_pkg = $(LIB_ESA)/pci_arb_pkg/_primary.dat
ESA__pci_arb__rtl = $(LIB_ESA)/pci_arb/rtl.dat
ESA__pci_arb = $(LIB_ESA)/pci_arb/_primary.dat
ESA__memoryctrl = $(LIB_ESA)/memoryctrl/_primary.dat
ESA__mctrl__rtl = $(LIB_ESA)/mctrl/rtl.dat
ESA__mctrl = $(LIB_ESA)/mctrl/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(ESA__pcicomp) \
    $(ESA__pciarb__rtl) \
    $(ESA__pciarb) \
    $(ESA__pci_arb_pkg) \
    $(ESA__pci_arb__rtl) \
    $(ESA__pci_arb) \
    $(ESA__memoryctrl) \
    $(ESA__mctrl__rtl) \
    $(ESA__mctrl)

$(ESA__mctrl) \
$(ESA__mctrl__rtl) : ../../lib/esa/memoryctrl/mctrl.vhd \
		$(ESA__memoryctrl) \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work esa ../../lib/esa/memoryctrl/mctrl.vhd

$(ESA__memoryctrl) : ../../lib/esa/memoryctrl/memoryctrl.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work esa ../../lib/esa/memoryctrl/memoryctrl.vhd

$(ESA__pci_arb) \
$(ESA__pci_arb__rtl) : ../../lib/esa/pci/pci_arb.vhd \
		$(ESA__pci_arb_pkg) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work esa ../../lib/esa/pci/pci_arb.vhd

$(ESA__pci_arb_pkg) : ../../lib/esa/pci/pci_arb_pkg.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work esa ../../lib/esa/pci/pci_arb_pkg.vhd

$(ESA__pciarb) \
$(ESA__pciarb__rtl) : ../../lib/esa/pci/pciarb.vhd \
		$(ESA__pci_arb_pkg) \
		$(TECHMAP__netcomp) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work esa ../../lib/esa/pci/pciarb.vhd

$(ESA__pcicomp) : ../../lib/esa/pci/pcicomp.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(GRLIB__amba)
	$(VCOM) -quiet -93 -work esa ../../lib/esa/pci/pcicomp.vhd

# Generated by vmake version 2.2

# Define path to each library
LIB_GRLIB = modelsim/grlib
LIB_STD = /cygdrive/c/modeltech64_10.1c/win64/../std
LIB_IEEE = /cygdrive/c/modeltech64_10.1c/win64/../ieee
LIB_WORK = modelsim/cypress
LIB_CYPRESS = modelsim/cypress

# Define path to each design unit
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
GRLIB__stdio = $(LIB_GRLIB)/stdio/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
CYPRESS__package_utility__body = $(LIB_CYPRESS)/package_utility/body.dat
CYPRESS__package_utility = $(LIB_CYPRESS)/package_utility/_primary.dat
CYPRESS__cy7c1380d__cy7c1380d_arch = $(LIB_CYPRESS)/cy7c1380d/cy7c1380d_arch.dat
CYPRESS__cy7c1380d = $(LIB_CYPRESS)/cy7c1380d/_primary.dat
CYPRESS__cy7c1354__behave = $(LIB_CYPRESS)/cy7c1354/behave.dat
CYPRESS__cy7c1354 = $(LIB_CYPRESS)/cy7c1354/_primary.dat
CYPRESS__components = $(LIB_CYPRESS)/components/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(CYPRESS__package_utility__body) \
    $(CYPRESS__package_utility) \
    $(CYPRESS__cy7c1380d__cy7c1380d_arch) \
    $(CYPRESS__cy7c1380d) \
    $(CYPRESS__cy7c1354__behave) \
    $(CYPRESS__cy7c1354) \
    $(CYPRESS__components)

$(CYPRESS__components) : ../../lib/cypress/ssram/components.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work cypress ../../lib/cypress/ssram/components.vhd

$(CYPRESS__cy7c1354) \
$(CYPRESS__cy7c1354__behave) : ../../lib/cypress/ssram/cy7c1354b.vhd \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(CYPRESS__package_utility) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work cypress ../../lib/cypress/ssram/cy7c1354b.vhd

$(CYPRESS__cy7c1380d) \
$(CYPRESS__cy7c1380d__cy7c1380d_arch) : ../../lib/cypress/ssram/cy7c1380d.vhd \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(CYPRESS__package_utility) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work cypress ../../lib/cypress/ssram/cy7c1380d.vhd

$(CYPRESS__package_utility) \
$(CYPRESS__package_utility__body) : ../../lib/cypress/ssram/package_utility.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work cypress ../../lib/cypress/ssram/package_utility.vhd

# Generated by vmake version 2.2

# Define path to each library
LIB_GRLIB = modelsim/grlib
LIB_IEEE = /cygdrive/c/modeltech64_10.1c/win64/../ieee
LIB_STD = /cygdrive/c/modeltech64_10.1c/win64/../std
LIB_WORK = modelsim/micron
LIB_MICRON = modelsim/micron

# Define path to each design unit
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
GRLIB__stdio = $(LIB_GRLIB)/stdio/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
MICRON__mti_pkg__body = $(LIB_MICRON)/mti_pkg/body.dat
MICRON__mti_pkg = $(LIB_MICRON)/mti_pkg/_primary.dat
MICRON__mt48lc16m16a2__behave = $(LIB_MICRON)/mt48lc16m16a2/behave.dat
MICRON__mt48lc16m16a2 = $(LIB_MICRON)/mt48lc16m16a2/_primary.dat
MICRON__mobile_sdr = $(LIB_MICRON)/mobile_sdr/_primary.dat
MICRON__components = $(LIB_MICRON)/components/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(MICRON__mti_pkg__body) \
    $(MICRON__mti_pkg) \
    $(MICRON__mt48lc16m16a2__behave) \
    $(MICRON__mt48lc16m16a2) \
    $(MICRON__mobile_sdr) \
    $(MICRON__components)

$(MICRON__components) : ../../lib/micron/sdram/components.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work micron ../../lib/micron/sdram/components.vhd

$(MICRON__mobile_sdr) : ../../lib/micron/sdram/mobile_sdr.v
	$(VLOG) -quiet -work micron ../../lib/micron/sdram/mobile_sdr.v

$(MICRON__mt48lc16m16a2) \
$(MICRON__mt48lc16m16a2__behave) \
$(MICRON__mti_pkg) \
$(MICRON__mti_pkg__body) : ../../lib/micron/sdram/mt48lc16m16a2.vhd \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work micron ../../lib/micron/sdram/mt48lc16m16a2.vhd

# Generated by vmake version 2.2

# Define path to each library
LIB_STD = /cygdrive/c/modeltech64_10.1c/win64/../std
LIB_GRLIB = modelsim/grlib
LIB_MICRON = modelsim/micron
LIB_CYPRESS = modelsim/cypress
LIB_TECHMAP = modelsim/techmap
LIB_GAISLER = modelsim/gaisler
LIB_ESA = modelsim/esa
LIB_IEEE = /cygdrive/c/modeltech64_10.1c/win64/../ieee
LIB_UNISIM = /cygdrive/c/Xilinx/14.4/ISE_DS/ISE/vhdl/mti_se/10.1c/nt64/unisim
LIB_WORK = modelsim/work

# Define path to each design unit
GRLIB__sparc = $(LIB_GRLIB)/sparc/_primary.dat
GRLIB__sparc_disas = $(LIB_GRLIB)/sparc_disas/_primary.dat
GRLIB__testlib = $(LIB_GRLIB)/testlib/_primary.dat
IEEE__math_real = $(LIB_IEEE)/math_real/_primary.dat
UNISIM__oddr = $(LIB_UNISIM)/oddr/_primary.dat
UNISIM__bufg = $(LIB_UNISIM)/bufg/_primary.dat
UNISIM__dcm = $(LIB_UNISIM)/dcm/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
GAISLER__libdcom = $(LIB_GAISLER)/libdcom/_primary.dat
GRLIB__amba = $(LIB_GRLIB)/amba/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
GRLIB__config_types = $(LIB_GRLIB)/config_types/_primary.dat
GRLIB__config = $(LIB_GRLIB)/config/_primary.dat
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
GAISLER__uart = $(LIB_GAISLER)/uart/_primary.dat
GAISLER__misc = $(LIB_GAISLER)/misc/_primary.dat
GRLIB__devices = $(LIB_GRLIB)/devices/_primary.dat
TECHMAP__gencomp = $(LIB_TECHMAP)/gencomp/_primary.dat
GAISLER__sim = $(LIB_GAISLER)/sim/_primary.dat
GRLIB__stdio = $(LIB_GRLIB)/stdio/_primary.dat
MICRON__components = $(LIB_MICRON)/components/_primary.dat
CYPRESS__components = $(LIB_CYPRESS)/components/_primary.dat
TECHMAP__allclkgen = $(LIB_TECHMAP)/allclkgen/_primary.dat
GAISLER__memctrl = $(LIB_GAISLER)/memctrl/_primary.dat
GAISLER__ddrpkg = $(LIB_GAISLER)/ddrpkg/_primary.dat
GAISLER__leon3 = $(LIB_GAISLER)/leon3/_primary.dat
GAISLER__i2c = $(LIB_GAISLER)/i2c/_primary.dat
GAISLER__net = $(LIB_GAISLER)/net/_primary.dat
GAISLER__jtag = $(LIB_GAISLER)/jtag/_primary.dat
ESA__memoryctrl = $(LIB_ESA)/memoryctrl/_primary.dat
IEEE__numeric_bit = $(LIB_IEEE)/numeric_bit/_primary.dat
UNISIM__vpkg = $(LIB_UNISIM)/vpkg/_primary.dat
WORK__testbench__behav = $(LIB_WORK)/testbench/behav.dat
WORK__testbench = $(LIB_WORK)/testbench/_primary.dat
WORK__svga2ch7301c__rtl = $(LIB_WORK)/svga2ch7301c/rtl.dat
WORK__svga2ch7301c = $(LIB_WORK)/svga2ch7301c/_primary.dat
WORK__pcie__body = $(LIB_WORK)/pcie/body.dat
WORK__pcie = $(LIB_WORK)/pcie/_primary.dat
WORK__ml50x = $(LIB_WORK)/ml50x/_primary.dat
WORK__leon3mp__rtl = $(LIB_WORK)/leon3mp/rtl.dat
WORK__leon3mp = $(LIB_WORK)/leon3mp/_primary.dat
WORK__grtestmod__sim = $(LIB_WORK)/grtestmod/sim.dat
WORK__grtestmod = $(LIB_WORK)/grtestmod/_primary.dat
WORK__gaisler_cpu_disas__behav = $(LIB_WORK)/gaisler_cpu_disas/behav.dat
WORK__gaisler_cpu_disas = $(LIB_WORK)/gaisler_cpu_disas/_primary.dat
WORK__debug = $(LIB_WORK)/debug/_primary.dat
WORK__cpu_disas__behav = $(LIB_WORK)/cpu_disas/behav.dat
WORK__cpu_disas = $(LIB_WORK)/cpu_disas/_primary.dat
WORK__config = $(LIB_WORK)/config/_primary.dat
WORK__ahbrom__rtl = $(LIB_WORK)/ahbrom/rtl.dat
WORK__ahbrom = $(LIB_WORK)/ahbrom/_primary.dat
WORK__ahb2mig_ml50x__rtl = $(LIB_WORK)/ahb2mig_ml50x/rtl.dat
WORK__ahb2mig_ml50x = $(LIB_WORK)/ahb2mig_ml50x/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(WORK__testbench__behav) \
    $(WORK__testbench) \
    $(WORK__svga2ch7301c__rtl) \
    $(WORK__svga2ch7301c) \
    $(WORK__pcie__body) \
    $(WORK__pcie) \
    $(WORK__ml50x) \
    $(WORK__leon3mp__rtl) \
    $(WORK__leon3mp) \
    $(WORK__grtestmod__sim) \
    $(WORK__grtestmod) \
    $(WORK__gaisler_cpu_disas__behav) \
    $(WORK__gaisler_cpu_disas) \
    $(WORK__debug) \
    $(WORK__cpu_disas__behav) \
    $(WORK__cpu_disas) \
    $(WORK__config) \
    $(WORK__ahbrom__rtl) \
    $(WORK__ahbrom) \
    $(WORK__ahb2mig_ml50x__rtl) \
    $(WORK__ahb2mig_ml50x)

$(WORK__ahbrom) \
$(WORK__ahbrom__rtl) : ahbrom.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work work ahbrom.vhd

$(WORK__config) : config.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__devices) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(TECHMAP__gencomp)
	$(VCOM) -quiet -93 -work work config.vhd

$(WORK__debug) : ../../lib/work/debug/debug.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work work ../../lib/work/debug/debug.vhd

$(WORK__cpu_disas) \
$(WORK__cpu_disas__behav) \
$(WORK__gaisler_cpu_disas) \
$(WORK__gaisler_cpu_disas__behav) : ../../lib/work/debug/cpu_disas.vhd \
		$(GRLIB__stdio) \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(GRLIB__sparc_disas) \
		$(GRLIB__sparc) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work work ../../lib/work/debug/cpu_disas.vhd

$(WORK__grtestmod) \
$(WORK__grtestmod__sim) : ../../lib/work/debug/grtestmod.vhd \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GAISLER__sim) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work work ../../lib/work/debug/grtestmod.vhd

$(WORK__leon3mp) \
$(WORK__leon3mp__rtl) : leon3mp.vhd \
		$(UNISIM__oddr) \
		$(WORK__ahbrom) \
		$(WORK__ahb2mig_ml50x) \
		$(UNISIM__vpkg) \
		$(IEEE__numeric_bit) \
		$(WORK__pcie) \
		$(WORK__ml50x) \
		$(WORK__config) \
		$(ESA__memoryctrl) \
		$(GAISLER__jtag) \
		$(GAISLER__net) \
		$(GAISLER__i2c) \
		$(GAISLER__misc) \
		$(GAISLER__uart) \
		$(GAISLER__leon3) \
		$(GAISLER__ddrpkg) \
		$(GAISLER__memctrl) \
		$(TECHMAP__allclkgen) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work work leon3mp.vhd

$(WORK__ahb2mig_ml50x) \
$(WORK__ahb2mig_ml50x__rtl) \
$(WORK__ml50x) : ahb2mig_ml50x.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work work ahb2mig_ml50x.vhd

$(WORK__pcie) \
$(WORK__pcie__body) : ../../lib/gaisler/pcie/pcie.vhd \
		$(IEEE__numeric_bit) \
		$(GAISLER__misc) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work work ../../lib/gaisler/pcie/pcie.vhd

$(WORK__svga2ch7301c) \
$(WORK__svga2ch7301c__rtl) : svga2ch7301c.vhd \
		$(UNISIM__dcm) \
		$(UNISIM__bufg) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__misc) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work work svga2ch7301c.vhd

$(WORK__testbench) \
$(WORK__testbench__behav) : testbench.vhd \
		$(UNISIM__vpkg) \
		$(IEEE__numeric_bit) \
		$(WORK__pcie) \
		$(WORK__ml50x) \
		$(ESA__memoryctrl) \
		$(GAISLER__jtag) \
		$(GAISLER__net) \
		$(GAISLER__i2c) \
		$(GAISLER__leon3) \
		$(GAISLER__ddrpkg) \
		$(GAISLER__memctrl) \
		$(TECHMAP__allclkgen) \
		$(WORK__leon3mp) \
		$(WORK__config) \
		$(WORK__debug) \
		$(CYPRESS__components) \
		$(MICRON__components) \
		$(GRLIB__stdio) \
		$(GAISLER__sim) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(GAISLER__uart) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__libdcom) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work work testbench.vhd

