Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Jun  5 21:29:22 2024
| Host         : sebastian-MAX-L5 running 64-bit Linux Mint 20.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    117         
TIMING-16  Warning           Large setup violation          295         
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (117)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (230)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (117)
--------------------------
 There are 67 register/latch pins with no clock driven by root clock pin: baud_gen/tick_reg[0]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: receptor/recibido_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (230)
--------------------------------------------------
 There are 230 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.883     -850.576                    698                 3010        0.182        0.000                      0                 3010        4.500        0.000                       0                  1707  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.883     -850.576                    698                 3010        0.182        0.000                      0                 3010        4.500        0.000                       0                  1707  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          698  Failing Endpoints,  Worst Slack       -2.883ns,  Total Violation     -850.576ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.883ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_tmp_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 1.634ns (22.363%)  route 5.673ns (77.637%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 10.265 - 5.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.565     5.851    ex/i_clk
    SLICE_X46Y10         FDRE                                         r  ex/op_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518     6.369 r  ex/op_tmp_reg[4]/Q
                         net (fo=14, routed)          0.490     6.859    ex/alu/alu_tmp_reg[2][4]
    SLICE_X47Y10         LUT4 (Prop_lut4_I1_O)        0.124     6.983 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=11, routed)          0.378     7.360    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X45Y10         LUT5 (Prop_lut5_I1_O)        0.124     7.484 r  ex/alu/o_ins_type_inferred_i_50/O
                         net (fo=2, routed)           0.586     8.070    ex/alu/o_ins_type_inferred_i_50_n_0
    SLICE_X45Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.194 f  ex/alu/o_ins_type_inferred_i_38/O
                         net (fo=1, routed)           0.805     8.999    ex/alu/o_ins_type_inferred_i_38_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.123 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=2, routed)           0.583     9.706    ex/o_ins_type_inferred_i_22_n_0_alias
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.830 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=5, routed)           0.464    10.293    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.417 r  ex/o_wb_reg_write_inferred_i_1/O
                         net (fo=3, routed)           0.607    11.024    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.124    11.148 r  dtu/o_stall_inferred_i_2/O
                         net (fo=1, routed)           0.636    11.784    dtu/o_stall_inferred_i_2_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I2_O)        0.124    11.908 r  dtu/o_stall_inferred_i_1/O
                         net (fo=51, routed)          0.361    12.269    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X45Y4          LUT2 (Prop_lut2_I1_O)        0.124    12.393 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=147, routed)         0.764    13.158    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X46Y2          FDRE                                         r  latch_idex/rt_tmp_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.449    10.265    latch_idex/i_clk
    SLICE_X46Y2          FDRE                                         r  latch_idex/rt_tmp_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.564    10.829    
                         clock uncertainty           -0.035    10.794    
    SLICE_X46Y2          FDRE (Setup_fdre_C_R)       -0.519    10.275    latch_idex/rt_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                         10.275    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                 -2.883    

Slack (VIOLATED) :        -2.883ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_tmp_reg[15]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 1.634ns (22.363%)  route 5.673ns (77.637%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 10.265 - 5.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.565     5.851    ex/i_clk
    SLICE_X46Y10         FDRE                                         r  ex/op_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518     6.369 r  ex/op_tmp_reg[4]/Q
                         net (fo=14, routed)          0.490     6.859    ex/alu/alu_tmp_reg[2][4]
    SLICE_X47Y10         LUT4 (Prop_lut4_I1_O)        0.124     6.983 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=11, routed)          0.378     7.360    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X45Y10         LUT5 (Prop_lut5_I1_O)        0.124     7.484 r  ex/alu/o_ins_type_inferred_i_50/O
                         net (fo=2, routed)           0.586     8.070    ex/alu/o_ins_type_inferred_i_50_n_0
    SLICE_X45Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.194 f  ex/alu/o_ins_type_inferred_i_38/O
                         net (fo=1, routed)           0.805     8.999    ex/alu/o_ins_type_inferred_i_38_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.123 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=2, routed)           0.583     9.706    ex/o_ins_type_inferred_i_22_n_0_alias
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.830 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=5, routed)           0.464    10.293    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.417 r  ex/o_wb_reg_write_inferred_i_1/O
                         net (fo=3, routed)           0.607    11.024    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.124    11.148 r  dtu/o_stall_inferred_i_2/O
                         net (fo=1, routed)           0.636    11.784    dtu/o_stall_inferred_i_2_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I2_O)        0.124    11.908 r  dtu/o_stall_inferred_i_1/O
                         net (fo=51, routed)          0.361    12.269    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X45Y4          LUT2 (Prop_lut2_I1_O)        0.124    12.393 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=147, routed)         0.764    13.158    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X46Y2          FDRE                                         r  latch_idex/rt_tmp_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.449    10.265    latch_idex/i_clk
    SLICE_X46Y2          FDRE                                         r  latch_idex/rt_tmp_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.564    10.829    
                         clock uncertainty           -0.035    10.794    
    SLICE_X46Y2          FDRE (Setup_fdre_C_R)       -0.519    10.275    latch_idex/rt_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         10.275    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                 -2.883    

Slack (VIOLATED) :        -2.883ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_tmp_reg[24]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 1.634ns (22.363%)  route 5.673ns (77.637%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 10.265 - 5.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.565     5.851    ex/i_clk
    SLICE_X46Y10         FDRE                                         r  ex/op_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518     6.369 r  ex/op_tmp_reg[4]/Q
                         net (fo=14, routed)          0.490     6.859    ex/alu/alu_tmp_reg[2][4]
    SLICE_X47Y10         LUT4 (Prop_lut4_I1_O)        0.124     6.983 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=11, routed)          0.378     7.360    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X45Y10         LUT5 (Prop_lut5_I1_O)        0.124     7.484 r  ex/alu/o_ins_type_inferred_i_50/O
                         net (fo=2, routed)           0.586     8.070    ex/alu/o_ins_type_inferred_i_50_n_0
    SLICE_X45Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.194 f  ex/alu/o_ins_type_inferred_i_38/O
                         net (fo=1, routed)           0.805     8.999    ex/alu/o_ins_type_inferred_i_38_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.123 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=2, routed)           0.583     9.706    ex/o_ins_type_inferred_i_22_n_0_alias
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.830 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=5, routed)           0.464    10.293    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.417 r  ex/o_wb_reg_write_inferred_i_1/O
                         net (fo=3, routed)           0.607    11.024    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.124    11.148 r  dtu/o_stall_inferred_i_2/O
                         net (fo=1, routed)           0.636    11.784    dtu/o_stall_inferred_i_2_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I2_O)        0.124    11.908 r  dtu/o_stall_inferred_i_1/O
                         net (fo=51, routed)          0.361    12.269    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X45Y4          LUT2 (Prop_lut2_I1_O)        0.124    12.393 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=147, routed)         0.764    13.158    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X46Y2          FDRE                                         r  latch_idex/rt_tmp_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.449    10.265    latch_idex/i_clk
    SLICE_X46Y2          FDRE                                         r  latch_idex/rt_tmp_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.564    10.829    
                         clock uncertainty           -0.035    10.794    
    SLICE_X46Y2          FDRE (Setup_fdre_C_R)       -0.519    10.275    latch_idex/rt_tmp_reg[24]
  -------------------------------------------------------------------
                         required time                         10.275    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                 -2.883    

Slack (VIOLATED) :        -2.883ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_tmp_reg[25]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 1.634ns (22.363%)  route 5.673ns (77.637%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 10.265 - 5.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.565     5.851    ex/i_clk
    SLICE_X46Y10         FDRE                                         r  ex/op_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518     6.369 r  ex/op_tmp_reg[4]/Q
                         net (fo=14, routed)          0.490     6.859    ex/alu/alu_tmp_reg[2][4]
    SLICE_X47Y10         LUT4 (Prop_lut4_I1_O)        0.124     6.983 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=11, routed)          0.378     7.360    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X45Y10         LUT5 (Prop_lut5_I1_O)        0.124     7.484 r  ex/alu/o_ins_type_inferred_i_50/O
                         net (fo=2, routed)           0.586     8.070    ex/alu/o_ins_type_inferred_i_50_n_0
    SLICE_X45Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.194 f  ex/alu/o_ins_type_inferred_i_38/O
                         net (fo=1, routed)           0.805     8.999    ex/alu/o_ins_type_inferred_i_38_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.123 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=2, routed)           0.583     9.706    ex/o_ins_type_inferred_i_22_n_0_alias
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.830 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=5, routed)           0.464    10.293    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.417 r  ex/o_wb_reg_write_inferred_i_1/O
                         net (fo=3, routed)           0.607    11.024    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.124    11.148 r  dtu/o_stall_inferred_i_2/O
                         net (fo=1, routed)           0.636    11.784    dtu/o_stall_inferred_i_2_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I2_O)        0.124    11.908 r  dtu/o_stall_inferred_i_1/O
                         net (fo=51, routed)          0.361    12.269    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X45Y4          LUT2 (Prop_lut2_I1_O)        0.124    12.393 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=147, routed)         0.764    13.158    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X46Y2          FDRE                                         r  latch_idex/rt_tmp_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.449    10.265    latch_idex/i_clk
    SLICE_X46Y2          FDRE                                         r  latch_idex/rt_tmp_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.564    10.829    
                         clock uncertainty           -0.035    10.794    
    SLICE_X46Y2          FDRE (Setup_fdre_C_R)       -0.519    10.275    latch_idex/rt_tmp_reg[25]
  -------------------------------------------------------------------
                         required time                         10.275    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                 -2.883    

Slack (VIOLATED) :        -2.883ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_tmp_reg[28]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 1.634ns (22.363%)  route 5.673ns (77.637%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 10.265 - 5.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.565     5.851    ex/i_clk
    SLICE_X46Y10         FDRE                                         r  ex/op_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518     6.369 r  ex/op_tmp_reg[4]/Q
                         net (fo=14, routed)          0.490     6.859    ex/alu/alu_tmp_reg[2][4]
    SLICE_X47Y10         LUT4 (Prop_lut4_I1_O)        0.124     6.983 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=11, routed)          0.378     7.360    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X45Y10         LUT5 (Prop_lut5_I1_O)        0.124     7.484 r  ex/alu/o_ins_type_inferred_i_50/O
                         net (fo=2, routed)           0.586     8.070    ex/alu/o_ins_type_inferred_i_50_n_0
    SLICE_X45Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.194 f  ex/alu/o_ins_type_inferred_i_38/O
                         net (fo=1, routed)           0.805     8.999    ex/alu/o_ins_type_inferred_i_38_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.123 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=2, routed)           0.583     9.706    ex/o_ins_type_inferred_i_22_n_0_alias
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.830 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=5, routed)           0.464    10.293    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.417 r  ex/o_wb_reg_write_inferred_i_1/O
                         net (fo=3, routed)           0.607    11.024    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.124    11.148 r  dtu/o_stall_inferred_i_2/O
                         net (fo=1, routed)           0.636    11.784    dtu/o_stall_inferred_i_2_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I2_O)        0.124    11.908 r  dtu/o_stall_inferred_i_1/O
                         net (fo=51, routed)          0.361    12.269    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X45Y4          LUT2 (Prop_lut2_I1_O)        0.124    12.393 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=147, routed)         0.764    13.158    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X46Y2          FDRE                                         r  latch_idex/rt_tmp_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.449    10.265    latch_idex/i_clk
    SLICE_X46Y2          FDRE                                         r  latch_idex/rt_tmp_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.564    10.829    
                         clock uncertainty           -0.035    10.794    
    SLICE_X46Y2          FDRE (Setup_fdre_C_R)       -0.519    10.275    latch_idex/rt_tmp_reg[28]
  -------------------------------------------------------------------
                         required time                         10.275    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                 -2.883    

Slack (VIOLATED) :        -2.883ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_tmp_reg[29]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 1.634ns (22.363%)  route 5.673ns (77.637%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 10.265 - 5.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.565     5.851    ex/i_clk
    SLICE_X46Y10         FDRE                                         r  ex/op_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518     6.369 r  ex/op_tmp_reg[4]/Q
                         net (fo=14, routed)          0.490     6.859    ex/alu/alu_tmp_reg[2][4]
    SLICE_X47Y10         LUT4 (Prop_lut4_I1_O)        0.124     6.983 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=11, routed)          0.378     7.360    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X45Y10         LUT5 (Prop_lut5_I1_O)        0.124     7.484 r  ex/alu/o_ins_type_inferred_i_50/O
                         net (fo=2, routed)           0.586     8.070    ex/alu/o_ins_type_inferred_i_50_n_0
    SLICE_X45Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.194 f  ex/alu/o_ins_type_inferred_i_38/O
                         net (fo=1, routed)           0.805     8.999    ex/alu/o_ins_type_inferred_i_38_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.123 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=2, routed)           0.583     9.706    ex/o_ins_type_inferred_i_22_n_0_alias
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.830 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=5, routed)           0.464    10.293    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.417 r  ex/o_wb_reg_write_inferred_i_1/O
                         net (fo=3, routed)           0.607    11.024    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.124    11.148 r  dtu/o_stall_inferred_i_2/O
                         net (fo=1, routed)           0.636    11.784    dtu/o_stall_inferred_i_2_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I2_O)        0.124    11.908 r  dtu/o_stall_inferred_i_1/O
                         net (fo=51, routed)          0.361    12.269    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X45Y4          LUT2 (Prop_lut2_I1_O)        0.124    12.393 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=147, routed)         0.764    13.158    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X46Y2          FDRE                                         r  latch_idex/rt_tmp_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.449    10.265    latch_idex/i_clk
    SLICE_X46Y2          FDRE                                         r  latch_idex/rt_tmp_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.564    10.829    
                         clock uncertainty           -0.035    10.794    
    SLICE_X46Y2          FDRE (Setup_fdre_C_R)       -0.519    10.275    latch_idex/rt_tmp_reg[29]
  -------------------------------------------------------------------
                         required time                         10.275    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                 -2.883    

Slack (VIOLATED) :        -2.873ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/direccion_tmp_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 1.634ns (22.429%)  route 5.651ns (77.571%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 10.268 - 5.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.565     5.851    ex/i_clk
    SLICE_X46Y10         FDRE                                         r  ex/op_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518     6.369 r  ex/op_tmp_reg[4]/Q
                         net (fo=14, routed)          0.490     6.859    ex/alu/alu_tmp_reg[2][4]
    SLICE_X47Y10         LUT4 (Prop_lut4_I1_O)        0.124     6.983 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=11, routed)          0.378     7.360    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X45Y10         LUT5 (Prop_lut5_I1_O)        0.124     7.484 r  ex/alu/o_ins_type_inferred_i_50/O
                         net (fo=2, routed)           0.586     8.070    ex/alu/o_ins_type_inferred_i_50_n_0
    SLICE_X45Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.194 f  ex/alu/o_ins_type_inferred_i_38/O
                         net (fo=1, routed)           0.805     8.999    ex/alu/o_ins_type_inferred_i_38_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.123 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=2, routed)           0.583     9.706    ex/o_ins_type_inferred_i_22_n_0_alias
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.830 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=5, routed)           0.464    10.293    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.417 r  ex/o_wb_reg_write_inferred_i_1/O
                         net (fo=3, routed)           0.607    11.024    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.124    11.148 r  dtu/o_stall_inferred_i_2/O
                         net (fo=1, routed)           0.636    11.784    dtu/o_stall_inferred_i_2_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I2_O)        0.124    11.908 r  dtu/o_stall_inferred_i_1/O
                         net (fo=51, routed)          0.361    12.269    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X45Y4          LUT2 (Prop_lut2_I1_O)        0.124    12.393 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=147, routed)         0.743    13.136    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X52Y5          FDRE                                         r  latch_idex/direccion_tmp_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.452    10.268    latch_idex/i_clk
    SLICE_X52Y5          FDRE                                         r  latch_idex/direccion_tmp_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.550    10.818    
                         clock uncertainty           -0.035    10.783    
    SLICE_X52Y5          FDRE (Setup_fdre_C_R)       -0.519    10.264    latch_idex/direccion_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                         -13.136    
  -------------------------------------------------------------------
                         slack                                 -2.873    

Slack (VIOLATED) :        -2.873ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/inmediato_tmp_reg[15]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 1.634ns (22.429%)  route 5.651ns (77.571%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 10.268 - 5.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.565     5.851    ex/i_clk
    SLICE_X46Y10         FDRE                                         r  ex/op_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518     6.369 r  ex/op_tmp_reg[4]/Q
                         net (fo=14, routed)          0.490     6.859    ex/alu/alu_tmp_reg[2][4]
    SLICE_X47Y10         LUT4 (Prop_lut4_I1_O)        0.124     6.983 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=11, routed)          0.378     7.360    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X45Y10         LUT5 (Prop_lut5_I1_O)        0.124     7.484 r  ex/alu/o_ins_type_inferred_i_50/O
                         net (fo=2, routed)           0.586     8.070    ex/alu/o_ins_type_inferred_i_50_n_0
    SLICE_X45Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.194 f  ex/alu/o_ins_type_inferred_i_38/O
                         net (fo=1, routed)           0.805     8.999    ex/alu/o_ins_type_inferred_i_38_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.123 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=2, routed)           0.583     9.706    ex/o_ins_type_inferred_i_22_n_0_alias
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.830 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=5, routed)           0.464    10.293    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.417 r  ex/o_wb_reg_write_inferred_i_1/O
                         net (fo=3, routed)           0.607    11.024    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.124    11.148 r  dtu/o_stall_inferred_i_2/O
                         net (fo=1, routed)           0.636    11.784    dtu/o_stall_inferred_i_2_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I2_O)        0.124    11.908 r  dtu/o_stall_inferred_i_1/O
                         net (fo=51, routed)          0.361    12.269    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X45Y4          LUT2 (Prop_lut2_I1_O)        0.124    12.393 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=147, routed)         0.743    13.136    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X52Y5          FDRE                                         r  latch_idex/inmediato_tmp_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.452    10.268    latch_idex/i_clk
    SLICE_X52Y5          FDRE                                         r  latch_idex/inmediato_tmp_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.550    10.818    
                         clock uncertainty           -0.035    10.783    
    SLICE_X52Y5          FDRE (Setup_fdre_C_R)       -0.519    10.264    latch_idex/inmediato_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                         -13.136    
  -------------------------------------------------------------------
                         slack                                 -2.873    

Slack (VIOLATED) :        -2.823ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/direccion_tmp_reg[17]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.325ns  (logic 1.634ns (22.307%)  route 5.691ns (77.693%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns = ( 10.264 - 5.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.565     5.851    ex/i_clk
    SLICE_X46Y10         FDRE                                         r  ex/op_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518     6.369 r  ex/op_tmp_reg[4]/Q
                         net (fo=14, routed)          0.490     6.859    ex/alu/alu_tmp_reg[2][4]
    SLICE_X47Y10         LUT4 (Prop_lut4_I1_O)        0.124     6.983 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=11, routed)          0.378     7.360    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X45Y10         LUT5 (Prop_lut5_I1_O)        0.124     7.484 r  ex/alu/o_ins_type_inferred_i_50/O
                         net (fo=2, routed)           0.586     8.070    ex/alu/o_ins_type_inferred_i_50_n_0
    SLICE_X45Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.194 f  ex/alu/o_ins_type_inferred_i_38/O
                         net (fo=1, routed)           0.805     8.999    ex/alu/o_ins_type_inferred_i_38_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.123 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=2, routed)           0.583     9.706    ex/o_ins_type_inferred_i_22_n_0_alias
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.830 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=5, routed)           0.464    10.293    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.417 r  ex/o_wb_reg_write_inferred_i_1/O
                         net (fo=3, routed)           0.607    11.024    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.124    11.148 r  dtu/o_stall_inferred_i_2/O
                         net (fo=1, routed)           0.636    11.784    dtu/o_stall_inferred_i_2_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I2_O)        0.124    11.908 r  dtu/o_stall_inferred_i_1/O
                         net (fo=51, routed)          0.361    12.269    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X45Y4          LUT2 (Prop_lut2_I1_O)        0.124    12.393 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=147, routed)         0.783    13.176    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X43Y1          FDRE                                         r  latch_idex/direccion_tmp_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.448    10.264    latch_idex/i_clk
    SLICE_X43Y1          FDRE                                         r  latch_idex/direccion_tmp_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.550    10.814    
                         clock uncertainty           -0.035    10.779    
    SLICE_X43Y1          FDRE (Setup_fdre_C_R)       -0.426    10.353    latch_idex/direccion_tmp_reg[17]
  -------------------------------------------------------------------
                         required time                         10.353    
                         arrival time                         -13.176    
  -------------------------------------------------------------------
                         slack                                 -2.823    

Slack (VIOLATED) :        -2.823ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[21]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.325ns  (logic 1.634ns (22.307%)  route 5.691ns (77.693%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns = ( 10.264 - 5.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.565     5.851    ex/i_clk
    SLICE_X46Y10         FDRE                                         r  ex/op_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518     6.369 r  ex/op_tmp_reg[4]/Q
                         net (fo=14, routed)          0.490     6.859    ex/alu/alu_tmp_reg[2][4]
    SLICE_X47Y10         LUT4 (Prop_lut4_I1_O)        0.124     6.983 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=11, routed)          0.378     7.360    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X45Y10         LUT5 (Prop_lut5_I1_O)        0.124     7.484 r  ex/alu/o_ins_type_inferred_i_50/O
                         net (fo=2, routed)           0.586     8.070    ex/alu/o_ins_type_inferred_i_50_n_0
    SLICE_X45Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.194 f  ex/alu/o_ins_type_inferred_i_38/O
                         net (fo=1, routed)           0.805     8.999    ex/alu/o_ins_type_inferred_i_38_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.123 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=2, routed)           0.583     9.706    ex/o_ins_type_inferred_i_22_n_0_alias
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.830 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=5, routed)           0.464    10.293    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.417 r  ex/o_wb_reg_write_inferred_i_1/O
                         net (fo=3, routed)           0.607    11.024    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.124    11.148 r  dtu/o_stall_inferred_i_2/O
                         net (fo=1, routed)           0.636    11.784    dtu/o_stall_inferred_i_2_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I2_O)        0.124    11.908 r  dtu/o_stall_inferred_i_1/O
                         net (fo=51, routed)          0.361    12.269    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X45Y4          LUT2 (Prop_lut2_I1_O)        0.124    12.393 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=147, routed)         0.783    13.176    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X43Y1          FDRE                                         r  latch_idex/rs_tmp_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.448    10.264    latch_idex/i_clk
    SLICE_X43Y1          FDRE                                         r  latch_idex/rs_tmp_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.550    10.814    
                         clock uncertainty           -0.035    10.779    
    SLICE_X43Y1          FDRE (Setup_fdre_C_R)       -0.426    10.353    latch_idex/rs_tmp_reg[21]
  -------------------------------------------------------------------
                         required time                         10.353    
                         arrival time                         -13.176    
  -------------------------------------------------------------------
                         slack                                 -2.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.100%)  route 0.104ns (35.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    transmisor/CLK
    SLICE_X31Y9          FDRE                                         r  transmisor/reg_instruccion_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  transmisor/reg_instruccion_reg[21]/Q
                         net (fo=1, routed)           0.104     1.690    transmisor/reg_instruccion_reg_n_0_[21]
    SLICE_X31Y8          LUT6 (Prop_lut6_I4_O)        0.045     1.735 r  transmisor/dato_transmicion[5]_i_1/O
                         net (fo=1, routed)           0.000     1.735    transmisor/dato_transmicion[5]_i_1_n_0
    SLICE_X31Y8          FDRE                                         r  transmisor/dato_transmicion_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.831     1.958    transmisor/CLK
    SLICE_X31Y8          FDRE                                         r  transmisor/dato_transmicion_reg[5]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X31Y8          FDRE (Hold_fdre_C_D)         0.092     1.553    transmisor/dato_transmicion_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    transmisor/CLK
    SLICE_X31Y8          FDRE                                         r  transmisor/reg_instruccion_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.128     1.573 r  transmisor/reg_instruccion_reg[20]/Q
                         net (fo=1, routed)           0.054     1.628    transmisor/reg_instruccion_reg_n_0_[20]
    SLICE_X31Y8          LUT6 (Prop_lut6_I4_O)        0.099     1.727 r  transmisor/dato_transmicion[4]_i_1/O
                         net (fo=1, routed)           0.000     1.727    transmisor/dato_transmicion[4]_i_1_n_0
    SLICE_X31Y8          FDRE                                         r  transmisor/dato_transmicion_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.831     1.958    transmisor/CLK
    SLICE_X31Y8          FDRE                                         r  transmisor/dato_transmicion_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X31Y8          FDRE (Hold_fdre_C_D)         0.091     1.536    transmisor/dato_transmicion_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.563     1.446    transmisor/CLK
    SLICE_X31Y5          FDRE                                         r  transmisor/reg_instruccion_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.128     1.574 r  transmisor/reg_instruccion_reg[22]/Q
                         net (fo=1, routed)           0.054     1.629    transmisor/reg_instruccion_reg_n_0_[22]
    SLICE_X31Y5          LUT6 (Prop_lut6_I4_O)        0.099     1.728 r  transmisor/dato_transmicion[6]_i_1/O
                         net (fo=1, routed)           0.000     1.728    transmisor/dato_transmicion[6]_i_1_n_0
    SLICE_X31Y5          FDRE                                         r  transmisor/dato_transmicion_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.832     1.959    transmisor/CLK
    SLICE_X31Y5          FDRE                                         r  transmisor/dato_transmicion_reg[6]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y5          FDRE (Hold_fdre_C_D)         0.091     1.537    transmisor/dato_transmicion_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.227ns (78.877%)  route 0.061ns (21.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.563     1.446    transmisor/CLK
    SLICE_X32Y6          FDRE                                         r  transmisor/reg_instruccion_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.128     1.574 r  transmisor/reg_instruccion_reg[15]/Q
                         net (fo=1, routed)           0.061     1.635    transmisor/reg_instruccion_reg_n_0_[15]
    SLICE_X32Y6          LUT6 (Prop_lut6_I3_O)        0.099     1.734 r  transmisor/dato_transmicion[7]_i_1/O
                         net (fo=1, routed)           0.000     1.734    transmisor/dato_transmicion[7]_i_1_n_0
    SLICE_X32Y6          FDRE                                         r  transmisor/dato_transmicion_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.832     1.959    transmisor/CLK
    SLICE_X32Y6          FDRE                                         r  transmisor/dato_transmicion_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y6          FDRE (Hold_fdre_C_D)         0.092     1.538    transmisor/dato_transmicion_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    transmisor/CLK
    SLICE_X28Y7          FDRE                                         r  transmisor/reg_instruccion_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y7          FDRE (Prop_fdre_C_Q)         0.128     1.573 r  transmisor/reg_instruccion_reg[0]/Q
                         net (fo=1, routed)           0.062     1.635    transmisor/reg_instruccion_reg_n_0_[0]
    SLICE_X28Y7          LUT6 (Prop_lut6_I0_O)        0.099     1.734 r  transmisor/dato_transmicion[0]_i_1/O
                         net (fo=1, routed)           0.000     1.734    transmisor/dato_transmicion[0]_i_1_n_0
    SLICE_X28Y7          FDRE                                         r  transmisor/dato_transmicion_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.832     1.959    transmisor/CLK
    SLICE_X28Y7          FDRE                                         r  transmisor/dato_transmicion_reg[0]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X28Y7          FDRE (Hold_fdre_C_D)         0.091     1.536    transmisor/dato_transmicion_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    transmisor/CLK
    SLICE_X32Y9          FDRE                                         r  transmisor/reg_instruccion_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.128     1.573 r  transmisor/reg_instruccion_reg[17]/Q
                         net (fo=1, routed)           0.062     1.635    transmisor/reg_instruccion_reg_n_0_[17]
    SLICE_X32Y9          LUT6 (Prop_lut6_I4_O)        0.099     1.734 r  transmisor/dato_transmicion[1]_i_1/O
                         net (fo=1, routed)           0.000     1.734    transmisor/dato_transmicion[1]_i_1_n_0
    SLICE_X32Y9          FDRE                                         r  transmisor/dato_transmicion_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.831     1.958    transmisor/CLK
    SLICE_X32Y9          FDRE                                         r  transmisor/dato_transmicion_reg[1]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X32Y9          FDRE (Hold_fdre_C_D)         0.091     1.536    transmisor/dato_transmicion_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.332%)  route 0.100ns (30.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.563     1.446    transmisor/CLK
    SLICE_X32Y5          FDRE                                         r  transmisor/reg_instruccion_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.128     1.574 r  transmisor/reg_instruccion_reg[3]/Q
                         net (fo=1, routed)           0.100     1.674    transmisor/reg_instruccion_reg_n_0_[3]
    SLICE_X32Y5          LUT6 (Prop_lut6_I0_O)        0.098     1.772 r  transmisor/dato_transmicion[3]_i_1/O
                         net (fo=1, routed)           0.000     1.772    transmisor/dato_transmicion[3]_i_1_n_0
    SLICE_X32Y5          FDRE                                         r  transmisor/dato_transmicion_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.832     1.959    transmisor/CLK
    SLICE_X32Y5          FDRE                                         r  transmisor/dato_transmicion_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y5          FDRE (Hold_fdre_C_D)         0.091     1.537    transmisor/dato_transmicion_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.227ns (65.766%)  route 0.118ns (34.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.563     1.446    transmisor/CLK
    SLICE_X32Y5          FDRE                                         r  transmisor/reg_instruccion_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.128     1.574 r  transmisor/reg_instruccion_reg[10]/Q
                         net (fo=1, routed)           0.118     1.692    transmisor/reg_instruccion_reg_n_0_[10]
    SLICE_X32Y6          LUT6 (Prop_lut6_I3_O)        0.099     1.791 r  transmisor/dato_transmicion[2]_i_1/O
                         net (fo=1, routed)           0.000     1.791    transmisor/dato_transmicion[2]_i_1_n_0
    SLICE_X32Y6          FDRE                                         r  transmisor/dato_transmicion_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.832     1.959    transmisor/CLK
    SLICE_X32Y6          FDRE                                         r  transmisor/dato_transmicion_reg[2]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X32Y6          FDRE (Hold_fdre_C_D)         0.091     1.553    transmisor/dato_transmicion_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 etapa_if/program_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_if/program_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.563     1.446    etapa_if/CLK
    SLICE_X47Y9          FDRE                                         r  etapa_if/program_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  etapa_if/program_counter_reg[0]/Q
                         net (fo=15, routed)          0.170     1.758    etapa_if/program_counter_reg[0]
    SLICE_X47Y9          LUT4 (Prop_lut4_I1_O)        0.042     1.800 r  etapa_if/program_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.800    etapa_if/p_0_in__0[1]
    SLICE_X47Y9          FDRE                                         r  etapa_if/program_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.833     1.960    etapa_if/CLK
    SLICE_X47Y9          FDRE                                         r  etapa_if/program_counter_reg[1]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X47Y9          FDRE (Hold_fdre_C_D)         0.107     1.553    etapa_if/program_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 etapa_if/program_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_if/program_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    etapa_if/CLK
    SLICE_X42Y7          FDRE                                         r  etapa_if/program_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  etapa_if/program_counter_reg[9]/Q
                         net (fo=5, routed)           0.172     1.782    etapa_if/program_counter_reg[9]
    SLICE_X42Y7          LUT6 (Prop_lut6_I0_O)        0.045     1.827 r  etapa_if/program_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.827    etapa_if/p_0_in__0[9]
    SLICE_X42Y7          FDRE                                         r  etapa_if/program_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.832     1.959    etapa_if/CLK
    SLICE_X42Y7          FDRE                                         r  etapa_if/program_counter_reg[9]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X42Y7          FDRE (Hold_fdre_C_D)         0.121     1.566    etapa_if/program_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3    etapa_if/mem_inst/BRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2    etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0    mem/mem_datos/BRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1    mem/mem_datos/BRAM_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  p_2_out_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X55Y23   FSM_onehot_present_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y23   FSM_onehot_present_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y23   FSM_onehot_present_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y23   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X55Y23   FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X55Y23   FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y23   FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y23   FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y23   FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y23   FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y23   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y23   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y23   FSM_onehot_present_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y23   FSM_onehot_present_state_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X55Y23   FSM_onehot_present_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X55Y23   FSM_onehot_present_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y23   FSM_onehot_present_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y23   FSM_onehot_present_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y23   FSM_onehot_present_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y23   FSM_onehot_present_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y23   FSM_onehot_present_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y23   FSM_onehot_present_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y23   FSM_onehot_present_state_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y23   FSM_onehot_present_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           162 Endpoints
Min Delay           162 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/salida_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.935ns  (logic 3.974ns (44.472%)  route 4.962ns (55.528%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE                         0.000     0.000 r  transmisor/salida_reg/C
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmisor/salida_reg/Q
                         net (fo=1, routed)           4.962     5.418    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.935 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     8.935    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/contador_ticks_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.038ns  (logic 1.704ns (21.202%)  route 6.334ns (78.798%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=15, routed)          5.520     6.976    receptor/rx_IBUF
    SLICE_X51Y31         LUT5 (Prop_lut5_I0_O)        0.124     7.100 r  receptor/contador_ticks[2]_i_2/O
                         net (fo=3, routed)           0.814     7.914    receptor/contador_ticks[2]_i_2_n_0
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.124     8.038 r  receptor/contador_ticks[0]_i_1/O
                         net (fo=1, routed)           0.000     8.038    receptor/contador_ticks[0]
    SLICE_X50Y32         FDRE                                         r  receptor/contador_ticks_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/contador_ticks_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.893ns  (logic 1.704ns (21.591%)  route 6.189ns (78.409%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=15, routed)          5.520     6.976    receptor/rx_IBUF
    SLICE_X51Y31         LUT5 (Prop_lut5_I0_O)        0.124     7.100 r  receptor/contador_ticks[2]_i_2/O
                         net (fo=3, routed)           0.669     7.769    receptor/contador_ticks[2]_i_2_n_0
    SLICE_X50Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.893 r  receptor/contador_ticks[2]_i_1/O
                         net (fo=1, routed)           0.000     7.893    receptor/contador_ticks[2]
    SLICE_X50Y32         FDRE                                         r  receptor/contador_ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/contador_ticks_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.653ns  (logic 1.704ns (22.267%)  route 5.949ns (77.733%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=15, routed)          5.541     6.997    receptor/rx_IBUF
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.124     7.121 r  receptor/contador_ticks[3]_i_3/O
                         net (fo=1, routed)           0.409     7.529    receptor/contador_ticks[3]_i_3_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.653 r  receptor/contador_ticks[3]_i_1/O
                         net (fo=1, routed)           0.000     7.653    receptor/contador_ticks[3]
    SLICE_X51Y32         FDRE                                         r  receptor/contador_ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/contador_ticks_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 1.704ns (22.280%)  route 5.945ns (77.720%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=15, routed)          5.520     6.976    receptor/rx_IBUF
    SLICE_X51Y31         LUT5 (Prop_lut5_I0_O)        0.124     7.100 r  receptor/contador_ticks[2]_i_2/O
                         net (fo=3, routed)           0.425     7.525    receptor/contador_ticks[2]_i_2_n_0
    SLICE_X50Y32         LUT3 (Prop_lut3_I0_O)        0.124     7.649 r  receptor/contador_ticks[1]_i_1/O
                         net (fo=1, routed)           0.000     7.649    receptor/contador_ticks[1]
    SLICE_X50Y32         FDRE                                         r  receptor/contador_ticks_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/an_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.579ns  (logic 3.959ns (52.238%)  route 3.620ns (47.762%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/an_reg_reg[0]/C
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  basys3_7SegmentMultiplexing/an_reg_reg[0]/Q
                         net (fo=1, routed)           3.620     4.076    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     7.579 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.579    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/an_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.529ns  (logic 4.093ns (54.362%)  route 3.436ns (45.638%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/an_reg_reg[1]/C
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  basys3_7SegmentMultiplexing/an_reg_reg[1]/Q
                         net (fo=1, routed)           3.436     3.855    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.674     7.529 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.529    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/an_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.410ns  (logic 3.979ns (53.699%)  route 3.431ns (46.301%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/an_reg_reg[2]/C
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  basys3_7SegmentMultiplexing/an_reg_reg[2]/Q
                         net (fo=1, routed)           3.431     3.887    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     7.410 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.410    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 4.029ns (54.553%)  route 3.356ns (45.447%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/C
    SLICE_X30Y2          FDSE (Prop_fdse_C_Q)         0.518     0.518 r  basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.356     3.874    lopt
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.385 r  display1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.385    display1[0]
    W7                                                                r  display1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.375ns  (logic 4.054ns (54.963%)  route 3.322ns (45.037%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[3]/C
    SLICE_X30Y2          FDSE (Prop_fdse_C_Q)         0.518     0.518 r  basys3_7SegmentMultiplexing/seg_reg_reg[3]/Q
                         net (fo=1, routed)           3.322     3.840    display1_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.375 r  display1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.375    display1[3]
    V8                                                                r  display1[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/rs_dir_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.678%)  route 0.140ns (52.322%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[4]/C
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmisor/rs_dir_reg[4]/Q
                         net (fo=3, routed)           0.140     0.268    transmisor/rs_dir_reg[4]
    SLICE_X36Y0          FDRE                                         r  transmisor/next_instruction_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.128ns (47.378%)  route 0.142ns (52.622%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[1]/C
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmisor/rs_dir_reg[1]/Q
                         net (fo=6, routed)           0.142     0.270    transmisor/rs_dir_reg[1]
    SLICE_X36Y0          FDRE                                         r  transmisor/next_instruction_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.334%)  route 0.139ns (49.666%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[3]/C
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/rs_dir_reg[3]/Q
                         net (fo=4, routed)           0.139     0.280    transmisor/rs_dir_reg[3]
    SLICE_X36Y0          FDRE                                         r  transmisor/next_instruction_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.460%)  route 0.156ns (52.540%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[0]/C
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/rs_dir_reg[0]/Q
                         net (fo=7, routed)           0.156     0.297    transmisor/rs_dir_reg[0]
    SLICE_X36Y0          FDRE                                         r  transmisor/next_instruction_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/contadorTX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.891%)  route 0.125ns (40.109%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE                         0.000     0.000 r  transmisor/contadorTX_reg[0]/C
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/contadorTX_reg[0]/Q
                         net (fo=12, routed)          0.125     0.266    transmisor/contadorTX_reg_n_0_[0]
    SLICE_X38Y2          LUT3 (Prop_lut3_I2_O)        0.045     0.311 r  transmisor/FSM_onehot_next_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.311    transmisor/FSM_onehot_next_state[0]_i_1__0_n_0
    SLICE_X38Y2          FDRE                                         r  transmisor/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/contadorTX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.189ns (60.274%)  route 0.125ns (39.726%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE                         0.000     0.000 r  transmisor/contadorTX_reg[0]/C
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  transmisor/contadorTX_reg[0]/Q
                         net (fo=12, routed)          0.125     0.266    transmisor/contadorTX_reg_n_0_[0]
    SLICE_X38Y2          LUT4 (Prop_lut4_I1_O)        0.048     0.314 r  transmisor/FSM_onehot_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.314    transmisor/FSM_onehot_next_state[1]_i_1_n_0
    SLICE_X38Y2          FDRE                                         r  transmisor/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/dato_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.186ns (59.158%)  route 0.128ns (40.842%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE                         0.000     0.000 r  receptor/dato_reg[0]/C
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/dato_reg[0]/Q
                         net (fo=6, routed)           0.128     0.269    receptor/o_dato_recibido0[0]
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.045     0.314 r  receptor/dato[0]_i_1/O
                         net (fo=1, routed)           0.000     0.314    receptor/dato[0]_i_1_n_0
    SLICE_X53Y30         FDRE                                         r  receptor/dato_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.854%)  route 0.188ns (57.146%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[2]/C
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/rs_dir_reg[2]/Q
                         net (fo=5, routed)           0.188     0.329    transmisor/rs_dir_reg[2]
    SLICE_X37Y0          FDRE                                         r  transmisor/next_instruction_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/i_enviar_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/i_enviar_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.186ns (54.789%)  route 0.153ns (45.211%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE                         0.000     0.000 r  transmisor/i_enviar_prev_reg/C
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/i_enviar_prev_reg/Q
                         net (fo=3, routed)           0.153     0.294    transmisor/i_enviar_prev_reg_n_0
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.045     0.339 r  transmisor/i_enviar_prev_i_1/O
                         net (fo=1, routed)           0.000     0.339    transmisor/i_enviar_prev_i_1_n_0
    SLICE_X39Y2          FDRE                                         r  transmisor/i_enviar_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/rs_dir_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[0]/C
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/rs_dir_reg[0]/Q
                         net (fo=7, routed)           0.167     0.308    transmisor/rs_dir_reg[0]
    SLICE_X37Y0          LUT2 (Prop_lut2_I0_O)        0.042     0.350 r  transmisor/rs_dir[1]_i_1/O
                         net (fo=1, routed)           0.000     0.350    transmisor/p_0_in__0[1]
    SLICE_X37Y0          FDRE                                         r  transmisor/rs_dir_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           168 Endpoints
Min Delay           168 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 latch_idex/rd_dir_tmp_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_operadores[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.499ns  (logic 4.335ns (45.638%)  route 5.164ns (54.362%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     8.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.469 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     9.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.285 f  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.567    10.853    latch_idex/i_clk
    SLICE_X47Y4          FDRE                                         r  latch_idex/rd_dir_tmp_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.459    11.312 r  latch_idex/rd_dir_tmp_reg[1]/Q
                         net (fo=1, routed)           0.967    12.279    ex/wb_reg_write_tmp_reg[4][1]
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.124    12.403 r  ex/o_wb_reg_write_inferred_i_4/O
                         net (fo=3, routed)           0.578    12.981    dtu/o_stall_inferred_i_1_0[1]
    SLICE_X46Y3          LUT4 (Prop_lut4_I2_O)        0.124    13.105 r  dtu/o_stall_inferred_i_3/O
                         net (fo=1, routed)           0.583    13.688    dtu/o_stall_inferred_i_3_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I3_O)        0.124    13.812 r  dtu/o_stall_inferred_i_1/O
                         net (fo=51, routed)          3.036    16.848    o_stall
    V13                  OBUF (Prop_obuf_I_O)         3.504    20.352 r  salida_operadores_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.352    salida_operadores[0]
    V13                                                               r  salida_operadores[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latch_idex/rd_dir_tmp_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.934ns  (logic 0.981ns (19.882%)  route 3.953ns (80.118%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     8.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.469 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     9.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.285 f  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.567    10.853    latch_idex/i_clk
    SLICE_X47Y4          FDRE                                         r  latch_idex/rd_dir_tmp_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.459    11.312 r  latch_idex/rd_dir_tmp_reg[1]/Q
                         net (fo=1, routed)           0.967    12.279    ex/wb_reg_write_tmp_reg[4][1]
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.124    12.403 r  ex/o_wb_reg_write_inferred_i_4/O
                         net (fo=3, routed)           0.578    12.981    dtu/o_stall_inferred_i_1_0[1]
    SLICE_X46Y3          LUT4 (Prop_lut4_I2_O)        0.124    13.105 r  dtu/o_stall_inferred_i_3/O
                         net (fo=1, routed)           0.583    13.688    dtu/o_stall_inferred_i_3_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I3_O)        0.124    13.812 r  dtu/o_stall_inferred_i_1/O
                         net (fo=51, routed)          1.443    15.255    basys3_7SegmentMultiplexing/out
    SLICE_X30Y2          LUT2 (Prop_lut2_I1_O)        0.150    15.405 r  basys3_7SegmentMultiplexing/seg_reg[3]_i_1/O
                         net (fo=2, routed)           0.382    15.787    basys3_7SegmentMultiplexing/seg_reg[3]_i_1_n_0
    SLICE_X30Y2          FDSE                                         r  basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latch_idex/rd_dir_tmp_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7SegmentMultiplexing/seg_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.866ns  (logic 0.955ns (19.626%)  route 3.911ns (80.374%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     8.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.469 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     9.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.285 f  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.567    10.853    latch_idex/i_clk
    SLICE_X47Y4          FDRE                                         r  latch_idex/rd_dir_tmp_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.459    11.312 r  latch_idex/rd_dir_tmp_reg[1]/Q
                         net (fo=1, routed)           0.967    12.279    ex/wb_reg_write_tmp_reg[4][1]
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.124    12.403 r  ex/o_wb_reg_write_inferred_i_4/O
                         net (fo=3, routed)           0.578    12.981    dtu/o_stall_inferred_i_1_0[1]
    SLICE_X46Y3          LUT4 (Prop_lut4_I2_O)        0.124    13.105 r  dtu/o_stall_inferred_i_3/O
                         net (fo=1, routed)           0.583    13.688    dtu/o_stall_inferred_i_3_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I3_O)        0.124    13.812 r  dtu/o_stall_inferred_i_1/O
                         net (fo=51, routed)          1.443    15.255    basys3_7SegmentMultiplexing/out
    SLICE_X30Y2          LUT2 (Prop_lut2_I0_O)        0.124    15.379 r  basys3_7SegmentMultiplexing/seg_reg[5]_i_2/O
                         net (fo=2, routed)           0.340    15.719    basys3_7SegmentMultiplexing/seg_reg[5]_i_2_n_0
    SLICE_X30Y2          FDSE                                         r  basys3_7SegmentMultiplexing/seg_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latch_idex/rd_dir_tmp_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.866ns  (logic 0.955ns (19.626%)  route 3.911ns (80.374%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     8.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.469 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     9.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.285 f  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.567    10.853    latch_idex/i_clk
    SLICE_X47Y4          FDRE                                         r  latch_idex/rd_dir_tmp_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.459    11.312 r  latch_idex/rd_dir_tmp_reg[1]/Q
                         net (fo=1, routed)           0.967    12.279    ex/wb_reg_write_tmp_reg[4][1]
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.124    12.403 r  ex/o_wb_reg_write_inferred_i_4/O
                         net (fo=3, routed)           0.578    12.981    dtu/o_stall_inferred_i_1_0[1]
    SLICE_X46Y3          LUT4 (Prop_lut4_I2_O)        0.124    13.105 r  dtu/o_stall_inferred_i_3/O
                         net (fo=1, routed)           0.583    13.688    dtu/o_stall_inferred_i_3_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I3_O)        0.124    13.812 r  dtu/o_stall_inferred_i_1/O
                         net (fo=51, routed)          1.443    15.255    basys3_7SegmentMultiplexing/out
    SLICE_X30Y2          LUT2 (Prop_lut2_I0_O)        0.124    15.379 r  basys3_7SegmentMultiplexing/seg_reg[5]_i_2/O
                         net (fo=2, routed)           0.340    15.719    basys3_7SegmentMultiplexing/seg_reg[5]_i_2_n_0
    SLICE_X30Y2          FDSE                                         r  basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latch_idex/rd_dir_tmp_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7SegmentMultiplexing/seg_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.552ns  (logic 0.981ns (21.552%)  route 3.571ns (78.448%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     8.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.469 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     9.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.285 f  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.567    10.853    latch_idex/i_clk
    SLICE_X47Y4          FDRE                                         r  latch_idex/rd_dir_tmp_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.459    11.312 r  latch_idex/rd_dir_tmp_reg[1]/Q
                         net (fo=1, routed)           0.967    12.279    ex/wb_reg_write_tmp_reg[4][1]
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.124    12.403 r  ex/o_wb_reg_write_inferred_i_4/O
                         net (fo=3, routed)           0.578    12.981    dtu/o_stall_inferred_i_1_0[1]
    SLICE_X46Y3          LUT4 (Prop_lut4_I2_O)        0.124    13.105 r  dtu/o_stall_inferred_i_3/O
                         net (fo=1, routed)           0.583    13.688    dtu/o_stall_inferred_i_3_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I3_O)        0.124    13.812 r  dtu/o_stall_inferred_i_1/O
                         net (fo=51, routed)          1.443    15.255    basys3_7SegmentMultiplexing/out
    SLICE_X30Y2          LUT2 (Prop_lut2_I1_O)        0.150    15.405 r  basys3_7SegmentMultiplexing/seg_reg[3]_i_1/O
                         net (fo=2, routed)           0.000    15.405    basys3_7SegmentMultiplexing/seg_reg[3]_i_1_n_0
    SLICE_X30Y2          FDSE                                         r  basys3_7SegmentMultiplexing/seg_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.919ns  (logic 0.905ns (15.289%)  route 5.014ns (84.711%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.563     5.084    etapa_if/CLK
    SLICE_X47Y12         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=76, routed)          3.317     8.858    transmisor/out
    SLICE_X39Y2          LUT3 (Prop_lut3_I1_O)        0.117     8.975 r  transmisor/next_instruction[25]_i_1/O
                         net (fo=11, routed)          0.596     9.571    transmisor/next_instruction
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.332     9.903 r  transmisor/FSM_onehot_next_state[10]_i_1__0/O
                         net (fo=11, routed)          1.100    11.003    transmisor/next_state
    SLICE_X34Y2          FDRE                                         r  transmisor/FSM_onehot_next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.919ns  (logic 0.905ns (15.289%)  route 5.014ns (84.711%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.563     5.084    etapa_if/CLK
    SLICE_X47Y12         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=76, routed)          3.317     8.858    transmisor/out
    SLICE_X39Y2          LUT3 (Prop_lut3_I1_O)        0.117     8.975 r  transmisor/next_instruction[25]_i_1/O
                         net (fo=11, routed)          0.596     9.571    transmisor/next_instruction
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.332     9.903 r  transmisor/FSM_onehot_next_state[10]_i_1__0/O
                         net (fo=11, routed)          1.100    11.003    transmisor/next_state
    SLICE_X34Y2          FDRE                                         r  transmisor/FSM_onehot_next_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.919ns  (logic 0.905ns (15.289%)  route 5.014ns (84.711%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.563     5.084    etapa_if/CLK
    SLICE_X47Y12         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=76, routed)          3.317     8.858    transmisor/out
    SLICE_X39Y2          LUT3 (Prop_lut3_I1_O)        0.117     8.975 r  transmisor/next_instruction[25]_i_1/O
                         net (fo=11, routed)          0.596     9.571    transmisor/next_instruction
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.332     9.903 r  transmisor/FSM_onehot_next_state[10]_i_1__0/O
                         net (fo=11, routed)          1.100    11.003    transmisor/next_state
    SLICE_X34Y2          FDRE                                         r  transmisor/FSM_onehot_next_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.729ns  (logic 0.905ns (15.797%)  route 4.824ns (84.203%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.563     5.084    etapa_if/CLK
    SLICE_X47Y12         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=76, routed)          3.317     8.858    transmisor/out
    SLICE_X39Y2          LUT3 (Prop_lut3_I1_O)        0.117     8.975 r  transmisor/next_instruction[25]_i_1/O
                         net (fo=11, routed)          0.596     9.571    transmisor/next_instruction
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.332     9.903 r  transmisor/FSM_onehot_next_state[10]_i_1__0/O
                         net (fo=11, routed)          0.910    10.813    transmisor/next_state
    SLICE_X35Y1          FDRE                                         r  transmisor/FSM_onehot_next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.592ns  (logic 0.905ns (16.183%)  route 4.687ns (83.817%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.563     5.084    etapa_if/CLK
    SLICE_X47Y12         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=76, routed)          3.317     8.858    transmisor/out
    SLICE_X39Y2          LUT3 (Prop_lut3_I1_O)        0.117     8.975 r  transmisor/next_instruction[25]_i_1/O
                         net (fo=11, routed)          0.596     9.571    transmisor/next_instruction
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.332     9.903 r  transmisor/FSM_onehot_next_state[10]_i_1__0/O
                         net (fo=11, routed)          0.773    10.676    transmisor/next_state
    SLICE_X38Y2          FDRE                                         r  transmisor/FSM_onehot_next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.559     1.442    receptor/CLK
    SLICE_X52Y31         FDRE                                         r  receptor/FSM_onehot_present_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  receptor/FSM_onehot_present_state_reg[5]/Q
                         net (fo=3, routed)           0.059     1.649    receptor/FSM_onehot_present_state_reg_n_0_[5]
    SLICE_X53Y31         FDRE                                         r  receptor/FSM_onehot_next_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.148ns (51.899%)  route 0.137ns (48.101%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.559     1.442    receptor/CLK
    SLICE_X52Y31         FDRE                                         r  receptor/FSM_onehot_present_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  receptor/FSM_onehot_present_state_reg[8]/Q
                         net (fo=3, routed)           0.137     1.727    receptor/FSM_onehot_present_state_reg_n_0_[8]
    SLICE_X52Y30         FDRE                                         r  receptor/FSM_onehot_next_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.164ns (56.923%)  route 0.124ns (43.077%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    transmisor/CLK
    SLICE_X34Y3          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  transmisor/FSM_onehot_present_state_reg[6]/Q
                         net (fo=3, routed)           0.124     1.733    transmisor/FSM_onehot_present_state_reg_n_0_[6]
    SLICE_X34Y2          FDRE                                         r  transmisor/FSM_onehot_next_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.564     1.447    transmisor/CLK
    SLICE_X38Y1          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  transmisor/FSM_onehot_present_state_reg[2]/Q
                         net (fo=3, routed)           0.124     1.735    transmisor/FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X38Y2          FDRE                                         r  transmisor/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.148ns (50.292%)  route 0.146ns (49.708%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.559     1.442    receptor/CLK
    SLICE_X52Y31         FDRE                                         r  receptor/FSM_onehot_present_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  receptor/FSM_onehot_present_state_reg[6]/Q
                         net (fo=3, routed)           0.146     1.736    receptor/FSM_onehot_present_state_reg_n_0_[6]
    SLICE_X52Y30         FDRE                                         r  receptor/FSM_onehot_next_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.189ns (62.671%)  route 0.113ns (37.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.554     1.437    i_clk_IBUF_BUFG
    SLICE_X55Y23         FDSE                                         r  FSM_onehot_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDSE (Prop_fdse_C_Q)         0.141     1.578 r  FSM_onehot_present_state_reg[0]/Q
                         net (fo=13, routed)          0.113     1.691    FSM_onehot_present_state_reg_n_0_[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I2_O)        0.048     1.739 r  FSM_onehot_next_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.739    FSM_onehot_next_state[1]_i_1__0_n_0
    SLICE_X54Y23         FDRE                                         r  FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.164ns (55.174%)  route 0.133ns (44.826%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.563     1.446    transmisor/CLK
    SLICE_X34Y1          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  transmisor/FSM_onehot_present_state_reg[4]/Q
                         net (fo=3, routed)           0.133     1.743    transmisor/FSM_onehot_present_state_reg_n_0_[4]
    SLICE_X34Y2          FDRE                                         r  transmisor/FSM_onehot_next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.141ns (41.119%)  route 0.202ns (58.881%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.554     1.437    i_clk_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  FSM_onehot_present_state_reg[1]/Q
                         net (fo=12, routed)          0.202     1.780    wea0
    SLICE_X54Y23         FDRE                                         r  FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.148ns (43.743%)  route 0.190ns (56.257%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.564     1.447    transmisor/CLK
    SLICE_X38Y1          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.148     1.595 r  transmisor/FSM_onehot_present_state_reg[8]/Q
                         net (fo=3, routed)           0.190     1.785    transmisor/FSM_onehot_present_state_reg_n_0_[8]
    SLICE_X37Y1          FDRE                                         r  transmisor/FSM_onehot_next_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.148ns (42.994%)  route 0.196ns (57.006%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.559     1.442    receptor/CLK
    SLICE_X52Y31         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  receptor/FSM_onehot_present_state_reg[7]/Q
                         net (fo=3, routed)           0.196     1.786    receptor/FSM_onehot_present_state_reg_n_0_[7]
    SLICE_X53Y31         FDRE                                         r  receptor/FSM_onehot_next_state_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1201 Endpoints
Min Delay          1201 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[10][10]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.374ns  (logic 1.441ns (19.547%)  route 5.932ns (80.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 10.258 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        5.932     7.374    etapa_id/gp/SS[0]
    SLICE_X38Y11         FDRE                                         r  etapa_id/gp/registros_reg[10][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.442    10.258    etapa_id/gp/i_clk
    SLICE_X38Y11         FDRE                                         r  etapa_id/gp/registros_reg[10][10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[10][14]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.374ns  (logic 1.441ns (19.547%)  route 5.932ns (80.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 10.258 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        5.932     7.374    etapa_id/gp/SS[0]
    SLICE_X38Y11         FDRE                                         r  etapa_id/gp/registros_reg[10][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.442    10.258    etapa_id/gp/i_clk
    SLICE_X38Y11         FDRE                                         r  etapa_id/gp/registros_reg[10][14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[10][20]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.374ns  (logic 1.441ns (19.547%)  route 5.932ns (80.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 10.258 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        5.932     7.374    etapa_id/gp/SS[0]
    SLICE_X38Y11         FDRE                                         r  etapa_id/gp/registros_reg[10][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.442    10.258    etapa_id/gp/i_clk
    SLICE_X38Y11         FDRE                                         r  etapa_id/gp/registros_reg[10][20]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[10][2]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.374ns  (logic 1.441ns (19.547%)  route 5.932ns (80.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 10.258 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        5.932     7.374    etapa_id/gp/SS[0]
    SLICE_X38Y11         FDRE                                         r  etapa_id/gp/registros_reg[10][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.442    10.258    etapa_id/gp/i_clk
    SLICE_X38Y11         FDRE                                         r  etapa_id/gp/registros_reg[10][2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[10][6]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.374ns  (logic 1.441ns (19.547%)  route 5.932ns (80.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 10.258 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        5.932     7.374    etapa_id/gp/SS[0]
    SLICE_X38Y11         FDRE                                         r  etapa_id/gp/registros_reg[10][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.442    10.258    etapa_id/gp/i_clk
    SLICE_X38Y11         FDRE                                         r  etapa_id/gp/registros_reg[10][6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[25][10]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.374ns  (logic 1.441ns (19.547%)  route 5.932ns (80.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 10.258 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        5.932     7.374    etapa_id/gp/SS[0]
    SLICE_X39Y11         FDRE                                         r  etapa_id/gp/registros_reg[25][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.442    10.258    etapa_id/gp/i_clk
    SLICE_X39Y11         FDRE                                         r  etapa_id/gp/registros_reg[25][10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[25][8]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.374ns  (logic 1.441ns (19.547%)  route 5.932ns (80.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 10.258 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        5.932     7.374    etapa_id/gp/SS[0]
    SLICE_X39Y11         FDRE                                         r  etapa_id/gp/registros_reg[25][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.442    10.258    etapa_id/gp/i_clk
    SLICE_X39Y11         FDRE                                         r  etapa_id/gp/registros_reg[25][8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[6][20]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.089ns  (logic 1.441ns (20.332%)  route 5.647ns (79.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.263ns = ( 10.263 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        5.647     7.089    etapa_id/gp/SS[0]
    SLICE_X48Y12         FDRE                                         r  etapa_id/gp/registros_reg[6][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.447    10.263    etapa_id/gp/i_clk
    SLICE_X48Y12         FDRE                                         r  etapa_id/gp/registros_reg[6][20]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[11][23]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.037ns  (logic 1.441ns (20.481%)  route 5.596ns (79.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 10.259 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        5.596     7.037    etapa_id/gp/SS[0]
    SLICE_X46Y14         FDRE                                         r  etapa_id/gp/registros_reg[11][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.443    10.259    etapa_id/gp/i_clk
    SLICE_X46Y14         FDRE                                         r  etapa_id/gp/registros_reg[11][23]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[11][4]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.037ns  (logic 1.441ns (20.481%)  route 5.596ns (79.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 10.259 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        5.596     7.037    etapa_id/gp/SS[0]
    SLICE_X46Y14         FDRE                                         r  etapa_id/gp/registros_reg[11][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1607, routed)        1.443    10.259    etapa_id/gp/i_clk
    SLICE_X46Y14         FDRE                                         r  etapa_id/gp/registros_reg[11][4]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[8]/C
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/FSM_onehot_next_state_reg[8]/Q
                         net (fo=1, routed)           0.102     0.243    transmisor/FSM_onehot_next_state_reg_n_0_[8]
    SLICE_X38Y1          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.833     1.960    transmisor/CLK
    SLICE_X38Y1          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[8]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[0]/C
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.102     0.243    receptor/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X52Y31         FDSE                                         r  receptor/FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.828     1.955    receptor/CLK
    SLICE_X52Y31         FDSE                                         r  receptor/FSM_onehot_present_state_reg[0]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[6]/C
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[6]/Q
                         net (fo=1, routed)           0.116     0.257    receptor/FSM_onehot_next_state_reg_n_0_[6]
    SLICE_X52Y31         FDRE                                         r  receptor/FSM_onehot_present_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.828     1.955    receptor/CLK
    SLICE_X52Y31         FDRE                                         r  receptor/FSM_onehot_present_state_reg[6]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[5]/C
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/FSM_onehot_next_state_reg[5]/Q
                         net (fo=1, routed)           0.112     0.276    transmisor/FSM_onehot_next_state_reg_n_0_[5]
    SLICE_X34Y3          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.831     1.958    transmisor/CLK
    SLICE_X34Y3          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[5]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[6]/C
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/FSM_onehot_next_state_reg[6]/Q
                         net (fo=1, routed)           0.112     0.276    transmisor/FSM_onehot_next_state_reg_n_0_[6]
    SLICE_X34Y3          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.831     1.958    transmisor/CLK
    SLICE_X34Y3          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[6]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[7]/C
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/FSM_onehot_next_state_reg[7]/Q
                         net (fo=1, routed)           0.112     0.276    transmisor/FSM_onehot_next_state_reg_n_0_[7]
    SLICE_X34Y3          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.831     1.958    transmisor/CLK
    SLICE_X34Y3          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[7]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.383%)  route 0.112ns (40.617%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[0]/C
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.112     0.276    transmisor/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X38Y1          FDSE                                         r  transmisor/FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.833     1.960    transmisor/CLK
    SLICE_X38Y1          FDSE                                         r  transmisor/FSM_onehot_present_state_reg[0]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[9]/C
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/FSM_onehot_next_state_reg[9]/Q
                         net (fo=1, routed)           0.155     0.296    transmisor/FSM_onehot_next_state_reg_n_0_[9]
    SLICE_X38Y1          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.833     1.960    transmisor/CLK
    SLICE_X38Y1          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/C

Slack:                    inf
  Source:                 instruccion_para_guardar_reg[15]/C
                            (rising edge-triggered cell FDSE)
  Destination:            etapa_if/mem_inst/BRAM_reg_0/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.741%)  route 0.171ns (57.259%))
  Logic Levels:           1  (FDSE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDSE                         0.000     0.000 r  instruccion_para_guardar_reg[15]/C
    SLICE_X51Y19         FDSE (Prop_fdse_C_Q)         0.128     0.128 r  instruccion_para_guardar_reg[15]/Q
                         net (fo=1, routed)           0.171     0.299    etapa_if/mem_inst/i_instruccion_carga[15]
    RAMB36_X1Y3          RAMB36E1                                     r  etapa_if/mem_inst/BRAM_reg_0/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.869     1.997    etapa_if/mem_inst/CLK
    RAMB36_X1Y3          RAMB36E1                                     r  etapa_if/mem_inst/BRAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 instruccion_para_guardar_reg[11]/C
                            (rising edge-triggered cell FDSE)
  Destination:            etapa_if/mem_inst/BRAM_reg_0/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.734%)  route 0.167ns (54.266%))
  Logic Levels:           1  (FDSE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDSE                         0.000     0.000 r  instruccion_para_guardar_reg[11]/C
    SLICE_X51Y19         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  instruccion_para_guardar_reg[11]/Q
                         net (fo=1, routed)           0.167     0.308    etapa_if/mem_inst/i_instruccion_carga[11]
    RAMB36_X1Y3          RAMB36E1                                     r  etapa_if/mem_inst/BRAM_reg_0/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.869     1.997    etapa_if/mem_inst/CLK
    RAMB36_X1Y3          RAMB36E1                                     r  etapa_if/mem_inst/BRAM_reg_0/CLKARDCLK





