

================================================================
== Vitis HLS Report for 'blockmatmul_Pipeline_ps_i'
================================================================
* Date:           Wed Apr 12 06:50:50 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      273|      273|  2.730 us|  2.730 us|  273|  273|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ps_i    |      271|      271|        32|         16|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    769|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   48|    2640|    800|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    393|    -|
|Register         |        -|    -|    1281|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   48|    3921|   1962|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   21|       3|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U4   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U5   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U6   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U7   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U8   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U9   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U10  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U11  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U12  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U13  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U14  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U15  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U16  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U17  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U18  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U19  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |Total                   |                    |        0|  48| 2640| 800|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln26_fu_391_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln28_10_fu_635_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln28_11_fu_645_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln28_12_fu_702_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln28_13_fu_707_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln28_14_fu_712_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln28_15_fu_717_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln28_1_fu_556_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_2_fu_565_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_3_fu_574_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_4_fu_582_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_5_fu_590_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_6_fu_598_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_7_fu_607_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_8_fu_616_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_9_fu_626_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_fu_527_p2     |         +|   0|  0|  39|          32|          32|
    |icmp_ln26_fu_385_p2    |      icmp|   0|  0|  10|           5|           6|
    |or_ln28_10_fu_546_p2   |        or|   0|  0|   8|           8|           4|
    |or_ln28_11_fu_662_p2   |        or|   0|  0|   8|           8|           4|
    |or_ln28_12_fu_672_p2   |        or|   0|  0|   8|           8|           4|
    |or_ln28_13_fu_682_p2   |        or|   0|  0|   8|           8|           4|
    |or_ln28_14_fu_692_p2   |        or|   0|  0|   8|           8|           4|
    |or_ln28_1_fu_439_p2    |        or|   0|  0|   8|           8|           2|
    |or_ln28_2_fu_449_p2    |        or|   0|  0|   8|           8|           2|
    |or_ln28_3_fu_459_p2    |        or|   0|  0|   8|           8|           3|
    |or_ln28_4_fu_469_p2    |        or|   0|  0|   8|           8|           3|
    |or_ln28_5_fu_483_p2    |        or|   0|  0|   8|           8|           3|
    |or_ln28_6_fu_493_p2    |        or|   0|  0|   8|           8|           3|
    |or_ln28_7_fu_507_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln28_8_fu_517_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln28_9_fu_536_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln28_fu_423_p2      |        or|   0|  0|   8|           8|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 769|         643|         570|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |AB_address0              |  81|         17|    8|        136|
    |AB_address1              |  81|         17|    8|        136|
    |AB_d0                    |  48|          9|   32|        288|
    |AB_d1                    |  48|          9|   32|        288|
    |ap_NS_fsm                |  81|         17|    1|         17|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    5|         10|
    |i_fu_104                 |   9|          2|    5|         10|
    |reg_364                  |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 393|         81|  126|        955|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |AB_addr_10_reg_942           |   4|   0|    8|          4|
    |AB_addr_11_reg_947           |   4|   0|    8|          4|
    |AB_addr_12_reg_1063          |   4|   0|    8|          4|
    |AB_addr_13_reg_1069          |   4|   0|    8|          4|
    |AB_addr_14_reg_1074          |   4|   0|    8|          4|
    |AB_addr_15_reg_1080          |   4|   0|    8|          4|
    |AB_addr_1_reg_841            |   4|   0|    8|          4|
    |AB_addr_2_reg_846            |   4|   0|    8|          4|
    |AB_addr_3_reg_851            |   4|   0|    8|          4|
    |AB_addr_4_reg_876            |   4|   0|    8|          4|
    |AB_addr_5_reg_881            |   4|   0|    8|          4|
    |AB_addr_6_reg_891            |   4|   0|    8|          4|
    |AB_addr_7_reg_896            |   4|   0|    8|          4|
    |AB_addr_8_reg_916            |   4|   0|    8|          4|
    |AB_addr_9_reg_921            |   4|   0|    8|          4|
    |AB_addr_reg_836              |   4|   0|    8|          4|
    |AB_load_11_reg_978           |  32|   0|   32|          0|
    |AB_load_3_reg_886            |  32|   0|   32|          0|
    |AB_load_4_reg_906            |  32|   0|   32|          0|
    |AB_load_5_reg_911            |  32|   0|   32|          0|
    |AB_load_7_reg_937            |  32|   0|   32|          0|
    |AB_load_9_reg_963            |  32|   0|   32|          0|
    |A_load_reg_856               |  32|   0|   32|          0|
    |add_ln28_12_reg_1085         |  32|   0|   32|          0|
    |add_ln28_13_reg_1090         |  32|   0|   32|          0|
    |add_ln28_14_reg_1095         |  32|   0|   32|          0|
    |add_ln28_15_reg_1100         |  32|   0|   32|          0|
    |add_ln28_1_reg_953           |  32|   0|   32|          0|
    |add_ln28_2_reg_968           |  32|   0|   32|          0|
    |add_ln28_3_reg_983           |  32|   0|   32|          0|
    |add_ln28_4_reg_993           |  32|   0|   32|          0|
    |add_ln28_5_reg_1003          |  32|   0|   32|          0|
    |add_ln28_6_reg_1013          |  32|   0|   32|          0|
    |add_ln28_reg_927             |  32|   0|   32|          0|
    |ap_CS_fsm                    |  16|   0|   16|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_104                     |   5|   0|    5|          0|
    |icmp_ln26_reg_809            |   1|   0|    1|          0|
    |mul_ln28_10_reg_1033         |  32|   0|   32|          0|
    |mul_ln28_11_reg_1038         |  32|   0|   32|          0|
    |mul_ln28_12_reg_1043         |  32|   0|   32|          0|
    |mul_ln28_13_reg_1048         |  32|   0|   32|          0|
    |mul_ln28_14_reg_1053         |  32|   0|   32|          0|
    |mul_ln28_15_reg_1058         |  32|   0|   32|          0|
    |mul_ln28_1_reg_932           |  32|   0|   32|          0|
    |mul_ln28_2_reg_958           |  32|   0|   32|          0|
    |mul_ln28_3_reg_973           |  32|   0|   32|          0|
    |mul_ln28_4_reg_988           |  32|   0|   32|          0|
    |mul_ln28_5_reg_998           |  32|   0|   32|          0|
    |mul_ln28_6_reg_1008          |  32|   0|   32|          0|
    |mul_ln28_7_reg_1018          |  32|   0|   32|          0|
    |mul_ln28_8_reg_1023          |  32|   0|   32|          0|
    |mul_ln28_9_reg_1028          |  32|   0|   32|          0|
    |mul_ln28_reg_901             |  32|   0|   32|          0|
    |reg_360                      |  32|   0|   32|          0|
    |reg_364                      |  32|   0|   32|          0|
    |reg_369                      |  32|   0|   32|          0|
    |tmp_s_reg_818                |   4|   0|    8|          4|
    |tmp_s_reg_818_pp0_iter1_reg  |   4|   0|    8|          4|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1281|   0| 1353|         72|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-------------+-----+-----+------------+---------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_ps_i|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_ps_i|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_ps_i|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_ps_i|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_ps_i|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_ps_i|  return value|
|zext_ln23    |   in|    6|     ap_none|                  zext_ln23|        scalar|
|AB_address0  |  out|    8|   ap_memory|                         AB|         array|
|AB_ce0       |  out|    1|   ap_memory|                         AB|         array|
|AB_we0       |  out|    1|   ap_memory|                         AB|         array|
|AB_d0        |  out|   32|   ap_memory|                         AB|         array|
|AB_q0        |   in|   32|   ap_memory|                         AB|         array|
|AB_address1  |  out|    8|   ap_memory|                         AB|         array|
|AB_ce1       |  out|    1|   ap_memory|                         AB|         array|
|AB_we1       |  out|    1|   ap_memory|                         AB|         array|
|AB_d1        |  out|   32|   ap_memory|                         AB|         array|
|AB_q1        |   in|   32|   ap_memory|                         AB|         array|
|tmp_a_0      |   in|   32|     ap_none|                    tmp_a_0|        scalar|
|tmp_a_1      |   in|   32|     ap_none|                    tmp_a_1|        scalar|
|tmp_a_2      |   in|   32|     ap_none|                    tmp_a_2|        scalar|
|tmp_a_3      |   in|   32|     ap_none|                    tmp_a_3|        scalar|
|tmp_a_4      |   in|   32|     ap_none|                    tmp_a_4|        scalar|
|tmp_a_5      |   in|   32|     ap_none|                    tmp_a_5|        scalar|
|tmp_a_6      |   in|   32|     ap_none|                    tmp_a_6|        scalar|
|tmp_a_7      |   in|   32|     ap_none|                    tmp_a_7|        scalar|
|tmp_a_8      |   in|   32|     ap_none|                    tmp_a_8|        scalar|
|tmp_a_9      |   in|   32|     ap_none|                    tmp_a_9|        scalar|
|tmp_a_10     |   in|   32|     ap_none|                   tmp_a_10|        scalar|
|tmp_a_11     |   in|   32|     ap_none|                   tmp_a_11|        scalar|
|tmp_a_12     |   in|   32|     ap_none|                   tmp_a_12|        scalar|
|tmp_a_13     |   in|   32|     ap_none|                   tmp_a_13|        scalar|
|tmp_a_14     |   in|   32|     ap_none|                   tmp_a_14|        scalar|
|tmp_a_15     |   in|   32|     ap_none|                   tmp_a_15|        scalar|
|A_address0   |  out|   10|   ap_memory|                          A|         array|
|A_ce0        |  out|    1|   ap_memory|                          A|         array|
|A_q0         |   in|   32|   ap_memory|                          A|         array|
+-------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 16, D = 32, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 35 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_a_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_15"   --->   Operation 36 'read' 'tmp_a_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_a_14_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_14"   --->   Operation 37 'read' 'tmp_a_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_a_13_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_13"   --->   Operation 38 'read' 'tmp_a_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_a_12_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_12"   --->   Operation 39 'read' 'tmp_a_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_a_11_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_11"   --->   Operation 40 'read' 'tmp_a_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_a_10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_10"   --->   Operation 41 'read' 'tmp_a_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_a_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_9"   --->   Operation 42 'read' 'tmp_a_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_a_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_8"   --->   Operation 43 'read' 'tmp_a_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_a_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_7"   --->   Operation 44 'read' 'tmp_a_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_a_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_6"   --->   Operation 45 'read' 'tmp_a_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_a_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_5"   --->   Operation 46 'read' 'tmp_a_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_a_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_4"   --->   Operation 47 'read' 'tmp_a_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_a_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_3"   --->   Operation 48 'read' 'tmp_a_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_a_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_2"   --->   Operation 49 'read' 'tmp_a_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_a_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_1"   --->   Operation 50 'read' 'tmp_a_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_a_0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_0"   --->   Operation 51 'read' 'tmp_a_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln23_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln23"   --->   Operation 52 'read' 'zext_ln23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ps_j"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i"   --->   Operation 55 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%empty = trunc i5 %i_1"   --->   Operation 56 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.36ns)   --->   "%icmp_ln26 = icmp_eq  i5 %i_1, i5 16" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 58 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 59 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %i_1, i5 1" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 60 'add' 'add_ln26' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %ps_j.split, void %for.inc48.exitStub" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 61 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty, i6 %zext_ln23_read"   --->   Operation 62 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %tmp"   --->   Operation 63 'zext' 'p_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %p_cast"   --->   Operation 64 'getelementptr' 'A_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty, i4 0" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 65 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i8 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 66 'zext' 'zext_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr i32 %AB, i64 0, i64 %zext_ln28" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 67 'getelementptr' 'AB_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln28 = or i8 %tmp_s, i8 1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 68 'or' 'or_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i8 %or_ln28" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 69 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%AB_addr_1 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 70 'getelementptr' 'AB_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (3.25ns)   --->   "%A_load = load i10 %A_addr"   --->   Operation 71 'load' 'A_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 72 [2/2] (3.25ns)   --->   "%AB_load = load i8 %AB_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 72 'load' 'AB_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 73 [2/2] (3.25ns)   --->   "%AB_load_1 = load i8 %AB_addr_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 73 'load' 'AB_load_1' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln26 = store i5 %add_ln26, i5 %i" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 74 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln28_1 = or i8 %tmp_s, i8 2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 75 'or' 'or_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i8 %or_ln28_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 76 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%AB_addr_2 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 77 'getelementptr' 'AB_addr_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%or_ln28_2 = or i8 %tmp_s, i8 3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 78 'or' 'or_ln28_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i8 %or_ln28_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 79 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%AB_addr_3 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 80 'getelementptr' 'AB_addr_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 81 [1/2] (3.25ns)   --->   "%A_load = load i10 %A_addr"   --->   Operation 81 'load' 'A_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 82 [1/2] (3.25ns)   --->   "%AB_load = load i8 %AB_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 82 'load' 'AB_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 83 [1/2] (3.25ns)   --->   "%AB_load_1 = load i8 %AB_addr_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 83 'load' 'AB_load_1' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 84 [2/2] (3.25ns)   --->   "%AB_load_2 = load i8 %AB_addr_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 84 'load' 'AB_load_2' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 85 [2/2] (3.25ns)   --->   "%AB_load_3 = load i8 %AB_addr_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 85 'load' 'AB_load_3' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln28_3 = or i8 %tmp_s, i8 4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 86 'or' 'or_ln28_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i8 %or_ln28_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 87 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%AB_addr_4 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 88 'getelementptr' 'AB_addr_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln28_4 = or i8 %tmp_s, i8 5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 89 'or' 'or_ln28_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i8 %or_ln28_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 90 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%AB_addr_5 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 91 'getelementptr' 'AB_addr_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 92 [2/2] (6.91ns)   --->   "%mul_ln28 = mul i32 %A_load, i32 %tmp_a_0_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 92 'mul' 'mul_ln28' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/2] (3.25ns)   --->   "%AB_load_2 = load i8 %AB_addr_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 93 'load' 'AB_load_2' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 94 [1/2] (3.25ns)   --->   "%AB_load_3 = load i8 %AB_addr_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 94 'load' 'AB_load_3' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 95 [2/2] (3.25ns)   --->   "%AB_load_4 = load i8 %AB_addr_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 95 'load' 'AB_load_4' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 96 [2/2] (3.25ns)   --->   "%AB_load_5 = load i8 %AB_addr_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 96 'load' 'AB_load_5' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%or_ln28_5 = or i8 %tmp_s, i8 6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 97 'or' 'or_ln28_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i8 %or_ln28_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 98 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%AB_addr_6 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 99 'getelementptr' 'AB_addr_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln28_6 = or i8 %tmp_s, i8 7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 100 'or' 'or_ln28_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i8 %or_ln28_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 101 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%AB_addr_7 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 102 'getelementptr' 'AB_addr_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 103 [1/2] (6.91ns)   --->   "%mul_ln28 = mul i32 %A_load, i32 %tmp_a_0_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 103 'mul' 'mul_ln28' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [2/2] (6.91ns)   --->   "%mul_ln28_1 = mul i32 %A_load, i32 %tmp_a_1_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 104 'mul' 'mul_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/2] (3.25ns)   --->   "%AB_load_4 = load i8 %AB_addr_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 105 'load' 'AB_load_4' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 106 [1/2] (3.25ns)   --->   "%AB_load_5 = load i8 %AB_addr_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 106 'load' 'AB_load_5' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 107 [2/2] (3.25ns)   --->   "%AB_load_6 = load i8 %AB_addr_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 107 'load' 'AB_load_6' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 108 [2/2] (3.25ns)   --->   "%AB_load_7 = load i8 %AB_addr_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 108 'load' 'AB_load_7' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%or_ln28_7 = or i8 %tmp_s, i8 8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 109 'or' 'or_ln28_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i8 %or_ln28_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 110 'zext' 'zext_ln28_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%AB_addr_8 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 111 'getelementptr' 'AB_addr_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln28_8 = or i8 %tmp_s, i8 9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 112 'or' 'or_ln28_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i8 %or_ln28_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 113 'zext' 'zext_ln28_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%AB_addr_9 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 114 'getelementptr' 'AB_addr_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (2.55ns)   --->   "%add_ln28 = add i32 %AB_load, i32 %mul_ln28" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 115 'add' 'add_ln28' <Predicate = (!icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/2] (6.91ns)   --->   "%mul_ln28_1 = mul i32 %A_load, i32 %tmp_a_1_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 116 'mul' 'mul_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [2/2] (6.91ns)   --->   "%mul_ln28_2 = mul i32 %A_load, i32 %tmp_a_2_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 117 'mul' 'mul_ln28_2' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/2] (3.25ns)   --->   "%AB_load_6 = load i8 %AB_addr_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 118 'load' 'AB_load_6' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 119 [1/2] (3.25ns)   --->   "%AB_load_7 = load i8 %AB_addr_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 119 'load' 'AB_load_7' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 120 [2/2] (3.25ns)   --->   "%AB_load_8 = load i8 %AB_addr_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 120 'load' 'AB_load_8' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 121 [2/2] (3.25ns)   --->   "%AB_load_9 = load i8 %AB_addr_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 121 'load' 'AB_load_9' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%or_ln28_9 = or i8 %tmp_s, i8 10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 122 'or' 'or_ln28_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln28_10 = zext i8 %or_ln28_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 123 'zext' 'zext_ln28_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%AB_addr_10 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 124 'getelementptr' 'AB_addr_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln28_10 = or i8 %tmp_s, i8 11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 125 'or' 'or_ln28_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln28_11 = zext i8 %or_ln28_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 126 'zext' 'zext_ln28_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%AB_addr_11 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 127 'getelementptr' 'AB_addr_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (2.55ns)   --->   "%add_ln28_1 = add i32 %AB_load_1, i32 %mul_ln28_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 128 'add' 'add_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/2] (6.91ns)   --->   "%mul_ln28_2 = mul i32 %A_load, i32 %tmp_a_2_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 129 'mul' 'mul_ln28_2' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [2/2] (6.91ns)   --->   "%mul_ln28_3 = mul i32 %A_load, i32 %tmp_a_3_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 130 'mul' 'mul_ln28_3' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/2] (3.25ns)   --->   "%AB_load_8 = load i8 %AB_addr_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 131 'load' 'AB_load_8' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 132 [1/2] (3.25ns)   --->   "%AB_load_9 = load i8 %AB_addr_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 132 'load' 'AB_load_9' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 133 [2/2] (3.25ns)   --->   "%AB_load_10 = load i8 %AB_addr_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 133 'load' 'AB_load_10' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 134 [2/2] (3.25ns)   --->   "%AB_load_11 = load i8 %AB_addr_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 134 'load' 'AB_load_11' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 135 [1/1] (2.55ns)   --->   "%add_ln28_2 = add i32 %AB_load_2, i32 %mul_ln28_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 135 'add' 'add_ln28_2' <Predicate = (!icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/2] (6.91ns)   --->   "%mul_ln28_3 = mul i32 %A_load, i32 %tmp_a_3_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 136 'mul' 'mul_ln28_3' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [2/2] (6.91ns)   --->   "%mul_ln28_4 = mul i32 %A_load, i32 %tmp_a_4_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 137 'mul' 'mul_ln28_4' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/2] (3.25ns)   --->   "%AB_load_10 = load i8 %AB_addr_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 138 'load' 'AB_load_10' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 139 [1/2] (3.25ns)   --->   "%AB_load_11 = load i8 %AB_addr_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 139 'load' 'AB_load_11' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 140 [1/1] (2.55ns)   --->   "%add_ln28_3 = add i32 %AB_load_3, i32 %mul_ln28_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 140 'add' 'add_ln28_3' <Predicate = (!icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/2] (6.91ns)   --->   "%mul_ln28_4 = mul i32 %A_load, i32 %tmp_a_4_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 141 'mul' 'mul_ln28_4' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [2/2] (6.91ns)   --->   "%mul_ln28_5 = mul i32 %A_load, i32 %tmp_a_5_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 142 'mul' 'mul_ln28_5' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 143 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28, i8 %AB_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 143 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 144 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_1, i8 %AB_addr_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 144 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 145 [1/1] (2.55ns)   --->   "%add_ln28_4 = add i32 %AB_load_4, i32 %mul_ln28_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 145 'add' 'add_ln28_4' <Predicate = (!icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/2] (6.91ns)   --->   "%mul_ln28_5 = mul i32 %A_load, i32 %tmp_a_5_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 146 'mul' 'mul_ln28_5' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [2/2] (6.91ns)   --->   "%mul_ln28_6 = mul i32 %A_load, i32 %tmp_a_6_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 147 'mul' 'mul_ln28_6' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 148 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_2, i8 %AB_addr_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 148 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 149 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_3, i8 %AB_addr_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 149 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 150 [1/1] (2.55ns)   --->   "%add_ln28_5 = add i32 %AB_load_5, i32 %mul_ln28_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 150 'add' 'add_ln28_5' <Predicate = (!icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/2] (6.91ns)   --->   "%mul_ln28_6 = mul i32 %A_load, i32 %tmp_a_6_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 151 'mul' 'mul_ln28_6' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [2/2] (6.91ns)   --->   "%mul_ln28_7 = mul i32 %A_load, i32 %tmp_a_7_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 152 'mul' 'mul_ln28_7' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 153 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_4, i8 %AB_addr_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 153 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 154 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_5, i8 %AB_addr_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 154 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 155 [1/1] (2.55ns)   --->   "%add_ln28_6 = add i32 %AB_load_6, i32 %mul_ln28_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 155 'add' 'add_ln28_6' <Predicate = (!icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/2] (6.91ns)   --->   "%mul_ln28_7 = mul i32 %A_load, i32 %tmp_a_7_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 156 'mul' 'mul_ln28_7' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 157 [2/2] (6.91ns)   --->   "%mul_ln28_8 = mul i32 %A_load, i32 %tmp_a_8_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 157 'mul' 'mul_ln28_8' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 158 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_6, i8 %AB_addr_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 158 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 159 [1/1] (2.55ns)   --->   "%add_ln28_7 = add i32 %AB_load_7, i32 %mul_ln28_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 159 'add' 'add_ln28_7' <Predicate = (!icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_7, i8 %AB_addr_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 160 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 161 [1/2] (6.91ns)   --->   "%mul_ln28_8 = mul i32 %A_load, i32 %tmp_a_8_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 161 'mul' 'mul_ln28_8' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [2/2] (6.91ns)   --->   "%mul_ln28_9 = mul i32 %A_load, i32 %tmp_a_9_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 162 'mul' 'mul_ln28_9' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 163 [1/1] (2.55ns)   --->   "%add_ln28_8 = add i32 %AB_load_8, i32 %mul_ln28_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 163 'add' 'add_ln28_8' <Predicate = (!icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_8, i8 %AB_addr_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 164 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 165 [1/2] (6.91ns)   --->   "%mul_ln28_9 = mul i32 %A_load, i32 %tmp_a_9_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 165 'mul' 'mul_ln28_9' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [2/2] (6.91ns)   --->   "%mul_ln28_10 = mul i32 %A_load, i32 %tmp_a_10_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 166 'mul' 'mul_ln28_10' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 167 [1/1] (2.55ns)   --->   "%add_ln28_9 = add i32 %AB_load_9, i32 %mul_ln28_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 167 'add' 'add_ln28_9' <Predicate = (!icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 168 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_9, i8 %AB_addr_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 168 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 169 [1/2] (6.91ns)   --->   "%mul_ln28_10 = mul i32 %A_load, i32 %tmp_a_10_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 169 'mul' 'mul_ln28_10' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 170 [2/2] (6.91ns)   --->   "%mul_ln28_11 = mul i32 %A_load, i32 %tmp_a_11_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 170 'mul' 'mul_ln28_11' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 171 [1/1] (2.55ns)   --->   "%add_ln28_10 = add i32 %AB_load_10, i32 %mul_ln28_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 171 'add' 'add_ln28_10' <Predicate = (!icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 172 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_10, i8 %AB_addr_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 172 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 173 [1/2] (6.91ns)   --->   "%mul_ln28_11 = mul i32 %A_load, i32 %tmp_a_11_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 173 'mul' 'mul_ln28_11' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [2/2] (6.91ns)   --->   "%mul_ln28_12 = mul i32 %A_load, i32 %tmp_a_12_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 174 'mul' 'mul_ln28_12' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.91>
ST_16 : Operation 175 [1/1] (2.55ns)   --->   "%add_ln28_11 = add i32 %AB_load_11, i32 %mul_ln28_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 175 'add' 'add_ln28_11' <Predicate = (!icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_11, i8 %AB_addr_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 176 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 177 [1/2] (6.91ns)   --->   "%mul_ln28_12 = mul i32 %A_load, i32 %tmp_a_12_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 177 'mul' 'mul_ln28_12' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 178 [2/2] (6.91ns)   --->   "%mul_ln28_13 = mul i32 %A_load, i32 %tmp_a_13_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 178 'mul' 'mul_ln28_13' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 214 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.91>
ST_17 : Operation 179 [1/2] (6.91ns)   --->   "%mul_ln28_13 = mul i32 %A_load, i32 %tmp_a_13_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 179 'mul' 'mul_ln28_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 180 [2/2] (6.91ns)   --->   "%mul_ln28_14 = mul i32 %A_load, i32 %tmp_a_14_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 180 'mul' 'mul_ln28_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 181 [1/2] (6.91ns)   --->   "%mul_ln28_14 = mul i32 %A_load, i32 %tmp_a_14_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 181 'mul' 'mul_ln28_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 182 [2/2] (6.91ns)   --->   "%mul_ln28_15 = mul i32 %A_load, i32 %tmp_a_15_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 182 'mul' 'mul_ln28_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 183 [1/2] (6.91ns)   --->   "%mul_ln28_15 = mul i32 %A_load, i32 %tmp_a_15_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 183 'mul' 'mul_ln28_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 0.00>

State 21 <SV = 20> <Delay = 0.00>

State 22 <SV = 21> <Delay = 0.00>

State 23 <SV = 22> <Delay = 3.25>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%or_ln28_11 = or i8 %tmp_s, i8 12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 184 'or' 'or_ln28_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln28_12 = zext i8 %or_ln28_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 185 'zext' 'zext_ln28_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%AB_addr_12 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 186 'getelementptr' 'AB_addr_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "%or_ln28_12 = or i8 %tmp_s, i8 13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 187 'or' 'or_ln28_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln28_13 = zext i8 %or_ln28_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 188 'zext' 'zext_ln28_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 189 [1/1] (0.00ns)   --->   "%AB_addr_13 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 189 'getelementptr' 'AB_addr_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 190 [2/2] (3.25ns)   --->   "%AB_load_12 = load i8 %AB_addr_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 190 'load' 'AB_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_23 : Operation 191 [2/2] (3.25ns)   --->   "%AB_load_13 = load i8 %AB_addr_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 191 'load' 'AB_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 24 <SV = 23> <Delay = 5.80>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "%or_ln28_13 = or i8 %tmp_s, i8 14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 192 'or' 'or_ln28_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln28_14 = zext i8 %or_ln28_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 193 'zext' 'zext_ln28_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 194 [1/1] (0.00ns)   --->   "%AB_addr_14 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 194 'getelementptr' 'AB_addr_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 195 [1/1] (0.00ns)   --->   "%or_ln28_14 = or i8 %tmp_s, i8 15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 195 'or' 'or_ln28_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln28_15 = zext i8 %or_ln28_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 196 'zext' 'zext_ln28_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 197 [1/1] (0.00ns)   --->   "%AB_addr_15 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 197 'getelementptr' 'AB_addr_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 198 [1/2] (3.25ns)   --->   "%AB_load_12 = load i8 %AB_addr_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 198 'load' 'AB_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 199 [1/1] (2.55ns)   --->   "%add_ln28_12 = add i32 %AB_load_12, i32 %mul_ln28_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 199 'add' 'add_ln28_12' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 200 [1/2] (3.25ns)   --->   "%AB_load_13 = load i8 %AB_addr_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 200 'load' 'AB_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 201 [1/1] (2.55ns)   --->   "%add_ln28_13 = add i32 %AB_load_13, i32 %mul_ln28_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 201 'add' 'add_ln28_13' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 202 [2/2] (3.25ns)   --->   "%AB_load_14 = load i8 %AB_addr_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 202 'load' 'AB_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 203 [2/2] (3.25ns)   --->   "%AB_load_15 = load i8 %AB_addr_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 203 'load' 'AB_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 25 <SV = 24> <Delay = 5.80>
ST_25 : Operation 204 [1/2] (3.25ns)   --->   "%AB_load_14 = load i8 %AB_addr_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 204 'load' 'AB_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_25 : Operation 205 [1/1] (2.55ns)   --->   "%add_ln28_14 = add i32 %AB_load_14, i32 %mul_ln28_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 205 'add' 'add_ln28_14' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 206 [1/2] (3.25ns)   --->   "%AB_load_15 = load i8 %AB_addr_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 206 'load' 'AB_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_25 : Operation 207 [1/1] (2.55ns)   --->   "%add_ln28_15 = add i32 %AB_load_15, i32 %mul_ln28_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 207 'add' 'add_ln28_15' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 0.00>

State 27 <SV = 26> <Delay = 0.00>

State 28 <SV = 27> <Delay = 0.00>

State 29 <SV = 28> <Delay = 3.25>
ST_29 : Operation 208 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_12, i8 %AB_addr_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 208 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 30 <SV = 29> <Delay = 3.25>
ST_30 : Operation 209 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_13, i8 %AB_addr_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 209 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 31 <SV = 30> <Delay = 3.25>
ST_31 : Operation 210 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_14, i8 %AB_addr_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 210 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 32 <SV = 31> <Delay = 3.25>
ST_32 : Operation 211 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 211 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 212 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_15, i8 %AB_addr_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 212 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_32 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln26 = br void %ps_j" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 213 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ AB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ tmp_a_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_a_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_a_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_a_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_a_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_a_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_a_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_a_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_a_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_a_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_a_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_a_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_a_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_a_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_a_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_a_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 010000000000000000000000000000000]
tmp_a_15_read     (read             ) [ 011111111111111111110000000000000]
tmp_a_14_read     (read             ) [ 011111111111111111100000000000000]
tmp_a_13_read     (read             ) [ 011111111111111111000000000000000]
tmp_a_12_read     (read             ) [ 001111111111111110000000000000000]
tmp_a_11_read     (read             ) [ 001111111111111100000000000000000]
tmp_a_10_read     (read             ) [ 001111111111111000000000000000000]
tmp_a_9_read      (read             ) [ 001111111111110000000000000000000]
tmp_a_8_read      (read             ) [ 001111111111100000000000000000000]
tmp_a_7_read      (read             ) [ 001111111111000000000000000000000]
tmp_a_6_read      (read             ) [ 001111111110000000000000000000000]
tmp_a_5_read      (read             ) [ 001111111100000000000000000000000]
tmp_a_4_read      (read             ) [ 001111111000000000000000000000000]
tmp_a_3_read      (read             ) [ 001111110000000000000000000000000]
tmp_a_2_read      (read             ) [ 001111100000000000000000000000000]
tmp_a_1_read      (read             ) [ 001111000000000000000000000000000]
tmp_a_0_read      (read             ) [ 001110000000000000000000000000000]
zext_ln23_read    (read             ) [ 000000000000000000000000000000000]
store_ln0         (store            ) [ 000000000000000000000000000000000]
br_ln0            (br               ) [ 000000000000000000000000000000000]
i_1               (load             ) [ 000000000000000000000000000000000]
empty             (trunc            ) [ 000000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000000000000]
icmp_ln26         (icmp             ) [ 011111111111111110000000000000000]
empty_13          (speclooptripcount) [ 000000000000000000000000000000000]
add_ln26          (add              ) [ 000000000000000000000000000000000]
br_ln26           (br               ) [ 000000000000000000000000000000000]
tmp               (bitconcatenate   ) [ 000000000000000000000000000000000]
p_cast            (zext             ) [ 000000000000000000000000000000000]
A_addr            (getelementptr    ) [ 001000000000000000000000000000000]
tmp_s             (bitconcatenate   ) [ 011111111111111111111111100000000]
zext_ln28         (zext             ) [ 000000000000000000000000000000000]
AB_addr           (getelementptr    ) [ 001111111100000000000000000000000]
or_ln28           (or               ) [ 000000000000000000000000000000000]
zext_ln28_1       (zext             ) [ 000000000000000000000000000000000]
AB_addr_1         (getelementptr    ) [ 001111111100000000000000000000000]
store_ln26        (store            ) [ 000000000000000000000000000000000]
or_ln28_1         (or               ) [ 000000000000000000000000000000000]
zext_ln28_2       (zext             ) [ 000000000000000000000000000000000]
AB_addr_2         (getelementptr    ) [ 000111111110000000000000000000000]
or_ln28_2         (or               ) [ 000000000000000000000000000000000]
zext_ln28_3       (zext             ) [ 000000000000000000000000000000000]
AB_addr_3         (getelementptr    ) [ 000111111110000000000000000000000]
A_load            (load             ) [ 011111111111111111110000000000000]
AB_load           (load             ) [ 000111000000000000000000000000000]
AB_load_1         (load             ) [ 000111100000000000000000000000000]
or_ln28_3         (or               ) [ 000000000000000000000000000000000]
zext_ln28_4       (zext             ) [ 000000000000000000000000000000000]
AB_addr_4         (getelementptr    ) [ 000011111111000000000000000000000]
or_ln28_4         (or               ) [ 000000000000000000000000000000000]
zext_ln28_5       (zext             ) [ 000000000000000000000000000000000]
AB_addr_5         (getelementptr    ) [ 000011111111000000000000000000000]
AB_load_2         (load             ) [ 000011110000000000000000000000000]
AB_load_3         (load             ) [ 000011111000000000000000000000000]
or_ln28_5         (or               ) [ 000000000000000000000000000000000]
zext_ln28_6       (zext             ) [ 000000000000000000000000000000000]
AB_addr_6         (getelementptr    ) [ 000001111111100000000000000000000]
or_ln28_6         (or               ) [ 000000000000000000000000000000000]
zext_ln28_7       (zext             ) [ 000000000000000000000000000000000]
AB_addr_7         (getelementptr    ) [ 000001111111100000000000000000000]
mul_ln28          (mul              ) [ 000001000000000000000000000000000]
AB_load_4         (load             ) [ 000001111100000000000000000000000]
AB_load_5         (load             ) [ 000001111110000000000000000000000]
or_ln28_7         (or               ) [ 000000000000000000000000000000000]
zext_ln28_8       (zext             ) [ 000000000000000000000000000000000]
AB_addr_8         (getelementptr    ) [ 000000111111110000000000000000000]
or_ln28_8         (or               ) [ 000000000000000000000000000000000]
zext_ln28_9       (zext             ) [ 000000000000000000000000000000000]
AB_addr_9         (getelementptr    ) [ 000000111111111000000000000000000]
add_ln28          (add              ) [ 000000111100000000000000000000000]
mul_ln28_1        (mul              ) [ 000000100000000000000000000000000]
AB_load_6         (load             ) [ 000000111111000000000000000000000]
AB_load_7         (load             ) [ 000000111111100000000000000000000]
or_ln28_9         (or               ) [ 000000000000000000000000000000000]
zext_ln28_10      (zext             ) [ 000000000000000000000000000000000]
AB_addr_10        (getelementptr    ) [ 000000011111111100000000000000000]
or_ln28_10        (or               ) [ 000000000000000000000000000000000]
zext_ln28_11      (zext             ) [ 000000000000000000000000000000000]
AB_addr_11        (getelementptr    ) [ 000000011111111110000000000000000]
add_ln28_1        (add              ) [ 000000011100000000000000000000000]
mul_ln28_2        (mul              ) [ 000000010000000000000000000000000]
AB_load_8         (load             ) [ 000000011111110000000000000000000]
AB_load_9         (load             ) [ 000000011111111000000000000000000]
add_ln28_2        (add              ) [ 000000001110000000000000000000000]
mul_ln28_3        (mul              ) [ 000000001000000000000000000000000]
AB_load_10        (load             ) [ 000000001111111100000000000000000]
AB_load_11        (load             ) [ 000000001111111110000000000000000]
add_ln28_3        (add              ) [ 000000000110000000000000000000000]
mul_ln28_4        (mul              ) [ 000000000100000000000000000000000]
store_ln28        (store            ) [ 000000000000000000000000000000000]
store_ln28        (store            ) [ 000000000000000000000000000000000]
add_ln28_4        (add              ) [ 000000000011000000000000000000000]
mul_ln28_5        (mul              ) [ 000000000010000000000000000000000]
store_ln28        (store            ) [ 000000000000000000000000000000000]
store_ln28        (store            ) [ 000000000000000000000000000000000]
add_ln28_5        (add              ) [ 000000000001000000000000000000000]
mul_ln28_6        (mul              ) [ 000000000001000000000000000000000]
store_ln28        (store            ) [ 000000000000000000000000000000000]
store_ln28        (store            ) [ 000000000000000000000000000000000]
add_ln28_6        (add              ) [ 000000000000100000000000000000000]
mul_ln28_7        (mul              ) [ 000000000000100000000000000000000]
store_ln28        (store            ) [ 000000000000000000000000000000000]
add_ln28_7        (add              ) [ 000000000000000000000000000000000]
store_ln28        (store            ) [ 000000000000000000000000000000000]
mul_ln28_8        (mul              ) [ 000000000000010000000000000000000]
add_ln28_8        (add              ) [ 000000000000000000000000000000000]
store_ln28        (store            ) [ 000000000000000000000000000000000]
mul_ln28_9        (mul              ) [ 000000000000001000000000000000000]
add_ln28_9        (add              ) [ 000000000000000000000000000000000]
store_ln28        (store            ) [ 000000000000000000000000000000000]
mul_ln28_10       (mul              ) [ 000000000000000100000000000000000]
add_ln28_10       (add              ) [ 000000000000000000000000000000000]
store_ln28        (store            ) [ 000000000000000000000000000000000]
mul_ln28_11       (mul              ) [ 000000000000000010000000000000000]
add_ln28_11       (add              ) [ 000000000000000000000000000000000]
store_ln28        (store            ) [ 000000000000000000000000000000000]
mul_ln28_12       (mul              ) [ 011111111000000001111111100000000]
mul_ln28_13       (mul              ) [ 001111111000000000111111100000000]
mul_ln28_14       (mul              ) [ 000111111100000000011111110000000]
mul_ln28_15       (mul              ) [ 000011111100000000001111110000000]
or_ln28_11        (or               ) [ 000000000000000000000000000000000]
zext_ln28_12      (zext             ) [ 000000000000000000000000000000000]
AB_addr_12        (getelementptr    ) [ 000000001111110000000000111111000]
or_ln28_12        (or               ) [ 000000000000000000000000000000000]
zext_ln28_13      (zext             ) [ 000000000000000000000000000000000]
AB_addr_13        (getelementptr    ) [ 000000001111111000000000111111100]
or_ln28_13        (or               ) [ 000000000000000000000000000000000]
zext_ln28_14      (zext             ) [ 000000000000000000000000000000000]
AB_addr_14        (getelementptr    ) [ 000000000111111100000000011111110]
or_ln28_14        (or               ) [ 000000000000000000000000000000000]
zext_ln28_15      (zext             ) [ 000000000000000000000000000000000]
AB_addr_15        (getelementptr    ) [ 000000000111111110000000011111111]
AB_load_12        (load             ) [ 000000000000000000000000000000000]
add_ln28_12       (add              ) [ 000000000111110000000000011111000]
AB_load_13        (load             ) [ 000000000000000000000000000000000]
add_ln28_13       (add              ) [ 000000000111111000000000011111100]
AB_load_14        (load             ) [ 000000000000000000000000000000000]
add_ln28_14       (add              ) [ 000000000011111100000000001111110]
AB_load_15        (load             ) [ 000000000000000000000000000000000]
add_ln28_15       (add              ) [ 000000000011111110000000001111111]
store_ln28        (store            ) [ 000000000000000000000000000000000]
store_ln28        (store            ) [ 000000000000000000000000000000000]
store_ln28        (store            ) [ 000000000000000000000000000000000]
specloopname_ln26 (specloopname     ) [ 000000000000000000000000000000000]
store_ln28        (store            ) [ 000000000000000000000000000000000]
br_ln26           (br               ) [ 000000000000000000000000000000000]
ret_ln0           (ret              ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln23">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AB">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp_a_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_a_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_a_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_a_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp_a_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_a_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tmp_a_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_a_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tmp_a_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_a_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tmp_a_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_a_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tmp_a_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_a_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tmp_a_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_a_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tmp_a_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_a_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="tmp_a_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_a_9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="tmp_a_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_a_10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="tmp_a_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_a_11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="tmp_a_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_a_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="tmp_a_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_a_13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="tmp_a_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_a_14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="tmp_a_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_a_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="A">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="i_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_a_15_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_a_15_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_a_14_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_a_14_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_a_13_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_a_13_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_a_12_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_a_12_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_a_11_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_a_11_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_a_10_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_a_10_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_a_9_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_a_9_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_a_8_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_a_8_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_a_7_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_a_7_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_a_6_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_a_6_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_a_5_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_a_5_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_a_4_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_a_4_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_a_3_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_a_3_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_a_2_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_a_2_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_a_1_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_a_1_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_a_0_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_a_0_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln23_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="0"/>
<pin id="206" dir="0" index="1" bw="6" slack="0"/>
<pin id="207" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln23_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="A_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="10" slack="0"/>
<pin id="214" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="AB_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="8" slack="0"/>
<pin id="221" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="AB_addr_1_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="8" slack="0"/>
<pin id="228" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_1/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="0" index="2" bw="0" slack="0"/>
<pin id="242" dir="0" index="4" bw="8" slack="0"/>
<pin id="243" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="244" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="32" slack="0"/>
<pin id="245" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="AB_load/1 AB_load_1/1 AB_load_2/2 AB_load_3/2 AB_load_4/3 AB_load_5/3 AB_load_6/4 AB_load_7/4 AB_load_8/5 AB_load_9/5 AB_load_10/6 AB_load_11/6 store_ln28/9 store_ln28/9 store_ln28/10 store_ln28/10 store_ln28/11 store_ln28/11 store_ln28/12 store_ln28/12 store_ln28/13 store_ln28/14 store_ln28/15 store_ln28/16 AB_load_12/23 AB_load_13/23 AB_load_14/24 AB_load_15/24 store_ln28/29 store_ln28/30 store_ln28/31 store_ln28/32 "/>
</bind>
</comp>

<comp id="248" class="1004" name="AB_addr_2_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="8" slack="0"/>
<pin id="252" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_2/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="AB_addr_3_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="8" slack="0"/>
<pin id="259" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_3/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="AB_addr_4_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="8" slack="0"/>
<pin id="268" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_4/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="AB_addr_5_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="8" slack="0"/>
<pin id="275" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_5/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="AB_addr_6_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="8" slack="0"/>
<pin id="284" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_6/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="AB_addr_7_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="8" slack="0"/>
<pin id="291" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_7/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="AB_addr_8_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="8" slack="0"/>
<pin id="300" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_8/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="AB_addr_9_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="8" slack="0"/>
<pin id="307" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_9/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="AB_addr_10_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="8" slack="0"/>
<pin id="316" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_10/6 "/>
</bind>
</comp>

<comp id="319" class="1004" name="AB_addr_11_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="8" slack="0"/>
<pin id="323" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_11/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="AB_addr_12_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="8" slack="0"/>
<pin id="332" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_12/23 "/>
</bind>
</comp>

<comp id="335" class="1004" name="AB_addr_13_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="8" slack="0"/>
<pin id="339" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_13/23 "/>
</bind>
</comp>

<comp id="344" class="1004" name="AB_addr_14_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="8" slack="0"/>
<pin id="348" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_14/24 "/>
</bind>
</comp>

<comp id="351" class="1004" name="AB_addr_15_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="8" slack="0"/>
<pin id="355" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_15/24 "/>
</bind>
</comp>

<comp id="360" class="1005" name="reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="3"/>
<pin id="362" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="AB_load AB_load_6 "/>
</bind>
</comp>

<comp id="364" class="1005" name="reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="4"/>
<pin id="366" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="AB_load_1 AB_load_8 "/>
</bind>
</comp>

<comp id="369" class="1005" name="reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="4"/>
<pin id="371" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="AB_load_2 AB_load_10 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln0_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="5" slack="0"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="i_1_load_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="0"/>
<pin id="380" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="empty_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="0"/>
<pin id="383" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln26_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="0"/>
<pin id="387" dir="0" index="1" bw="5" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="add_ln26_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="10" slack="0"/>
<pin id="399" dir="0" index="1" bw="4" slack="0"/>
<pin id="400" dir="0" index="2" bw="6" slack="0"/>
<pin id="401" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="p_cast_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="10" slack="0"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_s_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="4" slack="0"/>
<pin id="413" dir="0" index="2" bw="1" slack="0"/>
<pin id="414" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln28_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="or_ln28_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="8" slack="0"/>
<pin id="426" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln28_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln26_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="5" slack="0"/>
<pin id="436" dir="0" index="1" bw="5" slack="0"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="or_ln28_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="1"/>
<pin id="441" dir="0" index="1" bw="8" slack="0"/>
<pin id="442" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln28_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="or_ln28_2_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="1"/>
<pin id="451" dir="0" index="1" bw="8" slack="0"/>
<pin id="452" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_2/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln28_3_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="or_ln28_3_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="2"/>
<pin id="461" dir="0" index="1" bw="8" slack="0"/>
<pin id="462" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_3/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln28_4_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="or_ln28_4_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="2"/>
<pin id="471" dir="0" index="1" bw="8" slack="0"/>
<pin id="472" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_4/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln28_5_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_5/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="grp_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="0" index="1" bw="32" slack="2"/>
<pin id="482" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="or_ln28_5_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="3"/>
<pin id="485" dir="0" index="1" bw="8" slack="0"/>
<pin id="486" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_5/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln28_6_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_6/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="or_ln28_6_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="3"/>
<pin id="495" dir="0" index="1" bw="8" slack="0"/>
<pin id="496" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_6/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln28_7_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_7/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="grp_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="2"/>
<pin id="505" dir="0" index="1" bw="32" slack="3"/>
<pin id="506" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_1/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="or_ln28_7_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="4"/>
<pin id="509" dir="0" index="1" bw="8" slack="0"/>
<pin id="510" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_7/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln28_8_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="0"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_8/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="or_ln28_8_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="4"/>
<pin id="519" dir="0" index="1" bw="8" slack="0"/>
<pin id="520" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_8/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln28_9_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="0"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_9/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln28_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="3"/>
<pin id="529" dir="0" index="1" bw="32" slack="1"/>
<pin id="530" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="grp_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="3"/>
<pin id="534" dir="0" index="1" bw="32" slack="4"/>
<pin id="535" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_2/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="or_ln28_9_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="5"/>
<pin id="538" dir="0" index="1" bw="8" slack="0"/>
<pin id="539" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_9/6 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln28_10_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="0"/>
<pin id="543" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_10/6 "/>
</bind>
</comp>

<comp id="546" class="1004" name="or_ln28_10_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="5"/>
<pin id="548" dir="0" index="1" bw="8" slack="0"/>
<pin id="549" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_10/6 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln28_11_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="0"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_11/6 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln28_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="4"/>
<pin id="558" dir="0" index="1" bw="32" slack="1"/>
<pin id="559" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/6 "/>
</bind>
</comp>

<comp id="561" class="1004" name="grp_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="4"/>
<pin id="563" dir="0" index="1" bw="32" slack="5"/>
<pin id="564" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_3/6 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln28_2_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="4"/>
<pin id="567" dir="0" index="1" bw="32" slack="1"/>
<pin id="568" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/7 "/>
</bind>
</comp>

<comp id="570" class="1004" name="grp_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="5"/>
<pin id="572" dir="0" index="1" bw="32" slack="6"/>
<pin id="573" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_4/7 "/>
</bind>
</comp>

<comp id="574" class="1004" name="add_ln28_3_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="5"/>
<pin id="576" dir="0" index="1" bw="32" slack="1"/>
<pin id="577" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_3/8 "/>
</bind>
</comp>

<comp id="578" class="1004" name="grp_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="6"/>
<pin id="580" dir="0" index="1" bw="32" slack="7"/>
<pin id="581" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_5/8 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln28_4_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="5"/>
<pin id="584" dir="0" index="1" bw="32" slack="1"/>
<pin id="585" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_4/9 "/>
</bind>
</comp>

<comp id="586" class="1004" name="grp_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="7"/>
<pin id="588" dir="0" index="1" bw="32" slack="8"/>
<pin id="589" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_6/9 "/>
</bind>
</comp>

<comp id="590" class="1004" name="add_ln28_5_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="6"/>
<pin id="592" dir="0" index="1" bw="32" slack="1"/>
<pin id="593" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_5/10 "/>
</bind>
</comp>

<comp id="594" class="1004" name="grp_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="8"/>
<pin id="596" dir="0" index="1" bw="32" slack="9"/>
<pin id="597" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_7/10 "/>
</bind>
</comp>

<comp id="598" class="1004" name="add_ln28_6_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="6"/>
<pin id="600" dir="0" index="1" bw="32" slack="1"/>
<pin id="601" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_6/11 "/>
</bind>
</comp>

<comp id="603" class="1004" name="grp_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="9"/>
<pin id="605" dir="0" index="1" bw="32" slack="10"/>
<pin id="606" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_8/11 "/>
</bind>
</comp>

<comp id="607" class="1004" name="add_ln28_7_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="7"/>
<pin id="609" dir="0" index="1" bw="32" slack="1"/>
<pin id="610" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_7/12 "/>
</bind>
</comp>

<comp id="612" class="1004" name="grp_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="10"/>
<pin id="614" dir="0" index="1" bw="32" slack="11"/>
<pin id="615" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_9/12 "/>
</bind>
</comp>

<comp id="616" class="1004" name="add_ln28_8_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="7"/>
<pin id="618" dir="0" index="1" bw="32" slack="1"/>
<pin id="619" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_8/13 "/>
</bind>
</comp>

<comp id="622" class="1004" name="grp_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="11"/>
<pin id="624" dir="0" index="1" bw="32" slack="12"/>
<pin id="625" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_10/13 "/>
</bind>
</comp>

<comp id="626" class="1004" name="add_ln28_9_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="8"/>
<pin id="628" dir="0" index="1" bw="32" slack="1"/>
<pin id="629" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_9/14 "/>
</bind>
</comp>

<comp id="631" class="1004" name="grp_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="12"/>
<pin id="633" dir="0" index="1" bw="32" slack="13"/>
<pin id="634" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_11/14 "/>
</bind>
</comp>

<comp id="635" class="1004" name="add_ln28_10_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="8"/>
<pin id="637" dir="0" index="1" bw="32" slack="1"/>
<pin id="638" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_10/15 "/>
</bind>
</comp>

<comp id="641" class="1004" name="grp_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="13"/>
<pin id="643" dir="0" index="1" bw="32" slack="14"/>
<pin id="644" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_12/15 "/>
</bind>
</comp>

<comp id="645" class="1004" name="add_ln28_11_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="9"/>
<pin id="647" dir="0" index="1" bw="32" slack="1"/>
<pin id="648" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_11/16 "/>
</bind>
</comp>

<comp id="650" class="1004" name="grp_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="14"/>
<pin id="652" dir="0" index="1" bw="32" slack="15"/>
<pin id="653" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_13/16 "/>
</bind>
</comp>

<comp id="654" class="1004" name="grp_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="15"/>
<pin id="656" dir="0" index="1" bw="32" slack="16"/>
<pin id="657" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_14/17 "/>
</bind>
</comp>

<comp id="658" class="1004" name="grp_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="16"/>
<pin id="660" dir="0" index="1" bw="32" slack="17"/>
<pin id="661" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_15/18 "/>
</bind>
</comp>

<comp id="662" class="1004" name="or_ln28_11_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="22"/>
<pin id="664" dir="0" index="1" bw="8" slack="0"/>
<pin id="665" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_11/23 "/>
</bind>
</comp>

<comp id="667" class="1004" name="zext_ln28_12_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="8" slack="0"/>
<pin id="669" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_12/23 "/>
</bind>
</comp>

<comp id="672" class="1004" name="or_ln28_12_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="22"/>
<pin id="674" dir="0" index="1" bw="8" slack="0"/>
<pin id="675" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_12/23 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln28_13_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="8" slack="0"/>
<pin id="679" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_13/23 "/>
</bind>
</comp>

<comp id="682" class="1004" name="or_ln28_13_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="23"/>
<pin id="684" dir="0" index="1" bw="8" slack="0"/>
<pin id="685" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_13/24 "/>
</bind>
</comp>

<comp id="687" class="1004" name="zext_ln28_14_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="8" slack="0"/>
<pin id="689" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_14/24 "/>
</bind>
</comp>

<comp id="692" class="1004" name="or_ln28_14_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="23"/>
<pin id="694" dir="0" index="1" bw="8" slack="0"/>
<pin id="695" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_14/24 "/>
</bind>
</comp>

<comp id="697" class="1004" name="zext_ln28_15_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="8" slack="0"/>
<pin id="699" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_15/24 "/>
</bind>
</comp>

<comp id="702" class="1004" name="add_ln28_12_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="0"/>
<pin id="704" dir="0" index="1" bw="32" slack="8"/>
<pin id="705" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_12/24 "/>
</bind>
</comp>

<comp id="707" class="1004" name="add_ln28_13_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="0"/>
<pin id="709" dir="0" index="1" bw="32" slack="7"/>
<pin id="710" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_13/24 "/>
</bind>
</comp>

<comp id="712" class="1004" name="add_ln28_14_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="0"/>
<pin id="714" dir="0" index="1" bw="32" slack="7"/>
<pin id="715" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_14/25 "/>
</bind>
</comp>

<comp id="717" class="1004" name="add_ln28_15_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="0"/>
<pin id="719" dir="0" index="1" bw="32" slack="6"/>
<pin id="720" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_15/25 "/>
</bind>
</comp>

<comp id="722" class="1005" name="i_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="5" slack="0"/>
<pin id="724" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="729" class="1005" name="tmp_a_15_read_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="17"/>
<pin id="731" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="tmp_a_15_read "/>
</bind>
</comp>

<comp id="734" class="1005" name="tmp_a_14_read_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="16"/>
<pin id="736" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="tmp_a_14_read "/>
</bind>
</comp>

<comp id="739" class="1005" name="tmp_a_13_read_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="15"/>
<pin id="741" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_a_13_read "/>
</bind>
</comp>

<comp id="744" class="1005" name="tmp_a_12_read_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="14"/>
<pin id="746" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="tmp_a_12_read "/>
</bind>
</comp>

<comp id="749" class="1005" name="tmp_a_11_read_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="13"/>
<pin id="751" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="tmp_a_11_read "/>
</bind>
</comp>

<comp id="754" class="1005" name="tmp_a_10_read_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="12"/>
<pin id="756" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="tmp_a_10_read "/>
</bind>
</comp>

<comp id="759" class="1005" name="tmp_a_9_read_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="11"/>
<pin id="761" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="tmp_a_9_read "/>
</bind>
</comp>

<comp id="764" class="1005" name="tmp_a_8_read_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="10"/>
<pin id="766" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="tmp_a_8_read "/>
</bind>
</comp>

<comp id="769" class="1005" name="tmp_a_7_read_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="9"/>
<pin id="771" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tmp_a_7_read "/>
</bind>
</comp>

<comp id="774" class="1005" name="tmp_a_6_read_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="8"/>
<pin id="776" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_a_6_read "/>
</bind>
</comp>

<comp id="779" class="1005" name="tmp_a_5_read_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="7"/>
<pin id="781" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_a_5_read "/>
</bind>
</comp>

<comp id="784" class="1005" name="tmp_a_4_read_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="6"/>
<pin id="786" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_a_4_read "/>
</bind>
</comp>

<comp id="789" class="1005" name="tmp_a_3_read_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="5"/>
<pin id="791" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_a_3_read "/>
</bind>
</comp>

<comp id="794" class="1005" name="tmp_a_2_read_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="4"/>
<pin id="796" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_a_2_read "/>
</bind>
</comp>

<comp id="799" class="1005" name="tmp_a_1_read_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="3"/>
<pin id="801" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_a_1_read "/>
</bind>
</comp>

<comp id="804" class="1005" name="tmp_a_0_read_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="2"/>
<pin id="806" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_a_0_read "/>
</bind>
</comp>

<comp id="809" class="1005" name="icmp_ln26_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="1"/>
<pin id="811" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="813" class="1005" name="A_addr_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="10" slack="1"/>
<pin id="815" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="818" class="1005" name="tmp_s_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="1"/>
<pin id="820" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="836" class="1005" name="AB_addr_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="8" slack="1"/>
<pin id="838" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr "/>
</bind>
</comp>

<comp id="841" class="1005" name="AB_addr_1_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="8" slack="1"/>
<pin id="843" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_1 "/>
</bind>
</comp>

<comp id="846" class="1005" name="AB_addr_2_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="1"/>
<pin id="848" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_2 "/>
</bind>
</comp>

<comp id="851" class="1005" name="AB_addr_3_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="1"/>
<pin id="853" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_3 "/>
</bind>
</comp>

<comp id="856" class="1005" name="A_load_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="1"/>
<pin id="858" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="876" class="1005" name="AB_addr_4_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="1"/>
<pin id="878" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_4 "/>
</bind>
</comp>

<comp id="881" class="1005" name="AB_addr_5_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="8" slack="1"/>
<pin id="883" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_5 "/>
</bind>
</comp>

<comp id="886" class="1005" name="AB_load_3_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="5"/>
<pin id="888" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="AB_load_3 "/>
</bind>
</comp>

<comp id="891" class="1005" name="AB_addr_6_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="1"/>
<pin id="893" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_6 "/>
</bind>
</comp>

<comp id="896" class="1005" name="AB_addr_7_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="8" slack="1"/>
<pin id="898" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_7 "/>
</bind>
</comp>

<comp id="901" class="1005" name="mul_ln28_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="1"/>
<pin id="903" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28 "/>
</bind>
</comp>

<comp id="906" class="1005" name="AB_load_4_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="5"/>
<pin id="908" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="AB_load_4 "/>
</bind>
</comp>

<comp id="911" class="1005" name="AB_load_5_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="6"/>
<pin id="913" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="AB_load_5 "/>
</bind>
</comp>

<comp id="916" class="1005" name="AB_addr_8_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="8" slack="1"/>
<pin id="918" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_8 "/>
</bind>
</comp>

<comp id="921" class="1005" name="AB_addr_9_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="8" slack="1"/>
<pin id="923" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_9 "/>
</bind>
</comp>

<comp id="927" class="1005" name="add_ln28_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="4"/>
<pin id="929" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="932" class="1005" name="mul_ln28_1_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="1"/>
<pin id="934" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_1 "/>
</bind>
</comp>

<comp id="937" class="1005" name="AB_load_7_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="7"/>
<pin id="939" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="AB_load_7 "/>
</bind>
</comp>

<comp id="942" class="1005" name="AB_addr_10_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="1"/>
<pin id="944" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_10 "/>
</bind>
</comp>

<comp id="947" class="1005" name="AB_addr_11_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="8" slack="1"/>
<pin id="949" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_11 "/>
</bind>
</comp>

<comp id="953" class="1005" name="add_ln28_1_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="3"/>
<pin id="955" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln28_1 "/>
</bind>
</comp>

<comp id="958" class="1005" name="mul_ln28_2_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="1"/>
<pin id="960" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_2 "/>
</bind>
</comp>

<comp id="963" class="1005" name="AB_load_9_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="8"/>
<pin id="965" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="AB_load_9 "/>
</bind>
</comp>

<comp id="968" class="1005" name="add_ln28_2_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="3"/>
<pin id="970" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln28_2 "/>
</bind>
</comp>

<comp id="973" class="1005" name="mul_ln28_3_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="1"/>
<pin id="975" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_3 "/>
</bind>
</comp>

<comp id="978" class="1005" name="AB_load_11_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="9"/>
<pin id="980" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="AB_load_11 "/>
</bind>
</comp>

<comp id="983" class="1005" name="add_ln28_3_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="2"/>
<pin id="985" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln28_3 "/>
</bind>
</comp>

<comp id="988" class="1005" name="mul_ln28_4_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="1"/>
<pin id="990" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_4 "/>
</bind>
</comp>

<comp id="993" class="1005" name="add_ln28_4_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="2"/>
<pin id="995" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln28_4 "/>
</bind>
</comp>

<comp id="998" class="1005" name="mul_ln28_5_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="1"/>
<pin id="1000" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_5 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="add_ln28_5_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="1"/>
<pin id="1005" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_5 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="mul_ln28_6_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="1"/>
<pin id="1010" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_6 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="add_ln28_6_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="1"/>
<pin id="1015" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_6 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="mul_ln28_7_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="1"/>
<pin id="1020" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_7 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="mul_ln28_8_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="1"/>
<pin id="1025" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_8 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="mul_ln28_9_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="1"/>
<pin id="1030" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_9 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="mul_ln28_10_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="1"/>
<pin id="1035" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_10 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="mul_ln28_11_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="1"/>
<pin id="1040" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_11 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="mul_ln28_12_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="8"/>
<pin id="1045" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="mul_ln28_12 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="mul_ln28_13_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="7"/>
<pin id="1050" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="mul_ln28_13 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="mul_ln28_14_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="7"/>
<pin id="1055" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="mul_ln28_14 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="mul_ln28_15_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="6"/>
<pin id="1060" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="mul_ln28_15 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="AB_addr_12_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="8" slack="1"/>
<pin id="1065" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_12 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="AB_addr_13_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="8" slack="1"/>
<pin id="1071" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_13 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="AB_addr_14_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="8" slack="1"/>
<pin id="1076" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_14 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="AB_addr_15_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="8" slack="1"/>
<pin id="1082" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_15 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="add_ln28_12_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="5"/>
<pin id="1087" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="add_ln28_12 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="add_ln28_13_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="6"/>
<pin id="1092" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="add_ln28_13 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="add_ln28_14_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="6"/>
<pin id="1097" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="add_ln28_14 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="add_ln28_15_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="7"/>
<pin id="1102" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="add_ln28_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="38" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="40" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="40" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="40" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="40" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="40" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="40" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="40" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="40" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="40" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="40" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="40" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="40" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="4" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="64" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="2" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="64" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="2" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="64" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="210" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="246"><net_src comp="217" pin="3"/><net_sink comp="237" pin=2"/></net>

<net id="247"><net_src comp="224" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="253"><net_src comp="2" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="64" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="2" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="64" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="248" pin="3"/><net_sink comp="237" pin=2"/></net>

<net id="263"><net_src comp="255" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="269"><net_src comp="2" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="64" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="2" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="64" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="264" pin="3"/><net_sink comp="237" pin=2"/></net>

<net id="279"><net_src comp="271" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="285"><net_src comp="2" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="64" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="2" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="64" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="280" pin="3"/><net_sink comp="237" pin=2"/></net>

<net id="295"><net_src comp="287" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="301"><net_src comp="2" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="64" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="2" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="64" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="296" pin="3"/><net_sink comp="237" pin=2"/></net>

<net id="311"><net_src comp="303" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="317"><net_src comp="2" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="64" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="2" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="64" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="312" pin="3"/><net_sink comp="237" pin=2"/></net>

<net id="327"><net_src comp="319" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="333"><net_src comp="2" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="64" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="340"><net_src comp="2" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="64" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="328" pin="3"/><net_sink comp="237" pin=2"/></net>

<net id="343"><net_src comp="335" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="349"><net_src comp="2" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="64" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="356"><net_src comp="2" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="64" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="344" pin="3"/><net_sink comp="237" pin=2"/></net>

<net id="359"><net_src comp="351" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="363"><net_src comp="237" pin="7"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="237" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="237" pin="7"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="237" pin="7"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="44" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="384"><net_src comp="378" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="378" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="54" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="378" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="60" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="62" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="381" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="204" pin="2"/><net_sink comp="397" pin=2"/></net>

<net id="408"><net_src comp="397" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="415"><net_src comp="66" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="381" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="68" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="421"><net_src comp="410" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="427"><net_src comp="410" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="70" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="438"><net_src comp="391" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="72" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="439" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="453"><net_src comp="74" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="449" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="463"><net_src comp="76" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="459" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="473"><net_src comp="78" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="469" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="487"><net_src comp="80" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="491"><net_src comp="483" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="497"><net_src comp="82" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="501"><net_src comp="493" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="511"><net_src comp="84" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="515"><net_src comp="507" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="521"><net_src comp="86" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="525"><net_src comp="517" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="531"><net_src comp="360" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="540"><net_src comp="88" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="544"><net_src comp="536" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="550"><net_src comp="90" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="554"><net_src comp="546" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="560"><net_src comp="364" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="569"><net_src comp="369" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="602"><net_src comp="360" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="611"><net_src comp="607" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="620"><net_src comp="364" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="616" pin="2"/><net_sink comp="237" pin=4"/></net>

<net id="630"><net_src comp="626" pin="2"/><net_sink comp="237" pin=4"/></net>

<net id="639"><net_src comp="369" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="635" pin="2"/><net_sink comp="237" pin=4"/></net>

<net id="649"><net_src comp="645" pin="2"/><net_sink comp="237" pin=4"/></net>

<net id="666"><net_src comp="92" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="670"><net_src comp="662" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="676"><net_src comp="94" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="680"><net_src comp="672" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="686"><net_src comp="96" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="690"><net_src comp="682" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="696"><net_src comp="98" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="700"><net_src comp="692" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="706"><net_src comp="237" pin="7"/><net_sink comp="702" pin=0"/></net>

<net id="711"><net_src comp="237" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="716"><net_src comp="237" pin="7"/><net_sink comp="712" pin=0"/></net>

<net id="721"><net_src comp="237" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="104" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="728"><net_src comp="722" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="732"><net_src comp="108" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="737"><net_src comp="114" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="742"><net_src comp="120" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="747"><net_src comp="126" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="752"><net_src comp="132" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="757"><net_src comp="138" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="762"><net_src comp="144" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="767"><net_src comp="150" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="772"><net_src comp="156" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="777"><net_src comp="162" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="782"><net_src comp="168" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="787"><net_src comp="174" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="792"><net_src comp="180" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="797"><net_src comp="186" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="802"><net_src comp="192" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="807"><net_src comp="198" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="812"><net_src comp="385" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="816"><net_src comp="210" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="821"><net_src comp="410" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="824"><net_src comp="818" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="825"><net_src comp="818" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="826"><net_src comp="818" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="827"><net_src comp="818" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="828"><net_src comp="818" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="829"><net_src comp="818" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="830"><net_src comp="818" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="831"><net_src comp="818" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="832"><net_src comp="818" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="833"><net_src comp="818" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="834"><net_src comp="818" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="835"><net_src comp="818" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="839"><net_src comp="217" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="844"><net_src comp="224" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="849"><net_src comp="248" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="854"><net_src comp="255" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="859"><net_src comp="231" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="862"><net_src comp="856" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="863"><net_src comp="856" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="864"><net_src comp="856" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="865"><net_src comp="856" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="866"><net_src comp="856" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="867"><net_src comp="856" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="868"><net_src comp="856" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="869"><net_src comp="856" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="870"><net_src comp="856" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="871"><net_src comp="856" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="872"><net_src comp="856" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="873"><net_src comp="856" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="874"><net_src comp="856" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="875"><net_src comp="856" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="879"><net_src comp="264" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="884"><net_src comp="271" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="889"><net_src comp="237" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="894"><net_src comp="280" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="899"><net_src comp="287" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="904"><net_src comp="479" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="909"><net_src comp="237" pin="7"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="914"><net_src comp="237" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="919"><net_src comp="296" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="924"><net_src comp="303" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="926"><net_src comp="921" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="930"><net_src comp="527" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="237" pin=4"/></net>

<net id="935"><net_src comp="503" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="940"><net_src comp="237" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="945"><net_src comp="312" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="950"><net_src comp="319" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="956"><net_src comp="556" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="961"><net_src comp="532" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="966"><net_src comp="237" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="971"><net_src comp="565" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="237" pin=4"/></net>

<net id="976"><net_src comp="561" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="981"><net_src comp="237" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="986"><net_src comp="574" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="991"><net_src comp="570" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="996"><net_src comp="582" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="237" pin=4"/></net>

<net id="1001"><net_src comp="578" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="1006"><net_src comp="590" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="1011"><net_src comp="586" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="1016"><net_src comp="598" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="237" pin=4"/></net>

<net id="1021"><net_src comp="594" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="1026"><net_src comp="603" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="1031"><net_src comp="612" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="1036"><net_src comp="622" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="1041"><net_src comp="631" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1046"><net_src comp="641" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="1051"><net_src comp="650" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="1056"><net_src comp="654" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="1061"><net_src comp="658" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="1066"><net_src comp="328" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="1068"><net_src comp="1063" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="1072"><net_src comp="335" pin="3"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="1077"><net_src comp="344" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="1079"><net_src comp="1074" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="1083"><net_src comp="351" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="1088"><net_src comp="702" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="1093"><net_src comp="707" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="1098"><net_src comp="712" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="1103"><net_src comp="717" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="237" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AB | {9 10 11 12 13 14 15 16 29 30 31 32 }
	Port: A | {}
 - Input state : 
	Port: blockmatmul_Pipeline_ps_i : zext_ln23 | {1 }
	Port: blockmatmul_Pipeline_ps_i : AB | {1 2 3 4 5 6 7 23 24 25 }
	Port: blockmatmul_Pipeline_ps_i : tmp_a_0 | {1 }
	Port: blockmatmul_Pipeline_ps_i : tmp_a_1 | {1 }
	Port: blockmatmul_Pipeline_ps_i : tmp_a_2 | {1 }
	Port: blockmatmul_Pipeline_ps_i : tmp_a_3 | {1 }
	Port: blockmatmul_Pipeline_ps_i : tmp_a_4 | {1 }
	Port: blockmatmul_Pipeline_ps_i : tmp_a_5 | {1 }
	Port: blockmatmul_Pipeline_ps_i : tmp_a_6 | {1 }
	Port: blockmatmul_Pipeline_ps_i : tmp_a_7 | {1 }
	Port: blockmatmul_Pipeline_ps_i : tmp_a_8 | {1 }
	Port: blockmatmul_Pipeline_ps_i : tmp_a_9 | {1 }
	Port: blockmatmul_Pipeline_ps_i : tmp_a_10 | {1 }
	Port: blockmatmul_Pipeline_ps_i : tmp_a_11 | {1 }
	Port: blockmatmul_Pipeline_ps_i : tmp_a_12 | {1 }
	Port: blockmatmul_Pipeline_ps_i : tmp_a_13 | {1 }
	Port: blockmatmul_Pipeline_ps_i : tmp_a_14 | {1 }
	Port: blockmatmul_Pipeline_ps_i : tmp_a_15 | {1 }
	Port: blockmatmul_Pipeline_ps_i : A | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		empty : 2
		icmp_ln26 : 2
		add_ln26 : 2
		br_ln26 : 3
		tmp : 3
		p_cast : 4
		A_addr : 5
		tmp_s : 3
		zext_ln28 : 4
		AB_addr : 5
		or_ln28 : 4
		zext_ln28_1 : 4
		AB_addr_1 : 5
		A_load : 6
		AB_load : 6
		AB_load_1 : 6
		store_ln26 : 3
	State 2
		AB_addr_2 : 1
		AB_addr_3 : 1
		AB_load_2 : 2
		AB_load_3 : 2
	State 3
		AB_addr_4 : 1
		AB_addr_5 : 1
		AB_load_4 : 2
		AB_load_5 : 2
	State 4
		AB_addr_6 : 1
		AB_addr_7 : 1
		AB_load_6 : 2
		AB_load_7 : 2
	State 5
		AB_addr_8 : 1
		AB_addr_9 : 1
		AB_load_8 : 2
		AB_load_9 : 2
	State 6
		AB_addr_10 : 1
		AB_addr_11 : 1
		AB_load_10 : 2
		AB_load_11 : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		store_ln28 : 1
	State 13
		store_ln28 : 1
	State 14
		store_ln28 : 1
	State 15
		store_ln28 : 1
	State 16
		store_ln28 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		AB_addr_12 : 1
		AB_addr_13 : 1
		AB_load_12 : 2
		AB_load_13 : 2
	State 24
		AB_addr_14 : 1
		AB_addr_15 : 1
		add_ln28_12 : 1
		add_ln28_13 : 1
		AB_load_14 : 2
		AB_load_15 : 2
	State 25
		add_ln28_14 : 1
		add_ln28_15 : 1
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_479         |    3    |   165   |    50   |
|          |         grp_fu_503         |    3    |   165   |    50   |
|          |         grp_fu_532         |    3    |   165   |    50   |
|          |         grp_fu_561         |    3    |   165   |    50   |
|          |         grp_fu_570         |    3    |   165   |    50   |
|          |         grp_fu_578         |    3    |   165   |    50   |
|          |         grp_fu_586         |    3    |   165   |    50   |
|    mul   |         grp_fu_594         |    3    |   165   |    50   |
|          |         grp_fu_603         |    3    |   165   |    50   |
|          |         grp_fu_612         |    3    |   165   |    50   |
|          |         grp_fu_622         |    3    |   165   |    50   |
|          |         grp_fu_631         |    3    |   165   |    50   |
|          |         grp_fu_641         |    3    |   165   |    50   |
|          |         grp_fu_650         |    3    |   165   |    50   |
|          |         grp_fu_654         |    3    |   165   |    50   |
|          |         grp_fu_658         |    3    |   165   |    50   |
|----------|----------------------------|---------|---------|---------|
|          |       add_ln26_fu_391      |    0    |    0    |    13   |
|          |       add_ln28_fu_527      |    0    |    0    |    39   |
|          |      add_ln28_1_fu_556     |    0    |    0    |    39   |
|          |      add_ln28_2_fu_565     |    0    |    0    |    39   |
|          |      add_ln28_3_fu_574     |    0    |    0    |    39   |
|          |      add_ln28_4_fu_582     |    0    |    0    |    39   |
|          |      add_ln28_5_fu_590     |    0    |    0    |    39   |
|          |      add_ln28_6_fu_598     |    0    |    0    |    39   |
|    add   |      add_ln28_7_fu_607     |    0    |    0    |    39   |
|          |      add_ln28_8_fu_616     |    0    |    0    |    39   |
|          |      add_ln28_9_fu_626     |    0    |    0    |    39   |
|          |     add_ln28_10_fu_635     |    0    |    0    |    39   |
|          |     add_ln28_11_fu_645     |    0    |    0    |    39   |
|          |     add_ln28_12_fu_702     |    0    |    0    |    39   |
|          |     add_ln28_13_fu_707     |    0    |    0    |    39   |
|          |     add_ln28_14_fu_712     |    0    |    0    |    39   |
|          |     add_ln28_15_fu_717     |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln26_fu_385      |    0    |    0    |    9    |
|----------|----------------------------|---------|---------|---------|
|          |  tmp_a_15_read_read_fu_108 |    0    |    0    |    0    |
|          |  tmp_a_14_read_read_fu_114 |    0    |    0    |    0    |
|          |  tmp_a_13_read_read_fu_120 |    0    |    0    |    0    |
|          |  tmp_a_12_read_read_fu_126 |    0    |    0    |    0    |
|          |  tmp_a_11_read_read_fu_132 |    0    |    0    |    0    |
|          |  tmp_a_10_read_read_fu_138 |    0    |    0    |    0    |
|          |  tmp_a_9_read_read_fu_144  |    0    |    0    |    0    |
|          |  tmp_a_8_read_read_fu_150  |    0    |    0    |    0    |
|   read   |  tmp_a_7_read_read_fu_156  |    0    |    0    |    0    |
|          |  tmp_a_6_read_read_fu_162  |    0    |    0    |    0    |
|          |  tmp_a_5_read_read_fu_168  |    0    |    0    |    0    |
|          |  tmp_a_4_read_read_fu_174  |    0    |    0    |    0    |
|          |  tmp_a_3_read_read_fu_180  |    0    |    0    |    0    |
|          |  tmp_a_2_read_read_fu_186  |    0    |    0    |    0    |
|          |  tmp_a_1_read_read_fu_192  |    0    |    0    |    0    |
|          |  tmp_a_0_read_read_fu_198  |    0    |    0    |    0    |
|          | zext_ln23_read_read_fu_204 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |        empty_fu_381        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_fu_397         |    0    |    0    |    0    |
|          |        tmp_s_fu_410        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        p_cast_fu_405       |    0    |    0    |    0    |
|          |      zext_ln28_fu_418      |    0    |    0    |    0    |
|          |     zext_ln28_1_fu_429     |    0    |    0    |    0    |
|          |     zext_ln28_2_fu_444     |    0    |    0    |    0    |
|          |     zext_ln28_3_fu_454     |    0    |    0    |    0    |
|          |     zext_ln28_4_fu_464     |    0    |    0    |    0    |
|          |     zext_ln28_5_fu_474     |    0    |    0    |    0    |
|          |     zext_ln28_6_fu_488     |    0    |    0    |    0    |
|   zext   |     zext_ln28_7_fu_498     |    0    |    0    |    0    |
|          |     zext_ln28_8_fu_512     |    0    |    0    |    0    |
|          |     zext_ln28_9_fu_522     |    0    |    0    |    0    |
|          |     zext_ln28_10_fu_541    |    0    |    0    |    0    |
|          |     zext_ln28_11_fu_551    |    0    |    0    |    0    |
|          |     zext_ln28_12_fu_667    |    0    |    0    |    0    |
|          |     zext_ln28_13_fu_677    |    0    |    0    |    0    |
|          |     zext_ln28_14_fu_687    |    0    |    0    |    0    |
|          |     zext_ln28_15_fu_697    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       or_ln28_fu_423       |    0    |    0    |    0    |
|          |      or_ln28_1_fu_439      |    0    |    0    |    0    |
|          |      or_ln28_2_fu_449      |    0    |    0    |    0    |
|          |      or_ln28_3_fu_459      |    0    |    0    |    0    |
|          |      or_ln28_4_fu_469      |    0    |    0    |    0    |
|          |      or_ln28_5_fu_483      |    0    |    0    |    0    |
|          |      or_ln28_6_fu_493      |    0    |    0    |    0    |
|    or    |      or_ln28_7_fu_507      |    0    |    0    |    0    |
|          |      or_ln28_8_fu_517      |    0    |    0    |    0    |
|          |      or_ln28_9_fu_536      |    0    |    0    |    0    |
|          |      or_ln28_10_fu_546     |    0    |    0    |    0    |
|          |      or_ln28_11_fu_662     |    0    |    0    |    0    |
|          |      or_ln28_12_fu_672     |    0    |    0    |    0    |
|          |      or_ln28_13_fu_682     |    0    |    0    |    0    |
|          |      or_ln28_14_fu_692     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    48   |   2640  |   1446  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  AB_addr_10_reg_942 |    8   |
|  AB_addr_11_reg_947 |    8   |
| AB_addr_12_reg_1063 |    8   |
| AB_addr_13_reg_1069 |    8   |
| AB_addr_14_reg_1074 |    8   |
| AB_addr_15_reg_1080 |    8   |
|  AB_addr_1_reg_841  |    8   |
|  AB_addr_2_reg_846  |    8   |
|  AB_addr_3_reg_851  |    8   |
|  AB_addr_4_reg_876  |    8   |
|  AB_addr_5_reg_881  |    8   |
|  AB_addr_6_reg_891  |    8   |
|  AB_addr_7_reg_896  |    8   |
|  AB_addr_8_reg_916  |    8   |
|  AB_addr_9_reg_921  |    8   |
|   AB_addr_reg_836   |    8   |
|  AB_load_11_reg_978 |   32   |
|  AB_load_3_reg_886  |   32   |
|  AB_load_4_reg_906  |   32   |
|  AB_load_5_reg_911  |   32   |
|  AB_load_7_reg_937  |   32   |
|  AB_load_9_reg_963  |   32   |
|    A_addr_reg_813   |   10   |
|    A_load_reg_856   |   32   |
| add_ln28_12_reg_1085|   32   |
| add_ln28_13_reg_1090|   32   |
| add_ln28_14_reg_1095|   32   |
| add_ln28_15_reg_1100|   32   |
|  add_ln28_1_reg_953 |   32   |
|  add_ln28_2_reg_968 |   32   |
|  add_ln28_3_reg_983 |   32   |
|  add_ln28_4_reg_993 |   32   |
| add_ln28_5_reg_1003 |   32   |
| add_ln28_6_reg_1013 |   32   |
|   add_ln28_reg_927  |   32   |
|      i_reg_722      |    5   |
|  icmp_ln26_reg_809  |    1   |
| mul_ln28_10_reg_1033|   32   |
| mul_ln28_11_reg_1038|   32   |
| mul_ln28_12_reg_1043|   32   |
| mul_ln28_13_reg_1048|   32   |
| mul_ln28_14_reg_1053|   32   |
| mul_ln28_15_reg_1058|   32   |
|  mul_ln28_1_reg_932 |   32   |
|  mul_ln28_2_reg_958 |   32   |
|  mul_ln28_3_reg_973 |   32   |
|  mul_ln28_4_reg_988 |   32   |
|  mul_ln28_5_reg_998 |   32   |
| mul_ln28_6_reg_1008 |   32   |
| mul_ln28_7_reg_1018 |   32   |
| mul_ln28_8_reg_1023 |   32   |
| mul_ln28_9_reg_1028 |   32   |
|   mul_ln28_reg_901  |   32   |
|       reg_360       |   32   |
|       reg_364       |   32   |
|       reg_369       |   32   |
| tmp_a_0_read_reg_804|   32   |
|tmp_a_10_read_reg_754|   32   |
|tmp_a_11_read_reg_749|   32   |
|tmp_a_12_read_reg_744|   32   |
|tmp_a_13_read_reg_739|   32   |
|tmp_a_14_read_reg_734|   32   |
|tmp_a_15_read_reg_729|   32   |
| tmp_a_1_read_reg_799|   32   |
| tmp_a_2_read_reg_794|   32   |
| tmp_a_3_read_reg_789|   32   |
| tmp_a_4_read_reg_784|   32   |
| tmp_a_5_read_reg_779|   32   |
| tmp_a_6_read_reg_774|   32   |
| tmp_a_7_read_reg_769|   32   |
| tmp_a_8_read_reg_764|   32   |
| tmp_a_9_read_reg_759|   32   |
|    tmp_s_reg_818    |    8   |
+---------------------+--------+
|        Total        |  1848  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_231 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_237 |  p0  |  18  |   8  |   144  ||    87   |
| grp_access_fu_237 |  p1  |   8  |  32  |   256  ||    42   |
| grp_access_fu_237 |  p2  |  18  |   0  |    0   ||    87   |
| grp_access_fu_237 |  p4  |   8  |   8  |   64   ||    42   |
|      reg_364      |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   548  || 13.4664 ||   276   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |    -   |  2640  |  1446  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   276  |
|  Register |    -   |    -   |  1848  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |   13   |  4488  |  1722  |
+-----------+--------+--------+--------+--------+
