Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 25 22:13:44 2024
| Host         : E5-CSE-136-19 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   391 |
|    Minimum number of control sets                        |   391 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1294 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   391 |
| >= 0 to < 4        |    24 |
| >= 4 to < 6        |    89 |
| >= 6 to < 8        |    22 |
| >= 8 to < 10       |    41 |
| >= 10 to < 12      |    22 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     2 |
| >= 16              |   187 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             324 |          128 |
| No           | No                    | Yes                    |              42 |           11 |
| No           | Yes                   | No                     |             519 |          227 |
| Yes          | No                    | No                     |            9858 |         2720 |
| Yes          | No                    | Yes                    |              60 |           16 |
| Yes          | Yes                   | No                     |            5631 |         1590 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                         Enable Signal                                                                                                                        |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle1_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle3_m_axi_U/bus_read/fifo_burst/U_fifo_srl/pop                                                                                                                                                                             | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[63]_i_1_n_0                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                             | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                            | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle3_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                            | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                             | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle4_m_axi_U/bus_read/fifo_burst/U_fifo_srl/pop                                                                                                                                                                             | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle2_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle2_m_axi_U/bus_read/fifo_burst/U_fifo_srl/pop                                                                                                                                                                             | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle4_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle1_m_axi_U/bus_read/fifo_burst/U_fifo_srl/pop                                                                                                                                                                             | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/reset                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                                | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle3_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__12_n_0                                                                                                                                                                       | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle3_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_4                                                                                                                                                      | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle4_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__25_n_0                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__7_n_0                                                                                                                                                           | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle2_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__10_n_0                                                                                                                                                                       | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__1_n_0                                                                                                                                                                        | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__6_n_0                                                                                                                                                                        | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                                | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                                                                           | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1_n_0                                                                                                                                                                        | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle3_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__29_n_0                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__8_n_0                                                                                                                                                          | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[3]_i_1_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__8_n_0                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg[0]                                                                                                                                                                  | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__2_n_0                                                                                                                                                           | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__3_n_0                                                                                                                                                          | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle2_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_4                                                                                                                                                      | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_cordic_U0/grp_cordic_fu_100/grp_cordic_Pipeline_VITIS_LOOP_93_1_fu_230/cordic_phase_V_U/ap_ready_int                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle4_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__11_n_0                                                                                                                                                                       | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle4_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_4                                                                                                                                                      | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop                                                                                                                                                                            | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                                | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle4_m_axi_U/load_unit/buff_rdata/dout_vld_reg_0                                                                                                                                                                            | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_cordic_U0/grp_cordic_fu_100/grp_cordic_Pipeline_VITIS_LOOP_93_1_fu_230/cordic_phase_V_U/ap_ready_int                                                                                                                       | design_1_i/top_fpga417_0/inst/top_cordic_U0/grp_cordic_fu_100/grp_cordic_Pipeline_VITIS_LOOP_93_1_fu_230/cordic_phase_V_U/q0[7]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle1_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__17_n_0                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                                | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop                                                                                                                                                                            | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle8_s_axi_U/waddr                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle2_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__22_n_0                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[2][0]                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[3]_i_1_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle1_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__9_n_0                                                                                                                                                                        | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle1_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_4                                                                                                                                                      | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle8_s_axi_U/ar_hs                                                                                                                                                                                                          | design_1_i/top_fpga417_0/inst/bundle8_s_axi_U/rdata[9]_i_1_n_0                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle1_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__14_n_0                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle1_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__15_n_0                                                                                                                                                                      | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                                                                                               | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__4_n_0                                                                                                                                                         | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle3_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__23_n_0                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__5_n_0                                                                                                                                                        | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                                                                               | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle3_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__24_n_0                                                                                                                                                                      | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344/flow_control_loop_pipe_sequential_init_U/j_fu_196                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                                                                                      | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle4_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__20_n_0                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle4_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__21_n_0                                                                                                                                                                      | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                           | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__3_n_0                                                                                                                                                                      | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__11_n_0                                                                                                                                                        | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                        | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                                                                                      | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                                                                               | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                           | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__12_n_0                                                                                                                                                       | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                                                                                               | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__10_n_0                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                        | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle2_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__17_n_0                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle2_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__18_n_0                                                                                                                                                                      | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                        | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                        | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle3_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle3_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle2_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle2_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                                                                              | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_cordic_U0/grp_cordic_fu_100/grp_cordic_Pipeline_VITIS_LOOP_93_1_fu_230/i_fu_5800_out                                                                                                                                       | design_1_i/top_fpga417_0/inst/top_cordic_U0/grp_cordic_fu_100/grp_cordic_Pipeline_VITIS_LOOP_93_1_fu_230/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0][0]                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle1_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle1_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle4_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle4_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                                                                              | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle8_s_axi_U/E[0]                                                                                                                                                                                                           | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                5 |              7 |         1.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                             |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                5 |              7 |         1.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle3_m_axi_U/bus_read/rs_rdata/push_0                                                                                                                                                                                       | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle1_m_axi_U/bus_read/rs_rdata/push_0                                                                                                                                                                                       | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle2_m_axi_U/bus_read/rs_rdata/push_0                                                                                                                                                                                       | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                                                                                         | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle4_m_axi_U/bus_read/rs_rdata/push_0                                                                                                                                                                                       | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_cordic_U0/grp_cordic_fu_100/E[0]                                                                                                                                                                                           | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                                                                                         | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle4_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1__3_n_0                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_89_in                                                                                                 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle1_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1__1_n_0                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle3_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1__4_n_0                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle2_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1__2_n_0                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_89_in                                                                                                 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle4_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle4_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle2_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle2_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_1                                                                                                                                                    | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle1_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle1_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_1                                                                                                                                                    | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg[0]                                                                                                                                                   | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                                                  |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg[0]                                                                                                                                                   | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                                                  |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle3_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle3_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_cordic_U0/grp_cordic_fu_100/Q[2]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_cordic_U0/grp_cordic_fu_100/grp_cordic_Pipeline_VITIS_LOOP_93_1_fu_230/flow_control_loop_pipe_sequential_init_U/current_cos_V_1_fu_50                                                                                      | design_1_i/top_fpga417_0/inst/top_cordic_U0/grp_cordic_fu_100/grp_cordic_Pipeline_VITIS_LOOP_93_1_fu_230/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_0                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                6 |             19 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_READY_I                                                                                               | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             19 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                6 |             19 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                6 |             19 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_READY_I                                                                                               | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                7 |             19 |         2.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                6 |             19 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_cordic_U0/grp_cordic_fu_100/grp_cordic_Pipeline_VITIS_LOOP_93_1_fu_230/lhs_fu_46                                                                                                                                           | design_1_i/top_fpga417_0/inst/top_cordic_U0/grp_cordic_fu_100/grp_cordic_Pipeline_VITIS_LOOP_93_1_fu_230/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0][0]                                                                                                         |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        |                                                                                                                                                                                                                                                                               |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               10 |             23 |         2.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_cordic_U0/grp_cordic_fu_100/m_8_reg_12570                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_cordic_U0/grp_cordic_fu_100/grp_cordic_Pipeline_VITIS_LOOP_93_1_fu_230/flow_control_loop_pipe_sequential_init_U/current_cos_V_1_fu_50                                                                                      |                                                                                                                                                                                                                                                                               |               11 |             24 |         2.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_cordic_U0/grp_cordic_fu_100/m_9_reg_12470                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_cordic_U0/grp_cordic_fu_100/Q[2]                                                                                                                                                                                           | design_1_i/top_fpga417_0/inst/top_cordic_U0/grp_cordic_fu_100/select_ln1090_reg_1267                                                                                                                                                                                          |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_cordic_U0/grp_cordic_fu_100/Q[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               11 |             26 |         2.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_cordic_U0/grp_cordic_fu_100/Q[2]                                                                                                                                                                                           | design_1_i/top_fpga417_0/inst/top_cordic_U0/grp_cordic_fu_100/select_ln1090_1_reg_1278                                                                                                                                                                                        |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               14 |             28 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_cordic_U0/grp_cordic_fu_100/icmp_ln1102_1_reg_12170                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               11 |             30 |         2.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_cordic_U0/sel                                                                                                                                                                                                              | design_1_i/top_fpga417_0/inst/start_for_top_cordic_U0_U/top_cordic_U0_input_length_read                                                                                                                                                                                       |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                          | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/flow_control_loop_pipe_sequential_init_U/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_ap_start_reg_reg[0]                                                       |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/control_s_axi_U/int_output_mag[31]_i_1_n_0                                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/control_s_axi_U/int_output_mag[63]_i_1_n_0                                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/control_s_axi_U/int_input_img[63]_i_1_n_0                                                                                                                                                                                      | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/control_s_axi_U/int_kernel_img[63]_i_1_n_0                                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/control_s_axi_U/int_kernel_img[31]_i_1_n_0                                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/control_s_axi_U/p_0_in                                                                                                                                                                                                         | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/control_s_axi_U/int_output_theta[31]_i_1_n_0                                                                                                                                                                                   | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/control_s_axi_U/int_input_real[31]_i_1_n_0                                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/control_s_axi_U/int_kernel_real[31]_i_1_n_0                                                                                                                                                                                    | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/control_s_axi_U/int_input_img[31]_i_1_n_0                                                                                                                                                                                      | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/control_s_axi_U/int_output_theta[63]_i_1_n_0                                                                                                                                                                                   | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/control_s_axi_U/int_kernel_real[63]_i_1_n_0                                                                                                                                                                                    | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle4_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle3_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               14 |             33 |         2.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle4_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               11 |             33 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle2_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               11 |             33 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle2_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle1_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               11 |             33 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle1_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             33 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle3_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               10 |             33 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/push_0                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344/kernel_img_temp_V_2_fu_2200                                                                                                                            |                                                                                                                                                                                                                                                                               |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344/kernel_img_temp_V_7_fu_2600                                                                                                                            |                                                                                                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344/kernel_img_temp_V_24_fu_3960                                                                                                                           |                                                                                                                                                                                                                                                                               |               14 |             34 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344/kernel_img_temp_V_8_fu_2680                                                                                                                            |                                                                                                                                                                                                                                                                               |               13 |             34 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344/kernel_img_temp_V_10_fu_2840                                                                                                                           |                                                                                                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344/kernel_img_temp_V_11_fu_2920                                                                                                                           |                                                                                                                                                                                                                                                                               |               17 |             34 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344/kernel_img_temp_V_18_fu_3480                                                                                                                           |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344/kernel_img_temp_V_15_fu_3240                                                                                                                           |                                                                                                                                                                                                                                                                               |               14 |             34 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344/kernel_img_temp_V_13_fu_3080                                                                                                                           |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344/kernel_img_temp_V_21_fu_3720                                                                                                                           |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344/kernel_img_temp_V_9_fu_2760                                                                                                                            |                                                                                                                                                                                                                                                                               |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344/kernel_img_temp_V_1_fu_2120                                                                                                                            |                                                                                                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344/kernel_img_temp_V_fu_2040                                                                                                                              |                                                                                                                                                                                                                                                                               |               13 |             34 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344/kernel_img_temp_V_12_fu_3000                                                                                                                           |                                                                                                                                                                                                                                                                               |               12 |             34 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344/kernel_img_temp_V_3_fu_2280                                                                                                                            |                                                                                                                                                                                                                                                                               |               13 |             34 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344/kernel_img_temp_V_17_fu_3400                                                                                                                           |                                                                                                                                                                                                                                                                               |               14 |             34 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344/kernel_img_temp_V_19_fu_3560                                                                                                                           |                                                                                                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344/kernel_img_temp_V_14_fu_3160                                                                                                                           |                                                                                                                                                                                                                                                                               |               17 |             34 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344/kernel_img_temp_V_20_fu_3640                                                                                                                           |                                                                                                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344/kernel_img_temp_V_22_fu_3800                                                                                                                           |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344/kernel_img_temp_V_6_fu_2520                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             34 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344/kernel_img_temp_V_23_fu_3880                                                                                                                           |                                                                                                                                                                                                                                                                               |               13 |             34 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344/kernel_img_temp_V_16_fu_3320                                                                                                                           |                                                                                                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344/kernel_img_temp_V_5_fu_2440                                                                                                                            |                                                                                                                                                                                                                                                                               |               13 |             34 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344/kernel_img_temp_V_4_fu_2360                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/p_2_in                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/push                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             34 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                9 |             35 |         3.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                               | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_cordic_U0/grp_cordic_fu_100/sub_ln1099_reg_11830                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               12 |             37 |         3.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                               | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_cordic_U0/grp_cordic_fu_100/grp_cordic_Pipeline_VITIS_LOOP_93_1_fu_230/current_cos_V_4_reg_3140                                                                                                                            |                                                                                                                                                                                                                                                                               |               11 |             41 |         3.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |               14 |             42 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |               17 |             42 |         2.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |               11 |             44 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |                7 |             44 |         6.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             44 |         4.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |               11 |             44 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |               10 |             47 |         4.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                               |               11 |             47 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_cordic_U0/grp_cordic_fu_100/ap_CS_fsm_state6                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               17 |             50 |         2.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle2_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                                          | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               11 |             52 |         4.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_4[0]                                                                                                                                                 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               10 |             52 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_4[0]                                                                                                                                                 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                9 |             52 |         5.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle3_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                                          | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               11 |             52 |         4.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle4_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                                          | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               11 |             52 |         4.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle1_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                                          | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               13 |             52 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg[0]                                                                                                                                                   | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                9 |             53 |         5.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg[0]                                                                                                                                                   | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                9 |             53 |         5.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/flow_control_loop_pipe_sequential_init_U/full_n_reg                                                                                                    | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               15 |             54 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle3_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               11 |             62 |         5.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle1_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               13 |             62 |         4.77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/full_n_reg_2                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                8 |             62 |         7.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                             | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                8 |             62 |         7.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle2_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               11 |             62 |         5.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle2_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/full_n_reg                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             62 |         7.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle4_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               11 |             62 |         5.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle2_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                             | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                8 |             62 |         7.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle1_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               12 |             63 |         5.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                            | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle2_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               13 |             63 |         4.85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle3_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               13 |             63 |         4.85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                            | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               18 |             63 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle4_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               12 |             63 |         5.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               17 |             63 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                                                                                                                      | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                               |               22 |             65 |         2.95 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                               |               19 |             65 |         3.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               18 |             65 |         3.61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle3_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/full_n_reg                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                9 |             65 |         7.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               21 |             65 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle4_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                             | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                9 |             65 |         7.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               24 |             65 |         2.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                               |               23 |             65 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle3_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                             | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                9 |             65 |         7.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                               |               21 |             65 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               20 |             65 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle4_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/full_n_reg                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                9 |             65 |         7.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               11 |             66 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               21 |             66 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                                                                              | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               10 |             66 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             66 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               21 |             66 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                                                                              | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               13 |             66 |         5.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |               25 |             68 |         2.72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                                                                               |               20 |             68 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             70 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               22 |             70 |         3.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             70 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             70 |         3.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             70 |         3.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               25 |             70 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |               30 |             71 |         2.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               26 |             92 |         3.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/store_unit/fifo_wrsp/full_n_reg_0[0]                                                                                                                                                                           | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               30 |             92 |         3.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle4_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                       | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               22 |             92 |         4.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle4_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               24 |             92 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle1_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                       | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               27 |             92 |         3.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle3_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               30 |             92 |         3.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle3_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               24 |             92 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle4_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               30 |             92 |         3.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle2_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               28 |             92 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle3_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                       | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               28 |             92 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle1_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               29 |             92 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               29 |             92 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle2_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               32 |             92 |         2.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle2_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                       | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               31 |             92 |         2.97 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle1_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               27 |             92 |         3.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle8_s_axi_U/push                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               16 |            126 |         7.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_cordic_U0/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               16 |            126 |         7.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle6_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                                                                                                                 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               33 |            126 |         3.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_cordic_U0/grp_cordic_fu_100/ap_CS_fsm_reg[3]_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               18 |            126 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle3_m_axi_U/bus_read/rs_rreq/next_rreq                                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               31 |            134 |         4.32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle1_m_axi_U/bus_read/rs_rreq/next_rreq                                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               37 |            134 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle4_m_axi_U/bus_read/rs_rreq/next_rreq                                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               27 |            134 |         4.96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                                                                                                                 | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               28 |            134 |         4.79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/bundle2_m_axi_U/bus_read/rs_rreq/next_rreq                                                                                                                                                                                     | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |               35 |            134 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_cordic_U0/add_ln176_1_reg_2120                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               43 |            158 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/top_fpga417_0/inst/bundle5_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                               |              135 |            311 |         2.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |              129 |            325 |         2.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/shift_reg_img_V_10_fu_238                                                                                                                              | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                                      |              330 |            816 |         2.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/flow_control_loop_pipe_sequential_init_U/full_n_reg                                                                                                    |                                                                                                                                                                                                                                                                               |              510 |           1705 |         3.34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/ap_ce_reg                                                                                                                       |                                                                                                                                                                                                                                                                               |              872 |           6511 |         7.47 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


