{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1506537663886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506537663887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 18:41:03 2017 " "Processing started: Wed Sep 27 18:41:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506537663887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1506537663887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off GUTIERREZ_JETER_LAB_1_FALL_2017 -c GUTIERREZ_JETER_LAB_1_FALL_2017 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off GUTIERREZ_JETER_LAB_1_FALL_2017 -c GUTIERREZ_JETER_LAB_1_FALL_2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1506537663887 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIERREZ_JETER_LAB_1_FALL_2017_7_1200mv_85c_slow.vo /media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIERREZ_JETER_LAB_1_FALL_2017_7_1200mv_85c_slow.vo in folder \"/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1506537664530 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIERREZ_JETER_LAB_1_FALL_2017_7_1200mv_0c_slow.vo /media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIERREZ_JETER_LAB_1_FALL_2017_7_1200mv_0c_slow.vo in folder \"/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1506537664559 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIERREZ_JETER_LAB_1_FALL_2017_min_1200mv_0c_fast.vo /media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIERREZ_JETER_LAB_1_FALL_2017_min_1200mv_0c_fast.vo in folder \"/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1506537664588 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIERREZ_JETER_LAB_1_FALL_2017.vo /media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIERREZ_JETER_LAB_1_FALL_2017.vo in folder \"/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1506537664617 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIERREZ_JETER_LAB_1_FALL_2017_7_1200mv_85c_v_slow.sdo /media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIERREZ_JETER_LAB_1_FALL_2017_7_1200mv_85c_v_slow.sdo in folder \"/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1506537664639 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIERREZ_JETER_LAB_1_FALL_2017_7_1200mv_0c_v_slow.sdo /media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIERREZ_JETER_LAB_1_FALL_2017_7_1200mv_0c_v_slow.sdo in folder \"/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1506537664661 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIERREZ_JETER_LAB_1_FALL_2017_min_1200mv_0c_v_fast.sdo /media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIERREZ_JETER_LAB_1_FALL_2017_min_1200mv_0c_v_fast.sdo in folder \"/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1506537664681 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIERREZ_JETER_LAB_1_FALL_2017_v.sdo /media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIERREZ_JETER_LAB_1_FALL_2017_v.sdo in folder \"/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1506537664702 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1327 " "Peak virtual memory: 1327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506537664730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 18:41:04 2017 " "Processing ended: Wed Sep 27 18:41:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506537664730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506537664730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506537664730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1506537664730 ""}
