################## Global Timing Constraints
#

NET "sys_clk_n" TNM_NET = "sys_clk_n";
TIMESPEC TS_sys_clk_n = PERIOD "sys_clk_n" 100 MHz;

NET "dly_clk_n" TNM_NET = "dly_clk_n";
TIMESPEC TS_dly_clk_n = PERIOD "dly_clk_n" 200 MHz;

NET "epb_clk" TNM_NET = "epb_clk";
TIMESPEC TS_epb_clk = PERIOD "epb_clk" 88 MHz;

NET "mgt_clk_0" TNM_NET = "mgt_clk_0";
TIMESPEC TS_mgt_clk_0 = PERIOD "mgt_clk_0" 156.25 MHz;

################### Pin constraints
#

#
# System signals
#

NET "infrastructure_inst/sys_clk_n" LOC = H13;
NET "infrastructure_inst/sys_clk_p" LOC = J14;

NET "infrastructure_inst/aux0_clk_p" LOC = G15;
NET "infrastructure_inst/aux0_clk_n" LOC = G16;

NET "infrastructure_inst/aux1_clk_p" LOC = H14;
NET "infrastructure_inst/aux1_clk_n" LOC = H15;

NET "infrastructure_inst/dly_clk_n" LOC = J17;
NET "infrastructure_inst/dly_clk_p" LOC = J16;

#
# PPC External Peripheral Bus [EPB]
#

NET "ppc_irq_n" IOSTANDARD = LVCMOS33;
NET "ppc_irq_n" LOC = G23;

# transparent endian change

NET "epb_data[15]" IOSTANDARD = LVCMOS33;
NET "epb_infrastructure_inst/epb_data_buf[15]" LOC = AH13;
NET "epb_data[14]" IOSTANDARD = LVCMOS33;
NET "epb_infrastructure_inst/epb_data_buf[14]" LOC = AH14;
NET "epb_data[13]" IOSTANDARD = LVCMOS33;
NET "epb_infrastructure_inst/epb_data_buf[13]" LOC = AH19;
NET "epb_data[12]" IOSTANDARD = LVCMOS33;
NET "epb_infrastructure_inst/epb_data_buf[12]" LOC = AH20;
NET "epb_data[11]" IOSTANDARD = LVCMOS33;
NET "epb_infrastructure_inst/epb_data_buf[11]" LOC = AG13;
NET "epb_data[10]" IOSTANDARD = LVCMOS33;
NET "epb_infrastructure_inst/epb_data_buf[10]" LOC = AH12;
NET "epb_data[9]" IOSTANDARD = LVCMOS33;
NET "epb_infrastructure_inst/epb_data_buf[9]" LOC = AH22;
NET "epb_data[8]" IOSTANDARD = LVCMOS33;
NET "epb_infrastructure_inst/epb_data_buf[8]" LOC = AG22;
NET "epb_data[7]" IOSTANDARD = LVCMOS33;
NET "epb_infrastructure_inst/epb_data_buf[7]" LOC = AD19;
NET "epb_data[6]" IOSTANDARD = LVCMOS33;
NET "epb_infrastructure_inst/epb_data_buf[6]" LOC = AE19;
NET "epb_data[5]" IOSTANDARD = LVCMOS33;
NET "epb_infrastructure_inst/epb_data_buf[5]" LOC = AE17;
NET "epb_data[4]" IOSTANDARD = LVCMOS33;
NET "epb_infrastructure_inst/epb_data_buf[4]" LOC = AF16;
NET "epb_data[3]" IOSTANDARD = LVCMOS33;
NET "epb_infrastructure_inst/epb_data_buf[3]" LOC = AD20;
NET "epb_data[2]" IOSTANDARD = LVCMOS33;
NET "epb_infrastructure_inst/epb_data_buf[2]" LOC = AE21;
NET "epb_data[1]" IOSTANDARD = LVCMOS33;
NET "epb_infrastructure_inst/epb_data_buf[1]" LOC = AE16;
NET "epb_data[0]" IOSTANDARD = LVCMOS33;
NET "epb_infrastructure_inst/epb_data_buf[0]" LOC = AF15;

# transparent endian change
NET "epb_addr[0]" IOSTANDARD = LVCMOS33;
NET "epb_addr[0]" LOC = AE23;
NET "epb_addr[1]" IOSTANDARD = LVCMOS33;
NET "epb_addr[1]" LOC = AE22;
NET "epb_addr[2]" IOSTANDARD = LVCMOS33;
NET "epb_addr[2]" LOC = AG18;
NET "epb_addr[3]" IOSTANDARD = LVCMOS33;
NET "epb_addr[3]" LOC = AG12;
NET "epb_addr[4]" IOSTANDARD = LVCMOS33;
NET "epb_addr[4]" LOC = AG15;
NET "epb_addr[5]" IOSTANDARD = LVCMOS33;
NET "epb_addr[5]" LOC = AG23;
NET "epb_addr[6]" IOSTANDARD = LVCMOS33;
NET "epb_addr[6]" LOC = AF19;
NET "epb_addr[7]" IOSTANDARD = LVCMOS33;
NET "epb_addr[7]" LOC = AE12;
NET "epb_addr[8]" IOSTANDARD = LVCMOS33;
NET "epb_addr[8]" LOC = AG16;
NET "epb_addr[9]" IOSTANDARD = LVCMOS33;
NET "epb_addr[9]" LOC = AF13;
NET "epb_addr[10]" IOSTANDARD = LVCMOS33;
NET "epb_addr[10]" LOC = AG20;
NET "epb_addr[11]" IOSTANDARD = LVCMOS33;
NET "epb_addr[11]" LOC = AF23;
NET "epb_addr[12]" IOSTANDARD = LVCMOS33;
NET "epb_addr[12]" LOC = AH17;
NET "epb_addr[13]" IOSTANDARD = LVCMOS33;
NET "epb_addr[13]" LOC = AH15;
NET "epb_addr[14]" IOSTANDARD = LVCMOS33;
NET "epb_addr[14]" LOC = L20;
NET "epb_addr[15]" IOSTANDARD = LVCMOS33;
NET "epb_addr[15]" LOC = J22;
NET "epb_addr[16]" IOSTANDARD = LVCMOS33;
NET "epb_addr[16]" LOC = H22;
NET "epb_addr[17]" IOSTANDARD = LVCMOS33;
NET "epb_addr[17]" LOC = L15;
NET "epb_addr[18]" IOSTANDARD = LVCMOS33;
NET "epb_addr[18]" LOC = L16;
NET "epb_addr[19]" IOSTANDARD = LVCMOS33;
NET "epb_addr[19]" LOC = K22;
NET "epb_addr[20]" IOSTANDARD = LVCMOS33;
NET "epb_addr[20]" LOC = K21;
NET "epb_addr[21]" IOSTANDARD = LVCMOS33;
NET "epb_addr[21]" LOC = K16;
NET "epb_addr[22]" IOSTANDARD = LVCMOS33;
NET "epb_addr[22]" LOC = J15;

# EPB multi purpose pins
# DMA_REQ_2
NET "epb_addr_gp[0]" IOSTANDARD = LVCMOS33;
NET "epb_addr_gp[0]" LOC = L21;
# DMA_ACK_2
NET "epb_addr_gp[1]" IOSTANDARD = LVCMOS33;
NET "epb_addr_gp[1]" LOC = G22;
# EOT_TC_2
NET "epb_addr_gp[2]" IOSTANDARD = LVCMOS33;
NET "epb_addr_gp[2]" LOC = K23;
# DMA_REQ_3
NET "epb_addr_gp[3]" IOSTANDARD = LVCMOS33;
NET "epb_addr_gp[3]" LOC = K14;
# DMA_ACK_3
NET "epb_addr_gp[4]" IOSTANDARD = LVCMOS33;
NET "epb_addr_gp[4]" LOC = L14;
# EOT_TC_3
NET "epb_addr_gp[5]" IOSTANDARD = LVCMOS33;
NET "epb_addr_gp[5]" LOC = J12;

#NET "epb_cs_alt_n"   IOSTANDARD = LVCMOS33 | LOC = AG17;
NET "epb_cs_n" IOSTANDARD = LVCMOS33;
NET "epb_cs_n" LOC = K13;
NET "epb_be_n[1]" IOSTANDARD = LVCMOS33;
NET "epb_be_n[1]" LOC = AF18;
NET "epb_be_n[0]" IOSTANDARD = LVCMOS33;
NET "epb_be_n[0]" LOC = AF14;
NET "epb_r_w_n" IOSTANDARD = LVCMOS33;
NET "epb_r_w_n" LOC = AF20;
NET "epb_oe_n" IOSTANDARD = LVCMOS33;
NET "epb_oe_n" LOC = AF21;
#NET "epb_blast_n"    IOSTANDARD = LVCMOS33 | LOC = H23;
NET "epb_rdy" IOSTANDARD = LVCMOS33;
NET "epb_infrastructure_inst/epb_rdy_buf" LOC = K12;

NET "epb_clk_in" IOSTANDARD = LVCMOS33;
NET "infrastructure_inst/epb_clk_in" LOC = AH18;


NET "adc0_ser_clk" SLEW = SLOW;
NET "adc0_ser_clk" LOC = F28;
NET "adc0_ser_dat" SLEW = SLOW;
NET "adc0_ser_dat" LOC = D32;
NET "adc0_ser_cs" SLEW = SLOW;
NET "adc0_ser_cs" LOC = C32;
NET "adc1_ser_clk" SLEW = SLOW;
NET "adc1_ser_clk" LOC = AE32;
NET "adc1_ser_dat" SLEW = SLOW;
NET "adc1_ser_dat" LOC = AD34;
NET "adc1_ser_cs" SLEW = SLOW;
NET "adc1_ser_cs" LOC = AC34;


# ADC card 3 wire control
#NET "adc0_adc3wire_clk"       IOSTANDARD = LVCMOS25 | LOC = F28;
#NET "adc0_adc3wire_data"      IOSTANDARD = LVCMOS25 | LOC = D32;
#NET "adc0_adc3wire_strobe"    IOSTANDARD = LVCMOS25 | LOC = C32;
#NET "adc0_modepin"            IOSTANDARD = LVCMOS25 | LOC = E28;


NET "xaui_infrastructure_inst/mgt_refclk_t_n" LOC = C8;
NET "xaui_infrastructure_inst/mgt_refclk_t_p" LOC = D8;

NET "xaui_infrastructure_inst/mgt_refclk_b_n" LOC = Y3;
NET "xaui_infrastructure_inst/mgt_refclk_b_p" LOC = Y4;

NET "mgt_rx_top_1_n[1]" LOC = A7;
NET "mgt_rx_top_1_p[1]" LOC = A6;
NET "mgt_rx_top_1_n[0]" LOC = A8;
NET "mgt_rx_top_1_p[0]" LOC = A9;
NET "mgt_tx_top_1_n[1]" LOC = B6;
NET "mgt_tx_top_1_p[1]" LOC = B5;
NET "mgt_tx_top_1_n[0]" LOC = B9;
NET "mgt_tx_top_1_p[0]" LOC = B10;
NET "mgt_rx_top_1_n[3]" LOC = C1;
NET "mgt_rx_top_1_p[3]" LOC = D1;
NET "mgt_rx_top_1_n[2]" LOC = A2;
NET "mgt_rx_top_1_p[2]" LOC = A3;
NET "mgt_tx_top_1_n[3]" LOC = D2;
NET "mgt_tx_top_1_p[3]" LOC = E2;
NET "mgt_tx_top_1_n[2]" LOC = B3;
NET "mgt_tx_top_1_p[2]" LOC = B4;
NET "mgt_rx_top_0_n[1]" LOC = J1;
NET "mgt_rx_top_0_p[1]" LOC = K1;
NET "mgt_rx_top_0_n[0]" LOC = H1;
NET "mgt_rx_top_0_p[0]" LOC = G1;
NET "mgt_tx_top_0_n[1]" LOC = K2;
NET "mgt_tx_top_0_p[1]" LOC = L2;
NET "mgt_tx_top_0_n[0]" LOC = G2;
NET "mgt_tx_top_0_p[0]" LOC = F2;
NET "mgt_rx_top_0_n[3]" LOC = R1;
NET "mgt_rx_top_0_p[3]" LOC = T1;
NET "mgt_rx_top_0_n[2]" LOC = P1;
NET "mgt_rx_top_0_p[2]" LOC = N1;
NET "mgt_tx_top_0_n[3]" LOC = T2;
NET "mgt_tx_top_0_p[3]" LOC = U2;
NET "mgt_tx_top_0_n[2]" LOC = N2;
NET "mgt_tx_top_0_p[2]" LOC = M2;
NET "mgt_rx_bottom_1_n[1]" LOC = AA1;
NET "mgt_rx_bottom_1_p[1]" LOC = AB1;
NET "mgt_rx_bottom_1_n[0]" LOC = Y1;
NET "mgt_rx_bottom_1_p[0]" LOC = W1;
NET "mgt_tx_bottom_1_n[1]" LOC = AB2;
NET "mgt_tx_bottom_1_p[1]" LOC = AC2;
NET "mgt_tx_bottom_1_n[0]" LOC = W2;
NET "mgt_tx_bottom_1_p[0]" LOC = V2;
NET "mgt_rx_bottom_1_n[3]" LOC = AG1;
NET "mgt_rx_bottom_1_p[3]" LOC = AH1;
NET "mgt_rx_bottom_1_n[2]" LOC = AF1;
NET "mgt_rx_bottom_1_p[2]" LOC = AE1;
NET "mgt_tx_bottom_1_n[3]" LOC = AH2;
NET "mgt_tx_bottom_1_p[3]" LOC = AJ2;
NET "mgt_tx_bottom_1_n[2]" LOC = AE2;
NET "mgt_tx_bottom_1_p[2]" LOC = AD2;
NET "mgt_rx_bottom_0_n[1]" LOC = AP2;
NET "mgt_rx_bottom_0_p[1]" LOC = AP3;
NET "mgt_rx_bottom_0_n[0]" LOC = AM1;
NET "mgt_rx_bottom_0_p[0]" LOC = AL1;
NET "mgt_tx_bottom_0_n[1]" LOC = AN3;
NET "mgt_tx_bottom_0_p[1]" LOC = AN4;
NET "mgt_tx_bottom_0_n[0]" LOC = AL2;
NET "mgt_tx_bottom_0_p[0]" LOC = AK2;
NET "mgt_rx_bottom_0_n[3]" LOC = AP8;
NET "mgt_rx_bottom_0_p[3]" LOC = AP9;
NET "mgt_rx_bottom_0_n[2]" LOC = AP7;
NET "mgt_rx_bottom_0_p[2]" LOC = AP6;
NET "mgt_tx_bottom_0_n[3]" LOC = AN9;
NET "mgt_tx_bottom_0_p[3]" LOC = AN10;
NET "mgt_tx_bottom_0_n[2]" LOC = AN6;
NET "mgt_tx_bottom_0_p[2]" LOC = AN5;



##############################################
# IP UCF constraints                         #
##############################################

# */XSG core config

# */acc_len

# */acc_len_sel

# */adc083000x1
NET "adc0clk_p" DIFF_TERM = "TRUE";
NET "adc0clk_p" PERIOD = 2.6667 ns;
NET "adc0clk_p" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_clk_p" LOC = H19;
NET "adc0clk_n" DIFF_TERM = "TRUE";
NET "adc0clk_n" PERIOD = 2.6667 ns;
NET "adc0clk_n" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_clk_n" LOC = H20;
NET "adc0sync_p" DIFF_TERM = "TRUE";
NET "adc0sync_p" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_sync_p" LOC = B33;
NET "adc0sync_n" DIFF_TERM = "TRUE";
NET "adc0sync_n" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_sync_n" LOC = C33;
NET "adc0outofrange_p" DIFF_TERM = "TRUE";
NET "adc0outofrange_p" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_outofrange_p" LOC = C34;
NET "adc0outofrange_n" DIFF_TERM = "TRUE";
NET "adc0outofrange_n" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_outofrange_n" LOC = D34;
NET "adc0dataeveni_p[0]" DIFF_TERM = "TRUE";
NET "adc0dataeveni_p[0]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataeveni_p[0]" LOC = M31;
NET "adc0dataeveni_p[1]" DIFF_TERM = "TRUE";
NET "adc0dataeveni_p[1]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataeveni_p[1]" LOC = M28;
NET "adc0dataeveni_p[2]" DIFF_TERM = "TRUE";
NET "adc0dataeveni_p[2]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataeveni_p[2]" LOC = M25;
NET "adc0dataeveni_p[3]" DIFF_TERM = "TRUE";
NET "adc0dataeveni_p[3]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataeveni_p[3]" LOC = K28;
NET "adc0dataeveni_p[4]" DIFF_TERM = "TRUE";
NET "adc0dataeveni_p[4]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataeveni_p[4]" LOC = K24;
NET "adc0dataeveni_p[5]" DIFF_TERM = "TRUE";
NET "adc0dataeveni_p[5]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataeveni_p[5]" LOC = H29;
NET "adc0dataeveni_p[6]" DIFF_TERM = "TRUE";
NET "adc0dataeveni_p[6]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataeveni_p[6]" LOC = H28;
NET "adc0dataeveni_p[7]" DIFF_TERM = "TRUE";
NET "adc0dataeveni_p[7]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataeveni_p[7]" LOC = F31;
NET "adc0dataeveni_n[0]" DIFF_TERM = "TRUE";
NET "adc0dataeveni_n[0]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataeveni_n[0]" LOC = N30;
NET "adc0dataeveni_n[1]" DIFF_TERM = "TRUE";
NET "adc0dataeveni_n[1]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataeveni_n[1]" LOC = N28;
NET "adc0dataeveni_n[2]" DIFF_TERM = "TRUE";
NET "adc0dataeveni_n[2]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataeveni_n[2]" LOC = M26;
NET "adc0dataeveni_n[3]" DIFF_TERM = "TRUE";
NET "adc0dataeveni_n[3]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataeveni_n[3]" LOC = L28;
NET "adc0dataeveni_n[4]" DIFF_TERM = "TRUE";
NET "adc0dataeveni_n[4]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataeveni_n[4]" LOC = L24;
NET "adc0dataeveni_n[5]" DIFF_TERM = "TRUE";
NET "adc0dataeveni_n[5]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataeveni_n[5]" LOC = J29;
NET "adc0dataeveni_n[6]" DIFF_TERM = "TRUE";
NET "adc0dataeveni_n[6]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataeveni_n[6]" LOC = G28;
NET "adc0dataeveni_n[7]" DIFF_TERM = "TRUE";
NET "adc0dataeveni_n[7]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataeveni_n[7]" LOC = E31;
NET "adc0dataoddi_p[0]" DIFF_TERM = "TRUE";
NET "adc0dataoddi_p[0]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddi_p[0]" LOC = N27;
NET "adc0dataoddi_p[1]" DIFF_TERM = "TRUE";
NET "adc0dataoddi_p[1]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddi_p[1]" LOC = L29;
NET "adc0dataoddi_p[2]" DIFF_TERM = "TRUE";
NET "adc0dataoddi_p[2]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddi_p[2]" LOC = L25;
NET "adc0dataoddi_p[3]" DIFF_TERM = "TRUE";
NET "adc0dataoddi_p[3]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddi_p[3]" LOC = J30;
NET "adc0dataoddi_p[4]" DIFF_TERM = "TRUE";
NET "adc0dataoddi_p[4]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddi_p[4]" LOC = G33;
NET "adc0dataoddi_p[5]" DIFF_TERM = "TRUE";
NET "adc0dataoddi_p[5]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddi_p[5]" LOC = G30;
NET "adc0dataoddi_p[6]" DIFF_TERM = "TRUE";
NET "adc0dataoddi_p[6]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddi_p[6]" LOC = H25;
NET "adc0dataoddi_p[7]" DIFF_TERM = "TRUE";
NET "adc0dataoddi_p[7]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddi_p[7]" LOC = E29;
NET "adc0dataoddi_n[0]" DIFF_TERM = "TRUE";
NET "adc0dataoddi_n[0]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddi_n[0]" LOC = M27;
NET "adc0dataoddi_n[1]" DIFF_TERM = "TRUE";
NET "adc0dataoddi_n[1]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddi_n[1]" LOC = K29;
NET "adc0dataoddi_n[2]" DIFF_TERM = "TRUE";
NET "adc0dataoddi_n[2]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddi_n[2]" LOC = L26;
NET "adc0dataoddi_n[3]" DIFF_TERM = "TRUE";
NET "adc0dataoddi_n[3]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddi_n[3]" LOC = J31;
NET "adc0dataoddi_n[4]" DIFF_TERM = "TRUE";
NET "adc0dataoddi_n[4]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddi_n[4]" LOC = F34;
NET "adc0dataoddi_n[5]" DIFF_TERM = "TRUE";
NET "adc0dataoddi_n[5]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddi_n[5]" LOC = F30;
NET "adc0dataoddi_n[6]" DIFF_TERM = "TRUE";
NET "adc0dataoddi_n[6]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddi_n[6]" LOC = H24;
NET "adc0dataoddi_n[7]" DIFF_TERM = "TRUE";
NET "adc0dataoddi_n[7]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddi_n[7]" LOC = F29;
NET "adc0dataevenq_p[0]" DIFF_TERM = "TRUE";
NET "adc0dataevenq_p[0]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataevenq_p[0]" LOC = L34;
NET "adc0dataevenq_p[1]" DIFF_TERM = "TRUE";
NET "adc0dataevenq_p[1]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataevenq_p[1]" LOC = K33;
NET "adc0dataevenq_p[2]" DIFF_TERM = "TRUE";
NET "adc0dataevenq_p[2]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataevenq_p[2]" LOC = J32;
NET "adc0dataevenq_p[3]" DIFF_TERM = "TRUE";
NET "adc0dataevenq_p[3]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataevenq_p[3]" LOC = K27;
NET "adc0dataevenq_p[4]" DIFF_TERM = "TRUE";
NET "adc0dataevenq_p[4]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataevenq_p[4]" LOC = H30;
NET "adc0dataevenq_p[5]" DIFF_TERM = "TRUE";
NET "adc0dataevenq_p[5]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataevenq_p[5]" LOC = J24;
NET "adc0dataevenq_p[6]" DIFF_TERM = "TRUE";
NET "adc0dataevenq_p[6]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataevenq_p[6]" LOC = G27;
NET "adc0dataevenq_p[7]" DIFF_TERM = "TRUE";
NET "adc0dataevenq_p[7]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataevenq_p[7]" LOC = G25;
NET "adc0dataevenq_n[0]" DIFF_TERM = "TRUE";
NET "adc0dataevenq_n[0]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataevenq_n[0]" LOC = K34;
NET "adc0dataevenq_n[1]" DIFF_TERM = "TRUE";
NET "adc0dataevenq_n[1]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataevenq_n[1]" LOC = K32;
NET "adc0dataevenq_n[2]" DIFF_TERM = "TRUE";
NET "adc0dataevenq_n[2]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataevenq_n[2]" LOC = H33;
NET "adc0dataevenq_n[3]" DIFF_TERM = "TRUE";
NET "adc0dataevenq_n[3]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataevenq_n[3]" LOC = K26;
NET "adc0dataevenq_n[4]" DIFF_TERM = "TRUE";
NET "adc0dataevenq_n[4]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataevenq_n[4]" LOC = G31;
NET "adc0dataevenq_n[5]" DIFF_TERM = "TRUE";
NET "adc0dataevenq_n[5]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataevenq_n[5]" LOC = J25;
NET "adc0dataevenq_n[6]" DIFF_TERM = "TRUE";
NET "adc0dataevenq_n[6]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataevenq_n[6]" LOC = H27;
NET "adc0dataevenq_n[7]" DIFF_TERM = "TRUE";
NET "adc0dataevenq_n[7]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataevenq_n[7]" LOC = G26;
NET "adc0dataoddq_p[0]" DIFF_TERM = "TRUE";
NET "adc0dataoddq_p[0]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddq_p[0]" LOC = L30;
NET "adc0dataoddq_p[1]" DIFF_TERM = "TRUE";
NET "adc0dataoddq_p[1]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddq_p[1]" LOC = K31;
NET "adc0dataoddq_p[2]" DIFF_TERM = "TRUE";
NET "adc0dataoddq_p[2]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddq_p[2]" LOC = H34;
NET "adc0dataoddq_p[3]" DIFF_TERM = "TRUE";
NET "adc0dataoddq_p[3]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddq_p[3]" LOC = J27;
NET "adc0dataoddq_p[4]" DIFF_TERM = "TRUE";
NET "adc0dataoddq_p[4]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddq_p[4]" LOC = G32;
NET "adc0dataoddq_p[5]" DIFF_TERM = "TRUE";
NET "adc0dataoddq_p[5]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddq_p[5]" LOC = F33;
NET "adc0dataoddq_p[6]" DIFF_TERM = "TRUE";
NET "adc0dataoddq_p[6]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddq_p[6]" LOC = E32;
NET "adc0dataoddq_p[7]" DIFF_TERM = "TRUE";
NET "adc0dataoddq_p[7]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddq_p[7]" LOC = F25;
NET "adc0dataoddq_n[0]" DIFF_TERM = "TRUE";
NET "adc0dataoddq_n[0]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddq_n[0]" LOC = M30;
NET "adc0dataoddq_n[1]" DIFF_TERM = "TRUE";
NET "adc0dataoddq_n[1]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddq_n[1]" LOC = L31;
NET "adc0dataoddq_n[2]" DIFF_TERM = "TRUE";
NET "adc0dataoddq_n[2]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddq_n[2]" LOC = J34;
NET "adc0dataoddq_n[3]" DIFF_TERM = "TRUE";
NET "adc0dataoddq_n[3]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddq_n[3]" LOC = J26;
NET "adc0dataoddq_n[4]" DIFF_TERM = "TRUE";
NET "adc0dataoddq_n[4]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddq_n[4]" LOC = H32;
NET "adc0dataoddq_n[5]" DIFF_TERM = "TRUE";
NET "adc0dataoddq_n[5]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddq_n[5]" LOC = E34;
NET "adc0dataoddq_n[6]" DIFF_TERM = "TRUE";
NET "adc0dataoddq_n[6]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddq_n[6]" LOC = E33;
NET "adc0dataoddq_n[7]" DIFF_TERM = "TRUE";
NET "adc0dataoddq_n[7]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc0_dataoddq_n[7]" LOC = F26;
NET "adc0_reset" IOSTANDARD = LVCMOS25;
NET "adc0_reset" LOC = J20;
NET "adc1clk_p" DIFF_TERM = "TRUE";
NET "adc1clk_p" PERIOD = 2.6667 ns;
NET "adc1clk_p" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_clk_p" LOC = K17;
NET "adc1clk_n" DIFF_TERM = "TRUE";
NET "adc1clk_n" PERIOD = 2.6667 ns;
NET "adc1clk_n" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_clk_n" LOC = L18;
NET "adc1sync_p" DIFF_TERM = "TRUE";
NET "adc1sync_p" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_sync_p" LOC = AD31;
NET "adc1sync_n" DIFF_TERM = "TRUE";
NET "adc1sync_n" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_sync_n" LOC = AE31;
NET "adc1outofrange_p" DIFF_TERM = "TRUE";
NET "adc1outofrange_p" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_outofrange_p" LOC = AB27;
NET "adc1outofrange_n" DIFF_TERM = "TRUE";
NET "adc1outofrange_n" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_outofrange_n" LOC = AC27;
NET "adc1dataeveni_p[0]" DIFF_TERM = "TRUE";
NET "adc1dataeveni_p[0]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataeveni_p[0]" LOC = AN34;
NET "adc1dataeveni_p[1]" DIFF_TERM = "TRUE";
NET "adc1dataeveni_p[1]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataeveni_p[1]" LOC = AK29;
NET "adc1dataeveni_p[2]" DIFF_TERM = "TRUE";
NET "adc1dataeveni_p[2]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataeveni_p[2]" LOC = AJ31;
NET "adc1dataeveni_p[3]" DIFF_TERM = "TRUE";
NET "adc1dataeveni_p[3]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataeveni_p[3]" LOC = AJ32;
NET "adc1dataeveni_p[4]" DIFF_TERM = "TRUE";
NET "adc1dataeveni_p[4]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataeveni_p[4]" LOC = AH34;
NET "adc1dataeveni_p[5]" DIFF_TERM = "TRUE";
NET "adc1dataeveni_p[5]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataeveni_p[5]" LOC = AE27;
NET "adc1dataeveni_p[6]" DIFF_TERM = "TRUE";
NET "adc1dataeveni_p[6]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataeveni_p[6]" LOC = AD26;
NET "adc1dataeveni_p[7]" DIFF_TERM = "TRUE";
NET "adc1dataeveni_p[7]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataeveni_p[7]" LOC = AF34;
NET "adc1dataeveni_n[0]" DIFF_TERM = "TRUE";
NET "adc1dataeveni_n[0]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataeveni_n[0]" LOC = AN33;
NET "adc1dataeveni_n[1]" DIFF_TERM = "TRUE";
NET "adc1dataeveni_n[1]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataeveni_n[1]" LOC = AJ29;
NET "adc1dataeveni_n[2]" DIFF_TERM = "TRUE";
NET "adc1dataeveni_n[2]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataeveni_n[2]" LOC = AK31;
NET "adc1dataeveni_n[3]" DIFF_TERM = "TRUE";
NET "adc1dataeveni_n[3]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataeveni_n[3]" LOC = AK32;
NET "adc1dataeveni_n[4]" DIFF_TERM = "TRUE";
NET "adc1dataeveni_n[4]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataeveni_n[4]" LOC = AJ34;
NET "adc1dataeveni_n[5]" DIFF_TERM = "TRUE";
NET "adc1dataeveni_n[5]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataeveni_n[5]" LOC = AE26;
NET "adc1dataeveni_n[6]" DIFF_TERM = "TRUE";
NET "adc1dataeveni_n[6]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataeveni_n[6]" LOC = AD25;
NET "adc1dataeveni_n[7]" DIFF_TERM = "TRUE";
NET "adc1dataeveni_n[7]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataeveni_n[7]" LOC = AE34;
NET "adc1dataoddi_p[0]" DIFF_TERM = "TRUE";
NET "adc1dataoddi_p[0]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddi_p[0]" LOC = AJ25;
NET "adc1dataoddi_p[1]" DIFF_TERM = "TRUE";
NET "adc1dataoddi_p[1]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddi_p[1]" LOC = AL34;
NET "adc1dataoddi_p[2]" DIFF_TERM = "TRUE";
NET "adc1dataoddi_p[2]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddi_p[2]" LOC = AK34;
NET "adc1dataoddi_p[3]" DIFF_TERM = "TRUE";
NET "adc1dataoddi_p[3]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddi_p[3]" LOC = AG27;
NET "adc1dataoddi_p[4]" DIFF_TERM = "TRUE";
NET "adc1dataoddi_p[4]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddi_p[4]" LOC = AF29;
NET "adc1dataoddi_p[5]" DIFF_TERM = "TRUE";
NET "adc1dataoddi_p[5]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddi_p[5]" LOC = AG33;
NET "adc1dataoddi_p[6]" DIFF_TERM = "TRUE";
NET "adc1dataoddi_p[6]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddi_p[6]" LOC = AE29;
NET "adc1dataoddi_p[7]" DIFF_TERM = "TRUE";
NET "adc1dataoddi_p[7]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddi_p[7]" LOC = AD30;
NET "adc1dataoddi_n[0]" DIFF_TERM = "TRUE";
NET "adc1dataoddi_n[0]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddi_n[0]" LOC = AH25;
NET "adc1dataoddi_n[1]" DIFF_TERM = "TRUE";
NET "adc1dataoddi_n[1]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddi_n[1]" LOC = AL33;
NET "adc1dataoddi_n[2]" DIFF_TERM = "TRUE";
NET "adc1dataoddi_n[2]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddi_n[2]" LOC = AK33;
NET "adc1dataoddi_n[3]" DIFF_TERM = "TRUE";
NET "adc1dataoddi_n[3]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddi_n[3]" LOC = AG26;
NET "adc1dataoddi_n[4]" DIFF_TERM = "TRUE";
NET "adc1dataoddi_n[4]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddi_n[4]" LOC = AF30;
NET "adc1dataoddi_n[5]" DIFF_TERM = "TRUE";
NET "adc1dataoddi_n[5]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddi_n[5]" LOC = AH33;
NET "adc1dataoddi_n[6]" DIFF_TERM = "TRUE";
NET "adc1dataoddi_n[6]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddi_n[6]" LOC = AD29;
NET "adc1dataoddi_n[7]" DIFF_TERM = "TRUE";
NET "adc1dataoddi_n[7]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddi_n[7]" LOC = AC29;
NET "adc1dataevenq_p[0]" DIFF_TERM = "TRUE";
NET "adc1dataevenq_p[0]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataevenq_p[0]" LOC = AN32;
NET "adc1dataevenq_p[1]" DIFF_TERM = "TRUE";
NET "adc1dataevenq_p[1]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataevenq_p[1]" LOC = AM33;
NET "adc1dataevenq_p[2]" DIFF_TERM = "TRUE";
NET "adc1dataevenq_p[2]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataevenq_p[2]" LOC = AH27;
NET "adc1dataevenq_p[3]" DIFF_TERM = "TRUE";
NET "adc1dataevenq_p[3]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataevenq_p[3]" LOC = AH29;
NET "adc1dataevenq_p[4]" DIFF_TERM = "TRUE";
NET "adc1dataevenq_p[4]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataevenq_p[4]" LOC = AF25;
NET "adc1dataevenq_p[5]" DIFF_TERM = "TRUE";
NET "adc1dataevenq_p[5]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataevenq_p[5]" LOC = AD24;
NET "adc1dataevenq_p[6]" DIFF_TERM = "TRUE";
NET "adc1dataevenq_p[6]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataevenq_p[6]" LOC = AE28;
NET "adc1dataevenq_p[7]" DIFF_TERM = "TRUE";
NET "adc1dataevenq_p[7]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataevenq_p[7]" LOC = AC25;
NET "adc1dataevenq_n[0]" DIFF_TERM = "TRUE";
NET "adc1dataevenq_n[0]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataevenq_n[0]" LOC = AP32;
NET "adc1dataevenq_n[1]" DIFF_TERM = "TRUE";
NET "adc1dataevenq_n[1]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataevenq_n[1]" LOC = AM32;
NET "adc1dataevenq_n[2]" DIFF_TERM = "TRUE";
NET "adc1dataevenq_n[2]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataevenq_n[2]" LOC = AJ26;
NET "adc1dataevenq_n[3]" DIFF_TERM = "TRUE";
NET "adc1dataevenq_n[3]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataevenq_n[3]" LOC = AG30;
NET "adc1dataevenq_n[4]" DIFF_TERM = "TRUE";
NET "adc1dataevenq_n[4]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataevenq_n[4]" LOC = AF26;
NET "adc1dataevenq_n[5]" DIFF_TERM = "TRUE";
NET "adc1dataevenq_n[5]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataevenq_n[5]" LOC = AE24;
NET "adc1dataevenq_n[6]" DIFF_TERM = "TRUE";
NET "adc1dataevenq_n[6]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataevenq_n[6]" LOC = AF28;
NET "adc1dataevenq_n[7]" DIFF_TERM = "TRUE";
NET "adc1dataevenq_n[7]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataevenq_n[7]" LOC = AC24;
NET "adc1dataoddq_p[0]" DIFF_TERM = "TRUE";
NET "adc1dataoddq_p[0]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddq_p[0]" LOC = AK26;
NET "adc1dataoddq_p[1]" DIFF_TERM = "TRUE";
NET "adc1dataoddq_p[1]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddq_p[1]" LOC = AK28;
NET "adc1dataoddq_p[2]" DIFF_TERM = "TRUE";
NET "adc1dataoddq_p[2]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddq_p[2]" LOC = AJ30;
NET "adc1dataoddq_p[3]" DIFF_TERM = "TRUE";
NET "adc1dataoddq_p[3]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddq_p[3]" LOC = AF24;
NET "adc1dataoddq_p[4]" DIFF_TERM = "TRUE";
NET "adc1dataoddq_p[4]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddq_p[4]" LOC = AG28;
NET "adc1dataoddq_p[5]" DIFF_TERM = "TRUE";
NET "adc1dataoddq_p[5]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddq_p[5]" LOC = AG32;
NET "adc1dataoddq_p[6]" DIFF_TERM = "TRUE";
NET "adc1dataoddq_p[6]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddq_p[6]" LOC = AF31;
NET "adc1dataoddq_p[7]" DIFF_TERM = "TRUE";
NET "adc1dataoddq_p[7]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddq_p[7]" LOC = AF33;
NET "adc1dataoddq_n[0]" DIFF_TERM = "TRUE";
NET "adc1dataoddq_n[0]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddq_n[0]" LOC = AJ27;
NET "adc1dataoddq_n[1]" DIFF_TERM = "TRUE";
NET "adc1dataoddq_n[1]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddq_n[1]" LOC = AK27;
NET "adc1dataoddq_n[2]" DIFF_TERM = "TRUE";
NET "adc1dataoddq_n[2]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddq_n[2]" LOC = AH30;
NET "adc1dataoddq_n[3]" DIFF_TERM = "TRUE";
NET "adc1dataoddq_n[3]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddq_n[3]" LOC = AG25;
NET "adc1dataoddq_n[4]" DIFF_TERM = "TRUE";
NET "adc1dataoddq_n[4]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddq_n[4]" LOC = AH28;
NET "adc1dataoddq_n[5]" DIFF_TERM = "TRUE";
NET "adc1dataoddq_n[5]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddq_n[5]" LOC = AH32;
NET "adc1dataoddq_n[6]" DIFF_TERM = "TRUE";
NET "adc1dataoddq_n[6]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddq_n[6]" LOC = AG31;
NET "adc1dataoddq_n[7]" DIFF_TERM = "TRUE";
NET "adc1dataoddq_n[7]" IOSTANDARD = LVDS_25;
NET "*_adc083000x1/adc1_dataoddq_n[7]" LOC = AE33;
NET "adc1_reset" IOSTANDARD = LVCMOS25;
NET "adc1_reset" LOC = H17;

# */dest_ip

# */dest_port

# */gbe0

# */ip_select

# */port_select

# */rst

# */sync_en

# */sync_en1

# */sync_gen_sel

# */sync_period

# */sync_period_sel

# */trig



INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in0_stage3_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y34;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in0_stage1_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y32;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in0_stage2_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y33;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in0_stage4_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y35;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in1_stage3_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y38;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in1_stage1_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y36;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in1_stage2_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y37;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in1_stage4_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y39;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in2_stage3_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y42;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in2_stage1_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y40;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in2_stage2_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y41;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in2_stage4_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y43;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in3_stage3_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y46;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in3_stage1_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y44;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in3_stage2_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y45;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in3_stage4_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y47;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in4_stage3_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y46;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in4_stage1_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y44;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in4_stage2_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y45;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in4_stage4_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y47;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in5_stage3_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y42;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in5_stage1_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y40;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in5_stage2_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y41;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in5_stage4_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y43;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in6_stage3_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y38;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in6_stage1_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y36;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in6_stage2_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y37;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in6_stage4_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y39;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in7_stage3_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y34;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in7_stage1_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y32;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in7_stage2_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y33;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/filter_in7_stage4_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y35;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in3_stage3_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y30;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in3_stage1_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y28;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in3_stage2_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y29;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in3_stage4_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y31;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in2_stage3_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y26;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in2_stage1_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y24;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in2_stage2_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y25;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in2_stage4_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y27;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in1_stage3_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y22;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in1_stage1_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y20;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in1_stage2_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y21;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in1_stage4_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y23;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in0_stage3_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y18;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in0_stage1_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y16;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in0_stage2_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y17;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in0_stage4_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y19;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in6_stage2_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y21;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in6_stage3_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y22;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in6_stage1_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y20;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in6_stage4_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y23;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in5_stage3_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y26;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in5_stage1_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y24;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in5_stage2_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y25;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in5_stage4_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y27;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in7_stage3_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y18;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in7_stage1_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y16;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in7_stage2_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y17;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in7_stage4_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y19;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in4_stage3_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y30;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in4_stage1_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y28;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in4_stage2_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y29;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/filter_in4_stage4_??????????/dsp48e_mult_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y31;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_1_??????????/butterfly_direct_??????????/cadd_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y48;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_1_??????????/butterfly_direct_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y49;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_2_??????????/butterfly_direct_??????????/cadd_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y50;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_2_??????????/butterfly_direct_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y51;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_2_??????????/butterfly_direct_??????????/twiddle_??????????/negate_mux_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y52;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_1_??????????/butterfly_direct_??????????/cadd_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y48;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_1_??????????/butterfly_direct_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y49;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_2_??????????/butterfly_direct_??????????/cadd_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y50;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_2_??????????/butterfly_direct_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y51;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_2_??????????/butterfly_direct_??????????/twiddle_??????????/negate_mux_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y52;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X3Y57;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X3Y58;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X4Y61;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X4Y60;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X1Y60;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X1Y59;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_1_??????????/butterfly_direct_??????????/cadd_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y15;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_1_??????????/butterfly_direct_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y14;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_2_??????????/butterfly_direct_??????????/cadd_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y13;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_2_??????????/butterfly_direct_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y12;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_2_??????????/butterfly_direct_??????????/twiddle_??????????/negate_mux_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y11;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X2Y6;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X2Y5;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X1Y5;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X1Y4;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_2_??????????/butterfly_direct_??????????/twiddle_??????????/negate_mux_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y11;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_2_??????????/butterfly_direct_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y12;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_2_??????????/butterfly_direct_??????????/cadd_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y13;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_1_??????????/butterfly_direct_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y14;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_1_??????????/butterfly_direct_??????????/cadd_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y15;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly1_2_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X4Y23;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly1_2_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X4Y22;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly1_2_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X5Y23;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly1_2_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X5Y22;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly1_2_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X4Y21;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly1_3_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X4Y19;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly1_3_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X4Y20;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly1_3_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X5Y20;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly1_3_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X5Y21;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly1_3_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X5Y19;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly3_2_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X5Y27;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly3_2_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X5Y26;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly3_3_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X4Y25;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly3_3_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X4Y24;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly3_2_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X4Y27;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly3_3_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X5Y25;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly3_3_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X5Y24;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly3_1_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X5Y29;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly3_2_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X4Y26;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly3_1_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X5Y28;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_1_??????????/delay_b_??????????/bram1/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_1_??????????/delay_b_??????????/bram1/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" LOC = RAMB36_X0Y7;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_1_??????????/delay_f_??????????/bram1/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_1_??????????/delay_f_??????????/bram1/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" LOC = RAMB36_X0Y7;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_2_??????????/delay_b_??????????/bram1/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_2_??????????/delay_b_??????????/bram1/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" LOC = RAMB36_X0Y6;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_2_??????????/delay_f_??????????/bram1/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_2_??????????/delay_f_??????????/bram1/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" LOC = RAMB36_X0Y6;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_1_??????????/delay_b_??????????/bram1/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_1_??????????/delay_b_??????????/bram1/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" LOC = RAMB36_X1Y7;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_1_??????????/delay_f_??????????/bram1/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_1_??????????/delay_f_??????????/bram1/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" LOC = RAMB36_X1Y7;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_2_??????????/delay_b_??????????/bram1/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_2_??????????/delay_b_??????????/bram1/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" LOC = RAMB36_X1Y6;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_2_??????????/delay_f_??????????/bram1/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_2_??????????/delay_f_??????????/bram1/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" LOC = RAMB36_X1Y6;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_1_??????????/delay_b_??????????/bram1/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_1_??????????/delay_b_??????????/bram1/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" LOC = RAMB36_X1Y24;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_1_??????????/delay_f_??????????/bram1/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_1_??????????/delay_f_??????????/bram1/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" LOC = RAMB36_X1Y24;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_2_??????????/delay_b_??????????/bram1/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_2_??????????/delay_b_??????????/bram1/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" LOC = RAMB36_X1Y25;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_2_??????????/delay_f_??????????/bram1/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_2_??????????/delay_f_??????????/bram1/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" LOC = RAMB36_X1Y25;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly3_0_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X4Y31;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly2_0_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X2Y31;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly3_0_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X4Y30;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly2_2_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X3Y25;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly2_2_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X3Y26;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly2_2_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X2Y24;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly2_3_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X3Y23;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly2_3_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X3Y24;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly2_2_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X2Y26;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly1_0_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X3Y21;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly2_3_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X2Y22;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly2_3_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X2Y23;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly2_3_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X3Y22;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly3_1_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X4Y29;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly3_1_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X4Y28;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly3_0_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X5Y31;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly3_0_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X5Y30;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly2_0_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X2Y30;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly2_0_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X3Y30;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly2_0_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X3Y31;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly2_0_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X2Y29;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly2_1_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X3Y28;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly2_1_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X3Y29;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly2_1_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X2Y27;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly2_1_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X2Y28;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly2_1_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X3Y27;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly2_2_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X2Y25;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly1_0_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X3Y20;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly1_1_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X3Y17;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly1_0_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X2Y20;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly1_0_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X2Y21;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly1_0_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X2Y19;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly1_1_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X2Y17;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly1_1_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X2Y18;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly1_1_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X3Y18;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly1_1_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X3Y19;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_0_7_??????????/coeff_ram_4/comp15.core_instance15/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_0_7_??????????/coeff_ram_4/comp15.core_instance15/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y17;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_0_7_??????????/coeff_ram_1/comp12.core_instance12/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_0_7_??????????/coeff_ram_1/comp12.core_instance12/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y16;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_0_7_??????????/coeff_ram_2/comp13.core_instance13/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_0_7_??????????/coeff_ram_2/comp13.core_instance13/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y16;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_0_7_??????????/coeff_ram_3/comp14.core_instance14/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_0_7_??????????/coeff_ram_3/comp14.core_instance14/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y17;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_1_6_??????????/coeff_ram_1/comp16.core_instance16/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_1_6_??????????/coeff_ram_1/comp16.core_instance16/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y18;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_1_6_??????????/coeff_ram_2/comp17.core_instance17/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_1_6_??????????/coeff_ram_2/comp17.core_instance17/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y18;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_1_6_??????????/coeff_ram_3/comp18.core_instance18/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_1_6_??????????/coeff_ram_3/comp18.core_instance18/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y19;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_1_6_??????????/coeff_ram_4/comp19.core_instance19/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_1_6_??????????/coeff_ram_4/comp19.core_instance19/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y19;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_2_5_??????????/coeff_ram_1/comp20.core_instance20/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_2_5_??????????/coeff_ram_1/comp20.core_instance20/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y20;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_2_5_??????????/coeff_ram_2/comp21.core_instance21/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_2_5_??????????/coeff_ram_2/comp21.core_instance21/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y20;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_2_5_??????????/coeff_ram_3/comp22.core_instance22/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_2_5_??????????/coeff_ram_3/comp22.core_instance22/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y21;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_2_5_??????????/coeff_ram_4/comp23.core_instance23/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_2_5_??????????/coeff_ram_4/comp23.core_instance23/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y21;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_3_4_??????????/coeff_ram_1/comp24.core_instance24/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_3_4_??????????/coeff_ram_1/comp24.core_instance24/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y22;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_3_4_??????????/coeff_ram_2/comp25.core_instance25/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_3_4_??????????/coeff_ram_2/comp25.core_instance25/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y22;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_3_4_??????????/coeff_ram_3/comp26.core_instance26/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_3_4_??????????/coeff_ram_3/comp26.core_instance26/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y23;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_3_4_??????????/coeff_ram_4/comp27.core_instance27/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/coeff_gen_3_4_??????????/coeff_ram_4/comp27.core_instance27/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y23;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/multi_delay_bram_fast_0_??????????/double_delay_bram_fast1_??????????/dual_port_ram/comp28.core_instance28/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/multi_delay_bram_fast_0_??????????/double_delay_bram_fast1_??????????/dual_port_ram/comp28.core_instance28/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X1Y16;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/multi_delay_bram_fast_0_??????????/double_delay_bram_fast2_??????????/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/multi_delay_bram_fast_0_??????????/double_delay_bram_fast2_??????????/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" LOC = RAMB36_X1Y16;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/multi_delay_bram_fast_1_??????????/double_delay_bram_fast1_??????????/dual_port_ram/comp28.core_instance28/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/multi_delay_bram_fast_1_??????????/double_delay_bram_fast1_??????????/dual_port_ram/comp28.core_instance28/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X1Y18;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/multi_delay_bram_fast_1_??????????/double_delay_bram_fast2_??????????/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/multi_delay_bram_fast_1_??????????/double_delay_bram_fast2_??????????/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" LOC = RAMB36_X1Y18;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/multi_delay_bram_fast_2_??????????/double_delay_bram_fast1_??????????/dual_port_ram/comp28.core_instance28/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/multi_delay_bram_fast_2_??????????/double_delay_bram_fast1_??????????/dual_port_ram/comp28.core_instance28/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X1Y20;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/multi_delay_bram_fast_2_??????????/double_delay_bram_fast2_??????????/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/multi_delay_bram_fast_2_??????????/double_delay_bram_fast2_??????????/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" LOC = RAMB36_X1Y20;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/multi_delay_bram_fast_3_??????????/double_delay_bram_fast1_??????????/dual_port_ram/comp28.core_instance28/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/multi_delay_bram_fast_3_??????????/double_delay_bram_fast1_??????????/dual_port_ram/comp28.core_instance28/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X1Y22;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/multi_delay_bram_fast_3_??????????/double_delay_bram_fast2_??????????/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_??????????/multi_delay_bram_fast_3_??????????/double_delay_bram_fast2_??????????/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" LOC = RAMB36_X1Y22;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_0_7_??????????/coeff_ram_1/comp12.core_instance12/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_0_7_??????????/coeff_ram_1/comp12.core_instance12/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y8;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_0_7_??????????/coeff_ram_2/comp13.core_instance13/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_0_7_??????????/coeff_ram_2/comp13.core_instance13/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y8;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_0_7_??????????/coeff_ram_3/comp14.core_instance14/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_0_7_??????????/coeff_ram_3/comp14.core_instance14/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y9;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_0_7_??????????/coeff_ram_4/comp15.core_instance15/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_0_7_??????????/coeff_ram_4/comp15.core_instance15/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y9;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_1_6_??????????/coeff_ram_1/comp16.core_instance16/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_1_6_??????????/coeff_ram_1/comp16.core_instance16/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y10;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_1_6_??????????/coeff_ram_2/comp17.core_instance17/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_1_6_??????????/coeff_ram_2/comp17.core_instance17/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y10;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_1_6_??????????/coeff_ram_3/comp18.core_instance18/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_1_6_??????????/coeff_ram_3/comp18.core_instance18/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y11;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_1_6_??????????/coeff_ram_4/comp19.core_instance19/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_1_6_??????????/coeff_ram_4/comp19.core_instance19/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y11;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_2_5_??????????/coeff_ram_1/comp20.core_instance20/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_2_5_??????????/coeff_ram_1/comp20.core_instance20/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y12;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_2_5_??????????/coeff_ram_2/comp21.core_instance21/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_2_5_??????????/coeff_ram_2/comp21.core_instance21/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y12;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_2_5_??????????/coeff_ram_3/comp22.core_instance22/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_2_5_??????????/coeff_ram_3/comp22.core_instance22/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y13;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_2_5_??????????/coeff_ram_4/comp23.core_instance23/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_2_5_??????????/coeff_ram_4/comp23.core_instance23/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y13;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_3_4_??????????/coeff_ram_1/comp24.core_instance24/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_3_4_??????????/coeff_ram_1/comp24.core_instance24/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y14;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_3_4_??????????/coeff_ram_2/comp25.core_instance25/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_3_4_??????????/coeff_ram_2/comp25.core_instance25/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y14;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_3_4_??????????/coeff_ram_3/comp26.core_instance26/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_3_4_??????????/coeff_ram_3/comp26.core_instance26/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y15;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_3_4_??????????/coeff_ram_4/comp27.core_instance27/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/coeff_gen_3_4_??????????/coeff_ram_4/comp27.core_instance27/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X0Y15;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/multi_delay_bram_fast_0_??????????/double_delay_bram_fast1_??????????/dual_port_ram/comp28.core_instance28/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/multi_delay_bram_fast_0_??????????/double_delay_bram_fast1_??????????/dual_port_ram/comp28.core_instance28/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X1Y8;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/multi_delay_bram_fast_0_??????????/double_delay_bram_fast2_??????????/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/multi_delay_bram_fast_0_??????????/double_delay_bram_fast2_??????????/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" LOC = RAMB36_X1Y8;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/multi_delay_bram_fast_1_??????????/double_delay_bram_fast1_??????????/dual_port_ram/comp28.core_instance28/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/multi_delay_bram_fast_1_??????????/double_delay_bram_fast1_??????????/dual_port_ram/comp28.core_instance28/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X1Y10;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/multi_delay_bram_fast_1_??????????/double_delay_bram_fast2_??????????/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/multi_delay_bram_fast_1_??????????/double_delay_bram_fast2_??????????/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" LOC = RAMB36_X1Y10;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/multi_delay_bram_fast_2_??????????/double_delay_bram_fast1_??????????/dual_port_ram/comp28.core_instance28/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/multi_delay_bram_fast_2_??????????/double_delay_bram_fast1_??????????/dual_port_ram/comp28.core_instance28/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X1Y12;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/multi_delay_bram_fast_2_??????????/double_delay_bram_fast2_??????????/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/multi_delay_bram_fast_2_??????????/double_delay_bram_fast2_??????????/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" LOC = RAMB36_X1Y12;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/multi_delay_bram_fast_3_??????????/double_delay_bram_fast1_??????????/dual_port_ram/comp28.core_instance28/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/multi_delay_bram_fast_3_??????????/double_delay_bram_fast1_??????????/dual_port_ram/comp28.core_instance28/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X1Y14;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/multi_delay_bram_fast_3_??????????/double_delay_bram_fast2_??????????/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_??????????/multi_delay_bram_fast_3_??????????/double_delay_bram_fast2_??????????/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" LOC = RAMB36_X1Y14;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly2_3_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X2Y32;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly2_3_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X2Y33;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly2_2_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X2Y34;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly2_2_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X2Y35;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly2_2_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X2Y36;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly2_1_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X2Y37;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly2_1_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X2Y38;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly2_0_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X2Y39;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly2_0_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X2Y40;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly2_0_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X2Y41;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly1_1_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X2Y42;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly1_1_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X2Y43;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly1_0_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X2Y44;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly1_0_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X2Y45;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly1_0_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X2Y46;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly2_3_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X3Y32;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly2_3_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X3Y33;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly2_3_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X3Y34;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly2_2_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X3Y35;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly2_2_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X3Y36;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly2_1_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X3Y37;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly2_1_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X3Y38;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly2_1_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X3Y39;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly2_0_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X3Y40;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly2_0_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X3Y41;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly1_1_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X3Y42;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly1_1_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X3Y43;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly1_1_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X3Y44;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly1_0_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X3Y45;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly1_0_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X3Y46;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly3_3_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X4Y32;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly3_3_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X4Y33;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly3_2_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X4Y34;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly3_2_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X4Y35;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly3_1_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X4Y36;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly3_1_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X4Y37;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly3_0_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X4Y38;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly3_0_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X4Y39;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly1_3_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X4Y40;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly1_3_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X4Y41;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly1_2_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X4Y42;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly1_2_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X4Y43;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly1_2_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X4Y44;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly3_3_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X5Y32;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly3_3_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X5Y33;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly3_2_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X5Y34;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly3_2_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X5Y35;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly3_1_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X5Y36;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly3_1_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X5Y37;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly3_0_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X5Y38;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly3_0_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X5Y39;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly1_3_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X5Y40;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly1_3_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X5Y41;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly1_3_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X5Y42;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly1_2_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X5Y43;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly1_2_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X5Y44;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly3_3_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp11.core_instance11/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly3_3_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp11.core_instance11/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X3Y16;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly3_2_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp10.core_instance10/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly3_2_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp10.core_instance10/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X3Y17;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly3_1_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp9.core_instance9/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly3_1_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp9.core_instance9/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X3Y18;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly3_0_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp8.core_instance8/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly3_0_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp8.core_instance8/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X3Y19;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly2_3_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly2_3_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X2Y16;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly2_2_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly2_2_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X1Y17;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly2_1_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly2_1_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X1Y19;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly2_0_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_??????????/butterfly2_0_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X2Y20;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly3_3_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp11.core_instance11/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly3_3_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp11.core_instance11/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X3Y12;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly3_2_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp10.core_instance10/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly3_2_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp10.core_instance10/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X3Y13;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly3_1_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp9.core_instance9/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly3_1_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp9.core_instance9/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X3Y14;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly3_0_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp8.core_instance8/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly3_0_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp8.core_instance8/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X3Y15;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly2_3_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly2_3_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X2Y11;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly2_2_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly2_2_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X2Y12;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly2_1_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly2_1_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X2Y14;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly2_0_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly2_0_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X1Y15;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly1_3_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly1_3_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X2Y10;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly1_2_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly1_2_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X3Y11;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly1_0_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly1_0_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X2Y10;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly1_1_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_??????????/butterfly1_1_??????????/arith_??????????/coeff_gen_??????????/coeff_mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP" LOC = RAMB36_X1Y9;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/stokes_??????????/cmult_dsp48e_xy_2_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X6Y28;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/stokes_??????????/cmult_dsp48e_xy_2_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X6Y29;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/stokes_??????????/cmult_dsp48e_xy_1_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X6Y34;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/stokes_??????????/cmult_dsp48e_xy_1_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X6Y35;




INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_2_??????????/delay_f_??????????/bram1/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_1_??????????/delay_f_??????????/bram1/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" BEL = LOWER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_2_??????????/delay_b_??????????/bram1/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_1_??????????/delay_b_??????????/bram1/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" BEL = UPPER;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X0Y4;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X0Y5;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X0Y56;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X0Y57;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y58;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X0Y59;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X0Y6;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X0Y60;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X0Y7;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X0Y8;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X1Y56;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X1Y57;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y58;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X1Y6;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X1Y7;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X1Y8;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/bi_real_unscr_4x_??????????/hilbert_dsp48e0_??????????/cadd_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X2Y10;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/bi_real_unscr_4x_??????????/hilbert_dsp48e1_??????????/cadd_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X2Y11;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/bi_real_unscr_4x_??????????/hilbert_dsp48e0_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X2Y12;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/bi_real_unscr_4x_??????????/hilbert_dsp48e1_??????????/cadd_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X2Y13;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X2Y2;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X2Y3;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X2Y4;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/bi_real_unscr_4x_??????????/hilbert_dsp48e1_??????????/cadd_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X2Y50;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/bi_real_unscr_4x_??????????/hilbert_dsp48e0_??????????/cadd_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X2Y51;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/bi_real_unscr_4x_??????????/hilbert_dsp48e1_??????????/cadd_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X2Y52;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/bi_real_unscr_4x_??????????/hilbert_dsp48e0_??????????/cadd_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X2Y53;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X2Y57;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X2Y58;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X2Y59;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X2Y60;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X2Y61;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/bi_real_unscr_4x_??????????/hilbert_dsp48e0_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X3Y10;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/bi_real_unscr_4x_??????????/hilbert_dsp48e1_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X3Y11;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/bi_real_unscr_4x_??????????/hilbert_dsp48e0_??????????/cadd_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X3Y12;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/bi_real_unscr_4x_??????????/hilbert_dsp48e1_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X3Y13;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X3Y2;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X3Y3;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X3Y4;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X3Y5;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/bi_real_unscr_4x_??????????/hilbert_dsp48e1_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X3Y50;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/bi_real_unscr_4x_??????????/hilbert_dsp48e0_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X3Y51;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/bi_real_unscr_4x_??????????/hilbert_dsp48e1_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X3Y52;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/bi_real_unscr_4x_??????????/hilbert_dsp48e0_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X3Y53;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X3Y59;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X3Y6;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X3Y60;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X3Y61;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X4Y10;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X4Y11;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X4Y12;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X4Y13;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/bi_real_unscr_4x_??????????/mirror_spectrum_??????????/complex_conj0_??????????/imag_negate_??????????/dsp48e0/dsp48e_inst" LOC = DSP48_X4Y15;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/bi_real_unscr_4x_??????????/mirror_spectrum_??????????/complex_conj2_??????????/imag_negate_??????????/dsp48e0/dsp48e_inst" LOC = DSP48_X4Y16;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/bi_real_unscr_4x_??????????/mirror_spectrum_??????????/complex_conj2_??????????/imag_negate_??????????/dsp48e0/dsp48e_inst" LOC = DSP48_X4Y17;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/bi_real_unscr_4x_??????????/mirror_spectrum_??????????/complex_conj1_??????????/imag_negate_??????????/dsp48e0/dsp48e_inst" LOC = DSP48_X4Y18;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X4Y2;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X4Y3;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X4Y4;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/bi_real_unscr_4x_??????????/mirror_spectrum_??????????/complex_conj3_??????????/imag_negate_??????????/dsp48e0/dsp48e_inst" LOC = DSP48_X4Y45;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/bi_real_unscr_4x_??????????/mirror_spectrum_??????????/complex_conj0_??????????/imag_negate_??????????/dsp48e0/dsp48e_inst" LOC = DSP48_X4Y46;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/bi_real_unscr_4x_??????????/mirror_spectrum_??????????/complex_conj2_??????????/imag_negate_??????????/dsp48e0/dsp48e_inst" LOC = DSP48_X4Y47;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/bi_real_unscr_4x_??????????/mirror_spectrum_??????????/complex_conj0_??????????/imag_negate_??????????/dsp48e0/dsp48e_inst" LOC = DSP48_X4Y48;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X4Y5;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X4Y51;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X4Y52;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X4Y53;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X4Y54;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X4Y55;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X4Y57;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X4Y58;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X4Y59;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X4Y6;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X4Y9;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X5Y10;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X5Y11;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X5Y12;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X5Y13;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/bi_real_unscr_4x_??????????/mirror_spectrum_??????????/complex_conj1_??????????/imag_negate_??????????/dsp48e0/dsp48e_inst" LOC = DSP48_X5Y15;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/bi_real_unscr_4x_??????????/mirror_spectrum_??????????/complex_conj3_??????????/imag_negate_??????????/dsp48e0/dsp48e_inst" LOC = DSP48_X5Y16;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/bi_real_unscr_4x_??????????/mirror_spectrum_??????????/complex_conj3_??????????/imag_negate_??????????/dsp48e0/dsp48e_inst" LOC = DSP48_X5Y17;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/bi_real_unscr_4x_??????????/mirror_spectrum_??????????/complex_conj0_??????????/imag_negate_??????????/dsp48e0/dsp48e_inst" LOC = DSP48_X5Y18;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X5Y2;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X5Y3;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X5Y4;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/bi_real_unscr_4x_??????????/mirror_spectrum_??????????/complex_conj2_??????????/imag_negate_??????????/dsp48e0/dsp48e_inst" LOC = DSP48_X5Y45;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/bi_real_unscr_4x_??????????/mirror_spectrum_??????????/complex_conj1_??????????/imag_negate_??????????/dsp48e0/dsp48e_inst" LOC = DSP48_X5Y46;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/bi_real_unscr_4x_??????????/mirror_spectrum_??????????/complex_conj3_??????????/imag_negate_??????????/dsp48e0/dsp48e_inst" LOC = DSP48_X5Y47;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/bi_real_unscr_4x_??????????/mirror_spectrum_??????????/complex_conj1_??????????/imag_negate_??????????/dsp48e0/dsp48e_inst" LOC = DSP48_X5Y48;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X5Y5;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X5Y51;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X5Y52;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X5Y53;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X5Y54;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X5Y55;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X5Y57;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X5Y58;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X5Y59;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X5Y6;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X5Y60;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X5Y61;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X5Y9;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X6Y10;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X6Y11;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X6Y12;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X6Y13;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X6Y2;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X6Y3;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X6Y4;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X6Y5;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X6Y50;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X6Y51;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X6Y52;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X6Y53;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X6Y54;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X6Y57;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X6Y58;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X6Y59;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X6Y6;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X6Y60;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X6Y61;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X6Y9;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X7Y10;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X7Y11;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X7Y12;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X7Y13;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X7Y2;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X7Y3;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X7Y4;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X7Y5;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X7Y50;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X7Y51;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X7Y52;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X7Y53;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X7Y54;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X7Y57;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X7Y58;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/arith_??????????/csub_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X7Y59;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X7Y6;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X7Y60;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X7Y61;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/arith_??????????/apbw_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X7Y9;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_1_??????????/delay_f_??????????/bram1/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" LOC = RAMB36_X0Y24;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_1_??????????/delay_b_??????????/bram1/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" LOC = RAMB36_X0Y24;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_2_??????????/delay_b_??????????/bram1/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" LOC = RAMB36_X0Y25;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_2_??????????/delay_f_??????????/bram1/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP" LOC = RAMB36_X0Y25;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/vacc3_??????????/vacc_core_??????????/adder_with_enable_4_??????????/dynamic_adder_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X8Y20;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/vacc3_??????????/vacc_core_??????????/adder_with_enable_3_??????????/dynamic_adder_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X8Y21;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/vacc3_??????????/vacc_core_??????????/adder_with_enable_2_??????????/dynamic_adder_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X8Y22;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/vacc3_??????????/vacc_core_??????????/adder_with_enable_1_??????????/dynamic_adder_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X8Y23;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/vacc2_??????????/vacc_core_??????????/adder_with_enable_4_??????????/dynamic_adder_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X8Y27;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/vacc2_??????????/vacc_core_??????????/adder_with_enable_3_??????????/dynamic_adder_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X8Y28;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/vacc2_??????????/vacc_core_??????????/adder_with_enable_2_??????????/dynamic_adder_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X8Y29;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/vacc2_??????????/vacc_core_??????????/adder_with_enable_1_??????????/dynamic_adder_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X8Y30;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/vacc1_??????????/vacc_core_??????????/adder_with_enable_4_??????????/dynamic_adder_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X8Y34;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/vacc1_??????????/vacc_core_??????????/adder_with_enable_3_??????????/dynamic_adder_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X8Y35;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/vacc1_??????????/vacc_core_??????????/adder_with_enable_2_??????????/dynamic_adder_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X8Y36;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/vacc1_??????????/vacc_core_??????????/adder_with_enable_1_??????????/dynamic_adder_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X8Y37;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/vacc0_??????????/vacc_core_??????????/adder_with_enable_1_??????????/dynamic_adder_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X8Y44;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/vacc0_??????????/vacc_core_??????????/adder_with_enable_3_??????????/dynamic_adder_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X8Y43;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/vacc0_??????????/vacc_core_??????????/adder_with_enable_4_??????????/dynamic_adder_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X8Y42;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/vacc0_??????????/vacc_core_??????????/adder_with_enable_2_??????????/dynamic_adder_??????????/dsp48e/dsp48e_inst" LOC = DSP48_X8Y41;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/stokes_??????????/cmult_dsp48e_xy_3_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X7Y20;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/stokes_??????????/cmult_dsp48e_xy_3_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X6Y21;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/stokes_??????????/cmult_dsp48e_xy_3_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X6Y22;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/stokes_??????????/cmult_dsp48e_xy_3_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X7Y21;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/stokes_??????????/cmult_dsp48e_xy_2_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X7Y28;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/stokes_??????????/cmult_dsp48e_xy_2_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X7Y27;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/stokes_??????????/cmult_dsp48e_xy_1_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X7Y35;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/stokes_??????????/cmult_dsp48e_xy_1_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X7Y36;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/stokes_??????????/cmult_dsp48e_xy_0_??????????/dsp48e_3/dsp48e_inst" LOC = DSP48_X6Y42;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/stokes_??????????/cmult_dsp48e_xy_0_??????????/dsp48e_2/dsp48e_inst" LOC = DSP48_X6Y41;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/stokes_??????????/cmult_dsp48e_xy_0_??????????/dsp48e_0/dsp48e_inst" LOC = DSP48_X7Y42;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/stokes_??????????/cmult_dsp48e_xy_0_??????????/dsp48e_1/dsp48e_inst" LOC = DSP48_X7Y43;



INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real1_*" AREA_GROUP = "pfb_fir_real_1";
AREA_GROUP "pfb_fir_real_1" RANGE=SLICE_X0Y70:SLICE_X19Y129;
AREA_GROUP "pfb_fir_real_1" RANGE=DSP48_X0Y28:DSP48_X1Y51;
AREA_GROUP "pfb_fir_real_1" RANGE=RAMB36_X0Y14:RAMB36_X1Y25;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/pfb_fir_real2_*" AREA_GROUP = "pfb_fir_real_2";
AREA_GROUP "pfb_fir_real_2" RANGE=SLICE_X0Y30:SLICE_X19Y89;
AREA_GROUP "pfb_fir_real_2" RANGE=DSP48_X0Y12:DSP48_X1Y35;
AREA_GROUP "pfb_fir_real_2" RANGE=RAMB36_X0Y6:RAMB36_X1Y17;


INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_6_*" AREA_GROUP = "biplex_topRight";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_7_*" AREA_GROUP = "biplex_topRight";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_6_*" AREA_GROUP = "biplex_topRight";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_7_*" AREA_GROUP = "biplex_topRight";
AREA_GROUP "biplex_topRight" RANGE=SLICE_X48Y110:SLICE_X91Y159;
AREA_GROUP "biplex_topRight" RANGE=DSP48_X6Y44:DSP48_X9Y63;
AREA_GROUP "biplex_topRight" RANGE=RAMB36_X4Y22:RAMB36_X7Y31;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_6_*" AREA_GROUP = "biplex_bottomRight";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_7_*" AREA_GROUP = "biplex_bottomRight";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_6_*" AREA_GROUP = "biplex_bottomRight";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_7_*" AREA_GROUP = "biplex_bottomRight";
AREA_GROUP "biplex_bottomRight" RANGE=SLICE_X48Y0:SLICE_X91Y49;
AREA_GROUP "biplex_bottomRight" RANGE=DSP48_X6Y0:DSP48_X9Y19;
AREA_GROUP "biplex_bottomRight" RANGE=RAMB36_X4Y9:RAMB36_X7Y0;


INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_1_*" AREA_GROUP = "biplex_topLeft";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_2_*" AREA_GROUP = "biplex_topLeft";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_3_*" AREA_GROUP = "biplex_topLeft";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_4_*" AREA_GROUP = "biplex_topLeft";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_5_*" AREA_GROUP = "biplex_topLeft";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_1_*" AREA_GROUP = "biplex_topLeft";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_2_*" AREA_GROUP = "biplex_topLeft";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_3_*" AREA_GROUP = "biplex_topLeft";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_4_*" AREA_GROUP = "biplex_topLeft";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_5_*" AREA_GROUP = "biplex_topLeft";
AREA_GROUP "biplex_topLeft" RANGE=SLICE_X0Y110:SLICE_X47Y159;
AREA_GROUP "biplex_topLeft" RANGE=DSP48_X0Y44:DSP48_X5Y63;
AREA_GROUP "biplex_topLeft" RANGE=RAMB36_X0Y22:RAMB36_X3Y31;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_1_*" AREA_GROUP = "biplex_bottomLeft";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_2_*" AREA_GROUP = "biplex_bottomLeft";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_3_*" AREA_GROUP = "biplex_bottomLeft";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_4_*" AREA_GROUP = "biplex_bottomLeft";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/biplex_core_??????????/fft_stage_5_*" AREA_GROUP = "biplex_bottomLeft";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_1_*" AREA_GROUP = "biplex_bottomLeft";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_2_*" AREA_GROUP = "biplex_bottomLeft";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_3_*" AREA_GROUP = "biplex_bottomLeft";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_4_*" AREA_GROUP = "biplex_bottomLeft";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/biplex_core_??????????/fft_stage_5_*" AREA_GROUP = "biplex_bottomLeft";
AREA_GROUP "biplex_bottomLeft" RANGE=SLICE_X0Y0:SLICE_X47Y49;
AREA_GROUP "biplex_bottomLeft" RANGE=DSP48_X0Y0:DSP48_X5Y19;
AREA_GROUP "biplex_bottomLeft" RANGE=RAMB36_X0Y0:RAMB36_X3Y9;


INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x1_??????????/bi_real_unscr_4x_*" AREA_GROUP = "fft_wideband_real1_unscr";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_biplex_real_4x0_??????????/bi_real_unscr_4x_*" AREA_GROUP = "fft_wideband_real1_unscr";
AREA_GROUP "fft_wideband_real1_unscr" RANGE=SLICE_X20Y100:SLICE_X47Y139;
AREA_GROUP "fft_wideband_real1_unscr" RANGE=DSP48_X2Y40:DSP48_X5Y55;
AREA_GROUP "fft_wideband_real1_unscr" RANGE=RAMB36_X2Y20:RAMB36_X3Y27;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x0_??????????/bi_real_unscr_4x_*" AREA_GROUP = "fft_wideband_real2_unscr";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_biplex_real_4x1_??????????/bi_real_unscr_4x_*" AREA_GROUP = "fft_wideband_real2_unscr";
AREA_GROUP "fft_wideband_real2_unscr" RANGE=SLICE_X20Y20:SLICE_X47Y59;
AREA_GROUP "fft_wideband_real2_unscr" RANGE=DSP48_X2Y8:DSP48_X5Y23;
AREA_GROUP "fft_wideband_real2_unscr" RANGE=RAMB36_X2Y4:RAMB36_X3Y11;


INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real1_??????????/fft_direct_*" AREA_GROUP = "fft_direct_1";
AREA_GROUP "fft_direct_1" RANGE=SLICE_X12Y81:SLICE_X47Y129;
AREA_GROUP "fft_direct_1" RANGE=DSP48_X1Y34:DSP48_X5Y51;
AREA_GROUP "fft_direct_1" RANGE=RAMB36_X1Y17:RAMB36_X3Y25;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/fft_wideband_real2_??????????/fft_direct_*" AREA_GROUP = "fft_direct_2";
AREA_GROUP "fft_direct_2" RANGE=SLICE_X12Y30:SLICE_X47Y80;
AREA_GROUP "fft_direct_2" RANGE=DSP48_X1Y12:DSP48_X5Y31;
AREA_GROUP "fft_direct_2" RANGE=RAMB36_X1Y6:RAMB36_X3Y15;


INST "*_XSG_core_config/*_XSG_core_config/*_x0/vacc*" AREA_GROUP = "stokes_vacc";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/stokes*" AREA_GROUP = "stokes_vacc";
AREA_GROUP "stokes_vacc" RANGE=SLICE_X48Y30:SLICE_X83Y129;
AREA_GROUP "stokes_vacc" RANGE=DSP48_X6Y12:DSP48_X9Y51;
AREA_GROUP "stokes_vacc" RANGE=RAMB36_X4Y6:RAMB36_X6Y25;



