/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [16:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  reg [12:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  reg [4:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  reg [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = celloutsig_0_29z ? celloutsig_0_30z : celloutsig_0_9z;
  assign celloutsig_0_4z = celloutsig_0_1z ? celloutsig_0_0z[9] : celloutsig_0_21z;
  assign celloutsig_1_1z = in_data[104] ? celloutsig_1_0z : in_data[157];
  assign celloutsig_1_7z = celloutsig_1_3z ? celloutsig_1_1z : celloutsig_1_5z;
  assign celloutsig_1_8z = celloutsig_1_3z ? in_data[189] : in_data[180];
  assign celloutsig_1_11z = celloutsig_1_2z ? celloutsig_1_2z : celloutsig_1_6z[0];
  assign celloutsig_1_13z = in_data[189] ? celloutsig_1_8z : celloutsig_1_12z;
  assign celloutsig_0_7z = celloutsig_0_3z ? celloutsig_0_21z : celloutsig_0_3z;
  assign celloutsig_0_11z = celloutsig_0_7z ? celloutsig_0_5z[2] : celloutsig_0_3z;
  assign celloutsig_0_19z = celloutsig_0_11z ? celloutsig_0_16z : celloutsig_0_18z;
  assign celloutsig_0_22z = celloutsig_0_0z[12] ? celloutsig_0_19z : celloutsig_0_0z[9];
  assign celloutsig_0_28z = celloutsig_0_1z ? celloutsig_0_13z : celloutsig_0_3z;
  assign celloutsig_0_3z = in_data[92] ? celloutsig_0_21z : celloutsig_0_1z;
  assign celloutsig_0_41z = celloutsig_0_20z | celloutsig_0_7z;
  assign celloutsig_0_42z = celloutsig_0_35z | celloutsig_0_9z;
  assign celloutsig_1_4z = celloutsig_1_2z | celloutsig_1_1z;
  assign celloutsig_1_12z = celloutsig_1_6z[5] | celloutsig_1_6z[6];
  assign celloutsig_0_6z = celloutsig_0_1z | celloutsig_0_3z;
  assign celloutsig_0_9z = in_data[34] | celloutsig_0_8z;
  assign celloutsig_0_21z = in_data[19] | in_data[3];
  assign celloutsig_0_30z = celloutsig_0_11z | celloutsig_0_19z;
  assign celloutsig_0_44z = celloutsig_0_22z ^ celloutsig_0_41z;
  assign celloutsig_0_10z = in_data[16] ^ celloutsig_0_6z;
  assign celloutsig_0_13z = celloutsig_0_1z ^ celloutsig_0_21z;
  assign celloutsig_0_17z = celloutsig_0_9z ^ celloutsig_0_13z;
  assign celloutsig_0_23z = celloutsig_0_14z[0] ^ celloutsig_0_17z;
  assign celloutsig_0_29z = celloutsig_0_23z ^ celloutsig_0_11z;
  assign celloutsig_0_43z = { celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_21z } && { celloutsig_0_16z, celloutsig_0_28z, celloutsig_0_42z, celloutsig_0_42z };
  assign celloutsig_1_2z = { in_data[177:164], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } && in_data[120:103];
  assign celloutsig_1_3z = { in_data[153:134], celloutsig_1_0z } && { in_data[138:123], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_5z = { in_data[137:132], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } && { in_data[104:97], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_10z = { in_data[113:110], celloutsig_1_1z } && { celloutsig_1_6z[2:0], celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_15z = in_data[21:3] && { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_0_16z = { celloutsig_0_0z[10:9], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z } && { celloutsig_0_0z[11:7], celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_14z, celloutsig_0_15z } && { celloutsig_0_14z[2:1], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_19z };
  assign celloutsig_1_0z = ^ in_data[159:157];
  assign celloutsig_1_18z = ^ { celloutsig_1_15z[1:0], celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_13z };
  assign celloutsig_0_8z = ^ { in_data[18:15], celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_4z };
  assign celloutsig_0_1z = ^ in_data[59:51];
  assign celloutsig_0_18z = ^ { celloutsig_0_0z[12:6], celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[31:15] >> in_data[45:29];
  assign celloutsig_1_6z = { in_data[119:113], celloutsig_1_1z } >> { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_14z = { celloutsig_0_0z[14:12], celloutsig_0_4z } >> { celloutsig_0_0z[1], 1'h0, celloutsig_0_13z, celloutsig_0_13z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_5z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_5z = { in_data[36:27], celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_1z };
  always_latch
    if (clkin_data[128]) celloutsig_1_15z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_15z = { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_13z };
  always_latch
    if (clkin_data[128]) celloutsig_1_19z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_19z = { celloutsig_1_6z[6:2], celloutsig_1_13z };
  assign { out_data[128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
