wb_dma_ch_pri_enc/wire_pri27_out 0.588309 0.563197 0.097984 1.136746 1.448583 -1.023410 2.068242 1.328988 0.021655 1.245512 -0.752003 3.917924 0.661583 0.783762 1.513692 -0.617059 -1.117328 -0.807730 0.394603 0.377653
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 -0.245805 -0.984586 -3.069344 0.992038 3.650167 0.654049 -0.407764 2.554998 -0.973498 2.458584 -2.352185 1.157668 1.362248 0.121990 3.725157 0.603852 2.380395 0.212953 0.301586 0.811841
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.532334 1.080597 1.820947 0.726413 -0.265482 -1.140521 0.506072 0.205796 -0.464593 -0.289387 -0.389324 1.465435 -0.633118 0.853333 -0.472462 -0.635322 -1.871236 -2.455180 -0.121308 2.012147
wb_dma_ch_sel/always_5/stmt_1/expr_1 -4.611226 0.661393 -0.922326 1.376892 1.148065 -0.704463 -1.034278 2.385471 -1.157283 -2.857499 -2.009474 1.033380 0.943956 -0.976713 2.543736 0.957917 1.266984 -5.145981 -2.067061 -0.740727
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 2.459711 0.985347 1.701922 -1.319962 -3.064314 -0.987771 1.092898 -0.081082 -1.567847 -0.918331 -3.138865 1.158008 -3.396508 -1.145760 -1.130219 -1.610448 0.625092 -1.244441 -1.790002 0.218224
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 2.692033 1.245680 0.025720 1.954420 0.934391 -0.376098 0.220677 -0.102013 -0.626108 1.806751 -1.810162 5.521002 -1.766433 1.095972 -2.519156 -2.417965 -0.499190 0.787883 0.038365 1.737712
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.698859 -0.906166 -0.920177 0.028757 1.424989 0.017795 1.008303 0.117171 -0.946088 1.160312 -1.147388 3.616019 0.166101 -0.048789 0.410041 -0.265860 1.202980 3.204377 0.379835 -0.371247
wb_dma_ch_rf/assign_1_ch_adr0 0.654623 -1.306226 1.746730 -3.686497 -4.080706 -0.507644 -0.863648 0.138744 -0.958070 -4.109941 1.778306 1.527975 0.180201 0.540915 -0.586484 1.481751 2.188088 4.233458 -3.720555 1.566460
wb_dma_ch_rf/reg_ch_busy 3.360687 1.782625 2.859947 -1.451774 -3.551289 -1.503979 -0.139469 0.772044 -1.861017 -2.262587 -3.223897 -0.393766 -3.996117 -1.605853 -1.170891 -1.401790 1.683724 -3.033355 -1.917294 0.168567
wb_dma_wb_slv/always_5 -4.413433 0.933697 0.081340 -1.403257 -3.820159 -1.811996 1.040282 -2.797489 -0.404437 3.286611 1.133451 -2.006491 0.760597 -3.323039 3.190043 2.062517 0.582224 1.837913 3.576919 -0.678949
wb_dma_wb_slv/always_4 -1.109642 -0.076252 1.541897 -1.637496 -4.286716 -2.899011 -3.329282 -1.270012 -1.030868 1.665315 0.441516 -3.114302 -1.037968 1.582779 5.206574 2.240593 6.594035 2.284708 1.262232 7.551115
wb_dma_wb_slv/always_3 2.521072 1.607437 1.384582 -1.102194 -0.553793 -0.986736 -2.787995 0.562226 -2.485162 -0.485469 -2.334126 -0.457342 -2.304968 3.513999 -1.342500 -0.317176 2.527840 3.793623 -3.299181 4.038606
wb_dma_wb_slv/always_1 -1.983319 1.920656 4.292476 -2.475309 -4.619861 -3.407384 -2.455827 2.019027 -1.737949 -0.597348 -2.241409 -0.702596 -2.881867 1.657297 2.467862 0.832468 0.098701 0.440732 -2.473176 7.675937
wb_dma_ch_sel/always_44/case_1/cond -0.407265 -2.791108 0.401741 -2.309673 -4.191043 -1.138525 -0.615567 -0.786900 -2.115952 -2.225127 -0.766110 4.053334 -1.684487 -0.177745 -0.700175 1.147900 3.234995 6.687222 -2.306397 2.717882
wb_dma_rf/wire_ch0_csr -0.032926 -0.097004 3.311939 -2.909383 -3.435385 0.014873 -0.544457 0.575900 -0.894686 -3.133403 -2.175817 -3.758031 -2.348111 1.845420 0.801918 0.663774 -0.398107 -1.199842 -4.945117 3.458812
wb_dma_de/wire_done 0.686116 3.088689 0.679893 -1.207801 2.638645 0.450706 0.424739 1.032438 -0.773673 1.040675 -1.646233 -1.454966 0.757734 1.052167 2.352715 -0.578985 -0.066641 -3.786959 -1.211228 -0.253388
wb_dma_ch_pri_enc/wire_pri11_out 0.545434 0.574701 0.025257 1.090090 1.513959 -0.944899 2.115876 1.304926 0.099512 1.278655 -0.708849 3.883006 0.729128 0.729355 1.492849 -0.662472 -1.152925 -0.823447 0.494120 0.201984
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 1.753687 4.913764 -0.175400 -0.161723 2.708531 2.032480 -1.021004 -0.236739 0.263802 1.897135 -1.730705 -2.210688 -0.814368 0.782498 -1.857847 -2.869870 -1.087668 -4.865321 -1.033739 -1.255843
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 2.264832 1.354469 -2.472589 1.427477 1.826811 1.783607 0.013436 -0.185252 1.568875 2.206963 -0.463277 1.581679 -0.431335 -0.307664 -2.627064 -2.358256 -0.527050 0.480536 0.591291 -2.624728
wb_dma_de/always_13/stmt_1 -1.680372 1.253830 -0.268182 0.210651 1.488006 -0.982232 0.474390 3.713176 -0.755283 -2.366614 -2.509765 0.830786 1.076259 -0.253304 3.082006 1.167054 0.674898 -1.737077 -3.017226 -2.771688
wb_dma_de/always_4/if_1 0.585184 4.892842 1.447163 -1.414654 0.538287 -0.643960 1.219008 0.883388 -0.217350 0.503347 -1.312670 0.438408 0.497361 0.001380 1.613676 -0.925230 -0.503546 -2.677828 -1.368845 -2.218910
wb_dma_ch_arb/input_req 0.679113 -1.217692 -0.622945 -0.476738 0.064354 1.090993 2.405770 -4.095158 -1.443560 2.793203 -3.950044 2.162549 -2.802357 2.810958 -1.201021 -2.242887 -1.740194 1.777500 -3.692207 1.892919
wb_dma_ch_pri_enc/wire_pri20_out 0.565993 0.641672 -0.099872 1.116494 1.561285 -0.911351 2.239016 1.356020 0.135097 1.443070 -0.673141 3.983277 0.814997 0.624408 1.593943 -0.688825 -1.202398 -0.772396 0.584448 0.071102
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.407379 1.315775 -0.555687 -3.104970 -2.420592 0.309983 1.827008 -1.749315 -0.227233 0.505466 0.602982 -0.407606 1.571259 -1.603978 1.666408 1.072760 0.581733 2.355175 -1.065829 -2.564112
wb_dma_ch_rf/always_26/if_1/if_1 -3.179382 1.106207 0.810927 2.264992 1.461313 -2.512235 -1.827827 1.864774 -2.219527 -1.781303 -4.197508 -0.081451 -1.264193 0.301512 1.386196 1.713672 0.667463 -0.484701 -2.256925 -1.230279
wb_dma_ch_sel/assign_145_req_p0/expr_1 -0.924926 1.821845 -0.457735 -0.838893 -1.564708 -0.850599 0.431666 -1.336508 -0.612554 1.201068 -0.658279 -0.990315 0.427402 -2.368060 2.243097 1.239473 2.524907 1.447955 0.502010 -3.368497
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.776006 0.419825 -1.640912 0.057824 1.943474 1.129668 1.255848 0.094833 0.745946 1.302961 -0.125011 0.840949 0.882208 -0.664436 -0.030331 -0.758366 -0.453598 0.480958 0.746930 -2.911756
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -1.176251 -1.737599 0.414007 1.383346 -0.143758 -0.561158 -0.499565 -0.843983 0.199791 -2.339771 -0.551725 -0.146152 -1.139569 0.826656 0.427572 -0.176817 0.686219 -3.180613 -1.053854 0.817377
wb_dma_ch_sel/wire_ch_sel 1.121986 2.195676 1.482533 -1.930442 -4.240479 -0.651090 -0.919656 1.989969 -1.383202 -1.589681 -2.411890 1.105519 -2.133114 -0.612598 -1.380975 -0.649270 0.080917 1.021685 -4.512728 1.470122
wb_dma_rf/inst_u19 -1.579165 1.942110 -0.465193 -1.826743 -0.747645 -0.527774 3.766097 -0.372523 -0.172690 1.709015 -0.233339 3.409854 2.144077 -0.658510 2.912638 0.252698 -0.571598 1.338585 -0.725423 -2.201801
wb_dma_rf/inst_u18 -1.610614 1.848137 -0.377269 -1.854229 -0.896859 -0.650823 3.687071 -0.406645 -0.197987 1.648408 -0.183031 3.343729 2.063462 -0.609732 2.911613 0.322265 -0.532550 1.454249 -0.721129 -1.977000
wb_dma_rf/inst_u17 -1.713239 1.965317 -0.540362 -1.961796 -0.824095 -0.557535 3.785381 -0.391410 -0.094575 1.872842 -0.120276 3.307558 2.195156 -0.773623 3.008738 0.301257 -0.609363 1.471727 -0.574509 -2.248334
wb_dma_rf/inst_u16 -1.595330 1.774770 -0.514928 -1.890936 -0.784578 -0.539572 3.765633 -0.365598 -0.121880 1.707508 -0.193666 3.320956 2.141286 -0.737929 2.987336 0.324756 -0.518238 1.512135 -0.633379 -2.192146
wb_dma_rf/inst_u15 -1.704597 1.953273 -0.484386 -1.922305 -0.888504 -0.588630 3.792664 -0.385079 -0.193420 1.766037 -0.220055 3.363868 2.140787 -0.719202 3.002124 0.305070 -0.588117 1.411827 -0.712651 -2.141565
wb_dma_rf/inst_u14 -1.761500 1.927451 -0.420243 -1.931443 -0.976309 -0.640657 3.710082 -0.468249 -0.150495 1.725733 -0.138526 3.174870 2.121350 -0.788289 2.993029 0.397614 -0.550883 1.427157 -0.570888 -2.124983
wb_dma_rf/inst_u13 -1.628786 1.893261 -0.581855 -1.851478 -0.757298 -0.496709 3.896714 -0.418605 -0.095140 1.750629 -0.137137 3.506568 2.170919 -0.787516 2.871495 0.259364 -0.692129 1.458424 -0.559219 -2.370691
wb_dma_rf/inst_u12 -1.654619 1.736365 -0.464747 -1.838691 -0.855053 -0.639253 3.735761 -0.353453 -0.160421 1.653237 -0.149478 3.330872 2.096110 -0.784093 3.022206 0.366784 -0.498235 1.441935 -0.595104 -2.148600
wb_dma_rf/inst_u11 -1.758552 1.944374 -0.525550 -1.954689 -0.886285 -0.605737 3.901895 -0.414421 -0.116654 1.785637 -0.113019 3.445575 2.229551 -0.808332 3.024465 0.315419 -0.625016 1.485778 -0.586820 -2.266012
wb_dma_rf/inst_u10 -1.631669 1.928424 -0.412836 -1.858961 -0.800435 -0.560966 3.771449 -0.426035 -0.185265 1.747285 -0.190339 3.336216 2.085343 -0.667460 2.890903 0.278172 -0.675105 1.294591 -0.632956 -2.136060
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 1.314813 7.899096 2.010658 -3.143766 -1.965762 -0.153960 -1.137944 0.220411 3.475236 2.939613 2.995878 -3.675925 1.207199 1.622631 1.173331 -1.128219 -1.625153 -0.590159 -1.005772 -0.871330
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 3.797778 -5.016493 -2.264740 1.751973 0.104806 -0.065584 3.130260 -2.013280 0.047740 -0.712066 -0.159095 1.825535 0.955391 0.945682 2.702320 1.716835 5.601401 2.416034 -0.440654 -2.884733
wb_dma/input_wb1_ack_i 0.700207 0.616903 1.765762 1.226503 0.187301 -0.630984 0.835771 -2.182503 -2.133046 -0.331954 -4.486399 1.650474 -3.359239 3.287112 0.290238 -0.580267 -0.083838 -1.875298 -3.249203 1.934928
wb_dma/wire_slv0_we 3.250285 1.582826 1.505218 -1.091813 -0.591109 -1.071151 -3.242381 1.091751 -2.644521 -0.881737 -2.371270 -1.126300 -2.420595 2.888682 -1.226935 -0.051040 3.316188 3.477036 -2.990268 3.635481
wb_dma_ch_rf/reg_ch_sz_inf 1.223647 0.577206 1.802324 0.173048 -0.210296 -0.746585 -1.626916 0.983312 -0.332323 -2.478166 -0.189424 -2.023486 -1.250536 -0.544431 -0.680362 0.022342 0.915151 -2.689217 0.021120 -0.331108
wb_dma_ch_rf 2.679137 0.195685 2.260759 -0.227314 -1.257754 -0.289598 -2.738288 -0.799273 -2.669046 -2.893777 -2.782595 -2.238968 -2.948735 2.831824 -1.297522 -0.043931 3.038723 0.312364 -4.730181 3.633647
wb_dma_ch_sel/wire_gnt_p1_d -0.505732 1.111790 1.862028 0.692230 -0.303009 -1.167739 0.476346 0.193817 -0.510824 -0.319059 -0.364312 1.441443 -0.676526 0.906983 -0.480249 -0.637856 -1.805077 -2.452393 -0.150788 2.048410
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -0.510133 1.066931 1.822101 0.762864 -0.173841 -1.210762 0.576716 0.280450 -0.429500 -0.225508 -0.362616 1.598545 -0.646232 0.846256 -0.465788 -0.682572 -1.960987 -2.572240 -0.024245 1.959489
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 1.243017 4.127257 -2.392553 -0.072852 2.468290 1.491496 -2.333255 1.815253 -0.229719 2.633772 -3.026972 -1.385065 -0.221496 -0.322549 1.219352 -1.304506 2.758504 -1.654994 -1.263990 -1.324701
wb_dma_ch_sel/input_ch1_txsz -0.131555 -1.578410 0.599972 1.272343 1.899892 -0.823436 0.179626 1.423382 -1.250895 0.852002 -1.069625 1.264501 0.396212 2.546256 2.589604 0.469568 -0.227486 -2.233441 -0.257958 4.915332
wb_dma/wire_ch3_txsz 1.074364 -0.509667 -1.860206 0.351484 1.755613 0.207715 1.666495 1.141295 0.528525 1.624543 -0.359450 2.458318 1.441755 -0.122000 2.039707 0.014974 0.749193 1.756561 0.532856 -1.769842
wb_dma_ch_sel/assign_7_pri2 0.751525 0.447104 -1.652487 -0.011237 1.921815 1.141824 1.243086 0.079019 0.759531 1.327861 -0.134510 0.779884 0.867681 -0.660988 -0.029484 -0.760383 -0.455659 0.404759 0.766970 -2.881536
wb_dma_ch_pri_enc/inst_u30 0.519015 0.618170 0.016054 1.104959 1.473063 -0.933537 2.090094 1.289879 0.074969 1.303216 -0.723848 3.891991 0.713200 0.716490 1.552799 -0.645000 -1.134228 -0.782876 0.429976 0.209374
wb_dma/assign_3_dma_nd -0.538965 4.476882 -1.962796 -2.889217 1.052314 2.191067 2.137373 -1.415073 0.809853 3.158139 -0.559847 -0.699358 1.970866 -0.923048 0.891556 -1.113291 -0.716395 1.256558 -1.163354 -5.115372
wb_dma_ch_rf/assign_6_pointer 4.647352 -0.971563 -1.548816 1.917553 1.630983 0.168138 1.421044 0.991752 2.130402 0.796179 -1.462058 2.694552 -1.369516 1.673579 -0.234517 -1.852789 0.447304 1.954903 -1.080686 -2.484635
wb_dma_ch_rf/wire_ch_adr0_dewe -1.052850 -2.483497 -0.177920 -0.267260 -1.615964 -0.716882 0.941311 -0.246225 -0.235345 -1.174791 1.049998 0.926306 0.469465 -1.281512 0.725479 1.320803 0.785676 1.473746 0.846820 -0.272607
wb_dma_ch_pri_enc/always_2/if_1/cond 0.551808 0.541583 0.041416 1.081504 1.423408 -0.971726 2.096767 1.298467 0.043011 1.272414 -0.723723 3.894392 0.649698 0.736150 1.490022 -0.653456 -1.135736 -0.779187 0.452205 0.304949
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 3.348410 -2.044644 -0.737811 0.562709 1.823887 -0.485642 2.779965 1.287379 1.419728 -0.130907 -1.116240 2.149830 -0.008495 1.384080 2.320602 -0.322605 0.429578 2.154641 -1.056606 -2.891688
wb_dma_ch_sel/input_ch0_txsz -0.118044 3.086262 -1.585042 -1.349074 2.846500 0.834083 -1.197562 2.246579 -1.212404 1.625996 -2.829556 -2.170666 1.085583 -0.612951 3.899142 0.347946 2.954314 -1.740671 -1.187931 -1.560629
wb_dma_ch_sel/always_2 -0.449306 4.254861 -1.948840 -2.694401 1.186717 2.163160 2.045101 -1.317566 0.812641 3.023900 -0.519021 -0.618438 1.856100 -0.869878 0.784217 -1.128804 -0.733624 1.155511 -1.073082 -4.976800
wb_dma_ch_sel/always_3 1.405078 2.273715 -3.631149 -0.712684 2.979460 2.991134 0.304016 -0.426909 0.753876 4.653998 -1.504032 -0.195934 1.258384 1.272920 1.036738 -1.524308 0.819621 1.185387 -1.416071 -1.276112
wb_dma_rf/input_de_txsz_we -0.212774 1.932709 -0.449386 -1.957901 2.684439 1.120455 -0.000923 0.415842 0.337537 2.272517 0.106502 -5.229090 1.232399 -1.774461 2.789756 0.095259 0.084772 -3.351802 2.735979 -2.483186
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.725657 -0.882741 -1.057004 0.029500 1.480245 0.116551 1.124077 0.076413 -0.886385 1.295441 -1.103151 3.715339 0.234652 -0.083421 0.414937 -0.262295 1.182328 3.361072 0.414368 -0.536423
wb_dma_ch_sel/assign_145_req_p0 -0.978279 1.641361 -0.355412 -0.881436 -1.730540 -1.014089 0.491285 -1.215033 -0.648503 1.068367 -0.538664 -0.834400 0.499595 -2.371836 2.383648 1.357623 2.629315 1.564482 0.572619 -3.240597
wb_dma_de/always_3/if_1/if_1/cond -1.201291 0.613236 0.067180 1.369454 -1.051971 -0.755034 -1.161254 -1.786115 -0.704348 1.738928 -0.651287 -0.956521 -1.025574 -0.411515 -0.320904 0.362091 0.517748 0.339991 1.055574 0.958188
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.723463 -0.879499 -0.955140 0.026901 1.442073 0.100767 1.038066 0.063223 -1.000481 1.264514 -1.174141 3.694992 0.194278 -0.050864 0.372969 -0.258980 1.218258 3.367885 0.326075 -0.345216
wb_dma_rf/always_1/case_1 -1.619896 2.009982 4.929289 -3.975101 -3.492121 -2.578199 -3.491524 -0.693966 -1.742389 -5.472794 -3.411834 -0.793022 -6.406343 2.870370 -2.180524 -1.139666 2.767961 -3.362822 -2.923476 4.579908
wb_dma_rf/always_2/if_1/if_1/stmt_1 -1.199631 -0.477257 1.948083 0.408171 -0.509823 -2.690285 -0.743459 -0.497460 -0.882808 -2.631097 -2.161868 0.126108 -2.895324 0.316078 1.354700 -0.223240 2.036263 -2.083653 0.174943 0.658516
wb_dma_ch_sel/assign_99_valid/expr_1 -0.525312 3.143552 -2.284471 -0.801244 -3.604636 1.650332 -3.839559 -1.338466 -1.502181 -0.351760 0.445445 0.015870 1.493012 -0.592568 -1.905931 1.396232 5.733590 3.201073 -4.048377 -0.092646
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.270385 1.514272 -0.667197 -3.112597 -2.236998 0.455803 1.856549 -1.744388 -0.156835 0.640773 0.596348 -0.442994 1.659311 -1.517521 1.603434 0.973436 0.516667 2.346780 -1.120582 -2.697041
wb_dma_wb_slv/reg_slv_adr -1.859466 1.884453 4.390409 -2.562462 -4.981719 -3.345353 -2.538896 1.743985 -1.690666 -0.773633 -2.143692 -0.886559 -3.142424 1.525879 2.187190 0.741569 0.270905 0.284206 -2.443046 7.622318
wb_dma_ch_sel/assign_8_pri2 0.762726 0.403053 -1.651600 0.057016 1.980922 1.116277 1.252205 0.072642 0.727422 1.338217 -0.137606 0.807959 0.871529 -0.647435 -0.035745 -0.755564 -0.443968 0.458205 0.736870 -2.854629
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 1.237900 0.563959 1.844629 0.177392 -0.198577 -0.752004 -1.677439 0.972251 -0.332947 -2.509794 -0.156243 -2.082713 -1.284764 -0.524286 -0.744486 0.028411 0.884803 -2.726951 0.056109 -0.256723
wb_dma_wb_mast/wire_wb_cyc_o -0.464848 1.102533 1.904872 0.732369 -0.272435 -1.163409 0.442958 0.209309 -0.481393 -0.353385 -0.423854 1.477361 -0.676090 0.934410 -0.507975 -0.678094 -1.887811 -2.571098 -0.136159 2.084957
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 1.692967 -0.642333 0.519786 0.684934 0.836176 -0.074979 -1.531768 -0.390409 -1.353920 -1.196543 -1.106598 -0.754484 -1.604671 1.446227 -1.174152 -0.350922 1.314242 0.874615 -1.045354 1.405983
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.589742 0.568854 0.012375 1.082233 1.450969 -0.969728 2.081164 1.317736 0.048992 1.245049 -0.753135 3.903564 0.721123 0.784115 1.522817 -0.611877 -1.103966 -0.770217 0.428612 0.296914
wb_dma/wire_paused -1.154296 -1.648759 0.484322 1.293899 -0.257522 -0.564303 -0.410037 -0.827869 0.218504 -2.419154 -0.513957 -0.142562 -1.121382 0.783969 0.452542 -0.166871 0.637887 -3.226037 -1.079234 0.734572
wb_dma_ch_rf/always_8/stmt_1/expr_1 3.542671 1.838124 2.803017 -1.527180 -3.585252 -1.368436 -0.081118 0.833101 -1.956973 -2.416494 -3.432929 -0.327452 -4.072388 -1.572169 -1.325303 -1.511888 1.733654 -3.110211 -2.372433 0.012463
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -0.505590 1.120839 1.915221 0.704608 -0.303884 -1.180370 0.450193 0.213219 -0.484996 -0.371284 -0.424773 1.434951 -0.726697 0.892407 -0.528507 -0.667481 -1.882759 -2.573086 -0.161145 2.096986
wb_dma/wire_ch1_adr1 1.592551 0.940776 -0.848789 1.435271 -0.117156 0.681699 -1.258557 -0.307483 0.825911 0.851943 -0.390079 0.766909 -1.403329 0.410473 -2.624635 -1.640164 -0.046353 -0.008770 -0.244987 0.206418
wb_dma_ch_rf/always_6/if_1/if_1/block_1 1.534731 -1.047973 -1.045763 0.831552 -3.558498 1.467610 -0.683019 -0.920037 0.276697 -1.393977 0.077485 -0.248165 0.233301 1.886554 -0.142220 0.081620 2.153824 -2.406879 -5.911246 2.408980
wb_dma_ch_arb/always_2/block_1/case_1/if_3 3.135592 0.218239 -1.785183 1.326692 1.289487 0.803918 -0.252379 -0.278745 -0.146452 2.150717 -1.489440 4.187824 -1.143721 0.297652 -2.130553 -1.857236 1.169406 3.084175 0.112656 -0.178346
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.216054 1.949023 -0.645428 -2.602417 -3.267722 1.069057 0.849292 -3.769361 -0.996325 3.458427 -0.160542 -2.845019 1.105197 -1.150026 0.953589 1.119835 -1.047448 2.919086 -1.222363 0.432613
wb_dma_ch_arb/always_2/block_1/case_1/if_1 -1.016170 1.620849 -2.080942 -1.222629 -1.975109 1.601872 0.723705 -3.755413 -1.039167 5.229492 -1.340037 1.279385 -0.119553 -0.911195 -0.993125 -0.636544 -0.104665 5.787946 -0.574421 0.513470
wb_dma_ch_arb/always_2/block_1/case_1/if_4 1.754545 -0.916998 -0.940867 0.064245 1.459234 0.086152 0.959454 0.073732 -0.952745 1.192351 -1.154212 3.630626 0.141011 0.007851 0.302604 -0.267163 1.186002 3.267463 0.335202 -0.296078
wb_dma_ch_sel/always_39/case_1/stmt_4 0.775551 0.350700 -1.592491 0.018669 1.899444 1.100523 1.224312 0.065936 0.739867 1.264674 -0.147184 0.799548 0.811027 -0.619777 -0.082108 -0.777249 -0.382125 0.443738 0.692925 -2.792297
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.616595 0.496643 -0.038996 1.142876 1.513883 -0.966262 2.089447 1.366437 0.103469 1.301401 -0.679665 3.879986 0.736338 0.705195 1.502731 -0.656063 -1.089564 -0.714342 0.534689 0.161040
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.280935 1.770169 -0.671848 -2.631083 -3.233126 1.112032 0.973321 -3.704314 -0.899232 3.470007 0.030512 -2.763636 1.217362 -1.205507 0.944439 1.093770 -1.226063 2.944549 -1.036898 0.391173
wb_dma_ch_pri_enc/wire_pri14_out 0.625858 0.525062 0.053839 1.148136 1.495559 -1.001254 2.011770 1.337051 0.050138 1.209504 -0.732093 3.848944 0.702424 0.794393 1.508182 -0.599593 -1.096230 -0.814801 0.440241 0.362457
wb_dma_ch_sel/always_39/case_1/stmt_1 -0.437405 4.317693 -2.004693 -2.707874 1.185425 2.175820 2.092494 -1.369825 0.786300 3.046502 -0.606068 -0.556681 1.916940 -0.827657 0.751576 -1.125733 -0.693548 1.225069 -1.234775 -5.039782
wb_dma_rf/wire_ch6_csr 1.627616 -0.023093 1.089991 0.854614 -0.291219 0.798702 -2.795905 -1.004629 -1.858898 -2.357777 -0.995136 -2.321129 -0.113839 2.579417 -1.013344 1.447648 2.671282 1.046226 -4.817197 1.967644
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 -2.372663 2.938684 0.155461 -2.570766 -1.372375 -0.331833 1.285304 -0.870585 0.558436 2.905482 0.903582 -2.085664 1.404894 -1.880492 2.736269 0.475276 -0.821307 0.185683 1.884264 -1.440806
wb_dma_wb_if/input_wb_we_i -2.724148 0.911109 2.473150 -1.588449 -2.916147 -2.864297 2.423247 -1.528303 1.514600 4.171601 4.544795 -3.035668 2.900126 -0.164609 6.194755 2.116737 -2.835042 -0.968510 3.616026 2.418092
wb_dma_ch_sel/assign_141_req_p0 -0.947879 1.858631 -0.345765 -0.924605 -1.633807 -0.945742 0.432302 -1.246727 -0.645339 1.116092 -0.659033 -1.023435 0.432447 -2.387510 2.347672 1.260319 2.626189 1.345312 0.454666 -3.386507
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.323965 1.263976 -0.763912 -3.992651 -2.427251 1.782833 2.122483 -2.122449 -0.226964 1.920650 0.755929 -1.930846 2.274360 -1.058277 1.310285 0.872284 -1.749524 2.763444 -1.790446 -0.642051
wb_dma_ch_sel_checker 0.285961 -0.983010 -0.243878 0.363677 -0.171332 -0.938947 0.417462 1.052402 -0.172026 0.302234 -0.181911 1.695662 0.533647 0.473718 2.096012 0.837173 1.200748 1.352410 -0.170281 1.068164
wb_dma_ch_rf/reg_ch_dis -2.747945 1.495243 -0.634079 1.696488 0.749724 -1.635133 -0.590028 2.113426 -1.394675 -0.631344 -3.160803 0.265714 0.263974 -0.685105 2.890556 1.525859 1.356116 -1.088056 -1.968462 -1.973646
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 4.537649 -0.923008 -1.477839 1.884465 1.545821 0.154795 1.386514 0.978997 2.124813 0.809963 -1.400899 2.647479 -1.302578 1.693039 -0.216647 -1.790116 0.343083 2.011940 -1.187577 -2.382612
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.097585 1.768027 -0.631404 -2.610110 -3.161658 1.118805 0.909695 -3.638196 -0.955483 3.229911 -0.137021 -2.715679 1.090928 -1.088923 0.824520 1.045461 -1.092998 2.894214 -1.235360 0.405924
wb_dma_ch_rf/wire_pointer_we 1.836563 -0.724031 0.561495 0.714242 0.963426 -0.052679 -1.522442 -0.374938 -1.395402 -1.227475 -1.194273 -0.750049 -1.678204 1.496720 -1.187586 -0.377934 1.297560 0.870578 -0.981769 1.403038
wb_dma_ch_sel/always_46/case_1/stmt_1 1.606229 -0.225971 0.554766 -0.822374 -0.297761 0.215682 0.508388 0.363342 1.279717 -0.429916 3.059220 -1.624562 2.209205 0.597243 1.509934 0.704933 -0.341030 -0.598768 -0.408971 -0.397590
wb_dma_wb_slv/always_3/stmt_1 2.466865 1.735753 1.507990 -1.103827 -0.623315 -1.157468 -2.893901 0.588140 -2.440974 -0.703985 -2.290053 -0.297316 -2.473886 3.410765 -1.446229 -0.325131 2.649650 3.688545 -3.108693 3.877441
wb_dma_ch_rf/always_2/if_1/if_1 4.642793 -0.831439 -1.579203 1.927648 1.631298 0.237929 1.454282 0.957923 2.196378 0.877948 -1.458175 2.742504 -1.325847 1.623112 -0.306737 -1.895919 0.336940 1.978592 -1.066982 -2.591038
wb_dma_pri_enc_sub/assign_1_pri_out 0.515926 0.623957 0.073196 1.055946 1.329052 -1.009819 2.076286 1.273209 0.054324 1.265117 -0.656905 3.810694 0.715709 0.691021 1.540819 -0.576319 -1.095495 -0.718322 0.430342 0.333944
wb_dma_ch_sel/input_ch0_adr0 -1.537568 -1.791524 -0.207892 -1.387964 -3.939974 -1.426771 -0.757495 1.189896 -0.493578 -0.418648 1.331615 1.293659 1.053830 -1.369408 2.307922 2.899136 3.215473 6.298944 0.613126 2.202599
wb_dma_ch_sel/input_ch0_adr1 -1.111222 0.527034 0.073721 1.352483 -1.029107 -0.726142 -1.151418 -1.744306 -0.651394 1.640344 -0.657168 -0.881816 -1.041991 -0.348450 -0.324147 0.326304 0.515614 0.328479 0.943898 1.000478
wb_dma_wb_slv/assign_4 1.858033 -1.670184 1.429633 -1.753987 -2.702116 2.241401 0.214432 -4.216588 -1.357360 -0.682070 -2.550410 -2.464590 -4.355141 3.036322 -2.229021 -0.891580 0.643638 -3.570223 -2.880174 4.068278
wb_dma_wb_mast/input_wb_data_i 0.997262 -2.711932 1.870672 0.570247 0.842895 -0.951465 -2.096395 -1.328753 -0.690303 -2.559089 -2.127646 -2.800838 -2.966704 3.806816 0.875069 1.131725 1.640482 0.861414 -3.998765 1.606673
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 3.089703 0.354739 -1.748882 1.269069 1.166627 0.700936 -0.255639 -0.273945 -0.151817 2.216169 -1.584459 4.132278 -1.199683 0.228329 -1.999421 -1.851229 1.287487 3.073104 0.117379 -0.173530
wb_dma_de/wire_adr1_cnt_next1 -1.884919 2.142397 -2.196659 1.124647 0.060580 2.432053 -1.637589 0.956141 0.925192 1.048341 0.054984 0.260624 1.022015 0.026778 -3.438912 -1.037525 -2.881578 0.772545 -2.275851 0.070931
wb_dma_ch_sel/inst_u2 -0.475476 1.078186 1.794514 0.736312 -0.243059 -1.172862 0.515796 0.266048 -0.473117 -0.314115 -0.388846 1.496511 -0.685278 0.880903 -0.506711 -0.698715 -1.895780 -2.528138 -0.069058 1.988475
wb_dma_ch_sel/inst_u1 -1.339508 -0.902455 -3.916414 0.104547 -0.579461 2.743843 0.298305 -2.203872 -0.454398 3.678519 -2.702920 1.157324 0.088809 1.252020 -0.867779 -0.288329 -0.731167 6.910627 -4.753779 0.100521
wb_dma_ch_sel/inst_u0 0.580638 0.536075 0.025503 1.059404 1.358104 -0.981764 2.037981 1.304489 0.051630 1.227999 -0.674273 3.823940 0.720408 0.764981 1.541860 -0.590740 -1.023279 -0.695885 0.417114 0.342322
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.619305 0.624622 0.090316 1.104442 1.438340 -0.985776 2.088120 1.291722 0.071299 1.279807 -0.758453 3.885714 0.671306 0.772649 1.429119 -0.684929 -1.163967 -0.848849 0.387678 0.313558
wb_dma/wire_adr0 -0.396686 -2.613650 0.417730 -2.383678 -4.179182 -1.139588 -0.536549 -0.780936 -2.181659 -2.142526 -0.856063 4.002377 -1.617162 -0.190508 -0.604018 1.149340 3.285549 6.568391 -2.397713 2.603143
wb_dma/wire_adr1 0.488971 1.698955 -0.795146 2.666711 -1.075743 0.025352 -2.331290 -1.964386 0.237518 2.594382 -1.032807 -0.188596 -2.363741 0.019801 -2.874182 -1.388224 0.442145 0.212737 0.748258 1.077953
wb_dma_ch_sel/assign_131_req_p0/expr_1 0.291804 2.033237 -0.641767 -0.929323 -1.863926 0.952234 -0.620285 -2.628238 -1.121826 2.915338 -1.332113 -0.245662 -1.069143 -1.577866 -1.735383 -0.677905 0.654990 3.402518 -0.325123 -0.271513
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.720612 -0.859472 -0.972523 0.080883 1.492076 0.083764 1.009092 0.126067 -0.906729 1.210265 -1.079148 3.559292 0.185091 -0.065863 0.353971 -0.311150 1.142965 3.171318 0.461400 -0.455597
wb_dma_ch_rf/assign_18_pointer_we 1.791609 -0.698811 0.531051 0.740322 0.973933 -0.104165 -1.467771 -0.368943 -1.348625 -1.183591 -1.184360 -0.706643 -1.648026 1.481914 -1.143401 -0.414166 1.213799 0.736285 -0.960345 1.403188
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 1.560102 -0.206388 0.551796 -0.870348 -0.302131 0.200326 0.504164 0.378334 1.332620 -0.412052 3.126908 -1.673534 2.264810 0.564955 1.527189 0.684547 -0.331130 -0.592793 -0.406225 -0.357191
wb_dma_ch_sel/wire_req_p0 0.967180 -2.002655 -2.327405 -1.121873 0.204547 2.254325 1.892846 -4.505724 -0.911776 3.342283 -3.751295 0.709534 -2.430237 2.073327 -1.085086 -1.884836 -0.370960 3.872660 -3.710613 0.141242
wb_dma_ch_sel/wire_req_p1 -0.429343 1.034638 1.903674 0.725676 -0.334559 -1.134294 0.335585 0.191437 -0.529474 -0.429658 -0.413595 1.342404 -0.749532 0.957564 -0.546788 -0.609727 -1.749867 -2.503548 -0.231900 2.134855
wb_dma/wire_ndnr 1.469714 2.486893 -3.771000 -0.628085 3.067946 3.080546 0.311572 -0.482466 0.843466 4.749546 -1.529230 -0.123409 1.248997 1.149294 0.812738 -1.713392 0.713854 1.128081 -1.318040 -1.577351
wb_dma_de/reg_mast0_drdy_r -0.003081 -4.820579 -2.833334 0.332939 2.396764 0.589319 1.870364 1.003779 -0.382581 1.121623 0.136145 1.546602 2.271140 -0.198864 3.722750 1.754014 1.915775 2.013482 1.352667 0.013456
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.561073 0.562286 0.065656 1.093779 1.396029 -0.977011 2.009397 1.321817 0.022714 1.240018 -0.712089 3.812501 0.694617 0.749742 1.541286 -0.588228 -1.011535 -0.706804 0.377116 0.373549
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 0.694545 -1.085545 1.775293 -3.693899 -3.918133 -0.483111 -0.927123 0.091225 -1.036140 -4.052576 1.555808 1.579989 -0.006785 0.734383 -0.727686 1.306443 2.155020 4.126241 -3.863141 1.579966
wb_dma_ch_sel/assign_137_req_p0 -0.919874 1.675514 -0.346669 -0.828720 -1.623258 -1.041385 0.473033 -1.153037 -0.684175 1.093264 -0.618191 -0.880231 0.456496 -2.318169 2.440652 1.309671 2.681172 1.435791 0.520937 -3.258907
wb_dma_rf/wire_pointer2 0.252687 -0.926087 -0.193903 0.369311 -0.197963 -0.944469 0.437078 1.027526 -0.186747 0.310080 -0.164432 1.664454 0.546339 0.475055 2.051593 0.810026 1.147483 1.257878 -0.121929 1.065251
wb_dma_rf/wire_pointer3 3.313236 -1.967812 -0.770306 0.577925 1.889349 -0.422463 2.811059 1.347188 1.457502 -0.064474 -1.088745 2.177788 0.056568 1.325726 2.356283 -0.292984 0.390404 2.121496 -0.925766 -2.915305
wb_dma_rf/wire_pointer0 2.575523 0.440621 -2.560381 1.790502 1.483362 0.804366 0.264288 0.794501 1.350038 2.402522 -0.707143 3.134543 -0.083695 0.233107 -0.699790 -1.620000 0.678416 1.652871 0.337645 -1.291436
wb_dma_rf/wire_pointer1 1.113328 -0.569513 -1.911567 0.393765 1.832611 0.153442 1.734466 1.186316 0.583335 1.669746 -0.333540 2.602042 1.467694 -0.118130 2.143905 0.025040 0.753260 1.824673 0.590249 -1.781343
wb_dma_rf/wire_sw_pointer0 -0.987609 0.180888 1.259771 0.684561 1.083144 -1.060578 -1.419050 0.276799 -1.414184 -1.351211 -2.086207 0.105391 -1.572448 0.930230 -1.066863 0.311713 -0.311541 0.640000 -1.100140 0.433582
wb_dma_de/always_21/stmt_1 0.088230 -4.686594 -2.834215 0.322302 2.495101 0.679646 1.775314 1.050781 -0.331182 1.145765 0.145307 1.522694 2.243564 -0.125813 3.635265 1.652660 1.879695 1.967080 1.330973 -0.029564
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 0.124761 3.442442 -4.106750 -0.244316 2.834718 2.260632 -0.754932 0.912864 -0.032068 4.806140 -2.964505 0.533150 0.968782 0.268820 1.956354 -1.339979 1.953374 0.789111 -1.479231 -1.003627
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 -0.819146 2.468844 1.705299 -1.885853 -1.584524 -2.059541 0.158238 1.184649 0.099601 0.788472 0.564332 -2.352184 0.653584 -1.926273 4.084903 1.238566 1.142136 -1.274464 1.947647 -0.741361
wb_dma_ch_arb/input_advance -0.503059 4.421990 -1.969442 -2.791567 1.142341 2.174845 2.107227 -1.381805 0.790210 3.090781 -0.523637 -0.617812 1.923318 -0.925029 0.800421 -1.141895 -0.758548 1.215806 -1.146079 -5.083993
wb_dma_de/always_7/stmt_1 0.853938 3.020353 -1.025836 -2.285819 3.206992 2.563655 -0.332237 -0.206533 -0.125106 1.214226 -1.230913 -4.464848 0.992658 -0.194171 0.992681 -0.763026 0.594207 -2.648772 -1.049800 -3.283693
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 -1.736695 2.072887 -0.449472 -1.949449 -0.788951 -0.610897 3.823405 -0.386704 -0.132433 1.808742 -0.160119 3.321711 2.143185 -0.763074 2.966486 0.254047 -0.723517 1.249928 -0.578901 -2.239929
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 1.712552 -0.869606 -0.985865 0.009692 1.424345 0.061945 0.994193 0.063084 -0.977671 1.219881 -1.211341 3.632053 0.130150 -0.049984 0.419373 -0.295205 1.234908 3.246264 0.325674 -0.414850
wb_dma_de/always_3/if_1/cond -1.080541 0.548992 0.069518 1.364492 -0.971640 -0.713303 -1.155311 -1.750650 -0.697587 1.652682 -0.702618 -0.890692 -1.019426 -0.304203 -0.325703 0.289926 0.544459 0.259696 0.934397 1.009261
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond -3.356655 1.390043 -0.790674 -4.082457 -2.412366 1.830936 2.165106 -2.047291 -0.204212 1.968181 0.765930 -1.894301 2.320386 -1.108951 1.283520 0.817723 -1.776177 2.763227 -1.858430 -0.836031
wb_dma_ch_sel/assign_101_valid -0.512617 3.282607 -2.034923 -0.811848 -3.560838 1.419156 -3.911588 -1.212446 -1.570317 -0.334741 0.310558 -0.196245 1.363540 -0.674035 -1.666296 1.458499 5.777523 2.917620 -3.774126 0.114437
wb_dma_ch_sel/assign_98_valid -0.643370 3.006203 -2.315857 -0.713741 -3.607571 1.591882 -3.949766 -1.183025 -1.543082 -0.468130 0.499412 -0.082289 1.637361 -0.653933 -1.833867 1.582562 5.809920 3.485736 -4.068367 -0.049630
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.300550 1.247149 -0.535108 -3.043452 -2.360574 0.338491 1.766592 -1.718147 -0.186008 0.486431 0.681613 -0.439312 1.512213 -1.534517 1.581435 1.046183 0.532503 2.326487 -0.991756 -2.449847
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.169002 1.802907 -0.718725 -2.618222 -3.258934 1.067770 0.951866 -3.702230 -0.891138 3.418657 -0.012923 -2.707746 1.156575 -1.234736 0.955659 1.127326 -1.102616 2.983271 -1.090310 0.265567
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 0.541761 0.602057 0.014873 1.063859 1.442248 -0.987329 2.104021 1.332896 0.080303 1.301618 -0.697140 3.908920 0.715510 0.707620 1.501034 -0.664216 -1.177798 -0.752001 0.444696 0.277148
wb_dma_rf/wire_ch7_csr 1.768291 -0.111323 1.024273 1.042157 -0.022379 0.856873 -2.728910 -1.129160 -1.871902 -2.151694 -1.031392 -2.403085 -0.159736 2.390067 -0.974814 1.408590 2.664600 0.985008 -4.481958 1.771152
wb_dma_ch_sel/reg_csr 2.282113 -1.151191 4.462291 -2.689268 0.325451 -0.255057 0.668716 1.167028 0.043023 -3.329215 0.264928 -4.469814 -0.030720 2.815050 2.095731 1.344477 -1.938190 0.644436 -3.349435 1.542015
wb_dma_de/reg_next_state 0.762750 0.027061 -0.592540 -0.219704 -3.475892 -0.156572 0.258674 -0.709900 1.322762 -1.072699 -0.599428 -0.819156 -1.030147 1.696887 1.343120 -0.539530 2.138364 -3.086752 -4.289944 0.525801
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 3.402487 3.783777 0.157556 -4.440827 -0.968603 0.450992 1.647084 1.911536 5.278434 2.026324 3.214438 -1.395152 2.454260 3.318524 3.860755 -0.534441 -0.886781 4.386773 -2.948980 -2.573886
wb_dma_de/always_11/stmt_1/expr_1 -1.190491 0.584383 0.058656 1.355510 -1.021107 -0.741526 -1.150887 -1.753480 -0.725115 1.694353 -0.738076 -0.906768 -1.040907 -0.356431 -0.260797 0.333308 0.557616 0.323252 0.988362 0.987900
wb_dma_ch_rf/input_ptr_set 1.071610 -0.554443 -1.836328 0.435367 1.776635 0.140124 1.688912 1.193399 0.546120 1.652826 -0.366136 2.557387 1.457962 -0.089343 2.127863 0.041608 0.769279 1.794188 0.553228 -1.701640
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 0.404702 1.622884 -0.777580 2.710935 -1.083972 -0.077590 -2.327714 -2.003594 0.167448 2.593346 -1.136433 -0.220504 -2.355439 0.028564 -2.741208 -1.292409 0.525489 0.234319 0.707904 1.116209
wb_dma_ch_sel/assign_12_pri3 1.083577 -0.518961 -1.842407 0.389108 1.815329 0.185439 1.690508 1.136007 0.551504 1.619994 -0.345794 2.525482 1.422504 -0.119736 2.095501 0.032821 0.765425 1.759574 0.554201 -1.765557
wb_dma_de/assign_65_done/expr_1/expr_1 0.551708 4.942616 1.500179 -1.446755 0.465406 -0.703187 1.231731 0.867449 -0.177122 0.535763 -1.208512 0.370668 0.506844 -0.124126 1.599546 -0.883779 -0.485128 -2.648710 -1.251815 -2.254983
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 1.095687 -0.552376 -1.857482 0.394631 1.805002 0.211002 1.703592 1.132392 0.579947 1.627397 -0.367064 2.513974 1.431332 -0.157462 2.059538 0.041026 0.691583 1.728202 0.567481 -1.758073
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.451013 1.039731 1.838506 0.775672 -0.247192 -1.141001 0.457990 0.228091 -0.466922 -0.323232 -0.416259 1.435285 -0.682188 0.882823 -0.504863 -0.661660 -1.832591 -2.485067 -0.073409 2.007831
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.415719 1.307176 -0.765578 -4.061997 -2.399371 1.849227 2.168952 -2.093192 -0.207292 2.059431 0.789195 -2.003454 2.326825 -1.069144 1.353292 0.846127 -1.880429 2.707253 -1.782959 -0.576868
assert_wb_dma_ch_sel/input_valid 0.760119 0.349732 -1.616481 0.051092 1.926543 1.103558 1.245686 0.127399 0.722762 1.273424 -0.129200 0.845960 0.877866 -0.652383 -0.033597 -0.743308 -0.416061 0.464917 0.785404 -2.800193
wb_dma/input_wb0_stb_i -4.353104 0.948897 0.097861 -1.359956 -3.842880 -1.770280 0.930638 -2.818038 -0.422728 3.246128 1.052074 -2.041103 0.643972 -3.260428 3.109903 2.066630 0.608980 1.829322 3.494168 -0.558048
wb_dma/wire_ch1_csr 0.316861 -0.037001 1.450486 1.261719 0.202673 0.379027 -2.617912 0.499829 -1.751648 -2.455305 -0.289749 -4.309763 1.599509 1.893945 1.027364 3.267960 2.400390 0.821120 -3.513573 1.789106
wb_dma_rf/assign_5_pause_req 2.475083 -0.400195 3.035010 -0.805442 -3.121868 -2.525193 3.218704 -0.147530 -0.750056 -3.370061 -3.582629 1.845422 -3.606590 0.176503 1.717174 -1.318067 0.763694 -3.540370 -3.493627 -1.051698
wb_dma_de/always_12/stmt_1 0.693470 4.785655 1.516769 -1.333024 0.588831 -0.655028 1.109416 0.961107 -0.161072 0.362596 -1.269881 0.244626 0.352803 -0.078384 1.504536 -0.957991 -0.435226 -2.794928 -1.217167 -2.212755
wb_dma_wb_if/wire_wb_ack_o 1.073850 -1.104130 0.698595 1.315530 0.466886 0.171163 -0.350280 -2.090498 -1.583714 -0.651251 -3.559289 -0.863178 -3.322016 1.750913 -0.126947 -0.012542 1.031611 -1.482436 -1.651789 0.725968
wb_dma_ch_rf/always_5/if_1/block_1 1.810791 -0.724517 0.553143 0.747246 0.867868 -0.090634 -1.609799 -0.401661 -1.401006 -1.269924 -1.205603 -0.793122 -1.697889 1.536079 -1.260962 -0.338188 1.318253 0.924876 -1.109971 1.561040
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 -1.709191 1.777223 -0.427003 -1.877981 -0.928131 -0.724028 3.780421 -0.361020 -0.185873 1.672807 -0.136443 3.355952 2.104800 -0.741582 3.083297 0.394411 -0.541609 1.386197 -0.552332 -2.069779
wb_dma_ch_arb/assign_1_gnt -1.788324 0.159333 -2.522536 0.502161 -0.750874 1.874316 0.898838 -2.033521 -0.912777 3.341833 -2.963532 2.685156 -0.082998 1.964951 -1.189256 -0.781632 -2.175543 4.948195 -5.195530 1.470472
wb_dma_rf/input_dma_err -1.651062 1.841277 -0.526551 -1.887660 -0.786721 -0.598744 3.885818 -0.344097 -0.104219 1.852891 -0.167647 3.401991 2.180385 -0.825864 3.092853 0.322215 -0.591056 1.458602 -0.473383 -2.255218
wb_dma/wire_wb0_addr_o -1.141825 0.605941 0.043963 1.273522 -1.032018 -0.716981 -1.078771 -1.732675 -0.656514 1.653129 -0.625483 -0.928706 -0.980035 -0.385776 -0.278727 0.325158 0.501033 0.301888 0.985619 0.891960
wb_dma_de/assign_73_dma_busy/expr_1 4.007389 2.034067 1.435339 -1.225944 -1.552327 -0.565147 0.839933 0.895921 -1.168159 -1.202847 -3.329422 0.235269 -3.308620 -2.307144 -1.371891 -2.121607 1.149149 -2.683138 -0.899352 -2.470011
wb_dma/input_dma_nd_i -0.544483 4.382137 -1.897033 -2.791973 1.040707 2.189053 2.055129 -1.463373 0.750240 2.991681 -0.527054 -0.692349 1.861858 -0.871994 0.697886 -1.116025 -0.759403 1.234585 -1.159771 -4.992855
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 0.102549 -2.007699 1.650548 -0.091309 -1.798037 -1.531621 -0.670608 0.752088 -0.588319 -3.723883 0.864809 -1.115934 -0.759836 -1.914750 0.087294 1.442564 1.708907 -1.195534 1.016234 -0.701102
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 0.088006 -2.021124 1.637525 -0.123316 -1.796777 -1.557175 -0.575066 0.766064 -0.582751 -3.651380 0.860332 -1.013012 -0.733967 -1.916792 0.222608 1.462388 1.723572 -1.152834 0.999235 -0.734254
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -0.454531 1.053617 1.841532 0.737834 -0.293338 -1.152553 0.464384 0.209201 -0.473000 -0.329433 -0.374750 1.445345 -0.694761 0.884603 -0.503065 -0.661589 -1.824128 -2.487561 -0.129084 1.993625
wb_dma_de/always_14/stmt_1/expr_1/expr_1 -1.615005 1.827760 -0.488535 -1.844144 -0.816467 -0.556933 3.723289 -0.379968 -0.147642 1.734559 -0.144086 3.340173 2.108242 -0.738777 2.932391 0.324508 -0.585075 1.476037 -0.593463 -2.187199
wb_dma_ch_sel/assign_3_pri0 -0.476390 4.373477 -1.938620 -2.738545 1.106762 2.194948 2.058848 -1.401779 0.775285 2.992117 -0.548764 -0.662033 1.857715 -0.892894 0.728047 -1.141246 -0.739812 1.177707 -1.172901 -5.058419
wb_dma_de/always_23/block_1/stmt_8 -1.174783 0.586135 0.044381 1.400372 -1.003033 -0.766810 -1.175968 -1.787149 -0.701807 1.704100 -0.671806 -0.962024 -1.035556 -0.395595 -0.336478 0.313247 0.526452 0.301080 1.034623 1.039116
wb_dma_ch_arb/always_2/block_1/stmt_1 -1.741185 0.390970 -2.527654 0.664030 -0.734605 1.819285 0.911820 -1.915292 -0.826299 3.606165 -2.949953 2.644691 -0.029392 1.866767 -1.050135 -0.780857 -2.186668 4.971718 -4.899484 1.375321
wb_dma_de/always_23/block_1/stmt_1 0.941529 0.239174 -0.640347 -0.261063 -3.565650 0.039381 0.089119 -0.603197 1.541413 -0.945047 -0.444598 -1.008396 -0.887028 2.150735 1.408096 -0.597017 2.054179 -2.979556 -4.757384 0.881477
wb_dma_de/always_23/block_1/stmt_2 1.158821 2.046182 -1.228714 -1.872831 3.098222 1.666006 0.033250 0.848138 -0.324679 1.498362 -1.361617 -2.839325 1.502555 0.347060 2.941614 0.007920 1.651396 -1.378437 -1.177660 -2.158346
wb_dma_de/always_23/block_1/stmt_4 1.036442 -0.735904 -0.855333 -1.389333 1.414314 -0.434762 0.923163 2.143126 -0.453129 -1.016176 -2.547998 -1.233365 0.251747 -0.409011 4.715652 1.157336 3.183391 0.328436 -1.841577 -3.066425
wb_dma_de/always_23/block_1/stmt_5 0.261530 2.544382 -1.841655 -2.627248 2.304613 1.068867 2.773654 0.295044 1.862263 4.889187 0.433457 -0.269130 3.199114 1.467865 4.915092 -0.157366 -0.982678 2.567169 -0.715597 -2.101613
wb_dma_de/always_23/block_1/stmt_6 -2.431918 2.969038 0.169328 -2.590059 -1.433079 -0.379597 1.340517 -0.928441 0.552086 2.931897 0.974485 -2.146538 1.402348 -1.910229 2.770256 0.499758 -0.818821 0.192556 2.004624 -1.477474
wb_dma_rf/inst_u25 -1.648646 2.033603 -0.481871 -1.959399 -0.863594 -0.514263 3.730544 -0.470756 -0.122540 1.787241 -0.143634 3.259816 2.119648 -0.705381 2.812717 0.270259 -0.678277 1.400763 -0.665486 -2.191400
wb_dma_wb_mast/input_mast_go -0.494448 1.079131 1.792978 0.671217 -0.286902 -1.130676 0.482962 0.198067 -0.467827 -0.280298 -0.360373 1.417044 -0.638584 0.840354 -0.473292 -0.636647 -1.826825 -2.438150 -0.105708 1.931702
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -0.336311 2.174095 2.032050 -1.324578 -0.967927 -0.981885 -0.851553 0.445763 -0.020388 -0.975706 0.251039 -3.229369 -0.763235 -1.739772 0.610175 0.186384 0.077950 -2.648089 1.275183 -1.270266
wb_dma_ch_sel/assign_125_de_start/expr_1 -5.490379 1.281165 -0.807187 2.365367 0.140023 -1.395059 -1.979107 0.711779 -1.847608 -1.263121 -2.686343 0.069634 0.146331 -1.174103 2.579196 1.362043 1.956465 -4.718057 -1.463263 0.166176
wb_dma_de/always_23/block_1/case_1/block_2/if_1 0.938985 -0.280416 1.572901 -0.252641 -3.103995 -1.343164 0.689014 -0.764114 -1.484957 -2.102958 -3.561763 1.036196 -3.707658 -0.224090 0.091349 -1.407788 1.471072 -3.395124 -2.843069 1.328177
wb_dma_ch_sel/assign_151_req_p0 -0.960719 1.769817 -0.429320 -0.879339 -1.627777 -0.955751 0.451191 -1.336734 -0.695154 1.191015 -0.678925 -0.986477 0.389833 -2.352297 2.322240 1.311682 2.661552 1.468380 0.496589 -3.334687
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond -1.587360 0.247928 -1.390471 -1.803082 1.412940 0.636590 3.016431 -0.245810 -0.684954 2.511482 -0.562539 1.418004 2.622768 0.371644 3.893409 0.659507 -0.189220 0.357597 -0.582457 -0.373609
wb_dma_wb_mast/reg_mast_dout 0.964715 -2.594176 1.984063 0.498778 0.703901 -0.888401 -2.372664 -1.582686 -0.699397 -2.562850 -2.067245 -3.006853 -3.048412 3.942159 0.595945 1.171146 1.611476 1.076501 -4.205290 1.814559
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 0.759720 -1.367143 1.857476 -3.642722 -3.899211 -0.543525 -0.898758 0.092693 -1.161887 -4.460474 1.542104 1.680985 -0.052142 0.647856 -0.876267 1.362907 2.212106 3.935288 -3.867734 1.525811
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.461676 1.066666 1.793139 0.751166 -0.176071 -1.177273 0.514609 0.254587 -0.449353 -0.255735 -0.354121 1.460242 -0.649053 0.859707 -0.446755 -0.654628 -1.835218 -2.509724 -0.024349 1.931743
wb_dma_ch_sel/assign_100_valid -0.638024 3.073014 -2.077564 -0.942694 -3.810064 1.478771 -3.846200 -1.343879 -1.476359 -0.475022 0.636077 -0.157380 1.469803 -0.630916 -1.764365 1.472044 5.651732 3.064880 -3.900591 0.093895
wb_dma_ch_sel/assign_131_req_p0 -0.008244 2.277389 -0.596137 -0.998898 -2.106251 0.892692 -0.682204 -2.684860 -1.147560 2.968221 -1.279851 -0.589880 -0.993195 -1.684405 -1.539781 -0.537961 0.672390 3.309606 -0.337583 -0.317013
wb_dma_ch_sel/assign_135_req_p0/expr_1 -1.001964 1.690796 -0.337593 -0.941004 -1.738992 -0.990480 0.494950 -1.326578 -0.658063 1.147355 -0.599528 -0.920326 0.451278 -2.317969 2.395282 1.333471 2.577586 1.494518 0.545130 -3.198898
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.350774 1.367837 -0.525137 -3.093555 -2.388290 0.361503 1.737721 -1.752011 -0.222304 0.567085 0.589038 -0.548861 1.561146 -1.539248 1.652716 1.033733 0.594819 2.291531 -1.088507 -2.485164
wb_dma_ch_rf/input_dma_done_all 1.183310 2.107651 -1.215908 -1.977991 3.029407 1.648998 0.028751 0.816811 -0.358824 1.452634 -1.432871 -2.821320 1.481696 0.343504 2.952443 0.005090 1.737377 -1.279601 -1.341392 -2.185331
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 2.447593 -0.689791 -1.551142 -2.149617 4.263697 1.477346 3.043114 0.676940 2.033354 3.647743 -0.741038 -2.149670 2.077567 3.980811 5.744654 -0.155624 -0.950679 1.978911 -2.186200 -1.224194
wb_dma_pri_enc_sub/wire_pri_out 0.610990 0.550881 0.022215 1.091152 1.435975 -0.949740 2.014819 1.278463 0.038209 1.253373 -0.724006 3.724530 0.679853 0.776847 1.527792 -0.595902 -1.002563 -0.732232 0.369868 0.271250
wb_dma_ch_rf/input_wb_rf_din 0.521926 0.377247 1.319389 -1.595386 -4.391979 -1.714031 -4.451350 -0.360323 -1.359339 2.271695 1.794450 -4.948389 0.413417 0.897156 4.224637 3.252646 6.851982 2.634870 1.452832 7.717029
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 0.691578 3.077727 0.454120 -1.206991 2.838006 0.595259 0.531426 1.023999 -0.803747 1.230659 -1.741795 -1.416214 0.917096 1.109544 2.492737 -0.596528 -0.002295 -3.654459 -1.333499 -0.374704
wb_dma_ch_sel/assign_157_req_p0/expr_1 -0.952765 1.730164 -0.437512 -0.957621 -1.733482 -0.892380 0.464622 -1.267653 -0.695557 1.036372 -0.615923 -0.889951 0.498703 -2.322432 2.364412 1.320777 2.698776 1.555897 0.319895 -3.368861
wb_dma_ch_sel/assign_139_req_p0 -0.976513 1.714890 -0.402000 -0.954410 -1.717699 -0.903567 0.445285 -1.310206 -0.650921 1.074528 -0.580507 -1.040436 0.434716 -2.403760 2.265240 1.317695 2.646913 1.511794 0.466014 -3.369043
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.483807 1.086984 1.773018 0.699297 -0.228024 -1.138719 0.524900 0.217435 -0.458311 -0.281883 -0.378865 1.491574 -0.641513 0.827117 -0.443407 -0.657992 -1.872864 -2.474494 -0.089714 1.924317
wb_dma_ch_sel/always_38/case_1 -5.415533 0.988461 -0.911441 2.601545 0.312796 -1.301295 -2.074381 0.612045 -1.815351 -1.290070 -2.708123 0.200080 -0.012123 -1.024903 2.278004 1.248107 1.911010 -4.605664 -1.360539 0.339818
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 0.312178 -0.526478 -1.824497 0.678988 -4.319713 2.004303 -0.189579 -2.110103 -0.436686 -1.179231 -0.679594 1.238272 0.162066 1.321358 -1.161713 -0.205710 2.587510 -1.914869 -6.334792 2.082781
wb_dma/constraint_wb0_cyc_o -0.474937 1.070186 1.844591 0.712216 -0.321266 -1.181326 0.453469 0.191068 -0.511139 -0.343752 -0.386936 1.417428 -0.676933 0.905473 -0.519491 -0.665054 -1.847605 -2.505719 -0.109305 2.080101
wb_dma/input_wb0_addr_i -0.955357 1.034106 3.609087 -1.226832 -3.717301 -2.203059 -2.208773 0.298245 -1.830941 -0.514350 -3.326096 -1.669990 -3.948269 2.285361 1.871896 0.990341 0.229540 0.062196 -2.867652 6.093540
wb_dma_de/input_mast1_drdy -0.549296 2.656175 1.322040 -0.585963 -0.494719 -0.901934 1.148955 0.163987 -0.844874 0.227432 -1.524478 2.540969 0.017568 1.819182 0.883156 -0.581816 -0.944306 -0.649371 -2.801048 1.378533
wb_dma_ch_rf/always_19/if_1/block_1/if_1 1.250605 0.530031 1.856444 0.201328 -0.213011 -0.794600 -1.663787 1.002919 -0.301063 -2.516956 -0.182805 -2.056579 -1.289699 -0.568472 -0.721620 0.049811 0.899196 -2.733258 0.061327 -0.285124
wb_dma_wb_if/input_wb_ack_i 1.662965 -1.011293 1.509882 2.208047 0.874915 -0.561588 -1.120326 -4.489397 -2.112087 -0.954366 -4.477482 -2.458449 -4.012424 5.029128 1.454581 0.968772 3.927283 -2.105358 -4.144712 1.699950
wb_dma_ch_sel/wire_pri_out 0.593899 0.556884 0.010306 1.104812 1.492645 -0.986625 2.140657 1.345741 0.071995 1.330967 -0.725977 3.978246 0.783253 0.702569 1.592863 -0.591082 -1.060830 -0.730564 0.474307 0.262902
wb_dma_ch_rf/assign_3_ch_am0 1.631273 -0.234668 0.520843 -0.805831 -0.270443 0.203009 0.566259 0.354973 1.319297 -0.390009 3.110969 -1.630319 2.272442 0.611563 1.492621 0.690595 -0.360795 -0.549509 -0.445021 -0.435002
wb_dma_rf/input_ch_sel 5.210638 -4.263344 1.104308 -0.956370 -0.819253 -1.259144 2.500023 1.881350 -1.080640 -2.734107 -3.278274 0.430422 -3.104656 -0.496334 1.965874 -0.231938 2.496967 -0.903564 -1.305492 -0.986410
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 1.010787 -1.640989 2.680357 -3.937996 -2.972845 -0.916478 -0.313803 -0.430968 -1.469095 -6.075341 1.065309 1.898390 -1.147203 0.756854 -1.638102 0.575761 2.052002 1.041652 -3.529822 0.464922
wb_dma_de/always_23/block_1/case_1 1.056081 0.183728 -0.603371 -0.312723 -3.536998 0.158524 0.057112 -0.882082 1.377516 -1.082012 -0.514422 -1.065721 -1.143798 1.987707 0.970231 -0.730648 2.113242 -3.385046 -4.569446 0.754998
wb_dma/wire_pause_req 2.640751 -0.378754 3.256718 -0.895692 -3.201398 -2.624778 3.266814 -0.120289 -0.710370 -3.644861 -3.632067 1.813209 -3.872897 0.095191 1.537349 -1.426475 0.795153 -3.682579 -3.471015 -1.235516
wb_dma_wb_if/input_mast_go -0.507212 1.065349 1.835115 0.708055 -0.316038 -1.155007 0.437919 0.170538 -0.497826 -0.305058 -0.387785 1.431196 -0.655964 0.846520 -0.526080 -0.659313 -1.823977 -2.449632 -0.106803 2.026861
wb_dma_ch_rf/input_de_csr 3.261894 -3.662303 -1.461681 0.693971 3.845200 0.678969 1.860011 1.373820 0.733507 0.434751 -1.597787 0.132444 0.301965 2.552282 3.046789 0.057729 0.829887 0.896419 -1.118643 -0.754194
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.558499 0.545412 0.060276 1.078780 1.384877 -0.935037 2.048614 1.302575 0.037007 1.247333 -0.736296 3.784523 0.703817 0.757008 1.511540 -0.609348 -1.059469 -0.732755 0.360022 0.299028
wb_dma_de/input_mast0_din 2.552005 -6.614401 -1.406934 0.039663 3.368559 -0.154423 2.983541 1.761112 1.678484 0.901028 0.555265 -0.238436 1.625213 2.951594 5.839917 1.569022 0.317735 2.504794 0.239482 0.634466
wb_dma_pri_enc_sub/always_3 0.567861 0.576673 -0.100165 1.049639 1.513933 -0.923962 2.149026 1.318167 0.092304 1.338253 -0.663303 3.830964 0.795780 0.647953 1.573763 -0.597940 -1.067755 -0.680386 0.504367 0.046292
wb_dma_pri_enc_sub/always_1 0.577062 0.615652 0.108904 1.101216 1.410489 -0.983070 2.070117 1.315094 0.065573 1.257172 -0.759374 3.849453 0.638933 0.759089 1.457539 -0.656873 -1.171261 -0.854707 0.425839 0.323226
wb_dma_ch_sel/reg_adr0 -0.410507 -2.695214 0.333343 -2.320961 -4.076451 -1.071537 -0.583777 -0.692105 -2.128368 -2.034034 -0.791634 4.043117 -1.518906 -0.222463 -0.620897 1.159137 3.251474 6.863746 -2.236917 2.634779
wb_dma_ch_sel/reg_adr1 0.426958 1.541308 -0.754712 2.710235 -1.084294 -0.026258 -2.335166 -2.002360 0.133504 2.461792 -1.027144 -0.179181 -2.389522 -0.020511 -2.921522 -1.317250 0.446518 0.238317 0.757525 1.207834
wb_dma_ch_sel/assign_1_pri0 -0.420649 4.333193 -1.982761 -2.733002 1.235920 2.219990 2.101736 -1.368534 0.793183 3.052830 -0.569706 -0.609506 1.884696 -0.845658 0.736525 -1.166840 -0.774274 1.194846 -1.146322 -5.087292
wb_dma_ch_pri_enc/wire_pri26_out 0.552133 0.557118 0.006541 1.090405 1.424882 -0.973317 2.050417 1.280400 0.068921 1.266274 -0.682213 3.789196 0.705292 0.734115 1.527450 -0.623028 -1.086820 -0.734001 0.469913 0.278727
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.258918 1.338632 -0.569420 -2.985023 -2.217140 0.367710 1.760697 -1.671526 -0.186883 0.583189 0.548004 -0.456830 1.498236 -1.439875 1.595481 0.955442 0.498233 2.261280 -1.063265 -2.474543
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 0.609348 4.799922 1.489871 -1.370455 0.486935 -0.658518 1.228907 0.857383 -0.237880 0.455638 -1.273090 0.582998 0.438319 0.099885 1.507999 -0.948323 -0.512748 -2.545796 -1.494710 -2.046644
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 -2.290700 0.695985 1.777721 -4.676237 -5.048001 -2.417914 0.716382 0.610513 1.744045 4.433416 4.342509 -5.319816 3.559908 -0.501901 9.070773 3.947893 0.527575 4.242002 1.882120 3.580256
wb_dma/wire_ptr_set 1.074259 -0.522109 -1.873090 0.379304 1.794374 0.192005 1.674840 1.141895 0.548839 1.632474 -0.338844 2.475983 1.443234 -0.158434 2.098466 0.049617 0.728970 1.723917 0.592811 -1.788239
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 0.582247 0.528411 0.044763 1.198998 1.495571 -1.021892 2.148497 1.408955 0.059600 1.261287 -0.736683 4.003060 0.723288 0.750149 1.568268 -0.634233 -1.137286 -0.812427 0.507168 0.339610
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 0.669489 3.129706 0.494283 -1.260840 2.683494 0.569705 0.553118 0.949697 -0.789263 1.192739 -1.715603 -1.330439 0.927276 1.126889 2.401653 -0.572766 -0.066467 -3.576261 -1.473093 -0.352012
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.301961 1.395893 -0.549189 -3.066029 -2.332193 0.408654 1.764671 -1.754960 -0.209039 0.541274 0.591860 -0.462181 1.568076 -1.485174 1.554690 1.006250 0.586841 2.349280 -1.096912 -2.567005
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -1.321464 3.991903 -0.327718 -2.862476 -0.757175 1.069687 0.896779 -1.499335 0.120011 1.843625 -0.301464 -1.519898 1.092398 -0.315588 0.865039 -0.373465 -0.401726 0.784080 -1.710851 -2.225472
wb_dma_de/reg_ptr_set -2.360874 -1.672706 -2.788191 1.742470 2.384539 -0.348539 -1.758114 4.821035 -1.248044 -1.911993 -1.113349 1.246734 2.251891 -2.408319 2.882536 2.472127 3.075346 -0.481732 0.223482 -1.690623
wb_dma/wire_dma_nd -0.446218 4.332850 -2.001257 -2.752449 1.202372 2.194560 2.097185 -1.366177 0.794535 3.042272 -0.547781 -0.576081 1.931497 -0.892740 0.787415 -1.143025 -0.740142 1.204779 -1.140065 -5.047083
wb_dma_rf/assign_3_csr -1.232971 -1.802642 0.459488 1.518433 -0.013545 -0.599568 -0.461917 -0.741130 0.211346 -2.334191 -0.511481 -0.116510 -1.163300 0.825148 0.455637 -0.152224 0.587032 -3.344048 -0.840568 0.832825
wb_dma_rf/assign_4_dma_abort -1.760196 1.920747 -0.443162 -1.912588 -0.937303 -0.647643 3.839622 -0.355814 -0.201641 1.715767 -0.196923 3.479697 2.190434 -0.713032 3.119107 0.405205 -0.540593 1.438633 -0.710356 -2.129847
wb_dma_ch_sel/assign_123_valid 0.014595 1.312881 -0.456941 -2.309378 -0.718316 -0.217822 1.670235 0.410999 0.040266 -0.401212 0.063860 -0.015791 1.543158 -2.155171 2.671760 1.003599 2.067785 1.241226 -0.385484 -4.494472
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond -2.388079 3.874738 -0.586402 -3.800009 -0.965739 2.512374 1.177943 -1.923683 0.024826 3.159767 -0.144393 -2.957043 1.794516 0.124236 0.469030 -0.493814 -2.621859 1.278698 -2.550774 -0.365003
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 1.254801 0.567208 1.886599 0.227478 -0.224417 -0.805270 -1.749756 0.991920 -0.384060 -2.586944 -0.202758 -2.152265 -1.369086 -0.482920 -0.764652 0.021330 0.952991 -2.809947 0.012839 -0.242348
wb_dma_rf/wire_ch4_csr 1.689659 0.055433 0.970166 0.842817 0.063964 0.997236 -2.832583 -1.043270 -1.893107 -2.122081 -1.035141 -2.488297 0.008585 2.663311 -0.911001 1.398858 2.659465 0.861890 -4.879618 1.958133
wb_dma_ch_rf/always_1/stmt_1/expr_1 0.135923 -2.025675 1.639676 -0.075366 -1.783010 -1.492837 -0.695411 0.681184 -0.581437 -3.643732 0.843348 -1.076845 -0.791341 -1.790474 0.072301 1.411287 1.715039 -1.139028 0.919541 -0.545078
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 0.699789 -1.220675 1.772013 -3.841097 -4.045733 -0.495790 -0.829554 0.066723 -1.032685 -4.196727 1.725082 1.549130 0.093344 0.623178 -0.681698 1.413712 2.235300 4.181568 -3.784920 1.505178
wb_dma_ch_pri_enc/wire_pri0_out 0.610871 0.559814 0.088546 1.127165 1.452462 -1.017421 2.108206 1.345722 0.063007 1.250184 -0.709992 3.893974 0.659163 0.699974 1.517011 -0.619817 -1.138579 -0.843624 0.535161 0.307458
wb_dma_ch_rf/assign_10_ch_enable 0.334906 -0.765706 -1.858001 0.645861 -4.370548 1.974073 -0.104071 -1.849453 -0.343069 -1.539077 -0.491532 1.585433 0.255627 1.291850 -1.151870 -0.122345 2.609716 -2.015238 -6.301403 2.171707
wb_dma_wb_slv/reg_slv_we 2.513052 1.522583 1.324630 -1.007510 -0.591779 -1.164583 -2.831100 0.470731 -2.589345 -0.434376 -2.514378 -0.395508 -2.535446 3.438975 -1.192030 -0.346831 2.843686 3.519492 -3.051368 4.157208
wb_dma_de/input_txsz 0.763007 4.938403 -0.769826 0.658109 2.323321 0.443256 -1.801633 1.957921 -0.707188 2.389797 -3.237644 -0.047345 -0.757452 0.375858 0.784433 -1.847031 0.974122 -3.943932 -1.166204 0.540538
wb_dma_wb_if/wire_mast_dout 0.993332 -2.657212 1.939274 0.511310 0.732481 -0.984530 -2.057119 -1.314520 -0.467848 -2.514349 -1.834254 -2.766176 -2.800849 3.779774 0.906545 1.140257 1.500950 0.971377 -3.818149 1.653151
wb_dma_ch_rf/wire_ch_enable 0.388261 -0.808798 -1.844963 0.560490 -4.258714 1.980386 0.129029 -1.938052 -0.144135 -1.397498 -0.385589 1.510660 0.307664 1.348458 -1.267595 -0.215397 2.175682 -1.549750 -6.214883 1.797684
wb_dma_rf/wire_csr_we 1.819188 1.366822 3.937512 -2.040496 -1.259760 -4.151435 2.683903 0.928358 -0.486720 -2.764338 -2.211311 1.042081 -2.533425 -0.364284 2.853937 -0.033779 1.195501 0.276971 0.090056 -3.340189
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -0.485741 1.076315 1.790760 0.741893 -0.253057 -1.122537 0.477172 0.237065 -0.437046 -0.292181 -0.387446 1.458685 -0.634593 0.855682 -0.461079 -0.645544 -1.824409 -2.465446 -0.091209 1.977649
wb_dma_ch_sel_checker/input_dma_busy 0.268041 -0.892777 -0.292393 0.388537 -0.055851 -0.924555 0.479685 1.090410 -0.140698 0.420916 -0.179668 1.742045 0.598180 0.439340 2.123022 0.773083 1.060620 1.256913 -0.075448 0.946206
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.503608 1.080861 1.846880 0.746920 -0.204366 -1.192317 0.562849 0.272424 -0.440429 -0.259623 -0.392486 1.572764 -0.618335 0.877248 -0.435565 -0.717398 -1.930506 -2.550820 0.005014 1.960386
wb_dma_ch_rf/assign_9_ch_txsz 1.771190 4.496732 -0.269270 2.766880 3.292129 -0.698315 -4.083929 2.417889 -1.317894 1.500575 -4.419159 0.384995 -2.721485 0.516675 -0.520478 -2.440888 2.090223 -3.801254 -0.512461 1.506102
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.647353 -0.855507 -0.906516 0.012773 1.370200 0.043636 0.965687 0.098487 -0.968982 1.133893 -1.189487 3.500293 0.132900 -0.003902 0.371213 -0.246499 1.228519 3.133742 0.274383 -0.277551
wb_dma_de/assign_65_done 0.717414 2.921866 0.587482 -1.169871 2.720886 0.473179 0.364549 1.021145 -0.836137 1.147337 -1.732587 -1.553779 0.798616 1.167169 2.455374 -0.538955 0.011056 -3.729563 -1.233295 -0.101360
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 -3.639118 1.059403 -1.861269 1.342860 0.874141 -0.926158 0.830703 1.090915 -1.069715 1.285834 -3.024410 1.688429 1.130949 0.134938 3.337228 1.393537 0.393186 0.949642 -2.282686 -1.468740
wb_dma_de/always_2/if_1/if_1 -0.260164 0.745801 0.069469 -0.237817 -1.266978 1.357500 -2.796831 1.409085 -1.165426 -3.648298 1.280497 1.055177 1.893546 0.574437 -3.201330 1.161626 -0.139382 2.940408 -5.343318 0.439769
wb_dma_ch_sel/assign_154_req_p0/expr_1 -0.969640 1.824060 -0.414919 -0.938147 -1.606432 -0.958703 0.569258 -1.253634 -0.644414 1.176872 -0.674565 -0.935150 0.453309 -2.410160 2.419863 1.269915 2.611158 1.380665 0.545951 -3.454913
wb_dma_ch_sel/assign_156_req_p0/expr_1 -0.888309 1.903652 -0.313918 -0.942797 -1.575998 -0.940418 0.429095 -1.199449 -0.641468 1.087549 -0.691481 -1.012655 0.416230 -2.294642 2.305748 1.220710 2.596833 1.347016 0.408747 -3.331133
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.563383 0.547498 0.018956 1.151885 1.465324 -0.993428 2.115873 1.372391 0.082607 1.275636 -0.723468 3.941804 0.739985 0.735575 1.558299 -0.595657 -1.069911 -0.756368 0.510856 0.243473
wb_dma_ch_rf/always_9/stmt_1/expr_1 -1.655005 1.801633 -0.428173 -1.936730 -1.025620 -0.596558 3.606820 -0.464949 -0.223522 1.612327 -0.170802 3.208991 2.106872 -0.660551 2.943393 0.432617 -0.397874 1.568608 -0.791446 -2.052274
wb_dma_ch_sel/assign_112_valid 0.007014 1.403422 -0.337713 -2.334655 -0.810518 -0.310564 1.610472 0.408623 -0.027674 -0.509839 0.077579 -0.174558 1.473659 -2.151412 2.725957 1.036582 2.111689 1.070476 -0.379472 -4.395316
wb_dma_de/always_23/block_1/case_1/block_8 -1.284367 -3.306369 -3.068130 0.679514 1.970865 -0.096344 0.436429 2.243323 -1.186547 1.192841 -1.315791 2.052694 1.769342 -1.038352 4.303527 1.849947 3.018461 1.578937 1.064901 0.582011
wb_dma_de/always_23/block_1/case_1/block_9 -1.285333 -3.388178 -3.283543 0.618355 2.134036 -0.038589 0.630611 2.246065 -1.116869 1.395106 -1.263851 2.026750 1.941018 -1.166682 4.514273 1.931783 3.060327 1.680399 1.170114 0.308335
wb_dma_ch_rf/assign_28_this_ptr_set 3.337896 -2.154159 -0.726385 0.590712 1.786936 -0.505743 2.712885 1.351456 1.351675 -0.194400 -1.118123 2.192490 -0.055574 1.409354 2.280976 -0.268697 0.477975 2.191475 -1.016723 -2.738880
wb_dma_ch_rf/always_22 1.669968 -0.151525 0.539084 -0.779212 -0.199007 0.181362 0.560844 0.347691 1.191713 -0.288743 2.869988 -1.665301 2.186374 0.607406 1.599665 0.642868 -0.296575 -0.695753 -0.455377 -0.395876
wb_dma_de/always_23/block_1/case_1/block_1 -1.260494 0.182019 -1.490469 0.376302 -1.869455 0.585909 -1.017753 -1.144879 2.308887 -1.033863 1.259707 -1.667714 1.017379 3.222929 2.049527 0.464348 2.230662 -2.669825 -4.569812 0.537245
wb_dma_de/always_23/block_1/case_1/block_2 1.187132 -0.295172 1.670760 -0.301295 -3.158689 -1.277266 0.698575 -0.723134 -1.361485 -2.365355 -3.529734 1.118808 -3.930019 -0.181020 -0.312849 -1.635480 1.299863 -3.491614 -2.936825 1.164019
wb_dma_de/always_23/block_1/case_1/block_3 -1.502963 4.607479 -0.138352 -2.546935 -0.358806 1.373525 -1.539468 0.740108 1.824717 2.143739 1.026709 -2.377922 1.542721 2.943959 0.702301 -0.736495 -2.557792 -0.673133 -4.084532 1.566338
wb_dma_de/always_23/block_1/case_1/block_4 -0.653302 4.224082 -0.152472 -3.869382 0.490774 1.990588 -0.201155 2.363764 2.555797 0.914299 1.942477 -1.475429 2.739963 3.209593 1.283296 -1.044250 -3.335349 -1.127043 -4.695598 0.711593
wb_dma_ch_rf/always_27 -2.654545 1.660139 -0.434881 1.591890 0.739683 -1.505659 -0.613563 1.985887 -1.261360 -0.710499 -3.001622 -0.034917 0.248261 -0.587778 2.632204 1.430993 1.071853 -1.366385 -2.001319 -1.980222
wb_dma_de/always_23/block_1/case_1/block_7 2.294442 -4.954898 -3.537363 2.092077 1.684940 0.451732 1.140100 -0.613950 -1.295613 0.309692 -1.944747 0.691611 1.042425 0.917108 4.131778 2.160305 6.916675 1.130738 -0.596409 -0.617600
wb_dma/assign_4_dma_rest 2.295138 -1.629297 1.005451 0.248003 0.133479 -0.633146 1.087395 0.208541 0.844761 -1.697428 -0.765369 -0.275730 -1.357473 1.535722 0.289390 -0.313612 -0.269509 0.498163 -1.522376 -1.077991
wb_dma_ch_rf/always_23/if_1 0.282947 1.600719 -0.716431 2.623884 -1.108884 -0.117151 -2.250093 -2.020508 0.118411 2.551494 -1.001608 -0.217228 -2.235738 -0.065697 -2.646606 -1.199774 0.485255 0.278099 0.836970 1.094636
wb_dma_ch_sel/reg_ndr_r -0.489901 4.380561 -1.972818 -2.778451 1.112590 2.205672 2.058058 -1.380373 0.808777 3.020715 -0.553518 -0.663147 1.870729 -0.919710 0.757997 -1.130360 -0.717560 1.209803 -1.167397 -5.088642
wb_dma_de/assign_66_dma_done/expr_1 -1.907984 1.121631 -0.602573 0.189034 1.533940 -0.961719 0.571724 3.744175 -0.741150 -2.240214 -2.448709 1.075352 1.369219 -0.439650 3.360560 1.319235 0.797067 -1.448098 -2.926140 -2.945285
wb_dma_ch_sel/reg_req_r 0.880199 -4.620747 -2.210573 0.893826 2.191759 -0.708820 1.515857 2.545607 -0.324307 -0.269368 -2.148951 1.738330 0.474961 0.345530 4.682950 1.515948 2.814082 1.909153 -0.358933 -0.589755
wb_dma_ch_rf/reg_pointer_r 1.732137 -0.783883 0.497907 0.812227 0.980177 -0.080366 -1.413292 -0.340657 -1.293864 -1.170395 -1.076612 -0.599287 -1.607780 1.382999 -1.205973 -0.410447 1.122230 0.783464 -0.807768 1.359158
wb_dma_ch_sel/assign_105_valid -0.074895 1.303009 -0.416518 -2.456393 -0.928098 -0.287935 1.682128 0.376764 -0.042667 -0.463786 0.118646 -0.112659 1.563369 -2.169265 2.821857 1.104162 2.153137 1.286473 -0.450641 -4.409821
wb_dma_ch_pri_enc/wire_pri5_out 0.546383 0.579560 0.002741 1.100113 1.451931 -0.967291 2.108757 1.344181 0.073432 1.291376 -0.732724 3.875287 0.720489 0.777286 1.546791 -0.585898 -1.095115 -0.755166 0.420126 0.313686
wb_dma_ch_sel/always_39/case_1 -0.564623 4.382515 -1.938756 -2.842526 1.048229 2.161733 2.087246 -1.418464 0.818525 3.106903 -0.512966 -0.720121 1.916333 -0.972329 0.823487 -1.098187 -0.783051 1.238774 -1.079039 -5.086669
wb_dma_ch_sel/always_6 -1.231055 -3.289214 -3.239294 0.660845 2.273757 0.019599 0.588446 2.282602 -1.155264 1.388578 -1.407744 2.027066 1.878572 -0.995616 4.544960 1.848568 3.035659 1.473799 1.064165 0.407117
wb_dma_ch_sel/always_7 1.162797 -2.267061 -2.663129 0.582003 3.958345 1.311348 0.811364 1.290407 -0.067035 2.196737 -0.829092 0.577788 1.713354 1.045440 2.873808 0.361094 1.214963 0.539668 0.512872 0.257630
wb_dma_ch_sel/always_4 -4.834218 3.073815 -1.189828 1.251666 0.404834 -1.105338 -1.747077 1.731043 -2.302321 0.727133 -2.454340 0.184663 1.376738 -1.988876 2.551371 1.828153 1.645839 -1.932706 -0.664216 -0.675402
wb_dma_ch_sel/always_5 -4.626259 0.667838 -0.825394 1.408959 1.002200 -0.808983 -1.171237 2.356303 -1.306295 -2.889448 -2.077529 1.205616 0.903807 -0.790850 2.601454 1.050634 1.423203 -4.896443 -2.260094 -0.362164
wb_dma_ch_sel/assign_126_ch_sel/expr_1 1.109065 2.174557 1.365032 -1.998816 -4.110006 -0.561549 -0.846333 2.140214 -1.403641 -1.803145 -2.494153 1.345811 -2.014541 -0.588320 -1.390712 -0.632329 0.107491 1.289160 -4.840228 1.262307
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -3.970280 1.793848 -0.544801 -2.500606 -3.185855 0.986025 0.809867 -3.661368 -0.979505 3.233963 -0.120645 -2.745235 0.947350 -1.086182 0.830546 1.041003 -0.965402 2.805993 -1.151337 0.406308
wb_dma_ch_sel/always_1 0.860564 -4.486208 -2.178913 0.765459 2.201267 -0.614096 1.676055 2.476272 -0.285921 -0.183996 -2.052510 1.763334 0.530289 0.385031 4.634698 1.481113 2.555635 1.922011 -0.409565 -0.674873
wb_dma_ch_arb/always_2/block_1/case_1/cond 1.125101 -0.525521 -1.875006 0.429458 1.794865 0.190540 1.661842 1.124979 0.554575 1.638289 -0.351028 2.477421 1.395779 -0.153048 2.001104 -0.008938 0.713118 1.758305 0.581628 -1.768918
wb_dma_ch_sel/always_8 3.265778 -2.019816 -0.624835 0.574460 1.779817 -0.548713 2.685610 1.332906 1.358676 -0.153262 -1.098322 2.112568 -0.057335 1.401219 2.284837 -0.274061 0.410142 2.072099 -1.003127 -2.662903
wb_dma_ch_sel/always_9 1.069589 -0.553771 -1.885678 0.407435 1.782311 0.166135 1.719416 1.129046 0.544485 1.642452 -0.319610 2.514395 1.449786 -0.129152 2.100933 0.018486 0.761010 1.784243 0.602179 -1.789997
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 0.581135 0.544065 0.084864 1.088944 1.372902 -0.999762 2.004009 1.288735 0.022578 1.196512 -0.689590 3.773612 0.654515 0.761858 1.498860 -0.608878 -1.052523 -0.801057 0.402160 0.384808
wb_dma_de/assign_67_dma_done_all 1.020832 2.140889 -1.197858 -1.971165 2.997252 1.611067 0.068106 0.841022 -0.326210 1.495749 -1.348107 -2.917767 1.525268 0.179023 2.987467 0.062643 1.711245 -1.452840 -1.128997 -2.250722
wb_dma_ch_rf/wire_ch_txsz 1.630148 4.552029 -0.072456 2.732029 3.144738 -0.868368 -4.081425 2.532052 -1.404283 1.409645 -4.431208 0.352393 -2.778676 0.440357 -0.417046 -2.391803 2.095201 -3.998991 -0.456449 1.638357
wb_dma_ch_sel/assign_99_valid -0.643077 3.166787 -2.071192 -0.895629 -3.751954 1.390989 -3.870383 -1.139319 -1.456815 -0.527322 0.526076 0.089258 1.449428 -0.660560 -1.710256 1.476867 5.711197 3.167077 -3.870829 0.117661
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond 0.456084 1.574824 -0.746397 2.650166 -1.047362 -0.093549 -2.272820 -1.892168 0.203826 2.459792 -0.998229 -0.132357 -2.271934 0.008004 -2.703947 -1.304455 0.464530 0.178739 0.719513 1.093455
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 2.411444 0.928709 -0.584318 -2.368166 -3.256629 2.180661 -1.185753 -0.252335 -1.078398 0.420242 -0.062363 -1.380576 0.542750 2.270169 -0.798783 0.520568 2.696960 1.357746 -4.916884 3.676074
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -3.306184 1.417103 3.372692 0.009179 -4.309853 -4.533699 0.375104 -0.571967 -1.268444 0.865272 0.439431 -0.798162 -0.686347 -2.489978 3.766289 2.124225 0.533764 -1.982391 3.594141 2.070582
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 3.048356 0.331145 -1.656072 1.251436 1.087146 0.723223 -0.337676 -0.298853 -0.211919 2.063893 -1.545690 4.062608 -1.226177 0.326574 -2.061605 -1.791238 1.268547 3.090081 -0.005597 -0.072586
wb_dma/wire_ch2_txsz 1.265455 -2.247992 -2.680369 0.626705 4.095633 1.395139 0.860257 1.313502 -0.065886 2.285817 -0.902336 0.650053 1.732059 1.158134 2.818096 0.328422 1.146591 0.526205 0.470072 0.235854
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 -0.712945 4.222105 -0.176295 -3.762781 0.598856 2.169963 -0.488052 2.257520 2.313259 0.804619 1.531475 -1.603354 2.467340 3.262598 0.896883 -1.085534 -3.270232 -1.202922 -4.950375 0.912927
wb_dma_de/always_23/block_1 0.727320 0.219964 -0.680693 -0.287871 -3.843875 -0.107372 0.105098 -0.642577 1.445198 -0.900733 -0.487442 -0.848032 -0.938902 1.869328 1.458774 -0.545300 2.189924 -2.939117 -4.602879 0.920651
wb_dma_ch_rf/always_22/if_1 1.641638 -0.254746 0.560437 -0.824558 -0.273904 0.202684 0.556863 0.341258 1.295113 -0.362812 3.053775 -1.632394 2.228752 0.597685 1.570698 0.694977 -0.329218 -0.537046 -0.341808 -0.392931
wb_dma_de/wire_mast1_dout 0.516812 -2.450912 -0.843655 -0.164838 3.645844 1.049568 -0.147465 0.936799 0.767935 2.552320 0.725926 -2.975995 1.531481 2.942828 3.422531 0.585271 -0.891733 -0.852091 0.666003 3.430614
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 1.805397 -0.757855 0.510981 0.794872 0.985402 -0.105466 -1.464029 -0.373501 -1.300664 -1.177881 -1.098656 -0.642785 -1.613327 1.471724 -1.194943 -0.398105 1.207005 0.805905 -0.879194 1.452635
wb_dma_de/always_8/stmt_1 0.545045 4.854786 1.571056 -1.331270 0.448890 -0.687929 1.213194 0.814078 -0.227117 0.486752 -1.248748 0.477964 0.358852 -0.013173 1.454385 -0.957997 -0.581493 -2.714572 -1.264250 -2.058751
wb_dma_ch_rf/assign_18_pointer_we/expr_1 1.661197 -0.600594 0.445646 0.669368 0.909440 -0.073632 -1.427647 -0.347858 -1.331533 -1.052704 -1.119377 -0.575921 -1.565049 1.366145 -1.094644 -0.355205 1.248708 0.922498 -0.888788 1.359703
wb_dma_ch_rf/wire_ch_done_we -0.457878 0.510543 0.285894 -1.488888 1.304760 -0.114734 1.553667 0.746190 -0.987009 0.110041 -0.653863 -0.447679 1.454352 -0.215978 3.258153 0.775098 0.646683 -2.205246 -0.294323 -0.704557
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.313194 1.364629 -0.584140 -3.039277 -2.290099 0.359115 1.827564 -1.690193 -0.172307 0.614115 0.648302 -0.455527 1.554543 -1.568581 1.588482 0.973191 0.466835 2.308136 -0.889350 -2.574320
wb_dma_wb_slv/wire_wb_ack_o 0.969328 -1.050865 0.771988 1.170495 0.504932 0.154908 -0.151650 -2.060282 -1.502077 -0.637577 -3.507506 -0.896788 -3.305463 1.773175 -0.113924 -0.063311 0.778251 -1.564523 -1.613778 0.525826
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 3.066487 0.205855 -1.795469 1.327950 1.166787 0.728887 -0.243957 -0.212194 -0.137255 2.141565 -1.466501 4.190076 -1.085467 0.288581 -2.056594 -1.811696 1.195247 3.212290 0.126036 -0.124869
wb_dma_de/reg_ld_desc_sel 1.815308 3.975006 1.120558 -5.690095 -2.383066 0.693232 1.011301 -0.898903 2.204428 -4.109697 1.442564 -0.460443 -1.084896 -0.473128 -1.943721 -2.248712 0.753832 -2.486742 -3.513111 -6.604076
wb_dma_wb_mast/assign_2_mast_pt_out 0.937907 -1.125924 0.683140 1.286980 0.465521 0.129653 -0.168073 -2.125677 -1.536852 -0.528075 -3.517320 -0.802372 -3.300641 1.644383 -0.003152 -0.015515 0.881619 -1.510515 -1.405101 0.545381
wb_dma_de/assign_83_wr_ack 0.694439 2.929775 0.425554 -1.123324 2.922830 0.632564 0.511806 0.981263 -0.783674 1.319676 -1.718925 -1.377672 0.923302 1.217857 2.425154 -0.610804 -0.132585 -3.673718 -1.283825 -0.185825
wb_dma/wire_dma_done_all 1.224895 2.076271 -1.078751 -1.884421 2.994695 1.551278 0.034204 0.933869 -0.332439 1.308732 -1.392351 -2.718662 1.419768 0.295941 2.855540 -0.011340 1.702455 -1.386831 -1.246634 -2.222053
assert_wb_dma_rf/input_ch0_am1 -0.851199 -0.009294 1.152698 0.704037 1.201575 -0.947995 -1.339552 0.153274 -1.355444 -1.319703 -2.021037 0.056618 -1.518902 0.975728 -1.130865 0.256082 -0.356155 0.617959 -1.078789 0.285449
wb_dma_ch_arb/reg_state -1.857298 0.179579 -2.511280 0.684543 -0.771561 1.788151 0.998923 -1.924940 -0.811470 3.496799 -2.919150 2.740456 -0.065004 1.809783 -1.108459 -0.720479 -2.367587 5.035067 -4.860370 1.380365
wb_dma_ch_sel/input_ch0_csr -2.265018 -0.290857 2.593054 0.207230 0.182869 -1.027234 -1.535487 1.548548 0.193262 -3.485707 -0.962229 -3.606398 -0.055047 2.006910 2.771310 1.845985 -1.201570 -1.003867 -3.933536 1.163806
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 -1.248216 -3.420990 -3.257374 0.718993 2.122884 -0.101754 0.577846 2.383697 -1.178213 1.307304 -1.366828 2.301699 1.850764 -1.117673 4.464260 1.899026 3.069156 1.671502 1.128466 0.427956
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 -1.450635 4.434033 -0.053529 -2.811151 -0.219744 1.389834 -1.203108 0.987045 1.997574 1.686949 1.269467 -1.965801 1.658979 3.143806 0.662842 -0.821037 -2.890932 -0.871390 -4.220838 1.367688
wb_dma_ch_sel/assign_153_req_p0/expr_1 -1.051134 1.892706 -0.337212 -1.020892 -1.714821 -0.949190 0.520613 -1.240117 -0.670276 1.130052 -0.663907 -1.054620 0.471455 -2.372012 2.516184 1.342941 2.646103 1.462836 0.389021 -3.354709
wb_dma_wb_mast 0.878063 -0.874226 1.143763 2.587091 0.003396 -0.399777 -1.172646 -5.043889 -2.066615 0.318907 -4.804999 -3.569125 -4.058644 4.405173 1.436928 1.113785 3.100561 -1.234957 -4.061816 1.885244
wb_dma_ch_sel/assign_124_valid 0.050659 1.283346 -0.408031 -2.279421 -0.779588 -0.288058 1.623951 0.433775 -0.040069 -0.513943 0.077772 -0.074716 1.499242 -2.068596 2.698353 1.039439 2.095623 1.112845 -0.398036 -4.310538
wb_dma_de/always_18/stmt_1 0.442560 -0.410380 -1.632574 2.801495 -0.948005 0.397473 -1.447914 -4.703358 -1.763002 2.352101 -0.607993 -1.934862 -0.182767 0.389724 -0.080882 1.279963 5.265661 -0.451868 0.835561 1.034256
wb_dma_ch_rf/wire_ch_csr_dewe 2.483503 -0.916687 -1.571773 -2.047783 4.337055 1.385231 3.071316 0.624591 1.981843 3.644855 -0.822220 -2.242075 2.025707 3.960587 5.908761 -0.086935 -0.809344 1.874817 -2.040804 -1.123941
wb_dma_ch_pri_enc/input_pri2 1.059928 -0.489590 -1.860249 0.358451 1.820209 0.225655 1.663197 1.132009 0.538476 1.632526 -0.368247 2.469124 1.437352 -0.147794 2.032140 -0.016691 0.681251 1.718708 0.552368 -1.838234
wb_dma_ch_pri_enc/input_pri3 1.068342 -0.488880 -1.815902 0.346717 1.779380 0.192561 1.632845 1.084436 0.553694 1.638063 -0.346969 2.432077 1.380333 -0.181590 1.987129 -0.000832 0.726698 1.704499 0.593217 -1.766962
wb_dma_ch_pri_enc/input_pri0 0.809493 0.376720 -1.688150 0.031164 1.979759 1.127439 1.292498 0.084557 0.749518 1.350627 -0.130659 0.845073 0.902368 -0.647443 -0.025837 -0.774589 -0.440182 0.475040 0.738671 -2.923459
wb_dma_ch_pri_enc/input_pri1 0.594048 0.506942 0.058264 1.077649 1.361727 -1.016748 1.979138 1.320927 0.034898 1.164546 -0.759837 3.797189 0.642470 0.818556 1.526019 -0.580558 -0.983952 -0.685157 0.328349 0.429662
wb_dma_wb_if/input_slv_pt_in 0.925404 -1.103027 0.672050 1.220255 0.513405 0.136858 -0.185724 -1.973594 -1.400255 -0.458516 -3.317384 -0.783168 -3.099463 1.652012 -0.084409 -0.084605 0.717291 -1.431713 -1.370800 0.654380
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -1.136731 -2.665282 -0.175372 -0.278620 -1.672806 -0.774276 1.007414 -0.280777 -0.238566 -1.221495 1.054424 1.024817 0.519216 -1.372726 0.850065 1.428144 0.871126 1.625427 0.919871 -0.297205
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 -1.614249 1.775273 -0.484988 -1.848998 -0.866632 -0.574441 3.724589 -0.403011 -0.178866 1.644543 -0.193095 3.392459 2.101244 -0.708272 2.859367 0.321792 -0.490506 1.533956 -0.706624 -2.145864
wb_dma/wire_de_adr1_we -1.148388 0.577270 0.084007 1.416862 -0.997705 -0.784742 -1.192710 -1.771751 -0.710363 1.688793 -0.757894 -0.932827 -1.092631 -0.331623 -0.312094 0.293734 0.567572 0.247458 0.978588 1.032250
wb_dma_ch_sel/assign_6_pri1 0.584829 0.543064 -0.063625 1.109397 1.534114 -0.978405 2.180439 1.377004 0.089510 1.322761 -0.721707 3.977226 0.805644 0.726067 1.627859 -0.612711 -1.067405 -0.696509 0.424647 0.167617
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 0.774951 0.358312 -1.666308 0.044897 1.959627 1.131776 1.273563 0.099200 0.755083 1.334795 -0.108796 0.823595 0.900998 -0.648399 -0.033899 -0.744100 -0.429948 0.431061 0.777188 -2.856393
wb_dma_ch_sel/assign_129_req_p0/expr_1 -1.404394 5.181960 -0.218799 -2.126709 -0.257404 2.011271 -0.340324 -2.478914 -0.226991 3.441746 -1.175622 -4.980431 0.357202 -1.201781 -0.469081 -0.802761 -1.530306 -0.646463 -0.962384 -2.358577
wb_dma_rf/wire_csr -1.315851 -1.681152 0.493152 1.391733 -0.205727 -0.634339 -0.415448 -0.811660 0.235286 -2.335466 -0.513956 -0.123614 -1.160047 0.732356 0.575803 -0.140183 0.619864 -3.421977 -0.927998 0.746316
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -1.144557 -2.547739 -0.203111 -0.326384 -1.641317 -0.755193 0.978549 -0.299440 -0.226973 -1.153793 1.076384 0.985830 0.517071 -1.350149 0.815980 1.410336 0.846706 1.575796 0.901950 -0.289185
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 -1.801213 -2.154277 -1.521643 1.334036 1.900728 -1.171452 1.043554 2.545782 -1.610176 1.168860 -1.673691 3.585042 1.296814 -0.285175 4.048450 1.246177 1.224191 -0.836218 1.077948 2.349710
wb_dma_ch_sel/always_37/if_1 1.995439 1.345824 1.411966 -2.784271 -3.471342 0.006379 -0.023731 3.366922 -0.949179 -2.977146 -1.865641 1.828892 -1.350287 -0.586070 -1.292305 -0.834420 -0.299001 0.663912 -4.857491 0.984025
wb_dma_de/always_6/if_1/cond -1.285381 2.191003 -1.041137 -1.201080 2.111546 -0.510374 -0.804130 2.655202 -0.781561 2.680467 -1.651207 -2.819589 1.277786 -2.049911 5.608917 1.073436 2.435121 -2.315270 2.234694 -0.693429
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 -1.356494 4.593325 -0.110742 -2.668961 -0.271120 1.400942 -1.392825 0.901745 2.024212 1.998641 1.215346 -2.183033 1.613494 3.075416 0.639068 -0.885062 -2.784746 -0.782864 -4.146976 1.451219
wb_dma_ch_rf/always_8/stmt_1 3.507551 1.911634 2.836848 -1.517167 -3.569170 -1.519438 -0.196120 0.938881 -1.997049 -2.312497 -3.472429 -0.417355 -4.015409 -1.554115 -1.076379 -1.432131 1.821335 -2.942841 -2.276470 0.129079
wb_dma_ch_sel/assign_108_valid 0.044065 1.296565 -0.493388 -2.304604 -0.721771 -0.248454 1.666378 0.463674 0.020760 -0.393961 0.041604 -0.011380 1.527374 -2.117641 2.800915 1.044233 2.102960 1.281755 -0.402021 -4.359454
wb_dma_ch_pri_enc/wire_pri9_out 0.578794 0.563732 -0.011950 1.052363 1.431684 -0.938564 2.040163 1.272937 0.107702 1.284806 -0.711109 3.809721 0.717209 0.719344 1.452920 -0.634010 -1.082630 -0.709758 0.443030 0.210534
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.775943 -0.843991 -1.033541 0.009482 1.513498 0.142334 1.033962 0.081323 -0.934402 1.309365 -1.145191 3.662721 0.223268 -0.062809 0.384596 -0.298329 1.201693 3.333866 0.344887 -0.498778
wb_dma_ch_sel/wire_pri2 1.020207 -0.498797 -1.833043 0.399625 1.755995 0.175955 1.713335 1.115200 0.585339 1.654495 -0.314772 2.469398 1.433401 -0.135957 2.072315 0.050538 0.711630 1.741545 0.585887 -1.781177
wb_dma_ch_sel/wire_pri3 1.036860 -0.527656 -1.801802 0.377542 1.705135 0.126092 1.684870 1.128488 0.547260 1.636463 -0.297282 2.510588 1.447858 -0.168396 2.099160 0.077060 0.747962 1.745944 0.597031 -1.710204
wb_dma_ch_sel/wire_pri0 -0.453635 4.405083 -1.948752 -2.796310 1.154547 2.197241 2.059736 -1.406632 0.819363 3.045760 -0.532781 -0.606244 1.917977 -0.862003 0.762954 -1.138176 -0.770170 1.237417 -1.177569 -5.081654
wb_dma_ch_sel/wire_pri1 0.577127 0.532519 -0.038001 1.080318 1.493235 -0.971424 2.045184 1.313889 0.078177 1.280782 -0.723297 3.811780 0.735323 0.712555 1.515869 -0.577243 -1.036702 -0.735935 0.432673 0.241988
wb_dma_de/always_4/if_1/if_1/cond/expr_1 1.017202 3.926347 -0.278379 -2.179999 0.760284 0.460994 0.759837 0.627096 0.260526 0.837245 -0.924095 -1.023298 1.068754 -0.884265 2.104458 -0.312453 1.307846 -0.224915 -1.263764 -4.133011
wb_dma_rf/input_ptr_set 1.050507 -0.535689 -1.824339 0.392789 1.774532 0.172432 1.677837 1.128505 0.589680 1.645272 -0.355653 2.474910 1.420410 -0.151393 2.050212 0.028154 0.720090 1.710111 0.605823 -1.783482
wb_dma_rf/always_2/if_1/if_1 0.532914 -0.187105 3.818682 -0.643851 -1.028434 -4.250237 2.231135 0.089135 -0.178765 -4.308937 -2.526575 1.065401 -3.150055 0.545538 3.200459 -0.266331 1.527077 -2.448185 -0.841292 -2.361994
wb_dma_de/assign_77_read_hold -0.437749 1.032353 1.761501 0.724764 -0.236790 -1.122507 0.474613 0.228597 -0.450411 -0.307811 -0.356260 1.412100 -0.626923 0.820130 -0.460529 -0.634935 -1.808987 -2.405235 -0.075448 1.908706
wb_dma_pri_enc_sub/input_valid -0.466333 1.097583 1.831247 0.700084 -0.271333 -1.113763 0.427090 0.191958 -0.474355 -0.335790 -0.376195 1.366557 -0.696059 0.879748 -0.513812 -0.635729 -1.809215 -2.468861 -0.172245 1.981261
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 0.558276 0.511804 0.107661 1.149557 1.378451 -1.001190 2.030053 1.296303 0.020964 1.162061 -0.742863 3.840497 0.623339 0.755057 1.460957 -0.598933 -1.078972 -0.820412 0.405875 0.423973
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond -1.582180 4.179027 -2.046891 -3.759041 0.866635 3.531023 2.426314 -1.777022 0.791936 4.340646 -0.259270 -2.083835 2.614077 -0.466655 0.427393 -1.233007 -3.061573 1.672475 -1.821338 -3.053163
wb_dma_ch_rf/always_27/stmt_1 -2.573180 1.516528 -0.465392 1.616046 0.649374 -1.546302 -0.616664 1.941396 -1.279956 -0.528985 -3.029779 -0.068008 0.191168 -0.504947 2.774839 1.482358 1.216565 -1.148504 -2.013405 -1.788536
wb_dma_wb_slv/assign_2_pt_sel/expr_1 2.262563 -1.958747 2.999152 -2.289235 0.022082 2.474040 -1.128265 -4.186974 -4.051850 -1.142971 -4.426465 -4.043756 -3.777301 5.452330 -2.663125 -1.041758 0.028932 -3.741933 -6.974084 7.586321
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 -1.233486 -3.367558 -3.219072 0.655344 2.211322 0.044891 0.489577 2.249039 -1.153947 1.332495 -1.295606 1.962012 1.836465 -1.004225 4.386648 1.848991 2.974780 1.577989 1.124464 0.514309
wb_dma_ch_sel/wire_valid 0.349248 -0.685199 -1.940801 0.808111 -4.233656 2.021601 -0.082151 -1.867718 -0.341974 -1.322220 -0.620038 1.542187 0.267845 1.103354 -1.294051 -0.174241 2.455425 -1.782685 -6.220478 1.743699
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.476773 1.056214 1.948763 0.745835 -0.316243 -1.211651 0.389513 0.229043 -0.487416 -0.383313 -0.394358 1.462054 -0.788980 0.943084 -0.591300 -0.712808 -1.864740 -2.575269 -0.107964 2.116136
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 0.794760 0.387608 -1.631272 0.013088 1.898123 1.123118 1.234374 0.047056 0.739006 1.256298 -0.175527 0.775893 0.826496 -0.610439 -0.056850 -0.744424 -0.412030 0.451614 0.705297 -2.843996
wb_dma_de/wire_chunk_cnt_is_0_d 0.532701 5.000902 1.443422 -1.469701 0.518516 -0.650713 1.324602 0.872085 -0.115617 0.663295 -1.227479 0.411873 0.574813 -0.091812 1.634736 -1.002190 -0.599247 -2.659714 -1.253320 -2.274305
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 1.760684 -0.908426 -0.986086 0.061755 1.486511 0.130960 1.012025 0.038146 -0.914749 1.213695 -1.140666 3.564853 0.129814 -0.078288 0.321304 -0.314298 1.174216 3.263746 0.364486 -0.407685
wb_dma_ch_sel/assign_109_valid 0.063599 1.304983 -0.443012 -2.319582 -0.699138 -0.270351 1.685243 0.465961 -0.011094 -0.545166 0.024081 -0.012316 1.517236 -2.082401 2.705224 1.005878 2.114796 1.135968 -0.510620 -4.471783
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 0.573239 0.648946 0.027203 1.072996 1.473058 -0.977476 2.077057 1.287501 0.064135 1.302547 -0.767598 3.861571 0.669249 0.702479 1.476853 -0.687141 -1.147882 -0.846864 0.444053 0.243889
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -3.987966 1.688080 1.859016 -2.065656 -3.747398 -3.960916 0.590342 -2.299400 -1.502040 2.289986 -0.635260 -1.700844 -1.491777 -3.728299 3.516797 1.789110 1.817866 2.514732 4.837897 -1.004790
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.218973 1.767353 -0.598764 -2.584522 -3.272506 1.017350 0.945139 -3.713722 -0.920919 3.410014 -0.067539 -2.820054 1.082867 -1.220603 0.973227 1.138916 -1.149165 2.879899 -0.985412 0.404769
wb_dma_de/assign_75_mast1_dout 0.511261 -2.432769 -0.778162 -0.209894 3.503265 1.028922 -0.229821 0.917463 0.710392 2.403028 0.698261 -2.944626 1.434981 2.937296 3.253519 0.528399 -0.944696 -0.865975 0.517866 3.486343
wb_dma/constraint_csr 1.225928 0.654061 1.868516 0.183833 -0.210216 -0.761614 -1.661078 1.000151 -0.314309 -2.485224 -0.131275 -2.096799 -1.282762 -0.637055 -0.723455 0.012159 0.888882 -2.741891 0.093534 -0.410043
wb_dma_ch_rf/always_5/if_1 1.776366 -0.744805 0.499738 0.777306 0.931985 -0.072355 -1.512940 -0.398767 -1.326586 -1.158625 -1.107472 -0.640503 -1.603196 1.448245 -1.235348 -0.377500 1.230636 0.904415 -0.920261 1.431889
wb_dma_ch_pri_enc/wire_pri21_out 0.588858 0.591961 0.031961 1.092591 1.454331 -0.986886 2.101892 1.349965 0.066693 1.282813 -0.736117 3.876493 0.693587 0.774072 1.519761 -0.658563 -1.106948 -0.793842 0.431512 0.282721
wb_dma_ch_sel/assign_157_req_p0 -0.826610 1.786913 -0.332559 -0.875980 -1.576611 -0.903109 0.386339 -1.257368 -0.651531 1.069012 -0.728319 -1.010995 0.371630 -2.263267 2.232881 1.237933 2.612718 1.336002 0.387040 -3.311206
wb_dma_wb_mast/assign_1/expr_1 -1.982218 -0.721658 0.872807 0.698405 1.873613 0.479612 -0.363314 -0.961493 -0.445297 4.905210 -0.223282 -3.591173 0.504616 3.719115 2.246018 0.138735 -4.185982 -2.226658 0.410934 7.773352
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.321107 1.295171 -0.523413 -3.032839 -2.331901 0.318202 1.828104 -1.696732 -0.142324 0.586313 0.655124 -0.444316 1.547286 -1.606204 1.603955 1.024664 0.500391 2.270911 -0.868078 -2.521023
wb_dma_de/reg_mast1_adr -4.183070 -1.847653 -1.860735 -0.785580 -1.113948 1.372878 1.247954 -0.409873 -0.740530 -1.839639 -0.480859 2.172950 0.955466 -0.779207 -1.712653 0.328580 -2.326524 1.124480 -3.370003 -1.161114
wb_dma_ch_pri_enc/wire_pri17_out 0.604752 0.560685 -0.014394 1.090806 1.445337 -0.964957 2.102071 1.315593 0.036859 1.272632 -0.717947 3.920900 0.762053 0.771481 1.574322 -0.583447 -1.065125 -0.703459 0.364491 0.323245
wb_dma_ch_sel/assign_141_req_p0/expr_1 -1.100841 1.975073 -0.399603 -0.937604 -1.690961 -0.891095 0.440086 -1.363305 -0.690486 1.285964 -0.688822 -1.038297 0.433468 -2.375995 2.298270 1.276504 2.575568 1.477926 0.402445 -3.356659
wb_dma_ch_sel/input_ch2_csr 0.357720 -0.088840 1.630035 1.306904 0.215015 0.152220 -2.707622 0.681733 -1.794425 -2.421077 -0.225469 -4.352271 1.637559 1.911018 1.322568 3.331807 2.411180 0.699081 -3.319027 2.046357
wb_dma_ch_rf/assign_13_ch_txsz_we 1.234681 3.946484 -2.386376 -0.128071 2.559632 1.485098 -2.263063 1.803300 -0.240588 2.594352 -2.885224 -1.469090 -0.131765 -0.435397 1.382258 -1.217156 2.750350 -1.625938 -1.116402 -1.376015
wb_dma_ch_sel/assign_130_req_p0 -1.214556 5.124157 -0.170644 -2.152067 -0.101898 2.101586 -0.395483 -2.357640 -0.219403 3.237027 -1.149220 -5.014240 0.295936 -1.110538 -0.599472 -0.892452 -1.574407 -0.788795 -1.089564 -2.352445
wb_dma_ch_arb/always_1/if_1/stmt_2 -1.678991 0.090301 -2.373198 0.666188 -0.799880 1.845480 0.974925 -1.846132 -0.835293 3.348373 -2.884139 2.703586 -0.078197 2.132488 -1.119642 -0.731029 -2.395471 5.044439 -5.201015 1.721129
wb_dma_ch_sel/assign_106_valid 0.062391 1.211537 -0.446165 -2.309731 -0.787612 -0.237064 1.660625 0.398888 0.001694 -0.525577 0.067696 -0.003728 1.473032 -2.086440 2.656466 0.993320 2.076703 1.242478 -0.442987 -4.374698
wb_dma_ch_pri_enc/wire_pri28_out 0.564192 0.583136 -0.018944 1.088165 1.474591 -0.985064 2.092995 1.321578 0.091829 1.325081 -0.741642 3.902375 0.734448 0.738077 1.548381 -0.637885 -1.110552 -0.762643 0.445922 0.239844
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 0.737652 0.390125 -1.618402 0.048869 1.917671 1.113267 1.247831 0.054284 0.730782 1.271641 -0.115024 0.761003 0.859716 -0.660166 -0.059850 -0.789193 -0.462154 0.415213 0.766198 -2.832023
wb_dma_ch_rf/always_10/if_1/if_1/block_1 -1.629767 1.920020 -0.383604 -1.868590 -0.822377 -0.593877 3.705465 -0.373464 -0.162548 1.698238 -0.167313 3.279104 2.068760 -0.683513 2.897145 0.283166 -0.645015 1.299436 -0.589697 -2.074486
wb_dma_ch_rf/always_11/if_1/if_1 -0.955394 5.402273 0.024069 -1.990718 0.774216 0.972354 2.446128 -1.192453 0.281601 2.667217 -0.943497 0.757926 1.094774 0.007173 0.207030 -1.821318 -2.653300 -1.438064 -1.244627 -2.848036
wb_dma_wb_if/wire_slv_adr -1.848489 1.745982 4.401932 -2.481803 -4.768646 -3.330847 -2.458702 1.654196 -1.636308 -0.748643 -2.038911 -0.985916 -3.046808 1.607199 2.237056 0.773842 0.244878 0.209211 -2.269999 7.625622
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 1.695051 -0.205715 0.544888 -0.841672 -0.221157 0.205221 0.585256 0.356791 1.320482 -0.330619 3.081639 -1.739436 2.306638 0.620565 1.652726 0.715260 -0.346036 -0.644353 -0.411687 -0.471254
wb_dma_ch_sel/input_ch1_csr 0.393632 -0.121159 1.449849 1.391975 0.148745 0.432517 -2.619626 0.320851 -1.765556 -2.450986 -0.259091 -4.323390 1.543142 1.894463 0.854492 3.141185 2.278145 0.665163 -3.515778 1.776973
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.488152 1.087047 1.793431 0.675453 -0.288266 -1.133556 0.449776 0.197626 -0.452089 -0.323631 -0.386830 1.412447 -0.617344 0.845966 -0.504624 -0.635685 -1.782656 -2.399172 -0.109822 1.962768
wb_dma/wire_pt1_sel_i -0.653447 -2.406803 -1.016864 -1.243205 3.113705 2.363383 0.153023 0.468568 0.644151 3.744248 0.940207 -4.267749 2.213574 3.201583 3.020248 0.530601 -3.025939 -0.147650 -0.235902 5.141865
wb_dma_ch_sel/always_47/case_1/stmt_1 -2.424620 1.264422 -1.318574 0.895894 0.395004 0.435536 -0.878128 1.596965 0.152846 -0.994145 0.231317 1.038161 1.610011 -0.816428 -0.882154 0.637387 -0.751945 0.362121 -1.157287 -1.874714
wb_dma/wire_pt1_sel_o 0.951139 0.299447 2.635902 0.319913 1.671502 -0.237153 -1.027689 -1.119963 -3.316278 -2.092138 -2.891621 0.099081 -1.033309 2.670973 -2.379090 -0.793854 -0.369552 -1.857094 -5.027498 2.902662
wb_dma_ch_sel/assign_127_req_p0/expr_1 -0.434527 4.343408 -1.994601 -2.717308 1.204007 2.246393 2.048111 -1.373216 0.815070 3.023531 -0.539461 -0.616573 1.875569 -0.890010 0.655975 -1.169744 -0.765897 1.196781 -1.116066 -5.048734
wb_dma_ch_pri_enc/inst_u16 0.617599 0.534089 0.030790 1.122838 1.423942 -0.970708 2.019333 1.323037 0.020751 1.223195 -0.757992 3.785942 0.682341 0.771135 1.507742 -0.619582 -1.005957 -0.731843 0.342103 0.356068
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -1.097161 0.491289 0.079926 1.408758 -0.983860 -0.753021 -1.201492 -1.768859 -0.712958 1.620377 -0.742424 -0.896654 -1.073422 -0.319070 -0.330080 0.329137 0.541277 0.255952 0.935553 1.068869
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 0.396091 1.521686 -0.707218 2.659573 -1.075580 -0.106343 -2.299695 -1.954120 0.179463 2.398228 -1.048928 -0.146263 -2.331594 -0.006962 -2.763458 -1.262917 0.483902 0.203841 0.757683 1.095650
wb_dma_ch_sel/always_48/case_1 -1.781858 0.277732 -2.445889 0.569273 -0.832880 1.894912 0.740370 -1.950538 -0.822317 3.309824 -2.885807 2.452270 -0.099572 2.082722 -1.258645 -0.711243 -2.241967 4.988545 -5.264083 1.546039
wb_dma_ch_sel/input_ch7_csr 1.847922 -0.134829 1.161433 0.786614 0.035977 0.798012 -2.740016 -0.932674 -1.854217 -2.373718 -1.064834 -2.504486 -0.191998 2.564459 -0.877387 1.412664 2.704930 0.671926 -4.678960 1.851682
assert_wb_dma_rf/input_ch0_txsz 1.252061 0.201438 0.476915 2.354519 1.620122 -1.235149 -2.581968 0.851251 -0.965752 -0.737732 -2.054676 0.420506 -2.168019 0.441449 -0.965711 -0.756130 1.456841 -0.363875 -0.005129 1.065252
assert_wb_dma_rf 0.267754 0.486979 1.520419 2.500986 2.219787 -1.981855 -3.637286 0.856299 -2.172400 -1.698402 -3.761706 0.158590 -3.260043 1.333090 -1.504664 -0.253031 1.226088 0.384750 -1.378967 1.392519
wb_dma_ch_rf/reg_ch_am0_r 1.659940 -0.210555 0.550934 -0.792164 -0.236721 0.190503 0.558482 0.370313 1.231083 -0.358579 2.992247 -1.705721 2.238859 0.627309 1.602870 0.681356 -0.299763 -0.664372 -0.425924 -0.392164
wb_dma_ch_rf/always_4/if_1 1.817795 -0.778238 0.501106 0.822205 1.000215 -0.087723 -1.570898 -0.354521 -1.381142 -1.173891 -1.146971 -0.651055 -1.639462 1.506306 -1.254534 -0.368677 1.237133 0.901525 -0.906694 1.455773
wb_dma_de/always_4/if_1/if_1/stmt_1 0.978969 3.892297 -0.306344 -2.156783 0.697751 0.502218 0.759258 0.585547 0.215687 0.820032 -0.968912 -0.996113 1.034243 -0.853732 1.997998 -0.356100 1.254565 -0.169766 -1.382910 -4.083947
wb_dma_de/always_14/stmt_1/expr_1 -1.629817 2.035211 -0.400267 -1.893822 -0.899238 -0.589749 3.703576 -0.417716 -0.216106 1.610825 -0.291698 3.384498 2.042671 -0.576023 2.851345 0.266253 -0.603192 1.335347 -0.900874 -2.051734
wb_dma_de/wire_use_ed 2.232280 3.074178 0.873353 -5.881850 -0.639328 0.090918 2.780947 2.294178 4.598464 1.056211 3.390981 -2.145268 3.642386 3.111475 5.979582 0.787427 -1.051935 4.351374 -3.051268 -3.041946
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond 0.994483 -0.254648 1.769081 -0.321864 -3.149824 -1.415441 0.570759 -0.854665 -1.400923 -2.389838 -3.597940 0.967147 -4.061616 -0.187405 -0.136751 -1.556735 1.460297 -3.615417 -2.779704 1.254546
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.591399 0.547905 0.054927 1.094357 1.415400 -0.979491 2.031859 1.306104 0.058062 1.220729 -0.723971 3.799779 0.644970 0.748131 1.466916 -0.628963 -1.083140 -0.829013 0.451281 0.336400
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.308526 1.465127 -0.543648 -3.053941 -2.300506 0.379341 1.781768 -1.735534 -0.213831 0.624630 0.592419 -0.537167 1.539901 -1.520560 1.580146 0.974627 0.500937 2.254510 -0.998781 -2.561260
wb_dma_ch_sel/always_7/stmt_1/expr_1 1.207388 -2.378897 -2.739676 0.633541 4.143691 1.384240 0.856589 1.336573 -0.071735 2.282220 -0.883034 0.637511 1.808483 1.165435 2.946029 0.389145 1.192981 0.569114 0.476007 0.289743
wb_dma_ch_sel/input_nd_i -0.520433 4.424433 -1.983864 -2.815619 1.125872 2.209316 2.077052 -1.395856 0.756542 3.034958 -0.601708 -0.591506 1.933751 -0.858759 0.787476 -1.147411 -0.738080 1.207417 -1.242401 -5.085178
assert_wb_dma_ch_sel/input_req_i 0.778784 0.354800 -1.629316 0.055109 1.982666 1.123909 1.267252 0.076913 0.728202 1.295403 -0.155671 0.850252 0.891757 -0.625942 -0.004106 -0.796004 -0.436557 0.433973 0.748169 -2.850384
wb_dma_ch_rf/reg_ch_rl 0.108329 -1.983856 1.543073 -0.123537 -1.774066 -1.448506 -0.577621 0.715270 -0.551980 -3.480131 0.835272 -0.980678 -0.731804 -1.821092 0.158458 1.414570 1.670600 -1.078702 0.946611 -0.643083
wb_dma_de/reg_paused -1.255085 -1.616357 0.375618 1.371587 -0.126825 -0.557989 -0.468495 -0.740632 0.196050 -2.240827 -0.483090 -0.140376 -1.047876 0.741501 0.502997 -0.090337 0.652121 -3.027294 -0.928984 0.784680
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 0.623051 3.073566 0.525042 -1.203361 2.782943 0.516343 0.555208 1.021103 -0.798567 1.165801 -1.736362 -1.373567 0.865899 1.117577 2.402081 -0.616261 -0.131021 -3.774606 -1.238652 -0.318375
wb_dma_wb_if/wire_mast_drdy 0.203887 -0.937463 -2.789602 0.135479 1.298810 1.669663 2.233702 -3.291513 -1.859788 2.719398 -0.539080 0.557945 2.828141 1.269724 3.040257 1.348535 4.390213 -0.537815 -0.718358 0.076289
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -0.375072 -2.156716 -1.719549 -0.295618 0.218140 0.374417 2.170223 -0.236606 0.492859 0.092179 0.955858 1.712976 1.333771 -1.942764 0.682999 0.650814 0.394282 1.976719 1.586101 -3.088411
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 1.218824 -2.375481 -2.709315 0.641973 4.166029 1.397604 0.799101 1.309086 -0.109754 2.280514 -0.895177 0.519246 1.739848 1.206853 2.902684 0.350749 1.173433 0.481458 0.484460 0.366572
wb_dma_ch_sel/assign_100_valid/expr_1 -0.768849 2.987045 -2.199744 -0.889784 -3.763109 1.525488 -3.891050 -1.372053 -1.498022 -0.502875 0.563000 0.016238 1.406993 -0.748070 -2.009049 1.471935 5.603817 3.341853 -3.794726 0.042276
wb_dma_wb_if/inst_u1 1.605278 -0.705973 1.619778 0.066508 -0.110631 -0.248205 -1.709648 -2.180574 -2.646206 -1.534562 -3.019159 -0.909943 -2.768877 3.831932 -1.707158 -0.718811 1.678015 -0.567299 -4.592501 4.034150
wb_dma_wb_if/inst_u0 0.896782 -0.949733 1.118837 2.580012 0.046129 -0.309858 -1.111207 -5.087822 -2.019597 0.270931 -4.717645 -3.474855 -4.038425 4.520780 1.262086 1.092930 2.974853 -1.118189 -4.175888 1.856321
wb_dma_ch_sel 2.134047 -0.793610 1.309513 0.410406 -2.296064 0.323528 -1.099764 -1.250733 -1.458811 -2.771967 -2.031162 -1.633243 -1.617586 1.386904 -0.356396 0.277844 2.478431 -1.049687 -5.120011 1.771525
wb_dma_rf/input_de_csr_we 2.513927 -0.674816 -1.524422 -2.094845 4.224977 1.477207 2.980087 0.550621 2.009541 3.624292 -0.852446 -2.200956 1.995040 4.015872 5.671868 -0.197591 -0.852186 1.917668 -2.235647 -1.214875
wb_dma_rf/wire_ch0_adr0 -0.383190 -0.036552 1.259115 -3.188197 -3.906011 -0.650016 -0.995557 2.001805 0.625452 -2.762635 3.697982 -1.012067 2.673610 -0.441651 1.890973 2.991493 2.016918 3.893089 -1.443552 0.829474
wb_dma_rf/wire_ch0_adr1 0.018679 0.921302 0.576742 3.456708 0.552674 -1.948699 -3.602858 -0.866604 -1.603814 0.859452 -2.621649 -0.586532 -2.918871 0.060033 -0.946627 -0.253249 2.070416 -0.073669 0.788488 1.823766
wb_dma_de/always_9/stmt_1/expr_1 0.070751 2.547122 0.394285 -2.298783 1.527288 1.548445 -1.392063 -0.226174 -0.758489 0.202540 -0.992942 -5.228660 0.341426 0.386856 1.187584 -0.006445 0.908101 -3.028952 -1.604618 -0.656544
wb_dma_ch_sel/always_42/case_1/cond 2.541360 -2.069634 1.440749 -0.277355 1.792111 -0.706701 2.000079 1.258851 -0.417110 -3.002694 -1.865943 0.021768 -0.749339 1.921528 2.028664 0.174106 0.436714 -1.890672 -2.642798 -1.231031
wb_dma_wb_slv/input_wb_cyc_i -0.435087 -1.613593 2.419162 -2.656625 0.613536 1.013851 -1.316144 -4.019611 -3.914424 0.635498 -3.283216 -5.377668 -2.355922 2.421813 -0.568052 0.369443 0.225994 -0.654654 -3.041788 4.785559
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 1.687737 -0.876266 -0.935574 0.073987 1.443080 0.068185 0.963599 0.093154 -0.964250 1.220629 -1.193086 3.561531 0.161648 0.001117 0.451695 -0.224494 1.253736 3.196688 0.291825 -0.298290
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 4.617861 -0.926118 -1.538287 1.967144 1.540562 0.126634 1.480860 0.997543 2.184821 0.798549 -1.411165 2.771916 -1.357559 1.614219 -0.208855 -1.835519 0.366752 2.037125 -1.089543 -2.501997
wb_dma_de/reg_tsz_cnt 0.822537 4.906882 -1.018731 0.694702 2.433141 0.563764 -1.747820 2.024495 -0.666790 2.615801 -3.312263 0.162189 -0.644191 0.418276 0.888252 -1.891798 1.114286 -3.822755 -1.159211 0.431183
wb_dma_ch_sel/reg_ndr -0.405995 4.272975 -1.932371 -2.701212 1.114737 2.181673 2.037898 -1.397391 0.792232 2.982709 -0.538496 -0.646688 1.865005 -0.851882 0.661501 -1.148832 -0.747204 1.249452 -1.132731 -4.948552
wb_dma_de/assign_83_wr_ack/expr_1 0.709697 3.039445 0.634239 -1.103162 2.740297 0.441245 0.472785 1.036181 -0.794493 1.132371 -1.746013 -1.370783 0.773727 1.162341 2.382079 -0.626663 -0.150688 -3.782689 -1.255259 -0.191941
wb_dma_de/reg_de_txsz_we -0.238546 1.994657 -0.474975 -2.005781 2.604788 1.131954 0.054257 0.424150 0.342015 2.298964 0.115351 -5.170003 1.287634 -1.819915 2.842750 0.080889 0.148204 -3.274659 2.723692 -2.519689
wb_dma_ch_rf/reg_pointer_sr 1.796191 -0.752205 0.499531 0.768415 0.930813 -0.079397 -1.468377 -0.370904 -1.341024 -1.164069 -1.099364 -0.640070 -1.645436 1.418175 -1.231887 -0.405080 1.231688 0.863349 -0.868162 1.397945
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 0.826080 0.433971 -1.682133 0.012893 2.010538 1.167096 1.299680 0.084545 0.795567 1.335296 -0.160100 0.837731 0.888731 -0.686828 -0.073847 -0.788262 -0.430044 0.479567 0.751303 -2.970770
wb_dma_rf/input_de_adr1_we -1.092591 0.521279 0.102820 1.379054 -0.991789 -0.770024 -1.208991 -1.722113 -0.723884 1.602833 -0.742159 -0.917509 -1.096516 -0.286718 -0.292701 0.340504 0.573408 0.289735 0.907548 1.049054
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 -0.610126 4.187471 -0.120399 -3.762309 0.505427 2.065746 -0.430100 2.341995 2.527057 0.831069 1.832748 -1.500955 2.500362 3.253209 0.873254 -1.131142 -3.443379 -1.070464 -4.687867 0.916612
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.516828 0.579083 -0.019006 1.082328 1.417191 -0.936458 2.122496 1.274780 0.094061 1.289520 -0.680378 3.864622 0.779760 0.716876 1.563840 -0.624331 -1.118047 -0.709243 0.426875 0.262540
wb_dma_ch_sel/always_43/case_1/cond 0.786335 4.896019 -0.748263 0.617032 2.240268 0.350941 -1.793201 2.065354 -0.759807 2.248740 -3.337717 0.137395 -0.756934 0.434858 0.912473 -1.791795 1.169412 -3.851101 -1.373248 0.535774
wb_dma_ch_rf/reg_ch_adr0_r 0.801498 -1.082555 1.796047 -3.608658 -3.768648 -0.377633 -0.856055 0.114781 -0.984909 -4.107705 1.623359 1.599990 0.090365 0.704970 -0.857788 1.268682 1.924656 3.924999 -3.856472 1.522220
wb_dma_ch_pri_enc/input_valid -0.466567 1.060313 1.778934 0.703292 -0.296711 -1.108620 0.428674 0.196475 -0.444470 -0.291786 -0.355124 1.387971 -0.642202 0.848835 -0.446442 -0.609805 -1.753994 -2.374510 -0.087214 1.928086
wb_dma_ch_pri_enc/reg_pri_out1 0.579759 0.581743 -0.033866 1.087213 1.516491 -0.979164 2.170245 1.359981 0.078802 1.352107 -0.691549 3.979278 0.782266 0.714630 1.605107 -0.617221 -1.112233 -0.728628 0.531753 0.187397
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 1.478456 -0.954564 -1.778384 1.446117 -0.065573 1.153627 -0.392098 -2.988373 -1.127093 0.783295 0.052879 -1.065899 0.855155 0.743032 0.277054 1.009171 4.853071 -0.650517 -0.172336 0.114076
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -1.087642 -2.630534 -0.167978 -0.264002 -1.662088 -0.765832 0.980019 -0.258559 -0.273436 -1.211376 1.055124 0.998705 0.464822 -1.277807 0.825092 1.406553 0.864668 1.572518 0.879968 -0.277934
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 2.300608 -1.660415 0.966276 0.291423 0.206495 -0.638912 1.182310 0.271233 0.912418 -1.693659 -0.771798 -0.176306 -1.360904 1.506340 0.348896 -0.299112 -0.260235 0.499058 -1.495159 -1.147106
wb_dma_ch_arb/always_2/block_1/case_1/if_2 2.624772 1.356044 -0.060786 1.949149 0.933395 -0.333312 0.247375 -0.081168 -0.571516 1.966771 -1.830510 5.515067 -1.687892 1.064949 -2.393972 -2.428067 -0.478594 0.818001 0.093311 1.665163
wb_dma_ch_sel/input_req_i 0.872332 -4.782114 -2.179356 0.877560 2.154706 -0.713183 1.517569 2.521166 -0.323754 -0.312066 -2.086324 1.790856 0.474818 0.442753 4.674324 1.570173 2.732706 2.002553 -0.404538 -0.426698
wb_dma_rf/assign_4_dma_abort/expr_1 -1.652902 1.705290 -0.458973 -1.849139 -0.869301 -0.612507 3.763417 -0.381766 -0.134233 1.655446 -0.149092 3.381944 2.099535 -0.795131 2.981376 0.365685 -0.511063 1.480654 -0.546783 -2.182363
wb_dma_rf/always_1/case_1/stmt_8 -0.892879 2.899399 2.018720 -4.023946 -1.671717 -0.774614 -0.324882 1.055510 0.800028 -2.950183 0.626934 -0.109956 -0.663453 0.323803 -0.265557 -0.278041 0.405205 -0.779513 -1.069053 -1.231535
wb_dma_ch_rf/wire_ptr_inv 2.219961 1.361969 -2.323429 1.409601 1.676018 1.770591 -0.102627 -0.303010 1.494560 2.071458 -0.473014 1.423015 -0.581219 -0.291168 -2.711158 -2.341547 -0.467381 0.412806 0.510789 -2.486465
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond -1.110062 1.518624 1.465681 -0.062122 -1.056520 -2.154856 1.511810 0.878872 -0.339906 1.612190 0.021310 2.257968 0.835849 0.566005 3.145880 0.463010 -0.728142 -0.873127 0.604066 2.430085
wb_dma_ch_sel/assign_138_req_p0 -0.997773 1.780220 -0.280572 -0.930717 -1.754521 -1.011073 0.375254 -1.280963 -0.711001 1.024378 -0.668098 -1.091440 0.373677 -2.348707 2.349227 1.320419 2.676982 1.367672 0.486812 -3.246270
wb_dma_rf/always_1/case_1/stmt_1 -1.150212 -1.731254 0.409128 1.385189 -0.128941 -0.530949 -0.435751 -0.818540 0.215874 -2.242648 -0.492195 -0.169921 -1.083427 0.859450 0.496572 -0.136307 0.625506 -3.139878 -0.975444 0.878665
wb_dma_rf/always_1/case_1/stmt_6 0.888079 0.270744 2.806850 -3.903183 -3.843776 0.000996 0.049375 -1.983546 -1.008375 -1.269802 -0.683677 -1.346088 -3.585382 0.905802 -2.261545 -1.202365 0.687472 -1.993400 -0.082401 3.768582
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.092325 1.681770 -0.554384 -2.453439 -3.218984 0.973955 0.885001 -3.596641 -0.980907 3.203035 -0.128151 -2.623675 1.034072 -1.190754 0.859405 1.072538 -1.088183 2.862054 -1.078364 0.401804
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 0.793048 0.397834 -1.637847 0.053749 1.989305 1.145371 1.280867 0.086372 0.750538 1.317035 -0.121816 0.811793 0.865785 -0.671483 -0.067650 -0.809550 -0.420772 0.436398 0.742041 -2.932203
wb_dma_ch_sel/always_43/case_1 0.751980 5.015596 -0.798361 0.654198 2.149328 0.415183 -1.873306 1.961631 -0.804806 2.331424 -3.345679 0.122749 -0.743946 0.462770 0.890244 -1.794925 1.225115 -3.786130 -1.417184 0.619965
wb_dma_ch_sel/assign_9_pri2 1.034686 -0.540810 -1.858655 0.395345 1.806185 0.196364 1.721887 1.142515 0.589580 1.654226 -0.288209 2.500187 1.463162 -0.196731 2.029981 0.021614 0.694366 1.752990 0.634875 -1.813613
wb_dma_pri_enc_sub/always_1/case_1 0.576258 0.579177 -0.073261 1.051624 1.555105 -0.865066 2.128391 1.293837 0.135830 1.335714 -0.694599 3.808890 0.752181 0.664183 1.510623 -0.668745 -1.124322 -0.749515 0.485364 0.064466
wb_dma_rf/always_2/if_1 0.528379 -0.435145 3.744851 -0.401488 -0.781835 -4.100639 1.988647 0.028039 -0.173961 -4.333309 -2.465372 0.918873 -3.216453 0.683142 3.002746 -0.281038 1.520641 -2.464758 -0.781482 -2.122992
wb_dma/wire_dma_abort -1.511055 1.880887 -0.421492 -1.826802 -0.845403 -0.516609 3.547340 -0.436138 -0.165081 1.651249 -0.200687 3.178261 1.995304 -0.581156 2.706131 0.242649 -0.585788 1.367429 -0.766777 -1.996078
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 -1.209145 -3.487139 -3.323848 0.726041 2.331566 -0.023952 0.611192 2.370981 -1.156458 1.372854 -1.304065 2.137482 1.898036 -1.087485 4.490070 1.872380 3.016128 1.583501 1.247824 0.415550
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.739502 -0.939548 -1.012271 0.038220 1.460987 0.076245 1.056521 0.123074 -0.866033 1.200928 -1.072508 3.640160 0.222064 -0.037331 0.438429 -0.247283 1.192117 3.300965 0.346369 -0.405457
wb_dma_wb_if/input_wb_stb_i -4.399354 0.963942 0.083100 -1.431493 -3.831430 -1.781169 1.028986 -2.831059 -0.425915 3.254190 1.109205 -2.061711 0.742861 -3.317248 3.200685 2.117952 0.591308 1.824733 3.485222 -0.667566
wb_dma_rf/input_de_txsz 0.895542 2.951489 -0.961981 -2.232204 3.265516 2.495934 -0.301853 -0.111161 -0.084742 1.150883 -1.160297 -4.422007 0.963572 -0.273490 0.965291 -0.753174 0.541524 -2.723714 -0.938811 -3.389563
wb_dma_ch_pri_enc/wire_pri3_out 0.609940 0.540577 -0.072270 1.102604 1.493960 -0.914677 2.060969 1.343862 0.109960 1.266172 -0.720568 3.770840 0.762509 0.674152 1.565740 -0.589066 -1.041674 -0.717087 0.494979 0.164738
wb_dma_ch_sel/wire_gnt_p1 -0.477939 1.129332 1.872894 0.703738 -0.354439 -1.141812 0.440979 0.177427 -0.466573 -0.343956 -0.363577 1.409455 -0.652873 0.863183 -0.489310 -0.642861 -1.847483 -2.465891 -0.132158 2.034655
wb_dma_ch_sel/wire_gnt_p0 -1.312324 -0.656755 -3.984076 0.039642 -0.571943 2.919096 0.128729 -2.067149 -0.465916 3.681042 -2.705184 1.113601 0.287903 1.335362 -0.912804 -0.239583 -0.728460 7.093419 -5.125110 0.153914
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.254089 1.848411 -0.698824 -2.542583 -3.194744 1.088513 0.906692 -3.667872 -0.931296 3.531537 -0.090841 -2.836012 1.173169 -1.206515 1.014368 1.096389 -1.165298 2.859333 -1.063629 0.410090
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 0.808611 0.368381 -1.624321 0.065206 1.946835 1.100804 1.276262 0.100755 0.757174 1.271251 -0.154339 0.840086 0.863032 -0.641542 -0.048184 -0.788499 -0.437455 0.452033 0.744269 -2.822816
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -1.170150 -1.756790 0.476201 1.396128 -0.114384 -0.521975 -0.538192 -0.859155 0.209892 -2.333573 -0.507410 -0.128741 -1.229958 0.835314 0.284957 -0.231067 0.568141 -3.199174 -0.917126 0.922553
wb_dma/input_wb0_err_i -1.761146 1.708639 -0.331601 -1.909393 -1.125283 -0.707160 3.713184 -0.432053 -0.224085 1.644153 -0.060868 3.308150 2.052713 -0.733307 3.007496 0.439796 -0.574275 1.553353 -0.591135 -1.874081
wb_dma_ch_sel/always_44/case_1/stmt_4 1.083464 -1.345396 0.509637 -0.599431 -0.221928 0.182996 0.159949 -2.254550 -2.083099 -1.810019 -2.607013 3.156610 -3.055510 0.995525 -3.134583 -1.643928 0.462425 0.764297 -2.655318 0.583405
wb_dma_ch_sel/always_44/case_1/stmt_1 -1.705692 -1.824823 -0.193115 -1.628513 -4.117833 -1.496716 -0.590028 1.210638 -0.454842 -0.515045 1.556669 1.348086 1.251793 -1.551351 2.410807 3.003759 3.201338 6.380440 0.595065 1.989972
wb_dma_wb_mast/wire_wb_data_o 0.482894 -2.524938 -0.744135 -0.140215 3.584603 1.009924 -0.211477 0.941370 0.745415 2.546402 0.742488 -3.025074 1.499375 3.066139 3.466918 0.619143 -0.956165 -0.839618 0.627299 3.648379
wb_dma_de/always_6/if_1/if_1/stmt_1 1.847262 4.954618 -0.138678 -0.205537 2.667006 2.083436 -1.040957 -0.326587 0.298893 1.858579 -1.675287 -2.191204 -0.903410 0.813226 -2.119813 -2.968179 -1.276281 -4.854772 -1.068669 -1.189992
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.479899 1.051596 1.807376 0.724610 -0.246325 -1.131164 0.446575 0.236226 -0.478867 -0.287269 -0.367603 1.464834 -0.637656 0.860525 -0.451839 -0.654223 -1.835523 -2.423609 -0.092116 1.992514
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 0.772975 0.395497 -1.653405 0.066517 1.960380 1.101219 1.258750 0.109515 0.770898 1.298850 -0.108829 0.799218 0.882203 -0.668780 -0.014496 -0.759789 -0.463291 0.455010 0.764791 -2.860570
wb_dma_ch_sel/always_38/case_1/cond -4.819120 3.049571 -1.254570 1.277886 0.406504 -1.041755 -1.856112 1.760112 -2.308289 0.720184 -2.432495 0.123461 1.347028 -1.954822 2.462214 1.783702 1.683296 -1.853400 -0.681295 -0.642358
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 -0.224823 -0.920853 -3.156261 1.022778 3.757637 0.568639 -0.315307 2.669479 -0.939118 2.543136 -2.366597 1.280349 1.473651 0.119539 3.925187 0.629604 2.383458 0.194223 0.419269 0.701299
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 0.983527 2.956904 -1.044956 -2.176815 3.456822 2.588747 -0.391368 -0.065158 -0.105823 1.156271 -1.246016 -4.485819 0.976035 -0.086542 0.953549 -0.815383 0.608010 -2.798725 -1.087696 -3.299956
wb_dma_de/assign_4_use_ed 2.170854 3.254738 0.812567 -5.894103 -0.792256 0.110165 2.657178 2.208083 4.431921 1.098409 3.248420 -2.164726 3.624832 3.145687 5.950086 0.792695 -0.769165 4.456769 -3.370660 -3.024635
assert_wb_dma_wb_if/assert_a_wb_stb 1.258438 -0.992561 1.703076 0.069201 2.133631 0.272455 -1.420099 -1.018864 -2.872814 -2.331741 -2.465043 -0.706171 -0.857351 1.754279 -2.457727 -0.495650 0.444219 -0.569298 -4.201950 1.589527
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 0.775845 4.784740 -0.111739 -2.483236 0.898299 1.447806 0.340318 -0.407635 0.397136 0.425915 -0.729548 -2.612828 0.548709 -1.295096 -0.132740 -1.140241 0.159197 -1.467319 -1.231410 -5.132897
wb_dma_ch_sel/assign_132_req_p0 0.279531 2.333064 -0.593014 -0.930341 -1.961462 0.999103 -0.806911 -2.676266 -1.100103 3.055368 -1.370394 -0.583726 -1.152163 -1.554546 -1.830582 -0.749931 0.662563 3.302934 -0.299276 -0.248229
wb_dma_ch_rf/always_25/if_1 -3.017804 1.009511 -0.040668 1.601305 1.570805 -0.589177 -2.175237 1.468993 -1.275328 -2.161777 -1.804344 0.960029 -0.139318 0.265456 -1.895917 0.899361 -0.850546 1.071648 -2.005324 -1.250856
wb_dma_de/wire_rd_ack 0.634361 3.058851 0.538286 -1.272059 2.715549 0.590731 0.433396 0.894095 -0.765560 1.294744 -1.695295 -1.593022 0.880146 1.153740 2.387232 -0.571861 -0.061851 -3.679784 -1.290909 -0.201777
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.344463 1.530880 -0.566907 -3.098713 -2.314487 0.417981 1.785363 -1.736869 -0.175692 0.661465 0.581275 -0.505063 1.582129 -1.528028 1.568779 0.954894 0.480784 2.249141 -1.043106 -2.606589
wb_dma/wire_slv0_adr -1.418840 2.344394 4.886301 -2.685241 -5.390445 -3.462971 -3.178289 2.258814 -2.030249 -1.464217 -2.285384 -1.994179 -3.202560 1.048270 2.222521 1.104673 0.842774 -0.302441 -2.892019 7.353522
wb_dma_wb_slv/input_wb_stb_i -4.336856 0.955648 0.063952 -1.403454 -3.819913 -1.747753 0.984050 -2.781839 -0.399922 3.271954 1.138581 -2.025027 0.763834 -3.283345 3.154095 2.076988 0.578022 1.897370 3.514108 -0.617058
wb_dma_ch_sel/assign_96_valid/expr_1 -1.268333 2.869307 -0.204572 -0.067560 -3.508102 -0.148479 -1.903925 0.904871 -0.438173 -1.468755 1.447961 -1.954244 3.328839 -0.036792 1.570283 3.396567 3.863803 1.811432 -3.406816 -0.409974
wb_dma_ch_sel/always_4/stmt_1 -4.726603 2.943633 -1.260264 1.361810 0.521583 -1.039609 -1.816339 1.793435 -2.338340 0.605966 -2.489562 0.311098 1.278706 -1.890424 2.395716 1.770157 1.700036 -1.872926 -0.796120 -0.651184
wb_dma_rf/wire_pointer2_s 1.750223 -0.706936 0.602351 0.741596 0.849994 -0.070004 -1.530033 -0.426779 -1.377722 -1.270412 -1.135354 -0.768442 -1.674007 1.456931 -1.234414 -0.358618 1.199600 0.754714 -1.039029 1.423358
wb_dma_de/reg_chunk_dec 0.494329 4.960091 1.421725 -1.432997 0.476974 -0.591470 1.222235 0.789474 -0.201378 0.583746 -1.294755 0.374498 0.462082 -0.028212 1.557899 -0.981275 -0.523274 -2.652678 -1.383600 -2.179289
wb_dma_de/reg_chunk_cnt_is_0_r 1.051526 3.910129 -0.301263 -2.174876 0.691709 0.479851 0.757395 0.641203 0.271464 0.829086 -0.882762 -1.050782 1.098364 -0.901256 2.072414 -0.311831 1.337644 -0.135666 -1.293641 -4.139523
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.489099 1.065175 1.707199 0.727792 -0.221480 -1.126003 0.556910 0.205908 -0.452622 -0.197828 -0.322762 1.456134 -0.534718 0.830705 -0.373398 -0.628117 -1.835997 -2.378273 -0.021722 1.857075
wb_dma/wire_wb0_cyc_o -0.430151 1.010862 1.768065 0.737632 -0.238698 -1.142567 0.456751 0.208312 -0.461492 -0.310963 -0.365941 1.423999 -0.661618 0.822848 -0.450725 -0.635011 -1.800055 -2.405424 -0.053290 1.922877
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 1.726470 -0.934741 -0.972859 0.098700 1.457561 0.036816 1.000716 0.095205 -0.944262 1.208485 -1.147334 3.600536 0.113090 0.009220 0.356659 -0.258790 1.214244 3.211398 0.393696 -0.302125
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 1.949886 -0.585688 -1.486624 -0.181342 -3.388446 1.899250 -0.016431 -0.949746 -0.329697 0.682484 -0.093458 0.677979 0.665442 2.115538 -0.801168 0.088685 1.335323 0.348431 -5.318581 3.245031
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 2.031532 -0.873332 -0.191375 -1.191014 -0.617773 1.644776 1.493202 -1.223304 -0.663139 1.272797 -2.444285 1.105358 -1.379518 1.942854 -0.991023 -1.531056 -1.665084 2.764847 -4.335382 1.770142
wb_dma_ch_rf/always_23/if_1/block_1/if_1 0.431323 1.622740 -0.795787 2.715093 -1.072356 -0.055537 -2.340735 -2.030798 0.153475 2.586654 -1.068837 -0.207185 -2.403700 0.041466 -2.775162 -1.311653 0.538655 0.215655 0.701822 1.178488
wb_dma_ch_rf/reg_ch_adr1_r 0.409318 1.635651 -0.865066 2.775867 -1.030657 0.003276 -2.368797 -2.012726 0.213056 2.669909 -1.068595 -0.213244 -2.378253 -0.034131 -2.867753 -1.361947 0.464469 0.216910 0.800808 1.144562
wb_dma/input_wb0_cyc_i -2.132787 -1.435658 0.573529 -3.176419 -0.446791 2.188221 0.246930 -4.471404 -1.459599 4.124462 -1.620964 -7.103231 -1.679509 2.357961 2.268662 1.072659 -1.347288 -0.916214 0.239232 4.789873
wb_dma_ch_sel/always_8/stmt_1 3.284243 -2.017636 -0.694930 0.608903 1.799154 -0.527052 2.715016 1.314600 1.335084 -0.114696 -1.114535 2.165590 -0.021584 1.379999 2.347697 -0.246031 0.429001 2.134257 -1.014482 -2.710323
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 3.371425 -3.770656 -1.545414 0.756237 4.047270 0.707912 1.888859 1.442731 0.743243 0.473133 -1.598886 0.162132 0.355525 2.642703 3.122572 0.081008 0.906964 0.978296 -1.080201 -0.744496
wb_dma_wb_slv 1.598899 -0.841964 1.736031 0.210908 0.050382 -0.274773 -1.764501 -2.132782 -2.885237 -1.768034 -3.192319 -0.905376 -2.705769 3.813160 -1.701339 -0.639204 1.762330 -0.476758 -4.838254 4.072295
wb_dma_de/inst_u0 -0.424021 0.827823 -0.123682 -0.227827 -1.256834 1.438475 -2.786187 1.411551 -1.140876 -3.590136 1.233983 1.032067 1.918391 0.577307 -3.206517 1.145901 -0.146721 2.925458 -5.429624 0.280968
wb_dma_de/inst_u1 -2.027787 2.252932 -2.329087 1.023912 0.031333 2.545501 -1.461193 0.764210 0.975425 1.496930 0.111268 0.214628 1.122775 -0.057014 -3.419155 -1.070665 -3.061589 0.966046 -2.088153 0.058426
wb_dma_pri_enc_sub/input_pri_in 0.542124 0.568013 0.027931 1.052002 1.398544 -0.960531 2.082568 1.285182 0.059638 1.241981 -0.688743 3.813305 0.691122 0.708630 1.460935 -0.655130 -1.134278 -0.811643 0.454204 0.235876
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond -0.236241 2.005658 -0.422809 -2.042457 2.560571 1.150152 0.018944 0.313989 0.320899 2.284072 0.057711 -5.280108 1.221195 -1.737146 2.743813 0.104659 0.109995 -3.282057 2.630125 -2.450265
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 1.711072 -0.885107 -1.022520 0.026265 1.411596 0.058282 0.993818 0.098761 -0.980663 1.226037 -1.172562 3.643955 0.213509 -0.001244 0.455848 -0.216441 1.234508 3.315480 0.227642 -0.368722
wb_dma_ch_sel/assign_146_req_p0/expr_1 -1.028684 1.700800 -0.323679 -0.915039 -1.715750 -1.026284 0.466776 -1.263574 -0.670446 1.057584 -0.559225 -0.968107 0.431269 -2.410001 2.351211 1.353340 2.654884 1.446385 0.577406 -3.345406
wb_dma_ch_sel/assign_101_valid/expr_1 -0.641404 3.038024 -2.269488 -0.727496 -3.551165 1.581423 -3.795844 -1.154125 -1.437806 -0.464762 0.561463 0.101131 1.586326 -0.715643 -1.870659 1.434019 5.630888 3.132935 -3.761401 -0.097186
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 0.759844 0.380640 -1.585387 0.064085 1.880655 1.109575 1.204885 0.075315 0.713029 1.258734 -0.133704 0.815402 0.856469 -0.636521 -0.068892 -0.773659 -0.424102 0.442947 0.734452 -2.794821
wb_dma_de/reg_de_adr1_we -1.139923 0.563603 0.056917 1.347084 -0.967518 -0.721117 -1.135826 -1.753495 -0.705473 1.630489 -0.718119 -0.886918 -1.042254 -0.328250 -0.239177 0.318302 0.577353 0.309893 0.913022 0.984232
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 -3.835817 1.260445 -1.916114 1.335092 0.696073 -1.045418 1.014904 1.061538 -1.006605 1.431233 -2.995399 2.007559 1.220137 -0.116952 3.399931 1.347617 0.283339 0.980122 -2.144964 -1.691984
wb_dma_ch_sel/always_46/case_1 1.668282 -0.232660 0.554728 -0.809811 -0.203796 0.196726 0.554517 0.383776 1.279422 -0.382321 3.064612 -1.701122 2.262372 0.626953 1.656354 0.711156 -0.295667 -0.700517 -0.406513 -0.382041
wb_dma_ch_rf/assign_11_ch_csr_we 2.583764 0.952444 -0.401622 -2.453291 -3.443156 1.998510 -1.014163 0.019621 -0.986118 0.247173 0.003906 -1.448809 0.567385 2.107332 -0.544812 0.515911 2.654943 1.027641 -4.848096 3.505968
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 2.102303 -0.915160 -0.709855 0.511404 4.023702 1.515018 -1.173930 1.279585 -0.174123 -0.511593 -0.808330 -3.044336 -0.019871 0.047719 0.139825 -0.374211 0.884087 -3.393876 0.755059 -1.112345
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.741516 -0.979533 -0.965638 0.069432 1.385534 0.050932 0.953670 0.087206 -0.968085 1.146225 -1.151823 3.585208 0.147917 -0.012682 0.362780 -0.248980 1.287023 3.298938 0.303466 -0.324228
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -4.126936 1.850169 -0.629800 -2.612309 -3.214030 1.068006 0.901292 -3.666613 -0.939155 3.365997 -0.065343 -2.764670 1.106353 -1.110706 0.926497 1.072017 -1.173442 2.833564 -1.197427 0.458073
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.302229 1.329901 -0.513561 -3.060236 -2.382348 0.366278 1.760553 -1.735836 -0.182795 0.495203 0.634921 -0.481772 1.548922 -1.520014 1.595002 1.014311 0.534442 2.294953 -1.029214 -2.487590
wb_dma/wire_de_adr0_we -1.089334 -2.553872 -0.163732 -0.260232 -1.647158 -0.777306 0.967452 -0.296321 -0.267818 -1.201471 0.998998 0.951355 0.479729 -1.289152 0.809449 1.350297 0.805300 1.525203 0.836903 -0.235932
wb_dma_wb_slv/wire_rf_sel -1.614592 -0.775671 2.055278 -0.271711 -3.014141 -2.099551 0.805683 -4.867960 -2.253859 0.816467 -3.344571 -2.147875 -4.841199 -1.494466 0.746135 0.598846 1.340227 -1.323212 2.423466 -0.154486
assert_wb_dma_wb_if 1.287846 -0.960280 1.649546 -0.111665 2.088124 0.516466 -1.392564 -1.169574 -2.665526 -1.994289 -2.348716 -1.179001 -0.789522 2.036377 -2.302734 -0.484328 0.372326 -0.586255 -4.284087 1.856185
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 0.788391 0.414563 -1.686670 0.039714 2.026429 1.133968 1.349328 0.119152 0.770596 1.369325 -0.122613 0.907235 0.902224 -0.662535 -0.032695 -0.784348 -0.446124 0.461415 0.805221 -2.980501
wb_dma_ch_sel/assign_120_valid -0.052749 1.363333 -0.500778 -2.451603 -0.772596 -0.252599 1.756604 0.379997 0.002450 -0.257421 0.067736 -0.097424 1.617640 -2.196843 2.904872 1.054139 2.104608 1.316134 -0.341224 -4.461920
wb_dma/wire_wb1s_data_o 0.599829 -2.477548 -0.770393 -0.146402 3.572117 1.022966 -0.314392 0.928337 0.670112 2.416559 0.609955 -3.008919 1.386308 3.088936 3.302782 0.560046 -0.818307 -0.893927 0.425571 3.648321
wb_dma_de/wire_adr0_cnt_next1 -0.140557 0.807776 0.061213 -0.261825 -1.184054 1.359976 -2.714615 1.396688 -1.181432 -3.502018 1.132507 1.039532 1.823125 0.646882 -3.060514 1.107511 -0.151946 2.809355 -5.331019 0.384168
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 0.782617 0.450714 -1.643149 0.012578 1.914617 1.130318 1.266995 0.054008 0.744607 1.297033 -0.105930 0.760928 0.883966 -0.673452 -0.068856 -0.775760 -0.450337 0.412232 0.770088 -2.890263
wb_dma/wire_pt0_sel_o -0.691081 -2.303277 -1.080375 -1.158040 3.234354 2.394969 0.231875 0.393790 0.629765 3.850371 0.828780 -4.276536 2.191665 3.084471 2.973363 0.437495 -3.096749 -0.248357 -0.094961 4.954779
wb_dma/wire_pt0_sel_i 0.946117 0.400988 2.680990 0.360690 1.742923 -0.256850 -1.174245 -1.155828 -3.446050 -2.219923 -3.046885 0.086334 -1.063592 2.577006 -2.488940 -0.802713 -0.192938 -1.874971 -5.212348 2.777970
wb_dma_ch_rf/always_11 -0.986112 5.413924 -0.155705 -2.106089 0.847357 1.049544 2.560627 -1.200294 0.343944 2.754634 -0.906125 0.752533 1.272359 -0.096930 0.336999 -1.761895 -2.540823 -1.207628 -1.220832 -3.129538
wb_dma_ch_rf/always_10 -1.689278 1.726157 -0.412895 -1.772216 -0.845230 -0.685809 3.814646 -0.339996 -0.141184 1.671091 -0.082605 3.422241 2.123355 -0.755637 3.002526 0.349000 -0.647430 1.341672 -0.428005 -2.048886
wb_dma_ch_rf/always_17 0.717123 5.082460 -0.592265 0.456203 2.137650 0.386671 -1.829398 1.936824 -0.775067 2.192525 -3.291086 -0.164285 -0.805358 0.471238 0.925849 -1.796400 1.080825 -3.985424 -1.385866 0.577043
wb_dma_ch_rf/always_19 1.242345 0.600888 1.878492 0.181501 -0.255074 -0.819363 -1.671302 0.999249 -0.326589 -2.526797 -0.147296 -2.140483 -1.328763 -0.573332 -0.726590 0.050232 0.911818 -2.847362 0.126755 -0.330439
wb_dma_ch_rf/input_de_csr_we 2.558288 -0.895437 -1.628990 -2.018319 4.427826 1.496741 3.007915 0.642783 2.030681 3.658487 -0.837726 -2.203459 1.968586 3.972542 5.737272 -0.189177 -0.887761 1.867560 -1.987860 -1.159275
wb_dma_ch_sel/assign_147_req_p0 -0.966582 2.029872 -0.385670 -0.997244 -1.563530 -0.828699 0.440091 -1.318163 -0.650336 1.225162 -0.720179 -1.115375 0.445395 -2.361938 2.300309 1.196525 2.564668 1.324031 0.413399 -3.410008
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.286085 1.807823 -0.641013 -2.585422 -3.258531 1.046342 0.869812 -3.737339 -0.944683 3.428973 -0.066248 -2.875408 1.122835 -1.142141 0.945580 1.134295 -1.146217 2.904456 -1.115667 0.454306
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 -1.420559 1.534016 0.209961 -1.403453 -0.727758 -0.222331 0.730444 -0.475801 0.302403 1.354307 0.346016 -1.182669 0.448555 -1.121959 1.248341 0.167162 -0.723310 0.010410 1.094285 -0.925694
wb_dma_wb_if/wire_slv_dout -1.025937 -0.269130 1.626957 -1.512971 -4.460756 -2.903068 -3.527971 -1.427073 -1.102864 1.428581 0.556983 -3.196083 -1.140859 1.592296 4.978834 2.304868 6.683961 2.388589 1.152766 7.686785
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -2.550979 -0.362325 0.243304 0.447007 0.869981 -1.171040 -0.175073 0.987231 -1.425507 -1.856032 -2.470783 0.269607 -0.423303 -0.166631 3.701346 0.447527 2.082280 -5.300761 -1.183296 0.914130
wb_dma/wire_pointer 4.576842 -0.946100 -1.488883 1.962521 1.587870 0.142166 1.400254 0.989487 2.092364 0.775961 -1.440216 2.673619 -1.336159 1.657323 -0.205856 -1.785061 0.427587 1.921951 -1.084487 -2.412014
wb_dma_de/assign_75_mast1_dout/expr_1 0.565848 -2.363252 -0.724389 -0.120675 3.488974 1.013344 -0.320622 0.914507 0.671780 2.367426 0.618242 -3.019813 1.375156 2.964206 3.265974 0.588764 -0.758079 -0.881542 0.452259 3.517046
wb_dma/wire_ch3_csr 0.362037 -0.171053 1.464957 1.272806 0.275376 0.416223 -2.783318 0.351781 -1.875620 -2.326070 -0.479145 -4.710234 1.512022 2.126126 1.242970 3.307632 2.605040 0.633923 -3.629292 2.137836
wb_dma_ch_rf/assign_27_ptr_inv 2.268918 1.427819 -2.405849 1.377496 1.719993 1.767979 -0.069198 -0.245539 1.537761 2.148458 -0.507703 1.420267 -0.510272 -0.303897 -2.551369 -2.348568 -0.422129 0.326786 0.566912 -2.582047
wb_dma_de/reg_adr1_inc -1.098564 0.579378 0.071306 1.339371 -1.012245 -0.714300 -1.098977 -1.703635 -0.633358 1.610800 -0.673138 -0.838066 -1.001131 -0.376644 -0.299550 0.329707 0.507779 0.304066 0.959719 0.942981
wb_dma_ch_sel/input_ch6_csr 1.747720 0.019461 1.016825 1.010950 -0.090238 0.820313 -2.677119 -1.107485 -2.009945 -2.185465 -1.233599 -2.165373 -0.206138 2.320761 -1.103323 1.336335 2.670915 1.032774 -4.605389 1.755647
wb_dma_de/input_mast0_err -1.610003 1.835707 -0.449785 -1.897438 -0.888760 -0.566924 3.657615 -0.416759 -0.161431 1.654639 -0.142345 3.242033 2.072599 -0.676183 2.853248 0.339044 -0.558924 1.469718 -0.742133 -2.122873
wb_dma_de/assign_68_de_txsz/expr_1 -0.479382 4.183404 -1.449707 -1.811122 2.935410 1.705751 -1.551324 1.189378 -1.022096 1.378832 -2.753242 -3.682850 0.621308 -1.185942 1.992188 -0.455625 1.971882 -2.923197 -1.142525 -2.813206
wb_dma/wire_ch2_csr 0.456988 -0.268743 1.455350 1.313285 0.158594 0.344340 -2.752265 0.520247 -1.695984 -2.424573 -0.083041 -4.387983 1.661180 1.996471 1.102735 3.269194 2.472809 0.870652 -3.437493 2.090628
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 0.595128 0.476453 -0.023993 1.148937 1.495777 -0.982599 2.145703 1.363529 0.108664 1.355495 -0.724941 3.978820 0.787165 0.719148 1.628290 -0.598840 -1.112002 -0.708872 0.538292 0.228365
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 0.759725 0.414485 -1.657144 0.046744 1.928001 1.129729 1.253933 0.086635 0.741174 1.325225 -0.131701 0.832587 0.849060 -0.631862 -0.026699 -0.781294 -0.468841 0.458267 0.737588 -2.867612
wb_dma_rf/input_ndnr 1.316381 2.477868 -3.699020 -0.776580 2.973937 2.983214 0.339960 -0.474758 0.763766 4.719738 -1.457074 -0.210476 1.368711 1.120702 1.042542 -1.567568 0.756938 1.212501 -1.368393 -1.490732
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 0.760326 0.383324 -1.584182 0.076913 1.899502 1.060590 1.249685 0.110692 0.741610 1.297479 -0.148766 0.829117 0.853742 -0.621200 -0.010289 -0.730885 -0.430850 0.460660 0.731683 -2.814011
wb_dma_de/always_19/stmt_1 -4.127672 -1.943698 -1.834767 -0.699569 -1.212032 1.293191 1.240717 -0.372199 -0.768362 -2.059657 -0.516601 2.297976 0.811484 -0.752637 -1.704765 0.345751 -2.189452 1.065946 -3.452202 -1.136309
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 0.536678 1.051251 1.559820 -0.540247 -0.997863 -1.814268 -0.670755 1.636546 -0.245249 -0.603019 0.177568 -1.350088 0.145722 -0.770312 2.806995 1.139683 1.917149 -1.297453 0.725201 0.236353
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 0.397491 4.028137 1.487557 -0.801654 -2.330992 -2.447964 -1.167697 4.308977 3.122276 1.671844 3.861206 -0.060880 3.069781 1.566380 4.742949 1.275450 -0.293790 0.770266 -0.420522 2.270732
wb_dma_ch_sel/assign_139_req_p0/expr_1 -1.053939 1.861631 -0.373366 -0.968282 -1.652661 -0.957464 0.498785 -1.260219 -0.658474 1.191854 -0.646706 -1.021181 0.479891 -2.426574 2.437628 1.291949 2.555240 1.385395 0.553704 -3.395322
wb_dma_de/assign_78_mast0_go/expr_1 -0.420109 0.979335 1.813415 0.764687 -0.190738 -1.159246 0.481820 0.226867 -0.444168 -0.316143 -0.391184 1.492692 -0.707623 0.882775 -0.490312 -0.693245 -1.822046 -2.475899 -0.058109 2.030058
wb_dma/assign_6_pt1_sel_i -0.740559 -2.167093 -1.020961 -1.234076 3.123511 2.365475 0.186002 0.447886 0.666069 3.870297 0.899221 -4.316921 2.212106 3.068748 2.944391 0.476107 -3.142261 -0.228286 -0.169497 4.992507
wb_dma/wire_mast1_adr -4.180573 -1.987203 -1.842614 -0.748072 -1.172933 1.410467 1.261625 -0.445991 -0.746180 -1.873914 -0.464165 2.147671 0.849130 -0.757864 -1.785622 0.316060 -2.385384 1.159173 -3.382201 -0.953332
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.440472 1.053752 1.834047 0.735360 -0.237180 -1.193993 0.478405 0.242301 -0.461373 -0.315284 -0.387032 1.457929 -0.677052 0.900907 -0.484583 -0.659936 -1.853325 -2.518780 -0.102563 2.055567
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond -1.750642 1.946378 -0.403262 -1.932930 -0.971579 -0.605602 3.666413 -0.462769 -0.177819 1.710400 -0.125892 3.140687 2.106065 -0.788060 2.965302 0.378646 -0.600641 1.394698 -0.588379 -2.069353
wb_dma_rf/input_dma_busy 3.311360 1.752907 2.684329 -1.440525 -3.505551 -1.406227 -0.172732 0.721817 -2.000473 -2.090732 -3.422447 -0.437035 -3.982440 -1.439841 -1.030948 -1.387077 1.786834 -2.978790 -2.131933 0.403724
wb_dma_de/reg_adr1_cnt -3.019492 2.843418 -2.128308 2.345248 -0.867294 1.628139 -2.603194 -0.691211 0.293515 2.773713 -0.642188 -0.616172 0.125830 -0.352293 -3.512828 -0.663611 -2.334269 1.057892 -1.250795 0.912031
wb_dma_ch_sel/always_42/case_1/stmt_4 3.304055 -3.683218 -1.559737 0.755271 3.999810 0.697656 1.994373 1.414954 0.767260 0.529349 -1.635612 0.254302 0.361246 2.616389 3.159256 0.063324 0.788545 1.004365 -1.152973 -0.866889
wb_dma_ch_sel/always_42/case_1/stmt_2 0.698381 -1.329466 -0.887544 1.341843 3.849321 0.225490 1.292159 1.527174 -0.592168 1.954485 -1.257963 1.920190 1.116698 2.031946 2.489571 -0.246541 -0.560421 -1.989913 0.433028 2.393853
wb_dma_ch_sel/always_42/case_1/stmt_3 1.212074 -2.335629 -2.667982 0.629160 4.088061 1.359088 0.864637 1.328465 -0.106935 2.253532 -0.899826 0.630789 1.743151 1.188312 2.955843 0.378853 1.210363 0.537581 0.433313 0.332643
wb_dma_ch_sel/always_42/case_1/stmt_1 1.211143 -0.744942 2.901709 -3.498440 0.629045 1.007082 -0.807469 0.513505 -0.514037 -2.326861 0.601331 -5.419696 0.523018 1.113922 1.529604 1.564924 -0.512521 1.249744 -2.111340 1.058905
wb_dma_ch_rf/always_4/if_1/block_1/if_1 1.751168 -0.755106 0.511734 0.746169 0.941359 -0.073853 -1.430807 -0.355246 -1.322577 -1.166134 -1.093237 -0.633766 -1.630609 1.404081 -1.227252 -0.411721 1.195222 0.784168 -0.824318 1.365109
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 -4.235257 1.730192 0.623975 -1.880431 -5.113562 -0.551993 -0.913256 -1.600171 -0.360703 3.861423 1.727053 -5.690156 1.553457 -3.401346 2.945755 2.889107 -0.472060 3.102959 2.121126 1.911001
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.490946 1.093798 1.834140 0.792232 -0.195795 -1.167007 0.567354 0.257860 -0.464382 -0.293715 -0.415065 1.579498 -0.680909 0.833945 -0.479509 -0.728608 -1.941213 -2.555201 0.014200 1.978451
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 -0.649466 3.811159 1.375940 -1.932510 -2.619984 -1.199828 -0.631066 3.814493 3.052749 2.806475 4.145267 -1.491582 3.824951 1.798512 4.630033 1.256163 -2.268087 1.184185 -0.939285 3.787125
wb_dma_ch_sel/always_3/stmt_1/expr_1 1.430797 2.582774 -3.733350 -0.783997 2.846174 3.053238 0.272431 -0.558449 0.825926 4.666508 -1.487542 -0.121503 1.255593 1.155884 0.818652 -1.647056 0.803486 1.262901 -1.489178 -1.539955
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.736189 -0.944537 -0.980400 0.068746 1.451689 0.052209 1.029959 0.090690 -0.956138 1.225377 -1.177546 3.598808 0.112312 -0.027362 0.449377 -0.235097 1.298633 3.227197 0.354567 -0.388950
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond -2.183457 3.882797 -0.514858 -3.756671 -0.866419 2.477545 1.203901 -1.795016 -0.010420 3.017213 -0.279296 -2.850926 1.737182 0.297925 0.519938 -0.489054 -2.543774 1.219939 -2.781311 -0.381667
wb_dma/wire_txsz 0.788261 4.834472 -0.708819 0.571231 2.324852 0.385408 -1.743442 1.991295 -0.687981 2.329175 -3.194168 -0.128928 -0.735300 0.389174 0.966693 -1.789735 1.021436 -3.996511 -1.059898 0.489146
wb_dma_de/always_14/stmt_1 -1.679591 1.810801 -0.397783 -1.841008 -0.911826 -0.646888 3.742472 -0.403213 -0.152971 1.696877 -0.160820 3.285921 2.100739 -0.729629 2.935423 0.326125 -0.630490 1.372633 -0.578932 -2.045648
wb_dma_wb_slv/reg_rf_ack -4.443286 0.866619 0.053809 -1.330966 -3.809368 -1.818499 1.036612 -2.852418 -0.427020 3.398762 1.099055 -1.969754 0.727997 -3.372156 3.211055 2.083260 0.575010 1.921229 3.683140 -0.639565
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 -4.806491 3.092541 -1.293037 1.287087 0.529562 -1.094931 -1.659244 1.879258 -2.276529 0.797524 -2.507213 0.386812 1.498493 -1.927468 2.762632 1.833980 1.683690 -1.760169 -0.763705 -0.719148
wb_dma/wire_de_csr_we 2.536093 -0.870472 -1.581889 -2.025522 4.369390 1.433259 2.994323 0.719950 2.003509 3.642730 -0.828247 -2.210145 2.093357 4.012072 5.914762 -0.035169 -0.731851 1.889337 -2.130353 -1.070399
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.208448 1.869633 -0.691661 -2.571383 -3.167485 1.065414 0.962732 -3.695167 -0.923068 3.523548 -0.066100 -2.810181 1.180514 -1.233764 1.005884 1.100852 -1.137731 2.880834 -0.983485 0.372687
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -1.792334 -0.804246 2.027943 -0.333140 -3.106045 -2.076756 1.014531 -5.059820 -2.162832 0.982161 -3.182433 -2.111495 -4.758039 -1.624870 0.706844 0.613655 1.159358 -1.311786 2.644289 -0.207473
wb_dma/wire_ch1_txsz 0.022498 -1.692470 0.588854 1.360736 2.064378 -0.815218 0.119617 1.508003 -1.247209 0.777959 -1.087391 1.230977 0.309942 2.698703 2.517257 0.457865 -0.200576 -2.361340 -0.303589 5.060853
wb_dma_rf/inst_u9 -1.691600 1.890123 -0.473700 -1.850504 -0.773711 -0.591978 3.796829 -0.392248 -0.066578 1.836591 -0.057137 3.347924 2.183483 -0.822960 2.954243 0.310990 -0.692543 1.378227 -0.404835 -2.190514
wb_dma_rf/inst_u8 -1.708324 1.974775 -0.491051 -1.950977 -0.830258 -0.607612 3.848872 -0.348773 -0.103227 1.940638 -0.148708 3.324645 2.271742 -0.738382 3.188118 0.369171 -0.608041 1.437764 -0.500546 -2.158567
wb_dma_rf/inst_u7 1.613554 0.201386 1.165490 0.714673 -0.157018 0.840398 -2.656978 -1.079212 -1.840572 -2.154505 -1.030509 -2.435410 -0.187834 2.443002 -1.014999 1.301998 2.361555 0.769835 -4.686693 1.892988
wb_dma_rf/inst_u6 1.738135 -0.111077 1.125143 0.768331 -0.170842 0.902960 -2.831111 -0.977210 -1.873748 -2.415668 -0.917640 -2.663492 0.017358 2.445961 -0.857123 1.592952 2.747037 0.965421 -4.806503 1.872742
wb_dma_rf/inst_u5 1.606097 -0.243539 0.944201 0.813077 -0.015483 0.899178 -2.500280 -1.051295 -1.775519 -2.241426 -0.844987 -2.374216 0.072720 2.342514 -0.834542 1.489489 2.512658 0.910535 -4.467746 1.618607
wb_dma_rf/inst_u4 1.756231 -0.154840 1.141858 0.827206 -0.010468 0.860699 -2.745882 -0.872542 -1.739831 -2.405108 -0.900247 -2.578257 -0.029755 2.679350 -0.792030 1.491313 2.521561 0.716885 -4.787012 1.931424
wb_dma_rf/inst_u3 1.568178 0.007702 1.054246 0.667580 -0.119791 0.844312 -2.615365 -0.947980 -1.763921 -2.204559 -0.962371 -2.389329 -0.044456 2.319397 -0.878046 1.398316 2.461937 1.057966 -4.460639 1.692348
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.357911 1.455135 -0.655844 -3.131412 -2.268520 0.395409 1.890830 -1.668562 -0.217474 0.754740 0.545228 -0.461065 1.688327 -1.593590 1.839198 1.063386 0.556821 2.297288 -1.018744 -2.660456
wb_dma_rf/inst_u1 1.658086 0.088628 0.870668 0.755974 -0.061912 0.896265 -2.486043 -1.032889 -1.654358 -1.878539 -0.826788 -2.072178 0.081934 2.350600 -0.911151 1.346803 2.386352 1.348748 -4.436720 1.635604
wb_dma_rf/inst_u0 1.890050 0.128546 2.226706 -0.230332 -1.914834 -0.120592 -2.488147 -0.971821 -2.392681 -2.682562 -3.012783 -1.984100 -2.779057 2.185957 -1.246154 0.237679 2.967864 -0.487235 -4.780858 3.328059
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 -1.307733 4.610283 -0.066255 -2.773659 -0.370539 1.427122 -1.349280 0.934806 2.058151 1.865578 1.474075 -2.271142 1.806269 3.105275 0.758573 -0.772578 -2.778447 -0.841953 -4.283834 1.461979
wb_dma_inc30r/assign_2_out -2.443013 3.958959 -1.074059 -0.405914 -0.277040 2.704384 -2.246864 1.621480 1.231746 -0.848207 0.608902 -0.757226 1.102782 0.246966 -4.572083 -1.115162 -3.628273 -0.667919 -3.225628 -0.592153
wb_dma/wire_mast1_din 0.573481 -2.392175 -0.772586 -0.147081 3.542694 1.012137 -0.188489 0.905240 0.704394 2.427299 0.698652 -2.859600 1.437657 3.002601 3.286777 0.574501 -0.942240 -0.841860 0.520162 3.512233
wb_dma_ch_sel/assign_2_pri0 -0.504842 4.468385 -1.989972 -2.822406 1.158296 2.207545 2.154508 -1.432599 0.834429 3.133699 -0.513009 -0.698588 1.957013 -1.002078 0.776088 -1.174124 -0.829193 1.220873 -1.068453 -5.215307
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.227453 1.737786 -0.603765 -2.622162 -3.228308 1.032325 0.980483 -3.593409 -0.904473 3.395490 0.005726 -2.814181 1.198080 -1.289783 1.060270 1.158175 -1.161835 2.908967 -0.952043 0.386086
wb_dma_rf/input_de_adr0_we -1.052615 -2.488942 -0.170130 -0.249054 -1.568647 -0.763623 1.000173 -0.250102 -0.239047 -1.157761 0.984912 0.989335 0.473725 -1.277064 0.866394 1.385805 0.835997 1.482792 0.871202 -0.329597
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.698265 -0.862380 -1.006498 0.072856 1.506295 0.125169 1.091131 0.082452 -0.911324 1.324540 -1.112169 3.636391 0.218928 -0.092951 0.359100 -0.318839 1.116000 3.202626 0.413599 -0.503880
wb_dma_wb_mast/always_1/if_1/stmt_1 0.978846 -2.666429 2.034907 0.453998 0.663437 -0.943401 -2.198764 -1.397073 -0.717633 -2.674187 -2.103836 -2.837070 -3.010372 3.829106 0.675572 1.151436 1.609314 0.989281 -4.102405 1.793270
wb_dma_ch_sel/always_48/case_1/cond 0.513174 0.688071 -0.012760 1.145373 1.538830 -0.969753 2.235436 1.340883 0.103126 1.412016 -0.712896 4.035495 0.771525 0.646452 1.562134 -0.695666 -1.269238 -0.842719 0.580964 0.151158
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.167489 1.731083 -0.592254 -2.527304 -3.222139 1.049634 0.858750 -3.662716 -0.955483 3.282483 -0.061565 -2.757928 1.101709 -1.201812 0.884293 1.088573 -1.147016 2.844201 -1.082054 0.412077
wb_dma_rf/input_wb_rf_we 3.166618 1.587270 1.630600 -0.952566 -0.572856 -1.036729 -3.319634 1.013075 -2.663925 -1.032377 -2.325183 -1.429834 -2.396339 3.001459 -1.274415 -0.025697 3.119319 3.117227 -3.281922 3.618368
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.564026 0.519145 0.040357 1.107702 1.479355 -0.999651 2.079912 1.330279 0.073548 1.276744 -0.685651 3.896737 0.720257 0.716819 1.552961 -0.603634 -1.106668 -0.774058 0.494753 0.310984
wb_dma/assign_7_pt0_sel_i 0.848928 0.440262 2.581328 0.396990 1.543528 -0.308485 -1.093217 -1.181033 -3.375476 -2.127422 -2.996775 0.174511 -1.125132 2.471114 -2.346508 -0.745441 -0.156037 -1.767261 -4.954262 2.728706
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 2.317248 1.511266 -2.405165 1.427624 1.685272 1.820538 -0.103759 -0.271372 1.538276 2.177075 -0.517370 1.374680 -0.620246 -0.320961 -2.679506 -2.439172 -0.383306 0.301663 0.513709 -2.603332
wb_dma_wb_mast/wire_mast_pt_out 0.947106 -1.100004 0.614227 1.296402 0.569246 0.165844 -0.129486 -2.252272 -1.531069 -0.389762 -3.591378 -0.863520 -3.348743 1.699670 -0.052234 -0.105235 0.913790 -1.601607 -1.458841 0.538711
assert_wb_dma_ch_arb/input_state -1.254465 4.013242 -0.320695 -2.849492 -0.774834 1.110490 0.861318 -1.496435 0.093545 1.795014 -0.369625 -1.502413 1.059925 -0.258798 0.845118 -0.384164 -0.386674 0.757365 -1.795600 -2.278482
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 0.749548 0.422151 -1.613624 0.042039 1.919633 1.092638 1.222588 0.070675 0.728381 1.256904 -0.134335 0.808504 0.839507 -0.630946 -0.037068 -0.750973 -0.441123 0.433999 0.704779 -2.791734
wb_dma_de/always_8/stmt_1/expr_1 0.545780 4.828724 1.518457 -1.356429 0.469197 -0.727821 1.247289 0.851164 -0.189797 0.490881 -1.292518 0.536314 0.382816 0.047429 1.471459 -0.953170 -0.581297 -2.678567 -1.282315 -2.025253
wb_dma/wire_ch0_csr -0.549541 0.234093 2.352308 0.033178 -1.083291 -0.745602 -0.983583 2.314201 -0.615795 -3.141929 -2.207417 -3.169697 -0.191945 1.311013 2.808022 1.572099 -0.903562 -0.342911 -6.014143 0.982197
wb_dma_de/assign_69_de_adr0/expr_1 0.636785 -1.122057 1.694835 -3.768269 -3.984166 -0.390063 -0.800073 0.021643 -1.003909 -4.069346 1.673959 1.585382 0.211422 0.649157 -0.741414 1.388754 2.080136 4.218794 -3.925811 1.470866
wb_dma_wb_slv/wire_pt_sel 2.243306 -2.056964 3.043203 -2.358427 0.222785 2.516853 -1.056863 -4.085159 -4.080047 -1.160413 -4.560569 -4.155169 -3.792781 5.640346 -2.485253 -1.065326 -0.068402 -3.970622 -6.985341 7.679543
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 0.566186 -1.073140 2.492436 0.146824 -0.829543 -2.196062 2.558686 -0.170925 0.781149 -4.092745 -1.114524 0.777034 -1.378256 1.125379 2.637193 -0.140657 0.311968 -3.586583 -2.465721 -2.247335
wb_dma_ch_sel/wire_de_start -5.595284 1.162579 -0.938327 2.572768 0.281601 -1.311779 -2.065525 0.729237 -1.758332 -1.282997 -2.582692 0.232234 0.144898 -1.126070 2.325570 1.291716 1.793903 -4.638618 -1.441836 0.118213
wb_dma_wb_mast/assign_3_mast_drdy -0.054506 -0.896749 -2.706980 0.046859 1.211632 1.645071 2.194261 -3.392724 -1.941214 2.811675 -0.523654 0.356560 2.810495 1.193675 3.122231 1.391771 4.308397 -0.702042 -0.578067 0.313405
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 1.008045 2.057429 -1.135867 -1.932168 3.038279 1.618305 0.023775 0.814413 -0.277144 1.535528 -1.296688 -2.991801 1.515246 0.251367 3.015794 0.042695 1.605356 -1.492511 -1.010765 -2.090174
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.349563 1.358582 -0.569984 -3.086522 -2.356277 0.350139 1.778969 -1.699916 -0.225399 0.612856 0.624636 -0.497865 1.580382 -1.529453 1.694918 1.018934 0.555329 2.301827 -0.997915 -2.532785
wb_dma_de/always_5/stmt_1 0.976285 3.912276 -0.271683 -2.196534 0.719344 0.451040 0.837948 0.642936 0.289443 0.827968 -0.820346 -1.019676 1.121327 -0.986993 2.051662 -0.293533 1.204079 -0.224376 -1.125535 -4.184759
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.450982 1.010249 1.814198 0.777179 -0.247514 -1.161782 0.475857 0.232382 -0.476575 -0.327734 -0.387524 1.448369 -0.656036 0.873551 -0.481958 -0.672628 -1.830757 -2.463285 -0.098032 2.041313
wb_dma_de/input_mast1_err -1.620661 1.847649 -0.429898 -1.878673 -0.879669 -0.568276 3.627008 -0.430609 -0.196237 1.608949 -0.212588 3.290547 2.040691 -0.665861 2.823053 0.328468 -0.547426 1.398375 -0.742859 -2.064053
wb_dma_de/reg_mast0_adr 0.562371 -0.375700 -1.664685 2.806187 -0.991097 0.398017 -1.502487 -4.778292 -1.879958 2.310412 -0.766945 -1.932231 -0.245211 0.461326 -0.104621 1.276227 5.540184 -0.423689 0.646839 1.106793
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond -0.011930 -4.717625 -2.839741 0.292877 2.290166 0.546095 1.898350 1.021993 -0.338985 1.065135 0.160735 1.701420 2.275459 -0.259716 3.724237 1.751086 1.951023 2.100006 1.361269 -0.061598
wb_dma_ch_rf/assign_15_ch_am0_we 1.640773 -0.206904 0.532112 -0.842607 -0.233742 0.209842 0.593926 0.346021 1.294365 -0.318460 3.078906 -1.664833 2.252601 0.602170 1.599620 0.666392 -0.371447 -0.629033 -0.385877 -0.411133
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 1.078829 -0.463835 -1.903399 0.388506 1.881823 0.220851 1.770525 1.169799 0.603746 1.701417 -0.378353 2.541216 1.494736 -0.161058 2.112941 -0.003884 0.681466 1.702143 0.608076 -1.880512
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 0.826686 0.377789 -1.671661 0.030643 1.991414 1.143263 1.276244 0.100282 0.772535 1.350461 -0.149825 0.844258 0.902816 -0.631592 -0.024286 -0.801353 -0.434351 0.454926 0.759200 -2.904586
wb_dma_rf/inst_u2 2.617661 -0.178878 1.295520 1.222723 0.696279 0.548221 -3.299754 -0.877691 -2.591670 -2.690940 -1.268190 -2.685181 -0.689259 2.961090 -1.261109 1.138819 3.033163 1.622612 -4.402150 2.359026
wb_dma_ch_rf/wire_ch_adr1_dewe -1.151811 0.554917 0.033681 1.347394 -1.004114 -0.727884 -1.173596 -1.746561 -0.667562 1.660146 -0.703017 -0.916102 -1.040873 -0.382433 -0.329031 0.307511 0.549017 0.278560 0.967888 0.967130
wb_dma_ch_rf/always_17/if_1 0.713638 5.197807 -0.690161 0.630221 2.195784 0.297234 -1.758931 2.030111 -0.703911 2.283851 -3.335110 0.243440 -0.805382 0.271731 0.751328 -1.929614 0.985135 -3.969679 -1.213195 0.235164
wb_dma_de/assign_71_de_csr 3.357700 -3.671633 -1.651925 0.788277 4.093566 0.766678 1.902413 1.486104 0.712948 0.647927 -1.630174 0.304809 0.425162 2.644950 3.149122 0.035319 0.844131 0.999083 -1.125681 -0.721266
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.498536 1.064834 1.882111 0.743411 -0.298735 -1.176836 0.481540 0.221108 -0.465934 -0.338422 -0.373421 1.474416 -0.691234 0.877878 -0.537220 -0.667307 -1.862451 -2.504527 -0.103548 2.059396
wb_dma_ch_sel/always_42/case_1 2.205950 -1.154256 4.452960 -2.720434 0.348243 -0.198190 0.668411 1.179748 0.201680 -3.252294 0.407657 -4.564489 0.099745 2.820830 2.185054 1.384041 -2.057189 0.650389 -3.239952 1.541290
wb_dma_ch_sel/always_1/stmt_1/expr_1 0.810981 -4.641737 -2.142397 0.841205 2.035772 -0.720015 1.530791 2.474520 -0.414890 -0.281118 -2.111043 1.815857 0.488415 0.346184 4.714516 1.619667 2.808302 1.986805 -0.457773 -0.472625
wb_dma_ch_sel/always_6/stmt_1 -1.289630 -3.368628 -3.202558 0.680089 2.098829 -0.094866 0.510775 2.347104 -1.194473 1.254743 -1.351731 2.151133 1.833402 -1.124301 4.456924 1.896418 3.095472 1.640960 1.129748 0.485919
wb_dma_ch_rf/reg_ch_chk_sz_r 0.592503 4.923710 1.536322 -1.428769 0.462010 -0.661191 1.185836 0.848014 -0.184195 0.458794 -1.257747 0.279455 0.415318 -0.100716 1.565088 -0.895858 -0.434192 -2.668516 -1.259686 -2.218296
wb_dma_ch_sel/always_3/stmt_1 1.420738 2.316420 -3.684675 -0.693722 2.899387 3.013535 0.188766 -0.477558 0.745611 4.574965 -1.541729 -0.224046 1.242980 1.235082 0.916406 -1.568830 0.901824 1.223208 -1.491198 -1.353789
wb_dma/wire_pointer2_s 1.751186 -0.713080 0.487790 0.805504 0.908610 -0.064810 -1.624504 -0.355531 -1.364063 -1.159932 -1.192762 -0.684127 -1.663458 1.516795 -1.239416 -0.346956 1.257237 0.913968 -1.081272 1.561750
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.613369 0.537293 0.029467 1.133452 1.493844 -0.974247 2.056276 1.343559 0.095190 1.254586 -0.745807 3.855419 0.687487 0.727153 1.539331 -0.612780 -1.089083 -0.802125 0.471191 0.286072
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 1.536272 -2.295284 0.859777 1.082523 -1.089918 0.880198 0.309897 -3.121017 -1.096920 -1.203561 -3.064643 -0.733193 -4.116246 1.840767 -1.569313 -0.695880 0.275447 -3.501065 -2.006766 1.601638
wb_dma_ch_rf/input_de_txsz 0.919916 2.868419 -1.066671 -2.147177 3.337513 2.538350 -0.387860 -0.127692 -0.134968 1.198638 -1.229151 -4.445335 0.948457 -0.174080 0.925774 -0.740766 0.637468 -2.609498 -1.033568 -3.261018
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.735186 -0.945904 -0.950630 0.043794 1.490686 0.060379 1.060239 0.139578 -0.930183 1.202671 -1.160452 3.660991 0.203196 -0.011077 0.431008 -0.261106 1.189863 3.260849 0.379922 -0.360141
wb_dma_wb_if/input_pt_sel_i 0.872088 -1.070847 2.331761 -0.561965 2.974554 0.701266 -1.678488 -0.711912 -3.571227 -1.158589 -2.965096 -2.251309 -0.500153 3.757507 -1.200521 -0.425377 -0.844332 -1.322808 -5.528322 5.217676
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.298715 1.415714 -0.554802 -3.025877 -2.294587 0.394212 1.763950 -1.706535 -0.174963 0.552091 0.594353 -0.489382 1.568946 -1.490054 1.613577 0.970723 0.526518 2.231219 -1.022564 -2.526125
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 1.019886 -0.457297 -1.853449 0.343658 1.759704 0.170905 1.693275 1.124437 0.560622 1.669658 -0.315716 2.453850 1.476811 -0.201462 2.070252 0.035618 0.714544 1.766852 0.608608 -1.824724
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 2.594806 -2.840081 -4.067760 2.048179 3.759053 2.350380 0.381568 -1.670323 -1.148395 2.830139 -0.786031 -0.347591 2.295363 1.733921 2.625261 1.140685 5.492707 -0.310661 0.421481 0.414459
wb_dma/wire_mast0_go -0.474681 1.098392 1.898633 0.693806 -0.312957 -1.200514 0.401754 0.226517 -0.485855 -0.347205 -0.434405 1.456340 -0.717941 0.902374 -0.563622 -0.698352 -1.883457 -2.561257 -0.182326 2.077412
wb_dma_ch_rf/always_1/stmt_1 0.116121 -1.998037 1.632670 -0.107850 -1.752764 -1.488413 -0.590707 0.765415 -0.538564 -3.595218 0.933519 -1.066800 -0.695579 -1.900200 0.142961 1.381757 1.659871 -1.164105 1.014341 -0.728700
wb_dma_ch_rf/always_10/if_1 -1.697547 1.864665 -0.402316 -1.882011 -0.935527 -0.665969 3.690202 -0.375788 -0.229548 1.603041 -0.197872 3.324525 2.071605 -0.672667 2.969756 0.400371 -0.462455 1.399916 -0.784891 -1.967024
wb_dma_ch_sel/assign_165_req_p1 -0.507751 1.146047 1.856314 0.745427 -0.250531 -1.182910 0.498979 0.252558 -0.500104 -0.299246 -0.430285 1.522148 -0.657709 0.892134 -0.456765 -0.662150 -1.890990 -2.557170 -0.106379 2.046365
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 0.618530 4.803808 1.595238 -1.333313 0.458950 -0.725604 1.131222 0.852186 -0.219593 0.388861 -1.251988 0.409758 0.327759 0.066367 1.404405 -1.001317 -0.576385 -2.773941 -1.330585 -1.909443
wb_dma_de/always_23/block_1/case_1/block_8/if_2 0.926454 -1.354395 -2.451116 0.257007 4.156416 2.280951 0.426237 0.241907 0.094743 1.904106 -0.669640 -1.124331 1.215396 0.629404 0.791678 -0.421589 0.052066 -0.724843 0.618868 -0.818707
wb_dma_de/always_23/block_1/case_1/block_8/if_3 -1.290661 -3.421898 -3.266964 0.703621 2.162289 -0.059922 0.466427 2.377674 -1.235049 1.358859 -1.353133 2.054309 1.884756 -1.073277 4.583225 1.957845 3.177549 1.579468 1.154763 0.570779
wb_dma_de/always_23/block_1/case_1/block_8/if_1 1.190739 -2.294078 -2.726911 0.598388 4.107488 1.380315 0.841709 1.304680 -0.064047 2.289214 -0.832672 0.583004 1.815892 1.102727 2.895577 0.355388 1.154656 0.552911 0.509819 0.202573
wb_dma_ch_sel/always_2/stmt_1 -0.362265 4.332788 -1.959263 -2.738583 1.190953 2.248198 2.035600 -1.407356 0.824357 2.992142 -0.538146 -0.587853 1.852010 -0.800997 0.587816 -1.178772 -0.778209 1.226927 -1.202327 -5.046551
wb_dma_ch_sel/assign_115_valid -0.070730 1.452277 -0.573181 -2.418111 -0.712085 -0.194523 1.799415 0.407976 0.115069 -0.199583 0.141270 0.001379 1.696644 -2.237279 2.820924 1.010997 1.949966 1.290270 -0.231907 -4.618509
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 2.445075 2.538114 1.573406 -2.963685 1.883301 -0.067386 0.950682 2.812701 3.400057 -3.506619 1.095781 -0.155698 0.238593 4.524365 1.012503 -1.918922 -2.147561 -3.954959 -5.136972 -2.872574
wb_dma/wire_de_txsz -0.534687 4.078411 -1.540701 -1.780768 3.035862 1.780604 -1.436572 1.202647 -1.027811 1.546775 -2.752230 -3.631544 0.706279 -1.136714 2.038083 -0.444211 1.822938 -2.931691 -1.124306 -2.720719
wb_dma_wb_slv/input_slv_pt_in 0.888169 -1.074951 0.752382 1.189258 0.311160 0.025400 -0.278075 -2.008893 -1.554901 -0.559564 -3.435575 -0.873021 -3.249821 1.679848 0.039235 0.034247 0.924406 -1.433322 -1.453263 0.811908
assert_wb_dma_ch_sel/input_ch0_csr 0.780177 0.399526 -1.590472 0.062412 1.943300 1.095998 1.231633 0.066632 0.748405 1.276031 -0.129825 0.829976 0.838149 -0.638082 -0.033868 -0.758309 -0.432288 0.444250 0.714945 -2.803196
wb_dma_de/always_23/block_1/case_1/block_7/if_1 1.398876 -1.614707 -4.401948 2.399615 3.367407 1.664979 -0.857495 -0.508136 -1.997124 2.985664 -2.302804 0.229306 1.833311 0.949955 3.358456 1.278521 6.724041 -0.644511 0.046684 0.998150
wb_dma_ch_sel/assign_149_req_p0 -1.100885 1.683868 -0.431051 -0.876958 -1.785513 -1.026671 0.471549 -1.362394 -0.696410 1.190857 -0.625039 -0.897541 0.470241 -2.403856 2.453082 1.368442 2.723058 1.640558 0.507238 -3.282851
wb_dma_de/wire_adr0_cnt_next -0.229067 0.761618 -0.030061 -0.166370 -1.172125 1.384642 -2.745826 1.373863 -1.222510 -3.535853 1.074723 1.123265 1.799289 0.674111 -3.143767 1.057383 -0.161518 2.865477 -5.430805 0.437815
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -1.112771 0.107969 -1.447238 0.569277 -1.513455 0.648488 -1.056031 -1.121980 2.267587 -1.173439 1.037627 -1.806506 1.023159 3.640874 2.132915 0.397651 2.226142 -2.961388 -4.995030 0.658675
wb_dma_ch_rf/always_23/if_1/block_1 0.399666 1.682264 -0.829859 2.649567 -1.004692 -0.014790 -2.232946 -1.932905 0.207167 2.610640 -0.999379 -0.155619 -2.240718 -0.071130 -2.743114 -1.325074 0.458091 0.260413 0.778781 1.016571
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.712481 -0.899188 -1.012148 0.033366 1.471978 0.088123 1.048519 0.098448 -0.975651 1.262013 -1.176958 3.724275 0.175967 -0.079220 0.380154 -0.302052 1.220060 3.332567 0.387828 -0.419839
wb_dma_rf/wire_ch0_txsz 0.959353 2.538055 -0.824860 1.353990 3.789383 -0.498540 -3.778245 2.611907 -1.674669 0.555124 -3.953115 -1.330408 -1.468231 -0.533036 1.579855 -0.697876 3.630638 -2.154043 -0.088598 -0.096482
wb_dma_ch_sel/assign_134_req_p0/expr_1 0.373264 1.982170 -0.428162 -0.858789 -2.044989 0.819566 -0.856405 -2.549404 -1.143670 2.740723 -1.323117 -0.476232 -1.178103 -1.500532 -1.798694 -0.604706 0.755875 3.297088 -0.406497 -0.032972
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 0.760679 -2.926591 -1.186062 0.606538 -0.157410 -1.886977 2.250553 2.251577 0.273382 -1.051123 -1.586083 3.484868 -0.024143 -0.805057 3.715682 1.209655 2.317145 3.044645 -0.338470 -2.453056
wb_dma_de/always_6/if_1/if_1 0.782895 4.945106 -0.903657 0.667666 2.413143 0.445073 -1.776236 2.087386 -0.744429 2.443633 -3.385909 0.089412 -0.694587 0.418071 1.021900 -1.826278 1.221191 -3.910264 -1.244975 0.465084
wb_dma_ch_sel/assign_128_req_p0 -1.388942 5.019082 -0.224797 -2.066299 -0.212377 2.010980 -0.345293 -2.428367 -0.224499 3.451217 -1.099117 -4.952129 0.252631 -1.294085 -0.590089 -0.877251 -1.683429 -0.708868 -0.785008 -2.285445
wb_dma_de/assign_77_read_hold/expr_1 -0.498860 1.127853 1.865353 0.744110 -0.249553 -1.179397 0.509234 0.249258 -0.498025 -0.303846 -0.406308 1.547902 -0.682429 0.891438 -0.501072 -0.691590 -1.955019 -2.574290 -0.073529 2.043331
wb_dma_de/wire_de_adr0 0.814917 -1.139449 1.816749 -3.803863 -4.029703 -0.434681 -0.914398 0.115746 -0.999901 -4.259474 1.727484 1.575721 0.069622 0.708080 -0.815497 1.389722 2.149113 4.217096 -4.012842 1.548446
wb_dma_de/wire_de_adr1 1.515322 1.066005 -0.966870 1.449584 -0.064163 0.750789 -1.201571 -0.280089 0.864940 1.054496 -0.371716 0.772478 -1.306545 0.347246 -2.609112 -1.663675 -0.097121 -0.003487 -0.168024 0.133378
wb_dma_wb_mast/always_4 -0.486963 1.078625 1.824954 0.742957 -0.236093 -1.182767 0.506280 0.258688 -0.463346 -0.279299 -0.377158 1.489068 -0.646475 0.859662 -0.437627 -0.677116 -1.859339 -2.503722 -0.030753 1.985110
wb_dma_wb_mast/always_1 0.982790 -2.625378 2.017298 0.536821 0.747614 -0.958153 -2.331395 -1.427568 -0.714628 -2.634126 -2.171991 -2.943825 -3.104851 3.881851 0.688298 1.122134 1.631810 1.043292 -4.113194 1.842082
wb_dma_rf/wire_ch3_csr 0.384492 -0.015013 1.597311 1.256955 0.120156 0.302541 -2.507565 0.251700 -1.666959 -2.233387 -0.287213 -4.345434 1.419653 2.012651 0.985161 3.122622 2.168989 0.742055 -3.395071 1.938645
wb_dma_ch_rf/reg_ptr_valid 4.690760 -0.932104 -1.590256 1.906781 1.661031 0.254183 1.454485 0.973709 2.180926 0.838095 -1.426637 2.767384 -1.352063 1.659368 -0.316975 -1.927630 0.359018 2.040025 -1.145875 -2.545266
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.548063 0.564146 -0.028271 1.118329 1.475468 -0.980600 2.162743 1.354386 0.074756 1.346465 -0.674326 3.938907 0.773009 0.678411 1.620281 -0.594165 -1.100199 -0.776761 0.550275 0.222540
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.234648 1.902639 -0.592575 -2.647174 -3.289271 1.035902 0.875200 -3.740803 -0.938575 3.493086 -0.063505 -2.925636 1.140187 -1.226486 0.999522 1.105709 -1.126157 2.900578 -1.050419 0.443964
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -4.169198 1.703767 -0.530204 -2.607655 -3.277507 1.034168 0.860954 -3.690100 -0.951578 3.323860 -0.061119 -2.907677 1.059797 -1.139379 0.955154 1.157742 -1.129100 2.832819 -1.089793 0.544678
wb_dma_ch_sel/always_9/stmt_1 1.080757 -0.507062 -1.856578 0.421082 1.806314 0.179368 1.717048 1.120392 0.583296 1.669862 -0.384691 2.512109 1.397327 -0.122426 2.064110 -0.012522 0.666609 1.672774 0.570571 -1.791807
wb_dma_rf/assign_6_csr_we/expr_1 1.866239 1.431474 3.777796 -2.070838 -0.910105 -4.002102 2.796393 1.030967 -0.479662 -2.637471 -2.260694 1.113199 -2.354266 -0.368959 2.991091 -0.064773 1.114654 0.203347 0.054545 -3.574990
wb_dma_ch_sel/assign_154_req_p0 -1.033249 1.695114 -0.352033 -0.904918 -1.756066 -0.987563 0.442911 -1.301701 -0.727655 1.154083 -0.627278 -0.983454 0.409899 -2.357470 2.368544 1.348624 2.682860 1.499746 0.499177 -3.150552
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 -0.180349 1.866162 -0.531087 -1.899908 2.696346 1.181984 0.123887 0.373103 0.337331 2.314590 0.033020 -4.989774 1.223526 -1.684212 2.728958 0.021335 0.084062 -3.200554 2.657193 -2.431619
wb_dma/wire_ch5_csr 1.862171 -0.196331 0.926240 1.022791 0.165782 0.863679 -2.603788 -1.035385 -1.799565 -2.015191 -1.004034 -2.421792 -0.009055 2.508533 -0.736400 1.432239 2.711169 0.760437 -4.455139 1.839823
wb_dma_ch_pri_enc/wire_pri10_out 0.554823 0.568568 0.025300 1.083314 1.406053 -1.005319 2.097258 1.288286 0.020113 1.288247 -0.756750 3.875385 0.669425 0.766626 1.497645 -0.604570 -1.087337 -0.799913 0.424952 0.292254
wb_dma_ch_rf/assign_20_ch_done_we -0.215458 0.583819 0.424663 -1.434195 1.372611 -0.007512 1.271287 0.694153 -1.036772 -0.077227 -0.788953 -0.595762 1.220760 0.108047 2.935007 0.625570 0.689170 -2.395744 -0.661536 -0.414728
wb_dma_wb_mast/input_wb_ack_i 1.729092 -1.251292 1.436424 2.128766 0.824843 -0.651402 -1.042020 -4.415701 -2.140114 -1.058765 -4.501042 -2.357230 -3.988159 5.035999 1.693802 1.079874 4.134673 -1.900845 -4.149552 1.658473
wb_dma_ch_rf/always_17/if_1/block_1/if_1 0.725978 4.873593 -0.819439 0.572475 2.384260 0.348780 -1.713039 2.086350 -0.750132 2.359549 -3.319925 0.030773 -0.628814 0.304898 1.133614 -1.765709 1.140616 -3.930513 -1.125138 0.348995
wb_dma_rf/input_dma_rest 2.380783 -1.622287 1.014201 0.242770 0.244248 -0.634667 1.178492 0.241544 0.858613 -1.744179 -0.840588 -0.171944 -1.371364 1.576309 0.301185 -0.351916 -0.253054 0.469602 -1.577590 -1.134592
wb_dma_ch_sel/always_5/stmt_1 -4.655148 0.627124 -0.902949 1.411743 1.299455 -0.698196 -1.080727 2.410996 -1.262094 -2.793731 -2.086006 0.994466 1.119081 -0.732107 2.852901 1.107477 1.361345 -5.167240 -2.229109 -0.487453
wb_dma_ch_sel/always_40/case_1 4.598472 -0.795027 -1.517216 1.934333 1.628089 0.171275 1.451086 0.979705 2.204392 0.863560 -1.494052 2.687236 -1.379227 1.635256 -0.296170 -1.925653 0.306435 1.908118 -1.115594 -2.590769
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 1.487998 1.031729 -0.813092 1.330235 -0.131458 0.662842 -1.240211 -0.278704 0.809375 0.876621 -0.347537 0.646373 -1.312452 0.337305 -2.496653 -1.574217 -0.018878 -0.068654 -0.199462 0.191066
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.284500 1.262598 -0.542803 -3.010384 -2.368031 0.342477 1.766701 -1.727931 -0.249170 0.421770 0.564928 -0.411023 1.485522 -1.492839 1.528841 1.033471 0.655382 2.363929 -1.160721 -2.497650
wb_dma/wire_de_csr 3.382959 -3.747010 -1.510989 0.787831 4.049996 0.686266 1.857555 1.433308 0.723364 0.515338 -1.591774 0.121462 0.302356 2.658321 3.127678 0.087985 0.875737 0.841361 -1.080194 -0.661763
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -1.058613 0.020162 -1.551641 0.403707 -1.746131 0.658925 -0.984948 -1.234265 2.300014 -0.776074 1.105460 -1.793036 1.018390 3.601222 2.349422 0.441499 2.370136 -2.697314 -4.803945 1.004455
wb_dma_ch_sel/always_37/if_1/if_1 1.883463 1.411375 1.484285 -2.962191 -3.683837 -0.125039 -0.292151 3.216596 -1.179525 -3.116906 -1.964042 1.711068 -1.548359 -0.528644 -1.326543 -0.747037 -0.039036 1.038473 -5.140934 1.116501
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.493547 1.070819 1.774060 0.728295 -0.186717 -1.165587 0.566963 0.260389 -0.425244 -0.215635 -0.341589 1.530524 -0.576135 0.815526 -0.423438 -0.636831 -1.884801 -2.441750 -0.004034 1.937665
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 1.083926 -0.523544 -1.894889 0.364940 1.783396 0.183809 1.736568 1.146567 0.563332 1.703259 -0.348897 2.550026 1.466263 -0.187436 2.117621 0.004239 0.699981 1.806495 0.606480 -1.866208
wb_dma_de/always_23/block_1/case_1/block_9/if_2 -1.235211 -3.357819 -3.207404 0.700244 2.180236 -0.021357 0.484608 2.277900 -1.171962 1.295282 -1.362244 1.969155 1.835755 -1.069291 4.428405 1.893494 3.092571 1.500766 1.146802 0.451956
wb_dma_ch_rf/always_10/if_1/if_1 -1.718651 2.023274 -0.515323 -1.988243 -0.895177 -0.550831 3.721649 -0.431682 -0.160911 1.780273 -0.128989 3.197461 2.181475 -0.720279 2.969022 0.358217 -0.506518 1.516004 -0.698557 -2.161464
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 0.530943 0.637974 0.087149 1.030919 1.356902 -0.968023 2.072743 1.263626 0.034480 1.247377 -0.729248 3.866371 0.687527 0.786607 1.493999 -0.628000 -1.069682 -0.768809 0.353615 0.346925
wb_dma_ch_sel/input_ch3_adr0 0.946922 -1.148922 0.512641 -0.720815 -0.276678 0.230958 0.196197 -2.326075 -2.125823 -1.741177 -2.691146 3.087634 -3.030562 0.996516 -3.085786 -1.692838 0.357725 0.668427 -2.841428 0.517930
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 0.954184 -4.713207 -2.007947 0.785864 2.089679 -0.687537 1.600625 2.454381 -0.298732 -0.381590 -2.035208 1.645986 0.456926 0.470863 4.608508 1.541212 2.648080 1.904737 -0.447711 -0.449263
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 1.062201 -0.491988 -1.830335 0.381826 1.795914 0.214571 1.682620 1.123678 0.567498 1.620070 -0.322965 2.450019 1.386386 -0.135520 2.003670 0.015080 0.672555 1.643965 0.596961 -1.802359
wb_dma_de/wire_de_txsz -0.409102 3.923501 -1.484710 -1.696447 3.105195 1.795668 -1.429623 1.216447 -0.939661 1.407679 -2.598430 -3.667596 0.695053 -1.113723 1.946835 -0.453927 1.768640 -3.067295 -0.987177 -2.728088
wb_dma_rf/input_de_adr1 1.582525 1.052978 -0.864163 1.446896 -0.099921 0.750236 -1.288651 -0.320181 0.875428 0.975188 -0.332003 0.752550 -1.406587 0.334724 -2.654321 -1.710850 -0.057644 -0.030007 -0.171400 0.217009
wb_dma_rf/input_de_adr0 0.901721 -1.600611 2.768481 -4.203551 -3.037144 -0.941858 -0.292763 -0.420525 -1.341717 -6.215178 1.359507 1.874542 -1.074689 0.627815 -1.636785 0.631383 1.983169 1.031694 -3.308707 0.351855
wb_dma_de/always_2/if_1 -1.363140 -0.238498 0.700510 -2.775667 -3.453673 -0.273915 -1.627964 1.344364 -1.068310 -5.003860 1.549288 2.409816 1.260454 0.076503 -1.234609 1.937696 1.796519 4.164104 -4.812720 -0.054012
wb_dma_ch_sel/assign_102_valid -0.005402 1.231574 -0.404331 -2.349107 -0.876606 -0.268810 1.671428 0.341942 -0.014903 -0.494079 0.164670 -0.055302 1.515617 -2.110257 2.605839 1.036725 2.088716 1.343533 -0.427529 -4.303862
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 1.828022 0.816291 -1.308650 -2.374590 -3.081147 2.497448 -0.560641 -0.752014 -0.930809 1.349918 -0.245842 -0.121693 0.666911 2.867329 -0.982381 0.050133 1.992440 2.196800 -5.118124 4.156578
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.742592 -0.890572 -0.924663 0.081537 1.419783 0.099092 0.979933 0.095349 -0.967316 1.178173 -1.164278 3.558857 0.111744 0.017722 0.313967 -0.278387 1.190818 3.215764 0.304466 -0.344791
wb_dma_wb_mast/assign_4_mast_err -1.746972 1.754893 -0.447580 -1.851381 -0.936734 -0.702267 3.772791 -0.342661 -0.184847 1.683583 -0.078882 3.428944 2.145678 -0.773226 3.020668 0.419368 -0.569536 1.451930 -0.505223 -2.042000
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 0.035494 -4.820343 -2.878602 0.289279 2.401769 0.685954 1.761405 0.985038 -0.308403 1.140965 0.267191 1.399383 2.295887 -0.186611 3.678763 1.741638 1.969774 2.085925 1.375010 -0.009821
wb_dma_ch_rf/always_2/if_1 4.627344 -0.857099 -1.512928 1.959812 1.562451 0.153387 1.429348 0.961680 2.234542 0.870430 -1.413555 2.669960 -1.358063 1.616025 -0.259385 -1.886335 0.337197 1.930365 -1.102093 -2.549649
wb_dma/input_wb1_err_i -1.646883 1.820733 -0.506263 -1.894527 -0.860749 -0.607492 3.719202 -0.415694 -0.182270 1.697730 -0.141271 3.335898 2.121094 -0.718844 2.943583 0.345197 -0.476250 1.480826 -0.658150 -2.160701
wb_dma_ch_sel/assign_133_req_p0/expr_1 0.353160 2.095707 -0.496838 -0.795912 -1.967048 0.864756 -0.791004 -2.628916 -1.162371 2.974689 -1.366360 -0.388541 -1.196849 -1.484269 -1.718915 -0.666008 0.718040 3.294573 -0.339336 -0.005563
wb_dma_ch_sel/assign_136_req_p0/expr_1 -1.047966 1.867909 -0.411431 -0.960339 -1.692414 -0.911825 0.496604 -1.350879 -0.663087 1.156026 -0.696185 -0.944799 0.467107 -2.347883 2.354518 1.268549 2.583632 1.464965 0.352357 -3.345471
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.354346 1.394453 -0.593945 -3.074674 -2.393805 0.390964 1.816357 -1.723565 -0.219441 0.594611 0.646257 -0.496210 1.586006 -1.562832 1.613987 1.022395 0.518419 2.335577 -1.052103 -2.604832
wb_dma_ch_sel/assign_121_valid -0.048597 1.373536 -0.446852 -2.360209 -0.786432 -0.245442 1.720104 0.412092 0.016965 -0.376759 0.092101 -0.083936 1.556727 -2.171639 2.781818 1.022496 2.025952 1.201547 -0.345526 -4.479096
wb_dma_ch_sel/assign_4_pri1 0.309841 1.469642 0.203988 0.761704 1.658113 -0.043262 1.679122 0.300325 0.265425 0.976387 -0.489256 2.204429 0.180837 0.205326 -0.567091 -1.409459 -2.269601 -2.041293 0.668808 -0.872152
wb_dma_de/always_2/if_1/cond -3.407644 -1.375121 -1.442015 0.628680 -1.224151 -0.319345 0.095510 1.205719 -0.145827 -2.139637 1.179628 1.941276 2.012029 -2.043100 -0.030924 1.991693 0.198213 1.857802 -0.337342 -2.043926
wb_dma_ch_rf/reg_ch_csr_r 0.754824 -1.237762 -1.608182 0.792763 -3.362355 1.713031 0.144817 -1.632779 0.435675 -0.409924 -0.113229 0.883251 0.348235 2.349400 -0.209179 -0.269552 1.421712 -1.843830 -5.774960 2.831306
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.633765 0.533346 0.028889 1.118942 1.493325 -0.985058 2.142910 1.380840 0.091441 1.313457 -0.758042 3.947662 0.715527 0.775398 1.568746 -0.624775 -1.104231 -0.790993 0.474456 0.281249
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.237510 1.805964 -0.634534 -2.567854 -3.192089 1.113462 0.922282 -3.706068 -0.864036 3.440583 0.025238 -2.819373 1.174848 -1.218019 0.867714 1.065748 -1.267033 2.850712 -0.935667 0.364049
wb_dma_wb_if/wire_slv_we 2.355450 1.367407 1.354111 -1.002741 -0.295621 -1.010599 -2.760966 0.490380 -2.577074 -0.646670 -2.498568 -0.447523 -2.402786 3.602700 -1.392035 -0.249598 2.554452 3.654882 -3.212545 3.940670
wb_dma_de/assign_70_de_adr1 1.478940 1.075305 -0.789085 1.296668 -0.134305 0.718068 -1.197461 -0.306356 0.833806 0.940078 -0.357607 0.672964 -1.308099 0.380245 -2.543242 -1.611498 -0.086907 -0.037383 -0.210026 0.225646
wb_dma_ch_sel/always_38/case_1/stmt_4 1.217129 -2.273610 -2.712582 0.601804 4.150403 1.450802 0.835164 1.281507 -0.054911 2.286936 -0.873676 0.499919 1.774241 1.125339 2.868825 0.360380 1.180211 0.522752 0.469854 0.225622
wb_dma_ch_sel/reg_ch_sel_r 1.796665 1.382609 1.482474 -2.846575 -3.619813 -0.154799 -0.246560 3.293370 -1.085324 -3.054724 -1.980819 1.740827 -1.540465 -0.695066 -1.405347 -0.756916 -0.250620 1.121337 -4.912917 0.995887
wb_dma_ch_sel/always_38/case_1/stmt_1 -4.959412 0.041338 -2.245157 2.125331 0.368811 -0.353731 -2.783446 0.478876 -1.320454 -1.226341 -2.256596 -1.178844 0.321027 -1.661681 2.392269 1.720687 3.381787 -2.712314 -1.287154 -1.078063
wb_dma_ch_sel/always_38/case_1/stmt_3 1.234703 -2.255174 -2.777133 0.638645 4.185980 1.406645 0.899287 1.321189 -0.053927 2.339269 -0.867951 0.648981 1.814989 1.140978 2.982189 0.327101 1.167230 0.538545 0.531259 0.197842
wb_dma_ch_sel/always_38/case_1/stmt_2 0.715191 -1.208874 -0.940979 1.313789 3.794422 0.259880 1.260899 1.475607 -0.575613 1.996757 -1.225496 1.965708 1.137840 1.985633 2.372293 -0.289655 -0.631708 -1.887884 0.403424 2.236937
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.492918 1.045039 1.815634 0.670084 -0.315664 -1.143773 0.445673 0.200275 -0.453111 -0.328112 -0.365956 1.383897 -0.651225 0.870880 -0.480694 -0.638571 -1.801367 -2.379704 -0.137462 1.964994
wb_dma_ch_pri_enc/wire_pri30_out 0.559416 0.572418 -0.010311 1.061161 1.460627 -0.974523 2.130975 1.294969 0.080307 1.315288 -0.688209 3.855576 0.773596 0.651513 1.571929 -0.591450 -1.137524 -0.687335 0.506336 0.181720
wb_dma_ch_sel/reg_ch_sel_d -1.826283 0.480942 -2.498497 0.625177 -0.898867 1.825598 0.896641 -2.046181 -0.812910 3.540746 -2.932836 2.782926 -0.131284 1.853658 -1.273567 -0.857910 -2.338967 4.978199 -5.039638 1.402598
wb_dma_ch_rf/assign_14_ch_adr0_we 0.505117 -1.087210 1.721224 -3.839157 -4.048168 -0.399085 -0.846611 0.088052 -0.887236 -4.148892 1.780159 1.642439 0.200966 0.598712 -0.794051 1.384686 1.976712 4.243362 -3.864190 1.475803
wb_dma_rf/wire_ch1_csr 0.293130 -0.074681 1.523697 1.107909 0.184583 0.376147 -2.717324 0.470165 -1.743115 -2.374759 -0.268433 -4.495031 1.562552 2.124284 1.097566 3.212137 2.302091 0.601761 -3.642241 2.079171
wb_dma_inc30r/always_1/stmt_1/expr_1 -1.037949 1.429235 -2.956281 3.564692 -0.867031 1.408744 -3.862343 2.416685 0.238408 1.019585 0.410100 1.300027 1.681029 -0.963275 -2.849366 0.900083 0.510281 4.550992 -1.527963 0.984800
wb_dma_rf/wire_pause_req 2.309916 -0.333857 3.076116 -0.931907 -3.394660 -2.597270 3.274353 -0.259386 -0.716201 -3.290588 -3.476630 1.872712 -3.553576 0.102845 1.712122 -1.262720 0.777752 -3.300053 -3.506058 -0.976275
wb_dma_ch_sel/assign_95_valid -3.062173 2.789920 -1.485321 -0.538125 -1.768197 1.312976 -3.316337 0.974201 -1.784377 -0.051635 1.775218 -2.927190 4.805931 -0.240265 1.990105 3.904538 4.358548 0.417454 -2.412088 1.992324
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 2.306932 1.463375 -2.448201 1.428234 1.766635 1.833693 -0.093327 -0.294416 1.573954 2.176953 -0.539333 1.453251 -0.618632 -0.239059 -2.786374 -2.440992 -0.489087 0.369917 0.474035 -2.557148
wb_dma_ch_rf/reg_ch_stop -1.708280 1.889001 -0.415402 -1.901755 -0.991102 -0.655795 3.790631 -0.410772 -0.158309 1.727793 -0.128671 3.401604 2.116569 -0.767908 2.942551 0.364574 -0.652330 1.476893 -0.627407 -2.068624
wb_dma_ch_sel/assign_146_req_p0 -1.023753 1.814199 -0.382065 -0.940629 -1.658751 -0.919461 0.469705 -1.271664 -0.718343 1.100613 -0.661094 -0.970716 0.440313 -2.328185 2.377463 1.300431 2.646907 1.441921 0.350428 -3.284486
wb_dma_ch_sel/always_45/case_1/stmt_1 -1.126787 0.555724 0.091003 1.344716 -0.995144 -0.742298 -1.180415 -1.766696 -0.689213 1.684554 -0.684923 -0.946404 -1.039395 -0.334709 -0.287572 0.338946 0.536375 0.280757 0.957530 1.042397
wb_dma_de/input_dma_abort -1.618724 1.937453 -0.499274 -1.868606 -0.785411 -0.563198 3.733631 -0.395429 -0.141246 1.730824 -0.174224 3.270784 2.185627 -0.722574 2.987854 0.301958 -0.556767 1.393296 -0.666494 -2.240618
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.574737 0.539556 0.008656 1.115469 1.496275 -0.959337 2.100397 1.335554 0.076819 1.301657 -0.747044 3.880488 0.740669 0.724657 1.555187 -0.600441 -1.089695 -0.755067 0.496926 0.221865
wb_dma_de/input_adr1 -1.168805 0.539890 0.074744 1.391945 -1.062811 -0.789506 -1.216479 -1.801471 -0.716847 1.666214 -0.711128 -0.978579 -1.087138 -0.349506 -0.312212 0.318197 0.585071 0.289675 0.937061 1.099617
wb_dma_de/input_adr0 -0.434180 -2.660295 0.340549 -2.268251 -4.108003 -1.077426 -0.603013 -0.673294 -2.095686 -2.103501 -0.716804 3.965840 -1.513899 -0.247839 -0.601254 1.173780 3.211458 6.551442 -2.287615 2.574315
wb_dma_ch_arb/reg_next_state -1.530206 0.387054 -2.380763 0.534824 -0.755125 1.835681 0.750950 -1.999343 -0.875196 3.328492 -3.071176 2.441607 -0.277063 2.166297 -1.184545 -0.839866 -2.093942 4.649405 -5.286451 1.603425
wb_dma_wb_mast/input_wb_err_i -1.667690 2.000746 -0.599720 -1.941464 -0.773560 -0.498174 3.882061 -0.401529 -0.120793 1.840887 -0.179721 3.441902 2.287906 -0.744561 2.971804 0.293452 -0.604897 1.508740 -0.741388 -2.363652
wb_dma_wb_if/wire_wbs_data_o 0.499345 -2.408016 -0.796819 -0.144414 3.492668 0.968546 -0.231764 0.897525 0.671450 2.394925 0.670527 -2.880776 1.444602 2.932104 3.280517 0.573518 -0.832406 -0.875741 0.545552 3.451412
wb_dma_de/assign_73_dma_busy 4.024727 1.845558 1.443064 -1.273537 -1.744209 -0.513416 0.774652 0.753973 -1.192043 -1.267475 -3.190348 0.229547 -3.430945 -2.161457 -1.588267 -2.144771 1.253011 -2.532132 -0.932191 -2.214138
wb_dma_de/always_22/if_1 0.690346 0.183194 -0.605181 -0.342113 -3.492726 -0.053750 0.108744 -0.688872 1.429650 -1.085583 -0.437330 -1.210074 -0.804344 2.044607 1.560087 -0.459744 2.162791 -3.299767 -4.653238 0.657964
wb_dma_rf/wire_ch2_csr 0.486987 -0.165247 1.655900 1.251438 0.111373 0.228889 -2.524189 0.366565 -1.734454 -2.343463 -0.194996 -4.226879 1.507205 2.099460 1.100674 3.180421 2.349822 0.678884 -3.367690 2.179749
wb_dma_de/input_de_start -5.631538 1.102506 -0.945127 2.660900 0.239476 -1.365983 -2.048263 0.810284 -1.810123 -1.278238 -2.625804 0.345698 0.134912 -1.223298 2.402325 1.346647 1.855713 -4.775722 -1.263756 0.215542
wb_dma_pri_enc_sub/always_3/if_1 0.582765 0.536564 0.118479 1.148175 1.399787 -1.014091 2.048510 1.326264 0.046286 1.225234 -0.752381 3.869738 0.637140 0.801777 1.438643 -0.618927 -1.131235 -0.811189 0.418302 0.406622
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -0.193657 2.045938 2.112658 -1.220880 -0.935198 -1.005206 -1.001160 0.470547 -0.070587 -1.151446 0.159098 -3.292264 -0.840242 -1.630114 0.506848 0.187009 0.209278 -2.701916 1.110665 -1.157504
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.273212 1.837795 -0.619811 -2.598094 -3.285729 1.042311 0.936547 -3.758869 -0.960081 3.517073 -0.111517 -2.858061 1.113886 -1.254085 1.012609 1.155759 -1.134669 2.881303 -1.041853 0.440212
wb_dma_ch_sel/assign_132_req_p0/expr_1 0.264070 2.082937 -0.610262 -0.857898 -2.031517 0.968677 -0.772501 -2.670375 -1.191529 2.987805 -1.430840 -0.459752 -1.120613 -1.451481 -1.765087 -0.637335 0.703573 3.390392 -0.549637 -0.034595
wb_dma_ch_rf/always_25/if_1/if_1 -2.930372 0.962216 -0.055212 1.413704 1.414392 -0.492735 -1.988687 1.329810 -1.205562 -2.090256 -1.735005 0.857093 -0.054067 0.290629 -1.749654 0.891640 -0.753784 0.985076 -2.077255 -1.275189
wb_dma_ch_sel/assign_98_valid/expr_1 -0.498412 3.123593 -2.139173 -0.972281 -3.604014 1.642725 -3.962569 -1.206686 -1.471696 -0.550972 0.497052 -0.105363 1.454007 -0.492970 -1.874936 1.461234 5.750434 3.246573 -4.122519 0.031061
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 1.478161 -0.905623 -1.043611 0.825615 -3.536401 1.333338 -0.606942 -0.874337 0.122294 -1.442699 -0.323704 0.126482 0.033072 1.773081 -0.112992 -0.015953 2.345208 -2.615741 -5.891605 2.262356
wb_dma_ch_sel/reg_pointer 4.595318 -1.102754 -1.457784 1.916605 1.501808 0.054036 1.468730 1.039410 2.118747 0.694558 -1.433912 2.820300 -1.351683 1.666591 -0.093330 -1.750266 0.473893 2.066932 -1.117481 -2.422738
wb_dma_wb_if/input_wb_err_i -1.630497 1.854965 -0.475720 -1.857660 -0.833231 -0.537115 3.716868 -0.400187 -0.188062 1.653684 -0.172169 3.357463 2.119760 -0.655389 2.879295 0.331258 -0.535646 1.486261 -0.741495 -2.162473
wb_dma_rf/input_de_csr 3.477911 -3.830875 -1.509156 0.781434 4.051584 0.706444 1.892560 1.506141 0.775370 0.434871 -1.606840 0.205991 0.294205 2.675607 3.076238 0.062745 0.884083 0.960210 -1.134565 -0.720206
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -0.473930 1.073803 1.869549 0.750004 -0.299028 -1.164956 0.437549 0.212516 -0.511723 -0.316932 -0.397162 1.477059 -0.722431 0.940154 -0.534172 -0.665624 -1.882071 -2.557230 -0.144467 2.112304
wb_dma_ch_rf/always_5/if_1/block_1/if_1 1.730645 -0.692772 0.440029 0.777850 1.013433 -0.110679 -1.359559 -0.322418 -1.289784 -1.077294 -1.082610 -0.598495 -1.538129 1.346046 -1.087788 -0.382464 1.150195 0.782978 -0.746868 1.251568
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.600361 0.507572 -0.017090 1.062254 1.410981 -0.922620 2.006343 1.312696 0.056096 1.210104 -0.729297 3.798619 0.677129 0.741224 1.461038 -0.570548 -0.996975 -0.662880 0.404490 0.267283
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.455747 1.087457 1.792132 0.751082 -0.243639 -1.157786 0.479980 0.204296 -0.466073 -0.322455 -0.370781 1.453103 -0.664752 0.867152 -0.500539 -0.665495 -1.846066 -2.471388 -0.101980 1.988658
wb_dma_ch_rf/input_de_adr0_we -1.098342 -2.607973 -0.198965 -0.316204 -1.649771 -0.743960 1.000516 -0.287836 -0.276387 -1.177273 1.054883 1.000519 0.512175 -1.312416 0.859350 1.412090 0.864424 1.577548 0.912499 -0.277985
wb_dma_ch_sel/assign_161_req_p1 -0.483604 1.088912 1.862250 0.709915 -0.338730 -1.154524 0.389698 0.167829 -0.487011 -0.354473 -0.394957 1.386350 -0.687766 0.931716 -0.517510 -0.644943 -1.814868 -2.458380 -0.206455 2.051621
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 0.659807 -1.157475 -1.608723 0.566832 -3.490678 1.698562 0.068603 -1.606527 0.456847 -0.437054 -0.022684 0.824642 0.360501 2.311903 -0.106943 -0.254583 1.535667 -1.741207 -5.679626 2.873108
wb_dma_ch_sel/assign_129_req_p0 -1.298787 5.197946 -0.125761 -2.099406 -0.290044 1.978222 -0.426570 -2.477028 -0.297178 3.233008 -1.216218 -4.986975 0.154909 -1.209591 -0.643712 -0.896287 -1.487505 -0.778819 -1.080346 -2.339499
wb_dma_de/wire_de_ack 1.020838 -4.780523 -2.113964 0.839841 2.167882 -0.635242 1.599109 2.432591 -0.289826 -0.401753 -2.075687 1.700428 0.375365 0.453754 4.573921 1.494201 2.661501 1.945951 -0.464495 -0.578586
wb_dma_ch_arb -0.784330 0.542486 -1.345271 0.717000 -1.005084 1.251948 -0.035682 -1.128983 -0.954555 1.732303 -2.732501 1.311927 -0.670206 1.131975 -1.444993 -0.539966 -1.545781 3.465307 -4.668306 0.691777
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 1.749187 -0.806796 -1.031215 0.008571 1.489008 0.130974 1.001204 0.074420 -0.946695 1.277834 -1.189942 3.524261 0.150174 -0.027128 0.425897 -0.299637 1.236896 3.187467 0.262803 -0.522328
wb_dma_pri_enc_sub/always_3/if_1/cond -0.482749 1.053942 1.796141 0.731520 -0.216674 -1.148905 0.527986 0.214382 -0.475684 -0.280172 -0.380788 1.471870 -0.626225 0.852115 -0.466517 -0.678342 -1.852371 -2.465139 -0.041234 1.944858
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 2.261138 1.330263 -2.433287 1.446039 1.799598 1.774226 0.007592 -0.241171 1.579288 2.165339 -0.463180 1.518361 -0.511469 -0.302860 -2.670598 -2.379157 -0.521860 0.363823 0.591546 -2.535109
wb_dma/wire_de_txsz_we -0.204367 2.024140 -0.439183 -1.998114 2.609593 1.129617 0.033427 0.320846 0.346530 2.298458 0.080938 -5.179749 1.195580 -1.729467 2.758218 0.070536 0.063103 -3.257651 2.665829 -2.506072
wb_dma_ch_pri_enc/wire_pri16_out 0.578881 0.578155 -0.023120 1.062060 1.436650 -0.924769 2.034248 1.272840 0.060571 1.270051 -0.719006 3.775282 0.709250 0.737519 1.470958 -0.617804 -1.085675 -0.701843 0.385974 0.231744
wb_dma_ch_pri_enc 0.606884 0.547989 -0.035184 1.051544 1.480547 -0.945096 2.115081 1.327777 0.078366 1.308615 -0.720213 3.872843 0.745628 0.750175 1.519067 -0.634598 -1.085587 -0.707360 0.427555 0.204810
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 0.746028 0.374628 -1.588319 0.046366 1.877178 1.102003 1.261024 0.087071 0.718978 1.286182 -0.110887 0.766336 0.877507 -0.661430 -0.033242 -0.743517 -0.468414 0.424867 0.779072 -2.811658
wb_dma_ch_rf/always_11/if_1/if_1/cond -0.846612 5.342162 -0.033945 -1.962431 0.905071 1.054131 2.448430 -1.181768 0.303333 2.610942 -0.931900 0.698319 1.149281 0.066989 0.139159 -1.802975 -2.575638 -1.357341 -1.235867 -2.942308
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.193769 1.772795 -0.667807 -2.519516 -3.243537 1.028426 1.002498 -3.702463 -0.898691 3.440723 -0.033677 -2.693393 1.196964 -1.197757 0.952376 1.112473 -1.217219 2.919686 -1.037351 0.415741
wb_dma_ch_pri_enc/wire_pri7_out 0.587276 0.492859 0.015645 1.107322 1.414911 -0.993356 2.066624 1.331047 0.042153 1.240672 -0.696373 3.896418 0.744952 0.710572 1.568228 -0.566192 -1.053756 -0.682556 0.471469 0.291379
wb_dma_ch_sel/always_6/stmt_1/expr_1 -1.270039 -3.514445 -3.199765 0.723740 2.159376 -0.141475 0.561081 2.376760 -1.163550 1.292631 -1.325716 2.112288 1.841719 -1.048007 4.613940 1.960278 3.096474 1.624620 1.184539 0.583974
wb_dma_wb_if/wire_mast_err -1.646872 1.938442 -0.497359 -1.844064 -0.822222 -0.572663 3.751368 -0.374978 -0.164649 1.736683 -0.161618 3.386319 2.140246 -0.654179 2.952632 0.275544 -0.618022 1.428066 -0.693062 -2.167470
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 1.197175 4.068127 -2.341305 -0.203785 2.515294 1.453451 -2.236499 1.777353 -0.304109 2.516430 -2.911809 -1.478399 -0.100479 -0.390263 1.350889 -1.229527 2.775967 -1.657800 -1.226915 -1.458731
wb_dma_wb_if/input_wb_cyc_i -0.351943 -1.490412 2.357546 -2.548817 0.849967 1.083368 -1.456129 -4.220284 -4.055190 0.660118 -3.475412 -5.518781 -2.398763 2.454055 -0.654245 0.402543 0.430669 -0.602034 -3.129431 4.555850
wb_dma_ch_sel/assign_97_valid -2.542384 3.357091 -1.960436 -1.145046 -3.423673 1.171157 -3.535798 0.523399 -1.007589 -0.293404 2.211540 -3.107746 4.562627 -1.649557 1.505929 4.043568 5.504907 3.136129 -2.455945 -0.688010
wb_dma/wire_mast0_drdy 2.373410 -1.636304 -1.544343 1.361747 1.829947 1.235194 0.403626 -1.807494 -2.230513 -0.329209 -0.778320 -0.319549 1.718593 1.492115 1.699015 1.327025 5.569349 -2.892491 -1.361096 0.353533
wb_dma_ch_pri_enc/wire_pri8_out 0.611733 0.569331 -0.001060 1.083263 1.463535 -0.945744 2.061702 1.331724 0.072133 1.263973 -0.709187 3.799097 0.734514 0.687067 1.503177 -0.633155 -1.044360 -0.720238 0.460468 0.180585
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.560386 0.550341 -0.053200 1.106079 1.517222 -0.960783 2.239140 1.327433 0.105085 1.386871 -0.705909 4.034601 0.845996 0.695969 1.609868 -0.622694 -1.168710 -0.700601 0.548628 0.126687
wb_dma_wb_if/wire_pt_sel_o 0.806903 -1.042404 2.251839 -0.653220 2.864143 0.636997 -1.522482 -0.584627 -3.445257 -1.039913 -2.744356 -2.037963 -0.374140 3.449621 -1.039624 -0.382053 -0.796998 -1.194290 -5.137025 5.009875
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -0.482380 1.060682 1.813522 0.746751 -0.299228 -1.152246 0.471228 0.188285 -0.495393 -0.296838 -0.358800 1.440130 -0.641250 0.854558 -0.469343 -0.619957 -1.780674 -2.426594 -0.139225 1.993132
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.672641 -0.885375 -0.954544 0.019442 1.405541 0.045937 1.065813 0.113988 -0.998596 1.245780 -1.174506 3.736089 0.191521 -0.044786 0.422787 -0.248230 1.211967 3.333491 0.377907 -0.332893
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.601503 0.600380 0.060416 1.104279 1.470373 -0.948197 2.042417 1.284114 0.072783 1.255627 -0.769819 3.867424 0.645824 0.787536 1.431578 -0.673022 -1.163720 -0.854241 0.362529 0.293163
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 0.487984 1.608804 -0.809474 2.740537 -0.997626 -0.041623 -2.345617 -1.938512 0.171305 2.524772 -1.159655 -0.164900 -2.346798 0.100022 -2.725805 -1.348967 0.576860 0.184542 0.622353 1.136832
wb_dma_ch_pri_enc/wire_pri22_out 0.549093 0.588215 -0.008375 1.121284 1.470116 -0.977367 2.147860 1.353123 0.093127 1.344899 -0.723056 3.961541 0.769272 0.729014 1.585416 -0.596996 -1.110129 -0.704896 0.468453 0.269027
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.813335 -1.082565 -1.000507 0.118645 1.495977 0.039467 1.063228 0.110423 -0.973383 1.207948 -1.204201 3.864810 0.122661 -0.003640 0.397531 -0.266146 1.271608 3.426559 0.388407 -0.368305
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.318973 1.438502 -0.450582 -3.070242 -2.352912 0.346230 1.682872 -1.748460 -0.146812 0.643678 0.661461 -0.662624 1.478842 -1.528478 1.526861 0.972892 0.444489 2.163311 -0.893910 -2.441169
wb_dma_ch_sel/assign_143_req_p0/expr_1 -1.087192 1.808871 -0.549890 -0.923614 -1.667663 -0.916015 0.588191 -1.284504 -0.625437 1.420192 -0.635608 -0.785633 0.596504 -2.337856 2.577585 1.364032 2.670684 1.687189 0.447507 -3.361923
wb_dma_ch_sel/assign_135_req_p0 -1.032896 1.822029 -0.415731 -1.010906 -1.650173 -0.931926 0.597626 -1.220081 -0.638737 1.220555 -0.599281 -0.900499 0.535855 -2.408130 2.473938 1.329178 2.568684 1.517269 0.544849 -3.403250
wb_dma_ch_sel/wire_gnt_p0_d -1.139918 -0.756123 -3.882708 0.137442 -0.657817 2.622584 0.242393 -2.146743 -0.598652 3.536257 -2.880813 1.441186 0.033450 1.240922 -0.902448 -0.286585 -0.453175 7.103935 -4.971359 0.026958
wb_dma_de/assign_20_adr0_cnt_next 1.647551 -0.243163 0.545459 -0.855530 -0.310581 0.198783 0.540281 0.343678 1.292928 -0.355238 3.102572 -1.643792 2.277942 0.550002 1.559880 0.728759 -0.341126 -0.531017 -0.378740 -0.413801
wb_dma_wb_if/inst_check_wb_dma_wb_if 1.202785 -0.806603 1.652903 0.024134 1.972391 0.323231 -1.452172 -0.990266 -2.753207 -2.210977 -2.393622 -0.810238 -0.897162 1.760996 -2.333109 -0.476577 0.493766 -0.495750 -4.163101 1.555017
wb_dma_ch_sel/assign_153_req_p0 -0.912526 1.775714 -0.320971 -0.947638 -1.713856 -0.985735 0.436253 -1.237002 -0.705219 1.060272 -0.674742 -0.952586 0.464545 -2.277894 2.403216 1.351613 2.738410 1.490470 0.337667 -3.275298
wb_dma_de/assign_82_rd_ack/expr_1 0.569182 3.072289 0.482721 -1.221675 2.729696 0.544125 0.605397 0.961386 -0.774794 1.343353 -1.712823 -1.321651 0.915308 1.090815 2.475228 -0.604808 -0.171427 -3.592443 -1.197920 -0.299633
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 -0.352213 0.411244 0.432363 -1.386093 1.140448 -0.208270 1.334349 0.748496 -1.044163 -0.088671 -0.742699 -0.457162 1.239316 -0.040833 3.118171 0.786406 0.786927 -2.164661 -0.538475 -0.451551
wb_dma_de/reg_de_csr_we 2.507651 -0.583446 -1.473168 -2.129363 4.127041 1.434527 2.948015 0.542596 1.974639 3.541970 -0.874946 -2.226053 1.868808 3.849503 5.544317 -0.180689 -0.822317 1.858837 -2.155948 -1.317341
wb_dma/wire_wb0_ack_o 0.928347 -1.100043 0.746497 1.239496 0.378406 0.110346 -0.195763 -2.158817 -1.503812 -0.477386 -3.525957 -0.829679 -3.313975 1.694400 -0.073946 -0.090549 0.835269 -1.557492 -1.405822 0.726985
wb_dma_ch_sel/always_9/stmt_1/expr_1 1.052986 -0.496862 -1.846836 0.409842 1.804808 0.143057 1.712486 1.151034 0.582896 1.657611 -0.334888 2.518677 1.417089 -0.152719 2.118836 0.020514 0.692823 1.710269 0.603606 -1.774853
wb_dma_ch_pri_enc/wire_pri23_out 0.568691 0.563273 0.076785 1.132069 1.485551 -1.001552 2.072568 1.357309 0.051974 1.213959 -0.762529 3.900262 0.672094 0.771193 1.483846 -0.646377 -1.123490 -0.827619 0.403497 0.329020
wb_dma_ch_sel/assign_103_valid -0.076359 1.430372 -0.433906 -2.432022 -0.803313 -0.209370 1.673876 0.312356 0.033299 -0.415845 0.171769 -0.241294 1.515239 -2.230484 2.678884 1.004813 2.007156 1.160423 -0.293424 -4.572024
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 0.144441 -1.961653 1.641425 -0.106252 -1.848181 -1.508741 -0.682996 0.731836 -0.579507 -3.626321 0.866243 -1.129121 -0.755537 -1.895815 0.144310 1.425528 1.732777 -1.114774 0.990131 -0.685519
wb_dma_rf/wire_ch1_txsz -0.072887 -1.624865 0.664811 1.308307 1.936933 -0.846346 0.097175 1.442855 -1.256274 0.771865 -1.068790 1.218444 0.336420 2.615596 2.559146 0.470455 -0.183130 -2.325786 -0.307269 5.059391
wb_dma_de/always_23/block_1/stmt_13 -3.221852 -2.021296 -1.335711 1.762272 0.684798 -1.330879 -2.945851 4.841478 -1.967676 -3.244935 -1.012996 0.398933 1.558504 -1.831712 2.988342 3.249001 3.518995 -1.064866 -0.555159 0.803447
wb_dma_de/always_23/block_1/stmt_14 2.596394 6.133250 1.371590 -5.532698 -1.395450 1.270823 0.105122 -0.802428 2.430946 -3.211470 0.942466 -1.393643 -1.375507 0.306845 -2.833352 -3.264088 0.067772 -3.365683 -3.945404 -6.419837
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 1.996456 4.090759 -0.309986 0.114365 2.409320 1.193217 -0.701583 0.642220 0.108643 2.155551 -1.866183 -0.690101 -0.430394 1.241600 -0.237825 -2.201123 -0.176990 -3.620351 -1.171613 -0.106214
wb_dma_ch_rf/assign_25_ch_adr0_dewe -1.178567 -2.584481 -0.233340 -0.304685 -1.636960 -0.773191 1.091796 -0.239455 -0.190458 -1.109673 1.131128 1.042638 0.626857 -1.423913 0.928311 1.418579 0.795213 1.623272 1.031405 -0.416914
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 0.580911 0.582199 0.029498 1.105430 1.470437 -0.956492 2.117635 1.345964 0.067142 1.241589 -0.753335 3.901572 0.680243 0.757420 1.460353 -0.647047 -1.134492 -0.808581 0.466392 0.293658
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 1.033811 3.921216 -0.172644 -2.118811 0.711433 0.442837 0.658913 0.655037 0.243315 0.704385 -0.916455 -1.148387 1.009881 -0.913294 1.939449 -0.349429 1.270000 -0.376773 -1.231635 -4.121195
wb_dma_ch_rf/input_ch_sel 5.306326 -4.378174 1.107591 -1.085509 -0.938559 -1.279741 2.579458 1.836781 -1.050570 -2.809702 -3.190799 0.471803 -3.094603 -0.451692 1.992630 -0.180770 2.521923 -0.698556 -1.442271 -0.974329
wb_dma_ch_sel/always_45/case_1/stmt_2 1.539177 1.024331 -0.843039 1.465832 -0.102281 0.700934 -1.319185 -0.303822 0.843326 0.909693 -0.391281 0.717113 -1.415273 0.365205 -2.663516 -1.696895 -0.038524 -0.043976 -0.193981 0.267192
wb_dma_ch_pri_enc/wire_pri4_out 0.595901 0.575578 0.054337 1.134572 1.496887 -1.014918 2.142467 1.387519 0.067871 1.316697 -0.713669 3.989401 0.702281 0.755474 1.575080 -0.626278 -1.153444 -0.835618 0.475312 0.280311
wb_dma_ch_rf/wire_ch_txsz_we 1.319224 4.039866 -2.449615 -0.095337 2.606184 1.613610 -2.281249 1.766887 -0.260392 2.564950 -3.024461 -1.377741 -0.213029 -0.331678 1.135136 -1.351935 2.717875 -1.625620 -1.317261 -1.467169
wb_dma_de/assign_70_de_adr1/expr_1 1.519281 1.045192 -0.869800 1.399017 -0.096201 0.702417 -1.230755 -0.299824 0.854124 0.966287 -0.384564 0.725180 -1.322821 0.318291 -2.573294 -1.643694 -0.052088 -0.053750 -0.167581 0.172662
wb_dma_ch_sel/assign_116_valid 0.097820 1.385451 -0.424629 -2.313686 -0.705749 -0.187399 1.589198 0.378059 0.027096 -0.515519 0.095128 -0.152672 1.425991 -2.136337 2.505734 0.918088 2.011155 1.047753 -0.361003 -4.462144
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 -1.375294 -1.651640 -2.426152 0.468756 -0.080644 -1.235258 1.349289 2.164648 -0.546033 0.677997 -0.803210 4.008435 1.521533 -2.405004 3.633454 1.571859 2.655891 2.784193 1.318407 -1.606164
wb_dma_ch_rf/always_22/if_1/if_1/cond 1.612918 -0.257228 0.594541 -0.825204 -0.301337 0.165945 0.560088 0.376432 1.290216 -0.382316 3.097679 -1.687828 2.255304 0.562780 1.552534 0.722617 -0.321799 -0.575710 -0.402979 -0.369072
wb_dma_wb_mast/wire_wb_addr_o -2.123004 0.613063 -0.142114 0.294892 -1.066429 0.738096 -0.705939 -2.137992 -0.683872 3.096705 -0.564171 -2.388677 -0.269668 0.154424 -0.509393 0.136223 -1.782190 0.741676 0.091713 2.772902
wb_dma_ch_rf/reg_ch_csr_r2 -0.947267 5.334575 -0.022025 -2.004187 0.776091 0.966382 2.392899 -1.218159 0.225228 2.559759 -0.984242 0.692378 1.067792 0.080127 0.145125 -1.782287 -2.534348 -1.366791 -1.339724 -2.851253
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -2.944213 1.055542 -0.023894 1.322192 1.282318 -0.534513 -2.068422 1.375307 -1.213303 -2.040040 -1.734108 0.830729 -0.068021 0.349919 -1.633711 0.931989 -0.707479 1.087345 -2.202025 -1.112145
wb_dma_ch_sel/assign_11_pri3 0.772036 0.392328 -1.651426 0.062922 1.960627 1.116652 1.287901 0.095354 0.743248 1.320903 -0.125990 0.843527 0.877430 -0.670231 -0.014096 -0.795658 -0.420251 0.480872 0.778854 -2.871538
wb_dma_de 1.512489 -0.400070 -0.147134 0.190761 -3.254496 0.109001 -0.868848 -0.529599 -0.306400 -1.517682 -0.840671 -0.005389 -0.917969 1.431736 0.027801 -0.131613 2.674172 -1.330761 -4.402732 2.083106
wb_dma_wb_slv/wire_wb_data_o 1.039366 -0.868297 1.546176 -3.023510 -3.707819 2.126727 0.119223 -2.471421 0.055930 -1.023489 0.926542 -1.883208 -2.059838 1.467921 -3.448659 -1.218279 -0.773652 -3.034708 -1.369864 4.185972
wb_dma_inc30r/always_1/stmt_1 -2.545136 3.202945 -1.903864 1.085353 -1.351499 2.967372 -4.139815 2.589789 0.382863 0.423697 0.887881 -1.316227 2.293909 -0.255111 -4.122225 0.706963 -2.281411 3.521387 -3.308340 2.108474
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.457996 1.077206 1.884684 0.738614 -0.283274 -1.159218 0.468703 0.216225 -0.475520 -0.345700 -0.401367 1.428764 -0.719696 0.916679 -0.493309 -0.642650 -1.854753 -2.499300 -0.148725 2.071698
wb_dma_ch_sel/assign_127_req_p0 -0.558678 4.383884 -2.021510 -2.757787 1.166339 2.138833 2.167317 -1.326332 0.852256 3.155935 -0.478121 -0.557980 2.003291 -0.988486 0.854557 -1.115806 -0.812125 1.219796 -1.014367 -5.140970
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 0.591996 0.511458 -0.047250 1.116908 1.481873 -0.914652 2.126400 1.328555 0.114501 1.318618 -0.678691 3.869705 0.777755 0.686436 1.549483 -0.614724 -1.035512 -0.665686 0.540069 0.156677
wb_dma_ch_sel/assign_94_valid -5.624206 1.037203 -0.890840 2.655801 0.234518 -1.521427 -1.997687 0.932707 -1.799978 -1.352728 -2.597187 0.341488 0.173418 -1.232525 2.629382 1.443487 1.932102 -4.675986 -1.248408 0.129705
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 0.748906 4.978318 -0.767075 0.594484 2.120235 0.400853 -1.894562 2.016545 -0.763686 2.244951 -3.343369 -0.008044 -0.778935 0.369454 0.843507 -1.784544 1.207156 -3.774896 -1.390299 0.439964
wb_dma_ch_pri_enc/wire_pri12_out 0.575712 0.533600 0.082999 1.085512 1.422326 -0.977682 2.059119 1.329490 0.061220 1.215034 -0.737974 3.888724 0.687281 0.785277 1.494056 -0.605635 -1.083221 -0.771338 0.385430 0.315247
wb_dma_ch_rf/always_20/if_1/block_1 0.670449 -1.192562 1.803365 -3.714041 -4.001150 -0.421748 -0.911392 0.077879 -1.097548 -4.306826 1.620942 1.658307 0.049627 0.664770 -0.833441 1.351535 2.112716 4.044955 -4.000698 1.556017
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.684479 -0.846733 -0.884667 0.015910 1.399594 0.052726 0.932040 0.014944 -1.003184 1.134035 -1.189456 3.510262 0.112988 -0.015258 0.342511 -0.253964 1.208372 3.149401 0.290368 -0.333258
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 -0.622720 4.524445 -0.347558 -1.728813 0.655076 0.185609 2.810075 -0.164593 0.096362 2.920725 -1.213108 2.350741 1.731479 0.543776 2.286184 -0.973394 -1.281485 0.065058 -1.600906 -1.984172
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 1.272608 0.636283 1.904548 0.156571 -0.176483 -0.802350 -1.730296 1.063094 -0.332252 -2.603394 -0.174961 -2.161000 -1.329103 -0.610649 -0.776359 0.023634 0.893771 -2.867166 0.070393 -0.438870
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 3.324995 -2.118403 -0.705572 0.569930 1.800255 -0.524123 2.771395 1.317100 1.392038 -0.156266 -1.115475 2.145838 -0.032207 1.412197 2.323035 -0.289552 0.440563 2.156770 -1.010753 -2.771417
wb_dma_wb_if/input_slv_din 0.986003 -0.860817 1.500721 -3.036882 -3.828580 2.159417 0.118548 -2.547648 0.018420 -0.961287 0.959865 -1.892353 -1.997670 1.484670 -3.438461 -1.169732 -0.726628 -2.893361 -1.406955 4.318979
wb_dma_ch_sel/assign_94_valid/expr_1 -5.401370 1.030144 -0.823298 2.521076 0.154642 -1.371543 -2.142897 0.804793 -1.819571 -1.484786 -2.601400 0.189163 0.121602 -1.035972 2.320023 1.401067 1.966201 -4.519785 -1.535283 0.360556
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 -0.831461 2.463086 1.824705 -1.922296 -1.681765 -2.071286 -0.008416 1.206853 0.059265 0.624417 0.546825 -2.475043 0.571046 -1.853159 4.057724 1.313633 1.266389 -1.274846 1.816437 -0.589677
wb_dma_de/always_21 0.062150 -4.725011 -2.842306 0.278366 2.395103 0.631296 1.850808 0.984361 -0.306645 1.134729 0.193780 1.523536 2.254824 -0.225895 3.678900 1.717117 1.932198 2.041932 1.365276 -0.064279
wb_dma_de/always_22 1.013150 0.093077 -0.482705 -0.158271 -3.593604 -0.240638 -0.027059 -0.582701 1.428172 -1.098418 -0.736769 -0.929469 -1.275831 2.095778 1.434327 -0.597780 2.320181 -3.153347 -4.570524 0.969852
wb_dma_de/always_23 0.772343 0.097653 -0.507047 -0.191515 -3.710773 -0.224336 0.094726 -0.655285 1.391973 -1.150093 -0.571412 -0.968023 -1.084938 1.851135 1.473948 -0.520932 2.230479 -3.314906 -4.502860 0.716934
wb_dma_ch_pri_enc/wire_pri1_out 0.522636 0.585221 -0.017405 1.081092 1.380417 -0.962888 2.070553 1.264484 0.046240 1.255193 -0.722372 3.795594 0.711489 0.694544 1.511163 -0.593132 -1.070776 -0.686745 0.454667 0.205251
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.473443 1.057874 1.783766 0.692366 -0.269136 -1.148538 0.475932 0.205416 -0.477282 -0.312276 -0.381883 1.423743 -0.667581 0.844172 -0.460912 -0.657176 -1.797815 -2.444208 -0.085524 1.972924
wb_dma_de/assign_78_mast0_go -0.434005 1.040270 1.784714 0.727248 -0.238755 -1.175555 0.505782 0.241222 -0.452002 -0.282591 -0.402569 1.495728 -0.648783 0.861225 -0.471577 -0.646198 -1.873857 -2.476309 -0.065610 1.978744
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -1.116539 0.561598 0.079383 1.375116 -0.934665 -0.764972 -1.146554 -1.712998 -0.725070 1.660991 -0.771055 -0.934610 -1.049485 -0.311075 -0.253686 0.317378 0.566399 0.255532 0.941859 1.000177
wb_dma_de/wire_dma_done -1.832272 1.171146 -0.377796 0.192393 1.386384 -1.100606 0.531091 3.733321 -0.766097 -2.296160 -2.480309 0.938452 1.142783 -0.369879 3.309587 1.293322 0.728851 -1.594781 -2.900738 -2.760329
wb_dma_ch_sel/assign_150_req_p0/expr_1 -0.947913 1.942457 -0.362435 -0.935461 -1.585730 -0.881823 0.428228 -1.280094 -0.648366 1.092603 -0.700101 -1.191383 0.436241 -2.387409 2.267436 1.215734 2.541549 1.263359 0.376743 -3.466390
wb_dma_rf/input_wb_rf_adr -1.511609 2.238569 4.760889 -2.696439 -5.286450 -3.468315 -3.266970 2.028396 -2.071460 -1.212460 -2.288033 -2.051068 -3.192930 1.155181 2.295382 1.140496 1.133934 -0.166891 -2.590852 7.549094
wb_dma_wb_if 1.585063 -1.250535 2.279557 0.241193 0.425666 -0.528715 -2.338398 -2.708644 -2.089306 -2.314526 -2.583161 -1.716047 -2.914345 4.516197 -1.414323 -0.125039 1.992800 0.136678 -5.400606 3.364753
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 2.571819 -0.853509 -1.549627 -2.062737 4.410830 1.502430 2.943214 0.649933 2.008094 3.648842 -0.825890 -2.337620 2.006331 4.096875 5.831552 -0.123914 -0.783419 1.842090 -2.110939 -1.069604
wb_dma_ch_pri_enc/wire_pri25_out 0.516845 0.541741 -0.104548 1.057040 1.458044 -0.988155 2.165723 1.348513 0.085152 1.406925 -0.667580 3.946459 0.842465 0.688063 1.729725 -0.565624 -1.063545 -0.605908 0.500596 0.160280
wb_dma_wb_mast/reg_mast_cyc -0.490403 1.106366 1.855324 0.752148 -0.262923 -1.164473 0.502378 0.232689 -0.461383 -0.288586 -0.399500 1.474915 -0.688395 0.905289 -0.505285 -0.678940 -1.857391 -2.491906 -0.110336 2.063373
wb_dma_ch_rf/input_wb_rf_we 2.984573 1.296872 0.715284 -0.404563 -0.723907 0.110345 -3.455432 0.787467 -2.355822 -0.772947 -1.783504 -1.326785 -1.550852 3.192848 -1.696785 0.056353 2.827490 2.469391 -4.266600 3.937203
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond 0.615251 -1.155353 1.697235 -3.774956 -3.991676 -0.325456 -0.933345 0.040770 -1.040339 -4.167421 1.716444 1.611730 0.179333 0.691565 -0.871333 1.381383 2.003197 4.253610 -4.029801 1.552110
wb_dma_de/always_6/if_1 0.688860 5.002858 -0.803466 0.618728 2.171257 0.332409 -1.722561 2.032281 -0.711467 2.435171 -3.286937 0.215464 -0.686106 0.288048 1.008868 -1.794831 1.105066 -3.707703 -1.171057 0.459047
wb_dma_wb_slv/always_4/stmt_1 -1.219654 -0.203121 1.628677 -1.761612 -4.560071 -2.940940 -3.316810 -1.219466 -0.968885 1.353485 0.836899 -3.162054 -0.901925 1.398635 5.172092 2.359492 6.616787 2.164496 1.369318 7.544894
wb_dma_de/assign_3_ptr_valid 4.564384 -0.895642 -1.445329 1.876797 1.442002 0.176475 1.358374 0.896688 2.150537 0.739457 -1.378451 2.649832 -1.376971 1.569474 -0.324318 -1.825714 0.442781 1.971915 -1.095489 -2.480258
wb_dma_wb_mast/input_pt_sel -1.165913 -1.291036 0.634500 -0.562437 2.911022 1.267602 0.739673 0.679024 0.191101 3.553125 0.489436 -2.834614 1.632506 3.850563 2.693823 -0.102944 -4.670414 -2.526865 -0.210580 6.737904
wb_dma_ch_pri_enc/wire_pri15_out 0.621944 0.548837 -0.019286 1.109006 1.536123 -0.947582 2.133375 1.328433 0.113067 1.323551 -0.734100 3.896141 0.737289 0.717556 1.507396 -0.627913 -1.146295 -0.792256 0.473405 0.155413
wb_dma_wb_slv/input_wb_we_i -2.503265 0.721308 2.521919 -1.614139 -2.960033 -2.819513 2.365304 -1.579927 1.553350 4.090379 4.675235 -3.171340 2.910991 0.027269 6.152235 2.170565 -2.748750 -0.969508 3.490845 2.634099
wb_dma_de/reg_tsz_cnt_is_0_r 0.853260 3.008084 -0.947605 -2.296916 3.160075 2.581165 -0.430908 -0.236375 -0.177293 1.117527 -1.209647 -4.641294 0.935082 -0.178924 0.873301 -0.757866 0.565057 -2.742204 -1.088901 -3.222458
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 0.782862 5.442468 0.990714 -3.494565 2.117772 0.577417 -0.672668 3.701266 3.035397 -0.660001 2.736664 -1.797156 2.925025 2.943717 2.214402 -0.772132 -1.533462 -3.798266 -2.528979 -1.433013
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 0.581824 0.558760 0.102883 1.078539 1.347961 -0.999178 1.998545 1.302728 -0.007485 1.170897 -0.760431 3.852843 0.676792 0.783117 1.521663 -0.553482 -0.999899 -0.720771 0.302767 0.431637
wb_dma/wire_mast1_drdy -0.498963 2.611013 1.250412 -0.572774 -0.440931 -0.874889 1.203640 0.225057 -0.813376 0.256289 -1.487801 2.556142 0.053617 1.795777 0.938367 -0.573709 -0.936113 -0.609690 -2.771751 1.289208
wb_dma_ch_rf/wire_ch_csr_we 2.531473 1.027934 -0.518079 -2.335893 -3.214208 2.109977 -1.148792 -0.030299 -0.984949 0.333057 -0.091292 -1.142124 0.531445 2.448501 -0.837722 0.393208 2.541979 1.335669 -5.138392 3.618199
wb_dma_ch_pri_enc/inst_u9 0.581950 0.519858 0.015245 1.087308 1.439159 -0.978596 2.066741 1.306690 0.059281 1.244475 -0.728483 3.866427 0.725746 0.712727 1.528775 -0.607892 -1.066343 -0.762382 0.446060 0.261288
wb_dma_ch_rf/assign_8_ch_csr 2.423834 -0.631412 1.471381 -1.662210 -3.376244 1.457586 -0.982342 -1.666539 -1.745486 -2.567426 -1.653074 -2.376790 -1.803193 2.067470 -1.102508 0.206270 2.859739 -1.036330 -5.380762 3.401524
wb_dma_ch_rf/wire_this_ptr_set 3.261906 -1.947181 -0.828103 0.576935 1.870450 -0.415420 2.790214 1.297933 1.444804 -0.024641 -1.082671 2.149251 0.079097 1.315744 2.264248 -0.328582 0.383747 2.151856 -0.903507 -2.879410
wb_dma_ch_pri_enc/inst_u5 0.522387 0.566421 0.097284 1.059026 1.311755 -1.031477 2.023001 1.277680 0.018032 1.193618 -0.701263 3.861731 0.680494 0.788977 1.513097 -0.618629 -1.088140 -0.769882 0.398950 0.437086
wb_dma_ch_pri_enc/inst_u4 0.573131 0.604181 -0.028546 1.086666 1.491127 -0.922977 2.125840 1.349606 0.107445 1.338059 -0.678024 3.887404 0.741356 0.689079 1.513468 -0.650467 -1.168036 -0.749043 0.539689 0.181157
wb_dma_ch_pri_enc/inst_u7 0.640427 0.560025 -0.023480 1.075080 1.423064 -0.889128 2.040516 1.276207 0.031960 1.257611 -0.738069 3.801897 0.703406 0.755813 1.458267 -0.599273 -1.020376 -0.701746 0.345328 0.266275
wb_dma_ch_pri_enc/inst_u6 0.558392 0.568035 -0.021412 1.066492 1.471702 -0.927534 2.100429 1.312796 0.089315 1.289851 -0.730878 3.811017 0.744435 0.710378 1.544355 -0.597242 -1.081324 -0.765173 0.469344 0.217206
wb_dma_ch_pri_enc/inst_u1 0.546135 0.537485 0.034680 1.134740 1.446683 -0.976430 2.105202 1.358206 0.051246 1.292999 -0.693544 3.888486 0.712426 0.716122 1.560327 -0.612207 -1.076576 -0.743578 0.473268 0.315997
wb_dma_ch_pri_enc/inst_u0 0.582663 0.555276 -0.009544 1.071678 1.461679 -0.927999 2.065667 1.265556 0.052843 1.260344 -0.682357 3.769683 0.719186 0.723343 1.497958 -0.634450 -1.084426 -0.779912 0.434081 0.249016
wb_dma_ch_pri_enc/inst_u3 0.573993 0.592506 0.022909 1.111927 1.478621 -0.967677 2.065572 1.350205 0.049837 1.324705 -0.725635 3.881681 0.770366 0.705384 1.561114 -0.597113 -1.100919 -0.761452 0.481438 0.233277
wb_dma_ch_pri_enc/inst_u2 0.528724 0.585255 -0.007406 1.068107 1.438748 -0.941126 2.093791 1.330370 0.108994 1.313080 -0.693022 3.818206 0.766757 0.673550 1.566623 -0.597242 -1.052080 -0.737022 0.471342 0.177675
wb_dma/wire_de_start -5.466007 1.222885 -0.795722 2.657888 0.303255 -1.382083 -2.130926 0.832710 -1.788732 -1.421604 -2.721627 0.250362 0.003880 -1.130744 2.274942 1.248869 1.899386 -4.844145 -1.406100 0.145675
wb_dma_ch_sel/assign_130_req_p0/expr_1 -1.322578 5.209051 0.003786 -2.188924 -0.305513 1.944267 -0.472015 -2.405016 -0.252738 3.207874 -1.112073 -5.096504 0.256041 -1.212523 -0.564715 -0.817894 -1.559525 -0.859890 -0.974208 -2.253003
wb_dma_rf/wire_ch_stop -1.673860 1.832142 -0.561814 -1.873232 -0.805325 -0.600769 3.808333 -0.355632 -0.070783 1.766108 -0.059598 3.410675 2.229546 -0.814648 3.020689 0.330010 -0.577941 1.521954 -0.468547 -2.303654
wb_dma/wire_mast0_dout 0.978559 -2.565564 2.029248 0.520504 0.658137 -1.024503 -2.235298 -1.479442 -0.723803 -2.589454 -2.159442 -2.883927 -3.119052 3.833224 0.776091 1.168280 1.730569 0.995809 -4.013990 1.698353
wb_dma_ch_rf/input_de_adr0 0.971364 -1.626547 2.643142 -4.073702 -3.044928 -0.894625 -0.191201 -0.542621 -1.511580 -6.111805 1.054892 2.101078 -1.150408 0.660661 -1.650372 0.527934 2.118715 1.113692 -3.544590 0.234205
wb_dma_ch_rf/input_de_adr1 1.568147 1.135053 -0.904885 1.382787 -0.113928 0.758307 -1.262413 -0.336028 0.869770 0.996424 -0.379962 0.730746 -1.405869 0.344637 -2.699763 -1.755780 -0.100391 -0.029133 -0.234727 0.182051
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.513704 1.091018 1.748868 0.737159 -0.172080 -1.126945 0.566030 0.250859 -0.438065 -0.208026 -0.375950 1.584614 -0.588188 0.781838 -0.405608 -0.667099 -1.894902 -2.458269 0.002487 1.848947
wb_dma_wb_if/input_wbs_data_i 1.032638 -2.588074 1.952688 0.602115 0.836850 -0.930719 -2.307498 -1.372888 -0.703579 -2.493122 -2.128958 -2.993176 -2.979172 3.915758 0.848929 1.118580 1.752347 0.834960 -4.022378 1.833430
wb_dma_de/reg_tsz_dec 0.159134 2.610534 0.505925 -2.328672 1.412292 1.537439 -1.520064 -0.267611 -0.872701 -0.041723 -1.100683 -5.230791 0.182280 0.472162 0.979797 -0.009272 1.021203 -3.050549 -1.880674 -0.567341
wb_dma_ch_sel/input_ch0_am0 1.607520 -0.224936 0.574983 -0.846885 -0.279794 0.188812 0.528367 0.381126 1.339286 -0.390518 3.124220 -1.684191 2.270459 0.572595 1.499881 0.684408 -0.381990 -0.644458 -0.349141 -0.362158
wb_dma_ch_sel/input_ch0_am1 -2.338735 1.188812 -1.337450 0.889821 0.415734 0.454512 -0.767952 1.473553 0.131841 -0.851539 0.191571 1.054767 1.579990 -0.814666 -0.866298 0.576831 -0.707026 0.431226 -1.144072 -1.883434
wb_dma_ch_sel/assign_162_req_p1 -0.455867 1.075395 1.846551 0.754960 -0.286632 -1.175861 0.451596 0.194430 -0.483606 -0.334803 -0.380537 1.440428 -0.668698 0.901258 -0.512119 -0.650329 -1.839276 -2.470889 -0.128948 2.002398
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 0.917673 -1.437911 -2.503353 0.273708 4.220493 2.337568 0.337671 0.215538 0.080836 1.910174 -0.661626 -1.202629 1.201592 0.688473 0.751756 -0.435394 0.055050 -0.744622 0.596366 -0.701036
wb_dma_rf/wire_ch5_csr 1.629171 -0.052467 1.090245 1.050330 -0.127637 0.692134 -2.647440 -1.078115 -1.949266 -2.146189 -1.125117 -2.236642 -0.196901 2.314152 -0.871196 1.468535 2.667315 0.999982 -4.459128 1.811992
wb_dma_ch_rf/wire_ch_am1_we -3.088251 1.110178 -0.089092 1.502075 1.431380 -0.582040 -2.085059 1.514555 -1.233770 -2.136448 -1.763796 0.971584 0.015271 0.235566 -1.755956 0.916656 -0.820293 1.012929 -2.126730 -1.386223
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.468650 1.074348 1.826484 0.700951 -0.329395 -1.120322 0.466281 0.198453 -0.496667 -0.325878 -0.390670 1.391943 -0.642042 0.867130 -0.487947 -0.627471 -1.823825 -2.430407 -0.146516 1.988289
wb_dma_ch_rf/always_2/if_1/if_1/block_1 4.635608 -0.963243 -1.560593 2.015873 1.588395 0.179840 1.416507 0.985246 2.179878 0.818774 -1.405858 2.772852 -1.365485 1.653315 -0.309414 -1.859301 0.388223 2.084150 -1.066794 -2.483248
wb_dma_inc30r/wire_out 0.217875 1.797863 -0.676495 -0.275472 -1.547110 3.017665 -3.176980 0.711659 -0.433362 -1.271459 1.007322 -0.171426 1.420276 1.328720 -4.762117 -0.294239 -1.964361 2.893819 -5.986427 2.241205
wb_dma_ch_pri_enc/reg_pri_out 0.582059 0.557269 0.021816 1.106026 1.479301 -1.011939 2.125351 1.317408 0.071523 1.263811 -0.762742 3.906369 0.688387 0.719122 1.502242 -0.650450 -1.125907 -0.803013 0.480189 0.266993
wb_dma/input_wb0_we_i -2.623110 0.907417 2.530952 -1.687524 -3.034156 -2.852083 2.375562 -1.489018 1.493420 3.969764 4.572172 -3.092322 2.918234 -0.154359 6.176108 2.157344 -2.716928 -0.935848 3.349596 2.439211
wb_dma_de/always_2/if_1/if_1/stmt_1 -0.205349 0.671589 0.006505 -0.206008 -1.122953 1.335629 -2.695816 1.454382 -1.121704 -3.528486 1.333121 1.096280 1.924414 0.597756 -3.089819 1.107643 -0.197333 2.863306 -5.124698 0.423690
wb_dma_ch_rf/wire_ch_txsz_dewe -0.229456 1.996238 -0.440463 -2.046585 2.639843 1.165914 -0.041748 0.373025 0.298111 2.269221 0.075990 -5.337032 1.193632 -1.727126 2.815230 0.096763 0.129000 -3.398578 2.650126 -2.402366
wb_dma_de/always_22/if_1/stmt_2 0.829686 0.328820 -0.523661 -0.190556 -3.513124 -0.083913 0.054182 -0.666746 1.468354 -1.115385 -0.560418 -0.928936 -1.068621 2.051954 1.276834 -0.677639 2.116866 -3.305317 -4.571837 0.716426
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 -2.502042 3.026189 0.170288 -2.665235 -1.438224 -0.372294 1.349915 -0.925544 0.583447 3.021177 0.963780 -2.169789 1.426045 -1.949827 2.833459 0.479638 -0.881606 0.164452 2.076998 -1.525356
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.574405 0.560884 -0.026686 1.100546 1.473672 -0.897519 2.064872 1.292983 0.101350 1.321057 -0.665839 3.770583 0.753499 0.697721 1.512401 -0.636755 -1.112027 -0.718713 0.496328 0.158689
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -3.002755 0.985593 0.008896 1.434975 1.374169 -0.555883 -2.071449 1.395341 -1.206477 -2.101946 -1.690726 0.864820 -0.081291 0.324458 -1.737791 0.915385 -0.781785 0.981552 -2.123677 -1.207687
wb_dma_ch_sel/assign_149_req_p0/expr_1 -0.949848 1.748204 -0.361179 -0.957657 -1.708593 -0.935351 0.389498 -1.319015 -0.704052 1.011803 -0.642190 -1.033246 0.381230 -2.293580 2.295408 1.290506 2.663511 1.459875 0.390854 -3.263742
wb_dma/wire_de_ack 0.894847 -4.559546 -1.951761 0.747999 1.989463 -0.731893 1.463427 2.399444 -0.358941 -0.443320 -2.098472 1.565578 0.299052 0.459230 4.457265 1.455025 2.606125 1.881565 -0.525492 -0.449504
wb_dma_wb_mast/always_1/if_1 1.047658 -2.578161 2.049628 0.454250 0.632315 -0.967129 -2.329044 -1.358020 -0.637525 -2.686528 -1.918856 -2.903233 -2.976354 3.875795 0.624964 1.146837 1.593253 1.084537 -4.111522 1.830531
wb_dma_wb_if/wire_wb_cyc_o -0.444256 1.038699 1.753385 0.760544 -0.223886 -1.129233 0.515057 0.224397 -0.460090 -0.290230 -0.352486 1.436273 -0.613224 0.811717 -0.443714 -0.656081 -1.793175 -2.418452 -0.018989 1.893337
wb_dma_ch_sel/assign_143_req_p0 -1.068219 1.851647 -0.415407 -0.939526 -1.696912 -0.955068 0.423696 -1.326084 -0.690897 1.295033 -0.644458 -1.070046 0.465105 -2.358204 2.377595 1.319142 2.625082 1.500618 0.493855 -3.285279
wb_dma_wb_mast/wire_mast_err -1.741774 2.025057 -0.413909 -1.960719 -0.933987 -0.616379 3.770365 -0.438506 -0.220703 1.763848 -0.192277 3.261500 2.165304 -0.691505 3.058494 0.345724 -0.552769 1.414684 -0.720277 -2.082200
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 0.827112 0.417119 -1.651591 0.016654 1.957728 1.133547 1.267401 0.051824 0.750890 1.314568 -0.154385 0.789282 0.881835 -0.644705 -0.071285 -0.805867 -0.452069 0.425738 0.746599 -2.908603
wb_dma/wire_slv0_dout -0.322437 0.106832 2.142388 -1.816486 -4.921774 -3.048918 -4.085272 -0.971668 -1.253944 0.551565 0.617008 -4.308078 -1.296469 0.985518 5.036202 2.559480 7.547374 1.388877 1.075952 7.063724
wb_dma_ch_sel/reg_am1 -2.451880 1.230998 -1.352537 0.887348 0.435287 0.474429 -0.795084 1.579922 0.120044 -0.951053 0.212859 1.076071 1.645548 -0.845678 -0.885403 0.593444 -0.710833 0.393533 -1.170702 -1.910339
wb_dma_ch_sel/input_next_ch -1.894952 1.234759 -0.456365 0.112734 1.424546 -0.886844 0.397617 3.637086 -0.817238 -2.218768 -2.437329 0.693972 1.245492 -0.394433 3.178149 1.283297 0.772834 -1.497641 -2.965566 -2.863332
wb_dma_de/always_9 0.083696 2.554617 0.472523 -2.293333 1.481702 1.465686 -1.419894 -0.241374 -0.777052 0.065524 -0.959681 -5.244308 0.230368 0.353864 1.133754 -0.001244 0.913350 -3.108362 -1.538748 -0.621219
wb_dma_de/always_8 0.620791 4.854115 1.455315 -1.337669 0.593529 -0.662497 1.234087 0.847767 -0.184823 0.514280 -1.281059 0.431872 0.410625 0.003697 1.549797 -0.942771 -0.529633 -2.624593 -1.296423 -2.149829
wb_dma_wb_mast/always_1/if_1/cond 1.046993 -2.622809 2.029188 0.514376 0.727730 -0.969418 -2.317576 -1.372922 -0.732618 -2.711940 -2.080739 -2.975832 -3.006903 3.918327 0.781903 1.205363 1.699974 0.937613 -4.134064 1.831340
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.115579 1.819117 -0.559826 -2.545481 -3.147878 1.068629 0.815787 -3.620006 -0.979066 3.284750 -0.096757 -2.799112 1.019768 -1.051847 0.809651 1.062703 -1.135289 2.753505 -1.190913 0.499280
wb_dma_rf/always_1/case_1/stmt_13 -0.728052 -0.039341 1.222482 0.710110 1.149072 -0.923956 -1.403300 0.166459 -1.406594 -1.348994 -2.118709 0.031566 -1.591242 1.044949 -1.123126 0.270602 -0.225061 0.664793 -1.242458 0.486113
wb_dma_de/always_3 -2.966101 2.810287 -2.161652 2.313839 -0.823019 1.607540 -2.560023 -0.640430 0.274209 2.820263 -0.581221 -0.527566 0.167515 -0.337789 -3.418764 -0.661912 -2.304061 1.046507 -1.218588 0.919348
wb_dma_de/always_2 -1.396375 0.059122 0.827274 -2.874805 -3.576604 -0.349084 -1.703488 1.426949 -1.044067 -4.952130 1.550515 2.270470 1.237671 -0.009083 -1.056999 1.995673 1.865193 4.095924 -4.713836 0.042559
wb_dma_de/always_5 1.120642 3.943019 -0.277925 -2.100726 0.869337 0.489396 0.820978 0.724812 0.314149 0.752621 -0.923468 -1.009777 1.112655 -0.962455 1.976133 -0.356564 1.229340 -0.389616 -1.142427 -4.357334
wb_dma_de/always_4 0.583352 4.874849 1.439633 -1.409329 0.525025 -0.602679 1.260033 0.826035 -0.190658 0.465390 -1.254462 0.402300 0.467435 -0.072002 1.502710 -0.958317 -0.467924 -2.605967 -1.278270 -2.335373
wb_dma_de/always_7 0.778573 3.012872 -0.974633 -2.343749 3.148304 2.571144 -0.404556 -0.245726 -0.213000 1.263362 -1.207954 -4.644740 0.958744 -0.212366 0.987096 -0.701996 0.617721 -2.631165 -1.069886 -3.139912
wb_dma_de/always_6 0.733722 4.897981 -0.782590 0.458854 2.278991 0.505370 -1.748382 1.942030 -0.704853 2.353522 -3.219903 -0.079578 -0.675344 0.373347 0.859829 -1.845706 0.974199 -3.758379 -1.282950 0.432785
wb_dma_ch_sel/input_ch3_txsz 1.044903 -0.535536 -1.861571 0.386309 1.782812 0.163169 1.705677 1.141946 0.549042 1.630449 -0.342273 2.504601 1.447839 -0.141594 2.064897 0.016477 0.715015 1.756918 0.603112 -1.768854
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 1.218242 0.605493 1.861896 0.204420 -0.201171 -0.765808 -1.657443 0.981927 -0.336724 -2.541210 -0.187598 -2.128924 -1.303405 -0.585203 -0.734925 -0.005203 0.912152 -2.788114 0.097794 -0.344697
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -0.488136 1.069241 1.828151 0.712096 -0.281693 -1.144325 0.461735 0.222036 -0.464183 -0.326004 -0.399601 1.460263 -0.679374 0.872558 -0.505631 -0.672757 -1.856835 -2.497221 -0.111672 1.998518
wb_dma_ch_rf/always_11/if_1 -0.952961 5.327673 -0.083727 -2.010740 0.801993 1.025338 2.491427 -1.212771 0.323255 2.663466 -0.883784 0.753986 1.179242 -0.007756 0.213302 -1.799330 -2.547041 -1.310263 -1.192649 -2.933781
wb_dma_ch_sel/assign_147_req_p0/expr_1 -1.019969 1.768062 -0.329872 -0.878323 -1.752725 -0.970718 0.387158 -1.361116 -0.719622 1.076312 -0.739995 -0.982138 0.367737 -2.294327 2.310559 1.316601 2.654875 1.504803 0.342641 -3.210136
wb_dma_ch_sel/always_45/case_1/cond 0.351387 1.581609 -0.806900 2.678783 -1.046832 -0.035371 -2.253864 -2.027664 0.151551 2.597671 -1.081885 -0.160843 -2.327703 -0.044418 -2.781692 -1.288055 0.487570 0.288622 0.800011 1.078644
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -1.113588 0.577372 0.087291 1.367435 -0.983802 -0.762505 -1.147010 -1.721661 -0.694008 1.642507 -0.703249 -0.933471 -1.020948 -0.362095 -0.264779 0.325143 0.530148 0.243976 0.977638 1.012658
wb_dma_de/assign_68_de_txsz -0.604178 4.048350 -1.477800 -1.853554 2.816833 1.774212 -1.460444 1.128358 -0.941720 1.531582 -2.480231 -3.692920 0.739994 -1.243967 1.913450 -0.416313 1.719970 -2.749986 -1.000200 -2.701917
wb_dma_de/always_23/block_1/case_1/block_10/if_2 -1.360855 -3.058303 -3.283673 0.629340 2.151815 -0.071465 0.548983 2.343298 -1.142639 1.481263 -1.334470 2.123790 1.942115 -1.178495 4.487546 1.833499 2.971128 1.586017 1.172313 0.275258
wb_dma_ch_rf/always_20/if_1 0.580927 -1.126374 1.668244 -3.648826 -3.951502 -0.421552 -0.890701 0.072155 -1.062328 -4.007802 1.519161 1.603239 0.096913 0.634440 -0.676445 1.360280 2.128946 4.215315 -3.931937 1.569254
wb_dma/input_wb0s_data_i 0.879845 -2.401486 1.950852 0.552841 0.583752 -0.982644 -2.295264 -1.452622 -0.692332 -2.429753 -2.029888 -2.870049 -2.989985 3.663344 0.662727 1.103732 1.657454 0.832361 -3.877603 1.783478
wb_dma_de/reg_dma_done_d 0.500875 0.160706 0.722159 -0.702794 1.325168 -1.398412 1.358721 2.311442 -0.982004 -1.155279 -2.813790 -0.080791 -0.166072 0.455165 4.364983 0.669490 1.528561 -2.074109 -1.903119 -1.111576
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -1.100053 -2.506550 -0.146893 -0.266923 -1.603884 -0.726461 0.947174 -0.279843 -0.236639 -1.125803 0.990617 0.984828 0.496947 -1.288072 0.752816 1.326829 0.770175 1.480855 0.874417 -0.261421
wb_dma_wb_slv/assign_1_rf_sel -1.688743 -0.765705 2.024431 -0.169783 -2.924827 -2.055618 0.677415 -4.974501 -2.269441 0.946562 -3.362201 -2.301591 -4.842223 -1.356126 0.697904 0.616034 1.270773 -1.275287 2.438284 0.009402
wb_dma_ch_rf/assign_23_ch_csr_dewe 2.380312 -0.590373 -1.594931 -2.117648 4.320399 1.511532 3.000327 0.616794 1.986461 3.666678 -0.878898 -2.214174 2.028278 3.882612 5.710643 -0.201524 -0.909987 1.826013 -2.149788 -1.322521
wb_dma_de/always_4/if_1/if_1/cond 0.606139 4.819900 1.517866 -1.362543 0.558385 -0.687436 1.231434 0.906607 -0.195953 0.479754 -1.318638 0.351745 0.406857 -0.050815 1.627818 -0.917733 -0.452923 -2.711171 -1.263978 -2.113507
wb_dma_ch_sel/assign_376_gnt_p1 -0.468777 1.066594 1.820279 0.732471 -0.225665 -1.130455 0.476929 0.228908 -0.475120 -0.265682 -0.363360 1.501153 -0.661999 0.867503 -0.469680 -0.681956 -1.837187 -2.462021 -0.090066 1.961820
wb_dma_de/wire_wr_ack 0.679782 3.093515 0.454102 -1.291553 2.781976 0.629327 0.529420 0.979928 -0.778475 1.213130 -1.715361 -1.387304 0.917852 1.138797 2.471685 -0.583333 -0.022315 -3.569032 -1.382899 -0.394462
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 0.894888 -1.382878 -2.472574 0.258612 4.193104 2.338390 0.427193 0.216378 0.116218 1.983227 -0.610805 -1.149539 1.248238 0.598834 0.810398 -0.408612 0.010023 -0.720231 0.693948 -0.797401
wb_dma_ch_arb/always_1 -1.860645 0.262701 -2.410465 0.737389 -0.760421 1.663469 0.738146 -1.876835 -0.930605 3.461337 -2.967116 2.366561 -0.108053 1.899020 -0.835569 -0.573382 -2.006751 4.805381 -4.899834 1.567724
wb_dma_ch_arb/always_2 -1.776165 0.180478 -2.524048 0.714226 -0.872645 1.734301 0.782442 -1.868162 -0.852798 3.576883 -2.847692 2.590633 -0.029216 1.877566 -1.009349 -0.624538 -2.112855 5.042874 -4.900116 1.649141
wb_dma/wire_ch0_txsz -0.210289 3.236555 -1.716576 -1.475161 2.892594 0.951699 -1.039418 2.170713 -1.170682 1.819712 -2.886946 -2.013167 1.164589 -0.612900 3.833855 0.264343 2.791071 -1.617985 -1.318196 -1.734062
wb_dma_de/always_19 -4.218904 -1.975933 -1.928283 -0.751529 -1.178576 1.382955 1.349317 -0.441069 -0.802603 -1.895338 -0.565876 2.374998 0.850567 -0.753146 -1.746415 0.324299 -2.343485 1.198138 -3.468235 -1.107538
wb_dma_de/always_18 0.447471 -0.474459 -1.726988 2.847449 -0.913157 0.432884 -1.451677 -4.722076 -1.776040 2.452094 -0.634500 -1.986686 -0.103964 0.441693 0.028048 1.334667 5.470672 -0.418916 0.852043 1.048967
wb_dma_de/always_15 1.149634 2.057492 -1.283074 -1.809892 3.156223 1.654206 0.136845 0.827694 -0.274536 1.498313 -1.326207 -2.691167 1.549748 0.250025 2.838120 -0.024121 1.603114 -1.429722 -1.074758 -2.358871
wb_dma_de/always_14 -1.643564 1.755835 -0.476014 -1.868809 -0.858935 -0.632221 3.790794 -0.338331 -0.185373 1.700918 -0.179873 3.349562 2.172901 -0.733646 3.097843 0.419799 -0.495985 1.473730 -0.632257 -2.132505
wb_dma_de/always_11 -1.130737 0.613330 0.087164 1.356669 -0.993925 -0.754185 -1.110494 -1.719482 -0.659398 1.654000 -0.702967 -0.906793 -0.996364 -0.375331 -0.237394 0.318162 0.545120 0.263280 0.943784 0.962128
wb_dma_de/always_13 -1.615795 1.190854 -0.342105 0.105290 1.466089 -0.929322 0.352994 3.665003 -0.706900 -2.425431 -2.388581 0.610554 1.077939 -0.396255 3.033211 1.173295 0.759233 -1.687536 -2.882163 -2.942627
wb_dma_de/always_12 0.632150 4.818090 1.404269 -1.403429 0.534258 -0.539403 1.110831 0.812761 -0.218776 0.440417 -1.301964 0.332976 0.404787 0.034156 1.406493 -0.948821 -0.430647 -2.546556 -1.441654 -2.179675
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -2.259047 1.976111 4.716072 -2.275060 -3.537736 -5.776793 1.094915 1.329343 -1.697517 -1.093310 -0.482294 0.230386 -1.497080 -2.759857 4.806057 1.727878 1.482492 -1.172347 3.924801 0.707668
wb_dma_ch_sel/assign_155_req_p0/expr_1 -1.075506 1.856250 -0.435508 -1.009378 -1.687131 -0.903880 0.504420 -1.356924 -0.676446 1.171981 -0.631686 -1.000070 0.512202 -2.362857 2.369107 1.293662 2.633380 1.514087 0.436466 -3.396434
wb_dma_ch_pri_enc/wire_pri13_out 0.626674 0.500356 -0.003870 1.165759 1.532613 -0.994218 2.183377 1.335655 0.094482 1.333488 -0.695080 3.920984 0.762267 0.710992 1.576118 -0.640344 -1.166430 -0.765602 0.563779 0.183794
wb_dma_de/reg_read_r 1.119797 2.039376 -1.286555 -1.908142 3.027640 1.724066 -0.020292 0.779110 -0.394078 1.513884 -1.460577 -2.877834 1.487996 0.382288 2.948014 0.071046 1.783480 -1.264464 -1.361132 -2.113823
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 -0.465030 2.486007 -1.136672 -1.333046 3.025976 1.301529 1.997038 0.068836 -0.576520 3.481171 -1.679393 0.577835 1.982873 1.811847 3.054736 -0.663279 -0.908967 -1.246528 -1.523961 0.215649
wb_dma/assign_9_slv0_pt_in 0.983350 -1.067118 0.696810 1.174579 0.450855 0.018544 -0.206416 -1.922855 -1.487228 -0.501270 -3.380175 -0.840231 -3.135310 1.644753 0.100383 -0.022551 0.970569 -1.434352 -1.428658 0.700436
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 -1.344841 -3.198363 -3.300234 0.635306 2.238681 -0.017598 0.667922 2.290031 -1.130796 1.485248 -1.307692 2.064650 1.981761 -1.199909 4.582173 1.854761 3.004248 1.494504 1.295744 0.259645
wb_dma_ch_rf/always_17/if_1/block_1 0.672678 4.929519 -0.810992 0.557730 2.266972 0.362236 -1.691190 2.056701 -0.753411 2.427334 -3.287109 0.152154 -0.627011 0.384381 1.133174 -1.715965 1.085576 -3.743409 -1.232323 0.512222
wb_dma_ch_rf/assign_10_ch_enable/expr_1 0.358940 -0.721754 -1.980853 0.676145 -4.184757 2.163265 -0.080698 -2.131455 -0.332539 -1.484967 -0.673115 1.434391 0.193022 1.446402 -1.357657 -0.278357 2.441185 -2.003986 -6.626599 1.884517
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 1.048937 3.769432 -0.204286 -2.079255 0.723122 0.423192 0.715514 0.682974 0.277917 0.743540 -0.848424 -1.089606 1.018565 -0.921987 1.956750 -0.281456 1.275576 -0.311721 -1.102614 -4.047211
wb_dma_de/assign_20_adr0_cnt_next/expr_1 1.575536 -0.193036 0.551596 -0.863565 -0.319290 0.185528 0.563783 0.318643 1.315347 -0.339526 3.126042 -1.688392 2.277390 0.566588 1.563060 0.731697 -0.342320 -0.591218 -0.370540 -0.398003
wb_dma_ch_pri_enc/wire_pri2_out 0.517825 0.591385 0.018353 1.100277 1.424048 -1.009054 2.136336 1.316971 0.078565 1.308207 -0.678690 3.901553 0.752993 0.696687 1.536542 -0.615634 -1.134319 -0.751705 0.530112 0.233204
wb_dma_de/always_11/stmt_1 -1.252656 0.580167 0.048958 1.367811 -1.058248 -0.748914 -1.177070 -1.801933 -0.719566 1.716590 -0.695629 -0.979347 -1.056669 -0.415194 -0.288317 0.364767 0.557033 0.341532 1.067024 0.986443
wb_dma_ch_rf/wire_ch_adr1_we 0.354227 1.725106 -0.829854 2.661993 -1.103740 -0.017964 -2.293627 -1.992687 0.167269 2.635676 -1.138551 -0.202961 -2.289874 -0.042274 -2.716122 -1.266462 0.520693 0.263244 0.706757 1.054918
wb_dma_ch_sel_checker/input_ch_sel 0.281279 -0.937876 -0.251401 0.367585 -0.085857 -0.906417 0.468053 1.103394 -0.162614 0.356010 -0.194174 1.732832 0.587970 0.500718 2.112061 0.784440 1.160739 1.319894 -0.085523 1.008275
wb_dma_ch_sel/input_ch1_adr1 1.561889 1.091810 -0.890169 1.397541 -0.105253 0.691983 -1.249157 -0.316687 0.896856 0.933318 -0.349171 0.683602 -1.375513 0.332222 -2.615467 -1.696612 -0.071995 -0.051981 -0.132117 0.184250
wb_dma/wire_slv0_pt_in 0.985892 -1.171972 0.582927 1.230110 0.602722 0.205196 -0.198713 -2.060044 -1.505649 -0.439544 -3.422680 -0.815662 -3.136699 1.700482 -0.048732 -0.001107 0.903943 -1.361154 -1.450665 0.603479
wb_dma_rf/always_2/if_1/if_1/cond 1.887846 1.566319 3.835957 -2.081044 -0.994365 -4.021694 2.790538 0.994587 -0.532700 -2.732042 -2.345148 1.181615 -2.419588 -0.396870 2.866561 -0.113147 1.128807 0.085057 -0.124985 -3.597236
wb_dma_pri_enc_sub/reg_pri_out_d 0.555311 0.560444 0.141554 1.096012 1.327602 -1.025065 1.979053 1.267400 0.016505 1.192111 -0.734316 3.808403 0.617961 0.825700 1.459623 -0.612006 -1.022906 -0.775765 0.294562 0.491720
wb_dma_ch_pri_enc/always_4/case_1 0.561085 0.622723 0.027466 1.091555 1.448566 -0.945388 2.139767 1.306519 0.071497 1.286015 -0.705369 3.874140 0.751345 0.732735 1.551137 -0.630397 -1.127633 -0.803193 0.446166 0.207807
wb_dma_ch_pri_enc/wire_pri29_out 0.564520 0.469605 0.118620 1.082095 1.314776 -1.011059 1.978606 1.320053 -0.010103 1.154084 -0.701334 3.828555 0.670222 0.798030 1.529991 -0.570632 -0.981849 -0.685134 0.336571 0.489887
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 1.210870 -2.295445 -2.746421 0.617456 4.142313 1.442402 0.835814 1.297449 -0.064971 2.258933 -0.907392 0.572489 1.777013 1.163423 2.866383 0.351343 1.180492 0.544156 0.449917 0.220689
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 0.647307 4.983573 -0.870060 0.651835 2.236774 0.329307 -1.585739 2.038127 -0.679969 2.568083 -3.258959 0.340881 -0.610921 0.288713 1.079524 -1.805580 1.000569 -3.706786 -1.053355 0.380380
wb_dma_de/wire_read_hold -0.483018 1.073791 1.845000 0.690005 -0.326568 -1.158176 0.403300 0.178479 -0.470962 -0.335779 -0.378323 1.422855 -0.721031 0.894355 -0.498974 -0.646139 -1.811103 -2.441707 -0.139292 2.019758
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 0.511545 1.517018 -0.741234 2.724786 -1.056231 -0.025335 -2.332443 -1.944795 0.182036 2.439492 -1.060674 -0.150680 -2.406147 0.050095 -2.867351 -1.324561 0.469142 0.210449 0.694825 1.171858
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 0.810592 0.364392 -1.635367 0.062903 1.960394 1.089264 1.247754 0.113164 0.760282 1.279146 -0.160686 0.892273 0.857816 -0.635463 -0.044386 -0.781326 -0.450116 0.472670 0.700810 -2.803725
wb_dma_ch_rf/wire_sw_pointer -3.128697 1.147185 0.742966 2.182586 1.480888 -2.421949 -1.759452 1.842512 -2.190323 -1.676147 -4.174859 -0.025308 -1.207765 0.366736 1.408076 1.670593 0.644413 -0.307791 -2.352739 -1.227372
wb_dma/wire_slv0_din -1.347723 1.530622 4.543813 -6.199571 -5.360520 -1.107184 -0.776614 -1.723676 -0.185517 -5.308751 -0.754062 -1.312902 -4.765772 2.183638 -1.739438 -1.323422 1.809395 -4.622241 -2.287453 3.684537
wb_dma_ch_rf/input_dma_err -1.548021 1.885163 -0.369771 -1.810239 -0.853774 -0.622590 3.609371 -0.334935 -0.194315 1.651867 -0.285752 3.279550 1.958199 -0.544541 2.893861 0.285241 -0.573688 1.308320 -0.788977 -1.890303
wb_dma_ch_sel/assign_158_req_p1 -0.499282 1.107602 1.846821 0.747801 -0.266009 -1.176895 0.507974 0.226317 -0.478145 -0.265814 -0.393886 1.507801 -0.637996 0.908262 -0.453062 -0.676075 -1.911252 -2.515955 -0.068147 2.012341
wb_dma_ch_rf/assign_17_ch_am1_we -2.884195 0.881082 -0.028872 1.523805 1.470132 -0.498560 -2.118935 1.357136 -1.261422 -2.127944 -1.764231 0.844810 -0.096762 0.416324 -1.793391 0.858115 -0.784040 1.065887 -2.187424 -1.157556
wb_dma_ch_rf/assign_7_pointer_s 1.869515 -0.859643 0.524085 0.841704 1.001871 -0.059740 -1.635525 -0.404820 -1.399245 -1.242930 -1.174031 -0.754598 -1.692714 1.561600 -1.346623 -0.396448 1.277724 0.871913 -0.945016 1.546777
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 0.559143 0.607623 -0.021620 1.113649 1.530073 -0.950634 2.143902 1.331569 0.080074 1.367403 -0.720580 3.906111 0.759669 0.668341 1.596170 -0.626808 -1.116917 -0.801356 0.526451 0.145654
wb_dma_wb_slv/always_5/stmt_1 -4.463372 0.922725 0.031960 -1.357225 -3.855012 -1.800229 1.009116 -2.865597 -0.443458 3.380696 1.072398 -2.045764 0.712679 -3.355647 3.182163 2.107628 0.582301 1.887320 3.584300 -0.573653
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.422445 1.010558 1.785892 0.732458 -0.262963 -1.096775 0.428312 0.196531 -0.454950 -0.311230 -0.366684 1.359361 -0.661757 0.860090 -0.479707 -0.645519 -1.778333 -2.401018 -0.118785 1.953929
wb_dma_wb_mast/assign_1 -2.107650 -0.676415 0.756157 0.692224 1.971116 0.615916 -0.323455 -1.044440 -0.434803 5.060961 -0.195610 -3.615374 0.575213 3.598044 2.191047 0.100779 -4.269042 -2.265723 0.566565 7.617592
wb_dma_ch_sel/input_de_ack 0.882826 -4.631574 -2.148483 0.804444 2.170513 -0.686303 1.539453 2.464429 -0.340670 -0.220555 -2.082672 1.699614 0.481690 0.412324 4.708547 1.535065 2.699070 1.957978 -0.397210 -0.466320
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.096438 1.740013 -0.615695 -2.511512 -3.171280 0.992819 0.884997 -3.642753 -1.015350 3.286083 -0.169938 -2.628347 1.045540 -1.162283 0.944761 1.087445 -0.977727 2.825205 -1.129806 0.376275
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 -0.418505 4.354578 -2.020904 -2.725271 1.122253 2.245686 2.040166 -1.408792 0.757914 2.979871 -0.570182 -0.567089 1.893759 -0.872170 0.654655 -1.141969 -0.687163 1.275817 -1.317045 -5.110532
wb_dma_ch_sel/reg_valid_sel -5.590706 1.145208 -0.852229 2.610092 0.142083 -1.373424 -2.130565 0.761322 -1.789514 -1.311013 -2.682479 0.227776 0.036232 -1.123579 2.308271 1.300500 1.808186 -4.644099 -1.420609 0.287009
wb_dma_de/assign_63_chunk_cnt_is_0_d 0.576519 4.782776 1.418136 -1.360229 0.521045 -0.687537 1.227646 0.908481 -0.173179 0.509328 -1.228405 0.414613 0.501330 -0.063023 1.656583 -0.874714 -0.419820 -2.553381 -1.211409 -2.179439
wb_dma_de/assign_64_tsz_cnt_is_0_d 2.087083 3.937780 -0.236975 0.216354 2.421636 1.141305 -0.768735 0.655593 0.060625 2.040485 -1.873460 -0.654116 -0.508214 1.412873 -0.183873 -2.143993 -0.102920 -3.632042 -1.324384 0.137912
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond 1.788842 -0.714997 0.561093 0.763948 0.995074 -0.113948 -1.430837 -0.379623 -1.350639 -1.187704 -1.195901 -0.715409 -1.625379 1.511744 -1.107669 -0.413488 1.193477 0.730588 -0.954139 1.409166
wb_dma_wb_mast/always_4/stmt_1 -0.503183 1.071913 1.900132 0.762452 -0.262380 -1.204997 0.493561 0.216389 -0.488645 -0.353168 -0.415738 1.485856 -0.707292 0.909745 -0.491908 -0.661435 -1.892009 -2.548507 -0.127220 2.098788
wb_dma_ch_sel/assign_375_gnt_p0 -1.291316 -0.672103 -3.786720 0.002148 -0.677159 2.705202 0.111719 -2.110660 -0.586687 3.460809 -2.782503 1.091895 0.054557 1.392198 -0.883777 -0.233806 -0.596041 6.827882 -5.152359 0.244096
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.498192 1.056203 1.806801 0.768652 -0.263892 -1.171733 0.510599 0.210498 -0.458939 -0.317367 -0.404080 1.470170 -0.666718 0.846196 -0.471223 -0.665202 -1.828246 -2.522536 -0.072582 1.989987
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.183119 1.848193 -0.648885 -2.628366 -3.211117 1.114503 0.911406 -3.701149 -0.925732 3.331976 -0.067246 -2.773628 1.131888 -1.123779 0.850539 1.055819 -1.205346 2.921962 -1.260932 0.346249
wb_dma/inst_u2 1.462971 -0.279568 0.118507 -0.069111 -3.426748 0.039585 -1.024531 -0.606115 -0.384995 -1.538093 -0.855659 -0.358843 -1.043764 1.564267 0.183710 -0.070650 2.730801 -1.279152 -4.503338 2.423365
wb_dma/inst_u1 2.257171 -0.668446 1.429941 0.415613 -2.494577 0.245952 -1.148893 -1.301098 -1.553181 -2.890984 -1.885732 -1.579646 -1.604913 1.464008 -0.420700 0.344125 2.718250 -1.118546 -5.144127 1.827992
wb_dma/inst_u0 2.655174 0.143992 2.215956 -0.188433 -1.548484 -0.129424 -2.896090 -0.837151 -2.867950 -2.901490 -2.870835 -2.313313 -2.997329 2.782974 -1.376742 -0.000845 3.323287 0.167374 -4.862837 3.997275
wb_dma/inst_u4 -0.026757 -1.150224 1.837154 0.123630 2.239183 0.235809 -0.184567 -3.396669 -3.746565 0.339932 -4.067190 -1.578762 -1.763736 2.500012 -0.677499 -0.077311 -0.715984 -0.251984 -3.777698 2.512236
wb_dma_ch_rf/assign_2_ch_adr1 1.487673 2.047388 -0.274375 4.620493 0.656120 -1.289212 -4.561230 -0.964118 -0.819356 1.705682 -3.186413 0.111867 -4.050528 0.510434 -3.010309 -1.742793 2.072969 -0.034057 0.334399 1.707772
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.746094 -0.898776 -0.924687 0.040809 1.415486 0.068627 0.977827 0.068418 -0.957349 1.134302 -1.177230 3.587658 0.100809 -0.034760 0.349061 -0.283450 1.208566 3.205988 0.299507 -0.361655
wb_dma_ch_rf/wire_pointer_s 1.784506 -0.720020 0.495731 0.760083 0.970973 -0.079958 -1.436367 -0.356000 -1.308218 -1.114183 -1.139454 -0.657897 -1.564503 1.451527 -1.139364 -0.372561 1.207346 0.859097 -0.897516 1.373690
wb_dma_ch_sel/always_40/case_1/stmt_1 2.513489 0.506737 -2.561625 1.746742 1.525077 0.789255 0.356136 0.782556 1.381436 2.451652 -0.677811 3.098543 -0.030586 0.191761 -0.570144 -1.621112 0.639589 1.597303 0.457191 -1.389182
wb_dma_ch_sel/always_40/case_1/stmt_2 1.066839 -0.534924 -1.831816 0.387848 1.756555 0.141577 1.681527 1.133992 0.508397 1.620322 -0.374439 2.492173 1.428685 -0.096510 2.097407 0.078170 0.786791 1.746294 0.509428 -1.694648
wb_dma_ch_sel/always_40/case_1/stmt_3 0.298350 -0.952705 -0.203480 0.369284 -0.179727 -0.957829 0.436993 1.079983 -0.191559 0.327586 -0.202305 1.703419 0.580009 0.503346 2.158619 0.801729 1.200357 1.321704 -0.130617 1.133417
wb_dma_ch_sel/always_40/case_1/stmt_4 3.313311 -2.032088 -0.748627 0.597039 1.844863 -0.461326 2.781317 1.311331 1.409179 -0.095558 -1.062297 2.154824 0.005370 1.415074 2.290824 -0.299995 0.385816 2.125780 -0.969359 -2.811054
wb_dma_pri_enc_sub 0.529055 0.633358 0.156979 1.114459 1.370300 -1.106643 2.135971 1.388414 0.018808 1.251942 -0.774056 4.043856 0.669852 0.814408 1.572731 -0.608293 -1.173393 -0.827067 0.387083 0.457980
wb_dma_ch_rf/reg_ch_am1_r -2.907351 1.045032 -0.128629 1.481816 1.486945 -0.490676 -2.039045 1.419837 -1.202321 -2.070652 -1.775820 0.941251 -0.072230 0.279953 -1.771198 0.808145 -0.796758 0.932654 -2.082216 -1.326893
wb_dma_de/assign_72_dma_err -1.637396 1.925160 -0.433999 -1.823239 -0.859834 -0.606876 3.728417 -0.399978 -0.126967 1.679828 -0.201007 3.330900 2.033748 -0.696816 2.816788 0.249368 -0.673443 1.354163 -0.655362 -2.165563
wb_dma_de/reg_ptr_adr_low 1.595818 -1.037518 -1.771533 1.593260 0.091388 1.167097 -0.431709 -3.068320 -1.156466 0.704322 -0.015703 -1.042849 0.718528 0.814047 0.030555 0.886639 4.831234 -0.728120 -0.098658 0.145970
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.799764 -0.976293 -1.033968 0.121764 1.520241 0.063470 1.064405 0.175266 -0.871202 1.227315 -1.096261 3.697607 0.213222 -0.026272 0.419391 -0.290538 1.210518 3.263634 0.428571 -0.438055
wb_dma_de/reg_state 0.729885 0.370371 -0.741594 -0.364903 -3.587741 0.114592 -0.054741 -0.765547 1.446600 -0.871515 -0.383027 -1.097325 -0.842664 1.975846 1.204276 -0.557583 2.134157 -2.998261 -4.628322 0.748911
wb_dma_ch_rf/always_26/if_1 -3.275891 1.029614 0.620358 2.340504 1.627602 -2.412189 -1.676348 1.991781 -2.152580 -1.762037 -4.126883 0.140109 -1.058435 0.247628 1.485963 1.709771 0.549695 -0.391338 -2.290960 -1.384984
wb_dma_de/always_23/block_1/case_1/block_5/if_1 2.321150 2.745852 1.578952 -3.195280 1.860951 0.017438 0.978508 2.800395 3.514838 -3.548664 1.086857 -0.248250 0.165164 4.444847 0.882272 -2.026590 -2.342156 -4.117227 -5.148558 -3.065811
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 -1.267051 -3.313723 -3.270307 0.696541 2.119854 -0.106723 0.594839 2.342975 -1.197480 1.376786 -1.386905 2.195573 1.863942 -1.120743 4.486485 1.910259 3.118684 1.623665 1.153733 0.422115
wb_dma_ch_sel/assign_113_valid 0.034673 1.422184 -0.459134 -2.366999 -0.717129 -0.192721 1.695207 0.364490 0.042552 -0.382903 0.085891 -0.106728 1.545996 -2.075762 2.711299 0.969698 1.979521 1.191610 -0.467001 -4.408558
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -1.129073 -2.585173 -0.198978 -0.317673 -1.644305 -0.740266 0.980659 -0.280947 -0.284324 -1.194334 1.063148 0.949770 0.517875 -1.295354 0.812703 1.403636 0.778293 1.512467 0.884729 -0.286189
wb_dma_inc30r/always_1 -2.505905 3.295125 -1.930266 1.147578 -1.225194 2.970667 -4.051108 2.667780 0.473759 0.401999 0.847358 -1.042488 2.236005 -0.284681 -4.261377 0.526464 -2.394671 3.482272 -3.324578 1.854046
wb_dma_de/always_23/block_1/case_1/cond 0.963623 0.117957 -0.510333 -0.281508 -3.650023 -0.098337 0.043883 -0.826604 1.362489 -1.084871 -0.534931 -1.062143 -1.148646 1.997232 1.282131 -0.592877 2.322663 -3.196244 -4.514409 0.803961
wb_dma_ch_sel/assign_128_req_p0/expr_1 -1.351288 5.124253 -0.242750 -2.095087 -0.224148 2.110164 -0.448519 -2.519685 -0.268897 3.400532 -1.176330 -5.017611 0.270317 -1.241406 -0.695176 -0.875242 -1.585640 -0.668608 -0.923273 -2.298851
wb_dma_de/always_8/stmt_1/expr_1/expr_1 1.030924 3.943749 -0.340594 -2.174803 0.795186 0.493194 0.838069 0.662384 0.316994 0.898190 -0.911087 -1.015526 1.145054 -0.915900 2.101190 -0.315091 1.257345 -0.222614 -1.187133 -4.290528
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 1.026431 -0.565228 -1.843063 0.398956 1.819368 0.130398 1.756909 1.186363 0.557797 1.680900 -0.350176 2.602527 1.471560 -0.140363 2.177279 0.046350 0.722993 1.740751 0.643374 -1.737370
wb_dma_de/always_9/stmt_1/expr_1/expr_1 2.428683 -0.254246 0.229476 0.132643 2.846999 1.902339 -2.708013 0.682139 -1.379421 -2.700495 -1.950812 -3.167589 -0.982016 2.206927 -1.480410 -0.430629 1.832730 -3.203978 -3.583506 0.685922
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 -0.898549 1.739486 -2.276983 -1.118973 -1.955538 1.744563 0.670055 -3.786771 -0.900270 5.264231 -1.370981 1.467940 -0.146717 -0.928085 -1.366559 -0.833879 -0.135544 5.906710 -0.727899 0.309514
wb_dma_ch_sel/assign_148_req_p0 -0.939193 1.755734 -0.337843 -0.857076 -1.668240 -0.929539 0.363320 -1.319991 -0.726000 1.007010 -0.688781 -1.074688 0.320766 -2.359532 2.232068 1.268672 2.690473 1.394626 0.450276 -3.322665
wb_dma/wire_ndr -0.532476 4.466028 -1.978876 -2.842137 1.086402 2.223305 2.102347 -1.403265 0.780341 3.054461 -0.594345 -0.629069 1.923283 -0.901957 0.810265 -1.134490 -0.735829 1.244716 -1.242768 -5.126498
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 1.052071 -0.538679 -1.888696 0.396314 1.864932 0.219117 1.760201 1.172109 0.592936 1.716995 -0.337253 2.584513 1.453465 -0.199182 2.084815 0.024260 0.719837 1.770477 0.679224 -1.836645
wb_dma_pri_enc_sub/always_3/if_1/if_1 0.578503 0.561104 0.028325 1.079232 1.447503 -0.992466 2.081067 1.318857 0.045415 1.295147 -0.704912 3.874115 0.739896 0.757910 1.530814 -0.637542 -1.082379 -0.735032 0.410247 0.298967
wb_dma_ch_sel/always_8/stmt_1/expr_1 3.319228 -2.128003 -0.686125 0.617260 1.791421 -0.509519 2.724191 1.333456 1.393870 -0.158035 -1.104324 2.160859 -0.027302 1.441248 2.299190 -0.248937 0.454766 2.180289 -0.997864 -2.709951
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 3.051537 0.170207 -1.715899 1.271947 1.266230 0.693512 -0.144923 -0.207860 -0.165389 2.073863 -1.480799 4.160744 -1.137432 0.236809 -1.939595 -1.806123 1.150639 3.057275 0.209427 -0.174108
wb_dma_rf/input_dma_done_all 1.153099 2.015404 -1.251637 -1.859537 3.186961 1.730391 0.036575 0.817054 -0.337041 1.528098 -1.386235 -2.885760 1.545076 0.436609 2.919780 0.018727 1.699318 -1.359013 -1.278836 -2.132986
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 1.780218 -0.719468 0.492631 0.800992 0.997931 -0.061208 -1.462077 -0.350386 -1.334057 -1.119378 -1.119801 -0.627890 -1.618197 1.461591 -1.158774 -0.404783 1.228765 0.855538 -0.885258 1.406062
wb_dma_de/assign_66_dma_done -1.753891 1.330453 -0.447341 0.180521 1.500999 -0.882781 0.419876 3.688517 -0.799727 -2.202027 -2.496415 0.924184 1.280626 -0.199151 3.201497 1.205936 0.699681 -1.558697 -3.147374 -2.675322
wb_dma/wire_ch4_csr 1.560442 0.088349 1.294110 0.673563 -0.219229 0.728831 -2.707544 -1.048559 -1.841198 -2.485342 -0.989832 -2.365509 -0.234272 2.517640 -1.056359 1.394475 2.468278 0.860604 -4.719887 1.863488
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.498194 1.066188 1.799392 0.724908 -0.265833 -1.109605 0.474011 0.197235 -0.486570 -0.284430 -0.361355 1.449663 -0.636725 0.860896 -0.481415 -0.615528 -1.799992 -2.435385 -0.135608 1.953197
wb_dma_ch_sel/input_ch3_csr 0.317402 -0.235493 1.459911 1.137836 0.150482 0.387296 -2.519206 0.395124 -1.843177 -2.332573 -0.251096 -4.343538 1.615088 1.878934 1.125048 3.231542 2.312575 0.617116 -3.410468 1.933879
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.714384 -0.788015 -1.009786 0.036662 1.560760 0.137995 1.037089 0.110132 -0.953810 1.257073 -1.259220 3.544161 0.214555 -0.014063 0.465049 -0.311563 1.235959 3.131663 0.263046 -0.475971
wb_dma_de/wire_adr1_cnt_next -1.945500 2.308746 -2.273021 1.044596 0.021435 2.476509 -1.604094 0.770796 0.923286 1.390341 0.129743 0.056173 1.012171 0.002768 -3.491580 -1.069737 -2.941663 0.856537 -2.141796 0.153074
wb_dma/wire_de_adr0 0.618415 -1.288884 1.710080 -3.730970 -3.981446 -0.411260 -0.782311 -0.097942 -1.088151 -4.158448 1.544585 1.707934 -0.013972 0.592760 -0.886874 1.350827 2.133842 4.270441 -3.908208 1.463096
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.604251 0.489170 0.050929 1.161417 1.446891 -1.000698 2.091039 1.309246 0.044418 1.266189 -0.742058 3.914810 0.684472 0.775686 1.495237 -0.639434 -1.062792 -0.779545 0.432760 0.333897
wb_dma_de/reg_adr0_cnt -1.258373 -0.120544 0.868296 -2.857318 -3.361519 -0.334801 -1.609586 1.469264 -1.010355 -5.086009 1.577983 2.329311 1.198610 0.145998 -1.163476 1.908488 1.784080 3.992060 -4.720224 0.005225
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 0.513697 0.629389 -0.020157 1.050590 1.439106 -0.939373 2.063945 1.262489 0.057602 1.306952 -0.671941 3.815016 0.757593 0.675580 1.455688 -0.630803 -1.102871 -0.740744 0.495519 0.175908
wb_dma/wire_am0 1.655460 -0.251037 0.578924 -0.879954 -0.305697 0.196461 0.534181 0.375306 1.375701 -0.410170 3.285037 -1.783578 2.356790 0.581695 1.623517 0.753120 -0.384095 -0.694680 -0.298810 -0.356343
wb_dma/wire_am1 -2.546843 1.279964 -1.400557 0.938801 0.477863 0.496955 -0.897528 1.633689 0.100586 -1.010751 0.191420 1.095129 1.693126 -0.881076 -0.949396 0.637658 -0.766478 0.400757 -1.222705 -2.019217
wb_dma_ch_sel/assign_137_req_p0/expr_1 -0.958513 1.720215 -0.291763 -0.918365 -1.681441 -0.976636 0.431199 -1.244598 -0.647296 1.043505 -0.620594 -0.984043 0.375315 -2.323192 2.292451 1.301027 2.619097 1.405021 0.445031 -3.194236
wb_dma_ch_sel/assign_140_req_p0/expr_1 -1.024150 1.862064 -0.240063 -0.920816 -1.779835 -1.054564 0.373820 -1.278937 -0.703906 1.087234 -0.656026 -1.090542 0.395128 -2.393662 2.339358 1.315878 2.628584 1.341292 0.466075 -3.290630
wb_dma_ch_rf/always_22/if_1/if_1 1.611348 -0.237173 0.598568 -0.867577 -0.277796 0.160514 0.520075 0.389177 1.276637 -0.398473 3.074337 -1.683162 2.187042 0.576598 1.554336 0.701409 -0.326413 -0.625858 -0.363936 -0.353117
wb_dma_de/assign_69_de_adr0 0.622158 -1.056209 1.791195 -3.648604 -3.958253 -0.416326 -1.060218 0.035860 -1.186700 -4.058033 1.553628 1.456756 0.081045 0.627223 -0.766522 1.433393 2.194075 4.190860 -3.919299 1.682327
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.320409 1.249973 -0.552164 -3.017316 -2.314451 0.294017 1.801779 -1.714838 -0.182345 0.506065 0.644116 -0.483044 1.489147 -1.548133 1.629111 1.024735 0.525331 2.280751 -0.892660 -2.470436
wb_dma_de/wire_mast0_go -0.459812 1.087714 1.847516 0.766723 -0.240108 -1.169712 0.487361 0.223441 -0.464040 -0.301673 -0.412992 1.469582 -0.672374 0.856759 -0.503294 -0.702174 -1.893983 -2.556358 -0.091115 1.968160
wb_dma_wb_slv/input_slv_din 0.957311 -0.830113 1.494124 -2.986725 -3.718629 2.081023 0.263201 -2.492279 0.054050 -0.956129 0.956809 -1.687365 -2.044624 1.442086 -3.433130 -1.244335 -0.817303 -3.066444 -1.283836 4.180172
wb_dma_de/always_3/if_1/if_1 -2.949140 2.804317 -2.174528 2.384128 -0.895954 1.657174 -2.673418 -0.850371 0.213032 2.925895 -0.733022 -0.620562 -0.036881 -0.381257 -3.615803 -0.697997 -2.232848 1.151408 -1.238634 1.018878
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.713270 -0.918171 -1.065817 0.050420 1.486440 0.115771 1.048326 0.109988 -0.927891 1.283091 -1.123243 3.686818 0.275650 -0.049019 0.388775 -0.260329 1.164875 3.377716 0.364018 -0.440204
wb_dma_ch_sel/always_47/case_1 -2.380601 1.205447 -1.294782 0.933652 0.422828 0.460836 -0.869912 1.548746 0.129617 -0.970618 0.192657 1.019091 1.566272 -0.796500 -0.918546 0.598348 -0.726198 0.380843 -1.179250 -1.829185
wb_dma_ch_sel/assign_152_req_p0 -1.123543 1.725492 -0.396352 -0.823981 -1.696896 -1.033533 0.527829 -1.294679 -0.670189 1.209976 -0.620097 -0.886695 0.494413 -2.464421 2.452103 1.346179 2.611322 1.451615 0.701887 -3.388682
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 -1.368300 -3.256656 -3.221544 0.635963 2.072670 -0.063791 0.526705 2.309447 -1.165254 1.304202 -1.337311 2.075772 1.851560 -1.169865 4.350975 1.843599 3.009997 1.569269 1.159510 0.473520
wb_dma_de/reg_de_adr0_we -1.128848 -2.574509 -0.190953 -0.295024 -1.572617 -0.755816 0.981106 -0.246962 -0.246357 -1.156434 0.986920 0.991436 0.525229 -1.295051 0.859109 1.410006 0.814234 1.514888 0.883041 -0.291764
wb_dma_ch_sel/assign_114_valid 0.043298 1.348416 -0.538236 -2.302923 -0.627539 -0.186054 1.789488 0.374934 0.114168 -0.311225 0.123024 0.039077 1.595647 -2.116944 2.604034 0.896279 1.908388 1.194679 -0.275745 -4.542548
wb_dma_ch_rf/assign_4_ch_am1 -2.949520 1.003090 -0.069099 1.440251 1.329063 -0.550498 -2.005742 1.389833 -1.202356 -2.078078 -1.640345 0.878745 -0.031524 0.261943 -1.716251 0.906561 -0.724871 0.955467 -2.024006 -1.219318
wb_dma_de/wire_dma_done_all 1.074584 2.025635 -1.121179 -1.883742 3.059582 1.601202 -0.003332 0.873451 -0.390673 1.448830 -1.428538 -2.924587 1.485649 0.329269 3.020727 0.071302 1.740001 -1.495269 -1.220268 -2.060523
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.073841 1.842804 -0.510541 -2.601061 -3.201350 1.091853 0.849020 -3.655560 -0.897269 3.171625 -0.004006 -2.864423 1.061672 -1.131232 0.747050 1.066154 -1.159335 2.802165 -1.122333 0.372929
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -5.661503 1.344405 -0.884787 2.507186 0.272162 -1.339233 -2.076422 0.919683 -1.717454 -1.250765 -2.490159 0.209099 0.318748 -1.175221 2.394234 1.338900 1.662770 -4.575157 -1.283648 0.106846
wb_dma_wb_slv/input_wb_data_i -1.162001 -0.238225 1.523506 -1.588844 -4.418551 -2.831187 -3.316194 -1.350356 -0.942021 1.583367 0.903832 -3.317931 -0.768154 1.407797 5.092259 2.400473 6.458774 2.352118 1.446178 7.439805
wb_dma_de/input_nd -0.517004 4.439701 -1.971088 -2.831290 1.111596 2.239360 2.110596 -1.422185 0.810427 3.086868 -0.528540 -0.725070 1.957123 -0.930355 0.818785 -1.121679 -0.753577 1.237261 -1.156261 -5.125463
wb_dma_ch_sel/assign_126_ch_sel 1.303921 2.155687 1.416698 -1.969751 -4.087295 -0.498686 -0.988921 2.115028 -1.374398 -1.724763 -2.548968 0.975759 -2.154531 -0.576131 -1.570380 -0.694676 -0.066510 1.195919 -4.838611 1.318915
wb_dma/wire_mast1_err -1.660413 1.761127 -0.486654 -1.918850 -0.975882 -0.569675 3.688287 -0.422487 -0.164732 1.659476 -0.093645 3.358729 2.098097 -0.727612 2.913979 0.394771 -0.486867 1.614918 -0.683266 -2.082943
wb_dma_de/wire_ptr_valid 4.665270 -0.837542 -1.513601 1.920984 1.558141 0.181774 1.391460 0.973088 2.207134 0.821248 -1.388790 2.652358 -1.400478 1.647028 -0.365353 -1.904992 0.302502 1.976486 -1.133562 -2.491792
wb_dma/wire_ch_sel 5.198719 -4.329547 1.224521 -0.944356 -0.906209 -1.344782 2.372423 1.878019 -1.133614 -2.787796 -3.178239 0.384399 -3.119758 -0.459182 1.938669 -0.119871 2.502416 -0.711208 -1.375788 -0.749502
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 3.158278 0.230438 -1.707659 1.342720 1.206584 0.716669 -0.293970 -0.280300 -0.170904 2.134456 -1.557978 4.274328 -1.271780 0.272760 -2.155105 -1.903503 1.194300 3.167993 0.178390 -0.033242
wb_dma_de/always_12/stmt_1/expr_1 0.652942 4.876119 1.616940 -1.339013 0.564209 -0.704926 1.185105 0.885096 -0.248199 0.327823 -1.320539 0.469215 0.303495 0.111482 1.436945 -1.005157 -0.565248 -2.839123 -1.409709 -2.039176
wb_dma/wire_dma_req 0.917308 -4.658812 -2.100603 0.782161 2.134835 -0.661367 1.710288 2.432234 -0.244821 -0.310381 -1.987603 1.796316 0.457847 0.338990 4.575984 1.442298 2.541477 1.984191 -0.333654 -0.682162
wb_dma_ch_sel/assign_136_req_p0 -0.919894 1.712798 -0.473164 -0.894209 -1.594705 -0.913153 0.504628 -1.271014 -0.622191 1.189872 -0.616650 -0.912684 0.510949 -2.340655 2.390270 1.303837 2.619865 1.534287 0.456453 -3.377800
wb_dma_ch_rf/assign_5_sw_pointer -3.190415 1.256835 0.753042 2.251316 1.675514 -2.368039 -1.817680 1.909283 -2.230281 -1.828494 -4.287984 0.024581 -1.220514 0.302842 1.214669 1.600556 0.527727 -0.471651 -2.374982 -1.428363
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 1.207856 -2.339276 -2.711353 0.621877 4.125431 1.361928 0.868299 1.324756 -0.092367 2.298688 -0.849854 0.615712 1.779399 1.133314 2.945214 0.371402 1.155295 0.535241 0.548815 0.312648
wb_dma_ch_rf/always_25/if_1/if_1/cond -2.851198 0.999467 -0.104214 1.460818 1.353946 -0.497097 -2.040015 1.312438 -1.151971 -2.025585 -1.685688 0.953809 -0.070408 0.271720 -1.790193 0.836184 -0.786725 1.018938 -2.051693 -1.269444
wb_dma_ch_sel/assign_97_valid/expr_1 -2.478497 3.538376 -2.009727 -1.017705 -3.287381 1.151322 -3.544104 0.498606 -1.156003 0.055889 1.952184 -3.280108 4.576437 -1.674166 1.917540 4.080594 5.788403 2.950683 -2.326764 -0.525103
wb_dma_de/always_9/stmt_1 0.068505 2.651208 0.552731 -2.342201 1.388366 1.474659 -1.517313 -0.242825 -0.853499 0.067787 -1.038513 -5.349149 0.191424 0.423914 1.170618 0.037794 1.011560 -3.127774 -1.691345 -0.533098
wb_dma_de/input_pause_req 2.435809 -0.289341 3.193046 -0.953294 -3.326463 -2.598129 3.249521 -0.227270 -0.737263 -3.555174 -3.555977 1.691533 -3.800922 -0.021786 1.570914 -1.367148 0.775933 -3.631078 -3.463607 -1.290442
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 -1.275554 -3.383719 -3.203476 0.627498 2.143316 -0.081722 0.483993 2.344765 -1.156809 1.371271 -1.322503 2.008969 1.875714 -1.083751 4.582853 1.968497 3.105812 1.603929 1.139593 0.508998
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 3.415082 -3.790774 -1.599635 0.742461 4.125875 0.770511 1.924300 1.462835 0.768554 0.536761 -1.594326 0.108596 0.356821 2.680219 3.180158 0.079451 0.882577 0.926627 -1.082882 -0.739226
wb_dma_de/wire_dma_busy 3.975714 2.052423 1.522626 -1.353581 -1.807194 -0.563298 0.790342 0.813770 -1.288467 -1.295754 -3.389419 0.250480 -3.416519 -2.253119 -1.421630 -2.127929 1.238612 -2.686549 -1.122280 -2.332659
wb_dma_ch_sel/always_37/if_1/if_1/cond 1.178459 -2.375619 -2.765845 0.682009 4.259414 1.440776 0.869059 1.288962 -0.069703 2.383532 -0.897568 0.479686 1.819234 1.210057 2.986072 0.331184 1.125793 0.438103 0.525387 0.334874
wb_dma_ch_pri_enc/always_2/if_1 0.515069 0.568088 0.083915 1.088893 1.432212 -1.010738 2.113395 1.350497 0.036842 1.331778 -0.682147 3.908978 0.764735 0.746472 1.587209 -0.630417 -1.164241 -0.819376 0.506414 0.316816
wb_dma_de/always_6/if_1/stmt_1 1.070387 4.877173 -2.354994 -0.341353 2.945896 2.430406 -2.596673 0.952688 -0.117043 2.263100 -2.923743 -2.772847 -0.651438 -0.774104 -0.631313 -2.087407 1.746806 -2.884311 -1.201791 -2.525035
wb_dma_ch_rf/input_de_txsz_we -0.187872 1.942879 -0.496258 -2.036318 2.615141 1.183421 -0.054167 0.361540 0.289776 2.249185 -0.003755 -5.179991 1.187553 -1.638597 2.746671 0.080106 0.179933 -3.209687 2.477488 -2.351871
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.463599 1.093300 1.904077 0.769037 -0.248718 -1.186019 0.474276 0.258206 -0.478843 -0.334892 -0.434628 1.467453 -0.731037 0.915599 -0.482745 -0.696667 -1.895244 -2.557828 -0.133307 2.051187
wb_dma_wb_if/input_wb_addr_i -0.738424 0.944137 3.763596 -1.161324 -3.594729 -2.141666 -2.181170 0.157011 -1.749808 -0.651790 -3.348317 -1.667164 -4.171530 2.454324 1.594270 0.790633 0.046451 -0.156831 -2.920573 6.020135
wb_dma_ch_sel/always_7/stmt_1 1.163288 -2.390112 -2.699770 0.576692 4.078491 1.436874 0.691514 1.237937 -0.104069 2.265900 -0.801468 0.306081 1.739512 1.217702 2.881697 0.392254 1.226511 0.476132 0.436113 0.430629
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 0.531189 -0.992684 -1.966552 0.926020 -4.166134 2.090745 0.099367 -1.934068 -0.416176 -1.411017 -0.599960 1.638381 0.347481 1.381311 -1.280706 -0.115719 2.416799 -1.959963 -6.349164 2.055307
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 2.036927 0.237845 0.159922 -1.507551 3.846962 0.404564 3.391452 0.718829 1.527569 3.276368 -1.138573 -1.020034 1.338589 4.743670 5.220230 -0.729058 -2.478316 -0.415861 -2.268131 0.645327
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.234233 1.698586 -0.624728 -2.565747 -3.286704 1.018945 0.958297 -3.704527 -0.970427 3.353635 -0.093806 -2.715284 1.154023 -1.271902 1.011594 1.167172 -1.035591 2.943072 -1.036705 0.379418
wb_dma_ch_rf/always_4/if_1/block_1 1.750172 -0.636688 0.523829 0.722795 0.861531 -0.090920 -1.533170 -0.401477 -1.383467 -1.191747 -1.127388 -0.687359 -1.664251 1.419019 -1.249083 -0.386944 1.281359 0.931074 -0.966772 1.409665
wb_dma_de/reg_dma_abort_r -1.651619 2.037058 -0.422669 -1.891236 -0.792694 -0.560245 3.736339 -0.390493 -0.162615 1.773566 -0.161260 3.202913 2.147191 -0.685272 2.956382 0.257559 -0.623821 1.284371 -0.617622 -2.164802
wb_dma_ch_sel/input_ch2_txsz 1.219369 -2.232882 -2.726096 0.628926 4.102606 1.371235 0.898117 1.318597 -0.025615 2.322675 -0.844856 0.714932 1.804044 1.105063 2.875359 0.335205 1.095380 0.580237 0.519664 0.153593
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.483158 1.080593 1.826225 0.769417 -0.203550 -1.196720 0.557812 0.235237 -0.431151 -0.277817 -0.373006 1.559417 -0.667683 0.891235 -0.478852 -0.697873 -1.920823 -2.555572 -0.008137 2.004839
wb_dma_ch_sel/input_ch5_csr 1.607851 -0.115029 1.008915 0.881708 -0.022394 0.788639 -2.798145 -0.845660 -1.768733 -2.211617 -0.935225 -2.483309 -0.069219 2.420953 -0.804862 1.466324 2.587002 0.847844 -4.485590 1.914281
wb_dma_ch_sel/assign_150_req_p0 -0.936386 1.782259 -0.355001 -0.864374 -1.632214 -1.010434 0.508037 -1.217450 -0.575146 1.205688 -0.554266 -0.929657 0.497791 -2.467413 2.444836 1.327678 2.580876 1.495437 0.684433 -3.389569
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.492325 1.075662 1.818542 0.738141 -0.290856 -1.137732 0.481230 0.195578 -0.490440 -0.296849 -0.356386 1.455184 -0.622383 0.911813 -0.442791 -0.639783 -1.836161 -2.457798 -0.142813 2.011444
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -1.085565 -2.524332 -0.203053 -0.281719 -1.609377 -0.744168 1.021177 -0.269515 -0.242123 -1.135932 1.061885 0.976711 0.533180 -1.309573 0.851118 1.387976 0.840900 1.553751 0.877681 -0.316756
wb_dma_ch_sel/assign_155_req_p0 -1.027851 1.693619 -0.456996 -0.895779 -1.674072 -0.935005 0.507684 -1.297301 -0.678227 1.198593 -0.589417 -0.912080 0.519784 -2.369009 2.386217 1.313897 2.615962 1.577393 0.541770 -3.270019
wb_dma_ch_sel/always_43/case_1/stmt_4 1.063083 -0.513557 -1.772771 0.398036 1.750532 0.164722 1.613505 1.123009 0.540658 1.577985 -0.331992 2.412536 1.358922 -0.122421 2.048189 0.043296 0.785153 1.716248 0.540764 -1.687131
wb_dma_ch_sel/always_43/case_1/stmt_3 1.184586 -2.300990 -2.697201 0.570920 4.036798 1.383049 0.827544 1.283473 -0.072178 2.284613 -0.873439 0.521062 1.761975 1.169495 2.850063 0.380153 1.170374 0.580886 0.439766 0.291761
wb_dma_ch_sel/always_43/case_1/stmt_2 -0.179324 -1.605186 0.617267 1.231290 1.873570 -0.760810 0.096870 1.374760 -1.278569 0.789627 -1.034184 1.032823 0.381989 2.560982 2.537368 0.511019 -0.189036 -2.312491 -0.259806 4.971517
wb_dma_ch_sel/always_43/case_1/stmt_1 -0.122929 3.107725 -1.729341 -1.318235 2.908371 0.933306 -1.061539 2.143786 -1.176312 1.674642 -2.916864 -1.895762 1.111222 -0.586489 3.724388 0.223433 2.882342 -1.599249 -1.329464 -1.688607
wb_dma_de/always_19/stmt_1/expr_1 -3.984921 -1.904474 -1.774464 -0.784209 -1.114554 1.347826 1.279750 -0.315006 -0.694411 -1.914742 -0.452397 2.270869 0.877535 -0.635010 -1.683286 0.295176 -2.332576 1.114134 -3.462948 -1.030967
wb_dma_ch_rf/wire_ch_err_we -1.618980 1.801127 -0.499767 -1.908060 -0.948296 -0.579704 3.724953 -0.481538 -0.190696 1.642966 -0.177709 3.274286 2.095657 -0.691878 2.912810 0.341249 -0.473378 1.528864 -0.685718 -2.132549
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 2.325860 0.927567 1.595058 -1.345834 -3.068904 -0.945664 1.167488 -0.109384 -1.481398 -0.763418 -2.976892 1.231769 -3.285324 -1.159148 -1.159391 -1.632201 0.517777 -1.365991 -1.613676 0.360893
wb_dma_rf/wire_ch1_adr1 1.534236 1.103306 -0.911507 1.425407 -0.080500 0.748741 -1.267902 -0.324783 0.889368 1.001385 -0.397458 0.685765 -1.380095 0.361680 -2.652373 -1.713861 -0.075051 -0.037601 -0.199402 0.188247
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 3.810243 2.517537 1.069200 -0.995390 -3.272508 -0.985209 0.166863 -1.510514 3.169377 0.936624 3.534807 -2.670488 1.535634 2.903163 2.973478 1.184092 3.641135 0.947689 -1.413893 -0.899076
assert_wb_dma_wb_if/input_pt_sel_i 1.349269 -0.887671 1.782010 0.092898 1.955624 0.215011 -1.548006 -0.911955 -2.798687 -2.403218 -2.453203 -0.733866 -0.900246 1.832893 -2.361269 -0.469859 0.644120 -0.605537 -4.318059 1.649916
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond -3.361145 1.277257 -0.684141 -4.015091 -2.520664 1.722691 2.111767 -2.082164 -0.209131 1.928868 0.842629 -1.998422 2.217453 -1.086010 1.345171 0.922637 -1.768884 2.703815 -1.714027 -0.564017
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.488628 1.121027 1.772822 0.678607 -0.277795 -1.130092 0.528204 0.210038 -0.474897 -0.251693 -0.399051 1.507824 -0.620781 0.828904 -0.466251 -0.659735 -1.854022 -2.422845 -0.123272 1.941324
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 1.032506 -0.524031 -1.821515 0.365560 1.737296 0.156099 1.716601 1.133452 0.547334 1.622501 -0.316326 2.525532 1.429620 -0.151650 2.061954 0.018636 0.715266 1.739834 0.628608 -1.757584
wb_dma_rf/input_paused -1.165659 -1.752889 0.438251 1.427332 -0.058645 -0.521323 -0.500744 -0.767529 0.198805 -2.267196 -0.509291 -0.124366 -1.152338 0.873398 0.358363 -0.189230 0.562817 -3.151687 -0.917554 0.894786
wb_dma/wire_mast0_adr 0.538921 -0.354088 -1.722264 2.792581 -0.979536 0.461697 -1.461151 -4.713989 -1.785523 2.345017 -0.700375 -1.880983 -0.163895 0.422142 -0.052354 1.301415 5.482279 -0.426091 0.622913 0.929424
wb_dma_ch_pri_enc/inst_u8 0.542098 0.641799 0.035804 1.071894 1.469410 -0.968241 2.108936 1.322712 0.078699 1.310190 -0.703531 3.839742 0.715930 0.701072 1.486866 -0.646620 -1.154660 -0.818672 0.436696 0.294107
wb_dma_ch_sel/assign_148_req_p0/expr_1 -0.877148 1.880310 -0.452615 -0.994827 -1.494810 -0.853087 0.548036 -1.200100 -0.675623 1.235825 -0.738683 -0.881654 0.517574 -2.218676 2.430022 1.248328 2.628791 1.454545 0.327161 -3.391808
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -0.258858 2.106829 2.092792 -1.250268 -0.933935 -1.039336 -0.961889 0.512794 -0.032495 -1.153649 0.192101 -3.320868 -0.816755 -1.735675 0.537531 0.167673 0.184748 -2.741098 1.207347 -1.287212
wb_dma_ch_arb/always_2/block_1 -1.669741 0.086906 -2.396533 0.741690 -0.815459 1.747734 0.764959 -2.079338 -0.950530 3.359473 -3.008994 2.681400 -0.349707 2.043953 -1.358775 -0.782320 -2.226188 4.954978 -5.040187 1.734260
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 1.074892 2.088267 -1.152655 -1.933283 3.093120 1.653203 -0.039026 0.768402 -0.304728 1.492704 -1.318405 -3.117944 1.462067 0.260612 2.865144 0.037563 1.612635 -1.540843 -1.039896 -2.128066
wb_dma_ch_sel/always_40/case_1/cond 4.584987 -0.964511 -1.407506 1.892810 1.453098 0.091453 1.359591 0.943016 2.126394 0.765334 -1.420094 2.712709 -1.408089 1.657494 -0.232674 -1.787964 0.410011 1.964238 -1.138741 -2.292457
wb_dma_ch_rf/assign_22_ch_err_we -1.684791 2.068458 -0.507952 -1.945217 -0.834866 -0.512876 3.801725 -0.450144 -0.114112 1.868181 -0.177424 3.318679 2.170364 -0.736100 2.943354 0.267546 -0.691344 1.380227 -0.661586 -2.256433
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.204573 1.767520 -0.589845 -2.549854 -3.326008 1.093062 0.817512 -3.864423 -1.016910 3.399248 -0.122790 -2.931720 1.038447 -1.090948 0.852289 1.124897 -1.123733 2.949125 -1.220106 0.565963
wb_dma_ch_rf/wire_pointer 4.561931 -0.898196 -1.484452 1.826988 1.580413 0.209643 1.483860 0.950217 2.179098 0.824182 -1.410434 2.631185 -1.300160 1.595410 -0.208795 -1.847672 0.346360 1.964072 -1.124118 -2.569842
wb_dma_ch_pri_enc/always_2/if_1/if_1 0.574614 0.576278 0.003333 1.108072 1.473759 -0.973360 2.130226 1.297285 0.074565 1.328765 -0.691392 3.865126 0.721286 0.715718 1.488915 -0.630272 -1.131633 -0.774041 0.500058 0.203927
wb_dma_ch_pri_enc/wire_pri19_out 0.572821 0.505886 -0.009739 1.065983 1.411186 -0.953478 2.047057 1.318244 0.088869 1.273822 -0.680068 3.822111 0.757351 0.660121 1.556874 -0.589039 -1.003075 -0.687612 0.494638 0.216036
wb_dma_ch_sel/assign_5_pri1 0.262706 1.515492 0.221449 0.800997 1.674614 -0.082062 1.758393 0.296499 0.279288 1.022313 -0.452494 2.312801 0.231332 0.190490 -0.539111 -1.457857 -2.379784 -2.142097 0.736789 -0.839315
wb_dma_rf/inst_u26 -1.570085 2.009398 -0.545824 -1.822124 -0.627334 -0.457028 3.823427 -0.383307 -0.125829 1.815444 -0.211543 3.413167 2.165349 -0.683536 2.893843 0.194332 -0.681960 1.321006 -0.665004 -2.322863
wb_dma_rf/inst_u27 -1.612790 1.721722 -0.488618 -1.840688 -0.903298 -0.583784 3.740109 -0.423528 -0.168514 1.640819 -0.107809 3.405153 2.115655 -0.700189 2.858461 0.358959 -0.564605 1.519258 -0.599337 -2.098155
wb_dma_de/always_23/block_1/case_1/block_10 -1.297297 -3.365541 -3.307575 0.685667 2.199258 -0.060381 0.548902 2.348536 -1.194609 1.430211 -1.350080 2.116236 1.952775 -1.070463 4.591667 1.897212 3.082130 1.606423 1.156173 0.504603
wb_dma_de/always_23/block_1/case_1/block_11 0.051054 -4.849554 -2.832846 0.288820 2.336641 0.594866 1.769796 0.957967 -0.306525 1.052326 0.211175 1.479122 2.231651 -0.236280 3.595259 1.765407 1.964602 2.070434 1.378191 -0.047308
wb_dma_rf/inst_u22 -1.667006 1.924458 -0.441993 -1.927855 -0.868092 -0.579037 3.794043 -0.399245 -0.146071 1.739359 -0.114664 3.323240 2.182725 -0.764262 2.932517 0.332315 -0.651539 1.460421 -0.618242 -2.173069
wb_dma_rf/inst_u23 -1.618705 1.840189 -0.432876 -1.828270 -0.844146 -0.622492 3.767646 -0.368945 -0.167689 1.744977 -0.148670 3.418290 2.106217 -0.680718 2.959528 0.337385 -0.604572 1.435872 -0.640784 -2.071066
wb_dma_rf/inst_u20 -1.660831 1.822521 -0.504687 -1.839932 -0.793630 -0.613102 3.829850 -0.358015 -0.105807 1.761021 -0.139470 3.420964 2.158872 -0.757269 2.964418 0.313767 -0.614570 1.395128 -0.546889 -2.214722
wb_dma_de/assign_86_de_ack 0.927046 -4.529244 -2.174911 0.858280 2.190624 -0.665036 1.544256 2.489491 -0.279019 -0.198185 -2.021532 1.837686 0.497052 0.410581 4.564218 1.456186 2.601535 2.001987 -0.349817 -0.542499
wb_dma_rf/inst_u28 -1.632414 1.762155 -0.443039 -1.844653 -0.912887 -0.586515 3.688372 -0.418082 -0.176552 1.619776 -0.128098 3.287756 2.079882 -0.699612 2.844464 0.340685 -0.539465 1.444637 -0.631382 -2.085109
wb_dma_rf/inst_u29 -1.757003 1.904678 -0.446635 -1.955647 -0.915370 -0.615862 3.751950 -0.390252 -0.181526 1.823641 -0.173413 3.157324 2.151055 -0.788084 3.120593 0.420067 -0.500504 1.435539 -0.558324 -2.133331
wb_dma_ch_sel/always_1/stmt_1 0.983968 -4.715899 -1.983508 0.848911 2.050251 -0.688720 1.528865 2.426006 -0.277432 -0.452159 -2.024446 1.597023 0.352707 0.511932 4.560081 1.546274 2.646905 1.929175 -0.523229 -0.471215
wb_dma_de/always_6/if_1/if_1/cond/expr_1 1.322284 -1.215412 0.781694 0.395051 2.272398 0.515909 -2.311997 1.217281 -0.874966 -1.653342 -0.652695 -3.908404 -0.764525 0.620914 0.304726 0.367028 1.314270 -3.862784 0.142982 1.464985
wb_dma_ch_sel/assign_142_req_p0/expr_1 -0.924954 1.819263 -0.379066 -0.940860 -1.594187 -0.832801 0.422275 -1.341217 -0.695446 1.089293 -0.706734 -1.062620 0.376206 -2.274724 2.136255 1.194099 2.580224 1.391637 0.337861 -3.351783
wb_dma_rf/inst_check_wb_dma_rf 0.392534 0.437354 1.659147 2.463503 2.159650 -2.038344 -3.643013 0.840207 -2.160277 -1.746470 -3.799947 0.173088 -3.304387 1.388250 -1.437616 -0.276463 1.316049 0.207524 -1.445734 1.464846
wb_dma_rf/reg_wb_rf_dout -1.621768 1.901204 4.854601 -3.748183 -3.327434 -2.599822 -3.711870 -0.712963 -1.767985 -5.557677 -3.487052 -0.859991 -6.449895 3.015077 -2.231539 -1.111839 2.985126 -3.377941 -3.108392 4.620085
wb_dma/input_dma_req_i 1.018372 -4.675082 -2.113931 0.787249 2.247477 -0.600280 1.574633 2.462323 -0.250481 -0.254681 -2.021855 1.637355 0.479187 0.543011 4.579132 1.491572 2.551212 1.956078 -0.460423 -0.497020
wb_dma_de/input_am1 -2.425686 1.251833 -1.353375 0.932193 0.445760 0.438629 -0.872281 1.611335 0.104405 -0.980764 0.215285 1.045694 1.621941 -0.836862 -0.905012 0.617560 -0.720825 0.382393 -1.165142 -1.872633
wb_dma_de/input_am0 1.660421 -0.210742 0.586688 -0.842281 -0.268049 0.228572 0.573859 0.405521 1.343972 -0.401120 3.182106 -1.758784 2.307588 0.607959 1.590338 0.693213 -0.376208 -0.705919 -0.430890 -0.418036
wb_dma_ch_sel/reg_next_start -4.807178 0.658010 -0.936867 1.353549 0.997792 -0.796392 -1.235033 2.459024 -1.269017 -2.808386 -1.924130 1.130067 1.084030 -0.931880 2.580605 1.187189 1.332331 -4.629094 -2.113698 -0.423039
wb_dma_ch_sel/input_ch4_csr 1.837483 -0.285683 1.205962 0.860353 -0.068215 0.763557 -2.777862 -0.909761 -1.817931 -2.415423 -0.888301 -2.478946 -0.147602 2.549409 -0.904499 1.490873 2.604573 0.888221 -4.550035 2.036920
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 0.780592 0.400746 -1.609493 0.060688 1.895111 1.107042 1.252472 0.061830 0.725433 1.304788 -0.123844 0.821617 0.852602 -0.616639 -0.054138 -0.759792 -0.465281 0.419969 0.748087 -2.796691
wb_dma_ch_sel/assign_107_valid -0.067404 1.360727 -0.518088 -2.404868 -0.751915 -0.221572 1.783298 0.345695 0.034783 -0.368188 0.144484 -0.046855 1.585536 -2.181693 2.687830 0.965358 1.982815 1.232082 -0.330319 -4.543169
wb_dma/wire_next_ch -1.539443 1.137673 -0.334607 0.304240 1.638739 -0.891529 0.291525 3.693582 -0.802846 -2.502406 -2.624176 0.798065 0.995029 -0.107409 2.936178 1.140495 0.770541 -1.748172 -3.203413 -2.741473
wb_dma_rf/wire_ch2_txsz 1.195227 -2.334455 -2.750829 0.611059 4.136185 1.372478 0.847553 1.319850 -0.050508 2.327742 -0.854730 0.578615 1.816374 1.099112 2.936849 0.374693 1.173543 0.543032 0.540374 0.255857
wb_dma_ch_rf/wire_ch_am0 1.620446 -0.233328 0.534105 -0.856389 -0.279020 0.222207 0.530590 0.376851 1.315895 -0.396078 3.091980 -1.629731 2.195460 0.567715 1.509126 0.680199 -0.370648 -0.561097 -0.381317 -0.401334
wb_dma_ch_rf/wire_ch_am1 -2.815564 1.003364 -0.149720 1.510342 1.527912 -0.446642 -1.968592 1.413471 -1.183967 -2.009115 -1.700882 0.960668 -0.040805 0.372623 -1.771232 0.824467 -0.787326 1.010846 -2.138998 -1.250692
wb_dma/wire_ch6_csr 1.868659 -0.221320 1.064598 1.047417 -0.114001 0.825748 -2.792850 -1.089155 -1.882284 -2.298688 -1.150883 -2.383571 -0.264110 2.602266 -0.973542 1.382318 2.729638 0.893556 -4.813392 1.928555
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.516599 0.670439 -0.005652 1.050362 1.415418 -0.965074 2.126869 1.270577 0.045509 1.322697 -0.701902 3.883094 0.754058 0.690794 1.512716 -0.621227 -1.198651 -0.761786 0.424102 0.200052
wb_dma_de/input_csr -0.000013 0.065506 1.202885 -5.876679 -0.422722 0.938627 3.497436 1.796807 2.860772 1.371235 3.214175 -2.811716 4.246710 4.089298 6.183942 1.508178 -3.310015 2.817813 -3.495059 1.896915
wb_dma_de/reg_read 0.643788 3.054749 0.613125 -1.195390 2.702753 0.514839 0.440011 0.971932 -0.839667 1.189378 -1.752912 -1.441942 0.787317 1.159381 2.364670 -0.586188 -0.114411 -3.735378 -1.298632 -0.144371
wb_dma/input_wb1_cyc_i 1.142689 -0.833828 1.604912 -0.004914 2.016669 0.313246 -1.326972 -1.066993 -2.726921 -2.045217 -2.387620 -0.729580 -0.791727 1.811471 -2.305832 -0.519132 0.360554 -0.496035 -4.192466 1.610963
wb_dma_ch_rf/wire_ch_adr0_we 0.753678 -1.134146 1.862651 -3.762619 -3.849272 -0.559895 -0.885970 0.069432 -1.060608 -4.215249 1.531023 1.678972 -0.035019 0.704073 -0.697455 1.336002 2.248691 4.022980 -3.804870 1.546960
wb_dma_ch_sel/assign_140_req_p0 -0.935036 1.846938 -0.397259 -0.956331 -1.634759 -0.904247 0.455788 -1.333143 -0.648259 1.079392 -0.625248 -1.005446 0.438105 -2.329095 2.256849 1.275278 2.630496 1.425552 0.398641 -3.373720
wb_dma_rf/wire_ch3_txsz 1.026409 -0.503793 -1.851512 0.412049 1.766262 0.161780 1.700648 1.170619 0.556736 1.652545 -0.332770 2.511610 1.426454 -0.153909 2.094701 0.051323 0.713835 1.734120 0.550666 -1.742902
wb_dma_rf/input_wb_rf_din -0.343005 0.095872 2.240900 -1.763097 -4.779160 -3.122057 -4.153300 -0.918963 -1.322485 0.498445 0.521388 -4.406467 -1.391865 1.060142 5.056190 2.566767 7.580400 1.357656 1.099693 7.099847
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 0.785748 -1.131425 1.845028 -3.761231 -3.919785 -0.467001 -0.927588 0.119110 -0.935667 -4.186223 1.758098 1.358628 0.134881 0.764147 -0.630368 1.408518 2.131210 3.969672 -3.821238 1.612848
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -1.149938 0.631733 0.050940 1.337836 -0.982721 -0.729321 -1.140270 -1.720835 -0.705178 1.657521 -0.694032 -0.907161 -1.000582 -0.409075 -0.272381 0.348857 0.551777 0.306568 0.936776 0.942466
wb_dma_pri_enc_sub/reg_pri_out_d1 0.605182 0.598782 -0.027197 1.084471 1.528037 -0.914800 2.131986 1.318996 0.080455 1.338380 -0.720258 3.881325 0.743232 0.746076 1.471602 -0.675424 -1.151441 -0.805033 0.454199 0.165357
wb_dma_ch_rf/always_19/if_1/block_1 1.243120 0.573099 1.907178 0.224244 -0.202918 -0.805657 -1.746726 0.991467 -0.348275 -2.572114 -0.183578 -2.134571 -1.348843 -0.485532 -0.757622 0.002388 0.934757 -2.770464 0.005983 -0.224247
wb_dma_ch_rf/always_2 4.545270 -0.881318 -1.485115 1.934962 1.540270 0.189327 1.270432 0.950436 2.093669 0.810817 -1.473797 2.653472 -1.350679 1.690529 -0.254707 -1.834310 0.471227 1.965434 -1.182569 -2.306415
wb_dma_ch_rf/always_1 0.080463 -2.064722 1.578343 -0.114133 -1.846097 -1.517439 -0.602315 0.687701 -0.556557 -3.580595 0.914698 -0.973693 -0.711681 -1.906899 0.154726 1.463417 1.705776 -1.044696 0.994092 -0.679286
wb_dma_de/input_mast0_drdy 2.444827 -1.775493 -1.637766 1.510705 1.868141 1.209523 0.513911 -1.800376 -2.228878 -0.330937 -0.760185 -0.154535 1.813673 1.507348 1.861951 1.451619 5.796127 -2.853064 -1.252522 0.229337
wb_dma_ch_rf/always_6 0.617027 -1.454602 -1.654384 0.691822 -3.505110 1.705049 0.026337 -1.610557 0.438596 -0.530017 0.112419 0.877002 0.478801 2.348007 -0.122750 -0.093779 1.570624 -1.627537 -5.735070 3.061364
wb_dma_ch_rf/always_5 1.856232 -0.859948 0.470369 0.852375 1.118221 -0.103993 -1.394730 -0.352017 -1.282806 -1.120536 -1.054011 -0.564148 -1.604936 1.430208 -1.216436 -0.461064 1.100070 0.827134 -0.667457 1.364533
wb_dma_ch_rf/always_4 1.688750 -0.697081 0.516162 0.726121 0.870509 -0.092361 -1.376961 -0.386538 -1.251106 -1.133520 -1.057422 -0.682239 -1.568169 1.363170 -1.109607 -0.341548 1.125310 0.715633 -0.833246 1.329311
wb_dma_ch_rf/always_9 -1.699711 1.928616 -0.474782 -1.955118 -0.891692 -0.589261 3.801486 -0.389560 -0.129584 1.807717 -0.145304 3.280535 2.156545 -0.746294 3.001227 0.332023 -0.620515 1.484387 -0.604542 -2.200998
wb_dma_ch_rf/always_8 3.386835 1.744017 2.894851 -1.479066 -3.609066 -1.518973 -0.106548 0.763641 -1.958247 -2.456768 -3.398660 -0.386969 -4.049392 -1.521886 -1.131663 -1.426259 1.776407 -3.072121 -2.272058 0.144907
assert_wb_dma_rf/input_wb_rf_dout 0.285417 0.550826 1.575288 2.436280 2.199847 -2.015265 -3.621176 0.887970 -2.224448 -1.721840 -3.893247 0.253840 -3.333414 1.315320 -1.487970 -0.309426 1.314397 0.347060 -1.414009 1.349707
wb_dma/wire_wb1_addr_o -1.183589 0.129024 -0.239671 -1.144076 -0.228779 1.468628 0.455589 -0.485386 -0.026185 1.511631 0.244364 -1.539118 0.837234 0.324591 -0.217980 -0.075879 -2.340244 0.563825 -0.760137 1.688126
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.544286 0.595466 -0.007484 1.142676 1.522772 -0.984587 2.184837 1.371999 0.123462 1.370788 -0.689047 3.988253 0.789334 0.690219 1.604259 -0.663496 -1.197826 -0.809675 0.599504 0.193437
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.209564 1.444245 -0.643645 -3.023886 -2.163440 0.470327 1.813181 -1.702202 -0.209991 0.582962 0.520489 -0.403734 1.600875 -1.426759 1.571989 0.952091 0.510104 2.278180 -1.158660 -2.626628
wb_dma_wb_slv/always_5/stmt_1/expr_1 -4.417566 0.897337 0.099567 -1.390728 -3.862314 -1.889113 1.000669 -2.833372 -0.431818 3.308993 1.091018 -2.053857 0.717138 -3.337228 3.244452 2.130782 0.632492 1.856312 3.610348 -0.605570
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 2.392723 1.580183 1.490934 -1.034146 -0.572155 -1.156418 -2.887772 0.476995 -2.605052 -0.629737 -2.334607 -0.629668 -2.381535 3.449191 -1.226127 -0.200999 2.659290 3.609199 -3.138779 4.085729
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -4.858171 1.868950 1.890589 -0.532686 -4.048419 -3.006104 1.466440 -2.609330 -0.894694 3.014930 0.724812 -0.560739 0.014000 -2.478212 2.670461 1.430064 -1.273459 -0.681461 3.585353 1.415406
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 0.781340 0.412022 -1.615917 0.045544 1.940110 1.115966 1.236959 0.078928 0.756115 1.329298 -0.145618 0.805922 0.844872 -0.647243 -0.071282 -0.774534 -0.439661 0.408609 0.777564 -2.865030
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.529714 1.135805 1.828881 0.731247 -0.248053 -1.208706 0.539646 0.228195 -0.438015 -0.232250 -0.378620 1.568188 -0.632606 0.841405 -0.447099 -0.704915 -1.918167 -2.540920 -0.041736 1.982556
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.719884 -0.817096 -0.980379 0.036254 1.453019 0.095797 1.063929 0.045162 -0.901970 1.276654 -1.120620 3.602739 0.181167 -0.107344 0.363475 -0.311691 1.137825 3.278519 0.368323 -0.479852
wb_dma_wb_slv/reg_slv_dout -0.946487 -0.024591 1.622528 -1.686357 -4.290729 -2.930843 -3.407581 -1.319621 -0.974015 1.460694 0.549638 -3.150209 -1.054748 1.659666 5.095818 2.185076 6.677905 2.249623 1.170879 7.351590
wb_dma_ch_pri_enc/always_2 0.537940 0.592051 0.031049 1.080376 1.439619 -1.013698 2.106768 1.324859 0.085270 1.338925 -0.711278 3.898264 0.756458 0.732335 1.574748 -0.636329 -1.133751 -0.806185 0.443474 0.331205
wb_dma_ch_pri_enc/always_4 0.566510 0.466085 0.079659 1.107956 1.381492 -1.018675 2.006267 1.291412 0.047764 1.193072 -0.728039 3.837932 0.658153 0.783148 1.485836 -0.592215 -0.991276 -0.728873 0.397992 0.447603
wb_dma/inst_u3 1.491659 -1.337475 2.210616 0.394543 0.523880 -0.474350 -2.481025 -2.840840 -2.102209 -2.199097 -2.810968 -2.018621 -3.154034 4.733041 -1.225627 -0.068820 2.013780 0.133927 -5.439639 3.520380
wb_dma_wb_slv/always_1/stmt_1 -1.890346 1.676350 4.400618 -2.513516 -4.830383 -3.313146 -2.460738 1.613313 -1.726524 -0.780883 -2.164595 -1.065453 -3.055257 1.713003 2.335747 0.842235 0.244274 0.361659 -2.572309 7.797094
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.104929 1.906010 -0.587490 -2.615544 -3.219247 1.042760 0.854307 -3.664457 -0.977991 3.252062 -0.109126 -2.821838 1.126023 -1.148531 0.983257 1.131392 -1.025737 2.842006 -1.223685 0.316154
wb_dma_rf/wire_ch0_am0 1.653847 -0.244573 0.588152 -0.828662 -0.246108 0.192668 0.546841 0.388061 1.281017 -0.391061 3.014755 -1.670625 2.216909 0.626946 1.581942 0.704337 -0.291726 -0.640651 -0.451309 -0.377351
wb_dma_rf/wire_ch0_am1 -2.915692 1.064798 -0.023602 1.507315 1.389952 -0.527901 -2.217967 1.453429 -1.224684 -2.240726 -1.745004 0.948285 -0.144607 0.308062 -2.018335 0.837101 -0.797154 1.104762 -2.218947 -1.176950
wb_dma_wb_mast/wire_mast_drdy 0.092937 -0.854519 -2.943810 0.117061 1.470979 1.770751 2.327479 -3.339944 -1.787357 2.918264 -0.528497 0.508916 2.924073 1.132859 3.086167 1.334066 4.234606 -0.606240 -0.492684 -0.091529
wb_dma_wb_if/wire_mast_pt_out 0.994135 -1.106671 0.719760 1.247046 0.465009 0.041632 -0.283954 -1.982361 -1.516081 -0.568432 -3.385911 -0.869341 -3.188853 1.706816 -0.030192 0.000744 0.959051 -1.525059 -1.466291 0.722884
wb_dma_ch_sel/assign_95_valid/expr_1 -2.999411 2.897493 -1.628962 -0.488879 -1.732666 1.432695 -3.419662 0.849013 -1.803456 0.202897 1.616881 -3.085865 4.761767 -0.156286 2.029928 3.851590 4.458777 0.510198 -2.518761 2.071211
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.566343 0.580827 0.016185 1.123385 1.452841 -0.949494 2.080108 1.319615 0.084178 1.276367 -0.740528 3.870456 0.706077 0.749352 1.513998 -0.614498 -1.115855 -0.782075 0.443016 0.280246
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.576811 0.522225 0.013013 1.091449 1.410615 -1.025018 2.104336 1.322875 0.071959 1.269134 -0.663676 3.873689 0.728434 0.693075 1.577954 -0.562577 -1.065919 -0.706623 0.499088 0.306236
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 0.530376 0.552197 0.043903 1.052929 1.357668 -1.035655 2.139541 1.307901 0.064979 1.343788 -0.704560 3.922518 0.790923 0.754252 1.643531 -0.550493 -1.060373 -0.688863 0.443858 0.347711
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 -1.055644 1.637423 -2.146212 -1.185538 -2.039281 1.582432 0.737791 -3.753158 -0.941530 5.290451 -1.283154 1.344756 -0.081840 -1.005640 -1.080270 -0.658830 -0.140041 5.795766 -0.445876 0.448723
wb_dma/constraint_slv0_din -1.140080 -0.445652 1.964886 0.331606 -0.574987 -2.736962 -0.779318 -0.511669 -0.932447 -2.736342 -2.300174 0.243042 -3.069221 0.311916 1.268769 -0.305366 2.098410 -2.090942 0.025112 0.566525
wb_dma_de/always_4/if_1/if_1 0.519784 4.961236 1.535227 -1.455955 0.498156 -0.642635 1.248726 0.759645 -0.139495 0.546013 -1.233871 0.266979 0.426527 -0.138096 1.437904 -1.015576 -0.637916 -2.783304 -1.161853 -2.288999
wb_dma_rf/always_2 0.456528 -0.167068 3.818650 -0.560072 -1.170630 -4.229077 1.932763 0.066107 -0.276038 -4.354347 -2.561012 1.013247 -3.196250 0.605848 3.126702 -0.177660 1.703291 -2.367416 -0.982017 -2.104616
wb_dma_rf/inst_u24 -1.631852 1.709625 -0.374340 -1.861369 -0.953678 -0.662759 3.710263 -0.419849 -0.181395 1.585562 -0.161912 3.352710 2.037580 -0.663067 2.901499 0.359671 -0.534353 1.445602 -0.638401 -1.994656
wb_dma_rf/always_1 -1.499838 1.961283 4.899461 -4.011533 -3.555344 -2.491048 -3.504984 -0.818493 -1.676203 -5.496087 -3.404320 -0.883943 -6.492933 2.963142 -2.267082 -1.210263 2.870413 -3.432120 -3.044267 4.672770
wb_dma_ch_sel/always_38 -5.547629 1.373287 -0.815242 2.523208 0.216345 -1.383868 -2.034888 0.796753 -1.772068 -1.203829 -2.597392 0.215263 0.138373 -1.259642 2.455323 1.292652 1.804482 -4.785997 -1.241794 0.110366
wb_dma_ch_sel/always_39 -0.460857 4.383122 -1.976192 -2.763366 1.150990 2.224666 2.070556 -1.389050 0.836027 3.081495 -0.509589 -0.636767 1.914289 -0.911079 0.736044 -1.164357 -0.766511 1.208198 -1.104248 -5.108773
wb_dma_ch_sel/always_37 1.669472 1.752271 1.299244 -2.873977 -3.371889 -0.104552 -0.234856 3.287058 -1.111057 -2.716484 -2.086046 1.700271 -1.437995 -0.713484 -1.246577 -0.840653 -0.241631 0.882664 -4.801714 0.754867
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.250299 1.352248 -0.566473 -2.988031 -2.276662 0.372315 1.738204 -1.684377 -0.210587 0.489139 0.580880 -0.451248 1.496599 -1.470669 1.515548 0.960085 0.557852 2.285950 -1.115222 -2.513589
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 -0.544187 3.996272 -0.082599 -3.935690 0.403582 2.171607 -0.485093 2.154464 2.455183 0.642780 1.959218 -1.792089 2.574015 3.314154 0.867051 -1.013887 -3.309037 -0.966204 -4.930362 0.860814
wb_dma_ch_sel/assign_10_pri3 0.746037 0.370121 -1.582972 0.043395 1.899692 1.098318 1.233473 0.102646 0.743462 1.261982 -0.140269 0.819716 0.833871 -0.651912 -0.034372 -0.749546 -0.438105 0.430848 0.736803 -2.801915
wb_dma_rf/inst_u21 -1.616129 1.633066 -0.532577 -1.782808 -0.792704 -0.639202 3.806826 -0.332474 -0.136526 1.643929 -0.121961 3.421261 2.126442 -0.799291 2.940295 0.366364 -0.602535 1.464732 -0.490490 -2.178075
wb_dma_rf/wire_ch3_adr0 1.031004 -1.192790 0.458783 -0.739499 -0.196548 0.302024 0.295305 -2.265522 -2.018442 -1.716558 -2.643343 3.189279 -2.998685 1.103452 -3.059845 -1.773647 0.305217 0.709053 -2.935625 0.444256
wb_dma_ch_rf/input_dma_busy 3.391920 1.944998 2.854608 -1.571852 -3.619117 -1.611744 -0.084321 0.891392 -2.035183 -2.290253 -3.508995 -0.304989 -4.049453 -1.650358 -0.971714 -1.394626 1.781136 -2.848491 -2.210735 0.017152
wb_dma_ch_sel/assign_134_req_p0 0.174563 2.132398 -0.632898 -0.900010 -2.107945 0.901994 -0.675382 -2.774719 -1.140785 3.160188 -1.330327 -0.455872 -1.044490 -1.583793 -1.603946 -0.563088 0.773987 3.505130 -0.274079 -0.180579
wb_dma/wire_wb0m_data_o 1.007518 -0.914528 1.531465 -2.838398 -3.570260 1.988532 0.161710 -2.404058 0.086359 -0.980955 0.974977 -1.742295 -2.033547 1.372519 -3.415017 -1.195314 -0.797898 -3.007089 -1.030901 4.180652
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.281215 1.333654 -0.549968 -3.011867 -2.302819 0.429618 1.775348 -1.759432 -0.198744 0.498521 0.625939 -0.461354 1.519211 -1.516390 1.456477 0.963928 0.515645 2.299403 -1.038798 -2.543677
wb_dma_ch_rf/always_6/if_1 0.647748 -1.274808 -1.522413 0.756906 -3.380268 1.627632 -0.018131 -1.591825 0.488803 -0.676412 -0.034642 0.909303 0.210485 2.353845 -0.364010 -0.309072 1.312300 -1.817893 -5.722399 2.822135
wb_dma 2.283157 -1.311683 3.088974 0.432314 0.439293 -0.248786 -2.712513 -2.652483 -2.962816 -2.825924 -3.197705 -3.146328 -3.009084 4.238035 -1.137264 0.588598 2.325796 0.178430 -5.760808 3.690024
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 2.232100 3.851040 -0.264542 0.233207 2.489562 1.218346 -0.856930 0.715366 0.004720 1.868433 -1.980239 -0.651686 -0.567529 1.423391 -0.352558 -2.155966 0.002436 -3.635172 -1.456913 0.052942
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 1.253413 0.597568 1.950927 0.209731 -0.220197 -0.802390 -1.732977 1.025401 -0.337637 -2.632892 -0.203553 -2.171252 -1.355854 -0.581793 -0.789973 0.011921 0.905382 -2.868449 0.045283 -0.354990
assert_wb_dma_rf/input_wb_rf_adr 0.380773 0.414704 1.719601 2.454291 2.175306 -2.026638 -3.648442 0.802130 -2.193355 -1.913878 -3.838122 0.234852 -3.457345 1.416048 -1.669682 -0.390738 1.213097 0.204865 -1.442695 1.436597
wb_dma_ch_rf/always_6/if_1/if_1 0.740329 -1.321072 -1.718964 0.634449 -3.365971 1.846750 0.088052 -1.586194 0.428174 -0.376397 -0.024026 0.815184 0.398630 2.218805 -0.370092 -0.263634 1.313796 -1.381262 -5.689847 2.775734
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.579844 0.561981 0.039938 1.080146 1.370809 -1.010994 2.092221 1.330657 0.019287 1.242686 -0.762128 3.887623 0.715700 0.786685 1.571982 -0.587336 -1.030191 -0.703129 0.373709 0.366269
wb_dma_ch_arb/wire_gnt -1.585859 0.117667 -2.311188 0.740956 -0.752308 1.604246 0.954374 -1.773953 -0.759299 3.268416 -2.896875 2.787132 -0.155119 2.055681 -0.943545 -0.706770 -2.135267 4.876058 -4.949924 1.529224
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 -1.759301 1.975447 -0.493561 -1.887255 -0.817474 -0.597287 3.863934 -0.395207 -0.113490 1.838789 -0.119487 3.370907 2.193366 -0.809844 3.006220 0.290030 -0.707690 1.375618 -0.497797 -2.218673
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -1.186502 -1.730646 0.432673 1.383487 -0.123635 -0.527057 -0.458706 -0.809882 0.236687 -2.297988 -0.469439 -0.110974 -1.164272 0.860555 0.363853 -0.162146 0.571144 -3.154911 -0.958743 0.848781
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 -0.465454 4.371353 -2.006686 -2.759544 1.143136 2.210658 2.102805 -1.355852 0.799224 3.042087 -0.563861 -0.611189 1.926317 -0.888156 0.759465 -1.135663 -0.729830 1.232361 -1.153118 -5.117973
wb_dma_rf/always_1/case_1/cond -1.410597 2.007705 4.947017 -3.909639 -3.434471 -2.576641 -3.611992 -0.670639 -1.779728 -5.701207 -3.675518 -0.669631 -6.662599 3.036283 -2.412992 -1.321153 2.906228 -3.559477 -3.192539 4.607707
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.585930 0.586524 -0.009121 1.188795 1.580545 -0.986503 2.178828 1.351067 0.081334 1.320978 -0.738680 3.995466 0.744895 0.710590 1.560246 -0.679863 -1.208688 -0.863246 0.545771 0.207574
wb_dma_wb_slv/assign_4/expr_1 1.815601 -1.577582 1.647426 -1.873684 -2.775370 2.110952 0.185827 -4.083542 -1.386995 -0.777334 -2.566081 -2.487879 -4.462849 2.989060 -2.283573 -0.944506 0.481230 -3.686235 -2.746203 4.144205
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 1.131598 -2.303490 -2.728585 0.588274 4.098734 1.457453 0.780270 1.248235 -0.094039 2.319765 -0.831943 0.457852 1.832304 1.129100 2.933267 0.409620 1.180013 0.535153 0.496675 0.292844
wb_dma_de/always_3/if_1/stmt_1 -1.182787 0.561255 0.059735 1.400565 -1.047259 -0.791632 -1.182668 -1.801528 -0.698063 1.681764 -0.703898 -0.936411 -1.072958 -0.380540 -0.294434 0.324531 0.581684 0.306933 1.001560 1.003860
wb_dma_ch_sel/assign_104_valid -0.083381 1.358087 -0.429183 -2.441262 -0.864569 -0.192773 1.665739 0.315555 0.010212 -0.385742 0.109082 -0.152466 1.477998 -2.144618 2.674656 0.981427 2.032824 1.272201 -0.411822 -4.388946
wb_dma_ch_rf/always_9/stmt_1 -1.743881 1.863274 -0.479092 -1.917407 -0.838863 -0.533676 3.793632 -0.460210 -0.103343 1.774411 -0.102105 3.209463 2.175123 -0.826325 2.951452 0.321557 -0.643585 1.363343 -0.479541 -2.250444
wb_dma_wb_if/input_mast_adr -2.253928 0.673195 -0.146394 0.094748 -1.246601 0.749147 -0.654776 -2.116938 -0.707330 3.036133 -0.469195 -2.418938 -0.150021 0.041835 -0.464593 0.246873 -1.762590 0.875500 0.053349 2.679594
assert_wb_dma_ch_arb/input_req -1.230590 3.951104 -0.349398 -2.777141 -0.757556 1.092515 0.841675 -1.472533 0.043820 1.708758 -0.420964 -1.432123 1.061574 -0.237760 0.743232 -0.393658 -0.320710 0.803572 -1.901782 -2.218840
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.724956 -0.893021 -0.969128 0.039013 1.482761 0.134927 0.984106 0.061479 -0.928619 1.272899 -1.124120 3.682250 0.213981 -0.018315 0.336735 -0.313210 1.173610 3.324210 0.357934 -0.379037
wb_dma_wb_if/input_wbm_data_i -1.176171 -0.159787 1.501681 -1.663679 -4.386692 -2.954577 -3.440938 -1.364680 -0.973699 1.615746 0.659604 -3.147873 -1.022738 1.371765 5.059099 2.265693 6.680504 2.531645 1.589508 7.342662
wb_dma_de/wire_tsz_cnt_is_0_d 2.097017 4.046137 -0.180053 0.174057 2.406202 1.095456 -0.823849 0.701394 0.034308 2.058841 -1.948726 -0.761989 -0.548801 1.331271 -0.177389 -2.145539 -0.116003 -3.700422 -1.293336 0.028475
wb_dma/wire_dma_err -1.678937 1.946120 -0.474817 -1.916653 -0.809568 -0.602676 3.759373 -0.390268 -0.216080 1.820733 -0.261699 3.223210 2.173296 -0.688780 3.101346 0.352690 -0.556710 1.360786 -0.733808 -2.102212
wb_dma_ch_sel_checker/input_ch_sel_r 0.262816 -0.940496 -0.219917 0.353091 -0.140550 -0.932152 0.469519 1.036178 -0.183003 0.369829 -0.193830 1.695168 0.565700 0.470503 2.046412 0.772792 1.120645 1.310472 -0.101975 1.036744
wb_dma_ch_sel/assign_119_valid 0.042478 1.375399 -0.397589 -2.345141 -0.818424 -0.249093 1.597718 0.351522 -0.011723 -0.477364 0.005127 -0.136873 1.447704 -2.028027 2.624550 1.002350 2.095865 1.164859 -0.569406 -4.285893
wb_dma_inc30r/input_in -0.031152 0.818511 -2.268363 2.464954 -1.190436 1.531591 -3.643776 0.450452 -1.589760 -0.413135 -2.029245 3.735852 -0.935520 0.123422 -4.999945 -0.613987 1.005781 4.910810 -4.355193 1.449300
wb_dma_ch_pri_enc/inst_u15 0.584342 0.544053 0.067900 1.126012 1.488398 -1.031094 2.105081 1.384516 0.090742 1.303696 -0.678120 3.938278 0.685143 0.728859 1.544698 -0.663453 -1.148304 -0.813003 0.594553 0.301379
wb_dma_ch_pri_enc/inst_u14 0.601687 0.481645 0.036014 1.115645 1.446370 -0.970467 2.053448 1.360074 0.050064 1.236369 -0.717795 3.852327 0.709546 0.720111 1.539022 -0.580257 -1.032664 -0.741153 0.462940 0.293316
wb_dma_ch_pri_enc/inst_u17 0.603150 0.556036 0.051149 1.070256 1.358546 -0.983055 2.032706 1.303752 0.026599 1.223240 -0.766254 3.850504 0.684537 0.758017 1.497709 -0.595195 -1.021582 -0.716405 0.341313 0.338766
wb_dma_de/wire_dma_err -1.662725 1.829985 -0.400750 -1.884438 -0.951847 -0.581569 3.650627 -0.432772 -0.174514 1.609097 -0.139917 3.239897 2.060409 -0.696827 2.838446 0.359262 -0.535704 1.444085 -0.703790 -2.050547
wb_dma_ch_pri_enc/inst_u11 0.564924 0.560509 0.072101 1.100210 1.366745 -0.992348 2.001396 1.312137 0.006898 1.203769 -0.717206 3.790933 0.715798 0.759655 1.538605 -0.566122 -0.998195 -0.719158 0.362495 0.389178
wb_dma_ch_pri_enc/inst_u10 0.585466 0.528331 0.042908 1.076000 1.408018 -0.953433 1.942580 1.273864 0.060981 1.229676 -0.716743 3.703864 0.652419 0.797717 1.483590 -0.557322 -0.993547 -0.727045 0.366454 0.383716
wb_dma_ch_pri_enc/inst_u13 0.612076 0.474392 -0.017662 1.130819 1.467962 -1.009784 2.098434 1.360396 0.054647 1.285934 -0.710217 3.934055 0.730979 0.737886 1.600730 -0.580838 -1.029356 -0.710188 0.449401 0.307833
wb_dma_ch_pri_enc/inst_u12 0.591739 0.605523 0.014675 1.091074 1.461661 -0.976908 2.089912 1.323940 0.072427 1.296842 -0.746727 3.914975 0.727224 0.740198 1.523734 -0.619291 -1.109229 -0.780152 0.451679 0.262735
wb_dma_ch_pri_enc/inst_u19 0.566778 0.529968 -0.018124 1.125263 1.522743 -0.992274 2.099286 1.364898 0.088787 1.304521 -0.746400 3.932157 0.736582 0.770091 1.598466 -0.617958 -1.099895 -0.788489 0.468145 0.254660
wb_dma_ch_pri_enc/inst_u18 0.547335 0.536771 0.073437 1.069398 1.292543 -1.007536 1.966779 1.290007 0.038774 1.203139 -0.707188 3.771174 0.663479 0.741991 1.497863 -0.578761 -0.979583 -0.679534 0.388308 0.386367
wb_dma_ch_sel/assign_110_valid 0.064084 1.389091 -0.407874 -2.334829 -0.654253 -0.218824 1.603307 0.446258 0.023149 -0.448619 0.040554 -0.143434 1.482406 -2.082273 2.639746 0.950712 2.076574 1.131925 -0.448387 -4.452898
wb_dma_rf/inst_u30 -1.679674 1.778571 -0.505668 -1.935647 -0.920232 -0.601640 3.766829 -0.435898 -0.107776 1.710728 -0.071724 3.313137 2.170664 -0.834488 2.938529 0.384338 -0.543560 1.569737 -0.540553 -2.229438
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 -1.387051 -1.635025 -2.417467 0.582734 -0.049143 -1.287429 1.318988 2.223355 -0.589703 0.678847 -0.911931 4.030123 1.495699 -2.352271 3.700700 1.585631 2.749529 2.698004 1.257172 -1.519065
wb_dma/wire_pointer3 3.311410 -2.015961 -0.776586 0.572827 1.778560 -0.473451 2.764911 1.297908 1.415465 -0.109101 -1.095054 2.116021 0.012140 1.333528 2.232051 -0.305315 0.407419 2.172081 -0.991358 -2.833146
wb_dma_ch_pri_enc/wire_pri6_out 0.547350 0.561969 0.020058 1.128376 1.479578 -1.046874 2.138427 1.405966 0.066099 1.307547 -0.712221 4.029700 0.708705 0.704927 1.603821 -0.646105 -1.178555 -0.773790 0.558107 0.321575
wb_dma_rf/assign_6_csr_we 1.679485 1.518449 3.703539 -1.951471 -1.088912 -4.051505 2.652818 0.991095 -0.539031 -2.552029 -2.242597 1.119307 -2.351840 -0.474486 2.905165 0.001957 1.195549 0.313818 0.116734 -3.329237
wb_dma_de/assign_82_rd_ack 0.693465 2.938717 0.546575 -1.071309 2.891969 0.508090 0.482616 0.991843 -0.757924 1.164139 -1.695828 -1.342128 0.842155 1.208617 2.358181 -0.638992 -0.172839 -3.775188 -1.187923 -0.175620
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 3.300515 -2.012982 -0.795343 0.573177 1.904460 -0.464871 2.752873 1.373814 1.367661 -0.068100 -1.124818 2.177232 0.054356 1.359974 2.401671 -0.257544 0.494874 2.142312 -1.000916 -2.833133
wb_dma_ch_sel/assign_96_valid -1.100243 2.854700 0.003234 -0.119282 -3.443937 -0.172118 -1.736991 0.788619 -0.268872 -1.626006 1.723287 -2.055383 3.365130 0.114005 1.504496 3.344338 3.644828 1.758898 -3.238527 -0.596043
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.586879 0.513799 -0.071109 1.022819 1.432806 -0.933228 2.096879 1.299355 0.061992 1.322035 -0.689152 3.802234 0.810131 0.708922 1.636907 -0.524186 -0.966860 -0.544703 0.386666 0.193823
wb_dma_de/reg_next_ch -1.621626 1.095291 -0.408840 0.257631 1.561110 -0.903524 0.406788 3.637178 -0.857128 -2.365946 -2.600720 0.906484 1.052175 -0.148844 3.060218 1.190455 0.840213 -1.621809 -3.174576 -2.620381
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.463905 1.088452 1.773969 0.725941 -0.217036 -1.168680 0.545402 0.200347 -0.439564 -0.276742 -0.355108 1.517654 -0.590570 0.849850 -0.441157 -0.646577 -1.850702 -2.443022 -0.088561 1.984416
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.496651 1.093544 1.834343 0.687500 -0.294005 -1.163010 0.404347 0.184801 -0.510242 -0.361907 -0.398531 1.391857 -0.680866 0.872021 -0.531738 -0.651395 -1.814965 -2.494621 -0.178297 2.036836
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 3.323728 -2.070735 -0.694108 0.592829 1.795472 -0.487181 2.711656 1.320944 1.392659 -0.160820 -1.085964 2.179393 -0.003165 1.398245 2.272330 -0.277960 0.397884 2.173455 -0.947694 -2.682458
wb_dma_ch_rf/assign_24_ch_txsz_dewe -0.148092 1.838673 -0.536868 -1.927145 2.865275 1.187703 0.086027 0.443401 0.355967 2.277789 0.049783 -5.164537 1.234028 -1.669480 2.826535 0.063479 0.088978 -3.417985 2.714962 -2.488919
assert_wb_dma_ch_arb -1.268037 4.065561 -0.409868 -2.888570 -0.731872 1.123285 0.874547 -1.511034 0.094031 1.826069 -0.397920 -1.486848 1.143660 -0.264031 0.825418 -0.377847 -0.309797 0.766582 -1.905524 -2.350051
wb_dma/wire_csr 2.147047 -1.205571 4.378348 -2.748174 0.384564 -0.238028 0.698127 0.996607 -0.113769 -3.155205 0.065011 -4.549833 -0.080867 2.789735 2.222965 1.402545 -1.894597 0.502980 -3.307786 1.648893
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.456139 1.025056 1.776888 0.747919 -0.237366 -1.148890 0.492482 0.216335 -0.478947 -0.288005 -0.369725 1.441955 -0.623203 0.867870 -0.478872 -0.634074 -1.820720 -2.477974 -0.051690 1.966381
wb_dma_wb_if/input_mast_din 0.544486 -2.460063 -0.748328 -0.097096 3.614615 0.998186 -0.202948 0.935897 0.733315 2.477046 0.649659 -2.941705 1.438974 3.007423 3.408315 0.565946 -0.872845 -0.929638 0.569298 3.565987
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -1.110904 -2.687699 -0.180154 -0.248098 -1.605580 -0.801760 1.020777 -0.235375 -0.309155 -1.208924 1.019723 0.989654 0.511848 -1.329508 0.858937 1.446542 0.860839 1.560849 0.874746 -0.281703
wb_dma_ch_rf/reg_sw_pointer_r -3.181944 1.213656 0.647930 2.278525 1.565111 -2.383815 -1.762746 1.878969 -2.208400 -1.705053 -4.235614 0.120818 -1.158056 0.297702 1.332826 1.640758 0.609048 -0.446129 -2.343132 -1.298490
wb_dma_ch_sel/assign_142_req_p0 -0.926996 1.713606 -0.389928 -0.762790 -1.584293 -0.967001 0.424799 -1.277892 -0.664992 1.127802 -0.662701 -0.890212 0.354262 -2.348535 2.235925 1.215145 2.550544 1.377179 0.549641 -3.306399
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.033241 1.751024 -0.581376 -2.501087 -3.143425 1.058719 0.830021 -3.635476 -0.985603 3.255177 -0.151585 -2.751558 1.034675 -1.082209 0.825753 1.062886 -1.105148 2.752805 -1.216465 0.409399
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 0.775411 0.377616 -1.634296 0.070148 1.992606 1.109586 1.286180 0.106067 0.745575 1.320383 -0.142512 0.837533 0.897034 -0.626454 -0.038548 -0.771123 -0.448801 0.448152 0.780200 -2.891241
wb_dma_rf 2.499484 0.055461 2.147152 -0.276721 -1.471842 -0.023180 -2.603573 -1.047505 -2.829940 -2.834424 -2.878024 -2.178361 -2.982316 2.730512 -1.493331 -0.095191 3.017195 0.212756 -4.822344 3.857383
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -0.540612 1.948075 1.071038 -1.372422 -0.165796 0.426755 -0.824055 0.858650 0.395995 -2.189758 0.497189 -0.934157 0.012657 0.270957 -1.567350 -0.236029 -0.925273 -1.588931 -1.266194 -0.870224
wb_dma_de/reg_chunk_cnt 0.606651 4.848623 1.551234 -1.365619 0.564233 -0.718490 1.191299 0.902272 -0.212965 0.459715 -1.291675 0.380379 0.360507 -0.026916 1.526751 -0.969247 -0.539365 -2.799025 -1.209153 -2.092847
wb_dma_de/always_23/block_1/case_1/block_4/if_1 -0.647134 4.171512 -0.209786 -3.875095 0.596530 2.132219 -0.287570 2.264647 2.457467 0.806885 1.648198 -1.408101 2.523526 3.304921 0.963641 -1.175145 -3.410223 -1.082852 -4.943711 0.710902
wb_dma_de/always_23/block_1/case_1/block_3/if_1 -1.342568 4.628688 -0.002686 -2.728946 -0.504735 1.391301 -1.425957 0.859129 2.002108 2.035157 1.353983 -2.329477 1.699488 3.183022 0.731372 -0.747877 -2.748462 -0.645111 -4.287021 1.741102
wb_dma/input_wb0m_data_i -1.112811 -0.064560 1.590512 -1.645929 -4.510747 -2.802286 -3.528204 -1.547636 -1.021202 1.513440 0.669230 -3.385717 -1.026198 1.570225 4.898935 2.257535 6.700168 2.262822 1.225789 7.448213
wb_dma_de/always_15/stmt_1 1.111584 2.082851 -1.098913 -1.931497 2.953204 1.554194 0.032058 0.859310 -0.314760 1.468778 -1.337105 -2.862380 1.459917 0.304599 2.950530 0.019979 1.635185 -1.398537 -1.159418 -2.056026
wb_dma/wire_ch7_csr 1.829497 -0.295567 0.938539 0.837330 0.027743 0.878506 -2.515615 -0.928733 -1.692326 -2.020845 -0.811726 -2.474030 0.080440 2.422943 -0.671797 1.477298 2.489361 1.118151 -4.418334 1.827819
wb_dma/input_wb0_ack_i 1.896770 -0.941323 1.030497 1.882459 1.272957 -0.469482 -1.679099 -2.970289 -1.732524 -1.454933 -3.021444 -1.675112 -2.182218 5.086093 1.094404 0.868911 4.278571 -1.551549 -4.908390 2.142312
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.212481 1.839085 -0.577363 -2.682392 -3.280157 1.067589 0.930223 -3.642356 -0.856512 3.454367 0.027545 -2.854264 1.202632 -1.244635 0.993026 1.137431 -1.209701 2.912819 -0.977691 0.445858
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -4.035114 1.647209 -0.603226 -2.567511 -3.225879 1.097477 0.822367 -3.614031 -0.977397 3.067001 -0.065895 -2.696514 1.024340 -1.053012 0.768966 1.108693 -1.038921 2.913010 -1.317829 0.443909
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.252126 1.886585 -0.635034 -2.583565 -3.246266 1.003196 0.881096 -3.746155 -0.973828 3.431809 -0.138105 -2.825789 1.114744 -1.287440 0.999675 1.136018 -1.031967 2.841673 -0.979648 0.272163
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 -2.414553 2.969970 0.188866 -2.601479 -1.415005 -0.329491 1.326398 -0.911844 0.569017 2.967837 0.975282 -2.167778 1.401446 -1.881603 2.754333 0.492619 -0.833779 0.207452 1.983734 -1.448891
wb_dma_ch_sel/assign_125_de_start -5.557492 1.151421 -0.959034 2.563927 0.151027 -1.268822 -2.094614 0.730173 -1.797171 -1.281949 -2.572924 0.171257 0.213682 -1.142908 2.395465 1.413169 1.986039 -4.537187 -1.454798 0.218489
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 3.263345 -2.045855 -0.635255 0.563695 1.708407 -0.516896 2.680590 1.308447 1.355724 -0.198470 -1.070726 2.063243 -0.086909 1.362770 2.216288 -0.265382 0.444830 2.059961 -0.994824 -2.662008
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.477472 1.054819 1.790823 0.749977 -0.227412 -1.137537 0.447720 0.234717 -0.471037 -0.316005 -0.381858 1.439762 -0.651096 0.830470 -0.460573 -0.619890 -1.820486 -2.468956 -0.060864 1.948750
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 -1.252914 -3.384544 -3.166751 0.670592 2.110350 -0.041341 0.447170 2.257424 -1.217310 1.227381 -1.404805 2.013901 1.762432 -0.961308 4.397040 1.888819 3.101525 1.603276 0.924764 0.635749
wb_dma_ch_sel/input_dma_busy 0.757998 0.405858 -1.632440 0.044316 1.957551 1.092082 1.287993 0.065240 0.746609 1.335734 -0.118915 0.831496 0.889173 -0.653126 -0.040598 -0.805432 -0.477629 0.439108 0.727858 -2.882382
wb_dma_inc30r 0.110048 1.776872 -0.797894 -0.302107 -1.584676 3.014100 -3.120850 0.792672 -0.473103 -1.212937 1.008142 0.017565 1.554203 1.194544 -4.638312 -0.201511 -1.873287 3.245023 -6.021588 2.079199
wb_dma_ch_sel/always_45/case_1 0.422446 1.634794 -0.803487 2.742718 -1.033473 -0.026204 -2.290205 -1.997023 0.228531 2.627363 -0.990381 -0.098653 -2.316507 -0.023507 -2.857377 -1.353379 0.426911 0.264659 0.806132 1.056678
wb_dma_ch_sel/assign_117_valid -0.068274 1.433509 -0.513174 -2.443914 -0.809578 -0.182257 1.731668 0.363161 0.012513 -0.332923 0.054532 -0.091727 1.606184 -2.140249 2.771984 0.993327 2.063889 1.255390 -0.509527 -4.438303
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 -1.235713 -3.355571 -3.311904 0.735947 2.374365 -0.027315 0.613292 2.372147 -1.143335 1.471619 -1.404486 2.137561 1.914039 -1.075544 4.572443 1.846411 3.045984 1.468667 1.226113 0.400759
wb_dma/wire_ch3_adr0 1.030723 -1.170867 0.498005 -0.663314 -0.252597 0.240476 0.272263 -2.233483 -2.073607 -1.718785 -2.648869 3.187164 -3.030612 0.990653 -3.125145 -1.756343 0.357468 0.679724 -2.742686 0.493638
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -1.147335 0.588764 0.063355 1.298062 -0.997531 -0.731662 -1.082187 -1.722033 -0.660256 1.626568 -0.616127 -0.895577 -0.970744 -0.370822 -0.268666 0.336994 0.508439 0.283487 0.988032 0.896979
wb_dma_de/always_6/if_1/if_1/cond 0.130757 2.553595 0.458221 -2.265931 1.509449 1.610338 -1.612929 -0.244681 -0.865768 0.039012 -1.089223 -5.374828 0.221277 0.509990 1.016982 0.038641 1.053727 -3.065312 -1.843172 -0.531088
wb_dma/wire_mast1_pt_out 0.992533 -1.086402 0.543193 1.331001 0.608454 0.186172 -0.244179 -2.143619 -1.605721 -0.464518 -3.674321 -0.887117 -3.279135 1.716428 0.006495 -0.021762 1.066195 -1.329803 -1.607223 0.425181
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.225023 1.439375 -0.580872 -3.018979 -2.215976 0.442933 1.759793 -1.702245 -0.226996 0.578934 0.523836 -0.488547 1.513275 -1.423963 1.547920 0.934362 0.523738 2.210831 -1.137424 -2.540355
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -1.090129 -2.535697 -0.182419 -0.284202 -1.587637 -0.735514 0.957107 -0.249651 -0.246353 -1.158633 1.014079 0.982234 0.500268 -1.300188 0.811924 1.359125 0.803107 1.511618 0.854105 -0.263161
wb_dma_ch_sel/always_48 -1.853138 0.219262 -2.429582 0.598647 -0.841122 1.820758 0.659677 -2.028126 -0.908708 3.441869 -2.821259 2.322419 -0.099299 1.919195 -1.119671 -0.635831 -2.045925 4.838486 -4.840549 1.699693
wb_dma_ch_sel/always_43 0.719607 5.128795 -0.793803 0.539079 2.241307 0.310289 -1.688256 2.102901 -0.745924 2.378780 -3.292598 0.088557 -0.598167 0.302386 1.122965 -1.797755 1.177233 -3.929596 -1.227863 0.330688
wb_dma_ch_sel/always_42 2.136820 -1.090501 4.524648 -2.726938 0.371667 -0.233226 0.691548 1.041757 -0.042455 -3.331817 0.014612 -4.653659 -0.174409 2.744627 2.091033 1.319087 -2.075894 0.306032 -3.334689 1.511876
wb_dma_ch_sel/always_40 4.740559 -1.057879 -1.434678 1.885399 1.553271 0.206511 1.374220 0.936013 2.139769 0.635288 -1.437341 2.656867 -1.449854 1.741235 -0.390024 -1.824507 0.427707 2.044994 -1.183693 -2.454471
wb_dma_ch_sel/always_47 -2.338293 1.182592 -1.334063 0.877150 0.392895 0.490288 -0.827996 1.517624 0.092604 -0.959969 0.215444 0.997666 1.556705 -0.792697 -0.920070 0.609993 -0.712228 0.388751 -1.186410 -1.840582
wb_dma_ch_sel/always_46 1.670448 -0.202401 0.535291 -0.836418 -0.234922 0.242654 0.591544 0.392498 1.364491 -0.368951 3.113263 -1.656114 2.324904 0.610402 1.555786 0.666207 -0.391204 -0.633453 -0.436039 -0.458446
wb_dma_ch_sel/always_45 0.430721 1.617190 -0.858137 2.816770 -1.068609 -0.045766 -2.360171 -2.074775 0.151045 2.666401 -1.113009 -0.160039 -2.409615 0.024134 -2.856738 -1.344528 0.503160 0.224018 0.823156 1.169786
wb_dma_ch_sel/always_44 -0.515924 -2.731293 0.317923 -2.239291 -4.121914 -1.128959 -0.599713 -0.686791 -2.153669 -2.090921 -0.801312 4.165409 -1.573598 -0.264870 -0.575667 1.192341 3.303728 6.774217 -2.242514 2.683837
wb_dma_ch_sel/assign_152_req_p0/expr_1 -0.947210 1.786759 -0.345593 -0.815598 -1.597241 -1.016369 0.369911 -1.297062 -0.711991 1.154123 -0.761519 -1.021615 0.308657 -2.293770 2.295311 1.233620 2.609727 1.300508 0.464839 -3.197998
wb_dma_ch_rf/input_ndnr 1.404242 2.569595 -3.749022 -0.752471 2.938877 3.079061 0.348594 -0.537020 0.825857 4.768684 -1.543591 -0.090860 1.280640 1.128401 0.819820 -1.699722 0.720759 1.284136 -1.394940 -1.649419
wb_dma_de/always_4/if_1/stmt_1 0.964371 3.955856 -0.320642 -2.161808 0.757421 0.488266 0.828080 0.646546 0.278023 0.902004 -0.929710 -0.962314 1.142006 -0.926152 2.104667 -0.335638 1.243630 -0.216700 -1.248001 -4.232697
wb_dma_wb_if/wire_wb_addr_o -2.199443 0.647299 -0.174896 0.149995 -1.177758 0.713940 -0.674238 -2.062712 -0.647380 3.038551 -0.425884 -2.377979 -0.151157 0.016683 -0.481761 0.236910 -1.731412 0.838455 0.111302 2.571819
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -1.091153 0.542862 0.095446 1.358971 -0.989183 -0.754249 -1.173077 -1.719075 -0.714550 1.561280 -0.722310 -0.951419 -1.059835 -0.328012 -0.296935 0.341077 0.598012 0.262154 0.906922 1.043228
wb_dma_ch_sel/assign_111_valid -0.126720 1.493849 -0.449345 -2.476580 -0.840332 -0.215217 1.688520 0.361773 0.025039 -0.335860 0.088488 -0.168375 1.565584 -2.186138 2.797660 1.049895 2.005747 1.232770 -0.428847 -4.431308
wb_dma_wb_slv/assign_2_pt_sel 2.097825 -1.964650 2.940230 -2.371698 0.387789 2.465419 -0.944515 -3.977755 -4.085224 -0.964138 -4.392812 -3.862465 -3.446908 5.502526 -2.433829 -1.035918 -0.200940 -3.699482 -6.871699 7.638183
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 -4.349110 2.107685 -2.973745 0.607991 0.721566 -0.002977 -2.260593 1.623923 -1.960013 0.996409 -2.278672 -1.109237 1.952672 -2.666177 3.094192 2.441266 3.495294 0.430398 -0.815686 -2.481905
wb_dma_ch_sel/assign_144_req_p0 -1.084634 1.759497 -0.476670 -0.893660 -1.719631 -0.955062 0.542001 -1.379502 -0.687876 1.238793 -0.627003 -0.855369 0.527972 -2.392582 2.373520 1.338511 2.613284 1.652742 0.453283 -3.378028
wb_dma_de/input_pointer 4.589062 -1.081918 -1.493802 1.920697 1.575633 0.120675 1.445530 1.023303 2.104410 0.734760 -1.447233 2.786624 -1.266200 1.639582 -0.052488 -1.734476 0.500325 2.082155 -1.115353 -2.411773
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond -0.025451 -4.733516 -2.759900 0.265233 2.286780 0.662530 1.675978 0.953122 -0.397627 1.023761 0.182768 1.412153 2.170902 -0.167562 3.563369 1.724552 1.899831 1.981954 1.265271 0.079123
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 0.938430 -2.948031 -1.447415 0.649043 0.101831 -1.734567 2.480115 2.276073 0.419230 -0.820186 -1.474266 3.647602 0.203847 -0.856301 3.742126 1.144888 2.227396 3.250536 -0.206962 -2.762677
wb_dma_ch_rf/input_wb_rf_adr 0.061866 1.729652 1.920196 1.884915 -3.079087 -3.421390 -2.685629 3.956918 -1.830687 3.443025 -0.537847 -1.936318 1.182990 -1.482239 5.560867 2.504284 0.382270 2.405527 -0.225666 6.209601
wb_dma_ch_sel/input_pointer0 2.514445 0.420325 -2.617255 1.792914 1.574758 0.812298 0.366430 0.803794 1.373522 2.435988 -0.665485 3.154800 0.001611 0.205795 -0.605508 -1.582029 0.674950 1.674934 0.427222 -1.395835
wb_dma_ch_sel/input_pointer1 1.103070 -0.521997 -1.839023 0.412785 1.825665 0.173836 1.699719 1.175330 0.540625 1.659999 -0.352609 2.519898 1.398812 -0.153241 2.042420 -0.010754 0.723676 1.711227 0.596861 -1.803054
wb_dma_ch_sel/input_pointer2 0.301549 -0.902355 -0.243492 0.353008 -0.087516 -0.898665 0.439044 1.021035 -0.131406 0.359370 -0.164364 1.713054 0.562514 0.472996 2.050026 0.791021 1.087653 1.291935 -0.064919 0.984567
wb_dma_ch_sel/input_pointer3 3.327832 -2.016303 -0.681981 0.577657 1.814852 -0.462345 2.735598 1.274424 1.401676 -0.205185 -1.115193 2.117534 -0.060671 1.414102 2.187026 -0.317380 0.369187 2.031326 -0.989566 -2.789708
wb_dma_de/reg_chunk_0 0.586060 4.978132 1.496006 -1.447791 0.506490 -0.624206 1.186902 0.830775 -0.194571 0.514315 -1.281896 0.305068 0.441259 -0.019629 1.525333 -0.956831 -0.539720 -2.750755 -1.297409 -2.158957
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 0.738306 0.410063 -1.590855 0.010949 1.865533 1.098907 1.224722 0.045918 0.748558 1.294306 -0.114140 0.796163 0.851837 -0.630945 -0.027116 -0.733337 -0.432724 0.450009 0.741818 -2.822279
wb_dma_ch_sel/assign_151_req_p0/expr_1 -0.923144 1.731033 -0.401840 -0.937431 -1.617449 -0.944645 0.519472 -1.302190 -0.724498 1.095828 -0.731860 -0.917473 0.403019 -2.265354 2.384393 1.304525 2.667152 1.463319 0.298201 -3.259380
wb_dma_ch_sel/assign_138_req_p0/expr_1 -1.026017 1.665827 -0.216741 -0.856276 -1.813078 -1.106082 0.390865 -1.282095 -0.683227 0.987446 -0.534424 -1.041837 0.334170 -2.477000 2.319345 1.385009 2.628671 1.394038 0.678711 -3.214413
wb_dma_ch_sel/reg_am0 1.579207 -0.211089 0.505043 -0.805207 -0.285615 0.179041 0.574759 0.330608 1.257574 -0.336357 2.987525 -1.596686 2.227563 0.571326 1.577142 0.692855 -0.337350 -0.592599 -0.366063 -0.416416
wb_dma/assign_2_dma_req 0.982915 -4.833323 -2.066120 0.804135 1.994615 -0.698793 1.543743 2.413553 -0.294724 -0.399944 -1.994147 1.753060 0.448986 0.475826 4.617164 1.556104 2.748719 2.182857 -0.472076 -0.434080
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 2.616240 1.433664 0.009404 1.930630 0.849345 -0.363863 0.217189 -0.092988 -0.600774 1.880086 -1.859973 5.491633 -1.743555 1.093449 -2.488503 -2.455820 -0.555057 0.801209 -0.072443 1.754735
wb_dma_ch_rf/wire_ch_csr 2.289933 -0.760027 1.656146 -1.627177 -3.311729 1.413748 -0.900344 -1.878841 -1.842964 -2.613702 -1.748587 -2.467289 -1.892515 2.014994 -1.075710 0.232126 2.794829 -1.204072 -5.159450 3.462059
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -0.194531 -0.863702 -0.914231 1.417872 -1.384015 0.427813 -2.125492 1.202394 -0.626470 1.053022 0.825970 -0.406928 1.453756 -0.501071 0.069549 1.860357 1.070288 4.592407 -0.200606 2.875713
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -0.503635 1.093049 1.742400 0.714453 -0.199862 -1.136459 0.571806 0.215018 -0.418328 -0.198707 -0.345091 1.517667 -0.598541 0.801344 -0.433972 -0.634588 -1.842073 -2.444043 -0.000723 1.862226
wb_dma_ch_sel/assign_118_valid 0.075482 1.404899 -0.320763 -2.409952 -0.798701 -0.232827 1.500353 0.351283 -0.046433 -0.580863 -0.013149 -0.239952 1.390487 -2.058383 2.573977 0.962073 2.149203 1.068635 -0.620493 -4.362901
wb_dma_ch_rf/input_de_adr1_we -1.124017 0.563907 0.050369 1.370218 -0.990028 -0.718195 -1.104681 -1.766231 -0.700187 1.689588 -0.698040 -0.880047 -1.001280 -0.334596 -0.250201 0.313338 0.545439 0.320881 0.951589 0.998456
wb_dma_wb_mast/input_mast_din 0.534383 -2.544075 -0.787104 -0.124093 3.686526 1.019378 -0.266932 0.925148 0.722748 2.510741 0.688816 -3.040450 1.495663 3.030485 3.413983 0.605011 -0.821139 -0.927208 0.661530 3.528444
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 2.890890 0.834698 0.645397 -1.577008 -0.448810 -0.420138 -3.549914 0.501060 -2.168625 -0.753326 -2.248739 -1.872500 -2.589988 3.067115 -1.366184 -0.134365 3.577634 4.676250 -3.138114 3.237458
wb_dma_de/always_2/if_1/stmt_1 -0.509554 -2.673293 0.368944 -2.313971 -4.306107 -1.097666 -0.605343 -0.759989 -2.072755 -2.099442 -0.674406 4.042465 -1.586294 -0.309929 -0.726013 1.165375 3.263499 6.761390 -2.195102 2.636054
wb_dma_de/assign_65_done/expr_1 0.555271 3.172828 0.560099 -1.336554 2.681839 0.481513 0.484008 1.037652 -0.753914 1.243232 -1.657999 -1.625382 0.930631 0.963083 2.623764 -0.510083 0.014853 -3.733907 -1.202403 -0.391218
wb_dma_ch_sel/reg_de_start_r -4.805072 3.231998 -1.254023 1.204630 0.390769 -1.021320 -1.800365 1.717409 -2.259521 0.861424 -2.447633 0.099697 1.393619 -1.991100 2.554537 1.809382 1.657965 -1.785627 -0.781431 -0.747819
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.477183 1.053449 1.765111 0.729071 -0.271095 -1.145542 0.456402 0.213681 -0.483223 -0.284995 -0.360583 1.449308 -0.645219 0.856015 -0.504406 -0.643508 -1.835444 -2.436083 -0.103954 1.946517
wb_dma_ch_rf/input_dma_rest 2.321473 -1.622846 0.968794 0.241359 0.229954 -0.677071 1.201730 0.260080 0.862910 -1.694499 -0.816490 -0.192145 -1.346358 1.543619 0.411728 -0.316299 -0.259995 0.505292 -1.519173 -1.174875
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 4.658455 -0.988365 -1.596577 1.949328 1.730906 0.182341 1.443351 1.015941 2.174374 0.829899 -1.456278 2.723070 -1.309107 1.673141 -0.076947 -1.822043 0.501302 1.984641 -1.087650 -2.507938
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 1.676216 -0.875928 -0.959540 0.000452 1.409273 0.049891 1.023279 0.056905 -0.965142 1.216540 -1.156571 3.583553 0.184042 -0.066751 0.520278 -0.212438 1.252694 3.208910 0.373542 -0.393208
wb_dma_de/wire_de_csr 3.406047 -3.759225 -1.563057 0.762982 4.045364 0.686913 1.923630 1.478450 0.766799 0.516477 -1.627322 0.238927 0.326519 2.628393 3.164627 0.039155 0.810555 0.974186 -1.107834 -0.787612
wb_dma_ch_sel/reg_ndnr 1.341019 2.345498 -3.817688 -0.760442 3.001076 2.976033 0.503053 -0.441117 0.858912 4.844585 -1.426674 -0.066007 1.477806 1.022396 1.188854 -1.523579 0.759761 1.348122 -1.219422 -1.659901
wb_dma_ch_rf/assign_26_ch_adr1_dewe -1.096945 0.561888 0.068770 1.353533 -0.957060 -0.743517 -1.167550 -1.705715 -0.690618 1.587642 -0.731373 -0.917707 -1.040419 -0.291189 -0.252171 0.334273 0.591266 0.251376 0.877925 1.022987
wb_dma_ch_sel/reg_txsz 0.730338 5.237052 -0.776805 0.485486 2.116685 0.551492 -1.832458 1.775915 -0.738382 2.412419 -3.289795 -0.056067 -0.742942 0.363218 0.634365 -1.932846 1.005505 -3.819763 -1.417248 0.405579
wb_dma_rf/always_1/case_1/stmt_10 1.216612 0.208953 0.534606 2.477377 1.726444 -1.309624 -2.745346 0.939822 -1.006996 -0.868907 -2.114497 0.518912 -2.248397 0.447314 -1.033470 -0.762903 1.501229 -0.400177 0.057988 1.082929
wb_dma_ch_pri_enc/inst_u28 0.538810 0.558636 0.117456 1.051347 1.374729 -0.978627 2.023696 1.266955 -0.007625 1.182431 -0.727163 3.773924 0.654834 0.766084 1.451606 -0.587562 -1.043658 -0.776828 0.342553 0.390888
wb_dma_ch_pri_enc/inst_u29 0.567427 0.532678 -0.025449 1.138924 1.510242 -1.029620 2.167645 1.370288 0.086570 1.342516 -0.719543 4.006451 0.791561 0.726694 1.631792 -0.603136 -1.113989 -0.746337 0.583662 0.245963
wb_dma/wire_de_adr1 1.539258 1.031728 -0.925491 1.412604 -0.096265 0.710839 -1.226877 -0.278839 0.840058 0.968407 -0.356503 0.764435 -1.341984 0.342918 -2.586380 -1.657411 -0.071210 0.015678 -0.133816 0.154061
wb_dma_ch_arb/always_2/block_1/case_1 -1.668161 0.078277 -2.402860 0.675181 -0.813090 1.746165 0.938306 -2.014831 -0.898861 3.332117 -3.001805 2.710351 -0.250761 2.019605 -1.237187 -0.800784 -2.272217 4.897371 -5.010849 1.609111
wb_dma_de/always_18/stmt_1/expr_1 0.437965 -0.263925 -1.736041 2.825892 -1.025983 0.437588 -1.450013 -4.837209 -1.802088 2.494771 -0.658816 -1.937680 -0.131823 0.359533 -0.069987 1.273099 5.411362 -0.383400 0.759240 0.970372
wb_dma_ch_arb/always_1/if_1 -1.914286 0.224575 -2.520477 0.637718 -0.785513 1.754002 0.901594 -1.807607 -0.804501 3.300794 -2.793544 2.729564 -0.001574 1.874864 -1.141570 -0.670474 -2.300844 4.897558 -4.953946 1.412781
wb_dma_ch_pri_enc/inst_u20 0.607476 0.525681 0.023827 1.138593 1.504904 -0.980179 2.080986 1.351999 0.053046 1.274549 -0.764574 3.903779 0.664067 0.749005 1.537843 -0.639773 -1.113926 -0.802950 0.453404 0.294286
wb_dma_ch_pri_enc/inst_u21 0.594697 0.517204 0.036455 1.134306 1.408953 -1.023238 2.087234 1.364164 0.047099 1.264107 -0.709197 3.942693 0.736730 0.781023 1.595083 -0.571393 -1.025421 -0.713147 0.432066 0.335064
wb_dma_ch_pri_enc/inst_u22 0.581074 0.489300 -0.047408 1.148301 1.539138 -0.960647 2.160233 1.323049 0.082339 1.315159 -0.711801 3.950856 0.781490 0.707544 1.555541 -0.602341 -1.135758 -0.734858 0.528411 0.208692
wb_dma_ch_pri_enc/inst_u23 0.626371 0.485548 0.013516 1.053066 1.344748 -0.911309 1.959062 1.302696 0.025738 1.202873 -0.747646 3.755271 0.706952 0.781405 1.503660 -0.566690 -0.947049 -0.646776 0.297065 0.310355
wb_dma_ch_pri_enc/inst_u24 0.602709 0.481583 -0.063587 1.059401 1.419134 -0.927501 2.002918 1.300891 0.094555 1.234883 -0.718479 3.777662 0.727428 0.710221 1.540504 -0.563797 -0.958769 -0.632837 0.446077 0.190839
wb_dma_ch_pri_enc/inst_u25 0.555207 0.549823 0.022229 1.061398 1.402398 -0.968304 2.035334 1.279819 0.075540 1.260841 -0.681120 3.784622 0.670144 0.713125 1.455148 -0.625933 -1.103083 -0.784931 0.487603 0.270753
wb_dma_ch_pri_enc/inst_u26 0.617740 0.511064 0.048013 1.127314 1.497723 -0.976741 2.091458 1.355885 0.071108 1.241688 -0.746348 3.905019 0.708563 0.744208 1.492731 -0.658946 -1.114204 -0.779394 0.473852 0.278410
wb_dma_ch_pri_enc/inst_u27 0.567953 0.590680 0.108384 1.088945 1.354060 -1.029632 2.007412 1.310483 0.002802 1.221037 -0.736992 3.872902 0.623252 0.835795 1.488400 -0.634289 -1.122419 -0.807347 0.316916 0.452782
wb_dma/wire_dma_busy 3.953989 1.900850 1.331082 -1.211697 -1.742009 -0.452048 0.831856 0.805024 -1.120117 -1.098470 -3.136747 0.199707 -3.252371 -2.302788 -1.466969 -2.112618 1.093438 -2.805792 -0.824708 -2.219746
wb_dma_ch_sel/reg_ack_o 0.906801 -4.616219 -2.117164 0.738441 2.141620 -0.649297 1.674819 2.411152 -0.231535 -0.291978 -1.951592 1.658382 0.527052 0.341061 4.650943 1.527856 2.615005 1.929694 -0.286393 -0.710354
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 0.792893 0.415805 -1.654993 0.051200 1.930841 1.111793 1.287515 0.078226 0.763022 1.323846 -0.147241 0.840066 0.904083 -0.680818 -0.003823 -0.790686 -0.470213 0.452633 0.766797 -2.862718
wb_dma_rf/reg_csr_r 0.508349 -0.213908 3.838531 -0.629195 -1.026489 -4.211897 2.032290 0.045453 -0.233053 -4.451633 -2.590385 0.895177 -3.184521 0.618836 3.191134 -0.164739 1.679180 -2.525708 -1.007529 -2.265943
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.379370 1.477060 -0.557154 -3.132033 -2.309671 0.377722 1.816785 -1.749097 -0.217379 0.669896 0.571745 -0.566236 1.594254 -1.549608 1.731713 1.029333 0.539346 2.269091 -1.003619 -2.542003
assert_wb_dma_ch_sel 0.782363 0.408029 -1.645184 0.032694 1.984976 1.108039 1.299055 0.114924 0.779620 1.352090 -0.117148 0.829824 0.886981 -0.675789 -0.031726 -0.770317 -0.455775 0.476463 0.795261 -2.946936
wb_dma_ch_rf/always_27/stmt_1/expr_1 -2.735912 1.737094 -0.266074 1.562986 0.564089 -1.790464 -0.602528 2.128977 -1.272972 -0.769868 -3.039035 -0.022927 0.127956 -0.687967 2.870467 1.494108 1.145111 -1.472662 -1.873617 -1.952411
wb_dma_ch_sel/inst_ch2 0.271110 -0.948308 -0.218769 0.395823 -0.141282 -0.944294 0.469134 1.093554 -0.148785 0.340268 -0.200638 1.725127 0.558986 0.492531 2.154788 0.806367 1.165562 1.328127 -0.100405 1.056932
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 0.774627 0.382957 -1.649370 0.020114 1.966256 1.132000 1.266408 0.083536 0.755325 1.310572 -0.115871 0.831403 0.910647 -0.647546 -0.027585 -0.780515 -0.440388 0.426560 0.759311 -2.868593
wb_dma_ch_sel/assign_122_valid 0.019166 1.378433 -0.468192 -2.414260 -0.793272 -0.210831 1.618495 0.342011 -0.012057 -0.353406 0.048281 -0.192577 1.523085 -2.031408 2.743432 1.019993 2.114608 1.241046 -0.519255 -4.287881
wb_dma_rf/wire_dma_abort -1.773395 2.006127 -0.584886 -1.936993 -0.816511 -0.596278 3.865017 -0.392349 -0.138182 1.935369 -0.159269 3.348508 2.310620 -0.820443 3.175802 0.409883 -0.584268 1.537214 -0.555401 -2.296294
wb_dma_de/assign_67_dma_done_all/expr_1 1.142544 2.043076 -1.154107 -1.858874 3.059885 1.581664 0.058960 0.879254 -0.367260 1.502066 -1.421243 -2.737897 1.459976 0.282169 2.935104 0.015965 1.659736 -1.404936 -1.146154 -2.173051
wb_dma_de/always_4/if_1/cond 0.556558 5.051913 1.565649 -1.547987 0.384541 -0.608338 1.183190 0.762225 -0.207842 0.419578 -1.292376 0.246408 0.405459 -0.001960 1.441843 -0.981702 -0.511785 -2.685086 -1.427847 -2.154353
wb_dma_de/always_3/if_1/if_1/stmt_1 -2.109926 2.259889 -2.323707 1.014852 0.013182 2.495519 -1.495262 0.839941 0.930766 1.368216 0.092758 0.204525 1.151220 -0.116760 -3.327358 -0.974020 -2.994537 0.922691 -2.104059 0.001901
wb_dma_wb_slv/always_3/stmt_1/expr_1 2.396162 1.577349 1.340853 -1.169074 -0.600890 -0.968308 -2.785206 0.448720 -2.637518 -0.545340 -2.486969 -0.226454 -2.502144 3.492434 -1.458194 -0.407245 2.660267 3.589571 -3.217922 4.229359
wb_dma_ch_sel/assign_156_req_p0 -0.913795 1.773443 -0.444512 -0.848632 -1.592618 -0.953605 0.443017 -1.185113 -0.657180 1.166147 -0.661777 -0.895885 0.488828 -2.317165 2.501933 1.334835 2.747946 1.498263 0.434535 -3.270925
assert_wb_dma_ch_arb/input_advance -1.284267 4.048529 -0.383960 -2.835499 -0.766038 1.160711 0.866762 -1.493687 0.049817 1.769323 -0.401316 -1.430473 1.076311 -0.226447 0.772858 -0.379898 -0.325285 0.820481 -1.956801 -2.319373
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -1.124447 -2.601979 -0.178730 -0.293388 -1.610732 -0.757369 0.958600 -0.280415 -0.259887 -1.196846 1.033856 0.961942 0.506304 -1.307509 0.831146 1.394406 0.828572 1.552207 0.899372 -0.293572
wb_dma_ch_rf/reg_ch_tot_sz_r 0.963964 4.874805 -2.271075 -0.463608 2.683476 2.385159 -2.508560 0.794530 -0.079535 2.332243 -2.775751 -2.864002 -0.578068 -0.879351 -0.573106 -2.018182 1.720017 -2.786531 -1.057182 -2.569994
wb_dma_ch_rf/wire_ch_adr0 0.712739 -1.136242 1.728168 -3.773252 -3.980586 -0.473080 -0.839637 0.205380 -0.904941 -4.192662 1.811384 1.626629 0.179388 0.682766 -0.689767 1.408412 2.116184 4.170004 -3.795840 1.501437
wb_dma_ch_rf/wire_ch_adr1 1.443255 2.123967 -0.225494 4.580689 0.497625 -1.401456 -4.637077 -0.836561 -0.793387 1.703649 -3.047523 0.046411 -3.998373 0.425604 -2.896822 -1.643501 2.149563 0.054011 0.425741 1.814695
wb_dma/wire_ch0_adr0 0.108784 -1.892690 0.201205 -2.013411 -3.881895 -1.119024 -0.241457 1.402354 0.474293 -0.614128 3.709808 -0.303780 3.050170 -0.701281 3.721149 3.382277 2.892324 5.454251 -0.193071 1.743390
wb_dma/wire_ch0_adr1 -1.113938 0.584388 0.067266 1.274728 -1.016280 -0.760172 -1.081002 -1.681522 -0.668968 1.607963 -0.636503 -0.905301 -0.973331 -0.384866 -0.259746 0.345136 0.519671 0.283594 0.977635 0.930348
wb_dma_ch_pri_enc/wire_pri24_out 0.597543 0.514539 -0.003422 1.105712 1.441179 -0.932372 2.033398 1.286102 0.084978 1.251779 -0.712753 3.778140 0.687126 0.706637 1.523957 -0.592102 -1.024306 -0.687342 0.475739 0.219589
wb_dma/input_dma_rest_i 2.405945 -1.678697 0.992461 0.292870 0.211997 -0.679705 1.170672 0.288021 0.864129 -1.767165 -0.832514 -0.148537 -1.405488 1.592884 0.298870 -0.352321 -0.273558 0.486916 -1.593264 -1.152685
wb_dma_inc30r/assign_1_out 1.610539 -0.251863 0.541394 -0.836242 -0.296907 0.184229 0.583142 0.330640 1.286996 -0.324176 3.063583 -1.625253 2.273124 0.544893 1.579700 0.696897 -0.364979 -0.592690 -0.408450 -0.433645
wb_dma_ch_sel/assign_133_req_p0 0.147892 2.255441 -0.707030 -0.985873 -1.967236 0.998336 -0.647771 -2.685485 -1.108096 3.103351 -1.338740 -0.427241 -0.962390 -1.621818 -1.631594 -0.649591 0.640852 3.393979 -0.403421 -0.318917
wb_dma_ch_rf/always_23 0.476684 1.590889 -0.742950 2.774086 -1.046558 -0.083349 -2.363623 -1.938848 0.176792 2.491903 -1.064544 -0.137627 -2.388507 0.071056 -2.774899 -1.329345 0.521347 0.200902 0.722615 1.179594
wb_dma_inc30r/reg_out_r -2.538218 3.304787 -1.980320 1.267628 -1.156103 3.030175 -4.242088 2.728557 0.459067 0.368430 0.769856 -1.130536 2.243919 -0.226520 -4.410542 0.514393 -2.382790 3.391534 -3.412381 1.939841
wb_dma/wire_pointer2 0.291727 -0.922918 -0.245330 0.375299 -0.132617 -0.915778 0.453557 1.090746 -0.186621 0.393297 -0.181043 1.712751 0.620239 0.481145 2.132990 0.790652 1.184618 1.368173 -0.149976 1.053968
wb_dma_ch_rf/always_20 0.703554 -1.151661 1.863638 -3.850466 -4.052038 -0.503226 -0.909288 0.155578 -0.984976 -4.319458 1.724702 1.501678 0.096716 0.695826 -0.702906 1.464227 2.215162 4.126699 -3.940495 1.538475
wb_dma/wire_pointer0 2.439682 0.541337 -2.605884 1.726111 1.478055 0.807463 0.370837 0.757003 1.345915 2.529987 -0.644944 3.070668 0.013332 0.199265 -0.492199 -1.558320 0.649165 1.626095 0.416032 -1.389879
wb_dma/wire_pointer1 1.053350 -0.481008 -1.836181 0.403310 1.833769 0.208745 1.726389 1.120811 0.575133 1.696110 -0.339438 2.485159 1.445496 -0.205206 2.051183 -0.031340 0.644791 1.673515 0.647560 -1.809829
wb_dma/wire_mast0_err -1.781549 1.873026 -0.536838 -1.909629 -0.860641 -0.617127 3.922517 -0.375733 -0.056705 1.940532 -0.012021 3.352168 2.282001 -0.912546 3.106016 0.365260 -0.717496 1.419693 -0.270094 -2.305539
wb_dma_ch_rf/always_26 -3.027758 1.185702 0.873497 2.288636 1.542444 -2.473680 -1.830913 1.915247 -2.228173 -1.884401 -4.244008 0.013618 -1.321837 0.403574 1.314357 1.604779 0.625631 -0.618562 -2.366485 -1.243130
wb_dma_de/always_23/block_1/case_1/block_5 2.293346 2.866693 1.379673 -3.037349 2.146025 0.105703 1.074546 2.679679 3.331789 -3.122465 0.790221 -0.053305 0.214607 4.434978 0.934213 -2.094294 -2.286078 -4.045496 -5.050083 -3.083050
wb_dma_ch_sel/assign_144_req_p0/expr_1 -1.115024 1.789433 -0.402253 -0.933450 -1.733102 -0.965692 0.445338 -1.357678 -0.735245 1.192832 -0.700224 -1.031510 0.431360 -2.373035 2.450494 1.368171 2.667932 1.513662 0.451496 -3.245004
wb_dma_ch_rf/wire_ch_am0_we 1.617331 -0.277466 0.567634 -0.897874 -0.291760 0.206849 0.566756 0.407250 1.324670 -0.381904 3.141701 -1.659047 2.301278 0.561448 1.613381 0.711816 -0.340697 -0.556462 -0.419185 -0.439180
wb_dma_ch_rf/always_25 -3.003118 1.001421 -0.045401 1.545202 1.511971 -0.576061 -2.142110 1.491018 -1.265509 -2.142491 -1.789846 0.948234 -0.071514 0.318297 -1.776005 0.887320 -0.812772 1.037620 -2.142171 -1.221391
wb_dma/wire_dma_rest 2.361902 -1.684471 0.978603 0.313771 0.246134 -0.626018 1.194254 0.286110 0.909052 -1.690542 -0.816543 -0.105785 -1.365785 1.565529 0.288483 -0.356904 -0.303257 0.472452 -1.509113 -1.158995
wb_dma_wb_mast/input_mast_adr -2.178822 0.612266 -0.094760 0.257340 -1.161021 0.638147 -0.725955 -2.133044 -0.724394 2.981787 -0.574719 -2.353728 -0.260608 0.086318 -0.461254 0.231217 -1.650138 0.741920 0.079028 2.695787
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.825995 -0.947496 -1.086616 0.083128 1.574981 0.123619 1.056728 0.136962 -0.867910 1.307498 -1.139683 3.730110 0.209752 0.009633 0.400011 -0.303312 1.213413 3.319304 0.321693 -0.432131
wb_dma_ch_sel/always_44/case_1 -0.495710 -2.686308 0.387344 -2.288120 -4.260188 -1.149905 -0.558445 -0.739117 -2.105598 -2.052487 -0.664212 3.959182 -1.469770 -0.284725 -0.511471 1.264899 3.252220 6.792379 -2.201789 2.625493
wb_dma/wire_ch0_am0 1.634153 -0.188749 0.547439 -0.860512 -0.204759 0.177662 0.566423 0.361268 1.226073 -0.337070 2.948815 -1.665867 2.209120 0.594953 1.588665 0.671562 -0.292711 -0.620704 -0.415000 -0.435617
wb_dma/wire_ch0_am1 -2.403936 1.245236 -1.336949 0.872813 0.446597 0.456637 -0.779012 1.580555 0.130323 -0.939885 0.188384 1.073841 1.587111 -0.801785 -0.823786 0.595164 -0.690055 0.365694 -1.185045 -1.897114
wb_dma_ch_rf/always_19/if_1 1.247765 0.577741 1.815972 0.187093 -0.237109 -0.746263 -1.652851 1.004453 -0.310812 -2.467278 -0.156620 -2.073478 -1.289883 -0.596061 -0.703179 0.048181 0.888615 -2.715029 0.067148 -0.354434
wb_dma_ch_rf/always_20/if_1/block_1/if_1 0.502221 -1.161031 1.574045 -3.649918 -4.001084 -0.357170 -0.894719 0.033709 -0.980114 -4.087251 1.770866 1.697342 0.232271 0.503512 -0.848451 1.443192 2.111166 4.273942 -3.751393 1.412457
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 3.799763 2.590260 1.059094 -0.831189 -3.115507 -0.983968 0.076168 -1.435400 3.104152 0.965987 3.425915 -2.695092 1.484022 2.827901 2.825482 1.130873 3.499625 0.845372 -1.431537 -0.896827
wb_dma_de/always_18/stmt_1/expr_1/expr_1 1.608119 -0.994481 -1.739473 1.500594 0.003988 1.165332 -0.429670 -3.055896 -1.151476 0.748946 -0.064969 -1.094245 0.743198 0.795668 0.123042 0.952151 4.848355 -0.728956 -0.217876 0.183278
wb_dma_de/always_3/if_1 -2.854631 2.791327 -2.146065 2.302794 -0.832356 1.722554 -2.532924 -0.752079 0.270570 2.847336 -0.734849 -0.534258 0.014311 -0.262071 -3.564569 -0.795095 -2.352123 1.116133 -1.380271 0.998335
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -0.408380 0.971435 1.778835 0.806412 -0.192200 -1.129035 0.468948 0.231313 -0.455735 -0.325452 -0.378451 1.472597 -0.684013 0.864985 -0.507285 -0.652462 -1.826620 -2.467521 -0.032795 2.002960
wb_dma_ch_rf/assign_16_ch_adr1_we 0.404428 1.627130 -0.760407 2.757516 -1.104808 -0.072224 -2.371644 -2.030791 0.179357 2.617117 -1.052552 -0.180241 -2.375204 0.003229 -2.829381 -1.319457 0.511617 0.236521 0.821397 1.152246
wb_dma_wb_if/wire_wbm_data_o 0.996881 -0.816170 1.406564 -2.923167 -3.685593 2.169759 0.100210 -2.480179 0.032513 -0.964181 0.936613 -1.763438 -1.987653 1.449420 -3.531610 -1.239874 -0.780408 -3.016901 -1.362733 4.229291
wb_dma_ch_pri_enc/wire_pri_out_tmp 0.556580 0.575455 0.093790 1.118469 1.420117 -1.025939 2.100026 1.353054 0.067596 1.276900 -0.752420 3.928429 0.644789 0.748581 1.513005 -0.648863 -1.128574 -0.809256 0.436391 0.376965
wb_dma_ch_sel/always_2/stmt_1/expr_1 -0.492635 4.416813 -1.989960 -2.828948 1.144379 2.216155 2.087387 -1.407374 0.803581 3.068573 -0.559111 -0.709709 1.900607 -0.906395 0.783675 -1.159461 -0.755331 1.184026 -1.127623 -5.071745
wb_dma_ch_sel/always_48/case_1/stmt_1 -1.314123 -0.766530 -3.784074 0.065590 -0.650763 2.700648 0.087651 -2.112015 -0.544875 3.468304 -2.763676 1.095603 0.038654 1.355965 -0.889591 -0.245799 -0.608922 6.837391 -5.088206 0.198841
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.462191 1.071090 1.794940 0.741653 -0.184172 -1.155843 0.563463 0.274339 -0.423930 -0.237180 -0.376334 1.555213 -0.609975 0.832024 -0.454831 -0.694660 -1.871681 -2.472809 0.012266 1.899448
assert_wb_dma_ch_arb/input_grant0 -1.279955 4.045360 -0.364444 -2.900307 -0.760115 1.102210 0.880424 -1.476465 0.133306 1.844641 -0.358677 -1.494420 1.145789 -0.324187 0.884073 -0.393440 -0.387745 0.789410 -1.790439 -2.346285
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -0.479887 1.097991 1.818709 0.733933 -0.291105 -1.159687 0.512713 0.245057 -0.494826 -0.279385 -0.395882 1.480878 -0.634836 0.861903 -0.447184 -0.662855 -1.834186 -2.445984 -0.110000 1.983578
wb_dma_ch_pri_enc/wire_pri18_out 0.573615 0.498263 -0.027288 1.092502 1.447959 -1.003929 2.059308 1.376645 0.062347 1.275945 -0.741778 3.916195 0.764470 0.773442 1.593387 -0.565235 -1.003196 -0.626946 0.432505 0.312128
wb_dma_de/assign_6_adr0_cnt_next -0.540027 1.951519 1.063881 -1.361997 -0.232177 0.505263 -0.891374 0.896914 0.464072 -2.269659 0.679952 -0.927752 0.092498 0.178332 -1.720727 -0.246027 -1.029291 -1.553255 -1.230636 -0.899613
wb_dma_ch_rf/reg_ch_err -1.654522 1.901414 -0.417850 -1.840312 -0.821628 -0.588561 3.692849 -0.371839 -0.154773 1.697859 -0.160537 3.229978 2.127475 -0.723882 2.924127 0.310949 -0.605936 1.329509 -0.628241 -2.138464
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 0.767387 0.401892 -1.642131 0.043870 1.949434 1.115311 1.258239 0.091102 0.766247 1.310588 -0.113641 0.789155 0.861721 -0.660215 -0.052289 -0.776543 -0.458903 0.427304 0.746357 -2.879443
wb_dma_wb_slv/input_wb_addr_i -1.092308 1.019323 3.655549 -1.075487 -3.870816 -2.235030 -2.449831 0.054409 -1.971640 -0.610448 -3.554558 -1.788706 -4.266816 2.163162 1.560420 0.926252 0.430886 -0.151419 -2.810028 6.155409
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.470456 1.045906 1.835687 0.796849 -0.196424 -1.210702 0.500935 0.278023 -0.455988 -0.311768 -0.383817 1.502165 -0.697874 0.895921 -0.497334 -0.682018 -1.931248 -2.568922 -0.034752 2.021612
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.432852 1.038361 1.843864 0.761558 -0.257979 -1.195354 0.496380 0.224072 -0.461076 -0.342704 -0.396386 1.509200 -0.664910 0.932302 -0.515934 -0.656453 -1.892211 -2.537562 -0.066204 2.060294
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.469174 1.046334 1.822391 0.782268 -0.205904 -1.176654 0.530171 0.265975 -0.428396 -0.278354 -0.356154 1.512282 -0.617510 0.861560 -0.435478 -0.682330 -1.888448 -2.497111 -0.008578 1.951501
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 1.055898 2.017978 -1.179614 -1.881972 3.085791 1.625194 0.017244 0.839940 -0.337585 1.510679 -1.353036 -2.889493 1.511512 0.290044 2.932866 0.029288 1.671669 -1.400243 -1.149751 -2.102648
