$date
	Sun Aug 25 18:43:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_register $end
$var wire 16 ! out [15:0] $end
$var reg 16 " in [15:0] $end
$var reg 1 # load $end
$scope module uut $end
$var wire 16 $ in [15:0] $end
$var wire 1 # load $end
$var reg 16 % out [15:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b101111010000001 %
b101111010000001 $
1#
b101111010000001 "
b101111010000001 !
$end
#4
b101011001100011 !
b101011001100011 %
b101011001100011 "
b101011001100011 $
b1 &
#8
b1001100110001101 !
b1001100110001101 %
b1001100110001101 "
b1001100110001101 $
b10 &
#12
b101001000010010 !
b101001000010010 %
b101001000010010 "
b101001000010010 $
b11 &
#16
b1100110100001101 !
b1100110100001101 %
b1100110100001101 "
b1100110100001101 $
b100 &
#20
b1100110100111101 "
b1100110100111101 $
b101 &
0#
#24
b1111011110001100 !
b1111011110001100 %
b1111011110001100 "
b1111011110001100 $
b110 &
1#
#28
b10010011000110 !
b10010011000110 %
b10010011000110 "
b10010011000110 $
b111 &
#32
b1101001010101010 !
b1101001010101010 %
b1101001010101010 "
b1101001010101010 $
b1000 &
#36
b111001001110111 !
b111001001110111 %
b111001001110111 "
b111001001110111 $
b1001 &
#40
b1010 &
0#
#45
