WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500270 heartbeat IPC: 3.99957 cumulative IPC: 3.99957 (Simulation time: 0 hr 0 min 40 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500271 cumulative IPC: 3.99957 (Simulation time: 0 hr 0 min 40 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500271 (Simulation time: 0 hr 0 min 40 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 6088139 heartbeat IPC: 2.78718 cumulative IPC: 2.78718 (Simulation time: 0 hr 1 min 19 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 10322825 heartbeat IPC: 2.36146 cumulative IPC: 2.55672 (Simulation time: 0 hr 1 min 53 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 14210459 heartbeat IPC: 2.57226 cumulative IPC: 2.56188 (Simulation time: 0 hr 2 min 31 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 18346741 heartbeat IPC: 2.41764 cumulative IPC: 2.52423 (Simulation time: 0 hr 3 min 6 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 22809775 heartbeat IPC: 2.24063 cumulative IPC: 2.46191 (Simulation time: 0 hr 3 min 41 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 20309505 cumulative IPC: 2.46191 (Simulation time: 0 hr 3 min 41 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 20309505 (Simulation time: 0 hr 3 min 41 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/600.perlbench_s-1273B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.46191 instructions: 50000002 cycles: 20309505
CPU 0 Branch Prediction Accuracy: 96.5986% MPKI: 4.60348 Average ROB Occupancy at Mispredict: 88.0753
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01212
BRANCH_INDIRECT: 0.37896
BRANCH_CONDITIONAL: 4.20994
BRANCH_DIRECT_CALL: 0.00112
BRANCH_INDIRECT_CALL: 0.00022
BRANCH_RETURN: 0.00112

LLC TOTAL       ACCESS:       2667  HIT:         14  MISS:       2653
LLC LOAD         ACCESS:       2436  HIT:         14  MISS:       2422
LLC RFO          ACCESS:         70  HIT:          0  MISS:         70
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION  ACCESS:        161  HIT:          0  MISS:        161
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 158.284 cycles
cpu0_DTLB TOTAL       ACCESS:   12397713  HIT:   10352451  MISS:    2045262
cpu0_DTLB LOAD         ACCESS:   12397713  HIT:   10352451  MISS:    2045262
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.70515 cycles
cpu0_ITLB TOTAL       ACCESS:      81594  HIT:      80940  MISS:        654
cpu0_ITLB LOAD         ACCESS:      81594  HIT:      80940  MISS:        654
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 6.1682 cycles
cpu0_L1D TOTAL       ACCESS:   17968617  HIT:   15736484  MISS:    2232133
cpu0_L1D LOAD         ACCESS:    6843187  HIT:    5505187  MISS:    1338000
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:   11125109  HIT:   10231265  MISS:     893844
cpu0_L1D TRANSLATION  ACCESS:        321  HIT:         32  MISS:        289
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 6.37781 cycles
cpu0_L1I TOTAL       ACCESS:      88301  HIT:      80152  MISS:       8149
cpu0_L1I LOAD         ACCESS:      88301  HIT:      80152  MISS:       8149
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.2616 cycles
cpu0_L2C TOTAL       ACCESS:    1738152  HIT:    1735485  MISS:       2667
cpu0_L2C LOAD         ACCESS:    1015419  HIT:    1012983  MISS:       2436
cpu0_L2C RFO          ACCESS:     360606  HIT:     360536  MISS:         70
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     361839  HIT:     361839  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        288  HIT:        127  MISS:        161
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 178.448 cycles
cpu0_STLB TOTAL       ACCESS:    1188883  HIT:    1188587  MISS:        296
cpu0_STLB LOAD         ACCESS:    1188883  HIT:    1188587  MISS:        296
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 356.382 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:        946
  ROW_BUFFER_MISS:       1707
 AVG DBUS CONGESTED CYCLE:    3.74866
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0

