

================================================================
== Vitis HLS Report for 'Block_entry1_proc'
================================================================
* Date:           Sat Jun 22 22:38:55 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ALU_sys_HDL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+---------+---------+-----------+-----------+------+------+---------+
        |                           |                |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |          Instance         |     Module     |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------+----------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_op_data_exe_wb_fu_112  |op_data_exe_wb  |     6099|     6099|  60.990 us|  60.990 us|  6099|  6099|       no|
        |grp_data_exe_wb_fu_142     |data_exe_wb     |     4080|     4080|  40.800 us|  40.800 us|  4080|  4080|       no|
        |grp_operation_fu_166       |operation       |     2018|     2018|  20.180 us|  20.180 us|  2018|  2018|       no|
        |grp_reset_fu_178           |reset           |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        +---------------------------+----------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      6|    -|
|FIFO             |        8|    -|     652|    340|    -|
|Instance         |        -|    6|    6930|   6414|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1091|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       10|    6|    7589|   7851|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|    2|       7|     14|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+----+------+------+-----+
    |          Instance         |     Module     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+----------------+---------+----+------+------+-----+
    |grp_data_exe_wb_fu_142     |data_exe_wb     |        0|   3|  3292|  2781|    0|
    |grp_op_data_exe_wb_fu_112  |op_data_exe_wb  |        0|   3|  3450|  3123|    0|
    |grp_operation_fu_166       |operation       |        0|   0|   158|   314|    0|
    |grp_reset_fu_178           |reset           |        0|   0|    30|   196|    0|
    +---------------------------+----------------+---------+----+------+------+-----+
    |Total                      |                |        0|   6|  6930|  6414|    0|
    +---------------------------+----------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |                       Module                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |ALU_operation_MEM_U  |Block_entry1_proc_ALU_operation_MEM_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1000|   32|     1|        32000|
    +---------------------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                                                   |        2|  0|   0|    0|  1000|   32|     1|        32000|
    +---------------------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +----------------------+---------+-----+----+-----+------+-----+---------+
    |         Name         | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------+---------+-----+----+-----+------+-----+---------+
    |ALU_operation_fifo_U  |        2|  163|   0|    -|  1000|   32|    32000|
    |data_a_fifo_U         |        2|  163|   0|    -|  1000|   32|    32000|
    |data_b_fifo_U         |        2|  163|   0|    -|  1000|   32|    32000|
    |data_result_fifo_U    |        2|  163|   0|    -|  1000|   32|    32000|
    +----------------------+---------+-----+----+-----+------+-----+---------+
    |Total                 |        8|  652|   0|    0|  4000|  128|   128000|
    +----------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_811                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   6|           3|           3|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ALU_operation_MEM_address0  |  25|          5|   10|         50|
    |ALU_operation_MEM_ce0       |  25|          5|    1|          5|
    |ALU_operation_MEM_d0        |  20|          4|   32|        128|
    |ALU_operation_MEM_we0       |  20|          4|    1|          4|
    |ALU_operation_din           |   9|          2|   32|         64|
    |ALU_operation_read          |  20|          4|    1|          4|
    |ALU_operation_write         |  14|          3|    1|          3|
    |ap_NS_fsm                   |  14|          3|    1|          3|
    |ap_done                     |   9|          2|    1|          2|
    |data_a_din                  |   9|          2|   32|         64|
    |data_a_read                 |  20|          4|    1|          4|
    |data_a_write                |  14|          3|    1|          3|
    |data_b_din                  |   9|          2|   32|         64|
    |data_b_read                 |  20|          4|    1|          4|
    |data_b_write                |  14|          3|    1|          3|
    |data_result_din             |   9|          2|   32|         64|
    |data_result_read            |  14|          3|    1|          3|
    |data_result_write           |  14|          3|    1|          3|
    |m_axi_gmem0_ARADDR          |  14|          3|   64|        192|
    |m_axi_gmem0_ARBURST         |  14|          3|    2|          6|
    |m_axi_gmem0_ARCACHE         |  14|          3|    4|         12|
    |m_axi_gmem0_ARID            |  14|          3|    1|          3|
    |m_axi_gmem0_ARLEN           |  14|          3|   32|         96|
    |m_axi_gmem0_ARLOCK          |  14|          3|    2|          6|
    |m_axi_gmem0_ARPROT          |  14|          3|    3|          9|
    |m_axi_gmem0_ARQOS           |  14|          3|    4|         12|
    |m_axi_gmem0_ARREGION        |  14|          3|    4|         12|
    |m_axi_gmem0_ARSIZE          |  14|          3|    3|          9|
    |m_axi_gmem0_ARUSER          |  14|          3|    1|          3|
    |m_axi_gmem0_ARVALID         |  14|          3|    1|          3|
    |m_axi_gmem0_RREADY          |  14|          3|    1|          3|
    |m_axi_gmem1_ARADDR          |  14|          3|   64|        192|
    |m_axi_gmem1_ARBURST         |  14|          3|    2|          6|
    |m_axi_gmem1_ARCACHE         |  14|          3|    4|         12|
    |m_axi_gmem1_ARID            |  14|          3|    1|          3|
    |m_axi_gmem1_ARLEN           |  14|          3|   32|         96|
    |m_axi_gmem1_ARLOCK          |  14|          3|    2|          6|
    |m_axi_gmem1_ARPROT          |  14|          3|    3|          9|
    |m_axi_gmem1_ARQOS           |  14|          3|    4|         12|
    |m_axi_gmem1_ARREGION        |  14|          3|    4|         12|
    |m_axi_gmem1_ARSIZE          |  14|          3|    3|          9|
    |m_axi_gmem1_ARUSER          |  14|          3|    1|          3|
    |m_axi_gmem1_ARVALID         |  14|          3|    1|          3|
    |m_axi_gmem1_RREADY          |  14|          3|    1|          3|
    |m_axi_gmem2_AWADDR          |  14|          3|   64|        192|
    |m_axi_gmem2_AWBURST         |  14|          3|    2|          6|
    |m_axi_gmem2_AWCACHE         |  14|          3|    4|         12|
    |m_axi_gmem2_AWID            |  14|          3|    1|          3|
    |m_axi_gmem2_AWLEN           |  14|          3|   32|         96|
    |m_axi_gmem2_AWLOCK          |  14|          3|    2|          6|
    |m_axi_gmem2_AWPROT          |  14|          3|    3|          9|
    |m_axi_gmem2_AWQOS           |  14|          3|    4|         12|
    |m_axi_gmem2_AWREGION        |  14|          3|    4|         12|
    |m_axi_gmem2_AWSIZE          |  14|          3|    3|          9|
    |m_axi_gmem2_AWUSER          |  14|          3|    1|          3|
    |m_axi_gmem2_AWVALID         |  14|          3|    1|          3|
    |m_axi_gmem2_BREADY          |  14|          3|    1|          3|
    |m_axi_gmem2_WDATA           |  14|          3|   32|         96|
    |m_axi_gmem2_WID             |  14|          3|    1|          3|
    |m_axi_gmem2_WLAST           |  14|          3|    1|          3|
    |m_axi_gmem2_WSTRB           |  14|          3|    4|         12|
    |m_axi_gmem2_WUSER           |  14|          3|    1|          3|
    |m_axi_gmem2_WVALID          |  14|          3|    1|          3|
    |m_axi_gmem3_ARADDR          |  14|          3|   64|        192|
    |m_axi_gmem3_ARBURST         |  14|          3|    2|          6|
    |m_axi_gmem3_ARCACHE         |  14|          3|    4|         12|
    |m_axi_gmem3_ARID            |  14|          3|    1|          3|
    |m_axi_gmem3_ARLEN           |  14|          3|   32|         96|
    |m_axi_gmem3_ARLOCK          |  14|          3|    2|          6|
    |m_axi_gmem3_ARPROT          |  14|          3|    3|          9|
    |m_axi_gmem3_ARQOS           |  14|          3|    4|         12|
    |m_axi_gmem3_ARREGION        |  14|          3|    4|         12|
    |m_axi_gmem3_ARSIZE          |  14|          3|    3|          9|
    |m_axi_gmem3_ARUSER          |  14|          3|    1|          3|
    |m_axi_gmem3_ARVALID         |  14|          3|    1|          3|
    |m_axi_gmem3_RREADY          |  14|          3|    1|          3|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |1091|        232|  710|       2059|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                               |  2|   0|    2|          0|
    |ap_done_reg                             |  1|   0|    1|          0|
    |grp_data_exe_wb_fu_142_ap_start_reg     |  1|   0|    1|          0|
    |grp_op_data_exe_wb_fu_112_ap_start_reg  |  1|   0|    1|          0|
    |grp_operation_fu_166_ap_start_reg       |  1|   0|    1|          0|
    |grp_reset_fu_178_ap_start_reg           |  1|   0|    1|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   |  7|   0|    7|          0|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Block_entry1_proc|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Block_entry1_proc|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Block_entry1_proc|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Block_entry1_proc|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  Block_entry1_proc|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Block_entry1_proc|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Block_entry1_proc|  return value|
|selec                 |   in|   32|     ap_none|              selec|        scalar|
|m_axi_gmem3_AWVALID   |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWREADY   |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWADDR    |  out|   64|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWID      |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWLEN     |  out|   32|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWSIZE    |  out|    3|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWBURST   |  out|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWLOCK    |  out|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWCACHE   |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWPROT    |  out|    3|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWQOS     |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWREGION  |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWUSER    |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WVALID    |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WREADY    |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WDATA     |  out|   32|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WSTRB     |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WLAST     |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WID       |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WUSER     |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARVALID   |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARREADY   |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARADDR    |  out|   64|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARID      |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARLEN     |  out|   32|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARSIZE    |  out|    3|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARBURST   |  out|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARLOCK    |  out|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARCACHE   |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARPROT    |  out|    3|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARQOS     |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARREGION  |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARUSER    |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RVALID    |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RREADY    |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RDATA     |   in|   32|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RLAST     |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RID       |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RFIFONUM  |   in|    9|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RUSER     |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RRESP     |   in|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_BVALID    |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_BREADY    |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_BRESP     |   in|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_BID       |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_BUSER     |   in|    1|       m_axi|              gmem3|       pointer|
|op                    |   in|   64|     ap_none|                 op|        scalar|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   32|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   32|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|              gmem0|       pointer|
|a                     |   in|   64|     ap_none|                  a|        scalar|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   32|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   32|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|              gmem1|       pointer|
|b                     |   in|   64|     ap_none|                  b|        scalar|
|m_axi_gmem2_AWVALID   |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWREADY   |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWADDR    |  out|   64|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWID      |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWLEN     |  out|   32|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWSIZE    |  out|    3|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWBURST   |  out|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWLOCK    |  out|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWCACHE   |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWPROT    |  out|    3|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWQOS     |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWREGION  |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWUSER    |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WVALID    |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WREADY    |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WDATA     |  out|   32|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WSTRB     |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WLAST     |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WID       |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WUSER     |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARVALID   |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARREADY   |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARADDR    |  out|   64|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARID      |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARLEN     |  out|   32|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARSIZE    |  out|    3|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARBURST   |  out|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARLOCK    |  out|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARCACHE   |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARPROT    |  out|    3|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARQOS     |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARREGION  |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARUSER    |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RVALID    |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RREADY    |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RDATA     |   in|   32|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RLAST     |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RID       |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RFIFONUM  |   in|    9|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RUSER     |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RRESP     |   in|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_BVALID    |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_BREADY    |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_BRESP     |   in|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_BID       |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_BUSER     |   in|    1|       m_axi|              gmem2|       pointer|
|c                     |   in|   64|     ap_none|                  c|        scalar|
+----------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.23>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ALU_operation, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 1000, void @empty_25, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 1000, void @empty_24, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 1000, void @empty_23, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 1000, void @empty_21, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @ALU_operation_str, i32 1, void @p_str, void @p_str, i32 1000, i32 1000, i32 %ALU_operation, i32 %ALU_operation"   --->   Operation 11 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_59 = specchannel i32 @_ssdm_op_SpecChannel, void @data_a_str, i32 1, void @p_str, void @p_str, i32 1000, i32 1000, i32 %data_a, i32 %data_a"   --->   Operation 12 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_60 = specchannel i32 @_ssdm_op_SpecChannel, void @data_b_str, i32 1, void @p_str, void @p_str, i32 1000, i32 1000, i32 %data_b, i32 %data_b"   --->   Operation 13 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_61 = specchannel i32 @_ssdm_op_SpecChannel, void @data_result_str, i32 1, void @p_str, void @p_str, i32 1000, i32 1000, i32 %data_result, i32 %data_result"   --->   Operation 14 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %c" [ALU_sys_HDL/core.cpp:227]   --->   Operation 15 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b" [ALU_sys_HDL/core.cpp:227]   --->   Operation 16 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a" [ALU_sys_HDL/core.cpp:227]   --->   Operation 17 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%op_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %op" [ALU_sys_HDL/core.cpp:227]   --->   Operation 18 'read' 'op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%selec_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %selec" [ALU_sys_HDL/core.cpp:227]   --->   Operation 19 'read' 'selec_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.23ns)   --->   "%switch_ln227 = switch i32 %selec_read, void %sw.default, i32 0, void %sw.bb, i32 1, void %sw.bb10, i32 2, void %sw.bb11" [ALU_sys_HDL/core.cpp:227]   --->   Operation 20 'switch' 'switch_ln227' <Predicate = true> <Delay = 2.23>
ST_1 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln244 = call void @op_data_exe_wb, i32 %gmem0, i64 %a_read, i32 %gmem1, i64 %b_read, i32 %gmem3, i64 %op_read, i32 %gmem2, i64 %c_read, i32 %ALU_operation_MEM, i32 %ALU_operation, i32 %data_a, i32 %data_b, i32 %data_result" [ALU_sys_HDL/core.cpp:244]   --->   Operation 21 'call' 'call_ln244' <Predicate = (selec_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln238 = call void @data_exe_wb, i32 %gmem0, i64 %a_read, i32 %gmem1, i64 %b_read, i32 %gmem2, i64 %c_read, i32 %ALU_operation_MEM, i32 %data_a, i32 %data_b, i32 %data_result" [ALU_sys_HDL/core.cpp:238]   --->   Operation 22 'call' 'call_ln238' <Predicate = (selec_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln232 = call void @operation, i32 %gmem3, i64 %op_read, i32 %ALU_operation_MEM, i32 %ALU_operation" [ALU_sys_HDL/core.cpp:232]   --->   Operation 23 'call' 'call_ln232' <Predicate = (selec_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln250 = call void @reset, i32 %data_a, i32 %data_b, i32 %ALU_operation, i32 %ALU_operation_MEM" [ALU_sys_HDL/core.cpp:250]   --->   Operation 24 'call' 'call_ln250' <Predicate = (selec_read != 0 & selec_read != 1 & selec_read != 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln244 = call void @op_data_exe_wb, i32 %gmem0, i64 %a_read, i32 %gmem1, i64 %b_read, i32 %gmem3, i64 %op_read, i32 %gmem2, i64 %c_read, i32 %ALU_operation_MEM, i32 %ALU_operation, i32 %data_a, i32 %data_b, i32 %data_result" [ALU_sys_HDL/core.cpp:244]   --->   Operation 25 'call' 'call_ln244' <Predicate = (selec_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln246 = br void %sw.epilog" [ALU_sys_HDL/core.cpp:246]   --->   Operation 26 'br' 'br_ln246' <Predicate = (selec_read == 2)> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln238 = call void @data_exe_wb, i32 %gmem0, i64 %a_read, i32 %gmem1, i64 %b_read, i32 %gmem2, i64 %c_read, i32 %ALU_operation_MEM, i32 %data_a, i32 %data_b, i32 %data_result" [ALU_sys_HDL/core.cpp:238]   --->   Operation 27 'call' 'call_ln238' <Predicate = (selec_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln240 = br void %sw.epilog" [ALU_sys_HDL/core.cpp:240]   --->   Operation 28 'br' 'br_ln240' <Predicate = (selec_read == 1)> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln232 = call void @operation, i32 %gmem3, i64 %op_read, i32 %ALU_operation_MEM, i32 %ALU_operation" [ALU_sys_HDL/core.cpp:232]   --->   Operation 29 'call' 'call_ln232' <Predicate = (selec_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln234 = br void %sw.epilog" [ALU_sys_HDL/core.cpp:234]   --->   Operation 30 'br' 'br_ln234' <Predicate = (selec_read == 0)> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln250 = call void @reset, i32 %data_a, i32 %data_b, i32 %ALU_operation, i32 %ALU_operation_MEM" [ALU_sys_HDL/core.cpp:250]   --->   Operation 31 'call' 'call_ln250' <Predicate = (selec_read != 0 & selec_read != 1 & selec_read != 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln252 = br void %sw.epilog" [ALU_sys_HDL/core.cpp:252]   --->   Operation 32 'br' 'br_ln252' <Predicate = (selec_read != 0 & selec_read != 1 & selec_read != 2)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ selec]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ op]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_a]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_b]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ALU_operation]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ALU_operation_MEM]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_result]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
empty             (specchannel  ) [ 000]
empty_59          (specchannel  ) [ 000]
empty_60          (specchannel  ) [ 000]
empty_61          (specchannel  ) [ 000]
c_read            (read         ) [ 001]
b_read            (read         ) [ 001]
a_read            (read         ) [ 001]
op_read           (read         ) [ 001]
selec_read        (read         ) [ 011]
switch_ln227      (switch       ) [ 000]
call_ln244        (call         ) [ 000]
br_ln246          (br           ) [ 000]
call_ln238        (call         ) [ 000]
br_ln240          (br           ) [ 000]
call_ln232        (call         ) [ 000]
br_ln234          (br           ) [ 000]
call_ln250        (call         ) [ 000]
br_ln252          (br           ) [ 000]
ret_ln0           (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="selec">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="selec"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="op">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gmem1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="gmem2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="c">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_a">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_a"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_b">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_b"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ALU_operation">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ALU_operation"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ALU_operation_MEM">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ALU_operation_MEM"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_result">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_result"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ALU_operation_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_a_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_b_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_result_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op_data_exe_wb"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_exe_wb"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operation"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="c_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="b_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="a_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="op_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="selec_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="selec_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_op_data_exe_wb_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="64" slack="0"/>
<pin id="116" dir="0" index="3" bw="32" slack="0"/>
<pin id="117" dir="0" index="4" bw="64" slack="0"/>
<pin id="118" dir="0" index="5" bw="32" slack="0"/>
<pin id="119" dir="0" index="6" bw="64" slack="0"/>
<pin id="120" dir="0" index="7" bw="32" slack="0"/>
<pin id="121" dir="0" index="8" bw="64" slack="0"/>
<pin id="122" dir="0" index="9" bw="32" slack="0"/>
<pin id="123" dir="0" index="10" bw="32" slack="0"/>
<pin id="124" dir="0" index="11" bw="32" slack="0"/>
<pin id="125" dir="0" index="12" bw="32" slack="0"/>
<pin id="126" dir="0" index="13" bw="32" slack="0"/>
<pin id="127" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln244/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_data_exe_wb_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="64" slack="0"/>
<pin id="146" dir="0" index="3" bw="32" slack="0"/>
<pin id="147" dir="0" index="4" bw="64" slack="0"/>
<pin id="148" dir="0" index="5" bw="32" slack="0"/>
<pin id="149" dir="0" index="6" bw="64" slack="0"/>
<pin id="150" dir="0" index="7" bw="32" slack="0"/>
<pin id="151" dir="0" index="8" bw="32" slack="0"/>
<pin id="152" dir="0" index="9" bw="32" slack="0"/>
<pin id="153" dir="0" index="10" bw="32" slack="0"/>
<pin id="154" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln238/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_operation_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="64" slack="0"/>
<pin id="170" dir="0" index="3" bw="32" slack="0"/>
<pin id="171" dir="0" index="4" bw="32" slack="0"/>
<pin id="172" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln232/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_reset_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="32" slack="0"/>
<pin id="182" dir="0" index="3" bw="32" slack="0"/>
<pin id="183" dir="0" index="4" bw="32" slack="0"/>
<pin id="184" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln250/1 "/>
</bind>
</comp>

<comp id="190" class="1005" name="c_read_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="1"/>
<pin id="192" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c_read "/>
</bind>
</comp>

<comp id="196" class="1005" name="b_read_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="1"/>
<pin id="198" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="202" class="1005" name="a_read_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="1"/>
<pin id="204" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="208" class="1005" name="op_read_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="1"/>
<pin id="210" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="op_read "/>
</bind>
</comp>

<comp id="214" class="1005" name="selec_read_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="selec_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="68" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="68" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="68" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="68" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="70" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="128"><net_src comp="74" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="130"><net_src comp="94" pin="2"/><net_sink comp="112" pin=2"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="132"><net_src comp="88" pin="2"/><net_sink comp="112" pin=4"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="134"><net_src comp="100" pin="2"/><net_sink comp="112" pin=6"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="112" pin=7"/></net>

<net id="136"><net_src comp="82" pin="2"/><net_sink comp="112" pin=8"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="112" pin=9"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="112" pin=10"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="112" pin=11"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="112" pin=12"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="112" pin=13"/></net>

<net id="155"><net_src comp="76" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="157"><net_src comp="94" pin="2"/><net_sink comp="142" pin=2"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="159"><net_src comp="88" pin="2"/><net_sink comp="142" pin=4"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="142" pin=5"/></net>

<net id="161"><net_src comp="82" pin="2"/><net_sink comp="142" pin=6"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="142" pin=7"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="142" pin=8"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="142" pin=9"/></net>

<net id="165"><net_src comp="26" pin="0"/><net_sink comp="142" pin=10"/></net>

<net id="173"><net_src comp="78" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="100" pin="2"/><net_sink comp="166" pin=2"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="166" pin=4"/></net>

<net id="185"><net_src comp="80" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="178" pin=4"/></net>

<net id="193"><net_src comp="82" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="112" pin=8"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="142" pin=6"/></net>

<net id="199"><net_src comp="88" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="112" pin=4"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="142" pin=4"/></net>

<net id="205"><net_src comp="94" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="211"><net_src comp="100" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="112" pin=6"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="217"><net_src comp="106" pin="2"/><net_sink comp="214" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem3 | {}
	Port: gmem0 | {}
	Port: gmem1 | {}
	Port: gmem2 | {1 2 }
	Port: data_a | {1 2 }
	Port: data_b | {1 2 }
	Port: ALU_operation | {1 2 }
	Port: ALU_operation_MEM | {1 2 }
	Port: data_result | {1 2 }
 - Input state : 
	Port: Block_entry1_proc : selec | {1 }
	Port: Block_entry1_proc : gmem3 | {1 2 }
	Port: Block_entry1_proc : op | {1 }
	Port: Block_entry1_proc : gmem0 | {1 2 }
	Port: Block_entry1_proc : a | {1 }
	Port: Block_entry1_proc : gmem1 | {1 2 }
	Port: Block_entry1_proc : b | {1 }
	Port: Block_entry1_proc : gmem2 | {}
	Port: Block_entry1_proc : c | {1 }
	Port: Block_entry1_proc : data_a | {1 2 }
	Port: Block_entry1_proc : data_b | {1 2 }
	Port: Block_entry1_proc : ALU_operation | {1 2 }
	Port: Block_entry1_proc : ALU_operation_MEM | {1 2 }
	Port: Block_entry1_proc : data_result | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|
|          | grp_op_data_exe_wb_fu_112 |    3    |  5.1219 |   3215  |   2340  |
|   call   |   grp_data_exe_wb_fu_142  |    3    |  5.1219 |   3056  |   2217  |
|          |    grp_operation_fu_166   |    0    |    0    |   159   |   123   |
|          |      grp_reset_fu_178     |    0    |    0    |    10   |    26   |
|----------|---------------------------|---------|---------|---------|---------|
|          |     c_read_read_fu_82     |    0    |    0    |    0    |    0    |
|          |     b_read_read_fu_88     |    0    |    0    |    0    |    0    |
|   read   |     a_read_read_fu_94     |    0    |    0    |    0    |    0    |
|          |    op_read_read_fu_100    |    0    |    0    |    0    |    0    |
|          |   selec_read_read_fu_106  |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|   Total  |                           |    6    | 10.2438 |   6440  |   4706  |
|----------|---------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  a_read_reg_202  |   64   |
|  b_read_reg_196  |   64   |
|  c_read_reg_190  |   64   |
|  op_read_reg_208 |   64   |
|selec_read_reg_214|   32   |
+------------------+--------+
|       Total      |   288  |
+------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_op_data_exe_wb_fu_112 |  p2  |   2  |  64  |   128  ||    9    |
| grp_op_data_exe_wb_fu_112 |  p4  |   2  |  64  |   128  ||    9    |
| grp_op_data_exe_wb_fu_112 |  p6  |   2  |  64  |   128  ||    9    |
| grp_op_data_exe_wb_fu_112 |  p8  |   2  |  64  |   128  ||    9    |
|   grp_data_exe_wb_fu_142  |  p2  |   2  |  64  |   128  ||    9    |
|   grp_data_exe_wb_fu_142  |  p4  |   2  |  64  |   128  ||    9    |
|   grp_data_exe_wb_fu_142  |  p6  |   2  |  64  |   128  ||    9    |
|    grp_operation_fu_166   |  p2  |   2  |  64  |   128  ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |  1024  ||  12.704 ||    72   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |   10   |  6440  |  4706  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   72   |
|  Register |    -   |    -   |   288  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   22   |  6728  |  4778  |
+-----------+--------+--------+--------+--------+
