// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module main_operator_div (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        n,
        b_p_read,
        b_1_address0,
        b_1_ce0,
        b_1_q0,
        b_1_offset,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        grp_fu_4235_p_din0,
        grp_fu_4235_p_din1,
        grp_fu_4235_p_opcode,
        grp_fu_4235_p_dout0,
        grp_fu_4235_p_ce,
        grp_fu_12725_p_din0,
        grp_fu_12725_p_din1,
        grp_fu_12725_p_opcode,
        grp_fu_12725_p_dout0,
        grp_fu_12725_p_ce,
        grp_fu_4183_p_din0,
        grp_fu_4183_p_din1,
        grp_fu_4183_p_opcode,
        grp_fu_4183_p_dout0,
        grp_fu_4183_p_ce,
        grp_fu_4190_p_din0,
        grp_fu_4190_p_din1,
        grp_fu_4190_p_opcode,
        grp_fu_4190_p_dout0,
        grp_fu_4190_p_ce,
        grp_fu_4198_p_din0,
        grp_fu_4198_p_din1,
        grp_fu_4198_p_dout0,
        grp_fu_4198_p_ce,
        grp_fu_4211_p_din0,
        grp_fu_4211_p_din1,
        grp_fu_4211_p_dout0,
        grp_fu_4211_p_ce,
        grp_fu_4215_p_din0,
        grp_fu_4215_p_din1,
        grp_fu_4215_p_dout0,
        grp_fu_4215_p_ce,
        grp_fu_4219_p_din0,
        grp_fu_4219_p_din1,
        grp_fu_4219_p_dout0,
        grp_fu_4219_p_ce,
        grp_fu_12733_p_din0,
        grp_fu_12733_p_din1,
        grp_fu_12733_p_opcode,
        grp_fu_12733_p_dout0,
        grp_fu_12733_p_ce
);

parameter    ap_ST_fsm_state1 = 86'd1;
parameter    ap_ST_fsm_state2 = 86'd2;
parameter    ap_ST_fsm_state3 = 86'd4;
parameter    ap_ST_fsm_state4 = 86'd8;
parameter    ap_ST_fsm_state5 = 86'd16;
parameter    ap_ST_fsm_state6 = 86'd32;
parameter    ap_ST_fsm_state7 = 86'd64;
parameter    ap_ST_fsm_state8 = 86'd128;
parameter    ap_ST_fsm_state9 = 86'd256;
parameter    ap_ST_fsm_state10 = 86'd512;
parameter    ap_ST_fsm_state11 = 86'd1024;
parameter    ap_ST_fsm_state12 = 86'd2048;
parameter    ap_ST_fsm_state13 = 86'd4096;
parameter    ap_ST_fsm_state14 = 86'd8192;
parameter    ap_ST_fsm_state15 = 86'd16384;
parameter    ap_ST_fsm_state16 = 86'd32768;
parameter    ap_ST_fsm_state17 = 86'd65536;
parameter    ap_ST_fsm_state18 = 86'd131072;
parameter    ap_ST_fsm_state19 = 86'd262144;
parameter    ap_ST_fsm_state20 = 86'd524288;
parameter    ap_ST_fsm_state21 = 86'd1048576;
parameter    ap_ST_fsm_state22 = 86'd2097152;
parameter    ap_ST_fsm_state23 = 86'd4194304;
parameter    ap_ST_fsm_state24 = 86'd8388608;
parameter    ap_ST_fsm_state25 = 86'd16777216;
parameter    ap_ST_fsm_state26 = 86'd33554432;
parameter    ap_ST_fsm_state27 = 86'd67108864;
parameter    ap_ST_fsm_state28 = 86'd134217728;
parameter    ap_ST_fsm_state29 = 86'd268435456;
parameter    ap_ST_fsm_state30 = 86'd536870912;
parameter    ap_ST_fsm_state31 = 86'd1073741824;
parameter    ap_ST_fsm_state32 = 86'd2147483648;
parameter    ap_ST_fsm_state33 = 86'd4294967296;
parameter    ap_ST_fsm_state34 = 86'd8589934592;
parameter    ap_ST_fsm_state35 = 86'd17179869184;
parameter    ap_ST_fsm_state36 = 86'd34359738368;
parameter    ap_ST_fsm_state37 = 86'd68719476736;
parameter    ap_ST_fsm_state38 = 86'd137438953472;
parameter    ap_ST_fsm_state39 = 86'd274877906944;
parameter    ap_ST_fsm_state40 = 86'd549755813888;
parameter    ap_ST_fsm_state41 = 86'd1099511627776;
parameter    ap_ST_fsm_state42 = 86'd2199023255552;
parameter    ap_ST_fsm_state43 = 86'd4398046511104;
parameter    ap_ST_fsm_state44 = 86'd8796093022208;
parameter    ap_ST_fsm_state45 = 86'd17592186044416;
parameter    ap_ST_fsm_state46 = 86'd35184372088832;
parameter    ap_ST_fsm_state47 = 86'd70368744177664;
parameter    ap_ST_fsm_state48 = 86'd140737488355328;
parameter    ap_ST_fsm_state49 = 86'd281474976710656;
parameter    ap_ST_fsm_state50 = 86'd562949953421312;
parameter    ap_ST_fsm_state51 = 86'd1125899906842624;
parameter    ap_ST_fsm_state52 = 86'd2251799813685248;
parameter    ap_ST_fsm_state53 = 86'd4503599627370496;
parameter    ap_ST_fsm_state54 = 86'd9007199254740992;
parameter    ap_ST_fsm_state55 = 86'd18014398509481984;
parameter    ap_ST_fsm_state56 = 86'd36028797018963968;
parameter    ap_ST_fsm_state57 = 86'd72057594037927936;
parameter    ap_ST_fsm_state58 = 86'd144115188075855872;
parameter    ap_ST_fsm_state59 = 86'd288230376151711744;
parameter    ap_ST_fsm_state60 = 86'd576460752303423488;
parameter    ap_ST_fsm_state61 = 86'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 86'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 86'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 86'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 86'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 86'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 86'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 86'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 86'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 86'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 86'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 86'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 86'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 86'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 86'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 86'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 86'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 86'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 86'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 86'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 86'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 86'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 86'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 86'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 86'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 86'd38685626227668133590597632;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] n;
input  [31:0] b_p_read;
output  [5:0] b_1_address0;
output   b_1_ce0;
input  [31:0] b_1_q0;
input  [3:0] b_1_offset;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] grp_fu_4235_p_din0;
output  [31:0] grp_fu_4235_p_din1;
output  [4:0] grp_fu_4235_p_opcode;
input  [0:0] grp_fu_4235_p_dout0;
output   grp_fu_4235_p_ce;
output  [31:0] grp_fu_12725_p_din0;
output  [31:0] grp_fu_12725_p_din1;
output  [1:0] grp_fu_12725_p_opcode;
input  [31:0] grp_fu_12725_p_dout0;
output   grp_fu_12725_p_ce;
output  [31:0] grp_fu_4183_p_din0;
output  [31:0] grp_fu_4183_p_din1;
output  [0:0] grp_fu_4183_p_opcode;
input  [31:0] grp_fu_4183_p_dout0;
output   grp_fu_4183_p_ce;
output  [31:0] grp_fu_4190_p_din0;
output  [31:0] grp_fu_4190_p_din1;
output  [1:0] grp_fu_4190_p_opcode;
input  [31:0] grp_fu_4190_p_dout0;
output   grp_fu_4190_p_ce;
output  [31:0] grp_fu_4198_p_din0;
output  [31:0] grp_fu_4198_p_din1;
input  [31:0] grp_fu_4198_p_dout0;
output   grp_fu_4198_p_ce;
output  [31:0] grp_fu_4211_p_din0;
output  [31:0] grp_fu_4211_p_din1;
input  [31:0] grp_fu_4211_p_dout0;
output   grp_fu_4211_p_ce;
output  [31:0] grp_fu_4215_p_din0;
output  [31:0] grp_fu_4215_p_din1;
input  [31:0] grp_fu_4215_p_dout0;
output   grp_fu_4215_p_ce;
output  [31:0] grp_fu_4219_p_din0;
output  [31:0] grp_fu_4219_p_din1;
input  [31:0] grp_fu_4219_p_dout0;
output   grp_fu_4219_p_ce;
output  [31:0] grp_fu_12733_p_din0;
output  [31:0] grp_fu_12733_p_din1;
output  [4:0] grp_fu_12733_p_opcode;
input  [0:0] grp_fu_12733_p_dout0;
output   grp_fu_12733_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] b_1_address0;
reg b_1_ce0;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [85:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_518;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state78;
reg   [31:0] reg_527;
wire    ap_CS_fsm_state24;
reg   [0:0] icmp_ln172_reg_1708;
wire    ap_CS_fsm_state28;
reg   [0:0] icmp_ln172_5_reg_1718;
wire    ap_CS_fsm_state32;
reg   [0:0] icmp_ln172_6_reg_1728;
wire    ap_CS_fsm_state43;
reg   [0:0] icmp_ln172_7_reg_1830;
wire    ap_CS_fsm_state47;
reg   [0:0] icmp_ln172_8_reg_1840;
wire    ap_CS_fsm_state51;
reg   [0:0] icmp_ln172_9_reg_1850;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state49;
reg   [31:0] reg_543;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state65;
wire    ap_CS_fsm_state69;
reg   [31:0] reg_550;
reg   [31:0] reg_557;
wire    ap_CS_fsm_state2;
wire   [5:0] sub_ln788_fu_576_p2;
reg   [5:0] sub_ln788_reg_1512;
reg   [5:0] b_1_addr_reg_1517;
wire   [0:0] and_ln782_fu_622_p2;
reg   [0:0] and_ln782_reg_1522;
reg   [31:0] normalizer_reg_1582;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln792_fu_703_p2;
reg   [0:0] icmp_ln792_reg_1597;
wire   [0:0] icmp_ln791_fu_697_p2;
wire   [31:0] xor_ln792_fu_729_p2;
reg   [31:0] xor_ln792_reg_1648;
wire    ap_CS_fsm_state6;
wire   [31:0] bitcast_ln792_2_fu_735_p1;
wire    ap_CS_fsm_state7;
reg   [1:0] i_19_reg_1658;
wire    ap_CS_fsm_state17;
reg   [31:0] eps_2_load_reg_1662;
reg   [31:0] eps_2_3_load_reg_1668;
reg   [31:0] eps_2_4_load_reg_1674;
wire   [1:0] add_ln34_fu_805_p2;
reg   [1:0] add_ln34_reg_1683;
wire   [31:0] tmp_62_fu_811_p5;
reg   [31:0] tmp_62_reg_1688;
wire   [0:0] icmp_ln34_fu_799_p2;
wire   [63:0] zext_ln169_fu_865_p1;
reg   [63:0] zext_ln169_reg_1700;
wire    ap_CS_fsm_state21;
wire   [0:0] icmp_ln172_fu_890_p2;
wire   [0:0] icmp_ln169_fu_869_p2;
wire   [31:0] tmp_63_fu_900_p5;
reg   [31:0] tmp_63_reg_1713;
wire   [0:0] icmp_ln172_5_fu_918_p2;
wire   [31:0] tmp_64_fu_930_p5;
reg   [31:0] tmp_64_reg_1723;
wire   [0:0] icmp_ln172_6_fu_948_p2;
wire   [31:0] tmp_65_fu_960_p5;
reg   [31:0] tmp_65_reg_1733;
wire   [31:0] tmp_76_fu_982_p3;
reg   [31:0] tmp_76_reg_1781;
wire   [31:0] tmp_80_fu_989_p3;
reg   [31:0] tmp_80_reg_1787;
wire   [31:0] tmp_82_fu_995_p3;
reg   [31:0] tmp_82_reg_1793;
wire    ap_CS_fsm_state36;
reg   [1:0] i_21_reg_1798;
wire    ap_CS_fsm_state38;
wire   [1:0] add_ln187_fu_1015_p2;
reg   [1:0] add_ln187_reg_1805;
wire   [0:0] icmp_ln187_fu_1009_p2;
wire   [63:0] zext_ln169_1_fu_1063_p1;
reg   [63:0] zext_ln169_1_reg_1822;
wire    ap_CS_fsm_state40;
wire   [0:0] icmp_ln172_7_fu_1088_p2;
wire   [0:0] icmp_ln169_1_fu_1067_p2;
wire   [31:0] tmp_66_fu_1098_p5;
reg   [31:0] tmp_66_reg_1835;
wire   [0:0] icmp_ln172_8_fu_1116_p2;
wire   [31:0] tmp_67_fu_1128_p5;
reg   [31:0] tmp_67_reg_1845;
wire   [0:0] icmp_ln172_9_fu_1146_p2;
wire   [31:0] tmp_68_fu_1158_p5;
reg   [31:0] tmp_68_reg_1855;
wire   [31:0] c_p_3_fu_1175_p2;
reg   [31:0] c_p_3_reg_1888;
wire   [31:0] tmp_84_fu_1197_p3;
reg   [31:0] tmp_84_reg_1893;
wire   [31:0] tmp_86_fu_1204_p3;
reg   [31:0] tmp_86_reg_1899;
wire   [31:0] tmp_88_fu_1210_p3;
reg   [31:0] tmp_88_reg_1905;
wire    ap_CS_fsm_state55;
reg   [1:0] i_23_reg_1910;
wire    ap_CS_fsm_state57;
wire   [1:0] add_ln187_1_fu_1230_p2;
reg   [1:0] add_ln187_1_reg_1917;
wire   [0:0] icmp_ln187_1_fu_1224_p2;
reg   [31:0] tmp_92_reg_1951;
reg   [31:0] tmp_93_reg_1959;
wire   [0:0] and_ln77_fu_1323_p2;
reg   [0:0] and_ln77_reg_1967;
wire    ap_CS_fsm_state80;
wire   [1:0] empty_46_fu_1332_p1;
reg   [1:0] empty_46_reg_1971;
wire    ap_CS_fsm_state82;
wire   [0:0] icmp_ln92_fu_1337_p2;
reg   [0:0] icmp_ln92_reg_1977;
wire   [1:0] xor_ln92_fu_1343_p2;
reg   [1:0] xor_ln92_reg_1981;
wire   [31:0] tmp_94_fu_1383_p2;
wire    ap_CS_fsm_state84;
wire   [0:0] icmp_ln104_fu_1389_p2;
reg   [0:0] icmp_ln104_reg_2001;
wire   [2:0] select_ln104_fu_1411_p3;
reg   [2:0] select_ln104_reg_2005;
reg   [2:0] aux_address0;
reg    aux_ce0;
reg    aux_we0;
wire   [31:0] aux_q0;
reg   [2:0] aux_2_address0;
reg    aux_2_ce0;
reg    aux_2_we0;
wire   [31:0] aux_2_q0;
wire    grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_ap_ready;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_idx_tmp_out;
wire    grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_idx_tmp_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_grp_fu_2010_p_din0;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_grp_fu_2010_p_din1;
wire   [4:0] grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_grp_fu_2010_p_opcode;
wire    grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_grp_fu_2010_p_ce;
wire    grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_ap_ready;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_this_num_load_1243_out;
wire    grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_this_num_load_1243_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_this_num_load_1137_out;
wire    grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_this_num_load_1137_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_this_num_load_1031_out;
wire    grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_this_num_load_1031_out_ap_vld;
wire    grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_ap_ready;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_this_num_load_1240_out;
wire    grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_this_num_load_1240_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_this_num_load_1134_out;
wire    grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_this_num_load_1134_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_this_num_load_1028_out;
wire    grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_this_num_load_1028_out_ap_vld;
reg   [31:0] this_num_load_1241_reg_318;
reg   [31:0] this_num_load_1135_reg_328;
reg   [31:0] this_num_load_1029_reg_338;
reg   [1:0] ap_phi_mux_base_0_lcssa_i108110_phi_fu_352_p4;
reg   [1:0] base_0_lcssa_i108110_reg_348;
wire   [1:0] base_fu_1367_p2;
reg   [31:0] empty_47_reg_360;
reg   [31:0] ap_phi_mux_agg_result_1_0_0_phi_fu_375_p8;
reg   [31:0] agg_result_1_0_0_reg_371;
wire    ap_CS_fsm_state86;
reg   [31:0] ap_phi_mux_agg_result_1_1_0_phi_fu_390_p8;
reg   [31:0] agg_result_1_1_0_reg_386;
reg   [31:0] ap_phi_mux_agg_result_1_2_0_phi_fu_405_p8;
reg   [31:0] agg_result_1_2_0_reg_401;
reg   [31:0] ap_phi_mux_agg_result_01_0_phi_fu_420_p8;
reg   [31:0] agg_result_01_0_reg_416;
reg    grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_ap_start_reg;
wire    ap_CS_fsm_state81;
reg    grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_ap_start_reg;
wire    ap_CS_fsm_state83;
reg    grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_ap_start_reg;
wire    ap_CS_fsm_state85;
wire   [63:0] zext_ln788_1_fu_582_p1;
wire   [63:0] zext_ln792_1_fu_692_p1;
wire    ap_CS_fsm_state37;
wire   [63:0] zext_ln187_fu_1004_p1;
wire    ap_CS_fsm_state56;
wire   [63:0] zext_ln187_1_fu_1219_p1;
reg   [1:0] i_fu_130;
wire   [1:0] add_ln21_fu_642_p2;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln21_fu_636_p2;
wire   [1:0] i_17_load_fu_633_p1;
reg   [31:0] this_num_load_fu_134;
wire   [31:0] tmp_61_fu_648_p5;
reg   [31:0] this_num_load_7_fu_138;
reg   [1:0] i_11_fu_142;
wire   [1:0] add_ln791_fu_709_p2;
reg   [31:0] b_norm_2_fu_146;
wire   [31:0] b_norm_2_18_fu_760_p3;
wire    ap_CS_fsm_state16;
reg   [31:0] b_norm_2_12_fu_150;
wire   [31:0] b_norm_2_17_fu_753_p3;
reg   [31:0] b_norm_2_13_fu_154;
wire   [31:0] b_norm_2_16_fu_746_p3;
reg   [31:0] b_norm_2_03_fu_158;
wire   [31:0] b_norm_2_15_fu_739_p3;
reg   [1:0] i_12_fu_162;
wire    ap_CS_fsm_state20;
reg   [31:0] eps_2_fu_166;
reg   [31:0] eps_2_3_fu_170;
reg   [31:0] eps_2_4_fu_174;
reg   [31:0] eps_2_5_fu_178;
reg   [31:0] eps_2_6_fu_182;
reg   [31:0] eps_2_7_fu_186;
reg   [2:0] i_13_fu_190;
wire   [2:0] add_ln169_fu_875_p2;
reg   [1:0] i_14_fu_194;
wire    ap_CS_fsm_state39;
reg   [31:0] eps_tmp_2_fu_198;
wire    ap_CS_fsm_state62;
reg   [31:0] eps_tmp_2_1_fu_202;
reg   [31:0] eps_tmp_2_2_fu_206;
reg   [31:0] eps_tmp_2_01_fu_210;
reg   [31:0] eps_tmp_2_3_fu_214;
reg   [31:0] eps_tmp_2_4_fu_218;
reg   [2:0] i_15_fu_222;
wire   [2:0] add_ln169_1_fu_1073_p2;
reg   [1:0] i_16_fu_226;
wire    ap_CS_fsm_state58;
reg   [31:0] eps_2_9_fu_230;
wire    ap_CS_fsm_state66;
reg   [31:0] eps_2_10_fu_234;
reg   [31:0] eps_2_11_fu_238;
reg   [31:0] grp_fu_468_p0;
reg   [31:0] grp_fu_468_p1;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state52;
reg   [31:0] grp_fu_473_p0;
reg   [31:0] grp_fu_473_p1;
reg   [31:0] grp_fu_477_p0;
reg   [31:0] grp_fu_477_p1;
reg   [31:0] grp_fu_481_p0;
reg   [31:0] grp_fu_481_p1;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state41;
reg   [31:0] grp_fu_486_p0;
wire    ap_CS_fsm_state70;
reg   [31:0] grp_fu_498_p0;
wire    ap_CS_fsm_state79;
wire   [5:0] tmp_59_fu_568_p3;
wire   [5:0] zext_ln788_fu_564_p1;
wire   [31:0] bitcast_ln782_fu_587_p1;
wire   [7:0] tmp_s_fu_590_p4;
wire   [22:0] trunc_ln782_fu_600_p1;
wire   [0:0] icmp_ln782_1_fu_610_p2;
wire   [0:0] icmp_ln782_fu_604_p2;
wire   [0:0] or_ln782_fu_616_p2;
wire   [5:0] zext_ln792_fu_683_p1;
wire   [5:0] add_ln792_fu_687_p2;
wire   [31:0] bitcast_ln792_fu_725_p1;
wire   [1:0] trunc_ln173_fu_896_p1;
wire   [2:0] add_ln172_fu_912_p2;
wire   [1:0] tmp_64_fu_930_p4;
wire   [2:0] add_ln172_3_fu_942_p2;
wire   [1:0] tmp_65_fu_960_p4;
wire   [1:0] trunc_ln173_1_fu_1094_p1;
wire   [2:0] add_ln172_4_fu_1110_p2;
wire   [1:0] tmp_67_fu_1128_p4;
wire   [2:0] add_ln172_5_fu_1140_p2;
wire   [1:0] tmp_68_fu_1158_p4;
wire   [31:0] bitcast_ln77_fu_1287_p1;
wire   [7:0] tmp_78_fu_1291_p4;
wire   [22:0] trunc_ln77_fu_1301_p1;
wire   [0:0] icmp_ln77_2_fu_1311_p2;
wire   [0:0] icmp_ln77_fu_1305_p2;
wire   [0:0] or_ln77_fu_1317_p2;
wire   [1:0] sub_ln92_fu_1362_p2;
wire   [31:0] zext_ln100_fu_1374_p1;
wire   [31:0] sub_ln100_fu_1378_p2;
wire   [2:0] zext_ln104_fu_1395_p1;
wire   [0:0] icmp_ln104_3_fu_1399_p2;
wire   [2:0] add_ln104_fu_1405_p2;
reg    grp_fu_2010_ce;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [85:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
reg    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
reg    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
reg    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 86'd1;
#0 grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

main_sqrt_aux_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
aux_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(aux_address0),
    .ce0(aux_ce0),
    .we0(aux_we0),
    .d0(tmp_88_reg_1905),
    .q0(aux_q0)
);

main_sqrt_aux_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
aux_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(aux_2_address0),
    .ce0(aux_2_ce0),
    .we0(aux_2_we0),
    .d0(tmp_82_reg_1793),
    .q0(aux_2_q0)
);

main_operator_Pipeline_VITIS_LOOP_84_1 grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_ap_ready),
    .tmp_115(reg_518),
    .tmp_116(tmp_92_reg_1951),
    .tmp_117(tmp_93_reg_1959),
    .idx_tmp_out(grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_idx_tmp_out_ap_vld),
    .grp_fu_2010_p_din0(grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_grp_fu_2010_p_din0),
    .grp_fu_2010_p_din1(grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_grp_fu_2010_p_din1),
    .grp_fu_2010_p_opcode(grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_grp_fu_2010_p_opcode),
    .grp_fu_2010_p_dout0(grp_fu_4235_p_dout0),
    .grp_fu_2010_p_ce(grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_grp_fu_2010_p_ce)
);

main_operator_Pipeline_VITIS_LOOP_92_2 grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_ap_ready),
    .tmp_117(tmp_93_reg_1959),
    .tmp_116(tmp_92_reg_1951),
    .tmp_115(reg_518),
    .zext_ln92(empty_46_reg_1971),
    .xor_ln92(xor_ln92_reg_1981),
    .this_num_load_1243_out(grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_this_num_load_1243_out),
    .this_num_load_1243_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_this_num_load_1243_out_ap_vld),
    .this_num_load_1137_out(grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_this_num_load_1137_out),
    .this_num_load_1137_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_this_num_load_1137_out_ap_vld),
    .this_num_load_1031_out(grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_this_num_load_1031_out),
    .this_num_load_1031_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_this_num_load_1031_out_ap_vld)
);

main_operator_Pipeline_VITIS_LOOP_104_3 grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_ap_ready),
    .this_num_load_1241(this_num_load_1241_reg_318),
    .this_num_load_1135(this_num_load_1135_reg_328),
    .this_num_load_1029(this_num_load_1029_reg_338),
    .zext_ln104(base_0_lcssa_i108110_reg_348),
    .zext_ln104_4(select_ln104_reg_2005),
    .this_num_load_1240_out(grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_this_num_load_1240_out),
    .this_num_load_1240_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_this_num_load_1240_out_ap_vld),
    .this_num_load_1134_out(grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_this_num_load_1134_out),
    .this_num_load_1134_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_this_num_load_1134_out_ap_vld),
    .this_num_load_1028_out(grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_this_num_load_1028_out),
    .this_num_load_1028_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_this_num_load_1028_out_ap_vld)
);

main_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U429(
    .din0(32'd1065353216),
    .din1(32'd0),
    .din2(32'd0),
    .din3(i_fu_130),
    .dout(tmp_61_fu_648_p5)
);

main_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U430(
    .din0(32'd0),
    .din1(b_norm_2_13_fu_154),
    .din2(b_norm_2_03_fu_158),
    .din3(i_12_fu_162),
    .dout(tmp_62_fu_811_p5)
);

main_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U431(
    .din0(eps_2_5_fu_178),
    .din1(eps_2_6_fu_182),
    .din2(eps_2_7_fu_186),
    .din3(trunc_ln173_fu_896_p1),
    .dout(tmp_63_fu_900_p5)
);

main_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U432(
    .din0(eps_2_5_fu_178),
    .din1(eps_2_6_fu_182),
    .din2(eps_2_7_fu_186),
    .din3(tmp_64_fu_930_p4),
    .dout(tmp_64_fu_930_p5)
);

main_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U433(
    .din0(eps_2_5_fu_178),
    .din1(eps_2_6_fu_182),
    .din2(eps_2_7_fu_186),
    .din3(tmp_65_fu_960_p4),
    .dout(tmp_65_fu_960_p5)
);

main_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U434(
    .din0(eps_tmp_2_3_fu_214),
    .din1(eps_tmp_2_4_fu_218),
    .din2(eps_tmp_2_01_fu_210),
    .din3(trunc_ln173_1_fu_1094_p1),
    .dout(tmp_66_fu_1098_p5)
);

main_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U435(
    .din0(eps_tmp_2_3_fu_214),
    .din1(eps_tmp_2_4_fu_218),
    .din2(eps_tmp_2_01_fu_210),
    .din3(tmp_67_fu_1128_p4),
    .dout(tmp_67_fu_1128_p5)
);

main_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U436(
    .din0(eps_tmp_2_3_fu_214),
    .din1(eps_tmp_2_4_fu_218),
    .din2(eps_tmp_2_01_fu_210),
    .din3(tmp_68_fu_1158_p4),
    .dout(tmp_68_fu_1158_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state86)) begin
            ap_return_0_preg <= ap_phi_mux_agg_result_01_0_phi_fu_420_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state86)) begin
            ap_return_1_preg <= ap_phi_mux_agg_result_1_0_0_phi_fu_375_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state86)) begin
            ap_return_2_preg <= ap_phi_mux_agg_result_1_1_0_phi_fu_390_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state86)) begin
            ap_return_3_preg <= ap_phi_mux_agg_result_1_2_0_phi_fu_405_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state84) & ((icmp_ln104_fu_1389_p2 == 1'd0) | (icmp_ln92_reg_1977 == 1'd0)))) begin
            grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state80) & (1'd1 == and_ln77_fu_1323_p2))) begin
            grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln92_fu_1337_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state82))) begin
            grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_1389_p2 == 1'd1) & (icmp_ln92_reg_1977 == 1'd1) & (1'b1 == ap_CS_fsm_state84))) begin
        agg_result_01_0_reg_416 <= tmp_94_fu_1383_p2;
    end else if (((1'd0 == and_ln77_fu_1323_p2) & (1'b1 == ap_CS_fsm_state80))) begin
        agg_result_01_0_reg_416 <= c_p_3_reg_1888;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln782_fu_622_p2))) begin
        agg_result_01_0_reg_416 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state86) & (((icmp_ln104_reg_2001 == 1'd0) & (1'd0 == and_ln782_reg_1522) & (1'd1 == and_ln77_reg_1967)) | ((icmp_ln92_reg_1977 == 1'd0) & (1'd0 == and_ln782_reg_1522) & (1'd1 == and_ln77_reg_1967))))) begin
        agg_result_01_0_reg_416 <= empty_47_reg_360;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_1389_p2 == 1'd1) & (icmp_ln92_reg_1977 == 1'd1) & (1'b1 == ap_CS_fsm_state84))) begin
        agg_result_1_0_0_reg_371 <= grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_this_num_load_1031_out;
    end else if (((1'd0 == and_ln77_fu_1323_p2) & (1'b1 == ap_CS_fsm_state80))) begin
        agg_result_1_0_0_reg_371 <= reg_518;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln782_fu_622_p2))) begin
        agg_result_1_0_0_reg_371 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state86) & (((icmp_ln104_reg_2001 == 1'd0) & (1'd0 == and_ln782_reg_1522) & (1'd1 == and_ln77_reg_1967)) | ((icmp_ln92_reg_1977 == 1'd0) & (1'd0 == and_ln782_reg_1522) & (1'd1 == and_ln77_reg_1967))))) begin
        agg_result_1_0_0_reg_371 <= grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_this_num_load_1028_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_1389_p2 == 1'd1) & (icmp_ln92_reg_1977 == 1'd1) & (1'b1 == ap_CS_fsm_state84))) begin
        agg_result_1_1_0_reg_386 <= grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_this_num_load_1137_out;
    end else if (((1'd0 == and_ln77_fu_1323_p2) & (1'b1 == ap_CS_fsm_state80))) begin
        agg_result_1_1_0_reg_386 <= tmp_92_reg_1951;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln782_fu_622_p2))) begin
        agg_result_1_1_0_reg_386 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state86) & (((icmp_ln104_reg_2001 == 1'd0) & (1'd0 == and_ln782_reg_1522) & (1'd1 == and_ln77_reg_1967)) | ((icmp_ln92_reg_1977 == 1'd0) & (1'd0 == and_ln782_reg_1522) & (1'd1 == and_ln77_reg_1967))))) begin
        agg_result_1_1_0_reg_386 <= grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_this_num_load_1134_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_1389_p2 == 1'd1) & (icmp_ln92_reg_1977 == 1'd1) & (1'b1 == ap_CS_fsm_state84))) begin
        agg_result_1_2_0_reg_401 <= grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_this_num_load_1243_out;
    end else if (((1'd0 == and_ln77_fu_1323_p2) & (1'b1 == ap_CS_fsm_state80))) begin
        agg_result_1_2_0_reg_401 <= tmp_93_reg_1959;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln782_fu_622_p2))) begin
        agg_result_1_2_0_reg_401 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state86) & (((icmp_ln104_reg_2001 == 1'd0) & (1'd0 == and_ln782_reg_1522) & (1'd1 == and_ln77_reg_1967)) | ((icmp_ln92_reg_1977 == 1'd0) & (1'd0 == and_ln782_reg_1522) & (1'd1 == and_ln77_reg_1967))))) begin
        agg_result_1_2_0_reg_401 <= grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_this_num_load_1240_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_1389_p2 == 1'd0) & (icmp_ln92_reg_1977 == 1'd1) & (1'b1 == ap_CS_fsm_state84))) begin
        base_0_lcssa_i108110_reg_348 <= base_fu_1367_p2;
    end else if (((icmp_ln92_fu_1337_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state82))) begin
        base_0_lcssa_i108110_reg_348 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_1389_p2 == 1'd0) & (icmp_ln92_reg_1977 == 1'd1) & (1'b1 == ap_CS_fsm_state84))) begin
        empty_47_reg_360 <= tmp_94_fu_1383_p2;
    end else if (((icmp_ln92_fu_1337_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state82))) begin
        empty_47_reg_360 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln169_1_fu_1067_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        eps_2_10_fu_234 <= eps_2_3_load_reg_1668;
    end else if (((i_23_reg_1910 == 2'd1) & (1'b1 == ap_CS_fsm_state58))) begin
        eps_2_10_fu_234 <= aux_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln169_1_fu_1067_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        eps_2_11_fu_238 <= eps_2_4_load_reg_1674;
    end else if ((~(i_23_reg_1910 == 2'd1) & ~(i_23_reg_1910 == 2'd0) & (1'b1 == ap_CS_fsm_state58))) begin
        eps_2_11_fu_238 <= aux_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln169_1_fu_1067_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        eps_2_9_fu_230 <= eps_2_load_reg_1662;
    end else if (((i_23_reg_1910 == 2'd0) & (1'b1 == ap_CS_fsm_state58))) begin
        eps_2_9_fu_230 <= aux_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_fu_636_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_11_fu_142 <= 2'd1;
    end else if (((icmp_ln791_fu_697_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        i_11_fu_142 <= add_ln791_fu_709_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln791_fu_697_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        i_12_fu_162 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        i_12_fu_162 <= add_ln34_reg_1683;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_fu_799_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        i_13_fu_190 <= 3'd0;
    end else if (((icmp_ln169_fu_869_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        i_13_fu_190 <= add_ln169_fu_875_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln169_fu_869_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        i_14_fu_194 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        i_14_fu_194 <= add_ln187_reg_1805;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln187_fu_1009_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
        i_15_fu_222 <= 3'd0;
    end else if (((icmp_ln169_1_fu_1067_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        i_15_fu_222 <= add_ln169_1_fu_1073_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln169_1_fu_1067_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        i_16_fu_226 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        i_16_fu_226 <= add_ln187_1_reg_1917;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln782_fu_622_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        i_fu_130 <= 2'd0;
    end else if (((icmp_ln21_fu_636_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i_fu_130 <= add_ln21_fu_642_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_1389_p2 == 1'd0) & (icmp_ln92_reg_1977 == 1'd1) & (1'b1 == ap_CS_fsm_state84))) begin
        this_num_load_1029_reg_338 <= grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_this_num_load_1031_out;
    end else if (((icmp_ln92_fu_1337_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state82))) begin
        this_num_load_1029_reg_338 <= reg_518;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_1389_p2 == 1'd0) & (icmp_ln92_reg_1977 == 1'd1) & (1'b1 == ap_CS_fsm_state84))) begin
        this_num_load_1135_reg_328 <= grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_this_num_load_1137_out;
    end else if (((icmp_ln92_fu_1337_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state82))) begin
        this_num_load_1135_reg_328 <= tmp_92_reg_1951;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_1389_p2 == 1'd0) & (icmp_ln92_reg_1977 == 1'd1) & (1'b1 == ap_CS_fsm_state84))) begin
        this_num_load_1241_reg_318 <= grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_this_num_load_1243_out;
    end else if (((icmp_ln92_fu_1337_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state82))) begin
        this_num_load_1241_reg_318 <= tmp_93_reg_1959;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        add_ln187_1_reg_1917 <= add_ln187_1_fu_1230_p2;
        i_23_reg_1910 <= i_16_fu_226;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        add_ln187_reg_1805 <= add_ln187_fu_1015_p2;
        i_21_reg_1798 <= i_14_fu_194;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add_ln34_reg_1683 <= add_ln34_fu_805_p2;
        eps_2_3_load_reg_1668 <= eps_2_3_fu_170;
        eps_2_4_load_reg_1674 <= eps_2_4_fu_174;
        eps_2_load_reg_1662 <= eps_2_fu_166;
        i_19_reg_1658 <= i_12_fu_162;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        and_ln77_reg_1967 <= and_ln77_fu_1323_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        and_ln782_reg_1522 <= and_ln782_fu_622_p2;
        b_1_addr_reg_1517 <= zext_ln788_1_fu_582_p1;
        sub_ln788_reg_1512 <= sub_ln788_fu_576_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        b_norm_2_03_fu_158 <= b_norm_2_15_fu_739_p3;
        b_norm_2_12_fu_150 <= b_norm_2_17_fu_753_p3;
        b_norm_2_13_fu_154 <= b_norm_2_16_fu_746_p3;
        b_norm_2_fu_146 <= b_norm_2_18_fu_760_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln169_1_fu_1067_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        c_p_3_reg_1888 <= c_p_3_fu_1175_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        empty_46_reg_1971 <= empty_46_fu_1332_p1;
        icmp_ln92_reg_1977 <= icmp_ln92_fu_1337_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((i_19_reg_1658 == 2'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        eps_2_3_fu_170 <= grp_fu_4198_p_dout0;
        eps_2_6_fu_182 <= grp_fu_4198_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(i_19_reg_1658 == 2'd1) & ~(i_19_reg_1658 == 2'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        eps_2_4_fu_174 <= grp_fu_4198_p_dout0;
        eps_2_7_fu_186 <= grp_fu_4198_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((i_19_reg_1658 == 2'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        eps_2_5_fu_178 <= grp_fu_4198_p_dout0;
        eps_2_fu_166 <= grp_fu_4198_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(i_21_reg_1798 == 2'd1) & ~(i_21_reg_1798 == 2'd0) & (1'b1 == ap_CS_fsm_state39))) begin
        eps_tmp_2_01_fu_210 <= aux_2_q0;
        eps_tmp_2_2_fu_206 <= aux_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((i_21_reg_1798 == 2'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        eps_tmp_2_1_fu_202 <= aux_2_q0;
        eps_tmp_2_4_fu_218 <= aux_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((i_21_reg_1798 == 2'd0) & (1'b1 == ap_CS_fsm_state39))) begin
        eps_tmp_2_3_fu_214 <= aux_2_q0;
        eps_tmp_2_fu_198 <= aux_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_reg_1977 == 1'd1) & (1'b1 == ap_CS_fsm_state84))) begin
        icmp_ln104_reg_2001 <= icmp_ln104_fu_1389_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln169_fu_869_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        icmp_ln172_5_reg_1718 <= icmp_ln172_5_fu_918_p2;
        icmp_ln172_6_reg_1728 <= icmp_ln172_6_fu_948_p2;
        icmp_ln172_reg_1708 <= icmp_ln172_fu_890_p2;
        tmp_63_reg_1713 <= tmp_63_fu_900_p5;
        tmp_64_reg_1723 <= tmp_64_fu_930_p5;
        tmp_65_reg_1733 <= tmp_65_fu_960_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln169_1_fu_1067_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        icmp_ln172_7_reg_1830 <= icmp_ln172_7_fu_1088_p2;
        icmp_ln172_8_reg_1840 <= icmp_ln172_8_fu_1116_p2;
        icmp_ln172_9_reg_1850 <= icmp_ln172_9_fu_1146_p2;
        tmp_66_reg_1835 <= tmp_66_fu_1098_p5;
        tmp_67_reg_1845 <= tmp_67_fu_1128_p5;
        tmp_68_reg_1855 <= tmp_68_fu_1158_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln791_fu_697_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        icmp_ln792_reg_1597 <= icmp_ln792_fu_703_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        normalizer_reg_1582 <= b_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state15))) begin
        reg_518 <= grp_fu_4211_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln172_9_reg_1850 == 1'd1) & (1'b1 == ap_CS_fsm_state51)) | ((1'b1 == ap_CS_fsm_state47) & (icmp_ln172_8_reg_1840 == 1'd1)) | ((1'b1 == ap_CS_fsm_state43) & (icmp_ln172_7_reg_1830 == 1'd1)) | ((1'b1 == ap_CS_fsm_state32) & (icmp_ln172_6_reg_1728 == 1'd1)) | ((1'b1 == ap_CS_fsm_state28) & (icmp_ln172_5_reg_1718 == 1'd1)) | ((1'b1 == ap_CS_fsm_state24) & (icmp_ln172_reg_1708 == 1'd1)))) begin
        reg_527 <= grp_fu_4198_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state61))) begin
        reg_543 <= grp_fu_12725_p_dout0;
        reg_550 <= grp_fu_4183_p_dout0;
        reg_557 <= grp_fu_4190_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state84) & ((icmp_ln104_fu_1389_p2 == 1'd0) | (icmp_ln92_reg_1977 == 1'd0)))) begin
        select_ln104_reg_2005 <= select_ln104_fu_1411_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(i_17_load_fu_633_p1 == 2'd0) & ~(i_17_load_fu_633_p1 == 2'd1) & (icmp_ln21_fu_636_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        this_num_load_7_fu_138 <= tmp_61_fu_648_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((i_17_load_fu_633_p1 == 2'd1) & (icmp_ln21_fu_636_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        this_num_load_fu_134 <= tmp_61_fu_648_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_fu_799_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        tmp_62_reg_1688 <= tmp_62_fu_811_p5;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        tmp_76_reg_1781 <= tmp_76_fu_982_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        tmp_80_reg_1787 <= tmp_80_fu_989_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        tmp_82_reg_1793 <= tmp_82_fu_995_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        tmp_84_reg_1893 <= tmp_84_fu_1197_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        tmp_86_reg_1899 <= tmp_86_fu_1204_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        tmp_88_reg_1905 <= tmp_88_fu_1210_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        tmp_92_reg_1951 <= grp_fu_4215_p_dout0;
        tmp_93_reg_1959 <= grp_fu_4219_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xor_ln792_reg_1648 <= xor_ln792_fu_729_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_fu_1337_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state82))) begin
        xor_ln92_reg_1981 <= xor_ln92_fu_1343_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        zext_ln169_1_reg_1822[2 : 0] <= zext_ln169_1_fu_1063_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        zext_ln169_reg_1700[2 : 0] <= zext_ln169_fu_865_p1[2 : 0];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_ap_done == 1'b0)) begin
        ap_ST_fsm_state81_blk = 1'b1;
    end else begin
        ap_ST_fsm_state81_blk = 1'b0;
    end
end

assign ap_ST_fsm_state82_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_ap_done == 1'b0)) begin
        ap_ST_fsm_state83_blk = 1'b1;
    end else begin
        ap_ST_fsm_state83_blk = 1'b0;
    end
end

assign ap_ST_fsm_state84_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_ap_done == 1'b0)) begin
        ap_ST_fsm_state85_blk = 1'b1;
    end else begin
        ap_ST_fsm_state85_blk = 1'b0;
    end
end

assign ap_ST_fsm_state86_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state86) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state86) & (((icmp_ln104_reg_2001 == 1'd0) & (1'd0 == and_ln782_reg_1522) & (1'd1 == and_ln77_reg_1967)) | ((icmp_ln92_reg_1977 == 1'd0) & (1'd0 == and_ln782_reg_1522) & (1'd1 == and_ln77_reg_1967))))) begin
        ap_phi_mux_agg_result_01_0_phi_fu_420_p8 = empty_47_reg_360;
    end else begin
        ap_phi_mux_agg_result_01_0_phi_fu_420_p8 = agg_result_01_0_reg_416;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state86) & (((icmp_ln104_reg_2001 == 1'd0) & (1'd0 == and_ln782_reg_1522) & (1'd1 == and_ln77_reg_1967)) | ((icmp_ln92_reg_1977 == 1'd0) & (1'd0 == and_ln782_reg_1522) & (1'd1 == and_ln77_reg_1967))))) begin
        ap_phi_mux_agg_result_1_0_0_phi_fu_375_p8 = grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_this_num_load_1028_out;
    end else begin
        ap_phi_mux_agg_result_1_0_0_phi_fu_375_p8 = agg_result_1_0_0_reg_371;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state86) & (((icmp_ln104_reg_2001 == 1'd0) & (1'd0 == and_ln782_reg_1522) & (1'd1 == and_ln77_reg_1967)) | ((icmp_ln92_reg_1977 == 1'd0) & (1'd0 == and_ln782_reg_1522) & (1'd1 == and_ln77_reg_1967))))) begin
        ap_phi_mux_agg_result_1_1_0_phi_fu_390_p8 = grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_this_num_load_1134_out;
    end else begin
        ap_phi_mux_agg_result_1_1_0_phi_fu_390_p8 = agg_result_1_1_0_reg_386;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state86) & (((icmp_ln104_reg_2001 == 1'd0) & (1'd0 == and_ln782_reg_1522) & (1'd1 == and_ln77_reg_1967)) | ((icmp_ln92_reg_1977 == 1'd0) & (1'd0 == and_ln782_reg_1522) & (1'd1 == and_ln77_reg_1967))))) begin
        ap_phi_mux_agg_result_1_2_0_phi_fu_405_p8 = grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_this_num_load_1240_out;
    end else begin
        ap_phi_mux_agg_result_1_2_0_phi_fu_405_p8 = agg_result_1_2_0_reg_401;
    end
end

always @ (*) begin
    if (((icmp_ln104_fu_1389_p2 == 1'd0) & (icmp_ln92_reg_1977 == 1'd1) & (1'b1 == ap_CS_fsm_state84))) begin
        ap_phi_mux_base_0_lcssa_i108110_phi_fu_352_p4 = base_fu_1367_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i108110_phi_fu_352_p4 = base_0_lcssa_i108110_reg_348;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        ap_return_0 = ap_phi_mux_agg_result_01_0_phi_fu_420_p8;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        ap_return_1 = ap_phi_mux_agg_result_1_0_0_phi_fu_375_p8;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        ap_return_2 = ap_phi_mux_agg_result_1_1_0_phi_fu_390_p8;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        ap_return_3 = ap_phi_mux_agg_result_1_2_0_phi_fu_405_p8;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        aux_2_address0 = zext_ln187_fu_1004_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        aux_2_address0 = zext_ln169_reg_1700;
    end else begin
        aux_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state38))) begin
        aux_2_ce0 = 1'b1;
    end else begin
        aux_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        aux_2_we0 = 1'b1;
    end else begin
        aux_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        aux_address0 = zext_ln187_1_fu_1219_p1;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        aux_address0 = zext_ln169_1_reg_1822;
    end else begin
        aux_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state57))) begin
        aux_ce0 = 1'b1;
    end else begin
        aux_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        aux_we0 = 1'b1;
    end else begin
        aux_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        b_1_address0 = zext_ln792_1_fu_692_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        b_1_address0 = b_1_addr_reg_1517;
    end else begin
        b_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state5))) begin
        b_1_ce0 = 1'b1;
    end else begin
        b_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        grp_fu_2010_ce = grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_grp_fu_2010_p_ce;
    end else begin
        grp_fu_2010_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        grp_fu_468_p0 = reg_550;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        grp_fu_468_p0 = reg_557;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_468_p0 = this_num_load_7_fu_138;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_468_p0 = tmp_86_reg_1899;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_468_p0 = tmp_84_reg_1893;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_468_p0 = tmp_80_reg_1787;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_468_p0 = tmp_76_reg_1781;
    end else if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_468_p0 = reg_527;
    end else begin
        grp_fu_468_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        grp_fu_468_p1 = eps_2_9_fu_230;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        grp_fu_468_p1 = eps_tmp_2_1_fu_202;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_468_p1 = eps_2_4_load_reg_1674;
    end else if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state29))) begin
        grp_fu_468_p1 = reg_527;
    end else if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_468_p1 = 32'd0;
    end else begin
        grp_fu_468_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        grp_fu_473_p0 = reg_543;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        grp_fu_473_p0 = reg_550;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_473_p0 = eps_2_load_reg_1662;
    end else begin
        grp_fu_473_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        grp_fu_473_p1 = eps_2_10_fu_234;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        grp_fu_473_p1 = eps_tmp_2_fu_198;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_473_p1 = n;
    end else begin
        grp_fu_473_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        grp_fu_477_p0 = reg_557;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        grp_fu_477_p0 = reg_543;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_477_p0 = this_num_load_fu_134;
    end else begin
        grp_fu_477_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        grp_fu_477_p1 = eps_2_11_fu_238;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        grp_fu_477_p1 = eps_tmp_2_2_fu_206;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_477_p1 = eps_2_3_load_reg_1668;
    end else begin
        grp_fu_477_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_481_p0 = tmp_68_reg_1855;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_481_p0 = tmp_67_reg_1845;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_481_p0 = tmp_66_reg_1835;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_fu_481_p0 = tmp_65_reg_1733;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_481_p0 = tmp_64_reg_1723;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_481_p0 = tmp_63_reg_1713;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_481_p0 = tmp_62_reg_1688;
    end else begin
        grp_fu_481_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state30))) begin
        grp_fu_481_p1 = b_norm_2_12_fu_150;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state26))) begin
        grp_fu_481_p1 = b_norm_2_fu_146;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state22))) begin
        grp_fu_481_p1 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_481_p1 = n;
    end else begin
        grp_fu_481_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_fu_486_p0 = reg_543;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_486_p0 = bitcast_ln792_2_fu_735_p1;
    end else begin
        grp_fu_486_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        grp_fu_498_p0 = reg_518;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_498_p0 = n;
    end else begin
        grp_fu_498_p0 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'd0 == and_ln782_fu_622_p2) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln21_fu_636_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln791_fu_697_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state17 : begin
            if (((icmp_ln34_fu_799_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state21 : begin
            if (((icmp_ln169_fu_869_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state38 : begin
            if (((icmp_ln187_fu_1009_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state40 : begin
            if (((icmp_ln169_1_fu_1067_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state57 : begin
            if (((icmp_ln187_1_fu_1224_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state57))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            if (((1'd0 == and_ln77_fu_1323_p2) & (1'b1 == ap_CS_fsm_state80))) begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end
        end
        ap_ST_fsm_state81 : begin
            if (((grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state81))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end
        end
        ap_ST_fsm_state82 : begin
            if (((icmp_ln92_fu_1337_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state82))) begin
                ap_NS_fsm = ap_ST_fsm_state84;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end
        end
        ap_ST_fsm_state83 : begin
            if (((grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state83))) begin
                ap_NS_fsm = ap_ST_fsm_state84;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end
        end
        ap_ST_fsm_state84 : begin
            if (((icmp_ln104_fu_1389_p2 == 1'd1) & (icmp_ln92_reg_1977 == 1'd1) & (1'b1 == ap_CS_fsm_state84))) begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end
        end
        ap_ST_fsm_state85 : begin
            if (((grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state85))) begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln104_fu_1405_p2 = (zext_ln104_fu_1395_p1 + 3'd1);

assign add_ln169_1_fu_1073_p2 = (i_15_fu_222 + 3'd1);

assign add_ln169_fu_875_p2 = (i_13_fu_190 + 3'd1);

assign add_ln172_3_fu_942_p2 = ($signed(i_13_fu_190) + $signed(3'd6));

assign add_ln172_4_fu_1110_p2 = ($signed(i_15_fu_222) + $signed(3'd7));

assign add_ln172_5_fu_1140_p2 = ($signed(i_15_fu_222) + $signed(3'd6));

assign add_ln172_fu_912_p2 = ($signed(i_13_fu_190) + $signed(3'd7));

assign add_ln187_1_fu_1230_p2 = (i_16_fu_226 + 2'd1);

assign add_ln187_fu_1015_p2 = (i_14_fu_194 + 2'd1);

assign add_ln21_fu_642_p2 = (i_fu_130 + 2'd1);

assign add_ln34_fu_805_p2 = (i_12_fu_162 + 2'd1);

assign add_ln791_fu_709_p2 = (i_11_fu_142 + 2'd1);

assign add_ln792_fu_687_p2 = (sub_ln788_reg_1512 + zext_ln792_fu_683_p1);

assign and_ln77_fu_1323_p2 = (or_ln77_fu_1317_p2 & grp_fu_12733_p_dout0);

assign and_ln782_fu_622_p2 = (or_ln782_fu_616_p2 & grp_fu_12733_p_dout0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

assign b_norm_2_15_fu_739_p3 = ((icmp_ln792_reg_1597[0:0] == 1'b1) ? b_norm_2_03_fu_158 : reg_518);

assign b_norm_2_16_fu_746_p3 = ((icmp_ln792_reg_1597[0:0] == 1'b1) ? reg_518 : b_norm_2_13_fu_154);

assign b_norm_2_17_fu_753_p3 = ((icmp_ln792_reg_1597[0:0] == 1'b1) ? b_norm_2_12_fu_150 : reg_518);

assign b_norm_2_18_fu_760_p3 = ((icmp_ln792_reg_1597[0:0] == 1'b1) ? reg_518 : b_norm_2_fu_146);

assign base_fu_1367_p2 = (sub_ln92_fu_1362_p2 + 2'd1);

assign bitcast_ln77_fu_1287_p1 = reg_518;

assign bitcast_ln782_fu_587_p1 = n;

assign bitcast_ln792_2_fu_735_p1 = xor_ln792_reg_1648;

assign bitcast_ln792_fu_725_p1 = b_1_q0;

assign c_p_3_fu_1175_p2 = (32'd0 - b_p_read);

assign empty_46_fu_1332_p1 = grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_idx_tmp_out[1:0];

assign grp_fu_12725_p_ce = 1'b1;

assign grp_fu_12725_p_din0 = grp_fu_468_p0;

assign grp_fu_12725_p_din1 = grp_fu_468_p1;

assign grp_fu_12725_p_opcode = 2'd0;

assign grp_fu_12733_p_ce = 1'b1;

assign grp_fu_12733_p_din0 = grp_fu_498_p0;

assign grp_fu_12733_p_din1 = 32'd0;

assign grp_fu_12733_p_opcode = 5'd1;

assign grp_fu_4183_p_ce = 1'b1;

assign grp_fu_4183_p_din0 = grp_fu_473_p0;

assign grp_fu_4183_p_din1 = grp_fu_473_p1;

assign grp_fu_4183_p_opcode = 2'd0;

assign grp_fu_4190_p_ce = 1'b1;

assign grp_fu_4190_p_din0 = grp_fu_477_p0;

assign grp_fu_4190_p_din1 = grp_fu_477_p1;

assign grp_fu_4190_p_opcode = 2'd0;

assign grp_fu_4198_p_ce = 1'b1;

assign grp_fu_4198_p_din0 = grp_fu_481_p0;

assign grp_fu_4198_p_din1 = grp_fu_481_p1;

assign grp_fu_4211_p_ce = 1'b1;

assign grp_fu_4211_p_din0 = grp_fu_486_p0;

assign grp_fu_4211_p_din1 = normalizer_reg_1582;

assign grp_fu_4215_p_ce = 1'b1;

assign grp_fu_4215_p_din0 = reg_550;

assign grp_fu_4215_p_din1 = normalizer_reg_1582;

assign grp_fu_4219_p_ce = 1'b1;

assign grp_fu_4219_p_din0 = reg_557;

assign grp_fu_4219_p_din1 = normalizer_reg_1582;

assign grp_fu_4235_p_ce = grp_fu_2010_ce;

assign grp_fu_4235_p_din0 = grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_grp_fu_2010_p_din0;

assign grp_fu_4235_p_din1 = grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_grp_fu_2010_p_din1;

assign grp_fu_4235_p_opcode = grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_grp_fu_2010_p_opcode;

assign grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_ap_start = grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_ap_start = grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_ap_start = grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_ap_start_reg;

assign i_17_load_fu_633_p1 = i_fu_130;

assign icmp_ln104_3_fu_1399_p2 = ((ap_phi_mux_base_0_lcssa_i108110_phi_fu_352_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln104_fu_1389_p2 = ((base_fu_1367_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln169_1_fu_1067_p2 = ((i_15_fu_222 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln169_fu_869_p2 = ((i_13_fu_190 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln172_5_fu_918_p2 = ((add_ln172_fu_912_p2 < 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln172_6_fu_948_p2 = ((add_ln172_3_fu_942_p2 < 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln172_7_fu_1088_p2 = ((i_15_fu_222 < 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln172_8_fu_1116_p2 = ((add_ln172_4_fu_1110_p2 < 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln172_9_fu_1146_p2 = ((add_ln172_5_fu_1140_p2 < 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln172_fu_890_p2 = ((i_13_fu_190 < 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln187_1_fu_1224_p2 = ((i_16_fu_226 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln187_fu_1009_p2 = ((i_14_fu_194 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln21_fu_636_p2 = ((i_fu_130 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln34_fu_799_p2 = ((i_12_fu_162 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln77_2_fu_1311_p2 = ((trunc_ln77_fu_1301_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_1305_p2 = ((tmp_78_fu_1291_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln782_1_fu_610_p2 = ((trunc_ln782_fu_600_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln782_fu_604_p2 = ((tmp_s_fu_590_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln791_fu_697_p2 = ((i_11_fu_142 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln792_fu_703_p2 = ((i_11_fu_142 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_1337_p2 = ((grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign or_ln77_fu_1317_p2 = (icmp_ln77_fu_1305_p2 | icmp_ln77_2_fu_1311_p2);

assign or_ln782_fu_616_p2 = (icmp_ln782_fu_604_p2 | icmp_ln782_1_fu_610_p2);

assign select_ln104_fu_1411_p3 = ((icmp_ln104_3_fu_1399_p2[0:0] == 1'b1) ? 3'd3 : add_ln104_fu_1405_p2);

assign sub_ln100_fu_1378_p2 = (zext_ln100_fu_1374_p1 - b_p_read);

assign sub_ln788_fu_576_p2 = (tmp_59_fu_568_p3 - zext_ln788_fu_564_p1);

assign sub_ln92_fu_1362_p2 = ($signed(2'd2) - $signed(empty_46_reg_1971));

assign tmp_59_fu_568_p3 = {{b_1_offset}, {2'd0}};

assign tmp_64_fu_930_p4 = ($signed(trunc_ln173_fu_896_p1) + $signed(2'd3));

assign tmp_65_fu_960_p4 = (trunc_ln173_fu_896_p1 ^ 2'd2);

assign tmp_67_fu_1128_p4 = ($signed(trunc_ln173_1_fu_1094_p1) + $signed(2'd3));

assign tmp_68_fu_1158_p4 = (trunc_ln173_1_fu_1094_p1 ^ 2'd2);

assign tmp_76_fu_982_p3 = ((icmp_ln172_reg_1708[0:0] == 1'b1) ? grp_fu_12725_p_dout0 : 32'd0);

assign tmp_78_fu_1291_p4 = {{bitcast_ln77_fu_1287_p1[30:23]}};

assign tmp_80_fu_989_p3 = ((icmp_ln172_5_reg_1718[0:0] == 1'b1) ? grp_fu_12725_p_dout0 : tmp_76_reg_1781);

assign tmp_82_fu_995_p3 = ((icmp_ln172_6_reg_1728[0:0] == 1'b1) ? grp_fu_12725_p_dout0 : tmp_80_reg_1787);

assign tmp_84_fu_1197_p3 = ((icmp_ln172_7_reg_1830[0:0] == 1'b1) ? grp_fu_12725_p_dout0 : 32'd0);

assign tmp_86_fu_1204_p3 = ((icmp_ln172_8_reg_1840[0:0] == 1'b1) ? grp_fu_12725_p_dout0 : tmp_84_reg_1893);

assign tmp_88_fu_1210_p3 = ((icmp_ln172_9_reg_1850[0:0] == 1'b1) ? grp_fu_12725_p_dout0 : tmp_86_reg_1899);

assign tmp_94_fu_1383_p2 = ($signed(sub_ln100_fu_1378_p2) + $signed(32'd4294967293));

assign tmp_s_fu_590_p4 = {{bitcast_ln782_fu_587_p1[30:23]}};

assign trunc_ln173_1_fu_1094_p1 = i_15_fu_222[1:0];

assign trunc_ln173_fu_896_p1 = i_13_fu_190[1:0];

assign trunc_ln77_fu_1301_p1 = bitcast_ln77_fu_1287_p1[22:0];

assign trunc_ln782_fu_600_p1 = bitcast_ln782_fu_587_p1[22:0];

assign xor_ln792_fu_729_p2 = (bitcast_ln792_fu_725_p1 ^ 32'd2147483648);

assign xor_ln92_fu_1343_p2 = (empty_46_fu_1332_p1 ^ 2'd3);

assign zext_ln100_fu_1374_p1 = base_fu_1367_p2;

assign zext_ln104_fu_1395_p1 = ap_phi_mux_base_0_lcssa_i108110_phi_fu_352_p4;

assign zext_ln169_1_fu_1063_p1 = i_15_fu_222;

assign zext_ln169_fu_865_p1 = i_13_fu_190;

assign zext_ln187_1_fu_1219_p1 = i_16_fu_226;

assign zext_ln187_fu_1004_p1 = i_14_fu_194;

assign zext_ln788_1_fu_582_p1 = sub_ln788_fu_576_p2;

assign zext_ln788_fu_564_p1 = b_1_offset;

assign zext_ln792_1_fu_692_p1 = add_ln792_fu_687_p2;

assign zext_ln792_fu_683_p1 = i_11_fu_142;

always @ (posedge ap_clk) begin
    zext_ln169_reg_1700[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln169_1_reg_1822[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
end

endmodule //main_operator_div
