// Seed: 1146096738
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire  id_9 = id_5, id_10;
  logic id_11 = -1;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1
    , id_13,
    input uwire id_2,
    input tri0 id_3,
    output tri1 id_4,
    input supply1 id_5,
    input tri0 id_6,
    input wire id_7,
    output tri0 id_8,
    output tri1 id_9,
    input wire id_10,
    input wand id_11
);
  assign id_9 = -1'h0 ? -1 : id_0;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
  assign modCall_1.id_11 = 0;
  wire id_14;
endmodule
