(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : mps3hwdk.brd                                  )
(    Software Version : 24.1P001                                      )
(    Date/Time        : Sun Dec 22 20:28:02 2024                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         '.'
Design Directory:            'd:/projects/hardwaredesign/dosti mps-3/allegro'
Old design name:             'd:/projects/hardwaredesign/dosti mps-3/allegro/mps3hwdk.brd'
New design name:             'd:/projects/hardwaredesign/dosti mps-3/allegro/mps3hwdk.brd'

CmdLine: netrev -y 1 -q netrev_constraint_report.xml d:/projects/hardwaredesign/dosti mps-3/allegro/#Taaaaau02292.tmp

------ Preparing to read pst files ------

Starting to read ./pstchip.dat 
   Finished reading ./pstchip.dat (00:00:00.37)
Starting to read ./pstxprt.dat 
   Finished reading ./pstxprt.dat (00:00:00.00)
Starting to read ./pstxnet.dat 
   Finished reading ./pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


#1   WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]

WARNING(SPMHNI-337): Unable to load symbol '2193200001' used by RefDes J4 for device '219320-0001_0_2193200001_219320-0001': WARNING(SPMHUT-127): Could not find padstack R85_30.
   With Padstack: ERROR(SPMHDB-181): The current version of software is unable to open design r85_30.
The design was last 

     Could not find padstack R85_30.



===========================================================
Start Constraint Diff3 Import
	Constraint File:    ./pstcmdb.dat
	Allegro Baseline:   C:/Users/PROMET~1/AppData/Local/Temp/#Taaaaaj10060.tmp
	Start time: Sun Dec 22 20:28:02 2024
===========================================================


The constraint difference report file can be viewed using the following command:
cdnFlowOOSMsg.exe -file "file:///d:/projects/hardwaredesign/dosti mps-3/allegro/netrev_constraint_report.xml"

===========================================================
Finished Constraint Update	Time: Sun Dec 22 20:28:02 2024
===========================================================

------ Library Paths ------
MODULEPATH =  . 
           c:/cadence/spb_24.1/share/local/pcb/modules 

PSMPATH =  D:/Projects/CadenceAllegro/CIS/psmpath 
           . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_24.1/share/local/pcb/symbols 
           C:/Cadence/SPB_24.1/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_24.1/share/pcb/allegrolib/symbols 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_24.1/share/local/pcb/padstacks 
           C:/Cadence/SPB_24.1/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_24.1/share/pcb/allegrolib/symbols 
           D:/Projects/CadenceAllegro/CIS/padpath 


------ Summary Statistics ------


netrev run on Dec 22 20:28:01 2024
   DESIGN NAME : 'MPS3HWDK'
   PACKAGING ON Sep  4 2024 20:54:11

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
  1 warnings detected

cpu time      0:01:11
elapsed time  0:00:01

