{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619737156789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619737156789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 29 19:59:16 2021 " "Processing started: Thu Apr 29 19:59:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619737156789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619737156789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RiscV_Processor -c RiscV_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RiscV_Processor -c RiscV_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619737156789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619737157161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_vhd-bdf_type " "Found design unit 1: alu_vhd-bdf_type" {  } { { "alu.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619737164229 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_vhd " "Found entity 1: alu_vhd" {  } { { "alu.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619737164229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619737164229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file riscv_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RiscV_Processor-bdf_type " "Found design unit 1: RiscV_Processor-bdf_type" {  } { { "RiscV_Processor.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/RiscV_Processor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619737164231 ""} { "Info" "ISGN_ENTITY_NAME" "1 RiscV_Processor " "Found entity 1: RiscV_Processor" {  } { { "RiscV_Processor.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/RiscV_Processor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619737164231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619737164231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_32bit_vhd-bdf_type " "Found design unit 1: or_32bit_vhd-bdf_type" {  } { { "or_32bit.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/or_32bit.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619737164232 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_32bit_vhd " "Found entity 1: or_32bit_vhd" {  } { { "or_32bit.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/or_32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619737164232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619737164232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8_32bits_vhd-bdf_type " "Found design unit 1: mux8_32bits_vhd-bdf_type" {  } { { "mux8_32bits.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/mux8_32bits.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619737164234 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8_32bits_vhd " "Found entity 1: mux8_32bits_vhd" {  } { { "mux8_32bits.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/mux8_32bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619737164234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619737164234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_32bits_vhd-bdf_type " "Found design unit 1: mux4_32bits_vhd-bdf_type" {  } { { "mux4_32bits.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/mux4_32bits.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619737164235 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_32bits_vhd " "Found entity 1: mux4_32bits_vhd" {  } { { "mux4_32bits.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/mux4_32bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619737164235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619737164235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_1bit_vhd-bdf_type " "Found design unit 1: mux4_1bit_vhd-bdf_type" {  } { { "mux4_1bit.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/mux4_1bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619737164236 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_1bit_vhd " "Found entity 1: mux4_1bit_vhd" {  } { { "mux4_1bit.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/mux4_1bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619737164236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619737164236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_32bits_vhd-bdf_type " "Found design unit 1: mux2_32bits_vhd-bdf_type" {  } { { "mux2_32bits.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/mux2_32bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619737164238 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_32bits_vhd " "Found entity 1: mux2_32bits_vhd" {  } { { "mux2_32bits.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/mux2_32bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619737164238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619737164238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1bit_vhd-bdf_type " "Found design unit 1: mux2_1bit_vhd-bdf_type" {  } { { "mux2_1bit.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/mux2_1bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619737164239 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1bit_vhd " "Found entity 1: mux2_1bit_vhd" {  } { { "mux2_1bit.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/mux2_1bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619737164239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619737164239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genimm32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genimm32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genImm32_vhd-bdf_type " "Found design unit 1: genImm32_vhd-bdf_type" {  } { { "genImm32.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/genImm32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619737164241 ""} { "Info" "ISGN_ENTITY_NAME" "1 genImm32_vhd " "Found entity 1: genImm32_vhd" {  } { { "genImm32.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/genImm32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619737164241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619737164241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder_1bit_vhd-bdf_type " "Found design unit 1: fulladder_1bit_vhd-bdf_type" {  } { { "fulladder_1bit.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/fulladder_1bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619737164242 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder_1bit_vhd " "Found entity 1: fulladder_1bit_vhd" {  } { { "fulladder_1bit.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/fulladder_1bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619737164242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619737164242 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_MISMATCH_WITH_TARGET_TYPE" "SIGNED bit_vector alu.vhd(31) " "VHDL Type Conversion error at alu.vhd(31): converted type of object near text or symbol \"SIGNED\" must match bit_vector type of target object" {  } { { "alu.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/alu.vhd" 31 0 0 } }  } 0 10409 "VHDL Type Conversion error at %3!s!: converted type of object near text or symbol \"%1!s!\" must match %2!s! type of target object" 0 0 "Analysis & Synthesis" 0 -1 1619737164242 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_MISMATCH_WITH_TARGET_TYPE" "SIGNED integer alu.vhd(31) " "VHDL Type Conversion error at alu.vhd(31): converted type of object near text or symbol \"SIGNED\" must match integer type of target object" {  } { { "alu.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/alu.vhd" 31 0 0 } }  } 0 10409 "VHDL Type Conversion error at %3!s!: converted type of object near text or symbol \"%1!s!\" must match %2!s! type of target object" 0 0 "Analysis & Synthesis" 0 -1 1619737164242 ""}
{ "Error" "EVRFX_VHDL_ERROR_CANT_CONVERT_TYPE" "bit_vector std_logic_vector alu.vhd(31) " "VHDL Type Conversion error at alu.vhd(31): cannot convert type \"bit_vector\" to type \"std_logic_vector\"" {  } { { "alu.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/alu.vhd" 31 0 0 } }  } 0 10305 "VHDL Type Conversion error at %3!s!: cannot convert type \"%1!s!\" to type \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619737164243 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619737164327 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 29 19:59:24 2021 " "Processing ended: Thu Apr 29 19:59:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619737164327 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619737164327 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619737164327 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619737164327 ""}
