{
  "Top": "conv2d",
  "RtlTop": "conv2d",
  "RtlPrefix": "",
  "RtlSubPrefix": "conv2d_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_image": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "in_image_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "in_image_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "out_image": {
      "index": "1",
      "direction": "out",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "out_image_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "out_image_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=C:\/DevWorks_HLS\/Convolution_Project\/rtl",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "conv2d"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "8",
    "Uncertainty": "2.16",
    "IsCombinational": "0",
    "II": "333990",
    "Latency": "333989"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 8.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "conv2d",
    "Version": "1.0",
    "DisplayName": "Conv2d",
    "Revision": "2114081386",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_conv2d_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/sources\/conv2d.c"],
    "TestBench": ["..\/sources\/conv2d_tb.c"],
    "Vhdl": [
      "impl\/vhdl\/conv2d_conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2.vhd",
      "impl\/vhdl\/conv2d_conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6.vhd",
      "impl\/vhdl\/conv2d_conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10.vhd",
      "impl\/vhdl\/conv2d_conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12.vhd",
      "impl\/vhdl\/conv2d_conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14.vhd",
      "impl\/vhdl\/conv2d_CTRL_s_axi.vhd",
      "impl\/vhdl\/conv2d_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/conv2d_gmem1_m_axi.vhd",
      "impl\/vhdl\/conv2d_gmem_m_axi.vhd",
      "impl\/vhdl\/conv2d_out_image_sobel_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/conv2d_out_image_x_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/conv2d_udiv_23ns_16ns_8_27_1.vhd",
      "impl\/vhdl\/conv2d.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv2d_conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2.v",
      "impl\/verilog\/conv2d_conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6.v",
      "impl\/verilog\/conv2d_conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10.v",
      "impl\/verilog\/conv2d_conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12.v",
      "impl\/verilog\/conv2d_conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14.v",
      "impl\/verilog\/conv2d_CTRL_s_axi.v",
      "impl\/verilog\/conv2d_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/conv2d_gmem1_m_axi.v",
      "impl\/verilog\/conv2d_gmem_m_axi.v",
      "impl\/verilog\/conv2d_out_image_sobel_RAM_AUTO_1R1W.v",
      "impl\/verilog\/conv2d_out_image_x_RAM_AUTO_1R1W.v",
      "impl\/verilog\/conv2d_udiv_23ns_16ns_8_27_1.v",
      "impl\/verilog\/conv2d.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/conv2d_v1_0\/data\/conv2d.mdd",
      "impl\/misc\/drivers\/conv2d_v1_0\/data\/conv2d.tcl",
      "impl\/misc\/drivers\/conv2d_v1_0\/data\/conv2d.yaml",
      "impl\/misc\/drivers\/conv2d_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/conv2d_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/conv2d_v1_0\/src\/xconv2d.c",
      "impl\/misc\/drivers\/conv2d_v1_0\/src\/xconv2d.h",
      "impl\/misc\/drivers\/conv2d_v1_0\/src\/xconv2d_hw.h",
      "impl\/misc\/drivers\/conv2d_v1_0\/src\/xconv2d_linux.c",
      "impl\/misc\/drivers\/conv2d_v1_0\/src\/xconv2d_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/conv2d.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_CTRL": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_CTRL_",
      "paramPrefix": "C_S_AXI_CTRL_",
      "offsetMasterName": "m_axi_gmem1",
      "ports": [
        "s_axi_CTRL_ARADDR",
        "s_axi_CTRL_ARREADY",
        "s_axi_CTRL_ARVALID",
        "s_axi_CTRL_AWADDR",
        "s_axi_CTRL_AWREADY",
        "s_axi_CTRL_AWVALID",
        "s_axi_CTRL_BREADY",
        "s_axi_CTRL_BRESP",
        "s_axi_CTRL_BVALID",
        "s_axi_CTRL_RDATA",
        "s_axi_CTRL_RREADY",
        "s_axi_CTRL_RRESP",
        "s_axi_CTRL_RVALID",
        "s_axi_CTRL_WDATA",
        "s_axi_CTRL_WREADY",
        "s_axi_CTRL_WSTRB",
        "s_axi_CTRL_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "in_image_1",
          "access": "W",
          "description": "Data signal of in_image",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_image",
              "access": "W",
              "description": "Bit 31 to 0 of in_image"
            }]
        },
        {
          "offset": "0x14",
          "name": "in_image_2",
          "access": "W",
          "description": "Data signal of in_image",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_image",
              "access": "W",
              "description": "Bit 63 to 32 of in_image"
            }]
        },
        {
          "offset": "0x1c",
          "name": "out_image_1",
          "access": "W",
          "description": "Data signal of out_image",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_image",
              "access": "W",
              "description": "Bit 31 to 0 of out_image"
            }]
        },
        {
          "offset": "0x20",
          "name": "out_image_2",
          "access": "W",
          "description": "Data signal of out_image",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_image",
              "access": "W",
              "description": "Bit 63 to 32 of out_image"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "in_image"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "out_image"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CTRL:m_axi_gmem:m_axi_gmem1",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_CTRL",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "in_image"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "in_image"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "offsetSlaveName": "s_axi_CTRL",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "out_image"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "out_image"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_CTRL_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CTRL_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CTRL_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "conv2d",
      "BindInstances": "out_image_x_U out_image_y_U out_image_sobel_U icmp_ln95_fu_155_p2 max_val_fu_161_p3 CTRL_s_axi_U gmem_m_axi_U gmem1_m_axi_U",
      "Instances": [
        {
          "ModuleName": "conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2",
          "InstanceName": "grp_conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_106",
          "BindInstances": "icmp_ln39_fu_155_p2 add_ln39_1_fu_161_p2 add_ln39_fu_173_p2 icmp_ln40_fu_179_p2 select_ln39_fu_185_p3 select_ln39_1_fu_193_p3 empty_fu_216_p2 tmp2_fu_227_p2 empty_25_fu_237_p2 tmp3_fu_248_p2 empty_28_fu_258_p2 tmp6_fu_340_p2 sub_ln47_fu_289_p2 sum_2_fu_377_p2 add_ln40_fu_273_p2"
        },
        {
          "ModuleName": "conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6",
          "InstanceName": "grp_conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_116",
          "BindInstances": "icmp_ln56_fu_159_p2 add_ln56_1_fu_165_p2 add_ln56_fu_177_p2 icmp_ln57_fu_183_p2 select_ln56_fu_189_p3 select_ln56_1_fu_197_p3 empty_fu_220_p2 tmp5_fu_231_p2 empty_16_fu_241_p2 tmp8_fu_252_p2 empty_21_fu_262_p2 tmp_fu_300_p2 add_ln64_fu_306_p2 sum_1_fu_382_p2 add_ln57_fu_277_p2"
        },
        {
          "ModuleName": "conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10",
          "InstanceName": "grp_conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10_fu_124",
          "BindInstances": "icmp_ln73_fu_117_p2 add_ln73_1_fu_123_p2 add_ln73_fu_154_p2 icmp_ln74_fu_132_p2 select_ln73_fu_138_p3 select_ln73_1_fu_160_p3 sub_ln77_fu_228_p2 abscond_fu_234_p2 select_ln77_fu_252_p3 sub_ln77_1_fu_240_p2 abscond3_fu_246_p2 select_ln77_1_fu_261_p3 add_ln77_fu_270_p2 add_ln74_fu_167_p2"
        },
        {
          "ModuleName": "conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12",
          "InstanceName": "grp_conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12_fu_131",
          "BindInstances": "icmp_ln85_fu_107_p2 add_ln85_1_fu_113_p2 add_ln85_fu_144_p2 icmp_ln87_fu_122_p2 select_ln82_fu_128_p3 select_ln85_fu_150_p3 icmp_ln89_fu_219_p2 max_val_2_fu_225_p3 add_ln87_fu_161_p2"
        },
        {
          "ModuleName": "conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14",
          "InstanceName": "grp_conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14_fu_137",
          "BindInstances": "icmp_ln98_fu_137_p2 add_ln98_1_fu_143_p2 add_ln98_fu_174_p2 icmp_ln100_fu_152_p2 select_ln98_fu_158_p3 select_ln98_1_fu_180_p3 sub_ln102_1_fu_259_p2 udiv_23ns_16ns_8_27_1_U12 add_ln100_fu_187_p2"
        }
      ]
    },
    "Info": {
      "conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2": {
        "Latency": {
          "LatencyBest": "142897",
          "LatencyAvg": "142897",
          "LatencyWorst": "142897",
          "PipelineII": "142893",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.840"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_39_1_VITIS_LOOP_40_2",
            "TripCount": "15876",
            "Latency": "142895",
            "PipelineII": "9",
            "PipelineDepth": "21"
          }],
        "Area": {
          "FF": "460",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "701",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6": {
        "Latency": {
          "LatencyBest": "142897",
          "LatencyAvg": "142897",
          "LatencyWorst": "142897",
          "PipelineII": "142893",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.840"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_56_5_VITIS_LOOP_57_6",
            "TripCount": "15876",
            "Latency": "142895",
            "PipelineII": "9",
            "PipelineDepth": "21"
          }],
        "Area": {
          "FF": "461",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "701",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10": {
        "Latency": {
          "LatencyBest": "15882",
          "LatencyAvg": "15882",
          "LatencyWorst": "15882",
          "PipelineII": "15877",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "4.988"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_73_9_VITIS_LOOP_74_10",
            "TripCount": "15876",
            "Latency": "15880",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "153",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "274",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12": {
        "Latency": {
          "LatencyBest": "16390",
          "LatencyAvg": "16390",
          "LatencyWorst": "16390",
          "PipelineII": "16385",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.120"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_85_11_VITIS_LOOP_87_12",
            "TripCount": "16384",
            "Latency": "16388",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "182",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "281",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14": {
        "Latency": {
          "LatencyBest": "15909",
          "LatencyAvg": "15909",
          "LatencyWorst": "15909",
          "PipelineII": "15877",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.840"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_98_13_VITIS_LOOP_100_14",
            "TripCount": "15876",
            "Latency": "15907",
            "PipelineII": "1",
            "PipelineDepth": "33"
          }],
        "Area": {
          "FF": "1533",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1264",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv2d": {
        "Latency": {
          "LatencyBest": "333989",
          "LatencyAvg": "333989",
          "LatencyWorst": "333989",
          "PipelineII": "333990",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.840"
        },
        "Area": {
          "BRAM_18K": "37",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "13",
          "FF": "4537",
          "AVAIL_FF": "106400",
          "UTIL_FF": "4",
          "LUT": "5426",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "10",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-13 12:46:30 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
