<stg><name>dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12></name>


<trans_list>

<trans id="167" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2 %p_read_710 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read18

]]></Node>
<StgValue><ssdm name="p_read_710"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3 %p_read_711 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read17

]]></Node>
<StgValue><ssdm name="p_read_711"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4 %p_read1623 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read16

]]></Node>
<StgValue><ssdm name="p_read1623"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:5 %p_read1522 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read15

]]></Node>
<StgValue><ssdm name="p_read1522"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:6 %p_read1421 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read14

]]></Node>
<StgValue><ssdm name="p_read1421"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:7 %p_read1320 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read13

]]></Node>
<StgValue><ssdm name="p_read1320"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:8 %p_read1019 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read10

]]></Node>
<StgValue><ssdm name="p_read1019"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:9 %p_read918 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read9

]]></Node>
<StgValue><ssdm name="p_read918"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:10 %p_read817 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read8

]]></Node>
<StgValue><ssdm name="p_read817"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:11 %p_read616 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read6

]]></Node>
<StgValue><ssdm name="p_read616"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:12 %p_read515 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read5

]]></Node>
<StgValue><ssdm name="p_read515"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:13 %p_read414 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read4

]]></Node>
<StgValue><ssdm name="p_read414"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:14 %p_read313 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read3

]]></Node>
<StgValue><ssdm name="p_read313"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:15 %p_read212 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read2

]]></Node>
<StgValue><ssdm name="p_read212"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:16 %p_read11 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read

]]></Node>
<StgValue><ssdm name="p_read11"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="9">
<![CDATA[
entry:17 %zext_ln818 = zext i9 %p_read11

]]></Node>
<StgValue><ssdm name="zext_ln818"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="9">
<![CDATA[
entry:18 %zext_ln818_362 = zext i9 %p_read11

]]></Node>
<StgValue><ssdm name="zext_ln818_362"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:19 %mul_ln818 = mul i14 %zext_ln818_362, i14 25

]]></Node>
<StgValue><ssdm name="mul_ln818"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="9" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:20 %lshr_ln818_cast_cast = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818, i32 5, i32 13

]]></Node>
<StgValue><ssdm name="lshr_ln818_cast_cast"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="9">
<![CDATA[
entry:21 %lshr_ln818_cast_cast_cast = zext i9 %lshr_ln818_cast_cast

]]></Node>
<StgValue><ssdm name="lshr_ln818_cast_cast_cast"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="9">
<![CDATA[
entry:22 %zext_ln70 = zext i9 %p_read212

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:23 %mul_ln818_189 = mul i14 %zext_ln70, i14 26

]]></Node>
<StgValue><ssdm name="mul_ln818_189"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:24 %lshr_ln818_652_cast_cast = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_189, i32 5, i32 13

]]></Node>
<StgValue><ssdm name="lshr_ln818_652_cast_cast"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="9">
<![CDATA[
entry:25 %lshr_ln818_652_cast_cast_cast = zext i9 %lshr_ln818_652_cast_cast

]]></Node>
<StgValue><ssdm name="lshr_ln818_652_cast_cast_cast"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="9">
<![CDATA[
entry:26 %zext_ln818_363 = zext i9 %p_read313

]]></Node>
<StgValue><ssdm name="zext_ln818_363"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:27 %mul_ln818_190 = mul i14 %zext_ln818_363, i14 22

]]></Node>
<StgValue><ssdm name="mul_ln818_190"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="9" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:28 %trunc_ln1273_20 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_190, i32 5, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln1273_20"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="9">
<![CDATA[
entry:29 %zext_ln1273 = zext i9 %p_read414

]]></Node>
<StgValue><ssdm name="zext_ln1273"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:30 %r_V = mul i16 %zext_ln1273, i16 65493

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:31 %trunc_ln818_s = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln818_s"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="9">
<![CDATA[
entry:33 %zext_ln1273_338 = zext i9 %p_read515

]]></Node>
<StgValue><ssdm name="zext_ln1273_338"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:41 %mul_ln818_191 = mul i15 %zext_ln1273_338, i15 61

]]></Node>
<StgValue><ssdm name="mul_ln818_191"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:42 %lshr_ln818_664_cast_cast = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln818_191, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln818_664_cast_cast"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="10">
<![CDATA[
entry:43 %lshr_ln818_664_cast_cast_cast = zext i10 %lshr_ln818_664_cast_cast

]]></Node>
<StgValue><ssdm name="lshr_ln818_664_cast_cast_cast"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="9">
<![CDATA[
entry:44 %zext_ln818_364 = zext i9 %p_read616

]]></Node>
<StgValue><ssdm name="zext_ln818_364"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:45 %mul_ln818_192 = mul i15 %zext_ln818_364, i15 55

]]></Node>
<StgValue><ssdm name="mul_ln818_192"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:46 %lshr_ln818_667_cast_cast = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln818_192, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln818_667_cast_cast"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="15" op_0_bw="9">
<![CDATA[
entry:48 %zext_ln818_365 = zext i9 %p_read817

]]></Node>
<StgValue><ssdm name="zext_ln818_365"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
entry:49 %shl_ln818_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read817, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln818_s"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="15" op_0_bw="14">
<![CDATA[
entry:50 %zext_ln818_366 = zext i14 %shl_ln818_s

]]></Node>
<StgValue><ssdm name="zext_ln818_366"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:51 %sub_ln818 = sub i15 %zext_ln818_366, i15 %zext_ln818_365

]]></Node>
<StgValue><ssdm name="sub_ln818"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:52 %trunc_ln818_346 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln818, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln818_346"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:55 %r_V_305 = mul i15 %zext_ln818_365, i15 32742

]]></Node>
<StgValue><ssdm name="r_V_305"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:56 %trunc_ln818_347 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_305, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln818_347"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
entry:58 %shl_ln1273_178 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read817, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_178"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="11">
<![CDATA[
entry:59 %zext_ln1273_342 = zext i11 %shl_ln1273_178

]]></Node>
<StgValue><ssdm name="zext_ln1273_342"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:60 %r_V_306 = sub i15 %zext_ln1273_342, i15 %zext_ln818_366

]]></Node>
<StgValue><ssdm name="r_V_306"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:61 %trunc_ln818_348 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_306, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln818_348"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="9">
<![CDATA[
entry:63 %zext_ln1273_343 = zext i9 %p_read918

]]></Node>
<StgValue><ssdm name="zext_ln1273_343"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:64 %r_V_307 = mul i16 %zext_ln1273_343, i16 65484

]]></Node>
<StgValue><ssdm name="r_V_307"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:65 %trunc_ln818_349 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_307, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln818_349"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="11">
<![CDATA[
entry:66 %sext_ln70_115 = sext i11 %trunc_ln818_349

]]></Node>
<StgValue><ssdm name="sext_ln70_115"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="15" op_0_bw="9">
<![CDATA[
entry:67 %zext_ln1273_344 = zext i9 %p_read1019

]]></Node>
<StgValue><ssdm name="zext_ln1273_344"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
entry:68 %shl_ln1273_179 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read1019, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_179"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="15" op_0_bw="14">
<![CDATA[
entry:69 %zext_ln1273_345 = zext i14 %shl_ln1273_179

]]></Node>
<StgValue><ssdm name="zext_ln1273_345"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
entry:70 %shl_ln1273_180 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read1019, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_180"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="10">
<![CDATA[
entry:71 %zext_ln1273_346 = zext i10 %shl_ln1273_180

]]></Node>
<StgValue><ssdm name="zext_ln1273_346"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:72 %r_V_308 = sub i15 %zext_ln1273_346, i15 %zext_ln1273_345

]]></Node>
<StgValue><ssdm name="r_V_308"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:73 %trunc_ln818_350 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_308, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln818_350"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="10">
<![CDATA[
entry:74 %sext_ln1273_110 = sext i10 %trunc_ln818_350

]]></Node>
<StgValue><ssdm name="sext_ln1273_110"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:75 %r_V_309 = mul i15 %zext_ln1273_344, i15 32746

]]></Node>
<StgValue><ssdm name="r_V_309"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:76 %trunc_ln818_351 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_309, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln818_351"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="10">
<![CDATA[
entry:77 %sext_ln70_116 = sext i10 %trunc_ln818_351

]]></Node>
<StgValue><ssdm name="sext_ln70_116"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="15" op_0_bw="9">
<![CDATA[
entry:78 %zext_ln1273_347 = zext i9 %p_read1320

]]></Node>
<StgValue><ssdm name="zext_ln1273_347"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:79 %r_V_310 = mul i15 %zext_ln1273_347, i15 32745

]]></Node>
<StgValue><ssdm name="r_V_310"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:80 %trunc_ln818_352 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_310, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln818_352"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="10">
<![CDATA[
entry:81 %sext_ln818_107 = sext i10 %trunc_ln818_352

]]></Node>
<StgValue><ssdm name="sext_ln818_107"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:82 %mul_ln818_193 = mul i15 %zext_ln1273_347, i15 39

]]></Node>
<StgValue><ssdm name="mul_ln818_193"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:83 %trunc_ln818_353 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln818_193, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln818_353"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="9">
<![CDATA[
entry:85 %zext_ln1273_348 = zext i9 %p_read1421

]]></Node>
<StgValue><ssdm name="zext_ln1273_348"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:86 %r_V_311 = mul i16 %zext_ln1273_348, i16 65479

]]></Node>
<StgValue><ssdm name="r_V_311"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:87 %trunc_ln818_354 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_311, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln818_354"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="11">
<![CDATA[
entry:88 %sext_ln818_108 = sext i11 %trunc_ln818_354

]]></Node>
<StgValue><ssdm name="sext_ln818_108"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="17" op_0_bw="9">
<![CDATA[
entry:95 %zext_ln1273_350 = zext i9 %p_read1522

]]></Node>
<StgValue><ssdm name="zext_ln1273_350"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:96 %r_V_312 = mul i17 %zext_ln1273_350, i17 130970

]]></Node>
<StgValue><ssdm name="r_V_312"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:97 %trunc_ln818_355 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_312, i32 5, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln818_355"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="12">
<![CDATA[
entry:98 %sext_ln1273_111 = sext i12 %trunc_ln818_355

]]></Node>
<StgValue><ssdm name="sext_ln1273_111"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="9">
<![CDATA[
entry:99 %zext_ln1273_351 = zext i9 %p_read1623

]]></Node>
<StgValue><ssdm name="zext_ln1273_351"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
entry:100 %shl_ln1273_181 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read1623, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_181"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="15" op_0_bw="14">
<![CDATA[
entry:101 %zext_ln1273_352 = zext i14 %shl_ln1273_181

]]></Node>
<StgValue><ssdm name="zext_ln1273_352"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
entry:102 %shl_ln1273_182 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read1623, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_182"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="15" op_0_bw="10">
<![CDATA[
entry:103 %zext_ln1273_353 = zext i10 %shl_ln1273_182

]]></Node>
<StgValue><ssdm name="zext_ln1273_353"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:104 %r_V_313 = sub i15 %zext_ln1273_353, i15 %zext_ln1273_352

]]></Node>
<StgValue><ssdm name="r_V_313"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:105 %trunc_ln818_356 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_313, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln818_356"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="13" op_0_bw="10">
<![CDATA[
entry:106 %sext_ln1273_112 = sext i10 %trunc_ln818_356

]]></Node>
<StgValue><ssdm name="sext_ln1273_112"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="15" op_0_bw="9">
<![CDATA[
entry:107 %zext_ln70_165 = zext i9 %p_read_711

]]></Node>
<StgValue><ssdm name="zext_ln70_165"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:108 %mul_ln818_194 = mul i15 %zext_ln70_165, i15 35

]]></Node>
<StgValue><ssdm name="mul_ln818_194"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:109 %lshr_ln818_705_cast = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln818_194, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln818_705_cast"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:115 %add_ln813 = add i9 %trunc_ln1273_20, i9 112

]]></Node>
<StgValue><ssdm name="add_ln813"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:121 %add_ln813_666 = add i11 %sext_ln818_107, i11 %zext_ln1273_351

]]></Node>
<StgValue><ssdm name="add_ln813_666"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:128 %add_ln813_670 = add i10 %lshr_ln818_652_cast_cast_cast, i10 %lshr_ln818_cast_cast_cast

]]></Node>
<StgValue><ssdm name="add_ln813_670"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:133 %add_ln813_673 = add i12 %sext_ln818_108, i12 %sext_ln1273_110

]]></Node>
<StgValue><ssdm name="add_ln813_673"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:138 %add_ln813_676 = add i13 %sext_ln1273_111, i13 %sext_ln1273_112

]]></Node>
<StgValue><ssdm name="add_ln813_676"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:142 %add_ln813_678 = add i10 %zext_ln818, i10 160

]]></Node>
<StgValue><ssdm name="add_ln813_678"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="10">
<![CDATA[
entry:143 %zext_ln813_50 = zext i10 %add_ln813_678

]]></Node>
<StgValue><ssdm name="zext_ln813_50"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:144 %add_ln813_679 = add i11 %zext_ln813_50, i11 %lshr_ln818_664_cast_cast_cast

]]></Node>
<StgValue><ssdm name="add_ln813_679"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:151 %add_ln813_683 = add i12 %sext_ln70_115, i12 %sext_ln70_116

]]></Node>
<StgValue><ssdm name="add_ln813_683"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:1 %specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 68, void @empty_1, void @empty_0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="11">
<![CDATA[
entry:32 %sext_ln1273 = sext i11 %trunc_ln818_s

]]></Node>
<StgValue><ssdm name="sext_ln1273"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
entry:34 %shl_ln1273_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %p_read515, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_s"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="15">
<![CDATA[
entry:35 %zext_ln1273_339 = zext i15 %shl_ln1273_s

]]></Node>
<StgValue><ssdm name="zext_ln1273_339"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
entry:36 %shl_ln1273_177 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read515, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_177"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="12">
<![CDATA[
entry:37 %zext_ln1273_340 = zext i12 %shl_ln1273_177

]]></Node>
<StgValue><ssdm name="zext_ln1273_340"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:38 %r_V_304 = sub i16 %zext_ln1273_340, i16 %zext_ln1273_339

]]></Node>
<StgValue><ssdm name="r_V_304"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:39 %trunc_ln818_345 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_304, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln818_345"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="11">
<![CDATA[
entry:40 %sext_ln818 = sext i11 %trunc_ln818_345

]]></Node>
<StgValue><ssdm name="sext_ln818"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="10">
<![CDATA[
entry:47 %lshr_ln818_667_cast_cast_cast = zext i10 %lshr_ln818_667_cast_cast

]]></Node>
<StgValue><ssdm name="lshr_ln818_667_cast_cast_cast"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="10">
<![CDATA[
entry:53 %sext_ln1273_108 = sext i10 %trunc_ln818_346

]]></Node>
<StgValue><ssdm name="sext_ln1273_108"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="13" op_0_bw="11">
<![CDATA[
entry:54 %zext_ln1273_341 = zext i11 %sext_ln1273_108

]]></Node>
<StgValue><ssdm name="zext_ln1273_341"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="10">
<![CDATA[
entry:57 %sext_ln1273_109 = sext i10 %trunc_ln818_347

]]></Node>
<StgValue><ssdm name="sext_ln1273_109"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="13" op_0_bw="10">
<![CDATA[
entry:62 %sext_ln70 = sext i10 %trunc_ln818_348

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="10">
<![CDATA[
entry:84 %zext_ln818_367 = zext i10 %trunc_ln818_353

]]></Node>
<StgValue><ssdm name="zext_ln818_367"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
entry:89 %shl_ln818_208 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %p_read1522, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln818_208"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
entry:90 %shl_ln818_209 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read1522, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln818_209"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="12">
<![CDATA[
entry:91 %zext_ln818_368 = zext i12 %shl_ln818_209

]]></Node>
<StgValue><ssdm name="zext_ln818_368"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:92 %sub_ln818_67 = sub i16 %shl_ln818_208, i16 %zext_ln818_368

]]></Node>
<StgValue><ssdm name="sub_ln818_67"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:93 %trunc_ln1273_s = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln818_67, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln1273_s"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="11">
<![CDATA[
entry:94 %zext_ln1273_349 = zext i11 %trunc_ln1273_s

]]></Node>
<StgValue><ssdm name="zext_ln1273_349"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="13" op_0_bw="10">
<![CDATA[
entry:110 %lshr_ln818_705_cast40_cast = zext i10 %lshr_ln818_705_cast

]]></Node>
<StgValue><ssdm name="lshr_ln818_705_cast40_cast"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="9">
<![CDATA[
entry:111 %zext_ln1273_354 = zext i9 %p_read_710

]]></Node>
<StgValue><ssdm name="zext_ln1273_354"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:112 %r_V_314 = mul i16 %zext_ln1273_354, i16 65499

]]></Node>
<StgValue><ssdm name="r_V_314"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:113 %trunc_ln818_357 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_314, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln818_357"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="11">
<![CDATA[
entry:114 %sext_ln813 = sext i11 %trunc_ln818_357

]]></Node>
<StgValue><ssdm name="sext_ln813"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="9">
<![CDATA[
entry:116 %zext_ln813 = zext i9 %add_ln813

]]></Node>
<StgValue><ssdm name="zext_ln813"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:117 %add_ln813_664 = add i12 %sext_ln1273, i12 %zext_ln813

]]></Node>
<StgValue><ssdm name="add_ln813_664"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="13" op_0_bw="12">
<![CDATA[
entry:118 %sext_ln813_324 = sext i12 %add_ln813_664

]]></Node>
<StgValue><ssdm name="sext_ln813_324"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:119 %add_ln813_665 = add i13 %sext_ln813_324, i13 %sext_ln818

]]></Node>
<StgValue><ssdm name="add_ln813_665"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="14" op_0_bw="13">
<![CDATA[
entry:120 %sext_ln813_325 = sext i13 %add_ln813_665

]]></Node>
<StgValue><ssdm name="sext_ln813_325"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="13" op_0_bw="11">
<![CDATA[
entry:122 %sext_ln813_326 = sext i11 %add_ln813_666

]]></Node>
<StgValue><ssdm name="sext_ln813_326"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:123 %add_ln813_667 = add i13 %sext_ln813_326, i13 %zext_ln1273_341

]]></Node>
<StgValue><ssdm name="add_ln813_667"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="14" op_0_bw="13">
<![CDATA[
entry:124 %sext_ln813_327 = sext i13 %add_ln813_667

]]></Node>
<StgValue><ssdm name="sext_ln813_327"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:125 %add_ln813_668 = add i14 %sext_ln813_327, i14 %sext_ln813_325

]]></Node>
<StgValue><ssdm name="add_ln813_668"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:126 %add_ln813_669 = add i14 %zext_ln1273_349, i14 %add_ln813_668

]]></Node>
<StgValue><ssdm name="add_ln813_669"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="14">
<![CDATA[
entry:127 %sext_ln813_328 = sext i14 %add_ln813_669

]]></Node>
<StgValue><ssdm name="sext_ln813_328"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="10">
<![CDATA[
entry:129 %zext_ln813_138 = zext i10 %add_ln813_670

]]></Node>
<StgValue><ssdm name="zext_ln813_138"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:130 %add_ln813_671 = add i12 %zext_ln813_138, i12 %sext_ln1273_109

]]></Node>
<StgValue><ssdm name="add_ln813_671"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:131 %add_ln813_672 = add i12 %zext_ln818_367, i12 %add_ln813_671

]]></Node>
<StgValue><ssdm name="add_ln813_672"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="13" op_0_bw="12">
<![CDATA[
entry:132 %sext_ln813_329 = sext i12 %add_ln813_672

]]></Node>
<StgValue><ssdm name="sext_ln813_329"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="13" op_0_bw="12">
<![CDATA[
entry:134 %sext_ln813_330 = sext i12 %add_ln813_673

]]></Node>
<StgValue><ssdm name="sext_ln813_330"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:135 %add_ln813_674 = add i13 %sext_ln813_330, i13 %sext_ln813_329

]]></Node>
<StgValue><ssdm name="add_ln813_674"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:136 %add_ln813_675 = add i13 %add_ln813_674, i13 %lshr_ln818_705_cast40_cast

]]></Node>
<StgValue><ssdm name="add_ln813_675"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="13">
<![CDATA[
entry:137 %sext_ln813_331 = sext i13 %add_ln813_675

]]></Node>
<StgValue><ssdm name="sext_ln813_331"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="13">
<![CDATA[
entry:139 %sext_ln813_332 = sext i13 %add_ln813_676

]]></Node>
<StgValue><ssdm name="sext_ln813_332"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:140 %add_ln813_677 = add i14 %sext_ln813_332, i14 %sext_ln813_331

]]></Node>
<StgValue><ssdm name="add_ln813_677"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="14">
<![CDATA[
entry:141 %sext_ln813_333 = sext i14 %add_ln813_677

]]></Node>
<StgValue><ssdm name="sext_ln813_333"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="11">
<![CDATA[
entry:145 %zext_ln813_51 = zext i11 %add_ln813_679

]]></Node>
<StgValue><ssdm name="zext_ln813_51"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:146 %add_ln813_680 = add i12 %zext_ln813_51, i12 %lshr_ln818_667_cast_cast_cast

]]></Node>
<StgValue><ssdm name="add_ln813_680"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="13" op_0_bw="12">
<![CDATA[
entry:147 %zext_ln813_139 = zext i12 %add_ln813_680

]]></Node>
<StgValue><ssdm name="zext_ln813_139"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:148 %add_ln813_681 = add i13 %zext_ln813_139, i13 %sext_ln70

]]></Node>
<StgValue><ssdm name="add_ln813_681"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:149 %add_ln813_682 = add i13 %lshr_ln818_705_cast40_cast, i13 %add_ln813_681

]]></Node>
<StgValue><ssdm name="add_ln813_682"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="13">
<![CDATA[
entry:150 %sext_ln813_334 = sext i13 %add_ln813_682

]]></Node>
<StgValue><ssdm name="sext_ln813_334"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="14" op_0_bw="12">
<![CDATA[
entry:152 %sext_ln813_335 = sext i12 %add_ln813_683

]]></Node>
<StgValue><ssdm name="sext_ln813_335"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:153 %add_ln813_684 = add i14 %sext_ln813_335, i14 %sext_ln813_334

]]></Node>
<StgValue><ssdm name="add_ln813_684"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:154 %add_ln813_685 = add i14 %add_ln813_684, i14 %sext_ln813

]]></Node>
<StgValue><ssdm name="add_ln813_685"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="14">
<![CDATA[
entry:155 %sext_ln68 = sext i14 %add_ln813_685

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="48" op_0_bw="48" op_1_bw="16">
<![CDATA[
entry:156 %newret = insertvalue i48 <undef>, i16 %sext_ln813_328

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="48" op_0_bw="48" op_1_bw="16">
<![CDATA[
entry:157 %newret2 = insertvalue i48 %newret, i16 %sext_ln813_333

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="48" op_0_bw="48" op_1_bw="16">
<![CDATA[
entry:158 %newret4 = insertvalue i48 %newret2, i16 %sext_ln68

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="48">
<![CDATA[
entry:159 %ret_ln813 = ret i48 %newret4

]]></Node>
<StgValue><ssdm name="ret_ln813"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
