#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Mar 25 14:02:54 2022
# Process ID: 14148
# Current directory: C:/Users/jblan/Documents/GitHub/ECELab2/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13020 C:\Users\jblan\Documents\GitHub\ECELab2\project_2\project_2.xpr
# Log file: C:/Users/jblan/Documents/GitHub/ECELab2/project_2/vivado.log
# Journal file: C:/Users/jblan/Documents/GitHub/ECELab2/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.793 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:103]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:67]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim/xsim.dir/TB_CPU_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim/xsim.dir/TB_CPU_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Mar 25 14:03:49 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 25 14:03:49 2022...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1135.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1135.793 ; gain = 0.000
update_compile_order -fileset sources_1
