{
  "module_name": "Kbuild",
  "hash_id": "9390d8b4d5c9cd6f0f19290e2c69a51b0396cb52f7f910146a68a5f581ac4952",
  "original_prompt": "Ingested from linux-6.6.14/tools/testing/cxl/Kbuild",
  "human_readable_source": "# SPDX-License-Identifier: GPL-2.0\nldflags-y += --wrap=acpi_table_parse_cedt\nldflags-y += --wrap=is_acpi_device_node\nldflags-y += --wrap=acpi_evaluate_integer\nldflags-y += --wrap=acpi_pci_find_root\nldflags-y += --wrap=nvdimm_bus_register\nldflags-y += --wrap=devm_cxl_port_enumerate_dports\nldflags-y += --wrap=devm_cxl_setup_hdm\nldflags-y += --wrap=devm_cxl_add_passthrough_decoder\nldflags-y += --wrap=devm_cxl_enumerate_decoders\nldflags-y += --wrap=cxl_await_media_ready\nldflags-y += --wrap=cxl_hdm_decode_init\nldflags-y += --wrap=cxl_dvsec_rr_decode\nldflags-y += --wrap=devm_cxl_add_rch_dport\nldflags-y += --wrap=cxl_rcd_component_reg_phys\n\nDRIVERS := ../../../drivers\nCXL_SRC := $(DRIVERS)/cxl\nCXL_CORE_SRC := $(DRIVERS)/cxl/core\nccflags-y := -I$(srctree)/drivers/cxl/\nccflags-y += -D__mock=__weak\nccflags-y += -DTRACE_INCLUDE_PATH=$(CXL_CORE_SRC) -I$(srctree)/drivers/cxl/core/\n\nobj-m += cxl_acpi.o\n\ncxl_acpi-y := $(CXL_SRC)/acpi.o\ncxl_acpi-y += mock_acpi.o\ncxl_acpi-y += config_check.o\ncxl_acpi-y += cxl_acpi_test.o\n\nobj-m += cxl_pmem.o\n\ncxl_pmem-y := $(CXL_SRC)/pmem.o\ncxl_pmem-y += $(CXL_SRC)/security.o\ncxl_pmem-y += config_check.o\ncxl_pmem-y += cxl_pmem_test.o\n\nobj-m += cxl_port.o\n\ncxl_port-y := $(CXL_SRC)/port.o\ncxl_port-y += config_check.o\ncxl_port-y += cxl_port_test.o\n\n\nobj-m += cxl_mem.o\n\ncxl_mem-y := $(CXL_SRC)/mem.o\ncxl_mem-y += config_check.o\ncxl_mem-y += cxl_mem_test.o\n\nobj-m += cxl_core.o\n\ncxl_core-y := $(CXL_CORE_SRC)/port.o\ncxl_core-y += $(CXL_CORE_SRC)/pmem.o\ncxl_core-y += $(CXL_CORE_SRC)/regs.o\ncxl_core-y += $(CXL_CORE_SRC)/memdev.o\ncxl_core-y += $(CXL_CORE_SRC)/mbox.o\ncxl_core-y += $(CXL_CORE_SRC)/pci.o\ncxl_core-y += $(CXL_CORE_SRC)/hdm.o\ncxl_core-y += $(CXL_CORE_SRC)/pmu.o\ncxl_core-$(CONFIG_TRACING) += $(CXL_CORE_SRC)/trace.o\ncxl_core-$(CONFIG_CXL_REGION) += $(CXL_CORE_SRC)/region.o\ncxl_core-y += config_check.o\ncxl_core-y += cxl_core_test.o\ncxl_core-y += cxl_core_exports.o\n\nobj-m += test/\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}