{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603992693350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603992693350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 29 11:31:33 2020 " "Processing started: Thu Oct 29 11:31:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603992693350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603992693350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSMCafe -c FSMCafe " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSMCafe -c FSMCafe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603992693350 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603992696770 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603992696770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cafe.sv 1 1 " "Found 1 design units, including 1 entities, in source file cafe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cafe " "Found entity 1: cafe" {  } { { "cafe.sv" "" { Text "C:/QuartusProjects/Lab4/cafe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603992727380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603992727380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmcafe.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsmcafe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSMCafe " "Found entity 1: FSMCafe" {  } { { "FSMCafe.sv" "" { Text "C:/QuartusProjects/Lab4/FSMCafe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603992727380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603992727380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expreso.sv 1 1 " "Found 1 design units, including 1 entities, in source file expreso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Expreso " "Found entity 1: Expreso" {  } { { "Expreso.sv" "" { Text "C:/QuartusProjects/Lab4/Expreso.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603992727380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603992727380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "agua.sv 1 1 " "Found 1 design units, including 1 entities, in source file agua.sv" { { "Info" "ISGN_ENTITY_NAME" "1 agua " "Found entity 1: agua" {  } { { "agua.sv" "" { Text "C:/QuartusProjects/Lab4/agua.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603992727390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603992727390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fmstb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fmstb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FMStb " "Found entity 1: FMStb" {  } { { "FMStb.sv" "" { Text "C:/QuartusProjects/Lab4/FMStb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603992727390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603992727390 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSMCafe " "Elaborating entity \"FSMCafe\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603992727490 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag FSMCafe.sv(7) " "Verilog HDL or VHDL warning at FSMCafe.sv(7): object \"flag\" assigned a value but never read" {  } { { "FSMCafe.sv" "" { Text "C:/QuartusProjects/Lab4/FSMCafe.sv" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603992727520 "|FSMCafe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSMCafe.sv(19) " "Verilog HDL assignment warning at FSMCafe.sv(19): truncated value with size 32 to match size of target (4)" {  } { { "FSMCafe.sv" "" { Text "C:/QuartusProjects/Lab4/FSMCafe.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603992727520 "|FSMCafe"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saldo FSMCafe.sv(12) " "Verilog HDL Always Construct warning at FSMCafe.sv(12): inferring latch(es) for variable \"saldo\", which holds its previous value in one or more paths through the always construct" {  } { { "FSMCafe.sv" "" { Text "C:/QuartusProjects/Lab4/FSMCafe.sv" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1603992727520 "|FSMCafe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saldo\[0\] FSMCafe.sv(17) " "Inferred latch for \"saldo\[0\]\" at FSMCafe.sv(17)" {  } { { "FSMCafe.sv" "" { Text "C:/QuartusProjects/Lab4/FSMCafe.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603992727520 "|FSMCafe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saldo\[1\] FSMCafe.sv(17) " "Inferred latch for \"saldo\[1\]\" at FSMCafe.sv(17)" {  } { { "FSMCafe.sv" "" { Text "C:/QuartusProjects/Lab4/FSMCafe.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603992727520 "|FSMCafe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Expreso Expreso:expreso " "Elaborating entity \"Expreso\" for hierarchy \"Expreso:expreso\"" {  } { { "FSMCafe.sv" "expreso" { Text "C:/QuartusProjects/Lab4/FSMCafe.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603992727520 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vuelto Expreso.sv(5) " "Verilog HDL or VHDL warning at Expreso.sv(5): object \"vuelto\" assigned a value but never read" {  } { { "Expreso.sv" "" { Text "C:/QuartusProjects/Lab4/Expreso.sv" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603992727520 "|FSMCafe|Expreso:expreso"}
{ "Error" "EVRFX_VERI_2069_UNCONVERTED" "vuelto Expreso.sv(5) " "Verilog HDL error at Expreso.sv(5): expression in variable declaration assignment to vuelto must be constant" {  } { { "Expreso.sv" "" { Text "C:/QuartusProjects/Lab4/Expreso.sv" 5 0 0 } }  } 0 10748 "Verilog HDL error at %2!s!: expression in variable declaration assignment to %1!s! must be constant" 0 0 "Analysis & Synthesis" 0 -1 1603992727520 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Expreso:expreso " "Can't elaborate user hierarchy \"Expreso:expreso\"" {  } { { "FSMCafe.sv" "expreso" { Text "C:/QuartusProjects/Lab4/FSMCafe.sv" 9 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603992727520 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603992727740 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 29 11:32:07 2020 " "Processing ended: Thu Oct 29 11:32:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603992727740 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603992727740 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603992727740 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603992727740 ""}
