

================================================================
== Vivado HLS Report for 'g_sum'
================================================================
* Date:           Mon Dec 10 15:19:45 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls8Bit16Quant
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.804|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  241|  881|  241|  881|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  240|  880|  15 ~ 55 |          -|          -|    16|    no    |
        | + Loop 1.1  |   12|   52|  3 ~ 13  |          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    788|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      94|     39|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    218|
|Register         |        -|      -|     214|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     308|   1045|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT|
    +--------------------------+----------------------+---------+-------+----+----+
    |lenetSynthMatlab_g8j_U38  |lenetSynthMatlab_g8j  |        0|      0|  94|  39|
    +--------------------------+----------------------+---------+-------+----+----+
    |Total                     |                      |        0|      0|  94|  39|
    +--------------------------+----------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |mul4_fu_333_p2              |     *    |      0|  0|  42|           8|           7|
    |mul_fu_372_p2               |     *    |      0|  0|  42|           8|           7|
    |grp_fu_195_p0               |     +    |      0|  0|  15|           7|           1|
    |i_fu_312_p2                 |     +    |      0|  0|  15|           5|           1|
    |indvars_iv_next2_fu_206_p2  |     +    |      0|  0|  15|           5|           1|
    |indvars_iv_next_fu_318_p2   |     +    |      0|  0|  15|           7|           3|
    |ix_4_fu_221_p2              |     +    |      0|  0|  15|           3|           8|
    |ixstart_6_fu_353_p2         |     +    |      0|  0|  15|           7|           7|
    |ixstart_7_fu_281_p2         |     +    |      0|  0|  39|          32|           5|
    |ixstart_8_fu_293_p2         |     +    |      0|  0|  39|          32|           7|
    |ixstart_cast_fu_227_p2      |     +    |      0|  0|  15|           1|           7|
    |ixstart_fu_392_p2           |     +    |      0|  0|  15|           7|           7|
    |s_6_cast_fu_435_p2          |     +    |      0|  0|  45|          38|          38|
    |s_6_fu_423_p2               |     +    |      0|  0|  71|          64|          64|
    |s_8_fu_429_p2               |     +    |      0|  0|  44|          37|          37|
    |exitcond1_fu_200_p2         |   icmp   |      0|  0|  11|           5|           6|
    |exitcond_fu_262_p2          |   icmp   |      0|  0|  11|           7|           7|
    |tmp_36_fu_275_p2            |   icmp   |      0|  0|  18|          32|          31|
    |tmp_38_fu_287_p2            |   icmp   |      0|  0|  18|          32|           7|
    |s_3_fu_244_p2               |    or    |      0|  0|  64|          39|          64|
    |s_7_fu_449_p2               |    or    |      0|  0|  64|          64|          39|
    |p_s_fu_299_p3               |  select  |      0|  0|  32|           1|          32|
    |s_2_fu_459_p3               |  select  |      0|  0|  64|           1|          64|
    |s_5_fu_254_p3               |  select  |      0|  0|  64|           1|          64|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 788|         443|         514|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |X_address0          |   15|          3|    7|         21|
    |ap_NS_fsm           |  125|         27|    1|         27|
    |indvars_iv1_reg_92  |    9|          2|    5|         10|
    |indvars_iv_reg_103  |    9|          2|    7|         14|
    |ix_1_reg_160        |    9|          2|    7|         14|
    |ix_reg_127          |    9|          2|    8|         16|
    |ixstart9_reg_149    |    9|          2|   32|         64|
    |ixstart_4_reg_182   |   15|          3|   32|         96|
    |iy_reg_115          |    9|          2|    5|         10|
    |s_1_reg_138         |    9|          2|   64|        128|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  218|         47|  168|        400|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |  26|   0|   26|          0|
    |b6_reg_169                |   1|   0|    1|          0|
    |indvars_iv1_reg_92        |   5|   0|    5|          0|
    |indvars_iv_next2_reg_470  |   5|   0|    5|          0|
    |indvars_iv_reg_103        |   7|   0|    7|          0|
    |ix_1_reg_160              |   7|   0|    7|          0|
    |ix_4_reg_485              |   8|   0|    8|          0|
    |ix_5_reg_503              |   7|   0|    7|          0|
    |ix_reg_127                |   8|   0|    8|          0|
    |ixstart9_reg_149          |  32|   0|   32|          0|
    |ixstart_4_reg_182         |  32|   0|   32|          0|
    |iy_reg_115                |   5|   0|    5|          0|
    |s_1_reg_138               |  64|   0|   64|          0|
    |tmp_reg_475               |   7|   0|    7|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 214|   0|  214|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |     g_sum    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     g_sum    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     g_sum    | return value |
|ap_done     | out |    1| ap_ctrl_hs |     g_sum    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     g_sum    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     g_sum    | return value |
|X_address0  | out |    7|  ap_memory |       X      |     array    |
|X_ce0       | out |    1|  ap_memory |       X      |     array    |
|X_q0        |  in |   64|  ap_memory |       X      |     array    |
|Y_address0  | out |    4|  ap_memory |       Y      |     array    |
|Y_ce0       | out |    1|  ap_memory |       Y      |     array    |
|Y_we0       | out |    1|  ap_memory |       Y      |     array    |
|Y_d0        | out |   64|  ap_memory |       Y      |     array    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	15  / (!exitcond & b6)
	5  / (!exitcond & !b6 & tmp_36)
	25  / (!exitcond & !b6 & !tmp_36)
	2  / (exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	25  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 27 [1/1] (1.66ns)   --->   "br label %1" [../Desktop/quantTest/sum.c:310]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvars_iv1 = phi i5 [ %indvars_iv_next2, %9 ], [ 0, %0 ]" [../Desktop/quantTest/sum.c:310]   --->   Operation 28 'phi' 'indvars_iv1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvars_iv = phi i7 [ %indvars_iv_next, %9 ], [ 4, %0 ]" [../Desktop/quantTest/sum.c:310]   --->   Operation 29 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%iy = phi i5 [ %i, %9 ], [ 0, %0 ]"   --->   Operation 30 'phi' 'iy' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ix = phi i8 [ %ix_4, %9 ], [ -1, %0 ]"   --->   Operation 31 'phi' 'ix' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.44ns)   --->   "%exitcond1 = icmp eq i5 %iy, -16" [../Desktop/quantTest/sum.c:310]   --->   Operation 32 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.86ns)   --->   "%indvars_iv_next2 = add i5 %indvars_iv1, 1" [../Desktop/quantTest/sum.c:310]   --->   Operation 34 'add' 'indvars_iv_next2' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %10, label %2" [../Desktop/quantTest/sum.c:310]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = trunc i8 %ix to i7" [../Desktop/quantTest/sum.c:311]   --->   Operation 36 'trunc' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = zext i5 %indvars_iv1 to i64" [../Desktop/quantTest/sum.c:313]   --->   Operation 37 'zext' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%X_addr = getelementptr [80 x i64]* %X, i64 0, i64 %tmp_s" [../Desktop/quantTest/sum.c:313]   --->   Operation 38 'getelementptr' 'X_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%s = load i64* %X_addr, align 8" [../Desktop/quantTest/sum.c:313]   --->   Operation 39 'load' 's' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_2 : Operation 40 [1/1] (2.11ns)   --->   "%ix_4 = add i8 5, %ix" [../Desktop/quantTest/sum.c:312]   --->   Operation 40 'add' 'ix_4' <Predicate = (!exitcond1)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "ret void" [../Desktop/quantTest/sum.c:350]   --->   Operation 41 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.24>
ST_3 : Operation 42 [1/1] (2.03ns)   --->   "%ixstart_cast = add i7 1, %tmp" [../Desktop/quantTest/sum.c:311]   --->   Operation 42 'add' 'ixstart_cast' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/2] (3.25ns)   --->   "%s = load i64* %X_addr, align 8" [../Desktop/quantTest/sum.c:313]   --->   Operation 43 'load' 's' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node s_5)   --->   "%s_4 = trunc i64 %s to i37" [../Desktop/quantTest/sum.c:313]   --->   Operation 44 'trunc' 's_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node s_5)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %s, i32 37)" [../Desktop/quantTest/sum.c:314]   --->   Operation 45 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node s_5)   --->   "%s_3 = or i64 %s, -137438953472" [../Desktop/quantTest/sum.c:315]   --->   Operation 46 'or' 's_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node s_5)   --->   "%s_4_cast = zext i37 %s_4 to i64" [../Desktop/quantTest/sum.c:317]   --->   Operation 47 'zext' 's_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.98ns) (out node of the LUT)   --->   "%s_5 = select i1 %tmp_52, i64 %s_3, i64 %s_4_cast" [../Desktop/quantTest/sum.c:314]   --->   Operation 48 'select' 's_5' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.66ns)   --->   "br label %3" [../Desktop/quantTest/sum.c:322]   --->   Operation 49 'br' <Predicate = true> <Delay = 1.66>

State 4 <SV = 3> <Delay = 5.93>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%s_1 = phi i64 [ %s_5, %2 ], [ %s_2, %._crit_edge ]"   --->   Operation 50 'phi' 's_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%ixstart9 = phi i32 [ 0, %2 ], [ %ixstart_4, %._crit_edge ]" [../Desktop/quantTest/sum.c:329]   --->   Operation 51 'phi' 'ixstart9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%ix_1 = phi i7 [ %ixstart_cast, %2 ], [ %ix_5, %._crit_edge ]"   --->   Operation 52 'phi' 'ix_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%b6 = phi i1 [ true, %2 ], [ false, %._crit_edge ]"   --->   Operation 53 'phi' 'b6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.46ns)   --->   "%exitcond = icmp eq i7 %ix_1, %indvars_iv" [../Desktop/quantTest/sum.c:322]   --->   Operation 54 'icmp' 'exitcond' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 55 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %9, label %4" [../Desktop/quantTest/sum.c:322]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (2.03ns)   --->   "%ix_5 = add i7 %ix_1, 1" [../Desktop/quantTest/sum.c:323]   --->   Operation 57 'add' 'ix_5' <Predicate = (!exitcond)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %b6, label %5, label %6" [../Desktop/quantTest/sum.c:327]   --->   Operation 58 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (2.43ns)   --->   "%tmp_36 = icmp sgt i32 %ixstart9, 2147483631" [../Desktop/quantTest/sum.c:330]   --->   Operation 59 'icmp' 'tmp_36' <Predicate = (!exitcond & !b6)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %tmp_36, label %7, label %8" [../Desktop/quantTest/sum.c:330]   --->   Operation 60 'br' <Predicate = (!exitcond & !b6)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (2.70ns)   --->   "%ixstart_7 = add nsw i32 %ixstart9, 16" [../Desktop/quantTest/sum.c:333]   --->   Operation 61 'add' 'ixstart_7' <Predicate = (!exitcond & !b6 & !tmp_36)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (2.43ns)   --->   "%tmp_38 = icmp sgt i32 %ixstart_7, 79" [../Desktop/quantTest/sum.c:334]   --->   Operation 62 'icmp' 'tmp_38' <Predicate = (!exitcond & !b6 & !tmp_36)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (2.70ns)   --->   "%ixstart_8 = add nsw i32 %ixstart9, -63" [../Desktop/quantTest/sum.c:335]   --->   Operation 63 'add' 'ixstart_8' <Predicate = (!exitcond & !b6 & !tmp_36)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.79ns)   --->   "%p_s = select i1 %tmp_38, i32 %ixstart_8, i32 %ixstart_7" [../Desktop/quantTest/sum.c:334]   --->   Operation 64 'select' 'p_s' <Predicate = (!exitcond & !b6 & !tmp_36)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.70ns)   --->   "br label %._crit_edge"   --->   Operation 65 'br' <Predicate = (!exitcond & !b6 & !tmp_36)> <Delay = 1.70>
ST_4 : Operation 66 [11/11] (3.30ns)   --->   "%tmp_37 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:331]   --->   Operation 66 'urem' 'tmp_37' <Predicate = (!exitcond & !b6 & tmp_36)> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [11/11] (3.30ns)   --->   "%tmp_35 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:329]   --->   Operation 67 'urem' 'tmp_35' <Predicate = (!exitcond & b6)> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_34 = zext i5 %iy to i64" [../Desktop/quantTest/sum.c:348]   --->   Operation 68 'zext' 'tmp_34' <Predicate = (exitcond)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%Y_addr = getelementptr [16 x i64]* %Y, i64 0, i64 %tmp_34" [../Desktop/quantTest/sum.c:348]   --->   Operation 69 'getelementptr' 'Y_addr' <Predicate = (exitcond)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (3.25ns)   --->   "store i64 %s_1, i64* %Y_addr, align 8" [../Desktop/quantTest/sum.c:348]   --->   Operation 70 'store' <Predicate = (exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_4 : Operation 71 [1/1] (1.86ns)   --->   "%i = add i5 %iy, 1" [../Desktop/quantTest/sum.c:310]   --->   Operation 71 'add' 'i' <Predicate = (exitcond)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (2.03ns)   --->   "%indvars_iv_next = add i7 %indvars_iv, 5" [../Desktop/quantTest/sum.c:310]   --->   Operation 72 'add' 'indvars_iv_next' <Predicate = (exitcond)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br label %1" [../Desktop/quantTest/sum.c:310]   --->   Operation 73 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.30>
ST_5 : Operation 74 [10/11] (3.30ns)   --->   "%tmp_37 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:331]   --->   Operation 74 'urem' 'tmp_37' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.30>
ST_6 : Operation 75 [9/11] (3.30ns)   --->   "%tmp_37 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:331]   --->   Operation 75 'urem' 'tmp_37' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.30>
ST_7 : Operation 76 [8/11] (3.30ns)   --->   "%tmp_37 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:331]   --->   Operation 76 'urem' 'tmp_37' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.30>
ST_8 : Operation 77 [7/11] (3.30ns)   --->   "%tmp_37 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:331]   --->   Operation 77 'urem' 'tmp_37' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.30>
ST_9 : Operation 78 [6/11] (3.30ns)   --->   "%tmp_37 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:331]   --->   Operation 78 'urem' 'tmp_37' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.30>
ST_10 : Operation 79 [5/11] (3.30ns)   --->   "%tmp_37 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:331]   --->   Operation 79 'urem' 'tmp_37' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.30>
ST_11 : Operation 80 [4/11] (3.30ns)   --->   "%tmp_37 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:331]   --->   Operation 80 'urem' 'tmp_37' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.30>
ST_12 : Operation 81 [3/11] (3.30ns)   --->   "%tmp_37 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:331]   --->   Operation 81 'urem' 'tmp_37' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.30>
ST_13 : Operation 82 [2/11] (3.30ns)   --->   "%tmp_37 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:331]   --->   Operation 82 'urem' 'tmp_37' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.49>
ST_14 : Operation 83 [1/11] (3.30ns)   --->   "%tmp_37 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:331]   --->   Operation 83 'urem' 'tmp_37' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node ixstart_6)   --->   "%tmp_55 = shl i7 %tmp_37, 4" [../Desktop/quantTest/sum.c:331]   --->   Operation 84 'shl' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%zext3_cast = zext i7 %ix_5 to i16" [../Desktop/quantTest/sum.c:331]   --->   Operation 85 'zext' 'zext3_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (4.46ns)   --->   "%mul4 = mul i16 205, %zext3_cast" [../Desktop/quantTest/sum.c:331]   --->   Operation 86 'mul' 'mul4' <Predicate = true> <Delay = 4.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node ixstart_6)   --->   "%tmp_56 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %mul4, i32 10, i32 15)" [../Desktop/quantTest/sum.c:331]   --->   Operation 87 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node ixstart_6)   --->   "%tmp_29 = sext i6 %tmp_56 to i7" [../Desktop/quantTest/sum.c:331]   --->   Operation 88 'sext' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (2.03ns) (out node of the LUT)   --->   "%ixstart_6 = add i7 %tmp_55, %tmp_29" [../Desktop/quantTest/sum.c:331]   --->   Operation 89 'add' 'ixstart_6' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%ixstart_10_cast = zext i7 %ixstart_6 to i32" [../Desktop/quantTest/sum.c:331]   --->   Operation 90 'zext' 'ixstart_10_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (1.70ns)   --->   "br label %._crit_edge" [../Desktop/quantTest/sum.c:332]   --->   Operation 91 'br' <Predicate = true> <Delay = 1.70>

State 15 <SV = 4> <Delay = 3.30>
ST_15 : Operation 92 [10/11] (3.30ns)   --->   "%tmp_35 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:329]   --->   Operation 92 'urem' 'tmp_35' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 5> <Delay = 3.30>
ST_16 : Operation 93 [9/11] (3.30ns)   --->   "%tmp_35 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:329]   --->   Operation 93 'urem' 'tmp_35' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 6> <Delay = 3.30>
ST_17 : Operation 94 [8/11] (3.30ns)   --->   "%tmp_35 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:329]   --->   Operation 94 'urem' 'tmp_35' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 7> <Delay = 3.30>
ST_18 : Operation 95 [7/11] (3.30ns)   --->   "%tmp_35 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:329]   --->   Operation 95 'urem' 'tmp_35' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 8> <Delay = 3.30>
ST_19 : Operation 96 [6/11] (3.30ns)   --->   "%tmp_35 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:329]   --->   Operation 96 'urem' 'tmp_35' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 9> <Delay = 3.30>
ST_20 : Operation 97 [5/11] (3.30ns)   --->   "%tmp_35 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:329]   --->   Operation 97 'urem' 'tmp_35' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 10> <Delay = 3.30>
ST_21 : Operation 98 [4/11] (3.30ns)   --->   "%tmp_35 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:329]   --->   Operation 98 'urem' 'tmp_35' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 11> <Delay = 3.30>
ST_22 : Operation 99 [3/11] (3.30ns)   --->   "%tmp_35 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:329]   --->   Operation 99 'urem' 'tmp_35' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 12> <Delay = 3.30>
ST_23 : Operation 100 [2/11] (3.30ns)   --->   "%tmp_35 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:329]   --->   Operation 100 'urem' 'tmp_35' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 13> <Delay = 6.49>
ST_24 : Operation 101 [1/11] (3.30ns)   --->   "%tmp_35 = urem i7 %ix_5, 5" [../Desktop/quantTest/sum.c:329]   --->   Operation 101 'urem' 'tmp_35' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node ixstart)   --->   "%tmp_53 = shl i7 %tmp_35, 4" [../Desktop/quantTest/sum.c:329]   --->   Operation 102 'shl' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 103 [1/1] (0.00ns)   --->   "%zext_cast = zext i7 %ix_5 to i16" [../Desktop/quantTest/sum.c:329]   --->   Operation 103 'zext' 'zext_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 104 [1/1] (4.46ns)   --->   "%mul = mul i16 205, %zext_cast" [../Desktop/quantTest/sum.c:329]   --->   Operation 104 'mul' 'mul' <Predicate = true> <Delay = 4.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node ixstart)   --->   "%tmp_54 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %mul, i32 10, i32 15)" [../Desktop/quantTest/sum.c:329]   --->   Operation 105 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node ixstart)   --->   "%tmp_28 = sext i6 %tmp_54 to i7" [../Desktop/quantTest/sum.c:329]   --->   Operation 106 'sext' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 107 [1/1] (2.03ns) (out node of the LUT)   --->   "%ixstart = add i7 %tmp_53, %tmp_28" [../Desktop/quantTest/sum.c:329]   --->   Operation 107 'add' 'ixstart' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 108 [1/1] (0.00ns)   --->   "%ixstart_9_cast = zext i7 %ixstart to i32" [../Desktop/quantTest/sum.c:329]   --->   Operation 108 'zext' 'ixstart_9_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 109 [1/1] (1.70ns)   --->   "br label %._crit_edge" [../Desktop/quantTest/sum.c:330]   --->   Operation 109 'br' <Predicate = true> <Delay = 1.70>

State 25 <SV = 14> <Delay = 3.25>
ST_25 : Operation 110 [1/1] (0.00ns)   --->   "%ixstart_4 = phi i32 [ %ixstart_9_cast, %5 ], [ %ixstart_10_cast, %7 ], [ %p_s, %8 ]" [../Desktop/quantTest/sum.c:329]   --->   Operation 110 'phi' 'ixstart_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_39 = sext i32 %ixstart_4 to i64" [../Desktop/quantTest/sum.c:339]   --->   Operation 111 'sext' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 112 [1/1] (0.00ns)   --->   "%X_addr_2 = getelementptr [80 x i64]* %X, i64 0, i64 %tmp_39" [../Desktop/quantTest/sum.c:339]   --->   Operation 112 'getelementptr' 'X_addr_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 113 [2/2] (3.25ns)   --->   "%X_load = load i64* %X_addr_2, align 8" [../Desktop/quantTest/sum.c:339]   --->   Operation 113 'load' 'X_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 26 <SV = 15> <Delay = 7.80>
ST_26 : Operation 114 [1/2] (3.25ns)   --->   "%X_load = load i64* %X_addr_2, align 8" [../Desktop/quantTest/sum.c:339]   --->   Operation 114 'load' 'X_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_26 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_57 = trunc i64 %s_1 to i38" [../Desktop/quantTest/sum.c:314]   --->   Operation 115 'trunc' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i64 %X_load to i38" [../Desktop/quantTest/sum.c:339]   --->   Operation 116 'trunc' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i64 %s_1 to i37" [../Desktop/quantTest/sum.c:314]   --->   Operation 117 'trunc' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_60 = trunc i64 %X_load to i37" [../Desktop/quantTest/sum.c:339]   --->   Operation 118 'trunc' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 119 [1/1] (3.56ns)   --->   "%s_6 = add nsw i64 %s_1, %X_load" [../Desktop/quantTest/sum.c:339]   --->   Operation 119 'add' 's_6' <Predicate = true> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 120 [1/1] (2.81ns)   --->   "%s_8 = add i37 %tmp_60, %tmp_59" [../Desktop/quantTest/sum.c:339]   --->   Operation 120 'add' 's_8' <Predicate = true> <Delay = 2.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 121 [1/1] (2.83ns)   --->   "%s_6_cast = add i38 %tmp_58, %tmp_57" [../Desktop/quantTest/sum.c:339]   --->   Operation 121 'add' 's_6_cast' <Predicate = true> <Delay = 2.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node s_2)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %s_6_cast, i32 37)" [../Desktop/quantTest/sum.c:340]   --->   Operation 122 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node s_2)   --->   "%s_7 = or i64 %s_6, -137438953472" [../Desktop/quantTest/sum.c:341]   --->   Operation 123 'or' 's_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node s_2)   --->   "%s_8_cast = zext i37 %s_8 to i64" [../Desktop/quantTest/sum.c:343]   --->   Operation 124 'zext' 's_8_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 125 [1/1] (0.98ns) (out node of the LUT)   --->   "%s_2 = select i1 %tmp_61, i64 %s_7, i64 %s_8_cast" [../Desktop/quantTest/sum.c:340]   --->   Operation 125 'select' 's_2' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 126 [1/1] (0.00ns)   --->   "br label %3" [../Desktop/quantTest/sum.c:322]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_27      (br               ) [ 011111111111111111111111111]
indvars_iv1      (phi              ) [ 001000000000000000000000000]
indvars_iv       (phi              ) [ 001111111111111111111111111]
iy               (phi              ) [ 001111111111111111111111111]
ix               (phi              ) [ 001000000000000000000000000]
exitcond1        (icmp             ) [ 001111111111111111111111111]
empty            (speclooptripcount) [ 000000000000000000000000000]
indvars_iv_next2 (add              ) [ 011111111111111111111111111]
StgValue_35      (br               ) [ 000000000000000000000000000]
tmp              (trunc            ) [ 000100000000000000000000000]
tmp_s            (zext             ) [ 000000000000000000000000000]
X_addr           (getelementptr    ) [ 000100000000000000000000000]
ix_4             (add              ) [ 011111111111111111111111111]
StgValue_41      (ret              ) [ 000000000000000000000000000]
ixstart_cast     (add              ) [ 001111111111111111111111111]
s                (load             ) [ 000000000000000000000000000]
s_4              (trunc            ) [ 000000000000000000000000000]
tmp_52           (bitselect        ) [ 000000000000000000000000000]
s_3              (or               ) [ 000000000000000000000000000]
s_4_cast         (zext             ) [ 000000000000000000000000000]
s_5              (select           ) [ 001111111111111111111111111]
StgValue_49      (br               ) [ 001111111111111111111111111]
s_1              (phi              ) [ 000011111111111111111111111]
ixstart9         (phi              ) [ 000010000000000000000000000]
ix_1             (phi              ) [ 000010000000000000000000000]
b6               (phi              ) [ 001111111111111111111111111]
exitcond         (icmp             ) [ 001111111111111111111111111]
empty_37         (speclooptripcount) [ 000000000000000000000000000]
StgValue_56      (br               ) [ 000000000000000000000000000]
ix_5             (add              ) [ 001111111111111111111111111]
StgValue_58      (br               ) [ 000000000000000000000000000]
tmp_36           (icmp             ) [ 001111111111111111111111111]
StgValue_60      (br               ) [ 000000000000000000000000000]
ixstart_7        (add              ) [ 000000000000000000000000000]
tmp_38           (icmp             ) [ 000000000000000000000000000]
ixstart_8        (add              ) [ 000000000000000000000000000]
p_s              (select           ) [ 001111111111111111111111111]
StgValue_65      (br               ) [ 001111111111111111111111111]
tmp_34           (zext             ) [ 000000000000000000000000000]
Y_addr           (getelementptr    ) [ 000000000000000000000000000]
StgValue_70      (store            ) [ 000000000000000000000000000]
i                (add              ) [ 011111111111111111111111111]
indvars_iv_next  (add              ) [ 011111111111111111111111111]
StgValue_73      (br               ) [ 011111111111111111111111111]
tmp_37           (urem             ) [ 000000000000000000000000000]
tmp_55           (shl              ) [ 000000000000000000000000000]
zext3_cast       (zext             ) [ 000000000000000000000000000]
mul4             (mul              ) [ 000000000000000000000000000]
tmp_56           (partselect       ) [ 000000000000000000000000000]
tmp_29           (sext             ) [ 000000000000000000000000000]
ixstart_6        (add              ) [ 000000000000000000000000000]
ixstart_10_cast  (zext             ) [ 001111111111111111111111111]
StgValue_91      (br               ) [ 001111111111111111111111111]
tmp_35           (urem             ) [ 000000000000000000000000000]
tmp_53           (shl              ) [ 000000000000000000000000000]
zext_cast        (zext             ) [ 000000000000000000000000000]
mul              (mul              ) [ 000000000000000000000000000]
tmp_54           (partselect       ) [ 000000000000000000000000000]
tmp_28           (sext             ) [ 000000000000000000000000000]
ixstart          (add              ) [ 000000000000000000000000000]
ixstart_9_cast   (zext             ) [ 001111111111111111111111111]
StgValue_109     (br               ) [ 001111111111111111111111111]
ixstart_4        (phi              ) [ 001110000000000000000000011]
tmp_39           (sext             ) [ 000000000000000000000000000]
X_addr_2         (getelementptr    ) [ 000000000000000000000000001]
X_load           (load             ) [ 000000000000000000000000000]
tmp_57           (trunc            ) [ 000000000000000000000000000]
tmp_58           (trunc            ) [ 000000000000000000000000000]
tmp_59           (trunc            ) [ 000000000000000000000000000]
tmp_60           (trunc            ) [ 000000000000000000000000000]
s_6              (add              ) [ 000000000000000000000000000]
s_8              (add              ) [ 000000000000000000000000000]
s_6_cast         (add              ) [ 000000000000000000000000000]
tmp_61           (bitselect        ) [ 000000000000000000000000000]
s_7              (or               ) [ 000000000000000000000000000]
s_8_cast         (zext             ) [ 000000000000000000000000000]
s_2              (select           ) [ 001111111111111111111111111]
StgValue_126     (br               ) [ 001111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i38.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="X_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="5" slack="0"/>
<pin id="62" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="7" slack="0"/>
<pin id="67" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s/2 X_load/25 "/>
</bind>
</comp>

<comp id="71" class="1004" name="Y_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="64" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="5" slack="0"/>
<pin id="75" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Y_addr/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="StgValue_70_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_70/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="X_addr_2_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr_2/25 "/>
</bind>
</comp>

<comp id="92" class="1005" name="indvars_iv1_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="1"/>
<pin id="94" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv1 (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvars_iv1_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="5" slack="0"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="1" slack="1"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv1/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="indvars_iv_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="1"/>
<pin id="105" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="indvars_iv_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="7" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="4" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="iy_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="1"/>
<pin id="117" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="iy (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="iy_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="1" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iy/2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="ix_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="1"/>
<pin id="129" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ix (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="ix_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="1" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="s_1_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="12"/>
<pin id="140" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="s_1 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="s_1_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="64" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_1/4 "/>
</bind>
</comp>

<comp id="149" class="1005" name="ixstart9_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ixstart9 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="ixstart9_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="32" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ixstart9/4 "/>
</bind>
</comp>

<comp id="160" class="1005" name="ix_1_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="162" dir="1" index="1" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opset="ix_1 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="ix_1_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="7" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_1/4 "/>
</bind>
</comp>

<comp id="169" class="1005" name="b6_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="b6 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="b6_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="1" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b6/4 "/>
</bind>
</comp>

<comp id="182" class="1005" name="ixstart_4_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ixstart_4 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="ixstart_4_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="7" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="4" bw="32" slack="11"/>
<pin id="192" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ixstart_4/25 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="0"/>
<pin id="197" dir="0" index="1" bw="4" slack="0"/>
<pin id="198" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_37/4 tmp_35/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="exitcond1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="0" index="1" bw="5" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="indvars_iv_next2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next2/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_s_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="ix_4_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="0"/>
<pin id="224" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_4/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="ixstart_cast_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="7" slack="1"/>
<pin id="230" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ixstart_cast/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="s_4_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="s_4/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_52_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="0" index="2" bw="7" slack="0"/>
<pin id="240" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_52/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="s_3_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="0"/>
<pin id="247" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="s_3/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="s_4_cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="37" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="s_4_cast/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="s_5_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="0"/>
<pin id="257" dir="0" index="2" bw="64" slack="0"/>
<pin id="258" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_5/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="exitcond_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="0" index="1" bw="7" slack="2"/>
<pin id="265" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="ix_5_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_5/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_36_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_36/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="ixstart_7_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="6" slack="0"/>
<pin id="284" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ixstart_7/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_38_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_38/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="ixstart_8_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="7" slack="0"/>
<pin id="296" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ixstart_8/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="p_s_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="0" index="2" bw="32" slack="0"/>
<pin id="303" dir="1" index="3" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_34_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="2"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="i_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="2"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="indvars_iv_next_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="2"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_55_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="0"/>
<pin id="326" dir="0" index="1" bw="4" slack="0"/>
<pin id="327" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_55/14 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext3_cast_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="10"/>
<pin id="332" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext3_cast/14 "/>
</bind>
</comp>

<comp id="333" class="1004" name="mul4_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="9" slack="0"/>
<pin id="335" dir="0" index="1" bw="7" slack="0"/>
<pin id="336" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul4/14 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_56_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="0"/>
<pin id="341" dir="0" index="1" bw="16" slack="0"/>
<pin id="342" dir="0" index="2" bw="5" slack="0"/>
<pin id="343" dir="0" index="3" bw="5" slack="0"/>
<pin id="344" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_56/14 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_29_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="0"/>
<pin id="351" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_29/14 "/>
</bind>
</comp>

<comp id="353" class="1004" name="ixstart_6_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="7" slack="0"/>
<pin id="355" dir="0" index="1" bw="6" slack="0"/>
<pin id="356" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ixstart_6/14 "/>
</bind>
</comp>

<comp id="359" class="1004" name="ixstart_10_cast_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="0"/>
<pin id="361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ixstart_10_cast/14 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_53_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="0" index="1" bw="4" slack="0"/>
<pin id="366" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_53/24 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_cast_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="7" slack="10"/>
<pin id="371" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/24 "/>
</bind>
</comp>

<comp id="372" class="1004" name="mul_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="9" slack="0"/>
<pin id="374" dir="0" index="1" bw="7" slack="0"/>
<pin id="375" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/24 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_54_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="0"/>
<pin id="380" dir="0" index="1" bw="16" slack="0"/>
<pin id="381" dir="0" index="2" bw="5" slack="0"/>
<pin id="382" dir="0" index="3" bw="5" slack="0"/>
<pin id="383" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_54/24 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_28_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="6" slack="0"/>
<pin id="390" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28/24 "/>
</bind>
</comp>

<comp id="392" class="1004" name="ixstart_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="0"/>
<pin id="394" dir="0" index="1" bw="6" slack="0"/>
<pin id="395" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ixstart/24 "/>
</bind>
</comp>

<comp id="398" class="1004" name="ixstart_9_cast_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="7" slack="0"/>
<pin id="400" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ixstart_9_cast/24 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_39_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_39/25 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_57_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="64" slack="12"/>
<pin id="409" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_57/26 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_58_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="0"/>
<pin id="413" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_58/26 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_59_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="12"/>
<pin id="417" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_59/26 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_60_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="0"/>
<pin id="421" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_60/26 "/>
</bind>
</comp>

<comp id="423" class="1004" name="s_6_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="64" slack="12"/>
<pin id="425" dir="0" index="1" bw="64" slack="0"/>
<pin id="426" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_6/26 "/>
</bind>
</comp>

<comp id="429" class="1004" name="s_8_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="37" slack="0"/>
<pin id="431" dir="0" index="1" bw="37" slack="0"/>
<pin id="432" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_8/26 "/>
</bind>
</comp>

<comp id="435" class="1004" name="s_6_cast_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="38" slack="0"/>
<pin id="437" dir="0" index="1" bw="38" slack="0"/>
<pin id="438" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_6_cast/26 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_61_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="38" slack="0"/>
<pin id="444" dir="0" index="2" bw="7" slack="0"/>
<pin id="445" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_61/26 "/>
</bind>
</comp>

<comp id="449" class="1004" name="s_7_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="0"/>
<pin id="451" dir="0" index="1" bw="64" slack="0"/>
<pin id="452" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="s_7/26 "/>
</bind>
</comp>

<comp id="455" class="1004" name="s_8_cast_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="37" slack="0"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="s_8_cast/26 "/>
</bind>
</comp>

<comp id="459" class="1004" name="s_2_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="64" slack="0"/>
<pin id="462" dir="0" index="2" bw="64" slack="0"/>
<pin id="463" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_2/26 "/>
</bind>
</comp>

<comp id="470" class="1005" name="indvars_iv_next2_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="5" slack="0"/>
<pin id="472" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv_next2 "/>
</bind>
</comp>

<comp id="475" class="1005" name="tmp_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="7" slack="1"/>
<pin id="477" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="480" class="1005" name="X_addr_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="7" slack="1"/>
<pin id="482" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="X_addr "/>
</bind>
</comp>

<comp id="485" class="1005" name="ix_4_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="ix_4 "/>
</bind>
</comp>

<comp id="490" class="1005" name="ixstart_cast_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="7" slack="1"/>
<pin id="492" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ixstart_cast "/>
</bind>
</comp>

<comp id="495" class="1005" name="s_5_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="64" slack="1"/>
<pin id="497" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_5 "/>
</bind>
</comp>

<comp id="503" class="1005" name="ix_5_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="7" slack="0"/>
<pin id="505" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="ix_5 "/>
</bind>
</comp>

<comp id="514" class="1005" name="p_s_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="11"/>
<pin id="516" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="519" class="1005" name="i_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="5" slack="1"/>
<pin id="521" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="524" class="1005" name="indvars_iv_next_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="7" slack="1"/>
<pin id="526" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next "/>
</bind>
</comp>

<comp id="529" class="1005" name="ixstart_10_cast_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ixstart_10_cast "/>
</bind>
</comp>

<comp id="534" class="1005" name="ixstart_9_cast_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ixstart_9_cast "/>
</bind>
</comp>

<comp id="539" class="1005" name="X_addr_2_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="7" slack="1"/>
<pin id="541" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="X_addr_2 "/>
</bind>
</comp>

<comp id="544" class="1005" name="s_2_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="64" slack="1"/>
<pin id="546" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="18" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="84" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="114"><net_src comp="107" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="126"><net_src comp="119" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="147"><net_src comp="141" pin="4"/><net_sink comp="78" pin=1"/></net>

<net id="148"><net_src comp="141" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="172"><net_src comp="32" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="169" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="169" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="182" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="194"><net_src comp="186" pin="6"/><net_sink comp="182" pin=0"/></net>

<net id="199"><net_src comp="46" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="119" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="10" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="96" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="131" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="96" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="131" pin="4"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="65" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="24" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="65" pin="3"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="26" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="248"><net_src comp="65" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="232" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="236" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="244" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="250" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="266"><net_src comp="163" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="103" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="163" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="22" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="268" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="279"><net_src comp="153" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="153" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="40" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="42" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="153" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="44" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="287" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="293" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="281" pin="2"/><net_sink comp="299" pin=2"/></net>

<net id="310"><net_src comp="115" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="316"><net_src comp="115" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="16" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="103" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="46" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="195" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="6" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="337"><net_src comp="48" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="50" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="333" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="52" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="348"><net_src comp="54" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="352"><net_src comp="339" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="324" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="195" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="6" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="376"><net_src comp="48" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="369" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="384"><net_src comp="50" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="372" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="52" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="54" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="391"><net_src comp="378" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="363" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="388" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="186" pin="6"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="410"><net_src comp="138" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="65" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="138" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="65" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="138" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="65" pin="3"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="419" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="415" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="411" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="407" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="56" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="435" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="26" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="453"><net_src comp="423" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="28" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="429" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="441" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="449" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="455" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="473"><net_src comp="206" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="478"><net_src comp="212" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="483"><net_src comp="58" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="488"><net_src comp="221" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="493"><net_src comp="227" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="498"><net_src comp="254" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="506"><net_src comp="268" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="509"><net_src comp="503" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="510"><net_src comp="503" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="517"><net_src comp="299" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="186" pin=4"/></net>

<net id="522"><net_src comp="312" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="527"><net_src comp="318" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="532"><net_src comp="359" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="537"><net_src comp="398" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="542"><net_src comp="84" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="547"><net_src comp="459" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="141" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Y | {4 }
 - Input state : 
	Port: g_sum : X | {2 3 25 26 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		indvars_iv_next2 : 1
		StgValue_35 : 2
		tmp : 1
		tmp_s : 1
		X_addr : 2
		s : 3
		ix_4 : 1
	State 3
		s_4 : 1
		tmp_52 : 1
		s_3 : 1
		s_4_cast : 2
		s_5 : 3
	State 4
		exitcond : 1
		StgValue_56 : 2
		ix_5 : 1
		StgValue_58 : 1
		tmp_36 : 1
		StgValue_60 : 2
		ixstart_7 : 1
		tmp_38 : 2
		ixstart_8 : 1
		p_s : 3
		tmp_37 : 2
		tmp_35 : 2
		Y_addr : 1
		StgValue_70 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		tmp_55 : 1
		mul4 : 1
		tmp_56 : 2
		tmp_29 : 3
		ixstart_6 : 4
		ixstart_10_cast : 5
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		tmp_53 : 1
		mul : 1
		tmp_54 : 2
		tmp_28 : 3
		ixstart : 4
		ixstart_9_cast : 5
	State 25
		tmp_39 : 1
		X_addr_2 : 2
		X_load : 3
	State 26
		tmp_58 : 1
		tmp_60 : 1
		s_6 : 1
		s_8 : 2
		s_6_cast : 2
		tmp_61 : 3
		s_7 : 2
		s_8_cast : 3
		s_2 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          | indvars_iv_next2_fu_206 |    0    |    0    |    15   |
|          |       ix_4_fu_221       |    0    |    0    |    15   |
|          |   ixstart_cast_fu_227   |    0    |    0    |    15   |
|          |       ix_5_fu_268       |    0    |    0    |    15   |
|          |     ixstart_7_fu_281    |    0    |    0    |    39   |
|          |     ixstart_8_fu_293    |    0    |    0    |    39   |
|    add   |         i_fu_312        |    0    |    0    |    15   |
|          |  indvars_iv_next_fu_318 |    0    |    0    |    15   |
|          |     ixstart_6_fu_353    |    0    |    0    |    15   |
|          |      ixstart_fu_392     |    0    |    0    |    15   |
|          |        s_6_fu_423       |    0    |    0    |    71   |
|          |        s_8_fu_429       |    0    |    0    |    44   |
|          |     s_6_cast_fu_435     |    0    |    0    |    45   |
|----------|-------------------------|---------|---------|---------|
|          |        s_5_fu_254       |    0    |    0    |    64   |
|  select  |        p_s_fu_299       |    0    |    0    |    32   |
|          |        s_2_fu_459       |    0    |    0    |    64   |
|----------|-------------------------|---------|---------|---------|
|   urem   |        grp_fu_195       |    0    |    94   |    39   |
|----------|-------------------------|---------|---------|---------|
|    mul   |       mul4_fu_333       |    0    |    0    |    51   |
|          |        mul_fu_372       |    0    |    0    |    51   |
|----------|-------------------------|---------|---------|---------|
|          |     exitcond1_fu_200    |    0    |    0    |    11   |
|   icmp   |     exitcond_fu_262     |    0    |    0    |    11   |
|          |      tmp_36_fu_275      |    0    |    0    |    18   |
|          |      tmp_38_fu_287      |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_212       |    0    |    0    |    0    |
|          |        s_4_fu_232       |    0    |    0    |    0    |
|   trunc  |      tmp_57_fu_407      |    0    |    0    |    0    |
|          |      tmp_58_fu_411      |    0    |    0    |    0    |
|          |      tmp_59_fu_415      |    0    |    0    |    0    |
|          |      tmp_60_fu_419      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_s_fu_216      |    0    |    0    |    0    |
|          |     s_4_cast_fu_250     |    0    |    0    |    0    |
|          |      tmp_34_fu_307      |    0    |    0    |    0    |
|   zext   |    zext3_cast_fu_330    |    0    |    0    |    0    |
|          |  ixstart_10_cast_fu_359 |    0    |    0    |    0    |
|          |     zext_cast_fu_369    |    0    |    0    |    0    |
|          |  ixstart_9_cast_fu_398  |    0    |    0    |    0    |
|          |     s_8_cast_fu_455     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|      tmp_52_fu_236      |    0    |    0    |    0    |
|          |      tmp_61_fu_441      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|    or    |        s_3_fu_244       |    0    |    0    |    0    |
|          |        s_7_fu_449       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|    shl   |      tmp_55_fu_324      |    0    |    0    |    0    |
|          |      tmp_53_fu_363      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|      tmp_56_fu_339      |    0    |    0    |    0    |
|          |      tmp_54_fu_378      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_29_fu_349      |    0    |    0    |    0    |
|   sext   |      tmp_28_fu_388      |    0    |    0    |    0    |
|          |      tmp_39_fu_402      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    0    |    94   |   717   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    X_addr_2_reg_539    |    7   |
|     X_addr_reg_480     |    7   |
|       b6_reg_169       |    1   |
|        i_reg_519       |    5   |
|   indvars_iv1_reg_92   |    5   |
|indvars_iv_next2_reg_470|    5   |
| indvars_iv_next_reg_524|    7   |
|   indvars_iv_reg_103   |    7   |
|      ix_1_reg_160      |    7   |
|      ix_4_reg_485      |    8   |
|      ix_5_reg_503      |    7   |
|       ix_reg_127       |    8   |
|    ixstart9_reg_149    |   32   |
| ixstart_10_cast_reg_529|   32   |
|    ixstart_4_reg_182   |   32   |
| ixstart_9_cast_reg_534 |   32   |
|  ixstart_cast_reg_490  |    7   |
|       iy_reg_115       |    5   |
|       p_s_reg_514      |   32   |
|       s_1_reg_138      |   64   |
|       s_2_reg_544      |   64   |
|       s_5_reg_495      |   64   |
|       tmp_reg_475      |    7   |
+------------------------+--------+
|          Total         |   445  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_65  |  p0  |   4  |   7  |   28   ||    21   |
| indvars_iv_reg_103 |  p0  |   2  |   7  |   14   ||    9    |
|     iy_reg_115     |  p0  |   2  |   5  |   10   ||    9    |
|     b6_reg_169     |  p0  |   2  |   1  |    2   |
|     grp_fu_195     |  p0  |   2  |   7  |   14   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   68   ||  8.4095 ||    48   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   94   |   717  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   48   |
|  Register |    -   |    -   |   445  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    8   |   539  |   765  |
+-----------+--------+--------+--------+--------+
