0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1708035182,verilog,,,,clk_wiz_0,,uvm,../../../../ECE3829-Lab3.ip_user_files/ipstatic,,,,,
C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1708035182,verilog,,C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,uvm,../../../../ECE3829-Lab3.ip_user_files/ipstatic,,,,,
C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.sim/sim_1/behav/xsim/glbl.v,1708034025,verilog,,,,glbl,,uvm,,,,,,
C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.srcs/sim_1/new/LightSensorSim.sv,1707962761,systemVerilog,,,,LightSensorSim,,uvm,../../../../ECE3829-Lab3.ip_user_files/ipstatic,,,,,
C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.srcs/sources_1/new/LightSensor.sv,1708034025,systemVerilog,,C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.srcs/sources_1/new/SevenSegmentDisplay.sv,,LightSensor,,uvm,../../../../ECE3829-Lab3.ip_user_files/ipstatic,,,,,
,,,,C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.srcs/sources_1/new/Top.sv,,SevenSegmentDisplay,,,,,,,,
,,,,,,Top,,,,,,,,
