output_buffer_ram.v,verilog,xil_defaultlib,../../../../dice.gen/sources_1/ip/output_buffer_ram/sim/output_buffer_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
