0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/dora_/project_1_test/project_1_test.srcs/sources_1/imports/Archivos_TPFinal/controlador_horizontal.vhd,1712791611,vhdl,,,,contador_horizontal,,,,,,,,
C:/Users/dora_/project_1_test/project_1_test.srcs/sources_1/imports/Archivos_TPFinal/controlador_vertical.vhd,1712791731,vhdl,,,,contador_vertical,,,,,,,,
C:/Users/dora_/project_1_test/project_1_test.srcs/sources_1/imports/Archivos_TPFinal/controlador_vga.vhd,1712791634,vhdl,,,,controlador_vga,,,,,,,,
C:/Users/dora_/project_1_test/project_1_test.srcs/sources_1/imports/Archivos_TPFinal/controlador_vga_VIO.vhd,1712705753,vhdl,,,,controlador_vga_vio,,,,,,,,
C:/Users/dora_/project_1_test/project_1_test.srcs/sources_1/imports/Archivos_TPFinal/gen_horizontal_sync.vhd,1712791643,vhdl,,,,generador_hsync,,,,,,,,
C:/Users/dora_/project_1_test/project_1_test.srcs/sources_1/imports/Archivos_TPFinal/gen_imagenes.vhd,1712791671,vhdl,,,,image_generator,,,,,,,,
C:/Users/dora_/project_1_test/project_1_test.srcs/sources_1/imports/Archivos_TPFinal/gen_pantalla_negro.vhd,1712791665,vhdl,,,,generador_blank,,,,,,,,
C:/Users/dora_/project_1_test/project_1_test.srcs/sources_1/imports/Archivos_TPFinal/gen_vertical_sync.vhd,1712791657,vhdl,,,,generador_vsync,,,,,,,,
C:/Users/dora_/project_1_test/project_1_test.srcs/sources_1/ip/vio_0_1/sim/vio_0.vhd,1713125511,vhdl,,,,vio_0,,,,,,,,
