{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1412680431332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1412680431333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 07 16:43:50 2014 " "Processing started: Tue Oct 07 16:43:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1412680431333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1412680431333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1412680431333 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1412680432442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 2 2 " "Found 2 design units, including 2 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412680432626 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU " "Found entity 2: ALU" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412680432626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412680432626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 2 2 " "Found 2 design units, including 2 entities, in source file regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/regfile_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412680432635 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegFile " "Found entity 2: RegFile" {  } { { "regfile_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/regfile_tb.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412680432635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412680432635 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1412680432749 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opval alu_tb.v(88) " "Verilog HDL Always Construct warning at alu_tb.v(88): variable \"opval\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1412680432752 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A1 alu_tb.v(88) " "Verilog HDL Always Construct warning at alu_tb.v(88): variable \"A1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1412680432753 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A2 alu_tb.v(88) " "Verilog HDL Always Construct warning at alu_tb.v(88): variable \"A2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1412680432754 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opval alu_tb.v(89) " "Verilog HDL Always Construct warning at alu_tb.v(89): variable \"opval\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1412680432755 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A1 alu_tb.v(89) " "Verilog HDL Always Construct warning at alu_tb.v(89): variable \"A1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1412680432755 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A2 alu_tb.v(89) " "Verilog HDL Always Construct warning at alu_tb.v(89): variable \"A2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1412680432756 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opval alu_tb.v(90) " "Verilog HDL Always Construct warning at alu_tb.v(90): variable \"opval\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1412680432757 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opval alu_tb.v(91) " "Verilog HDL Always Construct warning at alu_tb.v(91): variable \"opval\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1412680432758 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D alu_tb.v(87) " "Verilog HDL Always Construct warning at alu_tb.v(87): inferring latch(es) for variable \"D\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1412680432758 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu_tb.v(103) " "Verilog HDL assignment warning at alu_tb.v(103): truncated value with size 32 to match size of target (1)" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412680432759 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu_tb.v(104) " "Verilog HDL assignment warning at alu_tb.v(104): truncated value with size 32 to match size of target (1)" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412680432760 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu_tb.v(105) " "Verilog HDL assignment warning at alu_tb.v(105): truncated value with size 32 to match size of target (1)" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412680432761 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[0\] alu_tb.v(89) " "Inferred latch for \"D\[0\]\" at alu_tb.v(89)" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412680432763 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[1\] alu_tb.v(89) " "Inferred latch for \"D\[1\]\" at alu_tb.v(89)" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412680432764 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[2\] alu_tb.v(89) " "Inferred latch for \"D\[2\]\" at alu_tb.v(89)" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412680432764 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[3\] alu_tb.v(89) " "Inferred latch for \"D\[3\]\" at alu_tb.v(89)" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412680432765 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[4\] alu_tb.v(89) " "Inferred latch for \"D\[4\]\" at alu_tb.v(89)" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412680432765 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[5\] alu_tb.v(89) " "Inferred latch for \"D\[5\]\" at alu_tb.v(89)" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412680432766 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[6\] alu_tb.v(89) " "Inferred latch for \"D\[6\]\" at alu_tb.v(89)" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412680432766 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[7\] alu_tb.v(89) " "Inferred latch for \"D\[7\]\" at alu_tb.v(89)" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412680432766 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[8\] alu_tb.v(89) " "Inferred latch for \"D\[8\]\" at alu_tb.v(89)" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412680432767 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[9\] alu_tb.v(89) " "Inferred latch for \"D\[9\]\" at alu_tb.v(89)" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412680432768 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[10\] alu_tb.v(89) " "Inferred latch for \"D\[10\]\" at alu_tb.v(89)" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412680432769 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[11\] alu_tb.v(89) " "Inferred latch for \"D\[11\]\" at alu_tb.v(89)" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412680432770 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[12\] alu_tb.v(89) " "Inferred latch for \"D\[12\]\" at alu_tb.v(89)" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412680432770 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[13\] alu_tb.v(89) " "Inferred latch for \"D\[13\]\" at alu_tb.v(89)" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412680432771 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[14\] alu_tb.v(89) " "Inferred latch for \"D\[14\]\" at alu_tb.v(89)" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412680432772 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[15\] alu_tb.v(89) " "Inferred latch for \"D\[15\]\" at alu_tb.v(89)" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412680432772 "|ALU"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 78 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412680434066 "|ALU|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shiftop\[0\] " "No output dependent on input pin \"shiftop\[0\]\"" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 80 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412680434066 "|ALU|shiftop[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shiftop\[1\] " "No output dependent on input pin \"shiftop\[1\]\"" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 80 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412680434066 "|ALU|shiftop[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "amount4\[0\] " "No output dependent on input pin \"amount4\[0\]\"" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 81 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412680434066 "|ALU|amount4[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "amount4\[1\] " "No output dependent on input pin \"amount4\[1\]\"" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 81 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412680434066 "|ALU|amount4[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "amount4\[2\] " "No output dependent on input pin \"amount4\[2\]\"" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 81 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412680434066 "|ALU|amount4[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "amount4\[3\] " "No output dependent on input pin \"amount4\[3\]\"" {  } { { "alu_tb.v" "" { Text "U:/Acads 5th Sem/EE 337 Lab/project lc-3b/alu_tb.v" 81 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412680434066 "|ALU|amount4[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1412680434066 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114 " "Implemented 114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "41 " "Implemented 41 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1412680434069 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1412680434069 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1412680434069 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1412680434069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "467 " "Peak virtual memory: 467 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1412680434268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 07 16:43:54 2014 " "Processing ended: Tue Oct 07 16:43:54 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1412680434268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1412680434268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1412680434268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1412680434268 ""}
