// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Full Version"

// DATE "09/19/2022 15:54:52"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for Active-HDL (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module DE2_115 (
	CLOCK_50,
	CLOCK2_50,
	CLOCK3_50,
	ENETCLK_25,
	SMA_CLKIN,
	SMA_CLKOUT,
	LEDG,
	LEDR,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	LCD_BLON,
	LCD_DATA,
	LCD_EN,
	LCD_ON,
	LCD_RS,
	LCD_RW,
	UART_CTS,
	UART_RTS,
	UART_RXD,
	UART_TXD,
	PS2_CLK,
	PS2_DAT,
	PS2_CLK2,
	PS2_DAT2,
	SD_CLK,
	SD_CMD,
	SD_DAT,
	SD_WP_N,
	VGA_B,
	VGA_BLANK_N,
	VGA_CLK,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_SYNC_N,
	VGA_VS,
	AUD_ADCDAT,
	AUD_ADCLRCK,
	AUD_BCLK,
	AUD_DACDAT,
	AUD_DACLRCK,
	AUD_XCK,
	EEP_I2C_SCLK,
	EEP_I2C_SDAT,
	I2C_SCLK,
	I2C_SDAT,
	ENET0_GTX_CLK,
	ENET0_INT_N,
	ENET0_MDC,
	ENET0_MDIO,
	ENET0_RST_N,
	ENET0_RX_CLK,
	ENET0_RX_COL,
	ENET0_RX_CRS,
	ENET0_RX_DATA,
	ENET0_RX_DV,
	ENET0_RX_ER,
	ENET0_TX_CLK,
	ENET0_TX_DATA,
	ENET0_TX_EN,
	ENET0_TX_ER,
	ENET0_LINK100,
	ENET1_GTX_CLK,
	ENET1_INT_N,
	ENET1_MDC,
	ENET1_MDIO,
	ENET1_RST_N,
	ENET1_RX_CLK,
	ENET1_RX_COL,
	ENET1_RX_CRS,
	ENET1_RX_DATA,
	ENET1_RX_DV,
	ENET1_RX_ER,
	ENET1_TX_CLK,
	ENET1_TX_DATA,
	ENET1_TX_EN,
	ENET1_TX_ER,
	ENET1_LINK100,
	TD_CLK27,
	TD_DATA,
	TD_HS,
	TD_RESET_N,
	TD_VS,
	OTG_DATA,
	OTG_ADDR,
	OTG_CS_N,
	OTG_WR_N,
	OTG_RD_N,
	OTG_INT,
	OTG_RST_N,
	IRDA_RXD,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_DQM,
	DRAM_RAS_N,
	DRAM_WE_N,
	SRAM_ADDR,
	SRAM_CE_N,
	SRAM_DQ,
	SRAM_LB_N,
	SRAM_OE_N,
	SRAM_UB_N,
	SRAM_WE_N,
	FL_ADDR,
	FL_CE_N,
	FL_DQ,
	FL_OE_N,
	FL_RST_N,
	FL_RY,
	FL_WE_N,
	FL_WP_N,
	GPIO,
	HSMC_CLKIN_P1,
	HSMC_CLKIN_P2,
	HSMC_CLKIN0,
	HSMC_CLKOUT_P1,
	HSMC_CLKOUT_P2,
	HSMC_CLKOUT0,
	HSMC_D,
	HSMC_RX_D_P,
	HSMC_TX_D_P,
	EX_IO);
input 	reg CLOCK_50 ;
input 	reg CLOCK2_50 ;
input 	reg CLOCK3_50 ;
input 	reg ENETCLK_25 ;
input 	reg SMA_CLKIN ;
output 	reg SMA_CLKOUT ;
output 	logic [8:0] LEDG ;
output 	logic [17:0] LEDR ;
input 	logic [3:0] KEY ;
input 	logic [17:0] SW ;
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX2 ;
output 	logic [6:0] HEX3 ;
output 	logic [6:0] HEX4 ;
output 	logic [6:0] HEX5 ;
output 	logic [6:0] HEX6 ;
output 	logic [6:0] HEX7 ;
output 	reg LCD_BLON ;
inout 	logic [7:0] LCD_DATA ;
output 	reg LCD_EN ;
output 	reg LCD_ON ;
output 	reg LCD_RS ;
output 	reg LCD_RW ;
output 	reg UART_CTS ;
input 	reg UART_RTS ;
input 	reg UART_RXD ;
output 	reg UART_TXD ;
inout 	reg PS2_CLK ;
inout 	reg PS2_DAT ;
inout 	reg PS2_CLK2 ;
inout 	reg PS2_DAT2 ;
output 	reg SD_CLK ;
inout 	reg SD_CMD ;
inout 	logic [3:0] SD_DAT ;
input 	reg SD_WP_N ;
output 	logic [7:0] VGA_B ;
output 	reg VGA_BLANK_N ;
output 	reg VGA_CLK ;
output 	logic [7:0] VGA_G ;
output 	reg VGA_HS ;
output 	logic [7:0] VGA_R ;
output 	reg VGA_SYNC_N ;
output 	reg VGA_VS ;
input 	reg AUD_ADCDAT ;
inout 	reg AUD_ADCLRCK ;
inout 	reg AUD_BCLK ;
output 	reg AUD_DACDAT ;
inout 	reg AUD_DACLRCK ;
output 	reg AUD_XCK ;
output 	reg EEP_I2C_SCLK ;
inout 	reg EEP_I2C_SDAT ;
output 	reg I2C_SCLK ;
inout 	reg I2C_SDAT ;
output 	reg ENET0_GTX_CLK ;
input 	reg ENET0_INT_N ;
output 	reg ENET0_MDC ;
input 	reg ENET0_MDIO ;
output 	reg ENET0_RST_N ;
input 	reg ENET0_RX_CLK ;
input 	reg ENET0_RX_COL ;
input 	reg ENET0_RX_CRS ;
input 	logic [3:0] ENET0_RX_DATA ;
input 	reg ENET0_RX_DV ;
input 	reg ENET0_RX_ER ;
input 	reg ENET0_TX_CLK ;
output 	logic [3:0] ENET0_TX_DATA ;
output 	reg ENET0_TX_EN ;
output 	reg ENET0_TX_ER ;
input 	reg ENET0_LINK100 ;
output 	reg ENET1_GTX_CLK ;
input 	reg ENET1_INT_N ;
output 	reg ENET1_MDC ;
input 	reg ENET1_MDIO ;
output 	reg ENET1_RST_N ;
input 	reg ENET1_RX_CLK ;
input 	reg ENET1_RX_COL ;
input 	reg ENET1_RX_CRS ;
input 	logic [3:0] ENET1_RX_DATA ;
input 	reg ENET1_RX_DV ;
input 	reg ENET1_RX_ER ;
input 	reg ENET1_TX_CLK ;
output 	logic [3:0] ENET1_TX_DATA ;
output 	reg ENET1_TX_EN ;
output 	reg ENET1_TX_ER ;
input 	reg ENET1_LINK100 ;
input 	reg TD_CLK27 ;
input 	logic [7:0] TD_DATA ;
input 	reg TD_HS ;
output 	reg TD_RESET_N ;
input 	reg TD_VS ;
inout 	logic [15:0] OTG_DATA ;
output 	logic [1:0] OTG_ADDR ;
output 	reg OTG_CS_N ;
output 	reg OTG_WR_N ;
output 	reg OTG_RD_N ;
input 	reg OTG_INT ;
output 	reg OTG_RST_N ;
input 	reg IRDA_RXD ;
output 	logic [12:0] DRAM_ADDR ;
output 	logic [1:0] DRAM_BA ;
output 	reg DRAM_CAS_N ;
output 	reg DRAM_CKE ;
output 	reg DRAM_CLK ;
output 	reg DRAM_CS_N ;
inout 	logic [31:0] DRAM_DQ ;
output 	logic [3:0] DRAM_DQM ;
output 	reg DRAM_RAS_N ;
output 	reg DRAM_WE_N ;
output 	logic [19:0] SRAM_ADDR ;
output 	reg SRAM_CE_N ;
inout 	logic [15:0] SRAM_DQ ;
output 	reg SRAM_LB_N ;
output 	reg SRAM_OE_N ;
output 	reg SRAM_UB_N ;
output 	reg SRAM_WE_N ;
output 	logic [22:0] FL_ADDR ;
output 	reg FL_CE_N ;
inout 	logic [7:0] FL_DQ ;
output 	reg FL_OE_N ;
output 	reg FL_RST_N ;
input 	reg FL_RY ;
output 	reg FL_WE_N ;
output 	reg FL_WP_N ;
inout 	logic [35:0] GPIO ;
input 	reg HSMC_CLKIN_P1 ;
input 	reg HSMC_CLKIN_P2 ;
input 	reg HSMC_CLKIN0 ;
output 	reg HSMC_CLKOUT_P1 ;
output 	reg HSMC_CLKOUT_P2 ;
output 	reg HSMC_CLKOUT0 ;
inout 	logic [3:0] HSMC_D ;
input 	logic [16:0] HSMC_RX_D_P ;
output 	logic [16:0] HSMC_TX_D_P ;
inout 	logic [6:0] EX_IO ;

// Design Ports Information
// CLOCK2_50	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENETCLK_25	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SMA_CLKIN	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SMA_CLKOUT	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_BLON	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_EN	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_ON	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_RS	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_RW	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// UART_CTS	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// UART_RTS	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// UART_RXD	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// UART_TXD	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_CLK	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_WP_N	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_ADCDAT	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_XCK	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EEP_I2C_SCLK	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// I2C_SCLK	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENET0_GTX_CLK	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_INT_N	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_MDC	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_MDIO	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RST_N	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_CLK	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_COL	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_CRS	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_DATA[0]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_DATA[1]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_DATA[2]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_DATA[3]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_DV	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_ER	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_TX_CLK	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_TX_DATA[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_TX_DATA[1]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_TX_DATA[2]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_TX_DATA[3]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_TX_EN	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_TX_ER	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_LINK100	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET1_GTX_CLK	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_INT_N	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_MDC	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_MDIO	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RST_N	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_CLK	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_COL	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_CRS	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_DATA[0]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_DATA[1]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_DATA[2]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_DATA[3]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_DV	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_ER	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_TX_CLK	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_TX_DATA[0]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_TX_DATA[1]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_TX_DATA[2]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_TX_DATA[3]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_TX_EN	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_TX_ER	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_LINK100	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_CLK27	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[0]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[2]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[3]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[4]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[5]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[6]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[7]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_HS	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_RESET_N	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TD_VS	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OTG_ADDR[0]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_ADDR[1]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_CS_N	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_WR_N	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_RD_N	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_INT	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OTG_RST_N	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IRDA_RXD	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[1]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[2]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[3]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[4]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[5]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[6]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[7]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[8]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[9]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[10]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[11]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[12]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[1]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CAS_N	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CLK	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CS_N	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[0]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[1]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[2]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[3]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_RAS_N	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_WE_N	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_CE_N	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_LB_N	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_OE_N	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_UB_N	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_WE_N	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[0]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[1]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[2]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[4]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[5]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[6]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[7]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[8]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[9]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[10]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[11]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[12]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[13]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[14]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[15]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[16]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[17]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[18]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[19]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[20]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[21]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[22]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_CE_N	=>  Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_OE_N	=>  Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_RST_N	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_RY	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FL_WE_N	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_WP_N	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HSMC_CLKIN_P1	=>  Location: PIN_J27,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_CLKIN_P2	=>  Location: PIN_Y27,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_CLKIN0	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HSMC_CLKOUT_P1	=>  Location: PIN_G23,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_CLKOUT_P2	=>  Location: PIN_V23,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_CLKOUT0	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_P[0]	=>  Location: PIN_F24,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[1]	=>  Location: PIN_D26,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[2]	=>  Location: PIN_F26,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[3]	=>  Location: PIN_G25,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[4]	=>  Location: PIN_H25,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[5]	=>  Location: PIN_K25,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[6]	=>  Location: PIN_L23,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[7]	=>  Location: PIN_M25,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[8]	=>  Location: PIN_R25,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[9]	=>  Location: PIN_T25,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[10]	=>  Location: PIN_U25,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[11]	=>  Location: PIN_L21,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[12]	=>  Location: PIN_N25,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[13]	=>  Location: PIN_P25,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[14]	=>  Location: PIN_P21,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[15]	=>  Location: PIN_R22,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[16]	=>  Location: PIN_T21,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_TX_D_P[0]	=>  Location: PIN_D27,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[1]	=>  Location: PIN_E27,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[2]	=>  Location: PIN_F27,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[3]	=>  Location: PIN_G27,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[4]	=>  Location: PIN_K27,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[5]	=>  Location: PIN_M27,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[6]	=>  Location: PIN_K21,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[7]	=>  Location: PIN_H23,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[8]	=>  Location: PIN_J23,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[9]	=>  Location: PIN_P27,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[10]	=>  Location: PIN_J25,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[11]	=>  Location: PIN_L27,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[12]	=>  Location: PIN_V25,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[13]	=>  Location: PIN_R27,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[14]	=>  Location: PIN_U27,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[15]	=>  Location: PIN_V27,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[16]	=>  Location: PIN_U22,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// LCD_DATA[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[1]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[3]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[5]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[6]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[7]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS2_CLK	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS2_DAT	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS2_CLK2	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS2_DAT2	=>  Location: PIN_F5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_CMD	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_DAT[0]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_DAT[1]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_DAT[2]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_DAT[3]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_ADCLRCK	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_BCLK	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_DACLRCK	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EEP_I2C_SDAT	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// I2C_SDAT	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[0]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[1]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[2]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[3]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[4]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[5]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[6]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[7]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[8]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[9]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[10]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[11]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[12]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[13]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[14]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[15]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[0]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[1]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[2]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[3]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[4]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[5]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[6]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[7]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[8]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[9]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[11]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[12]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[13]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[14]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[15]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[16]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[17]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[18]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[19]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[20]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[21]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[22]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[23]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[24]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[25]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[26]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[27]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[28]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[29]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[30]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[31]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[0]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[2]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[3]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[4]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[5]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[6]	=>  Location: PIN_AH6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[7]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[8]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[9]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[10]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[11]	=>  Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[12]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[13]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[14]	=>  Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[15]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[0]	=>  Location: PIN_AH8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[1]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[2]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[3]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[4]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[5]	=>  Location: PIN_AG11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[6]	=>  Location: PIN_AH11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[7]	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[0]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[1]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[3]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[4]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[5]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[7]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[8]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[9]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[10]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[11]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[12]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[13]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[14]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[15]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[16]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[17]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[18]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[19]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[20]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[21]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[22]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[23]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[24]	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[25]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[26]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[27]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[28]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[29]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[30]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[31]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[32]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[33]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[34]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[35]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HSMC_D[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_D[1]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_D[2]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_D[3]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_IO[0]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[3]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[4]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[5]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[6]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKIN_P1(n)	=>  Location: PIN_J28,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_CLKIN_P2(n)	=>  Location: PIN_Y28,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_CLKOUT_P1(n)	=>  Location: PIN_G24,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_CLKOUT_P2(n)	=>  Location: PIN_V24,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_RX_D_P[0](n)	=>  Location: PIN_F25,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[1](n)	=>  Location: PIN_C27,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[2](n)	=>  Location: PIN_E26,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[3](n)	=>  Location: PIN_G26,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[4](n)	=>  Location: PIN_H26,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[5](n)	=>  Location: PIN_K26,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[6](n)	=>  Location: PIN_L24,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[7](n)	=>  Location: PIN_M26,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[8](n)	=>  Location: PIN_R26,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[9](n)	=>  Location: PIN_T26,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[10](n)	=>  Location: PIN_U26,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[11](n)	=>  Location: PIN_L22,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[12](n)	=>  Location: PIN_N26,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[13](n)	=>  Location: PIN_P26,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[14](n)	=>  Location: PIN_R21,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[15](n)	=>  Location: PIN_R23,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[16](n)	=>  Location: PIN_T22,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_TX_D_P[0](n)	=>  Location: PIN_D28,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[1](n)	=>  Location: PIN_E28,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[2](n)	=>  Location: PIN_F28,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[3](n)	=>  Location: PIN_G28,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[4](n)	=>  Location: PIN_K28,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[5](n)	=>  Location: PIN_M28,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[6](n)	=>  Location: PIN_K22,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[7](n)	=>  Location: PIN_H24,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[8](n)	=>  Location: PIN_J24,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[9](n)	=>  Location: PIN_P28,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[10](n)	=>  Location: PIN_J26,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[11](n)	=>  Location: PIN_L28,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[12](n)	=>  Location: PIN_V26,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[13](n)	=>  Location: PIN_R28,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[14](n)	=>  Location: PIN_U28,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[15](n)	=>  Location: PIN_V28,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[16](n)	=>  Location: PIN_V22,	 I/O Standard: LVDS,	 Current Strength: Maximum Current


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("DE2_115_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \HSMC_CLKIN_P1(n)~padout ;
wire \HSMC_CLKIN_P2(n)~padout ;
wire \HSMC_RX_D_P[0](n)~padout ;
wire \HSMC_RX_D_P[1](n)~padout ;
wire \HSMC_RX_D_P[2](n)~padout ;
wire \HSMC_RX_D_P[3](n)~padout ;
wire \HSMC_RX_D_P[4](n)~padout ;
wire \HSMC_RX_D_P[5](n)~padout ;
wire \HSMC_RX_D_P[6](n)~padout ;
wire \HSMC_RX_D_P[7](n)~padout ;
wire \HSMC_RX_D_P[8](n)~padout ;
wire \HSMC_RX_D_P[9](n)~padout ;
wire \HSMC_RX_D_P[10](n)~padout ;
wire \HSMC_RX_D_P[11](n)~padout ;
wire \HSMC_RX_D_P[12](n)~padout ;
wire \HSMC_RX_D_P[13](n)~padout ;
wire \HSMC_RX_D_P[14](n)~padout ;
wire \HSMC_RX_D_P[15](n)~padout ;
wire \HSMC_RX_D_P[16](n)~padout ;
wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \ENETCLK_25~input_o ;
wire \SMA_CLKIN~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \UART_RTS~input_o ;
wire \UART_RXD~input_o ;
wire \SD_WP_N~input_o ;
wire \AUD_ADCDAT~input_o ;
wire \ENET0_INT_N~input_o ;
wire \ENET0_MDIO~input_o ;
wire \ENET0_RX_CLK~input_o ;
wire \ENET0_RX_COL~input_o ;
wire \ENET0_RX_CRS~input_o ;
wire \ENET0_RX_DATA[0]~input_o ;
wire \ENET0_RX_DATA[1]~input_o ;
wire \ENET0_RX_DATA[2]~input_o ;
wire \ENET0_RX_DATA[3]~input_o ;
wire \ENET0_RX_DV~input_o ;
wire \ENET0_RX_ER~input_o ;
wire \ENET0_TX_CLK~input_o ;
wire \ENET0_LINK100~input_o ;
wire \ENET1_INT_N~input_o ;
wire \ENET1_MDIO~input_o ;
wire \ENET1_RX_CLK~input_o ;
wire \ENET1_RX_COL~input_o ;
wire \ENET1_RX_CRS~input_o ;
wire \ENET1_RX_DATA[0]~input_o ;
wire \ENET1_RX_DATA[1]~input_o ;
wire \ENET1_RX_DATA[2]~input_o ;
wire \ENET1_RX_DATA[3]~input_o ;
wire \ENET1_RX_DV~input_o ;
wire \ENET1_RX_ER~input_o ;
wire \ENET1_TX_CLK~input_o ;
wire \ENET1_LINK100~input_o ;
wire \TD_CLK27~input_o ;
wire \TD_DATA[0]~input_o ;
wire \TD_DATA[1]~input_o ;
wire \TD_DATA[2]~input_o ;
wire \TD_DATA[3]~input_o ;
wire \TD_DATA[4]~input_o ;
wire \TD_DATA[5]~input_o ;
wire \TD_DATA[6]~input_o ;
wire \TD_DATA[7]~input_o ;
wire \TD_HS~input_o ;
wire \TD_VS~input_o ;
wire \OTG_INT~input_o ;
wire \IRDA_RXD~input_o ;
wire \FL_RY~input_o ;
wire \HSMC_CLKIN_P1~input_o ;
wire \HSMC_CLKIN_P2~input_o ;
wire \HSMC_CLKIN0~input_o ;
wire \HSMC_RX_D_P[0]~input_o ;
wire \HSMC_RX_D_P[1]~input_o ;
wire \HSMC_RX_D_P[2]~input_o ;
wire \HSMC_RX_D_P[3]~input_o ;
wire \HSMC_RX_D_P[4]~input_o ;
wire \HSMC_RX_D_P[5]~input_o ;
wire \HSMC_RX_D_P[6]~input_o ;
wire \HSMC_RX_D_P[7]~input_o ;
wire \HSMC_RX_D_P[8]~input_o ;
wire \HSMC_RX_D_P[9]~input_o ;
wire \HSMC_RX_D_P[10]~input_o ;
wire \HSMC_RX_D_P[11]~input_o ;
wire \HSMC_RX_D_P[12]~input_o ;
wire \HSMC_RX_D_P[13]~input_o ;
wire \HSMC_RX_D_P[14]~input_o ;
wire \HSMC_RX_D_P[15]~input_o ;
wire \HSMC_RX_D_P[16]~input_o ;
wire \LCD_DATA[0]~input_o ;
wire \LCD_DATA[1]~input_o ;
wire \LCD_DATA[2]~input_o ;
wire \LCD_DATA[3]~input_o ;
wire \LCD_DATA[4]~input_o ;
wire \LCD_DATA[5]~input_o ;
wire \LCD_DATA[6]~input_o ;
wire \LCD_DATA[7]~input_o ;
wire \PS2_CLK~input_o ;
wire \PS2_DAT~input_o ;
wire \PS2_CLK2~input_o ;
wire \PS2_DAT2~input_o ;
wire \SD_CMD~input_o ;
wire \SD_DAT[0]~input_o ;
wire \SD_DAT[1]~input_o ;
wire \SD_DAT[2]~input_o ;
wire \SD_DAT[3]~input_o ;
wire \AUD_ADCLRCK~input_o ;
wire \AUD_BCLK~input_o ;
wire \AUD_DACLRCK~input_o ;
wire \EEP_I2C_SDAT~input_o ;
wire \I2C_SDAT~input_o ;
wire \OTG_DATA[0]~input_o ;
wire \OTG_DATA[1]~input_o ;
wire \OTG_DATA[2]~input_o ;
wire \OTG_DATA[3]~input_o ;
wire \OTG_DATA[4]~input_o ;
wire \OTG_DATA[5]~input_o ;
wire \OTG_DATA[6]~input_o ;
wire \OTG_DATA[7]~input_o ;
wire \OTG_DATA[8]~input_o ;
wire \OTG_DATA[9]~input_o ;
wire \OTG_DATA[10]~input_o ;
wire \OTG_DATA[11]~input_o ;
wire \OTG_DATA[12]~input_o ;
wire \OTG_DATA[13]~input_o ;
wire \OTG_DATA[14]~input_o ;
wire \OTG_DATA[15]~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \DRAM_DQ[16]~input_o ;
wire \DRAM_DQ[17]~input_o ;
wire \DRAM_DQ[18]~input_o ;
wire \DRAM_DQ[19]~input_o ;
wire \DRAM_DQ[20]~input_o ;
wire \DRAM_DQ[21]~input_o ;
wire \DRAM_DQ[22]~input_o ;
wire \DRAM_DQ[23]~input_o ;
wire \DRAM_DQ[24]~input_o ;
wire \DRAM_DQ[25]~input_o ;
wire \DRAM_DQ[26]~input_o ;
wire \DRAM_DQ[27]~input_o ;
wire \DRAM_DQ[28]~input_o ;
wire \DRAM_DQ[29]~input_o ;
wire \DRAM_DQ[30]~input_o ;
wire \DRAM_DQ[31]~input_o ;
wire \SRAM_DQ[0]~input_o ;
wire \SRAM_DQ[1]~input_o ;
wire \SRAM_DQ[2]~input_o ;
wire \SRAM_DQ[3]~input_o ;
wire \SRAM_DQ[4]~input_o ;
wire \SRAM_DQ[5]~input_o ;
wire \SRAM_DQ[6]~input_o ;
wire \SRAM_DQ[7]~input_o ;
wire \SRAM_DQ[8]~input_o ;
wire \SRAM_DQ[9]~input_o ;
wire \SRAM_DQ[10]~input_o ;
wire \SRAM_DQ[11]~input_o ;
wire \SRAM_DQ[12]~input_o ;
wire \SRAM_DQ[13]~input_o ;
wire \SRAM_DQ[14]~input_o ;
wire \SRAM_DQ[15]~input_o ;
wire \FL_DQ[0]~input_o ;
wire \FL_DQ[1]~input_o ;
wire \FL_DQ[2]~input_o ;
wire \FL_DQ[3]~input_o ;
wire \FL_DQ[4]~input_o ;
wire \FL_DQ[5]~input_o ;
wire \FL_DQ[6]~input_o ;
wire \FL_DQ[7]~input_o ;
wire \GPIO[0]~input_o ;
wire \GPIO[1]~input_o ;
wire \GPIO[2]~input_o ;
wire \GPIO[3]~input_o ;
wire \GPIO[4]~input_o ;
wire \GPIO[5]~input_o ;
wire \GPIO[6]~input_o ;
wire \GPIO[7]~input_o ;
wire \GPIO[8]~input_o ;
wire \GPIO[9]~input_o ;
wire \GPIO[10]~input_o ;
wire \GPIO[11]~input_o ;
wire \GPIO[12]~input_o ;
wire \GPIO[13]~input_o ;
wire \GPIO[14]~input_o ;
wire \GPIO[15]~input_o ;
wire \GPIO[16]~input_o ;
wire \GPIO[17]~input_o ;
wire \GPIO[18]~input_o ;
wire \GPIO[19]~input_o ;
wire \GPIO[20]~input_o ;
wire \GPIO[21]~input_o ;
wire \GPIO[22]~input_o ;
wire \GPIO[23]~input_o ;
wire \GPIO[24]~input_o ;
wire \GPIO[25]~input_o ;
wire \GPIO[26]~input_o ;
wire \GPIO[27]~input_o ;
wire \GPIO[28]~input_o ;
wire \GPIO[29]~input_o ;
wire \GPIO[30]~input_o ;
wire \GPIO[31]~input_o ;
wire \GPIO[32]~input_o ;
wire \GPIO[33]~input_o ;
wire \GPIO[34]~input_o ;
wire \GPIO[35]~input_o ;
wire \HSMC_D[0]~input_o ;
wire \HSMC_D[1]~input_o ;
wire \HSMC_D[2]~input_o ;
wire \HSMC_D[3]~input_o ;
wire \EX_IO[0]~input_o ;
wire \EX_IO[1]~input_o ;
wire \EX_IO[2]~input_o ;
wire \EX_IO[3]~input_o ;
wire \EX_IO[4]~input_o ;
wire \EX_IO[5]~input_o ;
wire \EX_IO[6]~input_o ;
wire \LCD_DATA[0]~output_o ;
wire \LCD_DATA[1]~output_o ;
wire \LCD_DATA[2]~output_o ;
wire \LCD_DATA[3]~output_o ;
wire \LCD_DATA[4]~output_o ;
wire \LCD_DATA[5]~output_o ;
wire \LCD_DATA[6]~output_o ;
wire \LCD_DATA[7]~output_o ;
wire \PS2_CLK~output_o ;
wire \PS2_DAT~output_o ;
wire \PS2_CLK2~output_o ;
wire \PS2_DAT2~output_o ;
wire \SD_CMD~output_o ;
wire \SD_DAT[0]~output_o ;
wire \SD_DAT[1]~output_o ;
wire \SD_DAT[2]~output_o ;
wire \SD_DAT[3]~output_o ;
wire \AUD_ADCLRCK~output_o ;
wire \AUD_BCLK~output_o ;
wire \AUD_DACLRCK~output_o ;
wire \EEP_I2C_SDAT~output_o ;
wire \I2C_SDAT~output_o ;
wire \OTG_DATA[0]~output_o ;
wire \OTG_DATA[1]~output_o ;
wire \OTG_DATA[2]~output_o ;
wire \OTG_DATA[3]~output_o ;
wire \OTG_DATA[4]~output_o ;
wire \OTG_DATA[5]~output_o ;
wire \OTG_DATA[6]~output_o ;
wire \OTG_DATA[7]~output_o ;
wire \OTG_DATA[8]~output_o ;
wire \OTG_DATA[9]~output_o ;
wire \OTG_DATA[10]~output_o ;
wire \OTG_DATA[11]~output_o ;
wire \OTG_DATA[12]~output_o ;
wire \OTG_DATA[13]~output_o ;
wire \OTG_DATA[14]~output_o ;
wire \OTG_DATA[15]~output_o ;
wire \DRAM_DQ[0]~output_o ;
wire \DRAM_DQ[1]~output_o ;
wire \DRAM_DQ[2]~output_o ;
wire \DRAM_DQ[3]~output_o ;
wire \DRAM_DQ[4]~output_o ;
wire \DRAM_DQ[5]~output_o ;
wire \DRAM_DQ[6]~output_o ;
wire \DRAM_DQ[7]~output_o ;
wire \DRAM_DQ[8]~output_o ;
wire \DRAM_DQ[9]~output_o ;
wire \DRAM_DQ[10]~output_o ;
wire \DRAM_DQ[11]~output_o ;
wire \DRAM_DQ[12]~output_o ;
wire \DRAM_DQ[13]~output_o ;
wire \DRAM_DQ[14]~output_o ;
wire \DRAM_DQ[15]~output_o ;
wire \DRAM_DQ[16]~output_o ;
wire \DRAM_DQ[17]~output_o ;
wire \DRAM_DQ[18]~output_o ;
wire \DRAM_DQ[19]~output_o ;
wire \DRAM_DQ[20]~output_o ;
wire \DRAM_DQ[21]~output_o ;
wire \DRAM_DQ[22]~output_o ;
wire \DRAM_DQ[23]~output_o ;
wire \DRAM_DQ[24]~output_o ;
wire \DRAM_DQ[25]~output_o ;
wire \DRAM_DQ[26]~output_o ;
wire \DRAM_DQ[27]~output_o ;
wire \DRAM_DQ[28]~output_o ;
wire \DRAM_DQ[29]~output_o ;
wire \DRAM_DQ[30]~output_o ;
wire \DRAM_DQ[31]~output_o ;
wire \SRAM_DQ[0]~output_o ;
wire \SRAM_DQ[1]~output_o ;
wire \SRAM_DQ[2]~output_o ;
wire \SRAM_DQ[3]~output_o ;
wire \SRAM_DQ[4]~output_o ;
wire \SRAM_DQ[5]~output_o ;
wire \SRAM_DQ[6]~output_o ;
wire \SRAM_DQ[7]~output_o ;
wire \SRAM_DQ[8]~output_o ;
wire \SRAM_DQ[9]~output_o ;
wire \SRAM_DQ[10]~output_o ;
wire \SRAM_DQ[11]~output_o ;
wire \SRAM_DQ[12]~output_o ;
wire \SRAM_DQ[13]~output_o ;
wire \SRAM_DQ[14]~output_o ;
wire \SRAM_DQ[15]~output_o ;
wire \FL_DQ[0]~output_o ;
wire \FL_DQ[1]~output_o ;
wire \FL_DQ[2]~output_o ;
wire \FL_DQ[3]~output_o ;
wire \FL_DQ[4]~output_o ;
wire \FL_DQ[5]~output_o ;
wire \FL_DQ[6]~output_o ;
wire \FL_DQ[7]~output_o ;
wire \GPIO[0]~output_o ;
wire \GPIO[1]~output_o ;
wire \GPIO[2]~output_o ;
wire \GPIO[3]~output_o ;
wire \GPIO[4]~output_o ;
wire \GPIO[5]~output_o ;
wire \GPIO[6]~output_o ;
wire \GPIO[7]~output_o ;
wire \GPIO[8]~output_o ;
wire \GPIO[9]~output_o ;
wire \GPIO[10]~output_o ;
wire \GPIO[11]~output_o ;
wire \GPIO[12]~output_o ;
wire \GPIO[13]~output_o ;
wire \GPIO[14]~output_o ;
wire \GPIO[15]~output_o ;
wire \GPIO[16]~output_o ;
wire \GPIO[17]~output_o ;
wire \GPIO[18]~output_o ;
wire \GPIO[19]~output_o ;
wire \GPIO[20]~output_o ;
wire \GPIO[21]~output_o ;
wire \GPIO[22]~output_o ;
wire \GPIO[23]~output_o ;
wire \GPIO[24]~output_o ;
wire \GPIO[25]~output_o ;
wire \GPIO[26]~output_o ;
wire \GPIO[27]~output_o ;
wire \GPIO[28]~output_o ;
wire \GPIO[29]~output_o ;
wire \GPIO[30]~output_o ;
wire \GPIO[31]~output_o ;
wire \GPIO[32]~output_o ;
wire \GPIO[33]~output_o ;
wire \GPIO[34]~output_o ;
wire \GPIO[35]~output_o ;
wire \HSMC_D[0]~output_o ;
wire \HSMC_D[1]~output_o ;
wire \HSMC_D[2]~output_o ;
wire \HSMC_D[3]~output_o ;
wire \EX_IO[0]~output_o ;
wire \EX_IO[1]~output_o ;
wire \EX_IO[2]~output_o ;
wire \EX_IO[3]~output_o ;
wire \EX_IO[4]~output_o ;
wire \EX_IO[5]~output_o ;
wire \EX_IO[6]~output_o ;
wire \SMA_CLKOUT~output_o ;
wire \LEDG[0]~output_o ;
wire \LEDG[1]~output_o ;
wire \LEDG[2]~output_o ;
wire \LEDG[3]~output_o ;
wire \LEDG[4]~output_o ;
wire \LEDG[5]~output_o ;
wire \LEDG[6]~output_o ;
wire \LEDG[7]~output_o ;
wire \LEDG[8]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \LEDR[10]~output_o ;
wire \LEDR[11]~output_o ;
wire \LEDR[12]~output_o ;
wire \LEDR[13]~output_o ;
wire \LEDR[14]~output_o ;
wire \LEDR[15]~output_o ;
wire \LEDR[16]~output_o ;
wire \LEDR[17]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \LCD_BLON~output_o ;
wire \LCD_EN~output_o ;
wire \LCD_ON~output_o ;
wire \LCD_RS~output_o ;
wire \LCD_RW~output_o ;
wire \UART_CTS~output_o ;
wire \UART_TXD~output_o ;
wire \SD_CLK~output_o ;
wire \VGA_B[0]~output_o ;
wire \VGA_B[1]~output_o ;
wire \VGA_B[2]~output_o ;
wire \VGA_B[3]~output_o ;
wire \VGA_B[4]~output_o ;
wire \VGA_B[5]~output_o ;
wire \VGA_B[6]~output_o ;
wire \VGA_B[7]~output_o ;
wire \VGA_BLANK_N~output_o ;
wire \VGA_CLK~output_o ;
wire \VGA_G[0]~output_o ;
wire \VGA_G[1]~output_o ;
wire \VGA_G[2]~output_o ;
wire \VGA_G[3]~output_o ;
wire \VGA_G[4]~output_o ;
wire \VGA_G[5]~output_o ;
wire \VGA_G[6]~output_o ;
wire \VGA_G[7]~output_o ;
wire \VGA_HS~output_o ;
wire \VGA_R[0]~output_o ;
wire \VGA_R[1]~output_o ;
wire \VGA_R[2]~output_o ;
wire \VGA_R[3]~output_o ;
wire \VGA_R[4]~output_o ;
wire \VGA_R[5]~output_o ;
wire \VGA_R[6]~output_o ;
wire \VGA_R[7]~output_o ;
wire \VGA_SYNC_N~output_o ;
wire \VGA_VS~output_o ;
wire \AUD_DACDAT~output_o ;
wire \AUD_XCK~output_o ;
wire \EEP_I2C_SCLK~output_o ;
wire \I2C_SCLK~output_o ;
wire \ENET0_GTX_CLK~output_o ;
wire \ENET0_MDC~output_o ;
wire \ENET0_RST_N~output_o ;
wire \ENET0_TX_DATA[0]~output_o ;
wire \ENET0_TX_DATA[1]~output_o ;
wire \ENET0_TX_DATA[2]~output_o ;
wire \ENET0_TX_DATA[3]~output_o ;
wire \ENET0_TX_EN~output_o ;
wire \ENET0_TX_ER~output_o ;
wire \ENET1_GTX_CLK~output_o ;
wire \ENET1_MDC~output_o ;
wire \ENET1_RST_N~output_o ;
wire \ENET1_TX_DATA[0]~output_o ;
wire \ENET1_TX_DATA[1]~output_o ;
wire \ENET1_TX_DATA[2]~output_o ;
wire \ENET1_TX_DATA[3]~output_o ;
wire \ENET1_TX_EN~output_o ;
wire \ENET1_TX_ER~output_o ;
wire \TD_RESET_N~output_o ;
wire \OTG_ADDR[0]~output_o ;
wire \OTG_ADDR[1]~output_o ;
wire \OTG_CS_N~output_o ;
wire \OTG_WR_N~output_o ;
wire \OTG_RD_N~output_o ;
wire \OTG_RST_N~output_o ;
wire \DRAM_ADDR[0]~output_o ;
wire \DRAM_ADDR[1]~output_o ;
wire \DRAM_ADDR[2]~output_o ;
wire \DRAM_ADDR[3]~output_o ;
wire \DRAM_ADDR[4]~output_o ;
wire \DRAM_ADDR[5]~output_o ;
wire \DRAM_ADDR[6]~output_o ;
wire \DRAM_ADDR[7]~output_o ;
wire \DRAM_ADDR[8]~output_o ;
wire \DRAM_ADDR[9]~output_o ;
wire \DRAM_ADDR[10]~output_o ;
wire \DRAM_ADDR[11]~output_o ;
wire \DRAM_ADDR[12]~output_o ;
wire \DRAM_BA[0]~output_o ;
wire \DRAM_BA[1]~output_o ;
wire \DRAM_CAS_N~output_o ;
wire \DRAM_CKE~output_o ;
wire \DRAM_CLK~output_o ;
wire \DRAM_CS_N~output_o ;
wire \DRAM_DQM[0]~output_o ;
wire \DRAM_DQM[1]~output_o ;
wire \DRAM_DQM[2]~output_o ;
wire \DRAM_DQM[3]~output_o ;
wire \DRAM_RAS_N~output_o ;
wire \DRAM_WE_N~output_o ;
wire \SRAM_ADDR[0]~output_o ;
wire \SRAM_ADDR[1]~output_o ;
wire \SRAM_ADDR[2]~output_o ;
wire \SRAM_ADDR[3]~output_o ;
wire \SRAM_ADDR[4]~output_o ;
wire \SRAM_ADDR[5]~output_o ;
wire \SRAM_ADDR[6]~output_o ;
wire \SRAM_ADDR[7]~output_o ;
wire \SRAM_ADDR[8]~output_o ;
wire \SRAM_ADDR[9]~output_o ;
wire \SRAM_ADDR[10]~output_o ;
wire \SRAM_ADDR[11]~output_o ;
wire \SRAM_ADDR[12]~output_o ;
wire \SRAM_ADDR[13]~output_o ;
wire \SRAM_ADDR[14]~output_o ;
wire \SRAM_ADDR[15]~output_o ;
wire \SRAM_ADDR[16]~output_o ;
wire \SRAM_ADDR[17]~output_o ;
wire \SRAM_ADDR[18]~output_o ;
wire \SRAM_ADDR[19]~output_o ;
wire \SRAM_CE_N~output_o ;
wire \SRAM_LB_N~output_o ;
wire \SRAM_OE_N~output_o ;
wire \SRAM_UB_N~output_o ;
wire \SRAM_WE_N~output_o ;
wire \FL_ADDR[0]~output_o ;
wire \FL_ADDR[1]~output_o ;
wire \FL_ADDR[2]~output_o ;
wire \FL_ADDR[3]~output_o ;
wire \FL_ADDR[4]~output_o ;
wire \FL_ADDR[5]~output_o ;
wire \FL_ADDR[6]~output_o ;
wire \FL_ADDR[7]~output_o ;
wire \FL_ADDR[8]~output_o ;
wire \FL_ADDR[9]~output_o ;
wire \FL_ADDR[10]~output_o ;
wire \FL_ADDR[11]~output_o ;
wire \FL_ADDR[12]~output_o ;
wire \FL_ADDR[13]~output_o ;
wire \FL_ADDR[14]~output_o ;
wire \FL_ADDR[15]~output_o ;
wire \FL_ADDR[16]~output_o ;
wire \FL_ADDR[17]~output_o ;
wire \FL_ADDR[18]~output_o ;
wire \FL_ADDR[19]~output_o ;
wire \FL_ADDR[20]~output_o ;
wire \FL_ADDR[21]~output_o ;
wire \FL_ADDR[22]~output_o ;
wire \FL_CE_N~output_o ;
wire \FL_OE_N~output_o ;
wire \FL_RST_N~output_o ;
wire \FL_WE_N~output_o ;
wire \FL_WP_N~output_o ;
wire \HSMC_CLKOUT_P1~output_o ;
wire \HSMC_CLKOUT_P1~0 ;
wire \HSMC_CLKOUT_P2~output_o ;
wire \HSMC_CLKOUT_P2~0 ;
wire \HSMC_CLKOUT0~output_o ;
wire \HSMC_TX_D_P[0]~output_o ;
wire \HSMC_TX_D_P[0]~0 ;
wire \HSMC_TX_D_P[1]~output_o ;
wire \HSMC_TX_D_P[1]~1 ;
wire \HSMC_TX_D_P[2]~output_o ;
wire \HSMC_TX_D_P[2]~2 ;
wire \HSMC_TX_D_P[3]~output_o ;
wire \HSMC_TX_D_P[3]~3 ;
wire \HSMC_TX_D_P[4]~output_o ;
wire \HSMC_TX_D_P[4]~4 ;
wire \HSMC_TX_D_P[5]~output_o ;
wire \HSMC_TX_D_P[5]~5 ;
wire \HSMC_TX_D_P[6]~output_o ;
wire \HSMC_TX_D_P[6]~6 ;
wire \HSMC_TX_D_P[7]~output_o ;
wire \HSMC_TX_D_P[7]~7 ;
wire \HSMC_TX_D_P[8]~output_o ;
wire \HSMC_TX_D_P[8]~8 ;
wire \HSMC_TX_D_P[9]~output_o ;
wire \HSMC_TX_D_P[9]~9 ;
wire \HSMC_TX_D_P[10]~output_o ;
wire \HSMC_TX_D_P[10]~10 ;
wire \HSMC_TX_D_P[11]~output_o ;
wire \HSMC_TX_D_P[11]~11 ;
wire \HSMC_TX_D_P[12]~output_o ;
wire \HSMC_TX_D_P[12]~12 ;
wire \HSMC_TX_D_P[13]~output_o ;
wire \HSMC_TX_D_P[13]~13 ;
wire \HSMC_TX_D_P[14]~output_o ;
wire \HSMC_TX_D_P[14]~14 ;
wire \HSMC_TX_D_P[15]~output_o ;
wire \HSMC_TX_D_P[15]~15 ;
wire \HSMC_TX_D_P[16]~output_o ;
wire \HSMC_TX_D_P[16]~16 ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \top0|count_r[0]~27_combout ;
wire \KEY[1]~input_o ;
wire \KEY[0]~input_o ;
wire \deb0|counter_w[0]~2_combout ;
wire \deb0|counter_w[1]~1_combout ;
wire \deb0|always0~0_combout ;
wire \deb0|counter_w[2]~0_combout ;
wire \deb0|o_debounced_w~0_combout ;
wire \deb0|o_debounced_r~q ;
wire \deb0|neg_w~combout ;
wire \deb0|neg_r~q ;
wire \top0|count_r[18]~75_combout ;
wire \top0|count_r[0]~28 ;
wire \top0|count_r[1]~29_combout ;
wire \~GND~combout ;
wire \top0|count_r[1]~30 ;
wire \top0|count_r[2]~31_combout ;
wire \top0|count_r[2]~32 ;
wire \top0|count_r[3]~33_combout ;
wire \top0|count_r[3]~34 ;
wire \top0|count_r[4]~35_combout ;
wire \top0|count_r[4]~36 ;
wire \top0|count_r[5]~37_combout ;
wire \top0|count_r[5]~38 ;
wire \top0|count_r[6]~39_combout ;
wire \top0|count_r[6]~40 ;
wire \top0|count_r[7]~41_combout ;
wire \top0|count_r[7]~42 ;
wire \top0|count_r[8]~43_combout ;
wire \top0|count_r[8]~44 ;
wire \top0|count_r[9]~45_combout ;
wire \top0|count_r[9]~46 ;
wire \top0|count_r[10]~47_combout ;
wire \top0|count_r[10]~48 ;
wire \top0|count_r[11]~49_combout ;
wire \top0|count_r[11]~50 ;
wire \top0|count_r[12]~51_combout ;
wire \top0|count_r[12]~52 ;
wire \top0|count_r[13]~53_combout ;
wire \top0|count_r[13]~54 ;
wire \top0|count_r[14]~55_combout ;
wire \top0|count_r[14]~56 ;
wire \top0|count_r[15]~57_combout ;
wire \top0|count_r[15]~58 ;
wire \top0|count_r[16]~59_combout ;
wire \top0|count_r[16]~60 ;
wire \top0|count_r[17]~61_combout ;
wire \top0|count_r[17]~62 ;
wire \top0|count_r[18]~63_combout ;
wire \top0|count_r[18]~64 ;
wire \top0|count_r[19]~65_combout ;
wire \top0|count_r[19]~66 ;
wire \top0|count_r[20]~67_combout ;
wire \top0|count_r[20]~68 ;
wire \top0|count_r[21]~69_combout ;
wire \top0|count_r[21]~70 ;
wire \top0|count_r[22]~71_combout ;
wire \top0|count_r[22]~72 ;
wire \top0|count_r[23]~73_combout ;
wire \top0|count_r[23]~74 ;
wire \top0|count_r[24]~76_combout ;
wire \top0|count_r[24]~77 ;
wire \top0|count_r[25]~78_combout ;
wire \top0|count_r[25]~79 ;
wire \top0|count_r[26]~80_combout ;
wire \top0|o_last_num_r[0]~0_combout ;
wire \top0|state_w~0_combout ;
wire \top0|state_r~q ;
wire \top0|seed_r[3]~1_combout ;
wire \top0|seed_r[2]~feeder_combout ;
wire \top0|seed_r[1]~0_combout ;
wire \top0|seed_r[1]~feeder_combout ;
wire \top0|seed_r[0]~feeder_combout ;
wire \top0|o_random_out_w~3_combout ;
wire \top0|seed_r[3]~_wirecell_combout ;
wire \top0|o_random_out_r[1]~0_combout ;
wire \top0|o_random_out_r[1]~1_combout ;
wire \top0|o_random_out_r[1]~2_combout ;
wire \top0|o_random_out_r[1]~8_combout ;
wire \top0|o_random_out_r[1]~7_combout ;
wire \top0|o_random_out_r[1]~9_combout ;
wire \top0|o_random_out_r[1]~3_combout ;
wire \top0|o_random_out_r[1]~5_combout ;
wire \top0|o_random_out_r[1]~4_combout ;
wire \top0|o_random_out_r[1]~6_combout ;
wire \top0|o_random_out_r[1]~10_combout ;
wire \top0|o_random_out_w[2]~2_combout ;
wire \top0|o_random_out_w[1]~1_combout ;
wire \top0|o_random_out_w[0]~0_combout ;
wire \seven_dec0|WideOr6~0_combout ;
wire \seven_dec0|WideOr5~0_combout ;
wire \seven_dec0|o_seven_one[2]~0_combout ;
wire \seven_dec0|WideOr4~0_combout ;
wire \seven_dec0|WideOr3~0_combout ;
wire \seven_dec0|WideOr2~0_combout ;
wire \seven_dec0|WideOr1~0_combout ;
wire \seven_dec0|WideOr0~0_combout ;
wire \top0|o_last_num_r[0]~1_combout ;
wire \top0|o_last_num_r[0]~feeder_combout ;
wire \top0|o_last_num_r[1]~feeder_combout ;
wire \top0|o_last_num_r[2]~feeder_combout ;
wire \seven_dec0|WideOr13~0_combout ;
wire \seven_dec0|WideOr12~0_combout ;
wire \seven_dec0|o_seven_hundred[2]~0_combout ;
wire \seven_dec0|WideOr11~0_combout ;
wire \seven_dec0|WideOr10~0_combout ;
wire \seven_dec0|WideOr9~0_combout ;
wire \seven_dec0|WideOr8~0_combout ;
wire \seven_dec0|WideOr7~0_combout ;
wire [3:0] \top0|o_random_out_r ;
wire [26:0] \top0|count_r ;
wire [2:0] \deb0|counter_r ;
wire [3:0] \top0|o_last_num_r ;
wire [3:0] \top0|seed_r ;


// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \LCD_DATA[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[0]~output .bus_hold = "false";
defparam \LCD_DATA[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \LCD_DATA[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[1]~output .bus_hold = "false";
defparam \LCD_DATA[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \LCD_DATA[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[2]~output .bus_hold = "false";
defparam \LCD_DATA[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \LCD_DATA[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[3]~output .bus_hold = "false";
defparam \LCD_DATA[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \LCD_DATA[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[4]~output .bus_hold = "false";
defparam \LCD_DATA[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \LCD_DATA[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[5]~output .bus_hold = "false";
defparam \LCD_DATA[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \LCD_DATA[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[6]~output .bus_hold = "false";
defparam \LCD_DATA[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \LCD_DATA[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[7]~output .bus_hold = "false";
defparam \LCD_DATA[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \PS2_CLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PS2_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \PS2_CLK~output .bus_hold = "false";
defparam \PS2_CLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \PS2_DAT~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PS2_DAT~output_o ),
	.obar());
// synopsys translate_off
defparam \PS2_DAT~output .bus_hold = "false";
defparam \PS2_DAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N23
cycloneive_io_obuf \PS2_CLK2~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PS2_CLK2~output_o ),
	.obar());
// synopsys translate_off
defparam \PS2_CLK2~output .bus_hold = "false";
defparam \PS2_CLK2~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y65_N16
cycloneive_io_obuf \PS2_DAT2~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PS2_DAT2~output_o ),
	.obar());
// synopsys translate_off
defparam \PS2_DAT2~output .bus_hold = "false";
defparam \PS2_DAT2~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \SD_CMD~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_CMD~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_CMD~output .bus_hold = "false";
defparam \SD_CMD~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \SD_DAT[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_DAT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_DAT[0]~output .bus_hold = "false";
defparam \SD_DAT[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \SD_DAT[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_DAT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_DAT[1]~output .bus_hold = "false";
defparam \SD_DAT[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \SD_DAT[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_DAT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_DAT[2]~output .bus_hold = "false";
defparam \SD_DAT[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \SD_DAT[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_DAT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_DAT[3]~output .bus_hold = "false";
defparam \SD_DAT[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y69_N9
cycloneive_io_obuf \AUD_ADCLRCK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_ADCLRCK~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_ADCLRCK~output .bus_hold = "false";
defparam \AUD_ADCLRCK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \AUD_BCLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_BCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_BCLK~output .bus_hold = "false";
defparam \AUD_BCLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \AUD_DACLRCK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_DACLRCK~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_DACLRCK~output .bus_hold = "false";
defparam \AUD_DACLRCK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \EEP_I2C_SDAT~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EEP_I2C_SDAT~output_o ),
	.obar());
// synopsys translate_off
defparam \EEP_I2C_SDAT~output .bus_hold = "false";
defparam \EEP_I2C_SDAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \I2C_SDAT~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I2C_SDAT~output_o ),
	.obar());
// synopsys translate_off
defparam \I2C_SDAT~output .bus_hold = "false";
defparam \I2C_SDAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \OTG_DATA[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[0]~output .bus_hold = "false";
defparam \OTG_DATA[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \OTG_DATA[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[1]~output .bus_hold = "false";
defparam \OTG_DATA[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \OTG_DATA[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[2]~output .bus_hold = "false";
defparam \OTG_DATA[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \OTG_DATA[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[3]~output .bus_hold = "false";
defparam \OTG_DATA[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \OTG_DATA[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[4]~output .bus_hold = "false";
defparam \OTG_DATA[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \OTG_DATA[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[5]~output .bus_hold = "false";
defparam \OTG_DATA[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \OTG_DATA[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[6]~output .bus_hold = "false";
defparam \OTG_DATA[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
cycloneive_io_obuf \OTG_DATA[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[7]~output .bus_hold = "false";
defparam \OTG_DATA[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N23
cycloneive_io_obuf \OTG_DATA[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[8]~output .bus_hold = "false";
defparam \OTG_DATA[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \OTG_DATA[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[9]~output .bus_hold = "false";
defparam \OTG_DATA[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N16
cycloneive_io_obuf \OTG_DATA[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[10]~output .bus_hold = "false";
defparam \OTG_DATA[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \OTG_DATA[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[11]~output .bus_hold = "false";
defparam \OTG_DATA[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N23
cycloneive_io_obuf \OTG_DATA[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[12]~output .bus_hold = "false";
defparam \OTG_DATA[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N16
cycloneive_io_obuf \OTG_DATA[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[13]~output .bus_hold = "false";
defparam \OTG_DATA[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N23
cycloneive_io_obuf \OTG_DATA[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[14]~output .bus_hold = "false";
defparam \OTG_DATA[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N16
cycloneive_io_obuf \OTG_DATA[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[15]~output .bus_hold = "false";
defparam \OTG_DATA[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \DRAM_DQ[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[16]~output .bus_hold = "false";
defparam \DRAM_DQ[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \DRAM_DQ[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[17]~output .bus_hold = "false";
defparam \DRAM_DQ[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \DRAM_DQ[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[18]~output .bus_hold = "false";
defparam \DRAM_DQ[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \DRAM_DQ[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[19]~output .bus_hold = "false";
defparam \DRAM_DQ[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \DRAM_DQ[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[20]~output .bus_hold = "false";
defparam \DRAM_DQ[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \DRAM_DQ[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[21]~output .bus_hold = "false";
defparam \DRAM_DQ[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \DRAM_DQ[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[22]~output .bus_hold = "false";
defparam \DRAM_DQ[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \DRAM_DQ[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[23]~output .bus_hold = "false";
defparam \DRAM_DQ[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \DRAM_DQ[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[24]~output .bus_hold = "false";
defparam \DRAM_DQ[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \DRAM_DQ[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[25]~output .bus_hold = "false";
defparam \DRAM_DQ[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \DRAM_DQ[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[26]~output .bus_hold = "false";
defparam \DRAM_DQ[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \DRAM_DQ[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[27]~output .bus_hold = "false";
defparam \DRAM_DQ[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \DRAM_DQ[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[28]~output .bus_hold = "false";
defparam \DRAM_DQ[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \DRAM_DQ[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[29]~output .bus_hold = "false";
defparam \DRAM_DQ[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \DRAM_DQ[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[30]~output .bus_hold = "false";
defparam \DRAM_DQ[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \DRAM_DQ[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[31]~output .bus_hold = "false";
defparam \DRAM_DQ[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \SRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[0]~output .bus_hold = "false";
defparam \SRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \SRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[1]~output .bus_hold = "false";
defparam \SRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \SRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[2]~output .bus_hold = "false";
defparam \SRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \SRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[3]~output .bus_hold = "false";
defparam \SRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \SRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[4]~output .bus_hold = "false";
defparam \SRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \SRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[5]~output .bus_hold = "false";
defparam \SRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \SRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[6]~output .bus_hold = "false";
defparam \SRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \SRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[7]~output .bus_hold = "false";
defparam \SRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \SRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[8]~output .bus_hold = "false";
defparam \SRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \SRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[9]~output .bus_hold = "false";
defparam \SRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \SRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[10]~output .bus_hold = "false";
defparam \SRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \SRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[11]~output .bus_hold = "false";
defparam \SRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \SRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[12]~output .bus_hold = "false";
defparam \SRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \SRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[13]~output .bus_hold = "false";
defparam \SRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \SRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[14]~output .bus_hold = "false";
defparam \SRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \SRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[15]~output .bus_hold = "false";
defparam \SRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \FL_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[0]~output .bus_hold = "false";
defparam \FL_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \FL_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[1]~output .bus_hold = "false";
defparam \FL_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \FL_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[2]~output .bus_hold = "false";
defparam \FL_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \FL_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[3]~output .bus_hold = "false";
defparam \FL_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \FL_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[4]~output .bus_hold = "false";
defparam \FL_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \FL_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[5]~output .bus_hold = "false";
defparam \FL_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \FL_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[6]~output .bus_hold = "false";
defparam \FL_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \FL_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[7]~output .bus_hold = "false";
defparam \FL_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \GPIO[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[0]~output .bus_hold = "false";
defparam \GPIO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \GPIO[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[1]~output .bus_hold = "false";
defparam \GPIO[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \GPIO[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[2]~output .bus_hold = "false";
defparam \GPIO[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \GPIO[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[3]~output .bus_hold = "false";
defparam \GPIO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \GPIO[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[4]~output .bus_hold = "false";
defparam \GPIO[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \GPIO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[5]~output .bus_hold = "false";
defparam \GPIO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \GPIO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[6]~output .bus_hold = "false";
defparam \GPIO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \GPIO[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[7]~output .bus_hold = "false";
defparam \GPIO[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \GPIO[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[8]~output .bus_hold = "false";
defparam \GPIO[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \GPIO[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[9]~output .bus_hold = "false";
defparam \GPIO[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \GPIO[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[10]~output .bus_hold = "false";
defparam \GPIO[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \GPIO[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[11]~output .bus_hold = "false";
defparam \GPIO[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \GPIO[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[12]~output .bus_hold = "false";
defparam \GPIO[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \GPIO[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[13]~output .bus_hold = "false";
defparam \GPIO[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \GPIO[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[14]~output .bus_hold = "false";
defparam \GPIO[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \GPIO[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[15]~output .bus_hold = "false";
defparam \GPIO[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \GPIO[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[16]~output .bus_hold = "false";
defparam \GPIO[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \GPIO[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[17]~output .bus_hold = "false";
defparam \GPIO[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \GPIO[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[18]~output .bus_hold = "false";
defparam \GPIO[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \GPIO[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[19]~output .bus_hold = "false";
defparam \GPIO[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \GPIO[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[20]~output .bus_hold = "false";
defparam \GPIO[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \GPIO[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[21]~output .bus_hold = "false";
defparam \GPIO[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \GPIO[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[22]~output .bus_hold = "false";
defparam \GPIO[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \GPIO[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[23]~output .bus_hold = "false";
defparam \GPIO[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \GPIO[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[24]~output .bus_hold = "false";
defparam \GPIO[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \GPIO[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[25]~output .bus_hold = "false";
defparam \GPIO[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \GPIO[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[26]~output .bus_hold = "false";
defparam \GPIO[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \GPIO[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[27]~output .bus_hold = "false";
defparam \GPIO[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \GPIO[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[28]~output .bus_hold = "false";
defparam \GPIO[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \GPIO[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[29]~output .bus_hold = "false";
defparam \GPIO[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \GPIO[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[30]~output .bus_hold = "false";
defparam \GPIO[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \GPIO[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[31]~output .bus_hold = "false";
defparam \GPIO[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \GPIO[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[32]~output .bus_hold = "false";
defparam \GPIO[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \GPIO[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[33]~output .bus_hold = "false";
defparam \GPIO[33]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \GPIO[34]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[34]~output .bus_hold = "false";
defparam \GPIO[34]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \GPIO[35]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[35]~output .bus_hold = "false";
defparam \GPIO[35]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N16
cycloneive_io_obuf \HSMC_D[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_D[0]~output .bus_hold = "false";
defparam \HSMC_D[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N2
cycloneive_io_obuf \HSMC_D[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_D[1]~output .bus_hold = "false";
defparam \HSMC_D[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \HSMC_D[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_D[2]~output .bus_hold = "false";
defparam \HSMC_D[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N23
cycloneive_io_obuf \HSMC_D[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_D[3]~output .bus_hold = "false";
defparam \HSMC_D[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \EX_IO[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_IO[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_IO[0]~output .bus_hold = "false";
defparam \EX_IO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \EX_IO[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_IO[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_IO[1]~output .bus_hold = "false";
defparam \EX_IO[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \EX_IO[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_IO[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_IO[2]~output .bus_hold = "false";
defparam \EX_IO[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \EX_IO[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_IO[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_IO[3]~output .bus_hold = "false";
defparam \EX_IO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \EX_IO[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_IO[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_IO[4]~output .bus_hold = "false";
defparam \EX_IO[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \EX_IO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_IO[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_IO[5]~output .bus_hold = "false";
defparam \EX_IO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \EX_IO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_IO[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_IO[6]~output .bus_hold = "false";
defparam \EX_IO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \SMA_CLKOUT~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SMA_CLKOUT~output_o ),
	.obar());
// synopsys translate_off
defparam \SMA_CLKOUT~output .bus_hold = "false";
defparam \SMA_CLKOUT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \LEDG[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[8]~output .bus_hold = "false";
defparam \LEDG[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\seven_dec0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\seven_dec0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\seven_dec0|o_seven_one[2]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\seven_dec0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\seven_dec0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\seven_dec0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\seven_dec0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(!\seven_dec0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(!\seven_dec0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(!\seven_dec0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(!\seven_dec0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\seven_dec0|WideOr13~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\seven_dec0|WideOr12~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\seven_dec0|o_seven_hundred[2]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\seven_dec0|WideOr11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\seven_dec0|WideOr10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\seven_dec0|WideOr9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\seven_dec0|WideOr8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(!\seven_dec0|WideOr7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(!\seven_dec0|WideOr7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(!\seven_dec0|WideOr7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(!\seven_dec0|WideOr7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \LCD_BLON~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_BLON~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_BLON~output .bus_hold = "false";
defparam \LCD_BLON~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \LCD_EN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_EN~output .bus_hold = "false";
defparam \LCD_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \LCD_ON~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_ON~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_ON~output .bus_hold = "false";
defparam \LCD_ON~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \LCD_RS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_RS~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_RS~output .bus_hold = "false";
defparam \LCD_RS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \LCD_RW~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_RW~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_RW~output .bus_hold = "false";
defparam \LCD_RW~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \UART_CTS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UART_CTS~output_o ),
	.obar());
// synopsys translate_off
defparam \UART_CTS~output .bus_hold = "false";
defparam \UART_CTS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \UART_TXD~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UART_TXD~output_o ),
	.obar());
// synopsys translate_off
defparam \UART_TXD~output .bus_hold = "false";
defparam \UART_TXD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \SD_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_CLK~output .bus_hold = "false";
defparam \SD_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_BLANK_N~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_HS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_SYNC_N~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_VS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \AUD_DACDAT~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_DACDAT~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y61_N23
cycloneive_io_obuf \AUD_XCK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_XCK~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \EEP_I2C_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EEP_I2C_SCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \EEP_I2C_SCLK~output .bus_hold = "false";
defparam \EEP_I2C_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \I2C_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I2C_SCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \I2C_SCLK~output .bus_hold = "false";
defparam \I2C_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \ENET0_GTX_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_GTX_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_GTX_CLK~output .bus_hold = "false";
defparam \ENET0_GTX_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \ENET0_MDC~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_MDC~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_MDC~output .bus_hold = "false";
defparam \ENET0_MDC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \ENET0_RST_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_RST_N~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_RST_N~output .bus_hold = "false";
defparam \ENET0_RST_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \ENET0_TX_DATA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_TX_DATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_DATA[0]~output .bus_hold = "false";
defparam \ENET0_TX_DATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \ENET0_TX_DATA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_TX_DATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_DATA[1]~output .bus_hold = "false";
defparam \ENET0_TX_DATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \ENET0_TX_DATA[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_TX_DATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_DATA[2]~output .bus_hold = "false";
defparam \ENET0_TX_DATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \ENET0_TX_DATA[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_TX_DATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_DATA[3]~output .bus_hold = "false";
defparam \ENET0_TX_DATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \ENET0_TX_EN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_TX_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_EN~output .bus_hold = "false";
defparam \ENET0_TX_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \ENET0_TX_ER~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_TX_ER~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_ER~output .bus_hold = "false";
defparam \ENET0_TX_ER~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \ENET1_GTX_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_GTX_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_GTX_CLK~output .bus_hold = "false";
defparam \ENET1_GTX_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \ENET1_MDC~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_MDC~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_MDC~output .bus_hold = "false";
defparam \ENET1_MDC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \ENET1_RST_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_RST_N~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_RST_N~output .bus_hold = "false";
defparam \ENET1_RST_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \ENET1_TX_DATA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_TX_DATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_DATA[0]~output .bus_hold = "false";
defparam \ENET1_TX_DATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \ENET1_TX_DATA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_TX_DATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_DATA[1]~output .bus_hold = "false";
defparam \ENET1_TX_DATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \ENET1_TX_DATA[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_TX_DATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_DATA[2]~output .bus_hold = "false";
defparam \ENET1_TX_DATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N2
cycloneive_io_obuf \ENET1_TX_DATA[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_TX_DATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_DATA[3]~output .bus_hold = "false";
defparam \ENET1_TX_DATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \ENET1_TX_EN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_TX_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_EN~output .bus_hold = "false";
defparam \ENET1_TX_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \ENET1_TX_ER~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_TX_ER~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_ER~output .bus_hold = "false";
defparam \ENET1_TX_ER~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \TD_RESET_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\TD_RESET_N~output_o ),
	.obar());
// synopsys translate_off
defparam \TD_RESET_N~output .bus_hold = "false";
defparam \TD_RESET_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \OTG_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_ADDR[0]~output .bus_hold = "false";
defparam \OTG_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \OTG_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_ADDR[1]~output .bus_hold = "false";
defparam \OTG_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \OTG_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_CS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_CS_N~output .bus_hold = "false";
defparam \OTG_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \OTG_WR_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_WR_N~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_WR_N~output .bus_hold = "false";
defparam \OTG_WR_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \OTG_RD_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_RD_N~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_RD_N~output .bus_hold = "false";
defparam \OTG_RD_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N9
cycloneive_io_obuf \OTG_RST_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_RST_N~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_RST_N~output .bus_hold = "false";
defparam \OTG_RST_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_BA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_BA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CAS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CKE~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \DRAM_DQM[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[0]~output .bus_hold = "false";
defparam \DRAM_DQM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \DRAM_DQM[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[1]~output .bus_hold = "false";
defparam \DRAM_DQM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \DRAM_DQM[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQM[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[2]~output .bus_hold = "false";
defparam \DRAM_DQM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \DRAM_DQM[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQM[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[3]~output .bus_hold = "false";
defparam \DRAM_DQM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_RAS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_WE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[0]~output .bus_hold = "false";
defparam \SRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[1]~output .bus_hold = "false";
defparam \SRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[2]~output .bus_hold = "false";
defparam \SRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[3]~output .bus_hold = "false";
defparam \SRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \SRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[4]~output .bus_hold = "false";
defparam \SRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[5]~output .bus_hold = "false";
defparam \SRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \SRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[6]~output .bus_hold = "false";
defparam \SRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \SRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[7]~output .bus_hold = "false";
defparam \SRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[8]~output .bus_hold = "false";
defparam \SRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \SRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[9]~output .bus_hold = "false";
defparam \SRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \SRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[10]~output .bus_hold = "false";
defparam \SRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \SRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[11]~output .bus_hold = "false";
defparam \SRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \SRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[12]~output .bus_hold = "false";
defparam \SRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \SRAM_ADDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[13]~output .bus_hold = "false";
defparam \SRAM_ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \SRAM_ADDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[14]~output .bus_hold = "false";
defparam \SRAM_ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[15]~output .bus_hold = "false";
defparam \SRAM_ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[16]~output .bus_hold = "false";
defparam \SRAM_ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[17]~output .bus_hold = "false";
defparam \SRAM_ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[18]~output .bus_hold = "false";
defparam \SRAM_ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \SRAM_ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[19]~output .bus_hold = "false";
defparam \SRAM_ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \SRAM_CE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_CE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_CE_N~output .bus_hold = "false";
defparam \SRAM_CE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \SRAM_LB_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_LB_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_LB_N~output .bus_hold = "false";
defparam \SRAM_LB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \SRAM_OE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_OE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_OE_N~output .bus_hold = "false";
defparam \SRAM_OE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \SRAM_UB_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_UB_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_UB_N~output .bus_hold = "false";
defparam \SRAM_UB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \SRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_WE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_WE_N~output .bus_hold = "false";
defparam \SRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \FL_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[0]~output .bus_hold = "false";
defparam \FL_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \FL_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[1]~output .bus_hold = "false";
defparam \FL_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \FL_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[2]~output .bus_hold = "false";
defparam \FL_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \FL_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[3]~output .bus_hold = "false";
defparam \FL_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \FL_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[4]~output .bus_hold = "false";
defparam \FL_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \FL_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[5]~output .bus_hold = "false";
defparam \FL_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \FL_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[6]~output .bus_hold = "false";
defparam \FL_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \FL_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[7]~output .bus_hold = "false";
defparam \FL_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \FL_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[8]~output .bus_hold = "false";
defparam \FL_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \FL_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[9]~output .bus_hold = "false";
defparam \FL_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \FL_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[10]~output .bus_hold = "false";
defparam \FL_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \FL_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[11]~output .bus_hold = "false";
defparam \FL_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \FL_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[12]~output .bus_hold = "false";
defparam \FL_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \FL_ADDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[13]~output .bus_hold = "false";
defparam \FL_ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \FL_ADDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[14]~output .bus_hold = "false";
defparam \FL_ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \FL_ADDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[15]~output .bus_hold = "false";
defparam \FL_ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \FL_ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[16]~output .bus_hold = "false";
defparam \FL_ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \FL_ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[17]~output .bus_hold = "false";
defparam \FL_ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \FL_ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[18]~output .bus_hold = "false";
defparam \FL_ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \FL_ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[19]~output .bus_hold = "false";
defparam \FL_ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \FL_ADDR[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[20]~output .bus_hold = "false";
defparam \FL_ADDR[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \FL_ADDR[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[21]~output .bus_hold = "false";
defparam \FL_ADDR[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \FL_ADDR[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[22]~output .bus_hold = "false";
defparam \FL_ADDR[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \FL_CE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_CE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_CE_N~output .bus_hold = "false";
defparam \FL_CE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \FL_OE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_OE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_OE_N~output .bus_hold = "false";
defparam \FL_OE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \FL_RST_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_RST_N~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_RST_N~output .bus_hold = "false";
defparam \FL_RST_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \FL_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_WE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_WE_N~output .bus_hold = "false";
defparam \FL_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \FL_WP_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_WP_N~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_WP_N~output .bus_hold = "false";
defparam \FL_WP_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N16
cycloneive_io_obuf \HSMC_CLKOUT_P1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_CLKOUT_P1~output_o ),
	.obar(\HSMC_CLKOUT_P1~0 ));
// synopsys translate_off
defparam \HSMC_CLKOUT_P1~output .bus_hold = "false";
defparam \HSMC_CLKOUT_P1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \HSMC_CLKOUT_P2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_CLKOUT_P2~output_o ),
	.obar(\HSMC_CLKOUT_P2~0 ));
// synopsys translate_off
defparam \HSMC_CLKOUT_P2~output .bus_hold = "false";
defparam \HSMC_CLKOUT_P2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N2
cycloneive_io_obuf \HSMC_CLKOUT0~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_CLKOUT0~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_CLKOUT0~output .bus_hold = "false";
defparam \HSMC_CLKOUT0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \HSMC_TX_D_P[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[0]~output_o ),
	.obar(\HSMC_TX_D_P[0]~0 ));
// synopsys translate_off
defparam \HSMC_TX_D_P[0]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \HSMC_TX_D_P[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[1]~output_o ),
	.obar(\HSMC_TX_D_P[1]~1 ));
// synopsys translate_off
defparam \HSMC_TX_D_P[1]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \HSMC_TX_D_P[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[2]~output_o ),
	.obar(\HSMC_TX_D_P[2]~2 ));
// synopsys translate_off
defparam \HSMC_TX_D_P[2]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \HSMC_TX_D_P[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[3]~output_o ),
	.obar(\HSMC_TX_D_P[3]~3 ));
// synopsys translate_off
defparam \HSMC_TX_D_P[3]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \HSMC_TX_D_P[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[4]~output_o ),
	.obar(\HSMC_TX_D_P[4]~4 ));
// synopsys translate_off
defparam \HSMC_TX_D_P[4]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \HSMC_TX_D_P[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[5]~output_o ),
	.obar(\HSMC_TX_D_P[5]~5 ));
// synopsys translate_off
defparam \HSMC_TX_D_P[5]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \HSMC_TX_D_P[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[6]~output_o ),
	.obar(\HSMC_TX_D_P[6]~6 ));
// synopsys translate_off
defparam \HSMC_TX_D_P[6]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \HSMC_TX_D_P[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[7]~output_o ),
	.obar(\HSMC_TX_D_P[7]~7 ));
// synopsys translate_off
defparam \HSMC_TX_D_P[7]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \HSMC_TX_D_P[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[8]~output_o ),
	.obar(\HSMC_TX_D_P[8]~8 ));
// synopsys translate_off
defparam \HSMC_TX_D_P[8]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \HSMC_TX_D_P[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[9]~output_o ),
	.obar(\HSMC_TX_D_P[9]~9 ));
// synopsys translate_off
defparam \HSMC_TX_D_P[9]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \HSMC_TX_D_P[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[10]~output_o ),
	.obar(\HSMC_TX_D_P[10]~10 ));
// synopsys translate_off
defparam \HSMC_TX_D_P[10]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \HSMC_TX_D_P[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[11]~output_o ),
	.obar(\HSMC_TX_D_P[11]~11 ));
// synopsys translate_off
defparam \HSMC_TX_D_P[11]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \HSMC_TX_D_P[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[12]~output_o ),
	.obar(\HSMC_TX_D_P[12]~12 ));
// synopsys translate_off
defparam \HSMC_TX_D_P[12]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \HSMC_TX_D_P[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[13]~output_o ),
	.obar(\HSMC_TX_D_P[13]~13 ));
// synopsys translate_off
defparam \HSMC_TX_D_P[13]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \HSMC_TX_D_P[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[14]~output_o ),
	.obar(\HSMC_TX_D_P[14]~14 ));
// synopsys translate_off
defparam \HSMC_TX_D_P[14]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \HSMC_TX_D_P[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[15]~output_o ),
	.obar(\HSMC_TX_D_P[15]~15 ));
// synopsys translate_off
defparam \HSMC_TX_D_P[15]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \HSMC_TX_D_P[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[16]~output_o ),
	.obar(\HSMC_TX_D_P[16]~16 ));
// synopsys translate_off
defparam \HSMC_TX_D_P[16]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N6
cycloneive_lcell_comb \top0|count_r[0]~27 (
// Equation(s):
// \top0|count_r[0]~27_combout  = \top0|count_r [0] $ (VCC)
// \top0|count_r[0]~28  = CARRY(\top0|count_r [0])

	.dataa(\top0|count_r [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\top0|count_r[0]~27_combout ),
	.cout(\top0|count_r[0]~28 ));
// synopsys translate_off
defparam \top0|count_r[0]~27 .lut_mask = 16'h55AA;
defparam \top0|count_r[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N20
cycloneive_lcell_comb \deb0|counter_w[0]~2 (
// Equation(s):
// \deb0|counter_w[0]~2_combout  = (\deb0|o_debounced_r~q  $ (!\KEY[0]~input_o )) # (!\deb0|counter_r [0])

	.dataa(\deb0|o_debounced_r~q ),
	.datab(gnd),
	.datac(\deb0|counter_r [0]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\deb0|counter_w[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \deb0|counter_w[0]~2 .lut_mask = 16'hAF5F;
defparam \deb0|counter_w[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y39_N21
dffeas \deb0|counter_r[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\deb0|counter_w[0]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\deb0|counter_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \deb0|counter_r[0] .is_wysiwyg = "true";
defparam \deb0|counter_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N10
cycloneive_lcell_comb \deb0|counter_w[1]~1 (
// Equation(s):
// \deb0|counter_w[1]~1_combout  = (\deb0|o_debounced_r~q  & ((\KEY[0]~input_o ) # (\deb0|counter_r [0] $ (!\deb0|counter_r [1])))) # (!\deb0|o_debounced_r~q  & ((\deb0|counter_r [0] $ (!\deb0|counter_r [1])) # (!\KEY[0]~input_o )))

	.dataa(\deb0|o_debounced_r~q ),
	.datab(\deb0|counter_r [0]),
	.datac(\deb0|counter_r [1]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\deb0|counter_w[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \deb0|counter_w[1]~1 .lut_mask = 16'hEBD7;
defparam \deb0|counter_w[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y39_N11
dffeas \deb0|counter_r[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\deb0|counter_w[1]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\deb0|counter_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \deb0|counter_r[1] .is_wysiwyg = "true";
defparam \deb0|counter_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N14
cycloneive_lcell_comb \deb0|always0~0 (
// Equation(s):
// \deb0|always0~0_combout  = \deb0|o_debounced_r~q  $ (\KEY[0]~input_o )

	.dataa(\deb0|o_debounced_r~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\deb0|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \deb0|always0~0 .lut_mask = 16'h55AA;
defparam \deb0|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N24
cycloneive_lcell_comb \deb0|counter_w[2]~0 (
// Equation(s):
// \deb0|counter_w[2]~0_combout  = (\deb0|counter_r [2] $ (((!\deb0|counter_r [1] & !\deb0|counter_r [0])))) # (!\deb0|always0~0_combout )

	.dataa(\deb0|counter_r [1]),
	.datab(\deb0|always0~0_combout ),
	.datac(\deb0|counter_r [2]),
	.datad(\deb0|counter_r [0]),
	.cin(gnd),
	.combout(\deb0|counter_w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \deb0|counter_w[2]~0 .lut_mask = 16'hF3B7;
defparam \deb0|counter_w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y39_N25
dffeas \deb0|counter_r[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\deb0|counter_w[2]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\deb0|counter_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \deb0|counter_r[2] .is_wysiwyg = "true";
defparam \deb0|counter_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N6
cycloneive_lcell_comb \deb0|o_debounced_w~0 (
// Equation(s):
// \deb0|o_debounced_w~0_combout  = \deb0|o_debounced_r~q  $ (((!\deb0|counter_r [1] & (!\deb0|counter_r [0] & !\deb0|counter_r [2]))))

	.dataa(\deb0|counter_r [1]),
	.datab(\deb0|counter_r [0]),
	.datac(\deb0|o_debounced_r~q ),
	.datad(\deb0|counter_r [2]),
	.cin(gnd),
	.combout(\deb0|o_debounced_w~0_combout ),
	.cout());
// synopsys translate_off
defparam \deb0|o_debounced_w~0 .lut_mask = 16'hF0E1;
defparam \deb0|o_debounced_w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y39_N7
dffeas \deb0|o_debounced_r (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\deb0|o_debounced_w~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\deb0|o_debounced_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \deb0|o_debounced_r .is_wysiwyg = "true";
defparam \deb0|o_debounced_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N2
cycloneive_lcell_comb \deb0|neg_w (
// Equation(s):
// \deb0|neg_w~combout  = (\deb0|o_debounced_r~q  & (!\deb0|counter_r [2] & (!\deb0|counter_r [0] & !\deb0|counter_r [1])))

	.dataa(\deb0|o_debounced_r~q ),
	.datab(\deb0|counter_r [2]),
	.datac(\deb0|counter_r [0]),
	.datad(\deb0|counter_r [1]),
	.cin(gnd),
	.combout(\deb0|neg_w~combout ),
	.cout());
// synopsys translate_off
defparam \deb0|neg_w .lut_mask = 16'h0002;
defparam \deb0|neg_w .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y39_N3
dffeas \deb0|neg_r (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\deb0|neg_w~combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\deb0|neg_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \deb0|neg_r .is_wysiwyg = "true";
defparam \deb0|neg_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N10
cycloneive_lcell_comb \top0|count_r[18]~75 (
// Equation(s):
// \top0|count_r[18]~75_combout  = (\top0|state_r~q  & (!\top0|o_last_num_r[0]~0_combout )) # (!\top0|state_r~q  & ((\deb0|neg_r~q )))

	.dataa(gnd),
	.datab(\top0|state_r~q ),
	.datac(\top0|o_last_num_r[0]~0_combout ),
	.datad(\deb0|neg_r~q ),
	.cin(gnd),
	.combout(\top0|count_r[18]~75_combout ),
	.cout());
// synopsys translate_off
defparam \top0|count_r[18]~75 .lut_mask = 16'h3F0C;
defparam \top0|count_r[18]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y43_N7
dffeas \top0|count_r[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|count_r[0]~27_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\top0|state_r~q ),
	.ena(\top0|count_r[18]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|count_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|count_r[0] .is_wysiwyg = "true";
defparam \top0|count_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N8
cycloneive_lcell_comb \top0|count_r[1]~29 (
// Equation(s):
// \top0|count_r[1]~29_combout  = (\top0|count_r [1] & (!\top0|count_r[0]~28 )) # (!\top0|count_r [1] & ((\top0|count_r[0]~28 ) # (GND)))
// \top0|count_r[1]~30  = CARRY((!\top0|count_r[0]~28 ) # (!\top0|count_r [1]))

	.dataa(gnd),
	.datab(\top0|count_r [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top0|count_r[0]~28 ),
	.combout(\top0|count_r[1]~29_combout ),
	.cout(\top0|count_r[1]~30 ));
// synopsys translate_off
defparam \top0|count_r[1]~29 .lut_mask = 16'h3C3F;
defparam \top0|count_r[1]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N12
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y43_N9
dffeas \top0|count_r[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|count_r[1]~29_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\top0|state_r~q ),
	.ena(\top0|count_r[18]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|count_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|count_r[1] .is_wysiwyg = "true";
defparam \top0|count_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N10
cycloneive_lcell_comb \top0|count_r[2]~31 (
// Equation(s):
// \top0|count_r[2]~31_combout  = (\top0|count_r [2] & (\top0|count_r[1]~30  $ (GND))) # (!\top0|count_r [2] & (!\top0|count_r[1]~30  & VCC))
// \top0|count_r[2]~32  = CARRY((\top0|count_r [2] & !\top0|count_r[1]~30 ))

	.dataa(\top0|count_r [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top0|count_r[1]~30 ),
	.combout(\top0|count_r[2]~31_combout ),
	.cout(\top0|count_r[2]~32 ));
// synopsys translate_off
defparam \top0|count_r[2]~31 .lut_mask = 16'hA50A;
defparam \top0|count_r[2]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y43_N11
dffeas \top0|count_r[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|count_r[2]~31_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\top0|state_r~q ),
	.ena(\top0|count_r[18]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|count_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|count_r[2] .is_wysiwyg = "true";
defparam \top0|count_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N12
cycloneive_lcell_comb \top0|count_r[3]~33 (
// Equation(s):
// \top0|count_r[3]~33_combout  = (\top0|count_r [3] & (!\top0|count_r[2]~32 )) # (!\top0|count_r [3] & ((\top0|count_r[2]~32 ) # (GND)))
// \top0|count_r[3]~34  = CARRY((!\top0|count_r[2]~32 ) # (!\top0|count_r [3]))

	.dataa(\top0|count_r [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top0|count_r[2]~32 ),
	.combout(\top0|count_r[3]~33_combout ),
	.cout(\top0|count_r[3]~34 ));
// synopsys translate_off
defparam \top0|count_r[3]~33 .lut_mask = 16'h5A5F;
defparam \top0|count_r[3]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y43_N13
dffeas \top0|count_r[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|count_r[3]~33_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\top0|state_r~q ),
	.ena(\top0|count_r[18]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|count_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|count_r[3] .is_wysiwyg = "true";
defparam \top0|count_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N14
cycloneive_lcell_comb \top0|count_r[4]~35 (
// Equation(s):
// \top0|count_r[4]~35_combout  = (\top0|count_r [4] & (\top0|count_r[3]~34  $ (GND))) # (!\top0|count_r [4] & (!\top0|count_r[3]~34  & VCC))
// \top0|count_r[4]~36  = CARRY((\top0|count_r [4] & !\top0|count_r[3]~34 ))

	.dataa(gnd),
	.datab(\top0|count_r [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top0|count_r[3]~34 ),
	.combout(\top0|count_r[4]~35_combout ),
	.cout(\top0|count_r[4]~36 ));
// synopsys translate_off
defparam \top0|count_r[4]~35 .lut_mask = 16'hC30C;
defparam \top0|count_r[4]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y43_N15
dffeas \top0|count_r[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|count_r[4]~35_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\top0|state_r~q ),
	.ena(\top0|count_r[18]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|count_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|count_r[4] .is_wysiwyg = "true";
defparam \top0|count_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N16
cycloneive_lcell_comb \top0|count_r[5]~37 (
// Equation(s):
// \top0|count_r[5]~37_combout  = (\top0|count_r [5] & (!\top0|count_r[4]~36 )) # (!\top0|count_r [5] & ((\top0|count_r[4]~36 ) # (GND)))
// \top0|count_r[5]~38  = CARRY((!\top0|count_r[4]~36 ) # (!\top0|count_r [5]))

	.dataa(gnd),
	.datab(\top0|count_r [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top0|count_r[4]~36 ),
	.combout(\top0|count_r[5]~37_combout ),
	.cout(\top0|count_r[5]~38 ));
// synopsys translate_off
defparam \top0|count_r[5]~37 .lut_mask = 16'h3C3F;
defparam \top0|count_r[5]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y43_N17
dffeas \top0|count_r[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|count_r[5]~37_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\top0|state_r~q ),
	.ena(\top0|count_r[18]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|count_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|count_r[5] .is_wysiwyg = "true";
defparam \top0|count_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N18
cycloneive_lcell_comb \top0|count_r[6]~39 (
// Equation(s):
// \top0|count_r[6]~39_combout  = (\top0|count_r [6] & (\top0|count_r[5]~38  $ (GND))) # (!\top0|count_r [6] & (!\top0|count_r[5]~38  & VCC))
// \top0|count_r[6]~40  = CARRY((\top0|count_r [6] & !\top0|count_r[5]~38 ))

	.dataa(gnd),
	.datab(\top0|count_r [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top0|count_r[5]~38 ),
	.combout(\top0|count_r[6]~39_combout ),
	.cout(\top0|count_r[6]~40 ));
// synopsys translate_off
defparam \top0|count_r[6]~39 .lut_mask = 16'hC30C;
defparam \top0|count_r[6]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y43_N19
dffeas \top0|count_r[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|count_r[6]~39_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\top0|state_r~q ),
	.ena(\top0|count_r[18]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|count_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|count_r[6] .is_wysiwyg = "true";
defparam \top0|count_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N20
cycloneive_lcell_comb \top0|count_r[7]~41 (
// Equation(s):
// \top0|count_r[7]~41_combout  = (\top0|count_r [7] & (!\top0|count_r[6]~40 )) # (!\top0|count_r [7] & ((\top0|count_r[6]~40 ) # (GND)))
// \top0|count_r[7]~42  = CARRY((!\top0|count_r[6]~40 ) # (!\top0|count_r [7]))

	.dataa(gnd),
	.datab(\top0|count_r [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top0|count_r[6]~40 ),
	.combout(\top0|count_r[7]~41_combout ),
	.cout(\top0|count_r[7]~42 ));
// synopsys translate_off
defparam \top0|count_r[7]~41 .lut_mask = 16'h3C3F;
defparam \top0|count_r[7]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y43_N21
dffeas \top0|count_r[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|count_r[7]~41_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\top0|state_r~q ),
	.ena(\top0|count_r[18]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|count_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|count_r[7] .is_wysiwyg = "true";
defparam \top0|count_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N22
cycloneive_lcell_comb \top0|count_r[8]~43 (
// Equation(s):
// \top0|count_r[8]~43_combout  = (\top0|count_r [8] & (\top0|count_r[7]~42  $ (GND))) # (!\top0|count_r [8] & (!\top0|count_r[7]~42  & VCC))
// \top0|count_r[8]~44  = CARRY((\top0|count_r [8] & !\top0|count_r[7]~42 ))

	.dataa(\top0|count_r [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top0|count_r[7]~42 ),
	.combout(\top0|count_r[8]~43_combout ),
	.cout(\top0|count_r[8]~44 ));
// synopsys translate_off
defparam \top0|count_r[8]~43 .lut_mask = 16'hA50A;
defparam \top0|count_r[8]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y43_N23
dffeas \top0|count_r[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|count_r[8]~43_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\top0|state_r~q ),
	.ena(\top0|count_r[18]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|count_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|count_r[8] .is_wysiwyg = "true";
defparam \top0|count_r[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N24
cycloneive_lcell_comb \top0|count_r[9]~45 (
// Equation(s):
// \top0|count_r[9]~45_combout  = (\top0|count_r [9] & (!\top0|count_r[8]~44 )) # (!\top0|count_r [9] & ((\top0|count_r[8]~44 ) # (GND)))
// \top0|count_r[9]~46  = CARRY((!\top0|count_r[8]~44 ) # (!\top0|count_r [9]))

	.dataa(gnd),
	.datab(\top0|count_r [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top0|count_r[8]~44 ),
	.combout(\top0|count_r[9]~45_combout ),
	.cout(\top0|count_r[9]~46 ));
// synopsys translate_off
defparam \top0|count_r[9]~45 .lut_mask = 16'h3C3F;
defparam \top0|count_r[9]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y43_N25
dffeas \top0|count_r[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|count_r[9]~45_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\top0|state_r~q ),
	.ena(\top0|count_r[18]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|count_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|count_r[9] .is_wysiwyg = "true";
defparam \top0|count_r[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N26
cycloneive_lcell_comb \top0|count_r[10]~47 (
// Equation(s):
// \top0|count_r[10]~47_combout  = (\top0|count_r [10] & (\top0|count_r[9]~46  $ (GND))) # (!\top0|count_r [10] & (!\top0|count_r[9]~46  & VCC))
// \top0|count_r[10]~48  = CARRY((\top0|count_r [10] & !\top0|count_r[9]~46 ))

	.dataa(\top0|count_r [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top0|count_r[9]~46 ),
	.combout(\top0|count_r[10]~47_combout ),
	.cout(\top0|count_r[10]~48 ));
// synopsys translate_off
defparam \top0|count_r[10]~47 .lut_mask = 16'hA50A;
defparam \top0|count_r[10]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y43_N27
dffeas \top0|count_r[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|count_r[10]~47_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\top0|state_r~q ),
	.ena(\top0|count_r[18]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|count_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|count_r[10] .is_wysiwyg = "true";
defparam \top0|count_r[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N28
cycloneive_lcell_comb \top0|count_r[11]~49 (
// Equation(s):
// \top0|count_r[11]~49_combout  = (\top0|count_r [11] & (!\top0|count_r[10]~48 )) # (!\top0|count_r [11] & ((\top0|count_r[10]~48 ) # (GND)))
// \top0|count_r[11]~50  = CARRY((!\top0|count_r[10]~48 ) # (!\top0|count_r [11]))

	.dataa(gnd),
	.datab(\top0|count_r [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top0|count_r[10]~48 ),
	.combout(\top0|count_r[11]~49_combout ),
	.cout(\top0|count_r[11]~50 ));
// synopsys translate_off
defparam \top0|count_r[11]~49 .lut_mask = 16'h3C3F;
defparam \top0|count_r[11]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y43_N29
dffeas \top0|count_r[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|count_r[11]~49_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\top0|state_r~q ),
	.ena(\top0|count_r[18]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|count_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|count_r[11] .is_wysiwyg = "true";
defparam \top0|count_r[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N30
cycloneive_lcell_comb \top0|count_r[12]~51 (
// Equation(s):
// \top0|count_r[12]~51_combout  = (\top0|count_r [12] & (\top0|count_r[11]~50  $ (GND))) # (!\top0|count_r [12] & (!\top0|count_r[11]~50  & VCC))
// \top0|count_r[12]~52  = CARRY((\top0|count_r [12] & !\top0|count_r[11]~50 ))

	.dataa(\top0|count_r [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top0|count_r[11]~50 ),
	.combout(\top0|count_r[12]~51_combout ),
	.cout(\top0|count_r[12]~52 ));
// synopsys translate_off
defparam \top0|count_r[12]~51 .lut_mask = 16'hA50A;
defparam \top0|count_r[12]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y43_N31
dffeas \top0|count_r[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|count_r[12]~51_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\top0|state_r~q ),
	.ena(\top0|count_r[18]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|count_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|count_r[12] .is_wysiwyg = "true";
defparam \top0|count_r[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N0
cycloneive_lcell_comb \top0|count_r[13]~53 (
// Equation(s):
// \top0|count_r[13]~53_combout  = (\top0|count_r [13] & (!\top0|count_r[12]~52 )) # (!\top0|count_r [13] & ((\top0|count_r[12]~52 ) # (GND)))
// \top0|count_r[13]~54  = CARRY((!\top0|count_r[12]~52 ) # (!\top0|count_r [13]))

	.dataa(gnd),
	.datab(\top0|count_r [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top0|count_r[12]~52 ),
	.combout(\top0|count_r[13]~53_combout ),
	.cout(\top0|count_r[13]~54 ));
// synopsys translate_off
defparam \top0|count_r[13]~53 .lut_mask = 16'h3C3F;
defparam \top0|count_r[13]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y42_N1
dffeas \top0|count_r[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|count_r[13]~53_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\top0|state_r~q ),
	.ena(\top0|count_r[18]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|count_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|count_r[13] .is_wysiwyg = "true";
defparam \top0|count_r[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N2
cycloneive_lcell_comb \top0|count_r[14]~55 (
// Equation(s):
// \top0|count_r[14]~55_combout  = (\top0|count_r [14] & (\top0|count_r[13]~54  $ (GND))) # (!\top0|count_r [14] & (!\top0|count_r[13]~54  & VCC))
// \top0|count_r[14]~56  = CARRY((\top0|count_r [14] & !\top0|count_r[13]~54 ))

	.dataa(gnd),
	.datab(\top0|count_r [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top0|count_r[13]~54 ),
	.combout(\top0|count_r[14]~55_combout ),
	.cout(\top0|count_r[14]~56 ));
// synopsys translate_off
defparam \top0|count_r[14]~55 .lut_mask = 16'hC30C;
defparam \top0|count_r[14]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y42_N3
dffeas \top0|count_r[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|count_r[14]~55_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\top0|state_r~q ),
	.ena(\top0|count_r[18]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|count_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|count_r[14] .is_wysiwyg = "true";
defparam \top0|count_r[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N4
cycloneive_lcell_comb \top0|count_r[15]~57 (
// Equation(s):
// \top0|count_r[15]~57_combout  = (\top0|count_r [15] & (!\top0|count_r[14]~56 )) # (!\top0|count_r [15] & ((\top0|count_r[14]~56 ) # (GND)))
// \top0|count_r[15]~58  = CARRY((!\top0|count_r[14]~56 ) # (!\top0|count_r [15]))

	.dataa(gnd),
	.datab(\top0|count_r [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top0|count_r[14]~56 ),
	.combout(\top0|count_r[15]~57_combout ),
	.cout(\top0|count_r[15]~58 ));
// synopsys translate_off
defparam \top0|count_r[15]~57 .lut_mask = 16'h3C3F;
defparam \top0|count_r[15]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y42_N5
dffeas \top0|count_r[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|count_r[15]~57_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\top0|state_r~q ),
	.ena(\top0|count_r[18]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|count_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|count_r[15] .is_wysiwyg = "true";
defparam \top0|count_r[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N6
cycloneive_lcell_comb \top0|count_r[16]~59 (
// Equation(s):
// \top0|count_r[16]~59_combout  = (\top0|count_r [16] & (\top0|count_r[15]~58  $ (GND))) # (!\top0|count_r [16] & (!\top0|count_r[15]~58  & VCC))
// \top0|count_r[16]~60  = CARRY((\top0|count_r [16] & !\top0|count_r[15]~58 ))

	.dataa(\top0|count_r [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top0|count_r[15]~58 ),
	.combout(\top0|count_r[16]~59_combout ),
	.cout(\top0|count_r[16]~60 ));
// synopsys translate_off
defparam \top0|count_r[16]~59 .lut_mask = 16'hA50A;
defparam \top0|count_r[16]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y42_N7
dffeas \top0|count_r[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|count_r[16]~59_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\top0|state_r~q ),
	.ena(\top0|count_r[18]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|count_r [16]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|count_r[16] .is_wysiwyg = "true";
defparam \top0|count_r[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N8
cycloneive_lcell_comb \top0|count_r[17]~61 (
// Equation(s):
// \top0|count_r[17]~61_combout  = (\top0|count_r [17] & (!\top0|count_r[16]~60 )) # (!\top0|count_r [17] & ((\top0|count_r[16]~60 ) # (GND)))
// \top0|count_r[17]~62  = CARRY((!\top0|count_r[16]~60 ) # (!\top0|count_r [17]))

	.dataa(gnd),
	.datab(\top0|count_r [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top0|count_r[16]~60 ),
	.combout(\top0|count_r[17]~61_combout ),
	.cout(\top0|count_r[17]~62 ));
// synopsys translate_off
defparam \top0|count_r[17]~61 .lut_mask = 16'h3C3F;
defparam \top0|count_r[17]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y42_N9
dffeas \top0|count_r[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|count_r[17]~61_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\top0|state_r~q ),
	.ena(\top0|count_r[18]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|count_r [17]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|count_r[17] .is_wysiwyg = "true";
defparam \top0|count_r[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N10
cycloneive_lcell_comb \top0|count_r[18]~63 (
// Equation(s):
// \top0|count_r[18]~63_combout  = (\top0|count_r [18] & (\top0|count_r[17]~62  $ (GND))) # (!\top0|count_r [18] & (!\top0|count_r[17]~62  & VCC))
// \top0|count_r[18]~64  = CARRY((\top0|count_r [18] & !\top0|count_r[17]~62 ))

	.dataa(\top0|count_r [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top0|count_r[17]~62 ),
	.combout(\top0|count_r[18]~63_combout ),
	.cout(\top0|count_r[18]~64 ));
// synopsys translate_off
defparam \top0|count_r[18]~63 .lut_mask = 16'hA50A;
defparam \top0|count_r[18]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y42_N11
dffeas \top0|count_r[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|count_r[18]~63_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\top0|state_r~q ),
	.ena(\top0|count_r[18]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|count_r [18]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|count_r[18] .is_wysiwyg = "true";
defparam \top0|count_r[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N12
cycloneive_lcell_comb \top0|count_r[19]~65 (
// Equation(s):
// \top0|count_r[19]~65_combout  = (\top0|count_r [19] & (!\top0|count_r[18]~64 )) # (!\top0|count_r [19] & ((\top0|count_r[18]~64 ) # (GND)))
// \top0|count_r[19]~66  = CARRY((!\top0|count_r[18]~64 ) # (!\top0|count_r [19]))

	.dataa(\top0|count_r [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top0|count_r[18]~64 ),
	.combout(\top0|count_r[19]~65_combout ),
	.cout(\top0|count_r[19]~66 ));
// synopsys translate_off
defparam \top0|count_r[19]~65 .lut_mask = 16'h5A5F;
defparam \top0|count_r[19]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y42_N13
dffeas \top0|count_r[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|count_r[19]~65_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\top0|state_r~q ),
	.ena(\top0|count_r[18]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|count_r [19]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|count_r[19] .is_wysiwyg = "true";
defparam \top0|count_r[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N14
cycloneive_lcell_comb \top0|count_r[20]~67 (
// Equation(s):
// \top0|count_r[20]~67_combout  = (\top0|count_r [20] & (\top0|count_r[19]~66  $ (GND))) # (!\top0|count_r [20] & (!\top0|count_r[19]~66  & VCC))
// \top0|count_r[20]~68  = CARRY((\top0|count_r [20] & !\top0|count_r[19]~66 ))

	.dataa(gnd),
	.datab(\top0|count_r [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top0|count_r[19]~66 ),
	.combout(\top0|count_r[20]~67_combout ),
	.cout(\top0|count_r[20]~68 ));
// synopsys translate_off
defparam \top0|count_r[20]~67 .lut_mask = 16'hC30C;
defparam \top0|count_r[20]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y42_N15
dffeas \top0|count_r[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|count_r[20]~67_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\top0|state_r~q ),
	.ena(\top0|count_r[18]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|count_r [20]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|count_r[20] .is_wysiwyg = "true";
defparam \top0|count_r[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N16
cycloneive_lcell_comb \top0|count_r[21]~69 (
// Equation(s):
// \top0|count_r[21]~69_combout  = (\top0|count_r [21] & (!\top0|count_r[20]~68 )) # (!\top0|count_r [21] & ((\top0|count_r[20]~68 ) # (GND)))
// \top0|count_r[21]~70  = CARRY((!\top0|count_r[20]~68 ) # (!\top0|count_r [21]))

	.dataa(gnd),
	.datab(\top0|count_r [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top0|count_r[20]~68 ),
	.combout(\top0|count_r[21]~69_combout ),
	.cout(\top0|count_r[21]~70 ));
// synopsys translate_off
defparam \top0|count_r[21]~69 .lut_mask = 16'h3C3F;
defparam \top0|count_r[21]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y42_N17
dffeas \top0|count_r[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|count_r[21]~69_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\top0|state_r~q ),
	.ena(\top0|count_r[18]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|count_r [21]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|count_r[21] .is_wysiwyg = "true";
defparam \top0|count_r[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N18
cycloneive_lcell_comb \top0|count_r[22]~71 (
// Equation(s):
// \top0|count_r[22]~71_combout  = (\top0|count_r [22] & (\top0|count_r[21]~70  $ (GND))) # (!\top0|count_r [22] & (!\top0|count_r[21]~70  & VCC))
// \top0|count_r[22]~72  = CARRY((\top0|count_r [22] & !\top0|count_r[21]~70 ))

	.dataa(gnd),
	.datab(\top0|count_r [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top0|count_r[21]~70 ),
	.combout(\top0|count_r[22]~71_combout ),
	.cout(\top0|count_r[22]~72 ));
// synopsys translate_off
defparam \top0|count_r[22]~71 .lut_mask = 16'hC30C;
defparam \top0|count_r[22]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y42_N19
dffeas \top0|count_r[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|count_r[22]~71_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\top0|state_r~q ),
	.ena(\top0|count_r[18]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|count_r [22]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|count_r[22] .is_wysiwyg = "true";
defparam \top0|count_r[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N20
cycloneive_lcell_comb \top0|count_r[23]~73 (
// Equation(s):
// \top0|count_r[23]~73_combout  = (\top0|count_r [23] & (!\top0|count_r[22]~72 )) # (!\top0|count_r [23] & ((\top0|count_r[22]~72 ) # (GND)))
// \top0|count_r[23]~74  = CARRY((!\top0|count_r[22]~72 ) # (!\top0|count_r [23]))

	.dataa(gnd),
	.datab(\top0|count_r [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top0|count_r[22]~72 ),
	.combout(\top0|count_r[23]~73_combout ),
	.cout(\top0|count_r[23]~74 ));
// synopsys translate_off
defparam \top0|count_r[23]~73 .lut_mask = 16'h3C3F;
defparam \top0|count_r[23]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y42_N21
dffeas \top0|count_r[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|count_r[23]~73_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\top0|state_r~q ),
	.ena(\top0|count_r[18]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|count_r [23]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|count_r[23] .is_wysiwyg = "true";
defparam \top0|count_r[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N22
cycloneive_lcell_comb \top0|count_r[24]~76 (
// Equation(s):
// \top0|count_r[24]~76_combout  = (\top0|count_r [24] & (\top0|count_r[23]~74  $ (GND))) # (!\top0|count_r [24] & (!\top0|count_r[23]~74  & VCC))
// \top0|count_r[24]~77  = CARRY((\top0|count_r [24] & !\top0|count_r[23]~74 ))

	.dataa(\top0|count_r [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top0|count_r[23]~74 ),
	.combout(\top0|count_r[24]~76_combout ),
	.cout(\top0|count_r[24]~77 ));
// synopsys translate_off
defparam \top0|count_r[24]~76 .lut_mask = 16'hA50A;
defparam \top0|count_r[24]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y42_N23
dffeas \top0|count_r[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|count_r[24]~76_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\top0|state_r~q ),
	.ena(\top0|count_r[18]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|count_r [24]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|count_r[24] .is_wysiwyg = "true";
defparam \top0|count_r[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N24
cycloneive_lcell_comb \top0|count_r[25]~78 (
// Equation(s):
// \top0|count_r[25]~78_combout  = (\top0|count_r [25] & (!\top0|count_r[24]~77 )) # (!\top0|count_r [25] & ((\top0|count_r[24]~77 ) # (GND)))
// \top0|count_r[25]~79  = CARRY((!\top0|count_r[24]~77 ) # (!\top0|count_r [25]))

	.dataa(gnd),
	.datab(\top0|count_r [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top0|count_r[24]~77 ),
	.combout(\top0|count_r[25]~78_combout ),
	.cout(\top0|count_r[25]~79 ));
// synopsys translate_off
defparam \top0|count_r[25]~78 .lut_mask = 16'h3C3F;
defparam \top0|count_r[25]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y42_N25
dffeas \top0|count_r[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|count_r[25]~78_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\top0|state_r~q ),
	.ena(\top0|count_r[18]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|count_r [25]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|count_r[25] .is_wysiwyg = "true";
defparam \top0|count_r[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N26
cycloneive_lcell_comb \top0|count_r[26]~80 (
// Equation(s):
// \top0|count_r[26]~80_combout  = \top0|count_r [26] $ (!\top0|count_r[25]~79 )

	.dataa(\top0|count_r [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\top0|count_r[25]~79 ),
	.combout(\top0|count_r[26]~80_combout ),
	.cout());
// synopsys translate_off
defparam \top0|count_r[26]~80 .lut_mask = 16'hA5A5;
defparam \top0|count_r[26]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y42_N27
dffeas \top0|count_r[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|count_r[26]~80_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\top0|state_r~q ),
	.ena(\top0|count_r[18]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|count_r [26]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|count_r[26] .is_wysiwyg = "true";
defparam \top0|count_r[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N26
cycloneive_lcell_comb \top0|o_last_num_r[0]~0 (
// Equation(s):
// \top0|o_last_num_r[0]~0_combout  = (\top0|count_r [23] & (\top0|count_r [26] & (\top0|count_r [25] & \top0|count_r [24])))

	.dataa(\top0|count_r [23]),
	.datab(\top0|count_r [26]),
	.datac(\top0|count_r [25]),
	.datad(\top0|count_r [24]),
	.cin(gnd),
	.combout(\top0|o_last_num_r[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \top0|o_last_num_r[0]~0 .lut_mask = 16'h8000;
defparam \top0|o_last_num_r[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N0
cycloneive_lcell_comb \top0|state_w~0 (
// Equation(s):
// \top0|state_w~0_combout  = (\top0|state_r~q  & (!\top0|o_last_num_r[0]~0_combout )) # (!\top0|state_r~q  & ((\deb0|neg_r~q )))

	.dataa(\top0|o_last_num_r[0]~0_combout ),
	.datab(gnd),
	.datac(\top0|state_r~q ),
	.datad(\deb0|neg_r~q ),
	.cin(gnd),
	.combout(\top0|state_w~0_combout ),
	.cout());
// synopsys translate_off
defparam \top0|state_w~0 .lut_mask = 16'h5F50;
defparam \top0|state_w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y39_N1
dffeas \top0|state_r (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|state_w~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|state_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top0|state_r .is_wysiwyg = "true";
defparam \top0|state_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N16
cycloneive_lcell_comb \top0|seed_r[3]~1 (
// Equation(s):
// \top0|seed_r[3]~1_combout  = \top0|seed_r [3] $ (((!\top0|seed_r [0] & ((\top0|state_r~q ) # (!\deb0|neg_r~q )))))

	.dataa(\top0|seed_r [0]),
	.datab(\top0|state_r~q ),
	.datac(\top0|seed_r [3]),
	.datad(\deb0|neg_r~q ),
	.cin(gnd),
	.combout(\top0|seed_r[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \top0|seed_r[3]~1 .lut_mask = 16'hB4A5;
defparam \top0|seed_r[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y39_N17
dffeas \top0|seed_r[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|seed_r[3]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|seed_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|seed_r[3] .is_wysiwyg = "true";
defparam \top0|seed_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N20
cycloneive_lcell_comb \top0|seed_r[2]~feeder (
// Equation(s):
// \top0|seed_r[2]~feeder_combout  = \top0|seed_r [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top0|seed_r [3]),
	.cin(gnd),
	.combout(\top0|seed_r[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top0|seed_r[2]~feeder .lut_mask = 16'hFF00;
defparam \top0|seed_r[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N0
cycloneive_lcell_comb \top0|seed_r[1]~0 (
// Equation(s):
// \top0|seed_r[1]~0_combout  = (\top0|state_r~q ) # (!\deb0|neg_r~q )

	.dataa(gnd),
	.datab(\top0|state_r~q ),
	.datac(gnd),
	.datad(\deb0|neg_r~q ),
	.cin(gnd),
	.combout(\top0|seed_r[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \top0|seed_r[1]~0 .lut_mask = 16'hCCFF;
defparam \top0|seed_r[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y41_N21
dffeas \top0|seed_r[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|seed_r[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top0|seed_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|seed_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|seed_r[2] .is_wysiwyg = "true";
defparam \top0|seed_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N10
cycloneive_lcell_comb \top0|seed_r[1]~feeder (
// Equation(s):
// \top0|seed_r[1]~feeder_combout  = \top0|seed_r [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top0|seed_r [2]),
	.cin(gnd),
	.combout(\top0|seed_r[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top0|seed_r[1]~feeder .lut_mask = 16'hFF00;
defparam \top0|seed_r[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y41_N11
dffeas \top0|seed_r[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|seed_r[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top0|seed_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|seed_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|seed_r[1] .is_wysiwyg = "true";
defparam \top0|seed_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N24
cycloneive_lcell_comb \top0|seed_r[0]~feeder (
// Equation(s):
// \top0|seed_r[0]~feeder_combout  = \top0|seed_r [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top0|seed_r [1]),
	.cin(gnd),
	.combout(\top0|seed_r[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top0|seed_r[0]~feeder .lut_mask = 16'hFF00;
defparam \top0|seed_r[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y41_N25
dffeas \top0|seed_r[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|seed_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top0|seed_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|seed_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|seed_r[0] .is_wysiwyg = "true";
defparam \top0|seed_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N8
cycloneive_lcell_comb \top0|o_random_out_w~3 (
// Equation(s):
// \top0|o_random_out_w~3_combout  = \top0|o_random_out_r [0] $ (\top0|o_random_out_r [3])

	.dataa(\top0|o_random_out_r [0]),
	.datab(gnd),
	.datac(\top0|o_random_out_r [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\top0|o_random_out_w~3_combout ),
	.cout());
// synopsys translate_off
defparam \top0|o_random_out_w~3 .lut_mask = 16'h5A5A;
defparam \top0|o_random_out_w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N30
cycloneive_lcell_comb \top0|seed_r[3]~_wirecell (
// Equation(s):
// \top0|seed_r[3]~_wirecell_combout  = !\top0|seed_r [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top0|seed_r [3]),
	.cin(gnd),
	.combout(\top0|seed_r[3]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \top0|seed_r[3]~_wirecell .lut_mask = 16'h00FF;
defparam \top0|seed_r[3]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N18
cycloneive_lcell_comb \top0|o_random_out_r[1]~0 (
// Equation(s):
// \top0|o_random_out_r[1]~0_combout  = (!\top0|count_r [26] & (\top0|count_r [23] $ (\top0|count_r [25] $ (!\top0|count_r [24]))))

	.dataa(\top0|count_r [23]),
	.datab(\top0|count_r [26]),
	.datac(\top0|count_r [25]),
	.datad(\top0|count_r [24]),
	.cin(gnd),
	.combout(\top0|o_random_out_r[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \top0|o_random_out_r[1]~0 .lut_mask = 16'h1221;
defparam \top0|o_random_out_r[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N0
cycloneive_lcell_comb \top0|o_random_out_r[1]~1 (
// Equation(s):
// \top0|o_random_out_r[1]~1_combout  = (\top0|count_r [3]) # ((\top0|count_r [4]) # ((\top0|count_r [1]) # (\top0|count_r [2])))

	.dataa(\top0|count_r [3]),
	.datab(\top0|count_r [4]),
	.datac(\top0|count_r [1]),
	.datad(\top0|count_r [2]),
	.cin(gnd),
	.combout(\top0|o_random_out_r[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \top0|o_random_out_r[1]~1 .lut_mask = 16'hFFFE;
defparam \top0|o_random_out_r[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N12
cycloneive_lcell_comb \top0|o_random_out_r[1]~2 (
// Equation(s):
// \top0|o_random_out_r[1]~2_combout  = (\top0|count_r [9]) # ((\top0|o_random_out_r[1]~0_combout ) # ((\top0|count_r [21]) # (\top0|o_random_out_r[1]~1_combout )))

	.dataa(\top0|count_r [9]),
	.datab(\top0|o_random_out_r[1]~0_combout ),
	.datac(\top0|count_r [21]),
	.datad(\top0|o_random_out_r[1]~1_combout ),
	.cin(gnd),
	.combout(\top0|o_random_out_r[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \top0|o_random_out_r[1]~2 .lut_mask = 16'hFFFE;
defparam \top0|o_random_out_r[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N4
cycloneive_lcell_comb \top0|o_random_out_r[1]~8 (
// Equation(s):
// \top0|o_random_out_r[1]~8_combout  = (\top0|count_r [10]) # ((\top0|count_r [22]) # ((\top0|count_r [12]) # (\top0|count_r [11])))

	.dataa(\top0|count_r [10]),
	.datab(\top0|count_r [22]),
	.datac(\top0|count_r [12]),
	.datad(\top0|count_r [11]),
	.cin(gnd),
	.combout(\top0|o_random_out_r[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \top0|o_random_out_r[1]~8 .lut_mask = 16'hFFFE;
defparam \top0|o_random_out_r[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N30
cycloneive_lcell_comb \top0|o_random_out_r[1]~7 (
// Equation(s):
// \top0|o_random_out_r[1]~7_combout  = (\top0|count_r [16]) # ((\top0|count_r [13]) # ((\top0|count_r [15]) # (\top0|count_r [14])))

	.dataa(\top0|count_r [16]),
	.datab(\top0|count_r [13]),
	.datac(\top0|count_r [15]),
	.datad(\top0|count_r [14]),
	.cin(gnd),
	.combout(\top0|o_random_out_r[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \top0|o_random_out_r[1]~7 .lut_mask = 16'hFFFE;
defparam \top0|o_random_out_r[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N4
cycloneive_lcell_comb \top0|o_random_out_r[1]~9 (
// Equation(s):
// \top0|o_random_out_r[1]~9_combout  = (\top0|state_r~q  & (((\top0|o_random_out_r[1]~8_combout ) # (\top0|o_random_out_r[1]~7_combout )))) # (!\top0|state_r~q  & (!\deb0|neg_r~q ))

	.dataa(\top0|state_r~q ),
	.datab(\deb0|neg_r~q ),
	.datac(\top0|o_random_out_r[1]~8_combout ),
	.datad(\top0|o_random_out_r[1]~7_combout ),
	.cin(gnd),
	.combout(\top0|o_random_out_r[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \top0|o_random_out_r[1]~9 .lut_mask = 16'hBBB1;
defparam \top0|o_random_out_r[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N22
cycloneive_lcell_comb \top0|o_random_out_r[1]~3 (
// Equation(s):
// \top0|o_random_out_r[1]~3_combout  = (\top0|count_r [0]) # ((\top0|count_r [26] & ((\top0|count_r [23]) # (!\top0|count_r [24]))))

	.dataa(\top0|count_r [0]),
	.datab(\top0|count_r [24]),
	.datac(\top0|count_r [23]),
	.datad(\top0|count_r [26]),
	.cin(gnd),
	.combout(\top0|o_random_out_r[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \top0|o_random_out_r[1]~3 .lut_mask = 16'hFBAA;
defparam \top0|o_random_out_r[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N28
cycloneive_lcell_comb \top0|o_random_out_r[1]~5 (
// Equation(s):
// \top0|o_random_out_r[1]~5_combout  = (\top0|count_r [19]) # ((\top0|count_r [17]) # ((\top0|count_r [20]) # (\top0|count_r [18])))

	.dataa(\top0|count_r [19]),
	.datab(\top0|count_r [17]),
	.datac(\top0|count_r [20]),
	.datad(\top0|count_r [18]),
	.cin(gnd),
	.combout(\top0|o_random_out_r[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \top0|o_random_out_r[1]~5 .lut_mask = 16'hFFFE;
defparam \top0|o_random_out_r[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N2
cycloneive_lcell_comb \top0|o_random_out_r[1]~4 (
// Equation(s):
// \top0|o_random_out_r[1]~4_combout  = (\top0|count_r [6]) # ((\top0|count_r [7]) # ((\top0|count_r [8]) # (\top0|count_r [5])))

	.dataa(\top0|count_r [6]),
	.datab(\top0|count_r [7]),
	.datac(\top0|count_r [8]),
	.datad(\top0|count_r [5]),
	.cin(gnd),
	.combout(\top0|o_random_out_r[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \top0|o_random_out_r[1]~4 .lut_mask = 16'hFFFE;
defparam \top0|o_random_out_r[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N8
cycloneive_lcell_comb \top0|o_random_out_r[1]~6 (
// Equation(s):
// \top0|o_random_out_r[1]~6_combout  = (\top0|o_random_out_r[1]~3_combout ) # ((\top0|o_random_out_r[1]~5_combout ) # (\top0|o_random_out_r[1]~4_combout ))

	.dataa(\top0|o_random_out_r[1]~3_combout ),
	.datab(\top0|o_random_out_r[1]~5_combout ),
	.datac(\top0|o_random_out_r[1]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\top0|o_random_out_r[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \top0|o_random_out_r[1]~6 .lut_mask = 16'hFEFE;
defparam \top0|o_random_out_r[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N30
cycloneive_lcell_comb \top0|o_random_out_r[1]~10 (
// Equation(s):
// \top0|o_random_out_r[1]~10_combout  = (!\top0|o_random_out_r[1]~9_combout  & (((!\top0|o_random_out_r[1]~2_combout  & !\top0|o_random_out_r[1]~6_combout )) # (!\top0|state_r~q )))

	.dataa(\top0|o_random_out_r[1]~2_combout ),
	.datab(\top0|o_random_out_r[1]~9_combout ),
	.datac(\top0|o_random_out_r[1]~6_combout ),
	.datad(\top0|state_r~q ),
	.cin(gnd),
	.combout(\top0|o_random_out_r[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \top0|o_random_out_r[1]~10 .lut_mask = 16'h0133;
defparam \top0|o_random_out_r[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y41_N9
dffeas \top0|o_random_out_r[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|o_random_out_w~3_combout ),
	.asdata(\top0|seed_r[3]~_wirecell_combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\top0|state_r~q ),
	.ena(\top0|o_random_out_r[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|o_random_out_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|o_random_out_r[3] .is_wysiwyg = "true";
defparam \top0|o_random_out_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N6
cycloneive_lcell_comb \top0|o_random_out_w[2]~2 (
// Equation(s):
// \top0|o_random_out_w[2]~2_combout  = (\top0|state_r~q  & ((\top0|o_random_out_r [3]))) # (!\top0|state_r~q  & (!\top0|seed_r [2]))

	.dataa(\top0|state_r~q ),
	.datab(\top0|seed_r [2]),
	.datac(\top0|o_random_out_r [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\top0|o_random_out_w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \top0|o_random_out_w[2]~2 .lut_mask = 16'hB1B1;
defparam \top0|o_random_out_w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y41_N7
dffeas \top0|o_random_out_r[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|o_random_out_w[2]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top0|o_random_out_r[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|o_random_out_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|o_random_out_r[2] .is_wysiwyg = "true";
defparam \top0|o_random_out_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N28
cycloneive_lcell_comb \top0|o_random_out_w[1]~1 (
// Equation(s):
// \top0|o_random_out_w[1]~1_combout  = (\top0|state_r~q  & ((\top0|o_random_out_r [2]))) # (!\top0|state_r~q  & (!\top0|seed_r [1]))

	.dataa(\top0|seed_r [1]),
	.datab(\top0|state_r~q ),
	.datac(gnd),
	.datad(\top0|o_random_out_r [2]),
	.cin(gnd),
	.combout(\top0|o_random_out_w[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \top0|o_random_out_w[1]~1 .lut_mask = 16'hDD11;
defparam \top0|o_random_out_w[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y41_N29
dffeas \top0|o_random_out_r[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|o_random_out_w[1]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top0|o_random_out_r[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|o_random_out_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|o_random_out_r[1] .is_wysiwyg = "true";
defparam \top0|o_random_out_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N26
cycloneive_lcell_comb \top0|o_random_out_w[0]~0 (
// Equation(s):
// \top0|o_random_out_w[0]~0_combout  = (\top0|state_r~q  & ((\top0|o_random_out_r [1]))) # (!\top0|state_r~q  & (!\top0|seed_r [0]))

	.dataa(\top0|state_r~q ),
	.datab(\top0|seed_r [0]),
	.datac(gnd),
	.datad(\top0|o_random_out_r [1]),
	.cin(gnd),
	.combout(\top0|o_random_out_w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \top0|o_random_out_w[0]~0 .lut_mask = 16'hBB11;
defparam \top0|o_random_out_w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y41_N27
dffeas \top0|o_random_out_r[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|o_random_out_w[0]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top0|o_random_out_r[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|o_random_out_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|o_random_out_r[0] .is_wysiwyg = "true";
defparam \top0|o_random_out_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N16
cycloneive_lcell_comb \seven_dec0|WideOr6~0 (
// Equation(s):
// \seven_dec0|WideOr6~0_combout  = (\top0|o_random_out_r [0] & (!\top0|o_random_out_r [2] & (\top0|o_random_out_r [1] $ (!\top0|o_random_out_r [3])))) # (!\top0|o_random_out_r [0] & (\top0|o_random_out_r [2] & (\top0|o_random_out_r [1] $ 
// (!\top0|o_random_out_r [3]))))

	.dataa(\top0|o_random_out_r [0]),
	.datab(\top0|o_random_out_r [1]),
	.datac(\top0|o_random_out_r [3]),
	.datad(\top0|o_random_out_r [2]),
	.cin(gnd),
	.combout(\seven_dec0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_dec0|WideOr6~0 .lut_mask = 16'h4182;
defparam \seven_dec0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N18
cycloneive_lcell_comb \seven_dec0|WideOr5~0 (
// Equation(s):
// \seven_dec0|WideOr5~0_combout  = (\top0|o_random_out_r [2] & ((\top0|o_random_out_r [0] & (\top0|o_random_out_r [1] $ (!\top0|o_random_out_r [3]))) # (!\top0|o_random_out_r [0] & (\top0|o_random_out_r [1] & !\top0|o_random_out_r [3]))))

	.dataa(\top0|o_random_out_r [0]),
	.datab(\top0|o_random_out_r [1]),
	.datac(\top0|o_random_out_r [3]),
	.datad(\top0|o_random_out_r [2]),
	.cin(gnd),
	.combout(\seven_dec0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_dec0|WideOr5~0 .lut_mask = 16'h8600;
defparam \seven_dec0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N4
cycloneive_lcell_comb \seven_dec0|o_seven_one[2]~0 (
// Equation(s):
// \seven_dec0|o_seven_one[2]~0_combout  = (!\top0|o_random_out_r [0] & ((\top0|o_random_out_r [1] & (!\top0|o_random_out_r [3] & !\top0|o_random_out_r [2])) # (!\top0|o_random_out_r [1] & (\top0|o_random_out_r [3] & \top0|o_random_out_r [2]))))

	.dataa(\top0|o_random_out_r [0]),
	.datab(\top0|o_random_out_r [1]),
	.datac(\top0|o_random_out_r [3]),
	.datad(\top0|o_random_out_r [2]),
	.cin(gnd),
	.combout(\seven_dec0|o_seven_one[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_dec0|o_seven_one[2]~0 .lut_mask = 16'h1004;
defparam \seven_dec0|o_seven_one[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N22
cycloneive_lcell_comb \seven_dec0|WideOr4~0 (
// Equation(s):
// \seven_dec0|WideOr4~0_combout  = (\top0|o_random_out_r [0] & ((\top0|o_random_out_r [1] & (\top0|o_random_out_r [3] $ (\top0|o_random_out_r [2]))) # (!\top0|o_random_out_r [1] & (!\top0|o_random_out_r [3] & !\top0|o_random_out_r [2])))) # 
// (!\top0|o_random_out_r [0] & (\top0|o_random_out_r [2] & (\top0|o_random_out_r [1] $ (!\top0|o_random_out_r [3]))))

	.dataa(\top0|o_random_out_r [0]),
	.datab(\top0|o_random_out_r [1]),
	.datac(\top0|o_random_out_r [3]),
	.datad(\top0|o_random_out_r [2]),
	.cin(gnd),
	.combout(\seven_dec0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_dec0|WideOr4~0 .lut_mask = 16'h4982;
defparam \seven_dec0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N0
cycloneive_lcell_comb \seven_dec0|WideOr3~0 (
// Equation(s):
// \seven_dec0|WideOr3~0_combout  = (\top0|o_random_out_r [0]) # ((\top0|o_random_out_r [2] & (\top0|o_random_out_r [1] $ (!\top0|o_random_out_r [3]))))

	.dataa(\top0|o_random_out_r [0]),
	.datab(\top0|o_random_out_r [1]),
	.datac(\top0|o_random_out_r [3]),
	.datad(\top0|o_random_out_r [2]),
	.cin(gnd),
	.combout(\seven_dec0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_dec0|WideOr3~0 .lut_mask = 16'hEBAA;
defparam \seven_dec0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N2
cycloneive_lcell_comb \seven_dec0|WideOr2~0 (
// Equation(s):
// \seven_dec0|WideOr2~0_combout  = (\top0|o_random_out_r [1] & (!\top0|o_random_out_r [2] & ((\top0|o_random_out_r [0]) # (!\top0|o_random_out_r [3])))) # (!\top0|o_random_out_r [1] & ((\top0|o_random_out_r [3] & ((\top0|o_random_out_r [2]))) # 
// (!\top0|o_random_out_r [3] & (\top0|o_random_out_r [0] & !\top0|o_random_out_r [2]))))

	.dataa(\top0|o_random_out_r [0]),
	.datab(\top0|o_random_out_r [1]),
	.datac(\top0|o_random_out_r [3]),
	.datad(\top0|o_random_out_r [2]),
	.cin(gnd),
	.combout(\seven_dec0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_dec0|WideOr2~0 .lut_mask = 16'h308E;
defparam \seven_dec0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N12
cycloneive_lcell_comb \seven_dec0|WideOr1~0 (
// Equation(s):
// \seven_dec0|WideOr1~0_combout  = (\top0|o_random_out_r [2] & (((\top0|o_random_out_r [3]) # (!\top0|o_random_out_r [1])) # (!\top0|o_random_out_r [0]))) # (!\top0|o_random_out_r [2] & ((\top0|o_random_out_r [1] $ (\top0|o_random_out_r [3]))))

	.dataa(\top0|o_random_out_r [0]),
	.datab(\top0|o_random_out_r [1]),
	.datac(\top0|o_random_out_r [3]),
	.datad(\top0|o_random_out_r [2]),
	.cin(gnd),
	.combout(\seven_dec0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_dec0|WideOr1~0 .lut_mask = 16'hF73C;
defparam \seven_dec0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N14
cycloneive_lcell_comb \seven_dec0|WideOr0~0 (
// Equation(s):
// \seven_dec0|WideOr0~0_combout  = ((!\top0|o_random_out_r [2] & !\top0|o_random_out_r [1])) # (!\top0|o_random_out_r [3])

	.dataa(\top0|o_random_out_r [2]),
	.datab(\top0|o_random_out_r [1]),
	.datac(\top0|o_random_out_r [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\seven_dec0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_dec0|WideOr0~0 .lut_mask = 16'h1F1F;
defparam \seven_dec0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N28
cycloneive_lcell_comb \top0|o_last_num_r[0]~1 (
// Equation(s):
// \top0|o_last_num_r[0]~1_combout  = (\top0|state_r~q  & \top0|o_last_num_r[0]~0_combout )

	.dataa(gnd),
	.datab(\top0|state_r~q ),
	.datac(\top0|o_last_num_r[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\top0|o_last_num_r[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \top0|o_last_num_r[0]~1 .lut_mask = 16'hC0C0;
defparam \top0|o_last_num_r[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N7
dffeas \top0|o_last_num_r[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\top0|o_random_out_r [3]),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top0|o_last_num_r[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|o_last_num_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|o_last_num_r[3] .is_wysiwyg = "true";
defparam \top0|o_last_num_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N24
cycloneive_lcell_comb \top0|o_last_num_r[0]~feeder (
// Equation(s):
// \top0|o_last_num_r[0]~feeder_combout  = \top0|o_random_out_r [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top0|o_random_out_r [0]),
	.cin(gnd),
	.combout(\top0|o_last_num_r[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top0|o_last_num_r[0]~feeder .lut_mask = 16'hFF00;
defparam \top0|o_last_num_r[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N25
dffeas \top0|o_last_num_r[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|o_last_num_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top0|o_last_num_r[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|o_last_num_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|o_last_num_r[0] .is_wysiwyg = "true";
defparam \top0|o_last_num_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N26
cycloneive_lcell_comb \top0|o_last_num_r[1]~feeder (
// Equation(s):
// \top0|o_last_num_r[1]~feeder_combout  = \top0|o_random_out_r [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top0|o_random_out_r [1]),
	.cin(gnd),
	.combout(\top0|o_last_num_r[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top0|o_last_num_r[1]~feeder .lut_mask = 16'hFF00;
defparam \top0|o_last_num_r[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N27
dffeas \top0|o_last_num_r[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|o_last_num_r[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top0|o_last_num_r[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|o_last_num_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|o_last_num_r[1] .is_wysiwyg = "true";
defparam \top0|o_last_num_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N20
cycloneive_lcell_comb \top0|o_last_num_r[2]~feeder (
// Equation(s):
// \top0|o_last_num_r[2]~feeder_combout  = \top0|o_random_out_r [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top0|o_random_out_r [2]),
	.cin(gnd),
	.combout(\top0|o_last_num_r[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top0|o_last_num_r[2]~feeder .lut_mask = 16'hFF00;
defparam \top0|o_last_num_r[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N21
dffeas \top0|o_last_num_r[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\top0|o_last_num_r[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top0|o_last_num_r[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top0|o_last_num_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \top0|o_last_num_r[2] .is_wysiwyg = "true";
defparam \top0|o_last_num_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N8
cycloneive_lcell_comb \seven_dec0|WideOr13~0 (
// Equation(s):
// \seven_dec0|WideOr13~0_combout  = (\top0|o_last_num_r [3] & (\top0|o_last_num_r [1] & (\top0|o_last_num_r [0] $ (\top0|o_last_num_r [2])))) # (!\top0|o_last_num_r [3] & (!\top0|o_last_num_r [1] & (\top0|o_last_num_r [0] $ (\top0|o_last_num_r [2]))))

	.dataa(\top0|o_last_num_r [3]),
	.datab(\top0|o_last_num_r [0]),
	.datac(\top0|o_last_num_r [1]),
	.datad(\top0|o_last_num_r [2]),
	.cin(gnd),
	.combout(\seven_dec0|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_dec0|WideOr13~0 .lut_mask = 16'h2184;
defparam \seven_dec0|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N10
cycloneive_lcell_comb \seven_dec0|WideOr12~0 (
// Equation(s):
// \seven_dec0|WideOr12~0_combout  = (\top0|o_last_num_r [2] & ((\top0|o_last_num_r [3] & (\top0|o_last_num_r [0] & \top0|o_last_num_r [1])) # (!\top0|o_last_num_r [3] & (\top0|o_last_num_r [0] $ (\top0|o_last_num_r [1])))))

	.dataa(\top0|o_last_num_r [3]),
	.datab(\top0|o_last_num_r [0]),
	.datac(\top0|o_last_num_r [1]),
	.datad(\top0|o_last_num_r [2]),
	.cin(gnd),
	.combout(\seven_dec0|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_dec0|WideOr12~0 .lut_mask = 16'h9400;
defparam \seven_dec0|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N28
cycloneive_lcell_comb \seven_dec0|o_seven_hundred[2]~0 (
// Equation(s):
// \seven_dec0|o_seven_hundred[2]~0_combout  = (!\top0|o_last_num_r [0] & ((\top0|o_last_num_r [3] & (!\top0|o_last_num_r [1] & \top0|o_last_num_r [2])) # (!\top0|o_last_num_r [3] & (\top0|o_last_num_r [1] & !\top0|o_last_num_r [2]))))

	.dataa(\top0|o_last_num_r [3]),
	.datab(\top0|o_last_num_r [0]),
	.datac(\top0|o_last_num_r [1]),
	.datad(\top0|o_last_num_r [2]),
	.cin(gnd),
	.combout(\seven_dec0|o_seven_hundred[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_dec0|o_seven_hundred[2]~0 .lut_mask = 16'h0210;
defparam \seven_dec0|o_seven_hundred[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N30
cycloneive_lcell_comb \seven_dec0|WideOr11~0 (
// Equation(s):
// \seven_dec0|WideOr11~0_combout  = (\top0|o_last_num_r [3] & (\top0|o_last_num_r [1] & (\top0|o_last_num_r [0] $ (\top0|o_last_num_r [2])))) # (!\top0|o_last_num_r [3] & ((\top0|o_last_num_r [0] & (\top0|o_last_num_r [1] $ (!\top0|o_last_num_r [2]))) # 
// (!\top0|o_last_num_r [0] & (!\top0|o_last_num_r [1] & \top0|o_last_num_r [2]))))

	.dataa(\top0|o_last_num_r [3]),
	.datab(\top0|o_last_num_r [0]),
	.datac(\top0|o_last_num_r [1]),
	.datad(\top0|o_last_num_r [2]),
	.cin(gnd),
	.combout(\seven_dec0|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_dec0|WideOr11~0 .lut_mask = 16'h6184;
defparam \seven_dec0|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N0
cycloneive_lcell_comb \seven_dec0|WideOr10~0 (
// Equation(s):
// \seven_dec0|WideOr10~0_combout  = (\top0|o_last_num_r [0]) # ((\top0|o_last_num_r [2] & (\top0|o_last_num_r [3] $ (!\top0|o_last_num_r [1]))))

	.dataa(\top0|o_last_num_r [3]),
	.datab(\top0|o_last_num_r [0]),
	.datac(\top0|o_last_num_r [1]),
	.datad(\top0|o_last_num_r [2]),
	.cin(gnd),
	.combout(\seven_dec0|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_dec0|WideOr10~0 .lut_mask = 16'hEDCC;
defparam \seven_dec0|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N18
cycloneive_lcell_comb \seven_dec0|WideOr9~0 (
// Equation(s):
// \seven_dec0|WideOr9~0_combout  = (\top0|o_last_num_r [3] & ((\top0|o_last_num_r [1] & (\top0|o_last_num_r [0] & !\top0|o_last_num_r [2])) # (!\top0|o_last_num_r [1] & ((\top0|o_last_num_r [2]))))) # (!\top0|o_last_num_r [3] & (!\top0|o_last_num_r [2] & 
// ((\top0|o_last_num_r [0]) # (\top0|o_last_num_r [1]))))

	.dataa(\top0|o_last_num_r [3]),
	.datab(\top0|o_last_num_r [0]),
	.datac(\top0|o_last_num_r [1]),
	.datad(\top0|o_last_num_r [2]),
	.cin(gnd),
	.combout(\seven_dec0|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_dec0|WideOr9~0 .lut_mask = 16'h0AD4;
defparam \seven_dec0|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N4
cycloneive_lcell_comb \seven_dec0|WideOr8~0 (
// Equation(s):
// \seven_dec0|WideOr8~0_combout  = (\top0|o_last_num_r [2] & ((\top0|o_last_num_r [3]) # ((!\top0|o_last_num_r [1]) # (!\top0|o_last_num_r [0])))) # (!\top0|o_last_num_r [2] & (\top0|o_last_num_r [3] $ (((\top0|o_last_num_r [1])))))

	.dataa(\top0|o_last_num_r [3]),
	.datab(\top0|o_last_num_r [0]),
	.datac(\top0|o_last_num_r [1]),
	.datad(\top0|o_last_num_r [2]),
	.cin(gnd),
	.combout(\seven_dec0|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_dec0|WideOr8~0 .lut_mask = 16'hBF5A;
defparam \seven_dec0|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N22
cycloneive_lcell_comb \seven_dec0|WideOr7~0 (
// Equation(s):
// \seven_dec0|WideOr7~0_combout  = ((!\top0|o_last_num_r [2] & !\top0|o_last_num_r [1])) # (!\top0|o_last_num_r [3])

	.dataa(\top0|o_last_num_r [3]),
	.datab(\top0|o_last_num_r [2]),
	.datac(\top0|o_last_num_r [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\seven_dec0|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_dec0|WideOr7~0 .lut_mask = 16'h5757;
defparam \seven_dec0|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
cycloneive_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N8
cycloneive_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N15
cycloneive_io_ibuf \ENETCLK_25~input (
	.i(ENETCLK_25),
	.ibar(gnd),
	.o(\ENETCLK_25~input_o ));
// synopsys translate_off
defparam \ENETCLK_25~input .bus_hold = "false";
defparam \ENETCLK_25~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
cycloneive_io_ibuf \SMA_CLKIN~input (
	.i(SMA_CLKIN),
	.ibar(gnd),
	.o(\SMA_CLKIN~input_o ));
// synopsys translate_off
defparam \SMA_CLKIN~input .bus_hold = "false";
defparam \SMA_CLKIN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y73_N1
cycloneive_io_ibuf \UART_RTS~input (
	.i(UART_RTS),
	.ibar(gnd),
	.o(\UART_RTS~input_o ));
// synopsys translate_off
defparam \UART_RTS~input .bus_hold = "false";
defparam \UART_RTS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N8
cycloneive_io_ibuf \UART_RXD~input (
	.i(UART_RXD),
	.ibar(gnd),
	.o(\UART_RXD~input_o ));
// synopsys translate_off
defparam \UART_RXD~input .bus_hold = "false";
defparam \UART_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N15
cycloneive_io_ibuf \SD_WP_N~input (
	.i(SD_WP_N),
	.ibar(gnd),
	.o(\SD_WP_N~input_o ));
// synopsys translate_off
defparam \SD_WP_N~input .bus_hold = "false";
defparam \SD_WP_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y68_N1
cycloneive_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N22
cycloneive_io_ibuf \ENET0_INT_N~input (
	.i(ENET0_INT_N),
	.ibar(gnd),
	.o(\ENET0_INT_N~input_o ));
// synopsys translate_off
defparam \ENET0_INT_N~input .bus_hold = "false";
defparam \ENET0_INT_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N1
cycloneive_io_ibuf \ENET0_MDIO~input (
	.i(ENET0_MDIO),
	.ibar(gnd),
	.o(\ENET0_MDIO~input_o ));
// synopsys translate_off
defparam \ENET0_MDIO~input .bus_hold = "false";
defparam \ENET0_MDIO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N1
cycloneive_io_ibuf \ENET0_RX_CLK~input (
	.i(ENET0_RX_CLK),
	.ibar(gnd),
	.o(\ENET0_RX_CLK~input_o ));
// synopsys translate_off
defparam \ENET0_RX_CLK~input .bus_hold = "false";
defparam \ENET0_RX_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N8
cycloneive_io_ibuf \ENET0_RX_COL~input (
	.i(ENET0_RX_COL),
	.ibar(gnd),
	.o(\ENET0_RX_COL~input_o ));
// synopsys translate_off
defparam \ENET0_RX_COL~input .bus_hold = "false";
defparam \ENET0_RX_COL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \ENET0_RX_CRS~input (
	.i(ENET0_RX_CRS),
	.ibar(gnd),
	.o(\ENET0_RX_CRS~input_o ));
// synopsys translate_off
defparam \ENET0_RX_CRS~input .bus_hold = "false";
defparam \ENET0_RX_CRS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N15
cycloneive_io_ibuf \ENET0_RX_DATA[0]~input (
	.i(ENET0_RX_DATA[0]),
	.ibar(gnd),
	.o(\ENET0_RX_DATA[0]~input_o ));
// synopsys translate_off
defparam \ENET0_RX_DATA[0]~input .bus_hold = "false";
defparam \ENET0_RX_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N22
cycloneive_io_ibuf \ENET0_RX_DATA[1]~input (
	.i(ENET0_RX_DATA[1]),
	.ibar(gnd),
	.o(\ENET0_RX_DATA[1]~input_o ));
// synopsys translate_off
defparam \ENET0_RX_DATA[1]~input .bus_hold = "false";
defparam \ENET0_RX_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N8
cycloneive_io_ibuf \ENET0_RX_DATA[2]~input (
	.i(ENET0_RX_DATA[2]),
	.ibar(gnd),
	.o(\ENET0_RX_DATA[2]~input_o ));
// synopsys translate_off
defparam \ENET0_RX_DATA[2]~input .bus_hold = "false";
defparam \ENET0_RX_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N15
cycloneive_io_ibuf \ENET0_RX_DATA[3]~input (
	.i(ENET0_RX_DATA[3]),
	.ibar(gnd),
	.o(\ENET0_RX_DATA[3]~input_o ));
// synopsys translate_off
defparam \ENET0_RX_DATA[3]~input .bus_hold = "false";
defparam \ENET0_RX_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N1
cycloneive_io_ibuf \ENET0_RX_DV~input (
	.i(ENET0_RX_DV),
	.ibar(gnd),
	.o(\ENET0_RX_DV~input_o ));
// synopsys translate_off
defparam \ENET0_RX_DV~input .bus_hold = "false";
defparam \ENET0_RX_DV~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N1
cycloneive_io_ibuf \ENET0_RX_ER~input (
	.i(ENET0_RX_ER),
	.ibar(gnd),
	.o(\ENET0_RX_ER~input_o ));
// synopsys translate_off
defparam \ENET0_RX_ER~input .bus_hold = "false";
defparam \ENET0_RX_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N8
cycloneive_io_ibuf \ENET0_TX_CLK~input (
	.i(ENET0_TX_CLK),
	.ibar(gnd),
	.o(\ENET0_TX_CLK~input_o ));
// synopsys translate_off
defparam \ENET0_TX_CLK~input .bus_hold = "false";
defparam \ENET0_TX_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N1
cycloneive_io_ibuf \ENET0_LINK100~input (
	.i(ENET0_LINK100),
	.ibar(gnd),
	.o(\ENET0_LINK100~input_o ));
// synopsys translate_off
defparam \ENET0_LINK100~input .bus_hold = "false";
defparam \ENET0_LINK100~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y73_N22
cycloneive_io_ibuf \ENET1_INT_N~input (
	.i(ENET1_INT_N),
	.ibar(gnd),
	.o(\ENET1_INT_N~input_o ));
// synopsys translate_off
defparam \ENET1_INT_N~input .bus_hold = "false";
defparam \ENET1_INT_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X105_Y73_N1
cycloneive_io_ibuf \ENET1_MDIO~input (
	.i(ENET1_MDIO),
	.ibar(gnd),
	.o(\ENET1_MDIO~input_o ));
// synopsys translate_off
defparam \ENET1_MDIO~input .bus_hold = "false";
defparam \ENET1_MDIO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N8
cycloneive_io_ibuf \ENET1_RX_CLK~input (
	.i(ENET1_RX_CLK),
	.ibar(gnd),
	.o(\ENET1_RX_CLK~input_o ));
// synopsys translate_off
defparam \ENET1_RX_CLK~input .bus_hold = "false";
defparam \ENET1_RX_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N15
cycloneive_io_ibuf \ENET1_RX_COL~input (
	.i(ENET1_RX_COL),
	.ibar(gnd),
	.o(\ENET1_RX_COL~input_o ));
// synopsys translate_off
defparam \ENET1_RX_COL~input .bus_hold = "false";
defparam \ENET1_RX_COL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N15
cycloneive_io_ibuf \ENET1_RX_CRS~input (
	.i(ENET1_RX_CRS),
	.ibar(gnd),
	.o(\ENET1_RX_CRS~input_o ));
// synopsys translate_off
defparam \ENET1_RX_CRS~input .bus_hold = "false";
defparam \ENET1_RX_CRS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N8
cycloneive_io_ibuf \ENET1_RX_DATA[0]~input (
	.i(ENET1_RX_DATA[0]),
	.ibar(gnd),
	.o(\ENET1_RX_DATA[0]~input_o ));
// synopsys translate_off
defparam \ENET1_RX_DATA[0]~input .bus_hold = "false";
defparam \ENET1_RX_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y73_N15
cycloneive_io_ibuf \ENET1_RX_DATA[1]~input (
	.i(ENET1_RX_DATA[1]),
	.ibar(gnd),
	.o(\ENET1_RX_DATA[1]~input_o ));
// synopsys translate_off
defparam \ENET1_RX_DATA[1]~input .bus_hold = "false";
defparam \ENET1_RX_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N1
cycloneive_io_ibuf \ENET1_RX_DATA[2]~input (
	.i(ENET1_RX_DATA[2]),
	.ibar(gnd),
	.o(\ENET1_RX_DATA[2]~input_o ));
// synopsys translate_off
defparam \ENET1_RX_DATA[2]~input .bus_hold = "false";
defparam \ENET1_RX_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y73_N22
cycloneive_io_ibuf \ENET1_RX_DATA[3]~input (
	.i(ENET1_RX_DATA[3]),
	.ibar(gnd),
	.o(\ENET1_RX_DATA[3]~input_o ));
// synopsys translate_off
defparam \ENET1_RX_DATA[3]~input .bus_hold = "false";
defparam \ENET1_RX_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N8
cycloneive_io_ibuf \ENET1_RX_DV~input (
	.i(ENET1_RX_DV),
	.ibar(gnd),
	.o(\ENET1_RX_DV~input_o ));
// synopsys translate_off
defparam \ENET1_RX_DV~input .bus_hold = "false";
defparam \ENET1_RX_DV~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y73_N15
cycloneive_io_ibuf \ENET1_RX_ER~input (
	.i(ENET1_RX_ER),
	.ibar(gnd),
	.o(\ENET1_RX_ER~input_o ));
// synopsys translate_off
defparam \ENET1_RX_ER~input .bus_hold = "false";
defparam \ENET1_RX_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y73_N15
cycloneive_io_ibuf \ENET1_TX_CLK~input (
	.i(ENET1_TX_CLK),
	.ibar(gnd),
	.o(\ENET1_TX_CLK~input_o ));
// synopsys translate_off
defparam \ENET1_TX_CLK~input .bus_hold = "false";
defparam \ENET1_TX_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N8
cycloneive_io_ibuf \ENET1_LINK100~input (
	.i(ENET1_LINK100),
	.ibar(gnd),
	.o(\ENET1_LINK100~input_o ));
// synopsys translate_off
defparam \ENET1_LINK100~input .bus_hold = "false";
defparam \ENET1_LINK100~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N22
cycloneive_io_ibuf \TD_CLK27~input (
	.i(TD_CLK27),
	.ibar(gnd),
	.o(\TD_CLK27~input_o ));
// synopsys translate_off
defparam \TD_CLK27~input .bus_hold = "false";
defparam \TD_CLK27~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y73_N1
cycloneive_io_ibuf \TD_DATA[0]~input (
	.i(TD_DATA[0]),
	.ibar(gnd),
	.o(\TD_DATA[0]~input_o ));
// synopsys translate_off
defparam \TD_DATA[0]~input .bus_hold = "false";
defparam \TD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y73_N1
cycloneive_io_ibuf \TD_DATA[1]~input (
	.i(TD_DATA[1]),
	.ibar(gnd),
	.o(\TD_DATA[1]~input_o ));
// synopsys translate_off
defparam \TD_DATA[1]~input .bus_hold = "false";
defparam \TD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y73_N15
cycloneive_io_ibuf \TD_DATA[2]~input (
	.i(TD_DATA[2]),
	.ibar(gnd),
	.o(\TD_DATA[2]~input_o ));
// synopsys translate_off
defparam \TD_DATA[2]~input .bus_hold = "false";
defparam \TD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y73_N22
cycloneive_io_ibuf \TD_DATA[3]~input (
	.i(TD_DATA[3]),
	.ibar(gnd),
	.o(\TD_DATA[3]~input_o ));
// synopsys translate_off
defparam \TD_DATA[3]~input .bus_hold = "false";
defparam \TD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N1
cycloneive_io_ibuf \TD_DATA[4]~input (
	.i(TD_DATA[4]),
	.ibar(gnd),
	.o(\TD_DATA[4]~input_o ));
// synopsys translate_off
defparam \TD_DATA[4]~input .bus_hold = "false";
defparam \TD_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N15
cycloneive_io_ibuf \TD_DATA[5]~input (
	.i(TD_DATA[5]),
	.ibar(gnd),
	.o(\TD_DATA[5]~input_o ));
// synopsys translate_off
defparam \TD_DATA[5]~input .bus_hold = "false";
defparam \TD_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N8
cycloneive_io_ibuf \TD_DATA[6]~input (
	.i(TD_DATA[6]),
	.ibar(gnd),
	.o(\TD_DATA[6]~input_o ));
// synopsys translate_off
defparam \TD_DATA[6]~input .bus_hold = "false";
defparam \TD_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y73_N8
cycloneive_io_ibuf \TD_DATA[7]~input (
	.i(TD_DATA[7]),
	.ibar(gnd),
	.o(\TD_DATA[7]~input_o ));
// synopsys translate_off
defparam \TD_DATA[7]~input .bus_hold = "false";
defparam \TD_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y73_N15
cycloneive_io_ibuf \TD_HS~input (
	.i(TD_HS),
	.ibar(gnd),
	.o(\TD_HS~input_o ));
// synopsys translate_off
defparam \TD_HS~input .bus_hold = "false";
defparam \TD_HS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y73_N8
cycloneive_io_ibuf \TD_VS~input (
	.i(TD_VS),
	.ibar(gnd),
	.o(\TD_VS~input_o ));
// synopsys translate_off
defparam \TD_VS~input .bus_hold = "false";
defparam \TD_VS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y73_N1
cycloneive_io_ibuf \OTG_INT~input (
	.i(OTG_INT),
	.ibar(gnd),
	.o(\OTG_INT~input_o ));
// synopsys translate_off
defparam \OTG_INT~input .bus_hold = "false";
defparam \OTG_INT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cycloneive_io_ibuf \IRDA_RXD~input (
	.i(IRDA_RXD),
	.ibar(gnd),
	.o(\IRDA_RXD~input_o ));
// synopsys translate_off
defparam \IRDA_RXD~input .bus_hold = "false";
defparam \IRDA_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N22
cycloneive_io_ibuf \FL_RY~input (
	.i(FL_RY),
	.ibar(gnd),
	.o(\FL_RY~input_o ));
// synopsys translate_off
defparam \FL_RY~input .bus_hold = "false";
defparam \FL_RY~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \HSMC_CLKIN_P1~input (
	.i(HSMC_CLKIN_P1),
	.ibar(\HSMC_CLKIN_P1(n)~padout ),
	.o(\HSMC_CLKIN_P1~input_o ));
// synopsys translate_off
defparam \HSMC_CLKIN_P1~input .bus_hold = "false";
defparam \HSMC_CLKIN_P1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N15
cycloneive_io_ibuf \HSMC_CLKIN_P2~input (
	.i(HSMC_CLKIN_P2),
	.ibar(\HSMC_CLKIN_P2(n)~padout ),
	.o(\HSMC_CLKIN_P2~input_o ));
// synopsys translate_off
defparam \HSMC_CLKIN_P2~input .bus_hold = "false";
defparam \HSMC_CLKIN_P2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N1
cycloneive_io_ibuf \HSMC_CLKIN0~input (
	.i(HSMC_CLKIN0),
	.ibar(gnd),
	.o(\HSMC_CLKIN0~input_o ));
// synopsys translate_off
defparam \HSMC_CLKIN0~input .bus_hold = "false";
defparam \HSMC_CLKIN0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y68_N15
cycloneive_io_ibuf \HSMC_RX_D_P[0]~input (
	.i(HSMC_RX_D_P[0]),
	.ibar(\HSMC_RX_D_P[0](n)~padout ),
	.o(\HSMC_RX_D_P[0]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[0]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N22
cycloneive_io_ibuf \HSMC_RX_D_P[1]~input (
	.i(HSMC_RX_D_P[1]),
	.ibar(\HSMC_RX_D_P[1](n)~padout ),
	.o(\HSMC_RX_D_P[1]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[1]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y59_N15
cycloneive_io_ibuf \HSMC_RX_D_P[2]~input (
	.i(HSMC_RX_D_P[2]),
	.ibar(\HSMC_RX_D_P[2](n)~padout ),
	.o(\HSMC_RX_D_P[2]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[2]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y66_N15
cycloneive_io_ibuf \HSMC_RX_D_P[3]~input (
	.i(HSMC_RX_D_P[3]),
	.ibar(\HSMC_RX_D_P[3](n)~padout ),
	.o(\HSMC_RX_D_P[3]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[3]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y58_N15
cycloneive_io_ibuf \HSMC_RX_D_P[4]~input (
	.i(HSMC_RX_D_P[4]),
	.ibar(\HSMC_RX_D_P[4](n)~padout ),
	.o(\HSMC_RX_D_P[4]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[4]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y55_N15
cycloneive_io_ibuf \HSMC_RX_D_P[5]~input (
	.i(HSMC_RX_D_P[5]),
	.ibar(\HSMC_RX_D_P[5](n)~padout ),
	.o(\HSMC_RX_D_P[5]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[5]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y49_N8
cycloneive_io_ibuf \HSMC_RX_D_P[6]~input (
	.i(HSMC_RX_D_P[6]),
	.ibar(\HSMC_RX_D_P[6](n)~padout ),
	.o(\HSMC_RX_D_P[6]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[6]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y47_N22
cycloneive_io_ibuf \HSMC_RX_D_P[7]~input (
	.i(HSMC_RX_D_P[7]),
	.ibar(\HSMC_RX_D_P[7](n)~padout ),
	.o(\HSMC_RX_D_P[7]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[7]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y33_N1
cycloneive_io_ibuf \HSMC_RX_D_P[8]~input (
	.i(HSMC_RX_D_P[8]),
	.ibar(\HSMC_RX_D_P[8](n)~padout ),
	.o(\HSMC_RX_D_P[8]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[8]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y31_N1
cycloneive_io_ibuf \HSMC_RX_D_P[9]~input (
	.i(HSMC_RX_D_P[9]),
	.ibar(\HSMC_RX_D_P[9](n)~padout ),
	.o(\HSMC_RX_D_P[9]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[9]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y27_N1
cycloneive_io_ibuf \HSMC_RX_D_P[10]~input (
	.i(HSMC_RX_D_P[10]),
	.ibar(\HSMC_RX_D_P[10](n)~padout ),
	.o(\HSMC_RX_D_P[10]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[10]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N8
cycloneive_io_ibuf \HSMC_RX_D_P[11]~input (
	.i(HSMC_RX_D_P[11]),
	.ibar(\HSMC_RX_D_P[11](n)~padout ),
	.o(\HSMC_RX_D_P[11]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[11]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y45_N22
cycloneive_io_ibuf \HSMC_RX_D_P[12]~input (
	.i(HSMC_RX_D_P[12]),
	.ibar(\HSMC_RX_D_P[12](n)~padout ),
	.o(\HSMC_RX_D_P[12]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[12]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y41_N8
cycloneive_io_ibuf \HSMC_RX_D_P[13]~input (
	.i(HSMC_RX_D_P[13]),
	.ibar(\HSMC_RX_D_P[13](n)~padout ),
	.o(\HSMC_RX_D_P[13]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[13]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N1
cycloneive_io_ibuf \HSMC_RX_D_P[14]~input (
	.i(HSMC_RX_D_P[14]),
	.ibar(\HSMC_RX_D_P[14](n)~padout ),
	.o(\HSMC_RX_D_P[14]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[14]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N15
cycloneive_io_ibuf \HSMC_RX_D_P[15]~input (
	.i(HSMC_RX_D_P[15]),
	.ibar(\HSMC_RX_D_P[15](n)~padout ),
	.o(\HSMC_RX_D_P[15]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[15]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y32_N1
cycloneive_io_ibuf \HSMC_RX_D_P[16]~input (
	.i(HSMC_RX_D_P[16]),
	.ibar(\HSMC_RX_D_P[16](n)~padout ),
	.o(\HSMC_RX_D_P[16]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[16]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N15
cycloneive_io_ibuf \LCD_DATA[0]~input (
	.i(LCD_DATA[0]),
	.ibar(gnd),
	.o(\LCD_DATA[0]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[0]~input .bus_hold = "false";
defparam \LCD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N8
cycloneive_io_ibuf \LCD_DATA[1]~input (
	.i(LCD_DATA[1]),
	.ibar(gnd),
	.o(\LCD_DATA[1]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[1]~input .bus_hold = "false";
defparam \LCD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N1
cycloneive_io_ibuf \LCD_DATA[2]~input (
	.i(LCD_DATA[2]),
	.ibar(gnd),
	.o(\LCD_DATA[2]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[2]~input .bus_hold = "false";
defparam \LCD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N8
cycloneive_io_ibuf \LCD_DATA[3]~input (
	.i(LCD_DATA[3]),
	.ibar(gnd),
	.o(\LCD_DATA[3]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[3]~input .bus_hold = "false";
defparam \LCD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y54_N8
cycloneive_io_ibuf \LCD_DATA[4]~input (
	.i(LCD_DATA[4]),
	.ibar(gnd),
	.o(\LCD_DATA[4]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[4]~input .bus_hold = "false";
defparam \LCD_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N22
cycloneive_io_ibuf \LCD_DATA[5]~input (
	.i(LCD_DATA[5]),
	.ibar(gnd),
	.o(\LCD_DATA[5]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[5]~input .bus_hold = "false";
defparam \LCD_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y51_N15
cycloneive_io_ibuf \LCD_DATA[6]~input (
	.i(LCD_DATA[6]),
	.ibar(gnd),
	.o(\LCD_DATA[6]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[6]~input .bus_hold = "false";
defparam \LCD_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N1
cycloneive_io_ibuf \LCD_DATA[7]~input (
	.i(LCD_DATA[7]),
	.ibar(gnd),
	.o(\LCD_DATA[7]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[7]~input .bus_hold = "false";
defparam \LCD_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N15
cycloneive_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N22
cycloneive_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N22
cycloneive_io_ibuf \PS2_CLK2~input (
	.i(PS2_CLK2),
	.ibar(gnd),
	.o(\PS2_CLK2~input_o ));
// synopsys translate_off
defparam \PS2_CLK2~input .bus_hold = "false";
defparam \PS2_CLK2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y65_N15
cycloneive_io_ibuf \PS2_DAT2~input (
	.i(PS2_DAT2),
	.ibar(gnd),
	.o(\PS2_DAT2~input_o ));
// synopsys translate_off
defparam \PS2_DAT2~input .bus_hold = "false";
defparam \PS2_DAT2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N15
cycloneive_io_ibuf \SD_CMD~input (
	.i(SD_CMD),
	.ibar(gnd),
	.o(\SD_CMD~input_o ));
// synopsys translate_off
defparam \SD_CMD~input .bus_hold = "false";
defparam \SD_CMD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N22
cycloneive_io_ibuf \SD_DAT[0]~input (
	.i(SD_DAT[0]),
	.ibar(gnd),
	.o(\SD_DAT[0]~input_o ));
// synopsys translate_off
defparam \SD_DAT[0]~input .bus_hold = "false";
defparam \SD_DAT[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N15
cycloneive_io_ibuf \SD_DAT[1]~input (
	.i(SD_DAT[1]),
	.ibar(gnd),
	.o(\SD_DAT[1]~input_o ));
// synopsys translate_off
defparam \SD_DAT[1]~input .bus_hold = "false";
defparam \SD_DAT[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N15
cycloneive_io_ibuf \SD_DAT[2]~input (
	.i(SD_DAT[2]),
	.ibar(gnd),
	.o(\SD_DAT[2]~input_o ));
// synopsys translate_off
defparam \SD_DAT[2]~input .bus_hold = "false";
defparam \SD_DAT[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N22
cycloneive_io_ibuf \SD_DAT[3]~input (
	.i(SD_DAT[3]),
	.ibar(gnd),
	.o(\SD_DAT[3]~input_o ));
// synopsys translate_off
defparam \SD_DAT[3]~input .bus_hold = "false";
defparam \SD_DAT[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y69_N8
cycloneive_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y60_N15
cycloneive_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y66_N15
cycloneive_io_ibuf \AUD_DACLRCK~input (
	.i(AUD_DACLRCK),
	.ibar(gnd),
	.o(\AUD_DACLRCK~input_o ));
// synopsys translate_off
defparam \AUD_DACLRCK~input .bus_hold = "false";
defparam \AUD_DACLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N8
cycloneive_io_ibuf \EEP_I2C_SDAT~input (
	.i(EEP_I2C_SDAT),
	.ibar(gnd),
	.o(\EEP_I2C_SDAT~input_o ));
// synopsys translate_off
defparam \EEP_I2C_SDAT~input .bus_hold = "false";
defparam \EEP_I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y73_N22
cycloneive_io_ibuf \I2C_SDAT~input (
	.i(I2C_SDAT),
	.ibar(gnd),
	.o(\I2C_SDAT~input_o ));
// synopsys translate_off
defparam \I2C_SDAT~input .bus_hold = "false";
defparam \I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y50_N15
cycloneive_io_ibuf \OTG_DATA[0]~input (
	.i(OTG_DATA[0]),
	.ibar(gnd),
	.o(\OTG_DATA[0]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[0]~input .bus_hold = "false";
defparam \OTG_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y53_N1
cycloneive_io_ibuf \OTG_DATA[1]~input (
	.i(OTG_DATA[1]),
	.ibar(gnd),
	.o(\OTG_DATA[1]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[1]~input .bus_hold = "false";
defparam \OTG_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y50_N22
cycloneive_io_ibuf \OTG_DATA[2]~input (
	.i(OTG_DATA[2]),
	.ibar(gnd),
	.o(\OTG_DATA[2]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[2]~input .bus_hold = "false";
defparam \OTG_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y53_N8
cycloneive_io_ibuf \OTG_DATA[3]~input (
	.i(OTG_DATA[3]),
	.ibar(gnd),
	.o(\OTG_DATA[3]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[3]~input .bus_hold = "false";
defparam \OTG_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y57_N15
cycloneive_io_ibuf \OTG_DATA[4]~input (
	.i(OTG_DATA[4]),
	.ibar(gnd),
	.o(\OTG_DATA[4]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[4]~input .bus_hold = "false";
defparam \OTG_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y57_N22
cycloneive_io_ibuf \OTG_DATA[5]~input (
	.i(OTG_DATA[5]),
	.ibar(gnd),
	.o(\OTG_DATA[5]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[5]~input .bus_hold = "false";
defparam \OTG_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N1
cycloneive_io_ibuf \OTG_DATA[6]~input (
	.i(OTG_DATA[6]),
	.ibar(gnd),
	.o(\OTG_DATA[6]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[6]~input .bus_hold = "false";
defparam \OTG_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y64_N1
cycloneive_io_ibuf \OTG_DATA[7]~input (
	.i(OTG_DATA[7]),
	.ibar(gnd),
	.o(\OTG_DATA[7]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[7]~input .bus_hold = "false";
defparam \OTG_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y62_N22
cycloneive_io_ibuf \OTG_DATA[8]~input (
	.i(OTG_DATA[8]),
	.ibar(gnd),
	.o(\OTG_DATA[8]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[8]~input .bus_hold = "false";
defparam \OTG_DATA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y62_N15
cycloneive_io_ibuf \OTG_DATA[9]~input (
	.i(OTG_DATA[9]),
	.ibar(gnd),
	.o(\OTG_DATA[9]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[9]~input .bus_hold = "false";
defparam \OTG_DATA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N15
cycloneive_io_ibuf \OTG_DATA[10]~input (
	.i(OTG_DATA[10]),
	.ibar(gnd),
	.o(\OTG_DATA[10]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[10]~input .bus_hold = "false";
defparam \OTG_DATA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N8
cycloneive_io_ibuf \OTG_DATA[11]~input (
	.i(OTG_DATA[11]),
	.ibar(gnd),
	.o(\OTG_DATA[11]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[11]~input .bus_hold = "false";
defparam \OTG_DATA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y63_N22
cycloneive_io_ibuf \OTG_DATA[12]~input (
	.i(OTG_DATA[12]),
	.ibar(gnd),
	.o(\OTG_DATA[12]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[12]~input .bus_hold = "false";
defparam \OTG_DATA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N15
cycloneive_io_ibuf \OTG_DATA[13]~input (
	.i(OTG_DATA[13]),
	.ibar(gnd),
	.o(\OTG_DATA[13]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[13]~input .bus_hold = "false";
defparam \OTG_DATA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y66_N22
cycloneive_io_ibuf \OTG_DATA[14]~input (
	.i(OTG_DATA[14]),
	.ibar(gnd),
	.o(\OTG_DATA[14]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[14]~input .bus_hold = "false";
defparam \OTG_DATA[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y63_N15
cycloneive_io_ibuf \OTG_DATA[15]~input (
	.i(OTG_DATA[15]),
	.ibar(gnd),
	.o(\OTG_DATA[15]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[15]~input .bus_hold = "false";
defparam \OTG_DATA[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
cycloneive_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N15
cycloneive_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneive_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N22
cycloneive_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N15
cycloneive_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N22
cycloneive_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N8
cycloneive_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N8
cycloneive_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneive_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N8
cycloneive_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N15
cycloneive_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N15
cycloneive_io_ibuf \DRAM_DQ[16]~input (
	.i(DRAM_DQ[16]),
	.ibar(gnd),
	.o(\DRAM_DQ[16]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[16]~input .bus_hold = "false";
defparam \DRAM_DQ[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y48_N8
cycloneive_io_ibuf \DRAM_DQ[17]~input (
	.i(DRAM_DQ[17]),
	.ibar(gnd),
	.o(\DRAM_DQ[17]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[17]~input .bus_hold = "false";
defparam \DRAM_DQ[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y43_N15
cycloneive_io_ibuf \DRAM_DQ[18]~input (
	.i(DRAM_DQ[18]),
	.ibar(gnd),
	.o(\DRAM_DQ[18]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[18]~input .bus_hold = "false";
defparam \DRAM_DQ[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N22
cycloneive_io_ibuf \DRAM_DQ[19]~input (
	.i(DRAM_DQ[19]),
	.ibar(gnd),
	.o(\DRAM_DQ[19]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[19]~input .bus_hold = "false";
defparam \DRAM_DQ[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N15
cycloneive_io_ibuf \DRAM_DQ[20]~input (
	.i(DRAM_DQ[20]),
	.ibar(gnd),
	.o(\DRAM_DQ[20]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[20]~input .bus_hold = "false";
defparam \DRAM_DQ[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N22
cycloneive_io_ibuf \DRAM_DQ[21]~input (
	.i(DRAM_DQ[21]),
	.ibar(gnd),
	.o(\DRAM_DQ[21]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[21]~input .bus_hold = "false";
defparam \DRAM_DQ[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N22
cycloneive_io_ibuf \DRAM_DQ[22]~input (
	.i(DRAM_DQ[22]),
	.ibar(gnd),
	.o(\DRAM_DQ[22]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[22]~input .bus_hold = "false";
defparam \DRAM_DQ[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N15
cycloneive_io_ibuf \DRAM_DQ[23]~input (
	.i(DRAM_DQ[23]),
	.ibar(gnd),
	.o(\DRAM_DQ[23]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[23]~input .bus_hold = "false";
defparam \DRAM_DQ[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
cycloneive_io_ibuf \DRAM_DQ[24]~input (
	.i(DRAM_DQ[24]),
	.ibar(gnd),
	.o(\DRAM_DQ[24]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[24]~input .bus_hold = "false";
defparam \DRAM_DQ[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N15
cycloneive_io_ibuf \DRAM_DQ[25]~input (
	.i(DRAM_DQ[25]),
	.ibar(gnd),
	.o(\DRAM_DQ[25]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[25]~input .bus_hold = "false";
defparam \DRAM_DQ[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N8
cycloneive_io_ibuf \DRAM_DQ[26]~input (
	.i(DRAM_DQ[26]),
	.ibar(gnd),
	.o(\DRAM_DQ[26]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[26]~input .bus_hold = "false";
defparam \DRAM_DQ[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N1
cycloneive_io_ibuf \DRAM_DQ[27]~input (
	.i(DRAM_DQ[27]),
	.ibar(gnd),
	.o(\DRAM_DQ[27]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[27]~input .bus_hold = "false";
defparam \DRAM_DQ[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N22
cycloneive_io_ibuf \DRAM_DQ[28]~input (
	.i(DRAM_DQ[28]),
	.ibar(gnd),
	.o(\DRAM_DQ[28]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[28]~input .bus_hold = "false";
defparam \DRAM_DQ[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N15
cycloneive_io_ibuf \DRAM_DQ[29]~input (
	.i(DRAM_DQ[29]),
	.ibar(gnd),
	.o(\DRAM_DQ[29]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[29]~input .bus_hold = "false";
defparam \DRAM_DQ[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N15
cycloneive_io_ibuf \DRAM_DQ[30]~input (
	.i(DRAM_DQ[30]),
	.ibar(gnd),
	.o(\DRAM_DQ[30]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[30]~input .bus_hold = "false";
defparam \DRAM_DQ[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N8
cycloneive_io_ibuf \DRAM_DQ[31]~input (
	.i(DRAM_DQ[31]),
	.ibar(gnd),
	.o(\DRAM_DQ[31]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[31]~input .bus_hold = "false";
defparam \DRAM_DQ[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[0]~input (
	.i(SRAM_DQ[0]),
	.ibar(gnd),
	.o(\SRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[0]~input .bus_hold = "false";
defparam \SRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \SRAM_DQ[1]~input (
	.i(SRAM_DQ[1]),
	.ibar(gnd),
	.o(\SRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[1]~input .bus_hold = "false";
defparam \SRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[2]~input (
	.i(SRAM_DQ[2]),
	.ibar(gnd),
	.o(\SRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[2]~input .bus_hold = "false";
defparam \SRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[3]~input (
	.i(SRAM_DQ[3]),
	.ibar(gnd),
	.o(\SRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[3]~input .bus_hold = "false";
defparam \SRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[4]~input (
	.i(SRAM_DQ[4]),
	.ibar(gnd),
	.o(\SRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[4]~input .bus_hold = "false";
defparam \SRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[5]~input (
	.i(SRAM_DQ[5]),
	.ibar(gnd),
	.o(\SRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[5]~input .bus_hold = "false";
defparam \SRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[6]~input (
	.i(SRAM_DQ[6]),
	.ibar(gnd),
	.o(\SRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[6]~input .bus_hold = "false";
defparam \SRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[7]~input (
	.i(SRAM_DQ[7]),
	.ibar(gnd),
	.o(\SRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[7]~input .bus_hold = "false";
defparam \SRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \SRAM_DQ[8]~input (
	.i(SRAM_DQ[8]),
	.ibar(gnd),
	.o(\SRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[8]~input .bus_hold = "false";
defparam \SRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \SRAM_DQ[9]~input (
	.i(SRAM_DQ[9]),
	.ibar(gnd),
	.o(\SRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[9]~input .bus_hold = "false";
defparam \SRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \SRAM_DQ[10]~input (
	.i(SRAM_DQ[10]),
	.ibar(gnd),
	.o(\SRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[10]~input .bus_hold = "false";
defparam \SRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \SRAM_DQ[11]~input (
	.i(SRAM_DQ[11]),
	.ibar(gnd),
	.o(\SRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[11]~input .bus_hold = "false";
defparam \SRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \SRAM_DQ[12]~input (
	.i(SRAM_DQ[12]),
	.ibar(gnd),
	.o(\SRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[12]~input .bus_hold = "false";
defparam \SRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[13]~input (
	.i(SRAM_DQ[13]),
	.ibar(gnd),
	.o(\SRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[13]~input .bus_hold = "false";
defparam \SRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[14]~input (
	.i(SRAM_DQ[14]),
	.ibar(gnd),
	.o(\SRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[14]~input .bus_hold = "false";
defparam \SRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[15]~input (
	.i(SRAM_DQ[15]),
	.ibar(gnd),
	.o(\SRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[15]~input .bus_hold = "false";
defparam \SRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N22
cycloneive_io_ibuf \FL_DQ[0]~input (
	.i(FL_DQ[0]),
	.ibar(gnd),
	.o(\FL_DQ[0]~input_o ));
// synopsys translate_off
defparam \FL_DQ[0]~input .bus_hold = "false";
defparam \FL_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
cycloneive_io_ibuf \FL_DQ[1]~input (
	.i(FL_DQ[1]),
	.ibar(gnd),
	.o(\FL_DQ[1]~input_o ));
// synopsys translate_off
defparam \FL_DQ[1]~input .bus_hold = "false";
defparam \FL_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
cycloneive_io_ibuf \FL_DQ[2]~input (
	.i(FL_DQ[2]),
	.ibar(gnd),
	.o(\FL_DQ[2]~input_o ));
// synopsys translate_off
defparam \FL_DQ[2]~input .bus_hold = "false";
defparam \FL_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N1
cycloneive_io_ibuf \FL_DQ[3]~input (
	.i(FL_DQ[3]),
	.ibar(gnd),
	.o(\FL_DQ[3]~input_o ));
// synopsys translate_off
defparam \FL_DQ[3]~input .bus_hold = "false";
defparam \FL_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N15
cycloneive_io_ibuf \FL_DQ[4]~input (
	.i(FL_DQ[4]),
	.ibar(gnd),
	.o(\FL_DQ[4]~input_o ));
// synopsys translate_off
defparam \FL_DQ[4]~input .bus_hold = "false";
defparam \FL_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \FL_DQ[5]~input (
	.i(FL_DQ[5]),
	.ibar(gnd),
	.o(\FL_DQ[5]~input_o ));
// synopsys translate_off
defparam \FL_DQ[5]~input .bus_hold = "false";
defparam \FL_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \FL_DQ[6]~input (
	.i(FL_DQ[6]),
	.ibar(gnd),
	.o(\FL_DQ[6]~input_o ));
// synopsys translate_off
defparam \FL_DQ[6]~input .bus_hold = "false";
defparam \FL_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N1
cycloneive_io_ibuf \FL_DQ[7]~input (
	.i(FL_DQ[7]),
	.ibar(gnd),
	.o(\FL_DQ[7]~input_o ));
// synopsys translate_off
defparam \FL_DQ[7]~input .bus_hold = "false";
defparam \FL_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y0_N1
cycloneive_io_ibuf \GPIO[0]~input (
	.i(GPIO[0]),
	.ibar(gnd),
	.o(\GPIO[0]~input_o ));
// synopsys translate_off
defparam \GPIO[0]~input .bus_hold = "false";
defparam \GPIO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N22
cycloneive_io_ibuf \GPIO[1]~input (
	.i(GPIO[1]),
	.ibar(gnd),
	.o(\GPIO[1]~input_o ));
// synopsys translate_off
defparam \GPIO[1]~input .bus_hold = "false";
defparam \GPIO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X109_Y0_N8
cycloneive_io_ibuf \GPIO[2]~input (
	.i(GPIO[2]),
	.ibar(gnd),
	.o(\GPIO[2]~input_o ));
// synopsys translate_off
defparam \GPIO[2]~input .bus_hold = "false";
defparam \GPIO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N22
cycloneive_io_ibuf \GPIO[3]~input (
	.i(GPIO[3]),
	.ibar(gnd),
	.o(\GPIO[3]~input_o ));
// synopsys translate_off
defparam \GPIO[3]~input .bus_hold = "false";
defparam \GPIO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N22
cycloneive_io_ibuf \GPIO[4]~input (
	.i(GPIO[4]),
	.ibar(gnd),
	.o(\GPIO[4]~input_o ));
// synopsys translate_off
defparam \GPIO[4]~input .bus_hold = "false";
defparam \GPIO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N15
cycloneive_io_ibuf \GPIO[5]~input (
	.i(GPIO[5]),
	.ibar(gnd),
	.o(\GPIO[5]~input_o ));
// synopsys translate_off
defparam \GPIO[5]~input .bus_hold = "false";
defparam \GPIO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N15
cycloneive_io_ibuf \GPIO[6]~input (
	.i(GPIO[6]),
	.ibar(gnd),
	.o(\GPIO[6]~input_o ));
// synopsys translate_off
defparam \GPIO[6]~input .bus_hold = "false";
defparam \GPIO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N22
cycloneive_io_ibuf \GPIO[7]~input (
	.i(GPIO[7]),
	.ibar(gnd),
	.o(\GPIO[7]~input_o ));
// synopsys translate_off
defparam \GPIO[7]~input .bus_hold = "false";
defparam \GPIO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N15
cycloneive_io_ibuf \GPIO[8]~input (
	.i(GPIO[8]),
	.ibar(gnd),
	.o(\GPIO[8]~input_o ));
// synopsys translate_off
defparam \GPIO[8]~input .bus_hold = "false";
defparam \GPIO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N8
cycloneive_io_ibuf \GPIO[9]~input (
	.i(GPIO[9]),
	.ibar(gnd),
	.o(\GPIO[9]~input_o ));
// synopsys translate_off
defparam \GPIO[9]~input .bus_hold = "false";
defparam \GPIO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N8
cycloneive_io_ibuf \GPIO[10]~input (
	.i(GPIO[10]),
	.ibar(gnd),
	.o(\GPIO[10]~input_o ));
// synopsys translate_off
defparam \GPIO[10]~input .bus_hold = "false";
defparam \GPIO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N15
cycloneive_io_ibuf \GPIO[11]~input (
	.i(GPIO[11]),
	.ibar(gnd),
	.o(\GPIO[11]~input_o ));
// synopsys translate_off
defparam \GPIO[11]~input .bus_hold = "false";
defparam \GPIO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N1
cycloneive_io_ibuf \GPIO[12]~input (
	.i(GPIO[12]),
	.ibar(gnd),
	.o(\GPIO[12]~input_o ));
// synopsys translate_off
defparam \GPIO[12]~input .bus_hold = "false";
defparam \GPIO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cycloneive_io_ibuf \GPIO[13]~input (
	.i(GPIO[13]),
	.ibar(gnd),
	.o(\GPIO[13]~input_o ));
// synopsys translate_off
defparam \GPIO[13]~input .bus_hold = "false";
defparam \GPIO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N8
cycloneive_io_ibuf \GPIO[14]~input (
	.i(GPIO[14]),
	.ibar(gnd),
	.o(\GPIO[14]~input_o ));
// synopsys translate_off
defparam \GPIO[14]~input .bus_hold = "false";
defparam \GPIO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N1
cycloneive_io_ibuf \GPIO[15]~input (
	.i(GPIO[15]),
	.ibar(gnd),
	.o(\GPIO[15]~input_o ));
// synopsys translate_off
defparam \GPIO[15]~input .bus_hold = "false";
defparam \GPIO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N1
cycloneive_io_ibuf \GPIO[16]~input (
	.i(GPIO[16]),
	.ibar(gnd),
	.o(\GPIO[16]~input_o ));
// synopsys translate_off
defparam \GPIO[16]~input .bus_hold = "false";
defparam \GPIO[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X109_Y0_N1
cycloneive_io_ibuf \GPIO[17]~input (
	.i(GPIO[17]),
	.ibar(gnd),
	.o(\GPIO[17]~input_o ));
// synopsys translate_off
defparam \GPIO[17]~input .bus_hold = "false";
defparam \GPIO[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N8
cycloneive_io_ibuf \GPIO[18]~input (
	.i(GPIO[18]),
	.ibar(gnd),
	.o(\GPIO[18]~input_o ));
// synopsys translate_off
defparam \GPIO[18]~input .bus_hold = "false";
defparam \GPIO[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y0_N22
cycloneive_io_ibuf \GPIO[19]~input (
	.i(GPIO[19]),
	.ibar(gnd),
	.o(\GPIO[19]~input_o ));
// synopsys translate_off
defparam \GPIO[19]~input .bus_hold = "false";
defparam \GPIO[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N1
cycloneive_io_ibuf \GPIO[20]~input (
	.i(GPIO[20]),
	.ibar(gnd),
	.o(\GPIO[20]~input_o ));
// synopsys translate_off
defparam \GPIO[20]~input .bus_hold = "false";
defparam \GPIO[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N8
cycloneive_io_ibuf \GPIO[21]~input (
	.i(GPIO[21]),
	.ibar(gnd),
	.o(\GPIO[21]~input_o ));
// synopsys translate_off
defparam \GPIO[21]~input .bus_hold = "false";
defparam \GPIO[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N22
cycloneive_io_ibuf \GPIO[22]~input (
	.i(GPIO[22]),
	.ibar(gnd),
	.o(\GPIO[22]~input_o ));
// synopsys translate_off
defparam \GPIO[22]~input .bus_hold = "false";
defparam \GPIO[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N22
cycloneive_io_ibuf \GPIO[23]~input (
	.i(GPIO[23]),
	.ibar(gnd),
	.o(\GPIO[23]~input_o ));
// synopsys translate_off
defparam \GPIO[23]~input .bus_hold = "false";
defparam \GPIO[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N15
cycloneive_io_ibuf \GPIO[24]~input (
	.i(GPIO[24]),
	.ibar(gnd),
	.o(\GPIO[24]~input_o ));
// synopsys translate_off
defparam \GPIO[24]~input .bus_hold = "false";
defparam \GPIO[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N8
cycloneive_io_ibuf \GPIO[25]~input (
	.i(GPIO[25]),
	.ibar(gnd),
	.o(\GPIO[25]~input_o ));
// synopsys translate_off
defparam \GPIO[25]~input .bus_hold = "false";
defparam \GPIO[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N8
cycloneive_io_ibuf \GPIO[26]~input (
	.i(GPIO[26]),
	.ibar(gnd),
	.o(\GPIO[26]~input_o ));
// synopsys translate_off
defparam \GPIO[26]~input .bus_hold = "false";
defparam \GPIO[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N15
cycloneive_io_ibuf \GPIO[27]~input (
	.i(GPIO[27]),
	.ibar(gnd),
	.o(\GPIO[27]~input_o ));
// synopsys translate_off
defparam \GPIO[27]~input .bus_hold = "false";
defparam \GPIO[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N1
cycloneive_io_ibuf \GPIO[28]~input (
	.i(GPIO[28]),
	.ibar(gnd),
	.o(\GPIO[28]~input_o ));
// synopsys translate_off
defparam \GPIO[28]~input .bus_hold = "false";
defparam \GPIO[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N1
cycloneive_io_ibuf \GPIO[29]~input (
	.i(GPIO[29]),
	.ibar(gnd),
	.o(\GPIO[29]~input_o ));
// synopsys translate_off
defparam \GPIO[29]~input .bus_hold = "false";
defparam \GPIO[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N22
cycloneive_io_ibuf \GPIO[30]~input (
	.i(GPIO[30]),
	.ibar(gnd),
	.o(\GPIO[30]~input_o ));
// synopsys translate_off
defparam \GPIO[30]~input .bus_hold = "false";
defparam \GPIO[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N22
cycloneive_io_ibuf \GPIO[31]~input (
	.i(GPIO[31]),
	.ibar(gnd),
	.o(\GPIO[31]~input_o ));
// synopsys translate_off
defparam \GPIO[31]~input .bus_hold = "false";
defparam \GPIO[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N15
cycloneive_io_ibuf \GPIO[32]~input (
	.i(GPIO[32]),
	.ibar(gnd),
	.o(\GPIO[32]~input_o ));
// synopsys translate_off
defparam \GPIO[32]~input .bus_hold = "false";
defparam \GPIO[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N1
cycloneive_io_ibuf \GPIO[33]~input (
	.i(GPIO[33]),
	.ibar(gnd),
	.o(\GPIO[33]~input_o ));
// synopsys translate_off
defparam \GPIO[33]~input .bus_hold = "false";
defparam \GPIO[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N15
cycloneive_io_ibuf \GPIO[34]~input (
	.i(GPIO[34]),
	.ibar(gnd),
	.o(\GPIO[34]~input_o ));
// synopsys translate_off
defparam \GPIO[34]~input .bus_hold = "false";
defparam \GPIO[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N8
cycloneive_io_ibuf \GPIO[35]~input (
	.i(GPIO[35]),
	.ibar(gnd),
	.o(\GPIO[35]~input_o ));
// synopsys translate_off
defparam \GPIO[35]~input .bus_hold = "false";
defparam \GPIO[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y8_N15
cycloneive_io_ibuf \HSMC_D[0]~input (
	.i(HSMC_D[0]),
	.ibar(gnd),
	.o(\HSMC_D[0]~input_o ));
// synopsys translate_off
defparam \HSMC_D[0]~input .bus_hold = "false";
defparam \HSMC_D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N1
cycloneive_io_ibuf \HSMC_D[1]~input (
	.i(HSMC_D[1]),
	.ibar(gnd),
	.o(\HSMC_D[1]~input_o ));
// synopsys translate_off
defparam \HSMC_D[1]~input .bus_hold = "false";
defparam \HSMC_D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y12_N8
cycloneive_io_ibuf \HSMC_D[2]~input (
	.i(HSMC_D[2]),
	.ibar(gnd),
	.o(\HSMC_D[2]~input_o ));
// synopsys translate_off
defparam \HSMC_D[2]~input .bus_hold = "false";
defparam \HSMC_D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y8_N22
cycloneive_io_ibuf \HSMC_D[3]~input (
	.i(HSMC_D[3]),
	.ibar(gnd),
	.o(\HSMC_D[3]~input_o ));
// synopsys translate_off
defparam \HSMC_D[3]~input .bus_hold = "false";
defparam \HSMC_D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y73_N22
cycloneive_io_ibuf \EX_IO[0]~input (
	.i(EX_IO[0]),
	.ibar(gnd),
	.o(\EX_IO[0]~input_o ));
// synopsys translate_off
defparam \EX_IO[0]~input .bus_hold = "false";
defparam \EX_IO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N22
cycloneive_io_ibuf \EX_IO[1]~input (
	.i(EX_IO[1]),
	.ibar(gnd),
	.o(\EX_IO[1]~input_o ));
// synopsys translate_off
defparam \EX_IO[1]~input .bus_hold = "false";
defparam \EX_IO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N22
cycloneive_io_ibuf \EX_IO[2]~input (
	.i(EX_IO[2]),
	.ibar(gnd),
	.o(\EX_IO[2]~input_o ));
// synopsys translate_off
defparam \EX_IO[2]~input .bus_hold = "false";
defparam \EX_IO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N15
cycloneive_io_ibuf \EX_IO[3]~input (
	.i(EX_IO[3]),
	.ibar(gnd),
	.o(\EX_IO[3]~input_o ));
// synopsys translate_off
defparam \EX_IO[3]~input .bus_hold = "false";
defparam \EX_IO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N1
cycloneive_io_ibuf \EX_IO[4]~input (
	.i(EX_IO[4]),
	.ibar(gnd),
	.o(\EX_IO[4]~input_o ));
// synopsys translate_off
defparam \EX_IO[4]~input .bus_hold = "false";
defparam \EX_IO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y73_N15
cycloneive_io_ibuf \EX_IO[5]~input (
	.i(EX_IO[5]),
	.ibar(gnd),
	.o(\EX_IO[5]~input_o ));
// synopsys translate_off
defparam \EX_IO[5]~input .bus_hold = "false";
defparam \EX_IO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N22
cycloneive_io_ibuf \EX_IO[6]~input (
	.i(EX_IO[6]),
	.ibar(gnd),
	.o(\EX_IO[6]~input_o ));
// synopsys translate_off
defparam \EX_IO[6]~input .bus_hold = "false";
defparam \EX_IO[6]~input .simulate_z_as = "z";
// synopsys translate_on

assign SMA_CLKOUT = \SMA_CLKOUT~output_o ;

assign LEDG[0] = \LEDG[0]~output_o ;

assign LEDG[1] = \LEDG[1]~output_o ;

assign LEDG[2] = \LEDG[2]~output_o ;

assign LEDG[3] = \LEDG[3]~output_o ;

assign LEDG[4] = \LEDG[4]~output_o ;

assign LEDG[5] = \LEDG[5]~output_o ;

assign LEDG[6] = \LEDG[6]~output_o ;

assign LEDG[7] = \LEDG[7]~output_o ;

assign LEDG[8] = \LEDG[8]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign LEDR[10] = \LEDR[10]~output_o ;

assign LEDR[11] = \LEDR[11]~output_o ;

assign LEDR[12] = \LEDR[12]~output_o ;

assign LEDR[13] = \LEDR[13]~output_o ;

assign LEDR[14] = \LEDR[14]~output_o ;

assign LEDR[15] = \LEDR[15]~output_o ;

assign LEDR[16] = \LEDR[16]~output_o ;

assign LEDR[17] = \LEDR[17]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

assign LCD_BLON = \LCD_BLON~output_o ;

assign LCD_EN = \LCD_EN~output_o ;

assign LCD_ON = \LCD_ON~output_o ;

assign LCD_RS = \LCD_RS~output_o ;

assign LCD_RW = \LCD_RW~output_o ;

assign UART_CTS = \UART_CTS~output_o ;

assign UART_TXD = \UART_TXD~output_o ;

assign SD_CLK = \SD_CLK~output_o ;

assign VGA_B[0] = \VGA_B[0]~output_o ;

assign VGA_B[1] = \VGA_B[1]~output_o ;

assign VGA_B[2] = \VGA_B[2]~output_o ;

assign VGA_B[3] = \VGA_B[3]~output_o ;

assign VGA_B[4] = \VGA_B[4]~output_o ;

assign VGA_B[5] = \VGA_B[5]~output_o ;

assign VGA_B[6] = \VGA_B[6]~output_o ;

assign VGA_B[7] = \VGA_B[7]~output_o ;

assign VGA_BLANK_N = \VGA_BLANK_N~output_o ;

assign VGA_CLK = \VGA_CLK~output_o ;

assign VGA_G[0] = \VGA_G[0]~output_o ;

assign VGA_G[1] = \VGA_G[1]~output_o ;

assign VGA_G[2] = \VGA_G[2]~output_o ;

assign VGA_G[3] = \VGA_G[3]~output_o ;

assign VGA_G[4] = \VGA_G[4]~output_o ;

assign VGA_G[5] = \VGA_G[5]~output_o ;

assign VGA_G[6] = \VGA_G[6]~output_o ;

assign VGA_G[7] = \VGA_G[7]~output_o ;

assign VGA_HS = \VGA_HS~output_o ;

assign VGA_R[0] = \VGA_R[0]~output_o ;

assign VGA_R[1] = \VGA_R[1]~output_o ;

assign VGA_R[2] = \VGA_R[2]~output_o ;

assign VGA_R[3] = \VGA_R[3]~output_o ;

assign VGA_R[4] = \VGA_R[4]~output_o ;

assign VGA_R[5] = \VGA_R[5]~output_o ;

assign VGA_R[6] = \VGA_R[6]~output_o ;

assign VGA_R[7] = \VGA_R[7]~output_o ;

assign VGA_SYNC_N = \VGA_SYNC_N~output_o ;

assign VGA_VS = \VGA_VS~output_o ;

assign AUD_DACDAT = \AUD_DACDAT~output_o ;

assign AUD_XCK = \AUD_XCK~output_o ;

assign EEP_I2C_SCLK = \EEP_I2C_SCLK~output_o ;

assign I2C_SCLK = \I2C_SCLK~output_o ;

assign ENET0_GTX_CLK = \ENET0_GTX_CLK~output_o ;

assign ENET0_MDC = \ENET0_MDC~output_o ;

assign ENET0_RST_N = \ENET0_RST_N~output_o ;

assign ENET0_TX_DATA[0] = \ENET0_TX_DATA[0]~output_o ;

assign ENET0_TX_DATA[1] = \ENET0_TX_DATA[1]~output_o ;

assign ENET0_TX_DATA[2] = \ENET0_TX_DATA[2]~output_o ;

assign ENET0_TX_DATA[3] = \ENET0_TX_DATA[3]~output_o ;

assign ENET0_TX_EN = \ENET0_TX_EN~output_o ;

assign ENET0_TX_ER = \ENET0_TX_ER~output_o ;

assign ENET1_GTX_CLK = \ENET1_GTX_CLK~output_o ;

assign ENET1_MDC = \ENET1_MDC~output_o ;

assign ENET1_RST_N = \ENET1_RST_N~output_o ;

assign ENET1_TX_DATA[0] = \ENET1_TX_DATA[0]~output_o ;

assign ENET1_TX_DATA[1] = \ENET1_TX_DATA[1]~output_o ;

assign ENET1_TX_DATA[2] = \ENET1_TX_DATA[2]~output_o ;

assign ENET1_TX_DATA[3] = \ENET1_TX_DATA[3]~output_o ;

assign ENET1_TX_EN = \ENET1_TX_EN~output_o ;

assign ENET1_TX_ER = \ENET1_TX_ER~output_o ;

assign TD_RESET_N = \TD_RESET_N~output_o ;

assign OTG_ADDR[0] = \OTG_ADDR[0]~output_o ;

assign OTG_ADDR[1] = \OTG_ADDR[1]~output_o ;

assign OTG_CS_N = \OTG_CS_N~output_o ;

assign OTG_WR_N = \OTG_WR_N~output_o ;

assign OTG_RD_N = \OTG_RD_N~output_o ;

assign OTG_RST_N = \OTG_RST_N~output_o ;

assign DRAM_ADDR[0] = \DRAM_ADDR[0]~output_o ;

assign DRAM_ADDR[1] = \DRAM_ADDR[1]~output_o ;

assign DRAM_ADDR[2] = \DRAM_ADDR[2]~output_o ;

assign DRAM_ADDR[3] = \DRAM_ADDR[3]~output_o ;

assign DRAM_ADDR[4] = \DRAM_ADDR[4]~output_o ;

assign DRAM_ADDR[5] = \DRAM_ADDR[5]~output_o ;

assign DRAM_ADDR[6] = \DRAM_ADDR[6]~output_o ;

assign DRAM_ADDR[7] = \DRAM_ADDR[7]~output_o ;

assign DRAM_ADDR[8] = \DRAM_ADDR[8]~output_o ;

assign DRAM_ADDR[9] = \DRAM_ADDR[9]~output_o ;

assign DRAM_ADDR[10] = \DRAM_ADDR[10]~output_o ;

assign DRAM_ADDR[11] = \DRAM_ADDR[11]~output_o ;

assign DRAM_ADDR[12] = \DRAM_ADDR[12]~output_o ;

assign DRAM_BA[0] = \DRAM_BA[0]~output_o ;

assign DRAM_BA[1] = \DRAM_BA[1]~output_o ;

assign DRAM_CAS_N = \DRAM_CAS_N~output_o ;

assign DRAM_CKE = \DRAM_CKE~output_o ;

assign DRAM_CLK = \DRAM_CLK~output_o ;

assign DRAM_CS_N = \DRAM_CS_N~output_o ;

assign DRAM_DQM[0] = \DRAM_DQM[0]~output_o ;

assign DRAM_DQM[1] = \DRAM_DQM[1]~output_o ;

assign DRAM_DQM[2] = \DRAM_DQM[2]~output_o ;

assign DRAM_DQM[3] = \DRAM_DQM[3]~output_o ;

assign DRAM_RAS_N = \DRAM_RAS_N~output_o ;

assign DRAM_WE_N = \DRAM_WE_N~output_o ;

assign SRAM_ADDR[0] = \SRAM_ADDR[0]~output_o ;

assign SRAM_ADDR[1] = \SRAM_ADDR[1]~output_o ;

assign SRAM_ADDR[2] = \SRAM_ADDR[2]~output_o ;

assign SRAM_ADDR[3] = \SRAM_ADDR[3]~output_o ;

assign SRAM_ADDR[4] = \SRAM_ADDR[4]~output_o ;

assign SRAM_ADDR[5] = \SRAM_ADDR[5]~output_o ;

assign SRAM_ADDR[6] = \SRAM_ADDR[6]~output_o ;

assign SRAM_ADDR[7] = \SRAM_ADDR[7]~output_o ;

assign SRAM_ADDR[8] = \SRAM_ADDR[8]~output_o ;

assign SRAM_ADDR[9] = \SRAM_ADDR[9]~output_o ;

assign SRAM_ADDR[10] = \SRAM_ADDR[10]~output_o ;

assign SRAM_ADDR[11] = \SRAM_ADDR[11]~output_o ;

assign SRAM_ADDR[12] = \SRAM_ADDR[12]~output_o ;

assign SRAM_ADDR[13] = \SRAM_ADDR[13]~output_o ;

assign SRAM_ADDR[14] = \SRAM_ADDR[14]~output_o ;

assign SRAM_ADDR[15] = \SRAM_ADDR[15]~output_o ;

assign SRAM_ADDR[16] = \SRAM_ADDR[16]~output_o ;

assign SRAM_ADDR[17] = \SRAM_ADDR[17]~output_o ;

assign SRAM_ADDR[18] = \SRAM_ADDR[18]~output_o ;

assign SRAM_ADDR[19] = \SRAM_ADDR[19]~output_o ;

assign SRAM_CE_N = \SRAM_CE_N~output_o ;

assign SRAM_LB_N = \SRAM_LB_N~output_o ;

assign SRAM_OE_N = \SRAM_OE_N~output_o ;

assign SRAM_UB_N = \SRAM_UB_N~output_o ;

assign SRAM_WE_N = \SRAM_WE_N~output_o ;

assign FL_ADDR[0] = \FL_ADDR[0]~output_o ;

assign FL_ADDR[1] = \FL_ADDR[1]~output_o ;

assign FL_ADDR[2] = \FL_ADDR[2]~output_o ;

assign FL_ADDR[3] = \FL_ADDR[3]~output_o ;

assign FL_ADDR[4] = \FL_ADDR[4]~output_o ;

assign FL_ADDR[5] = \FL_ADDR[5]~output_o ;

assign FL_ADDR[6] = \FL_ADDR[6]~output_o ;

assign FL_ADDR[7] = \FL_ADDR[7]~output_o ;

assign FL_ADDR[8] = \FL_ADDR[8]~output_o ;

assign FL_ADDR[9] = \FL_ADDR[9]~output_o ;

assign FL_ADDR[10] = \FL_ADDR[10]~output_o ;

assign FL_ADDR[11] = \FL_ADDR[11]~output_o ;

assign FL_ADDR[12] = \FL_ADDR[12]~output_o ;

assign FL_ADDR[13] = \FL_ADDR[13]~output_o ;

assign FL_ADDR[14] = \FL_ADDR[14]~output_o ;

assign FL_ADDR[15] = \FL_ADDR[15]~output_o ;

assign FL_ADDR[16] = \FL_ADDR[16]~output_o ;

assign FL_ADDR[17] = \FL_ADDR[17]~output_o ;

assign FL_ADDR[18] = \FL_ADDR[18]~output_o ;

assign FL_ADDR[19] = \FL_ADDR[19]~output_o ;

assign FL_ADDR[20] = \FL_ADDR[20]~output_o ;

assign FL_ADDR[21] = \FL_ADDR[21]~output_o ;

assign FL_ADDR[22] = \FL_ADDR[22]~output_o ;

assign FL_CE_N = \FL_CE_N~output_o ;

assign FL_OE_N = \FL_OE_N~output_o ;

assign FL_RST_N = \FL_RST_N~output_o ;

assign FL_WE_N = \FL_WE_N~output_o ;

assign FL_WP_N = \FL_WP_N~output_o ;

assign HSMC_CLKOUT_P1 = \HSMC_CLKOUT_P1~output_o ;

assign HSMC_CLKOUT_P2 = \HSMC_CLKOUT_P2~output_o ;

assign HSMC_CLKOUT0 = \HSMC_CLKOUT0~output_o ;

assign HSMC_TX_D_P[0] = \HSMC_TX_D_P[0]~output_o ;

assign HSMC_TX_D_P[1] = \HSMC_TX_D_P[1]~output_o ;

assign HSMC_TX_D_P[2] = \HSMC_TX_D_P[2]~output_o ;

assign HSMC_TX_D_P[3] = \HSMC_TX_D_P[3]~output_o ;

assign HSMC_TX_D_P[4] = \HSMC_TX_D_P[4]~output_o ;

assign HSMC_TX_D_P[5] = \HSMC_TX_D_P[5]~output_o ;

assign HSMC_TX_D_P[6] = \HSMC_TX_D_P[6]~output_o ;

assign HSMC_TX_D_P[7] = \HSMC_TX_D_P[7]~output_o ;

assign HSMC_TX_D_P[8] = \HSMC_TX_D_P[8]~output_o ;

assign HSMC_TX_D_P[9] = \HSMC_TX_D_P[9]~output_o ;

assign HSMC_TX_D_P[10] = \HSMC_TX_D_P[10]~output_o ;

assign HSMC_TX_D_P[11] = \HSMC_TX_D_P[11]~output_o ;

assign HSMC_TX_D_P[12] = \HSMC_TX_D_P[12]~output_o ;

assign HSMC_TX_D_P[13] = \HSMC_TX_D_P[13]~output_o ;

assign HSMC_TX_D_P[14] = \HSMC_TX_D_P[14]~output_o ;

assign HSMC_TX_D_P[15] = \HSMC_TX_D_P[15]~output_o ;

assign HSMC_TX_D_P[16] = \HSMC_TX_D_P[16]~output_o ;

assign LCD_DATA[0] = \LCD_DATA[0]~output_o ;

assign LCD_DATA[1] = \LCD_DATA[1]~output_o ;

assign LCD_DATA[2] = \LCD_DATA[2]~output_o ;

assign LCD_DATA[3] = \LCD_DATA[3]~output_o ;

assign LCD_DATA[4] = \LCD_DATA[4]~output_o ;

assign LCD_DATA[5] = \LCD_DATA[5]~output_o ;

assign LCD_DATA[6] = \LCD_DATA[6]~output_o ;

assign LCD_DATA[7] = \LCD_DATA[7]~output_o ;

assign PS2_CLK = \PS2_CLK~output_o ;

assign PS2_DAT = \PS2_DAT~output_o ;

assign PS2_CLK2 = \PS2_CLK2~output_o ;

assign PS2_DAT2 = \PS2_DAT2~output_o ;

assign SD_CMD = \SD_CMD~output_o ;

assign SD_DAT[0] = \SD_DAT[0]~output_o ;

assign SD_DAT[1] = \SD_DAT[1]~output_o ;

assign SD_DAT[2] = \SD_DAT[2]~output_o ;

assign SD_DAT[3] = \SD_DAT[3]~output_o ;

assign AUD_ADCLRCK = \AUD_ADCLRCK~output_o ;

assign AUD_BCLK = \AUD_BCLK~output_o ;

assign AUD_DACLRCK = \AUD_DACLRCK~output_o ;

assign EEP_I2C_SDAT = \EEP_I2C_SDAT~output_o ;

assign I2C_SDAT = \I2C_SDAT~output_o ;

assign OTG_DATA[0] = \OTG_DATA[0]~output_o ;

assign OTG_DATA[1] = \OTG_DATA[1]~output_o ;

assign OTG_DATA[2] = \OTG_DATA[2]~output_o ;

assign OTG_DATA[3] = \OTG_DATA[3]~output_o ;

assign OTG_DATA[4] = \OTG_DATA[4]~output_o ;

assign OTG_DATA[5] = \OTG_DATA[5]~output_o ;

assign OTG_DATA[6] = \OTG_DATA[6]~output_o ;

assign OTG_DATA[7] = \OTG_DATA[7]~output_o ;

assign OTG_DATA[8] = \OTG_DATA[8]~output_o ;

assign OTG_DATA[9] = \OTG_DATA[9]~output_o ;

assign OTG_DATA[10] = \OTG_DATA[10]~output_o ;

assign OTG_DATA[11] = \OTG_DATA[11]~output_o ;

assign OTG_DATA[12] = \OTG_DATA[12]~output_o ;

assign OTG_DATA[13] = \OTG_DATA[13]~output_o ;

assign OTG_DATA[14] = \OTG_DATA[14]~output_o ;

assign OTG_DATA[15] = \OTG_DATA[15]~output_o ;

assign DRAM_DQ[0] = \DRAM_DQ[0]~output_o ;

assign DRAM_DQ[1] = \DRAM_DQ[1]~output_o ;

assign DRAM_DQ[2] = \DRAM_DQ[2]~output_o ;

assign DRAM_DQ[3] = \DRAM_DQ[3]~output_o ;

assign DRAM_DQ[4] = \DRAM_DQ[4]~output_o ;

assign DRAM_DQ[5] = \DRAM_DQ[5]~output_o ;

assign DRAM_DQ[6] = \DRAM_DQ[6]~output_o ;

assign DRAM_DQ[7] = \DRAM_DQ[7]~output_o ;

assign DRAM_DQ[8] = \DRAM_DQ[8]~output_o ;

assign DRAM_DQ[9] = \DRAM_DQ[9]~output_o ;

assign DRAM_DQ[10] = \DRAM_DQ[10]~output_o ;

assign DRAM_DQ[11] = \DRAM_DQ[11]~output_o ;

assign DRAM_DQ[12] = \DRAM_DQ[12]~output_o ;

assign DRAM_DQ[13] = \DRAM_DQ[13]~output_o ;

assign DRAM_DQ[14] = \DRAM_DQ[14]~output_o ;

assign DRAM_DQ[15] = \DRAM_DQ[15]~output_o ;

assign DRAM_DQ[16] = \DRAM_DQ[16]~output_o ;

assign DRAM_DQ[17] = \DRAM_DQ[17]~output_o ;

assign DRAM_DQ[18] = \DRAM_DQ[18]~output_o ;

assign DRAM_DQ[19] = \DRAM_DQ[19]~output_o ;

assign DRAM_DQ[20] = \DRAM_DQ[20]~output_o ;

assign DRAM_DQ[21] = \DRAM_DQ[21]~output_o ;

assign DRAM_DQ[22] = \DRAM_DQ[22]~output_o ;

assign DRAM_DQ[23] = \DRAM_DQ[23]~output_o ;

assign DRAM_DQ[24] = \DRAM_DQ[24]~output_o ;

assign DRAM_DQ[25] = \DRAM_DQ[25]~output_o ;

assign DRAM_DQ[26] = \DRAM_DQ[26]~output_o ;

assign DRAM_DQ[27] = \DRAM_DQ[27]~output_o ;

assign DRAM_DQ[28] = \DRAM_DQ[28]~output_o ;

assign DRAM_DQ[29] = \DRAM_DQ[29]~output_o ;

assign DRAM_DQ[30] = \DRAM_DQ[30]~output_o ;

assign DRAM_DQ[31] = \DRAM_DQ[31]~output_o ;

assign SRAM_DQ[0] = \SRAM_DQ[0]~output_o ;

assign SRAM_DQ[1] = \SRAM_DQ[1]~output_o ;

assign SRAM_DQ[2] = \SRAM_DQ[2]~output_o ;

assign SRAM_DQ[3] = \SRAM_DQ[3]~output_o ;

assign SRAM_DQ[4] = \SRAM_DQ[4]~output_o ;

assign SRAM_DQ[5] = \SRAM_DQ[5]~output_o ;

assign SRAM_DQ[6] = \SRAM_DQ[6]~output_o ;

assign SRAM_DQ[7] = \SRAM_DQ[7]~output_o ;

assign SRAM_DQ[8] = \SRAM_DQ[8]~output_o ;

assign SRAM_DQ[9] = \SRAM_DQ[9]~output_o ;

assign SRAM_DQ[10] = \SRAM_DQ[10]~output_o ;

assign SRAM_DQ[11] = \SRAM_DQ[11]~output_o ;

assign SRAM_DQ[12] = \SRAM_DQ[12]~output_o ;

assign SRAM_DQ[13] = \SRAM_DQ[13]~output_o ;

assign SRAM_DQ[14] = \SRAM_DQ[14]~output_o ;

assign SRAM_DQ[15] = \SRAM_DQ[15]~output_o ;

assign FL_DQ[0] = \FL_DQ[0]~output_o ;

assign FL_DQ[1] = \FL_DQ[1]~output_o ;

assign FL_DQ[2] = \FL_DQ[2]~output_o ;

assign FL_DQ[3] = \FL_DQ[3]~output_o ;

assign FL_DQ[4] = \FL_DQ[4]~output_o ;

assign FL_DQ[5] = \FL_DQ[5]~output_o ;

assign FL_DQ[6] = \FL_DQ[6]~output_o ;

assign FL_DQ[7] = \FL_DQ[7]~output_o ;

assign GPIO[0] = \GPIO[0]~output_o ;

assign GPIO[1] = \GPIO[1]~output_o ;

assign GPIO[2] = \GPIO[2]~output_o ;

assign GPIO[3] = \GPIO[3]~output_o ;

assign GPIO[4] = \GPIO[4]~output_o ;

assign GPIO[5] = \GPIO[5]~output_o ;

assign GPIO[6] = \GPIO[6]~output_o ;

assign GPIO[7] = \GPIO[7]~output_o ;

assign GPIO[8] = \GPIO[8]~output_o ;

assign GPIO[9] = \GPIO[9]~output_o ;

assign GPIO[10] = \GPIO[10]~output_o ;

assign GPIO[11] = \GPIO[11]~output_o ;

assign GPIO[12] = \GPIO[12]~output_o ;

assign GPIO[13] = \GPIO[13]~output_o ;

assign GPIO[14] = \GPIO[14]~output_o ;

assign GPIO[15] = \GPIO[15]~output_o ;

assign GPIO[16] = \GPIO[16]~output_o ;

assign GPIO[17] = \GPIO[17]~output_o ;

assign GPIO[18] = \GPIO[18]~output_o ;

assign GPIO[19] = \GPIO[19]~output_o ;

assign GPIO[20] = \GPIO[20]~output_o ;

assign GPIO[21] = \GPIO[21]~output_o ;

assign GPIO[22] = \GPIO[22]~output_o ;

assign GPIO[23] = \GPIO[23]~output_o ;

assign GPIO[24] = \GPIO[24]~output_o ;

assign GPIO[25] = \GPIO[25]~output_o ;

assign GPIO[26] = \GPIO[26]~output_o ;

assign GPIO[27] = \GPIO[27]~output_o ;

assign GPIO[28] = \GPIO[28]~output_o ;

assign GPIO[29] = \GPIO[29]~output_o ;

assign GPIO[30] = \GPIO[30]~output_o ;

assign GPIO[31] = \GPIO[31]~output_o ;

assign GPIO[32] = \GPIO[32]~output_o ;

assign GPIO[33] = \GPIO[33]~output_o ;

assign GPIO[34] = \GPIO[34]~output_o ;

assign GPIO[35] = \GPIO[35]~output_o ;

assign HSMC_D[0] = \HSMC_D[0]~output_o ;

assign HSMC_D[1] = \HSMC_D[1]~output_o ;

assign HSMC_D[2] = \HSMC_D[2]~output_o ;

assign HSMC_D[3] = \HSMC_D[3]~output_o ;

assign EX_IO[0] = \EX_IO[0]~output_o ;

assign EX_IO[1] = \EX_IO[1]~output_o ;

assign EX_IO[2] = \EX_IO[2]~output_o ;

assign EX_IO[3] = \EX_IO[3]~output_o ;

assign EX_IO[4] = \EX_IO[4]~output_o ;

assign EX_IO[5] = \EX_IO[5]~output_o ;

assign EX_IO[6] = \EX_IO[6]~output_o ;

endmodule
