{
  "module_name": "qcom,gcc-msm8917.h",
  "hash_id": "da325e10500b45d162e684c51a6d08315b116e796aa670d888a0b061918f2f9c",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/qcom,gcc-msm8917.h",
  "human_readable_source": " \n\n#ifndef _DT_BINDINGS_CLK_MSM_GCC_8917_H\n#define _DT_BINDINGS_CLK_MSM_GCC_8917_H\n\n \n#define APSS_AHB_CLK_SRC\t\t\t0\n#define BLSP1_QUP2_I2C_APPS_CLK_SRC\t\t1\n#define BLSP1_QUP2_SPI_APPS_CLK_SRC\t\t2\n#define BLSP1_QUP3_I2C_APPS_CLK_SRC\t\t3\n#define BLSP1_QUP3_SPI_APPS_CLK_SRC\t\t4\n#define BLSP1_QUP4_I2C_APPS_CLK_SRC\t\t5\n#define BLSP1_QUP4_SPI_APPS_CLK_SRC\t\t6\n#define BLSP1_UART1_APPS_CLK_SRC\t\t7\n#define BLSP1_UART2_APPS_CLK_SRC\t\t8\n#define BLSP2_QUP1_I2C_APPS_CLK_SRC\t\t9\n#define BLSP2_QUP1_SPI_APPS_CLK_SRC\t\t10\n#define BLSP2_QUP2_I2C_APPS_CLK_SRC\t\t11\n#define BLSP2_QUP2_SPI_APPS_CLK_SRC\t\t12\n#define BLSP2_QUP3_I2C_APPS_CLK_SRC\t\t13\n#define BLSP2_QUP3_SPI_APPS_CLK_SRC\t\t14\n#define BLSP2_UART1_APPS_CLK_SRC\t\t15\n#define BLSP2_UART2_APPS_CLK_SRC\t\t16\n#define BYTE0_CLK_SRC\t\t\t\t17\n#define CAMSS_GP0_CLK_SRC\t\t\t18\n#define CAMSS_GP1_CLK_SRC\t\t\t19\n#define CAMSS_TOP_AHB_CLK_SRC\t\t\t20\n#define CCI_CLK_SRC\t\t\t\t21\n#define CPP_CLK_SRC\t\t\t\t22\n#define CRYPTO_CLK_SRC\t\t\t\t23\n#define CSI0PHYTIMER_CLK_SRC\t\t\t24\n#define CSI0_CLK_SRC\t\t\t\t25\n#define CSI1PHYTIMER_CLK_SRC\t\t\t26\n#define CSI1_CLK_SRC\t\t\t\t27\n#define CSI2_CLK_SRC\t\t\t\t28\n#define ESC0_CLK_SRC\t\t\t\t29\n#define GCC_APSS_TCU_CLK\t\t\t30\n#define GCC_BIMC_GFX_CLK\t\t\t31\n#define GCC_BIMC_GPU_CLK\t\t\t32\n#define GCC_BLSP1_AHB_CLK\t\t\t33\n#define GCC_BLSP1_QUP2_I2C_APPS_CLK\t\t34\n#define GCC_BLSP1_QUP2_SPI_APPS_CLK\t\t35\n#define GCC_BLSP1_QUP3_I2C_APPS_CLK\t\t36\n#define GCC_BLSP1_QUP3_SPI_APPS_CLK\t\t37\n#define GCC_BLSP1_QUP4_I2C_APPS_CLK\t\t38\n#define GCC_BLSP1_QUP4_SPI_APPS_CLK\t\t39\n#define GCC_BLSP1_UART1_APPS_CLK\t\t40\n#define GCC_BLSP1_UART2_APPS_CLK\t\t41\n#define GCC_BLSP2_AHB_CLK\t\t\t42\n#define GCC_BLSP2_QUP1_I2C_APPS_CLK\t\t43\n#define GCC_BLSP2_QUP1_SPI_APPS_CLK\t\t44\n#define GCC_BLSP2_QUP2_I2C_APPS_CLK\t\t45\n#define GCC_BLSP2_QUP2_SPI_APPS_CLK\t\t46\n#define GCC_BLSP2_QUP3_I2C_APPS_CLK\t\t47\n#define GCC_BLSP2_QUP3_SPI_APPS_CLK\t\t48\n#define GCC_BLSP2_UART1_APPS_CLK\t\t49\n#define GCC_BLSP2_UART2_APPS_CLK\t\t50\n#define GCC_BOOT_ROM_AHB_CLK\t\t\t51\n#define GCC_CAMSS_AHB_CLK\t\t\t52\n#define GCC_CAMSS_CCI_AHB_CLK\t\t\t53\n#define GCC_CAMSS_CCI_CLK\t\t\t54\n#define GCC_CAMSS_CPP_AHB_CLK\t\t\t55\n#define GCC_CAMSS_CPP_CLK\t\t\t56\n#define GCC_CAMSS_CSI0PHYTIMER_CLK\t\t57\n#define GCC_CAMSS_CSI0PHY_CLK\t\t\t58\n#define GCC_CAMSS_CSI0PIX_CLK\t\t\t59\n#define GCC_CAMSS_CSI0RDI_CLK\t\t\t60\n#define GCC_CAMSS_CSI0_AHB_CLK\t\t\t61\n#define GCC_CAMSS_CSI0_CLK\t\t\t62\n#define GCC_CAMSS_CSI1PHYTIMER_CLK\t\t63\n#define GCC_CAMSS_CSI1PHY_CLK\t\t\t64\n#define GCC_CAMSS_CSI1PIX_CLK\t\t\t65\n#define GCC_CAMSS_CSI1RDI_CLK\t\t\t66\n#define GCC_CAMSS_CSI1_AHB_CLK\t\t\t67\n#define GCC_CAMSS_CSI1_CLK\t\t\t68\n#define GCC_CAMSS_CSI2PHY_CLK\t\t\t69\n#define GCC_CAMSS_CSI2PIX_CLK\t\t\t70\n#define GCC_CAMSS_CSI2RDI_CLK\t\t\t71\n#define GCC_CAMSS_CSI2_AHB_CLK\t\t\t72\n#define GCC_CAMSS_CSI2_CLK\t\t\t73\n#define GCC_CAMSS_CSI_VFE0_CLK\t\t\t74\n#define GCC_CAMSS_CSI_VFE1_CLK\t\t\t75\n#define GCC_CAMSS_GP0_CLK\t\t\t76\n#define GCC_CAMSS_GP1_CLK\t\t\t77\n#define GCC_CAMSS_ISPIF_AHB_CLK\t\t\t78\n#define GCC_CAMSS_JPEG0_CLK\t\t\t79\n#define GCC_CAMSS_JPEG_AHB_CLK\t\t\t80\n#define GCC_CAMSS_JPEG_AXI_CLK\t\t\t81\n#define GCC_CAMSS_MCLK0_CLK\t\t\t82\n#define GCC_CAMSS_MCLK1_CLK\t\t\t83\n#define GCC_CAMSS_MCLK2_CLK\t\t\t84\n#define GCC_CAMSS_MICRO_AHB_CLK\t\t\t85\n#define GCC_CAMSS_TOP_AHB_CLK\t\t\t86\n#define GCC_CAMSS_VFE0_AHB_CLK\t\t\t87\n#define GCC_CAMSS_VFE0_AXI_CLK\t\t\t88\n#define GCC_CAMSS_VFE0_CLK\t\t\t89\n#define GCC_CAMSS_VFE1_AHB_CLK\t\t\t90\n#define GCC_CAMSS_VFE1_AXI_CLK\t\t\t91\n#define GCC_CAMSS_VFE1_CLK\t\t\t92\n#define GCC_CPP_TBU_CLK\t\t\t\t93\n#define GCC_CRYPTO_AHB_CLK\t\t\t94\n#define GCC_CRYPTO_AXI_CLK\t\t\t95\n#define GCC_CRYPTO_CLK\t\t\t\t96\n#define GCC_DCC_CLK\t\t\t\t97\n#define GCC_GFX_TBU_CLK\t\t\t\t98\n#define GCC_GFX_TCU_CLK\t\t\t\t99\n#define GCC_GP1_CLK\t\t\t\t100\n#define GCC_GP2_CLK\t\t\t\t101\n#define GCC_GP3_CLK\t\t\t\t102\n#define GCC_GTCU_AHB_CLK\t\t\t103\n#define GCC_JPEG_TBU_CLK\t\t\t104\n#define GCC_MDP_TBU_CLK\t\t\t\t105\n#define GCC_MDSS_AHB_CLK\t\t\t106\n#define GCC_MDSS_AXI_CLK\t\t\t107\n#define GCC_MDSS_BYTE0_CLK\t\t\t108\n#define GCC_MDSS_ESC0_CLK\t\t\t109\n#define GCC_MDSS_MDP_CLK\t\t\t110\n#define GCC_MDSS_PCLK0_CLK\t\t\t111\n#define GCC_MDSS_VSYNC_CLK\t\t\t112\n#define GCC_MSS_CFG_AHB_CLK\t\t\t113\n#define GCC_MSS_Q6_BIMC_AXI_CLK\t\t\t114\n#define GCC_OXILI_AHB_CLK\t\t\t115\n#define GCC_OXILI_GFX3D_CLK\t\t\t116\n#define GCC_PDM2_CLK\t\t\t\t117\n#define GCC_PDM_AHB_CLK\t\t\t\t118\n#define GCC_PRNG_AHB_CLK\t\t\t119\n#define GCC_QDSS_DAP_CLK\t\t\t120\n#define GCC_SDCC1_AHB_CLK\t\t\t121\n#define GCC_SDCC1_APPS_CLK\t\t\t122\n#define GCC_SDCC1_ICE_CORE_CLK\t\t\t123\n#define GCC_SDCC2_AHB_CLK\t\t\t124\n#define GCC_SDCC2_APPS_CLK\t\t\t125\n#define GCC_SMMU_CFG_CLK\t\t\t126\n#define GCC_USB2A_PHY_SLEEP_CLK\t\t\t127\n#define GCC_USB_HS_AHB_CLK\t\t\t128\n#define GCC_USB_HS_PHY_CFG_AHB_CLK\t\t129\n#define GCC_USB_HS_SYSTEM_CLK\t\t\t130\n#define GCC_VENUS0_AHB_CLK\t\t\t131\n#define GCC_VENUS0_AXI_CLK\t\t\t132\n#define GCC_VENUS0_CORE0_VCODEC0_CLK\t\t133\n#define GCC_VENUS0_VCODEC0_CLK\t\t\t134\n#define GCC_VENUS_TBU_CLK\t\t\t135\n#define GCC_VFE1_TBU_CLK\t\t\t136\n#define GCC_VFE_TBU_CLK\t\t\t\t137\n#define GFX3D_CLK_SRC\t\t\t\t138\n#define GP1_CLK_SRC\t\t\t\t139\n#define GP2_CLK_SRC\t\t\t\t140\n#define GP3_CLK_SRC\t\t\t\t141\n#define GPLL0\t\t\t\t\t142\n#define GPLL0_EARLY\t\t\t\t143\n#define GPLL3\t\t\t\t\t144\n#define GPLL3_EARLY\t\t\t\t145\n#define GPLL4\t\t\t\t\t146\n#define GPLL4_EARLY\t\t\t\t147\n#define GPLL6\t\t\t\t\t148\n#define GPLL6_EARLY\t\t\t\t149\n#define JPEG0_CLK_SRC\t\t\t\t150\n#define MCLK0_CLK_SRC\t\t\t\t151\n#define MCLK1_CLK_SRC\t\t\t\t152\n#define MCLK2_CLK_SRC\t\t\t\t153\n#define MDP_CLK_SRC\t\t\t\t154\n#define PCLK0_CLK_SRC\t\t\t\t155\n#define PDM2_CLK_SRC\t\t\t\t156\n#define SDCC1_APPS_CLK_SRC\t\t\t157\n#define SDCC1_ICE_CORE_CLK_SRC\t\t\t158\n#define SDCC2_APPS_CLK_SRC\t\t\t159\n#define USB_HS_SYSTEM_CLK_SRC\t\t\t160\n#define VCODEC0_CLK_SRC\t\t\t\t161\n#define VFE0_CLK_SRC\t\t\t\t162\n#define VFE1_CLK_SRC\t\t\t\t163\n#define VSYNC_CLK_SRC\t\t\t\t164\n#define GPLL0_SLEEP_CLK_SRC\t\t\t165\n\n \n#define GCC_CAMSS_MICRO_BCR\t\t\t0\n#define GCC_MSS_BCR\t\t\t\t1\n#define GCC_QUSB2_PHY_BCR\t\t\t2\n#define GCC_USB_HS_BCR\t\t\t\t3\n#define GCC_USB2_HS_PHY_ONLY_BCR\t\t4\n\n \n#define CPP_GDSC\t\t\t\t0\n#define JPEG_GDSC\t\t\t\t1\n#define MDSS_GDSC\t\t\t\t2\n#define OXILI_GX_GDSC\t\t\t\t3\n#define VENUS_CORE0_GDSC\t\t\t4\n#define VENUS_GDSC\t\t\t\t5\n#define VFE0_GDSC\t\t\t\t6\n#define VFE1_GDSC\t\t\t\t7\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}