Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/XilinxVM/deney42002/deney4testbench22_isim_beh.exe -prj /home/ise/XilinxVM/deney42002/deney4testbench22_beh.prj work.deney4testbench22 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/XilinxVM/deney42002/deney4vhdl2022.vhd" into library work
Parsing VHDL file "/home/ise/XilinxVM/deney42002/deney4testbench22.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 112860 KB
Fuse CPU Usage: 510 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture behavioral of entity deney4vhdl2022 [deney4vhdl2022_default]
Compiling architecture behavior of entity deney4testbench22
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/ise/XilinxVM/deney42002/deney4testbench22_isim_beh.exe
Fuse Memory Usage: 945388 KB
Fuse CPU Usage: 680 ms
GCC CPU Usage: 1580 ms
