;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -69, <-20
	DJN -1, @-20
	SLT 140, 9
	SLT 140, 9
	JMN 0, <-2
	DJN -1, @-20
	CMP #50, 20
	SLT 140, 9
	CMP 4, @12
	SUB @127, 100
	DJN -1, @-20
	ADD 210, 30
	ADD 270, 60
	CMP -7, <-420
	ADD 270, 60
	SUB @127, 106
	JMN 0, <-162
	SPL 0, -2
	SUB 4, @42
	SUB @270, 60
	DJN -1, @-20
	SUB 4, @42
	SUB 274, 0
	SUB 274, 0
	SUB @127, 100
	SUB 274, 0
	SUB 274, 0
	SUB 4, @12
	SUB @0, @2
	SPL 0, <-6
	SUB -5, <-430
	ADD -1, <-20
	ADD -1, <-20
	SPL 0, <-6
	SUB @-127, 106
	MOV -7, <-20
	JMN 0, -2
	SUB 700, 601
	SLT 276, 60
	SLT 5, -109
	SPL -705, 602
	SPL -705, 602
	SPL -705, 602
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <-2
	CMP -7, <-420
