# UART-Protocol-Verilog
UART TX/RX design and simulation using Verilog and Vivado
