{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1473941163870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1473941163875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 15 14:06:03 2016 " "Processing started: Thu Sep 15 14:06:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1473941163875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1473941163875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Generic_ALU -c Generic_ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Generic_ALU -c Generic_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1473941163875 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1473941165360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo-arch " "Found design unit 1: demo-arch" {  } { { "demo.vhd" "" { Text "H:/Master Projekt/ALU/demo.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1473941166427 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo " "Found entity 1: demo" {  } { { "demo.vhd" "" { Text "H:/Master Projekt/ALU/demo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473941166427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473941166427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch " "Found design unit 1: alu-arch" {  } { { "alu.vhd" "" { Text "H:/Master Projekt/ALU/alu.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1473941166504 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "H:/Master Projekt/ALU/alu.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473941166504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473941166504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder/half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-arch " "Found design unit 1: half_adder-arch" {  } { { "adder/half_adder.vhd" "" { Text "H:/Master Projekt/ALU/adder/half_adder.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1473941166585 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "adder/half_adder.vhd" "" { Text "H:/Master Projekt/ALU/adder/half_adder.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473941166585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473941166585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-arch " "Found design unit 1: full_adder-arch" {  } { { "adder/full_adder.vhd" "" { Text "H:/Master Projekt/ALU/adder/full_adder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1473941166659 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "adder/full_adder.vhd" "" { Text "H:/Master Projekt/ALU/adder/full_adder.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473941166659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473941166659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/carry_ripple_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder/carry_ripple_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_ripple_adder-arch " "Found design unit 1: carry_ripple_adder-arch" {  } { { "adder/carry_ripple_adder.vhd" "" { Text "H:/Master Projekt/ALU/adder/carry_ripple_adder.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1473941166729 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_ripple_adder " "Found entity 1: carry_ripple_adder" {  } { { "adder/carry_ripple_adder.vhd" "" { Text "H:/Master Projekt/ALU/adder/carry_ripple_adder.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473941166729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473941166729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/carry_select_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder/carry_select_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_select_block-arch " "Found design unit 1: carry_select_block-arch" {  } { { "adder/carry_select_block.vhd" "" { Text "H:/Master Projekt/ALU/adder/carry_select_block.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1473941166800 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_select_block " "Found entity 1: carry_select_block" {  } { { "adder/carry_select_block.vhd" "" { Text "H:/Master Projekt/ALU/adder/carry_select_block.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473941166800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473941166800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/carry_select_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder/carry_select_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_select_adder-arch " "Found design unit 1: carry_select_adder-arch" {  } { { "adder/carry_select_adder.vhd" "" { Text "H:/Master Projekt/ALU/adder/carry_select_adder.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1473941166881 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder " "Found entity 1: carry_select_adder" {  } { { "adder/carry_select_adder.vhd" "" { Text "H:/Master Projekt/ALU/adder/carry_select_adder.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473941166881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473941166881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/multiplier_base_cell.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier/multiplier_base_cell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier_base_cell-arch " "Found design unit 1: multiplier_base_cell-arch" {  } { { "multiplier/multiplier_base_cell.vhd" "" { Text "H:/Master Projekt/ALU/multiplier/multiplier_base_cell.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1473941166956 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier_base_cell " "Found entity 1: multiplier_base_cell" {  } { { "multiplier/multiplier_base_cell.vhd" "" { Text "H:/Master Projekt/ALU/multiplier/multiplier_base_cell.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473941166956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473941166956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/multiplier_slice.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier/multiplier_slice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier_slice-arch " "Found design unit 1: multiplier_slice-arch" {  } { { "multiplier/multiplier_slice.vhd" "" { Text "H:/Master Projekt/ALU/multiplier/multiplier_slice.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1473941167031 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier_slice " "Found entity 1: multiplier_slice" {  } { { "multiplier/multiplier_slice.vhd" "" { Text "H:/Master Projekt/ALU/multiplier/multiplier_slice.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473941167031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473941167031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/four_quadrant_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier/four_quadrant_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_quadrant_multiplier-arch " "Found design unit 1: four_quadrant_multiplier-arch" {  } { { "multiplier/four_quadrant_multiplier.vhd" "" { Text "H:/Master Projekt/ALU/multiplier/four_quadrant_multiplier.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1473941167107 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_quadrant_multiplier " "Found entity 1: four_quadrant_multiplier" {  } { { "multiplier/four_quadrant_multiplier.vhd" "" { Text "H:/Master Projekt/ALU/multiplier/four_quadrant_multiplier.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473941167107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473941167107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider/tc_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider/tc_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tc_converter-arch " "Found design unit 1: tc_converter-arch" {  } { { "divider/tc_converter.vhd" "" { Text "H:/Master Projekt/ALU/divider/tc_converter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1473941167176 ""} { "Info" "ISGN_ENTITY_NAME" "1 tc_converter " "Found entity 1: tc_converter" {  } { { "divider/tc_converter.vhd" "" { Text "H:/Master Projekt/ALU/divider/tc_converter.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473941167176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473941167176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider/absolute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider/absolute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 absolute-arch " "Found design unit 1: absolute-arch" {  } { { "divider/absolute.vhd" "" { Text "H:/Master Projekt/ALU/divider/absolute.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1473941167243 ""} { "Info" "ISGN_ENTITY_NAME" "1 absolute " "Found entity 1: absolute" {  } { { "divider/absolute.vhd" "" { Text "H:/Master Projekt/ALU/divider/absolute.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473941167243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473941167243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider/divider_slice.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider/divider_slice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider_slice-arch " "Found design unit 1: divider_slice-arch" {  } { { "divider/divider_slice.vhd" "" { Text "H:/Master Projekt/ALU/divider/divider_slice.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1473941167324 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider_slice " "Found entity 1: divider_slice" {  } { { "divider/divider_slice.vhd" "" { Text "H:/Master Projekt/ALU/divider/divider_slice.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473941167324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473941167324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider/restoring_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider/restoring_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 restoring_divider-arch " "Found design unit 1: restoring_divider-arch" {  } { { "divider/restoring_divider.vhd" "" { Text "H:/Master Projekt/ALU/divider/restoring_divider.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1473941167399 ""} { "Info" "ISGN_ENTITY_NAME" "1 restoring_divider " "Found entity 1: restoring_divider" {  } { { "divider/restoring_divider.vhd" "" { Text "H:/Master Projekt/ALU/divider/restoring_divider.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473941167399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473941167399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider/divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider/divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-arch " "Found design unit 1: divider-arch" {  } { { "divider/divider.vhd" "" { Text "H:/Master Projekt/ALU/divider/divider.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1473941167472 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider/divider.vhd" "" { Text "H:/Master Projekt/ALU/divider/divider.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473941167472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473941167472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter/shifting_slice.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter/shifting_slice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifting_slice-arch " "Found design unit 1: shifting_slice-arch" {  } { { "shifter/shifting_slice.vhd" "" { Text "H:/Master Projekt/ALU/shifter/shifting_slice.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1473941167536 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifting_slice " "Found entity 1: shifting_slice" {  } { { "shifter/shifting_slice.vhd" "" { Text "H:/Master Projekt/ALU/shifter/shifting_slice.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473941167536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473941167536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter/barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter/barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrel_shifter-arch " "Found design unit 1: barrel_shifter-arch" {  } { { "shifter/barrel_shifter.vhd" "" { Text "H:/Master Projekt/ALU/shifter/barrel_shifter.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1473941167612 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "shifter/barrel_shifter.vhd" "" { Text "H:/Master Projekt/ALU/shifter/barrel_shifter.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473941167612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473941167612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-arch " "Found design unit 1: comparator-arch" {  } { { "comparator/comparator.vhd" "" { Text "H:/Master Projekt/ALU/comparator/comparator.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1473941167693 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator/comparator.vhd" "" { Text "H:/Master Projekt/ALU/comparator/comparator.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473941167693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473941167693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator/comparing_slice.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator/comparing_slice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparing_slice-arch " "Found design unit 1: comparing_slice-arch" {  } { { "comparator/comparing_slice.vhd" "" { Text "H:/Master Projekt/ALU/comparator/comparing_slice.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1473941167766 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparing_slice " "Found entity 1: comparing_slice" {  } { { "comparator/comparing_slice.vhd" "" { Text "H:/Master Projekt/ALU/comparator/comparing_slice.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473941167766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473941167766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator/tree_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator/tree_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tree_comparator-arch " "Found design unit 1: tree_comparator-arch" {  } { { "comparator/tree_comparator.vhd" "" { Text "H:/Master Projekt/ALU/comparator/tree_comparator.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1473941167839 ""} { "Info" "ISGN_ENTITY_NAME" "1 tree_comparator " "Found entity 1: tree_comparator" {  } { { "comparator/tree_comparator.vhd" "" { Text "H:/Master Projekt/ALU/comparator/tree_comparator.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473941167839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473941167839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator/word_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator/word_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 word_comparator-arch " "Found design unit 1: word_comparator-arch" {  } { { "comparator/word_comparator.vhd" "" { Text "H:/Master Projekt/ALU/comparator/word_comparator.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1473941167907 ""} { "Info" "ISGN_ENTITY_NAME" "1 word_comparator " "Found entity 1: word_comparator" {  } { { "comparator/word_comparator.vhd" "" { Text "H:/Master Projekt/ALU/comparator/word_comparator.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473941167907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473941167907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_logic/bit_manipulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitwise_logic/bit_manipulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_manipulator-arch " "Found design unit 1: bit_manipulator-arch" {  } { { "bitwise_logic/bit_manipulator.vhd" "" { Text "H:/Master Projekt/ALU/bitwise_logic/bit_manipulator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1473941167977 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_manipulator " "Found entity 1: bit_manipulator" {  } { { "bitwise_logic/bit_manipulator.vhd" "" { Text "H:/Master Projekt/ALU/bitwise_logic/bit_manipulator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473941167977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473941167977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_decoder-Behavior " "Found design unit 1: seven_segment_decoder-Behavior" {  } { { "seven_segment_decoder.vhd" "" { Text "H:/Master Projekt/ALU/seven_segment_decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1473941168049 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "seven_segment_decoder.vhd" "" { Text "H:/Master Projekt/ALU/seven_segment_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473941168049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473941168049 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo " "Elaborating entity \"demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1473941168536 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_counter demo.vhd(68) " "VHDL Process Statement warning at demo.vhd(68): signal \"s_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demo.vhd" "" { Text "H:/Master Projekt/ALU/demo.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1473941168539 "|demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk demo.vhd(70) " "VHDL Process Statement warning at demo.vhd(70): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demo.vhd" "" { Text "H:/Master Projekt/ALU/demo.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1473941168539 "|demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY demo.vhd(70) " "VHDL Process Statement warning at demo.vhd(70): signal \"KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demo.vhd" "" { Text "H:/Master Projekt/ALU/demo.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1473941168539 "|demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_operand_2 demo.vhd(77) " "VHDL Process Statement warning at demo.vhd(77): signal \"s_operand_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demo.vhd" "" { Text "H:/Master Projekt/ALU/demo.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1473941168539 "|demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk demo.vhd(79) " "VHDL Process Statement warning at demo.vhd(79): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demo.vhd" "" { Text "H:/Master Projekt/ALU/demo.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1473941168539 "|demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY demo.vhd(79) " "VHDL Process Statement warning at demo.vhd(79): signal \"KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demo.vhd" "" { Text "H:/Master Projekt/ALU/demo.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1473941168540 "|demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_operand_1 demo.vhd(86) " "VHDL Process Statement warning at demo.vhd(86): signal \"s_operand_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demo.vhd" "" { Text "H:/Master Projekt/ALU/demo.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1473941168540 "|demo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:test_alu " "Elaborating entity \"alu\" for hierarchy \"alu:test_alu\"" {  } { { "demo.vhd" "test_alu" { Text "H:/Master Projekt/ALU/demo.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473941168814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_select_adder alu:test_alu\|carry_select_adder:csa " "Elaborating entity \"carry_select_adder\" for hierarchy \"alu:test_alu\|carry_select_adder:csa\"" {  } { { "alu.vhd" "csa" { Text "H:/Master Projekt/ALU/alu.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473941168862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_select_block alu:test_alu\|carry_select_adder:csa\|carry_select_block:\\gen_csa:0:lsb:csb0 " "Elaborating entity \"carry_select_block\" for hierarchy \"alu:test_alu\|carry_select_adder:csa\|carry_select_block:\\gen_csa:0:lsb:csb0\"" {  } { { "adder/carry_select_adder.vhd" "\\gen_csa:0:lsb:csb0" { Text "H:/Master Projekt/ALU/adder/carry_select_adder.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473941168905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_ripple_adder alu:test_alu\|carry_select_adder:csa\|carry_select_block:\\gen_csa:0:lsb:csb0\|carry_ripple_adder:c_0_cra " "Elaborating entity \"carry_ripple_adder\" for hierarchy \"alu:test_alu\|carry_select_adder:csa\|carry_select_block:\\gen_csa:0:lsb:csb0\|carry_ripple_adder:c_0_cra\"" {  } { { "adder/carry_select_block.vhd" "c_0_cra" { Text "H:/Master Projekt/ALU/adder/carry_select_block.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473941168959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu:test_alu\|carry_select_adder:csa\|carry_select_block:\\gen_csa:0:lsb:csb0\|carry_ripple_adder:c_0_cra\|full_adder:\\cra:0:lsb:fa_0 " "Elaborating entity \"full_adder\" for hierarchy \"alu:test_alu\|carry_select_adder:csa\|carry_select_block:\\gen_csa:0:lsb:csb0\|carry_ripple_adder:c_0_cra\|full_adder:\\cra:0:lsb:fa_0\"" {  } { { "adder/carry_ripple_adder.vhd" "\\cra:0:lsb:fa_0" { Text "H:/Master Projekt/ALU/adder/carry_ripple_adder.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473941169009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder alu:test_alu\|carry_select_adder:csa\|carry_select_block:\\gen_csa:0:lsb:csb0\|carry_ripple_adder:c_0_cra\|full_adder:\\cra:0:lsb:fa_0\|half_adder:ha1 " "Elaborating entity \"half_adder\" for hierarchy \"alu:test_alu\|carry_select_adder:csa\|carry_select_block:\\gen_csa:0:lsb:csb0\|carry_ripple_adder:c_0_cra\|full_adder:\\cra:0:lsb:fa_0\|half_adder:ha1\"" {  } { { "adder/full_adder.vhd" "ha1" { Text "H:/Master Projekt/ALU/adder/full_adder.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473941169064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_quadrant_multiplier alu:test_alu\|four_quadrant_multiplier:mul " "Elaborating entity \"four_quadrant_multiplier\" for hierarchy \"alu:test_alu\|four_quadrant_multiplier:mul\"" {  } { { "alu.vhd" "mul" { Text "H:/Master Projekt/ALU/alu.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473941170042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_slice alu:test_alu\|four_quadrant_multiplier:mul\|multiplier_slice:\\gen_cra:0:lsb:ms_0 " "Elaborating entity \"multiplier_slice\" for hierarchy \"alu:test_alu\|four_quadrant_multiplier:mul\|multiplier_slice:\\gen_cra:0:lsb:ms_0\"" {  } { { "multiplier/four_quadrant_multiplier.vhd" "\\gen_cra:0:lsb:ms_0" { Text "H:/Master Projekt/ALU/multiplier/four_quadrant_multiplier.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473941170089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_base_cell alu:test_alu\|four_quadrant_multiplier:mul\|multiplier_slice:\\gen_cra:0:lsb:ms_0\|multiplier_base_cell:\\gen_cra:0:lsb:mbc0 " "Elaborating entity \"multiplier_base_cell\" for hierarchy \"alu:test_alu\|four_quadrant_multiplier:mul\|multiplier_slice:\\gen_cra:0:lsb:ms_0\|multiplier_base_cell:\\gen_cra:0:lsb:mbc0\"" {  } { { "multiplier/multiplier_slice.vhd" "\\gen_cra:0:lsb:mbc0" { Text "H:/Master Projekt/ALU/multiplier/multiplier_slice.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473941170140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider alu:test_alu\|divider:div " "Elaborating entity \"divider\" for hierarchy \"alu:test_alu\|divider:div\"" {  } { { "alu.vhd" "div" { Text "H:/Master Projekt/ALU/alu.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473941173317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absolute alu:test_alu\|divider:div\|absolute:abs_dividend " "Elaborating entity \"absolute\" for hierarchy \"alu:test_alu\|divider:div\|absolute:abs_dividend\"" {  } { { "divider/divider.vhd" "abs_dividend" { Text "H:/Master Projekt/ALU/divider/divider.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473941173363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tc_converter alu:test_alu\|divider:div\|absolute:abs_dividend\|tc_converter:tcc " "Elaborating entity \"tc_converter\" for hierarchy \"alu:test_alu\|divider:div\|absolute:abs_dividend\|tc_converter:tcc\"" {  } { { "divider/absolute.vhd" "tcc" { Text "H:/Master Projekt/ALU/divider/absolute.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473941173403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restoring_divider alu:test_alu\|divider:div\|restoring_divider:div " "Elaborating entity \"restoring_divider\" for hierarchy \"alu:test_alu\|divider:div\|restoring_divider:div\"" {  } { { "divider/divider.vhd" "div" { Text "H:/Master Projekt/ALU/divider/divider.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473941173531 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_zero_vector restoring_divider.vhd(41) " "VHDL Signal Declaration warning at restoring_divider.vhd(41): used explicit default value for signal \"s_zero_vector\" because signal was never assigned a value" {  } { { "divider/restoring_divider.vhd" "" { Text "H:/Master Projekt/ALU/divider/restoring_divider.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1473941173538 "|demo|alu:fqm|divider:div|restoring_divider:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_slice alu:test_alu\|divider:div\|restoring_divider:div\|divider_slice:\\gen_d:0:lsb:ds_0 " "Elaborating entity \"divider_slice\" for hierarchy \"alu:test_alu\|divider:div\|restoring_divider:div\|divider_slice:\\gen_d:0:lsb:ds_0\"" {  } { { "divider/restoring_divider.vhd" "\\gen_d:0:lsb:ds_0" { Text "H:/Master Projekt/ALU/divider/restoring_divider.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473941173584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_ripple_adder alu:test_alu\|divider:div\|restoring_divider:div\|divider_slice:\\gen_d:0:lsb:ds_0\|carry_ripple_adder:cra " "Elaborating entity \"carry_ripple_adder\" for hierarchy \"alu:test_alu\|divider:div\|restoring_divider:div\|divider_slice:\\gen_d:0:lsb:ds_0\|carry_ripple_adder:cra\"" {  } { { "divider/divider_slice.vhd" "cra" { Text "H:/Master Projekt/ALU/divider/divider_slice.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473941173632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter alu:test_alu\|barrel_shifter:sft " "Elaborating entity \"barrel_shifter\" for hierarchy \"alu:test_alu\|barrel_shifter:sft\"" {  } { { "alu.vhd" "sft" { Text "H:/Master Projekt/ALU/alu.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473941176752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifting_slice alu:test_alu\|barrel_shifter:sft\|shifting_slice:\\gen_bs:0:lsb:ss_0 " "Elaborating entity \"shifting_slice\" for hierarchy \"alu:test_alu\|barrel_shifter:sft\|shifting_slice:\\gen_bs:0:lsb:ss_0\"" {  } { { "shifter/barrel_shifter.vhd" "\\gen_bs:0:lsb:ss_0" { Text "H:/Master Projekt/ALU/shifter/barrel_shifter.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473941176791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifting_slice alu:test_alu\|barrel_shifter:sft\|shifting_slice:\\gen_bs:1:msb:ss_s " "Elaborating entity \"shifting_slice\" for hierarchy \"alu:test_alu\|barrel_shifter:sft\|shifting_slice:\\gen_bs:1:msb:ss_s\"" {  } { { "shifter/barrel_shifter.vhd" "\\gen_bs:1:msb:ss_s" { Text "H:/Master Projekt/ALU/shifter/barrel_shifter.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473941176835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "word_comparator alu:test_alu\|word_comparator:cmp " "Elaborating entity \"word_comparator\" for hierarchy \"alu:test_alu\|word_comparator:cmp\"" {  } { { "alu.vhd" "cmp" { Text "H:/Master Projekt/ALU/alu.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473941176875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tree_comparator alu:test_alu\|word_comparator:cmp\|tree_comparator:tc " "Elaborating entity \"tree_comparator\" for hierarchy \"alu:test_alu\|word_comparator:cmp\|tree_comparator:tc\"" {  } { { "comparator/word_comparator.vhd" "tc" { Text "H:/Master Projekt/ALU/comparator/word_comparator.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473941176922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparing_slice alu:test_alu\|word_comparator:cmp\|tree_comparator:tc\|comparing_slice:\\gen_tc:0:first_stage:cs_0 " "Elaborating entity \"comparing_slice\" for hierarchy \"alu:test_alu\|word_comparator:cmp\|tree_comparator:tc\|comparing_slice:\\gen_tc:0:first_stage:cs_0\"" {  } { { "comparator/tree_comparator.vhd" "\\gen_tc:0:first_stage:cs_0" { Text "H:/Master Projekt/ALU/comparator/tree_comparator.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473941176972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator alu:test_alu\|word_comparator:cmp\|tree_comparator:tc\|comparing_slice:\\gen_tc:0:first_stage:cs_0\|comparator:\\gen_cs:0:comp_i " "Elaborating entity \"comparator\" for hierarchy \"alu:test_alu\|word_comparator:cmp\|tree_comparator:tc\|comparing_slice:\\gen_tc:0:first_stage:cs_0\|comparator:\\gen_cs:0:comp_i\"" {  } { { "comparator/comparing_slice.vhd" "\\gen_cs:0:comp_i" { Text "H:/Master Projekt/ALU/comparator/comparing_slice.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473941177023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparing_slice alu:test_alu\|word_comparator:cmp\|tree_comparator:tc\|comparing_slice:\\gen_tc:1:last_stage:cs_s " "Elaborating entity \"comparing_slice\" for hierarchy \"alu:test_alu\|word_comparator:cmp\|tree_comparator:tc\|comparing_slice:\\gen_tc:1:last_stage:cs_s\"" {  } { { "comparator/tree_comparator.vhd" "\\gen_tc:1:last_stage:cs_s" { Text "H:/Master Projekt/ALU/comparator/tree_comparator.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473941177112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_manipulator alu:test_alu\|bit_manipulator:bop " "Elaborating entity \"bit_manipulator\" for hierarchy \"alu:test_alu\|bit_manipulator:bop\"" {  } { { "alu.vhd" "bop" { Text "H:/Master Projekt/ALU/alu.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473941177215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder seven_segment_decoder:hex_2 " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"seven_segment_decoder:hex_2\"" {  } { { "demo.vhd" "hex_2" { Text "H:/Master Projekt/ALU/demo.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473941177260 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "segbits seven_segment_decoder.vhd(13) " "VHDL Process Statement warning at seven_segment_decoder.vhd(13): inferring latch(es) for signal or variable \"segbits\", which holds its previous value in one or more paths through the process" {  } { { "seven_segment_decoder.vhd" "" { Text "H:/Master Projekt/ALU/seven_segment_decoder.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1473941177266 "|demo|seven_segment_decoder:hex_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segbits\[0\] seven_segment_decoder.vhd(13) " "Inferred latch for \"segbits\[0\]\" at seven_segment_decoder.vhd(13)" {  } { { "seven_segment_decoder.vhd" "" { Text "H:/Master Projekt/ALU/seven_segment_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1473941177266 "|demo|seven_segment_decoder:hex_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segbits\[1\] seven_segment_decoder.vhd(13) " "Inferred latch for \"segbits\[1\]\" at seven_segment_decoder.vhd(13)" {  } { { "seven_segment_decoder.vhd" "" { Text "H:/Master Projekt/ALU/seven_segment_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1473941177266 "|demo|seven_segment_decoder:hex_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segbits\[2\] seven_segment_decoder.vhd(13) " "Inferred latch for \"segbits\[2\]\" at seven_segment_decoder.vhd(13)" {  } { { "seven_segment_decoder.vhd" "" { Text "H:/Master Projekt/ALU/seven_segment_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1473941177266 "|demo|seven_segment_decoder:hex_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segbits\[3\] seven_segment_decoder.vhd(13) " "Inferred latch for \"segbits\[3\]\" at seven_segment_decoder.vhd(13)" {  } { { "seven_segment_decoder.vhd" "" { Text "H:/Master Projekt/ALU/seven_segment_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1473941177266 "|demo|seven_segment_decoder:hex_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segbits\[4\] seven_segment_decoder.vhd(13) " "Inferred latch for \"segbits\[4\]\" at seven_segment_decoder.vhd(13)" {  } { { "seven_segment_decoder.vhd" "" { Text "H:/Master Projekt/ALU/seven_segment_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1473941177266 "|demo|seven_segment_decoder:hex_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segbits\[5\] seven_segment_decoder.vhd(13) " "Inferred latch for \"segbits\[5\]\" at seven_segment_decoder.vhd(13)" {  } { { "seven_segment_decoder.vhd" "" { Text "H:/Master Projekt/ALU/seven_segment_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1473941177266 "|demo|seven_segment_decoder:hex_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segbits\[6\] seven_segment_decoder.vhd(13) " "Inferred latch for \"segbits\[6\]\" at seven_segment_decoder.vhd(13)" {  } { { "seven_segment_decoder.vhd" "" { Text "H:/Master Projekt/ALU/seven_segment_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1473941177266 "|demo|seven_segment_decoder:hex_0"}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "" 0 -1 1473941177856 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "" 0 -1 1473941177856 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "" 0 -1 1473941177857 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "" 0 -1 1473941179906 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1473941180444 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "339 " "Implemented 339 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1473941181663 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1473941181663 ""} { "Info" "ICUT_CUT_TM_LCELLS" "270 " "Implemented 270 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1473941181663 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1473941181663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "387 " "Peak virtual memory: 387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1473941188783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 15 14:06:28 2016 " "Processing ended: Thu Sep 15 14:06:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1473941188783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1473941188783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1473941188783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1473941188783 ""}
