0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 10/Lab 10/Lab 10.sim/sim_2/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 10/Lab 10/Lab 10.srcs/sim_2/new/sseg4_TDM_test.sv,1587671513,systemVerilog,,,,sseg_TDM_test,,,,,,,,
C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/counter.sv,1587666312,systemVerilog,,C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/sseg4_TDM.sv,,counter,,,,,,,,
C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/sseg4_TDM.sv,1587666312,systemVerilog,,C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 10/Lab 10/Lab 10.srcs/sim_2/new/sseg4_TDM_test.sv,,sseg4_TDM,,,,,,,,
