.gitignore
.gitlab-ci.yml
.gitmodules
.pylintrc
COPYING.LGPLv3
Makefile
NEWS.txt
README.md
conf.py
index.rst
mkpinmux.sh
mypy.ini
setup.py
Waveforms/.gitkeep
doc/div_pipeline_loop_model/.gitignore
doc/div_pipeline_loop_model/README.md
doc/div_pipeline_loop_model/index.html
doc/div_pipeline_loop_model/tsconfig.json
doc/div_pipeline_loop_model/built/.gitkeep
doc/div_pipeline_loop_model/src/main.ts
src/libresoc.egg-info/PKG-INFO
src/libresoc.egg-info/SOURCES.txt
src/libresoc.egg-info/dependency_links.txt
src/libresoc.egg-info/not-zip-safe
src/libresoc.egg-info/requires.txt
src/libresoc.egg-info/top_level.txt
src/soc/__init__.py
src/soc/abstest.py
src/soc/array_test.py
src/soc/consts.py
src/soc/cz.py
src/soc/elif_bug.py
src/soc/frame.py
src/soc/idecode.py
src/soc/shifttest.py
src/soc/test.py
src/soc/testcls.py
src/soc/testinject.py
src/soc/TestUtil/__init__.py
src/soc/TestUtil/test_helper.py
src/soc/bus/SPBlock512W64B8W.py
src/soc/bus/__init__.py
src/soc/bus/simple_gpio.py
src/soc/bus/sram.py
src/soc/bus/wb_downconvert.py
src/soc/bus/test/__init__.py
src/soc/bus/test/test_minerva.py
src/soc/bus/test/test_sram_wb_downconvert.py
src/soc/bus/test/test_sram_wishbone.py
src/soc/bus/test/wb_rw.py
src/soc/clock/__init__.py
src/soc/clock/dummypll.py
src/soc/clock/select.py
src/soc/config/__init__.py
src/soc/config/endian.py
src/soc/config/ifetch.py
src/soc/config/loadstore.py
src/soc/config/pinouts.py
src/soc/config/state.py
src/soc/config/test/__init__.py
src/soc/config/test/test_fetch.py
src/soc/config/test/test_loadstore.py
src/soc/config/test/test_pi2ls.py
src/soc/debug/__init__.py
src/soc/debug/dmi.py
src/soc/debug/dmi2jtag.py
src/soc/debug/firmware_upload.py
src/soc/debug/jtag.py
src/soc/debug/jtagutils.py
src/soc/debug/ls180_pins.py
src/soc/debug/test/dmi_sim.py
src/soc/debug/test/idcode_test2.svf
src/soc/debug/test/jtagremote.py
src/soc/debug/test/openocd.cfg
src/soc/debug/test/openocd_test.sh
src/soc/debug/test/test_jtag_tap.py
src/soc/debug/test/test_jtag_tap_srv.py
src/soc/decoder/.gitignore
src/soc/decoder/__init__.py
src/soc/decoder/astPrinter.py
src/soc/decoder/decode2execute1.py
src/soc/decoder/helpers.py
src/soc/decoder/orderedset.py
src/soc/decoder/power_decoder.py
src/soc/decoder/power_decoder2.py
src/soc/decoder/power_enums.py
src/soc/decoder/power_fields.py
src/soc/decoder/power_fieldsn.py
src/soc/decoder/power_regspec_map.py
src/soc/decoder/selectable_int.py
src/soc/decoder/formal/.gitignore
src/soc/decoder/formal/__init__.py
src/soc/decoder/formal/proof_decoder.py
src/soc/decoder/formal/proof_decoder2.py
src/soc/decoder/isa/.gitignore
src/soc/decoder/isa/__init__.py
src/soc/decoder/isa/caller.py
src/soc/decoder/isa/comparefixed.patch
src/soc/decoder/isa/fixedlogical.patch
src/soc/decoder/isa/fixedshift.patch
src/soc/decoder/isa/mem.py
src/soc/decoder/isa/radixmmu.py
src/soc/decoder/isa/test_caller.py
src/soc/decoder/isa2/__init__.py
src/soc/decoder/isa2/all.py
src/soc/decoder/isa2/bcd.py
src/soc/decoder/isa2/branch.py
src/soc/decoder/isa2/caller.py
src/soc/decoder/isa2/comparefixed.py
src/soc/decoder/isa2/condition.py
src/soc/decoder/isa2/fixedarith.py
src/soc/decoder/isa2/fixedldstcache.py
src/soc/decoder/isa2/fixedload.py
src/soc/decoder/isa2/fixedlogical.py
src/soc/decoder/isa2/fixedshift.py
src/soc/decoder/isa2/fixedstore.py
src/soc/decoder/isa2/fixedtrap.py
src/soc/decoder/isa2/sprset.py
src/soc/decoder/isa2/stringldst.py
src/soc/decoder/isa2/system.py
src/soc/decoder/isa2/test_caller.py
src/soc/experiment/__init__.py
src/soc/experiment/alu_fsm.py
src/soc/experiment/alu_hier.py
src/soc/experiment/cache_ram.py
src/soc/experiment/compalu.py
src/soc/experiment/compalu_multi.py
src/soc/experiment/compldst_multi.py
src/soc/experiment/cscore.py
src/soc/experiment/cxxsim.py
src/soc/experiment/dcache.py
src/soc/experiment/icache.py
src/soc/experiment/imem.py
src/soc/experiment/l0_cache.py
src/soc/experiment/lsmem.py
src/soc/experiment/mem_types.py
src/soc/experiment/memory_types.org
src/soc/experiment/mmu.py
src/soc/experiment/mmu_states.dia
src/soc/experiment/pi2ls.py
src/soc/experiment/pimem.py
src/soc/experiment/plru.py
src/soc/experiment/radix_walk_example.txt
src/soc/experiment/score6600.py
src/soc/experiment/score6600_multi.py
src/soc/experiment/sim.py
src/soc/experiment/testmem.py
src/soc/experiment/wb_types.py
src/soc/experiment/formal/.gitignore
src/soc/experiment/formal/__init__.py
src/soc/experiment/formal/proof_alu_fsm.py
src/soc/experiment/formal/proof_datamerger.py
src/soc/experiment/sr/Makefile
src/soc/experiment/sr/README.md
src/soc/experiment/sr/__init__.py
src/soc/experiment/sr/sr.py
src/soc/experiment/sr/sr_driver.cc
src/soc/experiment/test/__init__.py
src/soc/experiment/test/async_sim.py
src/soc/experiment/test/test_compalu_fsm_multi.py
src/soc/experiment/test/test_compalu_multi.py
src/soc/experiment/test/test_l0_cache_buffer2.py
src/soc/experiment/test/test_mmu_dcache.py
src/soc/experiment/test/test_mmu_dcache_pi.py
src/soc/fu/README.md
src/soc/fu/__init__.py
src/soc/fu/base_input_record.py
src/soc/fu/common_input_stage.py
src/soc/fu/common_output_stage.py
src/soc/fu/pipe_data.py
src/soc/fu/regspec.py
src/soc/fu/alu/__init__.py
src/soc/fu/alu/alu_input_record.py
src/soc/fu/alu/input_stage.py
src/soc/fu/alu/main_stage.py
src/soc/fu/alu/output_stage.py
src/soc/fu/alu/pipe_data.py
src/soc/fu/alu/pipeline.py
src/soc/fu/alu/formal/.gitignore
src/soc/fu/alu/formal/__init__.py
src/soc/fu/alu/formal/proof_input_stage.py
src/soc/fu/alu/formal/proof_main_stage.py
src/soc/fu/alu/formal/proof_output_stage.py
src/soc/fu/alu/test/__init__.py
src/soc/fu/alu/test/svp64_cases.py
src/soc/fu/alu/test/test_pipe_caller.py
src/soc/fu/branch/__init__.py
src/soc/fu/branch/br_input_record.py
src/soc/fu/branch/main_stage.py
src/soc/fu/branch/pipe_data.py
src/soc/fu/branch/pipeline.py
src/soc/fu/branch/formal/.gitignore
src/soc/fu/branch/formal/__init__.py
src/soc/fu/branch/formal/proof_input_stage.py
src/soc/fu/branch/formal/proof_main_stage.py
src/soc/fu/branch/test/__init__.py
src/soc/fu/branch/test/test_pipe_caller.py
src/soc/fu/compunits/__init__.py
src/soc/fu/compunits/compunits.py
src/soc/fu/compunits/formal/.gitignore
src/soc/fu/compunits/formal/__init__.py
src/soc/fu/compunits/formal/proof_fu.py
src/soc/fu/compunits/formal/test_compunit.py
src/soc/fu/compunits/test/__init__.py
src/soc/fu/compunits/test/test_alu_compunit.py
src/soc/fu/compunits/test/test_branch_compunit.py
src/soc/fu/compunits/test/test_compunit.py
src/soc/fu/compunits/test/test_cr_compunit.py
src/soc/fu/compunits/test/test_div_compunit.py
src/soc/fu/compunits/test/test_ldst_compunit.py
src/soc/fu/compunits/test/test_logical_compunit.py
src/soc/fu/compunits/test/test_shiftrot_compunit.py
src/soc/fu/compunits/test/test_spr_compunit.py
src/soc/fu/compunits/test/test_trap_compunit.py
src/soc/fu/cr/__init__.py
src/soc/fu/cr/cr_input_record.py
src/soc/fu/cr/main_stage.py
src/soc/fu/cr/pipe_data.py
src/soc/fu/cr/pipeline.py
src/soc/fu/cr/formal/.gitignore
src/soc/fu/cr/formal/__init__.py
src/soc/fu/cr/formal/proof_main_stage.py
src/soc/fu/cr/test/__init__.py
src/soc/fu/cr/test/test_pipe_caller.py
src/soc/fu/div/__init__.py
src/soc/fu/div/core_stages.py
src/soc/fu/div/fsm.py
src/soc/fu/div/input_stage.py
src/soc/fu/div/output_stage.py
src/soc/fu/div/pipe_data.py
src/soc/fu/div/pipeline.py
src/soc/fu/div/setup_stage.py
src/soc/fu/div/sim_only_core.py
src/soc/fu/div/formal/.gitignore
src/soc/fu/div/formal/__init__.py
src/soc/fu/div/formal/proof_main_stage.py
src/soc/fu/div/test/__init__.py
src/soc/fu/div/test/helper.py
src/soc/fu/div/test/test_fsm.py
src/soc/fu/div/test/test_pipe_caller.py
src/soc/fu/div/test/test_pipe_caller_long.py
src/soc/fu/div/test/test_pipe_ilang.py
src/soc/fu/ldst/__init__.py
src/soc/fu/ldst/ldst_input_record.py
src/soc/fu/ldst/pipe_data.py
src/soc/fu/ldst/test/__init__.py
src/soc/fu/ldst/test/test_pipe_caller.py
src/soc/fu/logical/__init__.py
src/soc/fu/logical/bpermd.py
src/soc/fu/logical/countzero.py
src/soc/fu/logical/input_stage.py
src/soc/fu/logical/logical_input_record.py
src/soc/fu/logical/main_stage.py
src/soc/fu/logical/output_stage.py
src/soc/fu/logical/pipe_data.py
src/soc/fu/logical/pipeline.py
src/soc/fu/logical/popcount.py
src/soc/fu/logical/formal/.gitignore
src/soc/fu/logical/formal/__init__.py
src/soc/fu/logical/formal/proof_bpermd.py
src/soc/fu/logical/formal/proof_input_stage.py
src/soc/fu/logical/formal/proof_main_stage.py
src/soc/fu/logical/test/__init__.py
src/soc/fu/logical/test/test_bperm.py
src/soc/fu/logical/test/test_countzero.py
src/soc/fu/logical/test/test_pipe_caller.py
src/soc/fu/mmu/__init__.py
src/soc/fu/mmu/fsm.py
src/soc/fu/mmu/mmu_input_record.2.py
src/soc/fu/mmu/mmu_input_record.py
src/soc/fu/mmu/pipe_data.py
src/soc/fu/mmu/test/__init__.py
src/soc/fu/mmu/test/test_issuer_mmu_data_path.py
src/soc/fu/mmu/test/test_non_production_core.py
src/soc/fu/mmu/test/test_pipe_caller.py
src/soc/fu/mul/__init__.py
src/soc/fu/mul/main_stage.py
src/soc/fu/mul/mul_input_record.py
src/soc/fu/mul/output_stage.py
src/soc/fu/mul/pipe_data.py
src/soc/fu/mul/pipeline.py
src/soc/fu/mul/post_stage.py
src/soc/fu/mul/pre_stage.py
src/soc/fu/mul/formal/.gitignore
src/soc/fu/mul/formal/__init__.py
src/soc/fu/mul/formal/proof_main_stage.py
src/soc/fu/mul/test/__init__.py
src/soc/fu/mul/test/helper.py
src/soc/fu/mul/test/test_pipe_caller.py
src/soc/fu/mul/test/test_pipe_caller_long.py
src/soc/fu/mul/test/test_pipe_ilang.py
src/soc/fu/shift_rot/__init__.py
src/soc/fu/shift_rot/input_stage.py
src/soc/fu/shift_rot/main_stage.py
src/soc/fu/shift_rot/maskgen.py
src/soc/fu/shift_rot/output_stage.py
src/soc/fu/shift_rot/pipe_data.py
src/soc/fu/shift_rot/pipeline.py
src/soc/fu/shift_rot/rotator.py
src/soc/fu/shift_rot/rotl.py
src/soc/fu/shift_rot/sr_input_record.py
src/soc/fu/shift_rot/formal/.gitignore
src/soc/fu/shift_rot/formal/__init__.py
src/soc/fu/shift_rot/formal/proof_main_stage.py
src/soc/fu/shift_rot/test/__init__.py
src/soc/fu/shift_rot/test/test_maskgen.py
src/soc/fu/shift_rot/test/test_pipe_caller.py
src/soc/fu/spr/__init__.py
src/soc/fu/spr/main_stage.py
src/soc/fu/spr/pipe_data.py
src/soc/fu/spr/pipeline.py
src/soc/fu/spr/spr_input_record.py
src/soc/fu/spr/formal/.gitignore
src/soc/fu/spr/formal/__init__.py
src/soc/fu/spr/formal/proof_main_stage.py
src/soc/fu/spr/test/__init__.py
src/soc/fu/spr/test/test_pipe_caller.py
src/soc/fu/test/__init__.py
src/soc/fu/test/pia.py
src/soc/fu/trap/__init__.py
src/soc/fu/trap/main_stage.py
src/soc/fu/trap/pipe_data.py
src/soc/fu/trap/pipeline.py
src/soc/fu/trap/trap_input_record.py
src/soc/fu/trap/formal/.gitignore
src/soc/fu/trap/formal/__init__.py
src/soc/fu/trap/formal/proof_main_stage.py
src/soc/fu/trap/test/__init__.py
src/soc/fu/trap/test/test_pipe_caller.py
src/soc/interrupts/__init__.py
src/soc/interrupts/xics.py
src/soc/litex/__init__.py
src/soc/memory_pipe_experiment/__init__.py
src/soc/memory_pipe_experiment/config.py
src/soc/memory_pipe_experiment/l1_cache_memory.py
src/soc/memory_pipe_experiment/memory_op.py
src/soc/memory_pipe_experiment/memory_pipe.py
src/soc/memory_pipe_experiment/memory_queue.py
src/soc/memory_pipe_experiment/memory_queue_entry.py
src/soc/memory_pipe_experiment/test_config.py
src/soc/memory_pipe_experiment/test_l1_cache_memory.py
src/soc/memory_pipe_experiment/test_memory_op.py
src/soc/memory_pipe_experiment/test_memory_pipe.py
src/soc/memory_pipe_experiment/test_memory_queue.py
src/soc/memory_pipe_experiment/test_memory_queue_entry.py
src/soc/minerva/LICENSE.txt
src/soc/minerva/__init__.py
src/soc/minerva/cache.py
src/soc/minerva/cli.py
src/soc/minerva/wishbone.py
src/soc/minerva/test/.gitignore
src/soc/minerva/test/__init__.py
src/soc/minerva/test/test_cache.py
src/soc/minerva/units/__init__.py
src/soc/minerva/units/fetch.py
src/soc/minerva/units/loadstore.py
src/soc/minerva/units/predict.py
src/soc/minerva/units/rvficon.py
src/soc/regfile/__init__.py
src/soc/regfile/regfile.py
src/soc/regfile/regfiles.py
src/soc/regfile/util.py
src/soc/regfile/virtual_port.py
src/soc/regfile/formal/.gitignore
src/soc/regfile/formal/__init__.py
src/soc/regfile/formal/proof_regfile.py
src/soc/regfile/formal/proof_regfile_array.py
src/soc/regfile/formal/proof_regfile_binary.py
src/soc/scoreboard/__init__.py
src/soc/scoreboard/addr_match.py
src/soc/scoreboard/addr_split.py
src/soc/scoreboard/dependence_cell.py
src/soc/scoreboard/fn_unit.py
src/soc/scoreboard/fu_dep_cell.py
src/soc/scoreboard/fu_fu_matrix.py
src/soc/scoreboard/fu_mem_matrix.py
src/soc/scoreboard/fu_mem_picker_vec.py
src/soc/scoreboard/fu_picker_vec.py
src/soc/scoreboard/fu_reg_matrix.py
src/soc/scoreboard/fu_wr_pending.py
src/soc/scoreboard/fumem_dep_cell.py
src/soc/scoreboard/global_pending.py
src/soc/scoreboard/group_picker.py
src/soc/scoreboard/instruction_q.py
src/soc/scoreboard/issue_unit.py
src/soc/scoreboard/ldst_dep_cell.py
src/soc/scoreboard/ldst_matrix.py
src/soc/scoreboard/mdm.py
src/soc/scoreboard/mem_dependence_cell.py
src/soc/scoreboard/mem_fu_matrix.py
src/soc/scoreboard/mem_fu_pending.py
src/soc/scoreboard/mem_select.py
src/soc/scoreboard/memfu.py
src/soc/scoreboard/old_score6600.py
src/soc/scoreboard/reg_select.py
src/soc/scoreboard/shadow.py
src/soc/scoreboard/shadow_fn.py
src/soc/scoreboard/test_iq.py
src/soc/scoreboard/test_mem2_fu_matrix.py
src/soc/scoreboard/test_mem_fu_matrix.py
src/soc/scoremulti/__init__.py
src/soc/scoremulti/dependence_cell.py
src/soc/scoremulti/fu_dep_cell.py
src/soc/scoremulti/fu_fu_matrix.py
src/soc/scoremulti/fu_reg_matrix.py
src/soc/scoremulti/fu_wr_pending.py
src/soc/scoremulti/memfu.py
src/soc/scoremulti/reg_sel.py
src/soc/simple/__init__.py
src/soc/simple/core.py
src/soc/simple/issuer.py
src/soc/simple/issuer_verilog.py
src/soc/simple/test/__init__.py
src/soc/simple/test/test_core.py
src/soc/simple/test/test_issuer.py
src/soc/simple/test/test_issuer_mmu.py
src/soc/simple/test/test_issuer_svp64.py
src/soc/simple/test/test_microwatt.py
src/soc/simple/test/test_runner.py
src/soc/sv/svp64.py
src/soc/sv/svstate.py
src/soc/sv/trans/svp64.py
src/unused/__init__.py
src/unused/TLB/.gitignore
src/unused/TLB/AddressEncoder.py
src/unused/TLB/Cam.py
src/unused/TLB/CamEntry.py
src/unused/TLB/LFSR.py
src/unused/TLB/LFSR.pyi
src/unused/TLB/Makefile
src/unused/TLB/MemorySet.py
src/unused/TLB/PermissionValidator.py
src/unused/TLB/PteEntry.py
src/unused/TLB/SetAssociativeCache.py
src/unused/TLB/TLB.py
src/unused/TLB/__init__.py
src/unused/TLB/cachesim.py
src/unused/TLB/ariane/TreePLRU.cpp
src/unused/TLB/ariane/__init__.py
src/unused/TLB/ariane/exceptcause.py
src/unused/TLB/ariane/miss_handler.py
src/unused/TLB/ariane/mmu.py
src/unused/TLB/ariane/p_lru.txt
src/unused/TLB/ariane/plru.py
src/unused/TLB/ariane/ptw.py
src/unused/TLB/ariane/tlb.py
src/unused/TLB/ariane/tlb_content.py
src/unused/TLB/ariane/test/__init__.py
src/unused/TLB/ariane/test/test_plru.py
src/unused/TLB/ariane/test/test_ptw.py
src/unused/TLB/ariane/test/test_tlb.py
src/unused/TLB/ariane/test/test_tlb_content.py
src/unused/TLB/test/__init__.py
src/unused/TLB/test/test_LFSR2.py
src/unused/TLB/test/test_address_encoder.py
src/unused/TLB/test/test_cam.py
src/unused/TLB/test/test_cam_entry.py
src/unused/TLB/test/test_permission_validator.py
src/unused/TLB/test/test_pte_entry.py
src/unused/TLB/test/test_set_associative_cache.py
src/unused/TLB/test/test_tlb.py
src/unused/experiment/l0_cache.py
src/unused/iommu/__init__.py
src/unused/iommu/axi_rab/__init__.py
src/unused/iommu/axi_rab/axi4_ar_buffer.py
src/unused/iommu/axi_rab/axi4_ar_sender.py
src/unused/iommu/axi_rab/axi4_aw_buffer.py
src/unused/iommu/axi_rab/axi4_aw_sender.py
src/unused/iommu/axi_rab/axi4_b_buffer.py
src/unused/iommu/axi_rab/axi4_b_sender.py
src/unused/iommu/axi_rab/axi4_r_buffer.py
src/unused/iommu/axi_rab/axi4_r_sender.py
src/unused/iommu/axi_rab/axi4_w_buffer.py
src/unused/iommu/axi_rab/axi4_w_sender.py
src/unused/iommu/axi_rab/axi_buffer_rab.py
src/unused/iommu/axi_rab/axi_buffer_rab_bram.py
src/unused/iommu/axi_rab/axi_rab_cfg.py
src/unused/iommu/axi_rab/axi_rab_top.py
src/unused/iommu/axi_rab/check_ram.py
src/unused/iommu/axi_rab/coreconfig.py
src/unused/iommu/axi_rab/fsm.py
src/unused/iommu/axi_rab/l2_tlb.py
src/unused/iommu/axi_rab/rab_core.py
src/unused/iommu/axi_rab/rab_slice.py
src/unused/iommu/axi_rab/ram_tp_no_change.py
src/unused/iommu/axi_rab/ram_tp_write_first.py
src/unused/iommu/axi_rab/slice_top.py
src/unused/iommu/axi_rab/test/__init__.py
src/unused/iommu/axi_rab/test/test_ram_tp_no_change.py
src/unused/iommu/axi_rab/test/test_slice_top.py
src/unused/simulator/__init__.py
src/unused/simulator/internalop_sim.py
src/unused/simulator/test_sim.py