 
****************************************
Report : timing
        -path full_clock
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -crosstalk_delta
        -capacitance
Design : picorv32
Version: H-2013.03-ICC-SP2
Date   : Sun Dec 13 20:33:13 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt1p05v125c   Library: saed32rvt_tt1p05v125c
Wire Load Model Mode: Inactive.

  Startpoint: mem_instr_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_instr_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout       Cap     DTran     Trans     Delta    Derate      Incr       Path      Location / Load        Attributes
  -------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                     0.000      0.000
  clock network delay (ideal)                                                               0.000      0.000
  mem_instr_reg/CLK (DFFX1_HVT)                     0.000     0.000     0.000               0.000 #    0.000 r    (NO LOCATION)
  mem_instr_reg/Q (DFFX1_HVT)                                 0.035                         0.145      0.145 f    (NO LOCATION)
  mem_instr (net)                2        1.643                                             0.000      0.145 f    [1.19,1.64]
  U12600/A3 (AO22X1_HVT)                            0.000     0.035     0.000               0.000 *    0.145 f    (NO LOCATION)
  U12600/Y (AO22X1_HVT)                                       0.024                         0.049      0.194 f    (NO LOCATION)
  n3456 (net)                    1        0.994                                             0.000      0.194 f    [0.49,0.99]
  mem_instr_reg/D (DFFX1_HVT)                       0.000     0.024     0.000               0.000 *    0.194 f    (NO LOCATION)
  data arrival time                                                                                    0.194

  clock clk (rise edge)                                                                     0.000      0.000
  clock network delay (ideal)                                                               0.000      0.000
  mem_instr_reg/CLK (DFFX1_HVT)                                                             0.000      0.000 r
  library hold time                                                                        -0.004     -0.004
  data required time                                                                                  -0.004
  -------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                  -0.004
  data arrival time                                                                                   -0.194
  -------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.198


1
