

================================================================
== Vitis HLS Report for 'tie_off_tcp_open_connection'
================================================================
* Date:           Sun Dec 11 15:18:33 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls_recv_krnl
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.396 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       12|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       41|     -|
|Register             |        -|      -|        3|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        3|       53|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1_io        |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io        |       and|   0|  0|   2|           1|           1|
    |tmp_2_nbreadreq_fu_87_p6  |       and|   0|  0|   2|           1|           0|
    |tmp_nbreadreq_fu_56_p3    |       and|   0|  0|   2|           2|           0|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |ap_block_state2           |        or|   0|  0|   2|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  12|           7|           4|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  14|          3|    1|          3|
    |ap_done                                 |   9|          2|    1|          2|
    |m_axis_tcp_open_connection_TDATA_blk_n  |   9|          2|    1|          2|
    |s_axis_tcp_open_status_TDATA_blk_n      |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  41|          9|    4|          9|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  2|   0|    2|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |tmp_reg_136  |  0|   0|    1|          1|
    +-------------+---+----+-----+-----------+
    |Total        |  3|   0|    4|          1|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+-------------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|          tie_off_tcp_open_connection|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|          tie_off_tcp_open_connection|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|          tie_off_tcp_open_connection|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|          tie_off_tcp_open_connection|  return value|
|ap_continue                        |   in|    1|  ap_ctrl_hs|          tie_off_tcp_open_connection|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|          tie_off_tcp_open_connection|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|          tie_off_tcp_open_connection|  return value|
|m_axis_tcp_open_connection_TDATA   |  out|   64|        axis|  m_axis_tcp_open_connection_V_data_V|       pointer|
|m_axis_tcp_open_connection_TVALID  |  out|    1|        axis|  m_axis_tcp_open_connection_V_last_V|       pointer|
|m_axis_tcp_open_connection_TREADY  |   in|    1|        axis|  m_axis_tcp_open_connection_V_last_V|       pointer|
|m_axis_tcp_open_connection_TLAST   |  out|    1|        axis|  m_axis_tcp_open_connection_V_last_V|       pointer|
|m_axis_tcp_open_connection_TKEEP   |  out|    8|        axis|  m_axis_tcp_open_connection_V_keep_V|       pointer|
|m_axis_tcp_open_connection_TSTRB   |  out|    8|        axis|  m_axis_tcp_open_connection_V_strb_V|       pointer|
|s_axis_tcp_open_status_TDATA       |   in|  128|        axis|      s_axis_tcp_open_status_V_data_V|       pointer|
|s_axis_tcp_open_status_TVALID      |   in|    1|        axis|      s_axis_tcp_open_status_V_last_V|       pointer|
|s_axis_tcp_open_status_TREADY      |  out|    1|        axis|      s_axis_tcp_open_status_V_last_V|       pointer|
|s_axis_tcp_open_status_TLAST       |   in|    1|        axis|      s_axis_tcp_open_status_V_last_V|       pointer|
|s_axis_tcp_open_status_TKEEP       |   in|   16|        axis|      s_axis_tcp_open_status_V_keep_V|       pointer|
|s_axis_tcp_open_status_TSTRB       |   in|   16|        axis|      s_axis_tcp_open_status_V_strb_V|       pointer|
+-----------------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_tcp_open_status_V_last_V, i16 %s_axis_tcp_open_status_V_strb_V, i16 %s_axis_tcp_open_status_V_keep_V, i128 %s_axis_tcp_open_status_V_data_V, void @empty_30, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_tcp_open_connection_V_last_V, i8 %m_axis_tcp_open_connection_V_strb_V, i8 %m_axis_tcp_open_connection_V_keep_V, i64 %m_axis_tcp_open_connection_V_data_V, void @empty_30, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%openConnection = alloca i64 1" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1453]   --->   Operation 5 'alloca' 'openConnection' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %openConnection, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %openConnection, i32 1" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 7 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln1455 = br i1 %tmp, void %._crit_edge, void" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1455]   --->   Operation 8 'br' 'br_ln1455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.39ns)   --->   "%openConnection_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %openConnection" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 9 'read' 'openConnection_read' <Predicate = (tmp)> <Delay = 1.39> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i64 %openConnection_read"   --->   Operation 10 'trunc' 'trunc_ln414' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_s = partset i64 @_ssdm_op_PartSet.i64.i64.i48.i32.i32, i64 0, i48 %trunc_ln414, i32 0, i32 47"   --->   Operation 11 'partset' 'p_Result_s' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tcp_open_connection_V_data_V, i8 %m_axis_tcp_open_connection_V_keep_V, i8 %m_axis_tcp_open_connection_V_strb_V, i1 %m_axis_tcp_open_connection_V_last_V, i64 %p_Result_s, i8 0, i8 0, i1 0"   --->   Operation 12 'write' 'write_ln304' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tcp_open_connection_V_data_V, i8 %m_axis_tcp_open_connection_V_keep_V, i8 %m_axis_tcp_open_connection_V_strb_V, i1 %m_axis_tcp_open_connection_V_last_V, i64 %p_Result_s, i8 0, i8 0, i1 0"   --->   Operation 13 'write' 'write_ln304' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln1461 = br void %._crit_edge" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1461]   --->   Operation 14 'br' 'br_ln1461' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_2 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P0A.i16P0A.i16P0A.i1P0A, i128 %s_axis_tcp_open_status_V_data_V, i16 %s_axis_tcp_open_status_V_keep_V, i16 %s_axis_tcp_open_status_V_strb_V, i1 %s_axis_tcp_open_status_V_last_V, i32 1"   --->   Operation 15 'nbreadreq' 'tmp_2' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln1464 = br i1 %tmp_2, void %._crit_edge1, void" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1464]   --->   Operation 16 'br' 'br_ln1464' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = read i161 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %s_axis_tcp_open_status_V_data_V, i16 %s_axis_tcp_open_status_V_keep_V, i16 %s_axis_tcp_open_status_V_strb_V, i1 %s_axis_tcp_open_status_V_last_V"   --->   Operation 17 'read' 'empty' <Predicate = (tmp_2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln1469 = br void %._crit_edge1" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1469]   --->   Operation 18 'br' 'br_ln1469' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln1470 = ret" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1470]   --->   Operation 19 'ret' 'ret_ln1470' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_axis_tcp_open_connection_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_tcp_open_connection_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_tcp_open_connection_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_tcp_open_connection_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_tcp_open_status_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_tcp_open_status_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_tcp_open_status_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_tcp_open_status_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
openConnection      (alloca       ) [ 010]
specinterface_ln0   (specinterface) [ 000]
tmp                 (nbreadreq    ) [ 011]
br_ln1455           (br           ) [ 000]
openConnection_read (read         ) [ 000]
trunc_ln414         (trunc        ) [ 000]
p_Result_s          (partset      ) [ 001]
write_ln304         (write        ) [ 000]
br_ln1461           (br           ) [ 000]
tmp_2               (nbreadreq    ) [ 001]
br_ln1464           (br           ) [ 000]
empty               (read         ) [ 000]
br_ln1469           (br           ) [ 000]
ret_ln1470          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_axis_tcp_open_connection_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tcp_open_connection_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_tcp_open_connection_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tcp_open_connection_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_axis_tcp_open_connection_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tcp_open_connection_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_tcp_open_connection_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tcp_open_connection_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_axis_tcp_open_status_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tcp_open_status_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_axis_tcp_open_status_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tcp_open_status_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_axis_tcp_open_status_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tcp_open_status_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s_axis_tcp_open_status_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tcp_open_status_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i128P0A.i16P0A.i16P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="openConnection_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="openConnection/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="tmp_nbreadreq_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="0" index="2" bw="1" slack="0"/>
<pin id="60" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="openConnection_read_read_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="64" slack="0"/>
<pin id="65" dir="0" index="1" bw="64" slack="0"/>
<pin id="66" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="openConnection_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="0" index="2" bw="8" slack="0"/>
<pin id="72" dir="0" index="3" bw="8" slack="0"/>
<pin id="73" dir="0" index="4" bw="1" slack="0"/>
<pin id="74" dir="0" index="5" bw="64" slack="0"/>
<pin id="75" dir="0" index="6" bw="1" slack="0"/>
<pin id="76" dir="0" index="7" bw="1" slack="0"/>
<pin id="77" dir="0" index="8" bw="1" slack="0"/>
<pin id="78" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="tmp_2_nbreadreq_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="128" slack="0"/>
<pin id="90" dir="0" index="2" bw="16" slack="0"/>
<pin id="91" dir="0" index="3" bw="16" slack="0"/>
<pin id="92" dir="0" index="4" bw="1" slack="0"/>
<pin id="93" dir="0" index="5" bw="1" slack="0"/>
<pin id="94" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="empty_read_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="161" slack="0"/>
<pin id="103" dir="0" index="1" bw="128" slack="0"/>
<pin id="104" dir="0" index="2" bw="16" slack="0"/>
<pin id="105" dir="0" index="3" bw="16" slack="0"/>
<pin id="106" dir="0" index="4" bw="1" slack="0"/>
<pin id="107" dir="1" index="5" bw="161" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="trunc_ln414_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="0"/>
<pin id="115" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="p_Result_s_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="48" slack="0"/>
<pin id="121" dir="0" index="3" bw="1" slack="0"/>
<pin id="122" dir="0" index="4" bw="7" slack="0"/>
<pin id="123" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="130" class="1005" name="openConnection_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="openConnection "/>
</bind>
</comp>

<comp id="136" class="1005" name="tmp_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="140" class="1005" name="p_Result_s_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="1"/>
<pin id="142" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="28" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="32" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="20" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="67"><net_src comp="34" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="79"><net_src comp="42" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="68" pin=4"/></net>

<net id="84"><net_src comp="44" pin="0"/><net_sink comp="68" pin=6"/></net>

<net id="85"><net_src comp="44" pin="0"/><net_sink comp="68" pin=7"/></net>

<net id="86"><net_src comp="46" pin="0"/><net_sink comp="68" pin=8"/></net>

<net id="95"><net_src comp="48" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="87" pin=3"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="87" pin=4"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="87" pin=5"/></net>

<net id="108"><net_src comp="50" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="101" pin=3"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="101" pin=4"/></net>

<net id="116"><net_src comp="63" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="38" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="113" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="117" pin=3"/></net>

<net id="128"><net_src comp="40" pin="0"/><net_sink comp="117" pin=4"/></net>

<net id="129"><net_src comp="117" pin="5"/><net_sink comp="68" pin=5"/></net>

<net id="133"><net_src comp="52" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="56" pin=1"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="139"><net_src comp="56" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="117" pin="5"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="68" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_tcp_open_connection_V_data_V | {2 }
	Port: m_axis_tcp_open_connection_V_keep_V | {2 }
	Port: m_axis_tcp_open_connection_V_strb_V | {2 }
	Port: m_axis_tcp_open_connection_V_last_V | {2 }
	Port: s_axis_tcp_open_status_V_data_V | {}
	Port: s_axis_tcp_open_status_V_keep_V | {}
	Port: s_axis_tcp_open_status_V_strb_V | {}
	Port: s_axis_tcp_open_status_V_last_V | {}
 - Input state : 
	Port: tie_off_tcp_open_connection : m_axis_tcp_open_connection_V_data_V | {}
	Port: tie_off_tcp_open_connection : m_axis_tcp_open_connection_V_keep_V | {}
	Port: tie_off_tcp_open_connection : m_axis_tcp_open_connection_V_strb_V | {}
	Port: tie_off_tcp_open_connection : m_axis_tcp_open_connection_V_last_V | {}
	Port: tie_off_tcp_open_connection : s_axis_tcp_open_status_V_data_V | {2 }
	Port: tie_off_tcp_open_connection : s_axis_tcp_open_status_V_keep_V | {2 }
	Port: tie_off_tcp_open_connection : s_axis_tcp_open_status_V_strb_V | {2 }
	Port: tie_off_tcp_open_connection : s_axis_tcp_open_status_V_last_V | {2 }
  - Chain level:
	State 1
		specinterface_ln0 : 1
		tmp : 1
		br_ln1455 : 1
		openConnection_read : 1
		trunc_ln414 : 1
		p_Result_s : 2
		write_ln304 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|
| Operation|         Functional Unit        |
|----------|--------------------------------|
| nbreadreq|       tmp_nbreadreq_fu_56      |
|          |      tmp_2_nbreadreq_fu_87     |
|----------|--------------------------------|
|   read   | openConnection_read_read_fu_63 |
|          |        empty_read_fu_101       |
|----------|--------------------------------|
|   write  |         grp_write_fu_68        |
|----------|--------------------------------|
|   trunc  |       trunc_ln414_fu_113       |
|----------|--------------------------------|
|  partset |        p_Result_s_fu_117       |
|----------|--------------------------------|
|   Total  |                                |
|----------|--------------------------------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|openConnection_reg_130|   64   |
|  p_Result_s_reg_140  |   64   |
|      tmp_reg_136     |    1   |
+----------------------+--------+
|         Total        |   129  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_68 |  p5  |   2  |  64  |   128  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   128  ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   129  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   129  |    9   |
+-----------+--------+--------+--------+
