INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/Memory/new/Memory_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_tb
