vendor_name = ModelSim
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/conv_HEX_7SEG_v.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/four_bit_add_sub_b.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/four_bit_sum_seven_seg.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/four_bit_add.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/four_bit_inv.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/add_s.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/switchXY.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/fourBitRegPIPO.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/fourBitRegSixSum.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/fourBitSwitchXY.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform1.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform2.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform3.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform4.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform5.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform6.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform7.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform8.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform9.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/fourBitRegSixSumTest.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform10.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform11.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/lab_02_02.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/array_lab02_pkg.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform12.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform13.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/output_files/Waveform.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform14.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/db/lab_02_02.cbx.xml
design_name = hard_block
design_name = lab_02_02
instance = comp, \DEC0[0]~output\, DEC0[0]~output, lab_02_02, 1
instance = comp, \DEC0[1]~output\, DEC0[1]~output, lab_02_02, 1
instance = comp, \DEC0[2]~output\, DEC0[2]~output, lab_02_02, 1
instance = comp, \DEC0[3]~output\, DEC0[3]~output, lab_02_02, 1
instance = comp, \DEC0[4]~output\, DEC0[4]~output, lab_02_02, 1
instance = comp, \DEC0[5]~output\, DEC0[5]~output, lab_02_02, 1
instance = comp, \DEC0[6]~output\, DEC0[6]~output, lab_02_02, 1
instance = comp, \DEC0[7]~output\, DEC0[7]~output, lab_02_02, 1
instance = comp, \DEC1[0]~output\, DEC1[0]~output, lab_02_02, 1
instance = comp, \DEC1[1]~output\, DEC1[1]~output, lab_02_02, 1
instance = comp, \DEC1[2]~output\, DEC1[2]~output, lab_02_02, 1
instance = comp, \DEC1[3]~output\, DEC1[3]~output, lab_02_02, 1
instance = comp, \DEC1[4]~output\, DEC1[4]~output, lab_02_02, 1
instance = comp, \DEC1[5]~output\, DEC1[5]~output, lab_02_02, 1
instance = comp, \DEC1[6]~output\, DEC1[6]~output, lab_02_02, 1
instance = comp, \DEC1[7]~output\, DEC1[7]~output, lab_02_02, 1
instance = comp, \DEC2[0]~output\, DEC2[0]~output, lab_02_02, 1
instance = comp, \DEC2[1]~output\, DEC2[1]~output, lab_02_02, 1
instance = comp, \DEC2[2]~output\, DEC2[2]~output, lab_02_02, 1
instance = comp, \DEC2[3]~output\, DEC2[3]~output, lab_02_02, 1
instance = comp, \DEC2[4]~output\, DEC2[4]~output, lab_02_02, 1
instance = comp, \DEC2[5]~output\, DEC2[5]~output, lab_02_02, 1
instance = comp, \DEC2[6]~output\, DEC2[6]~output, lab_02_02, 1
instance = comp, \DEC2[7]~output\, DEC2[7]~output, lab_02_02, 1
instance = comp, \DEC3[0]~output\, DEC3[0]~output, lab_02_02, 1
instance = comp, \DEC3[1]~output\, DEC3[1]~output, lab_02_02, 1
instance = comp, \DEC3[2]~output\, DEC3[2]~output, lab_02_02, 1
instance = comp, \DEC3[3]~output\, DEC3[3]~output, lab_02_02, 1
instance = comp, \DEC3[4]~output\, DEC3[4]~output, lab_02_02, 1
instance = comp, \DEC3[5]~output\, DEC3[5]~output, lab_02_02, 1
instance = comp, \DEC3[6]~output\, DEC3[6]~output, lab_02_02, 1
instance = comp, \DEC3[7]~output\, DEC3[7]~output, lab_02_02, 1
instance = comp, \DEC4[0]~output\, DEC4[0]~output, lab_02_02, 1
instance = comp, \DEC4[1]~output\, DEC4[1]~output, lab_02_02, 1
instance = comp, \DEC4[2]~output\, DEC4[2]~output, lab_02_02, 1
instance = comp, \DEC4[3]~output\, DEC4[3]~output, lab_02_02, 1
instance = comp, \DEC4[4]~output\, DEC4[4]~output, lab_02_02, 1
instance = comp, \DEC4[5]~output\, DEC4[5]~output, lab_02_02, 1
instance = comp, \DEC4[6]~output\, DEC4[6]~output, lab_02_02, 1
instance = comp, \DEC4[7]~output\, DEC4[7]~output, lab_02_02, 1
instance = comp, \DEC5[0]~output\, DEC5[0]~output, lab_02_02, 1
instance = comp, \DEC5[1]~output\, DEC5[1]~output, lab_02_02, 1
instance = comp, \DEC5[2]~output\, DEC5[2]~output, lab_02_02, 1
instance = comp, \DEC5[3]~output\, DEC5[3]~output, lab_02_02, 1
instance = comp, \DEC5[4]~output\, DEC5[4]~output, lab_02_02, 1
instance = comp, \DEC5[5]~output\, DEC5[5]~output, lab_02_02, 1
instance = comp, \DEC5[6]~output\, DEC5[6]~output, lab_02_02, 1
instance = comp, \DEC5[7]~output\, DEC5[7]~output, lab_02_02, 1
instance = comp, \clk_PB0~input\, clk_PB0~input, lab_02_02, 1
instance = comp, \clk_PB0~inputclkctrl\, clk_PB0~inputclkctrl, lab_02_02, 1
instance = comp, \SW[2]~input\, SW[2]~input, lab_02_02, 1
instance = comp, \a0|gen00:0:gen01:a0|gen00:2:a0\, a0|\gen00:0:gen01:a0|\gen00:2:a0, lab_02_02, 1
instance = comp, \SW[0]~input\, SW[0]~input, lab_02_02, 1
instance = comp, \a0|gen00:0:gen01:a0|gen00:0:a0~feeder\, a0|\gen00:0:gen01:a0|\gen00:0:a0~feeder, lab_02_02, 1
instance = comp, \a0|gen00:0:gen01:a0|gen00:0:a0\, a0|\gen00:0:gen01:a0|\gen00:0:a0, lab_02_02, 1
instance = comp, \SW[1]~input\, SW[1]~input, lab_02_02, 1
instance = comp, \a0|gen00:0:gen01:a0|gen00:1:a0\, a0|\gen00:0:gen01:a0|\gen00:1:a0, lab_02_02, 1
instance = comp, \SW[3]~input\, SW[3]~input, lab_02_02, 1
instance = comp, \a0|gen00:0:gen01:a0|gen00:3:a0~feeder\, a0|\gen00:0:gen01:a0|\gen00:3:a0~feeder, lab_02_02, 1
instance = comp, \a0|gen00:0:gen01:a0|gen00:3:a0\, a0|\gen00:0:gen01:a0|\gen00:3:a0, lab_02_02, 1
instance = comp, \gen00:0:aa1|D~0\, \gen00:0:aa1|D~0, lab_02_02, 1
instance = comp, \gen00:0:aa1|D~1\, \gen00:0:aa1|D~1, lab_02_02, 1
instance = comp, \gen00:0:aa1|D~2\, \gen00:0:aa1|D~2, lab_02_02, 1
instance = comp, \gen00:0:aa1|D~3\, \gen00:0:aa1|D~3, lab_02_02, 1
instance = comp, \gen00:0:aa1|D~4\, \gen00:0:aa1|D~4, lab_02_02, 1
instance = comp, \gen00:0:aa1|D~5\, \gen00:0:aa1|D~5, lab_02_02, 1
instance = comp, \gen00:0:aa1|D~6\, \gen00:0:aa1|D~6, lab_02_02, 1
instance = comp, \a0|gen00:1:gen01:a0|gen00:0:a0\, a0|\gen00:1:gen01:a0|\gen00:0:a0, lab_02_02, 1
instance = comp, \a0|gen00:1:gen01:a0|gen00:2:a0\, a0|\gen00:1:gen01:a0|\gen00:2:a0, lab_02_02, 1
instance = comp, \a0|gen00:1:gen01:a0|gen00:1:a0\, a0|\gen00:1:gen01:a0|\gen00:1:a0, lab_02_02, 1
instance = comp, \a0|gen00:1:gen01:a0|gen00:3:a0~feeder\, a0|\gen00:1:gen01:a0|\gen00:3:a0~feeder, lab_02_02, 1
instance = comp, \a0|gen00:1:gen01:a0|gen00:3:a0\, a0|\gen00:1:gen01:a0|\gen00:3:a0, lab_02_02, 1
instance = comp, \gen00:1:aa1|D~0\, \gen00:1:aa1|D~0, lab_02_02, 1
instance = comp, \gen00:1:aa1|D~1\, \gen00:1:aa1|D~1, lab_02_02, 1
instance = comp, \gen00:1:aa1|D~2\, \gen00:1:aa1|D~2, lab_02_02, 1
instance = comp, \gen00:1:aa1|D~3\, \gen00:1:aa1|D~3, lab_02_02, 1
instance = comp, \gen00:1:aa1|D~4\, \gen00:1:aa1|D~4, lab_02_02, 1
instance = comp, \gen00:1:aa1|D~5\, \gen00:1:aa1|D~5, lab_02_02, 1
instance = comp, \gen00:1:aa1|D~6\, \gen00:1:aa1|D~6, lab_02_02, 1
instance = comp, \a0|gen00:2:gen01:a0|gen00:0:a0\, a0|\gen00:2:gen01:a0|\gen00:0:a0, lab_02_02, 1
instance = comp, \a0|gen00:2:gen01:a0|gen00:1:a0\, a0|\gen00:2:gen01:a0|\gen00:1:a0, lab_02_02, 1
instance = comp, \a0|gen00:2:gen01:a0|gen00:2:a0\, a0|\gen00:2:gen01:a0|\gen00:2:a0, lab_02_02, 1
instance = comp, \a0|gen00:2:gen01:a0|gen00:3:a0~feeder\, a0|\gen00:2:gen01:a0|\gen00:3:a0~feeder, lab_02_02, 1
instance = comp, \a0|gen00:2:gen01:a0|gen00:3:a0\, a0|\gen00:2:gen01:a0|\gen00:3:a0, lab_02_02, 1
instance = comp, \gen00:2:aa1|D~0\, \gen00:2:aa1|D~0, lab_02_02, 1
instance = comp, \gen00:2:aa1|D~1\, \gen00:2:aa1|D~1, lab_02_02, 1
instance = comp, \gen00:2:aa1|D~2\, \gen00:2:aa1|D~2, lab_02_02, 1
instance = comp, \gen00:2:aa1|D~3\, \gen00:2:aa1|D~3, lab_02_02, 1
instance = comp, \gen00:2:aa1|D~4\, \gen00:2:aa1|D~4, lab_02_02, 1
instance = comp, \gen00:2:aa1|D~5\, \gen00:2:aa1|D~5, lab_02_02, 1
instance = comp, \gen00:2:aa1|D~6\, \gen00:2:aa1|D~6, lab_02_02, 1
instance = comp, \a0|gen00:3:gen01:a0|gen00:1:a0~feeder\, a0|\gen00:3:gen01:a0|\gen00:1:a0~feeder, lab_02_02, 1
instance = comp, \a0|gen00:3:gen01:a0|gen00:1:a0\, a0|\gen00:3:gen01:a0|\gen00:1:a0, lab_02_02, 1
instance = comp, \a0|gen00:3:gen01:a0|gen00:3:a0~feeder\, a0|\gen00:3:gen01:a0|\gen00:3:a0~feeder, lab_02_02, 1
instance = comp, \a0|gen00:3:gen01:a0|gen00:3:a0\, a0|\gen00:3:gen01:a0|\gen00:3:a0, lab_02_02, 1
instance = comp, \a0|gen00:3:gen01:a0|gen00:0:a0\, a0|\gen00:3:gen01:a0|\gen00:0:a0, lab_02_02, 1
instance = comp, \a0|gen00:3:gen01:a0|gen00:2:a0\, a0|\gen00:3:gen01:a0|\gen00:2:a0, lab_02_02, 1
instance = comp, \gen00:3:aa1|D~0\, \gen00:3:aa1|D~0, lab_02_02, 1
instance = comp, \gen00:3:aa1|D~1\, \gen00:3:aa1|D~1, lab_02_02, 1
instance = comp, \gen00:3:aa1|D~2\, \gen00:3:aa1|D~2, lab_02_02, 1
instance = comp, \gen00:3:aa1|D~3\, \gen00:3:aa1|D~3, lab_02_02, 1
instance = comp, \gen00:3:aa1|D~4\, \gen00:3:aa1|D~4, lab_02_02, 1
instance = comp, \gen00:3:aa1|D~5\, \gen00:3:aa1|D~5, lab_02_02, 1
instance = comp, \gen00:3:aa1|D~6\, \gen00:3:aa1|D~6, lab_02_02, 1
instance = comp, \plse_PB1~input\, plse_PB1~input, lab_02_02, 1
instance = comp, \a0|gen02~0\, a0|gen02~0, lab_02_02, 1
instance = comp, \a0|gen02~0clkctrl\, a0|gen02~0clkctrl, lab_02_02, 1
instance = comp, \ctrl_SW_4~input\, ctrl_SW_4~input, lab_02_02, 1
instance = comp, \a0|a4|action_02|gen:0:action|Co~0\, a0|a4|action_02|\gen:0:action|Co~0, lab_02_02, 1
instance = comp, \a0|a4|action_02|gen:1:action|Co~0\, a0|a4|action_02|\gen:1:action|Co~0, lab_02_02, 1
instance = comp, \a0|a4|action_02|gen:2:action|S~0\, a0|a4|action_02|\gen:2:action|S~0, lab_02_02, 1
instance = comp, \a0|a2|O[2]~2\, a0|a2|O[2]~2, lab_02_02, 1
instance = comp, \a0|gen00:4:gen02:a1|gen00:2:a0\, a0|\gen00:4:gen02:a1|\gen00:2:a0, lab_02_02, 1
instance = comp, \a0|a4|action_02|gen:3:action|S~0\, a0|a4|action_02|\gen:3:action|S~0, lab_02_02, 1
instance = comp, \a0|a4|action_02|gen:2:action|Co~0\, a0|a4|action_02|\gen:2:action|Co~0, lab_02_02, 1
instance = comp, \a0|a2|O[3]~1\, a0|a2|O[3]~1, lab_02_02, 1
instance = comp, \a0|gen00:4:gen02:a1|gen00:3:a0\, a0|\gen00:4:gen02:a1|\gen00:3:a0, lab_02_02, 1
instance = comp, \a0|a2|O[0]~0\, a0|a2|O[0]~0, lab_02_02, 1
instance = comp, \a0|gen00:4:gen02:a1|gen00:0:a0\, a0|\gen00:4:gen02:a1|\gen00:0:a0, lab_02_02, 1
instance = comp, \a0|a4|action_02|gen:1:action|S~0\, a0|a4|action_02|\gen:1:action|S~0, lab_02_02, 1
instance = comp, \a0|a2|O[1]~3\, a0|a2|O[1]~3, lab_02_02, 1
instance = comp, \a0|gen00:4:gen02:a1|gen00:1:a0\, a0|\gen00:4:gen02:a1|\gen00:1:a0, lab_02_02, 1
instance = comp, \gen00:4:aa1|D~0\, \gen00:4:aa1|D~0, lab_02_02, 1
instance = comp, \gen00:4:aa1|D~1\, \gen00:4:aa1|D~1, lab_02_02, 1
instance = comp, \gen00:4:aa1|D~2\, \gen00:4:aa1|D~2, lab_02_02, 1
instance = comp, \gen00:4:aa1|D~3\, \gen00:4:aa1|D~3, lab_02_02, 1
instance = comp, \gen00:4:aa1|D~4\, \gen00:4:aa1|D~4, lab_02_02, 1
instance = comp, \gen00:4:aa1|D~5\, \gen00:4:aa1|D~5, lab_02_02, 1
instance = comp, \gen00:4:aa1|D~6\, \gen00:4:aa1|D~6, lab_02_02, 1
instance = comp, \a0|gen03~0\, a0|gen03~0, lab_02_02, 1
instance = comp, \a0|gen03~0clkctrl\, a0|gen03~0clkctrl, lab_02_02, 1
instance = comp, \a0|a7|O~4\, a0|a7|O~4, lab_02_02, 1
instance = comp, \a0|gen00:5:gen03:a1|gen00:1:a0\, a0|\gen00:5:gen03:a1|\gen00:1:a0, lab_02_02, 1
instance = comp, \a0|a7|O~3\, a0|a7|O~3, lab_02_02, 1
instance = comp, \a0|gen00:5:gen03:a1|gen00:2:a0\, a0|\gen00:5:gen03:a1|\gen00:2:a0, lab_02_02, 1
instance = comp, \a0|a7|O~2\, a0|a7|O~2, lab_02_02, 1
instance = comp, \a0|gen00:5:gen03:a1|gen00:3:a0\, a0|\gen00:5:gen03:a1|\gen00:3:a0, lab_02_02, 1
instance = comp, \a0|a7|O[0]~0\, a0|a7|O[0]~0, lab_02_02, 1
instance = comp, \a0|a7|O[0]~1\, a0|a7|O[0]~1, lab_02_02, 1
instance = comp, \a0|gen00:5:gen03:a1|gen00:0:a0\, a0|\gen00:5:gen03:a1|\gen00:0:a0, lab_02_02, 1
instance = comp, \gen00:5:aa1|D~0\, \gen00:5:aa1|D~0, lab_02_02, 1
instance = comp, \gen00:5:aa1|D~1\, \gen00:5:aa1|D~1, lab_02_02, 1
instance = comp, \gen00:5:aa1|D~2\, \gen00:5:aa1|D~2, lab_02_02, 1
instance = comp, \gen00:5:aa1|D~3\, \gen00:5:aa1|D~3, lab_02_02, 1
instance = comp, \gen00:5:aa1|D~4\, \gen00:5:aa1|D~4, lab_02_02, 1
instance = comp, \gen00:5:aa1|D~5\, \gen00:5:aa1|D~5, lab_02_02, 1
instance = comp, \gen00:5:aa1|D~6\, \gen00:5:aa1|D~6, lab_02_02, 1
