library IEEE;
use IEEE.std_logic_1164.all;
entity and_gate_TB is
end and_gate_TB;
architecture TB of and_gate is 

component and_gate is
Port(
	a : in std_logic;
	b : in std_logic;
	f : out std_logic;
);
end component;
signal a,b,f : std_logic

begin
	test_and_gate : and_gate port map(a,b,f);
process
	begin
		a <= 0;
		b <= 0;
		wait for 10 ns;

		a <= 0;
		b <= 1;
		wait for 10 ns;

		a <= 1;
		b <= 0;
		wait for 10 ns;

		a <= 1;
		b <= 1;
		wait for 10 ns;

	wait;
	end process;

end TB