Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Tue Apr  2 15:57:40 2019
| Host         : tensaZangetsu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file keyGenerator_timing_summary_routed.rpt -warn_on_violation -rpx shift_rows_timing_summary_routed.rpx
| Design       : keyGenerator
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.19 2017-08-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 128 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.964        0.000                      0                 1771        0.078        0.000                      0                 1771        1.370        0.000                       0                   680  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.964        0.000                      0                 1771        0.078        0.000                      0                 1771        1.370        0.000                       0                   680  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 lower_bits_inferred_i_5/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i3/mem_i/temp_mem_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 1.181ns (31.224%)  route 2.602ns (68.776%))
  Logic Levels:           4  (LUT2=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.846ns = ( 8.846 - 5.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         1.376     4.176    clk_IBUF_BUFG
    SLICE_X79Y132        FDRE                                         r  lower_bits_inferred_i_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y132        FDRE (Prop_fdre_C_Q)         0.348     4.524 r  lower_bits_inferred_i_5/Q
                         net (fo=32, routed)          0.856     5.380    i3/lower_bits_inferred_i_5
    SLICE_X78Y136        LUT2 (Prop_lut2_I1_O)        0.263     5.643 r  i3/lower_bits_inferred_i_3__2/O
                         net (fo=32, routed)          1.176     6.820    i3/mem_i/mem_reg_0_255_0_0/A1
    SLICE_X74Y139        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.318     7.138 r  i3/mem_i/mem_reg_0_255_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.138    i3/mem_i/mem_reg_0_255_0_0/OA
    SLICE_X74Y139        MUXF7 (Prop_muxf7_I1_O)      0.178     7.316 r  i3/mem_i/mem_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     7.316    i3/mem_i/mem_reg_0_255_0_0/O1
    SLICE_X74Y139        MUXF8 (Prop_muxf8_I1_O)      0.074     7.390 r  i3/mem_i/mem_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.570     7.960    i3/mem_i/temp_mem_out0[0]
    SLICE_X78Y138        FDRE                                         r  i3/mem_i/temp_mem_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    L22                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.762     5.762 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.496    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.573 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         1.273     8.846    i3/mem_i/clk_IBUF_BUFG
    SLICE_X78Y138        FDRE                                         r  i3/mem_i/temp_mem_out_reg[0]/C
                         clock pessimism              0.310     9.155    
                         clock uncertainty           -0.035     9.120    
    SLICE_X78Y138        FDRE (Setup_fdre_C_D)       -0.196     8.924    i3/mem_i/temp_mem_out_reg[0]
  -------------------------------------------------------------------
                         required time                          8.924    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  0.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 temp_out_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_key_val_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.520%)  route 0.267ns (65.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         0.563     1.468    clk_IBUF_BUFG
    SLICE_X83Y139        FDRE                                         r  temp_out_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.141     1.609 r  temp_out_reg[75]/Q
                         net (fo=1, routed)           0.267     1.877    temp_out[75]
    SLICE_X86Y137        FDRE                                         r  out_key_val_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         0.832     1.989    clk_IBUF_BUFG
    SLICE_X86Y137        FDRE                                         r  out_key_val_reg[75]/C
                         clock pessimism             -0.256     1.732    
    SLICE_X86Y137        FDRE (Hold_fdre_C_D)         0.066     1.798    out_key_val_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         2.500       1.370      SLICE_X80Y125  i1/mem_i/mem_reg_0_255_1_1/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         2.500       1.370      SLICE_X76Y131  i0/mem_i/mem_reg_0_255_2_2/RAMS64E_C/CLK



