# To Design and simulate the logic diagram using Verilog

```
NAME: S.DEEPAK RAJ
REGISTER NO: 212222240023
```


### AIM: 
To Design and simulate the logic diagram using Verilog.

### HARDWARE REQUIRED: 
â€“ PC, Cyclone II , USB flasher

### SOFTWARE REQUIRED:   
Quartus prime

### LOGIC DIAGRAM:
![image](https://github.com/DEEPAK2200233/Simulation-project--Digital-Electronics/assets/118707676/0d147e54-4c44-44c2-9a7d-c59fd44eed05)


### Procedure:
Step1:

create module encoder and decoder.

Step-2:

Get inputs and outputs for encoders and decoders.

Step-3:

perform or operation for encoder and and logic for decoders.

Step-4:

perform RTL LOGIC and get waveform.

Step-5:

End the module.


### PROGRAM:
```
Program to To Design and simulate the logic diagram using Verilog.
Developed by: S.DEEPAK RAJ
RegisterNumber: 212222240023

```
![image](https://github.com/DEEPAK2200233/Simulation-project--Digital-Electronics/assets/118707676/bc89a11e-6e6b-425e-88b3-845c3648f726)






### RTL LOGIC:
![image](https://github.com/DEEPAK2200233/Simulation-project--Digital-Electronics/assets/118707676/a52a4655-507c-4ebc-b4a3-d96e6a91b961)


### TIMING DIGRAMS: 
![image](https://github.com/DEEPAK2200233/Simulation-project--Digital-Electronics/assets/118707676/4634b2d0-de6b-4b06-8512-4376da55f016)


### TRUTH TABLE:
![image](https://github.com/DEEPAK2200233/Simulation-project--Digital-Electronics/assets/118707676/4912e55a-5d72-4f62-a13e-983aa39ac570)




### RESULT:
Thus the program to design and simulate the logic diagram using Verilog.
