Info (10281): Verilog HDL Declaration information at zad1.v(15): object "HEX0" differs only in case from object "hex0" in the same scope File: /home/maciej/Pulpit/FPGA/l5/zad1/zad1.v Line: 15
Info (10281): Verilog HDL Declaration information at zad1.v(16): object "HEX1" differs only in case from object "hex1" in the same scope File: /home/maciej/Pulpit/FPGA/l5/zad1/zad1.v Line: 16
Info (10281): Verilog HDL Declaration information at zad1.v(17): object "HEX2" differs only in case from object "hex2" in the same scope File: /home/maciej/Pulpit/FPGA/l5/zad1/zad1.v Line: 17
Info (10281): Verilog HDL Declaration information at zad1.v(18): object "HEX3" differs only in case from object "hex3" in the same scope File: /home/maciej/Pulpit/FPGA/l5/zad1/zad1.v Line: 18
Info (10281): Verilog HDL Declaration information at zad1.v(19): object "HEX4" differs only in case from object "hex4" in the same scope File: /home/maciej/Pulpit/FPGA/l5/zad1/zad1.v Line: 19
Info (10281): Verilog HDL Declaration information at zad1.v(20): object "HEX5" differs only in case from object "hex5" in the same scope File: /home/maciej/Pulpit/FPGA/l5/zad1/zad1.v Line: 20
Warning (10268): Verilog HDL information at in_memory.v(37): always construct contains both blocking and non-blocking assignments File: /home/maciej/Pulpit/FPGA/l5/zad1/in_memory.v Line: 37
