/* 
 * This file is part of the uv_hal distribution (www.usevolt.fi).
 * Copyright (c) 2017 Usevolt Oy.
 * 
 * This program is free software: you can redistribute it and/or modify  
 * it under the terms of the GNU General Public License as published by  
 * the Free Software Foundation, version 3.
 *
 * This program is distributed in the hope that it will be useful, but 
 * WITHOUT ANY WARRANTY; without even the implied warranty of 
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU 
 * General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License 
 * along with this program. If not, see <http://www.gnu.org/licenses/>.
*/


#include "uv_pwm.h"

#if CONFIG_TARGET_LPC1549
#include "chip.h"
#include "sct_pwm_15xx.h"
#include "uv_gpio.h"
#endif

#if CONFIG_PWM


#if CONFIG_TARGET_LPC1549
typedef struct {
	LPC_SCT_T *modules[4];
} pwm_st;
static pwm_st pwm;
#define this (&pwm)
#endif


uv_errors_e _uv_pwm_init() {
#if CONFIG_TARGET_LPC1549
	this->modules[0] = LPC_SCT0;
	this->modules[1] = LPC_SCT1;
	this->modules[2] = LPC_SCT2;
	this->modules[3] = LPC_SCT3;

#if CONFIG_PWM0
	Chip_SCTPWM_Init(LPC_SCT0);
	Chip_SCTPWM_SetRate(LPC_SCT0, CONFIG_PWM0_FREQ);
#if CONFIG_PWM0_0
	Chip_SWM_MovablePortPinAssign(SWM_SCT0_OUT0_O,  UV_GPIO_PORT(CONFIG_PWM0_0_IO),
			UV_GPIO_PIN(CONFIG_PWM0_0_IO));
	Chip_SCTPWM_SetOutPin(LPC_SCT0, 1, 0);
	Chip_SCTPWM_SetDutyCycle(LPC_SCT0, 1, 0);
#endif
#if CONFIG_PWM0_1
	Chip_SWM_MovablePortPinAssign(SWM_SCT0_OUT1_O,  UV_GPIO_PORT(CONFIG_PWM0_1_IO),
			UV_GPIO_PIN(CONFIG_PWM0_1_IO));
	Chip_SCTPWM_SetOutPin(LPC_SCT0, 2, 1);
	Chip_SCTPWM_SetDutyCycle(LPC_SCT0, 2, 0);
#endif
#if CONFIG_PWM0_2
	Chip_SWM_MovablePortPinAssign(SWM_SCT0_OUT2_O,  UV_GPIO_PORT(CONFIG_PWM0_2_IO),
			UV_GPIO_PIN(CONFIG_PWM0_2_IO));
	Chip_SCTPWM_SetOutPin(LPC_SCT0, 3, 2);
	Chip_SCTPWM_SetDutyCycle(LPC_SCT0, 3, 0);
#endif
#if CONFIG_PWM0_3
	Chip_SWM_EnableFixedPin(SWM_FIXED_SCT0_OUT3);
	Chip_SCTPWM_SetOutPin(LPC_SCT0, 4, 3);
	Chip_SCTPWM_SetDutyCycle(LPC_SCT0, 4, 0);
#endif
#if CONFIG_PWM0_4
	Chip_SWM_EnableFixedPin(SWM_FIXED_SCT0_OUT4);
	Chip_SCTPWM_SetOutPin(LPC_SCT0, 5, 4);
	Chip_SCTPWM_SetDutyCycle(LPC_SCT0, 5, 0);
#endif
#if CONFIG_PWM0_5
	Chip_SWM_EnableFixedPin(SWM_FIXED_SCT0_OUT5);
	Chip_SCTPWM_SetOutPin(LPC_SCT0, 6, 5);
	Chip_SCTPWM_SetDutyCycle(LPC_SCT0, 6, 0);
#endif
#if CONFIG_PWM0_6
	Chip_SWM_EnableFixedPin(SWM_FIXED_SCT0_OUT6);
	Chip_SCTPWM_SetOutPin(LPC_SCT0, 7, 6);
	Chip_SCTPWM_SetDutyCycle(LPC_SCT0, 7, 0);
#endif
#if CONFIG_PWM0_7
	Chip_SWM_EnableFixedPin(SWM_FIXED_SCT0_OUT7);
	Chip_SCTPWM_SetOutPin(LPC_SCT0, 8, 7);
	Chip_SCTPWM_SetDutyCycle(LPC_SCT0, 8, 0);
#endif
	Chip_SCTPWM_Start(LPC_SCT0);
#endif
#if CONFIG_PWM1
	Chip_SCTPWM_Init(LPC_SCT1);
	Chip_SCTPWM_SetRate(LPC_SCT1, CONFIG_PWM1_FREQ);
#if CONFIG_PWM1_0
	Chip_SWM_MovablePortPinAssign(SWM_SCT1_OUT0_O,  UV_GPIO_PORT(CONFIG_PWM1_0_IO),
			UV_GPIO_PIN(CONFIG_PWM1_0_IO));
	Chip_SCTPWM_SetOutPin(LPC_SCT1, 1, 0);
	Chip_SCTPWM_SetDutyCycle(LPC_SCT1, 1, 0);
#endif
#if CONFIG_PWM1_1
	Chip_SWM_MovablePortPinAssign(SWM_SCT1_OUT1_O,  UV_GPIO_PORT(CONFIG_PWM1_1_IO),
			UV_GPIO_PIN(CONFIG_PWM1_1_IO));
	Chip_SCTPWM_SetOutPin(LPC_SCT1, 2, 1);
	Chip_SCTPWM_SetDutyCycle(LPC_SCT1, 2, 0);
#endif
#if CONFIG_PWM1_2
	Chip_SWM_MovablePortPinAssign(SWM_SCT1_OUT2_O,  UV_GPIO_PORT(CONFIG_PWM1_2_IO),
			UV_GPIO_PIN(CONFIG_PWM1_2_IO));
	Chip_SCTPWM_SetOutPin(LPC_SCT1, 3, 2);
	Chip_SCTPWM_SetDutyCycle(LPC_SCT1, 3, 0);
#endif
#if CONFIG_PWM1_3
	Chip_SWM_EnableFixedPin(SWM_FIXED_SCT1_OUT3);
	Chip_SCTPWM_SetOutPin(LPC_SCT1, 4, 3);
	Chip_SCTPWM_SetDutyCycle(LPC_SCT1, 4, 0);
#endif
#if CONFIG_PWM1_4
	Chip_SWM_EnableFixedPin(SWM_FIXED_SCT1_OUT4);
	Chip_SCTPWM_SetOutPin(LPC_SCT1, 5, 4);
	Chip_SCTPWM_SetDutyCycle(LPC_SCT1, 5, 0);
#endif
#if CONFIG_PWM1_5
	Chip_SWM_EnableFixedPin(SWM_FIXED_SCT1_OUT5);
	Chip_SCTPWM_SetOutPin(LPC_SCT1, 6, 5);
	Chip_SCTPWM_SetDutyCycle(LPC_SCT1, 6, 0);
#endif
#if CONFIG_PWM1_6
	Chip_SWM_EnableFixedPin(SWM_FIXED_SCT1_OUT6);
	Chip_SCTPWM_SetOutPin(LPC_SCT1, 7, 6);
	Chip_SCTPWM_SetDutyCycle(LPC_SCT1, 7, 0);
#endif
#if CONFIG_PWM1_7
	Chip_SWM_EnableFixedPin(SWM_FIXED_SCT1_OUT7);
	Chip_SCTPWM_SetOutPin(LPC_SCT1, 8, 7);
	Chip_SCTPWM_SetDutyCycle(LPC_SCT1, 8, 0);
#endif
	Chip_SCTPWM_Start(LPC_SCT1);
#endif
#if CONFIG_PWM2
	Chip_SCTPWM_Init(LPC_SCT2);
	Chip_SCTPWM_SetRate(LPC_SCT2, CONFIG_PWM0_FREQ);
#if CONFIG_PWM2_0
	Chip_SWM_MovablePortPinAssign(SWM_SCT2_OUT0_O,  UV_GPIO_PORT(CONFIG_PWM2_0_IO),
			UV_GPIO_PIN(CONFIG_PWM2_0_IO));
	Chip_SCTPWM_SetOutPin(LPC_SCT2, 1, 0);
	Chip_SCTPWM_SetDutyCycle(LPC_SCT2, 1, 0);
#endif
#if CONFIG_PWM2_1
	Chip_SWM_MovablePortPinAssign(SWM_SCT2_OUT1_O,  UV_GPIO_PORT(CONFIG_PWM2_1_IO),
			UV_GPIO_PIN(CONFIG_PWM2_1_IO));
	Chip_SCTPWM_SetOutPin(LPC_SCT2, 2, 1);
	Chip_SCTPWM_SetDutyCycle(LPC_SCT2, 2, 0);
#endif
#if CONFIG_PWM2_2
	Chip_SWM_MovablePortPinAssign(SWM_SCT2_OUT2_O,  UV_GPIO_PORT(CONFIG_PWM2_2_IO),
			UV_GPIO_PIN(CONFIG_PWM2_2_IO));
	Chip_SCTPWM_SetOutPin(LPC_SCT2, 3, 2);
	Chip_SCTPWM_SetDutyCycle(LPC_SCT2, 3, 0);
#endif
#if CONFIG_PWM2_3
	Chip_SWM_EnableFixedPin(SWM_FIXED_SCT2_OUT3);
	Chip_SCTPWM_SetOutPin(LPC_SCT2, 4, 3);
	Chip_SCTPWM_SetDutyCycle(LPC_SCT2, 4, 0);
#endif
#if CONFIG_PWM2_4
	Chip_SWM_EnableFixedPin(SWM_FIXED_SCT2_OUT4);
	Chip_SCTPWM_SetOutPin(LPC_SCT2, 5, 4);
	Chip_SCTPWM_SetDutyCycle(LPC_SCT2, 5, 0);
#endif
#if CONFIG_PWM2_5
	Chip_SWM_EnableFixedPin(SWM_FIXED_SCT2_OUT5);
	Chip_SCTPWM_SetOutPin(LPC_SCT2, 6, 5);
	Chip_SCTPWM_SetDutyCycle(LPC_SCT2, 6, 0);
#endif
	Chip_SCTPWM_Start(LPC_SCT2);
#endif
#if CONFIG_PWM3
	Chip_SCTPWM_Init(LPC_SCT3);
	Chip_SCTPWM_SetRate(LPC_SCT3, CONFIG_PWM3_FREQ);
#if CONFIG_PWM3_0
	Chip_SWM_MovablePortPinAssign(SWM_SCT3_OUT0_O,  UV_GPIO_PORT(CONFIG_PWM3_0_IO),
			UV_GPIO_PIN(CONFIG_PWM3_0_IO));
	Chip_SCTPWM_SetOutPin(LPC_SCT3, 1, 0);
	Chip_SCTPWM_SetDutyCycle(LPC_SCT3, 1, 0);
#endif
#if CONFIG_PWM3_1
	Chip_SWM_MovablePortPinAssign(SWM_SCT3_OUT1_O,  UV_GPIO_PORT(CONFIG_PWM3_1_IO),
			UV_GPIO_PIN(CONFIG_PWM3_1_IO));
	Chip_SCTPWM_SetOutPin(LPC_SCT3, 2, 1);
	Chip_SCTPWM_SetDutyCycle(LPC_SCT3, 2, 0);
#endif
#if CONFIG_PWM3_2
	Chip_SWM_MovablePortPinAssign(SWM_SCT3_OUT2_O,  UV_GPIO_PORT(CONFIG_PWM3_2_IO),
			UV_GPIO_PIN(CONFIG_PWM3_2_IO));
	Chip_SCTPWM_SetOutPin(LPC_SCT3, 3, 2);
	Chip_SCTPWM_SetDutyCycle(LPC_SCT3, 3, 0);
#endif
#if CONFIG_PWM3_3
	Chip_SWM_EnableFixedPin(SWM_FIXED_SCT3_OUT3);
	Chip_SCTPWM_SetOutPin(LPC_SCT3, 4, 3);
	Chip_SCTPWM_SetDutyCycle(LPC_SCT3, 4, 0);
#endif
#if CONFIG_PWM3_4
	Chip_SWM_EnableFixedPin(SWM_FIXED_SCT3_OUT4);
	Chip_SCTPWM_SetOutPin(LPC_SCT3, 5, 4);
	Chip_SCTPWM_SetDutyCycle(LPC_SCT3, 5, 0);
#endif
#if CONFIG_PWM3_5
	Chip_SWM_EnableFixedPin(SWM_FIXED_SCT3_OUT5);
	Chip_SCTPWM_SetOutPin(LPC_SCT3, 6, 5);
	Chip_SCTPWM_SetDutyCycle(LPC_SCT3, 6, 0);
#endif
	Chip_SCTPWM_Start(LPC_SCT3);
#endif


#elif CONFIG_TARGET_LPC1785
	// set the clock divider if not already set
	if (!(LPC_SC->PCLKSEL)) {
		LPC_SC->PCLKSEL = 1;
	}

	// enable power
#if CONFIG_PWM0
	LPC_SC->PCONP |= (1 << 5);
#endif
#if CONFIG_PWM1
	LPC_SC->PCONP |= (1 << 6);
#endif

#if CONFIG_PWM0_1
	CONFIG_PWM0_1_IO_CONF();
	LPC_PWM0->MR1 = 0;
	LPC_PWM0->PCR |= (1 << 9);
#endif
#if CONFIG_PWM0_2
	CONFIG_PWM0_2_IO_CONF();
	LPC_PWM0->MR2 = 0;
	LPC_PWM0->PCR |= (1 << 10);
#endif
#if CONFIG_PWM0_3
	CONFIG_PWM0_3_IO_CONF();
	LPC_PWM0->MR3 = 0;
	LPC_PWM0->PCR |= (1 << 11);
#endif
#if CONFIG_PWM0_4
	CONFIG_PWM0_4_IO_CONF();
	LPC_PWM0->MR4 = 0;
	LPC_PWM0->PCR |= (1 << 12);
#endif
#if CONFIG_PWM0_5
	CONFIG_PWM0_5_IO_CONF();
	LPC_PWM0->MR5 = 0;
	LPC_PWM0->PCR |= (1 << 13);
#endif
#if CONFIG_PWM0_6
	CONFIG_PWM0_6_IO_CONF();
	LPC_PWM0->MR6 = 0;
	LPC_PWM0->PCR |= (1 << 14);
#endif
#if CONFIG_PWM1_1
	CONFIG_PWM1_1_IO_CONF();
	LPC_PWM1->MR1 = 0;
	LPC_PWM1->PCR |= (1 << 9);
#endif
#if CONFIG_PWM1_2
	CONFIG_PWM1_2_IO_CONF();
	LPC_PWM1->MR2 = 0;
	LPC_PWM1->PCR |= (1 << 10);
#endif
#if CONFIG_PWM1_3
	CONFIG_PWM1_3_IO_CONF();
	LPC_PWM1->MR3 = 0;
	LPC_PWM1->PCR |= (1 << 11);
#endif
#if CONFIG_PWM1_4
	CONFIG_PWM1_4_IO_CONF();
	LPC_PWM1->MR4 = 0;
	LPC_PWM1->PCR |= (1 << 12);
#endif
#if CONFIG_PWM1_5
	CONFIG_PWM1_5_IO_CONF();
	LPC_PWM1->MR5 = 0;
	LPC_PWM1->PCR |= (1 << 13);
#endif
#if CONFIG_PWM1_6
	CONFIG_PWM1_6_IO_CONF();
	LPC_PWM1->MR6 = 0;
	LPC_PWM1->PCR |= (1 << 14);
#endif

#if CONFIG_PWM0
	// set match 0 to reset the timer
	LPC_PWM0->MCR = (1 << 1);
	LPC_PWM0->MR0 = (volatile unsigned int) PWM_MAX_VALUE;
	LPC_PWM0->LER = 0x7F;
	// set prescaler
	LPC_PWM0->PR = (SystemCoreClock / PWM_MAX_VALUE) / CONFIG_PWM_FREQ;
	// make sure timer mode is selected
	LPC_PWM0->CTCR = 0;
	// enable PWM mode and start counting
	LPC_PWM0->TCR = (1 << 3) | (1 << 0);
#endif
#if CONFIG_PWM1
	// set match 0 to reset the timer
	LPC_PWM1->MCR = (1 << 1);
	LPC_PWM1->MR0 = (volatile unsigned int) PWM_MAX_VALUE;
	LPC_PWM1->LER = 0x7F;
	// set prescaler
	LPC_PWM1->PR = (SystemCoreClock / PWM_MAX_VALUE) / CONFIG_PWM_FREQ;
	// make sure timer mode is selected
	LPC_PWM1->CTCR = 0;
	// enable PWM mode and start counting
	LPC_PWM1->TCR = (1 << 3) | (1 << 0);
#endif

#elif CONFIG_TARGET_LPC11C14
#if CONFIG_PWM0_1
	LPC_IOCON->PIO0_8 = 0x2;
	LPC_TMR16B0->MR0 = 0;
#endif
#if CONFIG_PWM0_2
	LPC_IOCON->PIO0_9 = 0x2;
	LPC_TMR16B0->MR1 = 0;
#endif
#if CONFIG_PWM0_3
	LPC_IOCON->SWCLK_PIO0_10 = 0x3;
	LPC_TMR16B0->MR2 = 0;
#endif
#if CONFIG_PWM1_1
	LPC_IOCON->PIO1_9 = 0x1;
	LPC_TMR16B1->MR0 = 0;
#endif
#if CONFIG_PWM1_2
	LPC_IOCON->PIO1_10 = 0x2 | (1 << 7);
	LPC_TMR16B1->MR1 = 0;
#endif
#if CONFIG_PWM2_1
	LPC_IOCON->PIO1_6 = 0x2;
	LPC_TMR32B0->MR0 = 0;
#endif
#if CONFIG_PWM2_2
	LPC_IOCON->PIO1_7 = 0x2;
	LPC_TMR32B0->MR1 = 0;
#endif
#if CONFIG_PWM2_3
	LPC_IOCON->R_PIO0_11 = 0x3 | (1 << 7);
	LPC_TMR32B0->MR3 = 0;
#endif
#if CONFIG_PWM3_1
	LPC_IOCON->R_PIO1_1 = 0x3 | (1 << 7);
	LPC_TMR32B1->MR0 = 0;
#endif
#if CONFIG_PWM3_2
	LPC_IOCON->R_PIO1_2 = 0x3 | (1 << 7);
	LPC_TMR32B1->MR1 = 0;
#endif
#if CONFIG_PWM3_3
	LPC_IOCON->SWDIO_PIO1_3 = 0x3 | (1 << 7);
	LPC_TMR32B1->MR2 = 0;
#endif

#if CONFIG_PWM0
	LPC_SYSCON->SYSAHBCLKCTRL |= (1 << 7);
	LPC_TMR16B0->TCR = 0x2;
	LPC_TMR16B0->PR = (SystemCoreClock / PWM_MAX_VALUE) / CONFIG_PWM_FREQ;
	LPC_TMR16B0->MCR = (1 << 10);
	LPC_TMR16B0->MR3 = PWM_MAX_VALUE;
	LPC_TMR16B0->CTCR = 0;
	LPC_TMR16B0->PWMC = (1 << 3);
#if CONFIG_PWM0_1
	LPC_TMR16B0->PWMC |= (1 << 0);
#endif
#if CONFIG_PWM0_2
	LPC_TMR16B0->PWMC |= (1 << 1);
#endif
#if CONFIG_PWM0_3
	LPC_TMR16B0->PWMC |= (1 << 2);
#endif
	LPC_TMR16B0->TCR = 0x1;
#endif
#if CONFIG_PWM1
	LPC_SYSCON->SYSAHBCLKCTRL |= (1 << 8);

#endif
#if CONFIG_PWM2
	LPC_SYSCON->SYSAHBCLKCTRL |= (1 << 9);

#endif
#if CONFIG_PWM3
	LPC_SYSCON->SYSAHBCLKCTRL |= (1 << 10);

#endif

#endif

	return ERR_NONE;
}



uv_errors_e uv_pwm_set(uv_pwm_channel_t chn, uint16_t value) {
	if (value > PWM_MAX_VALUE) {
		value = PWM_MAX_VALUE;
	}
#if CONFIG_TARGET_LPC1785
	*chn = PWM_MAX_VALUE - value;
#if CONFIG_PWM0
	LPC_PWM0->LER = 0x7F;
#endif
#if CONFIG_PWM1
	LPC_PWM1->LER = 0x7F;
#endif

#elif CONFIG_TARGET_LPC11C14
	*chn = PWM_MAX_VALUE - value;

#elif CONFIG_TARGET_LPC1549
	Chip_SCTPWM_SetDutyCycle(this->modules[PWM_GET_MODULE(chn)], PWM_GET_CHANNEL(chn) + 1,
			Chip_SCTPWM_GetTicksPerCycle(this->modules[PWM_GET_MODULE(chn)]) * value / PWM_MAX_VALUE);
#endif

	return ERR_NONE;
}


uint16_t uv_pwm_get(uv_pwm_channel_t chn) {
	uint16_t ret = 0;
#if CONFIG_TARGET_LPC1549
	ret = PWM_MAX_VALUE * Chip_SCTPWM_GetDutyCycle(this->modules[PWM_GET_MODULE(chn)], PWM_GET_CHANNEL(chn) + 1) /
			Chip_SCTPWM_GetTicksPerCycle(this->modules[PWM_GET_MODULE(chn)]);
#endif

	return ret;
}



void uv_pwm_set_freq(uv_pwm_channel_t chn, uint32_t value) {
	Chip_SCTPWM_Stop(this->modules[PWM_GET_MODULE(chn)]);
	Chip_SCTPWM_SetRate(this->modules[PWM_GET_MODULE(chn)], value);
	Chip_SCTPWM_Start(this->modules[PWM_GET_MODULE(chn)]);
}


#endif
