
NUCLEO-F401_NRF24L01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004464  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005a0  08004604  08004604  00014604  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ba4  08004ba4  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08004ba4  08004ba4  00014ba4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004bac  08004bac  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004bac  08004bac  00014bac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004bb0  08004bb0  00014bb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08004bb4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c0  20000078  08004c2c  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000238  08004c2c  00020238  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ca86  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001aed  00000000  00000000  0002cb2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009e0  00000000  00000000  0002e620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000948  00000000  00000000  0002f000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015c02  00000000  00000000  0002f948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ac2d  00000000  00000000  0004554a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086c25  00000000  00000000  00050177  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d6d9c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002be0  00000000  00000000  000d6df0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000078 	.word	0x20000078
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080045ec 	.word	0x080045ec

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	080045ec 	.word	0x080045ec

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96e 	b.w	8000584 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468c      	mov	ip, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	f040 8083 	bne.w	80003d6 <__udivmoddi4+0x116>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d947      	bls.n	8000366 <__udivmoddi4+0xa6>
 80002d6:	fab2 f282 	clz	r2, r2
 80002da:	b142      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002dc:	f1c2 0020 	rsb	r0, r2, #32
 80002e0:	fa24 f000 	lsr.w	r0, r4, r0
 80002e4:	4091      	lsls	r1, r2
 80002e6:	4097      	lsls	r7, r2
 80002e8:	ea40 0c01 	orr.w	ip, r0, r1
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbbc f6f8 	udiv	r6, ip, r8
 80002f8:	fa1f fe87 	uxth.w	lr, r7
 80002fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb06 f10e 	mul.w	r1, r6, lr
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18fb      	adds	r3, r7, r3
 800030e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000312:	f080 8119 	bcs.w	8000548 <__udivmoddi4+0x288>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8116 	bls.w	8000548 <__udivmoddi4+0x288>
 800031c:	3e02      	subs	r6, #2
 800031e:	443b      	add	r3, r7
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0f8 	udiv	r0, r3, r8
 8000328:	fb08 3310 	mls	r3, r8, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fe0e 	mul.w	lr, r0, lr
 8000334:	45a6      	cmp	lr, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	193c      	adds	r4, r7, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8105 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000342:	45a6      	cmp	lr, r4
 8000344:	f240 8102 	bls.w	800054c <__udivmoddi4+0x28c>
 8000348:	3802      	subs	r0, #2
 800034a:	443c      	add	r4, r7
 800034c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000350:	eba4 040e 	sub.w	r4, r4, lr
 8000354:	2600      	movs	r6, #0
 8000356:	b11d      	cbz	r5, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c5 4300 	strd	r4, r3, [r5]
 8000360:	4631      	mov	r1, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	b902      	cbnz	r2, 800036a <__udivmoddi4+0xaa>
 8000368:	deff      	udf	#255	; 0xff
 800036a:	fab2 f282 	clz	r2, r2
 800036e:	2a00      	cmp	r2, #0
 8000370:	d150      	bne.n	8000414 <__udivmoddi4+0x154>
 8000372:	1bcb      	subs	r3, r1, r7
 8000374:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	2601      	movs	r6, #1
 800037e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000382:	0c21      	lsrs	r1, r4, #16
 8000384:	fb0e 331c 	mls	r3, lr, ip, r3
 8000388:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800038c:	fb08 f30c 	mul.w	r3, r8, ip
 8000390:	428b      	cmp	r3, r1
 8000392:	d907      	bls.n	80003a4 <__udivmoddi4+0xe4>
 8000394:	1879      	adds	r1, r7, r1
 8000396:	f10c 30ff 	add.w	r0, ip, #4294967295
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0xe2>
 800039c:	428b      	cmp	r3, r1
 800039e:	f200 80e9 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003a2:	4684      	mov	ip, r0
 80003a4:	1ac9      	subs	r1, r1, r3
 80003a6:	b2a3      	uxth	r3, r4
 80003a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80003b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003b4:	fb08 f800 	mul.w	r8, r8, r0
 80003b8:	45a0      	cmp	r8, r4
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x10c>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x10a>
 80003c4:	45a0      	cmp	r8, r4
 80003c6:	f200 80d9 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003ca:	4618      	mov	r0, r3
 80003cc:	eba4 0408 	sub.w	r4, r4, r8
 80003d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003d4:	e7bf      	b.n	8000356 <__udivmoddi4+0x96>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d909      	bls.n	80003ee <__udivmoddi4+0x12e>
 80003da:	2d00      	cmp	r5, #0
 80003dc:	f000 80b1 	beq.w	8000542 <__udivmoddi4+0x282>
 80003e0:	2600      	movs	r6, #0
 80003e2:	e9c5 0100 	strd	r0, r1, [r5]
 80003e6:	4630      	mov	r0, r6
 80003e8:	4631      	mov	r1, r6
 80003ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ee:	fab3 f683 	clz	r6, r3
 80003f2:	2e00      	cmp	r6, #0
 80003f4:	d14a      	bne.n	800048c <__udivmoddi4+0x1cc>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d302      	bcc.n	8000400 <__udivmoddi4+0x140>
 80003fa:	4282      	cmp	r2, r0
 80003fc:	f200 80b8 	bhi.w	8000570 <__udivmoddi4+0x2b0>
 8000400:	1a84      	subs	r4, r0, r2
 8000402:	eb61 0103 	sbc.w	r1, r1, r3
 8000406:	2001      	movs	r0, #1
 8000408:	468c      	mov	ip, r1
 800040a:	2d00      	cmp	r5, #0
 800040c:	d0a8      	beq.n	8000360 <__udivmoddi4+0xa0>
 800040e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000412:	e7a5      	b.n	8000360 <__udivmoddi4+0xa0>
 8000414:	f1c2 0320 	rsb	r3, r2, #32
 8000418:	fa20 f603 	lsr.w	r6, r0, r3
 800041c:	4097      	lsls	r7, r2
 800041e:	fa01 f002 	lsl.w	r0, r1, r2
 8000422:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000426:	40d9      	lsrs	r1, r3
 8000428:	4330      	orrs	r0, r6
 800042a:	0c03      	lsrs	r3, r0, #16
 800042c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000430:	fa1f f887 	uxth.w	r8, r7
 8000434:	fb0e 1116 	mls	r1, lr, r6, r1
 8000438:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800043c:	fb06 f108 	mul.w	r1, r6, r8
 8000440:	4299      	cmp	r1, r3
 8000442:	fa04 f402 	lsl.w	r4, r4, r2
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x19c>
 8000448:	18fb      	adds	r3, r7, r3
 800044a:	f106 3cff 	add.w	ip, r6, #4294967295
 800044e:	f080 808d 	bcs.w	800056c <__udivmoddi4+0x2ac>
 8000452:	4299      	cmp	r1, r3
 8000454:	f240 808a 	bls.w	800056c <__udivmoddi4+0x2ac>
 8000458:	3e02      	subs	r6, #2
 800045a:	443b      	add	r3, r7
 800045c:	1a5b      	subs	r3, r3, r1
 800045e:	b281      	uxth	r1, r0
 8000460:	fbb3 f0fe 	udiv	r0, r3, lr
 8000464:	fb0e 3310 	mls	r3, lr, r0, r3
 8000468:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046c:	fb00 f308 	mul.w	r3, r0, r8
 8000470:	428b      	cmp	r3, r1
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x1c4>
 8000474:	1879      	adds	r1, r7, r1
 8000476:	f100 3cff 	add.w	ip, r0, #4294967295
 800047a:	d273      	bcs.n	8000564 <__udivmoddi4+0x2a4>
 800047c:	428b      	cmp	r3, r1
 800047e:	d971      	bls.n	8000564 <__udivmoddi4+0x2a4>
 8000480:	3802      	subs	r0, #2
 8000482:	4439      	add	r1, r7
 8000484:	1acb      	subs	r3, r1, r3
 8000486:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800048a:	e778      	b.n	800037e <__udivmoddi4+0xbe>
 800048c:	f1c6 0c20 	rsb	ip, r6, #32
 8000490:	fa03 f406 	lsl.w	r4, r3, r6
 8000494:	fa22 f30c 	lsr.w	r3, r2, ip
 8000498:	431c      	orrs	r4, r3
 800049a:	fa20 f70c 	lsr.w	r7, r0, ip
 800049e:	fa01 f306 	lsl.w	r3, r1, r6
 80004a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004aa:	431f      	orrs	r7, r3
 80004ac:	0c3b      	lsrs	r3, r7, #16
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fa1f f884 	uxth.w	r8, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004be:	fb09 fa08 	mul.w	sl, r9, r8
 80004c2:	458a      	cmp	sl, r1
 80004c4:	fa02 f206 	lsl.w	r2, r2, r6
 80004c8:	fa00 f306 	lsl.w	r3, r0, r6
 80004cc:	d908      	bls.n	80004e0 <__udivmoddi4+0x220>
 80004ce:	1861      	adds	r1, r4, r1
 80004d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d4:	d248      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 80004d6:	458a      	cmp	sl, r1
 80004d8:	d946      	bls.n	8000568 <__udivmoddi4+0x2a8>
 80004da:	f1a9 0902 	sub.w	r9, r9, #2
 80004de:	4421      	add	r1, r4
 80004e0:	eba1 010a 	sub.w	r1, r1, sl
 80004e4:	b2bf      	uxth	r7, r7
 80004e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004f2:	fb00 f808 	mul.w	r8, r0, r8
 80004f6:	45b8      	cmp	r8, r7
 80004f8:	d907      	bls.n	800050a <__udivmoddi4+0x24a>
 80004fa:	19e7      	adds	r7, r4, r7
 80004fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000500:	d22e      	bcs.n	8000560 <__udivmoddi4+0x2a0>
 8000502:	45b8      	cmp	r8, r7
 8000504:	d92c      	bls.n	8000560 <__udivmoddi4+0x2a0>
 8000506:	3802      	subs	r0, #2
 8000508:	4427      	add	r7, r4
 800050a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800050e:	eba7 0708 	sub.w	r7, r7, r8
 8000512:	fba0 8902 	umull	r8, r9, r0, r2
 8000516:	454f      	cmp	r7, r9
 8000518:	46c6      	mov	lr, r8
 800051a:	4649      	mov	r1, r9
 800051c:	d31a      	bcc.n	8000554 <__udivmoddi4+0x294>
 800051e:	d017      	beq.n	8000550 <__udivmoddi4+0x290>
 8000520:	b15d      	cbz	r5, 800053a <__udivmoddi4+0x27a>
 8000522:	ebb3 020e 	subs.w	r2, r3, lr
 8000526:	eb67 0701 	sbc.w	r7, r7, r1
 800052a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800052e:	40f2      	lsrs	r2, r6
 8000530:	ea4c 0202 	orr.w	r2, ip, r2
 8000534:	40f7      	lsrs	r7, r6
 8000536:	e9c5 2700 	strd	r2, r7, [r5]
 800053a:	2600      	movs	r6, #0
 800053c:	4631      	mov	r1, r6
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e70b      	b.n	8000360 <__udivmoddi4+0xa0>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e9      	b.n	8000320 <__udivmoddi4+0x60>
 800054c:	4618      	mov	r0, r3
 800054e:	e6fd      	b.n	800034c <__udivmoddi4+0x8c>
 8000550:	4543      	cmp	r3, r8
 8000552:	d2e5      	bcs.n	8000520 <__udivmoddi4+0x260>
 8000554:	ebb8 0e02 	subs.w	lr, r8, r2
 8000558:	eb69 0104 	sbc.w	r1, r9, r4
 800055c:	3801      	subs	r0, #1
 800055e:	e7df      	b.n	8000520 <__udivmoddi4+0x260>
 8000560:	4608      	mov	r0, r1
 8000562:	e7d2      	b.n	800050a <__udivmoddi4+0x24a>
 8000564:	4660      	mov	r0, ip
 8000566:	e78d      	b.n	8000484 <__udivmoddi4+0x1c4>
 8000568:	4681      	mov	r9, r0
 800056a:	e7b9      	b.n	80004e0 <__udivmoddi4+0x220>
 800056c:	4666      	mov	r6, ip
 800056e:	e775      	b.n	800045c <__udivmoddi4+0x19c>
 8000570:	4630      	mov	r0, r6
 8000572:	e74a      	b.n	800040a <__udivmoddi4+0x14a>
 8000574:	f1ac 0c02 	sub.w	ip, ip, #2
 8000578:	4439      	add	r1, r7
 800057a:	e713      	b.n	80003a4 <__udivmoddi4+0xe4>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	e724      	b.n	80003cc <__udivmoddi4+0x10c>
 8000582:	bf00      	nop

08000584 <__aeabi_idiv0>:
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop

08000588 <NRF24_DelayMicroSeconds>:
static UART_HandleTypeDef nrf24_huart;

//**** Functions prototypes ****//
//Microsecond delay function
void NRF24_DelayMicroSeconds(uint32_t uSec)
{
 8000588:	b480      	push	{r7}
 800058a:	b085      	sub	sp, #20
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
	uint32_t uSecVar = uSec;
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	60fb      	str	r3, [r7, #12]
	uSecVar = uSecVar* ((SystemCoreClock/1000000)/3);
 8000594:	4b0b      	ldr	r3, [pc, #44]	; (80005c4 <NRF24_DelayMicroSeconds+0x3c>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a0b      	ldr	r2, [pc, #44]	; (80005c8 <NRF24_DelayMicroSeconds+0x40>)
 800059a:	fba2 2303 	umull	r2, r3, r2, r3
 800059e:	0c9a      	lsrs	r2, r3, #18
 80005a0:	68fb      	ldr	r3, [r7, #12]
 80005a2:	fb02 f303 	mul.w	r3, r2, r3
 80005a6:	60fb      	str	r3, [r7, #12]
	while(uSecVar--);
 80005a8:	bf00      	nop
 80005aa:	68fb      	ldr	r3, [r7, #12]
 80005ac:	1e5a      	subs	r2, r3, #1
 80005ae:	60fa      	str	r2, [r7, #12]
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d1fa      	bne.n	80005aa <NRF24_DelayMicroSeconds+0x22>
}
 80005b4:	bf00      	nop
 80005b6:	bf00      	nop
 80005b8:	3714      	adds	r7, #20
 80005ba:	46bd      	mov	sp, r7
 80005bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop
 80005c4:	20000008 	.word	0x20000008
 80005c8:	165e9f81 	.word	0x165e9f81

080005cc <NRF24_csn>:

//1. Chip Select function
void NRF24_csn(int state)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_SET);
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d008      	beq.n	80005ec <NRF24_csn+0x20>
 80005da:	4b0a      	ldr	r3, [pc, #40]	; (8000604 <NRF24_csn+0x38>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	4a0a      	ldr	r2, [pc, #40]	; (8000608 <NRF24_csn+0x3c>)
 80005e0:	8811      	ldrh	r1, [r2, #0]
 80005e2:	2201      	movs	r2, #1
 80005e4:	4618      	mov	r0, r3
 80005e6:	f001 fe55 	bl	8002294 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
}
 80005ea:	e007      	b.n	80005fc <NRF24_csn+0x30>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
 80005ec:	4b05      	ldr	r3, [pc, #20]	; (8000604 <NRF24_csn+0x38>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	4a05      	ldr	r2, [pc, #20]	; (8000608 <NRF24_csn+0x3c>)
 80005f2:	8811      	ldrh	r1, [r2, #0]
 80005f4:	2200      	movs	r2, #0
 80005f6:	4618      	mov	r0, r3
 80005f8:	f001 fe4c 	bl	8002294 <HAL_GPIO_WritePin>
}
 80005fc:	bf00      	nop
 80005fe:	3708      	adds	r7, #8
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	200000a4 	.word	0x200000a4
 8000608:	200000a8 	.word	0x200000a8

0800060c <NRF24_ce>:
//2. Chip Enable
void NRF24_ce(int state)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_SET);
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	2b00      	cmp	r3, #0
 8000618:	d008      	beq.n	800062c <NRF24_ce+0x20>
 800061a:	4b0a      	ldr	r3, [pc, #40]	; (8000644 <NRF24_ce+0x38>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	4a0a      	ldr	r2, [pc, #40]	; (8000648 <NRF24_ce+0x3c>)
 8000620:	8811      	ldrh	r1, [r2, #0]
 8000622:	2201      	movs	r2, #1
 8000624:	4618      	mov	r0, r3
 8000626:	f001 fe35 	bl	8002294 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
}
 800062a:	e007      	b.n	800063c <NRF24_ce+0x30>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
 800062c:	4b05      	ldr	r3, [pc, #20]	; (8000644 <NRF24_ce+0x38>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4a05      	ldr	r2, [pc, #20]	; (8000648 <NRF24_ce+0x3c>)
 8000632:	8811      	ldrh	r1, [r2, #0]
 8000634:	2200      	movs	r2, #0
 8000636:	4618      	mov	r0, r3
 8000638:	f001 fe2c 	bl	8002294 <HAL_GPIO_WritePin>
}
 800063c:	bf00      	nop
 800063e:	3708      	adds	r7, #8
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}
 8000644:	200000a4 	.word	0x200000a4
 8000648:	200000aa 	.word	0x200000aa

0800064c <NRF24_read_register>:
//3. Read single byte from a register
uint8_t NRF24_read_register(uint8_t reg)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b084      	sub	sp, #16
 8000650:	af00      	add	r7, sp, #0
 8000652:	4603      	mov	r3, r0
 8000654:	71fb      	strb	r3, [r7, #7]
	uint8_t spiBuf[3];
	uint8_t retData;
	//Put CSN low
	NRF24_csn(0);
 8000656:	2000      	movs	r0, #0
 8000658:	f7ff ffb8 	bl	80005cc <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 800065c:	79fb      	ldrb	r3, [r7, #7]
 800065e:	f003 031f 	and.w	r3, r3, #31
 8000662:	b2db      	uxtb	r3, r3
 8000664:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8000666:	f107 010c 	add.w	r1, r7, #12
 800066a:	2364      	movs	r3, #100	; 0x64
 800066c:	2201      	movs	r2, #1
 800066e:	480a      	ldr	r0, [pc, #40]	; (8000698 <NRF24_read_register+0x4c>)
 8000670:	f002 fb27 	bl	8002cc2 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, &spiBuf[1], 1, 100);
 8000674:	f107 030c 	add.w	r3, r7, #12
 8000678:	1c59      	adds	r1, r3, #1
 800067a:	2364      	movs	r3, #100	; 0x64
 800067c:	2201      	movs	r2, #1
 800067e:	4806      	ldr	r0, [pc, #24]	; (8000698 <NRF24_read_register+0x4c>)
 8000680:	f002 fc5b 	bl	8002f3a <HAL_SPI_Receive>
	retData = spiBuf[1];
 8000684:	7b7b      	ldrb	r3, [r7, #13]
 8000686:	73fb      	strb	r3, [r7, #15]
	//Bring CSN high
	NRF24_csn(1);
 8000688:	2001      	movs	r0, #1
 800068a:	f7ff ff9f 	bl	80005cc <NRF24_csn>
	return retData;
 800068e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000690:	4618      	mov	r0, r3
 8000692:	3710      	adds	r7, #16
 8000694:	46bd      	mov	sp, r7
 8000696:	bd80      	pop	{r7, pc}
 8000698:	200000ac 	.word	0x200000ac

0800069c <NRF24_read_registerN>:
//4. Read multiple bytes register
void NRF24_read_registerN(uint8_t reg, uint8_t *buf, uint8_t len)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b084      	sub	sp, #16
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	4603      	mov	r3, r0
 80006a4:	6039      	str	r1, [r7, #0]
 80006a6:	71fb      	strb	r3, [r7, #7]
 80006a8:	4613      	mov	r3, r2
 80006aa:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 80006ac:	2000      	movs	r0, #0
 80006ae:	f7ff ff8d 	bl	80005cc <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 80006b2:	79fb      	ldrb	r3, [r7, #7]
 80006b4:	f003 031f 	and.w	r3, r3, #31
 80006b8:	b2db      	uxtb	r3, r3
 80006ba:	733b      	strb	r3, [r7, #12]
	//spiStatus = NRF24_SPI_Write(spiBuf, 1);
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 80006bc:	f107 010c 	add.w	r1, r7, #12
 80006c0:	2364      	movs	r3, #100	; 0x64
 80006c2:	2201      	movs	r2, #1
 80006c4:	4808      	ldr	r0, [pc, #32]	; (80006e8 <NRF24_read_registerN+0x4c>)
 80006c6:	f002 fafc 	bl	8002cc2 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, buf, len, 100);
 80006ca:	79bb      	ldrb	r3, [r7, #6]
 80006cc:	b29a      	uxth	r2, r3
 80006ce:	2364      	movs	r3, #100	; 0x64
 80006d0:	6839      	ldr	r1, [r7, #0]
 80006d2:	4805      	ldr	r0, [pc, #20]	; (80006e8 <NRF24_read_registerN+0x4c>)
 80006d4:	f002 fc31 	bl	8002f3a <HAL_SPI_Receive>
	//Bring CSN high
	NRF24_csn(1);
 80006d8:	2001      	movs	r0, #1
 80006da:	f7ff ff77 	bl	80005cc <NRF24_csn>
}
 80006de:	bf00      	nop
 80006e0:	3710      	adds	r7, #16
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	200000ac 	.word	0x200000ac

080006ec <NRF24_write_register>:
//5. Write single byte register
void NRF24_write_register(uint8_t reg, uint8_t value)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b084      	sub	sp, #16
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	4603      	mov	r3, r0
 80006f4:	460a      	mov	r2, r1
 80006f6:	71fb      	strb	r3, [r7, #7]
 80006f8:	4613      	mov	r3, r2
 80006fa:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 80006fc:	2000      	movs	r0, #0
 80006fe:	f7ff ff65 	bl	80005cc <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 8000702:	79fb      	ldrb	r3, [r7, #7]
 8000704:	f043 0320 	orr.w	r3, r3, #32
 8000708:	b2db      	uxtb	r3, r3
 800070a:	733b      	strb	r3, [r7, #12]
	spiBuf[1] = value;
 800070c:	79bb      	ldrb	r3, [r7, #6]
 800070e:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 2, 100);
 8000710:	f107 010c 	add.w	r1, r7, #12
 8000714:	2364      	movs	r3, #100	; 0x64
 8000716:	2202      	movs	r2, #2
 8000718:	4804      	ldr	r0, [pc, #16]	; (800072c <NRF24_write_register+0x40>)
 800071a:	f002 fad2 	bl	8002cc2 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 800071e:	2001      	movs	r0, #1
 8000720:	f7ff ff54 	bl	80005cc <NRF24_csn>
}
 8000724:	bf00      	nop
 8000726:	3710      	adds	r7, #16
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	200000ac 	.word	0x200000ac

08000730 <NRF24_write_registerN>:
//6. Write multipl bytes register
void NRF24_write_registerN(uint8_t reg, const uint8_t* buf, uint8_t len)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b084      	sub	sp, #16
 8000734:	af00      	add	r7, sp, #0
 8000736:	4603      	mov	r3, r0
 8000738:	6039      	str	r1, [r7, #0]
 800073a:	71fb      	strb	r3, [r7, #7]
 800073c:	4613      	mov	r3, r2
 800073e:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8000740:	2000      	movs	r0, #0
 8000742:	f7ff ff43 	bl	80005cc <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 8000746:	79fb      	ldrb	r3, [r7, #7]
 8000748:	f043 0320 	orr.w	r3, r3, #32
 800074c:	b2db      	uxtb	r3, r3
 800074e:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8000750:	f107 010c 	add.w	r1, r7, #12
 8000754:	2364      	movs	r3, #100	; 0x64
 8000756:	2201      	movs	r2, #1
 8000758:	4808      	ldr	r0, [pc, #32]	; (800077c <NRF24_write_registerN+0x4c>)
 800075a:	f002 fab2 	bl	8002cc2 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t*)buf, len, 100);
 800075e:	79bb      	ldrb	r3, [r7, #6]
 8000760:	b29a      	uxth	r2, r3
 8000762:	2364      	movs	r3, #100	; 0x64
 8000764:	6839      	ldr	r1, [r7, #0]
 8000766:	4805      	ldr	r0, [pc, #20]	; (800077c <NRF24_write_registerN+0x4c>)
 8000768:	f002 faab 	bl	8002cc2 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 800076c:	2001      	movs	r0, #1
 800076e:	f7ff ff2d 	bl	80005cc <NRF24_csn>
}
 8000772:	bf00      	nop
 8000774:	3710      	adds	r7, #16
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	200000ac 	.word	0x200000ac

08000780 <NRF24_read_payload>:
	//Bring CSN high
	NRF24_csn(1);
}
//8. Read receive payload
void NRF24_read_payload(void* buf, uint8_t len)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b084      	sub	sp, #16
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
 8000788:	460b      	mov	r3, r1
 800078a:	70fb      	strb	r3, [r7, #3]
	uint8_t cmdRxBuf;
	//Get data length using payload size
	uint8_t data_len = MIN(len, NRF24_getPayloadSize());
 800078c:	f000 fa0a 	bl	8000ba4 <NRF24_getPayloadSize>
 8000790:	4603      	mov	r3, r0
 8000792:	461a      	mov	r2, r3
 8000794:	78fb      	ldrb	r3, [r7, #3]
 8000796:	4293      	cmp	r3, r2
 8000798:	d303      	bcc.n	80007a2 <NRF24_read_payload+0x22>
 800079a:	f000 fa03 	bl	8000ba4 <NRF24_getPayloadSize>
 800079e:	4603      	mov	r3, r0
 80007a0:	e000      	b.n	80007a4 <NRF24_read_payload+0x24>
 80007a2:	78fb      	ldrb	r3, [r7, #3]
 80007a4:	73fb      	strb	r3, [r7, #15]
	//Read data from Rx payload buffer
	NRF24_csn(0);
 80007a6:	2000      	movs	r0, #0
 80007a8:	f7ff ff10 	bl	80005cc <NRF24_csn>
	cmdRxBuf = CMD_R_RX_PAYLOAD;
 80007ac:	2361      	movs	r3, #97	; 0x61
 80007ae:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_Transmit(&nrf24_hspi, &cmdRxBuf, 1, 100);
 80007b0:	f107 010e 	add.w	r1, r7, #14
 80007b4:	2364      	movs	r3, #100	; 0x64
 80007b6:	2201      	movs	r2, #1
 80007b8:	4808      	ldr	r0, [pc, #32]	; (80007dc <NRF24_read_payload+0x5c>)
 80007ba:	f002 fa82 	bl	8002cc2 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&nrf24_hspi, buf, data_len, 100);
 80007be:	7bfb      	ldrb	r3, [r7, #15]
 80007c0:	b29a      	uxth	r2, r3
 80007c2:	2364      	movs	r3, #100	; 0x64
 80007c4:	6879      	ldr	r1, [r7, #4]
 80007c6:	4805      	ldr	r0, [pc, #20]	; (80007dc <NRF24_read_payload+0x5c>)
 80007c8:	f002 fbb7 	bl	8002f3a <HAL_SPI_Receive>
	NRF24_csn(1);
 80007cc:	2001      	movs	r0, #1
 80007ce:	f7ff fefd 	bl	80005cc <NRF24_csn>
}
 80007d2:	bf00      	nop
 80007d4:	3710      	adds	r7, #16
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	200000ac 	.word	0x200000ac

080007e0 <NRF24_flush_tx>:

//9. Flush Tx buffer
void NRF24_flush_tx(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_TX, 0xFF);
 80007e4:	21ff      	movs	r1, #255	; 0xff
 80007e6:	20e1      	movs	r0, #225	; 0xe1
 80007e8:	f7ff ff80 	bl	80006ec <NRF24_write_register>
}
 80007ec:	bf00      	nop
 80007ee:	bd80      	pop	{r7, pc}

080007f0 <NRF24_flush_rx>:
//10. Flush Rx buffer
void NRF24_flush_rx(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_RX, 0xFF);
 80007f4:	21ff      	movs	r1, #255	; 0xff
 80007f6:	20e2      	movs	r0, #226	; 0xe2
 80007f8:	f7ff ff78 	bl	80006ec <NRF24_write_register>
}
 80007fc:	bf00      	nop
 80007fe:	bd80      	pop	{r7, pc}

08000800 <NRF24_get_status>:
//11. Get status register value
uint8_t NRF24_get_status(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
	uint8_t statReg;
	statReg = NRF24_read_register(REG_STATUS);
 8000806:	2007      	movs	r0, #7
 8000808:	f7ff ff20 	bl	800064c <NRF24_read_register>
 800080c:	4603      	mov	r3, r0
 800080e:	71fb      	strb	r3, [r7, #7]
	return statReg;
 8000810:	79fb      	ldrb	r3, [r7, #7]
}
 8000812:	4618      	mov	r0, r3
 8000814:	3708      	adds	r7, #8
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
	...

0800081c <NRF24_begin>:

//12. Begin function
void NRF24_begin(GPIO_TypeDef *nrf24PORT, uint16_t nrfCSN_Pin, uint16_t nrfCE_Pin, SPI_HandleTypeDef nrfSPI)
{
 800081c:	b082      	sub	sp, #8
 800081e:	b580      	push	{r7, lr}
 8000820:	b084      	sub	sp, #16
 8000822:	af00      	add	r7, sp, #0
 8000824:	6078      	str	r0, [r7, #4]
 8000826:	61fb      	str	r3, [r7, #28]
 8000828:	460b      	mov	r3, r1
 800082a:	807b      	strh	r3, [r7, #2]
 800082c:	4613      	mov	r3, r2
 800082e:	803b      	strh	r3, [r7, #0]
	//Copy SPI handle variable
	memcpy(&nrf24_hspi, &nrfSPI, sizeof(nrfSPI));
 8000830:	4b66      	ldr	r3, [pc, #408]	; (80009cc <NRF24_begin+0x1b0>)
 8000832:	4618      	mov	r0, r3
 8000834:	f107 031c 	add.w	r3, r7, #28
 8000838:	2258      	movs	r2, #88	; 0x58
 800083a:	4619      	mov	r1, r3
 800083c:	f003 faa0 	bl	8003d80 <memcpy>
	//Copy Pins and Port variables
	nrf24_PORT = nrf24PORT;
 8000840:	4a63      	ldr	r2, [pc, #396]	; (80009d0 <NRF24_begin+0x1b4>)
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	6013      	str	r3, [r2, #0]
	nrf24_CSN_PIN = nrfCSN_Pin;
 8000846:	4a63      	ldr	r2, [pc, #396]	; (80009d4 <NRF24_begin+0x1b8>)
 8000848:	887b      	ldrh	r3, [r7, #2]
 800084a:	8013      	strh	r3, [r2, #0]
	nrf24_CE_PIN = nrfCE_Pin;
 800084c:	4a62      	ldr	r2, [pc, #392]	; (80009d8 <NRF24_begin+0x1bc>)
 800084e:	883b      	ldrh	r3, [r7, #0]
 8000850:	8013      	strh	r3, [r2, #0]
	
	//Put pins to idle state
	NRF24_csn(1);
 8000852:	2001      	movs	r0, #1
 8000854:	f7ff feba 	bl	80005cc <NRF24_csn>
	NRF24_ce(0);
 8000858:	2000      	movs	r0, #0
 800085a:	f7ff fed7 	bl	800060c <NRF24_ce>
	//5 ms initial delay
	HAL_Delay(5);
 800085e:	2005      	movs	r0, #5
 8000860:	f001 fa8a 	bl	8001d78 <HAL_Delay>
	
	//**** Soft Reset Registers default values ****//
	NRF24_write_register(0x00, 0x08);
 8000864:	2108      	movs	r1, #8
 8000866:	2000      	movs	r0, #0
 8000868:	f7ff ff40 	bl	80006ec <NRF24_write_register>
	NRF24_write_register(0x01, 0x3f);
 800086c:	213f      	movs	r1, #63	; 0x3f
 800086e:	2001      	movs	r0, #1
 8000870:	f7ff ff3c 	bl	80006ec <NRF24_write_register>
	NRF24_write_register(0x02, 0x03);
 8000874:	2103      	movs	r1, #3
 8000876:	2002      	movs	r0, #2
 8000878:	f7ff ff38 	bl	80006ec <NRF24_write_register>
	NRF24_write_register(0x03, 0x03);
 800087c:	2103      	movs	r1, #3
 800087e:	2003      	movs	r0, #3
 8000880:	f7ff ff34 	bl	80006ec <NRF24_write_register>
	NRF24_write_register(0x04, 0x03);
 8000884:	2103      	movs	r1, #3
 8000886:	2004      	movs	r0, #4
 8000888:	f7ff ff30 	bl	80006ec <NRF24_write_register>
	NRF24_write_register(0x05, 0x02);
 800088c:	2102      	movs	r1, #2
 800088e:	2005      	movs	r0, #5
 8000890:	f7ff ff2c 	bl	80006ec <NRF24_write_register>
	NRF24_write_register(0x06, 0x0f);
 8000894:	210f      	movs	r1, #15
 8000896:	2006      	movs	r0, #6
 8000898:	f7ff ff28 	bl	80006ec <NRF24_write_register>
	NRF24_write_register(0x07, 0x0e);
 800089c:	210e      	movs	r1, #14
 800089e:	2007      	movs	r0, #7
 80008a0:	f7ff ff24 	bl	80006ec <NRF24_write_register>
	NRF24_write_register(0x08, 0x00);
 80008a4:	2100      	movs	r1, #0
 80008a6:	2008      	movs	r0, #8
 80008a8:	f7ff ff20 	bl	80006ec <NRF24_write_register>
	NRF24_write_register(0x09, 0x00);
 80008ac:	2100      	movs	r1, #0
 80008ae:	2009      	movs	r0, #9
 80008b0:	f7ff ff1c 	bl	80006ec <NRF24_write_register>
	uint8_t pipeAddrVar[6];
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7; 
 80008b4:	23e7      	movs	r3, #231	; 0xe7
 80008b6:	733b      	strb	r3, [r7, #12]
 80008b8:	23e7      	movs	r3, #231	; 0xe7
 80008ba:	72fb      	strb	r3, [r7, #11]
 80008bc:	23e7      	movs	r3, #231	; 0xe7
 80008be:	72bb      	strb	r3, [r7, #10]
 80008c0:	23e7      	movs	r3, #231	; 0xe7
 80008c2:	727b      	strb	r3, [r7, #9]
 80008c4:	23e7      	movs	r3, #231	; 0xe7
 80008c6:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x0A, pipeAddrVar, 5);
 80008c8:	f107 0308 	add.w	r3, r7, #8
 80008cc:	2205      	movs	r2, #5
 80008ce:	4619      	mov	r1, r3
 80008d0:	200a      	movs	r0, #10
 80008d2:	f7ff ff2d 	bl	8000730 <NRF24_write_registerN>
	pipeAddrVar[4]=0xC2; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; 
 80008d6:	23c2      	movs	r3, #194	; 0xc2
 80008d8:	733b      	strb	r3, [r7, #12]
 80008da:	23c2      	movs	r3, #194	; 0xc2
 80008dc:	72fb      	strb	r3, [r7, #11]
 80008de:	23c2      	movs	r3, #194	; 0xc2
 80008e0:	72bb      	strb	r3, [r7, #10]
 80008e2:	23c2      	movs	r3, #194	; 0xc2
 80008e4:	727b      	strb	r3, [r7, #9]
 80008e6:	23c2      	movs	r3, #194	; 0xc2
 80008e8:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x0B, pipeAddrVar, 5);
 80008ea:	f107 0308 	add.w	r3, r7, #8
 80008ee:	2205      	movs	r2, #5
 80008f0:	4619      	mov	r1, r3
 80008f2:	200b      	movs	r0, #11
 80008f4:	f7ff ff1c 	bl	8000730 <NRF24_write_registerN>
	NRF24_write_register(0x0C, 0xC3);
 80008f8:	21c3      	movs	r1, #195	; 0xc3
 80008fa:	200c      	movs	r0, #12
 80008fc:	f7ff fef6 	bl	80006ec <NRF24_write_register>
	NRF24_write_register(0x0D, 0xC4);
 8000900:	21c4      	movs	r1, #196	; 0xc4
 8000902:	200d      	movs	r0, #13
 8000904:	f7ff fef2 	bl	80006ec <NRF24_write_register>
	NRF24_write_register(0x0E, 0xC5);
 8000908:	21c5      	movs	r1, #197	; 0xc5
 800090a:	200e      	movs	r0, #14
 800090c:	f7ff feee 	bl	80006ec <NRF24_write_register>
	NRF24_write_register(0x0F, 0xC6);
 8000910:	21c6      	movs	r1, #198	; 0xc6
 8000912:	200f      	movs	r0, #15
 8000914:	f7ff feea 	bl	80006ec <NRF24_write_register>
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7; 
 8000918:	23e7      	movs	r3, #231	; 0xe7
 800091a:	733b      	strb	r3, [r7, #12]
 800091c:	23e7      	movs	r3, #231	; 0xe7
 800091e:	72fb      	strb	r3, [r7, #11]
 8000920:	23e7      	movs	r3, #231	; 0xe7
 8000922:	72bb      	strb	r3, [r7, #10]
 8000924:	23e7      	movs	r3, #231	; 0xe7
 8000926:	727b      	strb	r3, [r7, #9]
 8000928:	23e7      	movs	r3, #231	; 0xe7
 800092a:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x10, pipeAddrVar, 5);
 800092c:	f107 0308 	add.w	r3, r7, #8
 8000930:	2205      	movs	r2, #5
 8000932:	4619      	mov	r1, r3
 8000934:	2010      	movs	r0, #16
 8000936:	f7ff fefb 	bl	8000730 <NRF24_write_registerN>
	NRF24_write_register(0x11, 0);
 800093a:	2100      	movs	r1, #0
 800093c:	2011      	movs	r0, #17
 800093e:	f7ff fed5 	bl	80006ec <NRF24_write_register>
	NRF24_write_register(0x12, 0);
 8000942:	2100      	movs	r1, #0
 8000944:	2012      	movs	r0, #18
 8000946:	f7ff fed1 	bl	80006ec <NRF24_write_register>
	NRF24_write_register(0x13, 0);
 800094a:	2100      	movs	r1, #0
 800094c:	2013      	movs	r0, #19
 800094e:	f7ff fecd 	bl	80006ec <NRF24_write_register>
	NRF24_write_register(0x14, 0);
 8000952:	2100      	movs	r1, #0
 8000954:	2014      	movs	r0, #20
 8000956:	f7ff fec9 	bl	80006ec <NRF24_write_register>
	NRF24_write_register(0x15, 0);
 800095a:	2100      	movs	r1, #0
 800095c:	2015      	movs	r0, #21
 800095e:	f7ff fec5 	bl	80006ec <NRF24_write_register>
	NRF24_write_register(0x16, 0);
 8000962:	2100      	movs	r1, #0
 8000964:	2016      	movs	r0, #22
 8000966:	f7ff fec1 	bl	80006ec <NRF24_write_register>
	
	NRF24_ACTIVATE_cmd();
 800096a:	f000 fa4b 	bl	8000e04 <NRF24_ACTIVATE_cmd>
	NRF24_write_register(0x1c, 0);
 800096e:	2100      	movs	r1, #0
 8000970:	201c      	movs	r0, #28
 8000972:	f7ff febb 	bl	80006ec <NRF24_write_register>
	NRF24_write_register(0x1d, 0);
 8000976:	2100      	movs	r1, #0
 8000978:	201d      	movs	r0, #29
 800097a:	f7ff feb7 	bl	80006ec <NRF24_write_register>
	printRadioSettings();
 800097e:	f000 fa5b 	bl	8000e38 <printRadioSettings>
	//Initialise retries 15 and delay 1250 usec
	NRF24_setRetries(15, 15);
 8000982:	210f      	movs	r1, #15
 8000984:	200f      	movs	r0, #15
 8000986:	f000 f8c5 	bl	8000b14 <NRF24_setRetries>
	//Initialise PA level to max (0dB)
	NRF24_setPALevel(RF24_PA_0dB);
 800098a:	2003      	movs	r0, #3
 800098c:	f000 f94b 	bl	8000c26 <NRF24_setPALevel>
	//Initialise data rate to 1Mbps
	NRF24_setDataRate(RF24_2MBPS);
 8000990:	2001      	movs	r0, #1
 8000992:	f000 f981 	bl	8000c98 <NRF24_setDataRate>
	//Initalise CRC length to 16-bit (2 bytes)
	NRF24_setCRCLength(RF24_CRC_16);
 8000996:	2002      	movs	r0, #2
 8000998:	f000 f9c4 	bl	8000d24 <NRF24_setCRCLength>
	//Disable dynamic payload
	NRF24_disableDynamicPayloads();
 800099c:	f000 f916 	bl	8000bcc <NRF24_disableDynamicPayloads>
	//Set payload size
	NRF24_setPayloadSize(32);
 80009a0:	2020      	movs	r0, #32
 80009a2:	f000 f8e7 	bl	8000b74 <NRF24_setPayloadSize>
	
	//Reset status register
	NRF24_resetStatus();
 80009a6:	f000 fa24 	bl	8000df2 <NRF24_resetStatus>
	//Initialise channel to 76
	NRF24_setChannel(76);
 80009aa:	204c      	movs	r0, #76	; 0x4c
 80009ac:	f000 f8cd 	bl	8000b4a <NRF24_setChannel>
	//Flush buffers
	NRF24_flush_tx();
 80009b0:	f7ff ff16 	bl	80007e0 <NRF24_flush_tx>
	NRF24_flush_rx();
 80009b4:	f7ff ff1c 	bl	80007f0 <NRF24_flush_rx>
	
	NRF24_powerDown();
 80009b8:	f000 f9dc 	bl	8000d74 <NRF24_powerDown>
	
}
 80009bc:	bf00      	nop
 80009be:	3710      	adds	r7, #16
 80009c0:	46bd      	mov	sp, r7
 80009c2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80009c6:	b002      	add	sp, #8
 80009c8:	4770      	bx	lr
 80009ca:	bf00      	nop
 80009cc:	200000ac 	.word	0x200000ac
 80009d0:	200000a4 	.word	0x200000a4
 80009d4:	200000a8 	.word	0x200000a8
 80009d8:	200000aa 	.word	0x200000aa

080009dc <NRF24_startListening>:
//13. Listen on open pipes for reading (Must call NRF24_openReadingPipe() first)
void NRF24_startListening(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
	//Power up and set to RX mode
	NRF24_write_register(REG_CONFIG, NRF24_read_register(REG_CONFIG) | (1UL<<1) |(1UL <<0));
 80009e0:	2000      	movs	r0, #0
 80009e2:	f7ff fe33 	bl	800064c <NRF24_read_register>
 80009e6:	4603      	mov	r3, r0
 80009e8:	f043 0303 	orr.w	r3, r3, #3
 80009ec:	b2db      	uxtb	r3, r3
 80009ee:	4619      	mov	r1, r3
 80009f0:	2000      	movs	r0, #0
 80009f2:	f7ff fe7b 	bl	80006ec <NRF24_write_register>
	//Restore pipe 0 address if exists
	if(pipe0_reading_address)
 80009f6:	4b0b      	ldr	r3, [pc, #44]	; (8000a24 <NRF24_startListening+0x48>)
 80009f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80009fc:	4313      	orrs	r3, r2
 80009fe:	d004      	beq.n	8000a0a <NRF24_startListening+0x2e>
		NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *)(&pipe0_reading_address), 5);
 8000a00:	2205      	movs	r2, #5
 8000a02:	4908      	ldr	r1, [pc, #32]	; (8000a24 <NRF24_startListening+0x48>)
 8000a04:	200a      	movs	r0, #10
 8000a06:	f7ff fe93 	bl	8000730 <NRF24_write_registerN>
	
	//Flush buffers
	NRF24_flush_tx();
 8000a0a:	f7ff fee9 	bl	80007e0 <NRF24_flush_tx>
	NRF24_flush_rx();
 8000a0e:	f7ff feef 	bl	80007f0 <NRF24_flush_rx>
	//Set CE HIGH to start listenning
	NRF24_ce(1);
 8000a12:	2001      	movs	r0, #1
 8000a14:	f7ff fdfa 	bl	800060c <NRF24_ce>
	//Wait for 130 uSec for the radio to come on
	NRF24_DelayMicroSeconds(150);
 8000a18:	2096      	movs	r0, #150	; 0x96
 8000a1a:	f7ff fdb5 	bl	8000588 <NRF24_DelayMicroSeconds>
}
 8000a1e:	bf00      	nop
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	20000098 	.word	0x20000098

08000a28 <NRF24_available>:
	NRF24_flush_tx();
	return retStatus;
}
//16. Check for available data to read
bool NRF24_available(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
	return NRF24_availablePipe(NULL);
 8000a2c:	2000      	movs	r0, #0
 8000a2e:	f000 f9b0 	bl	8000d92 <NRF24_availablePipe>
 8000a32:	4603      	mov	r3, r0
}
 8000a34:	4618      	mov	r0, r3
 8000a36:	bd80      	pop	{r7, pc}

08000a38 <NRF24_read>:
//17. Read received data
bool NRF24_read( void* buf, uint8_t len )
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b084      	sub	sp, #16
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
 8000a40:	460b      	mov	r3, r1
 8000a42:	70fb      	strb	r3, [r7, #3]
	NRF24_read_payload( buf, len );
 8000a44:	78fb      	ldrb	r3, [r7, #3]
 8000a46:	4619      	mov	r1, r3
 8000a48:	6878      	ldr	r0, [r7, #4]
 8000a4a:	f7ff fe99 	bl	8000780 <NRF24_read_payload>
	uint8_t rxStatus = NRF24_read_register(REG_FIFO_STATUS) & _BV(BIT_RX_EMPTY);
 8000a4e:	2017      	movs	r0, #23
 8000a50:	f7ff fdfc 	bl	800064c <NRF24_read_register>
 8000a54:	4603      	mov	r3, r0
 8000a56:	f003 0301 	and.w	r3, r3, #1
 8000a5a:	73fb      	strb	r3, [r7, #15]
	NRF24_flush_rx();
 8000a5c:	f7ff fec8 	bl	80007f0 <NRF24_flush_rx>
	NRF24_getDynamicPayloadSize();
 8000a60:	f000 f8ac 	bl	8000bbc <NRF24_getDynamicPayloadSize>
	return rxStatus;
 8000a64:	7bfb      	ldrb	r3, [r7, #15]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	bf14      	ite	ne
 8000a6a:	2301      	movne	r3, #1
 8000a6c:	2300      	moveq	r3, #0
 8000a6e:	b2db      	uxtb	r3, r3
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	3710      	adds	r7, #16
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}

08000a78 <NRF24_openReadingPipe>:
	const uint8_t max_payload_size = 32;
  NRF24_write_register(REG_RX_PW_P0,MIN(payload_size,max_payload_size));
}
//19. Open reading pipe
void NRF24_openReadingPipe(uint8_t number, uint64_t address)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b084      	sub	sp, #16
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	4601      	mov	r1, r0
 8000a80:	e9c7 2300 	strd	r2, r3, [r7]
 8000a84:	460b      	mov	r3, r1
 8000a86:	73fb      	strb	r3, [r7, #15]
	if (number == 0)
 8000a88:	7bfb      	ldrb	r3, [r7, #15]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d104      	bne.n	8000a98 <NRF24_openReadingPipe+0x20>
    pipe0_reading_address = address;
 8000a8e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000a92:	491c      	ldr	r1, [pc, #112]	; (8000b04 <NRF24_openReadingPipe+0x8c>)
 8000a94:	e9c1 2300 	strd	r2, r3, [r1]
	
	if(number <= 6)
 8000a98:	7bfb      	ldrb	r3, [r7, #15]
 8000a9a:	2b06      	cmp	r3, #6
 8000a9c:	d82d      	bhi.n	8000afa <NRF24_openReadingPipe+0x82>
	{
		if(number < 2)
 8000a9e:	7bfb      	ldrb	r3, [r7, #15]
 8000aa0:	2b01      	cmp	r3, #1
 8000aa2:	d808      	bhi.n	8000ab6 <NRF24_openReadingPipe+0x3e>
		{
			//Address width is 5 bytes
			NRF24_write_registerN(NRF24_ADDR_REGS[number], (uint8_t *)(&address), 5);
 8000aa4:	7bfb      	ldrb	r3, [r7, #15]
 8000aa6:	4a18      	ldr	r2, [pc, #96]	; (8000b08 <NRF24_openReadingPipe+0x90>)
 8000aa8:	5cd3      	ldrb	r3, [r2, r3]
 8000aaa:	4639      	mov	r1, r7
 8000aac:	2205      	movs	r2, #5
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f7ff fe3e 	bl	8000730 <NRF24_write_registerN>
 8000ab4:	e007      	b.n	8000ac6 <NRF24_openReadingPipe+0x4e>
		}
		else
		{
			NRF24_write_registerN(NRF24_ADDR_REGS[number], (uint8_t *)(&address), 1);
 8000ab6:	7bfb      	ldrb	r3, [r7, #15]
 8000ab8:	4a13      	ldr	r2, [pc, #76]	; (8000b08 <NRF24_openReadingPipe+0x90>)
 8000aba:	5cd3      	ldrb	r3, [r2, r3]
 8000abc:	4639      	mov	r1, r7
 8000abe:	2201      	movs	r2, #1
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f7ff fe35 	bl	8000730 <NRF24_write_registerN>
		}
		//Write payload size
		NRF24_write_register(RF24_RX_PW_PIPE[number],payload_size);
 8000ac6:	7bfb      	ldrb	r3, [r7, #15]
 8000ac8:	4a10      	ldr	r2, [pc, #64]	; (8000b0c <NRF24_openReadingPipe+0x94>)
 8000aca:	5cd3      	ldrb	r3, [r2, r3]
 8000acc:	4a10      	ldr	r2, [pc, #64]	; (8000b10 <NRF24_openReadingPipe+0x98>)
 8000ace:	7812      	ldrb	r2, [r2, #0]
 8000ad0:	4611      	mov	r1, r2
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f7ff fe0a 	bl	80006ec <NRF24_write_register>
		//Enable pipe
		NRF24_write_register(REG_EN_RXADDR, NRF24_read_register(REG_EN_RXADDR) | _BV(number));
 8000ad8:	2002      	movs	r0, #2
 8000ada:	f7ff fdb7 	bl	800064c <NRF24_read_register>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	b25a      	sxtb	r2, r3
 8000ae2:	7bfb      	ldrb	r3, [r7, #15]
 8000ae4:	2101      	movs	r1, #1
 8000ae6:	fa01 f303 	lsl.w	r3, r1, r3
 8000aea:	b25b      	sxtb	r3, r3
 8000aec:	4313      	orrs	r3, r2
 8000aee:	b25b      	sxtb	r3, r3
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	4619      	mov	r1, r3
 8000af4:	2002      	movs	r0, #2
 8000af6:	f7ff fdf9 	bl	80006ec <NRF24_write_register>
	}
	
}
 8000afa:	bf00      	nop
 8000afc:	3710      	adds	r7, #16
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	20000098 	.word	0x20000098
 8000b08:	08004b48 	.word	0x08004b48
 8000b0c:	08004b50 	.word	0x08004b50
 8000b10:	200000a0 	.word	0x200000a0

08000b14 <NRF24_setRetries>:
//20 set transmit retries (rf24_Retries_e) and delay
void NRF24_setRetries(uint8_t delay, uint8_t count)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	460a      	mov	r2, r1
 8000b1e:	71fb      	strb	r3, [r7, #7]
 8000b20:	4613      	mov	r3, r2
 8000b22:	71bb      	strb	r3, [r7, #6]
	NRF24_write_register(REG_SETUP_RETR,(delay&0xf)<<BIT_ARD | (count&0xf)<<BIT_ARC);
 8000b24:	79fb      	ldrb	r3, [r7, #7]
 8000b26:	011b      	lsls	r3, r3, #4
 8000b28:	b25a      	sxtb	r2, r3
 8000b2a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000b2e:	f003 030f 	and.w	r3, r3, #15
 8000b32:	b25b      	sxtb	r3, r3
 8000b34:	4313      	orrs	r3, r2
 8000b36:	b25b      	sxtb	r3, r3
 8000b38:	b2db      	uxtb	r3, r3
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	2004      	movs	r0, #4
 8000b3e:	f7ff fdd5 	bl	80006ec <NRF24_write_register>
}
 8000b42:	bf00      	nop
 8000b44:	3708      	adds	r7, #8
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}

08000b4a <NRF24_setChannel>:

//21. Set RF channel frequency
void NRF24_setChannel(uint8_t channel)
{
 8000b4a:	b580      	push	{r7, lr}
 8000b4c:	b084      	sub	sp, #16
 8000b4e:	af00      	add	r7, sp, #0
 8000b50:	4603      	mov	r3, r0
 8000b52:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_channel = 127;
 8000b54:	237f      	movs	r3, #127	; 0x7f
 8000b56:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RF_CH,MIN(channel,max_channel));
 8000b58:	7bfa      	ldrb	r2, [r7, #15]
 8000b5a:	79fb      	ldrb	r3, [r7, #7]
 8000b5c:	4293      	cmp	r3, r2
 8000b5e:	bf28      	it	cs
 8000b60:	4613      	movcs	r3, r2
 8000b62:	b2db      	uxtb	r3, r3
 8000b64:	4619      	mov	r1, r3
 8000b66:	2005      	movs	r0, #5
 8000b68:	f7ff fdc0 	bl	80006ec <NRF24_write_register>
}
 8000b6c:	bf00      	nop
 8000b6e:	3710      	adds	r7, #16
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}

08000b74 <NRF24_setPayloadSize>:
//22. Set payload size
void NRF24_setPayloadSize(uint8_t size)
{
 8000b74:	b480      	push	{r7}
 8000b76:	b085      	sub	sp, #20
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_payload_size = 32;
 8000b7e:	2320      	movs	r3, #32
 8000b80:	73fb      	strb	r3, [r7, #15]
  payload_size = MIN(size,max_payload_size);
 8000b82:	7bfa      	ldrb	r2, [r7, #15]
 8000b84:	79fb      	ldrb	r3, [r7, #7]
 8000b86:	4293      	cmp	r3, r2
 8000b88:	bf28      	it	cs
 8000b8a:	4613      	movcs	r3, r2
 8000b8c:	b2da      	uxtb	r2, r3
 8000b8e:	4b04      	ldr	r3, [pc, #16]	; (8000ba0 <NRF24_setPayloadSize+0x2c>)
 8000b90:	701a      	strb	r2, [r3, #0]
}
 8000b92:	bf00      	nop
 8000b94:	3714      	adds	r7, #20
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop
 8000ba0:	200000a0 	.word	0x200000a0

08000ba4 <NRF24_getPayloadSize>:
//23. Get payload size
uint8_t NRF24_getPayloadSize(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
	return payload_size;
 8000ba8:	4b03      	ldr	r3, [pc, #12]	; (8000bb8 <NRF24_getPayloadSize+0x14>)
 8000baa:	781b      	ldrb	r3, [r3, #0]
}
 8000bac:	4618      	mov	r0, r3
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	200000a0 	.word	0x200000a0

08000bbc <NRF24_getDynamicPayloadSize>:
//24. Get dynamic payload size, of latest packet received
uint8_t NRF24_getDynamicPayloadSize(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
	return NRF24_read_register(CMD_R_RX_PL_WID);
 8000bc0:	2060      	movs	r0, #96	; 0x60
 8000bc2:	f7ff fd43 	bl	800064c <NRF24_read_register>
 8000bc6:	4603      	mov	r3, r0
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	bd80      	pop	{r7, pc}

08000bcc <NRF24_disableDynamicPayloads>:
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P5) | _BV(BIT_DPL_P4) | _BV(BIT_DPL_P3) | _BV(BIT_DPL_P2) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
  dynamic_payloads_enabled = true;
	
}
void NRF24_disableDynamicPayloads(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) &  ~(_BV(BIT_EN_DPL)) );
 8000bd0:	201d      	movs	r0, #29
 8000bd2:	f7ff fd3b 	bl	800064c <NRF24_read_register>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	f023 0304 	bic.w	r3, r3, #4
 8000bdc:	b2db      	uxtb	r3, r3
 8000bde:	4619      	mov	r1, r3
 8000be0:	201d      	movs	r0, #29
 8000be2:	f7ff fd83 	bl	80006ec <NRF24_write_register>
	//Disable for all pipes 
	NRF24_write_register(REG_DYNPD,0);
 8000be6:	2100      	movs	r1, #0
 8000be8:	201c      	movs	r0, #28
 8000bea:	f7ff fd7f 	bl	80006ec <NRF24_write_register>
	dynamic_payloads_enabled = false;
 8000bee:	4b02      	ldr	r3, [pc, #8]	; (8000bf8 <NRF24_disableDynamicPayloads+0x2c>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	701a      	strb	r2, [r3, #0]
}
 8000bf4:	bf00      	nop
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	200000a1 	.word	0x200000a1

08000bfc <NRF24_setAutoAck>:
{
	return p_variant;
}
//28. Set Auto Ack for all
void NRF24_setAutoAck(bool enable)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	4603      	mov	r3, r0
 8000c04:	71fb      	strb	r3, [r7, #7]
	if ( enable )
 8000c06:	79fb      	ldrb	r3, [r7, #7]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d004      	beq.n	8000c16 <NRF24_setAutoAck+0x1a>
    NRF24_write_register(REG_EN_AA, 0x3F);
 8000c0c:	213f      	movs	r1, #63	; 0x3f
 8000c0e:	2001      	movs	r0, #1
 8000c10:	f7ff fd6c 	bl	80006ec <NRF24_write_register>
  else
    NRF24_write_register(REG_EN_AA, 0x00);
}
 8000c14:	e003      	b.n	8000c1e <NRF24_setAutoAck+0x22>
    NRF24_write_register(REG_EN_AA, 0x00);
 8000c16:	2100      	movs	r1, #0
 8000c18:	2001      	movs	r0, #1
 8000c1a:	f7ff fd67 	bl	80006ec <NRF24_write_register>
}
 8000c1e:	bf00      	nop
 8000c20:	3708      	adds	r7, #8
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}

08000c26 <NRF24_setPALevel>:
    NRF24_write_register( REG_EN_AA, en_aa ) ;
  }
}
//30. Set transmit power level
void NRF24_setPALevel( rf24_pa_dbm_e level )
{
 8000c26:	b580      	push	{r7, lr}
 8000c28:	b084      	sub	sp, #16
 8000c2a:	af00      	add	r7, sp, #0
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	71fb      	strb	r3, [r7, #7]
	uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 8000c30:	2006      	movs	r0, #6
 8000c32:	f7ff fd0b 	bl	800064c <NRF24_read_register>
 8000c36:	4603      	mov	r3, r0
 8000c38:	73fb      	strb	r3, [r7, #15]
  setup &= ~(_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8000c3a:	7bfb      	ldrb	r3, [r7, #15]
 8000c3c:	f023 0306 	bic.w	r3, r3, #6
 8000c40:	73fb      	strb	r3, [r7, #15]

  // switch uses RAM (evil!)
  if ( level == RF24_PA_0dB)
 8000c42:	79fb      	ldrb	r3, [r7, #7]
 8000c44:	2b03      	cmp	r3, #3
 8000c46:	d104      	bne.n	8000c52 <NRF24_setPALevel+0x2c>
  {
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8000c48:	7bfb      	ldrb	r3, [r7, #15]
 8000c4a:	f043 0306 	orr.w	r3, r3, #6
 8000c4e:	73fb      	strb	r3, [r7, #15]
 8000c50:	e019      	b.n	8000c86 <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m6dB )
 8000c52:	79fb      	ldrb	r3, [r7, #7]
 8000c54:	2b02      	cmp	r3, #2
 8000c56:	d104      	bne.n	8000c62 <NRF24_setPALevel+0x3c>
  {
    setup |= _BV(RF_PWR_HIGH) ;
 8000c58:	7bfb      	ldrb	r3, [r7, #15]
 8000c5a:	f043 0304 	orr.w	r3, r3, #4
 8000c5e:	73fb      	strb	r3, [r7, #15]
 8000c60:	e011      	b.n	8000c86 <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m12dB )
 8000c62:	79fb      	ldrb	r3, [r7, #7]
 8000c64:	2b01      	cmp	r3, #1
 8000c66:	d104      	bne.n	8000c72 <NRF24_setPALevel+0x4c>
  {
    setup |= _BV(RF_PWR_LOW);
 8000c68:	7bfb      	ldrb	r3, [r7, #15]
 8000c6a:	f043 0302 	orr.w	r3, r3, #2
 8000c6e:	73fb      	strb	r3, [r7, #15]
 8000c70:	e009      	b.n	8000c86 <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m18dB )
 8000c72:	79fb      	ldrb	r3, [r7, #7]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d006      	beq.n	8000c86 <NRF24_setPALevel+0x60>
  {
    // nothing
  }
  else if ( level == RF24_PA_ERROR )
 8000c78:	79fb      	ldrb	r3, [r7, #7]
 8000c7a:	2b04      	cmp	r3, #4
 8000c7c:	d103      	bne.n	8000c86 <NRF24_setPALevel+0x60>
  {
    // On error, go to maximum PA
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8000c7e:	7bfb      	ldrb	r3, [r7, #15]
 8000c80:	f043 0306 	orr.w	r3, r3, #6
 8000c84:	73fb      	strb	r3, [r7, #15]
  }

  NRF24_write_register( REG_RF_SETUP, setup ) ;
 8000c86:	7bfb      	ldrb	r3, [r7, #15]
 8000c88:	4619      	mov	r1, r3
 8000c8a:	2006      	movs	r0, #6
 8000c8c:	f7ff fd2e 	bl	80006ec <NRF24_write_register>
}
 8000c90:	bf00      	nop
 8000c92:	3710      	adds	r7, #16
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}

08000c98 <NRF24_setDataRate>:

  return result ;
}
//32. Set data rate (250 Kbps, 1Mbps, 2Mbps)
bool NRF24_setDataRate(rf24_datarate_e speed)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b084      	sub	sp, #16
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	71fb      	strb	r3, [r7, #7]
	bool result = false;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	73fb      	strb	r3, [r7, #15]
  uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 8000ca6:	2006      	movs	r0, #6
 8000ca8:	f7ff fcd0 	bl	800064c <NRF24_read_register>
 8000cac:	4603      	mov	r3, r0
 8000cae:	73bb      	strb	r3, [r7, #14]

  // HIGH and LOW '00' is 1Mbs - our default
  wide_band = false ;
 8000cb0:	4b1b      	ldr	r3, [pc, #108]	; (8000d20 <NRF24_setDataRate+0x88>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	701a      	strb	r2, [r3, #0]
  setup &= ~(_BV(RF_DR_LOW) | _BV(RF_DR_HIGH)) ;
 8000cb6:	7bbb      	ldrb	r3, [r7, #14]
 8000cb8:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8000cbc:	73bb      	strb	r3, [r7, #14]
  if( speed == RF24_250KBPS )
 8000cbe:	79fb      	ldrb	r3, [r7, #7]
 8000cc0:	2b02      	cmp	r3, #2
 8000cc2:	d107      	bne.n	8000cd4 <NRF24_setDataRate+0x3c>
  {
    // Must set the RF_DR_LOW to 1; RF_DR_HIGH (used to be RF_DR) is already 0
    // Making it '10'.
    wide_band = false ;
 8000cc4:	4b16      	ldr	r3, [pc, #88]	; (8000d20 <NRF24_setDataRate+0x88>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	701a      	strb	r2, [r3, #0]
    setup |= _BV( RF_DR_LOW ) ;
 8000cca:	7bbb      	ldrb	r3, [r7, #14]
 8000ccc:	f043 0320 	orr.w	r3, r3, #32
 8000cd0:	73bb      	strb	r3, [r7, #14]
 8000cd2:	e00d      	b.n	8000cf0 <NRF24_setDataRate+0x58>
  }
  else
  {
    // Set 2Mbs, RF_DR (RF_DR_HIGH) is set 1
    // Making it '01'
    if ( speed == RF24_2MBPS )
 8000cd4:	79fb      	ldrb	r3, [r7, #7]
 8000cd6:	2b01      	cmp	r3, #1
 8000cd8:	d107      	bne.n	8000cea <NRF24_setDataRate+0x52>
    {
      wide_band = true ;
 8000cda:	4b11      	ldr	r3, [pc, #68]	; (8000d20 <NRF24_setDataRate+0x88>)
 8000cdc:	2201      	movs	r2, #1
 8000cde:	701a      	strb	r2, [r3, #0]
      setup |= _BV(RF_DR_HIGH);
 8000ce0:	7bbb      	ldrb	r3, [r7, #14]
 8000ce2:	f043 0308 	orr.w	r3, r3, #8
 8000ce6:	73bb      	strb	r3, [r7, #14]
 8000ce8:	e002      	b.n	8000cf0 <NRF24_setDataRate+0x58>
    }
    else
    {
      // 1Mbs
      wide_band = false ;
 8000cea:	4b0d      	ldr	r3, [pc, #52]	; (8000d20 <NRF24_setDataRate+0x88>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	701a      	strb	r2, [r3, #0]
    }
  }
  NRF24_write_register(REG_RF_SETUP,setup);
 8000cf0:	7bbb      	ldrb	r3, [r7, #14]
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	2006      	movs	r0, #6
 8000cf6:	f7ff fcf9 	bl	80006ec <NRF24_write_register>

  // Verify our result
  if ( NRF24_read_register(REG_RF_SETUP) == setup )
 8000cfa:	2006      	movs	r0, #6
 8000cfc:	f7ff fca6 	bl	800064c <NRF24_read_register>
 8000d00:	4603      	mov	r3, r0
 8000d02:	461a      	mov	r2, r3
 8000d04:	7bbb      	ldrb	r3, [r7, #14]
 8000d06:	4293      	cmp	r3, r2
 8000d08:	d102      	bne.n	8000d10 <NRF24_setDataRate+0x78>
  {
    result = true;
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	73fb      	strb	r3, [r7, #15]
 8000d0e:	e002      	b.n	8000d16 <NRF24_setDataRate+0x7e>
  }
  else
  {
    wide_band = false;
 8000d10:	4b03      	ldr	r3, [pc, #12]	; (8000d20 <NRF24_setDataRate+0x88>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	701a      	strb	r2, [r3, #0]
  }

  return result;
 8000d16:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d18:	4618      	mov	r0, r3
 8000d1a:	3710      	adds	r7, #16
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bd80      	pop	{r7, pc}
 8000d20:	200000a2 	.word	0x200000a2

08000d24 <NRF24_setCRCLength>:
  }
  return result ;
}
//34. Set crc length (disable, 8-bits or 16-bits)
void NRF24_setCRCLength(rf24_crclength_e length)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b084      	sub	sp, #16
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	71fb      	strb	r3, [r7, #7]
	uint8_t config = NRF24_read_register(REG_CONFIG) & ~( _BV(BIT_CRCO) | _BV(BIT_EN_CRC)) ;
 8000d2e:	2000      	movs	r0, #0
 8000d30:	f7ff fc8c 	bl	800064c <NRF24_read_register>
 8000d34:	4603      	mov	r3, r0
 8000d36:	f023 030c 	bic.w	r3, r3, #12
 8000d3a:	73fb      	strb	r3, [r7, #15]
  
  // switch uses RAM
  if ( length == RF24_CRC_DISABLED )
 8000d3c:	79fb      	ldrb	r3, [r7, #7]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d00f      	beq.n	8000d62 <NRF24_setCRCLength+0x3e>
  {
    // Do nothing, we turned it off above. 
  }
  else if ( length == RF24_CRC_8 )
 8000d42:	79fb      	ldrb	r3, [r7, #7]
 8000d44:	2b01      	cmp	r3, #1
 8000d46:	d104      	bne.n	8000d52 <NRF24_setCRCLength+0x2e>
  {
    config |= _BV(BIT_EN_CRC);
 8000d48:	7bfb      	ldrb	r3, [r7, #15]
 8000d4a:	f043 0308 	orr.w	r3, r3, #8
 8000d4e:	73fb      	strb	r3, [r7, #15]
 8000d50:	e007      	b.n	8000d62 <NRF24_setCRCLength+0x3e>
  }
  else
  {
    config |= _BV(BIT_EN_CRC);
 8000d52:	7bfb      	ldrb	r3, [r7, #15]
 8000d54:	f043 0308 	orr.w	r3, r3, #8
 8000d58:	73fb      	strb	r3, [r7, #15]
    config |= _BV( BIT_CRCO );
 8000d5a:	7bfb      	ldrb	r3, [r7, #15]
 8000d5c:	f043 0304 	orr.w	r3, r3, #4
 8000d60:	73fb      	strb	r3, [r7, #15]
  }
  NRF24_write_register( REG_CONFIG, config );
 8000d62:	7bfb      	ldrb	r3, [r7, #15]
 8000d64:	4619      	mov	r1, r3
 8000d66:	2000      	movs	r0, #0
 8000d68:	f7ff fcc0 	bl	80006ec <NRF24_write_register>
}
 8000d6c:	bf00      	nop
 8000d6e:	3710      	adds	r7, #16
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}

08000d74 <NRF24_powerDown>:
{
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP));
}
//38. power down
void NRF24_powerDown(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) & ~_BV(BIT_PWR_UP));
 8000d78:	2000      	movs	r0, #0
 8000d7a:	f7ff fc67 	bl	800064c <NRF24_read_register>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	f023 0302 	bic.w	r3, r3, #2
 8000d84:	b2db      	uxtb	r3, r3
 8000d86:	4619      	mov	r1, r3
 8000d88:	2000      	movs	r0, #0
 8000d8a:	f7ff fcaf 	bl	80006ec <NRF24_write_register>
}
 8000d8e:	bf00      	nop
 8000d90:	bd80      	pop	{r7, pc}

08000d92 <NRF24_availablePipe>:
//39. Check if data are available and on which pipe (Use this for multiple rx pipes)
bool NRF24_availablePipe(uint8_t* pipe_num)
{
 8000d92:	b580      	push	{r7, lr}
 8000d94:	b084      	sub	sp, #16
 8000d96:	af00      	add	r7, sp, #0
 8000d98:	6078      	str	r0, [r7, #4]
	uint8_t status = NRF24_get_status();
 8000d9a:	f7ff fd31 	bl	8000800 <NRF24_get_status>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	73fb      	strb	r3, [r7, #15]

  bool result = ( status & _BV(BIT_RX_DR) );
 8000da2:	7bfb      	ldrb	r3, [r7, #15]
 8000da4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	bf14      	ite	ne
 8000dac:	2301      	movne	r3, #1
 8000dae:	2300      	moveq	r3, #0
 8000db0:	73bb      	strb	r3, [r7, #14]

  if (result)
 8000db2:	7bbb      	ldrb	r3, [r7, #14]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d017      	beq.n	8000de8 <NRF24_availablePipe+0x56>
  {
    // If the caller wants the pipe number, include that
    if ( pipe_num )
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d007      	beq.n	8000dce <NRF24_availablePipe+0x3c>
      *pipe_num = ( status >> BIT_RX_P_NO ) & 0x7;
 8000dbe:	7bfb      	ldrb	r3, [r7, #15]
 8000dc0:	085b      	lsrs	r3, r3, #1
 8000dc2:	b2db      	uxtb	r3, r3
 8000dc4:	f003 0307 	and.w	r3, r3, #7
 8000dc8:	b2da      	uxtb	r2, r3
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	701a      	strb	r2, [r3, #0]

    // Clear the status bit
    NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) );
 8000dce:	2140      	movs	r1, #64	; 0x40
 8000dd0:	2007      	movs	r0, #7
 8000dd2:	f7ff fc8b 	bl	80006ec <NRF24_write_register>

    // Handle ack payload receipt
    if ( status & _BV(BIT_TX_DS) )
 8000dd6:	7bfb      	ldrb	r3, [r7, #15]
 8000dd8:	f003 0320 	and.w	r3, r3, #32
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d003      	beq.n	8000de8 <NRF24_availablePipe+0x56>
    {
      NRF24_write_register(REG_STATUS,_BV(BIT_TX_DS));
 8000de0:	2120      	movs	r1, #32
 8000de2:	2007      	movs	r0, #7
 8000de4:	f7ff fc82 	bl	80006ec <NRF24_write_register>
    }
  }
  return result;
 8000de8:	7bbb      	ldrb	r3, [r7, #14]
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	3710      	adds	r7, #16
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}

08000df2 <NRF24_resetStatus>:
	return NRF24_read_register(REG_RPD) & 1;
}

//46. Reset Status
void NRF24_resetStatus(void)
{
 8000df2:	b580      	push	{r7, lr}
 8000df4:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 8000df6:	2170      	movs	r1, #112	; 0x70
 8000df8:	2007      	movs	r0, #7
 8000dfa:	f7ff fc77 	bl	80006ec <NRF24_write_register>
}
 8000dfe:	bf00      	nop
 8000e00:	bd80      	pop	{r7, pc}
	...

08000e04 <NRF24_ACTIVATE_cmd>:

//47. ACTIVATE cmd
void NRF24_ACTIVATE_cmd(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
	uint8_t cmdRxBuf[2];
	//Read data from Rx payload buffer
	NRF24_csn(0);
 8000e0a:	2000      	movs	r0, #0
 8000e0c:	f7ff fbde 	bl	80005cc <NRF24_csn>
	cmdRxBuf[0] = CMD_ACTIVATE;
 8000e10:	2350      	movs	r3, #80	; 0x50
 8000e12:	713b      	strb	r3, [r7, #4]
	cmdRxBuf[1] = 0x73;
 8000e14:	2373      	movs	r3, #115	; 0x73
 8000e16:	717b      	strb	r3, [r7, #5]
	HAL_SPI_Transmit(&nrf24_hspi, cmdRxBuf, 2, 100);
 8000e18:	1d39      	adds	r1, r7, #4
 8000e1a:	2364      	movs	r3, #100	; 0x64
 8000e1c:	2202      	movs	r2, #2
 8000e1e:	4805      	ldr	r0, [pc, #20]	; (8000e34 <NRF24_ACTIVATE_cmd+0x30>)
 8000e20:	f001 ff4f 	bl	8002cc2 <HAL_SPI_Transmit>
	NRF24_csn(1);
 8000e24:	2001      	movs	r0, #1
 8000e26:	f7ff fbd1 	bl	80005cc <NRF24_csn>
}
 8000e2a:	bf00      	nop
 8000e2c:	3708      	adds	r7, #8
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	200000ac 	.word	0x200000ac

08000e38 <printRadioSettings>:
{
	return ack_payload_length;
}

void printRadioSettings(void)
{
 8000e38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e3a:	b0a1      	sub	sp, #132	; 0x84
 8000e3c:	af04      	add	r7, sp, #16
	uint8_t reg8Val;
	char uartTxBuf[100];
	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 8000e3e:	f107 0308 	add.w	r3, r7, #8
 8000e42:	49c3      	ldr	r1, [pc, #780]	; (8001150 <printRadioSettings+0x318>)
 8000e44:	4618      	mov	r0, r3
 8000e46:	f002 ffb1 	bl	8003dac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000e4a:	f107 0308 	add.w	r3, r7, #8
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f7ff f9c6 	bl	80001e0 <strlen>
 8000e54:	4603      	mov	r3, r0
 8000e56:	b29a      	uxth	r2, r3
 8000e58:	f107 0108 	add.w	r1, r7, #8
 8000e5c:	230a      	movs	r3, #10
 8000e5e:	48bd      	ldr	r0, [pc, #756]	; (8001154 <printRadioSettings+0x31c>)
 8000e60:	f002 fc9b 	bl	800379a <HAL_UART_Transmit>
	//a) Get CRC settings - Config Register
	reg8Val = NRF24_read_register(0x00);
 8000e64:	2000      	movs	r0, #0
 8000e66:	f7ff fbf1 	bl	800064c <NRF24_read_register>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val & (1 << 3))
 8000e70:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000e74:	f003 0308 	and.w	r3, r3, #8
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d013      	beq.n	8000ea4 <printRadioSettings+0x6c>
	{
		if(reg8Val & (1 << 2)) sprintf(uartTxBuf, "CRC:\r\n		Enabled, 2 Bytes \r\n");
 8000e7c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000e80:	f003 0304 	and.w	r3, r3, #4
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d006      	beq.n	8000e96 <printRadioSettings+0x5e>
 8000e88:	f107 0308 	add.w	r3, r7, #8
 8000e8c:	49b2      	ldr	r1, [pc, #712]	; (8001158 <printRadioSettings+0x320>)
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f002 ff8c 	bl	8003dac <siprintf>
 8000e94:	e00c      	b.n	8000eb0 <printRadioSettings+0x78>
		else sprintf(uartTxBuf, "CRC:\r\n		Enabled, 1 Byte \r\n");	
 8000e96:	f107 0308 	add.w	r3, r7, #8
 8000e9a:	49b0      	ldr	r1, [pc, #704]	; (800115c <printRadioSettings+0x324>)
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f002 ff85 	bl	8003dac <siprintf>
 8000ea2:	e005      	b.n	8000eb0 <printRadioSettings+0x78>
	}
	else
	{
		sprintf(uartTxBuf, "CRC:\r\n		Disabled \r\n");
 8000ea4:	f107 0308 	add.w	r3, r7, #8
 8000ea8:	49ad      	ldr	r1, [pc, #692]	; (8001160 <printRadioSettings+0x328>)
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f002 ff7e 	bl	8003dac <siprintf>
	}
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000eb0:	f107 0308 	add.w	r3, r7, #8
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f7ff f993 	bl	80001e0 <strlen>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	b29a      	uxth	r2, r3
 8000ebe:	f107 0108 	add.w	r1, r7, #8
 8000ec2:	230a      	movs	r3, #10
 8000ec4:	48a3      	ldr	r0, [pc, #652]	; (8001154 <printRadioSettings+0x31c>)
 8000ec6:	f002 fc68 	bl	800379a <HAL_UART_Transmit>
	//b) AutoAck on pipes
	reg8Val = NRF24_read_register(0x01);
 8000eca:	2001      	movs	r0, #1
 8000ecc:	f7ff fbbe 	bl	800064c <NRF24_read_register>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000ed6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000eda:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	bfcc      	ite	gt
 8000ee2:	2301      	movgt	r3, #1
 8000ee4:	2300      	movle	r3, #0
 8000ee6:	b2db      	uxtb	r3, r3
 8000ee8:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000eea:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000eee:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	bfcc      	ite	gt
 8000ef6:	2301      	movgt	r3, #1
 8000ef8:	2300      	movle	r3, #0
 8000efa:	b2db      	uxtb	r3, r3
 8000efc:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000efe:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000f02:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	bfcc      	ite	gt
 8000f0a:	2301      	movgt	r3, #1
 8000f0c:	2300      	movle	r3, #0
 8000f0e:	b2db      	uxtb	r3, r3
 8000f10:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000f12:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000f16:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	bfcc      	ite	gt
 8000f1e:	2301      	movgt	r3, #1
 8000f20:	2300      	movle	r3, #0
 8000f22:	b2db      	uxtb	r3, r3
 8000f24:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000f26:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000f2a:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	bfcc      	ite	gt
 8000f32:	2301      	movgt	r3, #1
 8000f34:	2300      	movle	r3, #0
 8000f36:	b2db      	uxtb	r3, r3
 8000f38:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000f3a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000f3e:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	bfcc      	ite	gt
 8000f46:	2301      	movgt	r3, #1
 8000f48:	2300      	movle	r3, #0
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	f107 0008 	add.w	r0, r7, #8
 8000f50:	9303      	str	r3, [sp, #12]
 8000f52:	9402      	str	r4, [sp, #8]
 8000f54:	9101      	str	r1, [sp, #4]
 8000f56:	9200      	str	r2, [sp, #0]
 8000f58:	4633      	mov	r3, r6
 8000f5a:	462a      	mov	r2, r5
 8000f5c:	4981      	ldr	r1, [pc, #516]	; (8001164 <printRadioSettings+0x32c>)
 8000f5e:	f002 ff25 	bl	8003dac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000f62:	f107 0308 	add.w	r3, r7, #8
 8000f66:	4618      	mov	r0, r3
 8000f68:	f7ff f93a 	bl	80001e0 <strlen>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	b29a      	uxth	r2, r3
 8000f70:	f107 0108 	add.w	r1, r7, #8
 8000f74:	230a      	movs	r3, #10
 8000f76:	4877      	ldr	r0, [pc, #476]	; (8001154 <printRadioSettings+0x31c>)
 8000f78:	f002 fc0f 	bl	800379a <HAL_UART_Transmit>
	//c) Enabled Rx addresses
	reg8Val = NRF24_read_register(0x02);
 8000f7c:	2002      	movs	r0, #2
 8000f7e:	f7ff fb65 	bl	800064c <NRF24_read_register>
 8000f82:	4603      	mov	r3, r0
 8000f84:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000f88:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000f8c:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	bfcc      	ite	gt
 8000f94:	2301      	movgt	r3, #1
 8000f96:	2300      	movle	r3, #0
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000f9c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000fa0:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	bfcc      	ite	gt
 8000fa8:	2301      	movgt	r3, #1
 8000faa:	2300      	movle	r3, #0
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000fb0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000fb4:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	bfcc      	ite	gt
 8000fbc:	2301      	movgt	r3, #1
 8000fbe:	2300      	movle	r3, #0
 8000fc0:	b2db      	uxtb	r3, r3
 8000fc2:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000fc4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000fc8:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	bfcc      	ite	gt
 8000fd0:	2301      	movgt	r3, #1
 8000fd2:	2300      	movle	r3, #0
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000fd8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000fdc:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	bfcc      	ite	gt
 8000fe4:	2301      	movgt	r3, #1
 8000fe6:	2300      	movle	r3, #0
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000fec:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000ff0:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	bfcc      	ite	gt
 8000ff8:	2301      	movgt	r3, #1
 8000ffa:	2300      	movle	r3, #0
 8000ffc:	b2db      	uxtb	r3, r3
 8000ffe:	f107 0008 	add.w	r0, r7, #8
 8001002:	9303      	str	r3, [sp, #12]
 8001004:	9402      	str	r4, [sp, #8]
 8001006:	9101      	str	r1, [sp, #4]
 8001008:	9200      	str	r2, [sp, #0]
 800100a:	4633      	mov	r3, r6
 800100c:	462a      	mov	r2, r5
 800100e:	4956      	ldr	r1, [pc, #344]	; (8001168 <printRadioSettings+0x330>)
 8001010:	f002 fecc 	bl	8003dac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001014:	f107 0308 	add.w	r3, r7, #8
 8001018:	4618      	mov	r0, r3
 800101a:	f7ff f8e1 	bl	80001e0 <strlen>
 800101e:	4603      	mov	r3, r0
 8001020:	b29a      	uxth	r2, r3
 8001022:	f107 0108 	add.w	r1, r7, #8
 8001026:	230a      	movs	r3, #10
 8001028:	484a      	ldr	r0, [pc, #296]	; (8001154 <printRadioSettings+0x31c>)
 800102a:	f002 fbb6 	bl	800379a <HAL_UART_Transmit>
	//d) Address width
	reg8Val = NRF24_read_register(0x03)&0x03;
 800102e:	2003      	movs	r0, #3
 8001030:	f7ff fb0c 	bl	800064c <NRF24_read_register>
 8001034:	4603      	mov	r3, r0
 8001036:	f003 0303 	and.w	r3, r3, #3
 800103a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	reg8Val +=2;
 800103e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001042:	3302      	adds	r3, #2
 8001044:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "SETUP_AW:\r\n		%d bytes \r\n", reg8Val);
 8001048:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 800104c:	f107 0308 	add.w	r3, r7, #8
 8001050:	4946      	ldr	r1, [pc, #280]	; (800116c <printRadioSettings+0x334>)
 8001052:	4618      	mov	r0, r3
 8001054:	f002 feaa 	bl	8003dac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001058:	f107 0308 	add.w	r3, r7, #8
 800105c:	4618      	mov	r0, r3
 800105e:	f7ff f8bf 	bl	80001e0 <strlen>
 8001062:	4603      	mov	r3, r0
 8001064:	b29a      	uxth	r2, r3
 8001066:	f107 0108 	add.w	r1, r7, #8
 800106a:	230a      	movs	r3, #10
 800106c:	4839      	ldr	r0, [pc, #228]	; (8001154 <printRadioSettings+0x31c>)
 800106e:	f002 fb94 	bl	800379a <HAL_UART_Transmit>
	//e) RF channel
	reg8Val = NRF24_read_register(0x05);
 8001072:	2005      	movs	r0, #5
 8001074:	f7ff faea 	bl	800064c <NRF24_read_register>
 8001078:	4603      	mov	r3, r0
 800107a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RF_CH:\r\n		%d CH \r\n", reg8Val&0x7F);
 800107e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001082:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001086:	f107 0308 	add.w	r3, r7, #8
 800108a:	4939      	ldr	r1, [pc, #228]	; (8001170 <printRadioSettings+0x338>)
 800108c:	4618      	mov	r0, r3
 800108e:	f002 fe8d 	bl	8003dac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001092:	f107 0308 	add.w	r3, r7, #8
 8001096:	4618      	mov	r0, r3
 8001098:	f7ff f8a2 	bl	80001e0 <strlen>
 800109c:	4603      	mov	r3, r0
 800109e:	b29a      	uxth	r2, r3
 80010a0:	f107 0108 	add.w	r1, r7, #8
 80010a4:	230a      	movs	r3, #10
 80010a6:	482b      	ldr	r0, [pc, #172]	; (8001154 <printRadioSettings+0x31c>)
 80010a8:	f002 fb77 	bl	800379a <HAL_UART_Transmit>
	//f) Data rate & RF_PWR
	reg8Val = NRF24_read_register(0x06);
 80010ac:	2006      	movs	r0, #6
 80010ae:	f7ff facd 	bl	800064c <NRF24_read_register>
 80010b2:	4603      	mov	r3, r0
 80010b4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val & (1 << 3)) sprintf(uartTxBuf, "Data Rate:\r\n		2Mbps \r\n");
 80010b8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80010bc:	f003 0308 	and.w	r3, r3, #8
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d006      	beq.n	80010d2 <printRadioSettings+0x29a>
 80010c4:	f107 0308 	add.w	r3, r7, #8
 80010c8:	492a      	ldr	r1, [pc, #168]	; (8001174 <printRadioSettings+0x33c>)
 80010ca:	4618      	mov	r0, r3
 80010cc:	f002 fe6e 	bl	8003dac <siprintf>
 80010d0:	e005      	b.n	80010de <printRadioSettings+0x2a6>
	else sprintf(uartTxBuf, "Data Rate:\r\n		1Mbps \r\n");
 80010d2:	f107 0308 	add.w	r3, r7, #8
 80010d6:	4928      	ldr	r1, [pc, #160]	; (8001178 <printRadioSettings+0x340>)
 80010d8:	4618      	mov	r0, r3
 80010da:	f002 fe67 	bl	8003dac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80010de:	f107 0308 	add.w	r3, r7, #8
 80010e2:	4618      	mov	r0, r3
 80010e4:	f7ff f87c 	bl	80001e0 <strlen>
 80010e8:	4603      	mov	r3, r0
 80010ea:	b29a      	uxth	r2, r3
 80010ec:	f107 0108 	add.w	r1, r7, #8
 80010f0:	230a      	movs	r3, #10
 80010f2:	4818      	ldr	r0, [pc, #96]	; (8001154 <printRadioSettings+0x31c>)
 80010f4:	f002 fb51 	bl	800379a <HAL_UART_Transmit>
	reg8Val &= (3 << 1);
 80010f8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80010fc:	f003 0306 	and.w	r3, r3, #6
 8001100:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	reg8Val = (reg8Val>>1);
 8001104:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001108:	085b      	lsrs	r3, r3, #1
 800110a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val == 0) sprintf(uartTxBuf, "RF_PWR:\r\n		-18dB \r\n");
 800110e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001112:	2b00      	cmp	r3, #0
 8001114:	d106      	bne.n	8001124 <printRadioSettings+0x2ec>
 8001116:	f107 0308 	add.w	r3, r7, #8
 800111a:	4918      	ldr	r1, [pc, #96]	; (800117c <printRadioSettings+0x344>)
 800111c:	4618      	mov	r0, r3
 800111e:	f002 fe45 	bl	8003dac <siprintf>
 8001122:	e03b      	b.n	800119c <printRadioSettings+0x364>
	else if(reg8Val == 1) sprintf(uartTxBuf, "RF_PWR:\r\n		-12dB \r\n");
 8001124:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001128:	2b01      	cmp	r3, #1
 800112a:	d106      	bne.n	800113a <printRadioSettings+0x302>
 800112c:	f107 0308 	add.w	r3, r7, #8
 8001130:	4913      	ldr	r1, [pc, #76]	; (8001180 <printRadioSettings+0x348>)
 8001132:	4618      	mov	r0, r3
 8001134:	f002 fe3a 	bl	8003dac <siprintf>
 8001138:	e030      	b.n	800119c <printRadioSettings+0x364>
	else if(reg8Val == 2) sprintf(uartTxBuf, "RF_PWR:\r\n		-6dB \r\n");
 800113a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800113e:	2b02      	cmp	r3, #2
 8001140:	d122      	bne.n	8001188 <printRadioSettings+0x350>
 8001142:	f107 0308 	add.w	r3, r7, #8
 8001146:	490f      	ldr	r1, [pc, #60]	; (8001184 <printRadioSettings+0x34c>)
 8001148:	4618      	mov	r0, r3
 800114a:	f002 fe2f 	bl	8003dac <siprintf>
 800114e:	e025      	b.n	800119c <printRadioSettings+0x364>
 8001150:	08004604 	.word	0x08004604
 8001154:	20000104 	.word	0x20000104
 8001158:	08004638 	.word	0x08004638
 800115c:	08004654 	.word	0x08004654
 8001160:	08004670 	.word	0x08004670
 8001164:	08004684 	.word	0x08004684
 8001168:	080046c8 	.word	0x080046c8
 800116c:	08004714 	.word	0x08004714
 8001170:	08004730 	.word	0x08004730
 8001174:	08004744 	.word	0x08004744
 8001178:	0800475c 	.word	0x0800475c
 800117c:	08004774 	.word	0x08004774
 8001180:	08004788 	.word	0x08004788
 8001184:	0800479c 	.word	0x0800479c
	else if(reg8Val == 3) sprintf(uartTxBuf, "RF_PWR:\r\n		0dB \r\n");
 8001188:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800118c:	2b03      	cmp	r3, #3
 800118e:	d105      	bne.n	800119c <printRadioSettings+0x364>
 8001190:	f107 0308 	add.w	r3, r7, #8
 8001194:	49d7      	ldr	r1, [pc, #860]	; (80014f4 <printRadioSettings+0x6bc>)
 8001196:	4618      	mov	r0, r3
 8001198:	f002 fe08 	bl	8003dac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800119c:	f107 0308 	add.w	r3, r7, #8
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff f81d 	bl	80001e0 <strlen>
 80011a6:	4603      	mov	r3, r0
 80011a8:	b29a      	uxth	r2, r3
 80011aa:	f107 0108 	add.w	r1, r7, #8
 80011ae:	230a      	movs	r3, #10
 80011b0:	48d1      	ldr	r0, [pc, #836]	; (80014f8 <printRadioSettings+0x6c0>)
 80011b2:	f002 faf2 	bl	800379a <HAL_UART_Transmit>
	//g) RX pipes addresses
	uint8_t pipeAddrs[6];
	NRF24_read_registerN(0x0A, pipeAddrs, 5);
 80011b6:	463b      	mov	r3, r7
 80011b8:	2205      	movs	r2, #5
 80011ba:	4619      	mov	r1, r3
 80011bc:	200a      	movs	r0, #10
 80011be:	f7ff fa6d 	bl	800069c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe0 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 80011c2:	793b      	ldrb	r3, [r7, #4]
 80011c4:	461c      	mov	r4, r3
 80011c6:	78fb      	ldrb	r3, [r7, #3]
 80011c8:	461d      	mov	r5, r3
 80011ca:	78bb      	ldrb	r3, [r7, #2]
 80011cc:	787a      	ldrb	r2, [r7, #1]
 80011ce:	7839      	ldrb	r1, [r7, #0]
 80011d0:	f107 0008 	add.w	r0, r7, #8
 80011d4:	9102      	str	r1, [sp, #8]
 80011d6:	9201      	str	r2, [sp, #4]
 80011d8:	9300      	str	r3, [sp, #0]
 80011da:	462b      	mov	r3, r5
 80011dc:	4622      	mov	r2, r4
 80011de:	49c7      	ldr	r1, [pc, #796]	; (80014fc <printRadioSettings+0x6c4>)
 80011e0:	f002 fde4 	bl	8003dac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80011e4:	f107 0308 	add.w	r3, r7, #8
 80011e8:	4618      	mov	r0, r3
 80011ea:	f7fe fff9 	bl	80001e0 <strlen>
 80011ee:	4603      	mov	r3, r0
 80011f0:	b29a      	uxth	r2, r3
 80011f2:	f107 0108 	add.w	r1, r7, #8
 80011f6:	230a      	movs	r3, #10
 80011f8:	48bf      	ldr	r0, [pc, #764]	; (80014f8 <printRadioSettings+0x6c0>)
 80011fa:	f002 face 	bl	800379a <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+1, pipeAddrs, 5);
 80011fe:	463b      	mov	r3, r7
 8001200:	2205      	movs	r2, #5
 8001202:	4619      	mov	r1, r3
 8001204:	200b      	movs	r0, #11
 8001206:	f7ff fa49 	bl	800069c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe1 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 800120a:	793b      	ldrb	r3, [r7, #4]
 800120c:	461c      	mov	r4, r3
 800120e:	78fb      	ldrb	r3, [r7, #3]
 8001210:	461d      	mov	r5, r3
 8001212:	78bb      	ldrb	r3, [r7, #2]
 8001214:	787a      	ldrb	r2, [r7, #1]
 8001216:	7839      	ldrb	r1, [r7, #0]
 8001218:	f107 0008 	add.w	r0, r7, #8
 800121c:	9102      	str	r1, [sp, #8]
 800121e:	9201      	str	r2, [sp, #4]
 8001220:	9300      	str	r3, [sp, #0]
 8001222:	462b      	mov	r3, r5
 8001224:	4622      	mov	r2, r4
 8001226:	49b6      	ldr	r1, [pc, #728]	; (8001500 <printRadioSettings+0x6c8>)
 8001228:	f002 fdc0 	bl	8003dac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800122c:	f107 0308 	add.w	r3, r7, #8
 8001230:	4618      	mov	r0, r3
 8001232:	f7fe ffd5 	bl	80001e0 <strlen>
 8001236:	4603      	mov	r3, r0
 8001238:	b29a      	uxth	r2, r3
 800123a:	f107 0108 	add.w	r1, r7, #8
 800123e:	230a      	movs	r3, #10
 8001240:	48ad      	ldr	r0, [pc, #692]	; (80014f8 <printRadioSettings+0x6c0>)
 8001242:	f002 faaa 	bl	800379a <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+2, pipeAddrs, 1);
 8001246:	463b      	mov	r3, r7
 8001248:	2201      	movs	r2, #1
 800124a:	4619      	mov	r1, r3
 800124c:	200c      	movs	r0, #12
 800124e:	f7ff fa25 	bl	800069c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe2 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8001252:	783b      	ldrb	r3, [r7, #0]
 8001254:	461a      	mov	r2, r3
 8001256:	f107 0308 	add.w	r3, r7, #8
 800125a:	49aa      	ldr	r1, [pc, #680]	; (8001504 <printRadioSettings+0x6cc>)
 800125c:	4618      	mov	r0, r3
 800125e:	f002 fda5 	bl	8003dac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001262:	f107 0308 	add.w	r3, r7, #8
 8001266:	4618      	mov	r0, r3
 8001268:	f7fe ffba 	bl	80001e0 <strlen>
 800126c:	4603      	mov	r3, r0
 800126e:	b29a      	uxth	r2, r3
 8001270:	f107 0108 	add.w	r1, r7, #8
 8001274:	230a      	movs	r3, #10
 8001276:	48a0      	ldr	r0, [pc, #640]	; (80014f8 <printRadioSettings+0x6c0>)
 8001278:	f002 fa8f 	bl	800379a <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+3, pipeAddrs, 1);
 800127c:	463b      	mov	r3, r7
 800127e:	2201      	movs	r2, #1
 8001280:	4619      	mov	r1, r3
 8001282:	200d      	movs	r0, #13
 8001284:	f7ff fa0a 	bl	800069c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe3 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8001288:	783b      	ldrb	r3, [r7, #0]
 800128a:	461a      	mov	r2, r3
 800128c:	f107 0308 	add.w	r3, r7, #8
 8001290:	499d      	ldr	r1, [pc, #628]	; (8001508 <printRadioSettings+0x6d0>)
 8001292:	4618      	mov	r0, r3
 8001294:	f002 fd8a 	bl	8003dac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001298:	f107 0308 	add.w	r3, r7, #8
 800129c:	4618      	mov	r0, r3
 800129e:	f7fe ff9f 	bl	80001e0 <strlen>
 80012a2:	4603      	mov	r3, r0
 80012a4:	b29a      	uxth	r2, r3
 80012a6:	f107 0108 	add.w	r1, r7, #8
 80012aa:	230a      	movs	r3, #10
 80012ac:	4892      	ldr	r0, [pc, #584]	; (80014f8 <printRadioSettings+0x6c0>)
 80012ae:	f002 fa74 	bl	800379a <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+4, pipeAddrs, 1);
 80012b2:	463b      	mov	r3, r7
 80012b4:	2201      	movs	r2, #1
 80012b6:	4619      	mov	r1, r3
 80012b8:	200e      	movs	r0, #14
 80012ba:	f7ff f9ef 	bl	800069c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe4 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 80012be:	783b      	ldrb	r3, [r7, #0]
 80012c0:	461a      	mov	r2, r3
 80012c2:	f107 0308 	add.w	r3, r7, #8
 80012c6:	4991      	ldr	r1, [pc, #580]	; (800150c <printRadioSettings+0x6d4>)
 80012c8:	4618      	mov	r0, r3
 80012ca:	f002 fd6f 	bl	8003dac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80012ce:	f107 0308 	add.w	r3, r7, #8
 80012d2:	4618      	mov	r0, r3
 80012d4:	f7fe ff84 	bl	80001e0 <strlen>
 80012d8:	4603      	mov	r3, r0
 80012da:	b29a      	uxth	r2, r3
 80012dc:	f107 0108 	add.w	r1, r7, #8
 80012e0:	230a      	movs	r3, #10
 80012e2:	4885      	ldr	r0, [pc, #532]	; (80014f8 <printRadioSettings+0x6c0>)
 80012e4:	f002 fa59 	bl	800379a <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+5, pipeAddrs, 1);
 80012e8:	463b      	mov	r3, r7
 80012ea:	2201      	movs	r2, #1
 80012ec:	4619      	mov	r1, r3
 80012ee:	200f      	movs	r0, #15
 80012f0:	f7ff f9d4 	bl	800069c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe5 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 80012f4:	783b      	ldrb	r3, [r7, #0]
 80012f6:	461a      	mov	r2, r3
 80012f8:	f107 0308 	add.w	r3, r7, #8
 80012fc:	4984      	ldr	r1, [pc, #528]	; (8001510 <printRadioSettings+0x6d8>)
 80012fe:	4618      	mov	r0, r3
 8001300:	f002 fd54 	bl	8003dac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001304:	f107 0308 	add.w	r3, r7, #8
 8001308:	4618      	mov	r0, r3
 800130a:	f7fe ff69 	bl	80001e0 <strlen>
 800130e:	4603      	mov	r3, r0
 8001310:	b29a      	uxth	r2, r3
 8001312:	f107 0108 	add.w	r1, r7, #8
 8001316:	230a      	movs	r3, #10
 8001318:	4877      	ldr	r0, [pc, #476]	; (80014f8 <printRadioSettings+0x6c0>)
 800131a:	f002 fa3e 	bl	800379a <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+6, pipeAddrs, 5);
 800131e:	463b      	mov	r3, r7
 8001320:	2205      	movs	r2, #5
 8001322:	4619      	mov	r1, r3
 8001324:	2010      	movs	r0, #16
 8001326:	f7ff f9b9 	bl	800069c <NRF24_read_registerN>
	sprintf(uartTxBuf, "TX Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 800132a:	793b      	ldrb	r3, [r7, #4]
 800132c:	461c      	mov	r4, r3
 800132e:	78fb      	ldrb	r3, [r7, #3]
 8001330:	461d      	mov	r5, r3
 8001332:	78bb      	ldrb	r3, [r7, #2]
 8001334:	787a      	ldrb	r2, [r7, #1]
 8001336:	7839      	ldrb	r1, [r7, #0]
 8001338:	f107 0008 	add.w	r0, r7, #8
 800133c:	9102      	str	r1, [sp, #8]
 800133e:	9201      	str	r2, [sp, #4]
 8001340:	9300      	str	r3, [sp, #0]
 8001342:	462b      	mov	r3, r5
 8001344:	4622      	mov	r2, r4
 8001346:	4973      	ldr	r1, [pc, #460]	; (8001514 <printRadioSettings+0x6dc>)
 8001348:	f002 fd30 	bl	8003dac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800134c:	f107 0308 	add.w	r3, r7, #8
 8001350:	4618      	mov	r0, r3
 8001352:	f7fe ff45 	bl	80001e0 <strlen>
 8001356:	4603      	mov	r3, r0
 8001358:	b29a      	uxth	r2, r3
 800135a:	f107 0108 	add.w	r1, r7, #8
 800135e:	230a      	movs	r3, #10
 8001360:	4865      	ldr	r0, [pc, #404]	; (80014f8 <printRadioSettings+0x6c0>)
 8001362:	f002 fa1a 	bl	800379a <HAL_UART_Transmit>
	
	//h) RX PW (Payload Width 0 - 32)
	reg8Val = NRF24_read_register(0x11);
 8001366:	2011      	movs	r0, #17
 8001368:	f7ff f970 	bl	800064c <NRF24_read_register>
 800136c:	4603      	mov	r3, r0
 800136e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P0:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001372:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001376:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800137a:	f107 0308 	add.w	r3, r7, #8
 800137e:	4966      	ldr	r1, [pc, #408]	; (8001518 <printRadioSettings+0x6e0>)
 8001380:	4618      	mov	r0, r3
 8001382:	f002 fd13 	bl	8003dac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001386:	f107 0308 	add.w	r3, r7, #8
 800138a:	4618      	mov	r0, r3
 800138c:	f7fe ff28 	bl	80001e0 <strlen>
 8001390:	4603      	mov	r3, r0
 8001392:	b29a      	uxth	r2, r3
 8001394:	f107 0108 	add.w	r1, r7, #8
 8001398:	230a      	movs	r3, #10
 800139a:	4857      	ldr	r0, [pc, #348]	; (80014f8 <printRadioSettings+0x6c0>)
 800139c:	f002 f9fd 	bl	800379a <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+1);
 80013a0:	2012      	movs	r0, #18
 80013a2:	f7ff f953 	bl	800064c <NRF24_read_register>
 80013a6:	4603      	mov	r3, r0
 80013a8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P1:\r\n		%d bytes \r\n", reg8Val&0x3F);
 80013ac:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80013b0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80013b4:	f107 0308 	add.w	r3, r7, #8
 80013b8:	4958      	ldr	r1, [pc, #352]	; (800151c <printRadioSettings+0x6e4>)
 80013ba:	4618      	mov	r0, r3
 80013bc:	f002 fcf6 	bl	8003dac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80013c0:	f107 0308 	add.w	r3, r7, #8
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7fe ff0b 	bl	80001e0 <strlen>
 80013ca:	4603      	mov	r3, r0
 80013cc:	b29a      	uxth	r2, r3
 80013ce:	f107 0108 	add.w	r1, r7, #8
 80013d2:	230a      	movs	r3, #10
 80013d4:	4848      	ldr	r0, [pc, #288]	; (80014f8 <printRadioSettings+0x6c0>)
 80013d6:	f002 f9e0 	bl	800379a <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+2);
 80013da:	2013      	movs	r0, #19
 80013dc:	f7ff f936 	bl	800064c <NRF24_read_register>
 80013e0:	4603      	mov	r3, r0
 80013e2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P2:\r\n		%d bytes \r\n", reg8Val&0x3F);
 80013e6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80013ea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80013ee:	f107 0308 	add.w	r3, r7, #8
 80013f2:	494b      	ldr	r1, [pc, #300]	; (8001520 <printRadioSettings+0x6e8>)
 80013f4:	4618      	mov	r0, r3
 80013f6:	f002 fcd9 	bl	8003dac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80013fa:	f107 0308 	add.w	r3, r7, #8
 80013fe:	4618      	mov	r0, r3
 8001400:	f7fe feee 	bl	80001e0 <strlen>
 8001404:	4603      	mov	r3, r0
 8001406:	b29a      	uxth	r2, r3
 8001408:	f107 0108 	add.w	r1, r7, #8
 800140c:	230a      	movs	r3, #10
 800140e:	483a      	ldr	r0, [pc, #232]	; (80014f8 <printRadioSettings+0x6c0>)
 8001410:	f002 f9c3 	bl	800379a <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+3);
 8001414:	2014      	movs	r0, #20
 8001416:	f7ff f919 	bl	800064c <NRF24_read_register>
 800141a:	4603      	mov	r3, r0
 800141c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P3:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001420:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001424:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001428:	f107 0308 	add.w	r3, r7, #8
 800142c:	493d      	ldr	r1, [pc, #244]	; (8001524 <printRadioSettings+0x6ec>)
 800142e:	4618      	mov	r0, r3
 8001430:	f002 fcbc 	bl	8003dac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001434:	f107 0308 	add.w	r3, r7, #8
 8001438:	4618      	mov	r0, r3
 800143a:	f7fe fed1 	bl	80001e0 <strlen>
 800143e:	4603      	mov	r3, r0
 8001440:	b29a      	uxth	r2, r3
 8001442:	f107 0108 	add.w	r1, r7, #8
 8001446:	230a      	movs	r3, #10
 8001448:	482b      	ldr	r0, [pc, #172]	; (80014f8 <printRadioSettings+0x6c0>)
 800144a:	f002 f9a6 	bl	800379a <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+4);
 800144e:	2015      	movs	r0, #21
 8001450:	f7ff f8fc 	bl	800064c <NRF24_read_register>
 8001454:	4603      	mov	r3, r0
 8001456:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P4:\r\n		%d bytes \r\n", reg8Val&0x3F);
 800145a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800145e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001462:	f107 0308 	add.w	r3, r7, #8
 8001466:	4930      	ldr	r1, [pc, #192]	; (8001528 <printRadioSettings+0x6f0>)
 8001468:	4618      	mov	r0, r3
 800146a:	f002 fc9f 	bl	8003dac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800146e:	f107 0308 	add.w	r3, r7, #8
 8001472:	4618      	mov	r0, r3
 8001474:	f7fe feb4 	bl	80001e0 <strlen>
 8001478:	4603      	mov	r3, r0
 800147a:	b29a      	uxth	r2, r3
 800147c:	f107 0108 	add.w	r1, r7, #8
 8001480:	230a      	movs	r3, #10
 8001482:	481d      	ldr	r0, [pc, #116]	; (80014f8 <printRadioSettings+0x6c0>)
 8001484:	f002 f989 	bl	800379a <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+5);
 8001488:	2016      	movs	r0, #22
 800148a:	f7ff f8df 	bl	800064c <NRF24_read_register>
 800148e:	4603      	mov	r3, r0
 8001490:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P5:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001494:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001498:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800149c:	f107 0308 	add.w	r3, r7, #8
 80014a0:	4922      	ldr	r1, [pc, #136]	; (800152c <printRadioSettings+0x6f4>)
 80014a2:	4618      	mov	r0, r3
 80014a4:	f002 fc82 	bl	8003dac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80014a8:	f107 0308 	add.w	r3, r7, #8
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7fe fe97 	bl	80001e0 <strlen>
 80014b2:	4603      	mov	r3, r0
 80014b4:	b29a      	uxth	r2, r3
 80014b6:	f107 0108 	add.w	r1, r7, #8
 80014ba:	230a      	movs	r3, #10
 80014bc:	480e      	ldr	r0, [pc, #56]	; (80014f8 <printRadioSettings+0x6c0>)
 80014be:	f002 f96c 	bl	800379a <HAL_UART_Transmit>
	
	//i) Dynamic payload enable for each pipe
	reg8Val = NRF24_read_register(0x1c);
 80014c2:	201c      	movs	r0, #28
 80014c4:	f7ff f8c2 	bl	800064c <NRF24_read_register>
 80014c8:	4603      	mov	r3, r0
 80014ca:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80014ce:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80014d2:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	bfcc      	ite	gt
 80014da:	2301      	movgt	r3, #1
 80014dc:	2300      	movle	r3, #0
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80014e2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80014e6:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	bfcc      	ite	gt
 80014ee:	2301      	movgt	r3, #1
 80014f0:	2300      	movle	r3, #0
 80014f2:	e01d      	b.n	8001530 <printRadioSettings+0x6f8>
 80014f4:	080047b0 	.word	0x080047b0
 80014f8:	20000104 	.word	0x20000104
 80014fc:	080047c4 	.word	0x080047c4
 8001500:	080047f4 	.word	0x080047f4
 8001504:	08004824 	.word	0x08004824
 8001508:	0800484c 	.word	0x0800484c
 800150c:	08004874 	.word	0x08004874
 8001510:	0800489c 	.word	0x0800489c
 8001514:	080048c4 	.word	0x080048c4
 8001518:	080048f0 	.word	0x080048f0
 800151c:	0800490c 	.word	0x0800490c
 8001520:	08004928 	.word	0x08004928
 8001524:	08004944 	.word	0x08004944
 8001528:	08004960 	.word	0x08004960
 800152c:	0800497c 	.word	0x0800497c
 8001530:	b2db      	uxtb	r3, r3
 8001532:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001534:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001538:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800153c:	2b00      	cmp	r3, #0
 800153e:	bfcc      	ite	gt
 8001540:	2301      	movgt	r3, #1
 8001542:	2300      	movle	r3, #0
 8001544:	b2db      	uxtb	r3, r3
 8001546:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001548:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800154c:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001550:	2b00      	cmp	r3, #0
 8001552:	bfcc      	ite	gt
 8001554:	2301      	movgt	r3, #1
 8001556:	2300      	movle	r3, #0
 8001558:	b2db      	uxtb	r3, r3
 800155a:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 800155c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001560:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001564:	2b00      	cmp	r3, #0
 8001566:	bfcc      	ite	gt
 8001568:	2301      	movgt	r3, #1
 800156a:	2300      	movle	r3, #0
 800156c:	b2db      	uxtb	r3, r3
 800156e:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001570:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001574:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001578:	2b00      	cmp	r3, #0
 800157a:	bfcc      	ite	gt
 800157c:	2301      	movgt	r3, #1
 800157e:	2300      	movle	r3, #0
 8001580:	b2db      	uxtb	r3, r3
 8001582:	f107 0008 	add.w	r0, r7, #8
 8001586:	9303      	str	r3, [sp, #12]
 8001588:	9402      	str	r4, [sp, #8]
 800158a:	9101      	str	r1, [sp, #4]
 800158c:	9200      	str	r2, [sp, #0]
 800158e:	4633      	mov	r3, r6
 8001590:	462a      	mov	r2, r5
 8001592:	4936      	ldr	r1, [pc, #216]	; (800166c <printRadioSettings+0x834>)
 8001594:	f002 fc0a 	bl	8003dac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001598:	f107 0308 	add.w	r3, r7, #8
 800159c:	4618      	mov	r0, r3
 800159e:	f7fe fe1f 	bl	80001e0 <strlen>
 80015a2:	4603      	mov	r3, r0
 80015a4:	b29a      	uxth	r2, r3
 80015a6:	f107 0108 	add.w	r1, r7, #8
 80015aa:	230a      	movs	r3, #10
 80015ac:	4830      	ldr	r0, [pc, #192]	; (8001670 <printRadioSettings+0x838>)
 80015ae:	f002 f8f4 	bl	800379a <HAL_UART_Transmit>
	
	//j) EN_DPL (is Dynamic payload feature enabled ?)
	reg8Val = NRF24_read_register(0x1d);
 80015b2:	201d      	movs	r0, #29
 80015b4:	f7ff f84a 	bl	800064c <NRF24_read_register>
 80015b8:	4603      	mov	r3, r0
 80015ba:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val&(1<<2)) sprintf(uartTxBuf, "EN_DPL:\r\n		Enabled \r\n");
 80015be:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80015c2:	f003 0304 	and.w	r3, r3, #4
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d006      	beq.n	80015d8 <printRadioSettings+0x7a0>
 80015ca:	f107 0308 	add.w	r3, r7, #8
 80015ce:	4929      	ldr	r1, [pc, #164]	; (8001674 <printRadioSettings+0x83c>)
 80015d0:	4618      	mov	r0, r3
 80015d2:	f002 fbeb 	bl	8003dac <siprintf>
 80015d6:	e005      	b.n	80015e4 <printRadioSettings+0x7ac>
	else sprintf(uartTxBuf, "EN_DPL:\r\n		Disabled \r\n");
 80015d8:	f107 0308 	add.w	r3, r7, #8
 80015dc:	4926      	ldr	r1, [pc, #152]	; (8001678 <printRadioSettings+0x840>)
 80015de:	4618      	mov	r0, r3
 80015e0:	f002 fbe4 	bl	8003dac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80015e4:	f107 0308 	add.w	r3, r7, #8
 80015e8:	4618      	mov	r0, r3
 80015ea:	f7fe fdf9 	bl	80001e0 <strlen>
 80015ee:	4603      	mov	r3, r0
 80015f0:	b29a      	uxth	r2, r3
 80015f2:	f107 0108 	add.w	r1, r7, #8
 80015f6:	230a      	movs	r3, #10
 80015f8:	481d      	ldr	r0, [pc, #116]	; (8001670 <printRadioSettings+0x838>)
 80015fa:	f002 f8ce 	bl	800379a <HAL_UART_Transmit>
	
	//k) EN_ACK_PAY
	if(reg8Val&(1<<1)) sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Enabled \r\n");
 80015fe:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001602:	f003 0302 	and.w	r3, r3, #2
 8001606:	2b00      	cmp	r3, #0
 8001608:	d006      	beq.n	8001618 <printRadioSettings+0x7e0>
 800160a:	f107 0308 	add.w	r3, r7, #8
 800160e:	491b      	ldr	r1, [pc, #108]	; (800167c <printRadioSettings+0x844>)
 8001610:	4618      	mov	r0, r3
 8001612:	f002 fbcb 	bl	8003dac <siprintf>
 8001616:	e005      	b.n	8001624 <printRadioSettings+0x7ec>
	else sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Disabled \r\n");
 8001618:	f107 0308 	add.w	r3, r7, #8
 800161c:	4918      	ldr	r1, [pc, #96]	; (8001680 <printRadioSettings+0x848>)
 800161e:	4618      	mov	r0, r3
 8001620:	f002 fbc4 	bl	8003dac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001624:	f107 0308 	add.w	r3, r7, #8
 8001628:	4618      	mov	r0, r3
 800162a:	f7fe fdd9 	bl	80001e0 <strlen>
 800162e:	4603      	mov	r3, r0
 8001630:	b29a      	uxth	r2, r3
 8001632:	f107 0108 	add.w	r1, r7, #8
 8001636:	230a      	movs	r3, #10
 8001638:	480d      	ldr	r0, [pc, #52]	; (8001670 <printRadioSettings+0x838>)
 800163a:	f002 f8ae 	bl	800379a <HAL_UART_Transmit>
	
	
	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 800163e:	f107 0308 	add.w	r3, r7, #8
 8001642:	4910      	ldr	r1, [pc, #64]	; (8001684 <printRadioSettings+0x84c>)
 8001644:	4618      	mov	r0, r3
 8001646:	f002 fbb1 	bl	8003dac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800164a:	f107 0308 	add.w	r3, r7, #8
 800164e:	4618      	mov	r0, r3
 8001650:	f7fe fdc6 	bl	80001e0 <strlen>
 8001654:	4603      	mov	r3, r0
 8001656:	b29a      	uxth	r2, r3
 8001658:	f107 0108 	add.w	r1, r7, #8
 800165c:	230a      	movs	r3, #10
 800165e:	4804      	ldr	r0, [pc, #16]	; (8001670 <printRadioSettings+0x838>)
 8001660:	f002 f89b 	bl	800379a <HAL_UART_Transmit>
}
 8001664:	bf00      	nop
 8001666:	3774      	adds	r7, #116	; 0x74
 8001668:	46bd      	mov	sp, r7
 800166a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800166c:	08004998 	.word	0x08004998
 8001670:	20000104 	.word	0x20000104
 8001674:	080049e4 	.word	0x080049e4
 8001678:	080049fc 	.word	0x080049fc
 800167c:	08004a14 	.word	0x08004a14
 8001680:	08004a30 	.word	0x08004a30
 8001684:	08004604 	.word	0x08004604

08001688 <nrf24_DebugUART_Init>:
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
}

//4. Init Variables
void nrf24_DebugUART_Init(UART_HandleTypeDef nrf24Uart)
{
 8001688:	b084      	sub	sp, #16
 800168a:	b580      	push	{r7, lr}
 800168c:	af00      	add	r7, sp, #0
 800168e:	f107 0c08 	add.w	ip, r7, #8
 8001692:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	memcpy(&nrf24_huart, &nrf24Uart, sizeof(nrf24Uart));
 8001696:	4b07      	ldr	r3, [pc, #28]	; (80016b4 <nrf24_DebugUART_Init+0x2c>)
 8001698:	4618      	mov	r0, r3
 800169a:	f107 0308 	add.w	r3, r7, #8
 800169e:	2244      	movs	r2, #68	; 0x44
 80016a0:	4619      	mov	r1, r3
 80016a2:	f002 fb6d 	bl	8003d80 <memcpy>
}
 80016a6:	bf00      	nop
 80016a8:	46bd      	mov	sp, r7
 80016aa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80016ae:	b004      	add	sp, #16
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop
 80016b4:	20000104 	.word	0x20000104

080016b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016ba:	b097      	sub	sp, #92	; 0x5c
 80016bc:	af16      	add	r7, sp, #88	; 0x58
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016be:	f000 fae9 	bl	8001c94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016c2:	f000 f85b 	bl	800177c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016c6:	f000 f925 	bl	8001914 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80016ca:	f000 f8f9 	bl	80018c0 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80016ce:	f000 f8c1 	bl	8001854 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  	NRF24_begin(CNSpin_GPIO_Port, CNSpin_Pin, CEpin_Pin, hspi1);
 80016d2:	4c25      	ldr	r4, [pc, #148]	; (8001768 <main+0xb0>)
 80016d4:	4668      	mov	r0, sp
 80016d6:	1d23      	adds	r3, r4, #4
 80016d8:	2254      	movs	r2, #84	; 0x54
 80016da:	4619      	mov	r1, r3
 80016dc:	f002 fb50 	bl	8003d80 <memcpy>
 80016e0:	6823      	ldr	r3, [r4, #0]
 80016e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016ea:	4820      	ldr	r0, [pc, #128]	; (800176c <main+0xb4>)
 80016ec:	f7ff f896 	bl	800081c <NRF24_begin>
	nrf24_DebugUART_Init(huart2);
 80016f0:	4e1f      	ldr	r6, [pc, #124]	; (8001770 <main+0xb8>)
 80016f2:	466d      	mov	r5, sp
 80016f4:	f106 0410 	add.w	r4, r6, #16
 80016f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016fa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001700:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001702:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001704:	6823      	ldr	r3, [r4, #0]
 8001706:	602b      	str	r3, [r5, #0]
 8001708:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800170c:	f7ff ffbc 	bl	8001688 <nrf24_DebugUART_Init>

	printRadioSettings();
 8001710:	f7ff fb92 	bl	8000e38 <printRadioSettings>
	NRF24_openWritingPipe(TxpipeAddrs);
	NRF24_setAutoAck(false);
	NRF24_setChannel(52);
	NRF24_setPayloadSize(32);
#else
	NRF24_setAutoAck(false);
 8001714:	2000      	movs	r0, #0
 8001716:	f7ff fa71 	bl	8000bfc <NRF24_setAutoAck>
	NRF24_setChannel(52);
 800171a:	2034      	movs	r0, #52	; 0x34
 800171c:	f7ff fa15 	bl	8000b4a <NRF24_setChannel>
	NRF24_setPayloadSize(32);
 8001720:	2020      	movs	r0, #32
 8001722:	f7ff fa27 	bl	8000b74 <NRF24_setPayloadSize>
	NRF24_openReadingPipe(1, RxpipeAddrs);
 8001726:	4b13      	ldr	r3, [pc, #76]	; (8001774 <main+0xbc>)
 8001728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800172c:	2001      	movs	r0, #1
 800172e:	f7ff f9a3 	bl	8000a78 <NRF24_openReadingPipe>
	NRF24_startListening();
 8001732:	f7ff f953 	bl	80009dc <NRF24_startListening>

	  		}

	  	HAL_Delay(1000);
#else
	  	if(NRF24_available())
 8001736:	f7ff f977 	bl	8000a28 <NRF24_available>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d0fa      	beq.n	8001736 <main+0x7e>
	  			{
	  				NRF24_read(myRxData, 32);
 8001740:	2120      	movs	r1, #32
 8001742:	480d      	ldr	r0, [pc, #52]	; (8001778 <main+0xc0>)
 8001744:	f7ff f978 	bl	8000a38 <NRF24_read>

	  				myRxData[32] = '\r'; myRxData[32+1] = '\n';
 8001748:	4b0b      	ldr	r3, [pc, #44]	; (8001778 <main+0xc0>)
 800174a:	220d      	movs	r2, #13
 800174c:	f883 2020 	strb.w	r2, [r3, #32]
 8001750:	4b09      	ldr	r3, [pc, #36]	; (8001778 <main+0xc0>)
 8001752:	220a      	movs	r2, #10
 8001754:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	  				HAL_UART_Transmit(&huart2, (uint8_t *)myRxData, 32+2, 10);
 8001758:	230a      	movs	r3, #10
 800175a:	2222      	movs	r2, #34	; 0x22
 800175c:	4906      	ldr	r1, [pc, #24]	; (8001778 <main+0xc0>)
 800175e:	4804      	ldr	r0, [pc, #16]	; (8001770 <main+0xb8>)
 8001760:	f002 f81b 	bl	800379a <HAL_UART_Transmit>
	  	if(NRF24_available())
 8001764:	e7e7      	b.n	8001736 <main+0x7e>
 8001766:	bf00      	nop
 8001768:	20000188 	.word	0x20000188
 800176c:	40020000 	.word	0x40020000
 8001770:	200001e0 	.word	0x200001e0
 8001774:	20000000 	.word	0x20000000
 8001778:	20000154 	.word	0x20000154

0800177c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b094      	sub	sp, #80	; 0x50
 8001780:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001782:	f107 0320 	add.w	r3, r7, #32
 8001786:	2230      	movs	r2, #48	; 0x30
 8001788:	2100      	movs	r1, #0
 800178a:	4618      	mov	r0, r3
 800178c:	f002 fb06 	bl	8003d9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001790:	f107 030c 	add.w	r3, r7, #12
 8001794:	2200      	movs	r2, #0
 8001796:	601a      	str	r2, [r3, #0]
 8001798:	605a      	str	r2, [r3, #4]
 800179a:	609a      	str	r2, [r3, #8]
 800179c:	60da      	str	r2, [r3, #12]
 800179e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80017a0:	2300      	movs	r3, #0
 80017a2:	60bb      	str	r3, [r7, #8]
 80017a4:	4b29      	ldr	r3, [pc, #164]	; (800184c <SystemClock_Config+0xd0>)
 80017a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a8:	4a28      	ldr	r2, [pc, #160]	; (800184c <SystemClock_Config+0xd0>)
 80017aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017ae:	6413      	str	r3, [r2, #64]	; 0x40
 80017b0:	4b26      	ldr	r3, [pc, #152]	; (800184c <SystemClock_Config+0xd0>)
 80017b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017b8:	60bb      	str	r3, [r7, #8]
 80017ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80017bc:	2300      	movs	r3, #0
 80017be:	607b      	str	r3, [r7, #4]
 80017c0:	4b23      	ldr	r3, [pc, #140]	; (8001850 <SystemClock_Config+0xd4>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80017c8:	4a21      	ldr	r2, [pc, #132]	; (8001850 <SystemClock_Config+0xd4>)
 80017ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017ce:	6013      	str	r3, [r2, #0]
 80017d0:	4b1f      	ldr	r3, [pc, #124]	; (8001850 <SystemClock_Config+0xd4>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80017d8:	607b      	str	r3, [r7, #4]
 80017da:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017dc:	2302      	movs	r3, #2
 80017de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017e0:	2301      	movs	r3, #1
 80017e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017e4:	2310      	movs	r3, #16
 80017e6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017e8:	2302      	movs	r3, #2
 80017ea:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017ec:	2300      	movs	r3, #0
 80017ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80017f0:	2310      	movs	r3, #16
 80017f2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80017f4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80017f8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80017fa:	2304      	movs	r3, #4
 80017fc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80017fe:	2307      	movs	r3, #7
 8001800:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001802:	f107 0320 	add.w	r3, r7, #32
 8001806:	4618      	mov	r0, r3
 8001808:	f000 fd5e 	bl	80022c8 <HAL_RCC_OscConfig>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001812:	f000 f8e5 	bl	80019e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001816:	230f      	movs	r3, #15
 8001818:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800181a:	2302      	movs	r3, #2
 800181c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800181e:	2300      	movs	r3, #0
 8001820:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001822:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001826:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001828:	2300      	movs	r3, #0
 800182a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800182c:	f107 030c 	add.w	r3, r7, #12
 8001830:	2102      	movs	r1, #2
 8001832:	4618      	mov	r0, r3
 8001834:	f000 ffc0 	bl	80027b8 <HAL_RCC_ClockConfig>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800183e:	f000 f8cf 	bl	80019e0 <Error_Handler>
  }
}
 8001842:	bf00      	nop
 8001844:	3750      	adds	r7, #80	; 0x50
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	40023800 	.word	0x40023800
 8001850:	40007000 	.word	0x40007000

08001854 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001858:	4b17      	ldr	r3, [pc, #92]	; (80018b8 <MX_SPI1_Init+0x64>)
 800185a:	4a18      	ldr	r2, [pc, #96]	; (80018bc <MX_SPI1_Init+0x68>)
 800185c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800185e:	4b16      	ldr	r3, [pc, #88]	; (80018b8 <MX_SPI1_Init+0x64>)
 8001860:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001864:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001866:	4b14      	ldr	r3, [pc, #80]	; (80018b8 <MX_SPI1_Init+0x64>)
 8001868:	2200      	movs	r2, #0
 800186a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800186c:	4b12      	ldr	r3, [pc, #72]	; (80018b8 <MX_SPI1_Init+0x64>)
 800186e:	2200      	movs	r2, #0
 8001870:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001872:	4b11      	ldr	r3, [pc, #68]	; (80018b8 <MX_SPI1_Init+0x64>)
 8001874:	2200      	movs	r2, #0
 8001876:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001878:	4b0f      	ldr	r3, [pc, #60]	; (80018b8 <MX_SPI1_Init+0x64>)
 800187a:	2200      	movs	r2, #0
 800187c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800187e:	4b0e      	ldr	r3, [pc, #56]	; (80018b8 <MX_SPI1_Init+0x64>)
 8001880:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001884:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001886:	4b0c      	ldr	r3, [pc, #48]	; (80018b8 <MX_SPI1_Init+0x64>)
 8001888:	2220      	movs	r2, #32
 800188a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800188c:	4b0a      	ldr	r3, [pc, #40]	; (80018b8 <MX_SPI1_Init+0x64>)
 800188e:	2200      	movs	r2, #0
 8001890:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001892:	4b09      	ldr	r3, [pc, #36]	; (80018b8 <MX_SPI1_Init+0x64>)
 8001894:	2200      	movs	r2, #0
 8001896:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001898:	4b07      	ldr	r3, [pc, #28]	; (80018b8 <MX_SPI1_Init+0x64>)
 800189a:	2200      	movs	r2, #0
 800189c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800189e:	4b06      	ldr	r3, [pc, #24]	; (80018b8 <MX_SPI1_Init+0x64>)
 80018a0:	220a      	movs	r2, #10
 80018a2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80018a4:	4804      	ldr	r0, [pc, #16]	; (80018b8 <MX_SPI1_Init+0x64>)
 80018a6:	f001 f983 	bl	8002bb0 <HAL_SPI_Init>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d001      	beq.n	80018b4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80018b0:	f000 f896 	bl	80019e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80018b4:	bf00      	nop
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	20000188 	.word	0x20000188
 80018bc:	40013000 	.word	0x40013000

080018c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80018c4:	4b11      	ldr	r3, [pc, #68]	; (800190c <MX_USART2_UART_Init+0x4c>)
 80018c6:	4a12      	ldr	r2, [pc, #72]	; (8001910 <MX_USART2_UART_Init+0x50>)
 80018c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80018ca:	4b10      	ldr	r3, [pc, #64]	; (800190c <MX_USART2_UART_Init+0x4c>)
 80018cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80018d2:	4b0e      	ldr	r3, [pc, #56]	; (800190c <MX_USART2_UART_Init+0x4c>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80018d8:	4b0c      	ldr	r3, [pc, #48]	; (800190c <MX_USART2_UART_Init+0x4c>)
 80018da:	2200      	movs	r2, #0
 80018dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80018de:	4b0b      	ldr	r3, [pc, #44]	; (800190c <MX_USART2_UART_Init+0x4c>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80018e4:	4b09      	ldr	r3, [pc, #36]	; (800190c <MX_USART2_UART_Init+0x4c>)
 80018e6:	220c      	movs	r2, #12
 80018e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018ea:	4b08      	ldr	r3, [pc, #32]	; (800190c <MX_USART2_UART_Init+0x4c>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80018f0:	4b06      	ldr	r3, [pc, #24]	; (800190c <MX_USART2_UART_Init+0x4c>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80018f6:	4805      	ldr	r0, [pc, #20]	; (800190c <MX_USART2_UART_Init+0x4c>)
 80018f8:	f001 ff02 	bl	8003700 <HAL_UART_Init>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001902:	f000 f86d 	bl	80019e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001906:	bf00      	nop
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	200001e0 	.word	0x200001e0
 8001910:	40004400 	.word	0x40004400

08001914 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b088      	sub	sp, #32
 8001918:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800191a:	f107 030c 	add.w	r3, r7, #12
 800191e:	2200      	movs	r2, #0
 8001920:	601a      	str	r2, [r3, #0]
 8001922:	605a      	str	r2, [r3, #4]
 8001924:	609a      	str	r2, [r3, #8]
 8001926:	60da      	str	r2, [r3, #12]
 8001928:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800192a:	2300      	movs	r3, #0
 800192c:	60bb      	str	r3, [r7, #8]
 800192e:	4b29      	ldr	r3, [pc, #164]	; (80019d4 <MX_GPIO_Init+0xc0>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001932:	4a28      	ldr	r2, [pc, #160]	; (80019d4 <MX_GPIO_Init+0xc0>)
 8001934:	f043 0304 	orr.w	r3, r3, #4
 8001938:	6313      	str	r3, [r2, #48]	; 0x30
 800193a:	4b26      	ldr	r3, [pc, #152]	; (80019d4 <MX_GPIO_Init+0xc0>)
 800193c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193e:	f003 0304 	and.w	r3, r3, #4
 8001942:	60bb      	str	r3, [r7, #8]
 8001944:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001946:	2300      	movs	r3, #0
 8001948:	607b      	str	r3, [r7, #4]
 800194a:	4b22      	ldr	r3, [pc, #136]	; (80019d4 <MX_GPIO_Init+0xc0>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194e:	4a21      	ldr	r2, [pc, #132]	; (80019d4 <MX_GPIO_Init+0xc0>)
 8001950:	f043 0301 	orr.w	r3, r3, #1
 8001954:	6313      	str	r3, [r2, #48]	; 0x30
 8001956:	4b1f      	ldr	r3, [pc, #124]	; (80019d4 <MX_GPIO_Init+0xc0>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195a:	f003 0301 	and.w	r3, r3, #1
 800195e:	607b      	str	r3, [r7, #4]
 8001960:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8001962:	2200      	movs	r2, #0
 8001964:	2110      	movs	r1, #16
 8001966:	481c      	ldr	r0, [pc, #112]	; (80019d8 <MX_GPIO_Init+0xc4>)
 8001968:	f000 fc94 	bl	8002294 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CEpin_Pin|CNSpin_Pin, GPIO_PIN_RESET);
 800196c:	2200      	movs	r2, #0
 800196e:	f44f 7140 	mov.w	r1, #768	; 0x300
 8001972:	481a      	ldr	r0, [pc, #104]	; (80019dc <MX_GPIO_Init+0xc8>)
 8001974:	f000 fc8e 	bl	8002294 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : btn_Pin */
  GPIO_InitStruct.Pin = btn_Pin;
 8001978:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800197c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800197e:	2300      	movs	r3, #0
 8001980:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001982:	2300      	movs	r3, #0
 8001984:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(btn_GPIO_Port, &GPIO_InitStruct);
 8001986:	f107 030c 	add.w	r3, r7, #12
 800198a:	4619      	mov	r1, r3
 800198c:	4812      	ldr	r0, [pc, #72]	; (80019d8 <MX_GPIO_Init+0xc4>)
 800198e:	f000 fafd 	bl	8001f8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001992:	2310      	movs	r3, #16
 8001994:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001996:	2301      	movs	r3, #1
 8001998:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199a:	2300      	movs	r3, #0
 800199c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800199e:	2300      	movs	r3, #0
 80019a0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019a2:	f107 030c 	add.w	r3, r7, #12
 80019a6:	4619      	mov	r1, r3
 80019a8:	480b      	ldr	r0, [pc, #44]	; (80019d8 <MX_GPIO_Init+0xc4>)
 80019aa:	f000 faef 	bl	8001f8c <HAL_GPIO_Init>

  /*Configure GPIO pins : CEpin_Pin CNSpin_Pin */
  GPIO_InitStruct.Pin = CEpin_Pin|CNSpin_Pin;
 80019ae:	f44f 7340 	mov.w	r3, #768	; 0x300
 80019b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019b4:	2301      	movs	r3, #1
 80019b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b8:	2300      	movs	r3, #0
 80019ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019bc:	2300      	movs	r3, #0
 80019be:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019c0:	f107 030c 	add.w	r3, r7, #12
 80019c4:	4619      	mov	r1, r3
 80019c6:	4805      	ldr	r0, [pc, #20]	; (80019dc <MX_GPIO_Init+0xc8>)
 80019c8:	f000 fae0 	bl	8001f8c <HAL_GPIO_Init>

}
 80019cc:	bf00      	nop
 80019ce:	3720      	adds	r7, #32
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	40023800 	.word	0x40023800
 80019d8:	40020800 	.word	0x40020800
 80019dc:	40020000 	.word	0x40020000

080019e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019e4:	b672      	cpsid	i
}
 80019e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019e8:	e7fe      	b.n	80019e8 <Error_Handler+0x8>
	...

080019ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019f2:	2300      	movs	r3, #0
 80019f4:	607b      	str	r3, [r7, #4]
 80019f6:	4b10      	ldr	r3, [pc, #64]	; (8001a38 <HAL_MspInit+0x4c>)
 80019f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019fa:	4a0f      	ldr	r2, [pc, #60]	; (8001a38 <HAL_MspInit+0x4c>)
 80019fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a00:	6453      	str	r3, [r2, #68]	; 0x44
 8001a02:	4b0d      	ldr	r3, [pc, #52]	; (8001a38 <HAL_MspInit+0x4c>)
 8001a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a0a:	607b      	str	r3, [r7, #4]
 8001a0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a0e:	2300      	movs	r3, #0
 8001a10:	603b      	str	r3, [r7, #0]
 8001a12:	4b09      	ldr	r3, [pc, #36]	; (8001a38 <HAL_MspInit+0x4c>)
 8001a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a16:	4a08      	ldr	r2, [pc, #32]	; (8001a38 <HAL_MspInit+0x4c>)
 8001a18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a1c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a1e:	4b06      	ldr	r3, [pc, #24]	; (8001a38 <HAL_MspInit+0x4c>)
 8001a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a26:	603b      	str	r3, [r7, #0]
 8001a28:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001a2a:	2007      	movs	r0, #7
 8001a2c:	f000 fa7a 	bl	8001f24 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a30:	bf00      	nop
 8001a32:	3708      	adds	r7, #8
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	40023800 	.word	0x40023800

08001a3c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b08a      	sub	sp, #40	; 0x28
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a44:	f107 0314 	add.w	r3, r7, #20
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]
 8001a4c:	605a      	str	r2, [r3, #4]
 8001a4e:	609a      	str	r2, [r3, #8]
 8001a50:	60da      	str	r2, [r3, #12]
 8001a52:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4a19      	ldr	r2, [pc, #100]	; (8001ac0 <HAL_SPI_MspInit+0x84>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d12b      	bne.n	8001ab6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a5e:	2300      	movs	r3, #0
 8001a60:	613b      	str	r3, [r7, #16]
 8001a62:	4b18      	ldr	r3, [pc, #96]	; (8001ac4 <HAL_SPI_MspInit+0x88>)
 8001a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a66:	4a17      	ldr	r2, [pc, #92]	; (8001ac4 <HAL_SPI_MspInit+0x88>)
 8001a68:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a6c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a6e:	4b15      	ldr	r3, [pc, #84]	; (8001ac4 <HAL_SPI_MspInit+0x88>)
 8001a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a72:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a76:	613b      	str	r3, [r7, #16]
 8001a78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	60fb      	str	r3, [r7, #12]
 8001a7e:	4b11      	ldr	r3, [pc, #68]	; (8001ac4 <HAL_SPI_MspInit+0x88>)
 8001a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a82:	4a10      	ldr	r2, [pc, #64]	; (8001ac4 <HAL_SPI_MspInit+0x88>)
 8001a84:	f043 0301 	orr.w	r3, r3, #1
 8001a88:	6313      	str	r3, [r2, #48]	; 0x30
 8001a8a:	4b0e      	ldr	r3, [pc, #56]	; (8001ac4 <HAL_SPI_MspInit+0x88>)
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8e:	f003 0301 	and.w	r3, r3, #1
 8001a92:	60fb      	str	r3, [r7, #12]
 8001a94:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001a96:	23e0      	movs	r3, #224	; 0xe0
 8001a98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a9a:	2302      	movs	r3, #2
 8001a9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001aa6:	2305      	movs	r3, #5
 8001aa8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aaa:	f107 0314 	add.w	r3, r7, #20
 8001aae:	4619      	mov	r1, r3
 8001ab0:	4805      	ldr	r0, [pc, #20]	; (8001ac8 <HAL_SPI_MspInit+0x8c>)
 8001ab2:	f000 fa6b 	bl	8001f8c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001ab6:	bf00      	nop
 8001ab8:	3728      	adds	r7, #40	; 0x28
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	40013000 	.word	0x40013000
 8001ac4:	40023800 	.word	0x40023800
 8001ac8:	40020000 	.word	0x40020000

08001acc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b08a      	sub	sp, #40	; 0x28
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad4:	f107 0314 	add.w	r3, r7, #20
 8001ad8:	2200      	movs	r2, #0
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	605a      	str	r2, [r3, #4]
 8001ade:	609a      	str	r2, [r3, #8]
 8001ae0:	60da      	str	r2, [r3, #12]
 8001ae2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a19      	ldr	r2, [pc, #100]	; (8001b50 <HAL_UART_MspInit+0x84>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d12b      	bne.n	8001b46 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001aee:	2300      	movs	r3, #0
 8001af0:	613b      	str	r3, [r7, #16]
 8001af2:	4b18      	ldr	r3, [pc, #96]	; (8001b54 <HAL_UART_MspInit+0x88>)
 8001af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af6:	4a17      	ldr	r2, [pc, #92]	; (8001b54 <HAL_UART_MspInit+0x88>)
 8001af8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001afc:	6413      	str	r3, [r2, #64]	; 0x40
 8001afe:	4b15      	ldr	r3, [pc, #84]	; (8001b54 <HAL_UART_MspInit+0x88>)
 8001b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b06:	613b      	str	r3, [r7, #16]
 8001b08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	60fb      	str	r3, [r7, #12]
 8001b0e:	4b11      	ldr	r3, [pc, #68]	; (8001b54 <HAL_UART_MspInit+0x88>)
 8001b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b12:	4a10      	ldr	r2, [pc, #64]	; (8001b54 <HAL_UART_MspInit+0x88>)
 8001b14:	f043 0301 	orr.w	r3, r3, #1
 8001b18:	6313      	str	r3, [r2, #48]	; 0x30
 8001b1a:	4b0e      	ldr	r3, [pc, #56]	; (8001b54 <HAL_UART_MspInit+0x88>)
 8001b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1e:	f003 0301 	and.w	r3, r3, #1
 8001b22:	60fb      	str	r3, [r7, #12]
 8001b24:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001b26:	230c      	movs	r3, #12
 8001b28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b32:	2303      	movs	r3, #3
 8001b34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b36:	2307      	movs	r3, #7
 8001b38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b3a:	f107 0314 	add.w	r3, r7, #20
 8001b3e:	4619      	mov	r1, r3
 8001b40:	4805      	ldr	r0, [pc, #20]	; (8001b58 <HAL_UART_MspInit+0x8c>)
 8001b42:	f000 fa23 	bl	8001f8c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001b46:	bf00      	nop
 8001b48:	3728      	adds	r7, #40	; 0x28
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	40004400 	.word	0x40004400
 8001b54:	40023800 	.word	0x40023800
 8001b58:	40020000 	.word	0x40020000

08001b5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b60:	e7fe      	b.n	8001b60 <NMI_Handler+0x4>

08001b62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b62:	b480      	push	{r7}
 8001b64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b66:	e7fe      	b.n	8001b66 <HardFault_Handler+0x4>

08001b68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b6c:	e7fe      	b.n	8001b6c <MemManage_Handler+0x4>

08001b6e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b6e:	b480      	push	{r7}
 8001b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b72:	e7fe      	b.n	8001b72 <BusFault_Handler+0x4>

08001b74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b78:	e7fe      	b.n	8001b78 <UsageFault_Handler+0x4>

08001b7a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b7e:	bf00      	nop
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr

08001b88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b8c:	bf00      	nop
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr

08001b96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b96:	b480      	push	{r7}
 8001b98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b9a:	bf00      	nop
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr

08001ba4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ba8:	f000 f8c6 	bl	8001d38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bac:	bf00      	nop
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b086      	sub	sp, #24
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bb8:	4a14      	ldr	r2, [pc, #80]	; (8001c0c <_sbrk+0x5c>)
 8001bba:	4b15      	ldr	r3, [pc, #84]	; (8001c10 <_sbrk+0x60>)
 8001bbc:	1ad3      	subs	r3, r2, r3
 8001bbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bc4:	4b13      	ldr	r3, [pc, #76]	; (8001c14 <_sbrk+0x64>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d102      	bne.n	8001bd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bcc:	4b11      	ldr	r3, [pc, #68]	; (8001c14 <_sbrk+0x64>)
 8001bce:	4a12      	ldr	r2, [pc, #72]	; (8001c18 <_sbrk+0x68>)
 8001bd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bd2:	4b10      	ldr	r3, [pc, #64]	; (8001c14 <_sbrk+0x64>)
 8001bd4:	681a      	ldr	r2, [r3, #0]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4413      	add	r3, r2
 8001bda:	693a      	ldr	r2, [r7, #16]
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d207      	bcs.n	8001bf0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001be0:	f002 f8a4 	bl	8003d2c <__errno>
 8001be4:	4603      	mov	r3, r0
 8001be6:	220c      	movs	r2, #12
 8001be8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bea:	f04f 33ff 	mov.w	r3, #4294967295
 8001bee:	e009      	b.n	8001c04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bf0:	4b08      	ldr	r3, [pc, #32]	; (8001c14 <_sbrk+0x64>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bf6:	4b07      	ldr	r3, [pc, #28]	; (8001c14 <_sbrk+0x64>)
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	4413      	add	r3, r2
 8001bfe:	4a05      	ldr	r2, [pc, #20]	; (8001c14 <_sbrk+0x64>)
 8001c00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c02:	68fb      	ldr	r3, [r7, #12]
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	3718      	adds	r7, #24
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	20018000 	.word	0x20018000
 8001c10:	00000400 	.word	0x00000400
 8001c14:	20000148 	.word	0x20000148
 8001c18:	20000238 	.word	0x20000238

08001c1c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c20:	4b06      	ldr	r3, [pc, #24]	; (8001c3c <SystemInit+0x20>)
 8001c22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c26:	4a05      	ldr	r2, [pc, #20]	; (8001c3c <SystemInit+0x20>)
 8001c28:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c2c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c30:	bf00      	nop
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr
 8001c3a:	bf00      	nop
 8001c3c:	e000ed00 	.word	0xe000ed00

08001c40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c40:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c78 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c44:	480d      	ldr	r0, [pc, #52]	; (8001c7c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001c46:	490e      	ldr	r1, [pc, #56]	; (8001c80 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001c48:	4a0e      	ldr	r2, [pc, #56]	; (8001c84 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c4c:	e002      	b.n	8001c54 <LoopCopyDataInit>

08001c4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c52:	3304      	adds	r3, #4

08001c54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c58:	d3f9      	bcc.n	8001c4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c5a:	4a0b      	ldr	r2, [pc, #44]	; (8001c88 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001c5c:	4c0b      	ldr	r4, [pc, #44]	; (8001c8c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001c5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c60:	e001      	b.n	8001c66 <LoopFillZerobss>

08001c62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c64:	3204      	adds	r2, #4

08001c66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c68:	d3fb      	bcc.n	8001c62 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001c6a:	f7ff ffd7 	bl	8001c1c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c6e:	f002 f863 	bl	8003d38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c72:	f7ff fd21 	bl	80016b8 <main>
  bx  lr    
 8001c76:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c78:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001c7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c80:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001c84:	08004bb4 	.word	0x08004bb4
  ldr r2, =_sbss
 8001c88:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001c8c:	20000238 	.word	0x20000238

08001c90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c90:	e7fe      	b.n	8001c90 <ADC_IRQHandler>
	...

08001c94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c98:	4b0e      	ldr	r3, [pc, #56]	; (8001cd4 <HAL_Init+0x40>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a0d      	ldr	r2, [pc, #52]	; (8001cd4 <HAL_Init+0x40>)
 8001c9e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ca2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ca4:	4b0b      	ldr	r3, [pc, #44]	; (8001cd4 <HAL_Init+0x40>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a0a      	ldr	r2, [pc, #40]	; (8001cd4 <HAL_Init+0x40>)
 8001caa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001cae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cb0:	4b08      	ldr	r3, [pc, #32]	; (8001cd4 <HAL_Init+0x40>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a07      	ldr	r2, [pc, #28]	; (8001cd4 <HAL_Init+0x40>)
 8001cb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cbc:	2003      	movs	r0, #3
 8001cbe:	f000 f931 	bl	8001f24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cc2:	2000      	movs	r0, #0
 8001cc4:	f000 f808 	bl	8001cd8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cc8:	f7ff fe90 	bl	80019ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ccc:	2300      	movs	r3, #0
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	40023c00 	.word	0x40023c00

08001cd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ce0:	4b12      	ldr	r3, [pc, #72]	; (8001d2c <HAL_InitTick+0x54>)
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	4b12      	ldr	r3, [pc, #72]	; (8001d30 <HAL_InitTick+0x58>)
 8001ce6:	781b      	ldrb	r3, [r3, #0]
 8001ce8:	4619      	mov	r1, r3
 8001cea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cee:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f000 f93b 	bl	8001f72 <HAL_SYSTICK_Config>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d001      	beq.n	8001d06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e00e      	b.n	8001d24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2b0f      	cmp	r3, #15
 8001d0a:	d80a      	bhi.n	8001d22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	6879      	ldr	r1, [r7, #4]
 8001d10:	f04f 30ff 	mov.w	r0, #4294967295
 8001d14:	f000 f911 	bl	8001f3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d18:	4a06      	ldr	r2, [pc, #24]	; (8001d34 <HAL_InitTick+0x5c>)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	e000      	b.n	8001d24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	3708      	adds	r7, #8
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	20000008 	.word	0x20000008
 8001d30:	20000010 	.word	0x20000010
 8001d34:	2000000c 	.word	0x2000000c

08001d38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d3c:	4b06      	ldr	r3, [pc, #24]	; (8001d58 <HAL_IncTick+0x20>)
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	461a      	mov	r2, r3
 8001d42:	4b06      	ldr	r3, [pc, #24]	; (8001d5c <HAL_IncTick+0x24>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4413      	add	r3, r2
 8001d48:	4a04      	ldr	r2, [pc, #16]	; (8001d5c <HAL_IncTick+0x24>)
 8001d4a:	6013      	str	r3, [r2, #0]
}
 8001d4c:	bf00      	nop
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	20000010 	.word	0x20000010
 8001d5c:	20000224 	.word	0x20000224

08001d60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
  return uwTick;
 8001d64:	4b03      	ldr	r3, [pc, #12]	; (8001d74 <HAL_GetTick+0x14>)
 8001d66:	681b      	ldr	r3, [r3, #0]
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	20000224 	.word	0x20000224

08001d78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b084      	sub	sp, #16
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d80:	f7ff ffee 	bl	8001d60 <HAL_GetTick>
 8001d84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d90:	d005      	beq.n	8001d9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d92:	4b0a      	ldr	r3, [pc, #40]	; (8001dbc <HAL_Delay+0x44>)
 8001d94:	781b      	ldrb	r3, [r3, #0]
 8001d96:	461a      	mov	r2, r3
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	4413      	add	r3, r2
 8001d9c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d9e:	bf00      	nop
 8001da0:	f7ff ffde 	bl	8001d60 <HAL_GetTick>
 8001da4:	4602      	mov	r2, r0
 8001da6:	68bb      	ldr	r3, [r7, #8]
 8001da8:	1ad3      	subs	r3, r2, r3
 8001daa:	68fa      	ldr	r2, [r7, #12]
 8001dac:	429a      	cmp	r2, r3
 8001dae:	d8f7      	bhi.n	8001da0 <HAL_Delay+0x28>
  {
  }
}
 8001db0:	bf00      	nop
 8001db2:	bf00      	nop
 8001db4:	3710      	adds	r7, #16
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	20000010 	.word	0x20000010

08001dc0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b085      	sub	sp, #20
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f003 0307 	and.w	r3, r3, #7
 8001dce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001dd0:	4b0c      	ldr	r3, [pc, #48]	; (8001e04 <__NVIC_SetPriorityGrouping+0x44>)
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dd6:	68ba      	ldr	r2, [r7, #8]
 8001dd8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ddc:	4013      	ands	r3, r2
 8001dde:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001de8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001dec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001df0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001df2:	4a04      	ldr	r2, [pc, #16]	; (8001e04 <__NVIC_SetPriorityGrouping+0x44>)
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	60d3      	str	r3, [r2, #12]
}
 8001df8:	bf00      	nop
 8001dfa:	3714      	adds	r7, #20
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr
 8001e04:	e000ed00 	.word	0xe000ed00

08001e08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e0c:	4b04      	ldr	r3, [pc, #16]	; (8001e20 <__NVIC_GetPriorityGrouping+0x18>)
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	0a1b      	lsrs	r3, r3, #8
 8001e12:	f003 0307 	and.w	r3, r3, #7
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr
 8001e20:	e000ed00 	.word	0xe000ed00

08001e24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	6039      	str	r1, [r7, #0]
 8001e2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	db0a      	blt.n	8001e4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	b2da      	uxtb	r2, r3
 8001e3c:	490c      	ldr	r1, [pc, #48]	; (8001e70 <__NVIC_SetPriority+0x4c>)
 8001e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e42:	0112      	lsls	r2, r2, #4
 8001e44:	b2d2      	uxtb	r2, r2
 8001e46:	440b      	add	r3, r1
 8001e48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e4c:	e00a      	b.n	8001e64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	b2da      	uxtb	r2, r3
 8001e52:	4908      	ldr	r1, [pc, #32]	; (8001e74 <__NVIC_SetPriority+0x50>)
 8001e54:	79fb      	ldrb	r3, [r7, #7]
 8001e56:	f003 030f 	and.w	r3, r3, #15
 8001e5a:	3b04      	subs	r3, #4
 8001e5c:	0112      	lsls	r2, r2, #4
 8001e5e:	b2d2      	uxtb	r2, r2
 8001e60:	440b      	add	r3, r1
 8001e62:	761a      	strb	r2, [r3, #24]
}
 8001e64:	bf00      	nop
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr
 8001e70:	e000e100 	.word	0xe000e100
 8001e74:	e000ed00 	.word	0xe000ed00

08001e78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b089      	sub	sp, #36	; 0x24
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	60f8      	str	r0, [r7, #12]
 8001e80:	60b9      	str	r1, [r7, #8]
 8001e82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	f003 0307 	and.w	r3, r3, #7
 8001e8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e8c:	69fb      	ldr	r3, [r7, #28]
 8001e8e:	f1c3 0307 	rsb	r3, r3, #7
 8001e92:	2b04      	cmp	r3, #4
 8001e94:	bf28      	it	cs
 8001e96:	2304      	movcs	r3, #4
 8001e98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e9a:	69fb      	ldr	r3, [r7, #28]
 8001e9c:	3304      	adds	r3, #4
 8001e9e:	2b06      	cmp	r3, #6
 8001ea0:	d902      	bls.n	8001ea8 <NVIC_EncodePriority+0x30>
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	3b03      	subs	r3, #3
 8001ea6:	e000      	b.n	8001eaa <NVIC_EncodePriority+0x32>
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001eac:	f04f 32ff 	mov.w	r2, #4294967295
 8001eb0:	69bb      	ldr	r3, [r7, #24]
 8001eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb6:	43da      	mvns	r2, r3
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	401a      	ands	r2, r3
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ec0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8001eca:	43d9      	mvns	r1, r3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ed0:	4313      	orrs	r3, r2
         );
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3724      	adds	r7, #36	; 0x24
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
	...

08001ee0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	3b01      	subs	r3, #1
 8001eec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ef0:	d301      	bcc.n	8001ef6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e00f      	b.n	8001f16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ef6:	4a0a      	ldr	r2, [pc, #40]	; (8001f20 <SysTick_Config+0x40>)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	3b01      	subs	r3, #1
 8001efc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001efe:	210f      	movs	r1, #15
 8001f00:	f04f 30ff 	mov.w	r0, #4294967295
 8001f04:	f7ff ff8e 	bl	8001e24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f08:	4b05      	ldr	r3, [pc, #20]	; (8001f20 <SysTick_Config+0x40>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f0e:	4b04      	ldr	r3, [pc, #16]	; (8001f20 <SysTick_Config+0x40>)
 8001f10:	2207      	movs	r2, #7
 8001f12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f14:	2300      	movs	r3, #0
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	3708      	adds	r7, #8
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	e000e010 	.word	0xe000e010

08001f24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f2c:	6878      	ldr	r0, [r7, #4]
 8001f2e:	f7ff ff47 	bl	8001dc0 <__NVIC_SetPriorityGrouping>
}
 8001f32:	bf00      	nop
 8001f34:	3708      	adds	r7, #8
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}

08001f3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f3a:	b580      	push	{r7, lr}
 8001f3c:	b086      	sub	sp, #24
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	4603      	mov	r3, r0
 8001f42:	60b9      	str	r1, [r7, #8]
 8001f44:	607a      	str	r2, [r7, #4]
 8001f46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f4c:	f7ff ff5c 	bl	8001e08 <__NVIC_GetPriorityGrouping>
 8001f50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f52:	687a      	ldr	r2, [r7, #4]
 8001f54:	68b9      	ldr	r1, [r7, #8]
 8001f56:	6978      	ldr	r0, [r7, #20]
 8001f58:	f7ff ff8e 	bl	8001e78 <NVIC_EncodePriority>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f62:	4611      	mov	r1, r2
 8001f64:	4618      	mov	r0, r3
 8001f66:	f7ff ff5d 	bl	8001e24 <__NVIC_SetPriority>
}
 8001f6a:	bf00      	nop
 8001f6c:	3718      	adds	r7, #24
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}

08001f72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f72:	b580      	push	{r7, lr}
 8001f74:	b082      	sub	sp, #8
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f7ff ffb0 	bl	8001ee0 <SysTick_Config>
 8001f80:	4603      	mov	r3, r0
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3708      	adds	r7, #8
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
	...

08001f8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b089      	sub	sp, #36	; 0x24
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
 8001f94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f96:	2300      	movs	r3, #0
 8001f98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	61fb      	str	r3, [r7, #28]
 8001fa6:	e159      	b.n	800225c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001fa8:	2201      	movs	r2, #1
 8001faa:	69fb      	ldr	r3, [r7, #28]
 8001fac:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	697a      	ldr	r2, [r7, #20]
 8001fb8:	4013      	ands	r3, r2
 8001fba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001fbc:	693a      	ldr	r2, [r7, #16]
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	f040 8148 	bne.w	8002256 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	f003 0303 	and.w	r3, r3, #3
 8001fce:	2b01      	cmp	r3, #1
 8001fd0:	d005      	beq.n	8001fde <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001fda:	2b02      	cmp	r3, #2
 8001fdc:	d130      	bne.n	8002040 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001fe4:	69fb      	ldr	r3, [r7, #28]
 8001fe6:	005b      	lsls	r3, r3, #1
 8001fe8:	2203      	movs	r2, #3
 8001fea:	fa02 f303 	lsl.w	r3, r2, r3
 8001fee:	43db      	mvns	r3, r3
 8001ff0:	69ba      	ldr	r2, [r7, #24]
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	68da      	ldr	r2, [r3, #12]
 8001ffa:	69fb      	ldr	r3, [r7, #28]
 8001ffc:	005b      	lsls	r3, r3, #1
 8001ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8002002:	69ba      	ldr	r2, [r7, #24]
 8002004:	4313      	orrs	r3, r2
 8002006:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	69ba      	ldr	r2, [r7, #24]
 800200c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002014:	2201      	movs	r2, #1
 8002016:	69fb      	ldr	r3, [r7, #28]
 8002018:	fa02 f303 	lsl.w	r3, r2, r3
 800201c:	43db      	mvns	r3, r3
 800201e:	69ba      	ldr	r2, [r7, #24]
 8002020:	4013      	ands	r3, r2
 8002022:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	091b      	lsrs	r3, r3, #4
 800202a:	f003 0201 	and.w	r2, r3, #1
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	fa02 f303 	lsl.w	r3, r2, r3
 8002034:	69ba      	ldr	r2, [r7, #24]
 8002036:	4313      	orrs	r3, r2
 8002038:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	69ba      	ldr	r2, [r7, #24]
 800203e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	f003 0303 	and.w	r3, r3, #3
 8002048:	2b03      	cmp	r3, #3
 800204a:	d017      	beq.n	800207c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	005b      	lsls	r3, r3, #1
 8002056:	2203      	movs	r2, #3
 8002058:	fa02 f303 	lsl.w	r3, r2, r3
 800205c:	43db      	mvns	r3, r3
 800205e:	69ba      	ldr	r2, [r7, #24]
 8002060:	4013      	ands	r3, r2
 8002062:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	689a      	ldr	r2, [r3, #8]
 8002068:	69fb      	ldr	r3, [r7, #28]
 800206a:	005b      	lsls	r3, r3, #1
 800206c:	fa02 f303 	lsl.w	r3, r2, r3
 8002070:	69ba      	ldr	r2, [r7, #24]
 8002072:	4313      	orrs	r3, r2
 8002074:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	69ba      	ldr	r2, [r7, #24]
 800207a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	f003 0303 	and.w	r3, r3, #3
 8002084:	2b02      	cmp	r3, #2
 8002086:	d123      	bne.n	80020d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002088:	69fb      	ldr	r3, [r7, #28]
 800208a:	08da      	lsrs	r2, r3, #3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	3208      	adds	r2, #8
 8002090:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002094:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002096:	69fb      	ldr	r3, [r7, #28]
 8002098:	f003 0307 	and.w	r3, r3, #7
 800209c:	009b      	lsls	r3, r3, #2
 800209e:	220f      	movs	r2, #15
 80020a0:	fa02 f303 	lsl.w	r3, r2, r3
 80020a4:	43db      	mvns	r3, r3
 80020a6:	69ba      	ldr	r2, [r7, #24]
 80020a8:	4013      	ands	r3, r2
 80020aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	691a      	ldr	r2, [r3, #16]
 80020b0:	69fb      	ldr	r3, [r7, #28]
 80020b2:	f003 0307 	and.w	r3, r3, #7
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	fa02 f303 	lsl.w	r3, r2, r3
 80020bc:	69ba      	ldr	r2, [r7, #24]
 80020be:	4313      	orrs	r3, r2
 80020c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	08da      	lsrs	r2, r3, #3
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	3208      	adds	r2, #8
 80020ca:	69b9      	ldr	r1, [r7, #24]
 80020cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	005b      	lsls	r3, r3, #1
 80020da:	2203      	movs	r2, #3
 80020dc:	fa02 f303 	lsl.w	r3, r2, r3
 80020e0:	43db      	mvns	r3, r3
 80020e2:	69ba      	ldr	r2, [r7, #24]
 80020e4:	4013      	ands	r3, r2
 80020e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	f003 0203 	and.w	r2, r3, #3
 80020f0:	69fb      	ldr	r3, [r7, #28]
 80020f2:	005b      	lsls	r3, r3, #1
 80020f4:	fa02 f303 	lsl.w	r3, r2, r3
 80020f8:	69ba      	ldr	r2, [r7, #24]
 80020fa:	4313      	orrs	r3, r2
 80020fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	69ba      	ldr	r2, [r7, #24]
 8002102:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800210c:	2b00      	cmp	r3, #0
 800210e:	f000 80a2 	beq.w	8002256 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002112:	2300      	movs	r3, #0
 8002114:	60fb      	str	r3, [r7, #12]
 8002116:	4b57      	ldr	r3, [pc, #348]	; (8002274 <HAL_GPIO_Init+0x2e8>)
 8002118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800211a:	4a56      	ldr	r2, [pc, #344]	; (8002274 <HAL_GPIO_Init+0x2e8>)
 800211c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002120:	6453      	str	r3, [r2, #68]	; 0x44
 8002122:	4b54      	ldr	r3, [pc, #336]	; (8002274 <HAL_GPIO_Init+0x2e8>)
 8002124:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002126:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800212a:	60fb      	str	r3, [r7, #12]
 800212c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800212e:	4a52      	ldr	r2, [pc, #328]	; (8002278 <HAL_GPIO_Init+0x2ec>)
 8002130:	69fb      	ldr	r3, [r7, #28]
 8002132:	089b      	lsrs	r3, r3, #2
 8002134:	3302      	adds	r3, #2
 8002136:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800213a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800213c:	69fb      	ldr	r3, [r7, #28]
 800213e:	f003 0303 	and.w	r3, r3, #3
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	220f      	movs	r2, #15
 8002146:	fa02 f303 	lsl.w	r3, r2, r3
 800214a:	43db      	mvns	r3, r3
 800214c:	69ba      	ldr	r2, [r7, #24]
 800214e:	4013      	ands	r3, r2
 8002150:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a49      	ldr	r2, [pc, #292]	; (800227c <HAL_GPIO_Init+0x2f0>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d019      	beq.n	800218e <HAL_GPIO_Init+0x202>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4a48      	ldr	r2, [pc, #288]	; (8002280 <HAL_GPIO_Init+0x2f4>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d013      	beq.n	800218a <HAL_GPIO_Init+0x1fe>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4a47      	ldr	r2, [pc, #284]	; (8002284 <HAL_GPIO_Init+0x2f8>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d00d      	beq.n	8002186 <HAL_GPIO_Init+0x1fa>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4a46      	ldr	r2, [pc, #280]	; (8002288 <HAL_GPIO_Init+0x2fc>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d007      	beq.n	8002182 <HAL_GPIO_Init+0x1f6>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4a45      	ldr	r2, [pc, #276]	; (800228c <HAL_GPIO_Init+0x300>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d101      	bne.n	800217e <HAL_GPIO_Init+0x1f2>
 800217a:	2304      	movs	r3, #4
 800217c:	e008      	b.n	8002190 <HAL_GPIO_Init+0x204>
 800217e:	2307      	movs	r3, #7
 8002180:	e006      	b.n	8002190 <HAL_GPIO_Init+0x204>
 8002182:	2303      	movs	r3, #3
 8002184:	e004      	b.n	8002190 <HAL_GPIO_Init+0x204>
 8002186:	2302      	movs	r3, #2
 8002188:	e002      	b.n	8002190 <HAL_GPIO_Init+0x204>
 800218a:	2301      	movs	r3, #1
 800218c:	e000      	b.n	8002190 <HAL_GPIO_Init+0x204>
 800218e:	2300      	movs	r3, #0
 8002190:	69fa      	ldr	r2, [r7, #28]
 8002192:	f002 0203 	and.w	r2, r2, #3
 8002196:	0092      	lsls	r2, r2, #2
 8002198:	4093      	lsls	r3, r2
 800219a:	69ba      	ldr	r2, [r7, #24]
 800219c:	4313      	orrs	r3, r2
 800219e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021a0:	4935      	ldr	r1, [pc, #212]	; (8002278 <HAL_GPIO_Init+0x2ec>)
 80021a2:	69fb      	ldr	r3, [r7, #28]
 80021a4:	089b      	lsrs	r3, r3, #2
 80021a6:	3302      	adds	r3, #2
 80021a8:	69ba      	ldr	r2, [r7, #24]
 80021aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80021ae:	4b38      	ldr	r3, [pc, #224]	; (8002290 <HAL_GPIO_Init+0x304>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	43db      	mvns	r3, r3
 80021b8:	69ba      	ldr	r2, [r7, #24]
 80021ba:	4013      	ands	r3, r2
 80021bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d003      	beq.n	80021d2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80021ca:	69ba      	ldr	r2, [r7, #24]
 80021cc:	693b      	ldr	r3, [r7, #16]
 80021ce:	4313      	orrs	r3, r2
 80021d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80021d2:	4a2f      	ldr	r2, [pc, #188]	; (8002290 <HAL_GPIO_Init+0x304>)
 80021d4:	69bb      	ldr	r3, [r7, #24]
 80021d6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80021d8:	4b2d      	ldr	r3, [pc, #180]	; (8002290 <HAL_GPIO_Init+0x304>)
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021de:	693b      	ldr	r3, [r7, #16]
 80021e0:	43db      	mvns	r3, r3
 80021e2:	69ba      	ldr	r2, [r7, #24]
 80021e4:	4013      	ands	r3, r2
 80021e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d003      	beq.n	80021fc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80021f4:	69ba      	ldr	r2, [r7, #24]
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	4313      	orrs	r3, r2
 80021fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80021fc:	4a24      	ldr	r2, [pc, #144]	; (8002290 <HAL_GPIO_Init+0x304>)
 80021fe:	69bb      	ldr	r3, [r7, #24]
 8002200:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002202:	4b23      	ldr	r3, [pc, #140]	; (8002290 <HAL_GPIO_Init+0x304>)
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	43db      	mvns	r3, r3
 800220c:	69ba      	ldr	r2, [r7, #24]
 800220e:	4013      	ands	r3, r2
 8002210:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800221a:	2b00      	cmp	r3, #0
 800221c:	d003      	beq.n	8002226 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800221e:	69ba      	ldr	r2, [r7, #24]
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	4313      	orrs	r3, r2
 8002224:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002226:	4a1a      	ldr	r2, [pc, #104]	; (8002290 <HAL_GPIO_Init+0x304>)
 8002228:	69bb      	ldr	r3, [r7, #24]
 800222a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800222c:	4b18      	ldr	r3, [pc, #96]	; (8002290 <HAL_GPIO_Init+0x304>)
 800222e:	68db      	ldr	r3, [r3, #12]
 8002230:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	43db      	mvns	r3, r3
 8002236:	69ba      	ldr	r2, [r7, #24]
 8002238:	4013      	ands	r3, r2
 800223a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002244:	2b00      	cmp	r3, #0
 8002246:	d003      	beq.n	8002250 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002248:	69ba      	ldr	r2, [r7, #24]
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	4313      	orrs	r3, r2
 800224e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002250:	4a0f      	ldr	r2, [pc, #60]	; (8002290 <HAL_GPIO_Init+0x304>)
 8002252:	69bb      	ldr	r3, [r7, #24]
 8002254:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002256:	69fb      	ldr	r3, [r7, #28]
 8002258:	3301      	adds	r3, #1
 800225a:	61fb      	str	r3, [r7, #28]
 800225c:	69fb      	ldr	r3, [r7, #28]
 800225e:	2b0f      	cmp	r3, #15
 8002260:	f67f aea2 	bls.w	8001fa8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002264:	bf00      	nop
 8002266:	bf00      	nop
 8002268:	3724      	adds	r7, #36	; 0x24
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr
 8002272:	bf00      	nop
 8002274:	40023800 	.word	0x40023800
 8002278:	40013800 	.word	0x40013800
 800227c:	40020000 	.word	0x40020000
 8002280:	40020400 	.word	0x40020400
 8002284:	40020800 	.word	0x40020800
 8002288:	40020c00 	.word	0x40020c00
 800228c:	40021000 	.word	0x40021000
 8002290:	40013c00 	.word	0x40013c00

08002294 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002294:	b480      	push	{r7}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	460b      	mov	r3, r1
 800229e:	807b      	strh	r3, [r7, #2]
 80022a0:	4613      	mov	r3, r2
 80022a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80022a4:	787b      	ldrb	r3, [r7, #1]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d003      	beq.n	80022b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022aa:	887a      	ldrh	r2, [r7, #2]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80022b0:	e003      	b.n	80022ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80022b2:	887b      	ldrh	r3, [r7, #2]
 80022b4:	041a      	lsls	r2, r3, #16
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	619a      	str	r2, [r3, #24]
}
 80022ba:	bf00      	nop
 80022bc:	370c      	adds	r7, #12
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr
	...

080022c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b086      	sub	sp, #24
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d101      	bne.n	80022da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e264      	b.n	80027a4 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 0301 	and.w	r3, r3, #1
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d075      	beq.n	80023d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80022e6:	4ba3      	ldr	r3, [pc, #652]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	f003 030c 	and.w	r3, r3, #12
 80022ee:	2b04      	cmp	r3, #4
 80022f0:	d00c      	beq.n	800230c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80022f2:	4ba0      	ldr	r3, [pc, #640]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80022fa:	2b08      	cmp	r3, #8
 80022fc:	d112      	bne.n	8002324 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80022fe:	4b9d      	ldr	r3, [pc, #628]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002306:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800230a:	d10b      	bne.n	8002324 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800230c:	4b99      	ldr	r3, [pc, #612]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002314:	2b00      	cmp	r3, #0
 8002316:	d05b      	beq.n	80023d0 <HAL_RCC_OscConfig+0x108>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d157      	bne.n	80023d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002320:	2301      	movs	r3, #1
 8002322:	e23f      	b.n	80027a4 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800232c:	d106      	bne.n	800233c <HAL_RCC_OscConfig+0x74>
 800232e:	4b91      	ldr	r3, [pc, #580]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a90      	ldr	r2, [pc, #576]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 8002334:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002338:	6013      	str	r3, [r2, #0]
 800233a:	e01d      	b.n	8002378 <HAL_RCC_OscConfig+0xb0>
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002344:	d10c      	bne.n	8002360 <HAL_RCC_OscConfig+0x98>
 8002346:	4b8b      	ldr	r3, [pc, #556]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4a8a      	ldr	r2, [pc, #552]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 800234c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002350:	6013      	str	r3, [r2, #0]
 8002352:	4b88      	ldr	r3, [pc, #544]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a87      	ldr	r2, [pc, #540]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 8002358:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800235c:	6013      	str	r3, [r2, #0]
 800235e:	e00b      	b.n	8002378 <HAL_RCC_OscConfig+0xb0>
 8002360:	4b84      	ldr	r3, [pc, #528]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a83      	ldr	r2, [pc, #524]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 8002366:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800236a:	6013      	str	r3, [r2, #0]
 800236c:	4b81      	ldr	r3, [pc, #516]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a80      	ldr	r2, [pc, #512]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 8002372:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002376:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d013      	beq.n	80023a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002380:	f7ff fcee 	bl	8001d60 <HAL_GetTick>
 8002384:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002386:	e008      	b.n	800239a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002388:	f7ff fcea 	bl	8001d60 <HAL_GetTick>
 800238c:	4602      	mov	r2, r0
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	2b64      	cmp	r3, #100	; 0x64
 8002394:	d901      	bls.n	800239a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002396:	2303      	movs	r3, #3
 8002398:	e204      	b.n	80027a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800239a:	4b76      	ldr	r3, [pc, #472]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d0f0      	beq.n	8002388 <HAL_RCC_OscConfig+0xc0>
 80023a6:	e014      	b.n	80023d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023a8:	f7ff fcda 	bl	8001d60 <HAL_GetTick>
 80023ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023ae:	e008      	b.n	80023c2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023b0:	f7ff fcd6 	bl	8001d60 <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	2b64      	cmp	r3, #100	; 0x64
 80023bc:	d901      	bls.n	80023c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80023be:	2303      	movs	r3, #3
 80023c0:	e1f0      	b.n	80027a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023c2:	4b6c      	ldr	r3, [pc, #432]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d1f0      	bne.n	80023b0 <HAL_RCC_OscConfig+0xe8>
 80023ce:	e000      	b.n	80023d2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 0302 	and.w	r3, r3, #2
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d063      	beq.n	80024a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80023de:	4b65      	ldr	r3, [pc, #404]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	f003 030c 	and.w	r3, r3, #12
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d00b      	beq.n	8002402 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80023ea:	4b62      	ldr	r3, [pc, #392]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80023f2:	2b08      	cmp	r3, #8
 80023f4:	d11c      	bne.n	8002430 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80023f6:	4b5f      	ldr	r3, [pc, #380]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d116      	bne.n	8002430 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002402:	4b5c      	ldr	r3, [pc, #368]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 0302 	and.w	r3, r3, #2
 800240a:	2b00      	cmp	r3, #0
 800240c:	d005      	beq.n	800241a <HAL_RCC_OscConfig+0x152>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	68db      	ldr	r3, [r3, #12]
 8002412:	2b01      	cmp	r3, #1
 8002414:	d001      	beq.n	800241a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e1c4      	b.n	80027a4 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800241a:	4b56      	ldr	r3, [pc, #344]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	691b      	ldr	r3, [r3, #16]
 8002426:	00db      	lsls	r3, r3, #3
 8002428:	4952      	ldr	r1, [pc, #328]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 800242a:	4313      	orrs	r3, r2
 800242c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800242e:	e03a      	b.n	80024a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	68db      	ldr	r3, [r3, #12]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d020      	beq.n	800247a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002438:	4b4f      	ldr	r3, [pc, #316]	; (8002578 <HAL_RCC_OscConfig+0x2b0>)
 800243a:	2201      	movs	r2, #1
 800243c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800243e:	f7ff fc8f 	bl	8001d60 <HAL_GetTick>
 8002442:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002444:	e008      	b.n	8002458 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002446:	f7ff fc8b 	bl	8001d60 <HAL_GetTick>
 800244a:	4602      	mov	r2, r0
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	1ad3      	subs	r3, r2, r3
 8002450:	2b02      	cmp	r3, #2
 8002452:	d901      	bls.n	8002458 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002454:	2303      	movs	r3, #3
 8002456:	e1a5      	b.n	80027a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002458:	4b46      	ldr	r3, [pc, #280]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f003 0302 	and.w	r3, r3, #2
 8002460:	2b00      	cmp	r3, #0
 8002462:	d0f0      	beq.n	8002446 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002464:	4b43      	ldr	r3, [pc, #268]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	691b      	ldr	r3, [r3, #16]
 8002470:	00db      	lsls	r3, r3, #3
 8002472:	4940      	ldr	r1, [pc, #256]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 8002474:	4313      	orrs	r3, r2
 8002476:	600b      	str	r3, [r1, #0]
 8002478:	e015      	b.n	80024a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800247a:	4b3f      	ldr	r3, [pc, #252]	; (8002578 <HAL_RCC_OscConfig+0x2b0>)
 800247c:	2200      	movs	r2, #0
 800247e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002480:	f7ff fc6e 	bl	8001d60 <HAL_GetTick>
 8002484:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002486:	e008      	b.n	800249a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002488:	f7ff fc6a 	bl	8001d60 <HAL_GetTick>
 800248c:	4602      	mov	r2, r0
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	2b02      	cmp	r3, #2
 8002494:	d901      	bls.n	800249a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002496:	2303      	movs	r3, #3
 8002498:	e184      	b.n	80027a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800249a:	4b36      	ldr	r3, [pc, #216]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 0302 	and.w	r3, r3, #2
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d1f0      	bne.n	8002488 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 0308 	and.w	r3, r3, #8
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d030      	beq.n	8002514 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	695b      	ldr	r3, [r3, #20]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d016      	beq.n	80024e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024ba:	4b30      	ldr	r3, [pc, #192]	; (800257c <HAL_RCC_OscConfig+0x2b4>)
 80024bc:	2201      	movs	r2, #1
 80024be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024c0:	f7ff fc4e 	bl	8001d60 <HAL_GetTick>
 80024c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024c6:	e008      	b.n	80024da <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024c8:	f7ff fc4a 	bl	8001d60 <HAL_GetTick>
 80024cc:	4602      	mov	r2, r0
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	2b02      	cmp	r3, #2
 80024d4:	d901      	bls.n	80024da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80024d6:	2303      	movs	r3, #3
 80024d8:	e164      	b.n	80027a4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024da:	4b26      	ldr	r3, [pc, #152]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 80024dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024de:	f003 0302 	and.w	r3, r3, #2
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d0f0      	beq.n	80024c8 <HAL_RCC_OscConfig+0x200>
 80024e6:	e015      	b.n	8002514 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024e8:	4b24      	ldr	r3, [pc, #144]	; (800257c <HAL_RCC_OscConfig+0x2b4>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024ee:	f7ff fc37 	bl	8001d60 <HAL_GetTick>
 80024f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024f4:	e008      	b.n	8002508 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024f6:	f7ff fc33 	bl	8001d60 <HAL_GetTick>
 80024fa:	4602      	mov	r2, r0
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	2b02      	cmp	r3, #2
 8002502:	d901      	bls.n	8002508 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002504:	2303      	movs	r3, #3
 8002506:	e14d      	b.n	80027a4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002508:	4b1a      	ldr	r3, [pc, #104]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 800250a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800250c:	f003 0302 	and.w	r3, r3, #2
 8002510:	2b00      	cmp	r3, #0
 8002512:	d1f0      	bne.n	80024f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 0304 	and.w	r3, r3, #4
 800251c:	2b00      	cmp	r3, #0
 800251e:	f000 80a0 	beq.w	8002662 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002522:	2300      	movs	r3, #0
 8002524:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002526:	4b13      	ldr	r3, [pc, #76]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 8002528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800252e:	2b00      	cmp	r3, #0
 8002530:	d10f      	bne.n	8002552 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002532:	2300      	movs	r3, #0
 8002534:	60bb      	str	r3, [r7, #8]
 8002536:	4b0f      	ldr	r3, [pc, #60]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 8002538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253a:	4a0e      	ldr	r2, [pc, #56]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 800253c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002540:	6413      	str	r3, [r2, #64]	; 0x40
 8002542:	4b0c      	ldr	r3, [pc, #48]	; (8002574 <HAL_RCC_OscConfig+0x2ac>)
 8002544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002546:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800254a:	60bb      	str	r3, [r7, #8]
 800254c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800254e:	2301      	movs	r3, #1
 8002550:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002552:	4b0b      	ldr	r3, [pc, #44]	; (8002580 <HAL_RCC_OscConfig+0x2b8>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800255a:	2b00      	cmp	r3, #0
 800255c:	d121      	bne.n	80025a2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800255e:	4b08      	ldr	r3, [pc, #32]	; (8002580 <HAL_RCC_OscConfig+0x2b8>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a07      	ldr	r2, [pc, #28]	; (8002580 <HAL_RCC_OscConfig+0x2b8>)
 8002564:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002568:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800256a:	f7ff fbf9 	bl	8001d60 <HAL_GetTick>
 800256e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002570:	e011      	b.n	8002596 <HAL_RCC_OscConfig+0x2ce>
 8002572:	bf00      	nop
 8002574:	40023800 	.word	0x40023800
 8002578:	42470000 	.word	0x42470000
 800257c:	42470e80 	.word	0x42470e80
 8002580:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002584:	f7ff fbec 	bl	8001d60 <HAL_GetTick>
 8002588:	4602      	mov	r2, r0
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	2b02      	cmp	r3, #2
 8002590:	d901      	bls.n	8002596 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002592:	2303      	movs	r3, #3
 8002594:	e106      	b.n	80027a4 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002596:	4b85      	ldr	r3, [pc, #532]	; (80027ac <HAL_RCC_OscConfig+0x4e4>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d0f0      	beq.n	8002584 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	2b01      	cmp	r3, #1
 80025a8:	d106      	bne.n	80025b8 <HAL_RCC_OscConfig+0x2f0>
 80025aa:	4b81      	ldr	r3, [pc, #516]	; (80027b0 <HAL_RCC_OscConfig+0x4e8>)
 80025ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025ae:	4a80      	ldr	r2, [pc, #512]	; (80027b0 <HAL_RCC_OscConfig+0x4e8>)
 80025b0:	f043 0301 	orr.w	r3, r3, #1
 80025b4:	6713      	str	r3, [r2, #112]	; 0x70
 80025b6:	e01c      	b.n	80025f2 <HAL_RCC_OscConfig+0x32a>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	2b05      	cmp	r3, #5
 80025be:	d10c      	bne.n	80025da <HAL_RCC_OscConfig+0x312>
 80025c0:	4b7b      	ldr	r3, [pc, #492]	; (80027b0 <HAL_RCC_OscConfig+0x4e8>)
 80025c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025c4:	4a7a      	ldr	r2, [pc, #488]	; (80027b0 <HAL_RCC_OscConfig+0x4e8>)
 80025c6:	f043 0304 	orr.w	r3, r3, #4
 80025ca:	6713      	str	r3, [r2, #112]	; 0x70
 80025cc:	4b78      	ldr	r3, [pc, #480]	; (80027b0 <HAL_RCC_OscConfig+0x4e8>)
 80025ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025d0:	4a77      	ldr	r2, [pc, #476]	; (80027b0 <HAL_RCC_OscConfig+0x4e8>)
 80025d2:	f043 0301 	orr.w	r3, r3, #1
 80025d6:	6713      	str	r3, [r2, #112]	; 0x70
 80025d8:	e00b      	b.n	80025f2 <HAL_RCC_OscConfig+0x32a>
 80025da:	4b75      	ldr	r3, [pc, #468]	; (80027b0 <HAL_RCC_OscConfig+0x4e8>)
 80025dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025de:	4a74      	ldr	r2, [pc, #464]	; (80027b0 <HAL_RCC_OscConfig+0x4e8>)
 80025e0:	f023 0301 	bic.w	r3, r3, #1
 80025e4:	6713      	str	r3, [r2, #112]	; 0x70
 80025e6:	4b72      	ldr	r3, [pc, #456]	; (80027b0 <HAL_RCC_OscConfig+0x4e8>)
 80025e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025ea:	4a71      	ldr	r2, [pc, #452]	; (80027b0 <HAL_RCC_OscConfig+0x4e8>)
 80025ec:	f023 0304 	bic.w	r3, r3, #4
 80025f0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d015      	beq.n	8002626 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025fa:	f7ff fbb1 	bl	8001d60 <HAL_GetTick>
 80025fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002600:	e00a      	b.n	8002618 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002602:	f7ff fbad 	bl	8001d60 <HAL_GetTick>
 8002606:	4602      	mov	r2, r0
 8002608:	693b      	ldr	r3, [r7, #16]
 800260a:	1ad3      	subs	r3, r2, r3
 800260c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002610:	4293      	cmp	r3, r2
 8002612:	d901      	bls.n	8002618 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002614:	2303      	movs	r3, #3
 8002616:	e0c5      	b.n	80027a4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002618:	4b65      	ldr	r3, [pc, #404]	; (80027b0 <HAL_RCC_OscConfig+0x4e8>)
 800261a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800261c:	f003 0302 	and.w	r3, r3, #2
 8002620:	2b00      	cmp	r3, #0
 8002622:	d0ee      	beq.n	8002602 <HAL_RCC_OscConfig+0x33a>
 8002624:	e014      	b.n	8002650 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002626:	f7ff fb9b 	bl	8001d60 <HAL_GetTick>
 800262a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800262c:	e00a      	b.n	8002644 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800262e:	f7ff fb97 	bl	8001d60 <HAL_GetTick>
 8002632:	4602      	mov	r2, r0
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	1ad3      	subs	r3, r2, r3
 8002638:	f241 3288 	movw	r2, #5000	; 0x1388
 800263c:	4293      	cmp	r3, r2
 800263e:	d901      	bls.n	8002644 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002640:	2303      	movs	r3, #3
 8002642:	e0af      	b.n	80027a4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002644:	4b5a      	ldr	r3, [pc, #360]	; (80027b0 <HAL_RCC_OscConfig+0x4e8>)
 8002646:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002648:	f003 0302 	and.w	r3, r3, #2
 800264c:	2b00      	cmp	r3, #0
 800264e:	d1ee      	bne.n	800262e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002650:	7dfb      	ldrb	r3, [r7, #23]
 8002652:	2b01      	cmp	r3, #1
 8002654:	d105      	bne.n	8002662 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002656:	4b56      	ldr	r3, [pc, #344]	; (80027b0 <HAL_RCC_OscConfig+0x4e8>)
 8002658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265a:	4a55      	ldr	r2, [pc, #340]	; (80027b0 <HAL_RCC_OscConfig+0x4e8>)
 800265c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002660:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	699b      	ldr	r3, [r3, #24]
 8002666:	2b00      	cmp	r3, #0
 8002668:	f000 809b 	beq.w	80027a2 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800266c:	4b50      	ldr	r3, [pc, #320]	; (80027b0 <HAL_RCC_OscConfig+0x4e8>)
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	f003 030c 	and.w	r3, r3, #12
 8002674:	2b08      	cmp	r3, #8
 8002676:	d05c      	beq.n	8002732 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	699b      	ldr	r3, [r3, #24]
 800267c:	2b02      	cmp	r3, #2
 800267e:	d141      	bne.n	8002704 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002680:	4b4c      	ldr	r3, [pc, #304]	; (80027b4 <HAL_RCC_OscConfig+0x4ec>)
 8002682:	2200      	movs	r2, #0
 8002684:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002686:	f7ff fb6b 	bl	8001d60 <HAL_GetTick>
 800268a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800268c:	e008      	b.n	80026a0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800268e:	f7ff fb67 	bl	8001d60 <HAL_GetTick>
 8002692:	4602      	mov	r2, r0
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	2b02      	cmp	r3, #2
 800269a:	d901      	bls.n	80026a0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800269c:	2303      	movs	r3, #3
 800269e:	e081      	b.n	80027a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026a0:	4b43      	ldr	r3, [pc, #268]	; (80027b0 <HAL_RCC_OscConfig+0x4e8>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d1f0      	bne.n	800268e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	69da      	ldr	r2, [r3, #28]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6a1b      	ldr	r3, [r3, #32]
 80026b4:	431a      	orrs	r2, r3
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ba:	019b      	lsls	r3, r3, #6
 80026bc:	431a      	orrs	r2, r3
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026c2:	085b      	lsrs	r3, r3, #1
 80026c4:	3b01      	subs	r3, #1
 80026c6:	041b      	lsls	r3, r3, #16
 80026c8:	431a      	orrs	r2, r3
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026ce:	061b      	lsls	r3, r3, #24
 80026d0:	4937      	ldr	r1, [pc, #220]	; (80027b0 <HAL_RCC_OscConfig+0x4e8>)
 80026d2:	4313      	orrs	r3, r2
 80026d4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026d6:	4b37      	ldr	r3, [pc, #220]	; (80027b4 <HAL_RCC_OscConfig+0x4ec>)
 80026d8:	2201      	movs	r2, #1
 80026da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026dc:	f7ff fb40 	bl	8001d60 <HAL_GetTick>
 80026e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026e2:	e008      	b.n	80026f6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026e4:	f7ff fb3c 	bl	8001d60 <HAL_GetTick>
 80026e8:	4602      	mov	r2, r0
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	2b02      	cmp	r3, #2
 80026f0:	d901      	bls.n	80026f6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e056      	b.n	80027a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026f6:	4b2e      	ldr	r3, [pc, #184]	; (80027b0 <HAL_RCC_OscConfig+0x4e8>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d0f0      	beq.n	80026e4 <HAL_RCC_OscConfig+0x41c>
 8002702:	e04e      	b.n	80027a2 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002704:	4b2b      	ldr	r3, [pc, #172]	; (80027b4 <HAL_RCC_OscConfig+0x4ec>)
 8002706:	2200      	movs	r2, #0
 8002708:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800270a:	f7ff fb29 	bl	8001d60 <HAL_GetTick>
 800270e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002710:	e008      	b.n	8002724 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002712:	f7ff fb25 	bl	8001d60 <HAL_GetTick>
 8002716:	4602      	mov	r2, r0
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	1ad3      	subs	r3, r2, r3
 800271c:	2b02      	cmp	r3, #2
 800271e:	d901      	bls.n	8002724 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002720:	2303      	movs	r3, #3
 8002722:	e03f      	b.n	80027a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002724:	4b22      	ldr	r3, [pc, #136]	; (80027b0 <HAL_RCC_OscConfig+0x4e8>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800272c:	2b00      	cmp	r3, #0
 800272e:	d1f0      	bne.n	8002712 <HAL_RCC_OscConfig+0x44a>
 8002730:	e037      	b.n	80027a2 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	699b      	ldr	r3, [r3, #24]
 8002736:	2b01      	cmp	r3, #1
 8002738:	d101      	bne.n	800273e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e032      	b.n	80027a4 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800273e:	4b1c      	ldr	r3, [pc, #112]	; (80027b0 <HAL_RCC_OscConfig+0x4e8>)
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	699b      	ldr	r3, [r3, #24]
 8002748:	2b01      	cmp	r3, #1
 800274a:	d028      	beq.n	800279e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002756:	429a      	cmp	r2, r3
 8002758:	d121      	bne.n	800279e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002764:	429a      	cmp	r2, r3
 8002766:	d11a      	bne.n	800279e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002768:	68fa      	ldr	r2, [r7, #12]
 800276a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800276e:	4013      	ands	r3, r2
 8002770:	687a      	ldr	r2, [r7, #4]
 8002772:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002774:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002776:	4293      	cmp	r3, r2
 8002778:	d111      	bne.n	800279e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002784:	085b      	lsrs	r3, r3, #1
 8002786:	3b01      	subs	r3, #1
 8002788:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800278a:	429a      	cmp	r2, r3
 800278c:	d107      	bne.n	800279e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002798:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800279a:	429a      	cmp	r2, r3
 800279c:	d001      	beq.n	80027a2 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e000      	b.n	80027a4 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80027a2:	2300      	movs	r3, #0
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3718      	adds	r7, #24
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	40007000 	.word	0x40007000
 80027b0:	40023800 	.word	0x40023800
 80027b4:	42470060 	.word	0x42470060

080027b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b084      	sub	sp, #16
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d101      	bne.n	80027cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	e0cc      	b.n	8002966 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027cc:	4b68      	ldr	r3, [pc, #416]	; (8002970 <HAL_RCC_ClockConfig+0x1b8>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f003 0307 	and.w	r3, r3, #7
 80027d4:	683a      	ldr	r2, [r7, #0]
 80027d6:	429a      	cmp	r2, r3
 80027d8:	d90c      	bls.n	80027f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027da:	4b65      	ldr	r3, [pc, #404]	; (8002970 <HAL_RCC_ClockConfig+0x1b8>)
 80027dc:	683a      	ldr	r2, [r7, #0]
 80027de:	b2d2      	uxtb	r2, r2
 80027e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027e2:	4b63      	ldr	r3, [pc, #396]	; (8002970 <HAL_RCC_ClockConfig+0x1b8>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0307 	and.w	r3, r3, #7
 80027ea:	683a      	ldr	r2, [r7, #0]
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d001      	beq.n	80027f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e0b8      	b.n	8002966 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f003 0302 	and.w	r3, r3, #2
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d020      	beq.n	8002842 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 0304 	and.w	r3, r3, #4
 8002808:	2b00      	cmp	r3, #0
 800280a:	d005      	beq.n	8002818 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800280c:	4b59      	ldr	r3, [pc, #356]	; (8002974 <HAL_RCC_ClockConfig+0x1bc>)
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	4a58      	ldr	r2, [pc, #352]	; (8002974 <HAL_RCC_ClockConfig+0x1bc>)
 8002812:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002816:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f003 0308 	and.w	r3, r3, #8
 8002820:	2b00      	cmp	r3, #0
 8002822:	d005      	beq.n	8002830 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002824:	4b53      	ldr	r3, [pc, #332]	; (8002974 <HAL_RCC_ClockConfig+0x1bc>)
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	4a52      	ldr	r2, [pc, #328]	; (8002974 <HAL_RCC_ClockConfig+0x1bc>)
 800282a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800282e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002830:	4b50      	ldr	r3, [pc, #320]	; (8002974 <HAL_RCC_ClockConfig+0x1bc>)
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	494d      	ldr	r1, [pc, #308]	; (8002974 <HAL_RCC_ClockConfig+0x1bc>)
 800283e:	4313      	orrs	r3, r2
 8002840:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 0301 	and.w	r3, r3, #1
 800284a:	2b00      	cmp	r3, #0
 800284c:	d044      	beq.n	80028d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	2b01      	cmp	r3, #1
 8002854:	d107      	bne.n	8002866 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002856:	4b47      	ldr	r3, [pc, #284]	; (8002974 <HAL_RCC_ClockConfig+0x1bc>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800285e:	2b00      	cmp	r3, #0
 8002860:	d119      	bne.n	8002896 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	e07f      	b.n	8002966 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	2b02      	cmp	r3, #2
 800286c:	d003      	beq.n	8002876 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002872:	2b03      	cmp	r3, #3
 8002874:	d107      	bne.n	8002886 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002876:	4b3f      	ldr	r3, [pc, #252]	; (8002974 <HAL_RCC_ClockConfig+0x1bc>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d109      	bne.n	8002896 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e06f      	b.n	8002966 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002886:	4b3b      	ldr	r3, [pc, #236]	; (8002974 <HAL_RCC_ClockConfig+0x1bc>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f003 0302 	and.w	r3, r3, #2
 800288e:	2b00      	cmp	r3, #0
 8002890:	d101      	bne.n	8002896 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e067      	b.n	8002966 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002896:	4b37      	ldr	r3, [pc, #220]	; (8002974 <HAL_RCC_ClockConfig+0x1bc>)
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	f023 0203 	bic.w	r2, r3, #3
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	4934      	ldr	r1, [pc, #208]	; (8002974 <HAL_RCC_ClockConfig+0x1bc>)
 80028a4:	4313      	orrs	r3, r2
 80028a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028a8:	f7ff fa5a 	bl	8001d60 <HAL_GetTick>
 80028ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028ae:	e00a      	b.n	80028c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028b0:	f7ff fa56 	bl	8001d60 <HAL_GetTick>
 80028b4:	4602      	mov	r2, r0
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80028be:	4293      	cmp	r3, r2
 80028c0:	d901      	bls.n	80028c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80028c2:	2303      	movs	r3, #3
 80028c4:	e04f      	b.n	8002966 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028c6:	4b2b      	ldr	r3, [pc, #172]	; (8002974 <HAL_RCC_ClockConfig+0x1bc>)
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	f003 020c 	and.w	r2, r3, #12
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	009b      	lsls	r3, r3, #2
 80028d4:	429a      	cmp	r2, r3
 80028d6:	d1eb      	bne.n	80028b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028d8:	4b25      	ldr	r3, [pc, #148]	; (8002970 <HAL_RCC_ClockConfig+0x1b8>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f003 0307 	and.w	r3, r3, #7
 80028e0:	683a      	ldr	r2, [r7, #0]
 80028e2:	429a      	cmp	r2, r3
 80028e4:	d20c      	bcs.n	8002900 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028e6:	4b22      	ldr	r3, [pc, #136]	; (8002970 <HAL_RCC_ClockConfig+0x1b8>)
 80028e8:	683a      	ldr	r2, [r7, #0]
 80028ea:	b2d2      	uxtb	r2, r2
 80028ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028ee:	4b20      	ldr	r3, [pc, #128]	; (8002970 <HAL_RCC_ClockConfig+0x1b8>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 0307 	and.w	r3, r3, #7
 80028f6:	683a      	ldr	r2, [r7, #0]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d001      	beq.n	8002900 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e032      	b.n	8002966 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 0304 	and.w	r3, r3, #4
 8002908:	2b00      	cmp	r3, #0
 800290a:	d008      	beq.n	800291e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800290c:	4b19      	ldr	r3, [pc, #100]	; (8002974 <HAL_RCC_ClockConfig+0x1bc>)
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	4916      	ldr	r1, [pc, #88]	; (8002974 <HAL_RCC_ClockConfig+0x1bc>)
 800291a:	4313      	orrs	r3, r2
 800291c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0308 	and.w	r3, r3, #8
 8002926:	2b00      	cmp	r3, #0
 8002928:	d009      	beq.n	800293e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800292a:	4b12      	ldr	r3, [pc, #72]	; (8002974 <HAL_RCC_ClockConfig+0x1bc>)
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	691b      	ldr	r3, [r3, #16]
 8002936:	00db      	lsls	r3, r3, #3
 8002938:	490e      	ldr	r1, [pc, #56]	; (8002974 <HAL_RCC_ClockConfig+0x1bc>)
 800293a:	4313      	orrs	r3, r2
 800293c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800293e:	f000 f821 	bl	8002984 <HAL_RCC_GetSysClockFreq>
 8002942:	4602      	mov	r2, r0
 8002944:	4b0b      	ldr	r3, [pc, #44]	; (8002974 <HAL_RCC_ClockConfig+0x1bc>)
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	091b      	lsrs	r3, r3, #4
 800294a:	f003 030f 	and.w	r3, r3, #15
 800294e:	490a      	ldr	r1, [pc, #40]	; (8002978 <HAL_RCC_ClockConfig+0x1c0>)
 8002950:	5ccb      	ldrb	r3, [r1, r3]
 8002952:	fa22 f303 	lsr.w	r3, r2, r3
 8002956:	4a09      	ldr	r2, [pc, #36]	; (800297c <HAL_RCC_ClockConfig+0x1c4>)
 8002958:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800295a:	4b09      	ldr	r3, [pc, #36]	; (8002980 <HAL_RCC_ClockConfig+0x1c8>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4618      	mov	r0, r3
 8002960:	f7ff f9ba 	bl	8001cd8 <HAL_InitTick>

  return HAL_OK;
 8002964:	2300      	movs	r3, #0
}
 8002966:	4618      	mov	r0, r3
 8002968:	3710      	adds	r7, #16
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	40023c00 	.word	0x40023c00
 8002974:	40023800 	.word	0x40023800
 8002978:	08004b58 	.word	0x08004b58
 800297c:	20000008 	.word	0x20000008
 8002980:	2000000c 	.word	0x2000000c

08002984 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002984:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002988:	b084      	sub	sp, #16
 800298a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800298c:	2300      	movs	r3, #0
 800298e:	607b      	str	r3, [r7, #4]
 8002990:	2300      	movs	r3, #0
 8002992:	60fb      	str	r3, [r7, #12]
 8002994:	2300      	movs	r3, #0
 8002996:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002998:	2300      	movs	r3, #0
 800299a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800299c:	4b67      	ldr	r3, [pc, #412]	; (8002b3c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	f003 030c 	and.w	r3, r3, #12
 80029a4:	2b08      	cmp	r3, #8
 80029a6:	d00d      	beq.n	80029c4 <HAL_RCC_GetSysClockFreq+0x40>
 80029a8:	2b08      	cmp	r3, #8
 80029aa:	f200 80bd 	bhi.w	8002b28 <HAL_RCC_GetSysClockFreq+0x1a4>
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d002      	beq.n	80029b8 <HAL_RCC_GetSysClockFreq+0x34>
 80029b2:	2b04      	cmp	r3, #4
 80029b4:	d003      	beq.n	80029be <HAL_RCC_GetSysClockFreq+0x3a>
 80029b6:	e0b7      	b.n	8002b28 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80029b8:	4b61      	ldr	r3, [pc, #388]	; (8002b40 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80029ba:	60bb      	str	r3, [r7, #8]
       break;
 80029bc:	e0b7      	b.n	8002b2e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80029be:	4b61      	ldr	r3, [pc, #388]	; (8002b44 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80029c0:	60bb      	str	r3, [r7, #8]
      break;
 80029c2:	e0b4      	b.n	8002b2e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80029c4:	4b5d      	ldr	r3, [pc, #372]	; (8002b3c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80029cc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80029ce:	4b5b      	ldr	r3, [pc, #364]	; (8002b3c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d04d      	beq.n	8002a76 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029da:	4b58      	ldr	r3, [pc, #352]	; (8002b3c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	099b      	lsrs	r3, r3, #6
 80029e0:	461a      	mov	r2, r3
 80029e2:	f04f 0300 	mov.w	r3, #0
 80029e6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80029ea:	f04f 0100 	mov.w	r1, #0
 80029ee:	ea02 0800 	and.w	r8, r2, r0
 80029f2:	ea03 0901 	and.w	r9, r3, r1
 80029f6:	4640      	mov	r0, r8
 80029f8:	4649      	mov	r1, r9
 80029fa:	f04f 0200 	mov.w	r2, #0
 80029fe:	f04f 0300 	mov.w	r3, #0
 8002a02:	014b      	lsls	r3, r1, #5
 8002a04:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002a08:	0142      	lsls	r2, r0, #5
 8002a0a:	4610      	mov	r0, r2
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	ebb0 0008 	subs.w	r0, r0, r8
 8002a12:	eb61 0109 	sbc.w	r1, r1, r9
 8002a16:	f04f 0200 	mov.w	r2, #0
 8002a1a:	f04f 0300 	mov.w	r3, #0
 8002a1e:	018b      	lsls	r3, r1, #6
 8002a20:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002a24:	0182      	lsls	r2, r0, #6
 8002a26:	1a12      	subs	r2, r2, r0
 8002a28:	eb63 0301 	sbc.w	r3, r3, r1
 8002a2c:	f04f 0000 	mov.w	r0, #0
 8002a30:	f04f 0100 	mov.w	r1, #0
 8002a34:	00d9      	lsls	r1, r3, #3
 8002a36:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002a3a:	00d0      	lsls	r0, r2, #3
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	460b      	mov	r3, r1
 8002a40:	eb12 0208 	adds.w	r2, r2, r8
 8002a44:	eb43 0309 	adc.w	r3, r3, r9
 8002a48:	f04f 0000 	mov.w	r0, #0
 8002a4c:	f04f 0100 	mov.w	r1, #0
 8002a50:	0259      	lsls	r1, r3, #9
 8002a52:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002a56:	0250      	lsls	r0, r2, #9
 8002a58:	4602      	mov	r2, r0
 8002a5a:	460b      	mov	r3, r1
 8002a5c:	4610      	mov	r0, r2
 8002a5e:	4619      	mov	r1, r3
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	461a      	mov	r2, r3
 8002a64:	f04f 0300 	mov.w	r3, #0
 8002a68:	f7fd fc12 	bl	8000290 <__aeabi_uldivmod>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	460b      	mov	r3, r1
 8002a70:	4613      	mov	r3, r2
 8002a72:	60fb      	str	r3, [r7, #12]
 8002a74:	e04a      	b.n	8002b0c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a76:	4b31      	ldr	r3, [pc, #196]	; (8002b3c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	099b      	lsrs	r3, r3, #6
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	f04f 0300 	mov.w	r3, #0
 8002a82:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002a86:	f04f 0100 	mov.w	r1, #0
 8002a8a:	ea02 0400 	and.w	r4, r2, r0
 8002a8e:	ea03 0501 	and.w	r5, r3, r1
 8002a92:	4620      	mov	r0, r4
 8002a94:	4629      	mov	r1, r5
 8002a96:	f04f 0200 	mov.w	r2, #0
 8002a9a:	f04f 0300 	mov.w	r3, #0
 8002a9e:	014b      	lsls	r3, r1, #5
 8002aa0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002aa4:	0142      	lsls	r2, r0, #5
 8002aa6:	4610      	mov	r0, r2
 8002aa8:	4619      	mov	r1, r3
 8002aaa:	1b00      	subs	r0, r0, r4
 8002aac:	eb61 0105 	sbc.w	r1, r1, r5
 8002ab0:	f04f 0200 	mov.w	r2, #0
 8002ab4:	f04f 0300 	mov.w	r3, #0
 8002ab8:	018b      	lsls	r3, r1, #6
 8002aba:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002abe:	0182      	lsls	r2, r0, #6
 8002ac0:	1a12      	subs	r2, r2, r0
 8002ac2:	eb63 0301 	sbc.w	r3, r3, r1
 8002ac6:	f04f 0000 	mov.w	r0, #0
 8002aca:	f04f 0100 	mov.w	r1, #0
 8002ace:	00d9      	lsls	r1, r3, #3
 8002ad0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002ad4:	00d0      	lsls	r0, r2, #3
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	460b      	mov	r3, r1
 8002ada:	1912      	adds	r2, r2, r4
 8002adc:	eb45 0303 	adc.w	r3, r5, r3
 8002ae0:	f04f 0000 	mov.w	r0, #0
 8002ae4:	f04f 0100 	mov.w	r1, #0
 8002ae8:	0299      	lsls	r1, r3, #10
 8002aea:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002aee:	0290      	lsls	r0, r2, #10
 8002af0:	4602      	mov	r2, r0
 8002af2:	460b      	mov	r3, r1
 8002af4:	4610      	mov	r0, r2
 8002af6:	4619      	mov	r1, r3
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	461a      	mov	r2, r3
 8002afc:	f04f 0300 	mov.w	r3, #0
 8002b00:	f7fd fbc6 	bl	8000290 <__aeabi_uldivmod>
 8002b04:	4602      	mov	r2, r0
 8002b06:	460b      	mov	r3, r1
 8002b08:	4613      	mov	r3, r2
 8002b0a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002b0c:	4b0b      	ldr	r3, [pc, #44]	; (8002b3c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	0c1b      	lsrs	r3, r3, #16
 8002b12:	f003 0303 	and.w	r3, r3, #3
 8002b16:	3301      	adds	r3, #1
 8002b18:	005b      	lsls	r3, r3, #1
 8002b1a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002b1c:	68fa      	ldr	r2, [r7, #12]
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b24:	60bb      	str	r3, [r7, #8]
      break;
 8002b26:	e002      	b.n	8002b2e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002b28:	4b05      	ldr	r3, [pc, #20]	; (8002b40 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002b2a:	60bb      	str	r3, [r7, #8]
      break;
 8002b2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b2e:	68bb      	ldr	r3, [r7, #8]
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3710      	adds	r7, #16
 8002b34:	46bd      	mov	sp, r7
 8002b36:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002b3a:	bf00      	nop
 8002b3c:	40023800 	.word	0x40023800
 8002b40:	00f42400 	.word	0x00f42400
 8002b44:	007a1200 	.word	0x007a1200

08002b48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b4c:	4b03      	ldr	r3, [pc, #12]	; (8002b5c <HAL_RCC_GetHCLKFreq+0x14>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	46bd      	mov	sp, r7
 8002b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b58:	4770      	bx	lr
 8002b5a:	bf00      	nop
 8002b5c:	20000008 	.word	0x20000008

08002b60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002b64:	f7ff fff0 	bl	8002b48 <HAL_RCC_GetHCLKFreq>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	4b05      	ldr	r3, [pc, #20]	; (8002b80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	0a9b      	lsrs	r3, r3, #10
 8002b70:	f003 0307 	and.w	r3, r3, #7
 8002b74:	4903      	ldr	r1, [pc, #12]	; (8002b84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b76:	5ccb      	ldrb	r3, [r1, r3]
 8002b78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	40023800 	.word	0x40023800
 8002b84:	08004b68 	.word	0x08004b68

08002b88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002b8c:	f7ff ffdc 	bl	8002b48 <HAL_RCC_GetHCLKFreq>
 8002b90:	4602      	mov	r2, r0
 8002b92:	4b05      	ldr	r3, [pc, #20]	; (8002ba8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	0b5b      	lsrs	r3, r3, #13
 8002b98:	f003 0307 	and.w	r3, r3, #7
 8002b9c:	4903      	ldr	r1, [pc, #12]	; (8002bac <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b9e:	5ccb      	ldrb	r3, [r1, r3]
 8002ba0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	40023800 	.word	0x40023800
 8002bac:	08004b68 	.word	0x08004b68

08002bb0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b082      	sub	sp, #8
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d101      	bne.n	8002bc2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e07b      	b.n	8002cba <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d108      	bne.n	8002bdc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002bd2:	d009      	beq.n	8002be8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	61da      	str	r2, [r3, #28]
 8002bda:	e005      	b.n	8002be8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2200      	movs	r2, #0
 8002be0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2200      	movs	r2, #0
 8002be6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d106      	bne.n	8002c08 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002c02:	6878      	ldr	r0, [r7, #4]
 8002c04:	f7fe ff1a 	bl	8001a3c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2202      	movs	r2, #2
 8002c0c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c1e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002c30:	431a      	orrs	r2, r3
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	68db      	ldr	r3, [r3, #12]
 8002c36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c3a:	431a      	orrs	r2, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	691b      	ldr	r3, [r3, #16]
 8002c40:	f003 0302 	and.w	r3, r3, #2
 8002c44:	431a      	orrs	r2, r3
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	695b      	ldr	r3, [r3, #20]
 8002c4a:	f003 0301 	and.w	r3, r3, #1
 8002c4e:	431a      	orrs	r2, r3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	699b      	ldr	r3, [r3, #24]
 8002c54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c58:	431a      	orrs	r2, r3
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	69db      	ldr	r3, [r3, #28]
 8002c5e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002c62:	431a      	orrs	r2, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6a1b      	ldr	r3, [r3, #32]
 8002c68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c6c:	ea42 0103 	orr.w	r1, r2, r3
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c74:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	699b      	ldr	r3, [r3, #24]
 8002c84:	0c1b      	lsrs	r3, r3, #16
 8002c86:	f003 0104 	and.w	r1, r3, #4
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c8e:	f003 0210 	and.w	r2, r3, #16
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	430a      	orrs	r2, r1
 8002c98:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	69da      	ldr	r2, [r3, #28]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ca8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2200      	movs	r2, #0
 8002cae:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2201      	movs	r2, #1
 8002cb4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002cb8:	2300      	movs	r3, #0
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3708      	adds	r7, #8
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}

08002cc2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cc2:	b580      	push	{r7, lr}
 8002cc4:	b088      	sub	sp, #32
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	60f8      	str	r0, [r7, #12]
 8002cca:	60b9      	str	r1, [r7, #8]
 8002ccc:	603b      	str	r3, [r7, #0]
 8002cce:	4613      	mov	r3, r2
 8002cd0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d101      	bne.n	8002ce4 <HAL_SPI_Transmit+0x22>
 8002ce0:	2302      	movs	r3, #2
 8002ce2:	e126      	b.n	8002f32 <HAL_SPI_Transmit+0x270>
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002cec:	f7ff f838 	bl	8001d60 <HAL_GetTick>
 8002cf0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002cf2:	88fb      	ldrh	r3, [r7, #6]
 8002cf4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d002      	beq.n	8002d08 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002d02:	2302      	movs	r3, #2
 8002d04:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002d06:	e10b      	b.n	8002f20 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d002      	beq.n	8002d14 <HAL_SPI_Transmit+0x52>
 8002d0e:	88fb      	ldrh	r3, [r7, #6]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d102      	bne.n	8002d1a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002d18:	e102      	b.n	8002f20 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2203      	movs	r2, #3
 8002d1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2200      	movs	r2, #0
 8002d26:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	68ba      	ldr	r2, [r7, #8]
 8002d2c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	88fa      	ldrh	r2, [r7, #6]
 8002d32:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	88fa      	ldrh	r2, [r7, #6]
 8002d38:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2200      	movs	r2, #0
 8002d44:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	2200      	movs	r2, #0
 8002d50:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2200      	movs	r2, #0
 8002d56:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d60:	d10f      	bne.n	8002d82 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d70:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002d80:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d8c:	2b40      	cmp	r3, #64	; 0x40
 8002d8e:	d007      	beq.n	8002da0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d9e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	68db      	ldr	r3, [r3, #12]
 8002da4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002da8:	d14b      	bne.n	8002e42 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d002      	beq.n	8002db8 <HAL_SPI_Transmit+0xf6>
 8002db2:	8afb      	ldrh	r3, [r7, #22]
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d13e      	bne.n	8002e36 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dbc:	881a      	ldrh	r2, [r3, #0]
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc8:	1c9a      	adds	r2, r3, #2
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002dd2:	b29b      	uxth	r3, r3
 8002dd4:	3b01      	subs	r3, #1
 8002dd6:	b29a      	uxth	r2, r3
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002ddc:	e02b      	b.n	8002e36 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	f003 0302 	and.w	r3, r3, #2
 8002de8:	2b02      	cmp	r3, #2
 8002dea:	d112      	bne.n	8002e12 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df0:	881a      	ldrh	r2, [r3, #0]
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dfc:	1c9a      	adds	r2, r3, #2
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e06:	b29b      	uxth	r3, r3
 8002e08:	3b01      	subs	r3, #1
 8002e0a:	b29a      	uxth	r2, r3
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	86da      	strh	r2, [r3, #54]	; 0x36
 8002e10:	e011      	b.n	8002e36 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002e12:	f7fe ffa5 	bl	8001d60 <HAL_GetTick>
 8002e16:	4602      	mov	r2, r0
 8002e18:	69bb      	ldr	r3, [r7, #24]
 8002e1a:	1ad3      	subs	r3, r2, r3
 8002e1c:	683a      	ldr	r2, [r7, #0]
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	d803      	bhi.n	8002e2a <HAL_SPI_Transmit+0x168>
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e28:	d102      	bne.n	8002e30 <HAL_SPI_Transmit+0x16e>
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d102      	bne.n	8002e36 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8002e30:	2303      	movs	r3, #3
 8002e32:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002e34:	e074      	b.n	8002f20 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e3a:	b29b      	uxth	r3, r3
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d1ce      	bne.n	8002dde <HAL_SPI_Transmit+0x11c>
 8002e40:	e04c      	b.n	8002edc <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d002      	beq.n	8002e50 <HAL_SPI_Transmit+0x18e>
 8002e4a:	8afb      	ldrh	r3, [r7, #22]
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d140      	bne.n	8002ed2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	330c      	adds	r3, #12
 8002e5a:	7812      	ldrb	r2, [r2, #0]
 8002e5c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e62:	1c5a      	adds	r2, r3, #1
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e6c:	b29b      	uxth	r3, r3
 8002e6e:	3b01      	subs	r3, #1
 8002e70:	b29a      	uxth	r2, r3
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002e76:	e02c      	b.n	8002ed2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	f003 0302 	and.w	r3, r3, #2
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d113      	bne.n	8002eae <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	330c      	adds	r3, #12
 8002e90:	7812      	ldrb	r2, [r2, #0]
 8002e92:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e98:	1c5a      	adds	r2, r3, #1
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ea2:	b29b      	uxth	r3, r3
 8002ea4:	3b01      	subs	r3, #1
 8002ea6:	b29a      	uxth	r2, r3
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	86da      	strh	r2, [r3, #54]	; 0x36
 8002eac:	e011      	b.n	8002ed2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002eae:	f7fe ff57 	bl	8001d60 <HAL_GetTick>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	69bb      	ldr	r3, [r7, #24]
 8002eb6:	1ad3      	subs	r3, r2, r3
 8002eb8:	683a      	ldr	r2, [r7, #0]
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d803      	bhi.n	8002ec6 <HAL_SPI_Transmit+0x204>
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ec4:	d102      	bne.n	8002ecc <HAL_SPI_Transmit+0x20a>
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d102      	bne.n	8002ed2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8002ecc:	2303      	movs	r3, #3
 8002ece:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002ed0:	e026      	b.n	8002f20 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ed6:	b29b      	uxth	r3, r3
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d1cd      	bne.n	8002e78 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002edc:	69ba      	ldr	r2, [r7, #24]
 8002ede:	6839      	ldr	r1, [r7, #0]
 8002ee0:	68f8      	ldr	r0, [r7, #12]
 8002ee2:	f000 fbcb 	bl	800367c <SPI_EndRxTxTransaction>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d002      	beq.n	8002ef2 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2220      	movs	r2, #32
 8002ef0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d10a      	bne.n	8002f10 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002efa:	2300      	movs	r3, #0
 8002efc:	613b      	str	r3, [r7, #16]
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	613b      	str	r3, [r7, #16]
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	613b      	str	r3, [r7, #16]
 8002f0e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d002      	beq.n	8002f1e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	77fb      	strb	r3, [r7, #31]
 8002f1c:	e000      	b.n	8002f20 <HAL_SPI_Transmit+0x25e>
  }

error:
 8002f1e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2201      	movs	r2, #1
 8002f24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002f30:	7ffb      	ldrb	r3, [r7, #31]
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	3720      	adds	r7, #32
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}

08002f3a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f3a:	b580      	push	{r7, lr}
 8002f3c:	b088      	sub	sp, #32
 8002f3e:	af02      	add	r7, sp, #8
 8002f40:	60f8      	str	r0, [r7, #12]
 8002f42:	60b9      	str	r1, [r7, #8]
 8002f44:	603b      	str	r3, [r7, #0]
 8002f46:	4613      	mov	r3, r2
 8002f48:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002f56:	d112      	bne.n	8002f7e <HAL_SPI_Receive+0x44>
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d10e      	bne.n	8002f7e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	2204      	movs	r2, #4
 8002f64:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002f68:	88fa      	ldrh	r2, [r7, #6]
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	9300      	str	r3, [sp, #0]
 8002f6e:	4613      	mov	r3, r2
 8002f70:	68ba      	ldr	r2, [r7, #8]
 8002f72:	68b9      	ldr	r1, [r7, #8]
 8002f74:	68f8      	ldr	r0, [r7, #12]
 8002f76:	f000 f8f1 	bl	800315c <HAL_SPI_TransmitReceive>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	e0ea      	b.n	8003154 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d101      	bne.n	8002f8c <HAL_SPI_Receive+0x52>
 8002f88:	2302      	movs	r3, #2
 8002f8a:	e0e3      	b.n	8003154 <HAL_SPI_Receive+0x21a>
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	2201      	movs	r2, #1
 8002f90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002f94:	f7fe fee4 	bl	8001d60 <HAL_GetTick>
 8002f98:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d002      	beq.n	8002fac <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8002fa6:	2302      	movs	r3, #2
 8002fa8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002faa:	e0ca      	b.n	8003142 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d002      	beq.n	8002fb8 <HAL_SPI_Receive+0x7e>
 8002fb2:	88fb      	ldrh	r3, [r7, #6]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d102      	bne.n	8002fbe <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002fbc:	e0c1      	b.n	8003142 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2204      	movs	r2, #4
 8002fc2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	68ba      	ldr	r2, [r7, #8]
 8002fd0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	88fa      	ldrh	r2, [r7, #6]
 8002fd6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	88fa      	ldrh	r2, [r7, #6]
 8002fdc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2200      	movs	r2, #0
 8002fee:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003004:	d10f      	bne.n	8003026 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003014:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003024:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003030:	2b40      	cmp	r3, #64	; 0x40
 8003032:	d007      	beq.n	8003044 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681a      	ldr	r2, [r3, #0]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003042:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	68db      	ldr	r3, [r3, #12]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d162      	bne.n	8003112 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800304c:	e02e      	b.n	80030ac <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	f003 0301 	and.w	r3, r3, #1
 8003058:	2b01      	cmp	r3, #1
 800305a:	d115      	bne.n	8003088 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f103 020c 	add.w	r2, r3, #12
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003068:	7812      	ldrb	r2, [r2, #0]
 800306a:	b2d2      	uxtb	r2, r2
 800306c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003072:	1c5a      	adds	r2, r3, #1
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800307c:	b29b      	uxth	r3, r3
 800307e:	3b01      	subs	r3, #1
 8003080:	b29a      	uxth	r2, r3
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003086:	e011      	b.n	80030ac <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003088:	f7fe fe6a 	bl	8001d60 <HAL_GetTick>
 800308c:	4602      	mov	r2, r0
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	1ad3      	subs	r3, r2, r3
 8003092:	683a      	ldr	r2, [r7, #0]
 8003094:	429a      	cmp	r2, r3
 8003096:	d803      	bhi.n	80030a0 <HAL_SPI_Receive+0x166>
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800309e:	d102      	bne.n	80030a6 <HAL_SPI_Receive+0x16c>
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d102      	bne.n	80030ac <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80030a6:	2303      	movs	r3, #3
 80030a8:	75fb      	strb	r3, [r7, #23]
          goto error;
 80030aa:	e04a      	b.n	8003142 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030b0:	b29b      	uxth	r3, r3
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d1cb      	bne.n	800304e <HAL_SPI_Receive+0x114>
 80030b6:	e031      	b.n	800311c <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	f003 0301 	and.w	r3, r3, #1
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d113      	bne.n	80030ee <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	68da      	ldr	r2, [r3, #12]
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030d0:	b292      	uxth	r2, r2
 80030d2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030d8:	1c9a      	adds	r2, r3, #2
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030e2:	b29b      	uxth	r3, r3
 80030e4:	3b01      	subs	r3, #1
 80030e6:	b29a      	uxth	r2, r3
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	87da      	strh	r2, [r3, #62]	; 0x3e
 80030ec:	e011      	b.n	8003112 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80030ee:	f7fe fe37 	bl	8001d60 <HAL_GetTick>
 80030f2:	4602      	mov	r2, r0
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	1ad3      	subs	r3, r2, r3
 80030f8:	683a      	ldr	r2, [r7, #0]
 80030fa:	429a      	cmp	r2, r3
 80030fc:	d803      	bhi.n	8003106 <HAL_SPI_Receive+0x1cc>
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003104:	d102      	bne.n	800310c <HAL_SPI_Receive+0x1d2>
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d102      	bne.n	8003112 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800310c:	2303      	movs	r3, #3
 800310e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003110:	e017      	b.n	8003142 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003116:	b29b      	uxth	r3, r3
 8003118:	2b00      	cmp	r3, #0
 800311a:	d1cd      	bne.n	80030b8 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800311c:	693a      	ldr	r2, [r7, #16]
 800311e:	6839      	ldr	r1, [r7, #0]
 8003120:	68f8      	ldr	r0, [r7, #12]
 8003122:	f000 fa45 	bl	80035b0 <SPI_EndRxTransaction>
 8003126:	4603      	mov	r3, r0
 8003128:	2b00      	cmp	r3, #0
 800312a:	d002      	beq.n	8003132 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2220      	movs	r2, #32
 8003130:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003136:	2b00      	cmp	r3, #0
 8003138:	d002      	beq.n	8003140 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	75fb      	strb	r3, [r7, #23]
 800313e:	e000      	b.n	8003142 <HAL_SPI_Receive+0x208>
  }

error :
 8003140:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2201      	movs	r2, #1
 8003146:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2200      	movs	r2, #0
 800314e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003152:	7dfb      	ldrb	r3, [r7, #23]
}
 8003154:	4618      	mov	r0, r3
 8003156:	3718      	adds	r7, #24
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}

0800315c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b08c      	sub	sp, #48	; 0x30
 8003160:	af00      	add	r7, sp, #0
 8003162:	60f8      	str	r0, [r7, #12]
 8003164:	60b9      	str	r1, [r7, #8]
 8003166:	607a      	str	r2, [r7, #4]
 8003168:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800316a:	2301      	movs	r3, #1
 800316c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800316e:	2300      	movs	r3, #0
 8003170:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800317a:	2b01      	cmp	r3, #1
 800317c:	d101      	bne.n	8003182 <HAL_SPI_TransmitReceive+0x26>
 800317e:	2302      	movs	r3, #2
 8003180:	e18a      	b.n	8003498 <HAL_SPI_TransmitReceive+0x33c>
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	2201      	movs	r2, #1
 8003186:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800318a:	f7fe fde9 	bl	8001d60 <HAL_GetTick>
 800318e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003196:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80031a0:	887b      	ldrh	r3, [r7, #2]
 80031a2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80031a4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d00f      	beq.n	80031cc <HAL_SPI_TransmitReceive+0x70>
 80031ac:	69fb      	ldr	r3, [r7, #28]
 80031ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80031b2:	d107      	bne.n	80031c4 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d103      	bne.n	80031c4 <HAL_SPI_TransmitReceive+0x68>
 80031bc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80031c0:	2b04      	cmp	r3, #4
 80031c2:	d003      	beq.n	80031cc <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80031c4:	2302      	movs	r3, #2
 80031c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80031ca:	e15b      	b.n	8003484 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d005      	beq.n	80031de <HAL_SPI_TransmitReceive+0x82>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d002      	beq.n	80031de <HAL_SPI_TransmitReceive+0x82>
 80031d8:	887b      	ldrh	r3, [r7, #2]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d103      	bne.n	80031e6 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80031e4:	e14e      	b.n	8003484 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	2b04      	cmp	r3, #4
 80031f0:	d003      	beq.n	80031fa <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2205      	movs	r2, #5
 80031f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2200      	movs	r2, #0
 80031fe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	687a      	ldr	r2, [r7, #4]
 8003204:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	887a      	ldrh	r2, [r7, #2]
 800320a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	887a      	ldrh	r2, [r7, #2]
 8003210:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	68ba      	ldr	r2, [r7, #8]
 8003216:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	887a      	ldrh	r2, [r7, #2]
 800321c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	887a      	ldrh	r2, [r7, #2]
 8003222:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2200      	movs	r2, #0
 8003228:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2200      	movs	r2, #0
 800322e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800323a:	2b40      	cmp	r3, #64	; 0x40
 800323c:	d007      	beq.n	800324e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800324c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	68db      	ldr	r3, [r3, #12]
 8003252:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003256:	d178      	bne.n	800334a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d002      	beq.n	8003266 <HAL_SPI_TransmitReceive+0x10a>
 8003260:	8b7b      	ldrh	r3, [r7, #26]
 8003262:	2b01      	cmp	r3, #1
 8003264:	d166      	bne.n	8003334 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800326a:	881a      	ldrh	r2, [r3, #0]
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003276:	1c9a      	adds	r2, r3, #2
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003280:	b29b      	uxth	r3, r3
 8003282:	3b01      	subs	r3, #1
 8003284:	b29a      	uxth	r2, r3
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800328a:	e053      	b.n	8003334 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	f003 0302 	and.w	r3, r3, #2
 8003296:	2b02      	cmp	r3, #2
 8003298:	d11b      	bne.n	80032d2 <HAL_SPI_TransmitReceive+0x176>
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800329e:	b29b      	uxth	r3, r3
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d016      	beq.n	80032d2 <HAL_SPI_TransmitReceive+0x176>
 80032a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d113      	bne.n	80032d2 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ae:	881a      	ldrh	r2, [r3, #0]
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ba:	1c9a      	adds	r2, r3, #2
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032c4:	b29b      	uxth	r3, r3
 80032c6:	3b01      	subs	r3, #1
 80032c8:	b29a      	uxth	r2, r3
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80032ce:	2300      	movs	r3, #0
 80032d0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	f003 0301 	and.w	r3, r3, #1
 80032dc:	2b01      	cmp	r3, #1
 80032de:	d119      	bne.n	8003314 <HAL_SPI_TransmitReceive+0x1b8>
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032e4:	b29b      	uxth	r3, r3
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d014      	beq.n	8003314 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	68da      	ldr	r2, [r3, #12]
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032f4:	b292      	uxth	r2, r2
 80032f6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032fc:	1c9a      	adds	r2, r3, #2
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003306:	b29b      	uxth	r3, r3
 8003308:	3b01      	subs	r3, #1
 800330a:	b29a      	uxth	r2, r3
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003310:	2301      	movs	r3, #1
 8003312:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003314:	f7fe fd24 	bl	8001d60 <HAL_GetTick>
 8003318:	4602      	mov	r2, r0
 800331a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003320:	429a      	cmp	r2, r3
 8003322:	d807      	bhi.n	8003334 <HAL_SPI_TransmitReceive+0x1d8>
 8003324:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003326:	f1b3 3fff 	cmp.w	r3, #4294967295
 800332a:	d003      	beq.n	8003334 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800332c:	2303      	movs	r3, #3
 800332e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003332:	e0a7      	b.n	8003484 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003338:	b29b      	uxth	r3, r3
 800333a:	2b00      	cmp	r3, #0
 800333c:	d1a6      	bne.n	800328c <HAL_SPI_TransmitReceive+0x130>
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003342:	b29b      	uxth	r3, r3
 8003344:	2b00      	cmp	r3, #0
 8003346:	d1a1      	bne.n	800328c <HAL_SPI_TransmitReceive+0x130>
 8003348:	e07c      	b.n	8003444 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d002      	beq.n	8003358 <HAL_SPI_TransmitReceive+0x1fc>
 8003352:	8b7b      	ldrh	r3, [r7, #26]
 8003354:	2b01      	cmp	r3, #1
 8003356:	d16b      	bne.n	8003430 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	330c      	adds	r3, #12
 8003362:	7812      	ldrb	r2, [r2, #0]
 8003364:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800336a:	1c5a      	adds	r2, r3, #1
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003374:	b29b      	uxth	r3, r3
 8003376:	3b01      	subs	r3, #1
 8003378:	b29a      	uxth	r2, r3
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800337e:	e057      	b.n	8003430 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	f003 0302 	and.w	r3, r3, #2
 800338a:	2b02      	cmp	r3, #2
 800338c:	d11c      	bne.n	80033c8 <HAL_SPI_TransmitReceive+0x26c>
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003392:	b29b      	uxth	r3, r3
 8003394:	2b00      	cmp	r3, #0
 8003396:	d017      	beq.n	80033c8 <HAL_SPI_TransmitReceive+0x26c>
 8003398:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800339a:	2b01      	cmp	r3, #1
 800339c:	d114      	bne.n	80033c8 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	330c      	adds	r3, #12
 80033a8:	7812      	ldrb	r2, [r2, #0]
 80033aa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033b0:	1c5a      	adds	r2, r3, #1
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033ba:	b29b      	uxth	r3, r3
 80033bc:	3b01      	subs	r3, #1
 80033be:	b29a      	uxth	r2, r3
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80033c4:	2300      	movs	r3, #0
 80033c6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	f003 0301 	and.w	r3, r3, #1
 80033d2:	2b01      	cmp	r3, #1
 80033d4:	d119      	bne.n	800340a <HAL_SPI_TransmitReceive+0x2ae>
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033da:	b29b      	uxth	r3, r3
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d014      	beq.n	800340a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	68da      	ldr	r2, [r3, #12]
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033ea:	b2d2      	uxtb	r2, r2
 80033ec:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033f2:	1c5a      	adds	r2, r3, #1
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033fc:	b29b      	uxth	r3, r3
 80033fe:	3b01      	subs	r3, #1
 8003400:	b29a      	uxth	r2, r3
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003406:	2301      	movs	r3, #1
 8003408:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800340a:	f7fe fca9 	bl	8001d60 <HAL_GetTick>
 800340e:	4602      	mov	r2, r0
 8003410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003416:	429a      	cmp	r2, r3
 8003418:	d803      	bhi.n	8003422 <HAL_SPI_TransmitReceive+0x2c6>
 800341a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800341c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003420:	d102      	bne.n	8003428 <HAL_SPI_TransmitReceive+0x2cc>
 8003422:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003424:	2b00      	cmp	r3, #0
 8003426:	d103      	bne.n	8003430 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003428:	2303      	movs	r3, #3
 800342a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800342e:	e029      	b.n	8003484 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003434:	b29b      	uxth	r3, r3
 8003436:	2b00      	cmp	r3, #0
 8003438:	d1a2      	bne.n	8003380 <HAL_SPI_TransmitReceive+0x224>
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800343e:	b29b      	uxth	r3, r3
 8003440:	2b00      	cmp	r3, #0
 8003442:	d19d      	bne.n	8003380 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003444:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003446:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003448:	68f8      	ldr	r0, [r7, #12]
 800344a:	f000 f917 	bl	800367c <SPI_EndRxTxTransaction>
 800344e:	4603      	mov	r3, r0
 8003450:	2b00      	cmp	r3, #0
 8003452:	d006      	beq.n	8003462 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2220      	movs	r2, #32
 800345e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003460:	e010      	b.n	8003484 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d10b      	bne.n	8003482 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800346a:	2300      	movs	r3, #0
 800346c:	617b      	str	r3, [r7, #20]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	617b      	str	r3, [r7, #20]
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	617b      	str	r3, [r7, #20]
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	e000      	b.n	8003484 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8003482:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	2201      	movs	r2, #1
 8003488:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2200      	movs	r2, #0
 8003490:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003494:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003498:	4618      	mov	r0, r3
 800349a:	3730      	adds	r7, #48	; 0x30
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}

080034a0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b088      	sub	sp, #32
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	60f8      	str	r0, [r7, #12]
 80034a8:	60b9      	str	r1, [r7, #8]
 80034aa:	603b      	str	r3, [r7, #0]
 80034ac:	4613      	mov	r3, r2
 80034ae:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80034b0:	f7fe fc56 	bl	8001d60 <HAL_GetTick>
 80034b4:	4602      	mov	r2, r0
 80034b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034b8:	1a9b      	subs	r3, r3, r2
 80034ba:	683a      	ldr	r2, [r7, #0]
 80034bc:	4413      	add	r3, r2
 80034be:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80034c0:	f7fe fc4e 	bl	8001d60 <HAL_GetTick>
 80034c4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80034c6:	4b39      	ldr	r3, [pc, #228]	; (80035ac <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	015b      	lsls	r3, r3, #5
 80034cc:	0d1b      	lsrs	r3, r3, #20
 80034ce:	69fa      	ldr	r2, [r7, #28]
 80034d0:	fb02 f303 	mul.w	r3, r2, r3
 80034d4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80034d6:	e054      	b.n	8003582 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034de:	d050      	beq.n	8003582 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80034e0:	f7fe fc3e 	bl	8001d60 <HAL_GetTick>
 80034e4:	4602      	mov	r2, r0
 80034e6:	69bb      	ldr	r3, [r7, #24]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	69fa      	ldr	r2, [r7, #28]
 80034ec:	429a      	cmp	r2, r3
 80034ee:	d902      	bls.n	80034f6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d13d      	bne.n	8003572 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	685a      	ldr	r2, [r3, #4]
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003504:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800350e:	d111      	bne.n	8003534 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003518:	d004      	beq.n	8003524 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	689b      	ldr	r3, [r3, #8]
 800351e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003522:	d107      	bne.n	8003534 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003532:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003538:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800353c:	d10f      	bne.n	800355e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800354c:	601a      	str	r2, [r3, #0]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	681a      	ldr	r2, [r3, #0]
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800355c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2201      	movs	r2, #1
 8003562:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2200      	movs	r2, #0
 800356a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e017      	b.n	80035a2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d101      	bne.n	800357c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003578:	2300      	movs	r3, #0
 800357a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	3b01      	subs	r3, #1
 8003580:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	689a      	ldr	r2, [r3, #8]
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	4013      	ands	r3, r2
 800358c:	68ba      	ldr	r2, [r7, #8]
 800358e:	429a      	cmp	r2, r3
 8003590:	bf0c      	ite	eq
 8003592:	2301      	moveq	r3, #1
 8003594:	2300      	movne	r3, #0
 8003596:	b2db      	uxtb	r3, r3
 8003598:	461a      	mov	r2, r3
 800359a:	79fb      	ldrb	r3, [r7, #7]
 800359c:	429a      	cmp	r2, r3
 800359e:	d19b      	bne.n	80034d8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3720      	adds	r7, #32
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	20000008 	.word	0x20000008

080035b0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b086      	sub	sp, #24
 80035b4:	af02      	add	r7, sp, #8
 80035b6:	60f8      	str	r0, [r7, #12]
 80035b8:	60b9      	str	r1, [r7, #8]
 80035ba:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80035c4:	d111      	bne.n	80035ea <SPI_EndRxTransaction+0x3a>
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035ce:	d004      	beq.n	80035da <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035d8:	d107      	bne.n	80035ea <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035e8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80035f2:	d12a      	bne.n	800364a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035fc:	d012      	beq.n	8003624 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	9300      	str	r3, [sp, #0]
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	2200      	movs	r2, #0
 8003606:	2180      	movs	r1, #128	; 0x80
 8003608:	68f8      	ldr	r0, [r7, #12]
 800360a:	f7ff ff49 	bl	80034a0 <SPI_WaitFlagStateUntilTimeout>
 800360e:	4603      	mov	r3, r0
 8003610:	2b00      	cmp	r3, #0
 8003612:	d02d      	beq.n	8003670 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003618:	f043 0220 	orr.w	r2, r3, #32
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003620:	2303      	movs	r3, #3
 8003622:	e026      	b.n	8003672 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	9300      	str	r3, [sp, #0]
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	2200      	movs	r2, #0
 800362c:	2101      	movs	r1, #1
 800362e:	68f8      	ldr	r0, [r7, #12]
 8003630:	f7ff ff36 	bl	80034a0 <SPI_WaitFlagStateUntilTimeout>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d01a      	beq.n	8003670 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800363e:	f043 0220 	orr.w	r2, r3, #32
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003646:	2303      	movs	r3, #3
 8003648:	e013      	b.n	8003672 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	9300      	str	r3, [sp, #0]
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	2200      	movs	r2, #0
 8003652:	2101      	movs	r1, #1
 8003654:	68f8      	ldr	r0, [r7, #12]
 8003656:	f7ff ff23 	bl	80034a0 <SPI_WaitFlagStateUntilTimeout>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	d007      	beq.n	8003670 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003664:	f043 0220 	orr.w	r2, r3, #32
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800366c:	2303      	movs	r3, #3
 800366e:	e000      	b.n	8003672 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003670:	2300      	movs	r3, #0
}
 8003672:	4618      	mov	r0, r3
 8003674:	3710      	adds	r7, #16
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
	...

0800367c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b088      	sub	sp, #32
 8003680:	af02      	add	r7, sp, #8
 8003682:	60f8      	str	r0, [r7, #12]
 8003684:	60b9      	str	r1, [r7, #8]
 8003686:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003688:	4b1b      	ldr	r3, [pc, #108]	; (80036f8 <SPI_EndRxTxTransaction+0x7c>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a1b      	ldr	r2, [pc, #108]	; (80036fc <SPI_EndRxTxTransaction+0x80>)
 800368e:	fba2 2303 	umull	r2, r3, r2, r3
 8003692:	0d5b      	lsrs	r3, r3, #21
 8003694:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003698:	fb02 f303 	mul.w	r3, r2, r3
 800369c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80036a6:	d112      	bne.n	80036ce <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	9300      	str	r3, [sp, #0]
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	2200      	movs	r2, #0
 80036b0:	2180      	movs	r1, #128	; 0x80
 80036b2:	68f8      	ldr	r0, [r7, #12]
 80036b4:	f7ff fef4 	bl	80034a0 <SPI_WaitFlagStateUntilTimeout>
 80036b8:	4603      	mov	r3, r0
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d016      	beq.n	80036ec <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036c2:	f043 0220 	orr.w	r2, r3, #32
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e00f      	b.n	80036ee <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d00a      	beq.n	80036ea <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	3b01      	subs	r3, #1
 80036d8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036e4:	2b80      	cmp	r3, #128	; 0x80
 80036e6:	d0f2      	beq.n	80036ce <SPI_EndRxTxTransaction+0x52>
 80036e8:	e000      	b.n	80036ec <SPI_EndRxTxTransaction+0x70>
        break;
 80036ea:	bf00      	nop
  }

  return HAL_OK;
 80036ec:	2300      	movs	r3, #0
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3718      	adds	r7, #24
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	bf00      	nop
 80036f8:	20000008 	.word	0x20000008
 80036fc:	165e9f81 	.word	0x165e9f81

08003700 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b082      	sub	sp, #8
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d101      	bne.n	8003712 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	e03f      	b.n	8003792 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003718:	b2db      	uxtb	r3, r3
 800371a:	2b00      	cmp	r3, #0
 800371c:	d106      	bne.n	800372c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f7fe f9d0 	bl	8001acc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2224      	movs	r2, #36	; 0x24
 8003730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	68da      	ldr	r2, [r3, #12]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003742:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003744:	6878      	ldr	r0, [r7, #4]
 8003746:	f000 f929 	bl	800399c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	691a      	ldr	r2, [r3, #16]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003758:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	695a      	ldr	r2, [r3, #20]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003768:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	68da      	ldr	r2, [r3, #12]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003778:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2220      	movs	r2, #32
 8003784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2220      	movs	r2, #32
 800378c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003790:	2300      	movs	r3, #0
}
 8003792:	4618      	mov	r0, r3
 8003794:	3708      	adds	r7, #8
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}

0800379a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800379a:	b580      	push	{r7, lr}
 800379c:	b08a      	sub	sp, #40	; 0x28
 800379e:	af02      	add	r7, sp, #8
 80037a0:	60f8      	str	r0, [r7, #12]
 80037a2:	60b9      	str	r1, [r7, #8]
 80037a4:	603b      	str	r3, [r7, #0]
 80037a6:	4613      	mov	r3, r2
 80037a8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80037aa:	2300      	movs	r3, #0
 80037ac:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	2b20      	cmp	r3, #32
 80037b8:	d17c      	bne.n	80038b4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d002      	beq.n	80037c6 <HAL_UART_Transmit+0x2c>
 80037c0:	88fb      	ldrh	r3, [r7, #6]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d101      	bne.n	80037ca <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e075      	b.n	80038b6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d101      	bne.n	80037d8 <HAL_UART_Transmit+0x3e>
 80037d4:	2302      	movs	r3, #2
 80037d6:	e06e      	b.n	80038b6 <HAL_UART_Transmit+0x11c>
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2201      	movs	r2, #1
 80037dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2200      	movs	r2, #0
 80037e4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2221      	movs	r2, #33	; 0x21
 80037ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80037ee:	f7fe fab7 	bl	8001d60 <HAL_GetTick>
 80037f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	88fa      	ldrh	r2, [r7, #6]
 80037f8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	88fa      	ldrh	r2, [r7, #6]
 80037fe:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003808:	d108      	bne.n	800381c <HAL_UART_Transmit+0x82>
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	691b      	ldr	r3, [r3, #16]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d104      	bne.n	800381c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003812:	2300      	movs	r3, #0
 8003814:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003816:	68bb      	ldr	r3, [r7, #8]
 8003818:	61bb      	str	r3, [r7, #24]
 800381a:	e003      	b.n	8003824 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003820:	2300      	movs	r3, #0
 8003822:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2200      	movs	r2, #0
 8003828:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800382c:	e02a      	b.n	8003884 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	9300      	str	r3, [sp, #0]
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	2200      	movs	r2, #0
 8003836:	2180      	movs	r1, #128	; 0x80
 8003838:	68f8      	ldr	r0, [r7, #12]
 800383a:	f000 f840 	bl	80038be <UART_WaitOnFlagUntilTimeout>
 800383e:	4603      	mov	r3, r0
 8003840:	2b00      	cmp	r3, #0
 8003842:	d001      	beq.n	8003848 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003844:	2303      	movs	r3, #3
 8003846:	e036      	b.n	80038b6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003848:	69fb      	ldr	r3, [r7, #28]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d10b      	bne.n	8003866 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800384e:	69bb      	ldr	r3, [r7, #24]
 8003850:	881b      	ldrh	r3, [r3, #0]
 8003852:	461a      	mov	r2, r3
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800385c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800385e:	69bb      	ldr	r3, [r7, #24]
 8003860:	3302      	adds	r3, #2
 8003862:	61bb      	str	r3, [r7, #24]
 8003864:	e007      	b.n	8003876 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003866:	69fb      	ldr	r3, [r7, #28]
 8003868:	781a      	ldrb	r2, [r3, #0]
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003870:	69fb      	ldr	r3, [r7, #28]
 8003872:	3301      	adds	r3, #1
 8003874:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800387a:	b29b      	uxth	r3, r3
 800387c:	3b01      	subs	r3, #1
 800387e:	b29a      	uxth	r2, r3
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003888:	b29b      	uxth	r3, r3
 800388a:	2b00      	cmp	r3, #0
 800388c:	d1cf      	bne.n	800382e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	9300      	str	r3, [sp, #0]
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	2200      	movs	r2, #0
 8003896:	2140      	movs	r1, #64	; 0x40
 8003898:	68f8      	ldr	r0, [r7, #12]
 800389a:	f000 f810 	bl	80038be <UART_WaitOnFlagUntilTimeout>
 800389e:	4603      	mov	r3, r0
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d001      	beq.n	80038a8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80038a4:	2303      	movs	r3, #3
 80038a6:	e006      	b.n	80038b6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2220      	movs	r2, #32
 80038ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80038b0:	2300      	movs	r3, #0
 80038b2:	e000      	b.n	80038b6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80038b4:	2302      	movs	r3, #2
  }
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	3720      	adds	r7, #32
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}

080038be <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80038be:	b580      	push	{r7, lr}
 80038c0:	b090      	sub	sp, #64	; 0x40
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	60f8      	str	r0, [r7, #12]
 80038c6:	60b9      	str	r1, [r7, #8]
 80038c8:	603b      	str	r3, [r7, #0]
 80038ca:	4613      	mov	r3, r2
 80038cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038ce:	e050      	b.n	8003972 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038d6:	d04c      	beq.n	8003972 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80038d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d007      	beq.n	80038ee <UART_WaitOnFlagUntilTimeout+0x30>
 80038de:	f7fe fa3f 	bl	8001d60 <HAL_GetTick>
 80038e2:	4602      	mov	r2, r0
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	1ad3      	subs	r3, r2, r3
 80038e8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80038ea:	429a      	cmp	r2, r3
 80038ec:	d241      	bcs.n	8003972 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	330c      	adds	r3, #12
 80038f4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038f8:	e853 3f00 	ldrex	r3, [r3]
 80038fc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80038fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003900:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003904:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	330c      	adds	r3, #12
 800390c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800390e:	637a      	str	r2, [r7, #52]	; 0x34
 8003910:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003912:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003914:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003916:	e841 2300 	strex	r3, r2, [r1]
 800391a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800391c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800391e:	2b00      	cmp	r3, #0
 8003920:	d1e5      	bne.n	80038ee <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	3314      	adds	r3, #20
 8003928:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	e853 3f00 	ldrex	r3, [r3]
 8003930:	613b      	str	r3, [r7, #16]
   return(result);
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	f023 0301 	bic.w	r3, r3, #1
 8003938:	63bb      	str	r3, [r7, #56]	; 0x38
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	3314      	adds	r3, #20
 8003940:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003942:	623a      	str	r2, [r7, #32]
 8003944:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003946:	69f9      	ldr	r1, [r7, #28]
 8003948:	6a3a      	ldr	r2, [r7, #32]
 800394a:	e841 2300 	strex	r3, r2, [r1]
 800394e:	61bb      	str	r3, [r7, #24]
   return(result);
 8003950:	69bb      	ldr	r3, [r7, #24]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d1e5      	bne.n	8003922 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2220      	movs	r2, #32
 800395a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2220      	movs	r2, #32
 8003962:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	2200      	movs	r2, #0
 800396a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800396e:	2303      	movs	r3, #3
 8003970:	e00f      	b.n	8003992 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	68bb      	ldr	r3, [r7, #8]
 800397a:	4013      	ands	r3, r2
 800397c:	68ba      	ldr	r2, [r7, #8]
 800397e:	429a      	cmp	r2, r3
 8003980:	bf0c      	ite	eq
 8003982:	2301      	moveq	r3, #1
 8003984:	2300      	movne	r3, #0
 8003986:	b2db      	uxtb	r3, r3
 8003988:	461a      	mov	r2, r3
 800398a:	79fb      	ldrb	r3, [r7, #7]
 800398c:	429a      	cmp	r2, r3
 800398e:	d09f      	beq.n	80038d0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003990:	2300      	movs	r3, #0
}
 8003992:	4618      	mov	r0, r3
 8003994:	3740      	adds	r7, #64	; 0x40
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
	...

0800399c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800399c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039a0:	b09f      	sub	sp, #124	; 0x7c
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	691b      	ldr	r3, [r3, #16]
 80039ac:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80039b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039b2:	68d9      	ldr	r1, [r3, #12]
 80039b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	ea40 0301 	orr.w	r3, r0, r1
 80039bc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80039be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039c0:	689a      	ldr	r2, [r3, #8]
 80039c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039c4:	691b      	ldr	r3, [r3, #16]
 80039c6:	431a      	orrs	r2, r3
 80039c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039ca:	695b      	ldr	r3, [r3, #20]
 80039cc:	431a      	orrs	r2, r3
 80039ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039d0:	69db      	ldr	r3, [r3, #28]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80039d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	68db      	ldr	r3, [r3, #12]
 80039dc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80039e0:	f021 010c 	bic.w	r1, r1, #12
 80039e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80039ea:	430b      	orrs	r3, r1
 80039ec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80039ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	695b      	ldr	r3, [r3, #20]
 80039f4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80039f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039fa:	6999      	ldr	r1, [r3, #24]
 80039fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	ea40 0301 	orr.w	r3, r0, r1
 8003a04:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003a06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	4bc5      	ldr	r3, [pc, #788]	; (8003d20 <UART_SetConfig+0x384>)
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d004      	beq.n	8003a1a <UART_SetConfig+0x7e>
 8003a10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	4bc3      	ldr	r3, [pc, #780]	; (8003d24 <UART_SetConfig+0x388>)
 8003a16:	429a      	cmp	r2, r3
 8003a18:	d103      	bne.n	8003a22 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003a1a:	f7ff f8b5 	bl	8002b88 <HAL_RCC_GetPCLK2Freq>
 8003a1e:	6778      	str	r0, [r7, #116]	; 0x74
 8003a20:	e002      	b.n	8003a28 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003a22:	f7ff f89d 	bl	8002b60 <HAL_RCC_GetPCLK1Freq>
 8003a26:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a2a:	69db      	ldr	r3, [r3, #28]
 8003a2c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a30:	f040 80b6 	bne.w	8003ba0 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003a34:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a36:	461c      	mov	r4, r3
 8003a38:	f04f 0500 	mov.w	r5, #0
 8003a3c:	4622      	mov	r2, r4
 8003a3e:	462b      	mov	r3, r5
 8003a40:	1891      	adds	r1, r2, r2
 8003a42:	6439      	str	r1, [r7, #64]	; 0x40
 8003a44:	415b      	adcs	r3, r3
 8003a46:	647b      	str	r3, [r7, #68]	; 0x44
 8003a48:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003a4c:	1912      	adds	r2, r2, r4
 8003a4e:	eb45 0303 	adc.w	r3, r5, r3
 8003a52:	f04f 0000 	mov.w	r0, #0
 8003a56:	f04f 0100 	mov.w	r1, #0
 8003a5a:	00d9      	lsls	r1, r3, #3
 8003a5c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003a60:	00d0      	lsls	r0, r2, #3
 8003a62:	4602      	mov	r2, r0
 8003a64:	460b      	mov	r3, r1
 8003a66:	1911      	adds	r1, r2, r4
 8003a68:	6639      	str	r1, [r7, #96]	; 0x60
 8003a6a:	416b      	adcs	r3, r5
 8003a6c:	667b      	str	r3, [r7, #100]	; 0x64
 8003a6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	461a      	mov	r2, r3
 8003a74:	f04f 0300 	mov.w	r3, #0
 8003a78:	1891      	adds	r1, r2, r2
 8003a7a:	63b9      	str	r1, [r7, #56]	; 0x38
 8003a7c:	415b      	adcs	r3, r3
 8003a7e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a80:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003a84:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003a88:	f7fc fc02 	bl	8000290 <__aeabi_uldivmod>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	460b      	mov	r3, r1
 8003a90:	4ba5      	ldr	r3, [pc, #660]	; (8003d28 <UART_SetConfig+0x38c>)
 8003a92:	fba3 2302 	umull	r2, r3, r3, r2
 8003a96:	095b      	lsrs	r3, r3, #5
 8003a98:	011e      	lsls	r6, r3, #4
 8003a9a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a9c:	461c      	mov	r4, r3
 8003a9e:	f04f 0500 	mov.w	r5, #0
 8003aa2:	4622      	mov	r2, r4
 8003aa4:	462b      	mov	r3, r5
 8003aa6:	1891      	adds	r1, r2, r2
 8003aa8:	6339      	str	r1, [r7, #48]	; 0x30
 8003aaa:	415b      	adcs	r3, r3
 8003aac:	637b      	str	r3, [r7, #52]	; 0x34
 8003aae:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003ab2:	1912      	adds	r2, r2, r4
 8003ab4:	eb45 0303 	adc.w	r3, r5, r3
 8003ab8:	f04f 0000 	mov.w	r0, #0
 8003abc:	f04f 0100 	mov.w	r1, #0
 8003ac0:	00d9      	lsls	r1, r3, #3
 8003ac2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003ac6:	00d0      	lsls	r0, r2, #3
 8003ac8:	4602      	mov	r2, r0
 8003aca:	460b      	mov	r3, r1
 8003acc:	1911      	adds	r1, r2, r4
 8003ace:	65b9      	str	r1, [r7, #88]	; 0x58
 8003ad0:	416b      	adcs	r3, r5
 8003ad2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003ad4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	461a      	mov	r2, r3
 8003ada:	f04f 0300 	mov.w	r3, #0
 8003ade:	1891      	adds	r1, r2, r2
 8003ae0:	62b9      	str	r1, [r7, #40]	; 0x28
 8003ae2:	415b      	adcs	r3, r3
 8003ae4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ae6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003aea:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003aee:	f7fc fbcf 	bl	8000290 <__aeabi_uldivmod>
 8003af2:	4602      	mov	r2, r0
 8003af4:	460b      	mov	r3, r1
 8003af6:	4b8c      	ldr	r3, [pc, #560]	; (8003d28 <UART_SetConfig+0x38c>)
 8003af8:	fba3 1302 	umull	r1, r3, r3, r2
 8003afc:	095b      	lsrs	r3, r3, #5
 8003afe:	2164      	movs	r1, #100	; 0x64
 8003b00:	fb01 f303 	mul.w	r3, r1, r3
 8003b04:	1ad3      	subs	r3, r2, r3
 8003b06:	00db      	lsls	r3, r3, #3
 8003b08:	3332      	adds	r3, #50	; 0x32
 8003b0a:	4a87      	ldr	r2, [pc, #540]	; (8003d28 <UART_SetConfig+0x38c>)
 8003b0c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b10:	095b      	lsrs	r3, r3, #5
 8003b12:	005b      	lsls	r3, r3, #1
 8003b14:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003b18:	441e      	add	r6, r3
 8003b1a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f04f 0100 	mov.w	r1, #0
 8003b22:	4602      	mov	r2, r0
 8003b24:	460b      	mov	r3, r1
 8003b26:	1894      	adds	r4, r2, r2
 8003b28:	623c      	str	r4, [r7, #32]
 8003b2a:	415b      	adcs	r3, r3
 8003b2c:	627b      	str	r3, [r7, #36]	; 0x24
 8003b2e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003b32:	1812      	adds	r2, r2, r0
 8003b34:	eb41 0303 	adc.w	r3, r1, r3
 8003b38:	f04f 0400 	mov.w	r4, #0
 8003b3c:	f04f 0500 	mov.w	r5, #0
 8003b40:	00dd      	lsls	r5, r3, #3
 8003b42:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003b46:	00d4      	lsls	r4, r2, #3
 8003b48:	4622      	mov	r2, r4
 8003b4a:	462b      	mov	r3, r5
 8003b4c:	1814      	adds	r4, r2, r0
 8003b4e:	653c      	str	r4, [r7, #80]	; 0x50
 8003b50:	414b      	adcs	r3, r1
 8003b52:	657b      	str	r3, [r7, #84]	; 0x54
 8003b54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	461a      	mov	r2, r3
 8003b5a:	f04f 0300 	mov.w	r3, #0
 8003b5e:	1891      	adds	r1, r2, r2
 8003b60:	61b9      	str	r1, [r7, #24]
 8003b62:	415b      	adcs	r3, r3
 8003b64:	61fb      	str	r3, [r7, #28]
 8003b66:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b6a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8003b6e:	f7fc fb8f 	bl	8000290 <__aeabi_uldivmod>
 8003b72:	4602      	mov	r2, r0
 8003b74:	460b      	mov	r3, r1
 8003b76:	4b6c      	ldr	r3, [pc, #432]	; (8003d28 <UART_SetConfig+0x38c>)
 8003b78:	fba3 1302 	umull	r1, r3, r3, r2
 8003b7c:	095b      	lsrs	r3, r3, #5
 8003b7e:	2164      	movs	r1, #100	; 0x64
 8003b80:	fb01 f303 	mul.w	r3, r1, r3
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	00db      	lsls	r3, r3, #3
 8003b88:	3332      	adds	r3, #50	; 0x32
 8003b8a:	4a67      	ldr	r2, [pc, #412]	; (8003d28 <UART_SetConfig+0x38c>)
 8003b8c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b90:	095b      	lsrs	r3, r3, #5
 8003b92:	f003 0207 	and.w	r2, r3, #7
 8003b96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4432      	add	r2, r6
 8003b9c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003b9e:	e0b9      	b.n	8003d14 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003ba0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ba2:	461c      	mov	r4, r3
 8003ba4:	f04f 0500 	mov.w	r5, #0
 8003ba8:	4622      	mov	r2, r4
 8003baa:	462b      	mov	r3, r5
 8003bac:	1891      	adds	r1, r2, r2
 8003bae:	6139      	str	r1, [r7, #16]
 8003bb0:	415b      	adcs	r3, r3
 8003bb2:	617b      	str	r3, [r7, #20]
 8003bb4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003bb8:	1912      	adds	r2, r2, r4
 8003bba:	eb45 0303 	adc.w	r3, r5, r3
 8003bbe:	f04f 0000 	mov.w	r0, #0
 8003bc2:	f04f 0100 	mov.w	r1, #0
 8003bc6:	00d9      	lsls	r1, r3, #3
 8003bc8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003bcc:	00d0      	lsls	r0, r2, #3
 8003bce:	4602      	mov	r2, r0
 8003bd0:	460b      	mov	r3, r1
 8003bd2:	eb12 0804 	adds.w	r8, r2, r4
 8003bd6:	eb43 0905 	adc.w	r9, r3, r5
 8003bda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	4618      	mov	r0, r3
 8003be0:	f04f 0100 	mov.w	r1, #0
 8003be4:	f04f 0200 	mov.w	r2, #0
 8003be8:	f04f 0300 	mov.w	r3, #0
 8003bec:	008b      	lsls	r3, r1, #2
 8003bee:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003bf2:	0082      	lsls	r2, r0, #2
 8003bf4:	4640      	mov	r0, r8
 8003bf6:	4649      	mov	r1, r9
 8003bf8:	f7fc fb4a 	bl	8000290 <__aeabi_uldivmod>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	460b      	mov	r3, r1
 8003c00:	4b49      	ldr	r3, [pc, #292]	; (8003d28 <UART_SetConfig+0x38c>)
 8003c02:	fba3 2302 	umull	r2, r3, r3, r2
 8003c06:	095b      	lsrs	r3, r3, #5
 8003c08:	011e      	lsls	r6, r3, #4
 8003c0a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f04f 0100 	mov.w	r1, #0
 8003c12:	4602      	mov	r2, r0
 8003c14:	460b      	mov	r3, r1
 8003c16:	1894      	adds	r4, r2, r2
 8003c18:	60bc      	str	r4, [r7, #8]
 8003c1a:	415b      	adcs	r3, r3
 8003c1c:	60fb      	str	r3, [r7, #12]
 8003c1e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003c22:	1812      	adds	r2, r2, r0
 8003c24:	eb41 0303 	adc.w	r3, r1, r3
 8003c28:	f04f 0400 	mov.w	r4, #0
 8003c2c:	f04f 0500 	mov.w	r5, #0
 8003c30:	00dd      	lsls	r5, r3, #3
 8003c32:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003c36:	00d4      	lsls	r4, r2, #3
 8003c38:	4622      	mov	r2, r4
 8003c3a:	462b      	mov	r3, r5
 8003c3c:	1814      	adds	r4, r2, r0
 8003c3e:	64bc      	str	r4, [r7, #72]	; 0x48
 8003c40:	414b      	adcs	r3, r1
 8003c42:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003c44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f04f 0100 	mov.w	r1, #0
 8003c4e:	f04f 0200 	mov.w	r2, #0
 8003c52:	f04f 0300 	mov.w	r3, #0
 8003c56:	008b      	lsls	r3, r1, #2
 8003c58:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003c5c:	0082      	lsls	r2, r0, #2
 8003c5e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8003c62:	f7fc fb15 	bl	8000290 <__aeabi_uldivmod>
 8003c66:	4602      	mov	r2, r0
 8003c68:	460b      	mov	r3, r1
 8003c6a:	4b2f      	ldr	r3, [pc, #188]	; (8003d28 <UART_SetConfig+0x38c>)
 8003c6c:	fba3 1302 	umull	r1, r3, r3, r2
 8003c70:	095b      	lsrs	r3, r3, #5
 8003c72:	2164      	movs	r1, #100	; 0x64
 8003c74:	fb01 f303 	mul.w	r3, r1, r3
 8003c78:	1ad3      	subs	r3, r2, r3
 8003c7a:	011b      	lsls	r3, r3, #4
 8003c7c:	3332      	adds	r3, #50	; 0x32
 8003c7e:	4a2a      	ldr	r2, [pc, #168]	; (8003d28 <UART_SetConfig+0x38c>)
 8003c80:	fba2 2303 	umull	r2, r3, r2, r3
 8003c84:	095b      	lsrs	r3, r3, #5
 8003c86:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c8a:	441e      	add	r6, r3
 8003c8c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f04f 0100 	mov.w	r1, #0
 8003c94:	4602      	mov	r2, r0
 8003c96:	460b      	mov	r3, r1
 8003c98:	1894      	adds	r4, r2, r2
 8003c9a:	603c      	str	r4, [r7, #0]
 8003c9c:	415b      	adcs	r3, r3
 8003c9e:	607b      	str	r3, [r7, #4]
 8003ca0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ca4:	1812      	adds	r2, r2, r0
 8003ca6:	eb41 0303 	adc.w	r3, r1, r3
 8003caa:	f04f 0400 	mov.w	r4, #0
 8003cae:	f04f 0500 	mov.w	r5, #0
 8003cb2:	00dd      	lsls	r5, r3, #3
 8003cb4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003cb8:	00d4      	lsls	r4, r2, #3
 8003cba:	4622      	mov	r2, r4
 8003cbc:	462b      	mov	r3, r5
 8003cbe:	eb12 0a00 	adds.w	sl, r2, r0
 8003cc2:	eb43 0b01 	adc.w	fp, r3, r1
 8003cc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f04f 0100 	mov.w	r1, #0
 8003cd0:	f04f 0200 	mov.w	r2, #0
 8003cd4:	f04f 0300 	mov.w	r3, #0
 8003cd8:	008b      	lsls	r3, r1, #2
 8003cda:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003cde:	0082      	lsls	r2, r0, #2
 8003ce0:	4650      	mov	r0, sl
 8003ce2:	4659      	mov	r1, fp
 8003ce4:	f7fc fad4 	bl	8000290 <__aeabi_uldivmod>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	460b      	mov	r3, r1
 8003cec:	4b0e      	ldr	r3, [pc, #56]	; (8003d28 <UART_SetConfig+0x38c>)
 8003cee:	fba3 1302 	umull	r1, r3, r3, r2
 8003cf2:	095b      	lsrs	r3, r3, #5
 8003cf4:	2164      	movs	r1, #100	; 0x64
 8003cf6:	fb01 f303 	mul.w	r3, r1, r3
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	011b      	lsls	r3, r3, #4
 8003cfe:	3332      	adds	r3, #50	; 0x32
 8003d00:	4a09      	ldr	r2, [pc, #36]	; (8003d28 <UART_SetConfig+0x38c>)
 8003d02:	fba2 2303 	umull	r2, r3, r2, r3
 8003d06:	095b      	lsrs	r3, r3, #5
 8003d08:	f003 020f 	and.w	r2, r3, #15
 8003d0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4432      	add	r2, r6
 8003d12:	609a      	str	r2, [r3, #8]
}
 8003d14:	bf00      	nop
 8003d16:	377c      	adds	r7, #124	; 0x7c
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d1e:	bf00      	nop
 8003d20:	40011000 	.word	0x40011000
 8003d24:	40011400 	.word	0x40011400
 8003d28:	51eb851f 	.word	0x51eb851f

08003d2c <__errno>:
 8003d2c:	4b01      	ldr	r3, [pc, #4]	; (8003d34 <__errno+0x8>)
 8003d2e:	6818      	ldr	r0, [r3, #0]
 8003d30:	4770      	bx	lr
 8003d32:	bf00      	nop
 8003d34:	20000014 	.word	0x20000014

08003d38 <__libc_init_array>:
 8003d38:	b570      	push	{r4, r5, r6, lr}
 8003d3a:	4d0d      	ldr	r5, [pc, #52]	; (8003d70 <__libc_init_array+0x38>)
 8003d3c:	4c0d      	ldr	r4, [pc, #52]	; (8003d74 <__libc_init_array+0x3c>)
 8003d3e:	1b64      	subs	r4, r4, r5
 8003d40:	10a4      	asrs	r4, r4, #2
 8003d42:	2600      	movs	r6, #0
 8003d44:	42a6      	cmp	r6, r4
 8003d46:	d109      	bne.n	8003d5c <__libc_init_array+0x24>
 8003d48:	4d0b      	ldr	r5, [pc, #44]	; (8003d78 <__libc_init_array+0x40>)
 8003d4a:	4c0c      	ldr	r4, [pc, #48]	; (8003d7c <__libc_init_array+0x44>)
 8003d4c:	f000 fc4e 	bl	80045ec <_init>
 8003d50:	1b64      	subs	r4, r4, r5
 8003d52:	10a4      	asrs	r4, r4, #2
 8003d54:	2600      	movs	r6, #0
 8003d56:	42a6      	cmp	r6, r4
 8003d58:	d105      	bne.n	8003d66 <__libc_init_array+0x2e>
 8003d5a:	bd70      	pop	{r4, r5, r6, pc}
 8003d5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d60:	4798      	blx	r3
 8003d62:	3601      	adds	r6, #1
 8003d64:	e7ee      	b.n	8003d44 <__libc_init_array+0xc>
 8003d66:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d6a:	4798      	blx	r3
 8003d6c:	3601      	adds	r6, #1
 8003d6e:	e7f2      	b.n	8003d56 <__libc_init_array+0x1e>
 8003d70:	08004bac 	.word	0x08004bac
 8003d74:	08004bac 	.word	0x08004bac
 8003d78:	08004bac 	.word	0x08004bac
 8003d7c:	08004bb0 	.word	0x08004bb0

08003d80 <memcpy>:
 8003d80:	440a      	add	r2, r1
 8003d82:	4291      	cmp	r1, r2
 8003d84:	f100 33ff 	add.w	r3, r0, #4294967295
 8003d88:	d100      	bne.n	8003d8c <memcpy+0xc>
 8003d8a:	4770      	bx	lr
 8003d8c:	b510      	push	{r4, lr}
 8003d8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003d92:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003d96:	4291      	cmp	r1, r2
 8003d98:	d1f9      	bne.n	8003d8e <memcpy+0xe>
 8003d9a:	bd10      	pop	{r4, pc}

08003d9c <memset>:
 8003d9c:	4402      	add	r2, r0
 8003d9e:	4603      	mov	r3, r0
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d100      	bne.n	8003da6 <memset+0xa>
 8003da4:	4770      	bx	lr
 8003da6:	f803 1b01 	strb.w	r1, [r3], #1
 8003daa:	e7f9      	b.n	8003da0 <memset+0x4>

08003dac <siprintf>:
 8003dac:	b40e      	push	{r1, r2, r3}
 8003dae:	b500      	push	{lr}
 8003db0:	b09c      	sub	sp, #112	; 0x70
 8003db2:	ab1d      	add	r3, sp, #116	; 0x74
 8003db4:	9002      	str	r0, [sp, #8]
 8003db6:	9006      	str	r0, [sp, #24]
 8003db8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003dbc:	4809      	ldr	r0, [pc, #36]	; (8003de4 <siprintf+0x38>)
 8003dbe:	9107      	str	r1, [sp, #28]
 8003dc0:	9104      	str	r1, [sp, #16]
 8003dc2:	4909      	ldr	r1, [pc, #36]	; (8003de8 <siprintf+0x3c>)
 8003dc4:	f853 2b04 	ldr.w	r2, [r3], #4
 8003dc8:	9105      	str	r1, [sp, #20]
 8003dca:	6800      	ldr	r0, [r0, #0]
 8003dcc:	9301      	str	r3, [sp, #4]
 8003dce:	a902      	add	r1, sp, #8
 8003dd0:	f000 f868 	bl	8003ea4 <_svfiprintf_r>
 8003dd4:	9b02      	ldr	r3, [sp, #8]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	701a      	strb	r2, [r3, #0]
 8003dda:	b01c      	add	sp, #112	; 0x70
 8003ddc:	f85d eb04 	ldr.w	lr, [sp], #4
 8003de0:	b003      	add	sp, #12
 8003de2:	4770      	bx	lr
 8003de4:	20000014 	.word	0x20000014
 8003de8:	ffff0208 	.word	0xffff0208

08003dec <__ssputs_r>:
 8003dec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003df0:	688e      	ldr	r6, [r1, #8]
 8003df2:	429e      	cmp	r6, r3
 8003df4:	4682      	mov	sl, r0
 8003df6:	460c      	mov	r4, r1
 8003df8:	4690      	mov	r8, r2
 8003dfa:	461f      	mov	r7, r3
 8003dfc:	d838      	bhi.n	8003e70 <__ssputs_r+0x84>
 8003dfe:	898a      	ldrh	r2, [r1, #12]
 8003e00:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003e04:	d032      	beq.n	8003e6c <__ssputs_r+0x80>
 8003e06:	6825      	ldr	r5, [r4, #0]
 8003e08:	6909      	ldr	r1, [r1, #16]
 8003e0a:	eba5 0901 	sub.w	r9, r5, r1
 8003e0e:	6965      	ldr	r5, [r4, #20]
 8003e10:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003e14:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003e18:	3301      	adds	r3, #1
 8003e1a:	444b      	add	r3, r9
 8003e1c:	106d      	asrs	r5, r5, #1
 8003e1e:	429d      	cmp	r5, r3
 8003e20:	bf38      	it	cc
 8003e22:	461d      	movcc	r5, r3
 8003e24:	0553      	lsls	r3, r2, #21
 8003e26:	d531      	bpl.n	8003e8c <__ssputs_r+0xa0>
 8003e28:	4629      	mov	r1, r5
 8003e2a:	f000 fb39 	bl	80044a0 <_malloc_r>
 8003e2e:	4606      	mov	r6, r0
 8003e30:	b950      	cbnz	r0, 8003e48 <__ssputs_r+0x5c>
 8003e32:	230c      	movs	r3, #12
 8003e34:	f8ca 3000 	str.w	r3, [sl]
 8003e38:	89a3      	ldrh	r3, [r4, #12]
 8003e3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e3e:	81a3      	strh	r3, [r4, #12]
 8003e40:	f04f 30ff 	mov.w	r0, #4294967295
 8003e44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e48:	6921      	ldr	r1, [r4, #16]
 8003e4a:	464a      	mov	r2, r9
 8003e4c:	f7ff ff98 	bl	8003d80 <memcpy>
 8003e50:	89a3      	ldrh	r3, [r4, #12]
 8003e52:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003e56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e5a:	81a3      	strh	r3, [r4, #12]
 8003e5c:	6126      	str	r6, [r4, #16]
 8003e5e:	6165      	str	r5, [r4, #20]
 8003e60:	444e      	add	r6, r9
 8003e62:	eba5 0509 	sub.w	r5, r5, r9
 8003e66:	6026      	str	r6, [r4, #0]
 8003e68:	60a5      	str	r5, [r4, #8]
 8003e6a:	463e      	mov	r6, r7
 8003e6c:	42be      	cmp	r6, r7
 8003e6e:	d900      	bls.n	8003e72 <__ssputs_r+0x86>
 8003e70:	463e      	mov	r6, r7
 8003e72:	4632      	mov	r2, r6
 8003e74:	6820      	ldr	r0, [r4, #0]
 8003e76:	4641      	mov	r1, r8
 8003e78:	f000 faa8 	bl	80043cc <memmove>
 8003e7c:	68a3      	ldr	r3, [r4, #8]
 8003e7e:	6822      	ldr	r2, [r4, #0]
 8003e80:	1b9b      	subs	r3, r3, r6
 8003e82:	4432      	add	r2, r6
 8003e84:	60a3      	str	r3, [r4, #8]
 8003e86:	6022      	str	r2, [r4, #0]
 8003e88:	2000      	movs	r0, #0
 8003e8a:	e7db      	b.n	8003e44 <__ssputs_r+0x58>
 8003e8c:	462a      	mov	r2, r5
 8003e8e:	f000 fb61 	bl	8004554 <_realloc_r>
 8003e92:	4606      	mov	r6, r0
 8003e94:	2800      	cmp	r0, #0
 8003e96:	d1e1      	bne.n	8003e5c <__ssputs_r+0x70>
 8003e98:	6921      	ldr	r1, [r4, #16]
 8003e9a:	4650      	mov	r0, sl
 8003e9c:	f000 fab0 	bl	8004400 <_free_r>
 8003ea0:	e7c7      	b.n	8003e32 <__ssputs_r+0x46>
	...

08003ea4 <_svfiprintf_r>:
 8003ea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ea8:	4698      	mov	r8, r3
 8003eaa:	898b      	ldrh	r3, [r1, #12]
 8003eac:	061b      	lsls	r3, r3, #24
 8003eae:	b09d      	sub	sp, #116	; 0x74
 8003eb0:	4607      	mov	r7, r0
 8003eb2:	460d      	mov	r5, r1
 8003eb4:	4614      	mov	r4, r2
 8003eb6:	d50e      	bpl.n	8003ed6 <_svfiprintf_r+0x32>
 8003eb8:	690b      	ldr	r3, [r1, #16]
 8003eba:	b963      	cbnz	r3, 8003ed6 <_svfiprintf_r+0x32>
 8003ebc:	2140      	movs	r1, #64	; 0x40
 8003ebe:	f000 faef 	bl	80044a0 <_malloc_r>
 8003ec2:	6028      	str	r0, [r5, #0]
 8003ec4:	6128      	str	r0, [r5, #16]
 8003ec6:	b920      	cbnz	r0, 8003ed2 <_svfiprintf_r+0x2e>
 8003ec8:	230c      	movs	r3, #12
 8003eca:	603b      	str	r3, [r7, #0]
 8003ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8003ed0:	e0d1      	b.n	8004076 <_svfiprintf_r+0x1d2>
 8003ed2:	2340      	movs	r3, #64	; 0x40
 8003ed4:	616b      	str	r3, [r5, #20]
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	9309      	str	r3, [sp, #36]	; 0x24
 8003eda:	2320      	movs	r3, #32
 8003edc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003ee0:	f8cd 800c 	str.w	r8, [sp, #12]
 8003ee4:	2330      	movs	r3, #48	; 0x30
 8003ee6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004090 <_svfiprintf_r+0x1ec>
 8003eea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003eee:	f04f 0901 	mov.w	r9, #1
 8003ef2:	4623      	mov	r3, r4
 8003ef4:	469a      	mov	sl, r3
 8003ef6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003efa:	b10a      	cbz	r2, 8003f00 <_svfiprintf_r+0x5c>
 8003efc:	2a25      	cmp	r2, #37	; 0x25
 8003efe:	d1f9      	bne.n	8003ef4 <_svfiprintf_r+0x50>
 8003f00:	ebba 0b04 	subs.w	fp, sl, r4
 8003f04:	d00b      	beq.n	8003f1e <_svfiprintf_r+0x7a>
 8003f06:	465b      	mov	r3, fp
 8003f08:	4622      	mov	r2, r4
 8003f0a:	4629      	mov	r1, r5
 8003f0c:	4638      	mov	r0, r7
 8003f0e:	f7ff ff6d 	bl	8003dec <__ssputs_r>
 8003f12:	3001      	adds	r0, #1
 8003f14:	f000 80aa 	beq.w	800406c <_svfiprintf_r+0x1c8>
 8003f18:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003f1a:	445a      	add	r2, fp
 8003f1c:	9209      	str	r2, [sp, #36]	; 0x24
 8003f1e:	f89a 3000 	ldrb.w	r3, [sl]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	f000 80a2 	beq.w	800406c <_svfiprintf_r+0x1c8>
 8003f28:	2300      	movs	r3, #0
 8003f2a:	f04f 32ff 	mov.w	r2, #4294967295
 8003f2e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003f32:	f10a 0a01 	add.w	sl, sl, #1
 8003f36:	9304      	str	r3, [sp, #16]
 8003f38:	9307      	str	r3, [sp, #28]
 8003f3a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003f3e:	931a      	str	r3, [sp, #104]	; 0x68
 8003f40:	4654      	mov	r4, sl
 8003f42:	2205      	movs	r2, #5
 8003f44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f48:	4851      	ldr	r0, [pc, #324]	; (8004090 <_svfiprintf_r+0x1ec>)
 8003f4a:	f7fc f951 	bl	80001f0 <memchr>
 8003f4e:	9a04      	ldr	r2, [sp, #16]
 8003f50:	b9d8      	cbnz	r0, 8003f8a <_svfiprintf_r+0xe6>
 8003f52:	06d0      	lsls	r0, r2, #27
 8003f54:	bf44      	itt	mi
 8003f56:	2320      	movmi	r3, #32
 8003f58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003f5c:	0711      	lsls	r1, r2, #28
 8003f5e:	bf44      	itt	mi
 8003f60:	232b      	movmi	r3, #43	; 0x2b
 8003f62:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003f66:	f89a 3000 	ldrb.w	r3, [sl]
 8003f6a:	2b2a      	cmp	r3, #42	; 0x2a
 8003f6c:	d015      	beq.n	8003f9a <_svfiprintf_r+0xf6>
 8003f6e:	9a07      	ldr	r2, [sp, #28]
 8003f70:	4654      	mov	r4, sl
 8003f72:	2000      	movs	r0, #0
 8003f74:	f04f 0c0a 	mov.w	ip, #10
 8003f78:	4621      	mov	r1, r4
 8003f7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003f7e:	3b30      	subs	r3, #48	; 0x30
 8003f80:	2b09      	cmp	r3, #9
 8003f82:	d94e      	bls.n	8004022 <_svfiprintf_r+0x17e>
 8003f84:	b1b0      	cbz	r0, 8003fb4 <_svfiprintf_r+0x110>
 8003f86:	9207      	str	r2, [sp, #28]
 8003f88:	e014      	b.n	8003fb4 <_svfiprintf_r+0x110>
 8003f8a:	eba0 0308 	sub.w	r3, r0, r8
 8003f8e:	fa09 f303 	lsl.w	r3, r9, r3
 8003f92:	4313      	orrs	r3, r2
 8003f94:	9304      	str	r3, [sp, #16]
 8003f96:	46a2      	mov	sl, r4
 8003f98:	e7d2      	b.n	8003f40 <_svfiprintf_r+0x9c>
 8003f9a:	9b03      	ldr	r3, [sp, #12]
 8003f9c:	1d19      	adds	r1, r3, #4
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	9103      	str	r1, [sp, #12]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	bfbb      	ittet	lt
 8003fa6:	425b      	neglt	r3, r3
 8003fa8:	f042 0202 	orrlt.w	r2, r2, #2
 8003fac:	9307      	strge	r3, [sp, #28]
 8003fae:	9307      	strlt	r3, [sp, #28]
 8003fb0:	bfb8      	it	lt
 8003fb2:	9204      	strlt	r2, [sp, #16]
 8003fb4:	7823      	ldrb	r3, [r4, #0]
 8003fb6:	2b2e      	cmp	r3, #46	; 0x2e
 8003fb8:	d10c      	bne.n	8003fd4 <_svfiprintf_r+0x130>
 8003fba:	7863      	ldrb	r3, [r4, #1]
 8003fbc:	2b2a      	cmp	r3, #42	; 0x2a
 8003fbe:	d135      	bne.n	800402c <_svfiprintf_r+0x188>
 8003fc0:	9b03      	ldr	r3, [sp, #12]
 8003fc2:	1d1a      	adds	r2, r3, #4
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	9203      	str	r2, [sp, #12]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	bfb8      	it	lt
 8003fcc:	f04f 33ff 	movlt.w	r3, #4294967295
 8003fd0:	3402      	adds	r4, #2
 8003fd2:	9305      	str	r3, [sp, #20]
 8003fd4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80040a0 <_svfiprintf_r+0x1fc>
 8003fd8:	7821      	ldrb	r1, [r4, #0]
 8003fda:	2203      	movs	r2, #3
 8003fdc:	4650      	mov	r0, sl
 8003fde:	f7fc f907 	bl	80001f0 <memchr>
 8003fe2:	b140      	cbz	r0, 8003ff6 <_svfiprintf_r+0x152>
 8003fe4:	2340      	movs	r3, #64	; 0x40
 8003fe6:	eba0 000a 	sub.w	r0, r0, sl
 8003fea:	fa03 f000 	lsl.w	r0, r3, r0
 8003fee:	9b04      	ldr	r3, [sp, #16]
 8003ff0:	4303      	orrs	r3, r0
 8003ff2:	3401      	adds	r4, #1
 8003ff4:	9304      	str	r3, [sp, #16]
 8003ff6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ffa:	4826      	ldr	r0, [pc, #152]	; (8004094 <_svfiprintf_r+0x1f0>)
 8003ffc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004000:	2206      	movs	r2, #6
 8004002:	f7fc f8f5 	bl	80001f0 <memchr>
 8004006:	2800      	cmp	r0, #0
 8004008:	d038      	beq.n	800407c <_svfiprintf_r+0x1d8>
 800400a:	4b23      	ldr	r3, [pc, #140]	; (8004098 <_svfiprintf_r+0x1f4>)
 800400c:	bb1b      	cbnz	r3, 8004056 <_svfiprintf_r+0x1b2>
 800400e:	9b03      	ldr	r3, [sp, #12]
 8004010:	3307      	adds	r3, #7
 8004012:	f023 0307 	bic.w	r3, r3, #7
 8004016:	3308      	adds	r3, #8
 8004018:	9303      	str	r3, [sp, #12]
 800401a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800401c:	4433      	add	r3, r6
 800401e:	9309      	str	r3, [sp, #36]	; 0x24
 8004020:	e767      	b.n	8003ef2 <_svfiprintf_r+0x4e>
 8004022:	fb0c 3202 	mla	r2, ip, r2, r3
 8004026:	460c      	mov	r4, r1
 8004028:	2001      	movs	r0, #1
 800402a:	e7a5      	b.n	8003f78 <_svfiprintf_r+0xd4>
 800402c:	2300      	movs	r3, #0
 800402e:	3401      	adds	r4, #1
 8004030:	9305      	str	r3, [sp, #20]
 8004032:	4619      	mov	r1, r3
 8004034:	f04f 0c0a 	mov.w	ip, #10
 8004038:	4620      	mov	r0, r4
 800403a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800403e:	3a30      	subs	r2, #48	; 0x30
 8004040:	2a09      	cmp	r2, #9
 8004042:	d903      	bls.n	800404c <_svfiprintf_r+0x1a8>
 8004044:	2b00      	cmp	r3, #0
 8004046:	d0c5      	beq.n	8003fd4 <_svfiprintf_r+0x130>
 8004048:	9105      	str	r1, [sp, #20]
 800404a:	e7c3      	b.n	8003fd4 <_svfiprintf_r+0x130>
 800404c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004050:	4604      	mov	r4, r0
 8004052:	2301      	movs	r3, #1
 8004054:	e7f0      	b.n	8004038 <_svfiprintf_r+0x194>
 8004056:	ab03      	add	r3, sp, #12
 8004058:	9300      	str	r3, [sp, #0]
 800405a:	462a      	mov	r2, r5
 800405c:	4b0f      	ldr	r3, [pc, #60]	; (800409c <_svfiprintf_r+0x1f8>)
 800405e:	a904      	add	r1, sp, #16
 8004060:	4638      	mov	r0, r7
 8004062:	f3af 8000 	nop.w
 8004066:	1c42      	adds	r2, r0, #1
 8004068:	4606      	mov	r6, r0
 800406a:	d1d6      	bne.n	800401a <_svfiprintf_r+0x176>
 800406c:	89ab      	ldrh	r3, [r5, #12]
 800406e:	065b      	lsls	r3, r3, #25
 8004070:	f53f af2c 	bmi.w	8003ecc <_svfiprintf_r+0x28>
 8004074:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004076:	b01d      	add	sp, #116	; 0x74
 8004078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800407c:	ab03      	add	r3, sp, #12
 800407e:	9300      	str	r3, [sp, #0]
 8004080:	462a      	mov	r2, r5
 8004082:	4b06      	ldr	r3, [pc, #24]	; (800409c <_svfiprintf_r+0x1f8>)
 8004084:	a904      	add	r1, sp, #16
 8004086:	4638      	mov	r0, r7
 8004088:	f000 f87a 	bl	8004180 <_printf_i>
 800408c:	e7eb      	b.n	8004066 <_svfiprintf_r+0x1c2>
 800408e:	bf00      	nop
 8004090:	08004b70 	.word	0x08004b70
 8004094:	08004b7a 	.word	0x08004b7a
 8004098:	00000000 	.word	0x00000000
 800409c:	08003ded 	.word	0x08003ded
 80040a0:	08004b76 	.word	0x08004b76

080040a4 <_printf_common>:
 80040a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040a8:	4616      	mov	r6, r2
 80040aa:	4699      	mov	r9, r3
 80040ac:	688a      	ldr	r2, [r1, #8]
 80040ae:	690b      	ldr	r3, [r1, #16]
 80040b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80040b4:	4293      	cmp	r3, r2
 80040b6:	bfb8      	it	lt
 80040b8:	4613      	movlt	r3, r2
 80040ba:	6033      	str	r3, [r6, #0]
 80040bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80040c0:	4607      	mov	r7, r0
 80040c2:	460c      	mov	r4, r1
 80040c4:	b10a      	cbz	r2, 80040ca <_printf_common+0x26>
 80040c6:	3301      	adds	r3, #1
 80040c8:	6033      	str	r3, [r6, #0]
 80040ca:	6823      	ldr	r3, [r4, #0]
 80040cc:	0699      	lsls	r1, r3, #26
 80040ce:	bf42      	ittt	mi
 80040d0:	6833      	ldrmi	r3, [r6, #0]
 80040d2:	3302      	addmi	r3, #2
 80040d4:	6033      	strmi	r3, [r6, #0]
 80040d6:	6825      	ldr	r5, [r4, #0]
 80040d8:	f015 0506 	ands.w	r5, r5, #6
 80040dc:	d106      	bne.n	80040ec <_printf_common+0x48>
 80040de:	f104 0a19 	add.w	sl, r4, #25
 80040e2:	68e3      	ldr	r3, [r4, #12]
 80040e4:	6832      	ldr	r2, [r6, #0]
 80040e6:	1a9b      	subs	r3, r3, r2
 80040e8:	42ab      	cmp	r3, r5
 80040ea:	dc26      	bgt.n	800413a <_printf_common+0x96>
 80040ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80040f0:	1e13      	subs	r3, r2, #0
 80040f2:	6822      	ldr	r2, [r4, #0]
 80040f4:	bf18      	it	ne
 80040f6:	2301      	movne	r3, #1
 80040f8:	0692      	lsls	r2, r2, #26
 80040fa:	d42b      	bmi.n	8004154 <_printf_common+0xb0>
 80040fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004100:	4649      	mov	r1, r9
 8004102:	4638      	mov	r0, r7
 8004104:	47c0      	blx	r8
 8004106:	3001      	adds	r0, #1
 8004108:	d01e      	beq.n	8004148 <_printf_common+0xa4>
 800410a:	6823      	ldr	r3, [r4, #0]
 800410c:	68e5      	ldr	r5, [r4, #12]
 800410e:	6832      	ldr	r2, [r6, #0]
 8004110:	f003 0306 	and.w	r3, r3, #6
 8004114:	2b04      	cmp	r3, #4
 8004116:	bf08      	it	eq
 8004118:	1aad      	subeq	r5, r5, r2
 800411a:	68a3      	ldr	r3, [r4, #8]
 800411c:	6922      	ldr	r2, [r4, #16]
 800411e:	bf0c      	ite	eq
 8004120:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004124:	2500      	movne	r5, #0
 8004126:	4293      	cmp	r3, r2
 8004128:	bfc4      	itt	gt
 800412a:	1a9b      	subgt	r3, r3, r2
 800412c:	18ed      	addgt	r5, r5, r3
 800412e:	2600      	movs	r6, #0
 8004130:	341a      	adds	r4, #26
 8004132:	42b5      	cmp	r5, r6
 8004134:	d11a      	bne.n	800416c <_printf_common+0xc8>
 8004136:	2000      	movs	r0, #0
 8004138:	e008      	b.n	800414c <_printf_common+0xa8>
 800413a:	2301      	movs	r3, #1
 800413c:	4652      	mov	r2, sl
 800413e:	4649      	mov	r1, r9
 8004140:	4638      	mov	r0, r7
 8004142:	47c0      	blx	r8
 8004144:	3001      	adds	r0, #1
 8004146:	d103      	bne.n	8004150 <_printf_common+0xac>
 8004148:	f04f 30ff 	mov.w	r0, #4294967295
 800414c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004150:	3501      	adds	r5, #1
 8004152:	e7c6      	b.n	80040e2 <_printf_common+0x3e>
 8004154:	18e1      	adds	r1, r4, r3
 8004156:	1c5a      	adds	r2, r3, #1
 8004158:	2030      	movs	r0, #48	; 0x30
 800415a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800415e:	4422      	add	r2, r4
 8004160:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004164:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004168:	3302      	adds	r3, #2
 800416a:	e7c7      	b.n	80040fc <_printf_common+0x58>
 800416c:	2301      	movs	r3, #1
 800416e:	4622      	mov	r2, r4
 8004170:	4649      	mov	r1, r9
 8004172:	4638      	mov	r0, r7
 8004174:	47c0      	blx	r8
 8004176:	3001      	adds	r0, #1
 8004178:	d0e6      	beq.n	8004148 <_printf_common+0xa4>
 800417a:	3601      	adds	r6, #1
 800417c:	e7d9      	b.n	8004132 <_printf_common+0x8e>
	...

08004180 <_printf_i>:
 8004180:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004184:	460c      	mov	r4, r1
 8004186:	4691      	mov	r9, r2
 8004188:	7e27      	ldrb	r7, [r4, #24]
 800418a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800418c:	2f78      	cmp	r7, #120	; 0x78
 800418e:	4680      	mov	r8, r0
 8004190:	469a      	mov	sl, r3
 8004192:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004196:	d807      	bhi.n	80041a8 <_printf_i+0x28>
 8004198:	2f62      	cmp	r7, #98	; 0x62
 800419a:	d80a      	bhi.n	80041b2 <_printf_i+0x32>
 800419c:	2f00      	cmp	r7, #0
 800419e:	f000 80d8 	beq.w	8004352 <_printf_i+0x1d2>
 80041a2:	2f58      	cmp	r7, #88	; 0x58
 80041a4:	f000 80a3 	beq.w	80042ee <_printf_i+0x16e>
 80041a8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80041ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80041b0:	e03a      	b.n	8004228 <_printf_i+0xa8>
 80041b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80041b6:	2b15      	cmp	r3, #21
 80041b8:	d8f6      	bhi.n	80041a8 <_printf_i+0x28>
 80041ba:	a001      	add	r0, pc, #4	; (adr r0, 80041c0 <_printf_i+0x40>)
 80041bc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80041c0:	08004219 	.word	0x08004219
 80041c4:	0800422d 	.word	0x0800422d
 80041c8:	080041a9 	.word	0x080041a9
 80041cc:	080041a9 	.word	0x080041a9
 80041d0:	080041a9 	.word	0x080041a9
 80041d4:	080041a9 	.word	0x080041a9
 80041d8:	0800422d 	.word	0x0800422d
 80041dc:	080041a9 	.word	0x080041a9
 80041e0:	080041a9 	.word	0x080041a9
 80041e4:	080041a9 	.word	0x080041a9
 80041e8:	080041a9 	.word	0x080041a9
 80041ec:	08004339 	.word	0x08004339
 80041f0:	0800425d 	.word	0x0800425d
 80041f4:	0800431b 	.word	0x0800431b
 80041f8:	080041a9 	.word	0x080041a9
 80041fc:	080041a9 	.word	0x080041a9
 8004200:	0800435b 	.word	0x0800435b
 8004204:	080041a9 	.word	0x080041a9
 8004208:	0800425d 	.word	0x0800425d
 800420c:	080041a9 	.word	0x080041a9
 8004210:	080041a9 	.word	0x080041a9
 8004214:	08004323 	.word	0x08004323
 8004218:	680b      	ldr	r3, [r1, #0]
 800421a:	1d1a      	adds	r2, r3, #4
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	600a      	str	r2, [r1, #0]
 8004220:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004224:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004228:	2301      	movs	r3, #1
 800422a:	e0a3      	b.n	8004374 <_printf_i+0x1f4>
 800422c:	6825      	ldr	r5, [r4, #0]
 800422e:	6808      	ldr	r0, [r1, #0]
 8004230:	062e      	lsls	r6, r5, #24
 8004232:	f100 0304 	add.w	r3, r0, #4
 8004236:	d50a      	bpl.n	800424e <_printf_i+0xce>
 8004238:	6805      	ldr	r5, [r0, #0]
 800423a:	600b      	str	r3, [r1, #0]
 800423c:	2d00      	cmp	r5, #0
 800423e:	da03      	bge.n	8004248 <_printf_i+0xc8>
 8004240:	232d      	movs	r3, #45	; 0x2d
 8004242:	426d      	negs	r5, r5
 8004244:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004248:	485e      	ldr	r0, [pc, #376]	; (80043c4 <_printf_i+0x244>)
 800424a:	230a      	movs	r3, #10
 800424c:	e019      	b.n	8004282 <_printf_i+0x102>
 800424e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004252:	6805      	ldr	r5, [r0, #0]
 8004254:	600b      	str	r3, [r1, #0]
 8004256:	bf18      	it	ne
 8004258:	b22d      	sxthne	r5, r5
 800425a:	e7ef      	b.n	800423c <_printf_i+0xbc>
 800425c:	680b      	ldr	r3, [r1, #0]
 800425e:	6825      	ldr	r5, [r4, #0]
 8004260:	1d18      	adds	r0, r3, #4
 8004262:	6008      	str	r0, [r1, #0]
 8004264:	0628      	lsls	r0, r5, #24
 8004266:	d501      	bpl.n	800426c <_printf_i+0xec>
 8004268:	681d      	ldr	r5, [r3, #0]
 800426a:	e002      	b.n	8004272 <_printf_i+0xf2>
 800426c:	0669      	lsls	r1, r5, #25
 800426e:	d5fb      	bpl.n	8004268 <_printf_i+0xe8>
 8004270:	881d      	ldrh	r5, [r3, #0]
 8004272:	4854      	ldr	r0, [pc, #336]	; (80043c4 <_printf_i+0x244>)
 8004274:	2f6f      	cmp	r7, #111	; 0x6f
 8004276:	bf0c      	ite	eq
 8004278:	2308      	moveq	r3, #8
 800427a:	230a      	movne	r3, #10
 800427c:	2100      	movs	r1, #0
 800427e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004282:	6866      	ldr	r6, [r4, #4]
 8004284:	60a6      	str	r6, [r4, #8]
 8004286:	2e00      	cmp	r6, #0
 8004288:	bfa2      	ittt	ge
 800428a:	6821      	ldrge	r1, [r4, #0]
 800428c:	f021 0104 	bicge.w	r1, r1, #4
 8004290:	6021      	strge	r1, [r4, #0]
 8004292:	b90d      	cbnz	r5, 8004298 <_printf_i+0x118>
 8004294:	2e00      	cmp	r6, #0
 8004296:	d04d      	beq.n	8004334 <_printf_i+0x1b4>
 8004298:	4616      	mov	r6, r2
 800429a:	fbb5 f1f3 	udiv	r1, r5, r3
 800429e:	fb03 5711 	mls	r7, r3, r1, r5
 80042a2:	5dc7      	ldrb	r7, [r0, r7]
 80042a4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80042a8:	462f      	mov	r7, r5
 80042aa:	42bb      	cmp	r3, r7
 80042ac:	460d      	mov	r5, r1
 80042ae:	d9f4      	bls.n	800429a <_printf_i+0x11a>
 80042b0:	2b08      	cmp	r3, #8
 80042b2:	d10b      	bne.n	80042cc <_printf_i+0x14c>
 80042b4:	6823      	ldr	r3, [r4, #0]
 80042b6:	07df      	lsls	r7, r3, #31
 80042b8:	d508      	bpl.n	80042cc <_printf_i+0x14c>
 80042ba:	6923      	ldr	r3, [r4, #16]
 80042bc:	6861      	ldr	r1, [r4, #4]
 80042be:	4299      	cmp	r1, r3
 80042c0:	bfde      	ittt	le
 80042c2:	2330      	movle	r3, #48	; 0x30
 80042c4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80042c8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80042cc:	1b92      	subs	r2, r2, r6
 80042ce:	6122      	str	r2, [r4, #16]
 80042d0:	f8cd a000 	str.w	sl, [sp]
 80042d4:	464b      	mov	r3, r9
 80042d6:	aa03      	add	r2, sp, #12
 80042d8:	4621      	mov	r1, r4
 80042da:	4640      	mov	r0, r8
 80042dc:	f7ff fee2 	bl	80040a4 <_printf_common>
 80042e0:	3001      	adds	r0, #1
 80042e2:	d14c      	bne.n	800437e <_printf_i+0x1fe>
 80042e4:	f04f 30ff 	mov.w	r0, #4294967295
 80042e8:	b004      	add	sp, #16
 80042ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042ee:	4835      	ldr	r0, [pc, #212]	; (80043c4 <_printf_i+0x244>)
 80042f0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80042f4:	6823      	ldr	r3, [r4, #0]
 80042f6:	680e      	ldr	r6, [r1, #0]
 80042f8:	061f      	lsls	r7, r3, #24
 80042fa:	f856 5b04 	ldr.w	r5, [r6], #4
 80042fe:	600e      	str	r6, [r1, #0]
 8004300:	d514      	bpl.n	800432c <_printf_i+0x1ac>
 8004302:	07d9      	lsls	r1, r3, #31
 8004304:	bf44      	itt	mi
 8004306:	f043 0320 	orrmi.w	r3, r3, #32
 800430a:	6023      	strmi	r3, [r4, #0]
 800430c:	b91d      	cbnz	r5, 8004316 <_printf_i+0x196>
 800430e:	6823      	ldr	r3, [r4, #0]
 8004310:	f023 0320 	bic.w	r3, r3, #32
 8004314:	6023      	str	r3, [r4, #0]
 8004316:	2310      	movs	r3, #16
 8004318:	e7b0      	b.n	800427c <_printf_i+0xfc>
 800431a:	6823      	ldr	r3, [r4, #0]
 800431c:	f043 0320 	orr.w	r3, r3, #32
 8004320:	6023      	str	r3, [r4, #0]
 8004322:	2378      	movs	r3, #120	; 0x78
 8004324:	4828      	ldr	r0, [pc, #160]	; (80043c8 <_printf_i+0x248>)
 8004326:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800432a:	e7e3      	b.n	80042f4 <_printf_i+0x174>
 800432c:	065e      	lsls	r6, r3, #25
 800432e:	bf48      	it	mi
 8004330:	b2ad      	uxthmi	r5, r5
 8004332:	e7e6      	b.n	8004302 <_printf_i+0x182>
 8004334:	4616      	mov	r6, r2
 8004336:	e7bb      	b.n	80042b0 <_printf_i+0x130>
 8004338:	680b      	ldr	r3, [r1, #0]
 800433a:	6826      	ldr	r6, [r4, #0]
 800433c:	6960      	ldr	r0, [r4, #20]
 800433e:	1d1d      	adds	r5, r3, #4
 8004340:	600d      	str	r5, [r1, #0]
 8004342:	0635      	lsls	r5, r6, #24
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	d501      	bpl.n	800434c <_printf_i+0x1cc>
 8004348:	6018      	str	r0, [r3, #0]
 800434a:	e002      	b.n	8004352 <_printf_i+0x1d2>
 800434c:	0671      	lsls	r1, r6, #25
 800434e:	d5fb      	bpl.n	8004348 <_printf_i+0x1c8>
 8004350:	8018      	strh	r0, [r3, #0]
 8004352:	2300      	movs	r3, #0
 8004354:	6123      	str	r3, [r4, #16]
 8004356:	4616      	mov	r6, r2
 8004358:	e7ba      	b.n	80042d0 <_printf_i+0x150>
 800435a:	680b      	ldr	r3, [r1, #0]
 800435c:	1d1a      	adds	r2, r3, #4
 800435e:	600a      	str	r2, [r1, #0]
 8004360:	681e      	ldr	r6, [r3, #0]
 8004362:	6862      	ldr	r2, [r4, #4]
 8004364:	2100      	movs	r1, #0
 8004366:	4630      	mov	r0, r6
 8004368:	f7fb ff42 	bl	80001f0 <memchr>
 800436c:	b108      	cbz	r0, 8004372 <_printf_i+0x1f2>
 800436e:	1b80      	subs	r0, r0, r6
 8004370:	6060      	str	r0, [r4, #4]
 8004372:	6863      	ldr	r3, [r4, #4]
 8004374:	6123      	str	r3, [r4, #16]
 8004376:	2300      	movs	r3, #0
 8004378:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800437c:	e7a8      	b.n	80042d0 <_printf_i+0x150>
 800437e:	6923      	ldr	r3, [r4, #16]
 8004380:	4632      	mov	r2, r6
 8004382:	4649      	mov	r1, r9
 8004384:	4640      	mov	r0, r8
 8004386:	47d0      	blx	sl
 8004388:	3001      	adds	r0, #1
 800438a:	d0ab      	beq.n	80042e4 <_printf_i+0x164>
 800438c:	6823      	ldr	r3, [r4, #0]
 800438e:	079b      	lsls	r3, r3, #30
 8004390:	d413      	bmi.n	80043ba <_printf_i+0x23a>
 8004392:	68e0      	ldr	r0, [r4, #12]
 8004394:	9b03      	ldr	r3, [sp, #12]
 8004396:	4298      	cmp	r0, r3
 8004398:	bfb8      	it	lt
 800439a:	4618      	movlt	r0, r3
 800439c:	e7a4      	b.n	80042e8 <_printf_i+0x168>
 800439e:	2301      	movs	r3, #1
 80043a0:	4632      	mov	r2, r6
 80043a2:	4649      	mov	r1, r9
 80043a4:	4640      	mov	r0, r8
 80043a6:	47d0      	blx	sl
 80043a8:	3001      	adds	r0, #1
 80043aa:	d09b      	beq.n	80042e4 <_printf_i+0x164>
 80043ac:	3501      	adds	r5, #1
 80043ae:	68e3      	ldr	r3, [r4, #12]
 80043b0:	9903      	ldr	r1, [sp, #12]
 80043b2:	1a5b      	subs	r3, r3, r1
 80043b4:	42ab      	cmp	r3, r5
 80043b6:	dcf2      	bgt.n	800439e <_printf_i+0x21e>
 80043b8:	e7eb      	b.n	8004392 <_printf_i+0x212>
 80043ba:	2500      	movs	r5, #0
 80043bc:	f104 0619 	add.w	r6, r4, #25
 80043c0:	e7f5      	b.n	80043ae <_printf_i+0x22e>
 80043c2:	bf00      	nop
 80043c4:	08004b81 	.word	0x08004b81
 80043c8:	08004b92 	.word	0x08004b92

080043cc <memmove>:
 80043cc:	4288      	cmp	r0, r1
 80043ce:	b510      	push	{r4, lr}
 80043d0:	eb01 0402 	add.w	r4, r1, r2
 80043d4:	d902      	bls.n	80043dc <memmove+0x10>
 80043d6:	4284      	cmp	r4, r0
 80043d8:	4623      	mov	r3, r4
 80043da:	d807      	bhi.n	80043ec <memmove+0x20>
 80043dc:	1e43      	subs	r3, r0, #1
 80043de:	42a1      	cmp	r1, r4
 80043e0:	d008      	beq.n	80043f4 <memmove+0x28>
 80043e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80043e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80043ea:	e7f8      	b.n	80043de <memmove+0x12>
 80043ec:	4402      	add	r2, r0
 80043ee:	4601      	mov	r1, r0
 80043f0:	428a      	cmp	r2, r1
 80043f2:	d100      	bne.n	80043f6 <memmove+0x2a>
 80043f4:	bd10      	pop	{r4, pc}
 80043f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80043fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80043fe:	e7f7      	b.n	80043f0 <memmove+0x24>

08004400 <_free_r>:
 8004400:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004402:	2900      	cmp	r1, #0
 8004404:	d048      	beq.n	8004498 <_free_r+0x98>
 8004406:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800440a:	9001      	str	r0, [sp, #4]
 800440c:	2b00      	cmp	r3, #0
 800440e:	f1a1 0404 	sub.w	r4, r1, #4
 8004412:	bfb8      	it	lt
 8004414:	18e4      	addlt	r4, r4, r3
 8004416:	f000 f8d3 	bl	80045c0 <__malloc_lock>
 800441a:	4a20      	ldr	r2, [pc, #128]	; (800449c <_free_r+0x9c>)
 800441c:	9801      	ldr	r0, [sp, #4]
 800441e:	6813      	ldr	r3, [r2, #0]
 8004420:	4615      	mov	r5, r2
 8004422:	b933      	cbnz	r3, 8004432 <_free_r+0x32>
 8004424:	6063      	str	r3, [r4, #4]
 8004426:	6014      	str	r4, [r2, #0]
 8004428:	b003      	add	sp, #12
 800442a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800442e:	f000 b8cd 	b.w	80045cc <__malloc_unlock>
 8004432:	42a3      	cmp	r3, r4
 8004434:	d90b      	bls.n	800444e <_free_r+0x4e>
 8004436:	6821      	ldr	r1, [r4, #0]
 8004438:	1862      	adds	r2, r4, r1
 800443a:	4293      	cmp	r3, r2
 800443c:	bf04      	itt	eq
 800443e:	681a      	ldreq	r2, [r3, #0]
 8004440:	685b      	ldreq	r3, [r3, #4]
 8004442:	6063      	str	r3, [r4, #4]
 8004444:	bf04      	itt	eq
 8004446:	1852      	addeq	r2, r2, r1
 8004448:	6022      	streq	r2, [r4, #0]
 800444a:	602c      	str	r4, [r5, #0]
 800444c:	e7ec      	b.n	8004428 <_free_r+0x28>
 800444e:	461a      	mov	r2, r3
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	b10b      	cbz	r3, 8004458 <_free_r+0x58>
 8004454:	42a3      	cmp	r3, r4
 8004456:	d9fa      	bls.n	800444e <_free_r+0x4e>
 8004458:	6811      	ldr	r1, [r2, #0]
 800445a:	1855      	adds	r5, r2, r1
 800445c:	42a5      	cmp	r5, r4
 800445e:	d10b      	bne.n	8004478 <_free_r+0x78>
 8004460:	6824      	ldr	r4, [r4, #0]
 8004462:	4421      	add	r1, r4
 8004464:	1854      	adds	r4, r2, r1
 8004466:	42a3      	cmp	r3, r4
 8004468:	6011      	str	r1, [r2, #0]
 800446a:	d1dd      	bne.n	8004428 <_free_r+0x28>
 800446c:	681c      	ldr	r4, [r3, #0]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	6053      	str	r3, [r2, #4]
 8004472:	4421      	add	r1, r4
 8004474:	6011      	str	r1, [r2, #0]
 8004476:	e7d7      	b.n	8004428 <_free_r+0x28>
 8004478:	d902      	bls.n	8004480 <_free_r+0x80>
 800447a:	230c      	movs	r3, #12
 800447c:	6003      	str	r3, [r0, #0]
 800447e:	e7d3      	b.n	8004428 <_free_r+0x28>
 8004480:	6825      	ldr	r5, [r4, #0]
 8004482:	1961      	adds	r1, r4, r5
 8004484:	428b      	cmp	r3, r1
 8004486:	bf04      	itt	eq
 8004488:	6819      	ldreq	r1, [r3, #0]
 800448a:	685b      	ldreq	r3, [r3, #4]
 800448c:	6063      	str	r3, [r4, #4]
 800448e:	bf04      	itt	eq
 8004490:	1949      	addeq	r1, r1, r5
 8004492:	6021      	streq	r1, [r4, #0]
 8004494:	6054      	str	r4, [r2, #4]
 8004496:	e7c7      	b.n	8004428 <_free_r+0x28>
 8004498:	b003      	add	sp, #12
 800449a:	bd30      	pop	{r4, r5, pc}
 800449c:	2000014c 	.word	0x2000014c

080044a0 <_malloc_r>:
 80044a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044a2:	1ccd      	adds	r5, r1, #3
 80044a4:	f025 0503 	bic.w	r5, r5, #3
 80044a8:	3508      	adds	r5, #8
 80044aa:	2d0c      	cmp	r5, #12
 80044ac:	bf38      	it	cc
 80044ae:	250c      	movcc	r5, #12
 80044b0:	2d00      	cmp	r5, #0
 80044b2:	4606      	mov	r6, r0
 80044b4:	db01      	blt.n	80044ba <_malloc_r+0x1a>
 80044b6:	42a9      	cmp	r1, r5
 80044b8:	d903      	bls.n	80044c2 <_malloc_r+0x22>
 80044ba:	230c      	movs	r3, #12
 80044bc:	6033      	str	r3, [r6, #0]
 80044be:	2000      	movs	r0, #0
 80044c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80044c2:	f000 f87d 	bl	80045c0 <__malloc_lock>
 80044c6:	4921      	ldr	r1, [pc, #132]	; (800454c <_malloc_r+0xac>)
 80044c8:	680a      	ldr	r2, [r1, #0]
 80044ca:	4614      	mov	r4, r2
 80044cc:	b99c      	cbnz	r4, 80044f6 <_malloc_r+0x56>
 80044ce:	4f20      	ldr	r7, [pc, #128]	; (8004550 <_malloc_r+0xb0>)
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	b923      	cbnz	r3, 80044de <_malloc_r+0x3e>
 80044d4:	4621      	mov	r1, r4
 80044d6:	4630      	mov	r0, r6
 80044d8:	f000 f862 	bl	80045a0 <_sbrk_r>
 80044dc:	6038      	str	r0, [r7, #0]
 80044de:	4629      	mov	r1, r5
 80044e0:	4630      	mov	r0, r6
 80044e2:	f000 f85d 	bl	80045a0 <_sbrk_r>
 80044e6:	1c43      	adds	r3, r0, #1
 80044e8:	d123      	bne.n	8004532 <_malloc_r+0x92>
 80044ea:	230c      	movs	r3, #12
 80044ec:	6033      	str	r3, [r6, #0]
 80044ee:	4630      	mov	r0, r6
 80044f0:	f000 f86c 	bl	80045cc <__malloc_unlock>
 80044f4:	e7e3      	b.n	80044be <_malloc_r+0x1e>
 80044f6:	6823      	ldr	r3, [r4, #0]
 80044f8:	1b5b      	subs	r3, r3, r5
 80044fa:	d417      	bmi.n	800452c <_malloc_r+0x8c>
 80044fc:	2b0b      	cmp	r3, #11
 80044fe:	d903      	bls.n	8004508 <_malloc_r+0x68>
 8004500:	6023      	str	r3, [r4, #0]
 8004502:	441c      	add	r4, r3
 8004504:	6025      	str	r5, [r4, #0]
 8004506:	e004      	b.n	8004512 <_malloc_r+0x72>
 8004508:	6863      	ldr	r3, [r4, #4]
 800450a:	42a2      	cmp	r2, r4
 800450c:	bf0c      	ite	eq
 800450e:	600b      	streq	r3, [r1, #0]
 8004510:	6053      	strne	r3, [r2, #4]
 8004512:	4630      	mov	r0, r6
 8004514:	f000 f85a 	bl	80045cc <__malloc_unlock>
 8004518:	f104 000b 	add.w	r0, r4, #11
 800451c:	1d23      	adds	r3, r4, #4
 800451e:	f020 0007 	bic.w	r0, r0, #7
 8004522:	1ac2      	subs	r2, r0, r3
 8004524:	d0cc      	beq.n	80044c0 <_malloc_r+0x20>
 8004526:	1a1b      	subs	r3, r3, r0
 8004528:	50a3      	str	r3, [r4, r2]
 800452a:	e7c9      	b.n	80044c0 <_malloc_r+0x20>
 800452c:	4622      	mov	r2, r4
 800452e:	6864      	ldr	r4, [r4, #4]
 8004530:	e7cc      	b.n	80044cc <_malloc_r+0x2c>
 8004532:	1cc4      	adds	r4, r0, #3
 8004534:	f024 0403 	bic.w	r4, r4, #3
 8004538:	42a0      	cmp	r0, r4
 800453a:	d0e3      	beq.n	8004504 <_malloc_r+0x64>
 800453c:	1a21      	subs	r1, r4, r0
 800453e:	4630      	mov	r0, r6
 8004540:	f000 f82e 	bl	80045a0 <_sbrk_r>
 8004544:	3001      	adds	r0, #1
 8004546:	d1dd      	bne.n	8004504 <_malloc_r+0x64>
 8004548:	e7cf      	b.n	80044ea <_malloc_r+0x4a>
 800454a:	bf00      	nop
 800454c:	2000014c 	.word	0x2000014c
 8004550:	20000150 	.word	0x20000150

08004554 <_realloc_r>:
 8004554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004556:	4607      	mov	r7, r0
 8004558:	4614      	mov	r4, r2
 800455a:	460e      	mov	r6, r1
 800455c:	b921      	cbnz	r1, 8004568 <_realloc_r+0x14>
 800455e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004562:	4611      	mov	r1, r2
 8004564:	f7ff bf9c 	b.w	80044a0 <_malloc_r>
 8004568:	b922      	cbnz	r2, 8004574 <_realloc_r+0x20>
 800456a:	f7ff ff49 	bl	8004400 <_free_r>
 800456e:	4625      	mov	r5, r4
 8004570:	4628      	mov	r0, r5
 8004572:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004574:	f000 f830 	bl	80045d8 <_malloc_usable_size_r>
 8004578:	42a0      	cmp	r0, r4
 800457a:	d20f      	bcs.n	800459c <_realloc_r+0x48>
 800457c:	4621      	mov	r1, r4
 800457e:	4638      	mov	r0, r7
 8004580:	f7ff ff8e 	bl	80044a0 <_malloc_r>
 8004584:	4605      	mov	r5, r0
 8004586:	2800      	cmp	r0, #0
 8004588:	d0f2      	beq.n	8004570 <_realloc_r+0x1c>
 800458a:	4631      	mov	r1, r6
 800458c:	4622      	mov	r2, r4
 800458e:	f7ff fbf7 	bl	8003d80 <memcpy>
 8004592:	4631      	mov	r1, r6
 8004594:	4638      	mov	r0, r7
 8004596:	f7ff ff33 	bl	8004400 <_free_r>
 800459a:	e7e9      	b.n	8004570 <_realloc_r+0x1c>
 800459c:	4635      	mov	r5, r6
 800459e:	e7e7      	b.n	8004570 <_realloc_r+0x1c>

080045a0 <_sbrk_r>:
 80045a0:	b538      	push	{r3, r4, r5, lr}
 80045a2:	4d06      	ldr	r5, [pc, #24]	; (80045bc <_sbrk_r+0x1c>)
 80045a4:	2300      	movs	r3, #0
 80045a6:	4604      	mov	r4, r0
 80045a8:	4608      	mov	r0, r1
 80045aa:	602b      	str	r3, [r5, #0]
 80045ac:	f7fd fb00 	bl	8001bb0 <_sbrk>
 80045b0:	1c43      	adds	r3, r0, #1
 80045b2:	d102      	bne.n	80045ba <_sbrk_r+0x1a>
 80045b4:	682b      	ldr	r3, [r5, #0]
 80045b6:	b103      	cbz	r3, 80045ba <_sbrk_r+0x1a>
 80045b8:	6023      	str	r3, [r4, #0]
 80045ba:	bd38      	pop	{r3, r4, r5, pc}
 80045bc:	20000228 	.word	0x20000228

080045c0 <__malloc_lock>:
 80045c0:	4801      	ldr	r0, [pc, #4]	; (80045c8 <__malloc_lock+0x8>)
 80045c2:	f000 b811 	b.w	80045e8 <__retarget_lock_acquire_recursive>
 80045c6:	bf00      	nop
 80045c8:	20000230 	.word	0x20000230

080045cc <__malloc_unlock>:
 80045cc:	4801      	ldr	r0, [pc, #4]	; (80045d4 <__malloc_unlock+0x8>)
 80045ce:	f000 b80c 	b.w	80045ea <__retarget_lock_release_recursive>
 80045d2:	bf00      	nop
 80045d4:	20000230 	.word	0x20000230

080045d8 <_malloc_usable_size_r>:
 80045d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80045dc:	1f18      	subs	r0, r3, #4
 80045de:	2b00      	cmp	r3, #0
 80045e0:	bfbc      	itt	lt
 80045e2:	580b      	ldrlt	r3, [r1, r0]
 80045e4:	18c0      	addlt	r0, r0, r3
 80045e6:	4770      	bx	lr

080045e8 <__retarget_lock_acquire_recursive>:
 80045e8:	4770      	bx	lr

080045ea <__retarget_lock_release_recursive>:
 80045ea:	4770      	bx	lr

080045ec <_init>:
 80045ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045ee:	bf00      	nop
 80045f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045f2:	bc08      	pop	{r3}
 80045f4:	469e      	mov	lr, r3
 80045f6:	4770      	bx	lr

080045f8 <_fini>:
 80045f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045fa:	bf00      	nop
 80045fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045fe:	bc08      	pop	{r3}
 8004600:	469e      	mov	lr, r3
 8004602:	4770      	bx	lr
