Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Oct 24 21:38:53 2022
| Host         : UbuntuVivado running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_design_1_wrapper
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+---------+----------+------------------------------+------------+
| Rule    | Severity | Description                  | Violations |
+---------+----------+------------------------------+------------+
| LUTAR-1 | Warning  | LUT drives async reset alert | 1          |
+---------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/Top_0/inst/SeqMultMod/r_reg[15]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/Top_0/inst/SeqMultMod/FSM_sequential_state_reg_reg[0]/CLR,
design_1_i/Top_0/inst/SeqMultMod/FSM_sequential_state_reg_reg[1]/CLR,
design_1_i/Top_0/inst/SeqMultMod/a_reg_reg[0]/CLR,
design_1_i/Top_0/inst/SeqMultMod/a_reg_reg[1]/CLR,
design_1_i/Top_0/inst/SeqMultMod/a_reg_reg[2]/CLR,
design_1_i/Top_0/inst/SeqMultMod/a_reg_reg[3]/CLR,
design_1_i/Top_0/inst/SeqMultMod/a_reg_reg[4]/CLR,
design_1_i/Top_0/inst/SeqMultMod/a_reg_reg[5]/CLR,
design_1_i/Top_0/inst/SeqMultMod/a_reg_reg[6]/CLR,
design_1_i/Top_0/inst/SeqMultMod/a_reg_reg[7]/CLR,
design_1_i/Top_0/inst/SeqMultMod/n_reg_reg[0]/CLR,
design_1_i/Top_0/inst/SeqMultMod/n_reg_reg[1]/CLR,
design_1_i/Top_0/inst/SeqMultMod/n_reg_reg[2]/CLR,
design_1_i/Top_0/inst/SeqMultMod/n_reg_reg[3]/CLR,
design_1_i/Top_0/inst/SeqMultMod/n_reg_reg[4]/CLR
 (the first 15 of 34 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


