<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 232.500 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;benchmarks/jianyicheng/fft/src/fft.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5286]" key="HLS 207-5286" tag="" content="expression result unused (benchmarks/jianyicheng/fft/src/fft.cpp:372:4)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0.27 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.46 seconds; current allocated memory: 234.672 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,516 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,346 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 809 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 824 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 824 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 800 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 800 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 800 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 800 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 808 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 808 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 800 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 800 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 800 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 800 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 853 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_41_2&gt; at benchmarks/jianyicheng/fft/src/fft.cpp:41:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_60_4&gt; at benchmarks/jianyicheng/fft/src/fft.cpp:60:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_79_6&gt; at benchmarks/jianyicheng/fft/src/fft.cpp:79:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_98_8&gt; at benchmarks/jianyicheng/fft/src/fft.cpp:98:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_117_10&gt; at benchmarks/jianyicheng/fft/src/fft.cpp:117:26" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_136_12&gt; at benchmarks/jianyicheng/fft/src/fft.cpp:136:26" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_155_14&gt; at benchmarks/jianyicheng/fft/src/fft.cpp:155:26" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_174_16&gt; at benchmarks/jianyicheng/fft/src/fft.cpp:174:26" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_373_1&gt; at benchmarks/jianyicheng/fft/src/fft.cpp:373:21" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 2.03 seconds. CPU system time: 0.27 seconds. Elapsed time: 6.89 seconds; current allocated memory: 236.410 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.410 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 237.176 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 237.332 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;_rand&apos; (benchmarks/jianyicheng/fft/src/fft.cpp:19:2)...3 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 260.738 MB." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_39_1&apos; (benchmarks/jianyicheng/fft/src/fft.cpp:39:22) in function &apos;fft&apos; the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;loop_0&apos; (benchmarks/jianyicheng/fft/src/fft.cpp:38:3) in function &apos;fft&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_58_3&apos; (benchmarks/jianyicheng/fft/src/fft.cpp:58:22) in function &apos;fft&apos; the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;loop_1&apos; (benchmarks/jianyicheng/fft/src/fft.cpp:57:3) in function &apos;fft&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_77_5&apos; (benchmarks/jianyicheng/fft/src/fft.cpp:77:22) in function &apos;fft&apos; the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;loop_2&apos; (benchmarks/jianyicheng/fft/src/fft.cpp:76:3) in function &apos;fft&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_96_7&apos; (benchmarks/jianyicheng/fft/src/fft.cpp:96:22) in function &apos;fft&apos; the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;loop_3&apos; (benchmarks/jianyicheng/fft/src/fft.cpp:95:3) in function &apos;fft&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_115_9&apos; (benchmarks/jianyicheng/fft/src/fft.cpp:115:23) in function &apos;fft&apos; the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;loop_4&apos; (benchmarks/jianyicheng/fft/src/fft.cpp:114:3) in function &apos;fft&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_134_11&apos; (benchmarks/jianyicheng/fft/src/fft.cpp:134:24) in function &apos;fft&apos; the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;loop_5&apos; (benchmarks/jianyicheng/fft/src/fft.cpp:133:3) in function &apos;fft&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_153_13&apos; (benchmarks/jianyicheng/fft/src/fft.cpp:153:24) in function &apos;fft&apos; the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;loop_6&apos; (benchmarks/jianyicheng/fft/src/fft.cpp:152:3) in function &apos;fft&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_172_15&apos; (benchmarks/jianyicheng/fft/src/fft.cpp:172:24) in function &apos;fft&apos; the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;loop_7&apos; (benchmarks/jianyicheng/fft/src/fft.cpp:171:3) in function &apos;fft&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 349.965 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;main&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;_rand&apos; to &apos;p_rand&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;p_rand&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;_rand&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, function &apos;_rand&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 350.453 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 350.523 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;fft_Pipeline_VITIS_LOOP_41_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_41_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_41_2&apos; (loop &apos;VITIS_LOOP_41_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_0_addr_1_write_ln52&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:52) of variable &apos;add1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:52 on array &apos;X_I_0&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_0_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:50) on array &apos;X_I_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_41_2&apos; (loop &apos;VITIS_LOOP_41_2&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_0_addr_1_write_ln52&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:52) of variable &apos;add1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:52 on array &apos;X_I_0&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_0_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:50) on array &apos;X_I_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_41_2&apos; (loop &apos;VITIS_LOOP_41_2&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_0_addr_1_write_ln52&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:52) of variable &apos;add1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:52 on array &apos;X_I_0&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_0_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:50) on array &apos;X_I_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_41_2&apos; (loop &apos;VITIS_LOOP_41_2&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_0_addr_1_write_ln52&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:52) of variable &apos;add1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:52 on array &apos;X_I_0&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_0_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:50) on array &apos;X_I_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_41_2&apos; (loop &apos;VITIS_LOOP_41_2&apos;): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_0_addr_1_write_ln52&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:52) of variable &apos;add1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:52 on array &apos;X_I_0&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_0_load&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:46) on array &apos;X_I_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_41_2&apos; (loop &apos;VITIS_LOOP_41_2&apos;): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_0_addr_1_write_ln52&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:52) of variable &apos;add1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:52 on array &apos;X_I_0&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_0_load&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:46) on array &apos;X_I_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 44, Depth = 45, loop &apos;VITIS_LOOP_41_2&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.633 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;fft_Pipeline_VITIS_LOOP_41_2&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln41&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:41) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:41 [13]  (1.588 ns)
	&apos;load&apos; operation 8 bit (&apos;j&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:42) on local variable &apos;j&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:41 [16]  (0.000 ns)
	&apos;shl&apos; operation 9 bit (&apos;shl_ln42&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:42) [26]  (3.045 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 352.031 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 352.031 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;fft_Pipeline_VITIS_LOOP_60_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_60_4&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_60_4&apos; (loop &apos;VITIS_LOOP_60_4&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_1_addr_1_write_ln71&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:71) of variable &apos;add4&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:71 on array &apos;X_I_1&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_1_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:69) on array &apos;X_I_1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_60_4&apos; (loop &apos;VITIS_LOOP_60_4&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_1_addr_1_write_ln71&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:71) of variable &apos;add4&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:71 on array &apos;X_I_1&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_1_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:69) on array &apos;X_I_1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_60_4&apos; (loop &apos;VITIS_LOOP_60_4&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_1_addr_1_write_ln71&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:71) of variable &apos;add4&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:71 on array &apos;X_I_1&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_1_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:69) on array &apos;X_I_1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_60_4&apos; (loop &apos;VITIS_LOOP_60_4&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_1_addr_1_write_ln71&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:71) of variable &apos;add4&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:71 on array &apos;X_I_1&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_1_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:69) on array &apos;X_I_1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_60_4&apos; (loop &apos;VITIS_LOOP_60_4&apos;): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_1_addr_1_write_ln71&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:71) of variable &apos;add4&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:71 on array &apos;X_I_1&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_1_load&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:65) on array &apos;X_I_1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_60_4&apos; (loop &apos;VITIS_LOOP_60_4&apos;): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_1_addr_1_write_ln71&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:71) of variable &apos;add4&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:71 on array &apos;X_I_1&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_1_load&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:65) on array &apos;X_I_1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 44, Depth = 45, loop &apos;VITIS_LOOP_60_4&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.633 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;fft_Pipeline_VITIS_LOOP_60_4&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_1_write_ln60&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:60) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:60 [13]  (1.588 ns)
	&apos;load&apos; operation 8 bit (&apos;j&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:61) on local variable &apos;j&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:60 [16]  (0.000 ns)
	&apos;shl&apos; operation 9 bit (&apos;shl_ln61&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:61) [26]  (3.045 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 352.906 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 352.906 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;fft_Pipeline_VITIS_LOOP_79_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_79_6&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_79_6&apos; (loop &apos;VITIS_LOOP_79_6&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_2_addr_1_write_ln90&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:90) of variable &apos;add7&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:90 on array &apos;X_I_2&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_2_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:88) on array &apos;X_I_2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_79_6&apos; (loop &apos;VITIS_LOOP_79_6&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_2_addr_1_write_ln90&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:90) of variable &apos;add7&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:90 on array &apos;X_I_2&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_2_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:88) on array &apos;X_I_2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_79_6&apos; (loop &apos;VITIS_LOOP_79_6&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_2_addr_1_write_ln90&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:90) of variable &apos;add7&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:90 on array &apos;X_I_2&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_2_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:88) on array &apos;X_I_2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_79_6&apos; (loop &apos;VITIS_LOOP_79_6&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_2_addr_1_write_ln90&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:90) of variable &apos;add7&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:90 on array &apos;X_I_2&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_2_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:88) on array &apos;X_I_2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_79_6&apos; (loop &apos;VITIS_LOOP_79_6&apos;): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_2_addr_1_write_ln90&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:90) of variable &apos;add7&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:90 on array &apos;X_I_2&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_2_load&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:84) on array &apos;X_I_2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_79_6&apos; (loop &apos;VITIS_LOOP_79_6&apos;): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_2_addr_1_write_ln90&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:90) of variable &apos;add7&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:90 on array &apos;X_I_2&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_2_load&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:84) on array &apos;X_I_2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 44, Depth = 45, loop &apos;VITIS_LOOP_79_6&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.633 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;fft_Pipeline_VITIS_LOOP_79_6&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln79&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:79) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:79 [13]  (1.588 ns)
	&apos;load&apos; operation 8 bit (&apos;j&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:80) on local variable &apos;j&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:79 [16]  (0.000 ns)
	&apos;shl&apos; operation 9 bit (&apos;shl_ln80&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:80) [26]  (3.045 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 353.766 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 353.766 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;fft_Pipeline_VITIS_LOOP_98_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_98_8&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_98_8&apos; (loop &apos;VITIS_LOOP_98_8&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_3_addr_1_write_ln109&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:109) of variable &apos;add2&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:109 on array &apos;X_I_3&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_3_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:107) on array &apos;X_I_3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_98_8&apos; (loop &apos;VITIS_LOOP_98_8&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_3_addr_1_write_ln109&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:109) of variable &apos;add2&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:109 on array &apos;X_I_3&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_3_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:107) on array &apos;X_I_3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_98_8&apos; (loop &apos;VITIS_LOOP_98_8&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_3_addr_1_write_ln109&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:109) of variable &apos;add2&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:109 on array &apos;X_I_3&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_3_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:107) on array &apos;X_I_3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_98_8&apos; (loop &apos;VITIS_LOOP_98_8&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_3_addr_1_write_ln109&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:109) of variable &apos;add2&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:109 on array &apos;X_I_3&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_3_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:107) on array &apos;X_I_3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_98_8&apos; (loop &apos;VITIS_LOOP_98_8&apos;): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_3_addr_1_write_ln109&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:109) of variable &apos;add2&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:109 on array &apos;X_I_3&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_3_load&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:103) on array &apos;X_I_3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_98_8&apos; (loop &apos;VITIS_LOOP_98_8&apos;): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_3_addr_1_write_ln109&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:109) of variable &apos;add2&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:109 on array &apos;X_I_3&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_3_load&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:103) on array &apos;X_I_3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 44, Depth = 45, loop &apos;VITIS_LOOP_98_8&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.633 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;fft_Pipeline_VITIS_LOOP_98_8&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln98&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:98) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:98 [13]  (1.588 ns)
	&apos;load&apos; operation 8 bit (&apos;j&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:99) on local variable &apos;j&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:98 [16]  (0.000 ns)
	&apos;shl&apos; operation 9 bit (&apos;shl_ln99&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:99) [26]  (3.045 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 354.641 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 354.641 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;fft_Pipeline_VITIS_LOOP_117_10&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_117_10&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_117_10&apos; (loop &apos;VITIS_LOOP_117_10&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_4_addr_1_write_ln128&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:128) of variable &apos;add8&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:128 on array &apos;X_I_4&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_4_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:126) on array &apos;X_I_4&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_117_10&apos; (loop &apos;VITIS_LOOP_117_10&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_4_addr_1_write_ln128&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:128) of variable &apos;add8&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:128 on array &apos;X_I_4&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_4_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:126) on array &apos;X_I_4&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_117_10&apos; (loop &apos;VITIS_LOOP_117_10&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_4_addr_1_write_ln128&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:128) of variable &apos;add8&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:128 on array &apos;X_I_4&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_4_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:126) on array &apos;X_I_4&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_117_10&apos; (loop &apos;VITIS_LOOP_117_10&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_4_addr_1_write_ln128&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:128) of variable &apos;add8&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:128 on array &apos;X_I_4&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_4_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:126) on array &apos;X_I_4&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_117_10&apos; (loop &apos;VITIS_LOOP_117_10&apos;): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_4_addr_1_write_ln128&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:128) of variable &apos;add8&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:128 on array &apos;X_I_4&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_4_load&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:122) on array &apos;X_I_4&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_117_10&apos; (loop &apos;VITIS_LOOP_117_10&apos;): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_4_addr_1_write_ln128&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:128) of variable &apos;add8&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:128 on array &apos;X_I_4&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_4_load&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:122) on array &apos;X_I_4&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 44, Depth = 45, loop &apos;VITIS_LOOP_117_10&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.633 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;fft_Pipeline_VITIS_LOOP_117_10&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_4_write_ln117&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:117) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:117 [13]  (1.588 ns)
	&apos;load&apos; operation 8 bit (&apos;j&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:118) on local variable &apos;j&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:117 [16]  (0.000 ns)
	&apos;shl&apos; operation 9 bit (&apos;shl_ln118&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:118) [26]  (3.045 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 355.586 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 355.586 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;fft_Pipeline_VITIS_LOOP_136_12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_136_12&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_136_12&apos; (loop &apos;VITIS_LOOP_136_12&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_5_addr_1_write_ln147&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:147) of variable &apos;add3&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:147 on array &apos;X_I_5&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_5_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:145) on array &apos;X_I_5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_136_12&apos; (loop &apos;VITIS_LOOP_136_12&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_5_addr_1_write_ln147&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:147) of variable &apos;add3&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:147 on array &apos;X_I_5&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_5_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:145) on array &apos;X_I_5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_136_12&apos; (loop &apos;VITIS_LOOP_136_12&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_5_addr_1_write_ln147&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:147) of variable &apos;add3&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:147 on array &apos;X_I_5&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_5_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:145) on array &apos;X_I_5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_136_12&apos; (loop &apos;VITIS_LOOP_136_12&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_5_addr_1_write_ln147&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:147) of variable &apos;add3&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:147 on array &apos;X_I_5&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_5_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:145) on array &apos;X_I_5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_136_12&apos; (loop &apos;VITIS_LOOP_136_12&apos;): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_5_addr_1_write_ln147&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:147) of variable &apos;add3&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:147 on array &apos;X_I_5&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_5_load&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:141) on array &apos;X_I_5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_136_12&apos; (loop &apos;VITIS_LOOP_136_12&apos;): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_5_addr_1_write_ln147&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:147) of variable &apos;add3&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:147 on array &apos;X_I_5&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_5_load&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:141) on array &apos;X_I_5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 44, Depth = 45, loop &apos;VITIS_LOOP_136_12&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.633 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;fft_Pipeline_VITIS_LOOP_136_12&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_5_write_ln136&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:136) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:136 [13]  (1.588 ns)
	&apos;load&apos; operation 8 bit (&apos;j&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:137) on local variable &apos;j&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:136 [16]  (0.000 ns)
	&apos;shl&apos; operation 9 bit (&apos;shl_ln137&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:137) [26]  (3.045 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 356.449 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 356.449 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;fft_Pipeline_VITIS_LOOP_155_14&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_155_14&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_155_14&apos; (loop &apos;VITIS_LOOP_155_14&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_6_addr_1_write_ln166&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:166) of variable &apos;add2&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:166 on array &apos;X_I_6&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_6_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:164) on array &apos;X_I_6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_155_14&apos; (loop &apos;VITIS_LOOP_155_14&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_6_addr_1_write_ln166&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:166) of variable &apos;add2&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:166 on array &apos;X_I_6&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_6_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:164) on array &apos;X_I_6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_155_14&apos; (loop &apos;VITIS_LOOP_155_14&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_6_addr_1_write_ln166&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:166) of variable &apos;add2&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:166 on array &apos;X_I_6&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_6_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:164) on array &apos;X_I_6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_155_14&apos; (loop &apos;VITIS_LOOP_155_14&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_6_addr_1_write_ln166&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:166) of variable &apos;add2&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:166 on array &apos;X_I_6&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_6_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:164) on array &apos;X_I_6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_155_14&apos; (loop &apos;VITIS_LOOP_155_14&apos;): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_6_addr_1_write_ln166&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:166) of variable &apos;add2&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:166 on array &apos;X_I_6&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_6_load&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:160) on array &apos;X_I_6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_155_14&apos; (loop &apos;VITIS_LOOP_155_14&apos;): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_6_addr_1_write_ln166&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:166) of variable &apos;add2&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:166 on array &apos;X_I_6&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_6_load&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:160) on array &apos;X_I_6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 44, Depth = 45, loop &apos;VITIS_LOOP_155_14&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.633 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;fft_Pipeline_VITIS_LOOP_155_14&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln155&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:155) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:155 [13]  (1.588 ns)
	&apos;load&apos; operation 8 bit (&apos;j&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:156) on local variable &apos;j&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:155 [16]  (0.000 ns)
	&apos;shl&apos; operation 9 bit (&apos;shl_ln156&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:156) [26]  (3.045 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 357.305 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 357.305 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;fft_Pipeline_VITIS_LOOP_174_16&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_174_16&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_174_16&apos; (loop &apos;VITIS_LOOP_174_16&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_7_addr_1_write_ln185&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:185) of variable &apos;add1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:185 on array &apos;X_I_7&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_7_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:183) on array &apos;X_I_7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_174_16&apos; (loop &apos;VITIS_LOOP_174_16&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_7_addr_1_write_ln185&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:185) of variable &apos;add1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:185 on array &apos;X_I_7&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_7_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:183) on array &apos;X_I_7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_174_16&apos; (loop &apos;VITIS_LOOP_174_16&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_7_addr_1_write_ln185&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:185) of variable &apos;add1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:185 on array &apos;X_I_7&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_7_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:183) on array &apos;X_I_7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_174_16&apos; (loop &apos;VITIS_LOOP_174_16&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_7_addr_1_write_ln185&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:185) of variable &apos;add1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:185 on array &apos;X_I_7&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_7_load_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:183) on array &apos;X_I_7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_174_16&apos; (loop &apos;VITIS_LOOP_174_16&apos;): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_7_addr_1_write_ln185&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:185) of variable &apos;add1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:185 on array &apos;X_I_7&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_7_load&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:179) on array &apos;X_I_7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_174_16&apos; (loop &apos;VITIS_LOOP_174_16&apos;): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_7_addr_1_write_ln185&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:185) of variable &apos;add1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:185 on array &apos;X_I_7&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_7_load&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:179) on array &apos;X_I_7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 44, Depth = 45, loop &apos;VITIS_LOOP_174_16&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.633 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;fft_Pipeline_VITIS_LOOP_174_16&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln174&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:174) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:174 [13]  (1.588 ns)
	&apos;load&apos; operation 8 bit (&apos;j&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:175) on local variable &apos;j&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:174 [16]  (0.000 ns)
	&apos;shl&apos; operation 9 bit (&apos;shl_ln175&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:175) [26]  (3.045 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 358.195 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 358.195 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;fft&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 361.406 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 361.406 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1015]" key="HLS 200-1015" tag="SCHEDULE,VITIS_KERNEL" content="Estimated delay Estimated delay (6.312ns)  of &apos;uitofp&apos; operation 32 bit (&apos;conv&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:374) exceeds the target cycle time (target cycle time: 5.000ns, clock uncertainty: 1.350ns, effective cycle time: 3.650ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1015.html"/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_373_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main&apos; (loop &apos;VITIS_LOOP_373_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;call&apos; operation 16 bit (&apos;tmp_1&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:375) to &apos;_rand&apos; and &apos;call&apos; operation 16 bit (&apos;tmp&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:374) to &apos;_rand&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main&apos; (loop &apos;VITIS_LOOP_373_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;call&apos; operation 16 bit (&apos;tmp_2&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:376) to &apos;_rand&apos; and &apos;call&apos; operation 16 bit (&apos;tmp&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:374) to &apos;_rand&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main&apos; (loop &apos;VITIS_LOOP_373_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;call&apos; operation 16 bit (&apos;tmp_3&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:377) to &apos;_rand&apos; and &apos;call&apos; operation 16 bit (&apos;tmp&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:374) to &apos;_rand&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main&apos; (loop &apos;VITIS_LOOP_373_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;call&apos; operation 16 bit (&apos;tmp_4&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:378) to &apos;_rand&apos; and &apos;call&apos; operation 16 bit (&apos;tmp&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:374) to &apos;_rand&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main&apos; (loop &apos;VITIS_LOOP_373_1&apos;): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between &apos;call&apos; operation 16 bit (&apos;tmp_10&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:385) to &apos;_rand&apos; and &apos;call&apos; operation 16 bit (&apos;tmp&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:374) to &apos;_rand&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main&apos; (loop &apos;VITIS_LOOP_373_1&apos;): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between &apos;call&apos; operation 16 bit (&apos;tmp_14&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:389) to &apos;_rand&apos; and &apos;call&apos; operation 16 bit (&apos;tmp&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:374) to &apos;_rand&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 16, Depth = 25, loop &apos;VITIS_LOOP_373_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (6.312 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;main&apos; consists of the following:
	&apos;uitofp&apos; operation 32 bit (&apos;conv&apos;, benchmarks/jianyicheng/fft/src/fft.cpp:374) [37]  (6.312 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 361.406 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 361.406 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;p_rand&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;lfsr&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;p_rand&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 361.406 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;fft_Pipeline_VITIS_LOOP_41_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;fft_Pipeline_VITIS_LOOP_41_2&apos; pipeline &apos;VITIS_LOOP_41_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_10_full_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;fft_Pipeline_VITIS_LOOP_41_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 362.387 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;fft_Pipeline_VITIS_LOOP_60_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;fft_Pipeline_VITIS_LOOP_60_4&apos; pipeline &apos;VITIS_LOOP_60_4&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_10_full_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;fft_Pipeline_VITIS_LOOP_60_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 364.629 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;fft_Pipeline_VITIS_LOOP_79_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;fft_Pipeline_VITIS_LOOP_79_6&apos; pipeline &apos;VITIS_LOOP_79_6&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_10_full_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;fft_Pipeline_VITIS_LOOP_79_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 366.879 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;fft_Pipeline_VITIS_LOOP_98_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;fft_Pipeline_VITIS_LOOP_98_8&apos; pipeline &apos;VITIS_LOOP_98_8&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_10_full_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;fft_Pipeline_VITIS_LOOP_98_8&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 369.066 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;fft_Pipeline_VITIS_LOOP_117_10&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;fft_Pipeline_VITIS_LOOP_117_10&apos; pipeline &apos;VITIS_LOOP_117_10&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_10_full_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;fft_Pipeline_VITIS_LOOP_117_10&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 371.270 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;fft_Pipeline_VITIS_LOOP_136_12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;fft_Pipeline_VITIS_LOOP_136_12&apos; pipeline &apos;VITIS_LOOP_136_12&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_10_full_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;fft_Pipeline_VITIS_LOOP_136_12&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 373.441 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;fft_Pipeline_VITIS_LOOP_155_14&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;fft_Pipeline_VITIS_LOOP_155_14&apos; pipeline &apos;VITIS_LOOP_155_14&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_10_full_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;fft_Pipeline_VITIS_LOOP_155_14&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 375.664 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;fft_Pipeline_VITIS_LOOP_174_16&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;fft_Pipeline_VITIS_LOOP_174_16&apos; pipeline &apos;VITIS_LOOP_174_16&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_10_full_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;fft_Pipeline_VITIS_LOOP_174_16&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 377.805 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;fft&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_10_full_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;fft&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;main_fft_cos_coefficients_table_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;main_fft_sin_coefficients_table_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 382.762 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;main&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;uitofp_32ns_32_7_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;main_X_R_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 389.156 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 393.227 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 398.445 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for main." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for main." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 158.43 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 4.65 seconds. CPU system time: 0.66 seconds. Elapsed time: 9.91 seconds; current allocated memory: 166.848 MB." resolution=""/>
</Messages>
