Run iverilog simulation
```sh
cd ~/lab-wlos/testbench/wlos
source run_sim
```
