<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Peripherals: NAND</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<link rel="search" href="../../search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="Peripherals"/>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="../../doxygen-ambarella.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../Ambarella.png"/></td>
  <td id="projectalign">
   <div id="projectname">Peripherals<span id="projectnumber">&#160;Cooper_1.6.0 (CV72 &amp; CV3) @ 2024.07.10 14:12:44</span>
   </div>
   <div id="projectbrief">placeholder</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,true,'search.html','Search');
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('dc/dac/si_nand.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div><div class="header">
  <div class="headertitle"><div class="title">NAND </div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><p >The computer vision (CV) series system on chip (SoC) can be configured to enable NAND- or NOR-flash controller logic. When the power-on-configuration uses NAND, the system boots from the NAND devices.</p>
<h1><a class="anchor" id="ecc_level"></a>
1. ECC Level</h1>
<p >The SoC can support 6-bit or 8-bit error correcting code (ECC) levels. The ECC level depends on the power-on configuration (POC) (15,16) (VD0_OUT15, I2S0_SO). ECC level depends on POC (15, 16). </p><div class="fragment"><div class="line">6-bit ECC level: [15, 16] = 01</div>
<div class="line">8-bit ECC level: [15, 16] = 11</div>
</div><!-- fragment --><p >The SoC supports both 6-bit and 8-bit ECC in the kernel. When using ECC 8-bit mode, the NAND flash should have a (2K + 128) byte page size.<br  />
 Note that it must <code>"erase all"</code> before downloading the firmware to avoid an ECC error when changing the ECC level.<br  />
 The software settings are as follows. </p><dl class="section user"><dt>For CV2x SDK 3.0 Amba Build:</dt><dd><div class="fragment"><div class="line">build $ make menuconfig</div>
<div class="line">  Ambarella Firmware Configuration ---&gt;</div>
<div class="line">    Hardware Options ---&gt;</div>
<div class="line">      [*] Support NAND Driver</div>
<div class="line">          NAND Flash Type (P2K E128K) ---&gt;</div>
</div><!-- fragment --></dd></dl>
<dl class="section user"><dt>For Cooper Amba Build:</dt><dd><div class="fragment"><div class="line">build $ make menuconfig</div>
<div class="line">  [*] boot (boot) ---&gt;</div>
<div class="line">    Bootloader ---&gt;</div>
<div class="line">      Ambarella Firmware Configuration  ---&gt;</div>
<div class="line">        Hardware Options ---&gt;</div>
<div class="line">          [*] Support NAND Driver</div>
<div class="line">            NAND Flash Type (P2K E128K) ---&gt;</div>
</div><!-- fragment --></dd></dl>
<dl class="section user"><dt>For Cooper Yocto Build:</dt><dd><div class="fragment"><div class="line">build $ make menuconfig</div>
<div class="line">  meta-ambabsp ---&gt;</div>
<div class="line">    recipes-bsp ---&gt;</div>
<div class="line">      [*] boot (meta-ambabsp/recipes-bsp/boot) ---&gt;</div>
<div class="line">        Bootloader ---&gt;</div>
<div class="line">          Ambarella Firmware Configuration  ---&gt;</div>
<div class="line">            Hardware Options ---&gt;</div>
<div class="line">              [*] Support NAND Driver</div>
<div class="line">                NAND Flash Type (P2K E128K) ---&gt;</div>
</div><!-- fragment --></dd></dl>
<p>The system supports 6-bit / 8-bit software ECC; users can select the option on the Linux kernel configuration. In addition, the 6-bit / 8-bit software is controlled by the POC.<br  />
 When using software ECC in the kernel, users must make the following changes in the DTS file.<br  />
 To enable the "amb, soft-ecc" feature: </p><div class="fragment"><div class="line"><span class="stringliteral">&quot;kernel/linux-5.x/arch/arm64/boot/dts/Ambarella/ambarella-cvx.dtsi&quot;</span></div>
<div class="line">- <span class="comment">// amb, soft-ecc = &lt;6&gt;;</span></div>
<div class="line">+ amb, soft-ecc = &lt;8&gt;;</div>
</div><!-- fragment --><p> After the system boots up, users can check BCH 8-bit mode with the command <code>"dmesg | grep ecc"</code>.</p>
<hr  />
<h1><a class="anchor" id="boot_flow"></a>
2. Boot Flow</h1>
<h2><a class="anchor" id="nand_boot_flow"></a>
2.1 NAND Boot Flow: Boot Sequence</h2>
<div class="image">
<img src="../../nand_hardware_reset_sequences.png" alt=""/>
<div class="caption">
Figure 2-1. Hardware Reset Sequences.</div></div>
<p> The boot sequence from hardware reset is as follows:</p><ol type="1">
<li>The hardware fetches the first 4 KB (the first page in the first block) of NAND to the 4 KB buffer of flash I/O FIFO and executes the 4-KB codes.<br  />
</li>
<li>The 4 KB bootstrap (BST) initializes the double data rate (DDR) controller and the dynamic random-access memory (DRAM) device.<br  />
</li>
<li>The bootstrap relocates itself in DRAM and enables FIFO for the NAND transaction.<br  />
</li>
<li>The bootstrap runs in DRAM and loads the bootloader (BLD) to DRAM. After the BLD is loaded completely, it jumps to the BLD codes.<br  />
</li>
<li>The BLD initializes the memory management unit and page tables.<br  />
</li>
<li>The BLD loads the Linux kernel image from the NAND primary partition (PRI).<br  />
</li>
<li>(Optional) The BLD loads the root file system image from the Linux partition.<br  />
</li>
<li>The BLD jumps to the Linux kernel codes in the memory and completes the bootup process. The address of the Linux kernel code is 0x00208000 for most cases.</li>
</ol>
<h2><a class="anchor" id="nand_boot_flow_llf"></a>
2.2 NAND Boot Flow: Load Linux Kernel and File System</h2>
<p >AMBoot does not support the decompress functionality; all decompression is completed through the kernel. In the default configuration, the Linux kernel image is uncompressed and the file system is compressed. The Linux kernel performs the decompression.<br  />
 If both the Linux kernel and the file system are compressed, copy the compressed images to the working DRAM space.h The kernel compresses both (zImage).<br  />
 The following figure illustrates the process; the BLD loads additional program images from the NAND partition.</p>
<div class="image">
<img src="../../nand_load_linux_kernel_and_file_system.png" alt=""/>
<div class="caption">
Figure 2-2. Load Linux Kernel and File System.</div></div>
<p >The following describes the sequence of the NAND boot flow:</p><ol type="1">
<li>The BLD reads out the partition table (PTB) from the PTB partition.<br  />
</li>
<li>The BLD determines the following:<ul>
<li>Linux kernel image size</li>
<li>Linux kernel image load address</li>
<li>Ramdisk file system image size (optional)</li>
<li>Ramdisk file system load address (optional)<br  />
</li>
</ul>
</li>
<li>The BLD loads the Linux kernel image to DRAM.<br  />
</li>
<li>The BLD loads the Ramdisk file system to DRAM (optional). </li>
</ol>
</div></div><!-- contents -->
</div><!-- PageDoc -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
