// Seed: 2856918455
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge 1) begin
    assume (id_2);
  end
endmodule
module module_1 (
    output tri   id_0,
    input  tri   id_1,
    input  wire  id_2,
    output wire  id_3,
    input  tri1  id_4,
    input  tri0  id_5,
    input  wire  id_6,
    input  tri   id_7,
    input  wand  id_8,
    input  uwire id_9,
    input  wor   id_10,
    input  wor   id_11,
    input  tri   id_12,
    output uwire id_13,
    input  tri0  id_14,
    output wor   id_15
);
  wire id_17;
  module_0(
      id_17, id_17, id_17, id_17, id_17, id_17, id_17
  );
endmodule
