{"data":[{"title":"HyperBus","paragraphs":[{"context":"Figure 9.9  Write Operation without Initial Latency","qas":[{"question":"what does write operation without initial latency look like ?","id":"54cf88ff-5c4d-47bf-ae52-7f70c764c858","answers":[{"answer_start":0,"text":"Figure 9.9  Write Operation without Initial Latency"}]}]},{"context":"Notes:\n1. Transactions must be initiated with CK=Low and CK#=High. CS# must return High before a new transaction is initiated. \n2. Writes with zero initial latency, do not have a turn around period for RWDS. The slave device will always drive RWDS during the Command-Address period to indicate","qas":[]},{"context":"whether extended latency is required for a transaction that has initial latency. However, the RWDS is driven before the slave device has received the first byte of CA i.e. \nbefore the slave knows whether the transaction is a read or write, to memory space or register space. In the case of a write with zero latency, the RWDS state during \nthe CA period does not affect the initial latency of zero. Since master write data immediately follows the Command-Address period in this case, the slave may continue \nto drive RWDS Low or may take RWDS to High-Z during write data transfer. The master must not drive RWDS during Writes with zero latency. Writes with zero latency \ndo not use RWDS as a data mask function. All bytes of write data are written (full word writes).","qas":[]},{"context":"3. CK# is only used on the 1.8V device and is shown as a dashed waveform. \n4. The 3V device uses a single ended CK clock input.","qas":[]},{"context":"CS#","qas":[]},{"context":"CK#,CK","qas":[]},{"context":"RWDS","qas":[]},{"context":"DQ[7:0]","qas":[]},{"context":"Command-Address Data","qas":[]},{"context":"tCSS","qas":[]},{"context":"tCSHI","qas":[]},{"context":"tDSV tDSZ","qas":[]},{"context":"tIS tIH","qas":[]},{"context":"tCSH","qas":[]},{"context":"tCSM","qas":[]},{"context":"47:40 39:32 31:24 23:16 15:8 7:0 15:8 7:0","qas":[]},{"context":"Memory drives RWDS but master ignores","qas":[]},{"context":"","qas":[]},{"context":"Document Number: 001-99253 Rev. *B Page 43 of 47","qas":[]},{"context":"HyperBus\u2122 Specification","qas":[]},{"context":"10. Physical Interface","qas":[]},{"context":"10.1 FBGA 24-Ball 5 x 5 Array Footprint\nHyperBus devices are provided in Fortified Ball Grid Array (FBGA), 1 mm pitch, 24-ball, 5 x 5 ball array footprint, with 6mm x 8mm \nbody. The package height is device dependent and may be either 1 mm or 1.2 mm. Consult the device data sheet Ordering Part \nNumber valid combinations section for the package in use.","qas":[{"question":"what are the FBGA 24-Ball 5 x 5 Array Footprint HyperBus devices provided ?","id":"35e0475f-62df-4cbf-ae15-c6fcce782b41","answers":[{"answer_start":5,"text":"FBGA 24-Ball 5 x 5 Array Footprint\nHyperBus devices are provided in Fortified Ball Grid Array (FBGA), 1 mm pitch, 24-ball, 5 x 5 ball array footprint, with 6mm x 8mm \nbody. The package height is device dependent and may be either 1 mm or 1.2 mm. Consult the device data sheet Ordering Part \nNumber valid combinations section for the package in use."}]}]},{"context":"Figure 10.1  24-Ball FBGA, 6 x 8 mm, 5x5 Ball Footprint, Top View","qas":[{"question":"what does 24-Ball FBGA, 6 x 8 mm, 5x5 Ball Footprint, Top View look like? ","id":"bc070e9b-75bd-4429-98bc-9c194fd8f757","answers":[{"answer_start":0,"text":"Figure 10.1  24-Ball FBGA, 6 x 8 mm, 5x5 Ball Footprint, Top View"}]}]},{"context":"Notes:\n1. B1 is assigned to CK# on the 1.8V device.\n2. B1 is a RFU on the 3.0V device\n3. CS1# and CS2# use is HyperBus device dependent. Discrete device packages use CS1# for HyperFlash CS# and CS2# for HyperRAM CS#. For information on Multi-","qas":[]},{"context":"Chip Package use of these signals see Multi-Chip Packages.","qas":[]},{"context":"10.2 Multi-Chip Packages\nThe HyperRAM family S70K members are Multi-Chip Package (MCP) devices that may contain multiple HyperFlash, or multiple \nHyperRAM devices to increase the total memory density within a single package. MCP devices may also contain a combination of \nHyperFlash and HyperRAM devices.","qas":[{"question":"what is the  Multi-Chip Packages The HyperRAM family S70K members ?","id":"3e253ad1-c561-419c-877b-81c76aad9165","answers":[{"answer_start":5,"text":"Multi-Chip Packages\nThe HyperRAM family S70K members are Multi-Chip Package (MCP) devices that may contain multiple HyperFlash, or multiple \nHyperRAM devices to increase the total memory density within a single package. MCP devices may also contain a combination of \nHyperFlash and HyperRAM devices."}]}]},{"context":"CS1# is used for HyperFlash primary die CS#. CS2# is used for HyperRAM CS#. Multi-Chip Packages (MCP) for HyperFlash with \nHyperRAM therefore have separate CS1# and CS2# for HyperFlash and HyperRAM respectively. Other MCP packages may use \nCS#2 for a secondary HyperFlash die CS# or may use CS1# for a secondary HyperRAM die CS#.","qas":[{"question":"what is CS1# used ?","id":"7482eaa7-9f8c-4e97-b64f-28bcb28b17aa","answers":[{"answer_start":0,"text":"CS1# is used for HyperFlash primary die CS#."}]},{"question":"what is CS2# used ?","id":"143ec75f-034f-45da-a568-3b1b3eff69fb","answers":[{"answer_start":45,"text":"CS2# is used for HyperRAM CS#."}]},{"question":"what does Multi-Chip Packages (MCP) for HyperFlash with HyperRAM contain ?","id":"6104d5cd-77ae-4f4b-90bd-a82fc1709cea","answers":[{"answer_start":76,"text":"Multi-Chip Packages (MCP) for HyperFlash with \nHyperRAM therefore have separate CS1# and CS2# for HyperFlash and HyperRAM respectively. Other MCP packages may use \nCS#2 for a secondary HyperFlash die CS# or may use CS1# for a secondary HyperRAM die CS#."}]}]},{"context":"32 41","qas":[]},{"context":"CS2#RSTO# RESET#","qas":[]},{"context":"B","qas":[]},{"context":"D","qas":[]},{"context":"E","qas":[]},{"context":"A","qas":[]},{"context":"C","qas":[]},{"context":"VssCK VccCK#","qas":[]},{"context":"RWDSCS1# DQ2VssQ","qas":[]},{"context":"DQ0DQ1 DQ3VccQ","qas":[]},{"context":"DQ5DQ6 VccQDQ7","qas":[]},{"context":"INT#","qas":[]},{"context":"RFU","qas":[]},{"context":"RFU","qas":[]},{"context":"DQ4","qas":[]},{"context":"VssQ","qas":[]},{"context":"5","qas":[]},{"context":"","qas":[]},{"context":"Document Number: 001-99253 Rev. *B Page 44 of 47","qas":[]},{"context":"HyperBus\u2122 Specification","qas":[]},{"context":"10.3 Physical Diagrams","qas":[]},{"context":"10.3.1 Fortified Ball Grid Array 24-ball 6 x 8 x 1.2 mm (FAB024)","qas":[]},{"context":"g5049 16-038.9 \\ 6.26.15","qas":[]},{"context":"NOTES:","qas":[]},{"context":"1. DIMENSIONING AND TOLERANCING METHODS PER \n ASME Y14.5M-1994.","qas":[]},{"context":"2. ALL DIMENSIONS ARE IN MILLIMETERS.","qas":[]},{"context":"3. BALL POSITION DESIGNATION PER JEP95, SECTION \n 3, SPP-020.","qas":[]},{"context":"4.  e   REPRESENTS THE SOLDER BALL GRID PITCH.","qas":[]},{"context":"5. SYMBOL \"MD\" IS THE BALL MATRIX SIZE IN THE \n \"D\" DIRECTION.","qas":[]},{"context":"SYMBOL \"ME\" IS THE BALL MATRIX SIZE IN THE \n \"E\" DIRECTION.","qas":[]},{"context":"N IS THE TOTAL NUMBER OF POPULATED SOLDER \n BALL POSITIONS FOR MATRIX SIZE MD X ME.","qas":[]},{"context":"6 DIMENSION \"b\" IS MEASURED AT THE MAXIMUM BALL \n DIAMETER IN A PLANE PARALLEL TO DATUM C.","qas":[]},{"context":"7 \u201cSD\u201d AND \u201cSE\u201d ARE MEASURED WITH RESPECT TO DATUMS  \n A AND B AND DEFINE THE POSITION OF THE CENTER \n SOLDER BALL IN THE OUTER ROW.","qas":[]},{"context":"WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN\n THE OUTER ROW \u201cSD\u201d OR \u201cSE\u201d = 0.","qas":[]},{"context":"WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN \n THE OUTER ROW, \u201cSD\u201d = eD/2 AND  \u201cSE\u201d =  eE/2.","qas":[]},{"context":"8. \"+\" INDICATES THE THEORETICAL CENTER OF \n DEPOPULATED BALLS.","qas":[]},{"context":"9 A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK \n MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.","qas":[]},{"context":"PACKAGE  FAB 024","qas":[]},{"context":"PACKAGE: 'JEDEC', FAB 024: 'N/A', : 'nan'","qas":[]},{"context":"PACKAGE: 'JEDEC', FAB 024: '8.00 mm x 6.00 mm   PACKAGE', : 'nan'","qas":[]},{"context":"PACKAGE: 'SYMBOL', FAB 024: 'MIN  NOM  MAX', : 'NOTE'","qas":[]},{"context":"PACKAGE: 'A', FAB 024: '---  ---  1.20', : 'PROFILE'","qas":[]},{"context":"PACKAGE: 'A1', FAB 024: '0.20  ---  ---', : 'BALL HEIGHT'","qas":[]},{"context":"PACKAGE: 'D', FAB 024: '8.00 BSC.', : 'BODY SIZE'","qas":[]},{"context":"PACKAGE: 'E', FAB 024: '6.00 BSC.', : 'BODY SIZE'","qas":[]},{"context":"PACKAGE: 'D1', FAB 024: '4.00 BSC.', : 'MATRIX FOOTPRINT'","qas":[]},{"context":"PACKAGE: 'E1', FAB 024: '4.00 BSC.', : 'MATRIX FOOTPRINT'","qas":[]},{"context":"PACKAGE: 'MD', FAB 024: '5', : 'MATRIX SIZE D DIRECTION'","qas":[]},{"context":"PACKAGE: 'ME', FAB 024: '5', : 'MATRIX SIZE E DIRECTION'","qas":[]},{"context":"PACKAGE: 'N', FAB 024: '24', : 'BALL COUNT'","qas":[]},{"context":"PACKAGE: 'b', FAB 024: '0.35  0.40  0.45', : 'BALL DIAMETER'","qas":[]},{"context":"PACKAGE: 'eE', FAB 024: '1.00 BSC.', : 'BALL PITCH'","qas":[]},{"context":"PACKAGE: 'eD', FAB 024: '1.00 BSC.', : 'BALL PITCH'","qas":[]},{"context":"PACKAGE: 'SD', FAB 024: '0.00 BSC.', : 'SOLDER BALL PLACEMENT'","qas":[]},{"context":"PACKAGE: 'SE', FAB 024: '0.00 BSC.', : 'SOLDER BALL PLACEMENT'","qas":[]},{"context":"PACKAGE: 'SE', FAB 024: 'A1', : 'DEPOPULATED SOLDER BALLS'","qas":[]},{"context":"Document Number: 001-99253 Rev. *B Page 45 of 47","qas":[]},{"context":"HyperBus\u2122 Specification","qas":[]},{"context":"10.3.2 Fortified Ball Grid Array 24-ball 6 x 8 x 1.0 mm (VAA024)","qas":[]},{"context":"g5044 16-038.95 \\ 6.25.15","qas":[]},{"context":"NOTES:","qas":[]},{"context":"1. DIMENSIONING AND TOLERANCING METHODS PER \n ASME Y14.5M-1994.","qas":[]},{"context":"2. ALL DIMENSIONS ARE IN MILLIMETERS.","qas":[]},{"context":"3. BALL POSITION DESIGNATION PER JEP95, SECTION \n 3, SPP-020.","qas":[]},{"context":"4.  e   REPRESENTS THE SOLDER BALL GRID PITCH.","qas":[]},{"context":"5. SYMBOL \"MD\" IS THE BALL MATRIX SIZE IN THE \n \"D\" DIRECTION.","qas":[]},{"context":"SYMBOL \"ME\" IS THE BALL MATRIX SIZE IN THE \n \"E\" DIRECTION.","qas":[]},{"context":"N IS THE TOTAL NUMBER OF POPULATED SOLDER \n BALL POSITIONS FOR MATRIX SIZE MD X ME.","qas":[]},{"context":"6 DIMENSION \"b\" IS MEASURED AT THE MAXIMUM BALL \n DIAMETER IN A PLANE PARALLEL TO DATUM C.","qas":[]},{"context":"7 \u201cSD\u201d AND \u201cSE\u201d ARE MEASURED WITH RESPECT TO DATUMS  \n A AND B AND DEFINE THE POSITION OF THE CENTER \n SOLDER BALL IN THE OUTER ROW.","qas":[]},{"context":"WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN\n THE OUTER ROW \u201cSD\u201d OR \u201cSE\u201d = 0.","qas":[]},{"context":"WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN \n THE OUTER ROW, \u201cSD\u201d = eD/2 AND  \u201cSE\u201d =  eE/2.","qas":[]},{"context":"8. \"+\" INDICATES THE THEORETICAL CENTER OF \n DEPOPULATED BALLS.","qas":[]},{"context":"9 A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK \n MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.","qas":[]},{"context":"PACKAGE  VAA 024","qas":[]},{"context":"PACKAGE: 'JEDEC', VAA 024: 'N/A', : 'nan'","qas":[]},{"context":"PACKAGE: 'JEDEC', VAA 024: '8.00 mm x 6.00 mm   PACKAGE', : 'nan'","qas":[]},{"context":"PACKAGE: 'SYMBOL', VAA 024: 'MIN  NOM  MAX', : 'NOTE'","qas":[]},{"context":"PACKAGE: 'A', VAA 024: '---  ---  1.00', : 'PROFILE'","qas":[]},{"context":"PACKAGE: 'A1', VAA 024: '0.20  ---  ---', : 'BALL HEIGHT'","qas":[]},{"context":"PACKAGE: 'D', VAA 024: '8.00 BSC.', : 'BODY SIZE'","qas":[]},{"context":"PACKAGE: 'E', VAA 024: '6.00 BSC.', : 'BODY SIZE'","qas":[]},{"context":"PACKAGE: 'D1', VAA 024: '4.00 BSC.', : 'MATRIX FOOTPRINT'","qas":[]},{"context":"PACKAGE: 'E1', VAA 024: '4.00 BSC.', : 'MATRIX FOOTPRINT'","qas":[]},{"context":"PACKAGE: 'MD', VAA 024: '5', : 'MATRIX SIZE D DIRECTION'","qas":[]},{"context":"PACKAGE: 'ME', VAA 024: '5', : 'MATRIX SIZE E DIRECTION'","qas":[]},{"context":"PACKAGE: 'N', VAA 024: '24', : 'BALL COUNT'","qas":[]},{"context":"PACKAGE: 'b', VAA 024: '0.35  0.40  0.45', : 'BALL DIAMETER'","qas":[]},{"context":"PACKAGE: 'eE', VAA 024: '1.00 BSC.', : 'BALL PITCH'","qas":[]},{"context":"PACKAGE: 'eD', VAA 024: '1.00 BSC.', : 'BALL PITCH'","qas":[]},{"context":"PACKAGE: 'SD', VAA 024: '0.00 BSC.', : 'SOLDER BALL PLACEMENT'","qas":[]},{"context":"PACKAGE: 'SE', VAA 024: '0.00 BSC.', : 'SOLDER BALL PLACEMENT'","qas":[]},{"context":"PACKAGE: 'SE', VAA 024: 'A1', : 'DEPOPULATED SOLDER BALLS'","qas":[]},{"context":"Document Number: 001-99253 Rev. *B Page 46 of 47","qas":[]},{"context":"HyperBus\u2122 Specification","qas":[]},{"context":"11. Revision History\nSpansion Publication Number: HBS","qas":[]},{"context":"Section Description","qas":[]},{"context":"Section Description: 'Revision 01 (June 11, 2015)'","qas":[]},{"context":"Section Description: 'Initial Release'","qas":[]},{"context":"Section Description: 'Revision 02 (July 9, 2015)'","qas":[]},{"context":"Section Description: 'General Description Updated Single Quad, Dual-Quad, HyperBus footprint figure'","qas":[]},{"context":"Section Description: 'Physical Interface Replaced with 24-ball diagrams'","qas":[]},{"context":"","qas":[]},{"context":"Document History Page\nDocument Title: HyperBus\u2122 Specification Low Signal Count, High Performance DDR Bus\nDocument Number: 001-99253","qas":[]},{"context":"Document Title: HyperBus\u2122 Specification Low Signal Count, High Performance DDR Bus Document Number: 001-99253: 'Rev.', : 'Description of Change'","qas":[]},{"context":"Document Title: HyperBus\u2122 Specification Low Signal Count, High Performance DDR Bus Document Number: 001-99253: '**', : 'Initial release'","qas":[]},{"context":"Document Title: HyperBus\u2122 Specification Low Signal Count, High Performance DDR Bus Document Number: 001-99253: '*A', : 'General Description: Updated Single Quad, Dual-Quad, HyperBus footprint  figure. Physical Interface: Replaced with 24-ball diagrams.'","qas":[]},{"context":"Document Title: HyperBus\u2122 Specification Low Signal Count, High Performance DDR Bus Document Number: 001-99253: '*B', : 'Updated to Cypress template.'","qas":[]},{"context":"Document Number: 001-99253 Rev. *B Revised Wednesday, July 29, 2015 Page 47 of 47","qas":[]},{"context":"Cypress\u00ae, Spansion\u00ae, MirrorBit\u00ae, MirrorBit\u00ae Eclipse\u2122, ORNAND\u2122, HyperBus\u2122, HyperFlash\u2122, and combinations thereof, are trademarks and registered trademarks of Cypress Semiconductor Corp.\nAll products and company names mentioned in this document may be the trademarks of their respective holders.","qas":[]},{"context":"\u00a9 Cypress Semiconductor Corporation, 2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any\ncircuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical,\nlife support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical\ncomponents in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems\napplication implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.","qas":[]},{"context":"Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign),\nUnited States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of,\nand compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress\nintegrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without\nthe express written permission of Cypress.","qas":[]},{"context":"Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES\nOF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not\nassume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where\na malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress\u2019 product in a life-support systems application implies that the manufacturer\nassumes all risk of such use and in doing so indemnifies Cypress against all charges.","qas":[]},{"context":"Use may be limited by and subject to the applicable Cypress software license agreement.","qas":[]},{"context":"HyperBus\u2122 Specification\nSales, Solutions, and Legal Information\nWorldwide Sales and Design Support\nCypress maintains a worldwide network of offices, solution centers, manufacturer\u2019s representatives, and distributors. To find the office\nclosest to you, visit us at Cypress Locations.","qas":[]},{"context":"Products\nAutomotive..................................cypress.com/go/automotive","qas":[]},{"context":"Clocks &amp; Buffers ................................ cypress.com/go/clocks","qas":[]},{"context":"Interface......................................... cypress.com/go/interface","qas":[]},{"context":"Lighting &amp; Power Control ............cypress.com/go/powerpsoc","qas":[]},{"context":"Memory........................................... cypress.com/go/memory","qas":[]},{"context":"PSoC ....................................................cypress.com/go/psoc","qas":[]},{"context":"Touch Sensing .................................... cypress.com/go/touch","qas":[]},{"context":"USB Controllers....................................cypress.com/go/USB","qas":[]},{"context":"Wireless/RF .................................... cypress.com/go/wireless","qas":[]},{"context":"PSoC\u00ae Solutions\npsoc.cypress.com/solutions","qas":[]},{"context":"PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP","qas":[]},{"context":"Cypress Developer Community\nCommunity | Forums | Blogs | Video | Training","qas":[]},{"context":"Technical Support\ncypress.com/go/support","qas":[]},{"context":"<div class=\"annotation\"><a href=\"http://www.cypress.com/go/locations\">http://www.cypress.com/go/locations</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/go/locations\">http://www.cypress.com/go/locations</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/go/products\">http://www.cypress.com/go/products</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/go/products\">http://www.cypress.com/go/products</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=1936\">http://www.cypress.com/?id=1936</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=1936\">http://www.cypress.com/?id=1936</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=1936\">http://www.cypress.com/?id=1936</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=1936\">http://www.cypress.com/?id=1936</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=24\">http://www.cypress.com/?id=24</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=24\">http://www.cypress.com/?id=24</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=24\">http://www.cypress.com/?id=24</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=24\">http://www.cypress.com/?id=24</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=1933\">http://www.cypress.com/?id=1933</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=1933\">http://www.cypress.com/?id=1933</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=1933\">http://www.cypress.com/?id=1933</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=1933\">http://www.cypress.com/?id=1933</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=1578\">http://www.cypress.com/?id=1578</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=1578\">http://www.cypress.com/?id=1578</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=2308\">http://www.cypress.com/?id=2308</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=2308\">http://www.cypress.com/?id=2308</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=64\">http://www.cypress.com/?id=64</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=64\">http://www.cypress.com/?id=64</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=64\">http://www.cypress.com/?id=64</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=64\">http://www.cypress.com/?id=64</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=1353\">http://www.cypress.com/?id=1353</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=1353\">http://www.cypress.com/?id=1353</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=1353\">http://www.cypress.com/?id=1353</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=1932\">http://www.cypress.com/?id=1932</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=1932\">http://www.cypress.com/?id=1932</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=1932\">http://www.cypress.com/?id=1932</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=1932\">http://www.cypress.com/?id=1932</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=167\">http://www.cypress.com/?id=167</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=167\">http://www.cypress.com/?id=167</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=167\">http://www.cypress.com/?id=167</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=167\">http://www.cypress.com/?id=167</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=10\">http://www.cypress.com/?id=10</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=10\">http://www.cypress.com/?id=10</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/go/wireless\">http://www.cypress.com/go/wireless</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/go/wireless\">http://www.cypress.com/go/wireless</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=1353\">http://www.cypress.com/?id=1353</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=1353\">http://www.cypress.com/?id=1353</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=1353\">http://www.cypress.com/?id=1353</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=1353&amp;source=products\">http://www.cypress.com/?id=1353&amp;source=products</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=1353\">http://www.cypress.com/?id=1353</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=1353\">http://www.cypress.com/?id=1353</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=1353\">http://www.cypress.com/?id=1353</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=1573\">http://www.cypress.com/?id=1573</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=2232\">http://www.cypress.com/?id=2232</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=2232\">http://www.cypress.com/?id=2232</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=2232\">http://www.cypress.com/?id=2232</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=4749\">http://www.cypress.com/?id=4749</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=4562\">http://www.cypress.com/?id=4562</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=2203\">http://www.cypress.com/?id=2203</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?app=forum\">http://www.cypress.com/?app=forum</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=2200\">http://www.cypress.com/?id=2200</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=2660\">http://www.cypress.com/?id=2660</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/?id=1162\">http://www.cypress.com/?id=1162</a>\n<div class=\"annotation\"><a href=\"http://www.cypress.com/go/support\">http://www.cypress.com/go/support</a>","qas":[]},{"context":"<ul>\t<li>Distinctive Characteristics</li>\n\t<li>Contents</li>\n\t<li>1. General Description</li>\n<ul>\t<li>Figure 1.1 Read Transaction, Single Initial Latency Count</li>\n\t<li>Figure 1.2 Read Transaction, Additional Latency Count</li>\n\t<li>Figure 1.3 Write Transaction, Single Initial Latency Count</li>\n\t<li>Figure 1.4 Linear Versus Wrapped Burst Sequence</li>\n</ul>\n\t<li>HyperBus Specification</li>\n\t<li>2. HyperBus Signal Descriptions</li>\n<ul>\t<li>2.1 Input/Output Summary</li>\n<ul>\t<li>Table 2.1 Mandatory I/O Summary</li>\n\t<li>Table 2.2 Optional I/O Summary</li>\n</ul>\n</ul>\n\t<li>3. HyperBus Protocol</li>\n<ul>\t<li>3.1 Command/Address Bit Assignments</li>\n<ul>\t<li>Figure 3.1 Command-Address Sequence</li>\n\t<li>Table 3.1 Command-Address Bit Assignment to DQ Signals</li>\n\t<li>Table 3.2 Command/Address Bit Assignments</li>\n\t<li>Figure 3.2 Data Placement During a Read Transaction</li>\n\t<li>Table 3.3 Data Bit Placement During Read or Write Transaction (Sheet 1 of 2)</li>\n\t<li>Figure 3.3 Data Placement During a Write Transaction</li>\n</ul>\n\t<li>3.2 Read Transactions</li>\n<ul>\t<li>Figure 3.4 Read Transaction with Additional Initial Latency</li>\n\t<li>Figure 3.5 Read Transaction Without Additional Initial Latency</li>\n</ul>\n\t<li>3.3 Write Transactions with Initial Latency</li>\n<ul>\t<li>Figure 3.6 Write Transaction with Additional Initial Latency</li>\n\t<li>Figure 3.7 Write Transaction Without Additional Initial Latency</li>\n</ul>\n\t<li>3.4 Write Transactions without Initial Latency</li>\n<ul>\t<li>Figure 3.8 Write Operation without Initial Latency</li>\n</ul>\n</ul>\n\t<li>4. Memory Space</li>\n\t<li>5. Register Space</li>\n<ul>\t<li>5.1 Device Identification Registers</li>\n<ul>\t<li>Table 5.1 Word Address 0 ID Register Bit Assignments</li>\n\t<li>Table 5.2 Word Address 1 ID Register Bit Assignments</li>\n</ul>\n\t<li>5.2 Configuration Registers</li>\n<ul>\t<li>Table 5.3 Example Configuration Register Bit Assignments (Sheet 1 of 2)</li>\n\t<li>Table 5.4 Example Wrapped Burst Sequences</li>\n\t<li>5.2.1 Additional Identification or Configuration Registers</li>\n</ul>\n</ul>\n\t<li>6. HyperBus Connection Descriptions</li>\n<ul>\t<li>6.1 Other Connectors Summary</li>\n<ul>\t<li>Table 6.1 Other Connectors Summary</li>\n</ul>\n\t<li>6.2 Device Connection Diagrams</li>\n<ul>\t<li>Figure 6.1 HyperBus Master with Mandatory and Optional Signals</li>\n\t<li>Figure 6.2 HyperBus Slave with Mandatory and Optional Signals</li>\n</ul>\n\t<li>6.3 HyperBus Block Diagram</li>\n<ul>\t<li>Figure 6.3 HyperBus Connections, Including Optional Signals</li>\n</ul>\n</ul>\n\t<li>7. Interface States</li>\n<ul>\t<li>Table 7.1 Interface States</li>\n\t<li>7.1 Power Conservation Modes</li>\n<ul>\t<li>7.1.1 Interface Standby</li>\n\t<li>7.1.2 Active Clock Stop</li>\n\t<li>7.1.3 Deep Power-Down</li>\n</ul>\n</ul>\n\t<li>8. Electrical Specifications</li>\n<ul>\t<li>8.1 Absolute Maximum Ratings</li>\n<ul>\t<li>8.1.1 Input Signal Overshoot</li>\n<ul>\t<li>Figure 8.1 Maximum Negative Overshoot Waveform</li>\n\t<li>Figure 8.2 Maximum Positive Overshoot Waveform</li>\n</ul>\n</ul>\n\t<li>8.2 Latchup Characteristics</li>\n<ul>\t<li>Table 8.1 Latchup Specification</li>\n</ul>\n\t<li>8.3 Operating Ranges</li>\n<ul>\t<li>8.3.1 Temperature Ranges</li>\n\t<li>8.3.2 1.8V Power Supply Voltages</li>\n\t<li>8.3.3 3.0V Power Supply Voltages</li>\n</ul>\n\t<li>8.4 DC Characteristics</li>\n<ul>\t<li>Table 8.2 DC Characteristics (CMOS Compatible)</li>\n\t<li>8.4.1 Capacitance Characteristics</li>\n</ul>\n\t<li>8.5 Power-On Reset</li>\n<ul>\t<li>Figure 8.3 Power On Reset Timing</li>\n\t<li>Figure 8.4 Power On Reset Signal Diagram</li>\n\t<li>Table 8.3 Power On Reset Parameters</li>\n</ul>\n\t<li>8.6 Power Down</li>\n<ul>\t<li>Figure 8.5 Power Down or Voltage Drop</li>\n</ul>\n\t<li>8.7 Hardware Reset</li>\n<ul>\t<li>Figure 8.6 Hardware Reset Timing Diagram</li>\n</ul>\n</ul>\n\t<li>9. Timing Specifications</li>\n<ul>\t<li>9.1 Key to Switching Waveforms</li>\n\t<li>9.2 AC Test Conditions</li>\n<ul>\t<li>Figure 9.1 Test Setup</li>\n\t<li>Table 9.1 Test Specification</li>\n\t<li>Figure 9.2 Input Waveforms and Measurement Levels</li>\n</ul>\n\t<li>9.3 AC Characteristics</li>\n<ul>\t<li>9.3.1 CLK Characteristics</li>\n<ul>\t<li>Figure 9.3 Clock Characteristics</li>\n\t<li>Table 9.2 Clock Timings</li>\n\t<li>Table 9.3 Clock AC/DC Electrical Characteristics</li>\n</ul>\n\t<li>9.3.2 Read Transaction Diagrams</li>\n<ul>\t<li>Figure 9.4 Read Timing Diagram - No Additional Latency Required</li>\n\t<li>Figure 9.5 Read Timing Diagram - With Additional Latency</li>\n\t<li>Figure 9.6 Data Valid Timing</li>\n</ul>\n\t<li>9.3.3 Read AC Parameters</li>\n<ul>\t<li>Table 9.4 HyperBus 1.8V Device Common Read Timing Parameters</li>\n\t<li>Table 9.5 HyperBus 3V Device Common Read Timing Parameters</li>\n</ul>\n\t<li>9.3.4 Write Transaction Diagrams</li>\n<ul>\t<li>Figure 9.7 Write Timing Diagram - No Additional Latency</li>\n\t<li>Figure 9.8 Write Timing Diagram - With Additional Latency</li>\n\t<li>Figure 9.9 Write Operation without Initial Latency</li>\n</ul>\n\t<li>9.3.5 Write AC Parameters</li>\n<ul>\t<li>Table 9.6 HyperBus 1.8V Device Common Write Timing Parameters</li>\n\t<li>Table 9.7 HyperBus 3V Device Common Write Timing Parameters</li>\n</ul>\n</ul>\n</ul>\n\t<li>10. Physical Interface</li>\n<ul>\t<li>10.1 FBGA 24-Ball 5 x 5 Array Footprint</li>\n<ul>\t<li>Figure 10.1 24-Ball FBGA, 6 x 8 mm, 5x5 Ball Footprint, Top View</li>\n</ul>\n\t<li>10.2 Multi-Chip Packages</li>\n\t<li>10.3 Physical Diagrams</li>\n<ul>\t<li>10.3.1 Fortified Ball Grid Array 24-ball 6 x 8 x 1.2 mm (FAB024)</li>\n\t<li>10.3.2 Fortified Ball Grid Array 24-ball 6 x 8 x 1.0 mm (VAA024)</li>\n</ul>\n</ul>\n\t<li>11. Revision History</li>\n\t<li>Sales, Solutions, and Legal Information</li>\n<ul>\t<li>Worldwide Sales and Design Support</li>\n\t<li>Products</li>\n\t<li>PSoC\u00ae Solutions</li>\n\t<li>Cypress Developer Community</li>\n\t<li>Technical Support</li>\n</ul>\n</ul>","qas":[]}]}]}