
mc68302.h,7058
#define     MC68302_H 65,2459
#define  ERR_VECT 75,2800
#define  PB8_VECT 76,2874
#define  SMC2_VECT 77,2948
#define  SMC1_VECT 78,3022
#define  TMR3_VECT 79,3096
#define  SCP_VECT 80,3170
#define  TMR2_VECT 81,3244
#define  PB9_VECT 82,3318
#define  SCC3_VECT 83,3392
#define  TMR1_VECT 84,3466
#define  SCC2_VECT 85,3540
#define  IDMA_VECT 86,3614
#define  SERR_VECT 87,3688
#define  SCC1_VECT 88,3762
#define  PB10_VECT 89,3836
#define  PB11_VECT 90,3910
#define  BAR_ADR 95,4067
#define  SCR_ADR 96,4141
#define  SCC1_BD_BASE 103,4283
#define  SCC2_BD_BASE 104,4327
#define  SCC3_BD_BASE 105,4371
#define  SMC1_ADR 109,4446
#define  SMC2_ADR 110,4490
#define  SCP_ADR 114,4564
#define  BERR_ADR 118,4646
#define  CMR_ADR 125,4730
#define  SAPR_ADR 126,4774
#define  DAPR_ADR 127,4818
#define  BCR_ADR 128,4862
#define  CSR_ADR 129,4906
#define  FCR_ADR 130,4950
#define  GIMR_ADR 134,5017
#define  IPR_ADR 135,5061
#define  IMR_ADR 136,5105
#define  ISR_ADR 137,5149
#define  PACNT_ADR 141,5205
#define  PADDR_ADR 142,5249
#define  PADAT_ADR 143,5293
#define  PBCNT_ADR 144,5337
#define  PBDDR_ADR 145,5381
#define  PBDAT_ADR 146,5425
#define  BR0_ADR 150,5481
#define  OR0_ADR 151,5525
#define  BR1_ADR 152,5569
#define  OR1_ADR 153,5613
#define  BR2_ADR 154,5657
#define  OR2_ADR 155,5701
#define  BR3_ADR 156,5745
#define  OR3_ADR 157,5789
#define  TMR1_ADR 161,5848
#define  TRR1_ADR 162,5892
#define  TCR1_ADR 163,5936
#define  TCN1_ADR 164,5980
#define  TER1_ADR 165,6024
#define  WRR_ADR 166,6068
#define  WCN_ADR 167,6112
#define  TMR2_ADR 168,6156
#define  TRR2_ADR 169,6200
#define  TCR2_ADR 170,6244
#define  TCN2_ADR 171,6288
#define  TER2_ADR 172,6332
#define  CR_ADR 176,6404
#define  SCC1_CON_BASE 182,6581
#define  SCC2_CON_BASE 183,6625
#define  SCC3_CON_BASE 184,6669
#define  SPMODE_ADR 185,6713
#define  SIMASK_ADR 190,6769
#define  SIMODE_ADR 191,6813
#define  CR_RST 195,6902
#define  CR_GCI_ABORT 196,6931
#define  CR_GCI_TIMEOUT 197,6960
#define  CR_SCC1 198,6989
#define  CR_SCC2 199,7018
#define  CR_SCC3 200,7047
#define  CR_HUNT 201,7076
#define  CR_FLG 202,7105
#define  CMR_RST 206,7161
#define  GIMR_VECT 210,7220
#define  GIMR_MOD 211,7294
#define  GIMR_IV7 212,7368
#define  GIMR_IV6 213,7442
#define  GIMR_IV1 214,7516
#define  SI_NMSI_MODE 218,7620
#define  SI_IDL_MODE 219,7651
#define  SI_D_ON_SCC1 220,7682
#define  SI_D_ON_SCC2 221,7713
#define  SI_D_ON_SCC3 222,7744
#define  SI_B1_ON_SCC1 223,7775
#define  SI_B1_ON_SCC2 224,7806
#define  SI_B1_ON_SCC3 225,7837
#define  SI_B2_ON_SCC1 226,7868
#define  SI_B2_ON_SCC2 227,7899
#define  SI_B2_ON_SCC3 228,7930
#define  SI_NMSI_SCC2 229,7961
#define  SI_NMSI_SCC3 230,7992
#define  SIMASK_ALL 234,8053
#define  PA_SCC2_PINS 238,8104
#define  PA_SCC3_PINS 239,8135
#define  TX_BD_INIT_H 243,8201
#define  TX_BD_INIT_U 244,8275
#define  TX_BD_WRAP 245,8349
#define  TX_BD_R 246,8423
#define  TX_BD_STAT 247,8497
#define  RX_BD_INIT 251,8606
#define  RX_BD_WRAP 252,8680
#define  RX_BD_E 253,8754
#define  RX_BD_STAT_H 254,8828
#define  RX_BD_STAT_U 255,8902
#define  RX_BD_BAD_H 256,8976
#define  SCON_LB_CLOCK 260,9078
#define  SCON_EXTC 261,9152
#define  SCON_TCS 262,9226
#define  SCON_RCS 263,9300
#define  SCON_B9600 264,9374
#define  C_MASK_CRC16 268,9480
#define  CCR_END 272,9599
#define  SCCE_ALL 276,9731
#define  SCCE_HDLC_TXE 277,9805
#define  SCCE_HDLC_RXF 278,9834
#define  SCCE_HDLC_TXB 279,9863
#define  SCCE_HDLC_RXB 280,9892
#define  SCCE_UART_RX 281,9921
#define  SCCE_UART_TX 282,9950
#define  IMR_ALL 286,10050
#define  IMR_PB11 287,10124
#define  IMR_PB10 288,10198
#define  IMR_SCC1 289,10272
#define  IMR_SDMA 290,10346
#define  IMR_IDMA 291,10420
#define  IMR_SCC2 292,10494
#define  IMR_TMR1 293,10568
#define  IMR_SCC3 294,10642
#define  IMR_PB9 295,10716
#define  IMR_TMR2 296,10790
#define  IMR_SCP 297,10864
#define  IMR_TMR3 298,10938
#define  IMR_SMC1 299,11012
#define  IMR_SMC2 300,11086
#define  IMR_PB8 301,11160
#define  SCM_NOF3 305,11266
#define  SCM_NOF2 306,11297
#define  SCM_NOF1 307,11328
#define  SCM_NOF0 308,11359
#define  SCM_DIAG0 309,11390
#define  SCM_ENR 310,11421
#define  SCM_ENT 311,11452
#define  SCM_HDLC_RTE 312,11483
#define  SCM_HDLC_FLG 313,11514
#define  SCM_UART_INIT 317,11609
#define  TMR_PS_VALUE 321,11668
#define  TMR_CE3 322,11742
#define  TMR_CE2 323,11773
#define  TMR_CE1 324,11804
#define  TMR_OM 325,11835
#define  TMR_ORI 326,11866
#define  TMR_FRR 327,11897
#define  TMR_ICLK3 328,11928
#define  TMR_ICLK2 329,11959
#define  TMR_ICLK1 330,11990
#define  TMR_RST 331,12021
#define  TRR_REF_VALUE 335,12080
#define  INSTALL_VECTOR(INSTALL_VECTOR363,12965
#define  BAR 367,13075
#define  SCR 368,13127
#define  SCC_RxBD_SC(SCC_RxBD_SC373,13270
#define  SCC_RxBD_LEN(SCC_RxBD_LEN374,13325
#define  SCC_RxBD_ADDR(SCC_RxBD_ADDR375,13385
#define  SCC_TxBD_SC(SCC_TxBD_SC376,13445
#define  SCC_TxBD_LEN(SCC_TxBD_LEN377,13505
#define  SCC_TxBD_ADDR(SCC_TxBD_ADDR378,13565
#define  SMC1_RxBD 382,13669
#define  SMC1_TxBD 383,13714
#define  SMC2_RxBD 384,13764
#define  SMC2_TxBD 385,13809
#define  SCP_BD 389,13902
#define  BERR 393,13972
#define  CMR 400,14071
#define  SAPR 401,14115
#define  DAPR 402,14160
#define  BCR 403,14205
#define  CSR 404,14249
#define  FCR 405,14293
#define  GIMR 409,14360
#define  IPR 410,14405
#define  IMR 411,14449
#define  ISR 412,14493
#define  PACNT 416,14548
#define  PADDR 417,14594
#define  PADAT 418,14640
#define  PBCNT 419,14686
#define  PBDDR 420,14732
#define  PBDAT 421,14778
#define  BR0 425,14835
#define  OR0 426,14879
#define  BR1 427,14923
#define  OR1 428,14967
#define  BR2 429,15011
#define  OR2 430,15055
#define  BR3 431,15099
#define  OR3 432,15143
#define  TMR1 436,15201
#define  TRR1 437,15246
#define  TCR1 438,15291
#define  TCN1 439,15336
#define  TER1 440,15381
#define  WRR 441,15426
#define  WCN 442,15470
#define  TMR2 443,15514
#define  TRR2 444,15559
#define  TCR2 445,15604
#define  TCN2 446,15649
#define  TER2 447,15694
#define  CR 451,15766
#define  SCON(SCON457,15886
#define  SCM(SCM458,15929
#define  DSR(DSR459,15972
#define  SCCE(SCCE460,16015
#define  SCCM(SCCM461,16058
#define  SCCS(SCCS462,16101
#define  SPMODE 466,16158
#define  SIMASK 470,16215
#define  SIMODE 471,16262
#define  RFCR(RFCR475,16334
#define  TFCR(TFCR476,16377
#define  MRBLR(MRBLR477,16420
#define  RBD(RBD478,16463
#define  TBD(TBD479,16506
#define  C_MASK_L(C_MASK_L483,16575
#define  C_MASK_H(C_MASK_H484,16618
#define  DISFC(DISFC485,16661
#define  CRCEC(CRCEC486,16704
#define  ABTSC(ABTSC487,16747
#define  NMARC(NMARC488,16790
#define  RETRC(RETRC489,16833
#define  MFLR(MFLR490,16876
#define  HMASK(HMASK491,16919
#define  HADDR1(HADDR1492,16962
#define  HADDR2(HADDR2493,17005
#define  HADDR3(HADDR3494,17048
#define  HADDR4(HADDR4495,17091
#define  CCR(CCR502,17280
