<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 25th Design Automation Conference</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/dac.png" alt="Proceedings of the 25th Design Automation Conference" title="Proceedings of the 25th Design Automation Conference" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/SYS\1988\DAC-1988.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>Dennis W. Shaklee, A. Richard Newton<br/><em>Proceedings of the 25th Design Automation Conference</em><br/>DAC, 1988.</h2>
<div class="rbox">
<strong><a href="SYS.html">SYS</a></strong><hr/><a href="http://dblp.org/rec/html/conf/dac/1988">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+25th+Design+Automation+Conference%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick="$('#title').text(this.checked?'Proceedings of the 25th Design Automation Conference':'DAC');"/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DAC-1988,
<span class="uri">	acmid         = "<a href="http://dl.acm.org/citation.cfm?id=285730">285730</a>",
</span>	address       = "Anaheim, California, USA",
	editor        = "Dennis W. Shaklee and <a href="person/A_Richard_Newton.html">A. Richard Newton</a>",
	publisher     = "{ACM}",
	title         = "{<span id="title">Proceedings of the 25th Design Automation Conference</span>}",
	year          = 1988,
}</pre>
</div>
<hr/>
<h3>Contents (129 items)</h3><dl class="toc"><div class="rbox"><span class="tag">20 ×<a href="tag/named.html">#named</a></span><br/><span class="tag">18 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">14 ×<a href="tag/algorithm.html">#algorithm</a></span><br/><span class="tag">14 ×<a href="tag/simulation.html">#simulation</a></span><br/><span class="tag">12 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">11 ×<a href="tag/automation.html">#automation</a></span><br/><span class="tag">11 ×<a href="tag/logic.html">#logic</a></span><br/><span class="tag">10 ×<a href="tag/verification.html">#verification</a></span><br/><span class="tag">9 ×<a href="tag/generative.html">#generative</a></span><br/><span class="tag">9 ×<a href="tag/synthesis.html">#synthesis</a></span><br/></div><dt><a href="DAC-1988-Ross.html">DAC-1988-Ross</a></dt><dd>Future Developments in Information Technology (<abbr title="Ian M. Ross">IMR</abbr>), p. 1.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1988-Newton.html">DAC-1988-Newton</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Twenty-Five Years of Electronic Design Automation (<abbr title="A. Richard Newton">ARN</abbr>), p. 2.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1988-Stroud.html">DAC-1988-Stroud</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>An Automated BIST Approach for General Sequential Logic Synthesis (<abbr title="Charles E. Stroud">CES</abbr>), pp. 3–8.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-KimTH.html">DAC-1988-KimTH</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Automatic Insertion of BIST Hardware Using VHDL (<abbr title="Kwanghyun Kim">KK</abbr>, <abbr title="Joseph G. Tront">JGT</abbr>, <abbr title="Dong Sam Ha">DSH</abbr>), pp. 9–15.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1988-GebotysE.html">DAC-1988-GebotysE</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>VLSI Design Synthesis with Testability (<abbr title="Catherine H. Gebotys">CHG</abbr>, <abbr title="Mohamed I. Elmasry">MIE</abbr>), pp. 16–21.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-WehnGCMR.html">DAC-1988-WehnGCMR</a></dt><dd>A Defect-Tolerant and Fully Testable PLA (<abbr title="Norbert Wehn">NW</abbr>, <abbr title="Manfred Glesner">MG</abbr>, <abbr title="K. Caesar">KC</abbr>, <abbr title="P. Mann">PM</abbr>, <abbr title="A. Roth">AR</abbr>), pp. 22–33.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="DAC-1988-AcostaAIR.html">DAC-1988-AcostaAIR</a></dt><dd>The Role of VHDL in the MCC CAD System (<abbr title="Ramón D. Acosta">RDA</abbr>, <abbr title="Mark Alexandre">MA</abbr>, <abbr title="Gary Imken">GI</abbr>, <abbr title="Bill Read">BR</abbr>), pp. 34–39.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-Coelho.html">DAC-1988-Coelho</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>VHDL: A Call for Standards (<abbr title="David R. Coelho">DRC</abbr>), pp. 40–47.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1988-AugustinGHLS.html">DAC-1988-AugustinGHLS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of VHDL Designs Using VAL (<abbr title="Larry M. Augustin">LMA</abbr>, <abbr title="Benoit A. Gennart">BAG</abbr>, <abbr title="Youm Huh">YH</abbr>, <abbr title="David C. Luckham">DCL</abbr>, <abbr title="Alec G. Stanculescu">AGS</abbr>), pp. 48–53.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-ChenB.html">DAC-1988-ChenB</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>A Module Area Estimator for VLSI Layout (<abbr title="Xinghao Chen">XC</abbr>, <abbr title="Michael L. Bushnell">MLB</abbr>), pp. 54–59.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-Zimmerman.html">DAC-1988-Zimmerman</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>A New Area and Shape Function Estimation Technique for VLSI Layouts (<abbr title="Gerhard Zimmermann">GZ</abbr>), pp. 60–65.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-WimerKC.html">DAC-1988-WimerKC</a></dt><dd>Optimal Aspect Ratios of Building Blocks in VLSI (<abbr title="Shmuel Wimer">SW</abbr>, <abbr title="Israel Koren">IK</abbr>, <abbr title="Israel Cederbaum">IC</abbr>), pp. 66–72.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1988-Sechen.html">DAC-1988-Sechen</a> <span class="tag"><a href="tag/metaprogramming.html" title="metaprogramming">#metaprogramming</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Chip-Planning, Placement, and Global Routing of Macro/Custom Cell Integrated Circuits Using Simulated Annealing (<abbr title="Carl Sechen">CS</abbr>), pp. 73–80.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1988-Whalen.html">DAC-1988-Whalen</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/delivery.html" title="delivery">#delivery</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Automating the Design of Electronic Packaging (<abbr title="Barry Whalen">BW</abbr>), p. 81.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1988-Hodges.html">DAC-1988-Hodges</a></dt><dd>Opportunities in Computer Integrated Manufacturing (<abbr title="David A. Hodges">DAH</abbr>), pp. 82–83.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1988-AgrawalCA.html">DAC-1988-AgrawalCA</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/contest.html" title="contest">#contest</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Contest: A Concurrent Test Generator for Sequential Circuits (<abbr title="Vishwani D. Agrawal">VDA</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Prathima Agrawal">PA</abbr>), pp. 84–89.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-GloverM.html">DAC-1988-GloverM</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A Method of Delay Fault Test Generation (<abbr title="C. Thomas Glover">CTG</abbr>, <abbr title="M. Ray Mercer">MRM</abbr>), pp. 90–95.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-Cheng.html">DAC-1988-Cheng</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Split Circuit Model for Test Generation (<abbr title="Wu-Tung Cheng">WTC</abbr>), pp. 96–101.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-BaerLMNSW.html">DAC-1988-BaerLMNSW</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>A Notation for Describing Multiple Views of VLSI Circuits (<abbr title="Jean-Loup Baer">JLB</abbr>, <abbr title="Meei-Chiueh Liem">MCL</abbr>, <abbr title="Larry McMurchie">LM</abbr>, <abbr title="Rudolf Nottrott">RN</abbr>, <abbr title="Lawrence Snyder">LS</abbr>, <abbr title="Wayne Winder">WW</abbr>), pp. 102–107.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-DrongowskiBRIW.html">DAC-1988-DrongowskiBRIW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>A Graphical Hardware Design Language (<abbr title="Paul J. Drongowski">PJD</abbr>, <abbr title="Jwahar R. Bami">JRB</abbr>, <abbr title="Ranganathan Ramaswamy">RR</abbr>, <abbr title="Sundar Iyengar">SI</abbr>, <abbr title="Tsu-Hua Wang">THW</abbr>), pp. 108–114.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1988-OdawaraTHOHO.html">DAC-1988-OdawaraTHOHO</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span></dt><dd>A Human Machine Interface for Silicon Compilation (<abbr title="Gotaro Odawara">GO</abbr>, <abbr title="Masahiro Tomita">MT</abbr>, <abbr title="Kazuhiko Hattori">KH</abbr>, <abbr title="Osamu Okuzawa">OO</abbr>, <abbr title="Toshiaki Hirata">TH</abbr>, <abbr title="Masayasu Ochiai">MO</abbr>), pp. 115–120.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-KumarS.html">DAC-1988-KumarS</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Parallel Placement on Reduced Array Architecture (<abbr title="C. P. Ravikumar">CPR</abbr>, <abbr title="Sarma Sastry">SS</abbr>), pp. 121–127.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1988-Zargham.html">DAC-1988-Zargham</a> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Parallel Channel Routing (<abbr title="Mehdi R. Zargham">MRZ</abbr>), pp. 128–133.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-CarlsonR.html">DAC-1988-CarlsonR</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Mask Verification on the Connection Machine (<abbr title="Erik C. Carlson">ECC</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 134–140.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1988-LiRS.html">DAC-1988-LiRS</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Path Selection in Combinational Logic Circuits (<abbr title="Wing Ning Li">WNL</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>, <abbr title="Sartaj Sahni">SS</abbr>), pp. 142–147.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-Cherry.html">DAC-1988-Cherry</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Pearl: A CMOS Timing Analyzer (<abbr title="James J. Cherry">JJC</abbr>), pp. 148–153.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-WallaceS.html">DAC-1988-WallaceS</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>ATV: An Abstract Timing Verifier (<abbr title="David E. Wallace">DEW</abbr>, <abbr title="Carlo H. Séquin">CHS</abbr>), pp. 154–159.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-BaileyS.html">DAC-1988-BaileyS</a> <span class="tag"><a href="tag/empirical.html" title="empirical">#empirical</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>An Empirical Study of On-chip Parallelism (<abbr title="Mary L. Bailey">MLB</abbr>, <abbr title="Lawrence Snyder">LS</abbr>), pp. 160–165.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-SouleB.html">DAC-1988-SouleB</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Parallel Logic Simulation on General Purpose Machines (<abbr title="Larry Soulé">LS</abbr>, <abbr title="Tom Blank">TB</abbr>), pp. 166–171.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-Lewis.html">DAC-1988-Lewis</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Programmable Hardware Accelerator for Compiled Electrical Simulation (<abbr title="David M. Lewis">DML</abbr>), pp. 172–177.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-HeynsN.html">DAC-1988-HeynsN</a> <span class="tag"><a href="tag/recursion.html" title="recursion">#recursion</a></span></dt><dd>Recursive Channel Router (<abbr title="Walter Heyns">WH</abbr>, <abbr title="K. Van Nieuwenhove">KVN</abbr>), pp. 178–182.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1988-Cai.html">DAC-1988-Cai</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Multi-Pads, Single Layer Power Net Routing in VLSI Circuits (<abbr title="H. Cai">HC</abbr>), pp. 183–188.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-Rose.html">DAC-1988-Rose</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>LocusRoute: A Parallel Global Router for Standard Cells (<abbr title="Jonathan Rose">JR</abbr>), pp. 189–195.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1988-StavridouBE.html">DAC-1988-StavridouBE</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/comparative.html" title="comparative">#comparative</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Specification and Verification of Hardware: A Comparative Case Study (<abbr title="Victoria Stavridou">VS</abbr>, <abbr title="Howard Barringer">HB</abbr>, <abbr title="David A. Edwards">DAE</abbr>), pp. 197–204.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1988-MadreB.html">DAC-1988-MadreB</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="tag/correctness.html" title="correctness">#correctness</a></span> <span class="tag"><a href="tag/proving.html" title="proving">#proving</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Proving Circuit Correctness Using Formal Comparison Between Expected and Extracted Behaviour (<abbr title="Jean Christophe Madre">JCM</abbr>, <abbr title="Jean-Paul Billon">JPB</abbr>), pp. 205–210.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-NarendranS.html">DAC-1988-NarendranS</a> <span class="tag"><a href="tag/image.html" title="image">#image</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Verification of the Sobel Image Processing Chip (<abbr title="Paliath Narendran">PN</abbr>, <abbr title="Jonathan Stillman">JS</abbr>), pp. 211–217.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1988-BeeceDPV.html">DAC-1988-BeeceDPV</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>The IBM Engineering Verification Engine (<abbr title="Daniel K. Beece">DKB</abbr>, <abbr title="George Deibert">GD</abbr>, <abbr title="Georgina Papp">GP</abbr>, <abbr title="Frank Villante">FV</abbr>), pp. 218–224.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1988-SaitohINKMHHK.html">DAC-1988-SaitohINKMHHK</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Logic Simulation System Using Simulation Processor (SP) (<abbr title="Minoru Saitoh">MS</abbr>, <abbr title="Kenji Iwata">KI</abbr>, <abbr title="Akiko Nokamura">AN</abbr>, <abbr title="Makoto Kakegawa">MK</abbr>, <abbr title="Junichi Masuda">JM</abbr>, <abbr title="Hirofumi Hamamura">HH</abbr>, <abbr title="Fumiyasu Hirose">FH</abbr>, <abbr title="Nobuaki Kawato">NK</abbr>), pp. 225–230.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-KazamaKNM.html">DAC-1988-KazamaKNM</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Algorithm for Vectorizing Logic Simulation and Evaluation of “VELVET” Performance (<abbr title="Yoshiharu Kazama">YK</abbr>, <abbr title="Yoshiaki Kinoshita">YK</abbr>, <abbr title="Motonobu Nagafuji">MN</abbr>, <abbr title="Hiroshi Murayama">HM</abbr>), pp. 231–236.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-BarthS.html">DAC-1988-BarthS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span></dt><dd>A Structural Representation for VLSI Design (<abbr title="Richard Barth">RB</abbr>, <abbr title="Bertrand Serlet">BS</abbr>), pp. 237–242.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-BarthSS.html">DAC-1988-BarthSS</a></dt><dd>Parameterized Schematics (<abbr title="Richard Barth">RB</abbr>, <abbr title="Bertrand Serlet">BS</abbr>, <abbr title="Pradeep S. Sindhu">PSS</abbr>), pp. 243–249.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1988-BarthMS.html">DAC-1988-BarthMS</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Patchwork: Layout from Schematic Annotations (<abbr title="Richard Barth">RB</abbr>, <abbr title="Louis Monier">LM</abbr>, <abbr title="Bertrand Serlet">BS</abbr>), pp. 250–255.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-ChenP.html">DAC-1988-ChenP</a> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A Database Management System for a VLSI Design System (<abbr title="Gwo-Dong Chen">GDC</abbr>, <abbr title="Tai-Ming Parng">TMP</abbr>), pp. 257–262.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-Yang.html">DAC-1988-Yang</a> <span class="tag"><a href="tag/database.html" title="database">#database</a></span></dt><dd>An Enhanced Data Model for CAD/CAM Database Systems (<abbr title="Ying-Kuei Yang">YKY</abbr>), pp. 263–268.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-GedyeK.html">DAC-1988-GedyeK</a> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Browsing in Chip Design Database (<abbr title="David Gedye">DG</abbr>, <abbr title="Randy H. Katz">RHK</abbr>), pp. 269–274.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-ChouK.html">DAC-1988-ChouK</a> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/object-oriented.html" title="object-oriented">#object-oriented</a></span></dt><dd>Versions and Change Notification in an Object-Oriented Database System (<abbr title="Hong-Tai Chou">HTC</abbr>, <abbr title="Won Kim">WK</abbr>), pp. 275–281.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1988-ChangCS.html">DAC-1988-ChangCS</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An Accurate and Efficient Gate Level Delay Calculator for MOS Circuits (<abbr title="Foong-Charn Chang">FCC</abbr>, <abbr title="Chin-Fu Chen">CFC</abbr>, <abbr title="Prasad Subramaniam">PS</abbr>), pp. 282–287.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-SaabYH.html">DAC-1988-SaabYH</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Delay Modeling and Time of Bipolar Digital Circuits (<abbr title="Daniel G. Saab">DGS</abbr>, <abbr title="Andrew T. Yang">ATY</abbr>, <abbr title="Ibrahim N. Hajj">INH</abbr>), pp. 288–293.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-BurchNYH.html">DAC-1988-BurchNYH</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="tag/reliability.html" title="reliability">#reliability</a></span></dt><dd>Pattern-Independent Current Estimation for Reliability Analysis of CMOS Circuits (<abbr title="Richard Burch">RB</abbr>, <abbr title="Farid N. Najm">FNN</abbr>, <abbr title="Ping Yang">PY</abbr>, <abbr title="Dale E. Hocevar">DEH</abbr>), pp. 294–299.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-GuraA.html">DAC-1988-GuraA</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Improved Methods of Simulating RLC Couple and Uncoupled Transmission Lines Based on the Method of Characteristics (<abbr title="Carol V. Gura">CVG</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 300–305.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-LamD.html">DAC-1988-LamD</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance of a New Annealing Schedule (<abbr title="Jimmy Lam">JL</abbr>, <abbr title="Jean-Marc Delosme">JMD</abbr>), pp. 306–311.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-MallelaG.html">DAC-1988-MallelaG</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>Clustering Based Simulated Annealing for Standard Cell Placement (<abbr title="Sivanarayana Mallela">SM</abbr>, <abbr title="Lov K. Grover">LKG</abbr>), pp. 312–317.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-TsayKH.html">DAC-1988-TsayKH</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Proud: A Fast Sea-of-Gates Placement Algorithm (<abbr title="Ren-Song Tsay">RST</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>, <abbr title="Chi-Ping Hsu">CPH</abbr>), pp. 318–323.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-PillageR.html">DAC-1988-PillageR</a> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="tag/polynomial.html" title="polynomial">#polynomial</a></span></dt><dd>A Quadratic Metric with a Simple Solution Scheme for Initial Placement (<abbr title="Lawrence T. Pillage">LTP</abbr>, <abbr title="Ronald A. Rohrer">RAR</abbr>), pp. 324–329.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-McFarlandPC.html">DAC-1988-McFarlandPC</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>Tutorial on High-Level Synthesis (<abbr title="Michael C. McFarland">MCM</abbr>, <abbr title="Alice C. Parker">ACP</abbr>, <abbr title="Raul Camposano">RC</abbr>), pp. 330–336.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1988-ThomasDWRNB.html">DAC-1988-ThomasDWRNB</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>The System Architect’s Workbench (<abbr title="Donald E. Thomas">DET</abbr>, <abbr title="Elizabeth M. Dirkes">EMD</abbr>, <abbr title="Robert A. Walker">RAW</abbr>, <abbr title="Jayanth V. Rajan">JVR</abbr>, <abbr title="John A. Nestor">JAN</abbr>, <abbr title="Robert L. Blackburn">RLB</abbr>), pp. 337–343.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1988-EklundT.html">DAC-1988-EklundT</a> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A Context Mechanism to Control Sharing in a Design Database (<abbr title="Denise J. Ecklund">DJE</abbr>, <abbr title="Fred M. Tonge">FMT</abbr>), pp. 344–350.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1988-WolfL.html">DAC-1988-WolfL</a> <span class="tag"><a href="tag/data%20transformation.html" title="data transformation">#data transformation</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Object Type Oriented Data Modeling for VLSI Data Management (<abbr title="Pieter van der Wolf">PvdW</abbr>, <abbr title="T. G. R. van Leuken">TGRvL</abbr>), pp. 351–356.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-WidyaLW.html">DAC-1988-WidyaLW</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Concurrency Control in a VLSI Design Database (<abbr title="Ing Widya">IW</abbr>, <abbr title="T. G. R. van Leuken">TGRvL</abbr>, <abbr title="Pieter van der Wolf">PvdW</abbr>), pp. 357–362.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-KonczykowskaB.html">DAC-1988-KonczykowskaB</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Automated Design Software for Switched-Capacitor IC’s with Symbolic Simulator SCYMBAL (<abbr title="Agnieszka Konczykowska">AK</abbr>, <abbr title="M. Bon">MB</abbr>), pp. 363–368.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-BerkcandL.html">DAC-1988-BerkcandL</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Analog Compilation Based on Successive Decompositions (<abbr title="E. Berkcan">EB</abbr>, <abbr title="Manuel A. d'Abreu">MAd</abbr>, <abbr title="W. Laughton">WL</abbr>), pp. 369–375.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1988-VisweswariahCC.html">DAC-1988-VisweswariahCC</a> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Model Development and Verification for High Level Analog Blocks (<abbr title="Chandramouli Visweswariah">CV</abbr>, <abbr title="Rakesh Chadha">RC</abbr>, <abbr title="Chin-Fu Chen">CFC</abbr>), pp. 376–382.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1988-Boyer.html">DAC-1988-Boyer</a> <span class="tag"><a href="tag/bibliography.html" title="bibliography">#bibliography</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Symbolic Layout Compaction Review (<abbr title="David G. Boyer">DGB</abbr>), pp. 383–389.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1988-Schiele.html">DAC-1988-Schiele</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span></dt><dd>Compaction with Incremental Over-Constraint Resolution (<abbr title="Werner L. Schiele">WLS</abbr>), pp. 390–395.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-MarpleSH.html">DAC-1988-MarpleSH</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Compactor for 45° Layout (<abbr title="David Marple">DM</abbr>, <abbr title="Michiel Smulders">MS</abbr>, <abbr title="Henk Hegen">HH</abbr>), pp. 396–402.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1988-ZandenG.html">DAC-1988-ZandenG</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>MILO: A Microarchitecture and Logic Optimizer (<abbr title="Nels Vander Zanden">NVZ</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 403–408.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-WeiRJ.html">DAC-1988-WeiRJ</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>BECOME: Behavior Level Circuit Synthesis Based on Structure Mapping (<abbr title="Ruey-Sing Wei">RSW</abbr>, <abbr title="Steven G. Rothweiler">SGR</abbr>, <abbr title="Jing-Yang Jou">JYJ</abbr>), pp. 409–414.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-TsengWRTB.html">DAC-1988-TsengWRTB</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Bridge: A Versatile Behavioral Synthesis System (<abbr title="Chia-Jeng Tseng">CJT</abbr>, <abbr title="Ruey-Sing Wei">RSW</abbr>, <abbr title="Steven G. Rothweiler">SGR</abbr>, <abbr title="Michael M. Tong">MMT</abbr>, <abbr title="Ajoy K. Bose">AKB</abbr>), pp. 415–420.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-WeyC.html">DAC-1988-WeyC</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>PLAYGROUND: Minimization of PLAs with Mixed Ground True Outputs (<abbr title="Chin-Long Wey">CLW</abbr>, <abbr title="Tsin-Yuan Chang">TYC</abbr>), pp. 421–426.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-HelliwellP.html">DAC-1988-HelliwellP</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A Fast Algorithm to Minimize Multi-Output Mixed-Polarity Generalized Reed-Muller Forms (<abbr title="Martin Helliwell">MH</abbr>, <abbr title="Marek A. Perkowski">MAP</abbr>), pp. 427–432.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-WolfKA.html">DAC-1988-WolfKA</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/kernel.html" title="kernel">#kernel</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>A Kernel-Finding State Assignment Algorithm for Multi-Level Logic (<abbr title="Wayne Wolf">WW</abbr>, <abbr title="Kurt Keutzer">KK</abbr>, <abbr title="Janaki Akella">JA</abbr>), pp. 433–438.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-ShiraishiSKTS.html">DAC-1988-ShiraishiSKTS</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>A High Packing Density Module Generator for CMOS Logic Cells (<abbr title="Yoichi Shiraishi">YS</abbr>, <abbr title="Jun'ya Sakemi">JS</abbr>, <abbr title="Makoto Kutsuwada">MK</abbr>, <abbr title="Akira Tsukizoe">AT</abbr>, <abbr title="Takashi Satoh">TS</abbr>), pp. 439–444.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-BaltusA.html">DAC-1988-BaltusA</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>SOLO: A Generator of Efficient Layouts from Optimized MOS Circuit Schematics (<abbr title="Donald G. Baltus">DGB</abbr>, <abbr title="Jonathan Allen">JA</abbr>), pp. 445–452.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1988-ObermeierK.html">DAC-1988-ObermeierK</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span></dt><dd>An Electrical Optimizer that Considers Physical Layout (<abbr title="Fred W. Obermeier">FWO</abbr>, <abbr title="Randy H. Katz">RHK</abbr>), pp. 453–459.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1988-StarkH.html">DAC-1988-StarkH</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Analyzing CMOS Power Supply Networks Using Ariel (<abbr title="Don Stark">DS</abbr>, <abbr title="Mark Horowitz">MH</abbr>), pp. 460–464.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1988-HenkelG.html">DAC-1988-HenkelG</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>RISCE — A Reduced Instruction Set Circuit Extractor for Hierarchical VLSI Layout Verification (<abbr title="Volker Henkel">VH</abbr>, <abbr title="Ulrich Golze">UG</abbr>), pp. 465–470.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-ChiangNL.html">DAC-1988-ChiangNL</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Time Efficient VLSI Artwork Analysis Algorithms in GOALIE2 (<abbr title="Kuang-Wei Chiang">KWC</abbr>, <abbr title="Surendra Nahar">SN</abbr>, <abbr title="Chi-Yuan Lo">CYL</abbr>), pp. 471–475.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1988-Bryant.html">DAC-1988-Bryant</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>CAD Tool Needs for System Designers (<abbr title="Randal E. Bryant">REB</abbr>), p. 476.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1988-BorrielloD.html">DAC-1988-BorrielloD</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>High-Level Synthesis: Current Status and Future Directions (<abbr title="Gaetano Borriello">GB</abbr>, <abbr title="Ewald Detjens">ED</abbr>), pp. 477–482.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-MicheliK.html">DAC-1988-MicheliK</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>HERCULES — a System for High-Level Synthesis (<abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="David C. Ku">DCK</abbr>), pp. 483–488.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-Composano.html">DAC-1988-Composano</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Design Process Model in the Yorktown Silicon Compiler (<abbr title="Raul Camposano">RC</abbr>), pp. 489–494.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-BeattyB.html">DAC-1988-BeattyB</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Fast Incremental Circuit Analysis Using Extracted Hierarchy (<abbr title="Derek L. Beatty">DLB</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 495–500.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-ChoiHB.html">DAC-1988-ChoiHB</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Incremental-in-time Algorithm for Digital Simulation (<abbr title="Kiyoung Choi">KC</abbr>, <abbr title="Sun Young Hwang">SYH</abbr>, <abbr title="Tom Blank">TB</abbr>), pp. 501–505.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1988-Adler.html">DAC-1988-Adler</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Dynamically-Directed Switch Model for MOS Logic Simulation (<abbr title="Dan Adler">DA</abbr>), pp. 506–511.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-TakashimaIKTSS.html">DAC-1988-TakashimaIKTSS</a> <span class="tag"><a href="tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/morphism.html" title="morphism">#morphism</a></span> <span class="tag"><a href="tag/rule-based.html" title="rule-based">#rule-based</a></span></dt><dd>A Circuit Comparison System with Rule-Based Functional Isomorphism Checking (<abbr title="Makoto Takashima">MT</abbr>, <abbr title="Atsuhiko Ikeuchi">AI</abbr>, <abbr title="Shoichi Kojima">SK</abbr>, <abbr title="Toshikazu Tanaka">TT</abbr>, <abbr title="Tamaki Saitou">TS</abbr>, <abbr title="Jun-ichi Sakata">JiS</abbr>), pp. 512–516.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1988-Boehner.html">DAC-1988-Boehner</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>LOGEX — an Automatic Logic Extractor Form Transistor to Gate Level for CMOS Technology (<abbr title="Michael Boehner">MB</abbr>), pp. 517–522.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-Papaspyrdis.html">DAC-1988-Papaspyrdis</a> <span class="tag"><a href="tag/prolog.html" title="prolog">#prolog</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A Prolog-Based Connectivity Verification Tool (<abbr title="Alexander C. Papaspyrdis">ACP</abbr>), pp. 523–527.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1988-Dunlop.html">DAC-1988-Dunlop</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>Will Cell Generation Displace Standard Cells? (<abbr title="Alfred E. Dunlop">AED</abbr>), p. 528.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1988-BlackburnTK.html">DAC-1988-BlackburnTK</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>CORAL II: Linking Behavior and Structure in an IC Design System (<abbr title="Robert L. Blackburn">RLB</abbr>, <abbr title="Donald E. Thomas">DET</abbr>, <abbr title="Patti M. Koenig">PMK</abbr>), pp. 529–535.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1988-Pangre.html">DAC-1988-Pangre</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Splicer: A Heuristic Approach to Connectivity Binding (<abbr title="Barry M. Pangre">BMP</abbr>), pp. 536–541.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-JainPP.html">DAC-1988-JainPP</a> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Module Selection for Pipelined Synthesis (<abbr title="Rajiv Jain">RJ</abbr>, <abbr title="Alice C. Parker">ACP</abbr>, <abbr title="Nohbyung Park">NP</abbr>), pp. 542–547.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-Razouk.html">DAC-1988-Razouk</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/petri%20net.html" title="petri net">#petri net</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>The Use of Petri Nets for Modeling Pipelined Processors (<abbr title="Rami R. Razouk">RRR</abbr>), pp. 548–553.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-KuoCS.html">DAC-1988-KuoCS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast Algorithm for Optimal Layer Assignment (<abbr title="Yue-Sun Kuo">YSK</abbr>, <abbr title="T. C. Chern">TCC</abbr>, <abbr title="Wei-Kuan Shih">WKS</abbr>), pp. 554–559.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-Cai88a.html">DAC-1988-Cai88a</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Connectivity Biased Channel Construction and Ordering for Building-Block Layout (<abbr title="H. Cai">HC</abbr>), pp. 560–565.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-YaoYL.html">DAC-1988-YaoYL</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>A New Approach to the Pin Assignment Problem (<abbr title="Xianji Yao">XY</abbr>, <abbr title="Masaaki Yamada">MY</abbr>, <abbr title="C. L. Liu">CLL</abbr>), pp. 566–572.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1988-XiongK.html">DAC-1988-XiongK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>The Constrained Via Minimization Problem for PCB and VLSI Design (<abbr title="Xiao-Ming Xiong">XMX</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>), pp. 573–578.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-ChaoG.html">DAC-1988-ChaoG</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Micro-operation Perturbations in Chip Level Fault Modeling (<abbr title="Chien-Hung Chao">CHC</abbr>, <abbr title="F. Gail Gray">FGG</abbr>), pp. 579–582.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1988-HillAHS.html">DAC-1988-HillAHS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A New Two Task Algorithm for Clock Mode Fault Simulation in Sequential Circuits (<abbr title="Fredrick J. Hill">FJH</abbr>, <abbr title="Eltayeb Abuelyamen">EA</abbr>, <abbr title="Wei-Kang Huang">WKH</abbr>, <abbr title="Guo-Qiang Shen">GQS</abbr>), pp. 583–586.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1988-Cirit.html">DAC-1988-Cirit</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/random.html" title="random">#random</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Switch Level Random Pattern Testability Analysis (<abbr title="Mehmet A. Cirit">MAC</abbr>), pp. 587–590.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1988-MaoC.html">DAC-1988-MaoC</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Dytest: A Self-Learning Algorithm Using Dynamic Testability Measures to Accelerate Test Generation (<abbr title="Weiwei Mao">WM</abbr>, <abbr title="Michael D. Ciletti">MDC</abbr>), pp. 591–596.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-GaedeRMB.html">DAC-1988-GaedeRMB</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>CATAPULT: Concurrent Automatic Testing Allowing Parallelization and Using Limited Topology (<abbr title="Rhonda Kay Gaede">RKG</abbr>, <abbr title="Don E. Ross">DER</abbr>, <abbr title="M. Ray Mercer">MRM</abbr>, <abbr title="Kenneth M. Butler">KMB</abbr>), pp. 597–600.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1988-HarelK.html">DAC-1988-HarelK</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Graph Compaction Approach to Fault Simulation (<abbr title="Dov Harel">DH</abbr>, <abbr title="Balakrishnan Krishnamurthy">BK</abbr>), pp. 601–604.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1988-LinH.html">DAC-1988-LinH</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>Automatic Functional Test Program Generation for Microprocessors (<abbr title="Chen-Shang Lin">CSL</abbr>, <abbr title="Hong-Fa Ho">HFH</abbr>), pp. 605–608.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1988-KuoF.html">DAC-1988-KuoF</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Spare Allocation and Reconfiguration in Large Area VLSI (<abbr title="Sy-Yen Kuo">SYK</abbr>, <abbr title="W. Kent Fuchs">WKF</abbr>), pp. 609–612.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1988-Meyer.html">DAC-1988-Meyer</a> <span class="tag"><a href="tag/data%20type.html" title="data type">#data type</a></span></dt><dd>A Data Structure for Circuit Net Lists (<abbr title="Steve Meyer">SM</abbr>), pp. 613–616.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1988-HeydemannPD.html">DAC-1988-HeydemannPD</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>The Architecture of a Highly Integrated Simulation System (<abbr title="Michel Heydemann">MH</abbr>, <abbr title="Alain Plaignaud">AP</abbr>, <abbr title="Daniel Dure">DD</abbr>), pp. 617–621.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1988-Diss.html">DAC-1988-Diss</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Circuit Compilers don’t have to be Slow (<abbr title="William C. Diss">WCD</abbr>), pp. 622–627.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-LyG.html">DAC-1988-LyG</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/object-oriented.html" title="object-oriented">#object-oriented</a></span></dt><dd>Constraint Propagation in an Object-Oriented IC Design Environment (<abbr title="Tai A. Ly">TAL</abbr>, <abbr title="Emil F. Girczyc">EFG</abbr>), pp. 628–633.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-Chang.html">DAC-1988-Chang</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span></dt><dd>Design Automation for the Component Parts Industry (<abbr title="Sheldon S. L. Chang">SSLC</abbr>), pp. 634–637.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1988-Jabri.html">DAC-1988-Jabri</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span></dt><dd>Automatic Building of Graphs for Rectangular Dualisation (<abbr title="Marwan A. Jabri">MAJ</abbr>), pp. 638–641.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1988-OgawaTK.html">DAC-1988-OgawaTK</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Automatic Layout Procedures for Serial Routing Devices (<abbr title="Yasushi Ogawa">YO</abbr>, <abbr title="Hidekazu Terai">HT</abbr>, <abbr title="Tokinori Kozawa">TK</abbr>), pp. 642–645.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1988-HartleyC.html">DAC-1988-HartleyC</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>A Digit-Serial Silicon Compiler (<abbr title="Richard I. Hartley">RIH</abbr>, <abbr title="Peter F. Corbett">PFC</abbr>), pp. 646–649.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1988-HouOI.html">DAC-1988-HouOI</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>DECOMPOSER: A Synthesizer for Systolic Systems (<abbr title="Pao-Po Hou">PPH</abbr>, <abbr title="Robert Michael Owens">RMO</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 650–653.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1988-BergstraesserGHW.html">DAC-1988-BergstraesserGHW</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>SMART: Tools and Methods for Synthesis of VLSI Chips with Processor Architecture (<abbr title="Thomas Bergstraesser">TB</abbr>, <abbr title="Jürgen Gessner">JG</abbr>, <abbr title="Karlheinz Hafner">KH</abbr>, <abbr title="Stefan Wallstab">SW</abbr>), pp. 654–657.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1988-ChakravertiC.html">DAC-1988-ChakravertiC</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/metaprogramming.html" title="metaprogramming">#metaprogramming</a></span></dt><dd>Routing Algorithm for Gate Array Macro Cells (<abbr title="Atreyi Chakraverti">AC</abbr>, <abbr title="Moon-Jung Chung">MJC</abbr>), pp. 658–662.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1988-CongW.html">DAC-1988-CongW</a> <span class="tag"><a href="tag/how.html" title="how">#how</a></span></dt><dd>How to Obtain More Compactable Channel Routing Solutions (<abbr title="Jingsheng Cong">JC</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 663–666.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1988-Lunow.html">DAC-1988-Lunow</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>A Channelless, Multilayer Router (<abbr title="R. Eric Lunow">REL</abbr>), pp. 667–671.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1988-ArnoldS.html">DAC-1988-ArnoldS</a> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>An Interactive Maze Router with Hints (<abbr title="Michael H. Arnold">MHA</abbr>, <abbr title="Walter S. Scott">WSS</abbr>), pp. 672–676.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1988-ChengD.html">DAC-1988-ChengD</a></dt><dd>Improved Channel Routing by Via Minimization and Shifting (<abbr title="Chung-Kuan Cheng">CKC</abbr>, <abbr title="David N. Deutsch">DND</abbr>), pp. 677–680.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1988-BhandariHS.html">DAC-1988-BhandariHS</a> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="tag/towards.html" title="towards">#towards</a></span></dt><dd>The Min-cut Shuffle: Toward a Solution for the Global Effect Problem of Min-cut Placement (<abbr title="Inderpal S. Bhandari">ISB</abbr>, <abbr title="Mark Hirsch">MH</abbr>, <abbr title="Daniel P. Siewiorek">DPS</abbr>), pp. 681–685.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1988-DubaRAR.html">DAC-1988-DubaRAR</a> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Fault Simulation in a Distributed Environment (<abbr title="Patrick A. Duba">PAD</abbr>, <abbr title="Rabindra K. Roy">RKR</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>, <abbr title="William A. Rogers">WAR</abbr>), pp. 686–691.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-GaiMS.html">DAC-1988-GaiMS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>The Performance of the Concurrent Fault Simulation Algorithms in MOZART (<abbr title="Silvano Gai">SG</abbr>, <abbr title="Pier Luca Montessoro">PLM</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 692–697.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-MotoharaMUMS.html">DAC-1988-MotoharaMUMS</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An Approach to Fast Hierarchical Fault Simulation (<abbr title="Akira Motohara">AM</abbr>, <abbr title="Motohide Murakami">MM</abbr>, <abbr title="Miki Urano">MU</abbr>, <abbr title="Yasuo Masuda">YM</abbr>, <abbr title="Masahide Sugano">MS</abbr>), pp. 698–703.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1988-Savir.html">DAC-1988-Savir</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span> <span class="tag"><a href="tag/why.html" title="why">#why</a></span></dt><dd>Why Partial Design Verification Works Better Than It Should (<abbr title="Jacob Savir">JS</abbr>), pp. 704–707.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1988-LathropHDAK.html">DAC-1988-LathropHDAK</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/roadmap.html" title="roadmap">#roadmap</a></span></dt><dd>Advances in Functional Abstraction from Structure (<abbr title="Richard H. Lathrop">RHL</abbr>, <abbr title="Robert J. Hall">RJH</abbr>, <abbr title="Gavan Duffy">GD</abbr>, <abbr title="K. Mark Alexander">KMA</abbr>, <abbr title="Robert S. Kirk">RSK</abbr>), pp. 708–711.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1988-Hansen.html">DAC-1988-Hansen</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Hardware Logic Simulation by Compilation (<abbr title="Craig Hansen">CH</abbr>), pp. 712–716.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1988-TakamineMNMK.html">DAC-1988-TakamineMNMK</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/development.html" title="development">#development</a></span></dt><dd>Clock Event Suppression Algorithm of VELVET and Its Application to S-820 Development (<abbr title="Yoshio Takamine">YT</abbr>, <abbr title="Shunsuke Miyamoto">SM</abbr>, <abbr title="Shigeo Nagashima">SN</abbr>, <abbr title="Masayuki Miyoshi">MM</abbr>, <abbr title="Shun Kawabe">SK</abbr>), pp. 716–719.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1988-YenGD.html">DAC-1988-YenGD</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>A Path Selection Algorithm for Timing Analysis (<abbr title="H. C. Yen">HCY</abbr>, <abbr title="Subbarao Ghanta">SG</abbr>, <abbr title="David Hung-Chang Du">DHCD</abbr>), pp. 720–723.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1988-Sherman.html">DAC-1988-Sherman</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>Algorithms for Timing Requirement Analysis and Generation (<abbr title="Steven K. Sherman">SKS</abbr>), pp. 724–727.</dd> <div class="pagevis" style="width:3px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>