#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr 29 14:23:04 2021
# Process ID: 6904
# Current directory: C:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.runs/system_seven_seg_0_0_synth_1
# Command line: vivado.exe -log system_seven_seg_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_seven_seg_0_0.tcl
# Log file: C:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.runs/system_seven_seg_0_0_synth_1/system_seven_seg_0_0.vds
# Journal file: C:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.runs/system_seven_seg_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_seven_seg_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/thyoo/vivado/ip_repo/seven_seg_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/thyoo/vivado/ip_repo/seven_seg_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/thyoo/vivado/ip_repo/seven_seg_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/thyoo/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top system_seven_seg_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10292 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 739.402 ; gain = 177.121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_seven_seg_0_0' [c:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.srcs/sources_1/bd/system/ip/system_seven_seg_0_0/synth/system_seven_seg_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_v1_0' [c:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.srcs/sources_1/bd/system/ipshared/19d4/hdl/seven_seg_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'seven_seg_v1_0_S00_AXI' [c:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.srcs/sources_1/bd/system/ipshared/19d4/hdl/seven_seg_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.srcs/sources_1/bd/system/ipshared/19d4/hdl/seven_seg_v1_0_S00_AXI.v:235]
INFO: [Synth 8-226] default block is never used [c:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.srcs/sources_1/bd/system/ipshared/19d4/hdl/seven_seg_v1_0_S00_AXI.v:376]
ERROR: [Synth 8-439] module 'seven_seg' not found [c:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.srcs/sources_1/bd/system/ipshared/19d4/hdl/seven_seg_v1_0_S00_AXI.v:405]
ERROR: [Synth 8-6156] failed synthesizing module 'seven_seg_v1_0_S00_AXI' [c:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.srcs/sources_1/bd/system/ipshared/19d4/hdl/seven_seg_v1_0_S00_AXI.v:4]
ERROR: [Synth 8-6156] failed synthesizing module 'seven_seg_v1_0' [c:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.srcs/sources_1/bd/system/ipshared/19d4/hdl/seven_seg_v1_0.v:4]
ERROR: [Synth 8-6156] failed synthesizing module 'system_seven_seg_0_0' [c:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.srcs/sources_1/bd/system/ip/system_seven_seg_0_0/synth/system_seven_seg_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 806.254 ; gain = 243.973
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 3 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Apr 29 14:23:17 2021...
