/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  wire [8:0] _03_;
  reg [4:0] _04_;
  reg [4:0] _05_;
  reg [7:0] _06_;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_12z;
  wire [23:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = _00_ | ~(celloutsig_0_6z);
  assign celloutsig_1_1z = in_data[133] | ~(in_data[175]);
  assign celloutsig_1_3z = celloutsig_1_1z | ~(celloutsig_1_0z);
  assign celloutsig_1_7z = celloutsig_1_0z | ~(celloutsig_1_5z);
  assign celloutsig_0_14z = in_data[72] | _01_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _04_ <= 5'h00;
    else _04_ <= in_data[41:37];
  reg [3:0] _13_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _13_ <= 4'h0;
    else _13_ <= in_data[91:88];
  assign { _00_, _02_[2:0] } = _13_;
  reg [8:0] _14_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _14_ <= 9'h000;
    else _14_ <= { in_data[30], _00_, _02_[2:0], _00_, _02_[2:0] };
  assign { _03_[8:7], _01_, _03_[5:0] } = _14_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 5'h00;
    else _05_ <= { in_data[136], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 8'h00;
    else _06_ <= { celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_1_14z = { celloutsig_1_13z[20:17], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_7z } > { in_data[122:112], celloutsig_1_9z };
  assign celloutsig_0_2z = { _04_, _04_, _04_ } && { _04_[1:0], _04_, _04_, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[121:108] && in_data[151:138];
  assign celloutsig_1_5z = { in_data[111:110], celloutsig_1_0z } && { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_8z = { _05_[2:0], celloutsig_1_5z, celloutsig_1_7z } && _05_;
  assign celloutsig_1_2z = celloutsig_1_0z & ~(in_data[104]);
  assign celloutsig_0_10z = celloutsig_0_7z[3:1] % { 1'h1, celloutsig_0_1z[1:0] };
  assign celloutsig_0_15z = { celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_12z, _04_ } % { 1'h1, celloutsig_0_10z[0], _00_, _02_[2:0], celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_1_12z = { celloutsig_1_6z[4:1], celloutsig_1_0z, celloutsig_1_2z } % { 1'h1, in_data[108:104] };
  assign celloutsig_1_9z = { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z } * { _05_[3:1], celloutsig_1_7z };
  assign celloutsig_0_1z = in_data[15] ? _04_[4:2] : in_data[36:34];
  assign celloutsig_1_13z = celloutsig_1_0z ? { in_data[146:125], celloutsig_1_3z, celloutsig_1_1z } : { celloutsig_1_12z[3:1], celloutsig_1_6z, _06_, _06_ };
  assign celloutsig_1_19z = { in_data[136:102], celloutsig_1_2z } != { celloutsig_1_13z[18:0], celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_2z, _05_, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_6z = { _03_[1:0], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } != in_data[86:80];
  assign celloutsig_0_7z = - { in_data[61:56], celloutsig_0_2z };
  assign celloutsig_1_6z = - { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_10z = | { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_18z = ~((celloutsig_1_1z & celloutsig_1_9z[1]) | celloutsig_1_2z);
  assign celloutsig_0_4z = ~((celloutsig_0_2z & _02_[0]) | _00_);
  assign _02_[3] = _00_;
  assign _03_[6] = _01_;
  assign { out_data[128], out_data[96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
