{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465316696496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465316696502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 11:24:56 2016 " "Processing started: Tue Jun 07 11:24:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465316696502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465316696502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta picoCtrol -c picoCtrol " "Command: quartus_sta picoCtrol -c picoCtrol" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465316696502 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1465316696635 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1465316697428 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1465316697477 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1465316697477 ""}
{ "Info" "ISTA_SDC_FOUND" "picoCtrol.SDC " "Reading SDC File: 'picoCtrol.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1465316698452 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "picoCtrol.sdc 14 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at picoCtrol.sdc(14): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1465316698454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock picoCtrol.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at picoCtrol.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1465316698455 ""}  } { { "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1465316698455 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "picoCtrol.sdc 15 altera_reserved_tdi port " "Ignored filter at picoCtrol.sdc(15): altera_reserved_tdi could not be matched with a port" {  } { { "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1465316698455 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "picoCtrol.sdc 15 altera_reserved_tck clock " "Ignored filter at picoCtrol.sdc(15): altera_reserved_tck could not be matched with a clock" {  } { { "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1465316698456 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay picoCtrol.sdc 15 Argument <targets> is an empty collection " "Ignored set_input_delay at picoCtrol.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1465316698456 ""}  } { { "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1465316698456 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay picoCtrol.sdc 15 Argument -clock is not an object ID " "Ignored set_input_delay at picoCtrol.sdc(15): Argument -clock is not an object ID" {  } { { "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1465316698456 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "picoCtrol.sdc 16 altera_reserved_tms port " "Ignored filter at picoCtrol.sdc(16): altera_reserved_tms could not be matched with a port" {  } { { "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1465316698456 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay picoCtrol.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at picoCtrol.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1465316698457 ""}  } { { "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1465316698457 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay picoCtrol.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at picoCtrol.sdc(16): Argument -clock is not an object ID" {  } { { "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1465316698457 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "picoCtrol.sdc 17 altera_reserved_tdo port " "Ignored filter at picoCtrol.sdc(17): altera_reserved_tdo could not be matched with a port" {  } { { "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1465316698457 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay picoCtrol.sdc 17 Argument <targets> is an empty collection " "Ignored set_output_delay at picoCtrol.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1465316698458 ""}  } { { "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1465316698458 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay picoCtrol.sdc 17 Argument -clock is not an object ID " "Ignored set_output_delay at picoCtrol.sdc(17): Argument -clock is not an object ID" {  } { { "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoCtrol.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1465316698458 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1465316698458 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1465316698461 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1465316698462 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1465316698472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.250 " "Worst-case setup slack is 15.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316698484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316698484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.250               0.000 FPGA_CLK1_50  " "   15.250               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316698484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465316698484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.229 " "Worst-case hold slack is 0.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316698487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316698487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 FPGA_CLK1_50  " "    0.229               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316698487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465316698487 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465316698489 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465316698491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.221 " "Worst-case minimum pulse width slack is 9.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316698492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316698492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.221               0.000 FPGA_CLK1_50  " "    9.221               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316698492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465316698492 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1465316698500 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1465316698562 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1465316699565 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1465316699635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.305 " "Worst-case setup slack is 15.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316699643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316699643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.305               0.000 FPGA_CLK1_50  " "   15.305               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316699643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465316699643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.210 " "Worst-case hold slack is 0.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316699646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316699646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 FPGA_CLK1_50  " "    0.210               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316699646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465316699646 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465316699649 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465316699652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.298 " "Worst-case minimum pulse width slack is 9.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316699654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316699654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.298               0.000 FPGA_CLK1_50  " "    9.298               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316699654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465316699654 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1465316699661 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1465316699862 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1465316700714 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1465316700779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.204 " "Worst-case setup slack is 17.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316700783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316700783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.204               0.000 FPGA_CLK1_50  " "   17.204               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316700783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465316700783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.135 " "Worst-case hold slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316700786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316700786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 FPGA_CLK1_50  " "    0.135               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316700786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465316700786 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465316700788 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465316700790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.103 " "Worst-case minimum pulse width slack is 9.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316700792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316700792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.103               0.000 FPGA_CLK1_50  " "    9.103               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316700792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465316700792 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1465316700798 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1465316701274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.437 " "Worst-case setup slack is 17.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316701277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316701277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.437               0.000 FPGA_CLK1_50  " "   17.437               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316701277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465316701277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.121 " "Worst-case hold slack is 0.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316701280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316701280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 FPGA_CLK1_50  " "    0.121               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316701280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465316701280 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465316701282 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465316701284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.067 " "Worst-case minimum pulse width slack is 9.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316701287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316701287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.067               0.000 FPGA_CLK1_50  " "    9.067               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465316701287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465316701287 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1465316702711 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1465316702711 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "967 " "Peak virtual memory: 967 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465316702791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 11:25:02 2016 " "Processing ended: Tue Jun 07 11:25:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465316702791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465316702791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465316702791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465316702791 ""}
