# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Mux4to1__4bit_7seg.srcs/sources_1/new/Mux2to1_4bit.vhd" \
"../../../../Mux4to1__4bit_7seg.srcs/sources_1/new/Mux4to1_4bit_7seg.vhd" \
"../../../../Mux4to1__4bit_7seg.srcs/sources_1/new/hex2led.vhd" \
"../../../../Mux4to1__4bit_7seg.srcs/sim_1/new/tb_Mux4to1.vhd" \

# Do not sort compile order
nosort
