Protel Design System Design Rule Check
PCB File : D:\LED CUBE 8x8x8\LED CUBE 8x8x8 STM32\altium\schematic_sn74hc595n.PcbDoc
Date     : 30/05/2022
Time     : 22:06:57

Processing Rule : Clearance Constraint (Gap=0.381mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net NetP2_1 Between Pad Q16-2(459.613mm,280.797mm) on Multi-Layer And Pad P2-1(536.355mm,226.448mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP2_2 Between Pad Q14-2(477.393mm,281.94mm) on Multi-Layer And Pad P2-2(536.355mm,228.988mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP2_3 Between Pad Q12-2(495.935mm,280.797mm) on Multi-Layer And Pad P2-3(536.355mm,231.528mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP2_4 Between Pad Q10-2(513.969mm,280.797mm) on Multi-Layer And Pad P2-4(536.355mm,234.068mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP2_5 Between Pad Q8-2(532.13mm,280.797mm) on Multi-Layer And Pad P2-5(536.355mm,236.608mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP2_6 Between Pad P2-6(536.355mm,239.148mm) on Multi-Layer And Pad Q5-2(541.147mm,280.797mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP2_7 Between Pad P2-7(536.355mm,241.688mm) on Multi-Layer And Pad Q3-2(559.308mm,280.797mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP2_8 Between Pad P2-8(536.355mm,244.228mm) on Multi-Layer And Pad Q1-2(577.469mm,280.797mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA7 Between Pad U1-14(349.123mm,310.642mm) on Multi-Layer And Pad P9-3(362.077mm,293.624mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ9_1 Between Pad Q9-1(503.682mm,282.067mm) on Multi-Layer And Pad Q10-1(512.699mm,282.067mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP2_4 Between Pad Q9-2(504.952mm,280.797mm) on Multi-Layer And Pad Q10-2(513.969mm,280.797mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ1_1 Between Pad Q1-1(576.199mm,282.067mm) on Multi-Layer And Pad Q2-1(585.216mm,282.067mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ1_1 Between Pad U2-7(419.1mm,368.3mm) on Multi-Layer And Pad Q1-1(576.199mm,282.067mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ11_1 Between Pad Q11-1(484.505mm,286.004mm) on Multi-Layer And Pad Q12-1(494.665mm,282.067mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ11_1 Between Pad U2-2(419.1mm,355.6mm) on Multi-Layer And Pad Q11-1(484.505mm,286.004mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP2_3 Between Pad Q11-2(485.775mm,284.734mm) on Multi-Layer And Pad Q12-2(495.935mm,280.797mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP2_8 Between Pad Q1-2(577.469mm,280.797mm) on Multi-Layer And Pad Q2-2(586.486mm,280.797mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ13_1 Between Pad Q13-1(467.487mm,282.067mm) on Multi-Layer And Pad Q14-1(476.123mm,283.21mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ13_1 Between Pad U2-1(419.1mm,353.06mm) on Multi-Layer And Pad Q13-1(467.487mm,282.067mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP2_2 Between Pad Q13-2(468.757mm,280.797mm) on Multi-Layer And Pad Q14-2(477.393mm,281.94mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ15_1 Between Pad Q15-1(449.326mm,282.067mm) on Multi-Layer And Pad Q16-1(458.343mm,282.067mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ15_1 Between Pad U2-15(411.48mm,355.6mm) on Multi-Layer And Pad Q15-1(449.326mm,282.067mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP2_1 Between Pad Q15-2(450.596mm,280.797mm) on Multi-Layer And Pad Q16-2(459.613mm,280.797mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ3_1 Between Pad Q3-1(558.038mm,282.067mm) on Multi-Layer And Pad Q4-1(567.055mm,282.067mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ3_1 Between Pad U2-6(419.1mm,365.76mm) on Multi-Layer And Pad Q3-1(558.038mm,282.067mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP2_7 Between Pad Q3-2(559.308mm,280.797mm) on Multi-Layer And Pad Q4-2(568.325mm,280.797mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ5_1 Between Pad Q5-1(539.877mm,282.067mm) on Multi-Layer And Pad Q6-1(549.021mm,282.067mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ5_1 Between Pad U2-5(419.1mm,363.22mm) on Multi-Layer And Pad Q5-1(539.877mm,282.067mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP2_6 Between Pad Q5-2(541.147mm,280.797mm) on Multi-Layer And Pad Q6-2(550.291mm,280.797mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ7_1 Between Pad Q7-1(521.843mm,282.067mm) on Multi-Layer And Pad Q8-1(530.86mm,282.067mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ7_1 Between Pad U2-4(419.1mm,360.68mm) on Multi-Layer And Pad Q7-1(521.843mm,282.067mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP2_5 Between Pad Q7-2(523.113mm,280.797mm) on Multi-Layer And Pad Q8-2(532.13mm,280.797mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ9_1 Between Pad U2-3(419.1mm,358.14mm) on Multi-Layer And Pad Q9-1(503.682mm,282.067mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA6 Between Pad U1-12(349.123mm,315.722mm) on Multi-Layer And Pad U3-12(349.123mm,338.709mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA6 Between Pad U6-12(411.607mm,317.119mm) on Multi-Layer And Pad U4-12(411.607mm,340.106mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA6 Between Pad U8-12(380.619mm,317.119mm) on Multi-Layer And Pad U9-12(380.619mm,340.106mm) on Multi-Layer 
Rule Violations :36

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.381mm) (Max=1.27mm) (Preferred=0.635mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q10-1(512.699mm,282.067mm) on Multi-Layer And Pad Q10-2(513.969mm,280.797mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q10-1(512.699mm,282.067mm) on Multi-Layer And Pad Q10-3(513.969mm,283.337mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q1-1(576.199mm,282.067mm) on Multi-Layer And Pad Q1-2(577.469mm,280.797mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q1-1(576.199mm,282.067mm) on Multi-Layer And Pad Q1-3(577.469mm,283.337mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q11-1(484.505mm,286.004mm) on Multi-Layer And Pad Q11-2(485.775mm,284.734mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q11-1(484.505mm,286.004mm) on Multi-Layer And Pad Q11-3(485.775mm,287.274mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q12-1(494.665mm,282.067mm) on Multi-Layer And Pad Q12-2(495.935mm,280.797mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q12-1(494.665mm,282.067mm) on Multi-Layer And Pad Q12-3(495.935mm,283.337mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q13-1(467.487mm,282.067mm) on Multi-Layer And Pad Q13-2(468.757mm,280.797mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q13-1(467.487mm,282.067mm) on Multi-Layer And Pad Q13-3(468.757mm,283.337mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q14-1(476.123mm,283.21mm) on Multi-Layer And Pad Q14-2(477.393mm,281.94mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q14-1(476.123mm,283.21mm) on Multi-Layer And Pad Q14-3(477.393mm,284.48mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q15-1(449.326mm,282.067mm) on Multi-Layer And Pad Q15-2(450.596mm,280.797mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q15-1(449.326mm,282.067mm) on Multi-Layer And Pad Q15-3(450.596mm,283.337mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q16-1(458.343mm,282.067mm) on Multi-Layer And Pad Q16-2(459.613mm,280.797mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q16-1(458.343mm,282.067mm) on Multi-Layer And Pad Q16-3(459.613mm,283.337mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q2-1(585.216mm,282.067mm) on Multi-Layer And Pad Q2-2(586.486mm,280.797mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q2-1(585.216mm,282.067mm) on Multi-Layer And Pad Q2-3(586.486mm,283.337mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q3-1(558.038mm,282.067mm) on Multi-Layer And Pad Q3-2(559.308mm,280.797mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q3-1(558.038mm,282.067mm) on Multi-Layer And Pad Q3-3(559.308mm,283.337mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q4-1(567.055mm,282.067mm) on Multi-Layer And Pad Q4-2(568.325mm,280.797mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q4-1(567.055mm,282.067mm) on Multi-Layer And Pad Q4-3(568.325mm,283.337mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q5-1(539.877mm,282.067mm) on Multi-Layer And Pad Q5-2(541.147mm,280.797mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q5-1(539.877mm,282.067mm) on Multi-Layer And Pad Q5-3(541.147mm,283.337mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q6-1(549.021mm,282.067mm) on Multi-Layer And Pad Q6-2(550.291mm,280.797mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q6-1(549.021mm,282.067mm) on Multi-Layer And Pad Q6-3(550.291mm,283.337mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q7-1(521.843mm,282.067mm) on Multi-Layer And Pad Q7-2(523.113mm,280.797mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q7-1(521.843mm,282.067mm) on Multi-Layer And Pad Q7-3(523.113mm,283.337mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q8-1(530.86mm,282.067mm) on Multi-Layer And Pad Q8-2(532.13mm,280.797mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q8-1(530.86mm,282.067mm) on Multi-Layer And Pad Q8-3(532.13mm,283.337mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q9-1(503.682mm,282.067mm) on Multi-Layer And Pad Q9-2(504.952mm,280.797mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad Q9-1(503.682mm,282.067mm) on Multi-Layer And Pad Q9-3(504.952mm,283.337mm) on Multi-Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
Rule Violations :32

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad JDC1-1(438.277mm,278.892mm) on Multi-Layer And Track (433.705mm,279.019mm)(442.087mm,279.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JDC1-3(433.197mm,281.432mm) on Multi-Layer And Track (433.705mm,279.019mm)(433.705mm,292.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad P10-1(162.721mm,226.448mm) on Multi-Layer And Track (161.273mm,225.026mm)(161.273mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P10-2(162.721mm,228.988mm) on Multi-Layer And Track (161.273mm,225.026mm)(161.273mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P10-3(162.721mm,231.528mm) on Multi-Layer And Track (161.273mm,225.026mm)(161.273mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P10-4(162.721mm,234.068mm) on Multi-Layer And Track (161.273mm,225.026mm)(161.273mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P10-5(162.721mm,236.608mm) on Multi-Layer And Track (161.273mm,225.026mm)(161.273mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P10-6(162.721mm,239.148mm) on Multi-Layer And Track (161.273mm,225.026mm)(161.273mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P10-7(162.721mm,241.688mm) on Multi-Layer And Track (161.273mm,225.026mm)(161.273mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P10-8(162.721mm,244.228mm) on Multi-Layer And Track (161.273mm,225.026mm)(161.273mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad P1-1(374.523mm,305.685mm) on Multi-Layer And Track (373.075mm,304.263mm)(373.075mm,324.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad P11-1(168.309mm,226.448mm) on Multi-Layer And Track (166.861mm,225.026mm)(166.861mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P11-2(168.309mm,228.988mm) on Multi-Layer And Track (166.861mm,225.026mm)(166.861mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P11-3(168.309mm,231.528mm) on Multi-Layer And Track (166.861mm,225.026mm)(166.861mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P11-4(168.309mm,234.068mm) on Multi-Layer And Track (166.861mm,225.026mm)(166.861mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P11-5(168.309mm,236.608mm) on Multi-Layer And Track (166.861mm,225.026mm)(166.861mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P11-6(168.309mm,239.148mm) on Multi-Layer And Track (166.861mm,225.026mm)(166.861mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P11-7(168.309mm,241.688mm) on Multi-Layer And Track (166.861mm,225.026mm)(166.861mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P11-8(168.309mm,244.228mm) on Multi-Layer And Track (166.861mm,225.026mm)(166.861mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P1-2(374.523mm,308.225mm) on Multi-Layer And Track (373.075mm,304.263mm)(373.075mm,324.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P1-3(374.523mm,310.765mm) on Multi-Layer And Track (373.075mm,304.263mm)(373.075mm,324.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P1-4(374.523mm,313.305mm) on Multi-Layer And Track (373.075mm,304.263mm)(373.075mm,324.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P1-5(374.523mm,315.845mm) on Multi-Layer And Track (373.075mm,304.263mm)(373.075mm,324.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P1-6(374.523mm,318.385mm) on Multi-Layer And Track (373.075mm,304.263mm)(373.075mm,324.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P1-7(374.523mm,320.925mm) on Multi-Layer And Track (373.075mm,304.263mm)(373.075mm,324.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P1-8(374.523mm,323.465mm) on Multi-Layer And Track (373.075mm,304.263mm)(373.075mm,324.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad P2-1(536.355mm,226.448mm) on Multi-Layer And Track (534.907mm,225.026mm)(534.907mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P2-2(536.355mm,228.988mm) on Multi-Layer And Track (534.907mm,225.026mm)(534.907mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P2-3(536.355mm,231.528mm) on Multi-Layer And Track (534.907mm,225.026mm)(534.907mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P2-4(536.355mm,234.068mm) on Multi-Layer And Track (534.907mm,225.026mm)(534.907mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P2-5(536.355mm,236.608mm) on Multi-Layer And Track (534.907mm,225.026mm)(534.907mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P2-6(536.355mm,239.148mm) on Multi-Layer And Track (534.907mm,225.026mm)(534.907mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P2-7(536.355mm,241.688mm) on Multi-Layer And Track (534.907mm,225.026mm)(534.907mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P2-8(536.355mm,244.228mm) on Multi-Layer And Track (534.907mm,225.026mm)(534.907mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad P3-1(374.523mm,329.057mm) on Multi-Layer And Track (373.075mm,327.635mm)(373.075mm,348.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P3-2(374.523mm,331.597mm) on Multi-Layer And Track (373.075mm,327.635mm)(373.075mm,348.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P3-3(374.523mm,334.137mm) on Multi-Layer And Track (373.075mm,327.635mm)(373.075mm,348.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P3-4(374.523mm,336.677mm) on Multi-Layer And Track (373.075mm,327.635mm)(373.075mm,348.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P3-5(374.523mm,339.217mm) on Multi-Layer And Track (373.075mm,327.635mm)(373.075mm,348.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P3-6(374.523mm,341.757mm) on Multi-Layer And Track (373.075mm,327.635mm)(373.075mm,348.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P3-7(374.523mm,344.297mm) on Multi-Layer And Track (373.075mm,327.635mm)(373.075mm,348.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P3-8(374.523mm,346.837mm) on Multi-Layer And Track (373.075mm,327.635mm)(373.075mm,348.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad P4-1(411.514mm,226.448mm) on Multi-Layer And Track (410.066mm,225.026mm)(410.066mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P4-2(411.514mm,228.988mm) on Multi-Layer And Track (410.066mm,225.026mm)(410.066mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P4-3(411.514mm,231.528mm) on Multi-Layer And Track (410.066mm,225.026mm)(410.066mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P4-4(411.514mm,234.068mm) on Multi-Layer And Track (410.066mm,225.026mm)(410.066mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P4-5(411.514mm,236.608mm) on Multi-Layer And Track (410.066mm,225.026mm)(410.066mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P4-6(411.514mm,239.148mm) on Multi-Layer And Track (410.066mm,225.026mm)(410.066mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P4-7(411.514mm,241.688mm) on Multi-Layer And Track (410.066mm,225.026mm)(410.066mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P4-8(411.514mm,244.228mm) on Multi-Layer And Track (410.066mm,225.026mm)(410.066mm,245.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad P5-1(374.523mm,352.425mm) on Multi-Layer And Track (373.075mm,351.003mm)(373.075mm,371.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P5-2(374.523mm,354.965mm) on Multi-Layer And Track (373.075mm,351.003mm)(373.075mm,371.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P5-3(374.523mm,357.505mm) on Multi-Layer And Track (373.075mm,351.003mm)(373.075mm,371.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P5-4(374.523mm,360.045mm) on Multi-Layer And Track (373.075mm,351.003mm)(373.075mm,371.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P5-5(374.523mm,362.585mm) on Multi-Layer And Track (373.075mm,351.003mm)(373.075mm,371.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P5-6(374.523mm,365.125mm) on Multi-Layer And Track (373.075mm,351.003mm)(373.075mm,371.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P5-7(374.523mm,367.665mm) on Multi-Layer And Track (373.075mm,351.003mm)(373.075mm,371.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P5-8(374.523mm,370.205mm) on Multi-Layer And Track (373.075mm,351.003mm)(373.075mm,371.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad P6-1(316.137mm,278.391mm) on Multi-Layer And Track (314.689mm,276.969mm)(314.689mm,297.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P6-2(316.137mm,280.931mm) on Multi-Layer And Track (314.689mm,276.969mm)(314.689mm,297.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P6-3(316.137mm,283.471mm) on Multi-Layer And Track (314.689mm,276.969mm)(314.689mm,297.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P6-4(316.137mm,286.011mm) on Multi-Layer And Track (314.689mm,276.969mm)(314.689mm,297.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P6-5(316.137mm,288.551mm) on Multi-Layer And Track (314.689mm,276.969mm)(314.689mm,297.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P6-6(316.137mm,291.091mm) on Multi-Layer And Track (314.689mm,276.969mm)(314.689mm,297.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P6-7(316.137mm,293.631mm) on Multi-Layer And Track (314.689mm,276.969mm)(314.689mm,297.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P6-8(316.137mm,296.171mm) on Multi-Layer And Track (314.689mm,276.969mm)(314.689mm,297.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad P7-1(452.628mm,302.133mm) on Multi-Layer And Track (451.18mm,300.711mm)(451.18mm,321.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P7-2(452.628mm,304.673mm) on Multi-Layer And Track (451.18mm,300.711mm)(451.18mm,321.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P7-3(452.628mm,307.213mm) on Multi-Layer And Track (451.18mm,300.711mm)(451.18mm,321.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P7-4(452.628mm,309.753mm) on Multi-Layer And Track (451.18mm,300.711mm)(451.18mm,321.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P7-5(452.628mm,312.293mm) on Multi-Layer And Track (451.18mm,300.711mm)(451.18mm,321.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P7-6(452.628mm,314.833mm) on Multi-Layer And Track (451.18mm,300.711mm)(451.18mm,321.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P7-7(452.628mm,317.373mm) on Multi-Layer And Track (451.18mm,300.711mm)(451.18mm,321.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P7-8(452.628mm,319.913mm) on Multi-Layer And Track (451.18mm,300.711mm)(451.18mm,321.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad P8-1(366.903mm,282.448mm) on Multi-Layer And Track (347.802mm,281mm)(368.325mm,281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P8-2(364.363mm,282.448mm) on Multi-Layer And Track (347.802mm,281mm)(368.325mm,281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P8-3(361.823mm,282.448mm) on Multi-Layer And Track (347.802mm,281mm)(368.325mm,281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P8-4(359.283mm,282.448mm) on Multi-Layer And Track (347.802mm,281mm)(368.325mm,281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P8-5(356.743mm,282.448mm) on Multi-Layer And Track (347.802mm,281mm)(368.325mm,281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P8-6(354.203mm,282.448mm) on Multi-Layer And Track (347.802mm,281mm)(368.325mm,281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P8-7(351.663mm,282.448mm) on Multi-Layer And Track (347.802mm,281mm)(368.325mm,281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P8-8(349.123mm,282.448mm) on Multi-Layer And Track (347.802mm,281mm)(368.325mm,281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad P9-1(367.157mm,293.624mm) on Multi-Layer And Track (348.056mm,292.176mm)(368.579mm,292.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P9-2(364.617mm,293.624mm) on Multi-Layer And Track (348.056mm,292.176mm)(368.579mm,292.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P9-3(362.077mm,293.624mm) on Multi-Layer And Track (348.056mm,292.176mm)(368.579mm,292.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P9-4(359.537mm,293.624mm) on Multi-Layer And Track (348.056mm,292.176mm)(368.579mm,292.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P9-5(356.997mm,293.624mm) on Multi-Layer And Track (348.056mm,292.176mm)(368.579mm,292.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P9-6(354.457mm,293.624mm) on Multi-Layer And Track (348.056mm,292.176mm)(368.579mm,292.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P9-7(351.917mm,293.624mm) on Multi-Layer And Track (348.056mm,292.176mm)(368.579mm,292.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P9-8(349.377mm,293.624mm) on Multi-Layer And Track (348.056mm,292.176mm)(368.579mm,292.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-1(359.943mm,329.59mm) on Multi-Layer And Text "R9" (359.004mm,329.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R10-1(359.943mm,329.59mm) on Multi-Layer And Track (361.01mm,329.565mm)(362.052mm,329.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R10-2(370.103mm,329.59mm) on Multi-Layer And Track (368.021mm,329.565mm)(368.986mm,329.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R1-1(359.943mm,304.285mm) on Multi-Layer And Track (361.01mm,304.259mm)(362.052mm,304.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R11-1(359.943mm,332.461mm) on Multi-Layer And Text "R10" (359.004mm,331.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R11-1(359.943mm,332.461mm) on Multi-Layer And Track (361.01mm,332.435mm)(362.052mm,332.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R11-2(370.103mm,332.461mm) on Multi-Layer And Track (368.021mm,332.435mm)(368.986mm,332.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R1-2(370.103mm,304.285mm) on Multi-Layer And Track (368.021mm,304.259mm)(368.986mm,304.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R12-1(359.943mm,335.204mm) on Multi-Layer And Text "R11" (359.004mm,334.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R12-1(359.943mm,335.204mm) on Multi-Layer And Track (361.01mm,335.178mm)(362.052mm,335.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R12-2(370.103mm,335.204mm) on Multi-Layer And Track (368.021mm,335.178mm)(368.986mm,335.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R13-1(359.943mm,337.998mm) on Multi-Layer And Text "R12" (359.004mm,337.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R13-1(359.943mm,337.998mm) on Multi-Layer And Track (361.01mm,337.972mm)(362.052mm,337.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R13-2(370.103mm,337.998mm) on Multi-Layer And Track (368.021mm,337.972mm)(368.986mm,337.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R14-1(359.943mm,340.792mm) on Multi-Layer And Text "R13" (359.004mm,340.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R14-1(359.943mm,340.792mm) on Multi-Layer And Track (361.01mm,340.766mm)(362.052mm,340.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R14-2(370.103mm,340.792mm) on Multi-Layer And Track (368.021mm,340.766mm)(368.986mm,340.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R15-1(359.943mm,343.586mm) on Multi-Layer And Text "R14" (359.004mm,343.052mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R15-1(359.943mm,343.586mm) on Multi-Layer And Track (361.01mm,343.56mm)(362.052mm,343.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R15-2(370.103mm,343.586mm) on Multi-Layer And Track (368.021mm,343.56mm)(368.986mm,343.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R16-1(359.943mm,346.38mm) on Multi-Layer And Text "R15" (359.004mm,345.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R16-1(359.943mm,346.38mm) on Multi-Layer And Track (361.01mm,346.354mm)(362.052mm,346.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R16-2(370.103mm,346.38mm) on Multi-Layer And Track (368.021mm,346.354mm)(368.986mm,346.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R17-1(503.462mm,234.322mm) on Multi-Layer And Track (503.487mm,235.389mm)(503.487mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R17-2(503.462mm,244.482mm) on Multi-Layer And Track (503.487mm,242.399mm)(503.487mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R18-1(359.943mm,349.123mm) on Multi-Layer And Text "R16" (359.004mm,348.64mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R18-1(359.943mm,349.123mm) on Multi-Layer And Track (361.01mm,349.098mm)(362.052mm,349.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R18-2(370.103mm,349.123mm) on Multi-Layer And Track (368.021mm,349.098mm)(368.986mm,349.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R19-1(491.778mm,234.322mm) on Multi-Layer And Track (491.803mm,235.389mm)(491.803mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R19-2(491.778mm,244.482mm) on Multi-Layer And Track (491.803mm,242.399mm)(491.803mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R20-1(359.943mm,351.866mm) on Multi-Layer And Text "R18" (359.004mm,351.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R20-1(359.943mm,351.866mm) on Multi-Layer And Track (361.01mm,351.841mm)(362.052mm,351.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R20-2(370.103mm,351.866mm) on Multi-Layer And Track (368.021mm,351.841mm)(368.986mm,351.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-1(359.943mm,307.079mm) on Multi-Layer And Text "R1" (359.004mm,306.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R2-1(359.943mm,307.079mm) on Multi-Layer And Track (361.01mm,307.053mm)(362.052mm,307.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R21-1(480.094mm,234.322mm) on Multi-Layer And Track (480.119mm,235.389mm)(480.119mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R21-2(480.094mm,244.482mm) on Multi-Layer And Track (480.119mm,242.399mm)(480.119mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R2-2(370.103mm,307.079mm) on Multi-Layer And Track (368.021mm,307.053mm)(368.986mm,307.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R22-1(359.943mm,354.66mm) on Multi-Layer And Text "R20" (359.004mm,354.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R22-1(359.943mm,354.66mm) on Multi-Layer And Track (361.01mm,354.635mm)(362.052mm,354.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R22-2(370.103mm,354.66mm) on Multi-Layer And Track (368.021mm,354.635mm)(368.986mm,354.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R23-1(468.918mm,234.322mm) on Multi-Layer And Track (468.943mm,235.389mm)(468.943mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R23-2(468.918mm,244.482mm) on Multi-Layer And Track (468.943mm,242.399mm)(468.943mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R24-1(359.943mm,357.454mm) on Multi-Layer And Text "R22" (359.004mm,356.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R24-1(359.943mm,357.454mm) on Multi-Layer And Track (361.01mm,357.429mm)(362.052mm,357.429mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R24-2(370.103mm,357.454mm) on Multi-Layer And Track (368.021mm,357.429mm)(368.986mm,357.429mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R25-1(457.234mm,234.322mm) on Multi-Layer And Track (457.259mm,235.389mm)(457.259mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R25-2(457.234mm,244.482mm) on Multi-Layer And Track (457.259mm,242.399mm)(457.259mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R26-1(359.943mm,360.248mm) on Multi-Layer And Text "R24" (359.004mm,359.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R26-1(359.943mm,360.248mm) on Multi-Layer And Track (361.01mm,360.223mm)(362.052mm,360.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R26-2(370.103mm,360.248mm) on Multi-Layer And Track (368.021mm,360.223mm)(368.986mm,360.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R27-1(445.55mm,234.322mm) on Multi-Layer And Track (445.575mm,235.389mm)(445.575mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R27-2(445.55mm,244.482mm) on Multi-Layer And Track (445.575mm,242.399mm)(445.575mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R28-1(359.943mm,363.042mm) on Multi-Layer And Text "R26" (359.004mm,362.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R28-1(359.943mm,363.042mm) on Multi-Layer And Track (361.01mm,363.017mm)(362.052mm,363.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R28-2(370.103mm,363.042mm) on Multi-Layer And Track (368.021mm,363.017mm)(368.986mm,363.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R29-1(433.866mm,234.322mm) on Multi-Layer And Track (433.891mm,235.389mm)(433.891mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R29-2(433.866mm,244.482mm) on Multi-Layer And Track (433.891mm,242.399mm)(433.891mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R30-1(359.943mm,365.836mm) on Multi-Layer And Text "R28" (359.004mm,365.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R30-1(359.943mm,365.836mm) on Multi-Layer And Track (361.01mm,365.811mm)(362.052mm,365.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R30-2(370.103mm,365.836mm) on Multi-Layer And Track (368.021mm,365.811mm)(368.986mm,365.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-1(359.943mm,309.909mm) on Multi-Layer And Text "R2" (359.004mm,309.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R3-1(359.943mm,309.909mm) on Multi-Layer And Track (361.01mm,309.884mm)(362.052mm,309.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R31-1(422.182mm,234.322mm) on Multi-Layer And Track (422.207mm,235.389mm)(422.207mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R31-2(422.182mm,244.482mm) on Multi-Layer And Track (422.207mm,242.399mm)(422.207mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R3-2(370.103mm,309.909mm) on Multi-Layer And Track (368.021mm,309.884mm)(368.986mm,309.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R32-1(359.943mm,368.63mm) on Multi-Layer And Text "R30" (359.004mm,368.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R32-1(359.943mm,368.63mm) on Multi-Layer And Track (361.01mm,368.605mm)(362.052mm,368.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R32-2(370.103mm,368.63mm) on Multi-Layer And Track (368.021mm,368.605mm)(368.986mm,368.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R33-1(379.129mm,234.322mm) on Multi-Layer And Track (379.154mm,235.389mm)(379.154mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R33-2(379.129mm,244.482mm) on Multi-Layer And Track (379.154mm,242.399mm)(379.154mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R34-1(391.541mm,351.663mm) on Multi-Layer And Track (392.608mm,351.638mm)(393.649mm,351.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R34-2(401.701mm,351.663mm) on Multi-Layer And Track (399.618mm,351.638mm)(400.583mm,351.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R35-1(367.445mm,234.322mm) on Multi-Layer And Track (367.47mm,235.389mm)(367.47mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R35-2(367.445mm,244.482mm) on Multi-Layer And Track (367.47mm,242.399mm)(367.47mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R36-1(391.566mm,354.406mm) on Multi-Layer And Text "R34" (390.601mm,353.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R36-1(391.566mm,354.406mm) on Multi-Layer And Track (392.633mm,354.381mm)(393.675mm,354.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R36-2(401.726mm,354.406mm) on Multi-Layer And Track (399.644mm,354.381mm)(400.609mm,354.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R37-1(355.761mm,234.322mm) on Multi-Layer And Track (355.786mm,235.389mm)(355.786mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R37-2(355.761mm,244.482mm) on Multi-Layer And Track (355.786mm,242.399mm)(355.786mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R38-1(391.566mm,357.2mm) on Multi-Layer And Text "R36" (390.627mm,356.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R38-1(391.566mm,357.2mm) on Multi-Layer And Track (392.633mm,357.175mm)(393.675mm,357.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R38-2(401.726mm,357.2mm) on Multi-Layer And Track (399.644mm,357.175mm)(400.609mm,357.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R39-1(344.077mm,234.322mm) on Multi-Layer And Track (344.102mm,235.389mm)(344.102mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R39-2(344.077mm,244.482mm) on Multi-Layer And Track (344.102mm,242.399mm)(344.102mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R40-1(391.566mm,359.994mm) on Multi-Layer And Text "R38" (390.627mm,359.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R40-1(391.566mm,359.994mm) on Multi-Layer And Track (392.633mm,359.969mm)(393.675mm,359.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R40-2(401.726mm,359.994mm) on Multi-Layer And Track (399.644mm,359.969mm)(400.609mm,359.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-1(359.943mm,312.747mm) on Multi-Layer And Text "R3" (359.004mm,312.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R4-1(359.943mm,312.747mm) on Multi-Layer And Track (361.01mm,312.721mm)(362.052mm,312.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R41-1(332.393mm,234.322mm) on Multi-Layer And Track (332.418mm,235.389mm)(332.418mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R41-2(332.393mm,244.482mm) on Multi-Layer And Track (332.418mm,242.399mm)(332.418mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R4-2(370.103mm,312.747mm) on Multi-Layer And Track (368.021mm,312.721mm)(368.986mm,312.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R42-1(391.566mm,362.788mm) on Multi-Layer And Text "R40" (390.627mm,362.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R42-1(391.566mm,362.788mm) on Multi-Layer And Track (392.633mm,362.763mm)(393.675mm,362.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R42-2(401.726mm,362.788mm) on Multi-Layer And Track (399.644mm,362.763mm)(400.609mm,362.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R43-1(321.217mm,234.322mm) on Multi-Layer And Track (321.242mm,235.389mm)(321.242mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R43-2(321.217mm,244.482mm) on Multi-Layer And Track (321.242mm,242.399mm)(321.242mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R44-1(391.566mm,365.506mm) on Multi-Layer And Text "R42" (390.627mm,365.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R44-1(391.566mm,365.506mm) on Multi-Layer And Track (392.633mm,365.481mm)(393.675mm,365.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R44-2(401.726mm,365.506mm) on Multi-Layer And Track (399.644mm,365.481mm)(400.609mm,365.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R45-1(309.533mm,234.322mm) on Multi-Layer And Track (309.558mm,235.389mm)(309.558mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R45-2(309.533mm,244.482mm) on Multi-Layer And Track (309.558mm,242.399mm)(309.558mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R46-1(391.566mm,368.3mm) on Multi-Layer And Text "R44" (390.627mm,367.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R46-1(391.566mm,368.3mm) on Multi-Layer And Track (392.633mm,368.275mm)(393.675mm,368.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R46-2(401.726mm,368.3mm) on Multi-Layer And Track (399.644mm,368.275mm)(400.609mm,368.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R47-1(297.849mm,234.322mm) on Multi-Layer And Track (297.874mm,235.389mm)(297.874mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R47-2(297.849mm,244.482mm) on Multi-Layer And Track (297.874mm,242.399mm)(297.874mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R48-1(391.566mm,371.094mm) on Multi-Layer And Text "R46" (390.627mm,370.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R48-1(391.566mm,371.094mm) on Multi-Layer And Track (392.633mm,371.069mm)(393.675mm,371.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R48-2(401.726mm,371.094mm) on Multi-Layer And Track (399.644mm,371.069mm)(400.609mm,371.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R49-1(254.288mm,234.322mm) on Multi-Layer And Track (254.313mm,235.389mm)(254.313mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R49-2(254.288mm,244.482mm) on Multi-Layer And Track (254.313mm,242.399mm)(254.313mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R50-1(260.13mm,234.322mm) on Multi-Layer And Track (260.155mm,235.389mm)(260.155mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R50-2(260.13mm,244.482mm) on Multi-Layer And Track (260.155mm,242.399mm)(260.155mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-1(359.943mm,315.584mm) on Multi-Layer And Text "R4" (359.004mm,315.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R5-1(359.943mm,315.584mm) on Multi-Layer And Track (361.01mm,315.559mm)(362.052mm,315.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R51-1(242.604mm,234.322mm) on Multi-Layer And Track (242.629mm,235.389mm)(242.629mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R51-2(242.604mm,244.482mm) on Multi-Layer And Track (242.629mm,242.399mm)(242.629mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R5-2(370.103mm,315.584mm) on Multi-Layer And Track (368.021mm,315.559mm)(368.986mm,315.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R52-1(248.446mm,234.322mm) on Multi-Layer And Track (248.471mm,235.389mm)(248.471mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R52-2(248.446mm,244.482mm) on Multi-Layer And Track (248.471mm,242.399mm)(248.471mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R53-1(231.428mm,234.322mm) on Multi-Layer And Track (231.453mm,235.389mm)(231.453mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R53-2(231.428mm,244.482mm) on Multi-Layer And Track (231.453mm,242.399mm)(231.453mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R54-1(236.762mm,234.322mm) on Multi-Layer And Track (236.787mm,235.389mm)(236.787mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R54-2(236.762mm,244.482mm) on Multi-Layer And Track (236.787mm,242.399mm)(236.787mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R55-1(219.744mm,234.322mm) on Multi-Layer And Track (219.769mm,235.389mm)(219.769mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R55-2(219.744mm,244.482mm) on Multi-Layer And Track (219.769mm,242.399mm)(219.769mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R56-1(225.586mm,234.322mm) on Multi-Layer And Track (225.611mm,235.389mm)(225.611mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R56-2(225.586mm,244.482mm) on Multi-Layer And Track (225.611mm,242.399mm)(225.611mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R57-1(208.06mm,234.322mm) on Multi-Layer And Track (208.085mm,235.389mm)(208.085mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R57-2(208.06mm,244.482mm) on Multi-Layer And Track (208.085mm,242.399mm)(208.085mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R58-1(213.902mm,234.322mm) on Multi-Layer And Track (213.927mm,235.389mm)(213.927mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R58-2(213.902mm,244.482mm) on Multi-Layer And Track (213.927mm,242.399mm)(213.927mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R59-1(196.376mm,234.322mm) on Multi-Layer And Track (196.401mm,235.389mm)(196.401mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R59-2(196.376mm,244.482mm) on Multi-Layer And Track (196.401mm,242.399mm)(196.401mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R60-1(202.218mm,234.322mm) on Multi-Layer And Track (202.243mm,235.389mm)(202.243mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R60-2(202.218mm,244.482mm) on Multi-Layer And Track (202.243mm,242.399mm)(202.243mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-1(359.943mm,318.422mm) on Multi-Layer And Text "R5" (359.004mm,317.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R6-1(359.943mm,318.422mm) on Multi-Layer And Track (361.01mm,318.396mm)(362.052mm,318.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R61-1(184.692mm,234.322mm) on Multi-Layer And Track (184.717mm,235.389mm)(184.717mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R61-2(184.692mm,244.482mm) on Multi-Layer And Track (184.717mm,242.399mm)(184.717mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R6-2(370.103mm,318.422mm) on Multi-Layer And Track (368.021mm,318.396mm)(368.986mm,318.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R62-1(190.534mm,234.322mm) on Multi-Layer And Track (190.559mm,235.389mm)(190.559mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R62-2(190.534mm,244.482mm) on Multi-Layer And Track (190.559mm,242.399mm)(190.559mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R63-1(173.516mm,234.322mm) on Multi-Layer And Track (173.541mm,235.389mm)(173.541mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R63-2(173.516mm,244.482mm) on Multi-Layer And Track (173.541mm,242.399mm)(173.541mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R64-1(178.85mm,234.322mm) on Multi-Layer And Track (178.875mm,235.389mm)(178.875mm,236.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R64-2(178.85mm,244.482mm) on Multi-Layer And Track (178.875mm,242.399mm)(178.875mm,243.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R7-1(359.943mm,321.259mm) on Multi-Layer And Text "R6" (359.004mm,320.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R7-1(359.943mm,321.259mm) on Multi-Layer And Track (361.01mm,321.234mm)(362.052mm,321.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R7-2(370.103mm,321.259mm) on Multi-Layer And Track (368.021mm,321.234mm)(368.986mm,321.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R8-1(359.943mm,324.053mm) on Multi-Layer And Text "R7" (359.004mm,323.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R8-1(359.943mm,324.053mm) on Multi-Layer And Track (361.01mm,324.028mm)(362.052mm,324.028mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R8-2(370.103mm,324.053mm) on Multi-Layer And Track (368.021mm,324.028mm)(368.986mm,324.028mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-1(359.943mm,326.847mm) on Multi-Layer And Text "R8" (359.004mm,326.314mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R9-1(359.943mm,326.847mm) on Multi-Layer And Track (361.01mm,326.822mm)(362.052mm,326.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R9-2(370.103mm,326.847mm) on Multi-Layer And Track (368.021mm,326.822mm)(368.986mm,326.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
Rule Violations :248

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.013mm < 0.254mm) Between Text "R1" (359.004mm,306.52mm) on Top Overlay And Track (361.01mm,307.053mm)(362.052mm,307.053mm) on Top Overlay Silk Text to Silk Clearance [0.013mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (359.004mm,331.826mm) on Top Overlay And Track (361.01mm,332.435mm)(362.052mm,332.435mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (359.004mm,331.826mm) on Top Overlay And Track (362.052mm,331.064mm)(362.052mm,333.858mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.242mm < 0.254mm) Between Text "R10" (359.004mm,331.826mm) on Top Overlay And Track (362.052mm,333.807mm)(362.052mm,336.601mm) on Top Overlay Silk Text to Silk Clearance [0.242mm]
   Violation between Silk To Silk Clearance Constraint: (0.242mm < 0.254mm) Between Text "R10" (359.004mm,331.826mm) on Top Overlay And Track (362.052mm,333.807mm)(368.021mm,333.807mm) on Top Overlay Silk Text to Silk Clearance [0.242mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R11" (359.004mm,334.721mm) on Top Overlay And Track (361.01mm,335.178mm)(362.052mm,335.178mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R11" (359.004mm,334.721mm) on Top Overlay And Track (362.052mm,333.807mm)(362.052mm,336.601mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "R11" (359.004mm,334.721mm) on Top Overlay And Track (362.052mm,336.601mm)(362.052mm,339.395mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "R11" (359.004mm,334.721mm) on Top Overlay And Track (362.052mm,336.601mm)(368.021mm,336.601mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "R11" (359.004mm,334.721mm) on Top Overlay And Track (362.052mm,336.601mm)(368.021mm,336.601mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R12" (359.004mm,337.464mm) on Top Overlay And Track (361.01mm,337.972mm)(362.052mm,337.972mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R12" (359.004mm,337.464mm) on Top Overlay And Track (362.052mm,336.601mm)(362.052mm,339.395mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R12" (359.004mm,337.464mm) on Top Overlay And Track (362.052mm,339.395mm)(362.052mm,342.189mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R12" (359.004mm,337.464mm) on Top Overlay And Track (362.052mm,339.395mm)(368.021mm,339.395mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R12" (359.004mm,337.464mm) on Top Overlay And Track (362.052mm,339.395mm)(368.021mm,339.395mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.013mm < 0.254mm) Between Text "R13" (359.004mm,340.258mm) on Top Overlay And Track (361.01mm,340.766mm)(362.052mm,340.766mm) on Top Overlay Silk Text to Silk Clearance [0.013mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R13" (359.004mm,340.258mm) on Top Overlay And Track (362.052mm,339.395mm)(362.052mm,342.189mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R13" (359.004mm,340.258mm) on Top Overlay And Track (362.052mm,342.189mm)(362.052mm,344.983mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R13" (359.004mm,340.258mm) on Top Overlay And Track (362.052mm,342.189mm)(368.021mm,342.189mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R13" (359.004mm,340.258mm) on Top Overlay And Track (362.052mm,342.189mm)(368.021mm,342.189mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.013mm < 0.254mm) Between Text "R14" (359.004mm,343.052mm) on Top Overlay And Track (361.01mm,343.56mm)(362.052mm,343.56mm) on Top Overlay Silk Text to Silk Clearance [0.013mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R14" (359.004mm,343.052mm) on Top Overlay And Track (362.052mm,342.189mm)(362.052mm,344.983mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R14" (359.004mm,343.052mm) on Top Overlay And Track (362.052mm,344.983mm)(368.021mm,344.983mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R14" (359.004mm,343.052mm) on Top Overlay And Track (362.052mm,344.983mm)(368.021mm,344.983mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.013mm < 0.254mm) Between Text "R15" (359.004mm,345.846mm) on Top Overlay And Track (361.01mm,346.354mm)(362.052mm,346.354mm) on Top Overlay Silk Text to Silk Clearance [0.013mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R15" (359.004mm,345.846mm) on Top Overlay And Track (362.052mm,344.983mm)(362.052mm,347.777mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "R15" (359.004mm,345.846mm) on Top Overlay And Track (362.052mm,347.726mm)(362.052mm,350.52mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "R15" (359.004mm,345.846mm) on Top Overlay And Track (362.052mm,347.726mm)(368.021mm,347.726mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R15" (359.004mm,345.846mm) on Top Overlay And Track (362.052mm,347.777mm)(368.021mm,347.777mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R16" (359.004mm,348.64mm) on Top Overlay And Track (361.01mm,349.098mm)(362.052mm,349.098mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R16" (359.004mm,348.64mm) on Top Overlay And Track (362.052mm,347.726mm)(362.052mm,350.52mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.089mm < 0.254mm) Between Text "R16" (359.004mm,348.64mm) on Top Overlay And Track (362.052mm,350.469mm)(368.021mm,350.469mm) on Top Overlay Silk Text to Silk Clearance [0.089mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "R16" (359.004mm,348.64mm) on Top Overlay And Track (362.052mm,350.52mm)(368.021mm,350.52mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R18" (359.004mm,351.384mm) on Top Overlay And Track (361.01mm,351.841mm)(362.052mm,351.841mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R18" (359.004mm,351.384mm) on Top Overlay And Track (362.052mm,350.469mm)(362.052mm,353.263mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "R18" (359.004mm,351.384mm) on Top Overlay And Track (362.052mm,353.263mm)(362.052mm,356.057mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "R18" (359.004mm,351.384mm) on Top Overlay And Track (362.052mm,353.263mm)(368.021mm,353.263mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "R18" (359.004mm,351.384mm) on Top Overlay And Track (362.052mm,353.263mm)(368.021mm,353.263mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2" (359.004mm,309.339mm) on Top Overlay And Track (361.01mm,309.884mm)(362.052mm,309.884mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R20" (359.004mm,354.127mm) on Top Overlay And Track (361.01mm,354.635mm)(362.052mm,354.635mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R20" (359.004mm,354.127mm) on Top Overlay And Track (362.052mm,353.263mm)(362.052mm,356.057mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R20" (359.004mm,354.127mm) on Top Overlay And Track (362.052mm,356.057mm)(368.021mm,356.057mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R20" (359.004mm,354.127mm) on Top Overlay And Track (362.052mm,356.057mm)(368.021mm,356.057mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R22" (359.004mm,356.921mm) on Top Overlay And Track (361.01mm,357.429mm)(362.052mm,357.429mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R22" (359.004mm,356.921mm) on Top Overlay And Track (362.052mm,356.057mm)(362.052mm,358.851mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R22" (359.004mm,356.921mm) on Top Overlay And Track (362.052mm,358.851mm)(368.021mm,358.851mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R22" (359.004mm,356.921mm) on Top Overlay And Track (362.052mm,358.851mm)(368.021mm,358.851mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R24" (359.004mm,359.715mm) on Top Overlay And Track (361.01mm,360.223mm)(362.052mm,360.223mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R24" (359.004mm,359.715mm) on Top Overlay And Track (362.052mm,358.851mm)(362.052mm,361.645mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R24" (359.004mm,359.715mm) on Top Overlay And Track (362.052mm,361.645mm)(368.021mm,361.645mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R24" (359.004mm,359.715mm) on Top Overlay And Track (362.052mm,361.645mm)(368.021mm,361.645mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R26" (359.004mm,362.509mm) on Top Overlay And Track (361.01mm,363.017mm)(362.052mm,363.017mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R26" (359.004mm,362.509mm) on Top Overlay And Track (362.052mm,361.645mm)(362.052mm,364.439mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R26" (359.004mm,362.509mm) on Top Overlay And Track (362.052mm,364.439mm)(368.021mm,364.439mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R26" (359.004mm,362.509mm) on Top Overlay And Track (362.052mm,364.439mm)(368.021mm,364.439mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R28" (359.004mm,365.303mm) on Top Overlay And Track (361.01mm,365.811mm)(362.052mm,365.811mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R28" (359.004mm,365.303mm) on Top Overlay And Track (362.052mm,364.439mm)(362.052mm,367.233mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R28" (359.004mm,365.303mm) on Top Overlay And Track (362.052mm,367.233mm)(368.021mm,367.233mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R28" (359.004mm,365.303mm) on Top Overlay And Track (362.052mm,367.233mm)(368.021mm,367.233mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3" (359.004mm,312.144mm) on Top Overlay And Track (361.01mm,312.721mm)(362.052mm,312.721mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R30" (359.004mm,368.097mm) on Top Overlay And Track (361.01mm,368.605mm)(362.052mm,368.605mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R30" (359.004mm,368.097mm) on Top Overlay And Track (362.052mm,367.233mm)(362.052mm,370.027mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R30" (359.004mm,368.097mm) on Top Overlay And Track (362.052mm,370.027mm)(368.021mm,370.027mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R34" (390.601mm,353.924mm) on Top Overlay And Track (392.633mm,354.381mm)(393.675mm,354.381mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R34" (390.601mm,353.924mm) on Top Overlay And Track (393.675mm,353.009mm)(393.675mm,355.803mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "R34" (390.601mm,353.924mm) on Top Overlay And Track (393.675mm,355.803mm)(399.644mm,355.803mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "R34" (390.601mm,353.924mm) on Top Overlay And Track (393.675mm,355.803mm)(399.644mm,355.803mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R36" (390.627mm,356.641mm) on Top Overlay And Track (392.633mm,357.175mm)(393.675mm,357.175mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R36" (390.627mm,356.641mm) on Top Overlay And Track (393.675mm,355.803mm)(393.675mm,358.597mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Text "R36" (390.627mm,356.641mm) on Top Overlay And Track (393.675mm,358.597mm)(399.644mm,358.597mm) on Top Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Text "R36" (390.627mm,356.641mm) on Top Overlay And Track (393.675mm,358.597mm)(399.644mm,358.597mm) on Top Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R38" (390.627mm,359.461mm) on Top Overlay And Track (392.633mm,359.969mm)(393.675mm,359.969mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R38" (390.627mm,359.461mm) on Top Overlay And Track (393.675mm,358.597mm)(393.675mm,361.391mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R38" (390.627mm,359.461mm) on Top Overlay And Track (393.675mm,361.391mm)(399.644mm,361.391mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R38" (390.627mm,359.461mm) on Top Overlay And Track (393.675mm,361.391mm)(399.644mm,361.391mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4" (359.004mm,315.007mm) on Top Overlay And Track (361.01mm,315.559mm)(362.052mm,315.559mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R40" (390.627mm,362.229mm) on Top Overlay And Track (392.633mm,362.763mm)(393.675mm,362.763mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R40" (390.627mm,362.229mm) on Top Overlay And Track (393.675mm,361.391mm)(393.675mm,364.185mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.221mm < 0.254mm) Between Text "R40" (390.627mm,362.229mm) on Top Overlay And Track (393.675mm,364.109mm)(393.675mm,366.903mm) on Top Overlay Silk Text to Silk Clearance [0.221mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "R40" (390.627mm,362.229mm) on Top Overlay And Track (393.675mm,364.109mm)(399.644mm,364.109mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Text "R40" (390.627mm,362.229mm) on Top Overlay And Track (393.675mm,364.185mm)(399.644mm,364.185mm) on Top Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R42" (390.627mm,365.049mm) on Top Overlay And Track (392.633mm,365.481mm)(393.675mm,365.481mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R42" (390.627mm,365.049mm) on Top Overlay And Track (393.675mm,364.109mm)(393.675mm,366.903mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "R42" (390.627mm,365.049mm) on Top Overlay And Track (393.675mm,366.903mm)(393.675mm,369.697mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "R42" (390.627mm,365.049mm) on Top Overlay And Track (393.675mm,366.903mm)(399.644mm,366.903mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "R42" (390.627mm,365.049mm) on Top Overlay And Track (393.675mm,366.903mm)(399.644mm,366.903mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R44" (390.627mm,367.767mm) on Top Overlay And Track (392.633mm,368.275mm)(393.675mm,368.275mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R44" (390.627mm,367.767mm) on Top Overlay And Track (393.675mm,366.903mm)(393.675mm,369.697mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R44" (390.627mm,367.767mm) on Top Overlay And Track (393.675mm,369.697mm)(399.644mm,369.697mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R44" (390.627mm,367.767mm) on Top Overlay And Track (393.675mm,369.697mm)(399.644mm,369.697mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R46" (390.627mm,370.561mm) on Top Overlay And Track (392.633mm,371.069mm)(393.675mm,371.069mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R46" (390.627mm,370.561mm) on Top Overlay And Track (393.675mm,369.697mm)(393.675mm,372.491mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R46" (390.627mm,370.561mm) on Top Overlay And Track (393.675mm,372.491mm)(399.644mm,372.491mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5" (359.004mm,317.819mm) on Top Overlay And Track (361.01mm,318.396mm)(362.052mm,318.396mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6" (359.004mm,320.668mm) on Top Overlay And Track (361.01mm,321.234mm)(362.052mm,321.234mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R7" (359.004mm,323.494mm) on Top Overlay And Track (361.01mm,324.028mm)(362.052mm,324.028mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R8" (359.004mm,326.314mm) on Top Overlay And Track (361.01mm,326.822mm)(362.052mm,326.822mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R9" (359.004mm,329.082mm) on Top Overlay And Track (361.01mm,329.565mm)(362.052mm,329.565mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :98

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n'))
   Violation between Room Definition: Between DIP Component U1-SN74HC595N (352.933mm,314.452mm) on Top Layer And Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) 
   Violation between Room Definition: Between DIP Component U2-SN74HC595N (415.29mm,361.95mm) on Top Layer And Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) 
   Violation between Room Definition: Between DIP Component U3-SN74HC595N (352.933mm,337.439mm) on Top Layer And Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) 
   Violation between Room Definition: Between DIP Component U4-SN74HC595N (415.417mm,338.836mm) on Top Layer And Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) 
   Violation between Room Definition: Between DIP Component U5-SN74HC595N (353.06mm,360.553mm) on Top Layer And Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) 
   Violation between Room Definition: Between DIP Component U6-SN74HC595N (415.417mm,315.849mm) on Top Layer And Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) 
   Violation between Room Definition: Between DIP Component U7-SN74HC595N (384.238mm,361.95mm) on Top Layer And Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) 
   Violation between Room Definition: Between DIP Component U8-SN74HC595N (384.429mm,315.849mm) on Top Layer And Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) 
   Violation between Room Definition: Between DIP Component U9-SN74HC595N (384.429mm,338.836mm) on Top Layer And Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And SIP Component P10-Header 8 (162.721mm,226.448mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And SIP Component P11-Header 8 (168.309mm,226.448mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And SIP Component P1-Header 8 (374.523mm,305.685mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And SIP Component P2-Header 8 (536.355mm,226.448mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And SIP Component P3-Header 8 (374.523mm,329.057mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And SIP Component P4-Header 8 (411.514mm,226.448mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And SIP Component P5-Header 8 (374.523mm,352.425mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And SIP Component P6-Header 8 (316.137mm,278.391mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And SIP Component P7-Header 8 (452.628mm,302.133mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And SIP Component P8-Header 8 (366.903mm,282.448mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And SIP Component P9-Header 8 (367.157mm,293.624mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component JDC1-Jack DC (435.737mm,282.067mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component Q11-2N2222A (485.775mm,286.004mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R10-RESISTOR (359.943mm,329.59mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R11-RESISTOR (359.943mm,332.461mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R12-RESISTOR (359.943mm,335.204mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R13-RESISTOR (359.943mm,337.998mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R14-RESISTOR (359.943mm,340.792mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R15-RESISTOR (359.943mm,343.586mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R16-RESISTOR (359.943mm,346.38mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R17-RESISTOR (503.462mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R18-RESISTOR (359.943mm,349.123mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R19-RESISTOR (491.778mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R1-RESISTOR (359.943mm,304.285mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R20-RESISTOR (359.943mm,351.866mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R21-RESISTOR (480.094mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R22-RESISTOR (359.943mm,354.66mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R23-RESISTOR (468.918mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R24-RESISTOR (359.943mm,357.454mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R25-RESISTOR (457.234mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R26-RESISTOR (359.943mm,360.248mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R27-RESISTOR (445.55mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R28-RESISTOR (359.943mm,363.042mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R29-RESISTOR (433.866mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R2-RESISTOR (359.943mm,307.079mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R30-RESISTOR (359.943mm,365.836mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R31-RESISTOR (422.182mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R32-RESISTOR (359.943mm,368.63mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R33-RESISTOR (379.129mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R34-RESISTOR (391.541mm,351.663mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R35-RESISTOR (367.445mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R36-RESISTOR (391.566mm,354.406mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R37-RESISTOR (355.761mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R38-RESISTOR (391.566mm,357.2mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R39-RESISTOR (344.077mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R3-RESISTOR (359.943mm,309.909mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R40-RESISTOR (391.566mm,359.994mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R41-RESISTOR (332.393mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R42-RESISTOR (391.566mm,362.788mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R43-RESISTOR (321.217mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R44-RESISTOR (391.566mm,365.506mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R45-RESISTOR (309.533mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R46-RESISTOR (391.566mm,368.3mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R47-RESISTOR (297.849mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R48-RESISTOR (391.566mm,371.094mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R49-RESISTOR (254.288mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R4-RESISTOR (359.943mm,312.747mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R50-RESISTOR (260.13mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R51-RESISTOR (242.604mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R52-RESISTOR (248.446mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R53-RESISTOR (231.428mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R54-RESISTOR (236.762mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R55-RESISTOR (219.744mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R56-RESISTOR (225.586mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R57-RESISTOR (208.06mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R58-RESISTOR (213.902mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R59-RESISTOR (196.376mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R5-RESISTOR (359.943mm,315.584mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R60-RESISTOR (202.218mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R61-RESISTOR (184.692mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R62-RESISTOR (190.534mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R63-RESISTOR (173.516mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R64-RESISTOR (178.85mm,234.322mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R6-RESISTOR (359.943mm,318.422mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R7-RESISTOR (359.943mm,321.259mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R8-RESISTOR (359.943mm,324.053mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (446.024mm, 276.479mm, 590.042mm, 290.195mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R9-RESISTOR (359.943mm,326.847mm) on Top Layer 
Rule Violations :86

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:03