<!-- HTML header for doxygen 1.8.14-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>BT AUDIO SDK: LCDC_Ramless_QSPI_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="my_customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="bbpro-h55px.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BT AUDIO SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,true,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">LCDC_Ramless_QSPI_TypeDef Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="rtl8773e_2rtl__lcdc__rlspi__def_8h_source.html">rtl_lcdc_rlspi_def.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a51aee88ef37d4ba80d45183c46afac36"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___ramless___q_s_p_i___type_def.html#a51aee88ef37d4ba80d45183c46afac36">RLSPI_VSYNC_CMD</a></td></tr>
<tr class="separator:a51aee88ef37d4ba80d45183c46afac36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4453a350244b70df8c817adbb43c5fa"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___ramless___q_s_p_i___type_def.html#ab4453a350244b70df8c817adbb43c5fa">RLSPI_VSYNC_CMD_ADDR</a></td></tr>
<tr class="separator:ab4453a350244b70df8c817adbb43c5fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a088092928a7968894129f85f01df5cab"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___ramless___q_s_p_i___type_def.html#a088092928a7968894129f85f01df5cab">RLSPI_HSYNC_CMD_VBPORCH</a></td></tr>
<tr class="separator:a088092928a7968894129f85f01df5cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20116657ee48977b4ca54b19cbe9901c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___ramless___q_s_p_i___type_def.html#a20116657ee48977b4ca54b19cbe9901c">RLSPI_HSYNC_CMD_ADDR_VBPORCH</a></td></tr>
<tr class="separator:a20116657ee48977b4ca54b19cbe9901c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab63e6760f7bb8c8ee243fec05bfe4bc8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___ramless___q_s_p_i___type_def.html#ab63e6760f7bb8c8ee243fec05bfe4bc8">RLSPI_HSYNC_CMD_VACTIVE</a></td></tr>
<tr class="separator:ab63e6760f7bb8c8ee243fec05bfe4bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a683bfad80e24f7911bc70fd8da8ce753"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___ramless___q_s_p_i___type_def.html#a683bfad80e24f7911bc70fd8da8ce753">RLSPI_HSYNC_CMD_ADDR_VACTIVE</a></td></tr>
<tr class="separator:a683bfad80e24f7911bc70fd8da8ce753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad56f5cd29cc5ea4ede7d0e811a00519d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___ramless___q_s_p_i___type_def.html#ad56f5cd29cc5ea4ede7d0e811a00519d">RLSPI_HSYNC_CMD_VFP</a></td></tr>
<tr class="separator:ad56f5cd29cc5ea4ede7d0e811a00519d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaed8dec2a71073fcde958c14822baee4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___ramless___q_s_p_i___type_def.html#aaed8dec2a71073fcde958c14822baee4">RLSPI_HSYNC_CMD_ADDR_VFP</a></td></tr>
<tr class="separator:aaed8dec2a71073fcde958c14822baee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b806b13ac83c8c51107c85a47f39d46"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___ramless___q_s_p_i___type_def.html#a7b806b13ac83c8c51107c85a47f39d46">RLSPI_LINE_DELAY_OUT_VACTIVE</a></td></tr>
<tr class="separator:a7b806b13ac83c8c51107c85a47f39d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7862e7d57727a1556c6fbdb4b9b3cf3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___ramless___q_s_p_i___type_def.html#af7862e7d57727a1556c6fbdb4b9b3cf3">RLSPI_LINE_DELAY_IN_VACTIVE</a></td></tr>
<tr class="separator:af7862e7d57727a1556c6fbdb4b9b3cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac94005784a22c0b88455d34704600022"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___ramless___q_s_p_i___type_def.html#ac94005784a22c0b88455d34704600022">RLSPI_FRAME_DELAY_INFINITE</a></td></tr>
<tr class="separator:ac94005784a22c0b88455d34704600022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7068bdf1f82d8158441a79c9af2cd43"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___ramless___q_s_p_i___type_def.html#ae7068bdf1f82d8158441a79c9af2cd43">RSVD1</a> [2]</td></tr>
<tr class="separator:ae7068bdf1f82d8158441a79c9af2cd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a621bd94538c937cd24029e1bcdcf50"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___ramless___q_s_p_i___type_def.html#a7a621bd94538c937cd24029e1bcdcf50">RLSPI_VERTICAL_SYNC_WIDTH</a></td></tr>
<tr class="separator:a7a621bd94538c937cd24029e1bcdcf50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dd00f1826d8734de041ad2b713bbfef"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___ramless___q_s_p_i___type_def.html#a6dd00f1826d8734de041ad2b713bbfef">RLSPI_VERTICAL_ABACK_PORCH</a></td></tr>
<tr class="separator:a6dd00f1826d8734de041ad2b713bbfef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb05b37a011d7113141c867bca7b5255"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___ramless___q_s_p_i___type_def.html#acb05b37a011d7113141c867bca7b5255">RLSPI_VERTICAL_AACTIVE</a></td></tr>
<tr class="separator:acb05b37a011d7113141c867bca7b5255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5511c238f1f76e701c4f2da5c1b399f0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___ramless___q_s_p_i___type_def.html#a5511c238f1f76e701c4f2da5c1b399f0">RLSPI_VERTICAL_TOTAL_HEIGHT</a></td></tr>
<tr class="separator:a5511c238f1f76e701c4f2da5c1b399f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a537c97f3280ab250f76215a96cd7c9c9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___ramless___q_s_p_i___type_def.html#a537c97f3280ab250f76215a96cd7c9c9">RLSPI_HORIZONTAL_WIDTH</a></td></tr>
<tr class="separator:a537c97f3280ab250f76215a96cd7c9c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a51aee88ef37d4ba80d45183c46afac36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51aee88ef37d4ba80d45183c46afac36">&#9670;&nbsp;</a></span>RLSPI_VSYNC_CMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RLSPI_VSYNC_CMD</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4453a350244b70df8c817adbb43c5fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4453a350244b70df8c817adbb43c5fa">&#9670;&nbsp;</a></span>RLSPI_VSYNC_CMD_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RLSPI_VSYNC_CMD_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a088092928a7968894129f85f01df5cab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a088092928a7968894129f85f01df5cab">&#9670;&nbsp;</a></span>RLSPI_HSYNC_CMD_VBPORCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RLSPI_HSYNC_CMD_VBPORCH</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20116657ee48977b4ca54b19cbe9901c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20116657ee48977b4ca54b19cbe9901c">&#9670;&nbsp;</a></span>RLSPI_HSYNC_CMD_ADDR_VBPORCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RLSPI_HSYNC_CMD_ADDR_VBPORCH</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab63e6760f7bb8c8ee243fec05bfe4bc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab63e6760f7bb8c8ee243fec05bfe4bc8">&#9670;&nbsp;</a></span>RLSPI_HSYNC_CMD_VACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RLSPI_HSYNC_CMD_VACTIVE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a683bfad80e24f7911bc70fd8da8ce753"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a683bfad80e24f7911bc70fd8da8ce753">&#9670;&nbsp;</a></span>RLSPI_HSYNC_CMD_ADDR_VACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RLSPI_HSYNC_CMD_ADDR_VACTIVE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad56f5cd29cc5ea4ede7d0e811a00519d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad56f5cd29cc5ea4ede7d0e811a00519d">&#9670;&nbsp;</a></span>RLSPI_HSYNC_CMD_VFP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RLSPI_HSYNC_CMD_VFP</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaed8dec2a71073fcde958c14822baee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaed8dec2a71073fcde958c14822baee4">&#9670;&nbsp;</a></span>RLSPI_HSYNC_CMD_ADDR_VFP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RLSPI_HSYNC_CMD_ADDR_VFP</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b806b13ac83c8c51107c85a47f39d46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b806b13ac83c8c51107c85a47f39d46">&#9670;&nbsp;</a></span>RLSPI_LINE_DELAY_OUT_VACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RLSPI_LINE_DELAY_OUT_VACTIVE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7862e7d57727a1556c6fbdb4b9b3cf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7862e7d57727a1556c6fbdb4b9b3cf3">&#9670;&nbsp;</a></span>RLSPI_LINE_DELAY_IN_VACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RLSPI_LINE_DELAY_IN_VACTIVE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac94005784a22c0b88455d34704600022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac94005784a22c0b88455d34704600022">&#9670;&nbsp;</a></span>RLSPI_FRAME_DELAY_INFINITE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RLSPI_FRAME_DELAY_INFINITE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7068bdf1f82d8158441a79c9af2cd43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7068bdf1f82d8158441a79c9af2cd43">&#9670;&nbsp;</a></span>RSVD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t RSVD1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a621bd94538c937cd24029e1bcdcf50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a621bd94538c937cd24029e1bcdcf50">&#9670;&nbsp;</a></span>RLSPI_VERTICAL_SYNC_WIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RLSPI_VERTICAL_SYNC_WIDTH</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6dd00f1826d8734de041ad2b713bbfef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dd00f1826d8734de041ad2b713bbfef">&#9670;&nbsp;</a></span>RLSPI_VERTICAL_ABACK_PORCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RLSPI_VERTICAL_ABACK_PORCH</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb05b37a011d7113141c867bca7b5255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb05b37a011d7113141c867bca7b5255">&#9670;&nbsp;</a></span>RLSPI_VERTICAL_AACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RLSPI_VERTICAL_AACTIVE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5511c238f1f76e701c4f2da5c1b399f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5511c238f1f76e701c4f2da5c1b399f0">&#9670;&nbsp;</a></span>RLSPI_VERTICAL_TOTAL_HEIGHT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RLSPI_VERTICAL_TOTAL_HEIGHT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a537c97f3280ab250f76215a96cd7c9c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a537c97f3280ab250f76215a96cd7c9c9">&#9670;&nbsp;</a></span>RLSPI_HORIZONTAL_WIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RLSPI_HORIZONTAL_WIDTH</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>sdk/src/mcu/display/driver/lcdc/src/device/rtl8773e/<a class="el" href="rtl8773e_2rtl__lcdc__rlspi__def_8h_source.html">rtl_lcdc_rlspi_def.h</a></li>
</ul>
</div><!-- contents -->

<HR SIZE=5>
<font size="3" color="black">Copyright(c) 2020, <a href=" http://www.realtek.com.tw/"><font size="3" color="#6FB7B7"><b>Realtek Semiconductor Corporation</b></font></a>. All rights reserved.</font> 
