
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000003f4  00800200  00001ff6  0000208a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001ff6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000003e  008005f4  008005f4  0000247e  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000247e  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000003c8  00000000  00000000  000024da  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002c72  00000000  00000000  000028a2  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001519  00000000  00000000  00005514  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00003d4e  00000000  00000000  00006a2d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000904  00000000  00000000  0000a77c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00013116  00000000  00000000  0000b080  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001673  00000000  00000000  0001e196  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000002d0  00000000  00000000  0001f809  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000052a8  00000000  00000000  0001fad9  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e1 c0       	rjmp	.+450    	; 0x1c8 <__bad_interrupt>
       6:	00 00       	nop
       8:	df c0       	rjmp	.+446    	; 0x1c8 <__bad_interrupt>
       a:	00 00       	nop
       c:	dd c0       	rjmp	.+442    	; 0x1c8 <__bad_interrupt>
       e:	00 00       	nop
      10:	db c0       	rjmp	.+438    	; 0x1c8 <__bad_interrupt>
      12:	00 00       	nop
      14:	d9 c0       	rjmp	.+434    	; 0x1c8 <__bad_interrupt>
      16:	00 00       	nop
      18:	1a c1       	rjmp	.+564    	; 0x24e <__vector_6>
      1a:	00 00       	nop
      1c:	d5 c0       	rjmp	.+426    	; 0x1c8 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d3 c0       	rjmp	.+422    	; 0x1c8 <__bad_interrupt>
      22:	00 00       	nop
      24:	d1 c0       	rjmp	.+418    	; 0x1c8 <__bad_interrupt>
      26:	00 00       	nop
      28:	cf c0       	rjmp	.+414    	; 0x1c8 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cd c0       	rjmp	.+410    	; 0x1c8 <__bad_interrupt>
      2e:	00 00       	nop
      30:	cb c0       	rjmp	.+406    	; 0x1c8 <__bad_interrupt>
      32:	00 00       	nop
      34:	c9 c0       	rjmp	.+402    	; 0x1c8 <__bad_interrupt>
      36:	00 00       	nop
      38:	c7 c0       	rjmp	.+398    	; 0x1c8 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c5 c0       	rjmp	.+394    	; 0x1c8 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c3 c0       	rjmp	.+390    	; 0x1c8 <__bad_interrupt>
      42:	00 00       	nop
      44:	c1 c0       	rjmp	.+386    	; 0x1c8 <__bad_interrupt>
      46:	00 00       	nop
      48:	bf c0       	rjmp	.+382    	; 0x1c8 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bd c0       	rjmp	.+378    	; 0x1c8 <__bad_interrupt>
      4e:	00 00       	nop
      50:	bb c0       	rjmp	.+374    	; 0x1c8 <__bad_interrupt>
      52:	00 00       	nop
      54:	b9 c0       	rjmp	.+370    	; 0x1c8 <__bad_interrupt>
      56:	00 00       	nop
      58:	b7 c0       	rjmp	.+366    	; 0x1c8 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b5 c0       	rjmp	.+362    	; 0x1c8 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b3 c0       	rjmp	.+358    	; 0x1c8 <__bad_interrupt>
      62:	00 00       	nop
      64:	b1 c0       	rjmp	.+354    	; 0x1c8 <__bad_interrupt>
      66:	00 00       	nop
      68:	af c0       	rjmp	.+350    	; 0x1c8 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ad c0       	rjmp	.+346    	; 0x1c8 <__bad_interrupt>
      6e:	00 00       	nop
      70:	ab c0       	rjmp	.+342    	; 0x1c8 <__bad_interrupt>
      72:	00 00       	nop
      74:	a9 c0       	rjmp	.+338    	; 0x1c8 <__bad_interrupt>
      76:	00 00       	nop
      78:	a7 c0       	rjmp	.+334    	; 0x1c8 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a5 c0       	rjmp	.+330    	; 0x1c8 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a3 c0       	rjmp	.+326    	; 0x1c8 <__bad_interrupt>
      82:	00 00       	nop
      84:	a1 c0       	rjmp	.+322    	; 0x1c8 <__bad_interrupt>
      86:	00 00       	nop
      88:	9f c0       	rjmp	.+318    	; 0x1c8 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9d c0       	rjmp	.+314    	; 0x1c8 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9b c0       	rjmp	.+310    	; 0x1c8 <__bad_interrupt>
      92:	00 00       	nop
      94:	99 c0       	rjmp	.+306    	; 0x1c8 <__bad_interrupt>
      96:	00 00       	nop
      98:	97 c0       	rjmp	.+302    	; 0x1c8 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	0c 94 7d 08 	jmp	0x10fa	; 0x10fa <__vector_39>
      a0:	93 c0       	rjmp	.+294    	; 0x1c8 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	91 c0       	rjmp	.+290    	; 0x1c8 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	f4 c1       	rjmp	.+1000   	; 0x492 <__vector_42>
      aa:	00 00       	nop
      ac:	8d c0       	rjmp	.+282    	; 0x1c8 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8b c0       	rjmp	.+278    	; 0x1c8 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	89 c0       	rjmp	.+274    	; 0x1c8 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	87 c0       	rjmp	.+270    	; 0x1c8 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	05 c7       	rjmp	.+3594   	; 0xec8 <__vector_47>
      be:	00 00       	nop
      c0:	27 c7       	rjmp	.+3662   	; 0xf10 <__vector_48>
      c2:	00 00       	nop
      c4:	81 c0       	rjmp	.+258    	; 0x1c8 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7f c0       	rjmp	.+254    	; 0x1c8 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7d c0       	rjmp	.+250    	; 0x1c8 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7b c0       	rjmp	.+246    	; 0x1c8 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	79 c0       	rjmp	.+242    	; 0x1c8 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	77 c0       	rjmp	.+238    	; 0x1c8 <__bad_interrupt>
      da:	00 00       	nop
      dc:	75 c0       	rjmp	.+234    	; 0x1c8 <__bad_interrupt>
      de:	00 00       	nop
      e0:	73 c0       	rjmp	.+230    	; 0x1c8 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	98 08       	sbc	r9, r8
      e6:	ea 08       	sbc	r14, r10
      e8:	ea 08       	sbc	r14, r10
      ea:	ea 08       	sbc	r14, r10
      ec:	ea 08       	sbc	r14, r10
      ee:	ea 08       	sbc	r14, r10
      f0:	ea 08       	sbc	r14, r10
      f2:	ea 08       	sbc	r14, r10
      f4:	98 08       	sbc	r9, r8
      f6:	ea 08       	sbc	r14, r10
      f8:	ea 08       	sbc	r14, r10
      fa:	ea 08       	sbc	r14, r10
      fc:	ea 08       	sbc	r14, r10
      fe:	ea 08       	sbc	r14, r10
     100:	ea 08       	sbc	r14, r10
     102:	ea 08       	sbc	r14, r10
     104:	9a 08       	sbc	r9, r10
     106:	ea 08       	sbc	r14, r10
     108:	ea 08       	sbc	r14, r10
     10a:	ea 08       	sbc	r14, r10
     10c:	ea 08       	sbc	r14, r10
     10e:	ea 08       	sbc	r14, r10
     110:	ea 08       	sbc	r14, r10
     112:	ea 08       	sbc	r14, r10
     114:	ea 08       	sbc	r14, r10
     116:	ea 08       	sbc	r14, r10
     118:	ea 08       	sbc	r14, r10
     11a:	ea 08       	sbc	r14, r10
     11c:	ea 08       	sbc	r14, r10
     11e:	ea 08       	sbc	r14, r10
     120:	ea 08       	sbc	r14, r10
     122:	ea 08       	sbc	r14, r10
     124:	9a 08       	sbc	r9, r10
     126:	ea 08       	sbc	r14, r10
     128:	ea 08       	sbc	r14, r10
     12a:	ea 08       	sbc	r14, r10
     12c:	ea 08       	sbc	r14, r10
     12e:	ea 08       	sbc	r14, r10
     130:	ea 08       	sbc	r14, r10
     132:	ea 08       	sbc	r14, r10
     134:	ea 08       	sbc	r14, r10
     136:	ea 08       	sbc	r14, r10
     138:	ea 08       	sbc	r14, r10
     13a:	ea 08       	sbc	r14, r10
     13c:	ea 08       	sbc	r14, r10
     13e:	ea 08       	sbc	r14, r10
     140:	ea 08       	sbc	r14, r10
     142:	ea 08       	sbc	r14, r10
     144:	e6 08       	sbc	r14, r6
     146:	ea 08       	sbc	r14, r10
     148:	ea 08       	sbc	r14, r10
     14a:	ea 08       	sbc	r14, r10
     14c:	ea 08       	sbc	r14, r10
     14e:	ea 08       	sbc	r14, r10
     150:	ea 08       	sbc	r14, r10
     152:	ea 08       	sbc	r14, r10
     154:	c3 08       	sbc	r12, r3
     156:	ea 08       	sbc	r14, r10
     158:	ea 08       	sbc	r14, r10
     15a:	ea 08       	sbc	r14, r10
     15c:	ea 08       	sbc	r14, r10
     15e:	ea 08       	sbc	r14, r10
     160:	ea 08       	sbc	r14, r10
     162:	ea 08       	sbc	r14, r10
     164:	ea 08       	sbc	r14, r10
     166:	ea 08       	sbc	r14, r10
     168:	ea 08       	sbc	r14, r10
     16a:	ea 08       	sbc	r14, r10
     16c:	ea 08       	sbc	r14, r10
     16e:	ea 08       	sbc	r14, r10
     170:	ea 08       	sbc	r14, r10
     172:	ea 08       	sbc	r14, r10
     174:	b7 08       	sbc	r11, r7
     176:	ea 08       	sbc	r14, r10
     178:	ea 08       	sbc	r14, r10
     17a:	ea 08       	sbc	r14, r10
     17c:	ea 08       	sbc	r14, r10
     17e:	ea 08       	sbc	r14, r10
     180:	ea 08       	sbc	r14, r10
     182:	ea 08       	sbc	r14, r10
     184:	d5 08       	sbc	r13, r5

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	15 e0       	ldi	r17, 0x05	; 5
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e6 ef       	ldi	r30, 0xF6	; 246
     19e:	ff e1       	ldi	r31, 0x1F	; 31
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a4 3f       	cpi	r26, 0xF4	; 244
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	26 e0       	ldi	r18, 0x06	; 6
     1b2:	a4 ef       	ldi	r26, 0xF4	; 244
     1b4:	b5 e0       	ldi	r27, 0x05	; 5
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a2 33       	cpi	r26, 0x32	; 50
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	0e 94 49 09 	call	0x1292	; 0x1292 <main>
     1c4:	0c 94 f9 0f 	jmp	0x1ff2	; 0x1ff2 <_exit>

000001c8 <__bad_interrupt>:
     1c8:	1b cf       	rjmp	.-458    	; 0x0 <__vectors>

000001ca <ADC_init>:
#include "ADC.h"


void ADC_init(void){
	// Enable ADC
	set_bit(ADCSRA, ADEN); 
     1ca:	ea e7       	ldi	r30, 0x7A	; 122
     1cc:	f0 e0       	ldi	r31, 0x00	; 0
     1ce:	80 81       	ld	r24, Z
     1d0:	80 68       	ori	r24, 0x80	; 128
     1d2:	80 83       	st	Z, r24
	
	// Using a prescaler of 128. (To determine frequency of successive approximations. ADPS bit in ADCSRA)
	set_bit(ADCSRA, ADPS2);
     1d4:	80 81       	ld	r24, Z
     1d6:	84 60       	ori	r24, 0x04	; 4
     1d8:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);
     1da:	80 81       	ld	r24, Z
     1dc:	82 60       	ori	r24, 0x02	; 2
     1de:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS0);
     1e0:	80 81       	ld	r24, Z
     1e2:	81 60       	ori	r24, 0x01	; 1
     1e4:	80 83       	st	Z, r24
	
	// Voltage reference: AVCC with external capacitor at AREF pin [Table 26-3]
	set_bit(ADMUX, REFS0); 
     1e6:	ec e7       	ldi	r30, 0x7C	; 124
     1e8:	f0 e0       	ldi	r31, 0x00	; 0
     1ea:	80 81       	ld	r24, Z
     1ec:	80 64       	ori	r24, 0x40	; 64
     1ee:	80 83       	st	Z, r24
     1f0:	08 95       	ret

000001f2 <ADC_read>:
//dont change ADMUX until one ADC clock cycle after ADSC is written (should be met by using a wait loop in this function)
uint16_t ADC_read(int channel){
	// Set bit 7 to 0, bit 6 to 1, bit 5 to 0, and let the rest be decided by the channel.
	// 010X XXXX
	
	ADMUX = 0x40 + channel;
     1f2:	80 5c       	subi	r24, 0xC0	; 192
     1f4:	80 93 7c 00 	sts	0x007C, r24

	set_bit(ADCSRA, ADSC); //Start a conversion
     1f8:	ea e7       	ldi	r30, 0x7A	; 122
     1fa:	f0 e0       	ldi	r31, 0x00	; 0
     1fc:	80 81       	ld	r24, Z
     1fe:	80 64       	ori	r24, 0x40	; 64
     200:	80 83       	st	Z, r24

	//wait til conversion is complete
	while(test_bit(ADCSRA, ADSC))
     202:	80 81       	ld	r24, Z
     204:	86 fd       	sbrc	r24, 6
     206:	fd cf       	rjmp	.-6      	; 0x202 <ADC_read+0x10>
		;

	//uint16_t adc_result = (ADCH << 8) + ADCL; //ADC could possibly be accessed directly
	uint16_t adc_result = ADC;
     208:	80 91 78 00 	lds	r24, 0x0078
     20c:	90 91 79 00 	lds	r25, 0x0079
	//check <avr/io.h> for details
	return adc_result;
}
     210:	08 95       	ret

00000212 <CAN_int_vect>:
	}
	MCP2515_bit_modify(MCP_CANCTRL,0xE0, 0x00);
	
	printf("ERROR FLAGS: %x\n", MCP2515_read(MCP_EFLG));
	
}
     212:	cf 93       	push	r28
     214:	8c e2       	ldi	r24, 0x2C	; 44
     216:	50 d2       	rcall	.+1184   	; 0x6b8 <MCP2515_read>
     218:	c8 2f       	mov	r28, r24
     21a:	80 ff       	sbrs	r24, 0
     21c:	0a c0       	rjmp	.+20     	; 0x232 <CAN_int_vect+0x20>
     21e:	40 e0       	ldi	r20, 0x00	; 0
     220:	61 e0       	ldi	r22, 0x01	; 1
     222:	8c e2       	ldi	r24, 0x2C	; 44
     224:	6e d2       	rcall	.+1244   	; 0x702 <MCP2515_bit_modify>
     226:	21 e0       	ldi	r18, 0x01	; 1
     228:	30 e0       	ldi	r19, 0x00	; 0
     22a:	30 93 f7 05 	sts	0x05F7, r19
     22e:	20 93 f6 05 	sts	0x05F6, r18
     232:	c1 ff       	sbrs	r28, 1
     234:	0a c0       	rjmp	.+20     	; 0x24a <CAN_int_vect+0x38>
     236:	40 e0       	ldi	r20, 0x00	; 0
     238:	62 e0       	ldi	r22, 0x02	; 2
     23a:	8c e2       	ldi	r24, 0x2C	; 44
     23c:	62 d2       	rcall	.+1220   	; 0x702 <MCP2515_bit_modify>
     23e:	81 e0       	ldi	r24, 0x01	; 1
     240:	90 e0       	ldi	r25, 0x00	; 0
     242:	90 93 f5 05 	sts	0x05F5, r25
     246:	80 93 f4 05 	sts	0x05F4, r24
     24a:	cf 91       	pop	r28
     24c:	08 95       	ret

0000024e <__vector_6>:
     24e:	1f 92       	push	r1
     250:	0f 92       	push	r0
     252:	0f b6       	in	r0, 0x3f	; 63
     254:	0f 92       	push	r0
     256:	11 24       	eor	r1, r1
     258:	0b b6       	in	r0, 0x3b	; 59
     25a:	0f 92       	push	r0
     25c:	2f 93       	push	r18
     25e:	3f 93       	push	r19
     260:	4f 93       	push	r20
     262:	5f 93       	push	r21
     264:	6f 93       	push	r22
     266:	7f 93       	push	r23
     268:	8f 93       	push	r24
     26a:	9f 93       	push	r25
     26c:	af 93       	push	r26
     26e:	bf 93       	push	r27
     270:	ef 93       	push	r30
     272:	ff 93       	push	r31
     274:	f8 94       	cli
     276:	cd df       	rcall	.-102    	; 0x212 <CAN_int_vect>
     278:	78 94       	sei
     27a:	ff 91       	pop	r31
     27c:	ef 91       	pop	r30
     27e:	bf 91       	pop	r27
     280:	af 91       	pop	r26
     282:	9f 91       	pop	r25
     284:	8f 91       	pop	r24
     286:	7f 91       	pop	r23
     288:	6f 91       	pop	r22
     28a:	5f 91       	pop	r21
     28c:	4f 91       	pop	r20
     28e:	3f 91       	pop	r19
     290:	2f 91       	pop	r18
     292:	0f 90       	pop	r0
     294:	0b be       	out	0x3b, r0	; 59
     296:	0f 90       	pop	r0
     298:	0f be       	out	0x3f, r0	; 63
     29a:	0f 90       	pop	r0
     29c:	1f 90       	pop	r1
     29e:	18 95       	reti

000002a0 <CAN_init>:
     2a0:	ed 98       	cbi	0x1d, 5	; 29
     2a2:	ea e6       	ldi	r30, 0x6A	; 106
     2a4:	f0 e0       	ldi	r31, 0x00	; 0
     2a6:	80 81       	ld	r24, Z
     2a8:	87 7f       	andi	r24, 0xF7	; 247
     2aa:	80 83       	st	Z, r24
     2ac:	80 81       	ld	r24, Z
     2ae:	8b 7f       	andi	r24, 0xFB	; 251
     2b0:	80 83       	st	Z, r24
     2b2:	ed 9a       	sbi	0x1d, 5	; 29
     2b4:	3f d2       	rcall	.+1150   	; 0x734 <MCP2515_init>
     2b6:	4f ef       	ldi	r20, 0xFF	; 255
     2b8:	64 e6       	ldi	r22, 0x64	; 100
     2ba:	80 e6       	ldi	r24, 0x60	; 96
     2bc:	22 d2       	rcall	.+1092   	; 0x702 <MCP2515_bit_modify>
     2be:	4f ef       	ldi	r20, 0xFF	; 255
     2c0:	60 e6       	ldi	r22, 0x60	; 96
     2c2:	80 e7       	ldi	r24, 0x70	; 112
     2c4:	1e d2       	rcall	.+1084   	; 0x702 <MCP2515_bit_modify>
     2c6:	43 e0       	ldi	r20, 0x03	; 3
     2c8:	63 e0       	ldi	r22, 0x03	; 3
     2ca:	8b e2       	ldi	r24, 0x2B	; 43
     2cc:	1a d2       	rcall	.+1076   	; 0x702 <MCP2515_bit_modify>
     2ce:	40 e0       	ldi	r20, 0x00	; 0
     2d0:	60 ee       	ldi	r22, 0xE0	; 224
     2d2:	8f e0       	ldi	r24, 0x0F	; 15
     2d4:	16 c2       	rjmp	.+1068   	; 0x702 <MCP2515_bit_modify>
     2d6:	08 95       	ret

000002d8 <CAN_transmit_complete>:
     2d8:	82 95       	swap	r24
     2da:	80 7f       	andi	r24, 0xF0	; 240
     2dc:	80 5d       	subi	r24, 0xD0	; 208
     2de:	ec d1       	rcall	.+984    	; 0x6b8 <MCP2515_read>
     2e0:	86 95       	lsr	r24
     2e2:	86 95       	lsr	r24
     2e4:	86 95       	lsr	r24
     2e6:	91 e0       	ldi	r25, 0x01	; 1
     2e8:	89 27       	eor	r24, r25
     2ea:	81 70       	andi	r24, 0x01	; 1
     2ec:	90 e0       	ldi	r25, 0x00	; 0
     2ee:	08 95       	ret

000002f0 <CAN_message_send>:
     2f0:	0f 93       	push	r16
     2f2:	1f 93       	push	r17
     2f4:	cf 93       	push	r28
     2f6:	df 93       	push	r29
     2f8:	ec 01       	movw	r28, r24
     2fa:	80 e0       	ldi	r24, 0x00	; 0
     2fc:	ed df       	rcall	.-38     	; 0x2d8 <CAN_transmit_complete>
     2fe:	89 2b       	or	r24, r25
     300:	49 f4       	brne	.+18     	; 0x314 <CAN_message_send+0x24>
     302:	82 e6       	ldi	r24, 0x62	; 98
     304:	92 e0       	ldi	r25, 0x02	; 2
     306:	9f 93       	push	r25
     308:	8f 93       	push	r24
     30a:	0e 94 df 0b 	call	0x17be	; 0x17be <printf>
     30e:	0f 90       	pop	r0
     310:	0f 90       	pop	r0
     312:	25 c0       	rjmp	.+74     	; 0x35e <CAN_message_send+0x6e>
     314:	08 81       	ld	r16, Y
     316:	19 81       	ldd	r17, Y+1	; 0x01
     318:	b8 01       	movw	r22, r16
     31a:	76 95       	lsr	r23
     31c:	67 95       	ror	r22
     31e:	76 95       	lsr	r23
     320:	67 95       	ror	r22
     322:	76 95       	lsr	r23
     324:	67 95       	ror	r22
     326:	81 e3       	ldi	r24, 0x31	; 49
     328:	d4 d1       	rcall	.+936    	; 0x6d2 <MCP2515_write>
     32a:	60 2f       	mov	r22, r16
     32c:	62 95       	swap	r22
     32e:	66 0f       	add	r22, r22
     330:	60 7e       	andi	r22, 0xE0	; 224
     332:	82 e3       	ldi	r24, 0x32	; 50
     334:	ce d1       	rcall	.+924    	; 0x6d2 <MCP2515_write>
     336:	6a 81       	ldd	r22, Y+2	; 0x02
     338:	85 e3       	ldi	r24, 0x35	; 53
     33a:	cb d1       	rcall	.+918    	; 0x6d2 <MCP2515_write>
     33c:	8a 81       	ldd	r24, Y+2	; 0x02
     33e:	88 23       	and	r24, r24
     340:	61 f0       	breq	.+24     	; 0x35a <CAN_message_send+0x6a>
     342:	10 e0       	ldi	r17, 0x00	; 0
     344:	fe 01       	movw	r30, r28
     346:	e1 0f       	add	r30, r17
     348:	f1 1d       	adc	r31, r1
     34a:	63 81       	ldd	r22, Z+3	; 0x03
     34c:	86 e3       	ldi	r24, 0x36	; 54
     34e:	81 0f       	add	r24, r17
     350:	c0 d1       	rcall	.+896    	; 0x6d2 <MCP2515_write>
     352:	1f 5f       	subi	r17, 0xFF	; 255
     354:	8a 81       	ldd	r24, Y+2	; 0x02
     356:	18 17       	cp	r17, r24
     358:	a8 f3       	brcs	.-22     	; 0x344 <CAN_message_send+0x54>
     35a:	81 e0       	ldi	r24, 0x01	; 1
     35c:	c9 d1       	rcall	.+914    	; 0x6f0 <MCP2515_request_to_send>
     35e:	df 91       	pop	r29
     360:	cf 91       	pop	r28
     362:	1f 91       	pop	r17
     364:	0f 91       	pop	r16
     366:	08 95       	ret

00000368 <CAN_message_receive>:
     368:	df 92       	push	r13
     36a:	ef 92       	push	r14
     36c:	ff 92       	push	r15
     36e:	0f 93       	push	r16
     370:	1f 93       	push	r17
     372:	cf 93       	push	r28
     374:	df 93       	push	r29
     376:	8c 01       	movw	r16, r24
     378:	f8 94       	cli
     37a:	80 91 f6 05 	lds	r24, 0x05F6
     37e:	90 91 f7 05 	lds	r25, 0x05F7
     382:	89 2b       	or	r24, r25
     384:	39 f0       	breq	.+14     	; 0x394 <CAN_message_receive+0x2c>
     386:	10 92 f7 05 	sts	0x05F7, r1
     38a:	10 92 f6 05 	sts	0x05F6, r1
     38e:	c0 e0       	ldi	r28, 0x00	; 0
     390:	d0 e0       	ldi	r29, 0x00	; 0
     392:	11 c0       	rjmp	.+34     	; 0x3b6 <CAN_message_receive+0x4e>
     394:	80 91 f4 05 	lds	r24, 0x05F4
     398:	90 91 f5 05 	lds	r25, 0x05F5
     39c:	89 2b       	or	r24, r25
     39e:	39 f0       	breq	.+14     	; 0x3ae <CAN_message_receive+0x46>
     3a0:	10 92 f5 05 	sts	0x05F5, r1
     3a4:	10 92 f4 05 	sts	0x05F4, r1
     3a8:	c1 e0       	ldi	r28, 0x01	; 1
     3aa:	d0 e0       	ldi	r29, 0x00	; 0
     3ac:	04 c0       	rjmp	.+8      	; 0x3b6 <CAN_message_receive+0x4e>
     3ae:	f8 01       	movw	r30, r16
     3b0:	12 82       	std	Z+2, r1	; 0x02
     3b2:	78 94       	sei
     3b4:	3e c0       	rjmp	.+124    	; 0x432 <CAN_message_receive+0xca>
     3b6:	fc 2e       	mov	r15, r28
     3b8:	ff 0c       	add	r15, r15
     3ba:	ff 0c       	add	r15, r15
     3bc:	ff 0c       	add	r15, r15
     3be:	ff 0c       	add	r15, r15
     3c0:	81 e6       	ldi	r24, 0x61	; 97
     3c2:	8f 0d       	add	r24, r15
     3c4:	79 d1       	rcall	.+754    	; 0x6b8 <MCP2515_read>
     3c6:	e8 2e       	mov	r14, r24
     3c8:	82 e6       	ldi	r24, 0x62	; 98
     3ca:	8f 0d       	add	r24, r15
     3cc:	75 d1       	rcall	.+746    	; 0x6b8 <MCP2515_read>
     3ce:	2e 2d       	mov	r18, r14
     3d0:	30 e0       	ldi	r19, 0x00	; 0
     3d2:	22 0f       	add	r18, r18
     3d4:	33 1f       	adc	r19, r19
     3d6:	22 0f       	add	r18, r18
     3d8:	33 1f       	adc	r19, r19
     3da:	22 0f       	add	r18, r18
     3dc:	33 1f       	adc	r19, r19
     3de:	82 95       	swap	r24
     3e0:	86 95       	lsr	r24
     3e2:	87 70       	andi	r24, 0x07	; 7
     3e4:	28 0f       	add	r18, r24
     3e6:	31 1d       	adc	r19, r1
     3e8:	f8 01       	movw	r30, r16
     3ea:	31 83       	std	Z+1, r19	; 0x01
     3ec:	20 83       	st	Z, r18
     3ee:	85 e6       	ldi	r24, 0x65	; 101
     3f0:	8f 0d       	add	r24, r15
     3f2:	62 d1       	rcall	.+708    	; 0x6b8 <MCP2515_read>
     3f4:	87 70       	andi	r24, 0x07	; 7
     3f6:	f8 01       	movw	r30, r16
     3f8:	82 83       	std	Z+2, r24	; 0x02
     3fa:	88 23       	and	r24, r24
     3fc:	c9 f0       	breq	.+50     	; 0x430 <CAN_message_receive+0xc8>
     3fe:	7e 01       	movw	r14, r28
     400:	ee 0c       	add	r14, r14
     402:	ff 1c       	adc	r15, r15
     404:	ee 0c       	add	r14, r14
     406:	ff 1c       	adc	r15, r15
     408:	ee 0c       	add	r14, r14
     40a:	ff 1c       	adc	r15, r15
     40c:	ee 0c       	add	r14, r14
     40e:	ff 1c       	adc	r15, r15
     410:	d1 2c       	mov	r13, r1
     412:	cd 2d       	mov	r28, r13
     414:	d0 e0       	ldi	r29, 0x00	; 0
     416:	ce 01       	movw	r24, r28
     418:	8a 59       	subi	r24, 0x9A	; 154
     41a:	9f 4f       	sbci	r25, 0xFF	; 255
     41c:	8e 0d       	add	r24, r14
     41e:	4c d1       	rcall	.+664    	; 0x6b8 <MCP2515_read>
     420:	c0 0f       	add	r28, r16
     422:	d1 1f       	adc	r29, r17
     424:	8b 83       	std	Y+3, r24	; 0x03
     426:	d3 94       	inc	r13
     428:	f8 01       	movw	r30, r16
     42a:	82 81       	ldd	r24, Z+2	; 0x02
     42c:	d8 16       	cp	r13, r24
     42e:	88 f3       	brcs	.-30     	; 0x412 <CAN_message_receive+0xaa>
     430:	78 94       	sei
     432:	df 91       	pop	r29
     434:	cf 91       	pop	r28
     436:	1f 91       	pop	r17
     438:	0f 91       	pop	r16
     43a:	ff 90       	pop	r15
     43c:	ef 90       	pop	r14
     43e:	df 90       	pop	r13
     440:	08 95       	ret

00000442 <receive_control_inputs>:

can_message receive_control_inputs(void){
     442:	0f 93       	push	r16
     444:	1f 93       	push	r17
     446:	cf 93       	push	r28
     448:	df 93       	push	r29
     44a:	cd b7       	in	r28, 0x3d	; 61
     44c:	de b7       	in	r29, 0x3e	; 62
     44e:	2b 97       	sbiw	r28, 0x0b	; 11
     450:	0f b6       	in	r0, 0x3f	; 63
     452:	f8 94       	cli
     454:	de bf       	out	0x3e, r29	; 62
     456:	0f be       	out	0x3f, r0	; 63
     458:	cd bf       	out	0x3d, r28	; 61
     45a:	8c 01       	movw	r16, r24
	can_message msg;
	msg.length = 0;
     45c:	1b 82       	std	Y+3, r1	; 0x03
	while (!msg.length) {
		CAN_message_receive(&msg);
     45e:	ce 01       	movw	r24, r28
     460:	01 96       	adiw	r24, 0x01	; 1
     462:	82 df       	rcall	.-252    	; 0x368 <CAN_message_receive>
}

can_message receive_control_inputs(void){
	can_message msg;
	msg.length = 0;
	while (!msg.length) {
     464:	8b 81       	ldd	r24, Y+3	; 0x03
     466:	88 23       	and	r24, r24
     468:	d1 f3       	breq	.-12     	; 0x45e <receive_control_inputs+0x1c>
		CAN_message_receive(&msg);
	}
	return msg;
     46a:	8b e0       	ldi	r24, 0x0B	; 11
     46c:	fe 01       	movw	r30, r28
     46e:	31 96       	adiw	r30, 0x01	; 1
     470:	d8 01       	movw	r26, r16
     472:	01 90       	ld	r0, Z+
     474:	0d 92       	st	X+, r0
     476:	8a 95       	dec	r24
     478:	e1 f7       	brne	.-8      	; 0x472 <receive_control_inputs+0x30>
     47a:	c8 01       	movw	r24, r16
     47c:	2b 96       	adiw	r28, 0x0b	; 11
     47e:	0f b6       	in	r0, 0x3f	; 63
     480:	f8 94       	cli
     482:	de bf       	out	0x3e, r29	; 62
     484:	0f be       	out	0x3f, r0	; 63
     486:	cd bf       	out	0x3d, r28	; 61
     488:	df 91       	pop	r29
     48a:	cf 91       	pop	r28
     48c:	1f 91       	pop	r17
     48e:	0f 91       	pop	r16
     490:	08 95       	ret

00000492 <__vector_42>:
#define SCORE_TIME ((double) 100)/1000				// s
#define SCORE_MAX_CHARGE (int)(INTERRUPT_FREQUENCY * SCORE_TIME)


//Set the timer_flag 0.1s when the timer has counted to OCR4A
ISR(TIMER4_COMPA_vect){
     492:	1f 92       	push	r1
     494:	0f 92       	push	r0
     496:	0f b6       	in	r0, 0x3f	; 63
     498:	0f 92       	push	r0
     49a:	11 24       	eor	r1, r1
     49c:	8f 93       	push	r24
     49e:	9f 93       	push	r25
	// Increment solenoid charge
	score_charge++;
     4a0:	80 91 0e 06 	lds	r24, 0x060E
     4a4:	90 91 0f 06 	lds	r25, 0x060F
     4a8:	01 96       	adiw	r24, 0x01	; 1
     4aa:	90 93 0f 06 	sts	0x060F, r25
     4ae:	80 93 0e 06 	sts	0x060E, r24
	
	if(score_charge == SCORE_MAX_CHARGE){
     4b2:	80 91 0e 06 	lds	r24, 0x060E
     4b6:	90 91 0f 06 	lds	r25, 0x060F
     4ba:	0a 97       	sbiw	r24, 0x0a	; 10
     4bc:	99 f4       	brne	.+38     	; 0x4e4 <__vector_42+0x52>
		score_charge = 0;
     4be:	10 92 0f 06 	sts	0x060F, r1
     4c2:	10 92 0e 06 	sts	0x060E, r1
		score_flag = 1;
     4c6:	81 e0       	ldi	r24, 0x01	; 1
     4c8:	90 e0       	ldi	r25, 0x00	; 0
     4ca:	90 93 15 06 	sts	0x0615, r25
     4ce:	80 93 14 06 	sts	0x0614, r24
		score_ms += 1;
     4d2:	80 91 10 06 	lds	r24, 0x0610
     4d6:	90 91 11 06 	lds	r25, 0x0611
     4da:	01 96       	adiw	r24, 0x01	; 1
     4dc:	90 93 11 06 	sts	0x0611, r25
     4e0:	80 93 10 06 	sts	0x0610, r24
	}
	
	// Set timer flag
	timer_flag = 1;
     4e4:	81 e0       	ldi	r24, 0x01	; 1
     4e6:	90 e0       	ldi	r25, 0x00	; 0
     4e8:	90 93 17 06 	sts	0x0617, r25
     4ec:	80 93 16 06 	sts	0x0616, r24
}
     4f0:	9f 91       	pop	r25
     4f2:	8f 91       	pop	r24
     4f4:	0f 90       	pop	r0
     4f6:	0f be       	out	0x3f, r0	; 63
     4f8:	0f 90       	pop	r0
     4fa:	1f 90       	pop	r1
     4fc:	18 95       	reti

000004fe <CONTROL_init>:

// Initializes timer
void CONTROL_init(void) {	
	//16-bit interrupt
	set_bit(TCCR4A,COM4A1);
     4fe:	e0 ea       	ldi	r30, 0xA0	; 160
     500:	f0 e0       	ldi	r31, 0x00	; 0
     502:	80 81       	ld	r24, Z
     504:	80 68       	ori	r24, 0x80	; 128
     506:	80 83       	st	Z, r24
	
	//Use timer4
	//clear timer on compare (CTC) mode (16 bit, TOP in OCR4A) page 145 (mode 4 table 17-2)
	//clear_bit(TCCR4B, WGM43);
	set_bit(TCCR4B, WGM42);
     508:	e1 ea       	ldi	r30, 0xA1	; 161
     50a:	f0 e0       	ldi	r31, 0x00	; 0
     50c:	80 81       	ld	r24, Z
     50e:	88 60       	ori	r24, 0x08	; 8
     510:	80 83       	st	Z, r24
	//clear_bit(TCCR4A, WGM41);
	//clear_bit(TCCR4A, WGM40);
	 
	//resets at this value (output compare register) ~100 Hz when prescaler = 8
	OCR4A = 20000;
     512:	80 e2       	ldi	r24, 0x20	; 32
     514:	9e e4       	ldi	r25, 0x4E	; 78
     516:	90 93 a9 00 	sts	0x00A9, r25
     51a:	80 93 a8 00 	sts	0x00A8, r24
	 
	//set prescaler 8
	clear_bit(TCCR4B, CS42);
     51e:	80 81       	ld	r24, Z
     520:	8b 7f       	andi	r24, 0xFB	; 251
     522:	80 83       	st	Z, r24
	set_bit(TCCR4B, CS41);
     524:	80 81       	ld	r24, Z
     526:	82 60       	ori	r24, 0x02	; 2
     528:	80 83       	st	Z, r24
	clear_bit(TCCR4B, CS40);
     52a:	80 81       	ld	r24, Z
     52c:	8e 7f       	andi	r24, 0xFE	; 254
     52e:	80 83       	st	Z, r24
	 
	//output compare A match interrupt enable (17.11.35)
	set_bit(TIMSK4, OCIE4A);
     530:	e2 e7       	ldi	r30, 0x72	; 114
     532:	f0 e0       	ldi	r31, 0x00	; 0
     534:	80 81       	ld	r24, Z
     536:	82 60       	ori	r24, 0x02	; 2
     538:	80 83       	st	Z, r24
	
	score_flag = 0;
     53a:	10 92 15 06 	sts	0x0615, r1
     53e:	10 92 14 06 	sts	0x0614, r1
	score_ms = 0;
     542:	10 92 11 06 	sts	0x0611, r1
     546:	10 92 10 06 	sts	0x0610, r1
	score_charge = 0;
     54a:	10 92 0f 06 	sts	0x060F, r1
     54e:	10 92 0e 06 	sts	0x060E, r1
     552:	08 95       	ret

00000554 <CONTROL_run>:
}

void CONTROL_run(control control_type) {
     554:	cf 93       	push	r28
     556:	df 93       	push	r29
     558:	cd b7       	in	r28, 0x3d	; 61
     55a:	de b7       	in	r29, 0x3e	; 62
     55c:	2b 97       	sbiw	r28, 0x0b	; 11
     55e:	0f b6       	in	r0, 0x3f	; 63
     560:	f8 94       	cli
     562:	de bf       	out	0x3e, r29	; 62
     564:	0f be       	out	0x3f, r0	; 63
     566:	cd bf       	out	0x3d, r28	; 61
     568:	08 2f       	mov	r16, r24
	//printf("Inside CONTROL_run()\n");
	while(1) {
		can_message control_inputs = receive_control_inputs();
     56a:	ce 01       	movw	r24, r28
     56c:	01 96       	adiw	r24, 0x01	; 1
     56e:	69 df       	rcall	.-302    	; 0x442 <receive_control_inputs>
		int8_t velocity_reference = control_inputs.data[JOYSTICK_X];
     570:	fc 80       	ldd	r15, Y+4	; 0x04
		uint8_t slider_left = control_inputs.data[SLIDER_LEFT];
		uint8_t slider_right = control_inputs.data[SLIDER_RIGHT];
     572:	1f 81       	ldd	r17, Y+7	; 0x07
		uint8_t buttons = control_inputs.data[BUTTONS];
		
		if (buttons & (1 << JOY_BUTTON)){
     574:	98 85       	ldd	r25, Y+8	; 0x08
     576:	92 fd       	sbrc	r25, 2
			solenoid_send_pulse();
     578:	13 d5       	rcall	.+2598   	; 0xfa0 <solenoid_send_pulse>
		}
		
		servo_set(slider_right);
     57a:	81 2f       	mov	r24, r17
     57c:	58 d4       	rcall	.+2224   	; 0xe2e <servo_set>
		
		if(score_flag){
     57e:	20 91 14 06 	lds	r18, 0x0614
     582:	30 91 15 06 	lds	r19, 0x0615
     586:	23 2b       	or	r18, r19
     588:	81 f0       	breq	.+32     	; 0x5aa <CONTROL_run+0x56>
			score_flag = 0;
     58a:	10 92 15 06 	sts	0x0615, r1
     58e:	10 92 14 06 	sts	0x0614, r1
			GAME_send_highscore(score_ms);
     592:	80 91 10 06 	lds	r24, 0x0610
     596:	90 91 11 06 	lds	r25, 0x0611
     59a:	25 d0       	rcall	.+74     	; 0x5e6 <GAME_send_highscore>
			if(IR_disrupted()){
     59c:	48 d0       	rcall	.+144    	; 0x62e <IR_disrupted>
     59e:	88 23       	and	r24, r24
     5a0:	21 f0       	breq	.+8      	; 0x5aa <CONTROL_run+0x56>
				score_ms = 0;
     5a2:	10 92 11 06 	sts	0x0611, r1
     5a6:	10 92 10 06 	sts	0x0610, r1
			}
		}
		
		if (timer_flag) {
     5aa:	20 91 16 06 	lds	r18, 0x0616
     5ae:	30 91 17 06 	lds	r19, 0x0617
     5b2:	23 2b       	or	r18, r19
     5b4:	d1 f2       	breq	.-76     	; 0x56a <CONTROL_run+0x16>
			timer_flag = 0;
     5b6:	10 92 17 06 	sts	0x0617, r1
     5ba:	10 92 16 06 	sts	0x0616, r1
			switch (control_type) {
     5be:	00 23       	and	r16, r16
     5c0:	19 f0       	breq	.+6      	; 0x5c8 <CONTROL_run+0x74>
     5c2:	01 30       	cpi	r16, 0x01	; 1
     5c4:	39 f0       	breq	.+14     	; 0x5d4 <CONTROL_run+0x80>
     5c6:	d1 cf       	rjmp	.-94     	; 0x56a <CONTROL_run+0x16>
				case OPEN_LOOP: 
				motor_set_velocity(velocity_reference); 
     5c8:	8f 2d       	mov	r24, r15
     5ca:	99 27       	eor	r25, r25
     5cc:	87 fd       	sbrc	r24, 7
     5ce:	90 95       	com	r25
     5d0:	e8 d0       	rcall	.+464    	; 0x7a2 <motor_set_velocity>
				break;
     5d2:	cb cf       	rjmp	.-106    	; 0x56a <CONTROL_run+0x16>
				
				case CLOSED_LOOP: 
				PI_control(velocity_reference);
     5d4:	6f 2d       	mov	r22, r15
     5d6:	77 27       	eor	r23, r23
     5d8:	67 fd       	sbrc	r22, 7
     5da:	70 95       	com	r23
     5dc:	87 2f       	mov	r24, r23
     5de:	97 2f       	mov	r25, r23
     5e0:	60 d7       	rcall	.+3776   	; 0x14a2 <__floatsisf>
     5e2:	6e d3       	rcall	.+1756   	; 0xcc0 <PI_control>
			}
		}
	}
     5e4:	c2 cf       	rjmp	.-124    	; 0x56a <CONTROL_run+0x16>

000005e6 <GAME_send_highscore>:
void game_timer_init(void) {
	
}
*/

void GAME_send_highscore(int score_ms) {
     5e6:	cf 93       	push	r28
     5e8:	df 93       	push	r29
     5ea:	cd b7       	in	r28, 0x3d	; 61
     5ec:	de b7       	in	r29, 0x3e	; 62
     5ee:	2b 97       	sbiw	r28, 0x0b	; 11
     5f0:	0f b6       	in	r0, 0x3f	; 63
     5f2:	f8 94       	cli
     5f4:	de bf       	out	0x3e, r29	; 62
     5f6:	0f be       	out	0x3f, r0	; 63
     5f8:	cd bf       	out	0x3d, r28	; 61
	//printf("seconds: %d.%d \n", score_ms/10, score_ms%10);
	can_message highscore;
	highscore.id = 'h';
     5fa:	28 e6       	ldi	r18, 0x68	; 104
     5fc:	30 e0       	ldi	r19, 0x00	; 0
     5fe:	3a 83       	std	Y+2, r19	; 0x02
     600:	29 83       	std	Y+1, r18	; 0x01
	highscore.length = 3;
     602:	23 e0       	ldi	r18, 0x03	; 3
     604:	2b 83       	std	Y+3, r18	; 0x03
	highscore.data[0] = score_ms >> 8;
     606:	9c 83       	std	Y+4, r25	; 0x04
	highscore.data[1] = score_ms & 0xFF;
     608:	8d 83       	std	Y+5, r24	; 0x05
	CAN_message_send(&highscore);
     60a:	ce 01       	movw	r24, r28
     60c:	01 96       	adiw	r24, 0x01	; 1
     60e:	70 de       	rcall	.-800    	; 0x2f0 <CAN_message_send>
	while(!CAN_transmit_complete(TRANSMIT_BUFFER_0));
     610:	80 e0       	ldi	r24, 0x00	; 0
     612:	62 de       	rcall	.-828    	; 0x2d8 <CAN_transmit_complete>
     614:	89 2b       	or	r24, r25
     616:	e1 f3       	breq	.-8      	; 0x610 <GAME_send_highscore+0x2a>
}
     618:	2b 96       	adiw	r28, 0x0b	; 11
     61a:	0f b6       	in	r0, 0x3f	; 63
     61c:	f8 94       	cli
     61e:	de bf       	out	0x3e, r29	; 62
     620:	0f be       	out	0x3f, r0	; 63
     622:	cd bf       	out	0x3d, r28	; 61
     624:	df 91       	pop	r29
     626:	cf 91       	pop	r28
     628:	08 95       	ret

0000062a <IR_init>:

#define DISRUPTION_THRESHOLD 10
#define MOVING_AVERAGE_SIZE 4

void IR_init(void) {
	ADC_init();
     62a:	cf cd       	rjmp	.-1122   	; 0x1ca <ADC_init>
     62c:	08 95       	ret

0000062e <IR_disrupted>:
}


bool IR_disrupted(void) {
	uint16_t photodiode_brightness = ADC_read(0);
     62e:	80 e0       	ldi	r24, 0x00	; 0
     630:	90 e0       	ldi	r25, 0x00	; 0
     632:	df dd       	rcall	.-1090   	; 0x1f2 <ADC_read>
	
	// Shift previous measurements to make room for a new one.
	static int measurements[MOVING_AVERAGE_SIZE] = {0};
	for (int i = MOVING_AVERAGE_SIZE-1; i > 0; i--) {
		measurements[i] = measurements[i-1];
     634:	ec ef       	ldi	r30, 0xFC	; 252
     636:	f5 e0       	ldi	r31, 0x05	; 5
     638:	20 81       	ld	r18, Z
     63a:	31 81       	ldd	r19, Z+1	; 0x01
     63c:	30 93 ff 05 	sts	0x05FF, r19
     640:	20 93 fe 05 	sts	0x05FE, r18
     644:	aa ef       	ldi	r26, 0xFA	; 250
     646:	b5 e0       	ldi	r27, 0x05	; 5
     648:	4d 91       	ld	r20, X+
     64a:	5c 91       	ld	r21, X
     64c:	11 97       	sbiw	r26, 0x01	; 1
     64e:	51 83       	std	Z+1, r21	; 0x01
     650:	40 83       	st	Z, r20
     652:	e8 ef       	ldi	r30, 0xF8	; 248
     654:	f5 e0       	ldi	r31, 0x05	; 5
     656:	60 81       	ld	r22, Z
     658:	71 81       	ldd	r23, Z+1	; 0x01
     65a:	6d 93       	st	X+, r22
     65c:	7c 93       	st	X, r23
	}
	measurements[0] = photodiode_brightness;
     65e:	91 83       	std	Z+1, r25	; 0x01
     660:	80 83       	st	Z, r24
	 *
	 * k: MOVING_AVERAGE_SIZE
	 */
	uint16_t brightness_sum = 0;
	for (int i = 0; i < MOVING_AVERAGE_SIZE; i++) {
		brightness_sum += measurements[i];
     662:	68 0f       	add	r22, r24
     664:	79 1f       	adc	r23, r25
     666:	46 0f       	add	r20, r22
     668:	57 1f       	adc	r21, r23
     66a:	24 0f       	add	r18, r20
     66c:	35 1f       	adc	r19, r21
	}
	uint16_t filtered_brightness = brightness_sum / MOVING_AVERAGE_SIZE;
	
	// Return whether the IR signal is disrupted or not
	//printf("Filtered brightness: %4d\t\t", filtered_brightness);
	return filtered_brightness < DISRUPTION_THRESHOLD;
     66e:	81 e0       	ldi	r24, 0x01	; 1
     670:	28 32       	cpi	r18, 0x28	; 40
     672:	31 05       	cpc	r19, r1
     674:	08 f0       	brcs	.+2      	; 0x678 <IR_disrupted+0x4a>
     676:	80 e0       	ldi	r24, 0x00	; 0
}
     678:	08 95       	ret

0000067a <MAX520_init>:


uint8_t max520_address = 0x00;


void MAX520_init(uint8_t three_bit_address){
     67a:	cf 93       	push	r28
     67c:	c8 2f       	mov	r28, r24
	TWI_Master_Initialise(); //Initialize TWI for transferring
     67e:	11 d5       	rcall	.+2594   	; 0x10a2 <TWI_Master_Initialise>
	sei();
     680:	78 94       	sei
	max520_address = MAX520_ADDRESS_BASE + (three_bit_address << 1); //Set the correct address for the TWI bus
     682:	cc 0f       	add	r28, r28
     684:	c0 5b       	subi	r28, 0xB0	; 176
     686:	c0 93 00 06 	sts	0x0600, r28
}
     68a:	cf 91       	pop	r28
     68c:	08 95       	ret

0000068e <MAX520_send>:


// Channel must be between 0 and 3 (DAC0 - DAC3)
void MAX520_send(uint8_t channel, uint8_t data){
     68e:	cf 93       	push	r28
     690:	df 93       	push	r29
     692:	00 d0       	rcall	.+0      	; 0x694 <MAX520_send+0x6>
     694:	cd b7       	in	r28, 0x3d	; 61
     696:	de b7       	in	r29, 0x3e	; 62
	//Message has the following format {address, command, output}
	uint8_t message[MAX520_MESSAGE_SIZE] = {
     698:	90 91 00 06 	lds	r25, 0x0600
     69c:	99 83       	std	Y+1, r25	; 0x01
     69e:	88 0f       	add	r24, r24
     6a0:	8a 83       	std	Y+2, r24	; 0x02
     6a2:	6b 83       	std	Y+3, r22	; 0x03
		0x00 + (channel << 1), 
		data
	};
	
	//Send the data over TWI
	TWI_Start_Transceiver_With_Data(message, MAX520_MESSAGE_SIZE);	
     6a4:	63 e0       	ldi	r22, 0x03	; 3
     6a6:	ce 01       	movw	r24, r28
     6a8:	01 96       	adiw	r24, 0x01	; 1
     6aa:	05 d5       	rcall	.+2570   	; 0x10b6 <TWI_Start_Transceiver_With_Data>
     6ac:	0f 90       	pop	r0
     6ae:	0f 90       	pop	r0
     6b0:	0f 90       	pop	r0
     6b2:	df 91       	pop	r29
     6b4:	cf 91       	pop	r28
     6b6:	08 95       	ret

000006b8 <MCP2515_read>:
	}
	
	return 0;
}

uint8_t MCP2515_read(uint8_t address) {
     6b8:	cf 93       	push	r28
     6ba:	c8 2f       	mov	r28, r24
	SPI_select();
     6bc:	9d d4       	rcall	.+2362   	; 0xff8 <SPI_select>
	SPI_send(READ);
     6be:	83 e0       	ldi	r24, 0x03	; 3
     6c0:	8f d4       	rcall	.+2334   	; 0xfe0 <SPI_send>
	SPI_send(address);
     6c2:	8c 2f       	mov	r24, r28
     6c4:	8d d4       	rcall	.+2330   	; 0xfe0 <SPI_send>
	uint8_t data = SPI_read();
     6c6:	91 d4       	rcall	.+2338   	; 0xfea <SPI_read>
     6c8:	c8 2f       	mov	r28, r24
	SPI_deselect();
     6ca:	98 d4       	rcall	.+2352   	; 0xffc <SPI_deselect>
	return data;
	
	
}
     6cc:	8c 2f       	mov	r24, r28
     6ce:	cf 91       	pop	r28
     6d0:	08 95       	ret

000006d2 <MCP2515_write>:

void MCP2515_write(uint8_t address, uint8_t data) {
     6d2:	cf 93       	push	r28
     6d4:	df 93       	push	r29
     6d6:	d8 2f       	mov	r29, r24
     6d8:	c6 2f       	mov	r28, r22
	SPI_select();
     6da:	8e d4       	rcall	.+2332   	; 0xff8 <SPI_select>
	SPI_send(WRITE);
     6dc:	82 e0       	ldi	r24, 0x02	; 2
     6de:	80 d4       	rcall	.+2304   	; 0xfe0 <SPI_send>
	SPI_send(address);
     6e0:	8d 2f       	mov	r24, r29
     6e2:	7e d4       	rcall	.+2300   	; 0xfe0 <SPI_send>
	SPI_send(data);
     6e4:	8c 2f       	mov	r24, r28
     6e6:	7c d4       	rcall	.+2296   	; 0xfe0 <SPI_send>
	SPI_deselect();
     6e8:	89 d4       	rcall	.+2322   	; 0xffc <SPI_deselect>
}
     6ea:	df 91       	pop	r29
     6ec:	cf 91       	pop	r28
     6ee:	08 95       	ret

000006f0 <MCP2515_request_to_send>:

//Buffer states: three bit, setting a 1 on the buffer initiates transmitting from it 
void MCP2515_request_to_send(uint8_t buffer_states) {
     6f0:	cf 93       	push	r28
     6f2:	c8 2f       	mov	r28, r24
	SPI_select();
     6f4:	81 d4       	rcall	.+2306   	; 0xff8 <SPI_select>
	SPI_send(RTS_BASE+buffer_states);
     6f6:	80 e8       	ldi	r24, 0x80	; 128
     6f8:	8c 0f       	add	r24, r28
     6fa:	72 d4       	rcall	.+2276   	; 0xfe0 <SPI_send>
	SPI_deselect();
     6fc:	7f d4       	rcall	.+2302   	; 0xffc <SPI_deselect>
}
     6fe:	cf 91       	pop	r28
     700:	08 95       	ret

00000702 <MCP2515_bit_modify>:

//puts new_data in the selected reg_adress. the function assumes that you are allowed to change every bit in the register
void MCP2515_bit_modify(uint8_t reg_address, uint8_t masked_bits, uint8_t new_data) {
     702:	1f 93       	push	r17
     704:	cf 93       	push	r28
     706:	df 93       	push	r29
     708:	18 2f       	mov	r17, r24
     70a:	d6 2f       	mov	r29, r22
     70c:	c4 2f       	mov	r28, r20
	SPI_select();
     70e:	74 d4       	rcall	.+2280   	; 0xff8 <SPI_select>
	SPI_send(BIT_MODIFY);
     710:	85 e0       	ldi	r24, 0x05	; 5
     712:	66 d4       	rcall	.+2252   	; 0xfe0 <SPI_send>
	SPI_send(reg_address);
     714:	81 2f       	mov	r24, r17
     716:	64 d4       	rcall	.+2248   	; 0xfe0 <SPI_send>
	SPI_send(masked_bits);
     718:	8d 2f       	mov	r24, r29
     71a:	62 d4       	rcall	.+2244   	; 0xfe0 <SPI_send>
	SPI_send(new_data);
     71c:	8c 2f       	mov	r24, r28
     71e:	60 d4       	rcall	.+2240   	; 0xfe0 <SPI_send>
	SPI_deselect();
     720:	6d d4       	rcall	.+2266   	; 0xffc <SPI_deselect>
}
     722:	df 91       	pop	r29
     724:	cf 91       	pop	r28
     726:	1f 91       	pop	r17
     728:	08 95       	ret

0000072a <MCP2515_reset>:

void MCP2515_reset(void) {
	SPI_select();
     72a:	66 d4       	rcall	.+2252   	; 0xff8 <SPI_select>
	SPI_send(RESET);
     72c:	80 ec       	ldi	r24, 0xC0	; 192
     72e:	58 d4       	rcall	.+2224   	; 0xfe0 <SPI_send>
	SPI_deselect();
     730:	65 c4       	rjmp	.+2250   	; 0xffc <SPI_deselect>
     732:	08 95       	ret

00000734 <MCP2515_init>:
#define BIT_MODIFY 0x05
#define RTS_BASE 0x80


uint8_t MCP2515_init(void) {
	SPI_init();
     734:	47 d4       	rcall	.+2190   	; 0xfc4 <SPI_init>
	MCP2515_reset();
     736:	f9 df       	rcall	.-14     	; 0x72a <MCP2515_reset>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     738:	8f e8       	ldi	r24, 0x8F	; 143
     73a:	91 e0       	ldi	r25, 0x01	; 1
     73c:	01 97       	sbiw	r24, 0x01	; 1
     73e:	f1 f7       	brne	.-4      	; 0x73c <MCP2515_init+0x8>
     740:	00 c0       	rjmp	.+0      	; 0x742 <MCP2515_init+0xe>
     742:	00 00       	nop
	
	_delay_us(100); //why oh why
	//check bit 7-5 of MCP_CANSTAT which signify the operation mode
	const uint8_t device_mode = MCP2515_read(MCP_CANSTAT) & MODE_MASK;
     744:	8e e0       	ldi	r24, 0x0E	; 14
     746:	b8 df       	rcall	.-144    	; 0x6b8 <MCP2515_read>
     748:	80 7e       	andi	r24, 0xE0	; 224

	if (device_mode != MODE_CONFIG) {
     74a:	80 38       	cpi	r24, 0x80	; 128
     74c:	31 f0       	breq	.+12     	; 0x75a <MCP2515_init+0x26>
		printf("MCP2515 is NOT in configuration mode after reset!\n");
     74e:	89 e7       	ldi	r24, 0x79	; 121
     750:	93 e0       	ldi	r25, 0x03	; 3
     752:	0e 94 f0 0b 	call	0x17e0	; 0x17e0 <puts>
		return 1;
     756:	81 e0       	ldi	r24, 0x01	; 1
     758:	08 95       	ret
	}
	
	return 0;
     75a:	80 e0       	ldi	r24, 0x00	; 0
}
     75c:	08 95       	ret

0000075e <motor_enable>:
void motor_enable(void) {
	set_bit(MJ1, EN);
}

void motor_disable(void) {
	clear_bit(MJ1, EN);
     75e:	e2 e0       	ldi	r30, 0x02	; 2
     760:	f1 e0       	ldi	r31, 0x01	; 1
     762:	80 81       	ld	r24, Z
     764:	80 61       	ori	r24, 0x10	; 16
     766:	80 83       	st	Z, r24
     768:	08 95       	ret

0000076a <motor_set_direction>:
	motor_set_direction(motor_direction);
	motor_set_speed(motor_speed);
}

void motor_set_direction(direction motor_direction) {
	(motor_direction == LEFT) ? clear_bit(MJ1, DIR) : set_bit(MJ1, DIR);
     76a:	81 11       	cpse	r24, r1
     76c:	06 c0       	rjmp	.+12     	; 0x77a <motor_set_direction+0x10>
     76e:	e2 e0       	ldi	r30, 0x02	; 2
     770:	f1 e0       	ldi	r31, 0x01	; 1
     772:	80 81       	ld	r24, Z
     774:	8d 7f       	andi	r24, 0xFD	; 253
     776:	80 83       	st	Z, r24
     778:	08 95       	ret
     77a:	e2 e0       	ldi	r30, 0x02	; 2
     77c:	f1 e0       	ldi	r31, 0x01	; 1
     77e:	80 81       	ld	r24, Z
     780:	82 60       	ori	r24, 0x02	; 2
     782:	80 83       	st	Z, r24
     784:	08 95       	ret

00000786 <motor_set_speed>:
}

void motor_set_speed(uint8_t motor_speed) {
	MAX520_send(MOTOR_SPEED_CHANNEL, MOTOR_GAIN * motor_speed);
     786:	68 2f       	mov	r22, r24
     788:	70 e0       	ldi	r23, 0x00	; 0
     78a:	80 e0       	ldi	r24, 0x00	; 0
     78c:	90 e0       	ldi	r25, 0x00	; 0
     78e:	89 d6       	rcall	.+3346   	; 0x14a2 <__floatsisf>
     790:	21 ee       	ldi	r18, 0xE1	; 225
     792:	3a e7       	ldi	r19, 0x7A	; 122
     794:	44 ee       	ldi	r20, 0xE4	; 228
     796:	5f e3       	ldi	r21, 0x3F	; 63
     798:	38 d7       	rcall	.+3696   	; 0x160a <__mulsf3>
     79a:	55 d6       	rcall	.+3242   	; 0x1446 <__fixunssfsi>
     79c:	80 e0       	ldi	r24, 0x00	; 0
     79e:	77 cf       	rjmp	.-274    	; 0x68e <MAX520_send>
     7a0:	08 95       	ret

000007a2 <motor_set_velocity>:

void motor_disable(void) {
	clear_bit(MJ1, EN);
}

void motor_set_velocity(int16_t motor_velocity) { // u
     7a2:	cf 93       	push	r28
     7a4:	df 93       	push	r29
	
	// Find the motor direction. Negative velocity corresponds to left.
	direction motor_direction = (motor_velocity < 0) ? LEFT : RIGHT;
	
	// Speed is in absolute value. Make sure it is not greater than 100.
	motor_velocity = SATURATE(motor_velocity, -100, 100);
     7a6:	c8 2f       	mov	r28, r24
     7a8:	d9 2f       	mov	r29, r25
     7aa:	cc 39       	cpi	r28, 0x9C	; 156
     7ac:	8f ef       	ldi	r24, 0xFF	; 255
     7ae:	d8 07       	cpc	r29, r24
     7b0:	14 f4       	brge	.+4      	; 0x7b6 <motor_set_velocity+0x14>
     7b2:	cc e9       	ldi	r28, 0x9C	; 156
     7b4:	df ef       	ldi	r29, 0xFF	; 255
}

void motor_set_velocity(int16_t motor_velocity) { // u
	
	// Find the motor direction. Negative velocity corresponds to left.
	direction motor_direction = (motor_velocity < 0) ? LEFT : RIGHT;
     7b6:	89 2f       	mov	r24, r25
     7b8:	80 95       	com	r24
	// Speed is in absolute value. Make sure it is not greater than 100.
	motor_velocity = SATURATE(motor_velocity, -100, 100);
	uint8_t motor_speed = abs(motor_velocity);
	
	// Set direction and speed of motor.
	motor_set_direction(motor_direction);
     7ba:	88 1f       	adc	r24, r24
     7bc:	88 27       	eor	r24, r24
     7be:	88 1f       	adc	r24, r24
     7c0:	d4 df       	rcall	.-88     	; 0x76a <motor_set_direction>
     7c2:	c5 36       	cpi	r28, 0x65	; 101
     7c4:	d1 05       	cpc	r29, r1
     7c6:	14 f0       	brlt	.+4      	; 0x7cc <motor_set_velocity+0x2a>
     7c8:	c4 e6       	ldi	r28, 0x64	; 100
     7ca:	d0 e0       	ldi	r29, 0x00	; 0
	// Find the motor direction. Negative velocity corresponds to left.
	direction motor_direction = (motor_velocity < 0) ? LEFT : RIGHT;
	
	// Speed is in absolute value. Make sure it is not greater than 100.
	motor_velocity = SATURATE(motor_velocity, -100, 100);
	uint8_t motor_speed = abs(motor_velocity);
     7cc:	ce 01       	movw	r24, r28
     7ce:	dd 23       	and	r29, r29
     7d0:	24 f4       	brge	.+8      	; 0x7da <motor_set_velocity+0x38>
     7d2:	88 27       	eor	r24, r24
     7d4:	99 27       	eor	r25, r25
     7d6:	8c 1b       	sub	r24, r28
     7d8:	9d 0b       	sbc	r25, r29
	
	// Set direction and speed of motor.
	motor_set_direction(motor_direction);
	motor_set_speed(motor_speed);
     7da:	d5 df       	rcall	.-86     	; 0x786 <motor_set_speed>
}
     7dc:	df 91       	pop	r29
     7de:	cf 91       	pop	r28
     7e0:	08 95       	ret

000007e2 <motor_read_position_change>:
/*				READ FROM ENCODER			*/
/*------------------------------------------*/

int16_t motor_read_position_change(void) { 
	// Read from the encoder as described in "Motorbox User Guide" page 5
	clear_bit(MJ1, OE);
     7e2:	e2 e0       	ldi	r30, 0x02	; 2
     7e4:	f1 e0       	ldi	r31, 0x01	; 1
     7e6:	80 81       	ld	r24, Z
     7e8:	8f 7d       	andi	r24, 0xDF	; 223
     7ea:	80 83       	st	Z, r24
	clear_bit(MJ1, SEL);
     7ec:	80 81       	ld	r24, Z
     7ee:	87 7f       	andi	r24, 0xF7	; 247
     7f0:	80 83       	st	Z, r24
     7f2:	2a e6       	ldi	r18, 0x6A	; 106
     7f4:	2a 95       	dec	r18
     7f6:	f1 f7       	brne	.-4      	; 0x7f4 <motor_read_position_change+0x12>
     7f8:	00 c0       	rjmp	.+0      	; 0x7fa <motor_read_position_change+0x18>
	_delay_us(20);
	uint16_t position_change = (MJ2 << 8);
     7fa:	80 91 06 01 	lds	r24, 0x0106
     7fe:	90 e0       	ldi	r25, 0x00	; 0
     800:	98 2f       	mov	r25, r24
     802:	88 27       	eor	r24, r24
	
	set_bit(MJ1, SEL);
     804:	20 81       	ld	r18, Z
     806:	28 60       	ori	r18, 0x08	; 8
     808:	20 83       	st	Z, r18
     80a:	3a e6       	ldi	r19, 0x6A	; 106
     80c:	3a 95       	dec	r19
     80e:	f1 f7       	brne	.-4      	; 0x80c <motor_read_position_change+0x2a>
     810:	00 c0       	rjmp	.+0      	; 0x812 <motor_read_position_change+0x30>
	_delay_us(20);
	position_change += MJ2;
     812:	20 91 06 01 	lds	r18, 0x0106
	
	clear_bit(MJ1, RST);
     816:	30 81       	ld	r19, Z
     818:	3f 7b       	andi	r19, 0xBF	; 191
     81a:	30 83       	st	Z, r19
     81c:	35 e8       	ldi	r19, 0x85	; 133
     81e:	3a 95       	dec	r19
     820:	f1 f7       	brne	.-4      	; 0x81e <motor_read_position_change+0x3c>
     822:	00 00       	nop
	_delay_us(25);
	set_bit(MJ1, RST);
     824:	30 81       	ld	r19, Z
     826:	30 64       	ori	r19, 0x40	; 64
     828:	30 83       	st	Z, r19
	set_bit(MJ1, OE);
     82a:	30 81       	ld	r19, Z
     82c:	30 62       	ori	r19, 0x20	; 32
     82e:	30 83       	st	Z, r19
	
	return position_change;
}
     830:	82 0f       	add	r24, r18
     832:	91 1d       	adc	r25, r1
     834:	08 95       	ret

00000836 <motor_find_max_speed_manual>:
		case AUTOMATIC:
		motor_find_max_speed_auto();
	}
}

void motor_find_max_speed_manual(void){
     836:	8f 92       	push	r8
     838:	9f 92       	push	r9
     83a:	af 92       	push	r10
     83c:	bf 92       	push	r11
     83e:	cf 92       	push	r12
     840:	df 92       	push	r13
     842:	ef 92       	push	r14
     844:	ff 92       	push	r15
     846:	1f 93       	push	r17
     848:	cf 93       	push	r28
     84a:	df 93       	push	r29
     84c:	cd b7       	in	r28, 0x3d	; 61
     84e:	de b7       	in	r29, 0x3e	; 62
     850:	2b 97       	sbiw	r28, 0x0b	; 11
     852:	0f b6       	in	r0, 0x3f	; 63
     854:	f8 94       	cli
     856:	de bf       	out	0x3e, r29	; 62
     858:	0f be       	out	0x3f, r0	; 63
     85a:	cd bf       	out	0x3d, r28	; 61
	
	can_message message;
	int8_t joystick_x = 0;
	int button_is_pressed = 0;
	
	printf("---------------------------------------------------------\n");
     85c:	8b ea       	ldi	r24, 0xAB	; 171
     85e:	93 e0       	ldi	r25, 0x03	; 3
     860:	bf d7       	rcall	.+3966   	; 0x17e0 <puts>
	printf("CALIBRATE THE ENCODER BY MEASURING THE MAXIMUM VELOCITY\n");
     862:	85 ee       	ldi	r24, 0xE5	; 229
     864:	93 e0       	ldi	r25, 0x03	; 3
     866:	bc d7       	rcall	.+3960   	; 0x17e0 <puts>
	printf("PRESS ANY BUTTON TO CONTINUE\n");
     868:	8d e1       	ldi	r24, 0x1D	; 29
     86a:	94 e0       	ldi	r25, 0x04	; 4
     86c:	b9 d7       	rcall	.+3954   	; 0x17e0 <puts>
	printf("---------------------------------------------------------\n");
     86e:	8b ea       	ldi	r24, 0xAB	; 171
     870:	93 e0       	ldi	r25, 0x03	; 3
     872:	b6 d7       	rcall	.+3948   	; 0x17e0 <puts>
		motor_set_velocity(joystick_x);

		double speed = abs(motor_read_position_change())/(double)(time_passed());
		if (speed > max_speed) {
			max_speed = speed;
			printf("[MANUAL] 1000 * MAX SPEED: %d\n", (int)(max_speed*1000));
     874:	0f 2e       	mov	r0, r31
     876:	fa e3       	ldi	r31, 0x3A	; 58
     878:	af 2e       	mov	r10, r31
     87a:	f4 e0       	ldi	r31, 0x04	; 4
     87c:	bf 2e       	mov	r11, r31
     87e:	f0 2d       	mov	r31, r0
	printf("CALIBRATE THE ENCODER BY MEASURING THE MAXIMUM VELOCITY\n");
	printf("PRESS ANY BUTTON TO CONTINUE\n");
	printf("---------------------------------------------------------\n");
	
	while(!button_is_pressed) {
		message = receive_control_inputs();
     880:	ce 01       	movw	r24, r28
     882:	01 96       	adiw	r24, 0x01	; 1
     884:	de dd       	rcall	.-1092   	; 0x442 <receive_control_inputs>
		joystick_x = message.data[JOYSTICK_X];
		const int RL_BUTTONS = 0b011;
		button_is_pressed = message.data[BUTTONS] & RL_BUTTONS;
     886:	88 85       	ldd	r24, Y+8	; 0x08
     888:	18 2f       	mov	r17, r24
     88a:	13 70       	andi	r17, 0x03	; 3
		
		motor_set_velocity(joystick_x);
     88c:	8c 81       	ldd	r24, Y+4	; 0x04
     88e:	99 27       	eor	r25, r25
     890:	87 fd       	sbrc	r24, 7
     892:	90 95       	com	r25
     894:	86 df       	rcall	.-244    	; 0x7a2 <motor_set_velocity>

		double speed = abs(motor_read_position_change())/(double)(time_passed());
     896:	a5 df       	rcall	.-182    	; 0x7e2 <motor_read_position_change>
     898:	7c 01       	movw	r14, r24
     89a:	f8 d3       	rcall	.+2032   	; 0x108c <time_passed>
     89c:	4c 01       	movw	r8, r24
     89e:	b7 01       	movw	r22, r14
     8a0:	ff 20       	and	r15, r15
     8a2:	24 f4       	brge	.+8      	; 0x8ac <motor_find_max_speed_manual+0x76>
     8a4:	66 27       	eor	r22, r22
     8a6:	77 27       	eor	r23, r23
     8a8:	6e 19       	sub	r22, r14
     8aa:	7f 09       	sbc	r23, r15
     8ac:	88 27       	eor	r24, r24
     8ae:	77 fd       	sbrc	r23, 7
     8b0:	80 95       	com	r24
     8b2:	98 2f       	mov	r25, r24
     8b4:	f6 d5       	rcall	.+3052   	; 0x14a2 <__floatsisf>
     8b6:	6b 01       	movw	r12, r22
     8b8:	7c 01       	movw	r14, r24
     8ba:	b4 01       	movw	r22, r8
     8bc:	80 e0       	ldi	r24, 0x00	; 0
     8be:	90 e0       	ldi	r25, 0x00	; 0
     8c0:	ee d5       	rcall	.+3036   	; 0x149e <__floatunsisf>
     8c2:	9b 01       	movw	r18, r22
     8c4:	ac 01       	movw	r20, r24
     8c6:	c7 01       	movw	r24, r14
     8c8:	b6 01       	movw	r22, r12
     8ca:	50 d5       	rcall	.+2720   	; 0x136c <__divsf3>
     8cc:	6b 01       	movw	r12, r22
     8ce:	7c 01       	movw	r14, r24
		if (speed > max_speed) {
     8d0:	20 91 01 06 	lds	r18, 0x0601
     8d4:	30 91 02 06 	lds	r19, 0x0602
     8d8:	40 91 03 06 	lds	r20, 0x0603
     8dc:	50 91 04 06 	lds	r21, 0x0604
     8e0:	90 d6       	rcall	.+3360   	; 0x1602 <__gesf2>
     8e2:	18 16       	cp	r1, r24
     8e4:	cc f4       	brge	.+50     	; 0x918 <motor_find_max_speed_manual+0xe2>
			max_speed = speed;
     8e6:	c0 92 01 06 	sts	0x0601, r12
     8ea:	d0 92 02 06 	sts	0x0602, r13
     8ee:	e0 92 03 06 	sts	0x0603, r14
     8f2:	f0 92 04 06 	sts	0x0604, r15
			printf("[MANUAL] 1000 * MAX SPEED: %d\n", (int)(max_speed*1000));
     8f6:	20 e0       	ldi	r18, 0x00	; 0
     8f8:	30 e0       	ldi	r19, 0x00	; 0
     8fa:	4a e7       	ldi	r20, 0x7A	; 122
     8fc:	54 e4       	ldi	r21, 0x44	; 68
     8fe:	c7 01       	movw	r24, r14
     900:	b6 01       	movw	r22, r12
     902:	83 d6       	rcall	.+3334   	; 0x160a <__mulsf3>
     904:	9b d5       	rcall	.+2870   	; 0x143c <__fixsfsi>
     906:	7f 93       	push	r23
     908:	6f 93       	push	r22
     90a:	bf 92       	push	r11
     90c:	af 92       	push	r10
     90e:	57 d7       	rcall	.+3758   	; 0x17be <printf>
     910:	0f 90       	pop	r0
     912:	0f 90       	pop	r0
     914:	0f 90       	pop	r0
     916:	0f 90       	pop	r0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     918:	8f e3       	ldi	r24, 0x3F	; 63
     91a:	9c e9       	ldi	r25, 0x9C	; 156
     91c:	01 97       	sbiw	r24, 0x01	; 1
     91e:	f1 f7       	brne	.-4      	; 0x91c <motor_find_max_speed_manual+0xe6>
     920:	00 c0       	rjmp	.+0      	; 0x922 <motor_find_max_speed_manual+0xec>
     922:	00 00       	nop
	printf("---------------------------------------------------------\n");
	printf("CALIBRATE THE ENCODER BY MEASURING THE MAXIMUM VELOCITY\n");
	printf("PRESS ANY BUTTON TO CONTINUE\n");
	printf("---------------------------------------------------------\n");
	
	while(!button_is_pressed) {
     924:	11 23       	and	r17, r17
     926:	09 f4       	brne	.+2      	; 0x92a <motor_find_max_speed_manual+0xf4>
     928:	ab cf       	rjmp	.-170    	; 0x880 <motor_find_max_speed_manual+0x4a>
			printf("[MANUAL] 1000 * MAX SPEED: %d\n", (int)(max_speed*1000));
		}
		_delay_ms(10);
	}
	
	printf("---------------------------------------------------------\n");
     92a:	8b ea       	ldi	r24, 0xAB	; 171
     92c:	93 e0       	ldi	r25, 0x03	; 3
     92e:	58 d7       	rcall	.+3760   	; 0x17e0 <puts>
	printf("CALIBRATION COMPLETE\n");
     930:	89 e5       	ldi	r24, 0x59	; 89
     932:	94 e0       	ldi	r25, 0x04	; 4
     934:	55 d7       	rcall	.+3754   	; 0x17e0 <puts>
	printf("---------------------------------------------------------\n");
     936:	8b ea       	ldi	r24, 0xAB	; 171
     938:	93 e0       	ldi	r25, 0x03	; 3
     93a:	52 d7       	rcall	.+3748   	; 0x17e0 <puts>
	motor_set_velocity(0);
     93c:	80 e0       	ldi	r24, 0x00	; 0
     93e:	90 e0       	ldi	r25, 0x00	; 0
     940:	30 df       	rcall	.-416    	; 0x7a2 <motor_set_velocity>
}
     942:	2b 96       	adiw	r28, 0x0b	; 11
     944:	0f b6       	in	r0, 0x3f	; 63
     946:	f8 94       	cli
     948:	de bf       	out	0x3e, r29	; 62
     94a:	0f be       	out	0x3f, r0	; 63
     94c:	cd bf       	out	0x3d, r28	; 61
     94e:	df 91       	pop	r29
     950:	cf 91       	pop	r28
     952:	1f 91       	pop	r17
     954:	ff 90       	pop	r15
     956:	ef 90       	pop	r14
     958:	df 90       	pop	r13
     95a:	cf 90       	pop	r12
     95c:	bf 90       	pop	r11
     95e:	af 90       	pop	r10
     960:	9f 90       	pop	r9
     962:	8f 90       	pop	r8
     964:	08 95       	ret

00000966 <motor_find_max_speed_auto>:

void motor_find_max_speed_auto(void){
     966:	2f 92       	push	r2
     968:	3f 92       	push	r3
     96a:	4f 92       	push	r4
     96c:	5f 92       	push	r5
     96e:	6f 92       	push	r6
     970:	7f 92       	push	r7
     972:	8f 92       	push	r8
     974:	9f 92       	push	r9
     976:	af 92       	push	r10
     978:	bf 92       	push	r11
     97a:	cf 92       	push	r12
     97c:	df 92       	push	r13
     97e:	ef 92       	push	r14
     980:	ff 92       	push	r15
     982:	0f 93       	push	r16
     984:	1f 93       	push	r17
     986:	cf 93       	push	r28
     988:	df 93       	push	r29
     98a:	cd b7       	in	r28, 0x3d	; 61
     98c:	de b7       	in	r29, 0x3e	; 62
     98e:	a8 97       	sbiw	r28, 0x28	; 40
     990:	0f b6       	in	r0, 0x3f	; 63
     992:	f8 94       	cli
     994:	de bf       	out	0x3e, r29	; 62
     996:	0f be       	out	0x3f, r0	; 63
     998:	cd bf       	out	0x3d, r28	; 61
	cli();
     99a:	f8 94       	cli
	const int16_t velocities[] = {100, -100, 100, -100, 100, -100, 100, -100, 100, -100};
     99c:	84 e1       	ldi	r24, 0x14	; 20
     99e:	e7 e0       	ldi	r30, 0x07	; 7
     9a0:	f2 e0       	ldi	r31, 0x02	; 2
     9a2:	de 01       	movw	r26, r28
     9a4:	11 96       	adiw	r26, 0x01	; 1
     9a6:	01 90       	ld	r0, Z+
     9a8:	0d 92       	st	X+, r0
     9aa:	8a 95       	dec	r24
     9ac:	e1 f7       	brne	.-8      	; 0x9a6 <motor_find_max_speed_auto+0x40>
     9ae:	9e 01       	movw	r18, r28
     9b0:	2f 5f       	subi	r18, 0xFF	; 255
     9b2:	3f 4f       	sbci	r19, 0xFF	; 255
     9b4:	38 a7       	std	Y+40, r19	; 0x28
     9b6:	2f a3       	std	Y+39, r18	; 0x27
     9b8:	ae 01       	movw	r20, r28
     9ba:	4b 5e       	subi	r20, 0xEB	; 235
     9bc:	5f 4f       	sbci	r21, 0xFF	; 255
     9be:	5e 8b       	std	Y+22, r21	; 0x16
     9c0:	4d 8b       	std	Y+21, r20	; 0x15
	const uint8_t time_interval = 85;  // Unit unknown
	
	const int velocity_count = sizeof(velocities)/sizeof(velocities[0]); // Size of array
	for (int i = 0; i < velocity_count; i++) {
		// Used to keep track of how long the motor has been going in one direction.
		uint64_t time_sum = 0;
     9c2:	31 2c       	mov	r3, r1
     9c4:	0f a1       	ldd	r16, Y+39	; 0x27
     9c6:	18 a5       	ldd	r17, Y+40	; 0x28
		printf("Set velocity to: %d\n", velocities[i]);
     9c8:	d8 01       	movw	r26, r16
     9ca:	11 96       	adiw	r26, 0x01	; 1
     9cc:	8c 91       	ld	r24, X
     9ce:	11 97       	sbiw	r26, 0x01	; 1
     9d0:	8f 93       	push	r24
     9d2:	8c 91       	ld	r24, X
     9d4:	8f 93       	push	r24
     9d6:	ae e6       	ldi	r26, 0x6E	; 110
     9d8:	b4 e0       	ldi	r27, 0x04	; 4
     9da:	bf 93       	push	r27
     9dc:	af 93       	push	r26
     9de:	ef d6       	rcall	.+3550   	; 0x17be <printf>
		
		sei(); // Interrupts need to be enabled in order to set velocity
     9e0:	78 94       	sei
		motor_set_velocity(velocities[i]); 
     9e2:	f8 01       	movw	r30, r16
     9e4:	80 81       	ld	r24, Z
     9e6:	91 81       	ldd	r25, Z+1	; 0x01
     9e8:	2f a1       	ldd	r18, Y+39	; 0x27
     9ea:	38 a5       	ldd	r19, Y+40	; 0x28
     9ec:	2e 5f       	subi	r18, 0xFE	; 254
     9ee:	3f 4f       	sbci	r19, 0xFF	; 255
     9f0:	38 a7       	std	Y+40, r19	; 0x28
     9f2:	2f a3       	std	Y+39, r18	; 0x27
     9f4:	d6 de       	rcall	.-596    	; 0x7a2 <motor_set_velocity>
		cli();
     9f6:	f8 94       	cli
     9f8:	0f 90       	pop	r0
     9fa:	0f 90       	pop	r0
     9fc:	0f 90       	pop	r0
     9fe:	0f 90       	pop	r0
	const uint8_t time_interval = 85;  // Unit unknown
	
	const int velocity_count = sizeof(velocities)/sizeof(velocities[0]); // Size of array
	for (int i = 0; i < velocity_count; i++) {
		// Used to keep track of how long the motor has been going in one direction.
		uint64_t time_sum = 0;
     a00:	3f 8e       	std	Y+31, r3	; 0x1f
     a02:	38 a2       	std	Y+32, r3	; 0x20
     a04:	39 a2       	std	Y+33, r3	; 0x21
     a06:	3a a2       	std	Y+34, r3	; 0x22
     a08:	3b a2       	std	Y+35, r3	; 0x23
     a0a:	3c a2       	std	Y+36, r3	; 0x24
     a0c:	3d a2       	std	Y+37, r3	; 0x25
     a0e:	3e a2       	std	Y+38, r3	; 0x26
		motor_set_velocity(velocities[i]); 
		cli();
		
		// A somewhat hacky way of doing it. Consider switching to a separate timer in the future.
		while((uint8_t)((time_sum)>>8) < time_interval) {
			double time = time_passed();
     a10:	3d d3       	rcall	.+1658   	; 0x108c <time_passed>
     a12:	4c 01       	movw	r8, r24
			time_sum += (uint64_t)time;
     a14:	ac 01       	movw	r20, r24
     a16:	60 e0       	ldi	r22, 0x00	; 0
     a18:	70 e0       	ldi	r23, 0x00	; 0
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	90 e0       	ldi	r25, 0x00	; 0
     a1e:	dc 01       	movw	r26, r24
     a20:	8f 8a       	std	Y+23, r8	; 0x17
     a22:	58 8f       	std	Y+24, r21	; 0x18
     a24:	69 8f       	std	Y+25, r22	; 0x19
     a26:	7a 8f       	std	Y+26, r23	; 0x1a
     a28:	8b 8f       	std	Y+27, r24	; 0x1b
     a2a:	9c 8f       	std	Y+28, r25	; 0x1c
     a2c:	ad 8f       	std	Y+29, r26	; 0x1d
     a2e:	be 8f       	std	Y+30, r27	; 0x1e
     a30:	2f 8d       	ldd	r18, Y+31	; 0x1f
     a32:	38 a1       	ldd	r19, Y+32	; 0x20
     a34:	49 a1       	ldd	r20, Y+33	; 0x21
     a36:	5a a1       	ldd	r21, Y+34	; 0x22
     a38:	6b a1       	ldd	r22, Y+35	; 0x23
     a3a:	7c a1       	ldd	r23, Y+36	; 0x24
     a3c:	8d a1       	ldd	r24, Y+37	; 0x25
     a3e:	9e a1       	ldd	r25, Y+38	; 0x26
     a40:	af 88       	ldd	r10, Y+23	; 0x17
     a42:	b8 8c       	ldd	r11, Y+24	; 0x18
     a44:	c3 2c       	mov	r12, r3
     a46:	d3 2c       	mov	r13, r3
     a48:	e3 2c       	mov	r14, r3
     a4a:	f3 2c       	mov	r15, r3
     a4c:	03 2d       	mov	r16, r3
     a4e:	13 2d       	mov	r17, r3
     a50:	63 d6       	rcall	.+3270   	; 0x1718 <__adddi3>
     a52:	22 2e       	mov	r2, r18
     a54:	53 2e       	mov	r5, r19
     a56:	64 2e       	mov	r6, r20
     a58:	75 2e       	mov	r7, r21
     a5a:	a6 2e       	mov	r10, r22
     a5c:	b7 2e       	mov	r11, r23
     a5e:	08 2f       	mov	r16, r24
     a60:	19 2f       	mov	r17, r25
     a62:	2f 8f       	std	Y+31, r18	; 0x1f
     a64:	38 a3       	std	Y+32, r19	; 0x20
     a66:	49 a3       	std	Y+33, r20	; 0x21
     a68:	5a a3       	std	Y+34, r21	; 0x22
     a6a:	6b a3       	std	Y+35, r22	; 0x23
     a6c:	7c a3       	std	Y+36, r23	; 0x24
     a6e:	8d a3       	std	Y+37, r24	; 0x25
     a70:	9e a3       	std	Y+38, r25	; 0x26
			
			double speed = abs(motor_read_position_change())/time;
     a72:	b7 de       	rcall	.-658    	; 0x7e2 <motor_read_position_change>
     a74:	99 23       	and	r25, r25
     a76:	1c f4       	brge	.+6      	; 0xa7e <motor_find_max_speed_auto+0x118>
     a78:	91 95       	neg	r25
     a7a:	81 95       	neg	r24
     a7c:	91 09       	sbc	r25, r1
     a7e:	bc 01       	movw	r22, r24
     a80:	88 27       	eor	r24, r24
     a82:	77 fd       	sbrc	r23, 7
     a84:	80 95       	com	r24
     a86:	98 2f       	mov	r25, r24
     a88:	0c d5       	rcall	.+2584   	; 0x14a2 <__floatsisf>
     a8a:	6b 01       	movw	r12, r22
     a8c:	7c 01       	movw	r14, r24
		motor_set_velocity(velocities[i]); 
		cli();
		
		// A somewhat hacky way of doing it. Consider switching to a separate timer in the future.
		while((uint8_t)((time_sum)>>8) < time_interval) {
			double time = time_passed();
     a8e:	b4 01       	movw	r22, r8
     a90:	80 e0       	ldi	r24, 0x00	; 0
     a92:	90 e0       	ldi	r25, 0x00	; 0
     a94:	04 d5       	rcall	.+2568   	; 0x149e <__floatunsisf>
     a96:	9b 01       	movw	r18, r22
     a98:	ac 01       	movw	r20, r24
			time_sum += (uint64_t)time;
			
			double speed = abs(motor_read_position_change())/time;
     a9a:	c7 01       	movw	r24, r14
     a9c:	b6 01       	movw	r22, r12
     a9e:	66 d4       	rcall	.+2252   	; 0x136c <__divsf3>
     aa0:	c6 2e       	mov	r12, r22
     aa2:	d7 2e       	mov	r13, r23
     aa4:	e8 2e       	mov	r14, r24
     aa6:	f9 2e       	mov	r15, r25
			max_speed = MAX(speed, max_speed);
     aa8:	90 90 01 06 	lds	r9, 0x0601
     aac:	80 90 02 06 	lds	r8, 0x0602
     ab0:	50 91 03 06 	lds	r21, 0x0603
     ab4:	5f 8b       	std	Y+23, r21	; 0x17
     ab6:	40 90 04 06 	lds	r4, 0x0604
     aba:	29 2d       	mov	r18, r9
     abc:	38 2d       	mov	r19, r8
     abe:	45 2f       	mov	r20, r21
     ac0:	54 2d       	mov	r21, r4
     ac2:	50 d4       	rcall	.+2208   	; 0x1364 <__cmpsf2>
     ac4:	88 23       	and	r24, r24
     ac6:	24 f4       	brge	.+8      	; 0xad0 <motor_find_max_speed_auto+0x16a>
     ac8:	c9 2c       	mov	r12, r9
     aca:	d8 2c       	mov	r13, r8
     acc:	ef 88       	ldd	r14, Y+23	; 0x17
     ace:	f4 2c       	mov	r15, r4
     ad0:	8c 2d       	mov	r24, r12
     ad2:	9d 2d       	mov	r25, r13
     ad4:	ae 2d       	mov	r26, r14
     ad6:	bf 2d       	mov	r27, r15
     ad8:	80 93 01 06 	sts	0x0601, r24
     adc:	90 93 02 06 	sts	0x0602, r25
     ae0:	a0 93 03 06 	sts	0x0603, r26
     ae4:	b0 93 04 06 	sts	0x0604, r27
     ae8:	6f ef       	ldi	r22, 0xFF	; 255
     aea:	70 e7       	ldi	r23, 0x70	; 112
     aec:	82 e0       	ldi	r24, 0x02	; 2
     aee:	61 50       	subi	r22, 0x01	; 1
     af0:	70 40       	sbci	r23, 0x00	; 0
     af2:	80 40       	sbci	r24, 0x00	; 0
     af4:	e1 f7       	brne	.-8      	; 0xaee <motor_find_max_speed_auto+0x188>
     af6:	00 c0       	rjmp	.+0      	; 0xaf8 <motor_find_max_speed_auto+0x192>
     af8:	00 00       	nop
		sei(); // Interrupts need to be enabled in order to set velocity
		motor_set_velocity(velocities[i]); 
		cli();
		
		// A somewhat hacky way of doing it. Consider switching to a separate timer in the future.
		while((uint8_t)((time_sum)>>8) < time_interval) {
     afa:	22 2d       	mov	r18, r2
     afc:	35 2d       	mov	r19, r5
     afe:	46 2d       	mov	r20, r6
     b00:	57 2d       	mov	r21, r7
     b02:	6a 2d       	mov	r22, r10
     b04:	7b 2d       	mov	r23, r11
     b06:	80 2f       	mov	r24, r16
     b08:	91 2f       	mov	r25, r17
     b0a:	08 e0       	ldi	r16, 0x08	; 8
     b0c:	e9 d5       	rcall	.+3026   	; 0x16e0 <__lshrdi3>
     b0e:	25 35       	cpi	r18, 0x55	; 85
     b10:	08 f4       	brcc	.+2      	; 0xb14 <motor_find_max_speed_auto+0x1ae>
     b12:	7e cf       	rjmp	.-260    	; 0xa10 <motor_find_max_speed_auto+0xaa>
	cli();
	const int16_t velocities[] = {100, -100, 100, -100, 100, -100, 100, -100, 100, -100};
	const uint8_t time_interval = 85;  // Unit unknown
	
	const int velocity_count = sizeof(velocities)/sizeof(velocities[0]); // Size of array
	for (int i = 0; i < velocity_count; i++) {
     b14:	af a1       	ldd	r26, Y+39	; 0x27
     b16:	b8 a5       	ldd	r27, Y+40	; 0x28
     b18:	ed 89       	ldd	r30, Y+21	; 0x15
     b1a:	fe 89       	ldd	r31, Y+22	; 0x16
     b1c:	ae 17       	cp	r26, r30
     b1e:	bf 07       	cpc	r27, r31
     b20:	09 f0       	breq	.+2      	; 0xb24 <motor_find_max_speed_auto+0x1be>
     b22:	50 cf       	rjmp	.-352    	; 0x9c4 <motor_find_max_speed_auto+0x5e>
			
			_delay_ms(50);
		}
	}
	
	printf("[AUTOMATIC] 1000 * MAX SPEED: %d\n", (int)(max_speed*1000));
     b24:	20 e0       	ldi	r18, 0x00	; 0
     b26:	30 e0       	ldi	r19, 0x00	; 0
     b28:	4a e7       	ldi	r20, 0x7A	; 122
     b2a:	54 e4       	ldi	r21, 0x44	; 68
     b2c:	60 91 01 06 	lds	r22, 0x0601
     b30:	70 91 02 06 	lds	r23, 0x0602
     b34:	80 91 03 06 	lds	r24, 0x0603
     b38:	90 91 04 06 	lds	r25, 0x0604
     b3c:	66 d5       	rcall	.+2764   	; 0x160a <__mulsf3>
     b3e:	7e d4       	rcall	.+2300   	; 0x143c <__fixsfsi>
     b40:	7f 93       	push	r23
     b42:	6f 93       	push	r22
     b44:	83 e8       	ldi	r24, 0x83	; 131
     b46:	94 e0       	ldi	r25, 0x04	; 4
     b48:	9f 93       	push	r25
     b4a:	8f 93       	push	r24
     b4c:	38 d6       	rcall	.+3184   	; 0x17be <printf>
	
	sei(); // Interrupts need to be enabled in order to set velocity
     b4e:	78 94       	sei
	motor_set_velocity(0); 
     b50:	80 e0       	ldi	r24, 0x00	; 0
     b52:	90 e0       	ldi	r25, 0x00	; 0
     b54:	26 de       	rcall	.-948    	; 0x7a2 <motor_set_velocity>
	cli();
     b56:	f8 94       	cli
     b58:	0f 90       	pop	r0
     b5a:	0f 90       	pop	r0
     b5c:	0f 90       	pop	r0
     b5e:	0f 90       	pop	r0
}
     b60:	a8 96       	adiw	r28, 0x28	; 40
     b62:	0f b6       	in	r0, 0x3f	; 63
     b64:	f8 94       	cli
     b66:	de bf       	out	0x3e, r29	; 62
     b68:	0f be       	out	0x3f, r0	; 63
     b6a:	cd bf       	out	0x3d, r28	; 61
     b6c:	df 91       	pop	r29
     b6e:	cf 91       	pop	r28
     b70:	1f 91       	pop	r17
     b72:	0f 91       	pop	r16
     b74:	ff 90       	pop	r15
     b76:	ef 90       	pop	r14
     b78:	df 90       	pop	r13
     b7a:	cf 90       	pop	r12
     b7c:	bf 90       	pop	r11
     b7e:	af 90       	pop	r10
     b80:	9f 90       	pop	r9
     b82:	8f 90       	pop	r8
     b84:	7f 90       	pop	r7
     b86:	6f 90       	pop	r6
     b88:	5f 90       	pop	r5
     b8a:	4f 90       	pop	r4
     b8c:	3f 90       	pop	r3
     b8e:	2f 90       	pop	r2
     b90:	08 95       	ret

00000b92 <motor_init>:

/************************************************************************/
/* FUNCTION IMPLEMENTATIONS                                             */
/************************************************************************/

void motor_init(max_speed_mode mode){
     b92:	cf 93       	push	r28
     b94:	c8 2f       	mov	r28, r24
	MAX520_init(0b000);
     b96:	80 e0       	ldi	r24, 0x00	; 0
     b98:	70 dd       	rcall	.-1312   	; 0x67a <MAX520_init>
	motor_enable();
     b9a:	e1 dd       	rcall	.-1086   	; 0x75e <motor_enable>
	clear_bit(MJ1, OE);  // Enable encoder
     b9c:	e2 e0       	ldi	r30, 0x02	; 2
     b9e:	f1 e0       	ldi	r31, 0x01	; 1
     ba0:	80 81       	ld	r24, Z
     ba2:	8f 7d       	andi	r24, 0xDF	; 223
     ba4:	80 83       	st	Z, r24
	set_bit(MJ1, RST);
     ba6:	80 81       	ld	r24, Z
     ba8:	80 64       	ori	r24, 0x40	; 64
     baa:	80 83       	st	Z, r24
	
	motor_set_velocity(0);
     bac:	80 e0       	ldi	r24, 0x00	; 0
     bae:	90 e0       	ldi	r25, 0x00	; 0
     bb0:	f8 dd       	rcall	.-1040   	; 0x7a2 <motor_set_velocity>
	
	// Set PORTH as output
	DDRH = 0xFF;
     bb2:	8f ef       	ldi	r24, 0xFF	; 255
     bb4:	80 93 01 01 	sts	0x0101, r24
	time_init();  // Used for measurement of speed/velocity.
     bb8:	62 d2       	rcall	.+1220   	; 0x107e <time_init>
	
	// Read the change in position to clear the encoder before measurements are made
	motor_read_position_change();
     bba:	13 de       	rcall	.-986    	; 0x7e2 <motor_read_position_change>
	
	switch (mode) {
     bbc:	c1 30       	cpi	r28, 0x01	; 1
     bbe:	89 f0       	breq	.+34     	; 0xbe2 <motor_init+0x50>
     bc0:	18 f0       	brcs	.+6      	; 0xbc8 <motor_init+0x36>
     bc2:	c2 30       	cpi	r28, 0x02	; 2
     bc4:	81 f0       	breq	.+32     	; 0xbe6 <motor_init+0x54>
     bc6:	10 c0       	rjmp	.+32     	; 0xbe8 <motor_init+0x56>
		case DEFAULT:
		max_speed = MOTOR_DEFAULT_MAX_SPEED;
     bc8:	89 ed       	ldi	r24, 0xD9	; 217
     bca:	9e ec       	ldi	r25, 0xCE	; 206
     bcc:	a7 ef       	ldi	r26, 0xF7	; 247
     bce:	be e3       	ldi	r27, 0x3E	; 62
     bd0:	80 93 01 06 	sts	0x0601, r24
     bd4:	90 93 02 06 	sts	0x0602, r25
     bd8:	a0 93 03 06 	sts	0x0603, r26
     bdc:	b0 93 04 06 	sts	0x0604, r27
		break;
     be0:	03 c0       	rjmp	.+6      	; 0xbe8 <motor_init+0x56>
		
		case MANUAL:
		motor_find_max_speed_manual();
     be2:	29 de       	rcall	.-942    	; 0x836 <motor_find_max_speed_manual>
		break;
     be4:	01 c0       	rjmp	.+2      	; 0xbe8 <motor_init+0x56>
		
		case AUTOMATIC:
		motor_find_max_speed_auto();
     be6:	bf de       	rcall	.-642    	; 0x966 <motor_find_max_speed_auto>
	}
}
     be8:	cf 91       	pop	r28
     bea:	08 95       	ret

00000bec <motor_get_velocity>:
	set_bit(MJ1, OE);
	
	return position_change;
}

int8_t motor_get_velocity(void) {
     bec:	cf 92       	push	r12
     bee:	df 92       	push	r13
     bf0:	ef 92       	push	r14
     bf2:	ff 92       	push	r15
     bf4:	cf 93       	push	r28
     bf6:	df 93       	push	r29
	double velocity = ((double) motor_read_position_change()) / time_passed();
     bf8:	f4 dd       	rcall	.-1048   	; 0x7e2 <motor_read_position_change>
     bfa:	7c 01       	movw	r14, r24
     bfc:	47 d2       	rcall	.+1166   	; 0x108c <time_passed>
     bfe:	ec 01       	movw	r28, r24
     c00:	b7 01       	movw	r22, r14
     c02:	88 27       	eor	r24, r24
     c04:	77 fd       	sbrc	r23, 7
     c06:	80 95       	com	r24
     c08:	98 2f       	mov	r25, r24
     c0a:	4b d4       	rcall	.+2198   	; 0x14a2 <__floatsisf>
     c0c:	6b 01       	movw	r12, r22
     c0e:	7c 01       	movw	r14, r24
     c10:	be 01       	movw	r22, r28
     c12:	80 e0       	ldi	r24, 0x00	; 0
     c14:	90 e0       	ldi	r25, 0x00	; 0
     c16:	43 d4       	rcall	.+2182   	; 0x149e <__floatunsisf>
     c18:	9b 01       	movw	r18, r22
     c1a:	ac 01       	movw	r20, r24
     c1c:	c7 01       	movw	r24, r14
     c1e:	b6 01       	movw	r22, r12
     c20:	a5 d3       	rcall	.+1866   	; 0x136c <__divsf3>
	int velocity_percentage = velocity * 100/max_speed;	
     c22:	20 e0       	ldi	r18, 0x00	; 0
     c24:	30 e0       	ldi	r19, 0x00	; 0
     c26:	48 ec       	ldi	r20, 0xC8	; 200
     c28:	52 e4       	ldi	r21, 0x42	; 66
     c2a:	ef d4       	rcall	.+2526   	; 0x160a <__mulsf3>
     c2c:	20 91 01 06 	lds	r18, 0x0601
     c30:	30 91 02 06 	lds	r19, 0x0602
     c34:	40 91 03 06 	lds	r20, 0x0603
     c38:	50 91 04 06 	lds	r21, 0x0604
     c3c:	97 d3       	rcall	.+1838   	; 0x136c <__divsf3>
     c3e:	fe d3       	rcall	.+2044   	; 0x143c <__fixsfsi>
	return SATURATE(velocity_percentage, -100, 100);
     c40:	65 36       	cpi	r22, 0x65	; 101
     c42:	71 05       	cpc	r23, r1
     c44:	44 f4       	brge	.+16     	; 0xc56 <motor_get_velocity+0x6a>
     c46:	6c 39       	cpi	r22, 0x9C	; 156
     c48:	8f ef       	ldi	r24, 0xFF	; 255
     c4a:	78 07       	cpc	r23, r24
     c4c:	14 f4       	brge	.+4      	; 0xc52 <motor_get_velocity+0x66>
     c4e:	6c e9       	ldi	r22, 0x9C	; 156
     c50:	7f ef       	ldi	r23, 0xFF	; 255
     c52:	86 2f       	mov	r24, r22
     c54:	01 c0       	rjmp	.+2      	; 0xc58 <motor_get_velocity+0x6c>
     c56:	84 e6       	ldi	r24, 0x64	; 100
}
     c58:	df 91       	pop	r29
     c5a:	cf 91       	pop	r28
     c5c:	ff 90       	pop	r15
     c5e:	ef 90       	pop	r14
     c60:	df 90       	pop	r13
     c62:	cf 90       	pop	r12
     c64:	08 95       	ret

00000c66 <PI_init>:

volatile PI_controller_t controller;


void PI_init() {
	controller.max_error_sum = 20;
     c66:	80 e0       	ldi	r24, 0x00	; 0
     c68:	90 e0       	ldi	r25, 0x00	; 0
     c6a:	a0 ea       	ldi	r26, 0xA0	; 160
     c6c:	b1 e4       	ldi	r27, 0x41	; 65
     c6e:	80 93 24 06 	sts	0x0624, r24
     c72:	90 93 25 06 	sts	0x0625, r25
     c76:	a0 93 26 06 	sts	0x0626, r26
     c7a:	b0 93 27 06 	sts	0x0627, r27
	controller.error_sum = 0;
     c7e:	10 92 20 06 	sts	0x0620, r1
     c82:	10 92 21 06 	sts	0x0621, r1
     c86:	10 92 22 06 	sts	0x0622, r1
     c8a:	10 92 23 06 	sts	0x0623, r1
	controller.k_p = 0.5;
     c8e:	80 e0       	ldi	r24, 0x00	; 0
     c90:	90 e0       	ldi	r25, 0x00	; 0
     c92:	a0 e0       	ldi	r26, 0x00	; 0
     c94:	bf e3       	ldi	r27, 0x3F	; 63
     c96:	80 93 18 06 	sts	0x0618, r24
     c9a:	90 93 19 06 	sts	0x0619, r25
     c9e:	a0 93 1a 06 	sts	0x061A, r26
     ca2:	b0 93 1b 06 	sts	0x061B, r27
	controller.k_i = 0.2;
     ca6:	8d ec       	ldi	r24, 0xCD	; 205
     ca8:	9c ec       	ldi	r25, 0xCC	; 204
     caa:	ac e4       	ldi	r26, 0x4C	; 76
     cac:	be e3       	ldi	r27, 0x3E	; 62
     cae:	80 93 1c 06 	sts	0x061C, r24
     cb2:	90 93 1d 06 	sts	0x061D, r25
     cb6:	a0 93 1e 06 	sts	0x061E, r26
     cba:	b0 93 1f 06 	sts	0x061F, r27
     cbe:	08 95       	ret

00000cc0 <PI_control>:
}


void PI_control(double velocity_reference) {
     cc0:	cf 92       	push	r12
     cc2:	df 92       	push	r13
     cc4:	ef 92       	push	r14
     cc6:	ff 92       	push	r15
     cc8:	0f 93       	push	r16
     cca:	1f 93       	push	r17
     ccc:	cf 93       	push	r28
     cce:	df 93       	push	r29
     cd0:	6b 01       	movw	r12, r22
     cd2:	7c 01       	movw	r14, r24
	double error = velocity_reference - motor_get_velocity();
     cd4:	8b df       	rcall	.-234    	; 0xbec <motor_get_velocity>
     cd6:	68 2f       	mov	r22, r24
     cd8:	77 27       	eor	r23, r23
     cda:	67 fd       	sbrc	r22, 7
     cdc:	70 95       	com	r23
     cde:	87 2f       	mov	r24, r23
     ce0:	97 2f       	mov	r25, r23
     ce2:	df d3       	rcall	.+1982   	; 0x14a2 <__floatsisf>
     ce4:	9b 01       	movw	r18, r22
     ce6:	ac 01       	movw	r20, r24
     ce8:	c7 01       	movw	r24, r14
     cea:	b6 01       	movw	r22, r12
     cec:	d6 d2       	rcall	.+1452   	; 0x129a <__subsf3>
     cee:	6b 01       	movw	r12, r22
     cf0:	7c 01       	movw	r14, r24
	
	// Find the next error_sum.
	controller.error_sum += error;
     cf2:	c0 e2       	ldi	r28, 0x20	; 32
     cf4:	d6 e0       	ldi	r29, 0x06	; 6
     cf6:	68 81       	ld	r22, Y
     cf8:	79 81       	ldd	r23, Y+1	; 0x01
     cfa:	8a 81       	ldd	r24, Y+2	; 0x02
     cfc:	9b 81       	ldd	r25, Y+3	; 0x03
     cfe:	a7 01       	movw	r20, r14
     d00:	96 01       	movw	r18, r12
     d02:	cc d2       	rcall	.+1432   	; 0x129c <__addsf3>
     d04:	68 83       	st	Y, r22
     d06:	79 83       	std	Y+1, r23	; 0x01
     d08:	8a 83       	std	Y+2, r24	; 0x02
     d0a:	9b 83       	std	Y+3, r25	; 0x03
	
	// Saturate the error sum, such that it is on the interval [-MAX_ERROR_SUM, +MAX_ERROR_SUM]
	controller.error_sum = SATURATE(controller.error_sum, -controller.max_error_sum, controller.max_error_sum);
     d0c:	68 81       	ld	r22, Y
     d0e:	79 81       	ldd	r23, Y+1	; 0x01
     d10:	8a 81       	ldd	r24, Y+2	; 0x02
     d12:	9b 81       	ldd	r25, Y+3	; 0x03
     d14:	00 91 24 06 	lds	r16, 0x0624
     d18:	10 91 25 06 	lds	r17, 0x0625
     d1c:	20 91 26 06 	lds	r18, 0x0626
     d20:	30 91 27 06 	lds	r19, 0x0627
     d24:	a9 01       	movw	r20, r18
     d26:	98 01       	movw	r18, r16
     d28:	50 58       	subi	r21, 0x80	; 128
     d2a:	1c d3       	rcall	.+1592   	; 0x1364 <__cmpsf2>
     d2c:	88 23       	and	r24, r24
     d2e:	64 f4       	brge	.+24     	; 0xd48 <PI_control+0x88>
     d30:	80 91 24 06 	lds	r24, 0x0624
     d34:	90 91 25 06 	lds	r25, 0x0625
     d38:	a0 91 26 06 	lds	r26, 0x0626
     d3c:	b0 91 27 06 	lds	r27, 0x0627
     d40:	bc 01       	movw	r22, r24
     d42:	cd 01       	movw	r24, r26
     d44:	90 58       	subi	r25, 0x80	; 128
     d46:	08 c0       	rjmp	.+16     	; 0xd58 <PI_control+0x98>
     d48:	60 91 20 06 	lds	r22, 0x0620
     d4c:	70 91 21 06 	lds	r23, 0x0621
     d50:	80 91 22 06 	lds	r24, 0x0622
     d54:	90 91 23 06 	lds	r25, 0x0623
     d58:	20 91 24 06 	lds	r18, 0x0624
     d5c:	30 91 25 06 	lds	r19, 0x0625
     d60:	40 91 26 06 	lds	r20, 0x0626
     d64:	50 91 27 06 	lds	r21, 0x0627
     d68:	4c d4       	rcall	.+2200   	; 0x1602 <__gesf2>
     d6a:	18 16       	cp	r1, r24
     d6c:	4c f4       	brge	.+18     	; 0xd80 <PI_control+0xc0>
     d6e:	80 91 24 06 	lds	r24, 0x0624
     d72:	90 91 25 06 	lds	r25, 0x0625
     d76:	a0 91 26 06 	lds	r26, 0x0626
     d7a:	b0 91 27 06 	lds	r27, 0x0627
     d7e:	28 c0       	rjmp	.+80     	; 0xdd0 <PI_control+0x110>
     d80:	60 91 20 06 	lds	r22, 0x0620
     d84:	70 91 21 06 	lds	r23, 0x0621
     d88:	80 91 22 06 	lds	r24, 0x0622
     d8c:	90 91 23 06 	lds	r25, 0x0623
     d90:	00 91 24 06 	lds	r16, 0x0624
     d94:	10 91 25 06 	lds	r17, 0x0625
     d98:	20 91 26 06 	lds	r18, 0x0626
     d9c:	30 91 27 06 	lds	r19, 0x0627
     da0:	a9 01       	movw	r20, r18
     da2:	98 01       	movw	r18, r16
     da4:	50 58       	subi	r21, 0x80	; 128
     da6:	de d2       	rcall	.+1468   	; 0x1364 <__cmpsf2>
     da8:	88 23       	and	r24, r24
     daa:	54 f4       	brge	.+20     	; 0xdc0 <PI_control+0x100>
     dac:	80 91 24 06 	lds	r24, 0x0624
     db0:	90 91 25 06 	lds	r25, 0x0625
     db4:	a0 91 26 06 	lds	r26, 0x0626
     db8:	b0 91 27 06 	lds	r27, 0x0627
     dbc:	b0 58       	subi	r27, 0x80	; 128
     dbe:	08 c0       	rjmp	.+16     	; 0xdd0 <PI_control+0x110>
     dc0:	80 91 20 06 	lds	r24, 0x0620
     dc4:	90 91 21 06 	lds	r25, 0x0621
     dc8:	a0 91 22 06 	lds	r26, 0x0622
     dcc:	b0 91 23 06 	lds	r27, 0x0623
     dd0:	e0 e2       	ldi	r30, 0x20	; 32
     dd2:	f6 e0       	ldi	r31, 0x06	; 6
     dd4:	80 83       	st	Z, r24
     dd6:	91 83       	std	Z+1, r25	; 0x01
     dd8:	a2 83       	std	Z+2, r26	; 0x02
     dda:	b3 83       	std	Z+3, r27	; 0x03
	
	// Calculate the output signal of the PI-regulator.
	int output_signal = (controller.k_p * error) + (controller.k_i * controller.error_sum);
     ddc:	80 91 18 06 	lds	r24, 0x0618
     de0:	90 91 19 06 	lds	r25, 0x0619
     de4:	a0 91 1a 06 	lds	r26, 0x061A
     de8:	b0 91 1b 06 	lds	r27, 0x061B
     dec:	80 91 1c 06 	lds	r24, 0x061C
     df0:	90 91 1d 06 	lds	r25, 0x061D
     df4:	a0 91 1e 06 	lds	r26, 0x061E
     df8:	b0 91 1f 06 	lds	r27, 0x061F
     dfc:	80 81       	ld	r24, Z
     dfe:	91 81       	ldd	r25, Z+1	; 0x01
     e00:	a2 81       	ldd	r26, Z+2	; 0x02
     e02:	b3 81       	ldd	r27, Z+3	; 0x03
	
	motor_set_velocity(error);
     e04:	c7 01       	movw	r24, r14
     e06:	b6 01       	movw	r22, r12
     e08:	19 d3       	rcall	.+1586   	; 0x143c <__fixsfsi>
     e0a:	cb 01       	movw	r24, r22
     e0c:	ca dc       	rcall	.-1644   	; 0x7a2 <motor_set_velocity>
}
     e0e:	df 91       	pop	r29
     e10:	cf 91       	pop	r28
     e12:	1f 91       	pop	r17
     e14:	0f 91       	pop	r16
     e16:	ff 90       	pop	r15
     e18:	ef 90       	pop	r14
     e1a:	df 90       	pop	r13
     e1c:	cf 90       	pop	r12
     e1e:	08 95       	ret

00000e20 <servo_init>:
#define WIDTH_MIDPOINT (MAX_WIDTH + MIN_WIDTH) / 2
#define WIDTH_RADIUS   (MAX_WIDTH - MIN_WIDTH) / 2


void servo_init(void){
	PWM_init();
     e20:	ef d0       	rcall	.+478    	; 0x1000 <PWM_init>
	PWM_set_width(WIDTH_MIDPOINT);
     e22:	60 e0       	ldi	r22, 0x00	; 0
     e24:	70 e0       	ldi	r23, 0x00	; 0
     e26:	80 ec       	ldi	r24, 0xC0	; 192
     e28:	9f e3       	ldi	r25, 0x3F	; 63
     e2a:	0e c1       	rjmp	.+540    	; 0x1048 <PWM_set_width>
     e2c:	08 95       	ret

00000e2e <servo_set>:
}

void servo_set(uint8_t x){
     e2e:	cf 92       	push	r12
     e30:	df 92       	push	r13
     e32:	ef 92       	push	r14
     e34:	ff 92       	push	r15
	// Calculate the width for the PWM.
	float width = MIN_WIDTH + (MAX_WIDTH - MIN_WIDTH) * ((float) x) / 255;
     e36:	68 2f       	mov	r22, r24
     e38:	70 e0       	ldi	r23, 0x00	; 0
     e3a:	80 e0       	ldi	r24, 0x00	; 0
     e3c:	90 e0       	ldi	r25, 0x00	; 0
     e3e:	2f d3       	rcall	.+1630   	; 0x149e <__floatunsisf>
     e40:	20 e0       	ldi	r18, 0x00	; 0
     e42:	30 e0       	ldi	r19, 0x00	; 0
     e44:	4f e7       	ldi	r20, 0x7F	; 127
     e46:	53 e4       	ldi	r21, 0x43	; 67
     e48:	91 d2       	rcall	.+1314   	; 0x136c <__divsf3>
     e4a:	20 e0       	ldi	r18, 0x00	; 0
     e4c:	30 e0       	ldi	r19, 0x00	; 0
     e4e:	40 e8       	ldi	r20, 0x80	; 128
     e50:	5f e3       	ldi	r21, 0x3F	; 63
     e52:	24 d2       	rcall	.+1096   	; 0x129c <__addsf3>
     e54:	6b 01       	movw	r12, r22
     e56:	7c 01       	movw	r14, r24
	
	// Make sure width is within range.
	width = SATURATE(width, MIN_WIDTH, MAX_WIDTH);
     e58:	20 e0       	ldi	r18, 0x00	; 0
     e5a:	30 e0       	ldi	r19, 0x00	; 0
     e5c:	40 e8       	ldi	r20, 0x80	; 128
     e5e:	5f e3       	ldi	r21, 0x3F	; 63
     e60:	81 d2       	rcall	.+1282   	; 0x1364 <__cmpsf2>
     e62:	88 23       	and	r24, r24
     e64:	dc f0       	brlt	.+54     	; 0xe9c <servo_set+0x6e>
     e66:	20 e0       	ldi	r18, 0x00	; 0
     e68:	30 e0       	ldi	r19, 0x00	; 0
     e6a:	40 e0       	ldi	r20, 0x00	; 0
     e6c:	50 e4       	ldi	r21, 0x40	; 64
     e6e:	c7 01       	movw	r24, r14
     e70:	b6 01       	movw	r22, r12
     e72:	c7 d3       	rcall	.+1934   	; 0x1602 <__gesf2>
     e74:	18 16       	cp	r1, r24
     e76:	dc f0       	brlt	.+54     	; 0xeae <servo_set+0x80>
     e78:	20 e0       	ldi	r18, 0x00	; 0
     e7a:	30 e0       	ldi	r19, 0x00	; 0
     e7c:	40 e8       	ldi	r20, 0x80	; 128
     e7e:	5f e3       	ldi	r21, 0x3F	; 63
     e80:	c7 01       	movw	r24, r14
     e82:	b6 01       	movw	r22, r12
     e84:	6f d2       	rcall	.+1246   	; 0x1364 <__cmpsf2>
     e86:	88 23       	and	r24, r24
     e88:	bc f4       	brge	.+46     	; 0xeb8 <servo_set+0x8a>
     e8a:	0f 2e       	mov	r0, r31
     e8c:	c1 2c       	mov	r12, r1
     e8e:	d1 2c       	mov	r13, r1
     e90:	f0 e8       	ldi	r31, 0x80	; 128
     e92:	ef 2e       	mov	r14, r31
     e94:	ff e3       	ldi	r31, 0x3F	; 63
     e96:	ff 2e       	mov	r15, r31
     e98:	f0 2d       	mov	r31, r0
     e9a:	0e c0       	rjmp	.+28     	; 0xeb8 <servo_set+0x8a>
     e9c:	0f 2e       	mov	r0, r31
     e9e:	c1 2c       	mov	r12, r1
     ea0:	d1 2c       	mov	r13, r1
     ea2:	f0 e8       	ldi	r31, 0x80	; 128
     ea4:	ef 2e       	mov	r14, r31
     ea6:	ff e3       	ldi	r31, 0x3F	; 63
     ea8:	ff 2e       	mov	r15, r31
     eaa:	f0 2d       	mov	r31, r0
     eac:	05 c0       	rjmp	.+10     	; 0xeb8 <servo_set+0x8a>
     eae:	c1 2c       	mov	r12, r1
     eb0:	d1 2c       	mov	r13, r1
     eb2:	76 01       	movw	r14, r12
     eb4:	68 94       	set
     eb6:	f6 f8       	bld	r15, 6
	
	PWM_set_width(width);
     eb8:	c7 01       	movw	r24, r14
     eba:	b6 01       	movw	r22, r12
     ebc:	c5 d0       	rcall	.+394    	; 0x1048 <PWM_set_width>
     ebe:	ff 90       	pop	r15
     ec0:	ef 90       	pop	r14
     ec2:	df 90       	pop	r13
     ec4:	cf 90       	pop	r12
     ec6:	08 95       	ret

00000ec8 <__vector_47>:

void solenoid_timer_init(void);


volatile int solenoid_charged_flag = 0;
ISR(TIMER5_COMPA_vect) {
     ec8:	1f 92       	push	r1
     eca:	0f 92       	push	r0
     ecc:	0f b6       	in	r0, 0x3f	; 63
     ece:	0f 92       	push	r0
     ed0:	11 24       	eor	r1, r1
     ed2:	0b b6       	in	r0, 0x3b	; 59
     ed4:	0f 92       	push	r0
     ed6:	8f 93       	push	r24
     ed8:	9f 93       	push	r25
     eda:	ef 93       	push	r30
     edc:	ff 93       	push	r31
	solenoid_charged_flag++;
     ede:	80 91 05 06 	lds	r24, 0x0605
     ee2:	90 91 06 06 	lds	r25, 0x0606
     ee6:	01 96       	adiw	r24, 0x01	; 1
     ee8:	90 93 06 06 	sts	0x0606, r25
     eec:	80 93 05 06 	sts	0x0605, r24
	interrupt_A_disable();
     ef0:	e3 e7       	ldi	r30, 0x73	; 115
     ef2:	f0 e0       	ldi	r31, 0x00	; 0
     ef4:	80 81       	ld	r24, Z
     ef6:	8d 7f       	andi	r24, 0xFD	; 253
     ef8:	80 83       	st	Z, r24
}
     efa:	ff 91       	pop	r31
     efc:	ef 91       	pop	r30
     efe:	9f 91       	pop	r25
     f00:	8f 91       	pop	r24
     f02:	0f 90       	pop	r0
     f04:	0b be       	out	0x3b, r0	; 59
     f06:	0f 90       	pop	r0
     f08:	0f be       	out	0x3f, r0	; 63
     f0a:	0f 90       	pop	r0
     f0c:	1f 90       	pop	r1
     f0e:	18 95       	reti

00000f10 <__vector_48>:

// Retract the solenoid ~30 ms after shooting it out, and start recharging.
ISR(TIMER5_COMPB_vect) {
     f10:	1f 92       	push	r1
     f12:	0f 92       	push	r0
     f14:	0f b6       	in	r0, 0x3f	; 63
     f16:	0f 92       	push	r0
     f18:	11 24       	eor	r1, r1
     f1a:	0b b6       	in	r0, 0x3b	; 59
     f1c:	0f 92       	push	r0
     f1e:	8f 93       	push	r24
     f20:	ef 93       	push	r30
     f22:	ff 93       	push	r31
	solenoid_retract();
     f24:	2c 9a       	sbi	0x05, 4	; 5
	interrupt_B_disable();
     f26:	e3 e7       	ldi	r30, 0x73	; 115
     f28:	f0 e0       	ldi	r31, 0x00	; 0
     f2a:	80 81       	ld	r24, Z
     f2c:	8b 7f       	andi	r24, 0xFB	; 251
     f2e:	80 83       	st	Z, r24
	interrupt_A_enable();
     f30:	d1 9a       	sbi	0x1a, 1	; 26
     f32:	80 81       	ld	r24, Z
     f34:	82 60       	ori	r24, 0x02	; 2
     f36:	80 83       	st	Z, r24
}
     f38:	ff 91       	pop	r31
     f3a:	ef 91       	pop	r30
     f3c:	8f 91       	pop	r24
     f3e:	0f 90       	pop	r0
     f40:	0b be       	out	0x3b, r0	; 59
     f42:	0f 90       	pop	r0
     f44:	0f be       	out	0x3f, r0	; 63
     f46:	0f 90       	pop	r0
     f48:	1f 90       	pop	r1
     f4a:	18 95       	reti

00000f4c <solenoid_timer_init>:
	solenoid_timer_init();
}

void solenoid_timer_init(void) {
	// Timer mode 4, (CTC) [Table 17-2]
	set_bit(TCCR5B, WGM52);
     f4c:	e1 e2       	ldi	r30, 0x21	; 33
     f4e:	f1 e0       	ldi	r31, 0x01	; 1
     f50:	80 81       	ld	r24, Z
     f52:	88 60       	ori	r24, 0x08	; 8
     f54:	80 83       	st	Z, r24
		
	// Compare output mode. Clear counter on compare match [Table 17-3]
	set_bit(TCCR5A, COM5A1);
     f56:	a0 e2       	ldi	r26, 0x20	; 32
     f58:	b1 e0       	ldi	r27, 0x01	; 1
     f5a:	8c 91       	ld	r24, X
     f5c:	80 68       	ori	r24, 0x80	; 128
     f5e:	8c 93       	st	X, r24
		
	// Use a prescaler of 1024 [Table 17-6]
	set_bit(TCCR5B, CS50);
     f60:	80 81       	ld	r24, Z
     f62:	81 60       	ori	r24, 0x01	; 1
     f64:	80 83       	st	Z, r24
	clear_bit(TCCR5B, CS51);
     f66:	80 81       	ld	r24, Z
     f68:	8d 7f       	andi	r24, 0xFD	; 253
     f6a:	80 83       	st	Z, r24
	set_bit(TCCR5B, CS52);
     f6c:	80 81       	ld	r24, Z
     f6e:	84 60       	ori	r24, 0x04	; 4
     f70:	80 83       	st	Z, r24
		
	// Set interrupt counter compare match values
	OCR5A = (int) (F_CPU * TIMER_A_DELAY / TIMER_PRESCALER);
     f72:	8f e4       	ldi	r24, 0x4F	; 79
     f74:	92 e1       	ldi	r25, 0x12	; 18
     f76:	90 93 29 01 	sts	0x0129, r25
     f7a:	80 93 28 01 	sts	0x0128, r24
	OCR5B = (int) (F_CPU * TIMER_B_DELAY / TIMER_PRESCALER);
     f7e:	84 ed       	ldi	r24, 0xD4	; 212
     f80:	91 e0       	ldi	r25, 0x01	; 1
     f82:	90 93 2b 01 	sts	0x012B, r25
     f86:	80 93 2a 01 	sts	0x012A, r24
	
	// Enable interrupt
	interrupt_B_enable();
     f8a:	d2 9a       	sbi	0x1a, 2	; 26
     f8c:	e3 e7       	ldi	r30, 0x73	; 115
     f8e:	f0 e0       	ldi	r31, 0x00	; 0
     f90:	80 81       	ld	r24, Z
     f92:	84 60       	ori	r24, 0x04	; 4
     f94:	80 83       	st	Z, r24
     f96:	08 95       	ret

00000f98 <solenoid_init>:
}


void solenoid_init(){
	//set output pin PB4
	set_bit(DDRB, DDB4);
     f98:	24 9a       	sbi	0x04, 4	; 4
	
	//set high to disconnect
	set_bit(PORTB, PB4);
     f9a:	2c 9a       	sbi	0x05, 4	; 5
	
	solenoid_timer_init();
     f9c:	d7 cf       	rjmp	.-82     	; 0xf4c <solenoid_timer_init>
     f9e:	08 95       	ret

00000fa0 <solenoid_send_pulse>:
	// Enable interrupt
	interrupt_B_enable();
}

void solenoid_send_pulse(){
	if(solenoid_charged_flag) {
     fa0:	80 91 05 06 	lds	r24, 0x0605
     fa4:	90 91 06 06 	lds	r25, 0x0606
     fa8:	89 2b       	or	r24, r25
     faa:	59 f0       	breq	.+22     	; 0xfc2 <solenoid_send_pulse+0x22>
		solenoid_charged_flag = 0;
     fac:	10 92 06 06 	sts	0x0606, r1
     fb0:	10 92 05 06 	sts	0x0605, r1
		solenoid_eject();
     fb4:	2c 98       	cbi	0x05, 4	; 5
		interrupt_B_enable();
     fb6:	d2 9a       	sbi	0x1a, 2	; 26
     fb8:	e3 e7       	ldi	r30, 0x73	; 115
     fba:	f0 e0       	ldi	r31, 0x00	; 0
     fbc:	80 81       	ld	r24, Z
     fbe:	84 60       	ori	r24, 0x04	; 4
     fc0:	80 83       	st	Z, r24
     fc2:	08 95       	ret

00000fc4 <SPI_init>:

void SPI_test(void) {
	SPI_send(0x00);
	uint8_t spi_read_result = SPI_read();
	
	printf("SPI_TEST: %x\n\n", spi_read_result);
     fc4:	22 9a       	sbi	0x04, 2	; 4
     fc6:	21 9a       	sbi	0x04, 1	; 4
     fc8:	27 9a       	sbi	0x04, 7	; 4
     fca:	20 9a       	sbi	0x04, 0	; 4
     fcc:	8c b5       	in	r24, 0x2c	; 44
     fce:	80 61       	ori	r24, 0x10	; 16
     fd0:	8c bd       	out	0x2c, r24	; 44
     fd2:	8c b5       	in	r24, 0x2c	; 44
     fd4:	81 60       	ori	r24, 0x01	; 1
     fd6:	8c bd       	out	0x2c, r24	; 44
     fd8:	8c b5       	in	r24, 0x2c	; 44
     fda:	80 64       	ori	r24, 0x40	; 64
     fdc:	8c bd       	out	0x2c, r24	; 44
     fde:	08 95       	ret

00000fe0 <SPI_send>:
     fe0:	8e bd       	out	0x2e, r24	; 46
     fe2:	0d b4       	in	r0, 0x2d	; 45
     fe4:	07 fe       	sbrs	r0, 7
     fe6:	fd cf       	rjmp	.-6      	; 0xfe2 <SPI_send+0x2>
     fe8:	08 95       	ret

00000fea <SPI_read>:
     fea:	80 e0       	ldi	r24, 0x00	; 0
     fec:	f9 df       	rcall	.-14     	; 0xfe0 <SPI_send>
     fee:	0d b4       	in	r0, 0x2d	; 45
     ff0:	07 fe       	sbrs	r0, 7
     ff2:	fd cf       	rjmp	.-6      	; 0xfee <SPI_read+0x4>
     ff4:	8e b5       	in	r24, 0x2e	; 46
     ff6:	08 95       	ret

00000ff8 <SPI_select>:
	
}

void SPI_select(void){
	clear_bit(PORTB, SS);
     ff8:	2f 98       	cbi	0x05, 7	; 5
     ffa:	08 95       	ret

00000ffc <SPI_deselect>:
}

void SPI_deselect(void){
	set_bit(PORTB, SS);
     ffc:	2f 9a       	sbi	0x05, 7	; 5
     ffe:	08 95       	ret

00001000 <PWM_init>:

void PWM_init(void){
	//if clk_io = 1 / F_CPU: prescalar = 8, TOP = 39 999

	//select source of clock signal and set prescaler = 8
	clear_bit(TCCR1B, CS12);
    1000:	e1 e8       	ldi	r30, 0x81	; 129
    1002:	f0 e0       	ldi	r31, 0x00	; 0
    1004:	80 81       	ld	r24, Z
    1006:	8b 7f       	andi	r24, 0xFB	; 251
    1008:	80 83       	st	Z, r24
	set_bit(TCCR1B, CS11);
    100a:	80 81       	ld	r24, Z
    100c:	82 60       	ori	r24, 0x02	; 2
    100e:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS10);
    1010:	80 81       	ld	r24, Z
    1012:	8e 7f       	andi	r24, 0xFE	; 254
    1014:	80 83       	st	Z, r24
	
	
	//fast PWM (16 bit, TOP in ICR1) page 145 (mode 14 table 17-2)
	set_bit(TCCR1B, WGM13);
    1016:	80 81       	ld	r24, Z
    1018:	80 61       	ori	r24, 0x10	; 16
    101a:	80 83       	st	Z, r24
	set_bit(TCCR1B, WGM12);
    101c:	80 81       	ld	r24, Z
    101e:	88 60       	ori	r24, 0x08	; 8
    1020:	80 83       	st	Z, r24
	set_bit(TCCR1A, WGM11);
    1022:	e0 e8       	ldi	r30, 0x80	; 128
    1024:	f0 e0       	ldi	r31, 0x00	; 0
    1026:	80 81       	ld	r24, Z
    1028:	82 60       	ori	r24, 0x02	; 2
    102a:	80 83       	st	Z, r24
	clear_bit(TCCR1A, WGM10);
    102c:	80 81       	ld	r24, Z
    102e:	8e 7f       	andi	r24, 0xFE	; 254
    1030:	80 83       	st	Z, r24
	
	//set TOP so that we have a period of 20 ms
	ICR1 = F_CPU/PRESCALER*PERIOD_MS/1000 - 1; 
    1032:	8f e3       	ldi	r24, 0x3F	; 63
    1034:	9c e9       	ldi	r25, 0x9C	; 156
    1036:	90 93 87 00 	sts	0x0087, r25
    103a:	80 93 86 00 	sts	0x0086, r24
	
	//compare output mode (Normal mode)
	set_bit(TCCR1A, COM1A1);
    103e:	80 81       	ld	r24, Z
    1040:	80 68       	ori	r24, 0x80	; 128
    1042:	80 83       	st	Z, r24
	
	//set output pin PB5(OC1A: output clock 1 A)
	set_bit(DDRB, DDB5);
    1044:	25 9a       	sbi	0x04, 5	; 4
    1046:	08 95       	ret

00001048 <PWM_set_width>:

	//compares TCTn and OCRnx - cleared when match -> TCTn = BOTTOM
}

void PWM_set_width(float on_time_ms){
	OCR1A = F_CPU/PRESCALER*on_time_ms/1000-1; 
    1048:	20 e0       	ldi	r18, 0x00	; 0
    104a:	34 e2       	ldi	r19, 0x24	; 36
    104c:	44 ef       	ldi	r20, 0xF4	; 244
    104e:	59 e4       	ldi	r21, 0x49	; 73
    1050:	dc d2       	rcall	.+1464   	; 0x160a <__mulsf3>
    1052:	20 e0       	ldi	r18, 0x00	; 0
    1054:	30 e0       	ldi	r19, 0x00	; 0
    1056:	4a e7       	ldi	r20, 0x7A	; 122
    1058:	54 e4       	ldi	r21, 0x44	; 68
    105a:	88 d1       	rcall	.+784    	; 0x136c <__divsf3>
    105c:	20 e0       	ldi	r18, 0x00	; 0
    105e:	30 e0       	ldi	r19, 0x00	; 0
    1060:	40 e8       	ldi	r20, 0x80	; 128
    1062:	5f e3       	ldi	r21, 0x3F	; 63
    1064:	1a d1       	rcall	.+564    	; 0x129a <__subsf3>
    1066:	ef d1       	rcall	.+990    	; 0x1446 <__fixunssfsi>
    1068:	70 93 89 00 	sts	0x0089, r23
    106c:	60 93 88 00 	sts	0x0088, r22
    1070:	08 95       	ret

00001072 <time_reset>:
	
}

//setter time started til current time
void time_reset(void) {
	TCNT3 = 0;
    1072:	10 92 95 00 	sts	0x0095, r1
    1076:	10 92 94 00 	sts	0x0094, r1
	//printf("OVERFLOW FLAG: %d\n", test_bit(TIFR3, TOV3));
	set_bit(TIFR3, TOV3);
    107a:	c0 9a       	sbi	0x18, 0	; 24
    107c:	08 95       	ret

0000107e <time_init>:

void time_init(){
	//Normal port operation, non PWM
	
	//prescaler 256 (see table 20-9)
	set_bit(TCCR3B, CS32);
    107e:	e1 e9       	ldi	r30, 0x91	; 145
    1080:	f0 e0       	ldi	r31, 0x00	; 0
    1082:	80 81       	ld	r24, Z
    1084:	84 60       	ori	r24, 0x04	; 4
    1086:	80 83       	st	Z, r24
	time_reset();
    1088:	f4 cf       	rjmp	.-24     	; 0x1072 <time_reset>
    108a:	08 95       	ret

0000108c <time_passed>:
	TCNT3 = 0;
	//printf("OVERFLOW FLAG: %d\n", test_bit(TIFR3, TOV3));
	set_bit(TIFR3, TOV3);
}

uint16_t time_passed(void){
    108c:	cf 93       	push	r28
    108e:	df 93       	push	r29
	uint16_t time_passed = TCNT3;
    1090:	c0 91 94 00 	lds	r28, 0x0094
    1094:	d0 91 95 00 	lds	r29, 0x0095
	time_reset();
    1098:	ec df       	rcall	.-40     	; 0x1072 <time_reset>
	return time_passed;
}
    109a:	ce 01       	movw	r24, r28
    109c:	df 91       	pop	r29
    109e:	cf 91       	pop	r28
    10a0:	08 95       	ret

000010a2 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
    10a2:	8c e0       	ldi	r24, 0x0C	; 12
    10a4:	80 93 b8 00 	sts	0x00B8, r24
    10a8:	8f ef       	ldi	r24, 0xFF	; 255
    10aa:	80 93 bb 00 	sts	0x00BB, r24
    10ae:	84 e0       	ldi	r24, 0x04	; 4
    10b0:	80 93 bc 00 	sts	0x00BC, r24
    10b4:	08 95       	ret

000010b6 <TWI_Start_Transceiver_With_Data>:
    10b6:	ec eb       	ldi	r30, 0xBC	; 188
    10b8:	f0 e0       	ldi	r31, 0x00	; 0
    10ba:	20 81       	ld	r18, Z
    10bc:	20 fd       	sbrc	r18, 0
    10be:	fd cf       	rjmp	.-6      	; 0x10ba <TWI_Start_Transceiver_With_Data+0x4>
    10c0:	60 93 09 06 	sts	0x0609, r22
    10c4:	fc 01       	movw	r30, r24
    10c6:	20 81       	ld	r18, Z
    10c8:	20 93 0a 06 	sts	0x060A, r18
    10cc:	20 fd       	sbrc	r18, 0
    10ce:	0c c0       	rjmp	.+24     	; 0x10e8 <TWI_Start_Transceiver_With_Data+0x32>
    10d0:	62 30       	cpi	r22, 0x02	; 2
    10d2:	50 f0       	brcs	.+20     	; 0x10e8 <TWI_Start_Transceiver_With_Data+0x32>
    10d4:	dc 01       	movw	r26, r24
    10d6:	11 96       	adiw	r26, 0x01	; 1
    10d8:	eb e0       	ldi	r30, 0x0B	; 11
    10da:	f6 e0       	ldi	r31, 0x06	; 6
    10dc:	81 e0       	ldi	r24, 0x01	; 1
    10de:	9d 91       	ld	r25, X+
    10e0:	91 93       	st	Z+, r25
    10e2:	8f 5f       	subi	r24, 0xFF	; 255
    10e4:	86 13       	cpse	r24, r22
    10e6:	fb cf       	rjmp	.-10     	; 0x10de <TWI_Start_Transceiver_With_Data+0x28>
    10e8:	10 92 08 06 	sts	0x0608, r1
    10ec:	88 ef       	ldi	r24, 0xF8	; 248
    10ee:	80 93 06 02 	sts	0x0206, r24
    10f2:	85 ea       	ldi	r24, 0xA5	; 165
    10f4:	80 93 bc 00 	sts	0x00BC, r24
    10f8:	08 95       	ret

000010fa <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
    10fa:	1f 92       	push	r1
    10fc:	0f 92       	push	r0
    10fe:	0f b6       	in	r0, 0x3f	; 63
    1100:	0f 92       	push	r0
    1102:	11 24       	eor	r1, r1
    1104:	0b b6       	in	r0, 0x3b	; 59
    1106:	0f 92       	push	r0
    1108:	2f 93       	push	r18
    110a:	3f 93       	push	r19
    110c:	8f 93       	push	r24
    110e:	9f 93       	push	r25
    1110:	af 93       	push	r26
    1112:	bf 93       	push	r27
    1114:	ef 93       	push	r30
    1116:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
    1118:	80 91 b9 00 	lds	r24, 0x00B9
    111c:	90 e0       	ldi	r25, 0x00	; 0
    111e:	fc 01       	movw	r30, r24
    1120:	38 97       	sbiw	r30, 0x08	; 8
    1122:	e1 35       	cpi	r30, 0x51	; 81
    1124:	f1 05       	cpc	r31, r1
    1126:	08 f0       	brcs	.+2      	; 0x112a <__vector_39+0x30>
    1128:	55 c0       	rjmp	.+170    	; 0x11d4 <__vector_39+0xda>
    112a:	ee 58       	subi	r30, 0x8E	; 142
    112c:	ff 4f       	sbci	r31, 0xFF	; 255
    112e:	d0 c2       	rjmp	.+1440   	; 0x16d0 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
    1130:	10 92 07 06 	sts	0x0607, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
    1134:	e0 91 07 06 	lds	r30, 0x0607
    1138:	80 91 09 06 	lds	r24, 0x0609
    113c:	e8 17       	cp	r30, r24
    113e:	70 f4       	brcc	.+28     	; 0x115c <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
    1140:	81 e0       	ldi	r24, 0x01	; 1
    1142:	8e 0f       	add	r24, r30
    1144:	80 93 07 06 	sts	0x0607, r24
    1148:	f0 e0       	ldi	r31, 0x00	; 0
    114a:	e6 5f       	subi	r30, 0xF6	; 246
    114c:	f9 4f       	sbci	r31, 0xF9	; 249
    114e:	80 81       	ld	r24, Z
    1150:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1154:	85 e8       	ldi	r24, 0x85	; 133
    1156:	80 93 bc 00 	sts	0x00BC, r24
    115a:	43 c0       	rjmp	.+134    	; 0x11e2 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    115c:	80 91 08 06 	lds	r24, 0x0608
    1160:	81 60       	ori	r24, 0x01	; 1
    1162:	80 93 08 06 	sts	0x0608, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1166:	84 e9       	ldi	r24, 0x94	; 148
    1168:	80 93 bc 00 	sts	0x00BC, r24
    116c:	3a c0       	rjmp	.+116    	; 0x11e2 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
    116e:	e0 91 07 06 	lds	r30, 0x0607
    1172:	81 e0       	ldi	r24, 0x01	; 1
    1174:	8e 0f       	add	r24, r30
    1176:	80 93 07 06 	sts	0x0607, r24
    117a:	80 91 bb 00 	lds	r24, 0x00BB
    117e:	f0 e0       	ldi	r31, 0x00	; 0
    1180:	e6 5f       	subi	r30, 0xF6	; 246
    1182:	f9 4f       	sbci	r31, 0xF9	; 249
    1184:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
    1186:	20 91 07 06 	lds	r18, 0x0607
    118a:	30 e0       	ldi	r19, 0x00	; 0
    118c:	80 91 09 06 	lds	r24, 0x0609
    1190:	90 e0       	ldi	r25, 0x00	; 0
    1192:	01 97       	sbiw	r24, 0x01	; 1
    1194:	28 17       	cp	r18, r24
    1196:	39 07       	cpc	r19, r25
    1198:	24 f4       	brge	.+8      	; 0x11a2 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    119a:	85 ec       	ldi	r24, 0xC5	; 197
    119c:	80 93 bc 00 	sts	0x00BC, r24
    11a0:	20 c0       	rjmp	.+64     	; 0x11e2 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    11a2:	85 e8       	ldi	r24, 0x85	; 133
    11a4:	80 93 bc 00 	sts	0x00BC, r24
    11a8:	1c c0       	rjmp	.+56     	; 0x11e2 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
    11aa:	80 91 bb 00 	lds	r24, 0x00BB
    11ae:	e0 91 07 06 	lds	r30, 0x0607
    11b2:	f0 e0       	ldi	r31, 0x00	; 0
    11b4:	e6 5f       	subi	r30, 0xF6	; 246
    11b6:	f9 4f       	sbci	r31, 0xF9	; 249
    11b8:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    11ba:	80 91 08 06 	lds	r24, 0x0608
    11be:	81 60       	ori	r24, 0x01	; 1
    11c0:	80 93 08 06 	sts	0x0608, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    11c4:	84 e9       	ldi	r24, 0x94	; 148
    11c6:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    11ca:	0b c0       	rjmp	.+22     	; 0x11e2 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    11cc:	85 ea       	ldi	r24, 0xA5	; 165
    11ce:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
    11d2:	07 c0       	rjmp	.+14     	; 0x11e2 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
    11d4:	80 91 b9 00 	lds	r24, 0x00B9
    11d8:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
    11dc:	84 e0       	ldi	r24, 0x04	; 4
    11de:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
    11e2:	ff 91       	pop	r31
    11e4:	ef 91       	pop	r30
    11e6:	bf 91       	pop	r27
    11e8:	af 91       	pop	r26
    11ea:	9f 91       	pop	r25
    11ec:	8f 91       	pop	r24
    11ee:	3f 91       	pop	r19
    11f0:	2f 91       	pop	r18
    11f2:	0f 90       	pop	r0
    11f4:	0b be       	out	0x3b, r0	; 59
    11f6:	0f 90       	pop	r0
    11f8:	0f be       	out	0x3f, r0	; 63
    11fa:	0f 90       	pop	r0
    11fc:	1f 90       	pop	r1
    11fe:	18 95       	reti

00001200 <usart_transmit_to_computer>:
}


void usart_transmit_to_computer(unsigned int data) {
	/* Wait for empty transmit buffer */
	while (!(UCSR0A & (1<<UDRE0)))
    1200:	e0 ec       	ldi	r30, 0xC0	; 192
    1202:	f0 e0       	ldi	r31, 0x00	; 0
    1204:	90 81       	ld	r25, Z
    1206:	95 ff       	sbrs	r25, 5
    1208:	fd cf       	rjmp	.-6      	; 0x1204 <usart_transmit_to_computer+0x4>
	;
	/* Put data into buffer (sends the data) */
	UDR0 = data;
    120a:	80 93 c6 00 	sts	0x00C6, r24
    120e:	08 95       	ret

00001210 <usart_receive_from_computer>:
}


uint8_t usart_receive_from_computer(void) {
	/* Wait for data to be received */
	while (!(UCSR0A & (1<<RXC0)))
    1210:	e0 ec       	ldi	r30, 0xC0	; 192
    1212:	f0 e0       	ldi	r31, 0x00	; 0
    1214:	80 81       	ld	r24, Z
    1216:	88 23       	and	r24, r24
    1218:	ec f7       	brge	.-6      	; 0x1214 <usart_receive_from_computer+0x4>
	;
	
	/* Get and return data from buffer */
	return UDR0;
    121a:	80 91 c6 00 	lds	r24, 0x00C6
}
    121e:	08 95       	ret

00001220 <usart_init>:
#include <stdio.h>


void usart_init(unsigned int ubbr) {
	/* Set baud rate */
	UBRR0H = (unsigned char)(ubbr>>8);
    1220:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)(ubbr);
    1224:	80 93 c4 00 	sts	0x00C4, r24
	
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0) | (1<<TXEN0);
    1228:	88 e1       	ldi	r24, 0x18	; 24
    122a:	80 93 c1 00 	sts	0x00C1, r24
	
	/* Set frame format: 8data, 2stop bit */
	UCSR0C = (1<<USBS0) | (3<<UCSZ00);
    122e:	8e e0       	ldi	r24, 0x0E	; 14
    1230:	80 93 c2 00 	sts	0x00C2, r24
	
	
	/* Enable printf-thing */
	fdevopen(usart_transmit_to_computer, usart_receive_from_computer);
    1234:	68 e0       	ldi	r22, 0x08	; 8
    1236:	79 e0       	ldi	r23, 0x09	; 9
    1238:	80 e0       	ldi	r24, 0x00	; 0
    123a:	99 e0       	ldi	r25, 0x09	; 9
    123c:	76 c2       	rjmp	.+1260   	; 0x172a <fdevopen>
    123e:	08 95       	ret

00001240 <initialize>:
void test(void);
void test_servo_and_ir(void);


void initialize(void){
	cli();
    1240:	f8 94       	cli
	usart_init(MYUBRR);			printf("\n[NODE 2][main.c]: USART initialized.\n");
    1242:	87 e6       	ldi	r24, 0x67	; 103
    1244:	90 e0       	ldi	r25, 0x00	; 0
    1246:	ec df       	rcall	.-40     	; 0x1220 <usart_init>
    1248:	85 ea       	ldi	r24, 0xA5	; 165
    124a:	94 e0       	ldi	r25, 0x04	; 4
    124c:	c9 d2       	rcall	.+1426   	; 0x17e0 <puts>
	CAN_init();					printf("[NODE 2][main.c]: CAN initialized.\n");
    124e:	28 d8       	rcall	.-4016   	; 0x2a0 <CAN_init>
    1250:	8b ec       	ldi	r24, 0xCB	; 203
    1252:	94 e0       	ldi	r25, 0x04	; 4
    1254:	c5 d2       	rcall	.+1418   	; 0x17e0 <puts>
	servo_init();				printf("[NODE 2][main.c]: SERVO initialized.\n");
    1256:	e4 dd       	rcall	.-1080   	; 0xe20 <servo_init>
    1258:	8e ee       	ldi	r24, 0xEE	; 238
    125a:	94 e0       	ldi	r25, 0x04	; 4
    125c:	c1 d2       	rcall	.+1410   	; 0x17e0 <puts>
	IR_init();					printf("[NODE 2][main.c]: IR initialized.\n");
    125e:	e5 d9       	rcall	.-3126   	; 0x62a <IR_init>
    1260:	83 e1       	ldi	r24, 0x13	; 19
    1262:	95 e0       	ldi	r25, 0x05	; 5
    1264:	bd d2       	rcall	.+1402   	; 0x17e0 <puts>
	motor_init(DEFAULT);		printf("[NODE 2][main.c]: MOTOR initialized!\n");
    1266:	80 e0       	ldi	r24, 0x00	; 0
    1268:	94 dc       	rcall	.-1752   	; 0xb92 <motor_init>
    126a:	85 e3       	ldi	r24, 0x35	; 53
    126c:	95 e0       	ldi	r25, 0x05	; 5
    126e:	b8 d2       	rcall	.+1392   	; 0x17e0 <puts>
	PI_init();					printf("[NODE 2][main.c]: PI initialized!\n");
    1270:	fa dc       	rcall	.-1548   	; 0xc66 <PI_init>
    1272:	8a e5       	ldi	r24, 0x5A	; 90
    1274:	95 e0       	ldi	r25, 0x05	; 5
    1276:	b4 d2       	rcall	.+1384   	; 0x17e0 <puts>
	CONTROL_init();				printf("[NODE 2][main.c]: CONTROL initialized!\n");
    1278:	42 d9       	rcall	.-3452   	; 0x4fe <CONTROL_init>
    127a:	8c e7       	ldi	r24, 0x7C	; 124
    127c:	95 e0       	ldi	r25, 0x05	; 5
    127e:	b0 d2       	rcall	.+1376   	; 0x17e0 <puts>
	solenoid_init();			printf("[NODE 2][main.c]: SOLENOID initialized!\n");
    1280:	8b de       	rcall	.-746    	; 0xf98 <solenoid_init>
    1282:	83 ea       	ldi	r24, 0xA3	; 163
    1284:	95 e0       	ldi	r25, 0x05	; 5
    1286:	ac d2       	rcall	.+1368   	; 0x17e0 <puts>
								printf("\n====== INITIALIZATION COMPLETE ======\n\n");
    1288:	8b ec       	ldi	r24, 0xCB	; 203
    128a:	95 e0       	ldi	r25, 0x05	; 5
    128c:	a9 d2       	rcall	.+1362   	; 0x17e0 <puts>
	sei();
    128e:	78 94       	sei
    1290:	08 95       	ret

00001292 <main>:
}


int main(void){
	initialize();
    1292:	d6 df       	rcall	.-84     	; 0x1240 <initialize>
	CONTROL_run(CLOSED_LOOP);
    1294:	81 e0       	ldi	r24, 0x01	; 1
    1296:	5e d9       	rcall	.-3396   	; 0x554 <CONTROL_run>
    1298:	ff cf       	rjmp	.-2      	; 0x1298 <main+0x6>

0000129a <__subsf3>:
    129a:	50 58       	subi	r21, 0x80	; 128

0000129c <__addsf3>:
    129c:	bb 27       	eor	r27, r27
    129e:	aa 27       	eor	r26, r26
    12a0:	0e d0       	rcall	.+28     	; 0x12be <__addsf3x>
    12a2:	75 c1       	rjmp	.+746    	; 0x158e <__fp_round>
    12a4:	66 d1       	rcall	.+716    	; 0x1572 <__fp_pscA>
    12a6:	30 f0       	brcs	.+12     	; 0x12b4 <__addsf3+0x18>
    12a8:	6b d1       	rcall	.+726    	; 0x1580 <__fp_pscB>
    12aa:	20 f0       	brcs	.+8      	; 0x12b4 <__addsf3+0x18>
    12ac:	31 f4       	brne	.+12     	; 0x12ba <__addsf3+0x1e>
    12ae:	9f 3f       	cpi	r25, 0xFF	; 255
    12b0:	11 f4       	brne	.+4      	; 0x12b6 <__addsf3+0x1a>
    12b2:	1e f4       	brtc	.+6      	; 0x12ba <__addsf3+0x1e>
    12b4:	5b c1       	rjmp	.+694    	; 0x156c <__fp_nan>
    12b6:	0e f4       	brtc	.+2      	; 0x12ba <__addsf3+0x1e>
    12b8:	e0 95       	com	r30
    12ba:	e7 fb       	bst	r30, 7
    12bc:	51 c1       	rjmp	.+674    	; 0x1560 <__fp_inf>

000012be <__addsf3x>:
    12be:	e9 2f       	mov	r30, r25
    12c0:	77 d1       	rcall	.+750    	; 0x15b0 <__fp_split3>
    12c2:	80 f3       	brcs	.-32     	; 0x12a4 <__addsf3+0x8>
    12c4:	ba 17       	cp	r27, r26
    12c6:	62 07       	cpc	r22, r18
    12c8:	73 07       	cpc	r23, r19
    12ca:	84 07       	cpc	r24, r20
    12cc:	95 07       	cpc	r25, r21
    12ce:	18 f0       	brcs	.+6      	; 0x12d6 <__addsf3x+0x18>
    12d0:	71 f4       	brne	.+28     	; 0x12ee <__addsf3x+0x30>
    12d2:	9e f5       	brtc	.+102    	; 0x133a <__addsf3x+0x7c>
    12d4:	8f c1       	rjmp	.+798    	; 0x15f4 <__fp_zero>
    12d6:	0e f4       	brtc	.+2      	; 0x12da <__addsf3x+0x1c>
    12d8:	e0 95       	com	r30
    12da:	0b 2e       	mov	r0, r27
    12dc:	ba 2f       	mov	r27, r26
    12de:	a0 2d       	mov	r26, r0
    12e0:	0b 01       	movw	r0, r22
    12e2:	b9 01       	movw	r22, r18
    12e4:	90 01       	movw	r18, r0
    12e6:	0c 01       	movw	r0, r24
    12e8:	ca 01       	movw	r24, r20
    12ea:	a0 01       	movw	r20, r0
    12ec:	11 24       	eor	r1, r1
    12ee:	ff 27       	eor	r31, r31
    12f0:	59 1b       	sub	r21, r25
    12f2:	99 f0       	breq	.+38     	; 0x131a <__addsf3x+0x5c>
    12f4:	59 3f       	cpi	r21, 0xF9	; 249
    12f6:	50 f4       	brcc	.+20     	; 0x130c <__addsf3x+0x4e>
    12f8:	50 3e       	cpi	r21, 0xE0	; 224
    12fa:	68 f1       	brcs	.+90     	; 0x1356 <__addsf3x+0x98>
    12fc:	1a 16       	cp	r1, r26
    12fe:	f0 40       	sbci	r31, 0x00	; 0
    1300:	a2 2f       	mov	r26, r18
    1302:	23 2f       	mov	r18, r19
    1304:	34 2f       	mov	r19, r20
    1306:	44 27       	eor	r20, r20
    1308:	58 5f       	subi	r21, 0xF8	; 248
    130a:	f3 cf       	rjmp	.-26     	; 0x12f2 <__addsf3x+0x34>
    130c:	46 95       	lsr	r20
    130e:	37 95       	ror	r19
    1310:	27 95       	ror	r18
    1312:	a7 95       	ror	r26
    1314:	f0 40       	sbci	r31, 0x00	; 0
    1316:	53 95       	inc	r21
    1318:	c9 f7       	brne	.-14     	; 0x130c <__addsf3x+0x4e>
    131a:	7e f4       	brtc	.+30     	; 0x133a <__addsf3x+0x7c>
    131c:	1f 16       	cp	r1, r31
    131e:	ba 0b       	sbc	r27, r26
    1320:	62 0b       	sbc	r22, r18
    1322:	73 0b       	sbc	r23, r19
    1324:	84 0b       	sbc	r24, r20
    1326:	ba f0       	brmi	.+46     	; 0x1356 <__addsf3x+0x98>
    1328:	91 50       	subi	r25, 0x01	; 1
    132a:	a1 f0       	breq	.+40     	; 0x1354 <__addsf3x+0x96>
    132c:	ff 0f       	add	r31, r31
    132e:	bb 1f       	adc	r27, r27
    1330:	66 1f       	adc	r22, r22
    1332:	77 1f       	adc	r23, r23
    1334:	88 1f       	adc	r24, r24
    1336:	c2 f7       	brpl	.-16     	; 0x1328 <__addsf3x+0x6a>
    1338:	0e c0       	rjmp	.+28     	; 0x1356 <__addsf3x+0x98>
    133a:	ba 0f       	add	r27, r26
    133c:	62 1f       	adc	r22, r18
    133e:	73 1f       	adc	r23, r19
    1340:	84 1f       	adc	r24, r20
    1342:	48 f4       	brcc	.+18     	; 0x1356 <__addsf3x+0x98>
    1344:	87 95       	ror	r24
    1346:	77 95       	ror	r23
    1348:	67 95       	ror	r22
    134a:	b7 95       	ror	r27
    134c:	f7 95       	ror	r31
    134e:	9e 3f       	cpi	r25, 0xFE	; 254
    1350:	08 f0       	brcs	.+2      	; 0x1354 <__addsf3x+0x96>
    1352:	b3 cf       	rjmp	.-154    	; 0x12ba <__addsf3+0x1e>
    1354:	93 95       	inc	r25
    1356:	88 0f       	add	r24, r24
    1358:	08 f0       	brcs	.+2      	; 0x135c <__addsf3x+0x9e>
    135a:	99 27       	eor	r25, r25
    135c:	ee 0f       	add	r30, r30
    135e:	97 95       	ror	r25
    1360:	87 95       	ror	r24
    1362:	08 95       	ret

00001364 <__cmpsf2>:
    1364:	d9 d0       	rcall	.+434    	; 0x1518 <__fp_cmp>
    1366:	08 f4       	brcc	.+2      	; 0x136a <__cmpsf2+0x6>
    1368:	81 e0       	ldi	r24, 0x01	; 1
    136a:	08 95       	ret

0000136c <__divsf3>:
    136c:	0c d0       	rcall	.+24     	; 0x1386 <__divsf3x>
    136e:	0f c1       	rjmp	.+542    	; 0x158e <__fp_round>
    1370:	07 d1       	rcall	.+526    	; 0x1580 <__fp_pscB>
    1372:	40 f0       	brcs	.+16     	; 0x1384 <__divsf3+0x18>
    1374:	fe d0       	rcall	.+508    	; 0x1572 <__fp_pscA>
    1376:	30 f0       	brcs	.+12     	; 0x1384 <__divsf3+0x18>
    1378:	21 f4       	brne	.+8      	; 0x1382 <__divsf3+0x16>
    137a:	5f 3f       	cpi	r21, 0xFF	; 255
    137c:	19 f0       	breq	.+6      	; 0x1384 <__divsf3+0x18>
    137e:	f0 c0       	rjmp	.+480    	; 0x1560 <__fp_inf>
    1380:	51 11       	cpse	r21, r1
    1382:	39 c1       	rjmp	.+626    	; 0x15f6 <__fp_szero>
    1384:	f3 c0       	rjmp	.+486    	; 0x156c <__fp_nan>

00001386 <__divsf3x>:
    1386:	14 d1       	rcall	.+552    	; 0x15b0 <__fp_split3>
    1388:	98 f3       	brcs	.-26     	; 0x1370 <__divsf3+0x4>

0000138a <__divsf3_pse>:
    138a:	99 23       	and	r25, r25
    138c:	c9 f3       	breq	.-14     	; 0x1380 <__divsf3+0x14>
    138e:	55 23       	and	r21, r21
    1390:	b1 f3       	breq	.-20     	; 0x137e <__divsf3+0x12>
    1392:	95 1b       	sub	r25, r21
    1394:	55 0b       	sbc	r21, r21
    1396:	bb 27       	eor	r27, r27
    1398:	aa 27       	eor	r26, r26
    139a:	62 17       	cp	r22, r18
    139c:	73 07       	cpc	r23, r19
    139e:	84 07       	cpc	r24, r20
    13a0:	38 f0       	brcs	.+14     	; 0x13b0 <__divsf3_pse+0x26>
    13a2:	9f 5f       	subi	r25, 0xFF	; 255
    13a4:	5f 4f       	sbci	r21, 0xFF	; 255
    13a6:	22 0f       	add	r18, r18
    13a8:	33 1f       	adc	r19, r19
    13aa:	44 1f       	adc	r20, r20
    13ac:	aa 1f       	adc	r26, r26
    13ae:	a9 f3       	breq	.-22     	; 0x139a <__divsf3_pse+0x10>
    13b0:	33 d0       	rcall	.+102    	; 0x1418 <__divsf3_pse+0x8e>
    13b2:	0e 2e       	mov	r0, r30
    13b4:	3a f0       	brmi	.+14     	; 0x13c4 <__divsf3_pse+0x3a>
    13b6:	e0 e8       	ldi	r30, 0x80	; 128
    13b8:	30 d0       	rcall	.+96     	; 0x141a <__divsf3_pse+0x90>
    13ba:	91 50       	subi	r25, 0x01	; 1
    13bc:	50 40       	sbci	r21, 0x00	; 0
    13be:	e6 95       	lsr	r30
    13c0:	00 1c       	adc	r0, r0
    13c2:	ca f7       	brpl	.-14     	; 0x13b6 <__divsf3_pse+0x2c>
    13c4:	29 d0       	rcall	.+82     	; 0x1418 <__divsf3_pse+0x8e>
    13c6:	fe 2f       	mov	r31, r30
    13c8:	27 d0       	rcall	.+78     	; 0x1418 <__divsf3_pse+0x8e>
    13ca:	66 0f       	add	r22, r22
    13cc:	77 1f       	adc	r23, r23
    13ce:	88 1f       	adc	r24, r24
    13d0:	bb 1f       	adc	r27, r27
    13d2:	26 17       	cp	r18, r22
    13d4:	37 07       	cpc	r19, r23
    13d6:	48 07       	cpc	r20, r24
    13d8:	ab 07       	cpc	r26, r27
    13da:	b0 e8       	ldi	r27, 0x80	; 128
    13dc:	09 f0       	breq	.+2      	; 0x13e0 <__divsf3_pse+0x56>
    13de:	bb 0b       	sbc	r27, r27
    13e0:	80 2d       	mov	r24, r0
    13e2:	bf 01       	movw	r22, r30
    13e4:	ff 27       	eor	r31, r31
    13e6:	93 58       	subi	r25, 0x83	; 131
    13e8:	5f 4f       	sbci	r21, 0xFF	; 255
    13ea:	2a f0       	brmi	.+10     	; 0x13f6 <__divsf3_pse+0x6c>
    13ec:	9e 3f       	cpi	r25, 0xFE	; 254
    13ee:	51 05       	cpc	r21, r1
    13f0:	68 f0       	brcs	.+26     	; 0x140c <__divsf3_pse+0x82>
    13f2:	b6 c0       	rjmp	.+364    	; 0x1560 <__fp_inf>
    13f4:	00 c1       	rjmp	.+512    	; 0x15f6 <__fp_szero>
    13f6:	5f 3f       	cpi	r21, 0xFF	; 255
    13f8:	ec f3       	brlt	.-6      	; 0x13f4 <__divsf3_pse+0x6a>
    13fa:	98 3e       	cpi	r25, 0xE8	; 232
    13fc:	dc f3       	brlt	.-10     	; 0x13f4 <__divsf3_pse+0x6a>
    13fe:	86 95       	lsr	r24
    1400:	77 95       	ror	r23
    1402:	67 95       	ror	r22
    1404:	b7 95       	ror	r27
    1406:	f7 95       	ror	r31
    1408:	9f 5f       	subi	r25, 0xFF	; 255
    140a:	c9 f7       	brne	.-14     	; 0x13fe <__divsf3_pse+0x74>
    140c:	88 0f       	add	r24, r24
    140e:	91 1d       	adc	r25, r1
    1410:	96 95       	lsr	r25
    1412:	87 95       	ror	r24
    1414:	97 f9       	bld	r25, 7
    1416:	08 95       	ret
    1418:	e1 e0       	ldi	r30, 0x01	; 1
    141a:	66 0f       	add	r22, r22
    141c:	77 1f       	adc	r23, r23
    141e:	88 1f       	adc	r24, r24
    1420:	bb 1f       	adc	r27, r27
    1422:	62 17       	cp	r22, r18
    1424:	73 07       	cpc	r23, r19
    1426:	84 07       	cpc	r24, r20
    1428:	ba 07       	cpc	r27, r26
    142a:	20 f0       	brcs	.+8      	; 0x1434 <__divsf3_pse+0xaa>
    142c:	62 1b       	sub	r22, r18
    142e:	73 0b       	sbc	r23, r19
    1430:	84 0b       	sbc	r24, r20
    1432:	ba 0b       	sbc	r27, r26
    1434:	ee 1f       	adc	r30, r30
    1436:	88 f7       	brcc	.-30     	; 0x141a <__divsf3_pse+0x90>
    1438:	e0 95       	com	r30
    143a:	08 95       	ret

0000143c <__fixsfsi>:
    143c:	04 d0       	rcall	.+8      	; 0x1446 <__fixunssfsi>
    143e:	68 94       	set
    1440:	b1 11       	cpse	r27, r1
    1442:	d9 c0       	rjmp	.+434    	; 0x15f6 <__fp_szero>
    1444:	08 95       	ret

00001446 <__fixunssfsi>:
    1446:	bc d0       	rcall	.+376    	; 0x15c0 <__fp_splitA>
    1448:	88 f0       	brcs	.+34     	; 0x146c <__fixunssfsi+0x26>
    144a:	9f 57       	subi	r25, 0x7F	; 127
    144c:	90 f0       	brcs	.+36     	; 0x1472 <__fixunssfsi+0x2c>
    144e:	b9 2f       	mov	r27, r25
    1450:	99 27       	eor	r25, r25
    1452:	b7 51       	subi	r27, 0x17	; 23
    1454:	a0 f0       	brcs	.+40     	; 0x147e <__fixunssfsi+0x38>
    1456:	d1 f0       	breq	.+52     	; 0x148c <__fixunssfsi+0x46>
    1458:	66 0f       	add	r22, r22
    145a:	77 1f       	adc	r23, r23
    145c:	88 1f       	adc	r24, r24
    145e:	99 1f       	adc	r25, r25
    1460:	1a f0       	brmi	.+6      	; 0x1468 <__fixunssfsi+0x22>
    1462:	ba 95       	dec	r27
    1464:	c9 f7       	brne	.-14     	; 0x1458 <__fixunssfsi+0x12>
    1466:	12 c0       	rjmp	.+36     	; 0x148c <__fixunssfsi+0x46>
    1468:	b1 30       	cpi	r27, 0x01	; 1
    146a:	81 f0       	breq	.+32     	; 0x148c <__fixunssfsi+0x46>
    146c:	c3 d0       	rcall	.+390    	; 0x15f4 <__fp_zero>
    146e:	b1 e0       	ldi	r27, 0x01	; 1
    1470:	08 95       	ret
    1472:	c0 c0       	rjmp	.+384    	; 0x15f4 <__fp_zero>
    1474:	67 2f       	mov	r22, r23
    1476:	78 2f       	mov	r23, r24
    1478:	88 27       	eor	r24, r24
    147a:	b8 5f       	subi	r27, 0xF8	; 248
    147c:	39 f0       	breq	.+14     	; 0x148c <__fixunssfsi+0x46>
    147e:	b9 3f       	cpi	r27, 0xF9	; 249
    1480:	cc f3       	brlt	.-14     	; 0x1474 <__fixunssfsi+0x2e>
    1482:	86 95       	lsr	r24
    1484:	77 95       	ror	r23
    1486:	67 95       	ror	r22
    1488:	b3 95       	inc	r27
    148a:	d9 f7       	brne	.-10     	; 0x1482 <__fixunssfsi+0x3c>
    148c:	3e f4       	brtc	.+14     	; 0x149c <__fixunssfsi+0x56>
    148e:	90 95       	com	r25
    1490:	80 95       	com	r24
    1492:	70 95       	com	r23
    1494:	61 95       	neg	r22
    1496:	7f 4f       	sbci	r23, 0xFF	; 255
    1498:	8f 4f       	sbci	r24, 0xFF	; 255
    149a:	9f 4f       	sbci	r25, 0xFF	; 255
    149c:	08 95       	ret

0000149e <__floatunsisf>:
    149e:	e8 94       	clt
    14a0:	09 c0       	rjmp	.+18     	; 0x14b4 <__floatsisf+0x12>

000014a2 <__floatsisf>:
    14a2:	97 fb       	bst	r25, 7
    14a4:	3e f4       	brtc	.+14     	; 0x14b4 <__floatsisf+0x12>
    14a6:	90 95       	com	r25
    14a8:	80 95       	com	r24
    14aa:	70 95       	com	r23
    14ac:	61 95       	neg	r22
    14ae:	7f 4f       	sbci	r23, 0xFF	; 255
    14b0:	8f 4f       	sbci	r24, 0xFF	; 255
    14b2:	9f 4f       	sbci	r25, 0xFF	; 255
    14b4:	99 23       	and	r25, r25
    14b6:	a9 f0       	breq	.+42     	; 0x14e2 <__floatsisf+0x40>
    14b8:	f9 2f       	mov	r31, r25
    14ba:	96 e9       	ldi	r25, 0x96	; 150
    14bc:	bb 27       	eor	r27, r27
    14be:	93 95       	inc	r25
    14c0:	f6 95       	lsr	r31
    14c2:	87 95       	ror	r24
    14c4:	77 95       	ror	r23
    14c6:	67 95       	ror	r22
    14c8:	b7 95       	ror	r27
    14ca:	f1 11       	cpse	r31, r1
    14cc:	f8 cf       	rjmp	.-16     	; 0x14be <__floatsisf+0x1c>
    14ce:	fa f4       	brpl	.+62     	; 0x150e <__floatsisf+0x6c>
    14d0:	bb 0f       	add	r27, r27
    14d2:	11 f4       	brne	.+4      	; 0x14d8 <__floatsisf+0x36>
    14d4:	60 ff       	sbrs	r22, 0
    14d6:	1b c0       	rjmp	.+54     	; 0x150e <__floatsisf+0x6c>
    14d8:	6f 5f       	subi	r22, 0xFF	; 255
    14da:	7f 4f       	sbci	r23, 0xFF	; 255
    14dc:	8f 4f       	sbci	r24, 0xFF	; 255
    14de:	9f 4f       	sbci	r25, 0xFF	; 255
    14e0:	16 c0       	rjmp	.+44     	; 0x150e <__floatsisf+0x6c>
    14e2:	88 23       	and	r24, r24
    14e4:	11 f0       	breq	.+4      	; 0x14ea <__floatsisf+0x48>
    14e6:	96 e9       	ldi	r25, 0x96	; 150
    14e8:	11 c0       	rjmp	.+34     	; 0x150c <__floatsisf+0x6a>
    14ea:	77 23       	and	r23, r23
    14ec:	21 f0       	breq	.+8      	; 0x14f6 <__floatsisf+0x54>
    14ee:	9e e8       	ldi	r25, 0x8E	; 142
    14f0:	87 2f       	mov	r24, r23
    14f2:	76 2f       	mov	r23, r22
    14f4:	05 c0       	rjmp	.+10     	; 0x1500 <__floatsisf+0x5e>
    14f6:	66 23       	and	r22, r22
    14f8:	71 f0       	breq	.+28     	; 0x1516 <__floatsisf+0x74>
    14fa:	96 e8       	ldi	r25, 0x86	; 134
    14fc:	86 2f       	mov	r24, r22
    14fe:	70 e0       	ldi	r23, 0x00	; 0
    1500:	60 e0       	ldi	r22, 0x00	; 0
    1502:	2a f0       	brmi	.+10     	; 0x150e <__floatsisf+0x6c>
    1504:	9a 95       	dec	r25
    1506:	66 0f       	add	r22, r22
    1508:	77 1f       	adc	r23, r23
    150a:	88 1f       	adc	r24, r24
    150c:	da f7       	brpl	.-10     	; 0x1504 <__floatsisf+0x62>
    150e:	88 0f       	add	r24, r24
    1510:	96 95       	lsr	r25
    1512:	87 95       	ror	r24
    1514:	97 f9       	bld	r25, 7
    1516:	08 95       	ret

00001518 <__fp_cmp>:
    1518:	99 0f       	add	r25, r25
    151a:	00 08       	sbc	r0, r0
    151c:	55 0f       	add	r21, r21
    151e:	aa 0b       	sbc	r26, r26
    1520:	e0 e8       	ldi	r30, 0x80	; 128
    1522:	fe ef       	ldi	r31, 0xFE	; 254
    1524:	16 16       	cp	r1, r22
    1526:	17 06       	cpc	r1, r23
    1528:	e8 07       	cpc	r30, r24
    152a:	f9 07       	cpc	r31, r25
    152c:	c0 f0       	brcs	.+48     	; 0x155e <__fp_cmp+0x46>
    152e:	12 16       	cp	r1, r18
    1530:	13 06       	cpc	r1, r19
    1532:	e4 07       	cpc	r30, r20
    1534:	f5 07       	cpc	r31, r21
    1536:	98 f0       	brcs	.+38     	; 0x155e <__fp_cmp+0x46>
    1538:	62 1b       	sub	r22, r18
    153a:	73 0b       	sbc	r23, r19
    153c:	84 0b       	sbc	r24, r20
    153e:	95 0b       	sbc	r25, r21
    1540:	39 f4       	brne	.+14     	; 0x1550 <__fp_cmp+0x38>
    1542:	0a 26       	eor	r0, r26
    1544:	61 f0       	breq	.+24     	; 0x155e <__fp_cmp+0x46>
    1546:	23 2b       	or	r18, r19
    1548:	24 2b       	or	r18, r20
    154a:	25 2b       	or	r18, r21
    154c:	21 f4       	brne	.+8      	; 0x1556 <__fp_cmp+0x3e>
    154e:	08 95       	ret
    1550:	0a 26       	eor	r0, r26
    1552:	09 f4       	brne	.+2      	; 0x1556 <__fp_cmp+0x3e>
    1554:	a1 40       	sbci	r26, 0x01	; 1
    1556:	a6 95       	lsr	r26
    1558:	8f ef       	ldi	r24, 0xFF	; 255
    155a:	81 1d       	adc	r24, r1
    155c:	81 1d       	adc	r24, r1
    155e:	08 95       	ret

00001560 <__fp_inf>:
    1560:	97 f9       	bld	r25, 7
    1562:	9f 67       	ori	r25, 0x7F	; 127
    1564:	80 e8       	ldi	r24, 0x80	; 128
    1566:	70 e0       	ldi	r23, 0x00	; 0
    1568:	60 e0       	ldi	r22, 0x00	; 0
    156a:	08 95       	ret

0000156c <__fp_nan>:
    156c:	9f ef       	ldi	r25, 0xFF	; 255
    156e:	80 ec       	ldi	r24, 0xC0	; 192
    1570:	08 95       	ret

00001572 <__fp_pscA>:
    1572:	00 24       	eor	r0, r0
    1574:	0a 94       	dec	r0
    1576:	16 16       	cp	r1, r22
    1578:	17 06       	cpc	r1, r23
    157a:	18 06       	cpc	r1, r24
    157c:	09 06       	cpc	r0, r25
    157e:	08 95       	ret

00001580 <__fp_pscB>:
    1580:	00 24       	eor	r0, r0
    1582:	0a 94       	dec	r0
    1584:	12 16       	cp	r1, r18
    1586:	13 06       	cpc	r1, r19
    1588:	14 06       	cpc	r1, r20
    158a:	05 06       	cpc	r0, r21
    158c:	08 95       	ret

0000158e <__fp_round>:
    158e:	09 2e       	mov	r0, r25
    1590:	03 94       	inc	r0
    1592:	00 0c       	add	r0, r0
    1594:	11 f4       	brne	.+4      	; 0x159a <__fp_round+0xc>
    1596:	88 23       	and	r24, r24
    1598:	52 f0       	brmi	.+20     	; 0x15ae <__fp_round+0x20>
    159a:	bb 0f       	add	r27, r27
    159c:	40 f4       	brcc	.+16     	; 0x15ae <__fp_round+0x20>
    159e:	bf 2b       	or	r27, r31
    15a0:	11 f4       	brne	.+4      	; 0x15a6 <__fp_round+0x18>
    15a2:	60 ff       	sbrs	r22, 0
    15a4:	04 c0       	rjmp	.+8      	; 0x15ae <__fp_round+0x20>
    15a6:	6f 5f       	subi	r22, 0xFF	; 255
    15a8:	7f 4f       	sbci	r23, 0xFF	; 255
    15aa:	8f 4f       	sbci	r24, 0xFF	; 255
    15ac:	9f 4f       	sbci	r25, 0xFF	; 255
    15ae:	08 95       	ret

000015b0 <__fp_split3>:
    15b0:	57 fd       	sbrc	r21, 7
    15b2:	90 58       	subi	r25, 0x80	; 128
    15b4:	44 0f       	add	r20, r20
    15b6:	55 1f       	adc	r21, r21
    15b8:	59 f0       	breq	.+22     	; 0x15d0 <__fp_splitA+0x10>
    15ba:	5f 3f       	cpi	r21, 0xFF	; 255
    15bc:	71 f0       	breq	.+28     	; 0x15da <__fp_splitA+0x1a>
    15be:	47 95       	ror	r20

000015c0 <__fp_splitA>:
    15c0:	88 0f       	add	r24, r24
    15c2:	97 fb       	bst	r25, 7
    15c4:	99 1f       	adc	r25, r25
    15c6:	61 f0       	breq	.+24     	; 0x15e0 <__fp_splitA+0x20>
    15c8:	9f 3f       	cpi	r25, 0xFF	; 255
    15ca:	79 f0       	breq	.+30     	; 0x15ea <__fp_splitA+0x2a>
    15cc:	87 95       	ror	r24
    15ce:	08 95       	ret
    15d0:	12 16       	cp	r1, r18
    15d2:	13 06       	cpc	r1, r19
    15d4:	14 06       	cpc	r1, r20
    15d6:	55 1f       	adc	r21, r21
    15d8:	f2 cf       	rjmp	.-28     	; 0x15be <__fp_split3+0xe>
    15da:	46 95       	lsr	r20
    15dc:	f1 df       	rcall	.-30     	; 0x15c0 <__fp_splitA>
    15de:	08 c0       	rjmp	.+16     	; 0x15f0 <__fp_splitA+0x30>
    15e0:	16 16       	cp	r1, r22
    15e2:	17 06       	cpc	r1, r23
    15e4:	18 06       	cpc	r1, r24
    15e6:	99 1f       	adc	r25, r25
    15e8:	f1 cf       	rjmp	.-30     	; 0x15cc <__fp_splitA+0xc>
    15ea:	86 95       	lsr	r24
    15ec:	71 05       	cpc	r23, r1
    15ee:	61 05       	cpc	r22, r1
    15f0:	08 94       	sec
    15f2:	08 95       	ret

000015f4 <__fp_zero>:
    15f4:	e8 94       	clt

000015f6 <__fp_szero>:
    15f6:	bb 27       	eor	r27, r27
    15f8:	66 27       	eor	r22, r22
    15fa:	77 27       	eor	r23, r23
    15fc:	cb 01       	movw	r24, r22
    15fe:	97 f9       	bld	r25, 7
    1600:	08 95       	ret

00001602 <__gesf2>:
    1602:	8a df       	rcall	.-236    	; 0x1518 <__fp_cmp>
    1604:	08 f4       	brcc	.+2      	; 0x1608 <__gesf2+0x6>
    1606:	8f ef       	ldi	r24, 0xFF	; 255
    1608:	08 95       	ret

0000160a <__mulsf3>:
    160a:	0b d0       	rcall	.+22     	; 0x1622 <__mulsf3x>
    160c:	c0 cf       	rjmp	.-128    	; 0x158e <__fp_round>
    160e:	b1 df       	rcall	.-158    	; 0x1572 <__fp_pscA>
    1610:	28 f0       	brcs	.+10     	; 0x161c <__mulsf3+0x12>
    1612:	b6 df       	rcall	.-148    	; 0x1580 <__fp_pscB>
    1614:	18 f0       	brcs	.+6      	; 0x161c <__mulsf3+0x12>
    1616:	95 23       	and	r25, r21
    1618:	09 f0       	breq	.+2      	; 0x161c <__mulsf3+0x12>
    161a:	a2 cf       	rjmp	.-188    	; 0x1560 <__fp_inf>
    161c:	a7 cf       	rjmp	.-178    	; 0x156c <__fp_nan>
    161e:	11 24       	eor	r1, r1
    1620:	ea cf       	rjmp	.-44     	; 0x15f6 <__fp_szero>

00001622 <__mulsf3x>:
    1622:	c6 df       	rcall	.-116    	; 0x15b0 <__fp_split3>
    1624:	a0 f3       	brcs	.-24     	; 0x160e <__mulsf3+0x4>

00001626 <__mulsf3_pse>:
    1626:	95 9f       	mul	r25, r21
    1628:	d1 f3       	breq	.-12     	; 0x161e <__mulsf3+0x14>
    162a:	95 0f       	add	r25, r21
    162c:	50 e0       	ldi	r21, 0x00	; 0
    162e:	55 1f       	adc	r21, r21
    1630:	62 9f       	mul	r22, r18
    1632:	f0 01       	movw	r30, r0
    1634:	72 9f       	mul	r23, r18
    1636:	bb 27       	eor	r27, r27
    1638:	f0 0d       	add	r31, r0
    163a:	b1 1d       	adc	r27, r1
    163c:	63 9f       	mul	r22, r19
    163e:	aa 27       	eor	r26, r26
    1640:	f0 0d       	add	r31, r0
    1642:	b1 1d       	adc	r27, r1
    1644:	aa 1f       	adc	r26, r26
    1646:	64 9f       	mul	r22, r20
    1648:	66 27       	eor	r22, r22
    164a:	b0 0d       	add	r27, r0
    164c:	a1 1d       	adc	r26, r1
    164e:	66 1f       	adc	r22, r22
    1650:	82 9f       	mul	r24, r18
    1652:	22 27       	eor	r18, r18
    1654:	b0 0d       	add	r27, r0
    1656:	a1 1d       	adc	r26, r1
    1658:	62 1f       	adc	r22, r18
    165a:	73 9f       	mul	r23, r19
    165c:	b0 0d       	add	r27, r0
    165e:	a1 1d       	adc	r26, r1
    1660:	62 1f       	adc	r22, r18
    1662:	83 9f       	mul	r24, r19
    1664:	a0 0d       	add	r26, r0
    1666:	61 1d       	adc	r22, r1
    1668:	22 1f       	adc	r18, r18
    166a:	74 9f       	mul	r23, r20
    166c:	33 27       	eor	r19, r19
    166e:	a0 0d       	add	r26, r0
    1670:	61 1d       	adc	r22, r1
    1672:	23 1f       	adc	r18, r19
    1674:	84 9f       	mul	r24, r20
    1676:	60 0d       	add	r22, r0
    1678:	21 1d       	adc	r18, r1
    167a:	82 2f       	mov	r24, r18
    167c:	76 2f       	mov	r23, r22
    167e:	6a 2f       	mov	r22, r26
    1680:	11 24       	eor	r1, r1
    1682:	9f 57       	subi	r25, 0x7F	; 127
    1684:	50 40       	sbci	r21, 0x00	; 0
    1686:	8a f0       	brmi	.+34     	; 0x16aa <__mulsf3_pse+0x84>
    1688:	e1 f0       	breq	.+56     	; 0x16c2 <__mulsf3_pse+0x9c>
    168a:	88 23       	and	r24, r24
    168c:	4a f0       	brmi	.+18     	; 0x16a0 <__mulsf3_pse+0x7a>
    168e:	ee 0f       	add	r30, r30
    1690:	ff 1f       	adc	r31, r31
    1692:	bb 1f       	adc	r27, r27
    1694:	66 1f       	adc	r22, r22
    1696:	77 1f       	adc	r23, r23
    1698:	88 1f       	adc	r24, r24
    169a:	91 50       	subi	r25, 0x01	; 1
    169c:	50 40       	sbci	r21, 0x00	; 0
    169e:	a9 f7       	brne	.-22     	; 0x168a <__mulsf3_pse+0x64>
    16a0:	9e 3f       	cpi	r25, 0xFE	; 254
    16a2:	51 05       	cpc	r21, r1
    16a4:	70 f0       	brcs	.+28     	; 0x16c2 <__mulsf3_pse+0x9c>
    16a6:	5c cf       	rjmp	.-328    	; 0x1560 <__fp_inf>
    16a8:	a6 cf       	rjmp	.-180    	; 0x15f6 <__fp_szero>
    16aa:	5f 3f       	cpi	r21, 0xFF	; 255
    16ac:	ec f3       	brlt	.-6      	; 0x16a8 <__mulsf3_pse+0x82>
    16ae:	98 3e       	cpi	r25, 0xE8	; 232
    16b0:	dc f3       	brlt	.-10     	; 0x16a8 <__mulsf3_pse+0x82>
    16b2:	86 95       	lsr	r24
    16b4:	77 95       	ror	r23
    16b6:	67 95       	ror	r22
    16b8:	b7 95       	ror	r27
    16ba:	f7 95       	ror	r31
    16bc:	e7 95       	ror	r30
    16be:	9f 5f       	subi	r25, 0xFF	; 255
    16c0:	c1 f7       	brne	.-16     	; 0x16b2 <__mulsf3_pse+0x8c>
    16c2:	fe 2b       	or	r31, r30
    16c4:	88 0f       	add	r24, r24
    16c6:	91 1d       	adc	r25, r1
    16c8:	96 95       	lsr	r25
    16ca:	87 95       	ror	r24
    16cc:	97 f9       	bld	r25, 7
    16ce:	08 95       	ret

000016d0 <__tablejump2__>:
    16d0:	ee 0f       	add	r30, r30
    16d2:	ff 1f       	adc	r31, r31

000016d4 <__tablejump__>:
    16d4:	05 90       	lpm	r0, Z+
    16d6:	f4 91       	lpm	r31, Z
    16d8:	e0 2d       	mov	r30, r0
    16da:	19 94       	eijmp

000016dc <__ashrdi3>:
    16dc:	97 fb       	bst	r25, 7
    16de:	10 f8       	bld	r1, 0

000016e0 <__lshrdi3>:
    16e0:	16 94       	lsr	r1
    16e2:	00 08       	sbc	r0, r0
    16e4:	0f 93       	push	r16
    16e6:	08 30       	cpi	r16, 0x08	; 8
    16e8:	98 f0       	brcs	.+38     	; 0x1710 <__lshrdi3+0x30>
    16ea:	08 50       	subi	r16, 0x08	; 8
    16ec:	23 2f       	mov	r18, r19
    16ee:	34 2f       	mov	r19, r20
    16f0:	45 2f       	mov	r20, r21
    16f2:	56 2f       	mov	r21, r22
    16f4:	67 2f       	mov	r22, r23
    16f6:	78 2f       	mov	r23, r24
    16f8:	89 2f       	mov	r24, r25
    16fa:	90 2d       	mov	r25, r0
    16fc:	f4 cf       	rjmp	.-24     	; 0x16e6 <__lshrdi3+0x6>
    16fe:	05 94       	asr	r0
    1700:	97 95       	ror	r25
    1702:	87 95       	ror	r24
    1704:	77 95       	ror	r23
    1706:	67 95       	ror	r22
    1708:	57 95       	ror	r21
    170a:	47 95       	ror	r20
    170c:	37 95       	ror	r19
    170e:	27 95       	ror	r18
    1710:	0a 95       	dec	r16
    1712:	aa f7       	brpl	.-22     	; 0x16fe <__lshrdi3+0x1e>
    1714:	0f 91       	pop	r16
    1716:	08 95       	ret

00001718 <__adddi3>:
    1718:	2a 0d       	add	r18, r10
    171a:	3b 1d       	adc	r19, r11
    171c:	4c 1d       	adc	r20, r12
    171e:	5d 1d       	adc	r21, r13
    1720:	6e 1d       	adc	r22, r14
    1722:	7f 1d       	adc	r23, r15
    1724:	80 1f       	adc	r24, r16
    1726:	91 1f       	adc	r25, r17
    1728:	08 95       	ret

0000172a <fdevopen>:
    172a:	0f 93       	push	r16
    172c:	1f 93       	push	r17
    172e:	cf 93       	push	r28
    1730:	df 93       	push	r29
    1732:	ec 01       	movw	r28, r24
    1734:	8b 01       	movw	r16, r22
    1736:	00 97       	sbiw	r24, 0x00	; 0
    1738:	31 f4       	brne	.+12     	; 0x1746 <fdevopen+0x1c>
    173a:	61 15       	cp	r22, r1
    173c:	71 05       	cpc	r23, r1
    173e:	19 f4       	brne	.+6      	; 0x1746 <fdevopen+0x1c>
    1740:	80 e0       	ldi	r24, 0x00	; 0
    1742:	90 e0       	ldi	r25, 0x00	; 0
    1744:	37 c0       	rjmp	.+110    	; 0x17b4 <fdevopen+0x8a>
    1746:	6e e0       	ldi	r22, 0x0E	; 14
    1748:	70 e0       	ldi	r23, 0x00	; 0
    174a:	81 e0       	ldi	r24, 0x01	; 1
    174c:	90 e0       	ldi	r25, 0x00	; 0
    174e:	63 d2       	rcall	.+1222   	; 0x1c16 <calloc>
    1750:	fc 01       	movw	r30, r24
    1752:	00 97       	sbiw	r24, 0x00	; 0
    1754:	a9 f3       	breq	.-22     	; 0x1740 <fdevopen+0x16>
    1756:	80 e8       	ldi	r24, 0x80	; 128
    1758:	83 83       	std	Z+3, r24	; 0x03
    175a:	01 15       	cp	r16, r1
    175c:	11 05       	cpc	r17, r1
    175e:	71 f0       	breq	.+28     	; 0x177c <fdevopen+0x52>
    1760:	13 87       	std	Z+11, r17	; 0x0b
    1762:	02 87       	std	Z+10, r16	; 0x0a
    1764:	81 e8       	ldi	r24, 0x81	; 129
    1766:	83 83       	std	Z+3, r24	; 0x03
    1768:	80 91 28 06 	lds	r24, 0x0628
    176c:	90 91 29 06 	lds	r25, 0x0629
    1770:	89 2b       	or	r24, r25
    1772:	21 f4       	brne	.+8      	; 0x177c <fdevopen+0x52>
    1774:	f0 93 29 06 	sts	0x0629, r31
    1778:	e0 93 28 06 	sts	0x0628, r30
    177c:	20 97       	sbiw	r28, 0x00	; 0
    177e:	c9 f0       	breq	.+50     	; 0x17b2 <fdevopen+0x88>
    1780:	d1 87       	std	Z+9, r29	; 0x09
    1782:	c0 87       	std	Z+8, r28	; 0x08
    1784:	83 81       	ldd	r24, Z+3	; 0x03
    1786:	82 60       	ori	r24, 0x02	; 2
    1788:	83 83       	std	Z+3, r24	; 0x03
    178a:	80 91 2a 06 	lds	r24, 0x062A
    178e:	90 91 2b 06 	lds	r25, 0x062B
    1792:	89 2b       	or	r24, r25
    1794:	71 f4       	brne	.+28     	; 0x17b2 <fdevopen+0x88>
    1796:	f0 93 2b 06 	sts	0x062B, r31
    179a:	e0 93 2a 06 	sts	0x062A, r30
    179e:	80 91 2c 06 	lds	r24, 0x062C
    17a2:	90 91 2d 06 	lds	r25, 0x062D
    17a6:	89 2b       	or	r24, r25
    17a8:	21 f4       	brne	.+8      	; 0x17b2 <fdevopen+0x88>
    17aa:	f0 93 2d 06 	sts	0x062D, r31
    17ae:	e0 93 2c 06 	sts	0x062C, r30
    17b2:	cf 01       	movw	r24, r30
    17b4:	df 91       	pop	r29
    17b6:	cf 91       	pop	r28
    17b8:	1f 91       	pop	r17
    17ba:	0f 91       	pop	r16
    17bc:	08 95       	ret

000017be <printf>:
    17be:	cf 93       	push	r28
    17c0:	df 93       	push	r29
    17c2:	cd b7       	in	r28, 0x3d	; 61
    17c4:	de b7       	in	r29, 0x3e	; 62
    17c6:	fe 01       	movw	r30, r28
    17c8:	36 96       	adiw	r30, 0x06	; 6
    17ca:	61 91       	ld	r22, Z+
    17cc:	71 91       	ld	r23, Z+
    17ce:	af 01       	movw	r20, r30
    17d0:	80 91 2a 06 	lds	r24, 0x062A
    17d4:	90 91 2b 06 	lds	r25, 0x062B
    17d8:	30 d0       	rcall	.+96     	; 0x183a <vfprintf>
    17da:	df 91       	pop	r29
    17dc:	cf 91       	pop	r28
    17de:	08 95       	ret

000017e0 <puts>:
    17e0:	0f 93       	push	r16
    17e2:	1f 93       	push	r17
    17e4:	cf 93       	push	r28
    17e6:	df 93       	push	r29
    17e8:	e0 91 2a 06 	lds	r30, 0x062A
    17ec:	f0 91 2b 06 	lds	r31, 0x062B
    17f0:	23 81       	ldd	r18, Z+3	; 0x03
    17f2:	21 ff       	sbrs	r18, 1
    17f4:	1b c0       	rjmp	.+54     	; 0x182c <puts+0x4c>
    17f6:	ec 01       	movw	r28, r24
    17f8:	00 e0       	ldi	r16, 0x00	; 0
    17fa:	10 e0       	ldi	r17, 0x00	; 0
    17fc:	89 91       	ld	r24, Y+
    17fe:	60 91 2a 06 	lds	r22, 0x062A
    1802:	70 91 2b 06 	lds	r23, 0x062B
    1806:	db 01       	movw	r26, r22
    1808:	18 96       	adiw	r26, 0x08	; 8
    180a:	ed 91       	ld	r30, X+
    180c:	fc 91       	ld	r31, X
    180e:	19 97       	sbiw	r26, 0x09	; 9
    1810:	88 23       	and	r24, r24
    1812:	31 f0       	breq	.+12     	; 0x1820 <puts+0x40>
    1814:	19 95       	eicall
    1816:	89 2b       	or	r24, r25
    1818:	89 f3       	breq	.-30     	; 0x17fc <puts+0x1c>
    181a:	0f ef       	ldi	r16, 0xFF	; 255
    181c:	1f ef       	ldi	r17, 0xFF	; 255
    181e:	ee cf       	rjmp	.-36     	; 0x17fc <puts+0x1c>
    1820:	8a e0       	ldi	r24, 0x0A	; 10
    1822:	19 95       	eicall
    1824:	89 2b       	or	r24, r25
    1826:	11 f4       	brne	.+4      	; 0x182c <puts+0x4c>
    1828:	c8 01       	movw	r24, r16
    182a:	02 c0       	rjmp	.+4      	; 0x1830 <puts+0x50>
    182c:	8f ef       	ldi	r24, 0xFF	; 255
    182e:	9f ef       	ldi	r25, 0xFF	; 255
    1830:	df 91       	pop	r29
    1832:	cf 91       	pop	r28
    1834:	1f 91       	pop	r17
    1836:	0f 91       	pop	r16
    1838:	08 95       	ret

0000183a <vfprintf>:
    183a:	2f 92       	push	r2
    183c:	3f 92       	push	r3
    183e:	4f 92       	push	r4
    1840:	5f 92       	push	r5
    1842:	6f 92       	push	r6
    1844:	7f 92       	push	r7
    1846:	8f 92       	push	r8
    1848:	9f 92       	push	r9
    184a:	af 92       	push	r10
    184c:	bf 92       	push	r11
    184e:	cf 92       	push	r12
    1850:	df 92       	push	r13
    1852:	ef 92       	push	r14
    1854:	ff 92       	push	r15
    1856:	0f 93       	push	r16
    1858:	1f 93       	push	r17
    185a:	cf 93       	push	r28
    185c:	df 93       	push	r29
    185e:	cd b7       	in	r28, 0x3d	; 61
    1860:	de b7       	in	r29, 0x3e	; 62
    1862:	2c 97       	sbiw	r28, 0x0c	; 12
    1864:	0f b6       	in	r0, 0x3f	; 63
    1866:	f8 94       	cli
    1868:	de bf       	out	0x3e, r29	; 62
    186a:	0f be       	out	0x3f, r0	; 63
    186c:	cd bf       	out	0x3d, r28	; 61
    186e:	7c 01       	movw	r14, r24
    1870:	6b 01       	movw	r12, r22
    1872:	8a 01       	movw	r16, r20
    1874:	fc 01       	movw	r30, r24
    1876:	17 82       	std	Z+7, r1	; 0x07
    1878:	16 82       	std	Z+6, r1	; 0x06
    187a:	83 81       	ldd	r24, Z+3	; 0x03
    187c:	81 ff       	sbrs	r24, 1
    187e:	b0 c1       	rjmp	.+864    	; 0x1be0 <vfprintf+0x3a6>
    1880:	ce 01       	movw	r24, r28
    1882:	01 96       	adiw	r24, 0x01	; 1
    1884:	4c 01       	movw	r8, r24
    1886:	f7 01       	movw	r30, r14
    1888:	93 81       	ldd	r25, Z+3	; 0x03
    188a:	f6 01       	movw	r30, r12
    188c:	93 fd       	sbrc	r25, 3
    188e:	85 91       	lpm	r24, Z+
    1890:	93 ff       	sbrs	r25, 3
    1892:	81 91       	ld	r24, Z+
    1894:	6f 01       	movw	r12, r30
    1896:	88 23       	and	r24, r24
    1898:	09 f4       	brne	.+2      	; 0x189c <vfprintf+0x62>
    189a:	9e c1       	rjmp	.+828    	; 0x1bd8 <vfprintf+0x39e>
    189c:	85 32       	cpi	r24, 0x25	; 37
    189e:	39 f4       	brne	.+14     	; 0x18ae <vfprintf+0x74>
    18a0:	93 fd       	sbrc	r25, 3
    18a2:	85 91       	lpm	r24, Z+
    18a4:	93 ff       	sbrs	r25, 3
    18a6:	81 91       	ld	r24, Z+
    18a8:	6f 01       	movw	r12, r30
    18aa:	85 32       	cpi	r24, 0x25	; 37
    18ac:	21 f4       	brne	.+8      	; 0x18b6 <vfprintf+0x7c>
    18ae:	b7 01       	movw	r22, r14
    18b0:	90 e0       	ldi	r25, 0x00	; 0
    18b2:	0f d3       	rcall	.+1566   	; 0x1ed2 <fputc>
    18b4:	e8 cf       	rjmp	.-48     	; 0x1886 <vfprintf+0x4c>
    18b6:	51 2c       	mov	r5, r1
    18b8:	31 2c       	mov	r3, r1
    18ba:	20 e0       	ldi	r18, 0x00	; 0
    18bc:	20 32       	cpi	r18, 0x20	; 32
    18be:	a0 f4       	brcc	.+40     	; 0x18e8 <vfprintf+0xae>
    18c0:	8b 32       	cpi	r24, 0x2B	; 43
    18c2:	69 f0       	breq	.+26     	; 0x18de <vfprintf+0xa4>
    18c4:	30 f4       	brcc	.+12     	; 0x18d2 <vfprintf+0x98>
    18c6:	80 32       	cpi	r24, 0x20	; 32
    18c8:	59 f0       	breq	.+22     	; 0x18e0 <vfprintf+0xa6>
    18ca:	83 32       	cpi	r24, 0x23	; 35
    18cc:	69 f4       	brne	.+26     	; 0x18e8 <vfprintf+0xae>
    18ce:	20 61       	ori	r18, 0x10	; 16
    18d0:	2c c0       	rjmp	.+88     	; 0x192a <vfprintf+0xf0>
    18d2:	8d 32       	cpi	r24, 0x2D	; 45
    18d4:	39 f0       	breq	.+14     	; 0x18e4 <vfprintf+0xaa>
    18d6:	80 33       	cpi	r24, 0x30	; 48
    18d8:	39 f4       	brne	.+14     	; 0x18e8 <vfprintf+0xae>
    18da:	21 60       	ori	r18, 0x01	; 1
    18dc:	26 c0       	rjmp	.+76     	; 0x192a <vfprintf+0xf0>
    18de:	22 60       	ori	r18, 0x02	; 2
    18e0:	24 60       	ori	r18, 0x04	; 4
    18e2:	23 c0       	rjmp	.+70     	; 0x192a <vfprintf+0xf0>
    18e4:	28 60       	ori	r18, 0x08	; 8
    18e6:	21 c0       	rjmp	.+66     	; 0x192a <vfprintf+0xf0>
    18e8:	27 fd       	sbrc	r18, 7
    18ea:	27 c0       	rjmp	.+78     	; 0x193a <vfprintf+0x100>
    18ec:	30 ed       	ldi	r19, 0xD0	; 208
    18ee:	38 0f       	add	r19, r24
    18f0:	3a 30       	cpi	r19, 0x0A	; 10
    18f2:	78 f4       	brcc	.+30     	; 0x1912 <vfprintf+0xd8>
    18f4:	26 ff       	sbrs	r18, 6
    18f6:	06 c0       	rjmp	.+12     	; 0x1904 <vfprintf+0xca>
    18f8:	fa e0       	ldi	r31, 0x0A	; 10
    18fa:	5f 9e       	mul	r5, r31
    18fc:	30 0d       	add	r19, r0
    18fe:	11 24       	eor	r1, r1
    1900:	53 2e       	mov	r5, r19
    1902:	13 c0       	rjmp	.+38     	; 0x192a <vfprintf+0xf0>
    1904:	8a e0       	ldi	r24, 0x0A	; 10
    1906:	38 9e       	mul	r3, r24
    1908:	30 0d       	add	r19, r0
    190a:	11 24       	eor	r1, r1
    190c:	33 2e       	mov	r3, r19
    190e:	20 62       	ori	r18, 0x20	; 32
    1910:	0c c0       	rjmp	.+24     	; 0x192a <vfprintf+0xf0>
    1912:	8e 32       	cpi	r24, 0x2E	; 46
    1914:	21 f4       	brne	.+8      	; 0x191e <vfprintf+0xe4>
    1916:	26 fd       	sbrc	r18, 6
    1918:	5f c1       	rjmp	.+702    	; 0x1bd8 <vfprintf+0x39e>
    191a:	20 64       	ori	r18, 0x40	; 64
    191c:	06 c0       	rjmp	.+12     	; 0x192a <vfprintf+0xf0>
    191e:	8c 36       	cpi	r24, 0x6C	; 108
    1920:	11 f4       	brne	.+4      	; 0x1926 <vfprintf+0xec>
    1922:	20 68       	ori	r18, 0x80	; 128
    1924:	02 c0       	rjmp	.+4      	; 0x192a <vfprintf+0xf0>
    1926:	88 36       	cpi	r24, 0x68	; 104
    1928:	41 f4       	brne	.+16     	; 0x193a <vfprintf+0x100>
    192a:	f6 01       	movw	r30, r12
    192c:	93 fd       	sbrc	r25, 3
    192e:	85 91       	lpm	r24, Z+
    1930:	93 ff       	sbrs	r25, 3
    1932:	81 91       	ld	r24, Z+
    1934:	6f 01       	movw	r12, r30
    1936:	81 11       	cpse	r24, r1
    1938:	c1 cf       	rjmp	.-126    	; 0x18bc <vfprintf+0x82>
    193a:	98 2f       	mov	r25, r24
    193c:	9f 7d       	andi	r25, 0xDF	; 223
    193e:	95 54       	subi	r25, 0x45	; 69
    1940:	93 30       	cpi	r25, 0x03	; 3
    1942:	28 f4       	brcc	.+10     	; 0x194e <vfprintf+0x114>
    1944:	0c 5f       	subi	r16, 0xFC	; 252
    1946:	1f 4f       	sbci	r17, 0xFF	; 255
    1948:	ff e3       	ldi	r31, 0x3F	; 63
    194a:	f9 83       	std	Y+1, r31	; 0x01
    194c:	0d c0       	rjmp	.+26     	; 0x1968 <vfprintf+0x12e>
    194e:	83 36       	cpi	r24, 0x63	; 99
    1950:	31 f0       	breq	.+12     	; 0x195e <vfprintf+0x124>
    1952:	83 37       	cpi	r24, 0x73	; 115
    1954:	71 f0       	breq	.+28     	; 0x1972 <vfprintf+0x138>
    1956:	83 35       	cpi	r24, 0x53	; 83
    1958:	09 f0       	breq	.+2      	; 0x195c <vfprintf+0x122>
    195a:	57 c0       	rjmp	.+174    	; 0x1a0a <vfprintf+0x1d0>
    195c:	21 c0       	rjmp	.+66     	; 0x19a0 <vfprintf+0x166>
    195e:	f8 01       	movw	r30, r16
    1960:	80 81       	ld	r24, Z
    1962:	89 83       	std	Y+1, r24	; 0x01
    1964:	0e 5f       	subi	r16, 0xFE	; 254
    1966:	1f 4f       	sbci	r17, 0xFF	; 255
    1968:	44 24       	eor	r4, r4
    196a:	43 94       	inc	r4
    196c:	51 2c       	mov	r5, r1
    196e:	54 01       	movw	r10, r8
    1970:	14 c0       	rjmp	.+40     	; 0x199a <vfprintf+0x160>
    1972:	38 01       	movw	r6, r16
    1974:	f2 e0       	ldi	r31, 0x02	; 2
    1976:	6f 0e       	add	r6, r31
    1978:	71 1c       	adc	r7, r1
    197a:	f8 01       	movw	r30, r16
    197c:	a0 80       	ld	r10, Z
    197e:	b1 80       	ldd	r11, Z+1	; 0x01
    1980:	26 ff       	sbrs	r18, 6
    1982:	03 c0       	rjmp	.+6      	; 0x198a <vfprintf+0x150>
    1984:	65 2d       	mov	r22, r5
    1986:	70 e0       	ldi	r23, 0x00	; 0
    1988:	02 c0       	rjmp	.+4      	; 0x198e <vfprintf+0x154>
    198a:	6f ef       	ldi	r22, 0xFF	; 255
    198c:	7f ef       	ldi	r23, 0xFF	; 255
    198e:	c5 01       	movw	r24, r10
    1990:	2c 87       	std	Y+12, r18	; 0x0c
    1992:	94 d2       	rcall	.+1320   	; 0x1ebc <strnlen>
    1994:	2c 01       	movw	r4, r24
    1996:	83 01       	movw	r16, r6
    1998:	2c 85       	ldd	r18, Y+12	; 0x0c
    199a:	2f 77       	andi	r18, 0x7F	; 127
    199c:	22 2e       	mov	r2, r18
    199e:	16 c0       	rjmp	.+44     	; 0x19cc <vfprintf+0x192>
    19a0:	38 01       	movw	r6, r16
    19a2:	f2 e0       	ldi	r31, 0x02	; 2
    19a4:	6f 0e       	add	r6, r31
    19a6:	71 1c       	adc	r7, r1
    19a8:	f8 01       	movw	r30, r16
    19aa:	a0 80       	ld	r10, Z
    19ac:	b1 80       	ldd	r11, Z+1	; 0x01
    19ae:	26 ff       	sbrs	r18, 6
    19b0:	03 c0       	rjmp	.+6      	; 0x19b8 <vfprintf+0x17e>
    19b2:	65 2d       	mov	r22, r5
    19b4:	70 e0       	ldi	r23, 0x00	; 0
    19b6:	02 c0       	rjmp	.+4      	; 0x19bc <vfprintf+0x182>
    19b8:	6f ef       	ldi	r22, 0xFF	; 255
    19ba:	7f ef       	ldi	r23, 0xFF	; 255
    19bc:	c5 01       	movw	r24, r10
    19be:	2c 87       	std	Y+12, r18	; 0x0c
    19c0:	6b d2       	rcall	.+1238   	; 0x1e98 <strnlen_P>
    19c2:	2c 01       	movw	r4, r24
    19c4:	2c 85       	ldd	r18, Y+12	; 0x0c
    19c6:	20 68       	ori	r18, 0x80	; 128
    19c8:	22 2e       	mov	r2, r18
    19ca:	83 01       	movw	r16, r6
    19cc:	23 fc       	sbrc	r2, 3
    19ce:	19 c0       	rjmp	.+50     	; 0x1a02 <vfprintf+0x1c8>
    19d0:	83 2d       	mov	r24, r3
    19d2:	90 e0       	ldi	r25, 0x00	; 0
    19d4:	48 16       	cp	r4, r24
    19d6:	59 06       	cpc	r5, r25
    19d8:	a0 f4       	brcc	.+40     	; 0x1a02 <vfprintf+0x1c8>
    19da:	b7 01       	movw	r22, r14
    19dc:	80 e2       	ldi	r24, 0x20	; 32
    19de:	90 e0       	ldi	r25, 0x00	; 0
    19e0:	78 d2       	rcall	.+1264   	; 0x1ed2 <fputc>
    19e2:	3a 94       	dec	r3
    19e4:	f5 cf       	rjmp	.-22     	; 0x19d0 <vfprintf+0x196>
    19e6:	f5 01       	movw	r30, r10
    19e8:	27 fc       	sbrc	r2, 7
    19ea:	85 91       	lpm	r24, Z+
    19ec:	27 fe       	sbrs	r2, 7
    19ee:	81 91       	ld	r24, Z+
    19f0:	5f 01       	movw	r10, r30
    19f2:	b7 01       	movw	r22, r14
    19f4:	90 e0       	ldi	r25, 0x00	; 0
    19f6:	6d d2       	rcall	.+1242   	; 0x1ed2 <fputc>
    19f8:	31 10       	cpse	r3, r1
    19fa:	3a 94       	dec	r3
    19fc:	f1 e0       	ldi	r31, 0x01	; 1
    19fe:	4f 1a       	sub	r4, r31
    1a00:	51 08       	sbc	r5, r1
    1a02:	41 14       	cp	r4, r1
    1a04:	51 04       	cpc	r5, r1
    1a06:	79 f7       	brne	.-34     	; 0x19e6 <vfprintf+0x1ac>
    1a08:	de c0       	rjmp	.+444    	; 0x1bc6 <vfprintf+0x38c>
    1a0a:	84 36       	cpi	r24, 0x64	; 100
    1a0c:	11 f0       	breq	.+4      	; 0x1a12 <vfprintf+0x1d8>
    1a0e:	89 36       	cpi	r24, 0x69	; 105
    1a10:	31 f5       	brne	.+76     	; 0x1a5e <vfprintf+0x224>
    1a12:	f8 01       	movw	r30, r16
    1a14:	27 ff       	sbrs	r18, 7
    1a16:	07 c0       	rjmp	.+14     	; 0x1a26 <vfprintf+0x1ec>
    1a18:	60 81       	ld	r22, Z
    1a1a:	71 81       	ldd	r23, Z+1	; 0x01
    1a1c:	82 81       	ldd	r24, Z+2	; 0x02
    1a1e:	93 81       	ldd	r25, Z+3	; 0x03
    1a20:	0c 5f       	subi	r16, 0xFC	; 252
    1a22:	1f 4f       	sbci	r17, 0xFF	; 255
    1a24:	08 c0       	rjmp	.+16     	; 0x1a36 <vfprintf+0x1fc>
    1a26:	60 81       	ld	r22, Z
    1a28:	71 81       	ldd	r23, Z+1	; 0x01
    1a2a:	88 27       	eor	r24, r24
    1a2c:	77 fd       	sbrc	r23, 7
    1a2e:	80 95       	com	r24
    1a30:	98 2f       	mov	r25, r24
    1a32:	0e 5f       	subi	r16, 0xFE	; 254
    1a34:	1f 4f       	sbci	r17, 0xFF	; 255
    1a36:	2f 76       	andi	r18, 0x6F	; 111
    1a38:	b2 2e       	mov	r11, r18
    1a3a:	97 ff       	sbrs	r25, 7
    1a3c:	09 c0       	rjmp	.+18     	; 0x1a50 <vfprintf+0x216>
    1a3e:	90 95       	com	r25
    1a40:	80 95       	com	r24
    1a42:	70 95       	com	r23
    1a44:	61 95       	neg	r22
    1a46:	7f 4f       	sbci	r23, 0xFF	; 255
    1a48:	8f 4f       	sbci	r24, 0xFF	; 255
    1a4a:	9f 4f       	sbci	r25, 0xFF	; 255
    1a4c:	20 68       	ori	r18, 0x80	; 128
    1a4e:	b2 2e       	mov	r11, r18
    1a50:	2a e0       	ldi	r18, 0x0A	; 10
    1a52:	30 e0       	ldi	r19, 0x00	; 0
    1a54:	a4 01       	movw	r20, r8
    1a56:	6f d2       	rcall	.+1246   	; 0x1f36 <__ultoa_invert>
    1a58:	a8 2e       	mov	r10, r24
    1a5a:	a8 18       	sub	r10, r8
    1a5c:	43 c0       	rjmp	.+134    	; 0x1ae4 <vfprintf+0x2aa>
    1a5e:	85 37       	cpi	r24, 0x75	; 117
    1a60:	29 f4       	brne	.+10     	; 0x1a6c <vfprintf+0x232>
    1a62:	2f 7e       	andi	r18, 0xEF	; 239
    1a64:	b2 2e       	mov	r11, r18
    1a66:	2a e0       	ldi	r18, 0x0A	; 10
    1a68:	30 e0       	ldi	r19, 0x00	; 0
    1a6a:	25 c0       	rjmp	.+74     	; 0x1ab6 <vfprintf+0x27c>
    1a6c:	f2 2f       	mov	r31, r18
    1a6e:	f9 7f       	andi	r31, 0xF9	; 249
    1a70:	bf 2e       	mov	r11, r31
    1a72:	8f 36       	cpi	r24, 0x6F	; 111
    1a74:	c1 f0       	breq	.+48     	; 0x1aa6 <vfprintf+0x26c>
    1a76:	18 f4       	brcc	.+6      	; 0x1a7e <vfprintf+0x244>
    1a78:	88 35       	cpi	r24, 0x58	; 88
    1a7a:	79 f0       	breq	.+30     	; 0x1a9a <vfprintf+0x260>
    1a7c:	ad c0       	rjmp	.+346    	; 0x1bd8 <vfprintf+0x39e>
    1a7e:	80 37       	cpi	r24, 0x70	; 112
    1a80:	19 f0       	breq	.+6      	; 0x1a88 <vfprintf+0x24e>
    1a82:	88 37       	cpi	r24, 0x78	; 120
    1a84:	21 f0       	breq	.+8      	; 0x1a8e <vfprintf+0x254>
    1a86:	a8 c0       	rjmp	.+336    	; 0x1bd8 <vfprintf+0x39e>
    1a88:	2f 2f       	mov	r18, r31
    1a8a:	20 61       	ori	r18, 0x10	; 16
    1a8c:	b2 2e       	mov	r11, r18
    1a8e:	b4 fe       	sbrs	r11, 4
    1a90:	0d c0       	rjmp	.+26     	; 0x1aac <vfprintf+0x272>
    1a92:	8b 2d       	mov	r24, r11
    1a94:	84 60       	ori	r24, 0x04	; 4
    1a96:	b8 2e       	mov	r11, r24
    1a98:	09 c0       	rjmp	.+18     	; 0x1aac <vfprintf+0x272>
    1a9a:	24 ff       	sbrs	r18, 4
    1a9c:	0a c0       	rjmp	.+20     	; 0x1ab2 <vfprintf+0x278>
    1a9e:	9f 2f       	mov	r25, r31
    1aa0:	96 60       	ori	r25, 0x06	; 6
    1aa2:	b9 2e       	mov	r11, r25
    1aa4:	06 c0       	rjmp	.+12     	; 0x1ab2 <vfprintf+0x278>
    1aa6:	28 e0       	ldi	r18, 0x08	; 8
    1aa8:	30 e0       	ldi	r19, 0x00	; 0
    1aaa:	05 c0       	rjmp	.+10     	; 0x1ab6 <vfprintf+0x27c>
    1aac:	20 e1       	ldi	r18, 0x10	; 16
    1aae:	30 e0       	ldi	r19, 0x00	; 0
    1ab0:	02 c0       	rjmp	.+4      	; 0x1ab6 <vfprintf+0x27c>
    1ab2:	20 e1       	ldi	r18, 0x10	; 16
    1ab4:	32 e0       	ldi	r19, 0x02	; 2
    1ab6:	f8 01       	movw	r30, r16
    1ab8:	b7 fe       	sbrs	r11, 7
    1aba:	07 c0       	rjmp	.+14     	; 0x1aca <vfprintf+0x290>
    1abc:	60 81       	ld	r22, Z
    1abe:	71 81       	ldd	r23, Z+1	; 0x01
    1ac0:	82 81       	ldd	r24, Z+2	; 0x02
    1ac2:	93 81       	ldd	r25, Z+3	; 0x03
    1ac4:	0c 5f       	subi	r16, 0xFC	; 252
    1ac6:	1f 4f       	sbci	r17, 0xFF	; 255
    1ac8:	06 c0       	rjmp	.+12     	; 0x1ad6 <vfprintf+0x29c>
    1aca:	60 81       	ld	r22, Z
    1acc:	71 81       	ldd	r23, Z+1	; 0x01
    1ace:	80 e0       	ldi	r24, 0x00	; 0
    1ad0:	90 e0       	ldi	r25, 0x00	; 0
    1ad2:	0e 5f       	subi	r16, 0xFE	; 254
    1ad4:	1f 4f       	sbci	r17, 0xFF	; 255
    1ad6:	a4 01       	movw	r20, r8
    1ad8:	2e d2       	rcall	.+1116   	; 0x1f36 <__ultoa_invert>
    1ada:	a8 2e       	mov	r10, r24
    1adc:	a8 18       	sub	r10, r8
    1ade:	fb 2d       	mov	r31, r11
    1ae0:	ff 77       	andi	r31, 0x7F	; 127
    1ae2:	bf 2e       	mov	r11, r31
    1ae4:	b6 fe       	sbrs	r11, 6
    1ae6:	0b c0       	rjmp	.+22     	; 0x1afe <vfprintf+0x2c4>
    1ae8:	2b 2d       	mov	r18, r11
    1aea:	2e 7f       	andi	r18, 0xFE	; 254
    1aec:	a5 14       	cp	r10, r5
    1aee:	50 f4       	brcc	.+20     	; 0x1b04 <vfprintf+0x2ca>
    1af0:	b4 fe       	sbrs	r11, 4
    1af2:	0a c0       	rjmp	.+20     	; 0x1b08 <vfprintf+0x2ce>
    1af4:	b2 fc       	sbrc	r11, 2
    1af6:	08 c0       	rjmp	.+16     	; 0x1b08 <vfprintf+0x2ce>
    1af8:	2b 2d       	mov	r18, r11
    1afa:	2e 7e       	andi	r18, 0xEE	; 238
    1afc:	05 c0       	rjmp	.+10     	; 0x1b08 <vfprintf+0x2ce>
    1afe:	7a 2c       	mov	r7, r10
    1b00:	2b 2d       	mov	r18, r11
    1b02:	03 c0       	rjmp	.+6      	; 0x1b0a <vfprintf+0x2d0>
    1b04:	7a 2c       	mov	r7, r10
    1b06:	01 c0       	rjmp	.+2      	; 0x1b0a <vfprintf+0x2d0>
    1b08:	75 2c       	mov	r7, r5
    1b0a:	24 ff       	sbrs	r18, 4
    1b0c:	0d c0       	rjmp	.+26     	; 0x1b28 <vfprintf+0x2ee>
    1b0e:	fe 01       	movw	r30, r28
    1b10:	ea 0d       	add	r30, r10
    1b12:	f1 1d       	adc	r31, r1
    1b14:	80 81       	ld	r24, Z
    1b16:	80 33       	cpi	r24, 0x30	; 48
    1b18:	11 f4       	brne	.+4      	; 0x1b1e <vfprintf+0x2e4>
    1b1a:	29 7e       	andi	r18, 0xE9	; 233
    1b1c:	09 c0       	rjmp	.+18     	; 0x1b30 <vfprintf+0x2f6>
    1b1e:	22 ff       	sbrs	r18, 2
    1b20:	06 c0       	rjmp	.+12     	; 0x1b2e <vfprintf+0x2f4>
    1b22:	73 94       	inc	r7
    1b24:	73 94       	inc	r7
    1b26:	04 c0       	rjmp	.+8      	; 0x1b30 <vfprintf+0x2f6>
    1b28:	82 2f       	mov	r24, r18
    1b2a:	86 78       	andi	r24, 0x86	; 134
    1b2c:	09 f0       	breq	.+2      	; 0x1b30 <vfprintf+0x2f6>
    1b2e:	73 94       	inc	r7
    1b30:	23 fd       	sbrc	r18, 3
    1b32:	12 c0       	rjmp	.+36     	; 0x1b58 <vfprintf+0x31e>
    1b34:	20 ff       	sbrs	r18, 0
    1b36:	06 c0       	rjmp	.+12     	; 0x1b44 <vfprintf+0x30a>
    1b38:	5a 2c       	mov	r5, r10
    1b3a:	73 14       	cp	r7, r3
    1b3c:	18 f4       	brcc	.+6      	; 0x1b44 <vfprintf+0x30a>
    1b3e:	53 0c       	add	r5, r3
    1b40:	57 18       	sub	r5, r7
    1b42:	73 2c       	mov	r7, r3
    1b44:	73 14       	cp	r7, r3
    1b46:	60 f4       	brcc	.+24     	; 0x1b60 <vfprintf+0x326>
    1b48:	b7 01       	movw	r22, r14
    1b4a:	80 e2       	ldi	r24, 0x20	; 32
    1b4c:	90 e0       	ldi	r25, 0x00	; 0
    1b4e:	2c 87       	std	Y+12, r18	; 0x0c
    1b50:	c0 d1       	rcall	.+896    	; 0x1ed2 <fputc>
    1b52:	73 94       	inc	r7
    1b54:	2c 85       	ldd	r18, Y+12	; 0x0c
    1b56:	f6 cf       	rjmp	.-20     	; 0x1b44 <vfprintf+0x30a>
    1b58:	73 14       	cp	r7, r3
    1b5a:	10 f4       	brcc	.+4      	; 0x1b60 <vfprintf+0x326>
    1b5c:	37 18       	sub	r3, r7
    1b5e:	01 c0       	rjmp	.+2      	; 0x1b62 <vfprintf+0x328>
    1b60:	31 2c       	mov	r3, r1
    1b62:	24 ff       	sbrs	r18, 4
    1b64:	11 c0       	rjmp	.+34     	; 0x1b88 <vfprintf+0x34e>
    1b66:	b7 01       	movw	r22, r14
    1b68:	80 e3       	ldi	r24, 0x30	; 48
    1b6a:	90 e0       	ldi	r25, 0x00	; 0
    1b6c:	2c 87       	std	Y+12, r18	; 0x0c
    1b6e:	b1 d1       	rcall	.+866    	; 0x1ed2 <fputc>
    1b70:	2c 85       	ldd	r18, Y+12	; 0x0c
    1b72:	22 ff       	sbrs	r18, 2
    1b74:	16 c0       	rjmp	.+44     	; 0x1ba2 <vfprintf+0x368>
    1b76:	21 ff       	sbrs	r18, 1
    1b78:	03 c0       	rjmp	.+6      	; 0x1b80 <vfprintf+0x346>
    1b7a:	88 e5       	ldi	r24, 0x58	; 88
    1b7c:	90 e0       	ldi	r25, 0x00	; 0
    1b7e:	02 c0       	rjmp	.+4      	; 0x1b84 <vfprintf+0x34a>
    1b80:	88 e7       	ldi	r24, 0x78	; 120
    1b82:	90 e0       	ldi	r25, 0x00	; 0
    1b84:	b7 01       	movw	r22, r14
    1b86:	0c c0       	rjmp	.+24     	; 0x1ba0 <vfprintf+0x366>
    1b88:	82 2f       	mov	r24, r18
    1b8a:	86 78       	andi	r24, 0x86	; 134
    1b8c:	51 f0       	breq	.+20     	; 0x1ba2 <vfprintf+0x368>
    1b8e:	21 fd       	sbrc	r18, 1
    1b90:	02 c0       	rjmp	.+4      	; 0x1b96 <vfprintf+0x35c>
    1b92:	80 e2       	ldi	r24, 0x20	; 32
    1b94:	01 c0       	rjmp	.+2      	; 0x1b98 <vfprintf+0x35e>
    1b96:	8b e2       	ldi	r24, 0x2B	; 43
    1b98:	27 fd       	sbrc	r18, 7
    1b9a:	8d e2       	ldi	r24, 0x2D	; 45
    1b9c:	b7 01       	movw	r22, r14
    1b9e:	90 e0       	ldi	r25, 0x00	; 0
    1ba0:	98 d1       	rcall	.+816    	; 0x1ed2 <fputc>
    1ba2:	a5 14       	cp	r10, r5
    1ba4:	30 f4       	brcc	.+12     	; 0x1bb2 <vfprintf+0x378>
    1ba6:	b7 01       	movw	r22, r14
    1ba8:	80 e3       	ldi	r24, 0x30	; 48
    1baa:	90 e0       	ldi	r25, 0x00	; 0
    1bac:	92 d1       	rcall	.+804    	; 0x1ed2 <fputc>
    1bae:	5a 94       	dec	r5
    1bb0:	f8 cf       	rjmp	.-16     	; 0x1ba2 <vfprintf+0x368>
    1bb2:	aa 94       	dec	r10
    1bb4:	f4 01       	movw	r30, r8
    1bb6:	ea 0d       	add	r30, r10
    1bb8:	f1 1d       	adc	r31, r1
    1bba:	80 81       	ld	r24, Z
    1bbc:	b7 01       	movw	r22, r14
    1bbe:	90 e0       	ldi	r25, 0x00	; 0
    1bc0:	88 d1       	rcall	.+784    	; 0x1ed2 <fputc>
    1bc2:	a1 10       	cpse	r10, r1
    1bc4:	f6 cf       	rjmp	.-20     	; 0x1bb2 <vfprintf+0x378>
    1bc6:	33 20       	and	r3, r3
    1bc8:	09 f4       	brne	.+2      	; 0x1bcc <vfprintf+0x392>
    1bca:	5d ce       	rjmp	.-838    	; 0x1886 <vfprintf+0x4c>
    1bcc:	b7 01       	movw	r22, r14
    1bce:	80 e2       	ldi	r24, 0x20	; 32
    1bd0:	90 e0       	ldi	r25, 0x00	; 0
    1bd2:	7f d1       	rcall	.+766    	; 0x1ed2 <fputc>
    1bd4:	3a 94       	dec	r3
    1bd6:	f7 cf       	rjmp	.-18     	; 0x1bc6 <vfprintf+0x38c>
    1bd8:	f7 01       	movw	r30, r14
    1bda:	86 81       	ldd	r24, Z+6	; 0x06
    1bdc:	97 81       	ldd	r25, Z+7	; 0x07
    1bde:	02 c0       	rjmp	.+4      	; 0x1be4 <vfprintf+0x3aa>
    1be0:	8f ef       	ldi	r24, 0xFF	; 255
    1be2:	9f ef       	ldi	r25, 0xFF	; 255
    1be4:	2c 96       	adiw	r28, 0x0c	; 12
    1be6:	0f b6       	in	r0, 0x3f	; 63
    1be8:	f8 94       	cli
    1bea:	de bf       	out	0x3e, r29	; 62
    1bec:	0f be       	out	0x3f, r0	; 63
    1bee:	cd bf       	out	0x3d, r28	; 61
    1bf0:	df 91       	pop	r29
    1bf2:	cf 91       	pop	r28
    1bf4:	1f 91       	pop	r17
    1bf6:	0f 91       	pop	r16
    1bf8:	ff 90       	pop	r15
    1bfa:	ef 90       	pop	r14
    1bfc:	df 90       	pop	r13
    1bfe:	cf 90       	pop	r12
    1c00:	bf 90       	pop	r11
    1c02:	af 90       	pop	r10
    1c04:	9f 90       	pop	r9
    1c06:	8f 90       	pop	r8
    1c08:	7f 90       	pop	r7
    1c0a:	6f 90       	pop	r6
    1c0c:	5f 90       	pop	r5
    1c0e:	4f 90       	pop	r4
    1c10:	3f 90       	pop	r3
    1c12:	2f 90       	pop	r2
    1c14:	08 95       	ret

00001c16 <calloc>:
    1c16:	0f 93       	push	r16
    1c18:	1f 93       	push	r17
    1c1a:	cf 93       	push	r28
    1c1c:	df 93       	push	r29
    1c1e:	86 9f       	mul	r24, r22
    1c20:	80 01       	movw	r16, r0
    1c22:	87 9f       	mul	r24, r23
    1c24:	10 0d       	add	r17, r0
    1c26:	96 9f       	mul	r25, r22
    1c28:	10 0d       	add	r17, r0
    1c2a:	11 24       	eor	r1, r1
    1c2c:	c8 01       	movw	r24, r16
    1c2e:	0d d0       	rcall	.+26     	; 0x1c4a <malloc>
    1c30:	ec 01       	movw	r28, r24
    1c32:	00 97       	sbiw	r24, 0x00	; 0
    1c34:	21 f0       	breq	.+8      	; 0x1c3e <calloc+0x28>
    1c36:	a8 01       	movw	r20, r16
    1c38:	60 e0       	ldi	r22, 0x00	; 0
    1c3a:	70 e0       	ldi	r23, 0x00	; 0
    1c3c:	38 d1       	rcall	.+624    	; 0x1eae <memset>
    1c3e:	ce 01       	movw	r24, r28
    1c40:	df 91       	pop	r29
    1c42:	cf 91       	pop	r28
    1c44:	1f 91       	pop	r17
    1c46:	0f 91       	pop	r16
    1c48:	08 95       	ret

00001c4a <malloc>:
    1c4a:	cf 93       	push	r28
    1c4c:	df 93       	push	r29
    1c4e:	82 30       	cpi	r24, 0x02	; 2
    1c50:	91 05       	cpc	r25, r1
    1c52:	10 f4       	brcc	.+4      	; 0x1c58 <malloc+0xe>
    1c54:	82 e0       	ldi	r24, 0x02	; 2
    1c56:	90 e0       	ldi	r25, 0x00	; 0
    1c58:	e0 91 30 06 	lds	r30, 0x0630
    1c5c:	f0 91 31 06 	lds	r31, 0x0631
    1c60:	20 e0       	ldi	r18, 0x00	; 0
    1c62:	30 e0       	ldi	r19, 0x00	; 0
    1c64:	a0 e0       	ldi	r26, 0x00	; 0
    1c66:	b0 e0       	ldi	r27, 0x00	; 0
    1c68:	30 97       	sbiw	r30, 0x00	; 0
    1c6a:	39 f1       	breq	.+78     	; 0x1cba <malloc+0x70>
    1c6c:	40 81       	ld	r20, Z
    1c6e:	51 81       	ldd	r21, Z+1	; 0x01
    1c70:	48 17       	cp	r20, r24
    1c72:	59 07       	cpc	r21, r25
    1c74:	b8 f0       	brcs	.+46     	; 0x1ca4 <malloc+0x5a>
    1c76:	48 17       	cp	r20, r24
    1c78:	59 07       	cpc	r21, r25
    1c7a:	71 f4       	brne	.+28     	; 0x1c98 <malloc+0x4e>
    1c7c:	82 81       	ldd	r24, Z+2	; 0x02
    1c7e:	93 81       	ldd	r25, Z+3	; 0x03
    1c80:	10 97       	sbiw	r26, 0x00	; 0
    1c82:	29 f0       	breq	.+10     	; 0x1c8e <malloc+0x44>
    1c84:	13 96       	adiw	r26, 0x03	; 3
    1c86:	9c 93       	st	X, r25
    1c88:	8e 93       	st	-X, r24
    1c8a:	12 97       	sbiw	r26, 0x02	; 2
    1c8c:	2c c0       	rjmp	.+88     	; 0x1ce6 <malloc+0x9c>
    1c8e:	90 93 31 06 	sts	0x0631, r25
    1c92:	80 93 30 06 	sts	0x0630, r24
    1c96:	27 c0       	rjmp	.+78     	; 0x1ce6 <malloc+0x9c>
    1c98:	21 15       	cp	r18, r1
    1c9a:	31 05       	cpc	r19, r1
    1c9c:	31 f0       	breq	.+12     	; 0x1caa <malloc+0x60>
    1c9e:	42 17       	cp	r20, r18
    1ca0:	53 07       	cpc	r21, r19
    1ca2:	18 f0       	brcs	.+6      	; 0x1caa <malloc+0x60>
    1ca4:	a9 01       	movw	r20, r18
    1ca6:	db 01       	movw	r26, r22
    1ca8:	01 c0       	rjmp	.+2      	; 0x1cac <malloc+0x62>
    1caa:	ef 01       	movw	r28, r30
    1cac:	9a 01       	movw	r18, r20
    1cae:	bd 01       	movw	r22, r26
    1cb0:	df 01       	movw	r26, r30
    1cb2:	02 80       	ldd	r0, Z+2	; 0x02
    1cb4:	f3 81       	ldd	r31, Z+3	; 0x03
    1cb6:	e0 2d       	mov	r30, r0
    1cb8:	d7 cf       	rjmp	.-82     	; 0x1c68 <malloc+0x1e>
    1cba:	21 15       	cp	r18, r1
    1cbc:	31 05       	cpc	r19, r1
    1cbe:	f9 f0       	breq	.+62     	; 0x1cfe <malloc+0xb4>
    1cc0:	28 1b       	sub	r18, r24
    1cc2:	39 0b       	sbc	r19, r25
    1cc4:	24 30       	cpi	r18, 0x04	; 4
    1cc6:	31 05       	cpc	r19, r1
    1cc8:	80 f4       	brcc	.+32     	; 0x1cea <malloc+0xa0>
    1cca:	8a 81       	ldd	r24, Y+2	; 0x02
    1ccc:	9b 81       	ldd	r25, Y+3	; 0x03
    1cce:	61 15       	cp	r22, r1
    1cd0:	71 05       	cpc	r23, r1
    1cd2:	21 f0       	breq	.+8      	; 0x1cdc <malloc+0x92>
    1cd4:	fb 01       	movw	r30, r22
    1cd6:	93 83       	std	Z+3, r25	; 0x03
    1cd8:	82 83       	std	Z+2, r24	; 0x02
    1cda:	04 c0       	rjmp	.+8      	; 0x1ce4 <malloc+0x9a>
    1cdc:	90 93 31 06 	sts	0x0631, r25
    1ce0:	80 93 30 06 	sts	0x0630, r24
    1ce4:	fe 01       	movw	r30, r28
    1ce6:	32 96       	adiw	r30, 0x02	; 2
    1ce8:	44 c0       	rjmp	.+136    	; 0x1d72 <malloc+0x128>
    1cea:	fe 01       	movw	r30, r28
    1cec:	e2 0f       	add	r30, r18
    1cee:	f3 1f       	adc	r31, r19
    1cf0:	81 93       	st	Z+, r24
    1cf2:	91 93       	st	Z+, r25
    1cf4:	22 50       	subi	r18, 0x02	; 2
    1cf6:	31 09       	sbc	r19, r1
    1cf8:	39 83       	std	Y+1, r19	; 0x01
    1cfa:	28 83       	st	Y, r18
    1cfc:	3a c0       	rjmp	.+116    	; 0x1d72 <malloc+0x128>
    1cfe:	20 91 2e 06 	lds	r18, 0x062E
    1d02:	30 91 2f 06 	lds	r19, 0x062F
    1d06:	23 2b       	or	r18, r19
    1d08:	41 f4       	brne	.+16     	; 0x1d1a <malloc+0xd0>
    1d0a:	20 91 02 02 	lds	r18, 0x0202
    1d0e:	30 91 03 02 	lds	r19, 0x0203
    1d12:	30 93 2f 06 	sts	0x062F, r19
    1d16:	20 93 2e 06 	sts	0x062E, r18
    1d1a:	20 91 00 02 	lds	r18, 0x0200
    1d1e:	30 91 01 02 	lds	r19, 0x0201
    1d22:	21 15       	cp	r18, r1
    1d24:	31 05       	cpc	r19, r1
    1d26:	41 f4       	brne	.+16     	; 0x1d38 <malloc+0xee>
    1d28:	2d b7       	in	r18, 0x3d	; 61
    1d2a:	3e b7       	in	r19, 0x3e	; 62
    1d2c:	40 91 04 02 	lds	r20, 0x0204
    1d30:	50 91 05 02 	lds	r21, 0x0205
    1d34:	24 1b       	sub	r18, r20
    1d36:	35 0b       	sbc	r19, r21
    1d38:	e0 91 2e 06 	lds	r30, 0x062E
    1d3c:	f0 91 2f 06 	lds	r31, 0x062F
    1d40:	e2 17       	cp	r30, r18
    1d42:	f3 07       	cpc	r31, r19
    1d44:	a0 f4       	brcc	.+40     	; 0x1d6e <malloc+0x124>
    1d46:	2e 1b       	sub	r18, r30
    1d48:	3f 0b       	sbc	r19, r31
    1d4a:	28 17       	cp	r18, r24
    1d4c:	39 07       	cpc	r19, r25
    1d4e:	78 f0       	brcs	.+30     	; 0x1d6e <malloc+0x124>
    1d50:	ac 01       	movw	r20, r24
    1d52:	4e 5f       	subi	r20, 0xFE	; 254
    1d54:	5f 4f       	sbci	r21, 0xFF	; 255
    1d56:	24 17       	cp	r18, r20
    1d58:	35 07       	cpc	r19, r21
    1d5a:	48 f0       	brcs	.+18     	; 0x1d6e <malloc+0x124>
    1d5c:	4e 0f       	add	r20, r30
    1d5e:	5f 1f       	adc	r21, r31
    1d60:	50 93 2f 06 	sts	0x062F, r21
    1d64:	40 93 2e 06 	sts	0x062E, r20
    1d68:	81 93       	st	Z+, r24
    1d6a:	91 93       	st	Z+, r25
    1d6c:	02 c0       	rjmp	.+4      	; 0x1d72 <malloc+0x128>
    1d6e:	e0 e0       	ldi	r30, 0x00	; 0
    1d70:	f0 e0       	ldi	r31, 0x00	; 0
    1d72:	cf 01       	movw	r24, r30
    1d74:	df 91       	pop	r29
    1d76:	cf 91       	pop	r28
    1d78:	08 95       	ret

00001d7a <free>:
    1d7a:	cf 93       	push	r28
    1d7c:	df 93       	push	r29
    1d7e:	00 97       	sbiw	r24, 0x00	; 0
    1d80:	09 f4       	brne	.+2      	; 0x1d84 <free+0xa>
    1d82:	87 c0       	rjmp	.+270    	; 0x1e92 <free+0x118>
    1d84:	fc 01       	movw	r30, r24
    1d86:	32 97       	sbiw	r30, 0x02	; 2
    1d88:	13 82       	std	Z+3, r1	; 0x03
    1d8a:	12 82       	std	Z+2, r1	; 0x02
    1d8c:	c0 91 30 06 	lds	r28, 0x0630
    1d90:	d0 91 31 06 	lds	r29, 0x0631
    1d94:	20 97       	sbiw	r28, 0x00	; 0
    1d96:	81 f4       	brne	.+32     	; 0x1db8 <free+0x3e>
    1d98:	20 81       	ld	r18, Z
    1d9a:	31 81       	ldd	r19, Z+1	; 0x01
    1d9c:	28 0f       	add	r18, r24
    1d9e:	39 1f       	adc	r19, r25
    1da0:	80 91 2e 06 	lds	r24, 0x062E
    1da4:	90 91 2f 06 	lds	r25, 0x062F
    1da8:	82 17       	cp	r24, r18
    1daa:	93 07       	cpc	r25, r19
    1dac:	79 f5       	brne	.+94     	; 0x1e0c <free+0x92>
    1dae:	f0 93 2f 06 	sts	0x062F, r31
    1db2:	e0 93 2e 06 	sts	0x062E, r30
    1db6:	6d c0       	rjmp	.+218    	; 0x1e92 <free+0x118>
    1db8:	de 01       	movw	r26, r28
    1dba:	20 e0       	ldi	r18, 0x00	; 0
    1dbc:	30 e0       	ldi	r19, 0x00	; 0
    1dbe:	ae 17       	cp	r26, r30
    1dc0:	bf 07       	cpc	r27, r31
    1dc2:	50 f4       	brcc	.+20     	; 0x1dd8 <free+0x5e>
    1dc4:	12 96       	adiw	r26, 0x02	; 2
    1dc6:	4d 91       	ld	r20, X+
    1dc8:	5c 91       	ld	r21, X
    1dca:	13 97       	sbiw	r26, 0x03	; 3
    1dcc:	9d 01       	movw	r18, r26
    1dce:	41 15       	cp	r20, r1
    1dd0:	51 05       	cpc	r21, r1
    1dd2:	09 f1       	breq	.+66     	; 0x1e16 <free+0x9c>
    1dd4:	da 01       	movw	r26, r20
    1dd6:	f3 cf       	rjmp	.-26     	; 0x1dbe <free+0x44>
    1dd8:	b3 83       	std	Z+3, r27	; 0x03
    1dda:	a2 83       	std	Z+2, r26	; 0x02
    1ddc:	40 81       	ld	r20, Z
    1dde:	51 81       	ldd	r21, Z+1	; 0x01
    1de0:	84 0f       	add	r24, r20
    1de2:	95 1f       	adc	r25, r21
    1de4:	8a 17       	cp	r24, r26
    1de6:	9b 07       	cpc	r25, r27
    1de8:	71 f4       	brne	.+28     	; 0x1e06 <free+0x8c>
    1dea:	8d 91       	ld	r24, X+
    1dec:	9c 91       	ld	r25, X
    1dee:	11 97       	sbiw	r26, 0x01	; 1
    1df0:	84 0f       	add	r24, r20
    1df2:	95 1f       	adc	r25, r21
    1df4:	02 96       	adiw	r24, 0x02	; 2
    1df6:	91 83       	std	Z+1, r25	; 0x01
    1df8:	80 83       	st	Z, r24
    1dfa:	12 96       	adiw	r26, 0x02	; 2
    1dfc:	8d 91       	ld	r24, X+
    1dfe:	9c 91       	ld	r25, X
    1e00:	13 97       	sbiw	r26, 0x03	; 3
    1e02:	93 83       	std	Z+3, r25	; 0x03
    1e04:	82 83       	std	Z+2, r24	; 0x02
    1e06:	21 15       	cp	r18, r1
    1e08:	31 05       	cpc	r19, r1
    1e0a:	29 f4       	brne	.+10     	; 0x1e16 <free+0x9c>
    1e0c:	f0 93 31 06 	sts	0x0631, r31
    1e10:	e0 93 30 06 	sts	0x0630, r30
    1e14:	3e c0       	rjmp	.+124    	; 0x1e92 <free+0x118>
    1e16:	d9 01       	movw	r26, r18
    1e18:	13 96       	adiw	r26, 0x03	; 3
    1e1a:	fc 93       	st	X, r31
    1e1c:	ee 93       	st	-X, r30
    1e1e:	12 97       	sbiw	r26, 0x02	; 2
    1e20:	4d 91       	ld	r20, X+
    1e22:	5d 91       	ld	r21, X+
    1e24:	a4 0f       	add	r26, r20
    1e26:	b5 1f       	adc	r27, r21
    1e28:	ea 17       	cp	r30, r26
    1e2a:	fb 07       	cpc	r31, r27
    1e2c:	79 f4       	brne	.+30     	; 0x1e4c <free+0xd2>
    1e2e:	80 81       	ld	r24, Z
    1e30:	91 81       	ldd	r25, Z+1	; 0x01
    1e32:	84 0f       	add	r24, r20
    1e34:	95 1f       	adc	r25, r21
    1e36:	02 96       	adiw	r24, 0x02	; 2
    1e38:	d9 01       	movw	r26, r18
    1e3a:	11 96       	adiw	r26, 0x01	; 1
    1e3c:	9c 93       	st	X, r25
    1e3e:	8e 93       	st	-X, r24
    1e40:	82 81       	ldd	r24, Z+2	; 0x02
    1e42:	93 81       	ldd	r25, Z+3	; 0x03
    1e44:	13 96       	adiw	r26, 0x03	; 3
    1e46:	9c 93       	st	X, r25
    1e48:	8e 93       	st	-X, r24
    1e4a:	12 97       	sbiw	r26, 0x02	; 2
    1e4c:	e0 e0       	ldi	r30, 0x00	; 0
    1e4e:	f0 e0       	ldi	r31, 0x00	; 0
    1e50:	8a 81       	ldd	r24, Y+2	; 0x02
    1e52:	9b 81       	ldd	r25, Y+3	; 0x03
    1e54:	00 97       	sbiw	r24, 0x00	; 0
    1e56:	19 f0       	breq	.+6      	; 0x1e5e <free+0xe4>
    1e58:	fe 01       	movw	r30, r28
    1e5a:	ec 01       	movw	r28, r24
    1e5c:	f9 cf       	rjmp	.-14     	; 0x1e50 <free+0xd6>
    1e5e:	ce 01       	movw	r24, r28
    1e60:	02 96       	adiw	r24, 0x02	; 2
    1e62:	28 81       	ld	r18, Y
    1e64:	39 81       	ldd	r19, Y+1	; 0x01
    1e66:	82 0f       	add	r24, r18
    1e68:	93 1f       	adc	r25, r19
    1e6a:	20 91 2e 06 	lds	r18, 0x062E
    1e6e:	30 91 2f 06 	lds	r19, 0x062F
    1e72:	28 17       	cp	r18, r24
    1e74:	39 07       	cpc	r19, r25
    1e76:	69 f4       	brne	.+26     	; 0x1e92 <free+0x118>
    1e78:	30 97       	sbiw	r30, 0x00	; 0
    1e7a:	29 f4       	brne	.+10     	; 0x1e86 <free+0x10c>
    1e7c:	10 92 31 06 	sts	0x0631, r1
    1e80:	10 92 30 06 	sts	0x0630, r1
    1e84:	02 c0       	rjmp	.+4      	; 0x1e8a <free+0x110>
    1e86:	13 82       	std	Z+3, r1	; 0x03
    1e88:	12 82       	std	Z+2, r1	; 0x02
    1e8a:	d0 93 2f 06 	sts	0x062F, r29
    1e8e:	c0 93 2e 06 	sts	0x062E, r28
    1e92:	df 91       	pop	r29
    1e94:	cf 91       	pop	r28
    1e96:	08 95       	ret

00001e98 <strnlen_P>:
    1e98:	fc 01       	movw	r30, r24
    1e9a:	05 90       	lpm	r0, Z+
    1e9c:	61 50       	subi	r22, 0x01	; 1
    1e9e:	70 40       	sbci	r23, 0x00	; 0
    1ea0:	01 10       	cpse	r0, r1
    1ea2:	d8 f7       	brcc	.-10     	; 0x1e9a <strnlen_P+0x2>
    1ea4:	80 95       	com	r24
    1ea6:	90 95       	com	r25
    1ea8:	8e 0f       	add	r24, r30
    1eaa:	9f 1f       	adc	r25, r31
    1eac:	08 95       	ret

00001eae <memset>:
    1eae:	dc 01       	movw	r26, r24
    1eb0:	01 c0       	rjmp	.+2      	; 0x1eb4 <memset+0x6>
    1eb2:	6d 93       	st	X+, r22
    1eb4:	41 50       	subi	r20, 0x01	; 1
    1eb6:	50 40       	sbci	r21, 0x00	; 0
    1eb8:	e0 f7       	brcc	.-8      	; 0x1eb2 <memset+0x4>
    1eba:	08 95       	ret

00001ebc <strnlen>:
    1ebc:	fc 01       	movw	r30, r24
    1ebe:	61 50       	subi	r22, 0x01	; 1
    1ec0:	70 40       	sbci	r23, 0x00	; 0
    1ec2:	01 90       	ld	r0, Z+
    1ec4:	01 10       	cpse	r0, r1
    1ec6:	d8 f7       	brcc	.-10     	; 0x1ebe <strnlen+0x2>
    1ec8:	80 95       	com	r24
    1eca:	90 95       	com	r25
    1ecc:	8e 0f       	add	r24, r30
    1ece:	9f 1f       	adc	r25, r31
    1ed0:	08 95       	ret

00001ed2 <fputc>:
    1ed2:	0f 93       	push	r16
    1ed4:	1f 93       	push	r17
    1ed6:	cf 93       	push	r28
    1ed8:	df 93       	push	r29
    1eda:	18 2f       	mov	r17, r24
    1edc:	09 2f       	mov	r16, r25
    1ede:	eb 01       	movw	r28, r22
    1ee0:	8b 81       	ldd	r24, Y+3	; 0x03
    1ee2:	81 fd       	sbrc	r24, 1
    1ee4:	03 c0       	rjmp	.+6      	; 0x1eec <fputc+0x1a>
    1ee6:	8f ef       	ldi	r24, 0xFF	; 255
    1ee8:	9f ef       	ldi	r25, 0xFF	; 255
    1eea:	20 c0       	rjmp	.+64     	; 0x1f2c <fputc+0x5a>
    1eec:	82 ff       	sbrs	r24, 2
    1eee:	10 c0       	rjmp	.+32     	; 0x1f10 <fputc+0x3e>
    1ef0:	4e 81       	ldd	r20, Y+6	; 0x06
    1ef2:	5f 81       	ldd	r21, Y+7	; 0x07
    1ef4:	2c 81       	ldd	r18, Y+4	; 0x04
    1ef6:	3d 81       	ldd	r19, Y+5	; 0x05
    1ef8:	42 17       	cp	r20, r18
    1efa:	53 07       	cpc	r21, r19
    1efc:	7c f4       	brge	.+30     	; 0x1f1c <fputc+0x4a>
    1efe:	e8 81       	ld	r30, Y
    1f00:	f9 81       	ldd	r31, Y+1	; 0x01
    1f02:	9f 01       	movw	r18, r30
    1f04:	2f 5f       	subi	r18, 0xFF	; 255
    1f06:	3f 4f       	sbci	r19, 0xFF	; 255
    1f08:	39 83       	std	Y+1, r19	; 0x01
    1f0a:	28 83       	st	Y, r18
    1f0c:	10 83       	st	Z, r17
    1f0e:	06 c0       	rjmp	.+12     	; 0x1f1c <fputc+0x4a>
    1f10:	e8 85       	ldd	r30, Y+8	; 0x08
    1f12:	f9 85       	ldd	r31, Y+9	; 0x09
    1f14:	81 2f       	mov	r24, r17
    1f16:	19 95       	eicall
    1f18:	89 2b       	or	r24, r25
    1f1a:	29 f7       	brne	.-54     	; 0x1ee6 <fputc+0x14>
    1f1c:	2e 81       	ldd	r18, Y+6	; 0x06
    1f1e:	3f 81       	ldd	r19, Y+7	; 0x07
    1f20:	2f 5f       	subi	r18, 0xFF	; 255
    1f22:	3f 4f       	sbci	r19, 0xFF	; 255
    1f24:	3f 83       	std	Y+7, r19	; 0x07
    1f26:	2e 83       	std	Y+6, r18	; 0x06
    1f28:	81 2f       	mov	r24, r17
    1f2a:	90 2f       	mov	r25, r16
    1f2c:	df 91       	pop	r29
    1f2e:	cf 91       	pop	r28
    1f30:	1f 91       	pop	r17
    1f32:	0f 91       	pop	r16
    1f34:	08 95       	ret

00001f36 <__ultoa_invert>:
    1f36:	fa 01       	movw	r30, r20
    1f38:	aa 27       	eor	r26, r26
    1f3a:	28 30       	cpi	r18, 0x08	; 8
    1f3c:	51 f1       	breq	.+84     	; 0x1f92 <__ultoa_invert+0x5c>
    1f3e:	20 31       	cpi	r18, 0x10	; 16
    1f40:	81 f1       	breq	.+96     	; 0x1fa2 <__ultoa_invert+0x6c>
    1f42:	e8 94       	clt
    1f44:	6f 93       	push	r22
    1f46:	6e 7f       	andi	r22, 0xFE	; 254
    1f48:	6e 5f       	subi	r22, 0xFE	; 254
    1f4a:	7f 4f       	sbci	r23, 0xFF	; 255
    1f4c:	8f 4f       	sbci	r24, 0xFF	; 255
    1f4e:	9f 4f       	sbci	r25, 0xFF	; 255
    1f50:	af 4f       	sbci	r26, 0xFF	; 255
    1f52:	b1 e0       	ldi	r27, 0x01	; 1
    1f54:	3e d0       	rcall	.+124    	; 0x1fd2 <__ultoa_invert+0x9c>
    1f56:	b4 e0       	ldi	r27, 0x04	; 4
    1f58:	3c d0       	rcall	.+120    	; 0x1fd2 <__ultoa_invert+0x9c>
    1f5a:	67 0f       	add	r22, r23
    1f5c:	78 1f       	adc	r23, r24
    1f5e:	89 1f       	adc	r24, r25
    1f60:	9a 1f       	adc	r25, r26
    1f62:	a1 1d       	adc	r26, r1
    1f64:	68 0f       	add	r22, r24
    1f66:	79 1f       	adc	r23, r25
    1f68:	8a 1f       	adc	r24, r26
    1f6a:	91 1d       	adc	r25, r1
    1f6c:	a1 1d       	adc	r26, r1
    1f6e:	6a 0f       	add	r22, r26
    1f70:	71 1d       	adc	r23, r1
    1f72:	81 1d       	adc	r24, r1
    1f74:	91 1d       	adc	r25, r1
    1f76:	a1 1d       	adc	r26, r1
    1f78:	20 d0       	rcall	.+64     	; 0x1fba <__ultoa_invert+0x84>
    1f7a:	09 f4       	brne	.+2      	; 0x1f7e <__ultoa_invert+0x48>
    1f7c:	68 94       	set
    1f7e:	3f 91       	pop	r19
    1f80:	2a e0       	ldi	r18, 0x0A	; 10
    1f82:	26 9f       	mul	r18, r22
    1f84:	11 24       	eor	r1, r1
    1f86:	30 19       	sub	r19, r0
    1f88:	30 5d       	subi	r19, 0xD0	; 208
    1f8a:	31 93       	st	Z+, r19
    1f8c:	de f6       	brtc	.-74     	; 0x1f44 <__ultoa_invert+0xe>
    1f8e:	cf 01       	movw	r24, r30
    1f90:	08 95       	ret
    1f92:	46 2f       	mov	r20, r22
    1f94:	47 70       	andi	r20, 0x07	; 7
    1f96:	40 5d       	subi	r20, 0xD0	; 208
    1f98:	41 93       	st	Z+, r20
    1f9a:	b3 e0       	ldi	r27, 0x03	; 3
    1f9c:	0f d0       	rcall	.+30     	; 0x1fbc <__ultoa_invert+0x86>
    1f9e:	c9 f7       	brne	.-14     	; 0x1f92 <__ultoa_invert+0x5c>
    1fa0:	f6 cf       	rjmp	.-20     	; 0x1f8e <__ultoa_invert+0x58>
    1fa2:	46 2f       	mov	r20, r22
    1fa4:	4f 70       	andi	r20, 0x0F	; 15
    1fa6:	40 5d       	subi	r20, 0xD0	; 208
    1fa8:	4a 33       	cpi	r20, 0x3A	; 58
    1faa:	18 f0       	brcs	.+6      	; 0x1fb2 <__ultoa_invert+0x7c>
    1fac:	49 5d       	subi	r20, 0xD9	; 217
    1fae:	31 fd       	sbrc	r19, 1
    1fb0:	40 52       	subi	r20, 0x20	; 32
    1fb2:	41 93       	st	Z+, r20
    1fb4:	02 d0       	rcall	.+4      	; 0x1fba <__ultoa_invert+0x84>
    1fb6:	a9 f7       	brne	.-22     	; 0x1fa2 <__ultoa_invert+0x6c>
    1fb8:	ea cf       	rjmp	.-44     	; 0x1f8e <__ultoa_invert+0x58>
    1fba:	b4 e0       	ldi	r27, 0x04	; 4
    1fbc:	a6 95       	lsr	r26
    1fbe:	97 95       	ror	r25
    1fc0:	87 95       	ror	r24
    1fc2:	77 95       	ror	r23
    1fc4:	67 95       	ror	r22
    1fc6:	ba 95       	dec	r27
    1fc8:	c9 f7       	brne	.-14     	; 0x1fbc <__ultoa_invert+0x86>
    1fca:	00 97       	sbiw	r24, 0x00	; 0
    1fcc:	61 05       	cpc	r22, r1
    1fce:	71 05       	cpc	r23, r1
    1fd0:	08 95       	ret
    1fd2:	9b 01       	movw	r18, r22
    1fd4:	ac 01       	movw	r20, r24
    1fd6:	0a 2e       	mov	r0, r26
    1fd8:	06 94       	lsr	r0
    1fda:	57 95       	ror	r21
    1fdc:	47 95       	ror	r20
    1fde:	37 95       	ror	r19
    1fe0:	27 95       	ror	r18
    1fe2:	ba 95       	dec	r27
    1fe4:	c9 f7       	brne	.-14     	; 0x1fd8 <__ultoa_invert+0xa2>
    1fe6:	62 0f       	add	r22, r18
    1fe8:	73 1f       	adc	r23, r19
    1fea:	84 1f       	adc	r24, r20
    1fec:	95 1f       	adc	r25, r21
    1fee:	a0 1d       	adc	r26, r0
    1ff0:	08 95       	ret

00001ff2 <_exit>:
    1ff2:	f8 94       	cli

00001ff4 <__stop_program>:
    1ff4:	ff cf       	rjmp	.-2      	; 0x1ff4 <__stop_program>
