<def f='linux-4.14.y/include/linux/intel-iommu.h' l='385' ll='432'/>
<size>296</size>
<mbr r='intel_iommu::reg' o='0' t='void *'/>
<mbr r='intel_iommu::reg_phys' o='64' t='u64'/>
<mbr r='intel_iommu::reg_size' o='128' t='u64'/>
<mbr r='intel_iommu::cap' o='192' t='u64'/>
<mbr r='intel_iommu::ecap' o='256' t='u64'/>
<mbr r='intel_iommu::gcmd' o='320' t='u32'/>
<mbr r='intel_iommu::register_lock' o='352' t='raw_spinlock_t'/>
<mbr r='intel_iommu::seq_id' o='384' t='int'/>
<mbr r='intel_iommu::agaw' o='416' t='int'/>
<mbr r='intel_iommu::msagaw' o='448' t='int'/>
<mbr r='intel_iommu::irq' o='480' t='unsigned int'/>
<mbr r='intel_iommu::pr_irq' o='512' t='unsigned int'/>
<mbr r='intel_iommu::segment' o='544' t='u16'/>
<mbr r='intel_iommu::name' o='560' t='unsigned char [13]'/>
<mbr r='intel_iommu::domain_ids' o='704' t='unsigned long *'/>
<mbr r='intel_iommu::domains' o='768' t='struct dmar_domain ***'/>
<mbr r='intel_iommu::lock' o='832' t='spinlock_t'/>
<mbr r='intel_iommu::root_entry' o='896' t='struct root_entry *'/>
<mbr r='intel_iommu::flush' o='960' t='struct iommu_flush'/>
<mbr r='intel_iommu::pasid_table' o='1088' t='struct pasid_entry *'/>
<mbr r='intel_iommu::pasid_state_table' o='1152' t='struct pasid_state_entry *'/>
<mbr r='intel_iommu::prq' o='1216' t='struct page_req_dsc *'/>
<mbr r='intel_iommu::prq_name' o='1280' t='unsigned char [16]'/>
<mbr r='intel_iommu::pasid_idr' o='1408' t='struct idr'/>
<mbr r='intel_iommu::pasid_max' o='1600' t='u32'/>
<mbr r='intel_iommu::qi' o='1664' t='struct q_inval *'/>
<mbr r='intel_iommu::iommu_state' o='1728' t='u32 *'/>
<mbr r='intel_iommu::ir_table' o='1792' t='struct ir_table *'/>
<mbr r='intel_iommu::ir_domain' o='1856' t='struct irq_domain *'/>
<mbr r='intel_iommu::ir_msi_domain' o='1920' t='struct irq_domain *'/>
<mbr r='intel_iommu::iommu' o='1984' t='struct iommu_device'/>
<mbr r='intel_iommu::node' o='2304' t='int'/>
<mbr r='intel_iommu::flags' o='2336' t='u32'/>
<def f='linux-4.14.y/include/linux/intel-iommu.h' l='385' ll='432'/>
<size>296</size>
<mbr r='intel_iommu::reg' o='0' t='void *'/>
<mbr r='intel_iommu::reg_phys' o='64' t='u64'/>
<mbr r='intel_iommu::reg_size' o='128' t='u64'/>
<mbr r='intel_iommu::cap' o='192' t='u64'/>
<mbr r='intel_iommu::ecap' o='256' t='u64'/>
<mbr r='intel_iommu::gcmd' o='320' t='u32'/>
<mbr r='intel_iommu::register_lock' o='352' t='raw_spinlock_t'/>
<mbr r='intel_iommu::seq_id' o='384' t='int'/>
<mbr r='intel_iommu::agaw' o='416' t='int'/>
<mbr r='intel_iommu::msagaw' o='448' t='int'/>
<mbr r='intel_iommu::irq' o='480' t='unsigned int'/>
<mbr r='intel_iommu::pr_irq' o='512' t='unsigned int'/>
<mbr r='intel_iommu::segment' o='544' t='u16'/>
<mbr r='intel_iommu::name' o='560' t='unsigned char [13]'/>
<mbr r='intel_iommu::domain_ids' o='704' t='unsigned long *'/>
<mbr r='intel_iommu::domains' o='768' t='struct dmar_domain ***'/>
<mbr r='intel_iommu::lock' o='832' t='spinlock_t'/>
<mbr r='intel_iommu::root_entry' o='896' t='struct root_entry *'/>
<mbr r='intel_iommu::flush' o='960' t='struct iommu_flush'/>
<mbr r='intel_iommu::pasid_table' o='1088' t='struct pasid_entry *'/>
<mbr r='intel_iommu::pasid_state_table' o='1152' t='struct pasid_state_entry *'/>
<mbr r='intel_iommu::prq' o='1216' t='struct page_req_dsc *'/>
<mbr r='intel_iommu::prq_name' o='1280' t='unsigned char [16]'/>
<mbr r='intel_iommu::pasid_idr' o='1408' t='struct idr'/>
<mbr r='intel_iommu::pasid_max' o='1600' t='u32'/>
<mbr r='intel_iommu::qi' o='1664' t='struct q_inval *'/>
<mbr r='intel_iommu::iommu_state' o='1728' t='u32 *'/>
<mbr r='intel_iommu::ir_table' o='1792' t='struct ir_table *'/>
<mbr r='intel_iommu::ir_domain' o='1856' t='struct irq_domain *'/>
<mbr r='intel_iommu::ir_msi_domain' o='1920' t='struct irq_domain *'/>
<mbr r='intel_iommu::iommu' o='1984' t='struct iommu_device'/>
<mbr r='intel_iommu::node' o='2304' t='int'/>
<mbr r='intel_iommu::flags' o='2336' t='u32'/>
