
CNTRL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013b28  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000428  08013cb8  08013cb8  00014cb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080140e0  080140e0  00016340  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080140e0  080140e0  000150e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080140e8  080140e8  00016340  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080140e8  080140e8  000150e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080140ec  080140ec  000150ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000340  20000000  080140f0  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00016340  2**0
                  CONTENTS
 10 .bss          00005828  20000340  20000340  00016340  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005b68  20005b68  00016340  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00016340  2**0
                  CONTENTS, READONLY
 13 .debug_info   00022762  00000000  00000000  00016370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005639  00000000  00000000  00038ad2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d90  00000000  00000000  0003e110  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000016bf  00000000  00000000  0003fea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027c9c  00000000  00000000  0004155f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00029867  00000000  00000000  000691fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d9c4a  00000000  00000000  00092a62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0016c6ac  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008cd0  00000000  00000000  0016c6f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  001753c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000340 	.word	0x20000340
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08013ca0 	.word	0x08013ca0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000344 	.word	0x20000344
 80001cc:	08013ca0 	.word	0x08013ca0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_frsub>:
 8000c48:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c4c:	e002      	b.n	8000c54 <__addsf3>
 8000c4e:	bf00      	nop

08000c50 <__aeabi_fsub>:
 8000c50:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c54 <__addsf3>:
 8000c54:	0042      	lsls	r2, r0, #1
 8000c56:	bf1f      	itttt	ne
 8000c58:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c5c:	ea92 0f03 	teqne	r2, r3
 8000c60:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c64:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c68:	d06a      	beq.n	8000d40 <__addsf3+0xec>
 8000c6a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c6e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c72:	bfc1      	itttt	gt
 8000c74:	18d2      	addgt	r2, r2, r3
 8000c76:	4041      	eorgt	r1, r0
 8000c78:	4048      	eorgt	r0, r1
 8000c7a:	4041      	eorgt	r1, r0
 8000c7c:	bfb8      	it	lt
 8000c7e:	425b      	neglt	r3, r3
 8000c80:	2b19      	cmp	r3, #25
 8000c82:	bf88      	it	hi
 8000c84:	4770      	bxhi	lr
 8000c86:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c8a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c8e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c92:	bf18      	it	ne
 8000c94:	4240      	negne	r0, r0
 8000c96:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c9a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c9e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ca2:	bf18      	it	ne
 8000ca4:	4249      	negne	r1, r1
 8000ca6:	ea92 0f03 	teq	r2, r3
 8000caa:	d03f      	beq.n	8000d2c <__addsf3+0xd8>
 8000cac:	f1a2 0201 	sub.w	r2, r2, #1
 8000cb0:	fa41 fc03 	asr.w	ip, r1, r3
 8000cb4:	eb10 000c 	adds.w	r0, r0, ip
 8000cb8:	f1c3 0320 	rsb	r3, r3, #32
 8000cbc:	fa01 f103 	lsl.w	r1, r1, r3
 8000cc0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cc4:	d502      	bpl.n	8000ccc <__addsf3+0x78>
 8000cc6:	4249      	negs	r1, r1
 8000cc8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ccc:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000cd0:	d313      	bcc.n	8000cfa <__addsf3+0xa6>
 8000cd2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000cd6:	d306      	bcc.n	8000ce6 <__addsf3+0x92>
 8000cd8:	0840      	lsrs	r0, r0, #1
 8000cda:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cde:	f102 0201 	add.w	r2, r2, #1
 8000ce2:	2afe      	cmp	r2, #254	@ 0xfe
 8000ce4:	d251      	bcs.n	8000d8a <__addsf3+0x136>
 8000ce6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000cea:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cee:	bf08      	it	eq
 8000cf0:	f020 0001 	biceq.w	r0, r0, #1
 8000cf4:	ea40 0003 	orr.w	r0, r0, r3
 8000cf8:	4770      	bx	lr
 8000cfa:	0049      	lsls	r1, r1, #1
 8000cfc:	eb40 0000 	adc.w	r0, r0, r0
 8000d00:	3a01      	subs	r2, #1
 8000d02:	bf28      	it	cs
 8000d04:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d08:	d2ed      	bcs.n	8000ce6 <__addsf3+0x92>
 8000d0a:	fab0 fc80 	clz	ip, r0
 8000d0e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d12:	ebb2 020c 	subs.w	r2, r2, ip
 8000d16:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d1a:	bfaa      	itet	ge
 8000d1c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d20:	4252      	neglt	r2, r2
 8000d22:	4318      	orrge	r0, r3
 8000d24:	bfbc      	itt	lt
 8000d26:	40d0      	lsrlt	r0, r2
 8000d28:	4318      	orrlt	r0, r3
 8000d2a:	4770      	bx	lr
 8000d2c:	f092 0f00 	teq	r2, #0
 8000d30:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d34:	bf06      	itte	eq
 8000d36:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d3a:	3201      	addeq	r2, #1
 8000d3c:	3b01      	subne	r3, #1
 8000d3e:	e7b5      	b.n	8000cac <__addsf3+0x58>
 8000d40:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d44:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d48:	bf18      	it	ne
 8000d4a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d4e:	d021      	beq.n	8000d94 <__addsf3+0x140>
 8000d50:	ea92 0f03 	teq	r2, r3
 8000d54:	d004      	beq.n	8000d60 <__addsf3+0x10c>
 8000d56:	f092 0f00 	teq	r2, #0
 8000d5a:	bf08      	it	eq
 8000d5c:	4608      	moveq	r0, r1
 8000d5e:	4770      	bx	lr
 8000d60:	ea90 0f01 	teq	r0, r1
 8000d64:	bf1c      	itt	ne
 8000d66:	2000      	movne	r0, #0
 8000d68:	4770      	bxne	lr
 8000d6a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d6e:	d104      	bne.n	8000d7a <__addsf3+0x126>
 8000d70:	0040      	lsls	r0, r0, #1
 8000d72:	bf28      	it	cs
 8000d74:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d78:	4770      	bx	lr
 8000d7a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d7e:	bf3c      	itt	cc
 8000d80:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d84:	4770      	bxcc	lr
 8000d86:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d8a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d8e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d92:	4770      	bx	lr
 8000d94:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d98:	bf16      	itet	ne
 8000d9a:	4608      	movne	r0, r1
 8000d9c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000da0:	4601      	movne	r1, r0
 8000da2:	0242      	lsls	r2, r0, #9
 8000da4:	bf06      	itte	eq
 8000da6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000daa:	ea90 0f01 	teqeq	r0, r1
 8000dae:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000db2:	4770      	bx	lr

08000db4 <__aeabi_ui2f>:
 8000db4:	f04f 0300 	mov.w	r3, #0
 8000db8:	e004      	b.n	8000dc4 <__aeabi_i2f+0x8>
 8000dba:	bf00      	nop

08000dbc <__aeabi_i2f>:
 8000dbc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000dc0:	bf48      	it	mi
 8000dc2:	4240      	negmi	r0, r0
 8000dc4:	ea5f 0c00 	movs.w	ip, r0
 8000dc8:	bf08      	it	eq
 8000dca:	4770      	bxeq	lr
 8000dcc:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000dd0:	4601      	mov	r1, r0
 8000dd2:	f04f 0000 	mov.w	r0, #0
 8000dd6:	e01c      	b.n	8000e12 <__aeabi_l2f+0x2a>

08000dd8 <__aeabi_ul2f>:
 8000dd8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ddc:	bf08      	it	eq
 8000dde:	4770      	bxeq	lr
 8000de0:	f04f 0300 	mov.w	r3, #0
 8000de4:	e00a      	b.n	8000dfc <__aeabi_l2f+0x14>
 8000de6:	bf00      	nop

08000de8 <__aeabi_l2f>:
 8000de8:	ea50 0201 	orrs.w	r2, r0, r1
 8000dec:	bf08      	it	eq
 8000dee:	4770      	bxeq	lr
 8000df0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000df4:	d502      	bpl.n	8000dfc <__aeabi_l2f+0x14>
 8000df6:	4240      	negs	r0, r0
 8000df8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dfc:	ea5f 0c01 	movs.w	ip, r1
 8000e00:	bf02      	ittt	eq
 8000e02:	4684      	moveq	ip, r0
 8000e04:	4601      	moveq	r1, r0
 8000e06:	2000      	moveq	r0, #0
 8000e08:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e0c:	bf08      	it	eq
 8000e0e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e12:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e16:	fabc f28c 	clz	r2, ip
 8000e1a:	3a08      	subs	r2, #8
 8000e1c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e20:	db10      	blt.n	8000e44 <__aeabi_l2f+0x5c>
 8000e22:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e26:	4463      	add	r3, ip
 8000e28:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e2c:	f1c2 0220 	rsb	r2, r2, #32
 8000e30:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e34:	fa20 f202 	lsr.w	r2, r0, r2
 8000e38:	eb43 0002 	adc.w	r0, r3, r2
 8000e3c:	bf08      	it	eq
 8000e3e:	f020 0001 	biceq.w	r0, r0, #1
 8000e42:	4770      	bx	lr
 8000e44:	f102 0220 	add.w	r2, r2, #32
 8000e48:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e4c:	f1c2 0220 	rsb	r2, r2, #32
 8000e50:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e54:	fa21 f202 	lsr.w	r2, r1, r2
 8000e58:	eb43 0002 	adc.w	r0, r3, r2
 8000e5c:	bf08      	it	eq
 8000e5e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e62:	4770      	bx	lr

08000e64 <__aeabi_uldivmod>:
 8000e64:	b953      	cbnz	r3, 8000e7c <__aeabi_uldivmod+0x18>
 8000e66:	b94a      	cbnz	r2, 8000e7c <__aeabi_uldivmod+0x18>
 8000e68:	2900      	cmp	r1, #0
 8000e6a:	bf08      	it	eq
 8000e6c:	2800      	cmpeq	r0, #0
 8000e6e:	bf1c      	itt	ne
 8000e70:	f04f 31ff 	movne.w	r1, #4294967295
 8000e74:	f04f 30ff 	movne.w	r0, #4294967295
 8000e78:	f000 b988 	b.w	800118c <__aeabi_idiv0>
 8000e7c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e80:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e84:	f000 f806 	bl	8000e94 <__udivmoddi4>
 8000e88:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e90:	b004      	add	sp, #16
 8000e92:	4770      	bx	lr

08000e94 <__udivmoddi4>:
 8000e94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e98:	9d08      	ldr	r5, [sp, #32]
 8000e9a:	468e      	mov	lr, r1
 8000e9c:	4604      	mov	r4, r0
 8000e9e:	4688      	mov	r8, r1
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d14a      	bne.n	8000f3a <__udivmoddi4+0xa6>
 8000ea4:	428a      	cmp	r2, r1
 8000ea6:	4617      	mov	r7, r2
 8000ea8:	d962      	bls.n	8000f70 <__udivmoddi4+0xdc>
 8000eaa:	fab2 f682 	clz	r6, r2
 8000eae:	b14e      	cbz	r6, 8000ec4 <__udivmoddi4+0x30>
 8000eb0:	f1c6 0320 	rsb	r3, r6, #32
 8000eb4:	fa01 f806 	lsl.w	r8, r1, r6
 8000eb8:	fa20 f303 	lsr.w	r3, r0, r3
 8000ebc:	40b7      	lsls	r7, r6
 8000ebe:	ea43 0808 	orr.w	r8, r3, r8
 8000ec2:	40b4      	lsls	r4, r6
 8000ec4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec8:	fa1f fc87 	uxth.w	ip, r7
 8000ecc:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ed0:	0c23      	lsrs	r3, r4, #16
 8000ed2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000ed6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000eda:	fb01 f20c 	mul.w	r2, r1, ip
 8000ede:	429a      	cmp	r2, r3
 8000ee0:	d909      	bls.n	8000ef6 <__udivmoddi4+0x62>
 8000ee2:	18fb      	adds	r3, r7, r3
 8000ee4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ee8:	f080 80ea 	bcs.w	80010c0 <__udivmoddi4+0x22c>
 8000eec:	429a      	cmp	r2, r3
 8000eee:	f240 80e7 	bls.w	80010c0 <__udivmoddi4+0x22c>
 8000ef2:	3902      	subs	r1, #2
 8000ef4:	443b      	add	r3, r7
 8000ef6:	1a9a      	subs	r2, r3, r2
 8000ef8:	b2a3      	uxth	r3, r4
 8000efa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000efe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000f02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f06:	fb00 fc0c 	mul.w	ip, r0, ip
 8000f0a:	459c      	cmp	ip, r3
 8000f0c:	d909      	bls.n	8000f22 <__udivmoddi4+0x8e>
 8000f0e:	18fb      	adds	r3, r7, r3
 8000f10:	f100 32ff 	add.w	r2, r0, #4294967295
 8000f14:	f080 80d6 	bcs.w	80010c4 <__udivmoddi4+0x230>
 8000f18:	459c      	cmp	ip, r3
 8000f1a:	f240 80d3 	bls.w	80010c4 <__udivmoddi4+0x230>
 8000f1e:	443b      	add	r3, r7
 8000f20:	3802      	subs	r0, #2
 8000f22:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000f26:	eba3 030c 	sub.w	r3, r3, ip
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	b11d      	cbz	r5, 8000f36 <__udivmoddi4+0xa2>
 8000f2e:	40f3      	lsrs	r3, r6
 8000f30:	2200      	movs	r2, #0
 8000f32:	e9c5 3200 	strd	r3, r2, [r5]
 8000f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d905      	bls.n	8000f4a <__udivmoddi4+0xb6>
 8000f3e:	b10d      	cbz	r5, 8000f44 <__udivmoddi4+0xb0>
 8000f40:	e9c5 0100 	strd	r0, r1, [r5]
 8000f44:	2100      	movs	r1, #0
 8000f46:	4608      	mov	r0, r1
 8000f48:	e7f5      	b.n	8000f36 <__udivmoddi4+0xa2>
 8000f4a:	fab3 f183 	clz	r1, r3
 8000f4e:	2900      	cmp	r1, #0
 8000f50:	d146      	bne.n	8000fe0 <__udivmoddi4+0x14c>
 8000f52:	4573      	cmp	r3, lr
 8000f54:	d302      	bcc.n	8000f5c <__udivmoddi4+0xc8>
 8000f56:	4282      	cmp	r2, r0
 8000f58:	f200 8105 	bhi.w	8001166 <__udivmoddi4+0x2d2>
 8000f5c:	1a84      	subs	r4, r0, r2
 8000f5e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000f62:	2001      	movs	r0, #1
 8000f64:	4690      	mov	r8, r2
 8000f66:	2d00      	cmp	r5, #0
 8000f68:	d0e5      	beq.n	8000f36 <__udivmoddi4+0xa2>
 8000f6a:	e9c5 4800 	strd	r4, r8, [r5]
 8000f6e:	e7e2      	b.n	8000f36 <__udivmoddi4+0xa2>
 8000f70:	2a00      	cmp	r2, #0
 8000f72:	f000 8090 	beq.w	8001096 <__udivmoddi4+0x202>
 8000f76:	fab2 f682 	clz	r6, r2
 8000f7a:	2e00      	cmp	r6, #0
 8000f7c:	f040 80a4 	bne.w	80010c8 <__udivmoddi4+0x234>
 8000f80:	1a8a      	subs	r2, r1, r2
 8000f82:	0c03      	lsrs	r3, r0, #16
 8000f84:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f88:	b280      	uxth	r0, r0
 8000f8a:	b2bc      	uxth	r4, r7
 8000f8c:	2101      	movs	r1, #1
 8000f8e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000f92:	fb0e 221c 	mls	r2, lr, ip, r2
 8000f96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f9a:	fb04 f20c 	mul.w	r2, r4, ip
 8000f9e:	429a      	cmp	r2, r3
 8000fa0:	d907      	bls.n	8000fb2 <__udivmoddi4+0x11e>
 8000fa2:	18fb      	adds	r3, r7, r3
 8000fa4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000fa8:	d202      	bcs.n	8000fb0 <__udivmoddi4+0x11c>
 8000faa:	429a      	cmp	r2, r3
 8000fac:	f200 80e0 	bhi.w	8001170 <__udivmoddi4+0x2dc>
 8000fb0:	46c4      	mov	ip, r8
 8000fb2:	1a9b      	subs	r3, r3, r2
 8000fb4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000fb8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000fbc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000fc0:	fb02 f404 	mul.w	r4, r2, r4
 8000fc4:	429c      	cmp	r4, r3
 8000fc6:	d907      	bls.n	8000fd8 <__udivmoddi4+0x144>
 8000fc8:	18fb      	adds	r3, r7, r3
 8000fca:	f102 30ff 	add.w	r0, r2, #4294967295
 8000fce:	d202      	bcs.n	8000fd6 <__udivmoddi4+0x142>
 8000fd0:	429c      	cmp	r4, r3
 8000fd2:	f200 80ca 	bhi.w	800116a <__udivmoddi4+0x2d6>
 8000fd6:	4602      	mov	r2, r0
 8000fd8:	1b1b      	subs	r3, r3, r4
 8000fda:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000fde:	e7a5      	b.n	8000f2c <__udivmoddi4+0x98>
 8000fe0:	f1c1 0620 	rsb	r6, r1, #32
 8000fe4:	408b      	lsls	r3, r1
 8000fe6:	fa22 f706 	lsr.w	r7, r2, r6
 8000fea:	431f      	orrs	r7, r3
 8000fec:	fa0e f401 	lsl.w	r4, lr, r1
 8000ff0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ff4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ff8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ffc:	4323      	orrs	r3, r4
 8000ffe:	fa00 f801 	lsl.w	r8, r0, r1
 8001002:	fa1f fc87 	uxth.w	ip, r7
 8001006:	fbbe f0f9 	udiv	r0, lr, r9
 800100a:	0c1c      	lsrs	r4, r3, #16
 800100c:	fb09 ee10 	mls	lr, r9, r0, lr
 8001010:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8001014:	fb00 fe0c 	mul.w	lr, r0, ip
 8001018:	45a6      	cmp	lr, r4
 800101a:	fa02 f201 	lsl.w	r2, r2, r1
 800101e:	d909      	bls.n	8001034 <__udivmoddi4+0x1a0>
 8001020:	193c      	adds	r4, r7, r4
 8001022:	f100 3aff 	add.w	sl, r0, #4294967295
 8001026:	f080 809c 	bcs.w	8001162 <__udivmoddi4+0x2ce>
 800102a:	45a6      	cmp	lr, r4
 800102c:	f240 8099 	bls.w	8001162 <__udivmoddi4+0x2ce>
 8001030:	3802      	subs	r0, #2
 8001032:	443c      	add	r4, r7
 8001034:	eba4 040e 	sub.w	r4, r4, lr
 8001038:	fa1f fe83 	uxth.w	lr, r3
 800103c:	fbb4 f3f9 	udiv	r3, r4, r9
 8001040:	fb09 4413 	mls	r4, r9, r3, r4
 8001044:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8001048:	fb03 fc0c 	mul.w	ip, r3, ip
 800104c:	45a4      	cmp	ip, r4
 800104e:	d908      	bls.n	8001062 <__udivmoddi4+0x1ce>
 8001050:	193c      	adds	r4, r7, r4
 8001052:	f103 3eff 	add.w	lr, r3, #4294967295
 8001056:	f080 8082 	bcs.w	800115e <__udivmoddi4+0x2ca>
 800105a:	45a4      	cmp	ip, r4
 800105c:	d97f      	bls.n	800115e <__udivmoddi4+0x2ca>
 800105e:	3b02      	subs	r3, #2
 8001060:	443c      	add	r4, r7
 8001062:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001066:	eba4 040c 	sub.w	r4, r4, ip
 800106a:	fba0 ec02 	umull	lr, ip, r0, r2
 800106e:	4564      	cmp	r4, ip
 8001070:	4673      	mov	r3, lr
 8001072:	46e1      	mov	r9, ip
 8001074:	d362      	bcc.n	800113c <__udivmoddi4+0x2a8>
 8001076:	d05f      	beq.n	8001138 <__udivmoddi4+0x2a4>
 8001078:	b15d      	cbz	r5, 8001092 <__udivmoddi4+0x1fe>
 800107a:	ebb8 0203 	subs.w	r2, r8, r3
 800107e:	eb64 0409 	sbc.w	r4, r4, r9
 8001082:	fa04 f606 	lsl.w	r6, r4, r6
 8001086:	fa22 f301 	lsr.w	r3, r2, r1
 800108a:	431e      	orrs	r6, r3
 800108c:	40cc      	lsrs	r4, r1
 800108e:	e9c5 6400 	strd	r6, r4, [r5]
 8001092:	2100      	movs	r1, #0
 8001094:	e74f      	b.n	8000f36 <__udivmoddi4+0xa2>
 8001096:	fbb1 fcf2 	udiv	ip, r1, r2
 800109a:	0c01      	lsrs	r1, r0, #16
 800109c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80010a0:	b280      	uxth	r0, r0
 80010a2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80010a6:	463b      	mov	r3, r7
 80010a8:	4638      	mov	r0, r7
 80010aa:	463c      	mov	r4, r7
 80010ac:	46b8      	mov	r8, r7
 80010ae:	46be      	mov	lr, r7
 80010b0:	2620      	movs	r6, #32
 80010b2:	fbb1 f1f7 	udiv	r1, r1, r7
 80010b6:	eba2 0208 	sub.w	r2, r2, r8
 80010ba:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80010be:	e766      	b.n	8000f8e <__udivmoddi4+0xfa>
 80010c0:	4601      	mov	r1, r0
 80010c2:	e718      	b.n	8000ef6 <__udivmoddi4+0x62>
 80010c4:	4610      	mov	r0, r2
 80010c6:	e72c      	b.n	8000f22 <__udivmoddi4+0x8e>
 80010c8:	f1c6 0220 	rsb	r2, r6, #32
 80010cc:	fa2e f302 	lsr.w	r3, lr, r2
 80010d0:	40b7      	lsls	r7, r6
 80010d2:	40b1      	lsls	r1, r6
 80010d4:	fa20 f202 	lsr.w	r2, r0, r2
 80010d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80010dc:	430a      	orrs	r2, r1
 80010de:	fbb3 f8fe 	udiv	r8, r3, lr
 80010e2:	b2bc      	uxth	r4, r7
 80010e4:	fb0e 3318 	mls	r3, lr, r8, r3
 80010e8:	0c11      	lsrs	r1, r2, #16
 80010ea:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80010ee:	fb08 f904 	mul.w	r9, r8, r4
 80010f2:	40b0      	lsls	r0, r6
 80010f4:	4589      	cmp	r9, r1
 80010f6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80010fa:	b280      	uxth	r0, r0
 80010fc:	d93e      	bls.n	800117c <__udivmoddi4+0x2e8>
 80010fe:	1879      	adds	r1, r7, r1
 8001100:	f108 3cff 	add.w	ip, r8, #4294967295
 8001104:	d201      	bcs.n	800110a <__udivmoddi4+0x276>
 8001106:	4589      	cmp	r9, r1
 8001108:	d81f      	bhi.n	800114a <__udivmoddi4+0x2b6>
 800110a:	eba1 0109 	sub.w	r1, r1, r9
 800110e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001112:	fb09 f804 	mul.w	r8, r9, r4
 8001116:	fb0e 1119 	mls	r1, lr, r9, r1
 800111a:	b292      	uxth	r2, r2
 800111c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001120:	4542      	cmp	r2, r8
 8001122:	d229      	bcs.n	8001178 <__udivmoddi4+0x2e4>
 8001124:	18ba      	adds	r2, r7, r2
 8001126:	f109 31ff 	add.w	r1, r9, #4294967295
 800112a:	d2c4      	bcs.n	80010b6 <__udivmoddi4+0x222>
 800112c:	4542      	cmp	r2, r8
 800112e:	d2c2      	bcs.n	80010b6 <__udivmoddi4+0x222>
 8001130:	f1a9 0102 	sub.w	r1, r9, #2
 8001134:	443a      	add	r2, r7
 8001136:	e7be      	b.n	80010b6 <__udivmoddi4+0x222>
 8001138:	45f0      	cmp	r8, lr
 800113a:	d29d      	bcs.n	8001078 <__udivmoddi4+0x1e4>
 800113c:	ebbe 0302 	subs.w	r3, lr, r2
 8001140:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001144:	3801      	subs	r0, #1
 8001146:	46e1      	mov	r9, ip
 8001148:	e796      	b.n	8001078 <__udivmoddi4+0x1e4>
 800114a:	eba7 0909 	sub.w	r9, r7, r9
 800114e:	4449      	add	r1, r9
 8001150:	f1a8 0c02 	sub.w	ip, r8, #2
 8001154:	fbb1 f9fe 	udiv	r9, r1, lr
 8001158:	fb09 f804 	mul.w	r8, r9, r4
 800115c:	e7db      	b.n	8001116 <__udivmoddi4+0x282>
 800115e:	4673      	mov	r3, lr
 8001160:	e77f      	b.n	8001062 <__udivmoddi4+0x1ce>
 8001162:	4650      	mov	r0, sl
 8001164:	e766      	b.n	8001034 <__udivmoddi4+0x1a0>
 8001166:	4608      	mov	r0, r1
 8001168:	e6fd      	b.n	8000f66 <__udivmoddi4+0xd2>
 800116a:	443b      	add	r3, r7
 800116c:	3a02      	subs	r2, #2
 800116e:	e733      	b.n	8000fd8 <__udivmoddi4+0x144>
 8001170:	f1ac 0c02 	sub.w	ip, ip, #2
 8001174:	443b      	add	r3, r7
 8001176:	e71c      	b.n	8000fb2 <__udivmoddi4+0x11e>
 8001178:	4649      	mov	r1, r9
 800117a:	e79c      	b.n	80010b6 <__udivmoddi4+0x222>
 800117c:	eba1 0109 	sub.w	r1, r1, r9
 8001180:	46c4      	mov	ip, r8
 8001182:	fbb1 f9fe 	udiv	r9, r1, lr
 8001186:	fb09 f804 	mul.w	r8, r9, r4
 800118a:	e7c4      	b.n	8001116 <__udivmoddi4+0x282>

0800118c <__aeabi_idiv0>:
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop

08001190 <SELECT>:

//-----[ SPI Functions ]-----

/* slave select */
static void SELECT(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8001194:	2200      	movs	r2, #0
 8001196:	2110      	movs	r1, #16
 8001198:	4802      	ldr	r0, [pc, #8]	@ (80011a4 <SELECT+0x14>)
 800119a:	f005 f981 	bl	80064a0 <HAL_GPIO_WritePin>
}
 800119e:	bf00      	nop
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	40020000 	.word	0x40020000

080011a8 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 80011ac:	2201      	movs	r2, #1
 80011ae:	2110      	movs	r1, #16
 80011b0:	4802      	ldr	r0, [pc, #8]	@ (80011bc <DESELECT+0x14>)
 80011b2:	f005 f975 	bl	80064a0 <HAL_GPIO_WritePin>
}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40020000 	.word	0x40020000

080011c0 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	71fb      	strb	r3, [r7, #7]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80011ca:	bf00      	nop
 80011cc:	4b08      	ldr	r3, [pc, #32]	@ (80011f0 <SPI_TxByte+0x30>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	689b      	ldr	r3, [r3, #8]
 80011d2:	f003 0302 	and.w	r3, r3, #2
 80011d6:	2b02      	cmp	r3, #2
 80011d8:	d1f8      	bne.n	80011cc <SPI_TxByte+0xc>
  HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 80011da:	1df9      	adds	r1, r7, #7
 80011dc:	2364      	movs	r3, #100	@ 0x64
 80011de:	2201      	movs	r2, #1
 80011e0:	4803      	ldr	r0, [pc, #12]	@ (80011f0 <SPI_TxByte+0x30>)
 80011e2:	f008 fde4 	bl	8009dae <HAL_SPI_Transmit>
}
 80011e6:	bf00      	nop
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	20000468 	.word	0x20000468

080011f4 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	460b      	mov	r3, r1
 80011fe:	807b      	strh	r3, [r7, #2]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001200:	bf00      	nop
 8001202:	4b08      	ldr	r3, [pc, #32]	@ (8001224 <SPI_TxBuffer+0x30>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	689b      	ldr	r3, [r3, #8]
 8001208:	f003 0302 	and.w	r3, r3, #2
 800120c:	2b02      	cmp	r3, #2
 800120e:	d1f8      	bne.n	8001202 <SPI_TxBuffer+0xe>
  HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8001210:	887a      	ldrh	r2, [r7, #2]
 8001212:	2364      	movs	r3, #100	@ 0x64
 8001214:	6879      	ldr	r1, [r7, #4]
 8001216:	4803      	ldr	r0, [pc, #12]	@ (8001224 <SPI_TxBuffer+0x30>)
 8001218:	f008 fdc9 	bl	8009dae <HAL_SPI_Transmit>
}
 800121c:	bf00      	nop
 800121e:	3708      	adds	r7, #8
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	20000468 	.word	0x20000468

08001228 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 800122e:	23ff      	movs	r3, #255	@ 0xff
 8001230:	71fb      	strb	r3, [r7, #7]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001232:	bf00      	nop
 8001234:	4b09      	ldr	r3, [pc, #36]	@ (800125c <SPI_RxByte+0x34>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	689b      	ldr	r3, [r3, #8]
 800123a:	f003 0302 	and.w	r3, r3, #2
 800123e:	2b02      	cmp	r3, #2
 8001240:	d1f8      	bne.n	8001234 <SPI_RxByte+0xc>
  HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001242:	1dba      	adds	r2, r7, #6
 8001244:	1df9      	adds	r1, r7, #7
 8001246:	2364      	movs	r3, #100	@ 0x64
 8001248:	9300      	str	r3, [sp, #0]
 800124a:	2301      	movs	r3, #1
 800124c:	4803      	ldr	r0, [pc, #12]	@ (800125c <SPI_RxByte+0x34>)
 800124e:	f008 fef2 	bl	800a036 <HAL_SPI_TransmitReceive>
  return data;
 8001252:	79bb      	ldrb	r3, [r7, #6]
}
 8001254:	4618      	mov	r0, r3
 8001256:	3708      	adds	r7, #8
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	20000468 	.word	0x20000468

08001260 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 8001268:	f7ff ffde 	bl	8001228 <SPI_RxByte>
 800126c:	4603      	mov	r3, r0
 800126e:	461a      	mov	r2, r3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	701a      	strb	r2, [r3, #0]
}
 8001274:	bf00      	nop
 8001276:	3708      	adds	r7, #8
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}

0800127c <SD_ReadyWait>:

//-----[ SD Card Functions ]-----

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
  uint8_t res;
  /* timeout 500ms */
  Timer2 = 500;
 8001282:	4b0a      	ldr	r3, [pc, #40]	@ (80012ac <SD_ReadyWait+0x30>)
 8001284:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001288:	801a      	strh	r2, [r3, #0]
  /* if SD goes ready, receives 0xFF */
  do {
    res = SPI_RxByte();
 800128a:	f7ff ffcd 	bl	8001228 <SPI_RxByte>
 800128e:	4603      	mov	r3, r0
 8001290:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 8001292:	79fb      	ldrb	r3, [r7, #7]
 8001294:	2bff      	cmp	r3, #255	@ 0xff
 8001296:	d003      	beq.n	80012a0 <SD_ReadyWait+0x24>
 8001298:	4b04      	ldr	r3, [pc, #16]	@ (80012ac <SD_ReadyWait+0x30>)
 800129a:	881b      	ldrh	r3, [r3, #0]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d1f4      	bne.n	800128a <SD_ReadyWait+0xe>
  return res;
 80012a0:	79fb      	ldrb	r3, [r7, #7]
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	2000035e 	.word	0x2000035e

080012b0 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
  uint8_t args[6];
  uint32_t cnt = 0x1FFF;
 80012b6:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 80012ba:	60fb      	str	r3, [r7, #12]
  /* transmit bytes to wake up */
  DESELECT();
 80012bc:	f7ff ff74 	bl	80011a8 <DESELECT>
  for(int i = 0; i < 10; i++)
 80012c0:	2300      	movs	r3, #0
 80012c2:	60bb      	str	r3, [r7, #8]
 80012c4:	e005      	b.n	80012d2 <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 80012c6:	20ff      	movs	r0, #255	@ 0xff
 80012c8:	f7ff ff7a 	bl	80011c0 <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	3301      	adds	r3, #1
 80012d0:	60bb      	str	r3, [r7, #8]
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	2b09      	cmp	r3, #9
 80012d6:	ddf6      	ble.n	80012c6 <SD_PowerOn+0x16>
  }
  /* slave select */
  SELECT();
 80012d8:	f7ff ff5a 	bl	8001190 <SELECT>
  /* make idle state */
  args[0] = CMD0;   /* CMD0:GO_IDLE_STATE */
 80012dc:	2340      	movs	r3, #64	@ 0x40
 80012de:	703b      	strb	r3, [r7, #0]
  args[1] = 0;
 80012e0:	2300      	movs	r3, #0
 80012e2:	707b      	strb	r3, [r7, #1]
  args[2] = 0;
 80012e4:	2300      	movs	r3, #0
 80012e6:	70bb      	strb	r3, [r7, #2]
  args[3] = 0;
 80012e8:	2300      	movs	r3, #0
 80012ea:	70fb      	strb	r3, [r7, #3]
  args[4] = 0;
 80012ec:	2300      	movs	r3, #0
 80012ee:	713b      	strb	r3, [r7, #4]
  args[5] = 0x95;
 80012f0:	2395      	movs	r3, #149	@ 0x95
 80012f2:	717b      	strb	r3, [r7, #5]
  SPI_TxBuffer(args, sizeof(args));
 80012f4:	463b      	mov	r3, r7
 80012f6:	2106      	movs	r1, #6
 80012f8:	4618      	mov	r0, r3
 80012fa:	f7ff ff7b 	bl	80011f4 <SPI_TxBuffer>
  /* wait response */
  while ((SPI_RxByte() != 0x01) && cnt)
 80012fe:	e002      	b.n	8001306 <SD_PowerOn+0x56>
  {
    cnt--;
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	3b01      	subs	r3, #1
 8001304:	60fb      	str	r3, [r7, #12]
  while ((SPI_RxByte() != 0x01) && cnt)
 8001306:	f7ff ff8f 	bl	8001228 <SPI_RxByte>
 800130a:	4603      	mov	r3, r0
 800130c:	2b01      	cmp	r3, #1
 800130e:	d002      	beq.n	8001316 <SD_PowerOn+0x66>
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d1f4      	bne.n	8001300 <SD_PowerOn+0x50>
  }
  DESELECT();
 8001316:	f7ff ff47 	bl	80011a8 <DESELECT>
  SPI_TxByte(0XFF);
 800131a:	20ff      	movs	r0, #255	@ 0xff
 800131c:	f7ff ff50 	bl	80011c0 <SPI_TxByte>
  PowerFlag = 1;
 8001320:	4b03      	ldr	r3, [pc, #12]	@ (8001330 <SD_PowerOn+0x80>)
 8001322:	2201      	movs	r2, #1
 8001324:	701a      	strb	r2, [r3, #0]
}
 8001326:	bf00      	nop
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	20000361 	.word	0x20000361

08001334 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8001338:	4b03      	ldr	r3, [pc, #12]	@ (8001348 <SD_PowerOff+0x14>)
 800133a:	2200      	movs	r2, #0
 800133c:	701a      	strb	r2, [r3, #0]
}
 800133e:	bf00      	nop
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr
 8001348:	20000361 	.word	0x20000361

0800134c <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  return PowerFlag;
 8001350:	4b03      	ldr	r3, [pc, #12]	@ (8001360 <SD_CheckPower+0x14>)
 8001352:	781b      	ldrb	r3, [r3, #0]
}
 8001354:	4618      	mov	r0, r3
 8001356:	46bd      	mov	sp, r7
 8001358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135c:	4770      	bx	lr
 800135e:	bf00      	nop
 8001360:	20000361 	.word	0x20000361

08001364 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
 800136c:	6039      	str	r1, [r7, #0]
  uint8_t token;
  /* timeout 200ms */
  Timer1 = 200;
 800136e:	4b13      	ldr	r3, [pc, #76]	@ (80013bc <SD_RxDataBlock+0x58>)
 8001370:	22c8      	movs	r2, #200	@ 0xc8
 8001372:	801a      	strh	r2, [r3, #0]
  /* loop until receive a response or timeout */
  do {
    token = SPI_RxByte();
 8001374:	f7ff ff58 	bl	8001228 <SPI_RxByte>
 8001378:	4603      	mov	r3, r0
 800137a:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 800137c:	7bfb      	ldrb	r3, [r7, #15]
 800137e:	2bff      	cmp	r3, #255	@ 0xff
 8001380:	d103      	bne.n	800138a <SD_RxDataBlock+0x26>
 8001382:	4b0e      	ldr	r3, [pc, #56]	@ (80013bc <SD_RxDataBlock+0x58>)
 8001384:	881b      	ldrh	r3, [r3, #0]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d1f4      	bne.n	8001374 <SD_RxDataBlock+0x10>
  /* invalid response */
  if(token != 0xFE) return FALSE;
 800138a:	7bfb      	ldrb	r3, [r7, #15]
 800138c:	2bfe      	cmp	r3, #254	@ 0xfe
 800138e:	d001      	beq.n	8001394 <SD_RxDataBlock+0x30>
 8001390:	2300      	movs	r3, #0
 8001392:	e00f      	b.n	80013b4 <SD_RxDataBlock+0x50>
  /* receive data */
  do {
    SPI_RxBytePtr(buff++);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	1c5a      	adds	r2, r3, #1
 8001398:	607a      	str	r2, [r7, #4]
 800139a:	4618      	mov	r0, r3
 800139c:	f7ff ff60 	bl	8001260 <SPI_RxBytePtr>
  } while(len--);
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	1e5a      	subs	r2, r3, #1
 80013a4:	603a      	str	r2, [r7, #0]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d1f4      	bne.n	8001394 <SD_RxDataBlock+0x30>
  /* discard CRC */
  SPI_RxByte();
 80013aa:	f7ff ff3d 	bl	8001228 <SPI_RxByte>
  SPI_RxByte();
 80013ae:	f7ff ff3b 	bl	8001228 <SPI_RxByte>
  return TRUE;
 80013b2:	2301      	movs	r3, #1
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	3710      	adds	r7, #16
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	2000035c 	.word	0x2000035c

080013c0 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b084      	sub	sp, #16
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
 80013c8:	460b      	mov	r3, r1
 80013ca:	70fb      	strb	r3, [r7, #3]
  uint8_t resp;
  uint8_t i = 0;
 80013cc:	2300      	movs	r3, #0
 80013ce:	73bb      	strb	r3, [r7, #14]
  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF) return FALSE;
 80013d0:	f7ff ff54 	bl	800127c <SD_ReadyWait>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2bff      	cmp	r3, #255	@ 0xff
 80013d8:	d001      	beq.n	80013de <SD_TxDataBlock+0x1e>
 80013da:	2300      	movs	r3, #0
 80013dc:	e02f      	b.n	800143e <SD_TxDataBlock+0x7e>
  /* transmit token */
  SPI_TxByte(token);
 80013de:	78fb      	ldrb	r3, [r7, #3]
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff feed 	bl	80011c0 <SPI_TxByte>
  /* if it's not STOP token, transmit data */
  if (token != 0xFD)
 80013e6:	78fb      	ldrb	r3, [r7, #3]
 80013e8:	2bfd      	cmp	r3, #253	@ 0xfd
 80013ea:	d020      	beq.n	800142e <SD_TxDataBlock+0x6e>
  {
    SPI_TxBuffer((uint8_t*)buff, 512);
 80013ec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	f7ff feff 	bl	80011f4 <SPI_TxBuffer>
    /* discard CRC */
    SPI_RxByte();
 80013f6:	f7ff ff17 	bl	8001228 <SPI_RxByte>
    SPI_RxByte();
 80013fa:	f7ff ff15 	bl	8001228 <SPI_RxByte>
    /* receive response */
    while (i <= 64)
 80013fe:	e00b      	b.n	8001418 <SD_TxDataBlock+0x58>
    {
      resp = SPI_RxByte();
 8001400:	f7ff ff12 	bl	8001228 <SPI_RxByte>
 8001404:	4603      	mov	r3, r0
 8001406:	73fb      	strb	r3, [r7, #15]
      /* transmit 0x05 accepted */
      if ((resp & 0x1F) == 0x05) break;
 8001408:	7bfb      	ldrb	r3, [r7, #15]
 800140a:	f003 031f 	and.w	r3, r3, #31
 800140e:	2b05      	cmp	r3, #5
 8001410:	d006      	beq.n	8001420 <SD_TxDataBlock+0x60>
      i++;
 8001412:	7bbb      	ldrb	r3, [r7, #14]
 8001414:	3301      	adds	r3, #1
 8001416:	73bb      	strb	r3, [r7, #14]
    while (i <= 64)
 8001418:	7bbb      	ldrb	r3, [r7, #14]
 800141a:	2b40      	cmp	r3, #64	@ 0x40
 800141c:	d9f0      	bls.n	8001400 <SD_TxDataBlock+0x40>
 800141e:	e000      	b.n	8001422 <SD_TxDataBlock+0x62>
      if ((resp & 0x1F) == 0x05) break;
 8001420:	bf00      	nop
    }
    /* recv buffer clear */
    while (SPI_RxByte() == 0);
 8001422:	bf00      	nop
 8001424:	f7ff ff00 	bl	8001228 <SPI_RxByte>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d0fa      	beq.n	8001424 <SD_TxDataBlock+0x64>
  }
  /* transmit 0x05 accepted */
  if ((resp & 0x1F) == 0x05) return TRUE;
 800142e:	7bfb      	ldrb	r3, [r7, #15]
 8001430:	f003 031f 	and.w	r3, r3, #31
 8001434:	2b05      	cmp	r3, #5
 8001436:	d101      	bne.n	800143c <SD_TxDataBlock+0x7c>
 8001438:	2301      	movs	r3, #1
 800143a:	e000      	b.n	800143e <SD_TxDataBlock+0x7e>

  return FALSE;
 800143c:	2300      	movs	r3, #0
}
 800143e:	4618      	mov	r0, r3
 8001440:	3710      	adds	r7, #16
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}

08001446 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8001446:	b580      	push	{r7, lr}
 8001448:	b084      	sub	sp, #16
 800144a:	af00      	add	r7, sp, #0
 800144c:	4603      	mov	r3, r0
 800144e:	6039      	str	r1, [r7, #0]
 8001450:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;
  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF) return 0xFF;
 8001452:	f7ff ff13 	bl	800127c <SD_ReadyWait>
 8001456:	4603      	mov	r3, r0
 8001458:	2bff      	cmp	r3, #255	@ 0xff
 800145a:	d001      	beq.n	8001460 <SD_SendCmd+0x1a>
 800145c:	23ff      	movs	r3, #255	@ 0xff
 800145e:	e042      	b.n	80014e6 <SD_SendCmd+0xa0>
  /* transmit command */
  SPI_TxByte(cmd);          /* Command */
 8001460:	79fb      	ldrb	r3, [r7, #7]
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff feac 	bl	80011c0 <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 24));   /* Argument[31..24] */
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	0e1b      	lsrs	r3, r3, #24
 800146c:	b2db      	uxtb	r3, r3
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff fea6 	bl	80011c0 <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 16));   /* Argument[23..16] */
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	0c1b      	lsrs	r3, r3, #16
 8001478:	b2db      	uxtb	r3, r3
 800147a:	4618      	mov	r0, r3
 800147c:	f7ff fea0 	bl	80011c0 <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 8));  /* Argument[15..8] */
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	0a1b      	lsrs	r3, r3, #8
 8001484:	b2db      	uxtb	r3, r3
 8001486:	4618      	mov	r0, r3
 8001488:	f7ff fe9a 	bl	80011c0 <SPI_TxByte>
  SPI_TxByte((uint8_t)arg);       /* Argument[7..0] */
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	b2db      	uxtb	r3, r3
 8001490:	4618      	mov	r0, r3
 8001492:	f7ff fe95 	bl	80011c0 <SPI_TxByte>
  /* prepare CRC */
  if(cmd == CMD0) crc = 0x95; /* CRC for CMD0(0) */
 8001496:	79fb      	ldrb	r3, [r7, #7]
 8001498:	2b40      	cmp	r3, #64	@ 0x40
 800149a:	d102      	bne.n	80014a2 <SD_SendCmd+0x5c>
 800149c:	2395      	movs	r3, #149	@ 0x95
 800149e:	73fb      	strb	r3, [r7, #15]
 80014a0:	e007      	b.n	80014b2 <SD_SendCmd+0x6c>
  else if(cmd == CMD8) crc = 0x87;  /* CRC for CMD8(0x1AA) */
 80014a2:	79fb      	ldrb	r3, [r7, #7]
 80014a4:	2b48      	cmp	r3, #72	@ 0x48
 80014a6:	d102      	bne.n	80014ae <SD_SendCmd+0x68>
 80014a8:	2387      	movs	r3, #135	@ 0x87
 80014aa:	73fb      	strb	r3, [r7, #15]
 80014ac:	e001      	b.n	80014b2 <SD_SendCmd+0x6c>
  else crc = 1;
 80014ae:	2301      	movs	r3, #1
 80014b0:	73fb      	strb	r3, [r7, #15]
  /* transmit CRC */
  SPI_TxByte(crc);
 80014b2:	7bfb      	ldrb	r3, [r7, #15]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff fe83 	bl	80011c0 <SPI_TxByte>
  /* Skip a stuff byte when STOP_TRANSMISSION */
  if (cmd == CMD12) SPI_RxByte();
 80014ba:	79fb      	ldrb	r3, [r7, #7]
 80014bc:	2b4c      	cmp	r3, #76	@ 0x4c
 80014be:	d101      	bne.n	80014c4 <SD_SendCmd+0x7e>
 80014c0:	f7ff feb2 	bl	8001228 <SPI_RxByte>
  /* receive response */
  uint8_t n = 10;
 80014c4:	230a      	movs	r3, #10
 80014c6:	73bb      	strb	r3, [r7, #14]
  do {
    res = SPI_RxByte();
 80014c8:	f7ff feae 	bl	8001228 <SPI_RxByte>
 80014cc:	4603      	mov	r3, r0
 80014ce:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 80014d0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	da05      	bge.n	80014e4 <SD_SendCmd+0x9e>
 80014d8:	7bbb      	ldrb	r3, [r7, #14]
 80014da:	3b01      	subs	r3, #1
 80014dc:	73bb      	strb	r3, [r7, #14]
 80014de:	7bbb      	ldrb	r3, [r7, #14]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d1f1      	bne.n	80014c8 <SD_SendCmd+0x82>

  return res;
 80014e4:	7b7b      	ldrb	r3, [r7, #13]
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3710      	adds	r7, #16
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
	...

080014f0 <SD_disk_initialize>:

//-----[ user_diskio.c Functions ]-----

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 80014f0:	b590      	push	{r4, r7, lr}
 80014f2:	b085      	sub	sp, #20
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	4603      	mov	r3, r0
 80014f8:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];
  /* single drive, drv should be 0 */
  if(drv) return STA_NOINIT;
 80014fa:	79fb      	ldrb	r3, [r7, #7]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <SD_disk_initialize+0x14>
 8001500:	2301      	movs	r3, #1
 8001502:	e0d1      	b.n	80016a8 <SD_disk_initialize+0x1b8>
  /* no disk */
  if(Stat & STA_NODISK) return Stat;
 8001504:	4b6a      	ldr	r3, [pc, #424]	@ (80016b0 <SD_disk_initialize+0x1c0>)
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	b2db      	uxtb	r3, r3
 800150a:	f003 0302 	and.w	r3, r3, #2
 800150e:	2b00      	cmp	r3, #0
 8001510:	d003      	beq.n	800151a <SD_disk_initialize+0x2a>
 8001512:	4b67      	ldr	r3, [pc, #412]	@ (80016b0 <SD_disk_initialize+0x1c0>)
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	b2db      	uxtb	r3, r3
 8001518:	e0c6      	b.n	80016a8 <SD_disk_initialize+0x1b8>
  /* power on */
  SD_PowerOn();
 800151a:	f7ff fec9 	bl	80012b0 <SD_PowerOn>
  /* slave select */
  SELECT();
 800151e:	f7ff fe37 	bl	8001190 <SELECT>
  /* check disk type */
  type = 0;
 8001522:	2300      	movs	r3, #0
 8001524:	73bb      	strb	r3, [r7, #14]
  /* send GO_IDLE_STATE command */
  if (SD_SendCmd(CMD0, 0) == 1)
 8001526:	2100      	movs	r1, #0
 8001528:	2040      	movs	r0, #64	@ 0x40
 800152a:	f7ff ff8c 	bl	8001446 <SD_SendCmd>
 800152e:	4603      	mov	r3, r0
 8001530:	2b01      	cmp	r3, #1
 8001532:	f040 80a1 	bne.w	8001678 <SD_disk_initialize+0x188>
  {
    /* timeout 1 sec */
    Timer1 = 1000;
 8001536:	4b5f      	ldr	r3, [pc, #380]	@ (80016b4 <SD_disk_initialize+0x1c4>)
 8001538:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800153c:	801a      	strh	r2, [r3, #0]
    /* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
    if (SD_SendCmd(CMD8, 0x1AA) == 1)
 800153e:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8001542:	2048      	movs	r0, #72	@ 0x48
 8001544:	f7ff ff7f 	bl	8001446 <SD_SendCmd>
 8001548:	4603      	mov	r3, r0
 800154a:	2b01      	cmp	r3, #1
 800154c:	d155      	bne.n	80015fa <SD_disk_initialize+0x10a>
    {
      /* operation condition register */
      for (n = 0; n < 4; n++)
 800154e:	2300      	movs	r3, #0
 8001550:	73fb      	strb	r3, [r7, #15]
 8001552:	e00c      	b.n	800156e <SD_disk_initialize+0x7e>
      {
        ocr[n] = SPI_RxByte();
 8001554:	7bfc      	ldrb	r4, [r7, #15]
 8001556:	f7ff fe67 	bl	8001228 <SPI_RxByte>
 800155a:	4603      	mov	r3, r0
 800155c:	461a      	mov	r2, r3
 800155e:	f104 0310 	add.w	r3, r4, #16
 8001562:	443b      	add	r3, r7
 8001564:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 8001568:	7bfb      	ldrb	r3, [r7, #15]
 800156a:	3301      	adds	r3, #1
 800156c:	73fb      	strb	r3, [r7, #15]
 800156e:	7bfb      	ldrb	r3, [r7, #15]
 8001570:	2b03      	cmp	r3, #3
 8001572:	d9ef      	bls.n	8001554 <SD_disk_initialize+0x64>
      }
      /* voltage range 2.7-3.6V */
      if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8001574:	7abb      	ldrb	r3, [r7, #10]
 8001576:	2b01      	cmp	r3, #1
 8001578:	d17e      	bne.n	8001678 <SD_disk_initialize+0x188>
 800157a:	7afb      	ldrb	r3, [r7, #11]
 800157c:	2baa      	cmp	r3, #170	@ 0xaa
 800157e:	d17b      	bne.n	8001678 <SD_disk_initialize+0x188>
      {
        /* ACMD41 with HCS bit */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8001580:	2100      	movs	r1, #0
 8001582:	2077      	movs	r0, #119	@ 0x77
 8001584:	f7ff ff5f 	bl	8001446 <SD_SendCmd>
 8001588:	4603      	mov	r3, r0
 800158a:	2b01      	cmp	r3, #1
 800158c:	d807      	bhi.n	800159e <SD_disk_initialize+0xae>
 800158e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001592:	2069      	movs	r0, #105	@ 0x69
 8001594:	f7ff ff57 	bl	8001446 <SD_SendCmd>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d004      	beq.n	80015a8 <SD_disk_initialize+0xb8>
        } while (Timer1);
 800159e:	4b45      	ldr	r3, [pc, #276]	@ (80016b4 <SD_disk_initialize+0x1c4>)
 80015a0:	881b      	ldrh	r3, [r3, #0]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d1ec      	bne.n	8001580 <SD_disk_initialize+0x90>
 80015a6:	e000      	b.n	80015aa <SD_disk_initialize+0xba>
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80015a8:	bf00      	nop

        /* READ_OCR */
        if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 80015aa:	4b42      	ldr	r3, [pc, #264]	@ (80016b4 <SD_disk_initialize+0x1c4>)
 80015ac:	881b      	ldrh	r3, [r3, #0]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d062      	beq.n	8001678 <SD_disk_initialize+0x188>
 80015b2:	2100      	movs	r1, #0
 80015b4:	207a      	movs	r0, #122	@ 0x7a
 80015b6:	f7ff ff46 	bl	8001446 <SD_SendCmd>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d15b      	bne.n	8001678 <SD_disk_initialize+0x188>
        {
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 80015c0:	2300      	movs	r3, #0
 80015c2:	73fb      	strb	r3, [r7, #15]
 80015c4:	e00c      	b.n	80015e0 <SD_disk_initialize+0xf0>
          {
            ocr[n] = SPI_RxByte();
 80015c6:	7bfc      	ldrb	r4, [r7, #15]
 80015c8:	f7ff fe2e 	bl	8001228 <SPI_RxByte>
 80015cc:	4603      	mov	r3, r0
 80015ce:	461a      	mov	r2, r3
 80015d0:	f104 0310 	add.w	r3, r4, #16
 80015d4:	443b      	add	r3, r7
 80015d6:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 80015da:	7bfb      	ldrb	r3, [r7, #15]
 80015dc:	3301      	adds	r3, #1
 80015de:	73fb      	strb	r3, [r7, #15]
 80015e0:	7bfb      	ldrb	r3, [r7, #15]
 80015e2:	2b03      	cmp	r3, #3
 80015e4:	d9ef      	bls.n	80015c6 <SD_disk_initialize+0xd6>
          }

          /* SDv2 (HC or SC) */
          type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 80015e6:	7a3b      	ldrb	r3, [r7, #8]
 80015e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d001      	beq.n	80015f4 <SD_disk_initialize+0x104>
 80015f0:	230c      	movs	r3, #12
 80015f2:	e000      	b.n	80015f6 <SD_disk_initialize+0x106>
 80015f4:	2304      	movs	r3, #4
 80015f6:	73bb      	strb	r3, [r7, #14]
 80015f8:	e03e      	b.n	8001678 <SD_disk_initialize+0x188>
      }
    }
    else
    {
      /* SDC V1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 80015fa:	2100      	movs	r1, #0
 80015fc:	2077      	movs	r0, #119	@ 0x77
 80015fe:	f7ff ff22 	bl	8001446 <SD_SendCmd>
 8001602:	4603      	mov	r3, r0
 8001604:	2b01      	cmp	r3, #1
 8001606:	d808      	bhi.n	800161a <SD_disk_initialize+0x12a>
 8001608:	2100      	movs	r1, #0
 800160a:	2069      	movs	r0, #105	@ 0x69
 800160c:	f7ff ff1b 	bl	8001446 <SD_SendCmd>
 8001610:	4603      	mov	r3, r0
 8001612:	2b01      	cmp	r3, #1
 8001614:	d801      	bhi.n	800161a <SD_disk_initialize+0x12a>
 8001616:	2302      	movs	r3, #2
 8001618:	e000      	b.n	800161c <SD_disk_initialize+0x12c>
 800161a:	2301      	movs	r3, #1
 800161c:	73bb      	strb	r3, [r7, #14]
      do
      {
        if (type == CT_SD1)
 800161e:	7bbb      	ldrb	r3, [r7, #14]
 8001620:	2b02      	cmp	r3, #2
 8001622:	d10e      	bne.n	8001642 <SD_disk_initialize+0x152>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8001624:	2100      	movs	r1, #0
 8001626:	2077      	movs	r0, #119	@ 0x77
 8001628:	f7ff ff0d 	bl	8001446 <SD_SendCmd>
 800162c:	4603      	mov	r3, r0
 800162e:	2b01      	cmp	r3, #1
 8001630:	d80e      	bhi.n	8001650 <SD_disk_initialize+0x160>
 8001632:	2100      	movs	r1, #0
 8001634:	2069      	movs	r0, #105	@ 0x69
 8001636:	f7ff ff06 	bl	8001446 <SD_SendCmd>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d107      	bne.n	8001650 <SD_disk_initialize+0x160>
 8001640:	e00c      	b.n	800165c <SD_disk_initialize+0x16c>
        }
        else
        {
          if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8001642:	2100      	movs	r1, #0
 8001644:	2041      	movs	r0, #65	@ 0x41
 8001646:	f7ff fefe 	bl	8001446 <SD_SendCmd>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d004      	beq.n	800165a <SD_disk_initialize+0x16a>
        }
      } while (Timer1);
 8001650:	4b18      	ldr	r3, [pc, #96]	@ (80016b4 <SD_disk_initialize+0x1c4>)
 8001652:	881b      	ldrh	r3, [r3, #0]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d1e2      	bne.n	800161e <SD_disk_initialize+0x12e>
 8001658:	e000      	b.n	800165c <SD_disk_initialize+0x16c>
          if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 800165a:	bf00      	nop
      /* SET_BLOCKLEN */
      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 800165c:	4b15      	ldr	r3, [pc, #84]	@ (80016b4 <SD_disk_initialize+0x1c4>)
 800165e:	881b      	ldrh	r3, [r3, #0]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d007      	beq.n	8001674 <SD_disk_initialize+0x184>
 8001664:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001668:	2050      	movs	r0, #80	@ 0x50
 800166a:	f7ff feec 	bl	8001446 <SD_SendCmd>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <SD_disk_initialize+0x188>
 8001674:	2300      	movs	r3, #0
 8001676:	73bb      	strb	r3, [r7, #14]
    }
  }
  CardType = type;
 8001678:	4a0f      	ldr	r2, [pc, #60]	@ (80016b8 <SD_disk_initialize+0x1c8>)
 800167a:	7bbb      	ldrb	r3, [r7, #14]
 800167c:	7013      	strb	r3, [r2, #0]
  /* Idle */
  DESELECT();
 800167e:	f7ff fd93 	bl	80011a8 <DESELECT>
  SPI_RxByte();
 8001682:	f7ff fdd1 	bl	8001228 <SPI_RxByte>
  /* Clear STA_NOINIT */
  if (type)
 8001686:	7bbb      	ldrb	r3, [r7, #14]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d008      	beq.n	800169e <SD_disk_initialize+0x1ae>
  {
    Stat &= ~STA_NOINIT;
 800168c:	4b08      	ldr	r3, [pc, #32]	@ (80016b0 <SD_disk_initialize+0x1c0>)
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	b2db      	uxtb	r3, r3
 8001692:	f023 0301 	bic.w	r3, r3, #1
 8001696:	b2da      	uxtb	r2, r3
 8001698:	4b05      	ldr	r3, [pc, #20]	@ (80016b0 <SD_disk_initialize+0x1c0>)
 800169a:	701a      	strb	r2, [r3, #0]
 800169c:	e001      	b.n	80016a2 <SD_disk_initialize+0x1b2>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 800169e:	f7ff fe49 	bl	8001334 <SD_PowerOff>
  }
  return Stat;
 80016a2:	4b03      	ldr	r3, [pc, #12]	@ (80016b0 <SD_disk_initialize+0x1c0>)
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	b2db      	uxtb	r3, r3
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	3714      	adds	r7, #20
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd90      	pop	{r4, r7, pc}
 80016b0:	20000000 	.word	0x20000000
 80016b4:	2000035c 	.word	0x2000035c
 80016b8:	20000360 	.word	0x20000360

080016bc <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	4603      	mov	r3, r0
 80016c4:	71fb      	strb	r3, [r7, #7]
  if (drv) return STA_NOINIT;
 80016c6:	79fb      	ldrb	r3, [r7, #7]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <SD_disk_status+0x14>
 80016cc:	2301      	movs	r3, #1
 80016ce:	e002      	b.n	80016d6 <SD_disk_status+0x1a>
  return Stat;
 80016d0:	4b04      	ldr	r3, [pc, #16]	@ (80016e4 <SD_disk_status+0x28>)
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	b2db      	uxtb	r3, r3
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	20000000 	.word	0x20000000

080016e8 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b084      	sub	sp, #16
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	60b9      	str	r1, [r7, #8]
 80016f0:	607a      	str	r2, [r7, #4]
 80016f2:	603b      	str	r3, [r7, #0]
 80016f4:	4603      	mov	r3, r0
 80016f6:	73fb      	strb	r3, [r7, #15]
  /* pdrv should be 0 */
  if (pdrv || !count) return RES_PARERR;
 80016f8:	7bfb      	ldrb	r3, [r7, #15]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d102      	bne.n	8001704 <SD_disk_read+0x1c>
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d101      	bne.n	8001708 <SD_disk_read+0x20>
 8001704:	2304      	movs	r3, #4
 8001706:	e051      	b.n	80017ac <SD_disk_read+0xc4>

  /* no disk */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001708:	4b2a      	ldr	r3, [pc, #168]	@ (80017b4 <SD_disk_read+0xcc>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	b2db      	uxtb	r3, r3
 800170e:	f003 0301 	and.w	r3, r3, #1
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <SD_disk_read+0x32>
 8001716:	2303      	movs	r3, #3
 8001718:	e048      	b.n	80017ac <SD_disk_read+0xc4>

  /* convert to byte address */
  if (!(CardType & CT_SD2)) sector *= 512;
 800171a:	4b27      	ldr	r3, [pc, #156]	@ (80017b8 <SD_disk_read+0xd0>)
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	f003 0304 	and.w	r3, r3, #4
 8001722:	2b00      	cmp	r3, #0
 8001724:	d102      	bne.n	800172c <SD_disk_read+0x44>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	025b      	lsls	r3, r3, #9
 800172a:	607b      	str	r3, [r7, #4]

  SELECT();
 800172c:	f7ff fd30 	bl	8001190 <SELECT>

  if (count == 1)
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	2b01      	cmp	r3, #1
 8001734:	d111      	bne.n	800175a <SD_disk_read+0x72>
  {
    /* READ_SINGLE_BLOCK */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8001736:	6879      	ldr	r1, [r7, #4]
 8001738:	2051      	movs	r0, #81	@ 0x51
 800173a:	f7ff fe84 	bl	8001446 <SD_SendCmd>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d129      	bne.n	8001798 <SD_disk_read+0xb0>
 8001744:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001748:	68b8      	ldr	r0, [r7, #8]
 800174a:	f7ff fe0b 	bl	8001364 <SD_RxDataBlock>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d021      	beq.n	8001798 <SD_disk_read+0xb0>
 8001754:	2300      	movs	r3, #0
 8001756:	603b      	str	r3, [r7, #0]
 8001758:	e01e      	b.n	8001798 <SD_disk_read+0xb0>
  }
  else
  {
    /* READ_MULTIPLE_BLOCK */
    if (SD_SendCmd(CMD18, sector) == 0)
 800175a:	6879      	ldr	r1, [r7, #4]
 800175c:	2052      	movs	r0, #82	@ 0x52
 800175e:	f7ff fe72 	bl	8001446 <SD_SendCmd>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d117      	bne.n	8001798 <SD_disk_read+0xb0>
    {
      do {
        if (!SD_RxDataBlock(buff, 512)) break;
 8001768:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800176c:	68b8      	ldr	r0, [r7, #8]
 800176e:	f7ff fdf9 	bl	8001364 <SD_RxDataBlock>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d00a      	beq.n	800178e <SD_disk_read+0xa6>
        buff += 512;
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800177e:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	3b01      	subs	r3, #1
 8001784:	603b      	str	r3, [r7, #0]
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d1ed      	bne.n	8001768 <SD_disk_read+0x80>
 800178c:	e000      	b.n	8001790 <SD_disk_read+0xa8>
        if (!SD_RxDataBlock(buff, 512)) break;
 800178e:	bf00      	nop

      /* STOP_TRANSMISSION */
      SD_SendCmd(CMD12, 0);
 8001790:	2100      	movs	r1, #0
 8001792:	204c      	movs	r0, #76	@ 0x4c
 8001794:	f7ff fe57 	bl	8001446 <SD_SendCmd>
    }
  }

  /* Idle */
  DESELECT();
 8001798:	f7ff fd06 	bl	80011a8 <DESELECT>
  SPI_RxByte();
 800179c:	f7ff fd44 	bl	8001228 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	bf14      	ite	ne
 80017a6:	2301      	movne	r3, #1
 80017a8:	2300      	moveq	r3, #0
 80017aa:	b2db      	uxtb	r3, r3
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3710      	adds	r7, #16
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	20000000 	.word	0x20000000
 80017b8:	20000360 	.word	0x20000360

080017bc <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	60b9      	str	r1, [r7, #8]
 80017c4:	607a      	str	r2, [r7, #4]
 80017c6:	603b      	str	r3, [r7, #0]
 80017c8:	4603      	mov	r3, r0
 80017ca:	73fb      	strb	r3, [r7, #15]
  /* pdrv should be 0 */
  if (pdrv || !count) return RES_PARERR;
 80017cc:	7bfb      	ldrb	r3, [r7, #15]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d102      	bne.n	80017d8 <SD_disk_write+0x1c>
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d101      	bne.n	80017dc <SD_disk_write+0x20>
 80017d8:	2304      	movs	r3, #4
 80017da:	e06b      	b.n	80018b4 <SD_disk_write+0xf8>

  /* no disk */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80017dc:	4b37      	ldr	r3, [pc, #220]	@ (80018bc <SD_disk_write+0x100>)
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	f003 0301 	and.w	r3, r3, #1
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <SD_disk_write+0x32>
 80017ea:	2303      	movs	r3, #3
 80017ec:	e062      	b.n	80018b4 <SD_disk_write+0xf8>

  /* write protection */
  if (Stat & STA_PROTECT) return RES_WRPRT;
 80017ee:	4b33      	ldr	r3, [pc, #204]	@ (80018bc <SD_disk_write+0x100>)
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	f003 0304 	and.w	r3, r3, #4
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <SD_disk_write+0x44>
 80017fc:	2302      	movs	r3, #2
 80017fe:	e059      	b.n	80018b4 <SD_disk_write+0xf8>

  /* convert to byte address */
  if (!(CardType & CT_SD2)) sector *= 512;
 8001800:	4b2f      	ldr	r3, [pc, #188]	@ (80018c0 <SD_disk_write+0x104>)
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	f003 0304 	and.w	r3, r3, #4
 8001808:	2b00      	cmp	r3, #0
 800180a:	d102      	bne.n	8001812 <SD_disk_write+0x56>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	025b      	lsls	r3, r3, #9
 8001810:	607b      	str	r3, [r7, #4]

  SELECT();
 8001812:	f7ff fcbd 	bl	8001190 <SELECT>

  if (count == 1)
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	2b01      	cmp	r3, #1
 800181a:	d110      	bne.n	800183e <SD_disk_write+0x82>
  {
    /* WRITE_BLOCK */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 800181c:	6879      	ldr	r1, [r7, #4]
 800181e:	2058      	movs	r0, #88	@ 0x58
 8001820:	f7ff fe11 	bl	8001446 <SD_SendCmd>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d13a      	bne.n	80018a0 <SD_disk_write+0xe4>
 800182a:	21fe      	movs	r1, #254	@ 0xfe
 800182c:	68b8      	ldr	r0, [r7, #8]
 800182e:	f7ff fdc7 	bl	80013c0 <SD_TxDataBlock>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d033      	beq.n	80018a0 <SD_disk_write+0xe4>
      count = 0;
 8001838:	2300      	movs	r3, #0
 800183a:	603b      	str	r3, [r7, #0]
 800183c:	e030      	b.n	80018a0 <SD_disk_write+0xe4>
  }
  else
  {
    /* WRITE_MULTIPLE_BLOCK */
    if (CardType & CT_SD1)
 800183e:	4b20      	ldr	r3, [pc, #128]	@ (80018c0 <SD_disk_write+0x104>)
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	f003 0302 	and.w	r3, r3, #2
 8001846:	2b00      	cmp	r3, #0
 8001848:	d007      	beq.n	800185a <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 800184a:	2100      	movs	r1, #0
 800184c:	2077      	movs	r0, #119	@ 0x77
 800184e:	f7ff fdfa 	bl	8001446 <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 8001852:	6839      	ldr	r1, [r7, #0]
 8001854:	2057      	movs	r0, #87	@ 0x57
 8001856:	f7ff fdf6 	bl	8001446 <SD_SendCmd>
    }

    if (SD_SendCmd(CMD25, sector) == 0)
 800185a:	6879      	ldr	r1, [r7, #4]
 800185c:	2059      	movs	r0, #89	@ 0x59
 800185e:	f7ff fdf2 	bl	8001446 <SD_SendCmd>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d11b      	bne.n	80018a0 <SD_disk_write+0xe4>
    {
      do {
        if(!SD_TxDataBlock(buff, 0xFC)) break;
 8001868:	21fc      	movs	r1, #252	@ 0xfc
 800186a:	68b8      	ldr	r0, [r7, #8]
 800186c:	f7ff fda8 	bl	80013c0 <SD_TxDataBlock>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d00a      	beq.n	800188c <SD_disk_write+0xd0>
        buff += 512;
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800187c:	60bb      	str	r3, [r7, #8]
      } while (--count);
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	3b01      	subs	r3, #1
 8001882:	603b      	str	r3, [r7, #0]
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d1ee      	bne.n	8001868 <SD_disk_write+0xac>
 800188a:	e000      	b.n	800188e <SD_disk_write+0xd2>
        if(!SD_TxDataBlock(buff, 0xFC)) break;
 800188c:	bf00      	nop

      /* STOP_TRAN token */
      if(!SD_TxDataBlock(0, 0xFD))
 800188e:	21fd      	movs	r1, #253	@ 0xfd
 8001890:	2000      	movs	r0, #0
 8001892:	f7ff fd95 	bl	80013c0 <SD_TxDataBlock>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d101      	bne.n	80018a0 <SD_disk_write+0xe4>
      {
        count = 1;
 800189c:	2301      	movs	r3, #1
 800189e:	603b      	str	r3, [r7, #0]
      }
    }
  }

  /* Idle */
  DESELECT();
 80018a0:	f7ff fc82 	bl	80011a8 <DESELECT>
  SPI_RxByte();
 80018a4:	f7ff fcc0 	bl	8001228 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	bf14      	ite	ne
 80018ae:	2301      	movne	r3, #1
 80018b0:	2300      	moveq	r3, #0
 80018b2:	b2db      	uxtb	r3, r3
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3710      	adds	r7, #16
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	20000000 	.word	0x20000000
 80018c0:	20000360 	.word	0x20000360

080018c4 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 80018c4:	b590      	push	{r4, r7, lr}
 80018c6:	b08b      	sub	sp, #44	@ 0x2c
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	4603      	mov	r3, r0
 80018cc:	603a      	str	r2, [r7, #0]
 80018ce:	71fb      	strb	r3, [r7, #7]
 80018d0:	460b      	mov	r3, r1
 80018d2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  uint8_t n, csd[16], *ptr = buff;
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	623b      	str	r3, [r7, #32]
  WORD csize;

  /* pdrv should be 0 */
  if (drv) return RES_PARERR;
 80018d8:	79fb      	ldrb	r3, [r7, #7]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <SD_disk_ioctl+0x1e>
 80018de:	2304      	movs	r3, #4
 80018e0:	e113      	b.n	8001b0a <SD_disk_ioctl+0x246>
  res = RES_ERROR;
 80018e2:	2301      	movs	r3, #1
 80018e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (ctrl == CTRL_POWER)
 80018e8:	79bb      	ldrb	r3, [r7, #6]
 80018ea:	2b05      	cmp	r3, #5
 80018ec:	d124      	bne.n	8001938 <SD_disk_ioctl+0x74>
  {
    switch (*ptr)
 80018ee:	6a3b      	ldr	r3, [r7, #32]
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d012      	beq.n	800191c <SD_disk_ioctl+0x58>
 80018f6:	2b02      	cmp	r3, #2
 80018f8:	dc1a      	bgt.n	8001930 <SD_disk_ioctl+0x6c>
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d002      	beq.n	8001904 <SD_disk_ioctl+0x40>
 80018fe:	2b01      	cmp	r3, #1
 8001900:	d006      	beq.n	8001910 <SD_disk_ioctl+0x4c>
 8001902:	e015      	b.n	8001930 <SD_disk_ioctl+0x6c>
    {
    case 0:
      SD_PowerOff();    /* Power Off */
 8001904:	f7ff fd16 	bl	8001334 <SD_PowerOff>
      res = RES_OK;
 8001908:	2300      	movs	r3, #0
 800190a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800190e:	e0fa      	b.n	8001b06 <SD_disk_ioctl+0x242>
    case 1:
      SD_PowerOn();   /* Power On */
 8001910:	f7ff fcce 	bl	80012b0 <SD_PowerOn>
      res = RES_OK;
 8001914:	2300      	movs	r3, #0
 8001916:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800191a:	e0f4      	b.n	8001b06 <SD_disk_ioctl+0x242>
    case 2:
      *(ptr + 1) = SD_CheckPower();
 800191c:	6a3b      	ldr	r3, [r7, #32]
 800191e:	1c5c      	adds	r4, r3, #1
 8001920:	f7ff fd14 	bl	800134c <SD_CheckPower>
 8001924:	4603      	mov	r3, r0
 8001926:	7023      	strb	r3, [r4, #0]
      res = RES_OK;   /* Power Check */
 8001928:	2300      	movs	r3, #0
 800192a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800192e:	e0ea      	b.n	8001b06 <SD_disk_ioctl+0x242>
    default:
      res = RES_PARERR;
 8001930:	2304      	movs	r3, #4
 8001932:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001936:	e0e6      	b.n	8001b06 <SD_disk_ioctl+0x242>
    }
  }
  else
  {
    /* no disk */
    if (Stat & STA_NOINIT){
 8001938:	4b76      	ldr	r3, [pc, #472]	@ (8001b14 <SD_disk_ioctl+0x250>)
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	b2db      	uxtb	r3, r3
 800193e:	f003 0301 	and.w	r3, r3, #1
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <SD_disk_ioctl+0x86>
    	return RES_NOTRDY;
 8001946:	2303      	movs	r3, #3
 8001948:	e0df      	b.n	8001b0a <SD_disk_ioctl+0x246>
    }
    SELECT();
 800194a:	f7ff fc21 	bl	8001190 <SELECT>
    switch (ctrl)
 800194e:	79bb      	ldrb	r3, [r7, #6]
 8001950:	2b0d      	cmp	r3, #13
 8001952:	f200 80c9 	bhi.w	8001ae8 <SD_disk_ioctl+0x224>
 8001956:	a201      	add	r2, pc, #4	@ (adr r2, 800195c <SD_disk_ioctl+0x98>)
 8001958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800195c:	08001a53 	.word	0x08001a53
 8001960:	08001995 	.word	0x08001995
 8001964:	08001a43 	.word	0x08001a43
 8001968:	08001ae9 	.word	0x08001ae9
 800196c:	08001ae9 	.word	0x08001ae9
 8001970:	08001ae9 	.word	0x08001ae9
 8001974:	08001ae9 	.word	0x08001ae9
 8001978:	08001ae9 	.word	0x08001ae9
 800197c:	08001ae9 	.word	0x08001ae9
 8001980:	08001ae9 	.word	0x08001ae9
 8001984:	08001ae9 	.word	0x08001ae9
 8001988:	08001a65 	.word	0x08001a65
 800198c:	08001a89 	.word	0x08001a89
 8001990:	08001aad 	.word	0x08001aad
    {
    case GET_SECTOR_COUNT:
      /* SEND_CSD */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8001994:	2100      	movs	r1, #0
 8001996:	2049      	movs	r0, #73	@ 0x49
 8001998:	f7ff fd55 	bl	8001446 <SD_SendCmd>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	f040 80a6 	bne.w	8001af0 <SD_disk_ioctl+0x22c>
 80019a4:	f107 030c 	add.w	r3, r7, #12
 80019a8:	2110      	movs	r1, #16
 80019aa:	4618      	mov	r0, r3
 80019ac:	f7ff fcda 	bl	8001364 <SD_RxDataBlock>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	f000 809c 	beq.w	8001af0 <SD_disk_ioctl+0x22c>
      {
        if ((csd[0] >> 6) == 1)
 80019b8:	7b3b      	ldrb	r3, [r7, #12]
 80019ba:	099b      	lsrs	r3, r3, #6
 80019bc:	b2db      	uxtb	r3, r3
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d10d      	bne.n	80019de <SD_disk_ioctl+0x11a>
        {
          /* SDC V2 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 80019c2:	7d7b      	ldrb	r3, [r7, #21]
 80019c4:	461a      	mov	r2, r3
 80019c6:	7d3b      	ldrb	r3, [r7, #20]
 80019c8:	021b      	lsls	r3, r3, #8
 80019ca:	b29b      	uxth	r3, r3
 80019cc:	4413      	add	r3, r2
 80019ce:	b29b      	uxth	r3, r3
 80019d0:	3301      	adds	r3, #1
 80019d2:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 80019d4:	8bfb      	ldrh	r3, [r7, #30]
 80019d6:	029a      	lsls	r2, r3, #10
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	e02d      	b.n	8001a3a <SD_disk_ioctl+0x176>
        }
        else
        {
          /* MMC or SDC V1 */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80019de:	7c7b      	ldrb	r3, [r7, #17]
 80019e0:	f003 030f 	and.w	r3, r3, #15
 80019e4:	b2da      	uxtb	r2, r3
 80019e6:	7dbb      	ldrb	r3, [r7, #22]
 80019e8:	09db      	lsrs	r3, r3, #7
 80019ea:	b2db      	uxtb	r3, r3
 80019ec:	4413      	add	r3, r2
 80019ee:	b2da      	uxtb	r2, r3
 80019f0:	7d7b      	ldrb	r3, [r7, #21]
 80019f2:	005b      	lsls	r3, r3, #1
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	f003 0306 	and.w	r3, r3, #6
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	4413      	add	r3, r2
 80019fe:	b2db      	uxtb	r3, r3
 8001a00:	3302      	adds	r3, #2
 8001a02:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8001a06:	7d3b      	ldrb	r3, [r7, #20]
 8001a08:	099b      	lsrs	r3, r3, #6
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	7cfb      	ldrb	r3, [r7, #19]
 8001a10:	009b      	lsls	r3, r3, #2
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	4413      	add	r3, r2
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	7cbb      	ldrb	r3, [r7, #18]
 8001a1a:	029b      	lsls	r3, r3, #10
 8001a1c:	b29b      	uxth	r3, r3
 8001a1e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001a22:	b29b      	uxth	r3, r3
 8001a24:	4413      	add	r3, r2
 8001a26:	b29b      	uxth	r3, r3
 8001a28:	3301      	adds	r3, #1
 8001a2a:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 8001a2c:	8bfa      	ldrh	r2, [r7, #30]
 8001a2e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001a32:	3b09      	subs	r3, #9
 8001a34:	409a      	lsls	r2, r3
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	601a      	str	r2, [r3, #0]
        }
        res = RES_OK;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
      break;
 8001a40:	e056      	b.n	8001af0 <SD_disk_ioctl+0x22c>
    case GET_SECTOR_SIZE:
      *(WORD*) buff = 512;
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a48:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001a50:	e055      	b.n	8001afe <SD_disk_ioctl+0x23a>
    case CTRL_SYNC:
      if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8001a52:	f7ff fc13 	bl	800127c <SD_ReadyWait>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2bff      	cmp	r3, #255	@ 0xff
 8001a5a:	d14b      	bne.n	8001af4 <SD_disk_ioctl+0x230>
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001a62:	e047      	b.n	8001af4 <SD_disk_ioctl+0x230>
    case MMC_GET_CSD:
      /* SEND_CSD */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001a64:	2100      	movs	r1, #0
 8001a66:	2049      	movs	r0, #73	@ 0x49
 8001a68:	f7ff fced 	bl	8001446 <SD_SendCmd>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d142      	bne.n	8001af8 <SD_disk_ioctl+0x234>
 8001a72:	2110      	movs	r1, #16
 8001a74:	6a38      	ldr	r0, [r7, #32]
 8001a76:	f7ff fc75 	bl	8001364 <SD_RxDataBlock>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d03b      	beq.n	8001af8 <SD_disk_ioctl+0x234>
 8001a80:	2300      	movs	r3, #0
 8001a82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001a86:	e037      	b.n	8001af8 <SD_disk_ioctl+0x234>
    case MMC_GET_CID:
      /* SEND_CID */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001a88:	2100      	movs	r1, #0
 8001a8a:	204a      	movs	r0, #74	@ 0x4a
 8001a8c:	f7ff fcdb 	bl	8001446 <SD_SendCmd>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d132      	bne.n	8001afc <SD_disk_ioctl+0x238>
 8001a96:	2110      	movs	r1, #16
 8001a98:	6a38      	ldr	r0, [r7, #32]
 8001a9a:	f7ff fc63 	bl	8001364 <SD_RxDataBlock>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d02b      	beq.n	8001afc <SD_disk_ioctl+0x238>
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001aaa:	e027      	b.n	8001afc <SD_disk_ioctl+0x238>
    case MMC_GET_OCR:
      /* READ_OCR */
      if (SD_SendCmd(CMD58, 0) == 0)
 8001aac:	2100      	movs	r1, #0
 8001aae:	207a      	movs	r0, #122	@ 0x7a
 8001ab0:	f7ff fcc9 	bl	8001446 <SD_SendCmd>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d116      	bne.n	8001ae8 <SD_disk_ioctl+0x224>
      {
        for (n = 0; n < 4; n++)
 8001aba:	2300      	movs	r3, #0
 8001abc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001ac0:	e00b      	b.n	8001ada <SD_disk_ioctl+0x216>
        {
          *ptr++ = SPI_RxByte();
 8001ac2:	6a3c      	ldr	r4, [r7, #32]
 8001ac4:	1c63      	adds	r3, r4, #1
 8001ac6:	623b      	str	r3, [r7, #32]
 8001ac8:	f7ff fbae 	bl	8001228 <SPI_RxByte>
 8001acc:	4603      	mov	r3, r0
 8001ace:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8001ad0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001ada:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001ade:	2b03      	cmp	r3, #3
 8001ae0:	d9ef      	bls.n	8001ac2 <SD_disk_ioctl+0x1fe>
        }
        res = RES_OK;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
    default:
      res = RES_PARERR;
 8001ae8:	2304      	movs	r3, #4
 8001aea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001aee:	e006      	b.n	8001afe <SD_disk_ioctl+0x23a>
      break;
 8001af0:	bf00      	nop
 8001af2:	e004      	b.n	8001afe <SD_disk_ioctl+0x23a>
      break;
 8001af4:	bf00      	nop
 8001af6:	e002      	b.n	8001afe <SD_disk_ioctl+0x23a>
      break;
 8001af8:	bf00      	nop
 8001afa:	e000      	b.n	8001afe <SD_disk_ioctl+0x23a>
      break;
 8001afc:	bf00      	nop
    }
    DESELECT();
 8001afe:	f7ff fb53 	bl	80011a8 <DESELECT>
    SPI_RxByte();
 8001b02:	f7ff fb91 	bl	8001228 <SPI_RxByte>
  }
  return res;
 8001b06:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	372c      	adds	r7, #44	@ 0x2c
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd90      	pop	{r4, r7, pc}
 8001b12:	bf00      	nop
 8001b14:	20000000 	.word	0x20000000

08001b18 <rgb_led_start>:

#include "Drivers/led.h"

#include <math.h>

void rgb_led_start(rgb_led* led) {
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
    pwm_start(&led->r_pwm);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	4618      	mov	r0, r3
 8001b24:	f000 f852 	bl	8001bcc <pwm_start>
    pwm_start(&led->g_pwm);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	330c      	adds	r3, #12
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f000 f84d 	bl	8001bcc <pwm_start>
    pwm_start(&led->b_pwm);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	3318      	adds	r3, #24
 8001b36:	4618      	mov	r0, r3
 8001b38:	f000 f848 	bl	8001bcc <pwm_start>

    rgb_led_set_color(led, COLOR_OFF);
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	4619      	mov	r1, r3
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	f000 f805 	bl	8001b50 <rgb_led_set_color>
}
 8001b46:	bf00      	nop
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
	...

08001b50 <rgb_led_set_color>:
    color.g = (uint8_t)((g1 + m) * 255.0f);
    color.b = (uint8_t)((b1 + m) * 255.0f);
    return color;
}

void rgb_led_set_color(rgb_led* led, rgb_color color) {
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b086      	sub	sp, #24
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
 8001b58:	6039      	str	r1, [r7, #0]
	uint32_t r_duty = (color.r * led->r_pwm.resolution) / 255;
 8001b5a:	78bb      	ldrb	r3, [r7, #2]
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	fb02 f303 	mul.w	r3, r2, r3
 8001b66:	4a18      	ldr	r2, [pc, #96]	@ (8001bc8 <rgb_led_set_color+0x78>)
 8001b68:	fba2 2303 	umull	r2, r3, r2, r3
 8001b6c:	09db      	lsrs	r3, r3, #7
 8001b6e:	617b      	str	r3, [r7, #20]
    uint32_t g_duty = (color.g * led->g_pwm.resolution) / 255;
 8001b70:	787b      	ldrb	r3, [r7, #1]
 8001b72:	461a      	mov	r2, r3
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	695b      	ldr	r3, [r3, #20]
 8001b78:	fb02 f303 	mul.w	r3, r2, r3
 8001b7c:	4a12      	ldr	r2, [pc, #72]	@ (8001bc8 <rgb_led_set_color+0x78>)
 8001b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b82:	09db      	lsrs	r3, r3, #7
 8001b84:	613b      	str	r3, [r7, #16]
    uint32_t b_duty = (color.b * led->b_pwm.resolution) / 255;
 8001b86:	783b      	ldrb	r3, [r7, #0]
 8001b88:	461a      	mov	r2, r3
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6a1b      	ldr	r3, [r3, #32]
 8001b8e:	fb02 f303 	mul.w	r3, r2, r3
 8001b92:	4a0d      	ldr	r2, [pc, #52]	@ (8001bc8 <rgb_led_set_color+0x78>)
 8001b94:	fba2 2303 	umull	r2, r3, r2, r3
 8001b98:	09db      	lsrs	r3, r3, #7
 8001b9a:	60fb      	str	r3, [r7, #12]

    pwm_set_duty(&led->r_pwm, r_duty);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6979      	ldr	r1, [r7, #20]
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f000 f823 	bl	8001bec <pwm_set_duty>
    pwm_set_duty(&led->g_pwm, g_duty);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	330c      	adds	r3, #12
 8001baa:	6939      	ldr	r1, [r7, #16]
 8001bac:	4618      	mov	r0, r3
 8001bae:	f000 f81d 	bl	8001bec <pwm_set_duty>
    pwm_set_duty(&led->b_pwm, b_duty);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	3318      	adds	r3, #24
 8001bb6:	68f9      	ldr	r1, [r7, #12]
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f000 f817 	bl	8001bec <pwm_set_duty>
}
 8001bbe:	bf00      	nop
 8001bc0:	3718      	adds	r7, #24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	80808081 	.word	0x80808081

08001bcc <pwm_start>:
 *      Author: aravs
 */

#include "Drivers/pwm.h"

void pwm_start(pwm_channel* pwm) {
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Start(pwm->htim, pwm->channel);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	4619      	mov	r1, r3
 8001bde:	4610      	mov	r0, r2
 8001be0:	f008 fdc8 	bl	800a774 <HAL_TIM_PWM_Start>
}
 8001be4:	bf00      	nop
 8001be6:	3708      	adds	r7, #8
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}

08001bec <pwm_set_duty>:

void pwm_stop(pwm_channel* pwm) {
    HAL_TIM_PWM_Stop(pwm->htim, pwm->channel);
}

void pwm_set_duty(pwm_channel* pwm, uint32_t duty) {
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	6039      	str	r1, [r7, #0]
    if (duty > pwm->resolution) duty = pwm->resolution;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	683a      	ldr	r2, [r7, #0]
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	d902      	bls.n	8001c06 <pwm_set_duty+0x1a>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	603b      	str	r3, [r7, #0]
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d105      	bne.n	8001c1a <pwm_set_duty+0x2e>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	683a      	ldr	r2, [r7, #0]
 8001c16:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001c18:	e018      	b.n	8001c4c <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	2b04      	cmp	r3, #4
 8001c20:	d105      	bne.n	8001c2e <pwm_set_duty+0x42>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001c2c:	e00e      	b.n	8001c4c <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	2b08      	cmp	r3, #8
 8001c34:	d105      	bne.n	8001c42 <pwm_set_duty+0x56>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001c40:	e004      	b.n	8001c4c <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001c4c:	bf00      	nop
 8001c4e:	370c      	adds	r7, #12
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr

08001c58 <pyro_init>:
 *      Author: aravs
 */

#include "Drivers/pyro.h"

void pyro_init(pyro* p) {
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6818      	ldr	r0, [r3, #0]
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	889b      	ldrh	r3, [r3, #4]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	f004 fc18 	bl	80064a0 <HAL_GPIO_WritePin>
	p->state = PYRO_STANDBY;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2200      	movs	r2, #0
 8001c74:	739a      	strb	r2, [r3, #14]
	p->fire_time = 0;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2200      	movs	r2, #0
 8001c7a:	615a      	str	r2, [r3, #20]
}
 8001c7c:	bf00      	nop
 8001c7e:	3708      	adds	r7, #8
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}

08001c84 <pyro_update>:
	} else if (p->state == PYRO_STANDBY) {
		p->state = PYRO_BROKEN;
	}
}

void pyro_update(pyro* p) {
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b086      	sub	sp, #24
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
	GPIO_PinState cont_state = HAL_GPIO_ReadPin(p->cont_port, p->cont_pin);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	689a      	ldr	r2, [r3, #8]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	899b      	ldrh	r3, [r3, #12]
 8001c94:	4619      	mov	r1, r3
 8001c96:	4610      	mov	r0, r2
 8001c98:	f004 fbea 	bl	8006470 <HAL_GPIO_ReadPin>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	75fb      	strb	r3, [r7, #23]

	if (p->state == PYRO_STANDBY) {
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	7b9b      	ldrb	r3, [r3, #14]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d106      	bne.n	8001cb6 <pyro_update+0x32>
		if (cont_state == GPIO_PIN_RESET) p->state = PYRO_BROKEN;
 8001ca8:	7dfb      	ldrb	r3, [r7, #23]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d12f      	bne.n	8001d0e <pyro_update+0x8a>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2204      	movs	r2, #4
 8001cb2:	739a      	strb	r2, [r3, #14]
		return;
 8001cb4:	e02b      	b.n	8001d0e <pyro_update+0x8a>
	}

	if (p->state == PYRO_FIRING) {
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	7b9b      	ldrb	r3, [r3, #14]
 8001cba:	2b01      	cmp	r3, #1
 8001cbc:	d128      	bne.n	8001d10 <pyro_update+0x8c>
		uint32_t now = HAL_GetTick();
 8001cbe:	f003 fa2d 	bl	800511c <HAL_GetTick>
 8001cc2:	6138      	str	r0, [r7, #16]
		uint32_t elapsed = now - p->fire_time;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	695b      	ldr	r3, [r3, #20]
 8001cc8:	693a      	ldr	r2, [r7, #16]
 8001cca:	1ad3      	subs	r3, r2, r3
 8001ccc:	60fb      	str	r3, [r7, #12]

		if (cont_state == GPIO_PIN_RESET) {
 8001cce:	7dfb      	ldrb	r3, [r7, #23]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d10b      	bne.n	8001cec <pyro_update+0x68>
			p->state = PYRO_CONFIRMED;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2202      	movs	r2, #2
 8001cd8:	739a      	strb	r2, [r3, #14]
			HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6818      	ldr	r0, [r3, #0]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	889b      	ldrh	r3, [r3, #4]
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	f004 fbdb 	bl	80064a0 <HAL_GPIO_WritePin>
 8001cea:	e011      	b.n	8001d10 <pyro_update+0x8c>
		} else if (elapsed >= p->fire_duration) {
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	691b      	ldr	r3, [r3, #16]
 8001cf0:	68fa      	ldr	r2, [r7, #12]
 8001cf2:	429a      	cmp	r2, r3
 8001cf4:	d30c      	bcc.n	8001d10 <pyro_update+0x8c>
			p->state = PYRO_TIMEOUT;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2203      	movs	r2, #3
 8001cfa:	739a      	strb	r2, [r3, #14]
			HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6818      	ldr	r0, [r3, #0]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	889b      	ldrh	r3, [r3, #4]
 8001d04:	2200      	movs	r2, #0
 8001d06:	4619      	mov	r1, r3
 8001d08:	f004 fbca 	bl	80064a0 <HAL_GPIO_WritePin>
 8001d0c:	e000      	b.n	8001d10 <pyro_update+0x8c>
		return;
 8001d0e:	bf00      	nop
		}
	}
}
 8001d10:	3718      	adds	r7, #24
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
	...

08001d18 <MadgwickAHRSupdate>:
// Functions

//---------------------------------------------------------------------------------------------------
// AHRS algorithm update

void MadgwickAHRSupdate(float gx, float gy, float gz, float ax, float ay, float az, float mx, float my, float mz) {
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b0ae      	sub	sp, #184	@ 0xb8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 8001d22:	edc7 0a08 	vstr	s1, [r7, #32]
 8001d26:	ed87 1a07 	vstr	s2, [r7, #28]
 8001d2a:	edc7 1a06 	vstr	s3, [r7, #24]
 8001d2e:	ed87 2a05 	vstr	s4, [r7, #20]
 8001d32:	edc7 2a04 	vstr	s5, [r7, #16]
 8001d36:	ed87 3a03 	vstr	s6, [r7, #12]
 8001d3a:	edc7 3a02 	vstr	s7, [r7, #8]
 8001d3e:	ed87 4a01 	vstr	s8, [r7, #4]
	float qDot1, qDot2, qDot3, qDot4;
	float hx, hy;
	float _2q0mx, _2q0my, _2q0mz, _2q1mx, _2bx, _2bz, _4bx, _4bz, _2q0, _2q1, _2q2, _2q3, _2q0q2, _2q2q3, q0q0, q0q1, q0q2, q0q3, q1q1, q1q2, q1q3, q2q2, q2q3, q3q3;

	// Use IMU algorithm if magnetometer measurement invalid (avoids NaN in magnetometer normalisation)
	if((mx == 0.0f) && (my == 0.0f) && (mz == 0.0f)) {
 8001d42:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d46:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001d4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d4e:	d11d      	bne.n	8001d8c <MadgwickAHRSupdate+0x74>
 8001d50:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d54:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001d58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d5c:	d116      	bne.n	8001d8c <MadgwickAHRSupdate+0x74>
 8001d5e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d62:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001d66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d6a:	d10f      	bne.n	8001d8c <MadgwickAHRSupdate+0x74>
		MadgwickAHRSupdateIMU(gx, gy, gz, ax, ay, az);
 8001d6c:	edd7 2a04 	vldr	s5, [r7, #16]
 8001d70:	ed97 2a05 	vldr	s4, [r7, #20]
 8001d74:	edd7 1a06 	vldr	s3, [r7, #24]
 8001d78:	ed97 1a07 	vldr	s2, [r7, #28]
 8001d7c:	edd7 0a08 	vldr	s1, [r7, #32]
 8001d80:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8001d84:	f000 fede 	bl	8002b44 <MadgwickAHRSupdateIMU>
		return;
 8001d88:	f000 becc 	b.w	8002b24 <MadgwickAHRSupdate+0xe0c>
	}

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8001d8c:	4be4      	ldr	r3, [pc, #912]	@ (8002120 <MadgwickAHRSupdate+0x408>)
 8001d8e:	edd3 7a00 	vldr	s15, [r3]
 8001d92:	eeb1 7a67 	vneg.f32	s14, s15
 8001d96:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001d9a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d9e:	4be1      	ldr	r3, [pc, #900]	@ (8002124 <MadgwickAHRSupdate+0x40c>)
 8001da0:	edd3 6a00 	vldr	s13, [r3]
 8001da4:	edd7 7a08 	vldr	s15, [r7, #32]
 8001da8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dac:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001db0:	4bdd      	ldr	r3, [pc, #884]	@ (8002128 <MadgwickAHRSupdate+0x410>)
 8001db2:	edd3 6a00 	vldr	s13, [r3]
 8001db6:	edd7 7a07 	vldr	s15, [r7, #28]
 8001dba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dbe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dc2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001dc6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dca:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8001dce:	4bd7      	ldr	r3, [pc, #860]	@ (800212c <MadgwickAHRSupdate+0x414>)
 8001dd0:	ed93 7a00 	vldr	s14, [r3]
 8001dd4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001dd8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ddc:	4bd1      	ldr	r3, [pc, #836]	@ (8002124 <MadgwickAHRSupdate+0x40c>)
 8001dde:	edd3 6a00 	vldr	s13, [r3]
 8001de2:	edd7 7a07 	vldr	s15, [r7, #28]
 8001de6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dea:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001dee:	4bce      	ldr	r3, [pc, #824]	@ (8002128 <MadgwickAHRSupdate+0x410>)
 8001df0:	edd3 6a00 	vldr	s13, [r3]
 8001df4:	edd7 7a08 	vldr	s15, [r7, #32]
 8001df8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dfc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e00:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001e04:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e08:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8001e0c:	4bc7      	ldr	r3, [pc, #796]	@ (800212c <MadgwickAHRSupdate+0x414>)
 8001e0e:	ed93 7a00 	vldr	s14, [r3]
 8001e12:	edd7 7a08 	vldr	s15, [r7, #32]
 8001e16:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e1a:	4bc1      	ldr	r3, [pc, #772]	@ (8002120 <MadgwickAHRSupdate+0x408>)
 8001e1c:	edd3 6a00 	vldr	s13, [r3]
 8001e20:	edd7 7a07 	vldr	s15, [r7, #28]
 8001e24:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e28:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e2c:	4bbe      	ldr	r3, [pc, #760]	@ (8002128 <MadgwickAHRSupdate+0x410>)
 8001e2e:	edd3 6a00 	vldr	s13, [r3]
 8001e32:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001e36:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e3e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001e42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e46:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8001e4a:	4bb8      	ldr	r3, [pc, #736]	@ (800212c <MadgwickAHRSupdate+0x414>)
 8001e4c:	ed93 7a00 	vldr	s14, [r3]
 8001e50:	edd7 7a07 	vldr	s15, [r7, #28]
 8001e54:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e58:	4bb1      	ldr	r3, [pc, #708]	@ (8002120 <MadgwickAHRSupdate+0x408>)
 8001e5a:	edd3 6a00 	vldr	s13, [r3]
 8001e5e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001e62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e66:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e6a:	4bae      	ldr	r3, [pc, #696]	@ (8002124 <MadgwickAHRSupdate+0x40c>)
 8001e6c:	edd3 6a00 	vldr	s13, [r3]
 8001e70:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001e74:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e7c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001e80:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e84:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8001e88:	edd7 7a06 	vldr	s15, [r7, #24]
 8001e8c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001e90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e94:	d10e      	bne.n	8001eb4 <MadgwickAHRSupdate+0x19c>
 8001e96:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e9a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ea2:	d107      	bne.n	8001eb4 <MadgwickAHRSupdate+0x19c>
 8001ea4:	edd7 7a04 	vldr	s15, [r7, #16]
 8001ea8:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001eac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eb0:	f000 85ac 	beq.w	8002a0c <MadgwickAHRSupdate+0xcf4>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8001eb4:	edd7 7a06 	vldr	s15, [r7, #24]
 8001eb8:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001ebc:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ec0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001ec4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ec8:	edd7 7a04 	vldr	s15, [r7, #16]
 8001ecc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001ed0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ed4:	eeb0 0a67 	vmov.f32	s0, s15
 8001ed8:	f001 f958 	bl	800318c <invSqrt>
 8001edc:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
		ax *= recipNorm;
 8001ee0:	ed97 7a06 	vldr	s14, [r7, #24]
 8001ee4:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8001ee8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eec:	edc7 7a06 	vstr	s15, [r7, #24]
		ay *= recipNorm;
 8001ef0:	ed97 7a05 	vldr	s14, [r7, #20]
 8001ef4:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8001ef8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001efc:	edc7 7a05 	vstr	s15, [r7, #20]
		az *= recipNorm;   
 8001f00:	ed97 7a04 	vldr	s14, [r7, #16]
 8001f04:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8001f08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f0c:	edc7 7a04 	vstr	s15, [r7, #16]

		// Normalise magnetometer measurement
		recipNorm = invSqrt(mx * mx + my * my + mz * mz);
 8001f10:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f14:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001f18:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f1c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001f20:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f24:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f28:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001f2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f30:	eeb0 0a67 	vmov.f32	s0, s15
 8001f34:	f001 f92a 	bl	800318c <invSqrt>
 8001f38:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
		mx *= recipNorm;
 8001f3c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001f40:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8001f44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f48:	edc7 7a03 	vstr	s15, [r7, #12]
		my *= recipNorm;
 8001f4c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001f50:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8001f54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f58:	edc7 7a02 	vstr	s15, [r7, #8]
		mz *= recipNorm;
 8001f5c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001f60:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8001f64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f68:	edc7 7a01 	vstr	s15, [r7, #4]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0mx = 2.0f * q0 * mx;
 8001f6c:	4b6f      	ldr	r3, [pc, #444]	@ (800212c <MadgwickAHRSupdate+0x414>)
 8001f6e:	edd3 7a00 	vldr	s15, [r3]
 8001f72:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001f76:	ed97 7a03 	vldr	s14, [r7, #12]
 8001f7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f7e:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
		_2q0my = 2.0f * q0 * my;
 8001f82:	4b6a      	ldr	r3, [pc, #424]	@ (800212c <MadgwickAHRSupdate+0x414>)
 8001f84:	edd3 7a00 	vldr	s15, [r3]
 8001f88:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001f8c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001f90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f94:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
		_2q0mz = 2.0f * q0 * mz;
 8001f98:	4b64      	ldr	r3, [pc, #400]	@ (800212c <MadgwickAHRSupdate+0x414>)
 8001f9a:	edd3 7a00 	vldr	s15, [r3]
 8001f9e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001fa2:	ed97 7a01 	vldr	s14, [r7, #4]
 8001fa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001faa:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
		_2q1mx = 2.0f * q1 * mx;
 8001fae:	4b5c      	ldr	r3, [pc, #368]	@ (8002120 <MadgwickAHRSupdate+0x408>)
 8001fb0:	edd3 7a00 	vldr	s15, [r3]
 8001fb4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001fb8:	ed97 7a03 	vldr	s14, [r7, #12]
 8001fbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fc0:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
		_2q0 = 2.0f * q0;
 8001fc4:	4b59      	ldr	r3, [pc, #356]	@ (800212c <MadgwickAHRSupdate+0x414>)
 8001fc6:	edd3 7a00 	vldr	s15, [r3]
 8001fca:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001fce:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
		_2q1 = 2.0f * q1;
 8001fd2:	4b53      	ldr	r3, [pc, #332]	@ (8002120 <MadgwickAHRSupdate+0x408>)
 8001fd4:	edd3 7a00 	vldr	s15, [r3]
 8001fd8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001fdc:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
		_2q2 = 2.0f * q2;
 8001fe0:	4b50      	ldr	r3, [pc, #320]	@ (8002124 <MadgwickAHRSupdate+0x40c>)
 8001fe2:	edd3 7a00 	vldr	s15, [r3]
 8001fe6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001fea:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
		_2q3 = 2.0f * q3;
 8001fee:	4b4e      	ldr	r3, [pc, #312]	@ (8002128 <MadgwickAHRSupdate+0x410>)
 8001ff0:	edd3 7a00 	vldr	s15, [r3]
 8001ff4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001ff8:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
		_2q0q2 = 2.0f * q0 * q2;
 8001ffc:	4b4b      	ldr	r3, [pc, #300]	@ (800212c <MadgwickAHRSupdate+0x414>)
 8001ffe:	edd3 7a00 	vldr	s15, [r3]
 8002002:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002006:	4b47      	ldr	r3, [pc, #284]	@ (8002124 <MadgwickAHRSupdate+0x40c>)
 8002008:	edd3 7a00 	vldr	s15, [r3]
 800200c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002010:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
		_2q2q3 = 2.0f * q2 * q3;
 8002014:	4b43      	ldr	r3, [pc, #268]	@ (8002124 <MadgwickAHRSupdate+0x40c>)
 8002016:	edd3 7a00 	vldr	s15, [r3]
 800201a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800201e:	4b42      	ldr	r3, [pc, #264]	@ (8002128 <MadgwickAHRSupdate+0x410>)
 8002020:	edd3 7a00 	vldr	s15, [r3]
 8002024:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002028:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
		q0q0 = q0 * q0;
 800202c:	4b3f      	ldr	r3, [pc, #252]	@ (800212c <MadgwickAHRSupdate+0x414>)
 800202e:	ed93 7a00 	vldr	s14, [r3]
 8002032:	4b3e      	ldr	r3, [pc, #248]	@ (800212c <MadgwickAHRSupdate+0x414>)
 8002034:	edd3 7a00 	vldr	s15, [r3]
 8002038:	ee67 7a27 	vmul.f32	s15, s14, s15
 800203c:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
		q0q1 = q0 * q1;
 8002040:	4b3a      	ldr	r3, [pc, #232]	@ (800212c <MadgwickAHRSupdate+0x414>)
 8002042:	ed93 7a00 	vldr	s14, [r3]
 8002046:	4b36      	ldr	r3, [pc, #216]	@ (8002120 <MadgwickAHRSupdate+0x408>)
 8002048:	edd3 7a00 	vldr	s15, [r3]
 800204c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002050:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
		q0q2 = q0 * q2;
 8002054:	4b35      	ldr	r3, [pc, #212]	@ (800212c <MadgwickAHRSupdate+0x414>)
 8002056:	ed93 7a00 	vldr	s14, [r3]
 800205a:	4b32      	ldr	r3, [pc, #200]	@ (8002124 <MadgwickAHRSupdate+0x40c>)
 800205c:	edd3 7a00 	vldr	s15, [r3]
 8002060:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002064:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
		q0q3 = q0 * q3;
 8002068:	4b30      	ldr	r3, [pc, #192]	@ (800212c <MadgwickAHRSupdate+0x414>)
 800206a:	ed93 7a00 	vldr	s14, [r3]
 800206e:	4b2e      	ldr	r3, [pc, #184]	@ (8002128 <MadgwickAHRSupdate+0x410>)
 8002070:	edd3 7a00 	vldr	s15, [r3]
 8002074:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002078:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
		q1q1 = q1 * q1;
 800207c:	4b28      	ldr	r3, [pc, #160]	@ (8002120 <MadgwickAHRSupdate+0x408>)
 800207e:	ed93 7a00 	vldr	s14, [r3]
 8002082:	4b27      	ldr	r3, [pc, #156]	@ (8002120 <MadgwickAHRSupdate+0x408>)
 8002084:	edd3 7a00 	vldr	s15, [r3]
 8002088:	ee67 7a27 	vmul.f32	s15, s14, s15
 800208c:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
		q1q2 = q1 * q2;
 8002090:	4b23      	ldr	r3, [pc, #140]	@ (8002120 <MadgwickAHRSupdate+0x408>)
 8002092:	ed93 7a00 	vldr	s14, [r3]
 8002096:	4b23      	ldr	r3, [pc, #140]	@ (8002124 <MadgwickAHRSupdate+0x40c>)
 8002098:	edd3 7a00 	vldr	s15, [r3]
 800209c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020a0:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
		q1q3 = q1 * q3;
 80020a4:	4b1e      	ldr	r3, [pc, #120]	@ (8002120 <MadgwickAHRSupdate+0x408>)
 80020a6:	ed93 7a00 	vldr	s14, [r3]
 80020aa:	4b1f      	ldr	r3, [pc, #124]	@ (8002128 <MadgwickAHRSupdate+0x410>)
 80020ac:	edd3 7a00 	vldr	s15, [r3]
 80020b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020b4:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
		q2q2 = q2 * q2;
 80020b8:	4b1a      	ldr	r3, [pc, #104]	@ (8002124 <MadgwickAHRSupdate+0x40c>)
 80020ba:	ed93 7a00 	vldr	s14, [r3]
 80020be:	4b19      	ldr	r3, [pc, #100]	@ (8002124 <MadgwickAHRSupdate+0x40c>)
 80020c0:	edd3 7a00 	vldr	s15, [r3]
 80020c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020c8:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
		q2q3 = q2 * q3;
 80020cc:	4b15      	ldr	r3, [pc, #84]	@ (8002124 <MadgwickAHRSupdate+0x40c>)
 80020ce:	ed93 7a00 	vldr	s14, [r3]
 80020d2:	4b15      	ldr	r3, [pc, #84]	@ (8002128 <MadgwickAHRSupdate+0x410>)
 80020d4:	edd3 7a00 	vldr	s15, [r3]
 80020d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020dc:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
		q3q3 = q3 * q3;
 80020e0:	4b11      	ldr	r3, [pc, #68]	@ (8002128 <MadgwickAHRSupdate+0x410>)
 80020e2:	ed93 7a00 	vldr	s14, [r3]
 80020e6:	4b10      	ldr	r3, [pc, #64]	@ (8002128 <MadgwickAHRSupdate+0x410>)
 80020e8:	edd3 7a00 	vldr	s15, [r3]
 80020ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020f0:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

		// Reference direction of Earth's magnetic field
		hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 + _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
 80020f4:	ed97 7a03 	vldr	s14, [r7, #12]
 80020f8:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80020fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002100:	4b09      	ldr	r3, [pc, #36]	@ (8002128 <MadgwickAHRSupdate+0x410>)
 8002102:	edd3 6a00 	vldr	s13, [r3]
 8002106:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 800210a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800210e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002112:	4b04      	ldr	r3, [pc, #16]	@ (8002124 <MadgwickAHRSupdate+0x40c>)
 8002114:	edd3 6a00 	vldr	s13, [r3]
 8002118:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 800211c:	e008      	b.n	8002130 <MadgwickAHRSupdate+0x418>
 800211e:	bf00      	nop
 8002120:	20000364 	.word	0x20000364
 8002124:	20000368 	.word	0x20000368
 8002128:	2000036c 	.word	0x2000036c
 800212c:	20000008 	.word	0x20000008
 8002130:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002134:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002138:	edd7 6a03 	vldr	s13, [r7, #12]
 800213c:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002140:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002144:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002148:	edd7 6a23 	vldr	s13, [r7, #140]	@ 0x8c
 800214c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002150:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002154:	4bf5      	ldr	r3, [pc, #980]	@ (800252c <MadgwickAHRSupdate+0x814>)
 8002156:	edd3 7a00 	vldr	s15, [r3]
 800215a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800215e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002162:	edd7 6a23 	vldr	s13, [r7, #140]	@ 0x8c
 8002166:	edd7 7a01 	vldr	s15, [r7, #4]
 800216a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800216e:	4bf0      	ldr	r3, [pc, #960]	@ (8002530 <MadgwickAHRSupdate+0x818>)
 8002170:	edd3 7a00 	vldr	s15, [r3]
 8002174:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002178:	ee37 7a27 	vadd.f32	s14, s14, s15
 800217c:	edd7 6a03 	vldr	s13, [r7, #12]
 8002180:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002184:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002188:	ee37 7a67 	vsub.f32	s14, s14, s15
 800218c:	edd7 6a03 	vldr	s13, [r7, #12]
 8002190:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002194:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002198:	ee77 7a67 	vsub.f32	s15, s14, s15
 800219c:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
		hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 + my * q2q2 + _2q2 * mz * q3 - my * q3q3;
 80021a0:	4be3      	ldr	r3, [pc, #908]	@ (8002530 <MadgwickAHRSupdate+0x818>)
 80021a2:	ed93 7a00 	vldr	s14, [r3]
 80021a6:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 80021aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80021ae:	edd7 6a02 	vldr	s13, [r7, #8]
 80021b2:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80021b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80021be:	4bdd      	ldr	r3, [pc, #884]	@ (8002534 <MadgwickAHRSupdate+0x81c>)
 80021c0:	edd3 6a00 	vldr	s13, [r3]
 80021c4:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 80021c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021cc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80021d0:	4bd6      	ldr	r3, [pc, #856]	@ (800252c <MadgwickAHRSupdate+0x814>)
 80021d2:	edd3 6a00 	vldr	s13, [r3]
 80021d6:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 80021da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021de:	ee37 7a27 	vadd.f32	s14, s14, s15
 80021e2:	edd7 6a02 	vldr	s13, [r7, #8]
 80021e6:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80021ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021ee:	ee37 7a67 	vsub.f32	s14, s14, s15
 80021f2:	edd7 6a02 	vldr	s13, [r7, #8]
 80021f6:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80021fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021fe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002202:	edd7 6a22 	vldr	s13, [r7, #136]	@ 0x88
 8002206:	edd7 7a01 	vldr	s15, [r7, #4]
 800220a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800220e:	4bc8      	ldr	r3, [pc, #800]	@ (8002530 <MadgwickAHRSupdate+0x818>)
 8002210:	edd3 7a00 	vldr	s15, [r3]
 8002214:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002218:	ee37 7a27 	vadd.f32	s14, s14, s15
 800221c:	edd7 6a02 	vldr	s13, [r7, #8]
 8002220:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002224:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002228:	ee77 7a67 	vsub.f32	s15, s14, s15
 800222c:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
		_2bx = sqrt(hx * hx + hy * hy);
 8002230:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8002234:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002238:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800223c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002240:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002244:	ee17 0a90 	vmov	r0, s15
 8002248:	f7fe f97e 	bl	8000548 <__aeabi_f2d>
 800224c:	4602      	mov	r2, r0
 800224e:	460b      	mov	r3, r1
 8002250:	ec43 2b10 	vmov	d0, r2, r3
 8002254:	f011 f98a 	bl	801356c <sqrt>
 8002258:	ec53 2b10 	vmov	r2, r3, d0
 800225c:	4610      	mov	r0, r2
 800225e:	4619      	mov	r1, r3
 8002260:	f7fe fca2 	bl	8000ba8 <__aeabi_d2f>
 8002264:	4603      	mov	r3, r0
 8002266:	64bb      	str	r3, [r7, #72]	@ 0x48
		_2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 + _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
 8002268:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 800226c:	eeb1 7a67 	vneg.f32	s14, s15
 8002270:	4bae      	ldr	r3, [pc, #696]	@ (800252c <MadgwickAHRSupdate+0x814>)
 8002272:	edd3 7a00 	vldr	s15, [r3]
 8002276:	ee27 7a27 	vmul.f32	s14, s14, s15
 800227a:	4bae      	ldr	r3, [pc, #696]	@ (8002534 <MadgwickAHRSupdate+0x81c>)
 800227c:	edd3 6a00 	vldr	s13, [r3]
 8002280:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8002284:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002288:	ee37 7a27 	vadd.f32	s14, s14, s15
 800228c:	edd7 6a01 	vldr	s13, [r7, #4]
 8002290:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8002294:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002298:	ee37 7a27 	vadd.f32	s14, s14, s15
 800229c:	4ba4      	ldr	r3, [pc, #656]	@ (8002530 <MadgwickAHRSupdate+0x818>)
 800229e:	edd3 6a00 	vldr	s13, [r3]
 80022a2:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 80022a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80022ae:	edd7 6a01 	vldr	s13, [r7, #4]
 80022b2:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80022b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022ba:	ee37 7a67 	vsub.f32	s14, s14, s15
 80022be:	edd7 6a22 	vldr	s13, [r7, #136]	@ 0x88
 80022c2:	edd7 7a02 	vldr	s15, [r7, #8]
 80022c6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80022ca:	4b99      	ldr	r3, [pc, #612]	@ (8002530 <MadgwickAHRSupdate+0x818>)
 80022cc:	edd3 7a00 	vldr	s15, [r3]
 80022d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80022d8:	edd7 6a01 	vldr	s13, [r7, #4]
 80022dc:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80022e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022e4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80022e8:	edd7 6a01 	vldr	s13, [r7, #4]
 80022ec:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80022f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022f8:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		_4bx = 2.0f * _2bx;
 80022fc:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002300:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002304:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		_4bz = 2.0f * _2bz;
 8002308:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800230c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002310:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

		// Gradient decent algorithm corrective step
		s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax) + _2q1 * (2.0f * q0q1 + _2q2q3 - ay) - _2bz * q2 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q3 + _2bz * q1) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q2 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002314:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8002318:	eeb1 7a67 	vneg.f32	s14, s15
 800231c:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002320:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002324:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002328:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800232c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002330:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002334:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002338:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 800233c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002340:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002344:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002348:	edd7 7a05 	vldr	s15, [r7, #20]
 800234c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002350:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8002354:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002358:	ee37 7a27 	vadd.f32	s14, s14, s15
 800235c:	4b73      	ldr	r3, [pc, #460]	@ (800252c <MadgwickAHRSupdate+0x814>)
 800235e:	edd3 6a00 	vldr	s13, [r3]
 8002362:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002366:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800236a:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800236e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002372:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002376:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800237a:	ee36 6a67 	vsub.f32	s12, s12, s15
 800237e:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002382:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002386:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 800238a:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 800238e:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002392:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002396:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800239a:	ee36 6a27 	vadd.f32	s12, s12, s15
 800239e:	edd7 7a03 	vldr	s15, [r7, #12]
 80023a2:	ee76 7a67 	vsub.f32	s15, s12, s15
 80023a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023aa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80023ae:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80023b2:	eef1 6a67 	vneg.f32	s13, s15
 80023b6:	4b5e      	ldr	r3, [pc, #376]	@ (8002530 <MadgwickAHRSupdate+0x818>)
 80023b8:	edd3 7a00 	vldr	s15, [r3]
 80023bc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80023c0:	4b5c      	ldr	r3, [pc, #368]	@ (8002534 <MadgwickAHRSupdate+0x81c>)
 80023c2:	ed93 6a00 	vldr	s12, [r3]
 80023c6:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80023ca:	ee66 7a27 	vmul.f32	s15, s12, s15
 80023ce:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80023d2:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 80023d6:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80023da:	ee36 6a67 	vsub.f32	s12, s12, s15
 80023de:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80023e2:	ee26 6a27 	vmul.f32	s12, s12, s15
 80023e6:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 80023ea:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 80023ee:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80023f2:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80023f6:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80023fa:	ee36 6a27 	vadd.f32	s12, s12, s15
 80023fe:	edd7 7a02 	vldr	s15, [r7, #8]
 8002402:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002406:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800240a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800240e:	4b47      	ldr	r3, [pc, #284]	@ (800252c <MadgwickAHRSupdate+0x814>)
 8002410:	edd3 6a00 	vldr	s13, [r3]
 8002414:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002418:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800241c:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 8002420:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002424:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002428:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800242c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002430:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8002434:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002438:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800243c:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002440:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002444:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002448:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800244c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002450:	edd7 7a01 	vldr	s15, [r7, #4]
 8002454:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002458:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800245c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002460:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax) + _2q0 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q1 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + _2bz * q3 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q2 + _2bz * q0) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q3 - _4bz * q1) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002464:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002468:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800246c:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002470:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002474:	edd7 7a06 	vldr	s15, [r7, #24]
 8002478:	ee37 7a67 	vsub.f32	s14, s14, s15
 800247c:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002480:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002484:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002488:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800248c:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002490:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002494:	edd7 7a05 	vldr	s15, [r7, #20]
 8002498:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800249c:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 80024a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024a8:	4b22      	ldr	r3, [pc, #136]	@ (8002534 <MadgwickAHRSupdate+0x81c>)
 80024aa:	edd3 7a00 	vldr	s15, [r3]
 80024ae:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80024b2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80024b6:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80024ba:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80024be:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80024c2:	ee36 6a67 	vsub.f32	s12, s12, s15
 80024c6:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80024ca:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80024ce:	ee36 6a67 	vsub.f32	s12, s12, s15
 80024d2:	edd7 7a04 	vldr	s15, [r7, #16]
 80024d6:	ee76 7a67 	vsub.f32	s15, s12, s15
 80024da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024de:	ee37 7a67 	vsub.f32	s14, s14, s15
 80024e2:	4b13      	ldr	r3, [pc, #76]	@ (8002530 <MadgwickAHRSupdate+0x818>)
 80024e4:	edd3 6a00 	vldr	s13, [r3]
 80024e8:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80024ec:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80024f0:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80024f4:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80024f8:	ee36 6a67 	vsub.f32	s12, s12, s15
 80024fc:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002500:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002504:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002508:	ee26 6a27 	vmul.f32	s12, s12, s15
 800250c:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 8002510:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8002514:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002518:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800251c:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002520:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002524:	edd7 7a03 	vldr	s15, [r7, #12]
 8002528:	e006      	b.n	8002538 <MadgwickAHRSupdate+0x820>
 800252a:	bf00      	nop
 800252c:	20000368 	.word	0x20000368
 8002530:	2000036c 	.word	0x2000036c
 8002534:	20000364 	.word	0x20000364
 8002538:	ee76 7a67 	vsub.f32	s15, s12, s15
 800253c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002540:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002544:	4bf6      	ldr	r3, [pc, #984]	@ (8002920 <MadgwickAHRSupdate+0xc08>)
 8002546:	edd3 6a00 	vldr	s13, [r3]
 800254a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800254e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002552:	4bf4      	ldr	r3, [pc, #976]	@ (8002924 <MadgwickAHRSupdate+0xc0c>)
 8002554:	ed93 6a00 	vldr	s12, [r3]
 8002558:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800255c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002560:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002564:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8002568:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 800256c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002570:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002574:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002578:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 800257c:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8002580:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002584:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002588:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800258c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002590:	edd7 7a02 	vldr	s15, [r7, #8]
 8002594:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002598:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800259c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025a0:	4be1      	ldr	r3, [pc, #900]	@ (8002928 <MadgwickAHRSupdate+0xc10>)
 80025a2:	edd3 6a00 	vldr	s13, [r3]
 80025a6:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80025aa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80025ae:	4bdf      	ldr	r3, [pc, #892]	@ (800292c <MadgwickAHRSupdate+0xc14>)
 80025b0:	ed93 6a00 	vldr	s12, [r3]
 80025b4:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80025b8:	ee66 7a27 	vmul.f32	s15, s12, s15
 80025bc:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80025c0:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 80025c4:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 80025c8:	ee36 6a27 	vadd.f32	s12, s12, s15
 80025cc:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80025d0:	ee26 6a27 	vmul.f32	s12, s12, s15
 80025d4:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 80025d8:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80025dc:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80025e0:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80025e4:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80025e8:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80025ec:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80025f0:	ee36 6a27 	vadd.f32	s12, s12, s15
 80025f4:	edd7 7a01 	vldr	s15, [r7, #4]
 80025f8:	ee76 7a67 	vsub.f32	s15, s12, s15
 80025fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002600:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002604:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax) + _2q3 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q2 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + (-_4bx * q2 - _2bz * q0) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q1 + _2bz * q3) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q0 - _4bz * q2) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002608:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 800260c:	eeb1 7a67 	vneg.f32	s14, s15
 8002610:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002614:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002618:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 800261c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002620:	edd7 7a06 	vldr	s15, [r7, #24]
 8002624:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002628:	ee27 7a27 	vmul.f32	s14, s14, s15
 800262c:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002630:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002634:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002638:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800263c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002640:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002644:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002648:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800264c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002650:	4bb3      	ldr	r3, [pc, #716]	@ (8002920 <MadgwickAHRSupdate+0xc08>)
 8002652:	edd3 7a00 	vldr	s15, [r3]
 8002656:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800265a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800265e:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002662:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002666:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800266a:	ee36 6a67 	vsub.f32	s12, s12, s15
 800266e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002672:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002676:	ee36 6a67 	vsub.f32	s12, s12, s15
 800267a:	edd7 7a04 	vldr	s15, [r7, #16]
 800267e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002682:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002686:	ee37 7a67 	vsub.f32	s14, s14, s15
 800268a:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800268e:	eef1 6a67 	vneg.f32	s13, s15
 8002692:	4ba3      	ldr	r3, [pc, #652]	@ (8002920 <MadgwickAHRSupdate+0xc08>)
 8002694:	edd3 7a00 	vldr	s15, [r3]
 8002698:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800269c:	4ba1      	ldr	r3, [pc, #644]	@ (8002924 <MadgwickAHRSupdate+0xc0c>)
 800269e:	ed93 6a00 	vldr	s12, [r3]
 80026a2:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80026a6:	ee66 7a27 	vmul.f32	s15, s12, s15
 80026aa:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80026ae:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80026b2:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80026b6:	ee36 6a67 	vsub.f32	s12, s12, s15
 80026ba:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80026be:	ee36 6a67 	vsub.f32	s12, s12, s15
 80026c2:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80026c6:	ee26 6a27 	vmul.f32	s12, s12, s15
 80026ca:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 80026ce:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80026d2:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80026d6:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80026da:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80026de:	ee36 6a27 	vadd.f32	s12, s12, s15
 80026e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80026e6:	ee76 7a67 	vsub.f32	s15, s12, s15
 80026ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026f2:	4b8e      	ldr	r3, [pc, #568]	@ (800292c <MadgwickAHRSupdate+0xc14>)
 80026f4:	edd3 6a00 	vldr	s13, [r3]
 80026f8:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80026fc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002700:	4b89      	ldr	r3, [pc, #548]	@ (8002928 <MadgwickAHRSupdate+0xc10>)
 8002702:	ed93 6a00 	vldr	s12, [r3]
 8002706:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800270a:	ee66 7a27 	vmul.f32	s15, s12, s15
 800270e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002712:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8002716:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 800271a:	ee36 6a67 	vsub.f32	s12, s12, s15
 800271e:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002722:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002726:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 800272a:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800272e:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002732:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002736:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800273a:	ee36 6a27 	vadd.f32	s12, s12, s15
 800273e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002742:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002746:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800274a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800274e:	4b75      	ldr	r3, [pc, #468]	@ (8002924 <MadgwickAHRSupdate+0xc0c>)
 8002750:	edd3 6a00 	vldr	s13, [r3]
 8002754:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002758:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800275c:	4b70      	ldr	r3, [pc, #448]	@ (8002920 <MadgwickAHRSupdate+0xc08>)
 800275e:	ed93 6a00 	vldr	s12, [r3]
 8002762:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002766:	ee66 7a27 	vmul.f32	s15, s12, s15
 800276a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800276e:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 8002772:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002776:	ee36 6a27 	vadd.f32	s12, s12, s15
 800277a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800277e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002782:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8002786:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 800278a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800278e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002792:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002796:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800279a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800279e:	ee36 6a27 	vadd.f32	s12, s12, s15
 80027a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80027a6:	ee76 7a67 	vsub.f32	s15, s12, s15
 80027aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027b2:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax) + _2q2 * (2.0f * q0q1 + _2q2q3 - ay) + (-_4bx * q3 + _2bz * q1) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q0 + _2bz * q2) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q1 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 80027b6:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 80027ba:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80027be:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 80027c2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80027c6:	edd7 7a06 	vldr	s15, [r7, #24]
 80027ca:	ee37 7a67 	vsub.f32	s14, s14, s15
 80027ce:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 80027d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027d6:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 80027da:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80027de:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 80027e2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80027e6:	edd7 7a05 	vldr	s15, [r7, #20]
 80027ea:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80027ee:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 80027f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027fa:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80027fe:	eef1 6a67 	vneg.f32	s13, s15
 8002802:	4b49      	ldr	r3, [pc, #292]	@ (8002928 <MadgwickAHRSupdate+0xc10>)
 8002804:	edd3 7a00 	vldr	s15, [r3]
 8002808:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800280c:	4b47      	ldr	r3, [pc, #284]	@ (800292c <MadgwickAHRSupdate+0xc14>)
 800280e:	ed93 6a00 	vldr	s12, [r3]
 8002812:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002816:	ee66 7a27 	vmul.f32	s15, s12, s15
 800281a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800281e:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8002822:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002826:	ee36 6a67 	vsub.f32	s12, s12, s15
 800282a:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800282e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002832:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002836:	ee26 6a27 	vmul.f32	s12, s12, s15
 800283a:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 800283e:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8002842:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002846:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800284a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800284e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002852:	edd7 7a03 	vldr	s15, [r7, #12]
 8002856:	ee76 7a67 	vsub.f32	s15, s12, s15
 800285a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800285e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002862:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002866:	eef1 6a67 	vneg.f32	s13, s15
 800286a:	4b2e      	ldr	r3, [pc, #184]	@ (8002924 <MadgwickAHRSupdate+0xc0c>)
 800286c:	edd3 7a00 	vldr	s15, [r3]
 8002870:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002874:	4b2a      	ldr	r3, [pc, #168]	@ (8002920 <MadgwickAHRSupdate+0xc08>)
 8002876:	ed93 6a00 	vldr	s12, [r3]
 800287a:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800287e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002882:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002886:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 800288a:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 800288e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002892:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002896:	ee26 6a27 	vmul.f32	s12, s12, s15
 800289a:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 800289e:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 80028a2:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80028a6:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80028aa:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80028ae:	ee36 6a27 	vadd.f32	s12, s12, s15
 80028b2:	edd7 7a02 	vldr	s15, [r7, #8]
 80028b6:	ee76 7a67 	vsub.f32	s15, s12, s15
 80028ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028be:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028c2:	4b1a      	ldr	r3, [pc, #104]	@ (800292c <MadgwickAHRSupdate+0xc14>)
 80028c4:	edd3 6a00 	vldr	s13, [r3]
 80028c8:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80028cc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80028d0:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 80028d4:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 80028d8:	ee36 6a27 	vadd.f32	s12, s12, s15
 80028dc:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80028e0:	ee26 6a27 	vmul.f32	s12, s12, s15
 80028e4:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 80028e8:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80028ec:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80028f0:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80028f4:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80028f8:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80028fc:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002900:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002904:	edd7 7a01 	vldr	s15, [r7, #4]
 8002908:	ee76 7a67 	vsub.f32	s15, s12, s15
 800290c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002910:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002914:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8002918:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800291c:	e008      	b.n	8002930 <MadgwickAHRSupdate+0xc18>
 800291e:	bf00      	nop
 8002920:	20000368 	.word	0x20000368
 8002924:	20000008 	.word	0x20000008
 8002928:	2000036c 	.word	0x2000036c
 800292c:	20000364 	.word	0x20000364
 8002930:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002934:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002938:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800293c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002940:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002944:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002948:	ee37 7a27 	vadd.f32	s14, s14, s15
 800294c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002950:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002954:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002958:	eeb0 0a67 	vmov.f32	s0, s15
 800295c:	f000 fc16 	bl	800318c <invSqrt>
 8002960:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
		s0 *= recipNorm;
 8002964:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8002968:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 800296c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002970:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		s1 *= recipNorm;
 8002974:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8002978:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 800297c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002980:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		s2 *= recipNorm;
 8002984:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8002988:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 800298c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002990:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		s3 *= recipNorm;
 8002994:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002998:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 800299c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029a0:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

		// Apply feedback step
		qDot1 -= beta * s0;
 80029a4:	4b61      	ldr	r3, [pc, #388]	@ (8002b2c <MadgwickAHRSupdate+0xe14>)
 80029a6:	ed93 7a00 	vldr	s14, [r3]
 80029aa:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80029ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029b2:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 80029b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029ba:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
		qDot2 -= beta * s1;
 80029be:	4b5b      	ldr	r3, [pc, #364]	@ (8002b2c <MadgwickAHRSupdate+0xe14>)
 80029c0:	ed93 7a00 	vldr	s14, [r3]
 80029c4:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80029c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029cc:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 80029d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029d4:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
		qDot3 -= beta * s2;
 80029d8:	4b54      	ldr	r3, [pc, #336]	@ (8002b2c <MadgwickAHRSupdate+0xe14>)
 80029da:	ed93 7a00 	vldr	s14, [r3]
 80029de:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80029e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029e6:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 80029ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029ee:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
		qDot4 -= beta * s3;
 80029f2:	4b4e      	ldr	r3, [pc, #312]	@ (8002b2c <MadgwickAHRSupdate+0xe14>)
 80029f4:	ed93 7a00 	vldr	s14, [r3]
 80029f8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80029fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a00:	ed97 7a2a 	vldr	s14, [r7, #168]	@ 0xa8
 8002a04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a08:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 8002a0c:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 8002a10:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8002b30 <MadgwickAHRSupdate+0xe18>
 8002a14:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002a18:	4b46      	ldr	r3, [pc, #280]	@ (8002b34 <MadgwickAHRSupdate+0xe1c>)
 8002a1a:	edd3 7a00 	vldr	s15, [r3]
 8002a1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a22:	4b44      	ldr	r3, [pc, #272]	@ (8002b34 <MadgwickAHRSupdate+0xe1c>)
 8002a24:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (1.0f / sampleFreq);
 8002a28:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8002a2c:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8002b30 <MadgwickAHRSupdate+0xe18>
 8002a30:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002a34:	4b40      	ldr	r3, [pc, #256]	@ (8002b38 <MadgwickAHRSupdate+0xe20>)
 8002a36:	edd3 7a00 	vldr	s15, [r3]
 8002a3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a3e:	4b3e      	ldr	r3, [pc, #248]	@ (8002b38 <MadgwickAHRSupdate+0xe20>)
 8002a40:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (1.0f / sampleFreq);
 8002a44:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8002a48:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8002b30 <MadgwickAHRSupdate+0xe18>
 8002a4c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002a50:	4b3a      	ldr	r3, [pc, #232]	@ (8002b3c <MadgwickAHRSupdate+0xe24>)
 8002a52:	edd3 7a00 	vldr	s15, [r3]
 8002a56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a5a:	4b38      	ldr	r3, [pc, #224]	@ (8002b3c <MadgwickAHRSupdate+0xe24>)
 8002a5c:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (1.0f / sampleFreq);
 8002a60:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8002a64:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8002b30 <MadgwickAHRSupdate+0xe18>
 8002a68:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002a6c:	4b34      	ldr	r3, [pc, #208]	@ (8002b40 <MadgwickAHRSupdate+0xe28>)
 8002a6e:	edd3 7a00 	vldr	s15, [r3]
 8002a72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a76:	4b32      	ldr	r3, [pc, #200]	@ (8002b40 <MadgwickAHRSupdate+0xe28>)
 8002a78:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8002a7c:	4b2d      	ldr	r3, [pc, #180]	@ (8002b34 <MadgwickAHRSupdate+0xe1c>)
 8002a7e:	ed93 7a00 	vldr	s14, [r3]
 8002a82:	4b2c      	ldr	r3, [pc, #176]	@ (8002b34 <MadgwickAHRSupdate+0xe1c>)
 8002a84:	edd3 7a00 	vldr	s15, [r3]
 8002a88:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a8c:	4b2a      	ldr	r3, [pc, #168]	@ (8002b38 <MadgwickAHRSupdate+0xe20>)
 8002a8e:	edd3 6a00 	vldr	s13, [r3]
 8002a92:	4b29      	ldr	r3, [pc, #164]	@ (8002b38 <MadgwickAHRSupdate+0xe20>)
 8002a94:	edd3 7a00 	vldr	s15, [r3]
 8002a98:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a9c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002aa0:	4b26      	ldr	r3, [pc, #152]	@ (8002b3c <MadgwickAHRSupdate+0xe24>)
 8002aa2:	edd3 6a00 	vldr	s13, [r3]
 8002aa6:	4b25      	ldr	r3, [pc, #148]	@ (8002b3c <MadgwickAHRSupdate+0xe24>)
 8002aa8:	edd3 7a00 	vldr	s15, [r3]
 8002aac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ab0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ab4:	4b22      	ldr	r3, [pc, #136]	@ (8002b40 <MadgwickAHRSupdate+0xe28>)
 8002ab6:	edd3 6a00 	vldr	s13, [r3]
 8002aba:	4b21      	ldr	r3, [pc, #132]	@ (8002b40 <MadgwickAHRSupdate+0xe28>)
 8002abc:	edd3 7a00 	vldr	s15, [r3]
 8002ac0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ac4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ac8:	eeb0 0a67 	vmov.f32	s0, s15
 8002acc:	f000 fb5e 	bl	800318c <invSqrt>
 8002ad0:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
	q0 *= recipNorm;
 8002ad4:	4b17      	ldr	r3, [pc, #92]	@ (8002b34 <MadgwickAHRSupdate+0xe1c>)
 8002ad6:	ed93 7a00 	vldr	s14, [r3]
 8002ada:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002ade:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ae2:	4b14      	ldr	r3, [pc, #80]	@ (8002b34 <MadgwickAHRSupdate+0xe1c>)
 8002ae4:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 8002ae8:	4b13      	ldr	r3, [pc, #76]	@ (8002b38 <MadgwickAHRSupdate+0xe20>)
 8002aea:	ed93 7a00 	vldr	s14, [r3]
 8002aee:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002af2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002af6:	4b10      	ldr	r3, [pc, #64]	@ (8002b38 <MadgwickAHRSupdate+0xe20>)
 8002af8:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 8002afc:	4b0f      	ldr	r3, [pc, #60]	@ (8002b3c <MadgwickAHRSupdate+0xe24>)
 8002afe:	ed93 7a00 	vldr	s14, [r3]
 8002b02:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002b06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b0a:	4b0c      	ldr	r3, [pc, #48]	@ (8002b3c <MadgwickAHRSupdate+0xe24>)
 8002b0c:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 8002b10:	4b0b      	ldr	r3, [pc, #44]	@ (8002b40 <MadgwickAHRSupdate+0xe28>)
 8002b12:	ed93 7a00 	vldr	s14, [r3]
 8002b16:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002b1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b1e:	4b08      	ldr	r3, [pc, #32]	@ (8002b40 <MadgwickAHRSupdate+0xe28>)
 8002b20:	edc3 7a00 	vstr	s15, [r3]
}
 8002b24:	37b8      	adds	r7, #184	@ 0xb8
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	20000004 	.word	0x20000004
 8002b30:	3a83126f 	.word	0x3a83126f
 8002b34:	20000008 	.word	0x20000008
 8002b38:	20000364 	.word	0x20000364
 8002b3c:	20000368 	.word	0x20000368
 8002b40:	2000036c 	.word	0x2000036c

08002b44 <MadgwickAHRSupdateIMU>:

//---------------------------------------------------------------------------------------------------
// IMU algorithm update

void MadgwickAHRSupdateIMU(float gx, float gy, float gz, float ax, float ay, float az) {
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b09c      	sub	sp, #112	@ 0x70
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	ed87 0a05 	vstr	s0, [r7, #20]
 8002b4e:	edc7 0a04 	vstr	s1, [r7, #16]
 8002b52:	ed87 1a03 	vstr	s2, [r7, #12]
 8002b56:	edc7 1a02 	vstr	s3, [r7, #8]
 8002b5a:	ed87 2a01 	vstr	s4, [r7, #4]
 8002b5e:	edc7 2a00 	vstr	s5, [r7]
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2 ,_8q1, _8q2, q0q0, q1q1, q2q2, q3q3;

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8002b62:	4bec      	ldr	r3, [pc, #944]	@ (8002f14 <MadgwickAHRSupdateIMU+0x3d0>)
 8002b64:	edd3 7a00 	vldr	s15, [r3]
 8002b68:	eeb1 7a67 	vneg.f32	s14, s15
 8002b6c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b70:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b74:	4be8      	ldr	r3, [pc, #928]	@ (8002f18 <MadgwickAHRSupdateIMU+0x3d4>)
 8002b76:	edd3 6a00 	vldr	s13, [r3]
 8002b7a:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b82:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b86:	4be5      	ldr	r3, [pc, #916]	@ (8002f1c <MadgwickAHRSupdateIMU+0x3d8>)
 8002b88:	edd3 6a00 	vldr	s13, [r3]
 8002b8c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b94:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b98:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002b9c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ba0:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8002ba4:	4bde      	ldr	r3, [pc, #888]	@ (8002f20 <MadgwickAHRSupdateIMU+0x3dc>)
 8002ba6:	ed93 7a00 	vldr	s14, [r3]
 8002baa:	edd7 7a05 	vldr	s15, [r7, #20]
 8002bae:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002bb2:	4bd9      	ldr	r3, [pc, #868]	@ (8002f18 <MadgwickAHRSupdateIMU+0x3d4>)
 8002bb4:	edd3 6a00 	vldr	s13, [r3]
 8002bb8:	edd7 7a03 	vldr	s15, [r7, #12]
 8002bbc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bc0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002bc4:	4bd5      	ldr	r3, [pc, #852]	@ (8002f1c <MadgwickAHRSupdateIMU+0x3d8>)
 8002bc6:	edd3 6a00 	vldr	s13, [r3]
 8002bca:	edd7 7a04 	vldr	s15, [r7, #16]
 8002bce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bd2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bd6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002bda:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bde:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8002be2:	4bcf      	ldr	r3, [pc, #828]	@ (8002f20 <MadgwickAHRSupdateIMU+0x3dc>)
 8002be4:	ed93 7a00 	vldr	s14, [r3]
 8002be8:	edd7 7a04 	vldr	s15, [r7, #16]
 8002bec:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002bf0:	4bc8      	ldr	r3, [pc, #800]	@ (8002f14 <MadgwickAHRSupdateIMU+0x3d0>)
 8002bf2:	edd3 6a00 	vldr	s13, [r3]
 8002bf6:	edd7 7a03 	vldr	s15, [r7, #12]
 8002bfa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bfe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002c02:	4bc6      	ldr	r3, [pc, #792]	@ (8002f1c <MadgwickAHRSupdateIMU+0x3d8>)
 8002c04:	edd3 6a00 	vldr	s13, [r3]
 8002c08:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c14:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002c18:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c1c:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8002c20:	4bbf      	ldr	r3, [pc, #764]	@ (8002f20 <MadgwickAHRSupdateIMU+0x3dc>)
 8002c22:	ed93 7a00 	vldr	s14, [r3]
 8002c26:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c2a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c2e:	4bb9      	ldr	r3, [pc, #740]	@ (8002f14 <MadgwickAHRSupdateIMU+0x3d0>)
 8002c30:	edd3 6a00 	vldr	s13, [r3]
 8002c34:	edd7 7a04 	vldr	s15, [r7, #16]
 8002c38:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c3c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c40:	4bb5      	ldr	r3, [pc, #724]	@ (8002f18 <MadgwickAHRSupdateIMU+0x3d4>)
 8002c42:	edd3 6a00 	vldr	s13, [r3]
 8002c46:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c4a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c52:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002c56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c5a:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8002c5e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002c62:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002c66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c6a:	d10e      	bne.n	8002c8a <MadgwickAHRSupdateIMU+0x146>
 8002c6c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c70:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002c74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c78:	d107      	bne.n	8002c8a <MadgwickAHRSupdateIMU+0x146>
 8002c7a:	edd7 7a00 	vldr	s15, [r7]
 8002c7e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002c82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c86:	f000 81e5 	beq.w	8003054 <MadgwickAHRSupdateIMU+0x510>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8002c8a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002c8e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002c92:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c96:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002c9a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c9e:	edd7 7a00 	vldr	s15, [r7]
 8002ca2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002ca6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002caa:	eeb0 0a67 	vmov.f32	s0, s15
 8002cae:	f000 fa6d 	bl	800318c <invSqrt>
 8002cb2:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
		ax *= recipNorm;
 8002cb6:	ed97 7a02 	vldr	s14, [r7, #8]
 8002cba:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002cbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cc2:	edc7 7a02 	vstr	s15, [r7, #8]
		ay *= recipNorm;
 8002cc6:	ed97 7a01 	vldr	s14, [r7, #4]
 8002cca:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002cce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cd2:	edc7 7a01 	vstr	s15, [r7, #4]
		az *= recipNorm;   
 8002cd6:	ed97 7a00 	vldr	s14, [r7]
 8002cda:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002cde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ce2:	edc7 7a00 	vstr	s15, [r7]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0 = 2.0f * q0;
 8002ce6:	4b8e      	ldr	r3, [pc, #568]	@ (8002f20 <MadgwickAHRSupdateIMU+0x3dc>)
 8002ce8:	edd3 7a00 	vldr	s15, [r3]
 8002cec:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002cf0:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
		_2q1 = 2.0f * q1;
 8002cf4:	4b87      	ldr	r3, [pc, #540]	@ (8002f14 <MadgwickAHRSupdateIMU+0x3d0>)
 8002cf6:	edd3 7a00 	vldr	s15, [r3]
 8002cfa:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002cfe:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
		_2q2 = 2.0f * q2;
 8002d02:	4b85      	ldr	r3, [pc, #532]	@ (8002f18 <MadgwickAHRSupdateIMU+0x3d4>)
 8002d04:	edd3 7a00 	vldr	s15, [r3]
 8002d08:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002d0c:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
		_2q3 = 2.0f * q3;
 8002d10:	4b82      	ldr	r3, [pc, #520]	@ (8002f1c <MadgwickAHRSupdateIMU+0x3d8>)
 8002d12:	edd3 7a00 	vldr	s15, [r3]
 8002d16:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002d1a:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
		_4q0 = 4.0f * q0;
 8002d1e:	4b80      	ldr	r3, [pc, #512]	@ (8002f20 <MadgwickAHRSupdateIMU+0x3dc>)
 8002d20:	edd3 7a00 	vldr	s15, [r3]
 8002d24:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8002d28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d2c:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
		_4q1 = 4.0f * q1;
 8002d30:	4b78      	ldr	r3, [pc, #480]	@ (8002f14 <MadgwickAHRSupdateIMU+0x3d0>)
 8002d32:	edd3 7a00 	vldr	s15, [r3]
 8002d36:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8002d3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d3e:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		_4q2 = 4.0f * q2;
 8002d42:	4b75      	ldr	r3, [pc, #468]	@ (8002f18 <MadgwickAHRSupdateIMU+0x3d4>)
 8002d44:	edd3 7a00 	vldr	s15, [r3]
 8002d48:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8002d4c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d50:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		_8q1 = 8.0f * q1;
 8002d54:	4b6f      	ldr	r3, [pc, #444]	@ (8002f14 <MadgwickAHRSupdateIMU+0x3d0>)
 8002d56:	edd3 7a00 	vldr	s15, [r3]
 8002d5a:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 8002d5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d62:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		_8q2 = 8.0f * q2;
 8002d66:	4b6c      	ldr	r3, [pc, #432]	@ (8002f18 <MadgwickAHRSupdateIMU+0x3d4>)
 8002d68:	edd3 7a00 	vldr	s15, [r3]
 8002d6c:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 8002d70:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d74:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		q0q0 = q0 * q0;
 8002d78:	4b69      	ldr	r3, [pc, #420]	@ (8002f20 <MadgwickAHRSupdateIMU+0x3dc>)
 8002d7a:	ed93 7a00 	vldr	s14, [r3]
 8002d7e:	4b68      	ldr	r3, [pc, #416]	@ (8002f20 <MadgwickAHRSupdateIMU+0x3dc>)
 8002d80:	edd3 7a00 	vldr	s15, [r3]
 8002d84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d88:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		q1q1 = q1 * q1;
 8002d8c:	4b61      	ldr	r3, [pc, #388]	@ (8002f14 <MadgwickAHRSupdateIMU+0x3d0>)
 8002d8e:	ed93 7a00 	vldr	s14, [r3]
 8002d92:	4b60      	ldr	r3, [pc, #384]	@ (8002f14 <MadgwickAHRSupdateIMU+0x3d0>)
 8002d94:	edd3 7a00 	vldr	s15, [r3]
 8002d98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d9c:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		q2q2 = q2 * q2;
 8002da0:	4b5d      	ldr	r3, [pc, #372]	@ (8002f18 <MadgwickAHRSupdateIMU+0x3d4>)
 8002da2:	ed93 7a00 	vldr	s14, [r3]
 8002da6:	4b5c      	ldr	r3, [pc, #368]	@ (8002f18 <MadgwickAHRSupdateIMU+0x3d4>)
 8002da8:	edd3 7a00 	vldr	s15, [r3]
 8002dac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002db0:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		q3q3 = q3 * q3;
 8002db4:	4b59      	ldr	r3, [pc, #356]	@ (8002f1c <MadgwickAHRSupdateIMU+0x3d8>)
 8002db6:	ed93 7a00 	vldr	s14, [r3]
 8002dba:	4b58      	ldr	r3, [pc, #352]	@ (8002f1c <MadgwickAHRSupdateIMU+0x3d8>)
 8002dbc:	edd3 7a00 	vldr	s15, [r3]
 8002dc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dc4:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

		// Gradient decent algorithm corrective step
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8002dc8:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8002dcc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002dd0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002dd4:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 8002dd8:	edd7 7a02 	vldr	s15, [r7, #8]
 8002ddc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002de0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002de4:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 8002de8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002dec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002df0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002df4:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 8002df8:	edd7 7a01 	vldr	s15, [r7, #4]
 8002dfc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e04:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8002e08:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8002e0c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002e10:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e14:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 8002e18:	edd7 7a02 	vldr	s15, [r7, #8]
 8002e1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e20:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e24:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002e28:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8002e2c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002e30:	4b38      	ldr	r3, [pc, #224]	@ (8002f14 <MadgwickAHRSupdateIMU+0x3d0>)
 8002e32:	edd3 7a00 	vldr	s15, [r3]
 8002e36:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e3a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e3e:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 8002e42:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e46:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e4a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e4e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002e52:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e56:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 8002e5a:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002e5e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e62:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e66:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 8002e6a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002e6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e72:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e76:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8002e7a:	edd7 7a00 	vldr	s15, [r7]
 8002e7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e86:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8002e8a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002e8e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8002e92:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002e96:	4b20      	ldr	r3, [pc, #128]	@ (8002f18 <MadgwickAHRSupdateIMU+0x3d4>)
 8002e98:	edd3 7a00 	vldr	s15, [r3]
 8002e9c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ea0:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 8002ea4:	edd7 7a02 	vldr	s15, [r7, #8]
 8002ea8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002eac:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002eb0:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8002eb4:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002eb8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ebc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ec0:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 8002ec4:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ec8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ecc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002ed0:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002ed4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002ed8:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8002edc:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002ee0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ee4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ee8:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8002eec:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002ef0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ef4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ef8:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8002efc:	edd7 7a00 	vldr	s15, [r7]
 8002f00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f08:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8002f0c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002f10:	e008      	b.n	8002f24 <MadgwickAHRSupdateIMU+0x3e0>
 8002f12:	bf00      	nop
 8002f14:	20000364 	.word	0x20000364
 8002f18:	20000368 	.word	0x20000368
 8002f1c:	2000036c 	.word	0x2000036c
 8002f20:	20000008 	.word	0x20000008
 8002f24:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8002f28:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002f2c:	4b91      	ldr	r3, [pc, #580]	@ (8003174 <MadgwickAHRSupdateIMU+0x630>)
 8002f2e:	edd3 7a00 	vldr	s15, [r3]
 8002f32:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f36:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 8002f3a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f3e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f42:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f46:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002f4a:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8002f4e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002f52:	4b88      	ldr	r3, [pc, #544]	@ (8003174 <MadgwickAHRSupdateIMU+0x630>)
 8002f54:	edd3 7a00 	vldr	s15, [r3]
 8002f58:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f5c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f60:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 8002f64:	edd7 7a01 	vldr	s15, [r7, #4]
 8002f68:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f70:	edc7 7a06 	vstr	s15, [r7, #24]
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8002f74:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002f78:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002f7c:	edd7 7a08 	vldr	s15, [r7, #32]
 8002f80:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002f84:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f88:	edd7 7a07 	vldr	s15, [r7, #28]
 8002f8c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002f90:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f94:	edd7 7a06 	vldr	s15, [r7, #24]
 8002f98:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002f9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fa0:	eeb0 0a67 	vmov.f32	s0, s15
 8002fa4:	f000 f8f2 	bl	800318c <invSqrt>
 8002fa8:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
		s0 *= recipNorm;
 8002fac:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002fb0:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002fb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fb8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		s1 *= recipNorm;
 8002fbc:	ed97 7a08 	vldr	s14, [r7, #32]
 8002fc0:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002fc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fc8:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 *= recipNorm;
 8002fcc:	ed97 7a07 	vldr	s14, [r7, #28]
 8002fd0:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002fd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fd8:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 *= recipNorm;
 8002fdc:	ed97 7a06 	vldr	s14, [r7, #24]
 8002fe0:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002fe4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fe8:	edc7 7a06 	vstr	s15, [r7, #24]

		// Apply feedback step
		qDot1 -= beta * s0;
 8002fec:	4b62      	ldr	r3, [pc, #392]	@ (8003178 <MadgwickAHRSupdateIMU+0x634>)
 8002fee:	ed93 7a00 	vldr	s14, [r3]
 8002ff2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002ff6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ffa:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8002ffe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003002:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
		qDot2 -= beta * s1;
 8003006:	4b5c      	ldr	r3, [pc, #368]	@ (8003178 <MadgwickAHRSupdateIMU+0x634>)
 8003008:	ed93 7a00 	vldr	s14, [r3]
 800300c:	edd7 7a08 	vldr	s15, [r7, #32]
 8003010:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003014:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 8003018:	ee77 7a67 	vsub.f32	s15, s14, s15
 800301c:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
		qDot3 -= beta * s2;
 8003020:	4b55      	ldr	r3, [pc, #340]	@ (8003178 <MadgwickAHRSupdateIMU+0x634>)
 8003022:	ed93 7a00 	vldr	s14, [r3]
 8003026:	edd7 7a07 	vldr	s15, [r7, #28]
 800302a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800302e:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 8003032:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003036:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
		qDot4 -= beta * s3;
 800303a:	4b4f      	ldr	r3, [pc, #316]	@ (8003178 <MadgwickAHRSupdateIMU+0x634>)
 800303c:	ed93 7a00 	vldr	s14, [r3]
 8003040:	edd7 7a06 	vldr	s15, [r7, #24]
 8003044:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003048:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 800304c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003050:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 8003054:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8003058:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800317c <MadgwickAHRSupdateIMU+0x638>
 800305c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003060:	4b47      	ldr	r3, [pc, #284]	@ (8003180 <MadgwickAHRSupdateIMU+0x63c>)
 8003062:	edd3 7a00 	vldr	s15, [r3]
 8003066:	ee77 7a27 	vadd.f32	s15, s14, s15
 800306a:	4b45      	ldr	r3, [pc, #276]	@ (8003180 <MadgwickAHRSupdateIMU+0x63c>)
 800306c:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (1.0f / sampleFreq);
 8003070:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8003074:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 800317c <MadgwickAHRSupdateIMU+0x638>
 8003078:	ee27 7a87 	vmul.f32	s14, s15, s14
 800307c:	4b41      	ldr	r3, [pc, #260]	@ (8003184 <MadgwickAHRSupdateIMU+0x640>)
 800307e:	edd3 7a00 	vldr	s15, [r3]
 8003082:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003086:	4b3f      	ldr	r3, [pc, #252]	@ (8003184 <MadgwickAHRSupdateIMU+0x640>)
 8003088:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (1.0f / sampleFreq);
 800308c:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8003090:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800317c <MadgwickAHRSupdateIMU+0x638>
 8003094:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003098:	4b3b      	ldr	r3, [pc, #236]	@ (8003188 <MadgwickAHRSupdateIMU+0x644>)
 800309a:	edd3 7a00 	vldr	s15, [r3]
 800309e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030a2:	4b39      	ldr	r3, [pc, #228]	@ (8003188 <MadgwickAHRSupdateIMU+0x644>)
 80030a4:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (1.0f / sampleFreq);
 80030a8:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 80030ac:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 800317c <MadgwickAHRSupdateIMU+0x638>
 80030b0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80030b4:	4b2f      	ldr	r3, [pc, #188]	@ (8003174 <MadgwickAHRSupdateIMU+0x630>)
 80030b6:	edd3 7a00 	vldr	s15, [r3]
 80030ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030be:	4b2d      	ldr	r3, [pc, #180]	@ (8003174 <MadgwickAHRSupdateIMU+0x630>)
 80030c0:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 80030c4:	4b2e      	ldr	r3, [pc, #184]	@ (8003180 <MadgwickAHRSupdateIMU+0x63c>)
 80030c6:	ed93 7a00 	vldr	s14, [r3]
 80030ca:	4b2d      	ldr	r3, [pc, #180]	@ (8003180 <MadgwickAHRSupdateIMU+0x63c>)
 80030cc:	edd3 7a00 	vldr	s15, [r3]
 80030d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030d4:	4b2b      	ldr	r3, [pc, #172]	@ (8003184 <MadgwickAHRSupdateIMU+0x640>)
 80030d6:	edd3 6a00 	vldr	s13, [r3]
 80030da:	4b2a      	ldr	r3, [pc, #168]	@ (8003184 <MadgwickAHRSupdateIMU+0x640>)
 80030dc:	edd3 7a00 	vldr	s15, [r3]
 80030e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030e8:	4b27      	ldr	r3, [pc, #156]	@ (8003188 <MadgwickAHRSupdateIMU+0x644>)
 80030ea:	edd3 6a00 	vldr	s13, [r3]
 80030ee:	4b26      	ldr	r3, [pc, #152]	@ (8003188 <MadgwickAHRSupdateIMU+0x644>)
 80030f0:	edd3 7a00 	vldr	s15, [r3]
 80030f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030fc:	4b1d      	ldr	r3, [pc, #116]	@ (8003174 <MadgwickAHRSupdateIMU+0x630>)
 80030fe:	edd3 6a00 	vldr	s13, [r3]
 8003102:	4b1c      	ldr	r3, [pc, #112]	@ (8003174 <MadgwickAHRSupdateIMU+0x630>)
 8003104:	edd3 7a00 	vldr	s15, [r3]
 8003108:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800310c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003110:	eeb0 0a67 	vmov.f32	s0, s15
 8003114:	f000 f83a 	bl	800318c <invSqrt>
 8003118:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
	q0 *= recipNorm;
 800311c:	4b18      	ldr	r3, [pc, #96]	@ (8003180 <MadgwickAHRSupdateIMU+0x63c>)
 800311e:	ed93 7a00 	vldr	s14, [r3]
 8003122:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003126:	ee67 7a27 	vmul.f32	s15, s14, s15
 800312a:	4b15      	ldr	r3, [pc, #84]	@ (8003180 <MadgwickAHRSupdateIMU+0x63c>)
 800312c:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 8003130:	4b14      	ldr	r3, [pc, #80]	@ (8003184 <MadgwickAHRSupdateIMU+0x640>)
 8003132:	ed93 7a00 	vldr	s14, [r3]
 8003136:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800313a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800313e:	4b11      	ldr	r3, [pc, #68]	@ (8003184 <MadgwickAHRSupdateIMU+0x640>)
 8003140:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 8003144:	4b10      	ldr	r3, [pc, #64]	@ (8003188 <MadgwickAHRSupdateIMU+0x644>)
 8003146:	ed93 7a00 	vldr	s14, [r3]
 800314a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800314e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003152:	4b0d      	ldr	r3, [pc, #52]	@ (8003188 <MadgwickAHRSupdateIMU+0x644>)
 8003154:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 8003158:	4b06      	ldr	r3, [pc, #24]	@ (8003174 <MadgwickAHRSupdateIMU+0x630>)
 800315a:	ed93 7a00 	vldr	s14, [r3]
 800315e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003162:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003166:	4b03      	ldr	r3, [pc, #12]	@ (8003174 <MadgwickAHRSupdateIMU+0x630>)
 8003168:	edc3 7a00 	vstr	s15, [r3]
}
 800316c:	bf00      	nop
 800316e:	3770      	adds	r7, #112	@ 0x70
 8003170:	46bd      	mov	sp, r7
 8003172:	bd80      	pop	{r7, pc}
 8003174:	2000036c 	.word	0x2000036c
 8003178:	20000004 	.word	0x20000004
 800317c:	3a83126f 	.word	0x3a83126f
 8003180:	20000008 	.word	0x20000008
 8003184:	20000364 	.word	0x20000364
 8003188:	20000368 	.word	0x20000368

0800318c <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
 800318c:	b480      	push	{r7}
 800318e:	b087      	sub	sp, #28
 8003190:	af00      	add	r7, sp, #0
 8003192:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8003196:	edd7 7a01 	vldr	s15, [r7, #4]
 800319a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800319e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031a2:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 80031aa:	f107 0310 	add.w	r3, r7, #16
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	105a      	asrs	r2, r3, #1
 80031b6:	4b12      	ldr	r3, [pc, #72]	@ (8003200 <invSqrt+0x74>)
 80031b8:	1a9b      	subs	r3, r3, r2
 80031ba:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 80031bc:	f107 030c 	add.w	r3, r7, #12
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 80031c4:	ed97 7a04 	vldr	s14, [r7, #16]
 80031c8:	edd7 7a05 	vldr	s15, [r7, #20]
 80031cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031d0:	edd7 7a04 	vldr	s15, [r7, #16]
 80031d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031d8:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80031dc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80031e0:	edd7 7a04 	vldr	s15, [r7, #16]
 80031e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031e8:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 80031ec:	693b      	ldr	r3, [r7, #16]
 80031ee:	ee07 3a90 	vmov	s15, r3
}
 80031f2:	eeb0 0a67 	vmov.f32	s0, s15
 80031f6:	371c      	adds	r7, #28
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr
 8003200:	5f3759df 	.word	0x5f3759df

08003204 <HAL_UARTEx_RxEventCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8003204:	b580      	push	{r7, lr}
 8003206:	b082      	sub	sp, #8
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
 800320c:	460b      	mov	r3, r1
 800320e:	807b      	strh	r3, [r7, #2]
	if (huart->Instance != USART1) return;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a05      	ldr	r2, [pc, #20]	@ (800322c <HAL_UARTEx_RxEventCallback+0x28>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d104      	bne.n	8003224 <HAL_UARTEx_RxEventCallback+0x20>
	uart_dma_rx_event_callback(Size);
 800321a:	887b      	ldrh	r3, [r7, #2]
 800321c:	4618      	mov	r0, r3
 800321e:	f001 facd 	bl	80047bc <uart_dma_rx_event_callback>
 8003222:	e000      	b.n	8003226 <HAL_UARTEx_RxEventCallback+0x22>
	if (huart->Instance != USART1) return;
 8003224:	bf00      	nop
}
 8003226:	3708      	adds	r7, #8
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}
 800322c:	40011000 	.word	0x40011000

08003230 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
	if (huart->Instance != USART1) return;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a04      	ldr	r2, [pc, #16]	@ (8003250 <HAL_UART_ErrorCallback+0x20>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d102      	bne.n	8003248 <HAL_UART_ErrorCallback+0x18>
	uart_dma_error_callback();
 8003242:	f001 fbf9 	bl	8004a38 <uart_dma_error_callback>
 8003246:	e000      	b.n	800324a <HAL_UART_ErrorCallback+0x1a>
	if (huart->Instance != USART1) return;
 8003248:	bf00      	nop
}
 800324a:	3708      	adds	r7, #8
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	40011000 	.word	0x40011000

08003254 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003254:	b580      	push	{r7, lr}
 8003256:	b082      	sub	sp, #8
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
    	calib_mag = mag_cal;
#endif
    }
#endif
#ifndef CALIBRATE
	if (htim->Instance == TIM6) {
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a06      	ldr	r2, [pc, #24]	@ (800327c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d105      	bne.n	8003272 <HAL_TIM_PeriodElapsedCallback+0x1e>
		calculate_orientation(orientation_quat, &roll, &pitch, &yaw);
 8003266:	4b06      	ldr	r3, [pc, #24]	@ (8003280 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8003268:	4a06      	ldr	r2, [pc, #24]	@ (8003284 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800326a:	4907      	ldr	r1, [pc, #28]	@ (8003288 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800326c:	4807      	ldr	r0, [pc, #28]	@ (800328c <HAL_TIM_PeriodElapsedCallback+0x38>)
 800326e:	f000 fcd7 	bl	8003c20 <calculate_orientation>
	}
#endif
}
 8003272:	bf00      	nop
 8003274:	3708      	adds	r7, #8
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}
 800327a:	bf00      	nop
 800327c:	40001000 	.word	0x40001000
 8003280:	20000740 	.word	0x20000740
 8003284:	2000073c 	.word	0x2000073c
 8003288:	20000738 	.word	0x20000738
 800328c:	20000728 	.word	0x20000728

08003290 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003290:	b590      	push	{r4, r7, lr}
 8003292:	b083      	sub	sp, #12
 8003294:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003296:	f001 fedb 	bl	8005050 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800329a:	f000 f86f 	bl	800337c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800329e:	f000 fbf1 	bl	8003a84 <MX_GPIO_Init>
  MX_DMA_Init();
 80032a2:	f000 fbcf 	bl	8003a44 <MX_DMA_Init>
  MX_FATFS_Init();
 80032a6:	f00a ff2f 	bl	800e108 <MX_FATFS_Init>
  MX_TIM2_Init();
 80032aa:	f000 faab 	bl	8003804 <MX_TIM2_Init>
  MX_I2C1_Init();
 80032ae:	f000 f935 	bl	800351c <MX_I2C1_Init>
  MX_SPI2_Init();
 80032b2:	f000 f9c5 	bl	8003640 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 80032b6:	f000 fb9b 	bl	80039f0 <MX_USART1_UART_Init>
  MX_CRC_Init();
 80032ba:	f000 f91b 	bl	80034f4 <MX_CRC_Init>
  MX_TIM1_Init();
 80032be:	f000 f9f5 	bl	80036ac <MX_TIM1_Init>
  MX_ADC1_Init();
 80032c2:	f000 f8c5 	bl	8003450 <MX_ADC1_Init>
  MX_I2C2_Init();
 80032c6:	f000 f957 	bl	8003578 <MX_I2C2_Init>
  MX_SPI1_Init();
 80032ca:	f000 f983 	bl	80035d4 <MX_SPI1_Init>
  MX_TIM7_Init();
 80032ce:	f000 fb59 	bl	8003984 <MX_TIM7_Init>
  MX_USB_DEVICE_Init();
 80032d2:	f00c ffaf 	bl	8010234 <MX_USB_DEVICE_Init>
  MX_TIM6_Init();
 80032d6:	f000 fb1f 	bl	8003918 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  initialize_uart_dma();
 80032da:	f001 fa57 	bl	800478c <initialize_uart_dma>

  rgb_led_start(&status_led);
 80032de:	481f      	ldr	r0, [pc, #124]	@ (800335c <main+0xcc>)
 80032e0:	f7fe fc1a 	bl	8001b18 <rgb_led_start>

#ifndef CALIBRATE
  HAL_TIM_Base_Start_IT(&htim6);
 80032e4:	481e      	ldr	r0, [pc, #120]	@ (8003360 <main+0xd0>)
 80032e6:	f007 f97b 	bl	800a5e0 <HAL_TIM_Base_Start_IT>
  initialize_orientation();
 80032ea:	f000 fc75 	bl	8003bd8 <initialize_orientation>

//  servo_start(&tvc_x);
//  servo_start(&tvc_y);

  pyro_init(&motor);
 80032ee:	481d      	ldr	r0, [pc, #116]	@ (8003364 <main+0xd4>)
 80032f0:	f7fe fcb2 	bl	8001c58 <pyro_init>
  pyro_init(&parachute);
 80032f4:	481c      	ldr	r0, [pc, #112]	@ (8003368 <main+0xd8>)
 80032f6:	f7fe fcaf 	bl	8001c58 <pyro_init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
#ifndef CALIBRATE
	  pyro_update(&motor);
 80032fa:	481a      	ldr	r0, [pc, #104]	@ (8003364 <main+0xd4>)
 80032fc:	f7fe fcc2 	bl	8001c84 <pyro_update>
	  pyro_update(&parachute);
 8003300:	4819      	ldr	r0, [pc, #100]	@ (8003368 <main+0xd8>)
 8003302:	f7fe fcbf 	bl	8001c84 <pyro_update>
#endif

	  if (uart_dma_is_data_ready()) {
 8003306:	f001 fbb3 	bl	8004a70 <uart_dma_is_data_ready>
 800330a:	4603      	mov	r3, r0
 800330c:	2b00      	cmp	r3, #0
 800330e:	d00a      	beq.n	8003326 <main+0x96>
		  uart_dma_reset_data_ready();
 8003310:	f001 fbba 	bl	8004a88 <uart_dma_reset_data_ready>

		  // process packet
		  sensor_packet* latest_packet = uart_dma_get_latest_packet();
 8003314:	f001 fbc4 	bl	8004aa0 <uart_dma_get_latest_packet>
 8003318:	6078      	str	r0, [r7, #4]
		  process_raw_sensor_data(&latest_packet->data, &data);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	3302      	adds	r3, #2
 800331e:	4913      	ldr	r1, [pc, #76]	@ (800336c <main+0xdc>)
 8003320:	4618      	mov	r0, r3
 8003322:	f001 fc1d 	bl	8004b60 <process_raw_sensor_data>
		  // log new data

		  // control algorithms
	  }
#ifndef CALIBRATE
	  uint32_t now = HAL_GetTick();
 8003326:	f001 fef9 	bl	800511c <HAL_GetTick>
 800332a:	6038      	str	r0, [r7, #0]
	  if ((now - last_send_time) >= send_interval) {
 800332c:	4b10      	ldr	r3, [pc, #64]	@ (8003370 <main+0xe0>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	683a      	ldr	r2, [r7, #0]
 8003332:	1ad3      	subs	r3, r2, r3
 8003334:	2232      	movs	r2, #50	@ 0x32
 8003336:	4293      	cmp	r3, r2
 8003338:	d3df      	bcc.n	80032fa <main+0x6a>
		  memcpy(&quat_buffer,  orientation_quat, 4 * sizeof(float));
 800333a:	4a0e      	ldr	r2, [pc, #56]	@ (8003374 <main+0xe4>)
 800333c:	4b0e      	ldr	r3, [pc, #56]	@ (8003378 <main+0xe8>)
 800333e:	4614      	mov	r4, r2
 8003340:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003342:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		  if (CDC_Transmit_FS(quat_buffer, 4 * sizeof(float)) == USBD_OK) {
 8003346:	2110      	movs	r1, #16
 8003348:	480a      	ldr	r0, [pc, #40]	@ (8003374 <main+0xe4>)
 800334a:	f00d f831 	bl	80103b0 <CDC_Transmit_FS>
 800334e:	4603      	mov	r3, r0
 8003350:	2b00      	cmp	r3, #0
 8003352:	d1d2      	bne.n	80032fa <main+0x6a>
			  last_send_time = now;
 8003354:	4a06      	ldr	r2, [pc, #24]	@ (8003370 <main+0xe0>)
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	6013      	str	r3, [r2, #0]
  {
 800335a:	e7ce      	b.n	80032fa <main+0x6a>
 800335c:	2000000c 	.word	0x2000000c
 8003360:	200005a8 	.word	0x200005a8
 8003364:	20000030 	.word	0x20000030
 8003368:	20000048 	.word	0x20000048
 800336c:	200006f4 	.word	0x200006f4
 8003370:	200006f0 	.word	0x200006f0
 8003374:	200006e0 	.word	0x200006e0
 8003378:	20000728 	.word	0x20000728

0800337c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b094      	sub	sp, #80	@ 0x50
 8003380:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003382:	f107 0320 	add.w	r3, r7, #32
 8003386:	2230      	movs	r2, #48	@ 0x30
 8003388:	2100      	movs	r1, #0
 800338a:	4618      	mov	r0, r3
 800338c:	f00e f9c7 	bl	801171e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003390:	f107 030c 	add.w	r3, r7, #12
 8003394:	2200      	movs	r2, #0
 8003396:	601a      	str	r2, [r3, #0]
 8003398:	605a      	str	r2, [r3, #4]
 800339a:	609a      	str	r2, [r3, #8]
 800339c:	60da      	str	r2, [r3, #12]
 800339e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80033a0:	2300      	movs	r3, #0
 80033a2:	60bb      	str	r3, [r7, #8]
 80033a4:	4b28      	ldr	r3, [pc, #160]	@ (8003448 <SystemClock_Config+0xcc>)
 80033a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033a8:	4a27      	ldr	r2, [pc, #156]	@ (8003448 <SystemClock_Config+0xcc>)
 80033aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80033b0:	4b25      	ldr	r3, [pc, #148]	@ (8003448 <SystemClock_Config+0xcc>)
 80033b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033b8:	60bb      	str	r3, [r7, #8]
 80033ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80033bc:	2300      	movs	r3, #0
 80033be:	607b      	str	r3, [r7, #4]
 80033c0:	4b22      	ldr	r3, [pc, #136]	@ (800344c <SystemClock_Config+0xd0>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a21      	ldr	r2, [pc, #132]	@ (800344c <SystemClock_Config+0xd0>)
 80033c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80033ca:	6013      	str	r3, [r2, #0]
 80033cc:	4b1f      	ldr	r3, [pc, #124]	@ (800344c <SystemClock_Config+0xd0>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033d4:	607b      	str	r3, [r7, #4]
 80033d6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80033d8:	2301      	movs	r3, #1
 80033da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80033dc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80033e0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80033e2:	2302      	movs	r3, #2
 80033e4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80033e6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80033ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 80033ec:	2306      	movs	r3, #6
 80033ee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80033f0:	23a8      	movs	r3, #168	@ 0xa8
 80033f2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80033f4:	2302      	movs	r3, #2
 80033f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80033f8:	2307      	movs	r3, #7
 80033fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80033fc:	f107 0320 	add.w	r3, r7, #32
 8003400:	4618      	mov	r0, r3
 8003402:	f005 fff3 	bl	80093ec <HAL_RCC_OscConfig>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	d001      	beq.n	8003410 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800340c:	f000 fbde 	bl	8003bcc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003410:	230f      	movs	r3, #15
 8003412:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003414:	2302      	movs	r3, #2
 8003416:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003418:	2300      	movs	r3, #0
 800341a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800341c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003420:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003422:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003426:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003428:	f107 030c 	add.w	r3, r7, #12
 800342c:	2105      	movs	r1, #5
 800342e:	4618      	mov	r0, r3
 8003430:	f006 fa54 	bl	80098dc <HAL_RCC_ClockConfig>
 8003434:	4603      	mov	r3, r0
 8003436:	2b00      	cmp	r3, #0
 8003438:	d001      	beq.n	800343e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800343a:	f000 fbc7 	bl	8003bcc <Error_Handler>
  }
}
 800343e:	bf00      	nop
 8003440:	3750      	adds	r7, #80	@ 0x50
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}
 8003446:	bf00      	nop
 8003448:	40023800 	.word	0x40023800
 800344c:	40007000 	.word	0x40007000

08003450 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b084      	sub	sp, #16
 8003454:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003456:	463b      	mov	r3, r7
 8003458:	2200      	movs	r2, #0
 800345a:	601a      	str	r2, [r3, #0]
 800345c:	605a      	str	r2, [r3, #4]
 800345e:	609a      	str	r2, [r3, #8]
 8003460:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003462:	4b21      	ldr	r3, [pc, #132]	@ (80034e8 <MX_ADC1_Init+0x98>)
 8003464:	4a21      	ldr	r2, [pc, #132]	@ (80034ec <MX_ADC1_Init+0x9c>)
 8003466:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003468:	4b1f      	ldr	r3, [pc, #124]	@ (80034e8 <MX_ADC1_Init+0x98>)
 800346a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800346e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003470:	4b1d      	ldr	r3, [pc, #116]	@ (80034e8 <MX_ADC1_Init+0x98>)
 8003472:	2200      	movs	r2, #0
 8003474:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8003476:	4b1c      	ldr	r3, [pc, #112]	@ (80034e8 <MX_ADC1_Init+0x98>)
 8003478:	2200      	movs	r2, #0
 800347a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800347c:	4b1a      	ldr	r3, [pc, #104]	@ (80034e8 <MX_ADC1_Init+0x98>)
 800347e:	2200      	movs	r2, #0
 8003480:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003482:	4b19      	ldr	r3, [pc, #100]	@ (80034e8 <MX_ADC1_Init+0x98>)
 8003484:	2200      	movs	r2, #0
 8003486:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800348a:	4b17      	ldr	r3, [pc, #92]	@ (80034e8 <MX_ADC1_Init+0x98>)
 800348c:	2200      	movs	r2, #0
 800348e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003490:	4b15      	ldr	r3, [pc, #84]	@ (80034e8 <MX_ADC1_Init+0x98>)
 8003492:	4a17      	ldr	r2, [pc, #92]	@ (80034f0 <MX_ADC1_Init+0xa0>)
 8003494:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003496:	4b14      	ldr	r3, [pc, #80]	@ (80034e8 <MX_ADC1_Init+0x98>)
 8003498:	2200      	movs	r2, #0
 800349a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800349c:	4b12      	ldr	r3, [pc, #72]	@ (80034e8 <MX_ADC1_Init+0x98>)
 800349e:	2201      	movs	r2, #1
 80034a0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80034a2:	4b11      	ldr	r3, [pc, #68]	@ (80034e8 <MX_ADC1_Init+0x98>)
 80034a4:	2200      	movs	r2, #0
 80034a6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80034aa:	4b0f      	ldr	r3, [pc, #60]	@ (80034e8 <MX_ADC1_Init+0x98>)
 80034ac:	2201      	movs	r2, #1
 80034ae:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80034b0:	480d      	ldr	r0, [pc, #52]	@ (80034e8 <MX_ADC1_Init+0x98>)
 80034b2:	f001 fe63 	bl	800517c <HAL_ADC_Init>
 80034b6:	4603      	mov	r3, r0
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d001      	beq.n	80034c0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80034bc:	f000 fb86 	bl	8003bcc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80034c0:	2300      	movs	r3, #0
 80034c2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80034c4:	2301      	movs	r3, #1
 80034c6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80034c8:	2300      	movs	r3, #0
 80034ca:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80034cc:	463b      	mov	r3, r7
 80034ce:	4619      	mov	r1, r3
 80034d0:	4805      	ldr	r0, [pc, #20]	@ (80034e8 <MX_ADC1_Init+0x98>)
 80034d2:	f001 fe97 	bl	8005204 <HAL_ADC_ConfigChannel>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d001      	beq.n	80034e0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80034dc:	f000 fb76 	bl	8003bcc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80034e0:	bf00      	nop
 80034e2:	3710      	adds	r7, #16
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	20000370 	.word	0x20000370
 80034ec:	40012000 	.word	0x40012000
 80034f0:	0f000001 	.word	0x0f000001

080034f4 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80034f8:	4b06      	ldr	r3, [pc, #24]	@ (8003514 <MX_CRC_Init+0x20>)
 80034fa:	4a07      	ldr	r2, [pc, #28]	@ (8003518 <MX_CRC_Init+0x24>)
 80034fc:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80034fe:	4805      	ldr	r0, [pc, #20]	@ (8003514 <MX_CRC_Init+0x20>)
 8003500:	f002 f9af 	bl	8005862 <HAL_CRC_Init>
 8003504:	4603      	mov	r3, r0
 8003506:	2b00      	cmp	r3, #0
 8003508:	d001      	beq.n	800350e <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800350a:	f000 fb5f 	bl	8003bcc <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800350e:	bf00      	nop
 8003510:	bd80      	pop	{r7, pc}
 8003512:	bf00      	nop
 8003514:	200003b8 	.word	0x200003b8
 8003518:	40023000 	.word	0x40023000

0800351c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003520:	4b12      	ldr	r3, [pc, #72]	@ (800356c <MX_I2C1_Init+0x50>)
 8003522:	4a13      	ldr	r2, [pc, #76]	@ (8003570 <MX_I2C1_Init+0x54>)
 8003524:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003526:	4b11      	ldr	r3, [pc, #68]	@ (800356c <MX_I2C1_Init+0x50>)
 8003528:	4a12      	ldr	r2, [pc, #72]	@ (8003574 <MX_I2C1_Init+0x58>)
 800352a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800352c:	4b0f      	ldr	r3, [pc, #60]	@ (800356c <MX_I2C1_Init+0x50>)
 800352e:	2200      	movs	r2, #0
 8003530:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 64;
 8003532:	4b0e      	ldr	r3, [pc, #56]	@ (800356c <MX_I2C1_Init+0x50>)
 8003534:	2240      	movs	r2, #64	@ 0x40
 8003536:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003538:	4b0c      	ldr	r3, [pc, #48]	@ (800356c <MX_I2C1_Init+0x50>)
 800353a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800353e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003540:	4b0a      	ldr	r3, [pc, #40]	@ (800356c <MX_I2C1_Init+0x50>)
 8003542:	2200      	movs	r2, #0
 8003544:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003546:	4b09      	ldr	r3, [pc, #36]	@ (800356c <MX_I2C1_Init+0x50>)
 8003548:	2200      	movs	r2, #0
 800354a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800354c:	4b07      	ldr	r3, [pc, #28]	@ (800356c <MX_I2C1_Init+0x50>)
 800354e:	2200      	movs	r2, #0
 8003550:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003552:	4b06      	ldr	r3, [pc, #24]	@ (800356c <MX_I2C1_Init+0x50>)
 8003554:	2200      	movs	r2, #0
 8003556:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003558:	4804      	ldr	r0, [pc, #16]	@ (800356c <MX_I2C1_Init+0x50>)
 800355a:	f002 ffbb 	bl	80064d4 <HAL_I2C_Init>
 800355e:	4603      	mov	r3, r0
 8003560:	2b00      	cmp	r3, #0
 8003562:	d001      	beq.n	8003568 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003564:	f000 fb32 	bl	8003bcc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003568:	bf00      	nop
 800356a:	bd80      	pop	{r7, pc}
 800356c:	200003c0 	.word	0x200003c0
 8003570:	40005400 	.word	0x40005400
 8003574:	000186a0 	.word	0x000186a0

08003578 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800357c:	4b12      	ldr	r3, [pc, #72]	@ (80035c8 <MX_I2C2_Init+0x50>)
 800357e:	4a13      	ldr	r2, [pc, #76]	@ (80035cc <MX_I2C2_Init+0x54>)
 8003580:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8003582:	4b11      	ldr	r3, [pc, #68]	@ (80035c8 <MX_I2C2_Init+0x50>)
 8003584:	4a12      	ldr	r2, [pc, #72]	@ (80035d0 <MX_I2C2_Init+0x58>)
 8003586:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003588:	4b0f      	ldr	r3, [pc, #60]	@ (80035c8 <MX_I2C2_Init+0x50>)
 800358a:	2200      	movs	r2, #0
 800358c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800358e:	4b0e      	ldr	r3, [pc, #56]	@ (80035c8 <MX_I2C2_Init+0x50>)
 8003590:	2200      	movs	r2, #0
 8003592:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003594:	4b0c      	ldr	r3, [pc, #48]	@ (80035c8 <MX_I2C2_Init+0x50>)
 8003596:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800359a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800359c:	4b0a      	ldr	r3, [pc, #40]	@ (80035c8 <MX_I2C2_Init+0x50>)
 800359e:	2200      	movs	r2, #0
 80035a0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80035a2:	4b09      	ldr	r3, [pc, #36]	@ (80035c8 <MX_I2C2_Init+0x50>)
 80035a4:	2200      	movs	r2, #0
 80035a6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80035a8:	4b07      	ldr	r3, [pc, #28]	@ (80035c8 <MX_I2C2_Init+0x50>)
 80035aa:	2200      	movs	r2, #0
 80035ac:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80035ae:	4b06      	ldr	r3, [pc, #24]	@ (80035c8 <MX_I2C2_Init+0x50>)
 80035b0:	2200      	movs	r2, #0
 80035b2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80035b4:	4804      	ldr	r0, [pc, #16]	@ (80035c8 <MX_I2C2_Init+0x50>)
 80035b6:	f002 ff8d 	bl	80064d4 <HAL_I2C_Init>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d001      	beq.n	80035c4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80035c0:	f000 fb04 	bl	8003bcc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80035c4:	bf00      	nop
 80035c6:	bd80      	pop	{r7, pc}
 80035c8:	20000414 	.word	0x20000414
 80035cc:	40005800 	.word	0x40005800
 80035d0:	000186a0 	.word	0x000186a0

080035d4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80035d8:	4b17      	ldr	r3, [pc, #92]	@ (8003638 <MX_SPI1_Init+0x64>)
 80035da:	4a18      	ldr	r2, [pc, #96]	@ (800363c <MX_SPI1_Init+0x68>)
 80035dc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80035de:	4b16      	ldr	r3, [pc, #88]	@ (8003638 <MX_SPI1_Init+0x64>)
 80035e0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80035e4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80035e6:	4b14      	ldr	r3, [pc, #80]	@ (8003638 <MX_SPI1_Init+0x64>)
 80035e8:	2200      	movs	r2, #0
 80035ea:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80035ec:	4b12      	ldr	r3, [pc, #72]	@ (8003638 <MX_SPI1_Init+0x64>)
 80035ee:	2200      	movs	r2, #0
 80035f0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80035f2:	4b11      	ldr	r3, [pc, #68]	@ (8003638 <MX_SPI1_Init+0x64>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80035f8:	4b0f      	ldr	r3, [pc, #60]	@ (8003638 <MX_SPI1_Init+0x64>)
 80035fa:	2200      	movs	r2, #0
 80035fc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80035fe:	4b0e      	ldr	r3, [pc, #56]	@ (8003638 <MX_SPI1_Init+0x64>)
 8003600:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003604:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003606:	4b0c      	ldr	r3, [pc, #48]	@ (8003638 <MX_SPI1_Init+0x64>)
 8003608:	2200      	movs	r2, #0
 800360a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800360c:	4b0a      	ldr	r3, [pc, #40]	@ (8003638 <MX_SPI1_Init+0x64>)
 800360e:	2200      	movs	r2, #0
 8003610:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003612:	4b09      	ldr	r3, [pc, #36]	@ (8003638 <MX_SPI1_Init+0x64>)
 8003614:	2200      	movs	r2, #0
 8003616:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003618:	4b07      	ldr	r3, [pc, #28]	@ (8003638 <MX_SPI1_Init+0x64>)
 800361a:	2200      	movs	r2, #0
 800361c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800361e:	4b06      	ldr	r3, [pc, #24]	@ (8003638 <MX_SPI1_Init+0x64>)
 8003620:	220a      	movs	r2, #10
 8003622:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003624:	4804      	ldr	r0, [pc, #16]	@ (8003638 <MX_SPI1_Init+0x64>)
 8003626:	f006 fb39 	bl	8009c9c <HAL_SPI_Init>
 800362a:	4603      	mov	r3, r0
 800362c:	2b00      	cmp	r3, #0
 800362e:	d001      	beq.n	8003634 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003630:	f000 facc 	bl	8003bcc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003634:	bf00      	nop
 8003636:	bd80      	pop	{r7, pc}
 8003638:	20000468 	.word	0x20000468
 800363c:	40013000 	.word	0x40013000

08003640 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003644:	4b17      	ldr	r3, [pc, #92]	@ (80036a4 <MX_SPI2_Init+0x64>)
 8003646:	4a18      	ldr	r2, [pc, #96]	@ (80036a8 <MX_SPI2_Init+0x68>)
 8003648:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800364a:	4b16      	ldr	r3, [pc, #88]	@ (80036a4 <MX_SPI2_Init+0x64>)
 800364c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003650:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003652:	4b14      	ldr	r3, [pc, #80]	@ (80036a4 <MX_SPI2_Init+0x64>)
 8003654:	2200      	movs	r2, #0
 8003656:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003658:	4b12      	ldr	r3, [pc, #72]	@ (80036a4 <MX_SPI2_Init+0x64>)
 800365a:	2200      	movs	r2, #0
 800365c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800365e:	4b11      	ldr	r3, [pc, #68]	@ (80036a4 <MX_SPI2_Init+0x64>)
 8003660:	2200      	movs	r2, #0
 8003662:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003664:	4b0f      	ldr	r3, [pc, #60]	@ (80036a4 <MX_SPI2_Init+0x64>)
 8003666:	2200      	movs	r2, #0
 8003668:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800366a:	4b0e      	ldr	r3, [pc, #56]	@ (80036a4 <MX_SPI2_Init+0x64>)
 800366c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003670:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003672:	4b0c      	ldr	r3, [pc, #48]	@ (80036a4 <MX_SPI2_Init+0x64>)
 8003674:	2200      	movs	r2, #0
 8003676:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003678:	4b0a      	ldr	r3, [pc, #40]	@ (80036a4 <MX_SPI2_Init+0x64>)
 800367a:	2200      	movs	r2, #0
 800367c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800367e:	4b09      	ldr	r3, [pc, #36]	@ (80036a4 <MX_SPI2_Init+0x64>)
 8003680:	2200      	movs	r2, #0
 8003682:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003684:	4b07      	ldr	r3, [pc, #28]	@ (80036a4 <MX_SPI2_Init+0x64>)
 8003686:	2200      	movs	r2, #0
 8003688:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800368a:	4b06      	ldr	r3, [pc, #24]	@ (80036a4 <MX_SPI2_Init+0x64>)
 800368c:	220a      	movs	r2, #10
 800368e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003690:	4804      	ldr	r0, [pc, #16]	@ (80036a4 <MX_SPI2_Init+0x64>)
 8003692:	f006 fb03 	bl	8009c9c <HAL_SPI_Init>
 8003696:	4603      	mov	r3, r0
 8003698:	2b00      	cmp	r3, #0
 800369a:	d001      	beq.n	80036a0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800369c:	f000 fa96 	bl	8003bcc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80036a0:	bf00      	nop
 80036a2:	bd80      	pop	{r7, pc}
 80036a4:	200004c0 	.word	0x200004c0
 80036a8:	40003800 	.word	0x40003800

080036ac <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b096      	sub	sp, #88	@ 0x58
 80036b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80036b2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80036b6:	2200      	movs	r2, #0
 80036b8:	601a      	str	r2, [r3, #0]
 80036ba:	605a      	str	r2, [r3, #4]
 80036bc:	609a      	str	r2, [r3, #8]
 80036be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036c0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80036c4:	2200      	movs	r2, #0
 80036c6:	601a      	str	r2, [r3, #0]
 80036c8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80036ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80036ce:	2200      	movs	r2, #0
 80036d0:	601a      	str	r2, [r3, #0]
 80036d2:	605a      	str	r2, [r3, #4]
 80036d4:	609a      	str	r2, [r3, #8]
 80036d6:	60da      	str	r2, [r3, #12]
 80036d8:	611a      	str	r2, [r3, #16]
 80036da:	615a      	str	r2, [r3, #20]
 80036dc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80036de:	1d3b      	adds	r3, r7, #4
 80036e0:	2220      	movs	r2, #32
 80036e2:	2100      	movs	r1, #0
 80036e4:	4618      	mov	r0, r3
 80036e6:	f00e f81a 	bl	801171e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80036ea:	4b44      	ldr	r3, [pc, #272]	@ (80037fc <MX_TIM1_Init+0x150>)
 80036ec:	4a44      	ldr	r2, [pc, #272]	@ (8003800 <MX_TIM1_Init+0x154>)
 80036ee:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 80036f0:	4b42      	ldr	r3, [pc, #264]	@ (80037fc <MX_TIM1_Init+0x150>)
 80036f2:	2253      	movs	r2, #83	@ 0x53
 80036f4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036f6:	4b41      	ldr	r3, [pc, #260]	@ (80037fc <MX_TIM1_Init+0x150>)
 80036f8:	2200      	movs	r2, #0
 80036fa:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
 80036fc:	4b3f      	ldr	r3, [pc, #252]	@ (80037fc <MX_TIM1_Init+0x150>)
 80036fe:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8003702:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003704:	4b3d      	ldr	r3, [pc, #244]	@ (80037fc <MX_TIM1_Init+0x150>)
 8003706:	2200      	movs	r2, #0
 8003708:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800370a:	4b3c      	ldr	r3, [pc, #240]	@ (80037fc <MX_TIM1_Init+0x150>)
 800370c:	2200      	movs	r2, #0
 800370e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003710:	4b3a      	ldr	r3, [pc, #232]	@ (80037fc <MX_TIM1_Init+0x150>)
 8003712:	2200      	movs	r2, #0
 8003714:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003716:	4839      	ldr	r0, [pc, #228]	@ (80037fc <MX_TIM1_Init+0x150>)
 8003718:	f006 ff12 	bl	800a540 <HAL_TIM_Base_Init>
 800371c:	4603      	mov	r3, r0
 800371e:	2b00      	cmp	r3, #0
 8003720:	d001      	beq.n	8003726 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8003722:	f000 fa53 	bl	8003bcc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003726:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800372a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800372c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003730:	4619      	mov	r1, r3
 8003732:	4832      	ldr	r0, [pc, #200]	@ (80037fc <MX_TIM1_Init+0x150>)
 8003734:	f007 fa98 	bl	800ac68 <HAL_TIM_ConfigClockSource>
 8003738:	4603      	mov	r3, r0
 800373a:	2b00      	cmp	r3, #0
 800373c:	d001      	beq.n	8003742 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800373e:	f000 fa45 	bl	8003bcc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003742:	482e      	ldr	r0, [pc, #184]	@ (80037fc <MX_TIM1_Init+0x150>)
 8003744:	f006 ffbc 	bl	800a6c0 <HAL_TIM_PWM_Init>
 8003748:	4603      	mov	r3, r0
 800374a:	2b00      	cmp	r3, #0
 800374c:	d001      	beq.n	8003752 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800374e:	f000 fa3d 	bl	8003bcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003752:	2300      	movs	r3, #0
 8003754:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003756:	2300      	movs	r3, #0
 8003758:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800375a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800375e:	4619      	mov	r1, r3
 8003760:	4826      	ldr	r0, [pc, #152]	@ (80037fc <MX_TIM1_Init+0x150>)
 8003762:	f007 fe8d 	bl	800b480 <HAL_TIMEx_MasterConfigSynchronization>
 8003766:	4603      	mov	r3, r0
 8003768:	2b00      	cmp	r3, #0
 800376a:	d001      	beq.n	8003770 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800376c:	f000 fa2e 	bl	8003bcc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003770:	2360      	movs	r3, #96	@ 0x60
 8003772:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8003774:	2300      	movs	r3, #0
 8003776:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003778:	2300      	movs	r3, #0
 800377a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800377c:	2300      	movs	r3, #0
 800377e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003780:	2300      	movs	r3, #0
 8003782:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003784:	2300      	movs	r3, #0
 8003786:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003788:	2300      	movs	r3, #0
 800378a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800378c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003790:	2200      	movs	r2, #0
 8003792:	4619      	mov	r1, r3
 8003794:	4819      	ldr	r0, [pc, #100]	@ (80037fc <MX_TIM1_Init+0x150>)
 8003796:	f007 f9a5 	bl	800aae4 <HAL_TIM_PWM_ConfigChannel>
 800379a:	4603      	mov	r3, r0
 800379c:	2b00      	cmp	r3, #0
 800379e:	d001      	beq.n	80037a4 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80037a0:	f000 fa14 	bl	8003bcc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80037a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80037a8:	2208      	movs	r2, #8
 80037aa:	4619      	mov	r1, r3
 80037ac:	4813      	ldr	r0, [pc, #76]	@ (80037fc <MX_TIM1_Init+0x150>)
 80037ae:	f007 f999 	bl	800aae4 <HAL_TIM_PWM_ConfigChannel>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d001      	beq.n	80037bc <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80037b8:	f000 fa08 	bl	8003bcc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80037bc:	2300      	movs	r3, #0
 80037be:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80037c0:	2300      	movs	r3, #0
 80037c2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80037c4:	2300      	movs	r3, #0
 80037c6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80037c8:	2300      	movs	r3, #0
 80037ca:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80037cc:	2300      	movs	r3, #0
 80037ce:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80037d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80037d4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80037d6:	2300      	movs	r3, #0
 80037d8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80037da:	1d3b      	adds	r3, r7, #4
 80037dc:	4619      	mov	r1, r3
 80037de:	4807      	ldr	r0, [pc, #28]	@ (80037fc <MX_TIM1_Init+0x150>)
 80037e0:	f007 feca 	bl	800b578 <HAL_TIMEx_ConfigBreakDeadTime>
 80037e4:	4603      	mov	r3, r0
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d001      	beq.n	80037ee <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80037ea:	f000 f9ef 	bl	8003bcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80037ee:	4803      	ldr	r0, [pc, #12]	@ (80037fc <MX_TIM1_Init+0x150>)
 80037f0:	f000 fd8e 	bl	8004310 <HAL_TIM_MspPostInit>

}
 80037f4:	bf00      	nop
 80037f6:	3758      	adds	r7, #88	@ 0x58
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bd80      	pop	{r7, pc}
 80037fc:	20000518 	.word	0x20000518
 8003800:	40010000 	.word	0x40010000

08003804 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b08e      	sub	sp, #56	@ 0x38
 8003808:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800380a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800380e:	2200      	movs	r2, #0
 8003810:	601a      	str	r2, [r3, #0]
 8003812:	605a      	str	r2, [r3, #4]
 8003814:	609a      	str	r2, [r3, #8]
 8003816:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003818:	f107 0320 	add.w	r3, r7, #32
 800381c:	2200      	movs	r2, #0
 800381e:	601a      	str	r2, [r3, #0]
 8003820:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003822:	1d3b      	adds	r3, r7, #4
 8003824:	2200      	movs	r2, #0
 8003826:	601a      	str	r2, [r3, #0]
 8003828:	605a      	str	r2, [r3, #4]
 800382a:	609a      	str	r2, [r3, #8]
 800382c:	60da      	str	r2, [r3, #12]
 800382e:	611a      	str	r2, [r3, #16]
 8003830:	615a      	str	r2, [r3, #20]
 8003832:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003834:	4b37      	ldr	r3, [pc, #220]	@ (8003914 <MX_TIM2_Init+0x110>)
 8003836:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800383a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800383c:	4b35      	ldr	r3, [pc, #212]	@ (8003914 <MX_TIM2_Init+0x110>)
 800383e:	2200      	movs	r2, #0
 8003840:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003842:	4b34      	ldr	r3, [pc, #208]	@ (8003914 <MX_TIM2_Init+0x110>)
 8003844:	2200      	movs	r2, #0
 8003846:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 8003848:	4b32      	ldr	r3, [pc, #200]	@ (8003914 <MX_TIM2_Init+0x110>)
 800384a:	22ff      	movs	r2, #255	@ 0xff
 800384c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800384e:	4b31      	ldr	r3, [pc, #196]	@ (8003914 <MX_TIM2_Init+0x110>)
 8003850:	2200      	movs	r2, #0
 8003852:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003854:	4b2f      	ldr	r3, [pc, #188]	@ (8003914 <MX_TIM2_Init+0x110>)
 8003856:	2280      	movs	r2, #128	@ 0x80
 8003858:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800385a:	482e      	ldr	r0, [pc, #184]	@ (8003914 <MX_TIM2_Init+0x110>)
 800385c:	f006 fe70 	bl	800a540 <HAL_TIM_Base_Init>
 8003860:	4603      	mov	r3, r0
 8003862:	2b00      	cmp	r3, #0
 8003864:	d001      	beq.n	800386a <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8003866:	f000 f9b1 	bl	8003bcc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800386a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800386e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003870:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003874:	4619      	mov	r1, r3
 8003876:	4827      	ldr	r0, [pc, #156]	@ (8003914 <MX_TIM2_Init+0x110>)
 8003878:	f007 f9f6 	bl	800ac68 <HAL_TIM_ConfigClockSource>
 800387c:	4603      	mov	r3, r0
 800387e:	2b00      	cmp	r3, #0
 8003880:	d001      	beq.n	8003886 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8003882:	f000 f9a3 	bl	8003bcc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003886:	4823      	ldr	r0, [pc, #140]	@ (8003914 <MX_TIM2_Init+0x110>)
 8003888:	f006 ff1a 	bl	800a6c0 <HAL_TIM_PWM_Init>
 800388c:	4603      	mov	r3, r0
 800388e:	2b00      	cmp	r3, #0
 8003890:	d001      	beq.n	8003896 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8003892:	f000 f99b 	bl	8003bcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003896:	2300      	movs	r3, #0
 8003898:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800389a:	2300      	movs	r3, #0
 800389c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800389e:	f107 0320 	add.w	r3, r7, #32
 80038a2:	4619      	mov	r1, r3
 80038a4:	481b      	ldr	r0, [pc, #108]	@ (8003914 <MX_TIM2_Init+0x110>)
 80038a6:	f007 fdeb 	bl	800b480 <HAL_TIMEx_MasterConfigSynchronization>
 80038aa:	4603      	mov	r3, r0
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d001      	beq.n	80038b4 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 80038b0:	f000 f98c 	bl	8003bcc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80038b4:	2360      	movs	r3, #96	@ 0x60
 80038b6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80038b8:	2300      	movs	r3, #0
 80038ba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80038bc:	2300      	movs	r3, #0
 80038be:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80038c0:	2300      	movs	r3, #0
 80038c2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80038c4:	1d3b      	adds	r3, r7, #4
 80038c6:	2204      	movs	r2, #4
 80038c8:	4619      	mov	r1, r3
 80038ca:	4812      	ldr	r0, [pc, #72]	@ (8003914 <MX_TIM2_Init+0x110>)
 80038cc:	f007 f90a 	bl	800aae4 <HAL_TIM_PWM_ConfigChannel>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d001      	beq.n	80038da <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 80038d6:	f000 f979 	bl	8003bcc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80038da:	1d3b      	adds	r3, r7, #4
 80038dc:	2208      	movs	r2, #8
 80038de:	4619      	mov	r1, r3
 80038e0:	480c      	ldr	r0, [pc, #48]	@ (8003914 <MX_TIM2_Init+0x110>)
 80038e2:	f007 f8ff 	bl	800aae4 <HAL_TIM_PWM_ConfigChannel>
 80038e6:	4603      	mov	r3, r0
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d001      	beq.n	80038f0 <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 80038ec:	f000 f96e 	bl	8003bcc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80038f0:	1d3b      	adds	r3, r7, #4
 80038f2:	220c      	movs	r2, #12
 80038f4:	4619      	mov	r1, r3
 80038f6:	4807      	ldr	r0, [pc, #28]	@ (8003914 <MX_TIM2_Init+0x110>)
 80038f8:	f007 f8f4 	bl	800aae4 <HAL_TIM_PWM_ConfigChannel>
 80038fc:	4603      	mov	r3, r0
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d001      	beq.n	8003906 <MX_TIM2_Init+0x102>
  {
    Error_Handler();
 8003902:	f000 f963 	bl	8003bcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003906:	4803      	ldr	r0, [pc, #12]	@ (8003914 <MX_TIM2_Init+0x110>)
 8003908:	f000 fd02 	bl	8004310 <HAL_TIM_MspPostInit>

}
 800390c:	bf00      	nop
 800390e:	3738      	adds	r7, #56	@ 0x38
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}
 8003914:	20000560 	.word	0x20000560

08003918 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b082      	sub	sp, #8
 800391c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800391e:	463b      	mov	r3, r7
 8003920:	2200      	movs	r2, #0
 8003922:	601a      	str	r2, [r3, #0]
 8003924:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003926:	4b15      	ldr	r3, [pc, #84]	@ (800397c <MX_TIM6_Init+0x64>)
 8003928:	4a15      	ldr	r2, [pc, #84]	@ (8003980 <MX_TIM6_Init+0x68>)
 800392a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 800392c:	4b13      	ldr	r3, [pc, #76]	@ (800397c <MX_TIM6_Init+0x64>)
 800392e:	2253      	movs	r2, #83	@ 0x53
 8003930:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003932:	4b12      	ldr	r3, [pc, #72]	@ (800397c <MX_TIM6_Init+0x64>)
 8003934:	2200      	movs	r2, #0
 8003936:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8003938:	4b10      	ldr	r3, [pc, #64]	@ (800397c <MX_TIM6_Init+0x64>)
 800393a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800393e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003940:	4b0e      	ldr	r3, [pc, #56]	@ (800397c <MX_TIM6_Init+0x64>)
 8003942:	2200      	movs	r2, #0
 8003944:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003946:	480d      	ldr	r0, [pc, #52]	@ (800397c <MX_TIM6_Init+0x64>)
 8003948:	f006 fdfa 	bl	800a540 <HAL_TIM_Base_Init>
 800394c:	4603      	mov	r3, r0
 800394e:	2b00      	cmp	r3, #0
 8003950:	d001      	beq.n	8003956 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8003952:	f000 f93b 	bl	8003bcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003956:	2300      	movs	r3, #0
 8003958:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800395a:	2300      	movs	r3, #0
 800395c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800395e:	463b      	mov	r3, r7
 8003960:	4619      	mov	r1, r3
 8003962:	4806      	ldr	r0, [pc, #24]	@ (800397c <MX_TIM6_Init+0x64>)
 8003964:	f007 fd8c 	bl	800b480 <HAL_TIMEx_MasterConfigSynchronization>
 8003968:	4603      	mov	r3, r0
 800396a:	2b00      	cmp	r3, #0
 800396c:	d001      	beq.n	8003972 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800396e:	f000 f92d 	bl	8003bcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003972:	bf00      	nop
 8003974:	3708      	adds	r7, #8
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	200005a8 	.word	0x200005a8
 8003980:	40001000 	.word	0x40001000

08003984 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b082      	sub	sp, #8
 8003988:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800398a:	463b      	mov	r3, r7
 800398c:	2200      	movs	r2, #0
 800398e:	601a      	str	r2, [r3, #0]
 8003990:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003992:	4b15      	ldr	r3, [pc, #84]	@ (80039e8 <MX_TIM7_Init+0x64>)
 8003994:	4a15      	ldr	r2, [pc, #84]	@ (80039ec <MX_TIM7_Init+0x68>)
 8003996:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 84-1;
 8003998:	4b13      	ldr	r3, [pc, #76]	@ (80039e8 <MX_TIM7_Init+0x64>)
 800399a:	2253      	movs	r2, #83	@ 0x53
 800399c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800399e:	4b12      	ldr	r3, [pc, #72]	@ (80039e8 <MX_TIM7_Init+0x64>)
 80039a0:	2200      	movs	r2, #0
 80039a2:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 50000-1;
 80039a4:	4b10      	ldr	r3, [pc, #64]	@ (80039e8 <MX_TIM7_Init+0x64>)
 80039a6:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80039aa:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039ac:	4b0e      	ldr	r3, [pc, #56]	@ (80039e8 <MX_TIM7_Init+0x64>)
 80039ae:	2200      	movs	r2, #0
 80039b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80039b2:	480d      	ldr	r0, [pc, #52]	@ (80039e8 <MX_TIM7_Init+0x64>)
 80039b4:	f006 fdc4 	bl	800a540 <HAL_TIM_Base_Init>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d001      	beq.n	80039c2 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80039be:	f000 f905 	bl	8003bcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039c2:	2300      	movs	r3, #0
 80039c4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039c6:	2300      	movs	r3, #0
 80039c8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80039ca:	463b      	mov	r3, r7
 80039cc:	4619      	mov	r1, r3
 80039ce:	4806      	ldr	r0, [pc, #24]	@ (80039e8 <MX_TIM7_Init+0x64>)
 80039d0:	f007 fd56 	bl	800b480 <HAL_TIMEx_MasterConfigSynchronization>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d001      	beq.n	80039de <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80039da:	f000 f8f7 	bl	8003bcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80039de:	bf00      	nop
 80039e0:	3708      	adds	r7, #8
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}
 80039e6:	bf00      	nop
 80039e8:	200005f0 	.word	0x200005f0
 80039ec:	40001400 	.word	0x40001400

080039f0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80039f4:	4b11      	ldr	r3, [pc, #68]	@ (8003a3c <MX_USART1_UART_Init+0x4c>)
 80039f6:	4a12      	ldr	r2, [pc, #72]	@ (8003a40 <MX_USART1_UART_Init+0x50>)
 80039f8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80039fa:	4b10      	ldr	r3, [pc, #64]	@ (8003a3c <MX_USART1_UART_Init+0x4c>)
 80039fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003a00:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003a02:	4b0e      	ldr	r3, [pc, #56]	@ (8003a3c <MX_USART1_UART_Init+0x4c>)
 8003a04:	2200      	movs	r2, #0
 8003a06:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003a08:	4b0c      	ldr	r3, [pc, #48]	@ (8003a3c <MX_USART1_UART_Init+0x4c>)
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003a0e:	4b0b      	ldr	r3, [pc, #44]	@ (8003a3c <MX_USART1_UART_Init+0x4c>)
 8003a10:	2200      	movs	r2, #0
 8003a12:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003a14:	4b09      	ldr	r3, [pc, #36]	@ (8003a3c <MX_USART1_UART_Init+0x4c>)
 8003a16:	220c      	movs	r2, #12
 8003a18:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a1a:	4b08      	ldr	r3, [pc, #32]	@ (8003a3c <MX_USART1_UART_Init+0x4c>)
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a20:	4b06      	ldr	r3, [pc, #24]	@ (8003a3c <MX_USART1_UART_Init+0x4c>)
 8003a22:	2200      	movs	r2, #0
 8003a24:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003a26:	4805      	ldr	r0, [pc, #20]	@ (8003a3c <MX_USART1_UART_Init+0x4c>)
 8003a28:	f007 fe0c 	bl	800b644 <HAL_UART_Init>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d001      	beq.n	8003a36 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003a32:	f000 f8cb 	bl	8003bcc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003a36:	bf00      	nop
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	20000638 	.word	0x20000638
 8003a40:	40011000 	.word	0x40011000

08003a44 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b082      	sub	sp, #8
 8003a48:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	607b      	str	r3, [r7, #4]
 8003a4e:	4b0c      	ldr	r3, [pc, #48]	@ (8003a80 <MX_DMA_Init+0x3c>)
 8003a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a52:	4a0b      	ldr	r2, [pc, #44]	@ (8003a80 <MX_DMA_Init+0x3c>)
 8003a54:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003a58:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a5a:	4b09      	ldr	r3, [pc, #36]	@ (8003a80 <MX_DMA_Init+0x3c>)
 8003a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a62:	607b      	str	r3, [r7, #4]
 8003a64:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8003a66:	2200      	movs	r2, #0
 8003a68:	2100      	movs	r1, #0
 8003a6a:	203a      	movs	r0, #58	@ 0x3a
 8003a6c:	f001 fec3 	bl	80057f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8003a70:	203a      	movs	r0, #58	@ 0x3a
 8003a72:	f001 fedc 	bl	800582e <HAL_NVIC_EnableIRQ>

}
 8003a76:	bf00      	nop
 8003a78:	3708      	adds	r7, #8
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	40023800 	.word	0x40023800

08003a84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b08a      	sub	sp, #40	@ 0x28
 8003a88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a8a:	f107 0314 	add.w	r3, r7, #20
 8003a8e:	2200      	movs	r2, #0
 8003a90:	601a      	str	r2, [r3, #0]
 8003a92:	605a      	str	r2, [r3, #4]
 8003a94:	609a      	str	r2, [r3, #8]
 8003a96:	60da      	str	r2, [r3, #12]
 8003a98:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	613b      	str	r3, [r7, #16]
 8003a9e:	4b47      	ldr	r3, [pc, #284]	@ (8003bbc <MX_GPIO_Init+0x138>)
 8003aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aa2:	4a46      	ldr	r2, [pc, #280]	@ (8003bbc <MX_GPIO_Init+0x138>)
 8003aa4:	f043 0304 	orr.w	r3, r3, #4
 8003aa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003aaa:	4b44      	ldr	r3, [pc, #272]	@ (8003bbc <MX_GPIO_Init+0x138>)
 8003aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aae:	f003 0304 	and.w	r3, r3, #4
 8003ab2:	613b      	str	r3, [r7, #16]
 8003ab4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	60fb      	str	r3, [r7, #12]
 8003aba:	4b40      	ldr	r3, [pc, #256]	@ (8003bbc <MX_GPIO_Init+0x138>)
 8003abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003abe:	4a3f      	ldr	r2, [pc, #252]	@ (8003bbc <MX_GPIO_Init+0x138>)
 8003ac0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ac4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ac6:	4b3d      	ldr	r3, [pc, #244]	@ (8003bbc <MX_GPIO_Init+0x138>)
 8003ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ace:	60fb      	str	r3, [r7, #12]
 8003ad0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	60bb      	str	r3, [r7, #8]
 8003ad6:	4b39      	ldr	r3, [pc, #228]	@ (8003bbc <MX_GPIO_Init+0x138>)
 8003ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ada:	4a38      	ldr	r2, [pc, #224]	@ (8003bbc <MX_GPIO_Init+0x138>)
 8003adc:	f043 0301 	orr.w	r3, r3, #1
 8003ae0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ae2:	4b36      	ldr	r3, [pc, #216]	@ (8003bbc <MX_GPIO_Init+0x138>)
 8003ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ae6:	f003 0301 	and.w	r3, r3, #1
 8003aea:	60bb      	str	r3, [r7, #8]
 8003aec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003aee:	2300      	movs	r3, #0
 8003af0:	607b      	str	r3, [r7, #4]
 8003af2:	4b32      	ldr	r3, [pc, #200]	@ (8003bbc <MX_GPIO_Init+0x138>)
 8003af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003af6:	4a31      	ldr	r2, [pc, #196]	@ (8003bbc <MX_GPIO_Init+0x138>)
 8003af8:	f043 0302 	orr.w	r3, r3, #2
 8003afc:	6313      	str	r3, [r2, #48]	@ 0x30
 8003afe:	4b2f      	ldr	r3, [pc, #188]	@ (8003bbc <MX_GPIO_Init+0x138>)
 8003b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b02:	f003 0302 	and.w	r3, r3, #2
 8003b06:	607b      	str	r3, [r7, #4]
 8003b08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GENERAL_LED_Pin|PYRO_1_Pin|PYRO_2_Pin|PYRO_3_Pin
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	f242 4125 	movw	r1, #9253	@ 0x2425
 8003b10:	482b      	ldr	r0, [pc, #172]	@ (8003bc0 <MX_GPIO_Init+0x13c>)
 8003b12:	f002 fcc5 	bl	80064a0 <HAL_GPIO_WritePin>
                          |ERROR_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CSB_GPIO_Port, SPI1_CSB_Pin, GPIO_PIN_RESET);
 8003b16:	2200      	movs	r2, #0
 8003b18:	2110      	movs	r1, #16
 8003b1a:	482a      	ldr	r0, [pc, #168]	@ (8003bc4 <MX_GPIO_Init+0x140>)
 8003b1c:	f002 fcc0 	bl	80064a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PYRO_4_Pin|SPI2_CSB_Pin, GPIO_PIN_RESET);
 8003b20:	2200      	movs	r2, #0
 8003b22:	f241 0102 	movw	r1, #4098	@ 0x1002
 8003b26:	4828      	ldr	r0, [pc, #160]	@ (8003bc8 <MX_GPIO_Init+0x144>)
 8003b28:	f002 fcba 	bl	80064a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GENERAL_LED_Pin PYRO_1_Pin PYRO_2_Pin PYRO_3_Pin
                           ERROR_LED_Pin */
  GPIO_InitStruct.Pin = GENERAL_LED_Pin|PYRO_1_Pin|PYRO_2_Pin|PYRO_3_Pin
 8003b2c:	f242 4325 	movw	r3, #9253	@ 0x2425
 8003b30:	617b      	str	r3, [r7, #20]
                          |ERROR_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b32:	2301      	movs	r3, #1
 8003b34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b36:	2300      	movs	r3, #0
 8003b38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b3e:	f107 0314 	add.w	r3, r7, #20
 8003b42:	4619      	mov	r1, r3
 8003b44:	481e      	ldr	r0, [pc, #120]	@ (8003bc0 <MX_GPIO_Init+0x13c>)
 8003b46:	f002 faf7 	bl	8006138 <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_1_SENSE_Pin PYRO_2_SENSE_Pin SD_DETECT_Pin */
  GPIO_InitStruct.Pin = PYRO_1_SENSE_Pin|PYRO_2_SENSE_Pin|SD_DETECT_Pin;
 8003b4a:	231a      	movs	r3, #26
 8003b4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b52:	2300      	movs	r3, #0
 8003b54:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b56:	f107 0314 	add.w	r3, r7, #20
 8003b5a:	4619      	mov	r1, r3
 8003b5c:	4818      	ldr	r0, [pc, #96]	@ (8003bc0 <MX_GPIO_Init+0x13c>)
 8003b5e:	f002 faeb 	bl	8006138 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CSB_Pin */
  GPIO_InitStruct.Pin = SPI1_CSB_Pin;
 8003b62:	2310      	movs	r3, #16
 8003b64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8003b66:	2311      	movs	r3, #17
 8003b68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CSB_GPIO_Port, &GPIO_InitStruct);
 8003b72:	f107 0314 	add.w	r3, r7, #20
 8003b76:	4619      	mov	r1, r3
 8003b78:	4812      	ldr	r0, [pc, #72]	@ (8003bc4 <MX_GPIO_Init+0x140>)
 8003b7a:	f002 fadd 	bl	8006138 <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_3_SENSE_Pin PYRO_4_SENSE_Pin */
  GPIO_InitStruct.Pin = PYRO_3_SENSE_Pin|PYRO_4_SENSE_Pin;
 8003b7e:	2305      	movs	r3, #5
 8003b80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b82:	2300      	movs	r3, #0
 8003b84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b86:	2300      	movs	r3, #0
 8003b88:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b8a:	f107 0314 	add.w	r3, r7, #20
 8003b8e:	4619      	mov	r1, r3
 8003b90:	480d      	ldr	r0, [pc, #52]	@ (8003bc8 <MX_GPIO_Init+0x144>)
 8003b92:	f002 fad1 	bl	8006138 <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_4_Pin SPI2_CSB_Pin */
  GPIO_InitStruct.Pin = PYRO_4_Pin|SPI2_CSB_Pin;
 8003b96:	f241 0302 	movw	r3, #4098	@ 0x1002
 8003b9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ba8:	f107 0314 	add.w	r3, r7, #20
 8003bac:	4619      	mov	r1, r3
 8003bae:	4806      	ldr	r0, [pc, #24]	@ (8003bc8 <MX_GPIO_Init+0x144>)
 8003bb0:	f002 fac2 	bl	8006138 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8003bb4:	bf00      	nop
 8003bb6:	3728      	adds	r7, #40	@ 0x28
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}
 8003bbc:	40023800 	.word	0x40023800
 8003bc0:	40020800 	.word	0x40020800
 8003bc4:	40020000 	.word	0x40020000
 8003bc8:	40020400 	.word	0x40020400

08003bcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003bd0:	b672      	cpsid	i
}
 8003bd2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003bd4:	bf00      	nop
 8003bd6:	e7fd      	b.n	8003bd4 <Error_Handler+0x8>

08003bd8 <initialize_orientation>:
float current_time;
float dt;

float orientation_freq;

void initialize_orientation() {
 8003bd8:	b480      	push	{r7}
 8003bda:	af00      	add	r7, sp, #0
	q0 = 0.0f;
 8003bdc:	4b0b      	ldr	r3, [pc, #44]	@ (8003c0c <initialize_orientation+0x34>)
 8003bde:	f04f 0200 	mov.w	r2, #0
 8003be2:	601a      	str	r2, [r3, #0]
	q1 = -0.5f * sqrt(2.0f);
 8003be4:	4b0a      	ldr	r3, [pc, #40]	@ (8003c10 <initialize_orientation+0x38>)
 8003be6:	4a0b      	ldr	r2, [pc, #44]	@ (8003c14 <initialize_orientation+0x3c>)
 8003be8:	601a      	str	r2, [r3, #0]
	q2 = -q1;
 8003bea:	4b09      	ldr	r3, [pc, #36]	@ (8003c10 <initialize_orientation+0x38>)
 8003bec:	edd3 7a00 	vldr	s15, [r3]
 8003bf0:	eef1 7a67 	vneg.f32	s15, s15
 8003bf4:	4b08      	ldr	r3, [pc, #32]	@ (8003c18 <initialize_orientation+0x40>)
 8003bf6:	edc3 7a00 	vstr	s15, [r3]
	q3 = 0.0f;
 8003bfa:	4b08      	ldr	r3, [pc, #32]	@ (8003c1c <initialize_orientation+0x44>)
 8003bfc:	f04f 0200 	mov.w	r2, #0
 8003c00:	601a      	str	r2, [r3, #0]
}
 8003c02:	bf00      	nop
 8003c04:	46bd      	mov	sp, r7
 8003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0a:	4770      	bx	lr
 8003c0c:	20000008 	.word	0x20000008
 8003c10:	20000364 	.word	0x20000364
 8003c14:	bf3504f3 	.word	0xbf3504f3
 8003c18:	20000368 	.word	0x20000368
 8003c1c:	2000036c 	.word	0x2000036c

08003c20 <calculate_orientation>:

void calculate_orientation(float* quaternion, float* roll, float* pitch, float* yaw) {
 8003c20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c22:	b087      	sub	sp, #28
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	60f8      	str	r0, [r7, #12]
 8003c28:	60b9      	str	r1, [r7, #8]
 8003c2a:	607a      	str	r2, [r7, #4]
 8003c2c:	603b      	str	r3, [r7, #0]
	last_time = current_time;
 8003c2e:	4bac      	ldr	r3, [pc, #688]	@ (8003ee0 <calculate_orientation+0x2c0>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4aac      	ldr	r2, [pc, #688]	@ (8003ee4 <calculate_orientation+0x2c4>)
 8003c34:	6013      	str	r3, [r2, #0]
	current_time = HAL_GetTick();
 8003c36:	f001 fa71 	bl	800511c <HAL_GetTick>
 8003c3a:	ee07 0a90 	vmov	s15, r0
 8003c3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c42:	4ba7      	ldr	r3, [pc, #668]	@ (8003ee0 <calculate_orientation+0x2c0>)
 8003c44:	edc3 7a00 	vstr	s15, [r3]
	dt = current_time - last_time;
 8003c48:	4ba5      	ldr	r3, [pc, #660]	@ (8003ee0 <calculate_orientation+0x2c0>)
 8003c4a:	ed93 7a00 	vldr	s14, [r3]
 8003c4e:	4ba5      	ldr	r3, [pc, #660]	@ (8003ee4 <calculate_orientation+0x2c4>)
 8003c50:	edd3 7a00 	vldr	s15, [r3]
 8003c54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c58:	4ba3      	ldr	r3, [pc, #652]	@ (8003ee8 <calculate_orientation+0x2c8>)
 8003c5a:	edc3 7a00 	vstr	s15, [r3]
	orientation_freq = 1.0f / dt;
 8003c5e:	4ba2      	ldr	r3, [pc, #648]	@ (8003ee8 <calculate_orientation+0x2c8>)
 8003c60:	ed93 7a00 	vldr	s14, [r3]
 8003c64:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c6c:	4b9f      	ldr	r3, [pc, #636]	@ (8003eec <calculate_orientation+0x2cc>)
 8003c6e:	edc3 7a00 	vstr	s15, [r3]

	MadgwickAHRSupdate(data.gx, data.gy, data.gz, data.ax, data.ay, data.az, data.mx, data.my, data.mz);
 8003c72:	4b9f      	ldr	r3, [pc, #636]	@ (8003ef0 <calculate_orientation+0x2d0>)
 8003c74:	695a      	ldr	r2, [r3, #20]
 8003c76:	4613      	mov	r3, r2
 8003c78:	461a      	mov	r2, r3
 8003c7a:	4b9d      	ldr	r3, [pc, #628]	@ (8003ef0 <calculate_orientation+0x2d0>)
 8003c7c:	6999      	ldr	r1, [r3, #24]
 8003c7e:	460b      	mov	r3, r1
 8003c80:	4619      	mov	r1, r3
 8003c82:	4b9b      	ldr	r3, [pc, #620]	@ (8003ef0 <calculate_orientation+0x2d0>)
 8003c84:	69d8      	ldr	r0, [r3, #28]
 8003c86:	4603      	mov	r3, r0
 8003c88:	4618      	mov	r0, r3
 8003c8a:	4b99      	ldr	r3, [pc, #612]	@ (8003ef0 <calculate_orientation+0x2d0>)
 8003c8c:	689c      	ldr	r4, [r3, #8]
 8003c8e:	4623      	mov	r3, r4
 8003c90:	461c      	mov	r4, r3
 8003c92:	4b97      	ldr	r3, [pc, #604]	@ (8003ef0 <calculate_orientation+0x2d0>)
 8003c94:	68dd      	ldr	r5, [r3, #12]
 8003c96:	462b      	mov	r3, r5
 8003c98:	461d      	mov	r5, r3
 8003c9a:	4b95      	ldr	r3, [pc, #596]	@ (8003ef0 <calculate_orientation+0x2d0>)
 8003c9c:	691e      	ldr	r6, [r3, #16]
 8003c9e:	4633      	mov	r3, r6
 8003ca0:	461e      	mov	r6, r3
 8003ca2:	4b93      	ldr	r3, [pc, #588]	@ (8003ef0 <calculate_orientation+0x2d0>)
 8003ca4:	f8d3 c020 	ldr.w	ip, [r3, #32]
 8003ca8:	4663      	mov	r3, ip
 8003caa:	469c      	mov	ip, r3
 8003cac:	4b90      	ldr	r3, [pc, #576]	@ (8003ef0 <calculate_orientation+0x2d0>)
 8003cae:	f8d3 e024 	ldr.w	lr, [r3, #36]	@ 0x24
 8003cb2:	4673      	mov	r3, lr
 8003cb4:	469e      	mov	lr, r3
 8003cb6:	4b8e      	ldr	r3, [pc, #568]	@ (8003ef0 <calculate_orientation+0x2d0>)
 8003cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cba:	ee04 3a10 	vmov	s8, r3
 8003cbe:	ee03 ea90 	vmov	s7, lr
 8003cc2:	ee03 ca10 	vmov	s6, ip
 8003cc6:	ee02 6a90 	vmov	s5, r6
 8003cca:	ee02 5a10 	vmov	s4, r5
 8003cce:	ee01 4a90 	vmov	s3, r4
 8003cd2:	ee01 0a10 	vmov	s2, r0
 8003cd6:	ee00 1a90 	vmov	s1, r1
 8003cda:	ee00 2a10 	vmov	s0, r2
 8003cde:	f7fe f81b 	bl	8001d18 <MadgwickAHRSupdate>

	quaternion[0] = q0;
 8003ce2:	4b84      	ldr	r3, [pc, #528]	@ (8003ef4 <calculate_orientation+0x2d4>)
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	601a      	str	r2, [r3, #0]
	quaternion[1] = q1;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	3304      	adds	r3, #4
 8003cee:	4a82      	ldr	r2, [pc, #520]	@ (8003ef8 <calculate_orientation+0x2d8>)
 8003cf0:	6812      	ldr	r2, [r2, #0]
 8003cf2:	601a      	str	r2, [r3, #0]
	quaternion[2] = q2;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	3308      	adds	r3, #8
 8003cf8:	4a80      	ldr	r2, [pc, #512]	@ (8003efc <calculate_orientation+0x2dc>)
 8003cfa:	6812      	ldr	r2, [r2, #0]
 8003cfc:	601a      	str	r2, [r3, #0]
	quaternion[3] = q3;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	330c      	adds	r3, #12
 8003d02:	4a7f      	ldr	r2, [pc, #508]	@ (8003f00 <calculate_orientation+0x2e0>)
 8003d04:	6812      	ldr	r2, [r2, #0]
 8003d06:	601a      	str	r2, [r3, #0]

	*roll = RAD_TO_DEG * -atan2f(2.0f * (q0*q3 + q1*q2), 1.0f - 2.0f * (q2*q2 + q3*q3));
 8003d08:	4b7a      	ldr	r3, [pc, #488]	@ (8003ef4 <calculate_orientation+0x2d4>)
 8003d0a:	ed93 7a00 	vldr	s14, [r3]
 8003d0e:	4b7c      	ldr	r3, [pc, #496]	@ (8003f00 <calculate_orientation+0x2e0>)
 8003d10:	edd3 7a00 	vldr	s15, [r3]
 8003d14:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003d18:	4b77      	ldr	r3, [pc, #476]	@ (8003ef8 <calculate_orientation+0x2d8>)
 8003d1a:	edd3 6a00 	vldr	s13, [r3]
 8003d1e:	4b77      	ldr	r3, [pc, #476]	@ (8003efc <calculate_orientation+0x2dc>)
 8003d20:	edd3 7a00 	vldr	s15, [r3]
 8003d24:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d2c:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8003d30:	4b72      	ldr	r3, [pc, #456]	@ (8003efc <calculate_orientation+0x2dc>)
 8003d32:	ed93 7a00 	vldr	s14, [r3]
 8003d36:	4b71      	ldr	r3, [pc, #452]	@ (8003efc <calculate_orientation+0x2dc>)
 8003d38:	edd3 7a00 	vldr	s15, [r3]
 8003d3c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003d40:	4b6f      	ldr	r3, [pc, #444]	@ (8003f00 <calculate_orientation+0x2e0>)
 8003d42:	edd3 6a00 	vldr	s13, [r3]
 8003d46:	4b6e      	ldr	r3, [pc, #440]	@ (8003f00 <calculate_orientation+0x2e0>)
 8003d48:	edd3 7a00 	vldr	s15, [r3]
 8003d4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d54:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003d58:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003d5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d60:	eef0 0a67 	vmov.f32	s1, s15
 8003d64:	eeb0 0a46 	vmov.f32	s0, s12
 8003d68:	f00f fc58 	bl	801361c <atan2f>
 8003d6c:	eef0 7a40 	vmov.f32	s15, s0
 8003d70:	eef1 7a67 	vneg.f32	s15, s15
 8003d74:	ee17 3a90 	vmov	r3, s15
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f7fc fbe5 	bl	8000548 <__aeabi_f2d>
 8003d7e:	a356      	add	r3, pc, #344	@ (adr r3, 8003ed8 <calculate_orientation+0x2b8>)
 8003d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d84:	f7fc fc38 	bl	80005f8 <__aeabi_dmul>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	460b      	mov	r3, r1
 8003d8c:	4610      	mov	r0, r2
 8003d8e:	4619      	mov	r1, r3
 8003d90:	f7fc ff0a 	bl	8000ba8 <__aeabi_d2f>
 8003d94:	4602      	mov	r2, r0
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	601a      	str	r2, [r3, #0]
	*yaw = RAD_TO_DEG * -asinf(2.0f * (q0*q2 - q3*q1));
 8003d9a:	4b56      	ldr	r3, [pc, #344]	@ (8003ef4 <calculate_orientation+0x2d4>)
 8003d9c:	ed93 7a00 	vldr	s14, [r3]
 8003da0:	4b56      	ldr	r3, [pc, #344]	@ (8003efc <calculate_orientation+0x2dc>)
 8003da2:	edd3 7a00 	vldr	s15, [r3]
 8003da6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003daa:	4b55      	ldr	r3, [pc, #340]	@ (8003f00 <calculate_orientation+0x2e0>)
 8003dac:	edd3 6a00 	vldr	s13, [r3]
 8003db0:	4b51      	ldr	r3, [pc, #324]	@ (8003ef8 <calculate_orientation+0x2d8>)
 8003db2:	edd3 7a00 	vldr	s15, [r3]
 8003db6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003dba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003dbe:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003dc2:	eeb0 0a67 	vmov.f32	s0, s15
 8003dc6:	f00f fbfd 	bl	80135c4 <asinf>
 8003dca:	eef0 7a40 	vmov.f32	s15, s0
 8003dce:	eef1 7a67 	vneg.f32	s15, s15
 8003dd2:	ee17 3a90 	vmov	r3, s15
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f7fc fbb6 	bl	8000548 <__aeabi_f2d>
 8003ddc:	a33e      	add	r3, pc, #248	@ (adr r3, 8003ed8 <calculate_orientation+0x2b8>)
 8003dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003de2:	f7fc fc09 	bl	80005f8 <__aeabi_dmul>
 8003de6:	4602      	mov	r2, r0
 8003de8:	460b      	mov	r3, r1
 8003dea:	4610      	mov	r0, r2
 8003dec:	4619      	mov	r1, r3
 8003dee:	f7fc fedb 	bl	8000ba8 <__aeabi_d2f>
 8003df2:	4602      	mov	r2, r0
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	601a      	str	r2, [r3, #0]

	float c_pitch = RAD_TO_DEG * atan2f(2.0f * (q0*q1 + q2*q3), 1.0f - 2.0f * (q1*q1 + q2*q2));
 8003df8:	4b3e      	ldr	r3, [pc, #248]	@ (8003ef4 <calculate_orientation+0x2d4>)
 8003dfa:	ed93 7a00 	vldr	s14, [r3]
 8003dfe:	4b3e      	ldr	r3, [pc, #248]	@ (8003ef8 <calculate_orientation+0x2d8>)
 8003e00:	edd3 7a00 	vldr	s15, [r3]
 8003e04:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e08:	4b3c      	ldr	r3, [pc, #240]	@ (8003efc <calculate_orientation+0x2dc>)
 8003e0a:	edd3 6a00 	vldr	s13, [r3]
 8003e0e:	4b3c      	ldr	r3, [pc, #240]	@ (8003f00 <calculate_orientation+0x2e0>)
 8003e10:	edd3 7a00 	vldr	s15, [r3]
 8003e14:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e1c:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8003e20:	4b35      	ldr	r3, [pc, #212]	@ (8003ef8 <calculate_orientation+0x2d8>)
 8003e22:	ed93 7a00 	vldr	s14, [r3]
 8003e26:	4b34      	ldr	r3, [pc, #208]	@ (8003ef8 <calculate_orientation+0x2d8>)
 8003e28:	edd3 7a00 	vldr	s15, [r3]
 8003e2c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e30:	4b32      	ldr	r3, [pc, #200]	@ (8003efc <calculate_orientation+0x2dc>)
 8003e32:	edd3 6a00 	vldr	s13, [r3]
 8003e36:	4b31      	ldr	r3, [pc, #196]	@ (8003efc <calculate_orientation+0x2dc>)
 8003e38:	edd3 7a00 	vldr	s15, [r3]
 8003e3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e44:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003e48:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003e4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e50:	eef0 0a67 	vmov.f32	s1, s15
 8003e54:	eeb0 0a46 	vmov.f32	s0, s12
 8003e58:	f00f fbe0 	bl	801361c <atan2f>
 8003e5c:	ee10 3a10 	vmov	r3, s0
 8003e60:	4618      	mov	r0, r3
 8003e62:	f7fc fb71 	bl	8000548 <__aeabi_f2d>
 8003e66:	a31c      	add	r3, pc, #112	@ (adr r3, 8003ed8 <calculate_orientation+0x2b8>)
 8003e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e6c:	f7fc fbc4 	bl	80005f8 <__aeabi_dmul>
 8003e70:	4602      	mov	r2, r0
 8003e72:	460b      	mov	r3, r1
 8003e74:	4610      	mov	r0, r2
 8003e76:	4619      	mov	r1, r3
 8003e78:	f7fc fe96 	bl	8000ba8 <__aeabi_d2f>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	617b      	str	r3, [r7, #20]

	if (c_pitch > 0.0f) {
 8003e80:	edd7 7a05 	vldr	s15, [r7, #20]
 8003e84:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003e88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e8c:	dd09      	ble.n	8003ea2 <calculate_orientation+0x282>
		*pitch = 180.0f - c_pitch;
 8003e8e:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8003f04 <calculate_orientation+0x2e4>
 8003e92:	edd7 7a05 	vldr	s15, [r7, #20]
 8003e96:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	edc3 7a00 	vstr	s15, [r3]
	} else if (c_pitch < 0.0f) {
		*pitch = -180.0f - c_pitch;
	} else {
		*pitch = 0.0f;
	}
}
 8003ea0:	e014      	b.n	8003ecc <calculate_orientation+0x2ac>
	} else if (c_pitch < 0.0f) {
 8003ea2:	edd7 7a05 	vldr	s15, [r7, #20]
 8003ea6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003eaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003eae:	d509      	bpl.n	8003ec4 <calculate_orientation+0x2a4>
		*pitch = -180.0f - c_pitch;
 8003eb0:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8003f08 <calculate_orientation+0x2e8>
 8003eb4:	edd7 7a05 	vldr	s15, [r7, #20]
 8003eb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	edc3 7a00 	vstr	s15, [r3]
}
 8003ec2:	e003      	b.n	8003ecc <calculate_orientation+0x2ac>
		*pitch = 0.0f;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	f04f 0200 	mov.w	r2, #0
 8003eca:	601a      	str	r2, [r3, #0]
}
 8003ecc:	bf00      	nop
 8003ece:	371c      	adds	r7, #28
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ed4:	f3af 8000 	nop.w
 8003ed8:	1a63c1f8 	.word	0x1a63c1f8
 8003edc:	404ca5dc 	.word	0x404ca5dc
 8003ee0:	20000748 	.word	0x20000748
 8003ee4:	20000744 	.word	0x20000744
 8003ee8:	2000074c 	.word	0x2000074c
 8003eec:	20000750 	.word	0x20000750
 8003ef0:	200006f4 	.word	0x200006f4
 8003ef4:	20000008 	.word	0x20000008
 8003ef8:	20000364 	.word	0x20000364
 8003efc:	20000368 	.word	0x20000368
 8003f00:	2000036c 	.word	0x2000036c
 8003f04:	43340000 	.word	0x43340000
 8003f08:	c3340000 	.word	0xc3340000

08003f0c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b083      	sub	sp, #12
 8003f10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f12:	2300      	movs	r3, #0
 8003f14:	607b      	str	r3, [r7, #4]
 8003f16:	4b10      	ldr	r3, [pc, #64]	@ (8003f58 <HAL_MspInit+0x4c>)
 8003f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f1a:	4a0f      	ldr	r2, [pc, #60]	@ (8003f58 <HAL_MspInit+0x4c>)
 8003f1c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f20:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f22:	4b0d      	ldr	r3, [pc, #52]	@ (8003f58 <HAL_MspInit+0x4c>)
 8003f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f2a:	607b      	str	r3, [r7, #4]
 8003f2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f2e:	2300      	movs	r3, #0
 8003f30:	603b      	str	r3, [r7, #0]
 8003f32:	4b09      	ldr	r3, [pc, #36]	@ (8003f58 <HAL_MspInit+0x4c>)
 8003f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f36:	4a08      	ldr	r2, [pc, #32]	@ (8003f58 <HAL_MspInit+0x4c>)
 8003f38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f3e:	4b06      	ldr	r3, [pc, #24]	@ (8003f58 <HAL_MspInit+0x4c>)
 8003f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f46:	603b      	str	r3, [r7, #0]
 8003f48:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f4a:	bf00      	nop
 8003f4c:	370c      	adds	r7, #12
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f54:	4770      	bx	lr
 8003f56:	bf00      	nop
 8003f58:	40023800 	.word	0x40023800

08003f5c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b08a      	sub	sp, #40	@ 0x28
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f64:	f107 0314 	add.w	r3, r7, #20
 8003f68:	2200      	movs	r2, #0
 8003f6a:	601a      	str	r2, [r3, #0]
 8003f6c:	605a      	str	r2, [r3, #4]
 8003f6e:	609a      	str	r2, [r3, #8]
 8003f70:	60da      	str	r2, [r3, #12]
 8003f72:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a17      	ldr	r2, [pc, #92]	@ (8003fd8 <HAL_ADC_MspInit+0x7c>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d127      	bne.n	8003fce <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003f7e:	2300      	movs	r3, #0
 8003f80:	613b      	str	r3, [r7, #16]
 8003f82:	4b16      	ldr	r3, [pc, #88]	@ (8003fdc <HAL_ADC_MspInit+0x80>)
 8003f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f86:	4a15      	ldr	r2, [pc, #84]	@ (8003fdc <HAL_ADC_MspInit+0x80>)
 8003f88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f8e:	4b13      	ldr	r3, [pc, #76]	@ (8003fdc <HAL_ADC_MspInit+0x80>)
 8003f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f96:	613b      	str	r3, [r7, #16]
 8003f98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	60fb      	str	r3, [r7, #12]
 8003f9e:	4b0f      	ldr	r3, [pc, #60]	@ (8003fdc <HAL_ADC_MspInit+0x80>)
 8003fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fa2:	4a0e      	ldr	r2, [pc, #56]	@ (8003fdc <HAL_ADC_MspInit+0x80>)
 8003fa4:	f043 0301 	orr.w	r3, r3, #1
 8003fa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003faa:	4b0c      	ldr	r3, [pc, #48]	@ (8003fdc <HAL_ADC_MspInit+0x80>)
 8003fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fae:	f003 0301 	and.w	r3, r3, #1
 8003fb2:	60fb      	str	r3, [r7, #12]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = VBAT_SENSING_Pin;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBAT_SENSING_GPIO_Port, &GPIO_InitStruct);
 8003fc2:	f107 0314 	add.w	r3, r7, #20
 8003fc6:	4619      	mov	r1, r3
 8003fc8:	4805      	ldr	r0, [pc, #20]	@ (8003fe0 <HAL_ADC_MspInit+0x84>)
 8003fca:	f002 f8b5 	bl	8006138 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003fce:	bf00      	nop
 8003fd0:	3728      	adds	r7, #40	@ 0x28
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}
 8003fd6:	bf00      	nop
 8003fd8:	40012000 	.word	0x40012000
 8003fdc:	40023800 	.word	0x40023800
 8003fe0:	40020000 	.word	0x40020000

08003fe4 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b085      	sub	sp, #20
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a0b      	ldr	r2, [pc, #44]	@ (8004020 <HAL_CRC_MspInit+0x3c>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d10d      	bne.n	8004012 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	60fb      	str	r3, [r7, #12]
 8003ffa:	4b0a      	ldr	r3, [pc, #40]	@ (8004024 <HAL_CRC_MspInit+0x40>)
 8003ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ffe:	4a09      	ldr	r2, [pc, #36]	@ (8004024 <HAL_CRC_MspInit+0x40>)
 8004000:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004004:	6313      	str	r3, [r2, #48]	@ 0x30
 8004006:	4b07      	ldr	r3, [pc, #28]	@ (8004024 <HAL_CRC_MspInit+0x40>)
 8004008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800400a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800400e:	60fb      	str	r3, [r7, #12]
 8004010:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8004012:	bf00      	nop
 8004014:	3714      	adds	r7, #20
 8004016:	46bd      	mov	sp, r7
 8004018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401c:	4770      	bx	lr
 800401e:	bf00      	nop
 8004020:	40023000 	.word	0x40023000
 8004024:	40023800 	.word	0x40023800

08004028 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b08c      	sub	sp, #48	@ 0x30
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004030:	f107 031c 	add.w	r3, r7, #28
 8004034:	2200      	movs	r2, #0
 8004036:	601a      	str	r2, [r3, #0]
 8004038:	605a      	str	r2, [r3, #4]
 800403a:	609a      	str	r2, [r3, #8]
 800403c:	60da      	str	r2, [r3, #12]
 800403e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a37      	ldr	r2, [pc, #220]	@ (8004124 <HAL_I2C_MspInit+0xfc>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d135      	bne.n	80040b6 <HAL_I2C_MspInit+0x8e>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800404a:	2300      	movs	r3, #0
 800404c:	61bb      	str	r3, [r7, #24]
 800404e:	4b36      	ldr	r3, [pc, #216]	@ (8004128 <HAL_I2C_MspInit+0x100>)
 8004050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004052:	4a35      	ldr	r2, [pc, #212]	@ (8004128 <HAL_I2C_MspInit+0x100>)
 8004054:	f043 0302 	orr.w	r3, r3, #2
 8004058:	6313      	str	r3, [r2, #48]	@ 0x30
 800405a:	4b33      	ldr	r3, [pc, #204]	@ (8004128 <HAL_I2C_MspInit+0x100>)
 800405c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800405e:	f003 0302 	and.w	r3, r3, #2
 8004062:	61bb      	str	r3, [r7, #24]
 8004064:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004066:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800406a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800406c:	2312      	movs	r3, #18
 800406e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004070:	2300      	movs	r3, #0
 8004072:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004074:	2303      	movs	r3, #3
 8004076:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004078:	2304      	movs	r3, #4
 800407a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800407c:	f107 031c 	add.w	r3, r7, #28
 8004080:	4619      	mov	r1, r3
 8004082:	482a      	ldr	r0, [pc, #168]	@ (800412c <HAL_I2C_MspInit+0x104>)
 8004084:	f002 f858 	bl	8006138 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004088:	2300      	movs	r3, #0
 800408a:	617b      	str	r3, [r7, #20]
 800408c:	4b26      	ldr	r3, [pc, #152]	@ (8004128 <HAL_I2C_MspInit+0x100>)
 800408e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004090:	4a25      	ldr	r2, [pc, #148]	@ (8004128 <HAL_I2C_MspInit+0x100>)
 8004092:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004096:	6413      	str	r3, [r2, #64]	@ 0x40
 8004098:	4b23      	ldr	r3, [pc, #140]	@ (8004128 <HAL_I2C_MspInit+0x100>)
 800409a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800409c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040a0:	617b      	str	r3, [r7, #20]
 80040a2:	697b      	ldr	r3, [r7, #20]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80040a4:	2200      	movs	r2, #0
 80040a6:	2100      	movs	r1, #0
 80040a8:	201f      	movs	r0, #31
 80040aa:	f001 fba4 	bl	80057f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80040ae:	201f      	movs	r0, #31
 80040b0:	f001 fbbd 	bl	800582e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 80040b4:	e031      	b.n	800411a <HAL_I2C_MspInit+0xf2>
  else if(hi2c->Instance==I2C2)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a1d      	ldr	r2, [pc, #116]	@ (8004130 <HAL_I2C_MspInit+0x108>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d12c      	bne.n	800411a <HAL_I2C_MspInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040c0:	2300      	movs	r3, #0
 80040c2:	613b      	str	r3, [r7, #16]
 80040c4:	4b18      	ldr	r3, [pc, #96]	@ (8004128 <HAL_I2C_MspInit+0x100>)
 80040c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040c8:	4a17      	ldr	r2, [pc, #92]	@ (8004128 <HAL_I2C_MspInit+0x100>)
 80040ca:	f043 0302 	orr.w	r3, r3, #2
 80040ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80040d0:	4b15      	ldr	r3, [pc, #84]	@ (8004128 <HAL_I2C_MspInit+0x100>)
 80040d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040d4:	f003 0302 	and.w	r3, r3, #2
 80040d8:	613b      	str	r3, [r7, #16]
 80040da:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80040dc:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80040e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80040e2:	2312      	movs	r3, #18
 80040e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040e6:	2300      	movs	r3, #0
 80040e8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040ea:	2303      	movs	r3, #3
 80040ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80040ee:	2304      	movs	r3, #4
 80040f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040f2:	f107 031c 	add.w	r3, r7, #28
 80040f6:	4619      	mov	r1, r3
 80040f8:	480c      	ldr	r0, [pc, #48]	@ (800412c <HAL_I2C_MspInit+0x104>)
 80040fa:	f002 f81d 	bl	8006138 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80040fe:	2300      	movs	r3, #0
 8004100:	60fb      	str	r3, [r7, #12]
 8004102:	4b09      	ldr	r3, [pc, #36]	@ (8004128 <HAL_I2C_MspInit+0x100>)
 8004104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004106:	4a08      	ldr	r2, [pc, #32]	@ (8004128 <HAL_I2C_MspInit+0x100>)
 8004108:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800410c:	6413      	str	r3, [r2, #64]	@ 0x40
 800410e:	4b06      	ldr	r3, [pc, #24]	@ (8004128 <HAL_I2C_MspInit+0x100>)
 8004110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004112:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004116:	60fb      	str	r3, [r7, #12]
 8004118:	68fb      	ldr	r3, [r7, #12]
}
 800411a:	bf00      	nop
 800411c:	3730      	adds	r7, #48	@ 0x30
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
 8004122:	bf00      	nop
 8004124:	40005400 	.word	0x40005400
 8004128:	40023800 	.word	0x40023800
 800412c:	40020400 	.word	0x40020400
 8004130:	40005800 	.word	0x40005800

08004134 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b08c      	sub	sp, #48	@ 0x30
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800413c:	f107 031c 	add.w	r3, r7, #28
 8004140:	2200      	movs	r2, #0
 8004142:	601a      	str	r2, [r3, #0]
 8004144:	605a      	str	r2, [r3, #4]
 8004146:	609a      	str	r2, [r3, #8]
 8004148:	60da      	str	r2, [r3, #12]
 800414a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a32      	ldr	r2, [pc, #200]	@ (800421c <HAL_SPI_MspInit+0xe8>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d12c      	bne.n	80041b0 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004156:	2300      	movs	r3, #0
 8004158:	61bb      	str	r3, [r7, #24]
 800415a:	4b31      	ldr	r3, [pc, #196]	@ (8004220 <HAL_SPI_MspInit+0xec>)
 800415c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800415e:	4a30      	ldr	r2, [pc, #192]	@ (8004220 <HAL_SPI_MspInit+0xec>)
 8004160:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004164:	6453      	str	r3, [r2, #68]	@ 0x44
 8004166:	4b2e      	ldr	r3, [pc, #184]	@ (8004220 <HAL_SPI_MspInit+0xec>)
 8004168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800416a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800416e:	61bb      	str	r3, [r7, #24]
 8004170:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004172:	2300      	movs	r3, #0
 8004174:	617b      	str	r3, [r7, #20]
 8004176:	4b2a      	ldr	r3, [pc, #168]	@ (8004220 <HAL_SPI_MspInit+0xec>)
 8004178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800417a:	4a29      	ldr	r2, [pc, #164]	@ (8004220 <HAL_SPI_MspInit+0xec>)
 800417c:	f043 0301 	orr.w	r3, r3, #1
 8004180:	6313      	str	r3, [r2, #48]	@ 0x30
 8004182:	4b27      	ldr	r3, [pc, #156]	@ (8004220 <HAL_SPI_MspInit+0xec>)
 8004184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004186:	f003 0301 	and.w	r3, r3, #1
 800418a:	617b      	str	r3, [r7, #20]
 800418c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800418e:	23e0      	movs	r3, #224	@ 0xe0
 8004190:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004192:	2302      	movs	r3, #2
 8004194:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004196:	2300      	movs	r3, #0
 8004198:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800419a:	2303      	movs	r3, #3
 800419c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800419e:	2305      	movs	r3, #5
 80041a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041a2:	f107 031c 	add.w	r3, r7, #28
 80041a6:	4619      	mov	r1, r3
 80041a8:	481e      	ldr	r0, [pc, #120]	@ (8004224 <HAL_SPI_MspInit+0xf0>)
 80041aa:	f001 ffc5 	bl	8006138 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 80041ae:	e031      	b.n	8004214 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a1c      	ldr	r2, [pc, #112]	@ (8004228 <HAL_SPI_MspInit+0xf4>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d12c      	bne.n	8004214 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80041ba:	2300      	movs	r3, #0
 80041bc:	613b      	str	r3, [r7, #16]
 80041be:	4b18      	ldr	r3, [pc, #96]	@ (8004220 <HAL_SPI_MspInit+0xec>)
 80041c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c2:	4a17      	ldr	r2, [pc, #92]	@ (8004220 <HAL_SPI_MspInit+0xec>)
 80041c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80041c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80041ca:	4b15      	ldr	r3, [pc, #84]	@ (8004220 <HAL_SPI_MspInit+0xec>)
 80041cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80041d2:	613b      	str	r3, [r7, #16]
 80041d4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041d6:	2300      	movs	r3, #0
 80041d8:	60fb      	str	r3, [r7, #12]
 80041da:	4b11      	ldr	r3, [pc, #68]	@ (8004220 <HAL_SPI_MspInit+0xec>)
 80041dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041de:	4a10      	ldr	r2, [pc, #64]	@ (8004220 <HAL_SPI_MspInit+0xec>)
 80041e0:	f043 0302 	orr.w	r3, r3, #2
 80041e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80041e6:	4b0e      	ldr	r3, [pc, #56]	@ (8004220 <HAL_SPI_MspInit+0xec>)
 80041e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ea:	f003 0302 	and.w	r3, r3, #2
 80041ee:	60fb      	str	r3, [r7, #12]
 80041f0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80041f2:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80041f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041f8:	2302      	movs	r3, #2
 80041fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041fc:	2300      	movs	r3, #0
 80041fe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004200:	2303      	movs	r3, #3
 8004202:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004204:	2305      	movs	r3, #5
 8004206:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004208:	f107 031c 	add.w	r3, r7, #28
 800420c:	4619      	mov	r1, r3
 800420e:	4807      	ldr	r0, [pc, #28]	@ (800422c <HAL_SPI_MspInit+0xf8>)
 8004210:	f001 ff92 	bl	8006138 <HAL_GPIO_Init>
}
 8004214:	bf00      	nop
 8004216:	3730      	adds	r7, #48	@ 0x30
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}
 800421c:	40013000 	.word	0x40013000
 8004220:	40023800 	.word	0x40023800
 8004224:	40020000 	.word	0x40020000
 8004228:	40003800 	.word	0x40003800
 800422c:	40020400 	.word	0x40020400

08004230 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b086      	sub	sp, #24
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a30      	ldr	r2, [pc, #192]	@ (8004300 <HAL_TIM_Base_MspInit+0xd0>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d10e      	bne.n	8004260 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004242:	2300      	movs	r3, #0
 8004244:	617b      	str	r3, [r7, #20]
 8004246:	4b2f      	ldr	r3, [pc, #188]	@ (8004304 <HAL_TIM_Base_MspInit+0xd4>)
 8004248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800424a:	4a2e      	ldr	r2, [pc, #184]	@ (8004304 <HAL_TIM_Base_MspInit+0xd4>)
 800424c:	f043 0301 	orr.w	r3, r3, #1
 8004250:	6453      	str	r3, [r2, #68]	@ 0x44
 8004252:	4b2c      	ldr	r3, [pc, #176]	@ (8004304 <HAL_TIM_Base_MspInit+0xd4>)
 8004254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004256:	f003 0301 	and.w	r3, r3, #1
 800425a:	617b      	str	r3, [r7, #20]
 800425c:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM7_MspInit 1 */

    /* USER CODE END TIM7_MspInit 1 */
  }

}
 800425e:	e04a      	b.n	80042f6 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM2)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004268:	d10e      	bne.n	8004288 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800426a:	2300      	movs	r3, #0
 800426c:	613b      	str	r3, [r7, #16]
 800426e:	4b25      	ldr	r3, [pc, #148]	@ (8004304 <HAL_TIM_Base_MspInit+0xd4>)
 8004270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004272:	4a24      	ldr	r2, [pc, #144]	@ (8004304 <HAL_TIM_Base_MspInit+0xd4>)
 8004274:	f043 0301 	orr.w	r3, r3, #1
 8004278:	6413      	str	r3, [r2, #64]	@ 0x40
 800427a:	4b22      	ldr	r3, [pc, #136]	@ (8004304 <HAL_TIM_Base_MspInit+0xd4>)
 800427c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800427e:	f003 0301 	and.w	r3, r3, #1
 8004282:	613b      	str	r3, [r7, #16]
 8004284:	693b      	ldr	r3, [r7, #16]
}
 8004286:	e036      	b.n	80042f6 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM6)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a1e      	ldr	r2, [pc, #120]	@ (8004308 <HAL_TIM_Base_MspInit+0xd8>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d116      	bne.n	80042c0 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004292:	2300      	movs	r3, #0
 8004294:	60fb      	str	r3, [r7, #12]
 8004296:	4b1b      	ldr	r3, [pc, #108]	@ (8004304 <HAL_TIM_Base_MspInit+0xd4>)
 8004298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800429a:	4a1a      	ldr	r2, [pc, #104]	@ (8004304 <HAL_TIM_Base_MspInit+0xd4>)
 800429c:	f043 0310 	orr.w	r3, r3, #16
 80042a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80042a2:	4b18      	ldr	r3, [pc, #96]	@ (8004304 <HAL_TIM_Base_MspInit+0xd4>)
 80042a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a6:	f003 0310 	and.w	r3, r3, #16
 80042aa:	60fb      	str	r3, [r7, #12]
 80042ac:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80042ae:	2200      	movs	r2, #0
 80042b0:	2100      	movs	r1, #0
 80042b2:	2036      	movs	r0, #54	@ 0x36
 80042b4:	f001 fa9f 	bl	80057f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80042b8:	2036      	movs	r0, #54	@ 0x36
 80042ba:	f001 fab8 	bl	800582e <HAL_NVIC_EnableIRQ>
}
 80042be:	e01a      	b.n	80042f6 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM7)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a11      	ldr	r2, [pc, #68]	@ (800430c <HAL_TIM_Base_MspInit+0xdc>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d115      	bne.n	80042f6 <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80042ca:	2300      	movs	r3, #0
 80042cc:	60bb      	str	r3, [r7, #8]
 80042ce:	4b0d      	ldr	r3, [pc, #52]	@ (8004304 <HAL_TIM_Base_MspInit+0xd4>)
 80042d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d2:	4a0c      	ldr	r2, [pc, #48]	@ (8004304 <HAL_TIM_Base_MspInit+0xd4>)
 80042d4:	f043 0320 	orr.w	r3, r3, #32
 80042d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80042da:	4b0a      	ldr	r3, [pc, #40]	@ (8004304 <HAL_TIM_Base_MspInit+0xd4>)
 80042dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042de:	f003 0320 	and.w	r3, r3, #32
 80042e2:	60bb      	str	r3, [r7, #8]
 80042e4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80042e6:	2200      	movs	r2, #0
 80042e8:	2100      	movs	r1, #0
 80042ea:	2037      	movs	r0, #55	@ 0x37
 80042ec:	f001 fa83 	bl	80057f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80042f0:	2037      	movs	r0, #55	@ 0x37
 80042f2:	f001 fa9c 	bl	800582e <HAL_NVIC_EnableIRQ>
}
 80042f6:	bf00      	nop
 80042f8:	3718      	adds	r7, #24
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}
 80042fe:	bf00      	nop
 8004300:	40010000 	.word	0x40010000
 8004304:	40023800 	.word	0x40023800
 8004308:	40001000 	.word	0x40001000
 800430c:	40001400 	.word	0x40001400

08004310 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b08a      	sub	sp, #40	@ 0x28
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004318:	f107 0314 	add.w	r3, r7, #20
 800431c:	2200      	movs	r2, #0
 800431e:	601a      	str	r2, [r3, #0]
 8004320:	605a      	str	r2, [r3, #4]
 8004322:	609a      	str	r2, [r3, #8]
 8004324:	60da      	str	r2, [r3, #12]
 8004326:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a24      	ldr	r2, [pc, #144]	@ (80043c0 <HAL_TIM_MspPostInit+0xb0>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d11f      	bne.n	8004372 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004332:	2300      	movs	r3, #0
 8004334:	613b      	str	r3, [r7, #16]
 8004336:	4b23      	ldr	r3, [pc, #140]	@ (80043c4 <HAL_TIM_MspPostInit+0xb4>)
 8004338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800433a:	4a22      	ldr	r2, [pc, #136]	@ (80043c4 <HAL_TIM_MspPostInit+0xb4>)
 800433c:	f043 0301 	orr.w	r3, r3, #1
 8004340:	6313      	str	r3, [r2, #48]	@ 0x30
 8004342:	4b20      	ldr	r3, [pc, #128]	@ (80043c4 <HAL_TIM_MspPostInit+0xb4>)
 8004344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004346:	f003 0301 	and.w	r3, r3, #1
 800434a:	613b      	str	r3, [r7, #16]
 800434c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = TVC_SERVO_X_Pin|TVC_SERVO_Y_Pin;
 800434e:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8004352:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004354:	2302      	movs	r3, #2
 8004356:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004358:	2300      	movs	r3, #0
 800435a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800435c:	2300      	movs	r3, #0
 800435e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004360:	2301      	movs	r3, #1
 8004362:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004364:	f107 0314 	add.w	r3, r7, #20
 8004368:	4619      	mov	r1, r3
 800436a:	4817      	ldr	r0, [pc, #92]	@ (80043c8 <HAL_TIM_MspPostInit+0xb8>)
 800436c:	f001 fee4 	bl	8006138 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004370:	e022      	b.n	80043b8 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM2)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800437a:	d11d      	bne.n	80043b8 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800437c:	2300      	movs	r3, #0
 800437e:	60fb      	str	r3, [r7, #12]
 8004380:	4b10      	ldr	r3, [pc, #64]	@ (80043c4 <HAL_TIM_MspPostInit+0xb4>)
 8004382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004384:	4a0f      	ldr	r2, [pc, #60]	@ (80043c4 <HAL_TIM_MspPostInit+0xb4>)
 8004386:	f043 0301 	orr.w	r3, r3, #1
 800438a:	6313      	str	r3, [r2, #48]	@ 0x30
 800438c:	4b0d      	ldr	r3, [pc, #52]	@ (80043c4 <HAL_TIM_MspPostInit+0xb4>)
 800438e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004390:	f003 0301 	and.w	r3, r3, #1
 8004394:	60fb      	str	r3, [r7, #12]
 8004396:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STATUS_R_Pin|STATUS_G_Pin|STATUS_B_Pin;
 8004398:	230e      	movs	r3, #14
 800439a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800439c:	2302      	movs	r3, #2
 800439e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043a0:	2300      	movs	r3, #0
 80043a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043a4:	2300      	movs	r3, #0
 80043a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80043a8:	2301      	movs	r3, #1
 80043aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043ac:	f107 0314 	add.w	r3, r7, #20
 80043b0:	4619      	mov	r1, r3
 80043b2:	4805      	ldr	r0, [pc, #20]	@ (80043c8 <HAL_TIM_MspPostInit+0xb8>)
 80043b4:	f001 fec0 	bl	8006138 <HAL_GPIO_Init>
}
 80043b8:	bf00      	nop
 80043ba:	3728      	adds	r7, #40	@ 0x28
 80043bc:	46bd      	mov	sp, r7
 80043be:	bd80      	pop	{r7, pc}
 80043c0:	40010000 	.word	0x40010000
 80043c4:	40023800 	.word	0x40023800
 80043c8:	40020000 	.word	0x40020000

080043cc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b08a      	sub	sp, #40	@ 0x28
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043d4:	f107 0314 	add.w	r3, r7, #20
 80043d8:	2200      	movs	r2, #0
 80043da:	601a      	str	r2, [r3, #0]
 80043dc:	605a      	str	r2, [r3, #4]
 80043de:	609a      	str	r2, [r3, #8]
 80043e0:	60da      	str	r2, [r3, #12]
 80043e2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a35      	ldr	r2, [pc, #212]	@ (80044c0 <HAL_UART_MspInit+0xf4>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d163      	bne.n	80044b6 <HAL_UART_MspInit+0xea>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80043ee:	2300      	movs	r3, #0
 80043f0:	613b      	str	r3, [r7, #16]
 80043f2:	4b34      	ldr	r3, [pc, #208]	@ (80044c4 <HAL_UART_MspInit+0xf8>)
 80043f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043f6:	4a33      	ldr	r2, [pc, #204]	@ (80044c4 <HAL_UART_MspInit+0xf8>)
 80043f8:	f043 0310 	orr.w	r3, r3, #16
 80043fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80043fe:	4b31      	ldr	r3, [pc, #196]	@ (80044c4 <HAL_UART_MspInit+0xf8>)
 8004400:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004402:	f003 0310 	and.w	r3, r3, #16
 8004406:	613b      	str	r3, [r7, #16]
 8004408:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800440a:	2300      	movs	r3, #0
 800440c:	60fb      	str	r3, [r7, #12]
 800440e:	4b2d      	ldr	r3, [pc, #180]	@ (80044c4 <HAL_UART_MspInit+0xf8>)
 8004410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004412:	4a2c      	ldr	r2, [pc, #176]	@ (80044c4 <HAL_UART_MspInit+0xf8>)
 8004414:	f043 0302 	orr.w	r3, r3, #2
 8004418:	6313      	str	r3, [r2, #48]	@ 0x30
 800441a:	4b2a      	ldr	r3, [pc, #168]	@ (80044c4 <HAL_UART_MspInit+0xf8>)
 800441c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800441e:	f003 0302 	and.w	r3, r3, #2
 8004422:	60fb      	str	r3, [r7, #12]
 8004424:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004426:	23c0      	movs	r3, #192	@ 0xc0
 8004428:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800442a:	2302      	movs	r3, #2
 800442c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800442e:	2300      	movs	r3, #0
 8004430:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004432:	2303      	movs	r3, #3
 8004434:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004436:	2307      	movs	r3, #7
 8004438:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800443a:	f107 0314 	add.w	r3, r7, #20
 800443e:	4619      	mov	r1, r3
 8004440:	4821      	ldr	r0, [pc, #132]	@ (80044c8 <HAL_UART_MspInit+0xfc>)
 8004442:	f001 fe79 	bl	8006138 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8004446:	4b21      	ldr	r3, [pc, #132]	@ (80044cc <HAL_UART_MspInit+0x100>)
 8004448:	4a21      	ldr	r2, [pc, #132]	@ (80044d0 <HAL_UART_MspInit+0x104>)
 800444a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800444c:	4b1f      	ldr	r3, [pc, #124]	@ (80044cc <HAL_UART_MspInit+0x100>)
 800444e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004452:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004454:	4b1d      	ldr	r3, [pc, #116]	@ (80044cc <HAL_UART_MspInit+0x100>)
 8004456:	2200      	movs	r2, #0
 8004458:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800445a:	4b1c      	ldr	r3, [pc, #112]	@ (80044cc <HAL_UART_MspInit+0x100>)
 800445c:	2200      	movs	r2, #0
 800445e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004460:	4b1a      	ldr	r3, [pc, #104]	@ (80044cc <HAL_UART_MspInit+0x100>)
 8004462:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004466:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004468:	4b18      	ldr	r3, [pc, #96]	@ (80044cc <HAL_UART_MspInit+0x100>)
 800446a:	2200      	movs	r2, #0
 800446c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800446e:	4b17      	ldr	r3, [pc, #92]	@ (80044cc <HAL_UART_MspInit+0x100>)
 8004470:	2200      	movs	r2, #0
 8004472:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8004474:	4b15      	ldr	r3, [pc, #84]	@ (80044cc <HAL_UART_MspInit+0x100>)
 8004476:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800447a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800447c:	4b13      	ldr	r3, [pc, #76]	@ (80044cc <HAL_UART_MspInit+0x100>)
 800447e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004482:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004484:	4b11      	ldr	r3, [pc, #68]	@ (80044cc <HAL_UART_MspInit+0x100>)
 8004486:	2200      	movs	r2, #0
 8004488:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800448a:	4810      	ldr	r0, [pc, #64]	@ (80044cc <HAL_UART_MspInit+0x100>)
 800448c:	f001 fa38 	bl	8005900 <HAL_DMA_Init>
 8004490:	4603      	mov	r3, r0
 8004492:	2b00      	cmp	r3, #0
 8004494:	d001      	beq.n	800449a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8004496:	f7ff fb99 	bl	8003bcc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	4a0b      	ldr	r2, [pc, #44]	@ (80044cc <HAL_UART_MspInit+0x100>)
 800449e:	63da      	str	r2, [r3, #60]	@ 0x3c
 80044a0:	4a0a      	ldr	r2, [pc, #40]	@ (80044cc <HAL_UART_MspInit+0x100>)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80044a6:	2200      	movs	r2, #0
 80044a8:	2100      	movs	r1, #0
 80044aa:	2025      	movs	r0, #37	@ 0x25
 80044ac:	f001 f9a3 	bl	80057f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80044b0:	2025      	movs	r0, #37	@ 0x25
 80044b2:	f001 f9bc 	bl	800582e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80044b6:	bf00      	nop
 80044b8:	3728      	adds	r7, #40	@ 0x28
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	40011000 	.word	0x40011000
 80044c4:	40023800 	.word	0x40023800
 80044c8:	40020400 	.word	0x40020400
 80044cc:	20000680 	.word	0x20000680
 80044d0:	40026440 	.word	0x40026440

080044d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80044d4:	b480      	push	{r7}
 80044d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80044d8:	bf00      	nop
 80044da:	e7fd      	b.n	80044d8 <NMI_Handler+0x4>

080044dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80044dc:	b480      	push	{r7}
 80044de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80044e0:	bf00      	nop
 80044e2:	e7fd      	b.n	80044e0 <HardFault_Handler+0x4>

080044e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80044e4:	b480      	push	{r7}
 80044e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80044e8:	bf00      	nop
 80044ea:	e7fd      	b.n	80044e8 <MemManage_Handler+0x4>

080044ec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80044ec:	b480      	push	{r7}
 80044ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80044f0:	bf00      	nop
 80044f2:	e7fd      	b.n	80044f0 <BusFault_Handler+0x4>

080044f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80044f4:	b480      	push	{r7}
 80044f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80044f8:	bf00      	nop
 80044fa:	e7fd      	b.n	80044f8 <UsageFault_Handler+0x4>

080044fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80044fc:	b480      	push	{r7}
 80044fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004500:	bf00      	nop
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr

0800450a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800450a:	b480      	push	{r7}
 800450c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800450e:	bf00      	nop
 8004510:	46bd      	mov	sp, r7
 8004512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004516:	4770      	bx	lr

08004518 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004518:	b480      	push	{r7}
 800451a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800451c:	bf00      	nop
 800451e:	46bd      	mov	sp, r7
 8004520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004524:	4770      	bx	lr
	...

08004528 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  if (Timer1 > 0)
 800452c:	4b0b      	ldr	r3, [pc, #44]	@ (800455c <SysTick_Handler+0x34>)
 800452e:	881b      	ldrh	r3, [r3, #0]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d005      	beq.n	8004540 <SysTick_Handler+0x18>
	  Timer1--;
 8004534:	4b09      	ldr	r3, [pc, #36]	@ (800455c <SysTick_Handler+0x34>)
 8004536:	881b      	ldrh	r3, [r3, #0]
 8004538:	3b01      	subs	r3, #1
 800453a:	b29a      	uxth	r2, r3
 800453c:	4b07      	ldr	r3, [pc, #28]	@ (800455c <SysTick_Handler+0x34>)
 800453e:	801a      	strh	r2, [r3, #0]
  if (Timer2 > 0)
 8004540:	4b07      	ldr	r3, [pc, #28]	@ (8004560 <SysTick_Handler+0x38>)
 8004542:	881b      	ldrh	r3, [r3, #0]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d005      	beq.n	8004554 <SysTick_Handler+0x2c>
	  Timer2--;
 8004548:	4b05      	ldr	r3, [pc, #20]	@ (8004560 <SysTick_Handler+0x38>)
 800454a:	881b      	ldrh	r3, [r3, #0]
 800454c:	3b01      	subs	r3, #1
 800454e:	b29a      	uxth	r2, r3
 8004550:	4b03      	ldr	r3, [pc, #12]	@ (8004560 <SysTick_Handler+0x38>)
 8004552:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004554:	f000 fdce 	bl	80050f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004558:	bf00      	nop
 800455a:	bd80      	pop	{r7, pc}
 800455c:	2000035c 	.word	0x2000035c
 8004560:	2000035e 	.word	0x2000035e

08004564 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004568:	4802      	ldr	r0, [pc, #8]	@ (8004574 <I2C1_EV_IRQHandler+0x10>)
 800456a:	f002 f90c 	bl	8006786 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800456e:	bf00      	nop
 8004570:	bd80      	pop	{r7, pc}
 8004572:	bf00      	nop
 8004574:	200003c0 	.word	0x200003c0

08004578 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800457c:	4802      	ldr	r0, [pc, #8]	@ (8004588 <USART1_IRQHandler+0x10>)
 800457e:	f007 f9f9 	bl	800b974 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004582:	bf00      	nop
 8004584:	bd80      	pop	{r7, pc}
 8004586:	bf00      	nop
 8004588:	20000638 	.word	0x20000638

0800458c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004590:	4802      	ldr	r0, [pc, #8]	@ (800459c <TIM6_DAC_IRQHandler+0x10>)
 8004592:	f006 f9b7 	bl	800a904 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004596:	bf00      	nop
 8004598:	bd80      	pop	{r7, pc}
 800459a:	bf00      	nop
 800459c:	200005a8 	.word	0x200005a8

080045a0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80045a4:	4802      	ldr	r0, [pc, #8]	@ (80045b0 <TIM7_IRQHandler+0x10>)
 80045a6:	f006 f9ad 	bl	800a904 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80045aa:	bf00      	nop
 80045ac:	bd80      	pop	{r7, pc}
 80045ae:	bf00      	nop
 80045b0:	200005f0 	.word	0x200005f0

080045b4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80045b8:	4802      	ldr	r0, [pc, #8]	@ (80045c4 <DMA2_Stream2_IRQHandler+0x10>)
 80045ba:	f001 fb39 	bl	8005c30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80045be:	bf00      	nop
 80045c0:	bd80      	pop	{r7, pc}
 80045c2:	bf00      	nop
 80045c4:	20000680 	.word	0x20000680

080045c8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80045cc:	4802      	ldr	r0, [pc, #8]	@ (80045d8 <OTG_FS_IRQHandler+0x10>)
 80045ce:	f003 fdfe 	bl	80081ce <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80045d2:	bf00      	nop
 80045d4:	bd80      	pop	{r7, pc}
 80045d6:	bf00      	nop
 80045d8:	20005318 	.word	0x20005318

080045dc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80045dc:	b480      	push	{r7}
 80045de:	af00      	add	r7, sp, #0
  return 1;
 80045e0:	2301      	movs	r3, #1
}
 80045e2:	4618      	mov	r0, r3
 80045e4:	46bd      	mov	sp, r7
 80045e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ea:	4770      	bx	lr

080045ec <_kill>:

int _kill(int pid, int sig)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b082      	sub	sp, #8
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
 80045f4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80045f6:	f00d f8e5 	bl	80117c4 <__errno>
 80045fa:	4603      	mov	r3, r0
 80045fc:	2216      	movs	r2, #22
 80045fe:	601a      	str	r2, [r3, #0]
  return -1;
 8004600:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004604:	4618      	mov	r0, r3
 8004606:	3708      	adds	r7, #8
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}

0800460c <_exit>:

void _exit (int status)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b082      	sub	sp, #8
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004614:	f04f 31ff 	mov.w	r1, #4294967295
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f7ff ffe7 	bl	80045ec <_kill>
  while (1) {}    /* Make sure we hang here */
 800461e:	bf00      	nop
 8004620:	e7fd      	b.n	800461e <_exit+0x12>

08004622 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004622:	b580      	push	{r7, lr}
 8004624:	b086      	sub	sp, #24
 8004626:	af00      	add	r7, sp, #0
 8004628:	60f8      	str	r0, [r7, #12]
 800462a:	60b9      	str	r1, [r7, #8]
 800462c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800462e:	2300      	movs	r3, #0
 8004630:	617b      	str	r3, [r7, #20]
 8004632:	e00a      	b.n	800464a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004634:	f3af 8000 	nop.w
 8004638:	4601      	mov	r1, r0
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	1c5a      	adds	r2, r3, #1
 800463e:	60ba      	str	r2, [r7, #8]
 8004640:	b2ca      	uxtb	r2, r1
 8004642:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	3301      	adds	r3, #1
 8004648:	617b      	str	r3, [r7, #20]
 800464a:	697a      	ldr	r2, [r7, #20]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	429a      	cmp	r2, r3
 8004650:	dbf0      	blt.n	8004634 <_read+0x12>
  }

  return len;
 8004652:	687b      	ldr	r3, [r7, #4]
}
 8004654:	4618      	mov	r0, r3
 8004656:	3718      	adds	r7, #24
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}

0800465c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b086      	sub	sp, #24
 8004660:	af00      	add	r7, sp, #0
 8004662:	60f8      	str	r0, [r7, #12]
 8004664:	60b9      	str	r1, [r7, #8]
 8004666:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004668:	2300      	movs	r3, #0
 800466a:	617b      	str	r3, [r7, #20]
 800466c:	e009      	b.n	8004682 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	1c5a      	adds	r2, r3, #1
 8004672:	60ba      	str	r2, [r7, #8]
 8004674:	781b      	ldrb	r3, [r3, #0]
 8004676:	4618      	mov	r0, r3
 8004678:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	3301      	adds	r3, #1
 8004680:	617b      	str	r3, [r7, #20]
 8004682:	697a      	ldr	r2, [r7, #20]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	429a      	cmp	r2, r3
 8004688:	dbf1      	blt.n	800466e <_write+0x12>
  }
  return len;
 800468a:	687b      	ldr	r3, [r7, #4]
}
 800468c:	4618      	mov	r0, r3
 800468e:	3718      	adds	r7, #24
 8004690:	46bd      	mov	sp, r7
 8004692:	bd80      	pop	{r7, pc}

08004694 <_close>:

int _close(int file)
{
 8004694:	b480      	push	{r7}
 8004696:	b083      	sub	sp, #12
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800469c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	370c      	adds	r7, #12
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr

080046ac <_fstat>:


int _fstat(int file, struct stat *st)
{
 80046ac:	b480      	push	{r7}
 80046ae:	b083      	sub	sp, #12
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
 80046b4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80046bc:	605a      	str	r2, [r3, #4]
  return 0;
 80046be:	2300      	movs	r3, #0
}
 80046c0:	4618      	mov	r0, r3
 80046c2:	370c      	adds	r7, #12
 80046c4:	46bd      	mov	sp, r7
 80046c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ca:	4770      	bx	lr

080046cc <_isatty>:

int _isatty(int file)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b083      	sub	sp, #12
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80046d4:	2301      	movs	r3, #1
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	370c      	adds	r7, #12
 80046da:	46bd      	mov	sp, r7
 80046dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e0:	4770      	bx	lr

080046e2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80046e2:	b480      	push	{r7}
 80046e4:	b085      	sub	sp, #20
 80046e6:	af00      	add	r7, sp, #0
 80046e8:	60f8      	str	r0, [r7, #12]
 80046ea:	60b9      	str	r1, [r7, #8]
 80046ec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80046ee:	2300      	movs	r3, #0
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	3714      	adds	r7, #20
 80046f4:	46bd      	mov	sp, r7
 80046f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fa:	4770      	bx	lr

080046fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b086      	sub	sp, #24
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004704:	4a14      	ldr	r2, [pc, #80]	@ (8004758 <_sbrk+0x5c>)
 8004706:	4b15      	ldr	r3, [pc, #84]	@ (800475c <_sbrk+0x60>)
 8004708:	1ad3      	subs	r3, r2, r3
 800470a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004710:	4b13      	ldr	r3, [pc, #76]	@ (8004760 <_sbrk+0x64>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d102      	bne.n	800471e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004718:	4b11      	ldr	r3, [pc, #68]	@ (8004760 <_sbrk+0x64>)
 800471a:	4a12      	ldr	r2, [pc, #72]	@ (8004764 <_sbrk+0x68>)
 800471c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800471e:	4b10      	ldr	r3, [pc, #64]	@ (8004760 <_sbrk+0x64>)
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	4413      	add	r3, r2
 8004726:	693a      	ldr	r2, [r7, #16]
 8004728:	429a      	cmp	r2, r3
 800472a:	d207      	bcs.n	800473c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800472c:	f00d f84a 	bl	80117c4 <__errno>
 8004730:	4603      	mov	r3, r0
 8004732:	220c      	movs	r2, #12
 8004734:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004736:	f04f 33ff 	mov.w	r3, #4294967295
 800473a:	e009      	b.n	8004750 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800473c:	4b08      	ldr	r3, [pc, #32]	@ (8004760 <_sbrk+0x64>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004742:	4b07      	ldr	r3, [pc, #28]	@ (8004760 <_sbrk+0x64>)
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4413      	add	r3, r2
 800474a:	4a05      	ldr	r2, [pc, #20]	@ (8004760 <_sbrk+0x64>)
 800474c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800474e:	68fb      	ldr	r3, [r7, #12]
}
 8004750:	4618      	mov	r0, r3
 8004752:	3718      	adds	r7, #24
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}
 8004758:	20020000 	.word	0x20020000
 800475c:	00000400 	.word	0x00000400
 8004760:	20000754 	.word	0x20000754
 8004764:	20005b68 	.word	0x20005b68

08004768 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004768:	b480      	push	{r7}
 800476a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800476c:	4b06      	ldr	r3, [pc, #24]	@ (8004788 <SystemInit+0x20>)
 800476e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004772:	4a05      	ldr	r2, [pc, #20]	@ (8004788 <SystemInit+0x20>)
 8004774:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004778:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800477c:	bf00      	nop
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr
 8004786:	bf00      	nop
 8004788:	e000ed00 	.word	0xe000ed00

0800478c <initialize_uart_dma>:
uint32_t valid_packets = 0;
uint32_t invalid_packets = 0;
uint32_t corrupted_packets = 0;
uint32_t missed_packets = 0;

void initialize_uart_dma() {
 800478c:	b580      	push	{r7, lr}
 800478e:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8004790:	f44f 5258 	mov.w	r2, #13824	@ 0x3600
 8004794:	4906      	ldr	r1, [pc, #24]	@ (80047b0 <initialize_uart_dma+0x24>)
 8004796:	4807      	ldr	r0, [pc, #28]	@ (80047b4 <initialize_uart_dma+0x28>)
 8004798:	f006 ffa4 	bl	800b6e4 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 800479c:	4b06      	ldr	r3, [pc, #24]	@ (80047b8 <initialize_uart_dma+0x2c>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	681a      	ldr	r2, [r3, #0]
 80047a2:	4b05      	ldr	r3, [pc, #20]	@ (80047b8 <initialize_uart_dma+0x2c>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f022 0208 	bic.w	r2, r2, #8
 80047aa:	601a      	str	r2, [r3, #0]
}
 80047ac:	bf00      	nop
 80047ae:	bd80      	pop	{r7, pc}
 80047b0:	20000800 	.word	0x20000800
 80047b4:	20000638 	.word	0x20000638
 80047b8:	20000680 	.word	0x20000680

080047bc <uart_dma_rx_event_callback>:

void uart_dma_rx_event_callback(uint16_t Size) {
 80047bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047be:	b085      	sub	sp, #20
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	4603      	mov	r3, r0
 80047c4:	80fb      	strh	r3, [r7, #6]
	rx_callback_counter++;
 80047c6:	4b8c      	ldr	r3, [pc, #560]	@ (80049f8 <uart_dma_rx_event_callback+0x23c>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	3301      	adds	r3, #1
 80047cc:	4a8a      	ldr	r2, [pc, #552]	@ (80049f8 <uart_dma_rx_event_callback+0x23c>)
 80047ce:	6013      	str	r3, [r2, #0]

	rx_tail = rx_head;
 80047d0:	4b8a      	ldr	r3, [pc, #552]	@ (80049fc <uart_dma_rx_event_callback+0x240>)
 80047d2:	881a      	ldrh	r2, [r3, #0]
 80047d4:	4b8a      	ldr	r3, [pc, #552]	@ (8004a00 <uart_dma_rx_event_callback+0x244>)
 80047d6:	801a      	strh	r2, [r3, #0]

	if (Size == RX_BUFFER_SIZE) {
 80047d8:	88fb      	ldrh	r3, [r7, #6]
 80047da:	f5b3 5f58 	cmp.w	r3, #13824	@ 0x3600
 80047de:	d103      	bne.n	80047e8 <uart_dma_rx_event_callback+0x2c>
		rx_head = 0;
 80047e0:	4b86      	ldr	r3, [pc, #536]	@ (80049fc <uart_dma_rx_event_callback+0x240>)
 80047e2:	2200      	movs	r2, #0
 80047e4:	801a      	strh	r2, [r3, #0]
 80047e6:	e002      	b.n	80047ee <uart_dma_rx_event_callback+0x32>
	} else {
		rx_head = Size;
 80047e8:	4a84      	ldr	r2, [pc, #528]	@ (80049fc <uart_dma_rx_event_callback+0x240>)
 80047ea:	88fb      	ldrh	r3, [r7, #6]
 80047ec:	8013      	strh	r3, [r2, #0]
	}

	if (wrap_size != 0) {
 80047ee:	4b85      	ldr	r3, [pc, #532]	@ (8004a04 <uart_dma_rx_event_callback+0x248>)
 80047f0:	881b      	ldrh	r3, [r3, #0]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d033      	beq.n	800485e <uart_dma_rx_event_callback+0xa2>
		rx_bytes = Size + wrap_size;
 80047f6:	4b83      	ldr	r3, [pc, #524]	@ (8004a04 <uart_dma_rx_event_callback+0x248>)
 80047f8:	881a      	ldrh	r2, [r3, #0]
 80047fa:	88fb      	ldrh	r3, [r7, #6]
 80047fc:	4413      	add	r3, r2
 80047fe:	b29a      	uxth	r2, r3
 8004800:	4b81      	ldr	r3, [pc, #516]	@ (8004a08 <uart_dma_rx_event_callback+0x24c>)
 8004802:	801a      	strh	r2, [r3, #0]

		if (rx_bytes != PACKET_SIZE) {
 8004804:	4b80      	ldr	r3, [pc, #512]	@ (8004a08 <uart_dma_rx_event_callback+0x24c>)
 8004806:	881b      	ldrh	r3, [r3, #0]
 8004808:	2b36      	cmp	r3, #54	@ 0x36
 800480a:	d00e      	beq.n	800482a <uart_dma_rx_event_callback+0x6e>
			invalid_packets++;
 800480c:	4b7f      	ldr	r3, [pc, #508]	@ (8004a0c <uart_dma_rx_event_callback+0x250>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	3301      	adds	r3, #1
 8004812:	4a7e      	ldr	r2, [pc, #504]	@ (8004a0c <uart_dma_rx_event_callback+0x250>)
 8004814:	6013      	str	r3, [r2, #0]
			wrap_size = 0;
 8004816:	4b7b      	ldr	r3, [pc, #492]	@ (8004a04 <uart_dma_rx_event_callback+0x248>)
 8004818:	2200      	movs	r2, #0
 800481a:	801a      	strh	r2, [r3, #0]
			HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 800481c:	2201      	movs	r2, #1
 800481e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004822:	487b      	ldr	r0, [pc, #492]	@ (8004a10 <uart_dma_rx_event_callback+0x254>)
 8004824:	f001 fe3c 	bl	80064a0 <HAL_GPIO_WritePin>
			return;
 8004828:	e0e3      	b.n	80049f2 <uart_dma_rx_event_callback+0x236>
		}

		memcpy(rx_data_buffer, &rx_dma_buffer[RX_BUFFER_SIZE - wrap_size], wrap_size);
 800482a:	4b76      	ldr	r3, [pc, #472]	@ (8004a04 <uart_dma_rx_event_callback+0x248>)
 800482c:	881b      	ldrh	r3, [r3, #0]
 800482e:	f5c3 5358 	rsb	r3, r3, #13824	@ 0x3600
 8004832:	4a78      	ldr	r2, [pc, #480]	@ (8004a14 <uart_dma_rx_event_callback+0x258>)
 8004834:	4413      	add	r3, r2
 8004836:	4a73      	ldr	r2, [pc, #460]	@ (8004a04 <uart_dma_rx_event_callback+0x248>)
 8004838:	8812      	ldrh	r2, [r2, #0]
 800483a:	4619      	mov	r1, r3
 800483c:	4876      	ldr	r0, [pc, #472]	@ (8004a18 <uart_dma_rx_event_callback+0x25c>)
 800483e:	f00c ffee 	bl	801181e <memcpy>
		memcpy(&rx_data_buffer[wrap_size], rx_dma_buffer, Size);
 8004842:	4b70      	ldr	r3, [pc, #448]	@ (8004a04 <uart_dma_rx_event_callback+0x248>)
 8004844:	881b      	ldrh	r3, [r3, #0]
 8004846:	461a      	mov	r2, r3
 8004848:	4b73      	ldr	r3, [pc, #460]	@ (8004a18 <uart_dma_rx_event_callback+0x25c>)
 800484a:	4413      	add	r3, r2
 800484c:	88fa      	ldrh	r2, [r7, #6]
 800484e:	4971      	ldr	r1, [pc, #452]	@ (8004a14 <uart_dma_rx_event_callback+0x258>)
 8004850:	4618      	mov	r0, r3
 8004852:	f00c ffe4 	bl	801181e <memcpy>

		wrap_size = 0;
 8004856:	4b6b      	ldr	r3, [pc, #428]	@ (8004a04 <uart_dma_rx_event_callback+0x248>)
 8004858:	2200      	movs	r2, #0
 800485a:	801a      	strh	r2, [r3, #0]
 800485c:	e083      	b.n	8004966 <uart_dma_rx_event_callback+0x1aa>
	} else {
		if (rx_tail > rx_head) {
 800485e:	4b68      	ldr	r3, [pc, #416]	@ (8004a00 <uart_dma_rx_event_callback+0x244>)
 8004860:	881a      	ldrh	r2, [r3, #0]
 8004862:	4b66      	ldr	r3, [pc, #408]	@ (80049fc <uart_dma_rx_event_callback+0x240>)
 8004864:	881b      	ldrh	r3, [r3, #0]
 8004866:	429a      	cmp	r2, r3
 8004868:	d942      	bls.n	80048f0 <uart_dma_rx_event_callback+0x134>
			if (rx_head == 0) {
 800486a:	4b64      	ldr	r3, [pc, #400]	@ (80049fc <uart_dma_rx_event_callback+0x240>)
 800486c:	881b      	ldrh	r3, [r3, #0]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d12f      	bne.n	80048d2 <uart_dma_rx_event_callback+0x116>
				wrap_size = RX_BUFFER_SIZE - rx_tail;
 8004872:	4b63      	ldr	r3, [pc, #396]	@ (8004a00 <uart_dma_rx_event_callback+0x244>)
 8004874:	881b      	ldrh	r3, [r3, #0]
 8004876:	f5c3 5358 	rsb	r3, r3, #13824	@ 0x3600
 800487a:	b29a      	uxth	r2, r3
 800487c:	4b61      	ldr	r3, [pc, #388]	@ (8004a04 <uart_dma_rx_event_callback+0x248>)
 800487e:	801a      	strh	r2, [r3, #0]
				if (wrap_size == PACKET_SIZE) {
 8004880:	4b60      	ldr	r3, [pc, #384]	@ (8004a04 <uart_dma_rx_event_callback+0x248>)
 8004882:	881b      	ldrh	r3, [r3, #0]
 8004884:	2b36      	cmp	r3, #54	@ 0x36
 8004886:	d11e      	bne.n	80048c6 <uart_dma_rx_event_callback+0x10a>
					memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 8004888:	4b5d      	ldr	r3, [pc, #372]	@ (8004a00 <uart_dma_rx_event_callback+0x244>)
 800488a:	881b      	ldrh	r3, [r3, #0]
 800488c:	461a      	mov	r2, r3
 800488e:	4b61      	ldr	r3, [pc, #388]	@ (8004a14 <uart_dma_rx_event_callback+0x258>)
 8004890:	4413      	add	r3, r2
 8004892:	4a61      	ldr	r2, [pc, #388]	@ (8004a18 <uart_dma_rx_event_callback+0x25c>)
 8004894:	461c      	mov	r4, r3
 8004896:	4616      	mov	r6, r2
 8004898:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 800489c:	4635      	mov	r5, r6
 800489e:	4623      	mov	r3, r4
 80048a0:	6818      	ldr	r0, [r3, #0]
 80048a2:	6859      	ldr	r1, [r3, #4]
 80048a4:	689a      	ldr	r2, [r3, #8]
 80048a6:	68db      	ldr	r3, [r3, #12]
 80048a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80048aa:	3410      	adds	r4, #16
 80048ac:	3610      	adds	r6, #16
 80048ae:	4564      	cmp	r4, ip
 80048b0:	d1f4      	bne.n	800489c <uart_dma_rx_event_callback+0xe0>
 80048b2:	4633      	mov	r3, r6
 80048b4:	4622      	mov	r2, r4
 80048b6:	6810      	ldr	r0, [r2, #0]
 80048b8:	6018      	str	r0, [r3, #0]
 80048ba:	8892      	ldrh	r2, [r2, #4]
 80048bc:	809a      	strh	r2, [r3, #4]
					wrap_size = 0;
 80048be:	4b51      	ldr	r3, [pc, #324]	@ (8004a04 <uart_dma_rx_event_callback+0x248>)
 80048c0:	2200      	movs	r2, #0
 80048c2:	801a      	strh	r2, [r3, #0]
 80048c4:	e04f      	b.n	8004966 <uart_dma_rx_event_callback+0x1aa>
				} else {
					rx_wrap_counter++;
 80048c6:	4b55      	ldr	r3, [pc, #340]	@ (8004a1c <uart_dma_rx_event_callback+0x260>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	3301      	adds	r3, #1
 80048cc:	4a53      	ldr	r2, [pc, #332]	@ (8004a1c <uart_dma_rx_event_callback+0x260>)
 80048ce:	6013      	str	r3, [r2, #0]
					return;
 80048d0:	e08f      	b.n	80049f2 <uart_dma_rx_event_callback+0x236>
				}
			} else {
				invalid_packets++;
 80048d2:	4b4e      	ldr	r3, [pc, #312]	@ (8004a0c <uart_dma_rx_event_callback+0x250>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	3301      	adds	r3, #1
 80048d8:	4a4c      	ldr	r2, [pc, #304]	@ (8004a0c <uart_dma_rx_event_callback+0x250>)
 80048da:	6013      	str	r3, [r2, #0]
				wrap_size = 0;
 80048dc:	4b49      	ldr	r3, [pc, #292]	@ (8004a04 <uart_dma_rx_event_callback+0x248>)
 80048de:	2200      	movs	r2, #0
 80048e0:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 80048e2:	2201      	movs	r2, #1
 80048e4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80048e8:	4849      	ldr	r0, [pc, #292]	@ (8004a10 <uart_dma_rx_event_callback+0x254>)
 80048ea:	f001 fdd9 	bl	80064a0 <HAL_GPIO_WritePin>
				return;
 80048ee:	e080      	b.n	80049f2 <uart_dma_rx_event_callback+0x236>
			}
		} else {
			rx_bytes = rx_head - rx_tail;
 80048f0:	4b42      	ldr	r3, [pc, #264]	@ (80049fc <uart_dma_rx_event_callback+0x240>)
 80048f2:	881a      	ldrh	r2, [r3, #0]
 80048f4:	4b42      	ldr	r3, [pc, #264]	@ (8004a00 <uart_dma_rx_event_callback+0x244>)
 80048f6:	881b      	ldrh	r3, [r3, #0]
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	b29a      	uxth	r2, r3
 80048fc:	4b42      	ldr	r3, [pc, #264]	@ (8004a08 <uart_dma_rx_event_callback+0x24c>)
 80048fe:	801a      	strh	r2, [r3, #0]

			if (rx_bytes == PACKET_SIZE) {
 8004900:	4b41      	ldr	r3, [pc, #260]	@ (8004a08 <uart_dma_rx_event_callback+0x24c>)
 8004902:	881b      	ldrh	r3, [r3, #0]
 8004904:	2b36      	cmp	r3, #54	@ 0x36
 8004906:	d11b      	bne.n	8004940 <uart_dma_rx_event_callback+0x184>
				memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 8004908:	4b3d      	ldr	r3, [pc, #244]	@ (8004a00 <uart_dma_rx_event_callback+0x244>)
 800490a:	881b      	ldrh	r3, [r3, #0]
 800490c:	461a      	mov	r2, r3
 800490e:	4b41      	ldr	r3, [pc, #260]	@ (8004a14 <uart_dma_rx_event_callback+0x258>)
 8004910:	4413      	add	r3, r2
 8004912:	4a41      	ldr	r2, [pc, #260]	@ (8004a18 <uart_dma_rx_event_callback+0x25c>)
 8004914:	461c      	mov	r4, r3
 8004916:	4616      	mov	r6, r2
 8004918:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 800491c:	4635      	mov	r5, r6
 800491e:	4623      	mov	r3, r4
 8004920:	6818      	ldr	r0, [r3, #0]
 8004922:	6859      	ldr	r1, [r3, #4]
 8004924:	689a      	ldr	r2, [r3, #8]
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800492a:	3410      	adds	r4, #16
 800492c:	3610      	adds	r6, #16
 800492e:	4564      	cmp	r4, ip
 8004930:	d1f4      	bne.n	800491c <uart_dma_rx_event_callback+0x160>
 8004932:	4633      	mov	r3, r6
 8004934:	4622      	mov	r2, r4
 8004936:	6810      	ldr	r0, [r2, #0]
 8004938:	6018      	str	r0, [r3, #0]
 800493a:	8892      	ldrh	r2, [r2, #4]
 800493c:	809a      	strh	r2, [r3, #4]
 800493e:	e012      	b.n	8004966 <uart_dma_rx_event_callback+0x1aa>
			} else if (rx_bytes == 0) {
 8004940:	4b31      	ldr	r3, [pc, #196]	@ (8004a08 <uart_dma_rx_event_callback+0x24c>)
 8004942:	881b      	ldrh	r3, [r3, #0]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d053      	beq.n	80049f0 <uart_dma_rx_event_callback+0x234>
				return;
			} else {
				invalid_packets++;
 8004948:	4b30      	ldr	r3, [pc, #192]	@ (8004a0c <uart_dma_rx_event_callback+0x250>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	3301      	adds	r3, #1
 800494e:	4a2f      	ldr	r2, [pc, #188]	@ (8004a0c <uart_dma_rx_event_callback+0x250>)
 8004950:	6013      	str	r3, [r2, #0]
				wrap_size = 0;
 8004952:	4b2c      	ldr	r3, [pc, #176]	@ (8004a04 <uart_dma_rx_event_callback+0x248>)
 8004954:	2200      	movs	r2, #0
 8004956:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8004958:	2201      	movs	r2, #1
 800495a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800495e:	482c      	ldr	r0, [pc, #176]	@ (8004a10 <uart_dma_rx_event_callback+0x254>)
 8004960:	f001 fd9e 	bl	80064a0 <HAL_GPIO_WritePin>
				return;
 8004964:	e045      	b.n	80049f2 <uart_dma_rx_event_callback+0x236>
			}
		}
	}

	bytes_to_packet(rx_data_buffer, write_packet);
 8004966:	4b2e      	ldr	r3, [pc, #184]	@ (8004a20 <uart_dma_rx_event_callback+0x264>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4619      	mov	r1, r3
 800496c:	482a      	ldr	r0, [pc, #168]	@ (8004a18 <uart_dma_rx_event_callback+0x25c>)
 800496e:	f000 fb37 	bl	8004fe0 <bytes_to_packet>
	uint8_t is_valid = validate_packet(write_packet);
 8004972:	4b2b      	ldr	r3, [pc, #172]	@ (8004a20 <uart_dma_rx_event_callback+0x264>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4618      	mov	r0, r3
 8004978:	f000 f8ce 	bl	8004b18 <validate_packet>
 800497c:	4603      	mov	r3, r0
 800497e:	73fb      	strb	r3, [r7, #15]

	if (is_valid) {
 8004980:	7bfb      	ldrb	r3, [r7, #15]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d018      	beq.n	80049b8 <uart_dma_rx_event_callback+0x1fc>
		// Swap read/write buffers
		sensor_packet* temp = write_packet;
 8004986:	4b26      	ldr	r3, [pc, #152]	@ (8004a20 <uart_dma_rx_event_callback+0x264>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	60bb      	str	r3, [r7, #8]
		write_packet = read_packet;
 800498c:	4b25      	ldr	r3, [pc, #148]	@ (8004a24 <uart_dma_rx_event_callback+0x268>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a23      	ldr	r2, [pc, #140]	@ (8004a20 <uart_dma_rx_event_callback+0x264>)
 8004992:	6013      	str	r3, [r2, #0]
		read_packet = temp;
 8004994:	4a23      	ldr	r2, [pc, #140]	@ (8004a24 <uart_dma_rx_event_callback+0x268>)
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	6013      	str	r3, [r2, #0]

		data_ready = 1;
 800499a:	4b23      	ldr	r3, [pc, #140]	@ (8004a28 <uart_dma_rx_event_callback+0x26c>)
 800499c:	2201      	movs	r2, #1
 800499e:	701a      	strb	r2, [r3, #0]
		valid_packets++;
 80049a0:	4b22      	ldr	r3, [pc, #136]	@ (8004a2c <uart_dma_rx_event_callback+0x270>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	3301      	adds	r3, #1
 80049a6:	4a21      	ldr	r2, [pc, #132]	@ (8004a2c <uart_dma_rx_event_callback+0x270>)
 80049a8:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, RESET);
 80049aa:	2200      	movs	r2, #0
 80049ac:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80049b0:	4817      	ldr	r0, [pc, #92]	@ (8004a10 <uart_dma_rx_event_callback+0x254>)
 80049b2:	f001 fd75 	bl	80064a0 <HAL_GPIO_WritePin>
 80049b6:	e00a      	b.n	80049ce <uart_dma_rx_event_callback+0x212>
	} else {
		corrupted_packets++;
 80049b8:	4b1d      	ldr	r3, [pc, #116]	@ (8004a30 <uart_dma_rx_event_callback+0x274>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	3301      	adds	r3, #1
 80049be:	4a1c      	ldr	r2, [pc, #112]	@ (8004a30 <uart_dma_rx_event_callback+0x274>)
 80049c0:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 80049c2:	2201      	movs	r2, #1
 80049c4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80049c8:	4811      	ldr	r0, [pc, #68]	@ (8004a10 <uart_dma_rx_event_callback+0x254>)
 80049ca:	f001 fd69 	bl	80064a0 <HAL_GPIO_WritePin>
	}

	missed_packets = rx_callback_counter - (rx_wrap_counter + valid_packets + invalid_packets + corrupted_packets);
 80049ce:	4b0a      	ldr	r3, [pc, #40]	@ (80049f8 <uart_dma_rx_event_callback+0x23c>)
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	4b12      	ldr	r3, [pc, #72]	@ (8004a1c <uart_dma_rx_event_callback+0x260>)
 80049d4:	6819      	ldr	r1, [r3, #0]
 80049d6:	4b15      	ldr	r3, [pc, #84]	@ (8004a2c <uart_dma_rx_event_callback+0x270>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4419      	add	r1, r3
 80049dc:	4b0b      	ldr	r3, [pc, #44]	@ (8004a0c <uart_dma_rx_event_callback+0x250>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4419      	add	r1, r3
 80049e2:	4b13      	ldr	r3, [pc, #76]	@ (8004a30 <uart_dma_rx_event_callback+0x274>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	440b      	add	r3, r1
 80049e8:	1ad3      	subs	r3, r2, r3
 80049ea:	4a12      	ldr	r2, [pc, #72]	@ (8004a34 <uart_dma_rx_event_callback+0x278>)
 80049ec:	6013      	str	r3, [r2, #0]
 80049ee:	e000      	b.n	80049f2 <uart_dma_rx_event_callback+0x236>
				return;
 80049f0:	bf00      	nop
}
 80049f2:	3714      	adds	r7, #20
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049f8:	20003e08 	.word	0x20003e08
 80049fc:	20003e02 	.word	0x20003e02
 8004a00:	20003e00 	.word	0x20003e00
 8004a04:	20003e06 	.word	0x20003e06
 8004a08:	20003e04 	.word	0x20003e04
 8004a0c:	20003e14 	.word	0x20003e14
 8004a10:	40020800 	.word	0x40020800
 8004a14:	20000800 	.word	0x20000800
 8004a18:	200007c8 	.word	0x200007c8
 8004a1c:	20003e0c 	.word	0x20003e0c
 8004a20:	20000064 	.word	0x20000064
 8004a24:	20000068 	.word	0x20000068
 8004a28:	200007c6 	.word	0x200007c6
 8004a2c:	20003e10 	.word	0x20003e10
 8004a30:	20003e18 	.word	0x20003e18
 8004a34:	20003e1c 	.word	0x20003e1c

08004a38 <uart_dma_error_callback>:

void uart_dma_error_callback() {
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	af00      	add	r7, sp, #0
	HAL_UART_Abort(&huart1);
 8004a3c:	4809      	ldr	r0, [pc, #36]	@ (8004a64 <uart_dma_error_callback+0x2c>)
 8004a3e:	f006 feae 	bl	800b79e <HAL_UART_Abort>

	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8004a42:	f44f 5258 	mov.w	r2, #13824	@ 0x3600
 8004a46:	4908      	ldr	r1, [pc, #32]	@ (8004a68 <uart_dma_error_callback+0x30>)
 8004a48:	4806      	ldr	r0, [pc, #24]	@ (8004a64 <uart_dma_error_callback+0x2c>)
 8004a4a:	f006 fe4b 	bl	800b6e4 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8004a4e:	4b07      	ldr	r3, [pc, #28]	@ (8004a6c <uart_dma_error_callback+0x34>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	4b05      	ldr	r3, [pc, #20]	@ (8004a6c <uart_dma_error_callback+0x34>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f022 0208 	bic.w	r2, r2, #8
 8004a5c:	601a      	str	r2, [r3, #0]
}
 8004a5e:	bf00      	nop
 8004a60:	bd80      	pop	{r7, pc}
 8004a62:	bf00      	nop
 8004a64:	20000638 	.word	0x20000638
 8004a68:	20000800 	.word	0x20000800
 8004a6c:	20000680 	.word	0x20000680

08004a70 <uart_dma_is_data_ready>:

uint8_t uart_dma_is_data_ready() {
 8004a70:	b480      	push	{r7}
 8004a72:	af00      	add	r7, sp, #0
	return data_ready;
 8004a74:	4b03      	ldr	r3, [pc, #12]	@ (8004a84 <uart_dma_is_data_ready+0x14>)
 8004a76:	781b      	ldrb	r3, [r3, #0]
 8004a78:	b2db      	uxtb	r3, r3
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a82:	4770      	bx	lr
 8004a84:	200007c6 	.word	0x200007c6

08004a88 <uart_dma_reset_data_ready>:

void uart_dma_reset_data_ready() {
 8004a88:	b480      	push	{r7}
 8004a8a:	af00      	add	r7, sp, #0
	data_ready = 0;
 8004a8c:	4b03      	ldr	r3, [pc, #12]	@ (8004a9c <uart_dma_reset_data_ready+0x14>)
 8004a8e:	2200      	movs	r2, #0
 8004a90:	701a      	strb	r2, [r3, #0]
}
 8004a92:	bf00      	nop
 8004a94:	46bd      	mov	sp, r7
 8004a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9a:	4770      	bx	lr
 8004a9c:	200007c6 	.word	0x200007c6

08004aa0 <uart_dma_get_latest_packet>:

sensor_packet* uart_dma_get_latest_packet() {
 8004aa0:	b480      	push	{r7}
 8004aa2:	af00      	add	r7, sp, #0
	return read_packet;
 8004aa4:	4b03      	ldr	r3, [pc, #12]	@ (8004ab4 <uart_dma_get_latest_packet+0x14>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab0:	4770      	bx	lr
 8004ab2:	bf00      	nop
 8004ab4:	20000068 	.word	0x20000068

08004ab8 <calculate_crc32>:
	{-0.00553700002f, -0.0103890002f, 1.19613802f}
};

extern CRC_HandleTypeDef hcrc;

uint32_t calculate_crc32(uint8_t *data, size_t len) {
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b0a0      	sub	sp, #128	@ 0x80
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
 8004ac0:	6039      	str	r1, [r7, #0]
    size_t padded_len = (len + 3) & ~0x03;
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	3303      	adds	r3, #3
 8004ac6:	f023 0303 	bic.w	r3, r3, #3
 8004aca:	67fb      	str	r3, [r7, #124]	@ 0x7c
    size_t buffer_len = 2 * PACKET_SIZE;
 8004acc:	236c      	movs	r3, #108	@ 0x6c
 8004ace:	67bb      	str	r3, [r7, #120]	@ 0x78
    uint8_t buffer[2 * PACKET_SIZE];

    if (padded_len > buffer_len) return 0;
 8004ad0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004ad2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004ad4:	429a      	cmp	r2, r3
 8004ad6:	d901      	bls.n	8004adc <calculate_crc32+0x24>
 8004ad8:	2300      	movs	r3, #0
 8004ada:	e016      	b.n	8004b0a <calculate_crc32+0x52>

    memset(buffer, 0, buffer_len);
 8004adc:	f107 030c 	add.w	r3, r7, #12
 8004ae0:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8004ae2:	2100      	movs	r1, #0
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f00c fe1a 	bl	801171e <memset>
    memcpy(buffer, data, len);
 8004aea:	f107 030c 	add.w	r3, r7, #12
 8004aee:	683a      	ldr	r2, [r7, #0]
 8004af0:	6879      	ldr	r1, [r7, #4]
 8004af2:	4618      	mov	r0, r3
 8004af4:	f00c fe93 	bl	801181e <memcpy>

    return HAL_CRC_Calculate(&hcrc, (uint32_t*)buffer, padded_len >> 2);
 8004af8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004afa:	089a      	lsrs	r2, r3, #2
 8004afc:	f107 030c 	add.w	r3, r7, #12
 8004b00:	4619      	mov	r1, r3
 8004b02:	4804      	ldr	r0, [pc, #16]	@ (8004b14 <calculate_crc32+0x5c>)
 8004b04:	f000 fec9 	bl	800589a <HAL_CRC_Calculate>
 8004b08:	4603      	mov	r3, r0
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	3780      	adds	r7, #128	@ 0x80
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd80      	pop	{r7, pc}
 8004b12:	bf00      	nop
 8004b14:	200003b8 	.word	0x200003b8

08004b18 <validate_packet>:
	packet->header = PACKET_HEADER;
	packet->data = *data;
	packet->crc = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
}

uint8_t validate_packet(sensor_packet *packet) {
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b084      	sub	sp, #16
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
    if (packet->header != PACKET_HEADER) return 0;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	881b      	ldrh	r3, [r3, #0]
 8004b24:	b29b      	uxth	r3, r3
 8004b26:	f64a 32cd 	movw	r2, #43981	@ 0xabcd
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d001      	beq.n	8004b32 <validate_packet+0x1a>
 8004b2e:	2300      	movs	r3, #0
 8004b30:	e00f      	b.n	8004b52 <validate_packet+0x3a>
    uint32_t expected = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	3302      	adds	r3, #2
 8004b36:	2130      	movs	r1, #48	@ 0x30
 8004b38:	4618      	mov	r0, r3
 8004b3a:	f7ff ffbd 	bl	8004ab8 <calculate_crc32>
 8004b3e:	60f8      	str	r0, [r7, #12]
    return (packet->crc == expected);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	f8d3 3032 	ldr.w	r3, [r3, #50]	@ 0x32
 8004b46:	68fa      	ldr	r2, [r7, #12]
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	bf0c      	ite	eq
 8004b4c:	2301      	moveq	r3, #1
 8004b4e:	2300      	movne	r3, #0
 8004b50:	b2db      	uxtb	r3, r3
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3710      	adds	r7, #16
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}
 8004b5a:	0000      	movs	r0, r0
 8004b5c:	0000      	movs	r0, r0
	...

08004b60 <process_raw_sensor_data>:

void process_raw_sensor_data(raw_sensor_data* raw_data, sensor_data* data) {
 8004b60:	b5b0      	push	{r4, r5, r7, lr}
 8004b62:	b086      	sub	sp, #24
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
 8004b68:	6039      	str	r1, [r7, #0]
	data->time = raw_data->time;
 8004b6a:	6879      	ldr	r1, [r7, #4]
 8004b6c:	680a      	ldr	r2, [r1, #0]
 8004b6e:	684b      	ldr	r3, [r1, #4]
 8004b70:	6839      	ldr	r1, [r7, #0]
 8004b72:	600a      	str	r2, [r1, #0]
 8004b74:	604b      	str	r3, [r1, #4]

	data->pressure = PRESSURE_SCALER * raw_data->bmp390.pressure;
 8004b76:	6879      	ldr	r1, [r7, #4]
 8004b78:	f8d1 201a 	ldr.w	r2, [r1, #26]
 8004b7c:	f8d1 301e 	ldr.w	r3, [r1, #30]
 8004b80:	4610      	mov	r0, r2
 8004b82:	4619      	mov	r1, r3
 8004b84:	f7fc f928 	bl	8000dd8 <__aeabi_ul2f>
 8004b88:	ee07 0a10 	vmov	s14, r0
 8004b8c:	eddf 7ada 	vldr	s15, [pc, #872]	@ 8004ef8 <process_raw_sensor_data+0x398>
 8004b90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	ee17 2a90 	vmov	r2, s15
 8004b9a:	62da      	str	r2, [r3, #44]	@ 0x2c
	data->temperature = TEMPERATURE_SCALER * raw_data->bmp390.temperature;
 8004b9c:	6879      	ldr	r1, [r7, #4]
 8004b9e:	f8d1 2022 	ldr.w	r2, [r1, #34]	@ 0x22
 8004ba2:	f8d1 3026 	ldr.w	r3, [r1, #38]	@ 0x26
 8004ba6:	4610      	mov	r0, r2
 8004ba8:	4619      	mov	r1, r3
 8004baa:	f7fc f91d 	bl	8000de8 <__aeabi_l2f>
 8004bae:	ee07 0a10 	vmov	s14, r0
 8004bb2:	eddf 7ad1 	vldr	s15, [pc, #836]	@ 8004ef8 <process_raw_sensor_data+0x398>
 8004bb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	ee17 2a90 	vmov	r2, s15
 8004bc0:	631a      	str	r2, [r3, #48]	@ 0x30

	// swap x-y
	data->ax = ACC_SCALER * (int16_t)raw_data->bno055.ay;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	895b      	ldrh	r3, [r3, #10]
 8004bc6:	b29b      	uxth	r3, r3
 8004bc8:	b21b      	sxth	r3, r3
 8004bca:	ee07 3a90 	vmov	s15, r3
 8004bce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004bd2:	ed9f 7ac9 	vldr	s14, [pc, #804]	@ 8004ef8 <process_raw_sensor_data+0x398>
 8004bd6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	ee17 2a90 	vmov	r2, s15
 8004be0:	609a      	str	r2, [r3, #8]
	data->gx = GYR_SCALER * (int16_t)raw_data->bno055.gy;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	8a1b      	ldrh	r3, [r3, #16]
 8004be6:	b29b      	uxth	r3, r3
 8004be8:	b21b      	sxth	r3, r3
 8004bea:	ee07 3a90 	vmov	s15, r3
 8004bee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004bf2:	ed9f 7ac2 	vldr	s14, [pc, #776]	@ 8004efc <process_raw_sensor_data+0x39c>
 8004bf6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	ee17 2a90 	vmov	r2, s15
 8004c00:	615a      	str	r2, [r3, #20]
	data->mx = MAG_SCALER * (int16_t)raw_data->bno055.my;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	8adb      	ldrh	r3, [r3, #22]
 8004c06:	b29b      	uxth	r3, r3
 8004c08:	b21b      	sxth	r3, r3
 8004c0a:	ee07 3a90 	vmov	s15, r3
 8004c0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c12:	ed9f 7abb 	vldr	s14, [pc, #748]	@ 8004f00 <process_raw_sensor_data+0x3a0>
 8004c16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	ee17 2a90 	vmov	r2, s15
 8004c20:	621a      	str	r2, [r3, #32]

	// swap x-y
	data->ay = ACC_SCALER * (int16_t)raw_data->bno055.ax;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	891b      	ldrh	r3, [r3, #8]
 8004c26:	b29b      	uxth	r3, r3
 8004c28:	b21b      	sxth	r3, r3
 8004c2a:	ee07 3a90 	vmov	s15, r3
 8004c2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c32:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8004ef8 <process_raw_sensor_data+0x398>
 8004c36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	ee17 2a90 	vmov	r2, s15
 8004c40:	60da      	str	r2, [r3, #12]
	data->gy = GYR_SCALER * (int16_t)raw_data->bno055.gx;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	89db      	ldrh	r3, [r3, #14]
 8004c46:	b29b      	uxth	r3, r3
 8004c48:	b21b      	sxth	r3, r3
 8004c4a:	ee07 3a90 	vmov	s15, r3
 8004c4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c52:	ed9f 7aaa 	vldr	s14, [pc, #680]	@ 8004efc <process_raw_sensor_data+0x39c>
 8004c56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	ee17 2a90 	vmov	r2, s15
 8004c60:	619a      	str	r2, [r3, #24]
	data->my = MAG_SCALER * (int16_t)raw_data->bno055.mx;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	8a9b      	ldrh	r3, [r3, #20]
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	b21b      	sxth	r3, r3
 8004c6a:	ee07 3a90 	vmov	s15, r3
 8004c6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c72:	ed9f 7aa3 	vldr	s14, [pc, #652]	@ 8004f00 <process_raw_sensor_data+0x3a0>
 8004c76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	ee17 2a90 	vmov	r2, s15
 8004c80:	625a      	str	r2, [r3, #36]	@ 0x24

	// invert z
	data->az = -ACC_SCALER * (int16_t)raw_data->bno055.az;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	899b      	ldrh	r3, [r3, #12]
 8004c86:	b29b      	uxth	r3, r3
 8004c88:	b21b      	sxth	r3, r3
 8004c8a:	ee07 3a90 	vmov	s15, r3
 8004c8e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c92:	ed9f 7a9c 	vldr	s14, [pc, #624]	@ 8004f04 <process_raw_sensor_data+0x3a4>
 8004c96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	ee17 2a90 	vmov	r2, s15
 8004ca0:	611a      	str	r2, [r3, #16]
	data->gz = -GYR_SCALER * (int16_t)raw_data->bno055.gz;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	8a5b      	ldrh	r3, [r3, #18]
 8004ca6:	b29b      	uxth	r3, r3
 8004ca8:	b21b      	sxth	r3, r3
 8004caa:	ee07 3a90 	vmov	s15, r3
 8004cae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004cb2:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 8004f08 <process_raw_sensor_data+0x3a8>
 8004cb6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	ee17 2a90 	vmov	r2, s15
 8004cc0:	61da      	str	r2, [r3, #28]
	data->mz = -MAG_SCALER * (int16_t)raw_data->bno055.mz;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	8b1b      	ldrh	r3, [r3, #24]
 8004cc6:	b29b      	uxth	r3, r3
 8004cc8:	b21b      	sxth	r3, r3
 8004cca:	ee07 3a90 	vmov	s15, r3
 8004cce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004cd2:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 8004f0c <process_raw_sensor_data+0x3ac>
 8004cd6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	ee17 2a90 	vmov	r2, s15
 8004ce0:	629a      	str	r2, [r3, #40]	@ 0x28

	// remove biases
#ifndef CALIBRATE_ACC
	data->ax = (data->ax / CONSTANT_g - ACC_BIAS[0]) * ACC_SCALE_FACTOR[0][0] * CONSTANT_g;
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 8004f10 <process_raw_sensor_data+0x3b0>
 8004cea:	ee07 3a90 	vmov	s15, r3
 8004cee:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8004cf2:	ed9f 7a88 	vldr	s14, [pc, #544]	@ 8004f14 <process_raw_sensor_data+0x3b4>
 8004cf6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004cfa:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 8004f18 <process_raw_sensor_data+0x3b8>
 8004cfe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d02:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 8004f10 <process_raw_sensor_data+0x3b0>
 8004d06:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	ee17 2a90 	vmov	r2, s15
 8004d10:	609a      	str	r2, [r3, #8]
	data->ay = (data->ay / CONSTANT_g - ACC_BIAS[1]) * ACC_SCALE_FACTOR[1][1] * CONSTANT_g;
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	68db      	ldr	r3, [r3, #12]
 8004d16:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 8004f10 <process_raw_sensor_data+0x3b0>
 8004d1a:	ee07 3a90 	vmov	s15, r3
 8004d1e:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8004d22:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 8004f1c <process_raw_sensor_data+0x3bc>
 8004d26:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004d2a:	ed9f 7a7d 	vldr	s14, [pc, #500]	@ 8004f20 <process_raw_sensor_data+0x3c0>
 8004d2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d32:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 8004f10 <process_raw_sensor_data+0x3b0>
 8004d36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	ee17 2a90 	vmov	r2, s15
 8004d40:	60da      	str	r2, [r3, #12]
	data->az = (data->az / CONSTANT_g - ACC_BIAS[2]) * ACC_SCALE_FACTOR[2][2] * CONSTANT_g;
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	691b      	ldr	r3, [r3, #16]
 8004d46:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8004f10 <process_raw_sensor_data+0x3b0>
 8004d4a:	ee07 3a90 	vmov	s15, r3
 8004d4e:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8004d52:	ed9f 7a74 	vldr	s14, [pc, #464]	@ 8004f24 <process_raw_sensor_data+0x3c4>
 8004d56:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004d5a:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8004f28 <process_raw_sensor_data+0x3c8>
 8004d5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d62:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 8004f10 <process_raw_sensor_data+0x3b0>
 8004d66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	ee17 2a90 	vmov	r2, s15
 8004d70:	611a      	str	r2, [r3, #16]
#endif

#ifndef CALIBRATE_GYR
	data->gx = (data->gx - GYR_BIAS[0] / RAD_TO_DEG);
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	695b      	ldr	r3, [r3, #20]
 8004d76:	4618      	mov	r0, r3
 8004d78:	f7fb fbe6 	bl	8000548 <__aeabi_f2d>
 8004d7c:	4604      	mov	r4, r0
 8004d7e:	460d      	mov	r5, r1
 8004d80:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 8004f2c <process_raw_sensor_data+0x3cc>
 8004d84:	eddf 7a6a 	vldr	s15, [pc, #424]	@ 8004f30 <process_raw_sensor_data+0x3d0>
 8004d88:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004d8c:	ee16 0a90 	vmov	r0, s13
 8004d90:	f7fb fbda 	bl	8000548 <__aeabi_f2d>
 8004d94:	a356      	add	r3, pc, #344	@ (adr r3, 8004ef0 <process_raw_sensor_data+0x390>)
 8004d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d9a:	f7fb fd57 	bl	800084c <__aeabi_ddiv>
 8004d9e:	4602      	mov	r2, r0
 8004da0:	460b      	mov	r3, r1
 8004da2:	4620      	mov	r0, r4
 8004da4:	4629      	mov	r1, r5
 8004da6:	f7fb fa6f 	bl	8000288 <__aeabi_dsub>
 8004daa:	4602      	mov	r2, r0
 8004dac:	460b      	mov	r3, r1
 8004dae:	4610      	mov	r0, r2
 8004db0:	4619      	mov	r1, r3
 8004db2:	f7fb fef9 	bl	8000ba8 <__aeabi_d2f>
 8004db6:	4602      	mov	r2, r0
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	615a      	str	r2, [r3, #20]
	data->gy = (data->gy - GYR_BIAS[1] / RAD_TO_DEG);
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	699b      	ldr	r3, [r3, #24]
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	f7fb fbc1 	bl	8000548 <__aeabi_f2d>
 8004dc6:	4604      	mov	r4, r0
 8004dc8:	460d      	mov	r5, r1
 8004dca:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8004f34 <process_raw_sensor_data+0x3d4>
 8004dce:	eddf 7a58 	vldr	s15, [pc, #352]	@ 8004f30 <process_raw_sensor_data+0x3d0>
 8004dd2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004dd6:	ee16 0a90 	vmov	r0, s13
 8004dda:	f7fb fbb5 	bl	8000548 <__aeabi_f2d>
 8004dde:	a344      	add	r3, pc, #272	@ (adr r3, 8004ef0 <process_raw_sensor_data+0x390>)
 8004de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de4:	f7fb fd32 	bl	800084c <__aeabi_ddiv>
 8004de8:	4602      	mov	r2, r0
 8004dea:	460b      	mov	r3, r1
 8004dec:	4620      	mov	r0, r4
 8004dee:	4629      	mov	r1, r5
 8004df0:	f7fb fa4a 	bl	8000288 <__aeabi_dsub>
 8004df4:	4602      	mov	r2, r0
 8004df6:	460b      	mov	r3, r1
 8004df8:	4610      	mov	r0, r2
 8004dfa:	4619      	mov	r1, r3
 8004dfc:	f7fb fed4 	bl	8000ba8 <__aeabi_d2f>
 8004e00:	4602      	mov	r2, r0
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	619a      	str	r2, [r3, #24]
	data->gz = (data->gz - GYR_BIAS[2] / RAD_TO_DEG);
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	69db      	ldr	r3, [r3, #28]
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f7fb fb9c 	bl	8000548 <__aeabi_f2d>
 8004e10:	4604      	mov	r4, r0
 8004e12:	460d      	mov	r5, r1
 8004e14:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8004f38 <process_raw_sensor_data+0x3d8>
 8004e18:	eddf 7a45 	vldr	s15, [pc, #276]	@ 8004f30 <process_raw_sensor_data+0x3d0>
 8004e1c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004e20:	ee16 0a90 	vmov	r0, s13
 8004e24:	f7fb fb90 	bl	8000548 <__aeabi_f2d>
 8004e28:	a331      	add	r3, pc, #196	@ (adr r3, 8004ef0 <process_raw_sensor_data+0x390>)
 8004e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e2e:	f7fb fd0d 	bl	800084c <__aeabi_ddiv>
 8004e32:	4602      	mov	r2, r0
 8004e34:	460b      	mov	r3, r1
 8004e36:	4620      	mov	r0, r4
 8004e38:	4629      	mov	r1, r5
 8004e3a:	f7fb fa25 	bl	8000288 <__aeabi_dsub>
 8004e3e:	4602      	mov	r2, r0
 8004e40:	460b      	mov	r3, r1
 8004e42:	4610      	mov	r0, r2
 8004e44:	4619      	mov	r1, r3
 8004e46:	f7fb feaf 	bl	8000ba8 <__aeabi_d2f>
 8004e4a:	4602      	mov	r2, r0
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	61da      	str	r2, [r3, #28]
#endif

#ifndef CALIBRATE_MAG
	data->mx = (data->mx - MAG_BIAS[0]);
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	6a1b      	ldr	r3, [r3, #32]
 8004e54:	eddf 7a39 	vldr	s15, [pc, #228]	@ 8004f3c <process_raw_sensor_data+0x3dc>
 8004e58:	ee07 3a10 	vmov	s14, r3
 8004e5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	ee17 2a90 	vmov	r2, s15
 8004e66:	621a      	str	r2, [r3, #32]
	data->my = (data->my - MAG_BIAS[1]);
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e6c:	eddf 7a34 	vldr	s15, [pc, #208]	@ 8004f40 <process_raw_sensor_data+0x3e0>
 8004e70:	ee07 3a10 	vmov	s14, r3
 8004e74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	ee17 2a90 	vmov	r2, s15
 8004e7e:	625a      	str	r2, [r3, #36]	@ 0x24
	data->mz = (data->mz - MAG_BIAS[2]);
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e84:	eddf 7a2f 	vldr	s15, [pc, #188]	@ 8004f44 <process_raw_sensor_data+0x3e4>
 8004e88:	ee07 3a10 	vmov	s14, r3
 8004e8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	ee17 2a90 	vmov	r2, s15
 8004e96:	629a      	str	r2, [r3, #40]	@ 0x28

	float cal_mx = 	data->mx * MAG_SCALE_FACTOR[0][0] +
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	6a1b      	ldr	r3, [r3, #32]
 8004e9c:	eddf 7a2a 	vldr	s15, [pc, #168]	@ 8004f48 <process_raw_sensor_data+0x3e8>
 8004ea0:	ee07 3a10 	vmov	s14, r3
 8004ea4:	ee27 7a27 	vmul.f32	s14, s14, s15
					data->my * MAG_SCALE_FACTOR[0][1] +
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eac:	eddf 7a27 	vldr	s15, [pc, #156]	@ 8004f4c <process_raw_sensor_data+0x3ec>
 8004eb0:	ee06 3a90 	vmov	s13, r3
 8004eb4:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mx = 	data->mx * MAG_SCALE_FACTOR[0][0] +
 8004eb8:	ee37 7a27 	vadd.f32	s14, s14, s15
					data->mz * MAG_SCALE_FACTOR[0][2];
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ec0:	eddf 7a24 	vldr	s15, [pc, #144]	@ 8004f54 <process_raw_sensor_data+0x3f4>
 8004ec4:	ee06 3a90 	vmov	s13, r3
 8004ec8:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mx = 	data->mx * MAG_SCALE_FACTOR[0][0] +
 8004ecc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ed0:	edc7 7a05 	vstr	s15, [r7, #20]

	float cal_my = 	data->mx * MAG_SCALE_FACTOR[1][0] +
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	6a1b      	ldr	r3, [r3, #32]
 8004ed8:	eddf 7a1c 	vldr	s15, [pc, #112]	@ 8004f4c <process_raw_sensor_data+0x3ec>
 8004edc:	ee07 3a10 	vmov	s14, r3
 8004ee0:	ee27 7a27 	vmul.f32	s14, s14, s15
					data->my * MAG_SCALE_FACTOR[1][1] +
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee8:	e03a      	b.n	8004f60 <process_raw_sensor_data+0x400>
 8004eea:	bf00      	nop
 8004eec:	f3af 8000 	nop.w
 8004ef0:	54442d18 	.word	0x54442d18
 8004ef4:	400921fb 	.word	0x400921fb
 8004ef8:	3c23d70a 	.word	0x3c23d70a
 8004efc:	3a91a2b4 	.word	0x3a91a2b4
 8004f00:	3d800000 	.word	0x3d800000
 8004f04:	bc23d70a 	.word	0xbc23d70a
 8004f08:	ba91a2b4 	.word	0xba91a2b4
 8004f0c:	bd800000 	.word	0xbd800000
 8004f10:	411ce83e 	.word	0x411ce83e
 8004f14:	bdae147b 	.word	0xbdae147b
 8004f18:	3f7e17c8 	.word	0x3f7e17c8
 8004f1c:	bd03126f 	.word	0xbd03126f
 8004f20:	3f7edefc 	.word	0x3f7edefc
 8004f24:	3cf5c290 	.word	0x3cf5c290
 8004f28:	3f7e46bc 	.word	0x3f7e46bc
 8004f2c:	be089388 	.word	0xbe089388
 8004f30:	43340000 	.word	0x43340000
 8004f34:	bd3b114d 	.word	0xbd3b114d
 8004f38:	be151fea 	.word	0xbe151fea
 8004f3c:	c1dc0000 	.word	0xc1dc0000
 8004f40:	c1926666 	.word	0xc1926666
 8004f44:	41d66666 	.word	0x41d66666
 8004f48:	3f97ea92 	.word	0x3f97ea92
 8004f4c:	bd6cf638 	.word	0xbd6cf638
 8004f50:	3f92b242 	.word	0x3f92b242
 8004f54:	bbb56fb9 	.word	0xbbb56fb9
 8004f58:	bc2a36a0 	.word	0xbc2a36a0
 8004f5c:	3f991b0d 	.word	0x3f991b0d
 8004f60:	ed5f 7a05 	vldr	s15, [pc, #-20]	@ 8004f50 <process_raw_sensor_data+0x3f0>
 8004f64:	ee06 3a90 	vmov	s13, r3
 8004f68:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_my = 	data->mx * MAG_SCALE_FACTOR[1][0] +
 8004f6c:	ee37 7a27 	vadd.f32	s14, s14, s15
					data->mz * MAG_SCALE_FACTOR[1][2];
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f74:	ed5f 7a08 	vldr	s15, [pc, #-32]	@ 8004f58 <process_raw_sensor_data+0x3f8>
 8004f78:	ee06 3a90 	vmov	s13, r3
 8004f7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_my = 	data->mx * MAG_SCALE_FACTOR[1][0] +
 8004f80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f84:	edc7 7a04 	vstr	s15, [r7, #16]

	float cal_mz = 	data->mx * MAG_SCALE_FACTOR[2][0] +
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	6a1b      	ldr	r3, [r3, #32]
 8004f8c:	ed5f 7a0f 	vldr	s15, [pc, #-60]	@ 8004f54 <process_raw_sensor_data+0x3f4>
 8004f90:	ee07 3a10 	vmov	s14, r3
 8004f94:	ee27 7a27 	vmul.f32	s14, s14, s15
					data->my * MAG_SCALE_FACTOR[2][1] +
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f9c:	ed5f 7a12 	vldr	s15, [pc, #-72]	@ 8004f58 <process_raw_sensor_data+0x3f8>
 8004fa0:	ee06 3a90 	vmov	s13, r3
 8004fa4:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mz = 	data->mx * MAG_SCALE_FACTOR[2][0] +
 8004fa8:	ee37 7a27 	vadd.f32	s14, s14, s15
					data->mz * MAG_SCALE_FACTOR[2][2];
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fb0:	ed5f 7a16 	vldr	s15, [pc, #-88]	@ 8004f5c <process_raw_sensor_data+0x3fc>
 8004fb4:	ee06 3a90 	vmov	s13, r3
 8004fb8:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mz = 	data->mx * MAG_SCALE_FACTOR[2][0] +
 8004fbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004fc0:	edc7 7a03 	vstr	s15, [r7, #12]

	data->mx = cal_mx;
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	697a      	ldr	r2, [r7, #20]
 8004fc8:	621a      	str	r2, [r3, #32]
	data->my = cal_my;
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	693a      	ldr	r2, [r7, #16]
 8004fce:	625a      	str	r2, [r3, #36]	@ 0x24
	data->mz = cal_mz;
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	68fa      	ldr	r2, [r7, #12]
 8004fd4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif
}
 8004fd6:	bf00      	nop
 8004fd8:	3718      	adds	r7, #24
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bdb0      	pop	{r4, r5, r7, pc}
 8004fde:	bf00      	nop

08004fe0 <bytes_to_packet>:

void bytes_to_packet(uint8_t* bytes, sensor_packet* packet) {
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b082      	sub	sp, #8
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
 8004fe8:	6039      	str	r1, [r7, #0]
	memcpy(packet, bytes, sizeof(sensor_packet));
 8004fea:	2236      	movs	r2, #54	@ 0x36
 8004fec:	6879      	ldr	r1, [r7, #4]
 8004fee:	6838      	ldr	r0, [r7, #0]
 8004ff0:	f00c fc15 	bl	801181e <memcpy>
}
 8004ff4:	bf00      	nop
 8004ff6:	3708      	adds	r7, #8
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bd80      	pop	{r7, pc}

08004ffc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004ffc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005034 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8005000:	f7ff fbb2 	bl	8004768 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005004:	480c      	ldr	r0, [pc, #48]	@ (8005038 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005006:	490d      	ldr	r1, [pc, #52]	@ (800503c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005008:	4a0d      	ldr	r2, [pc, #52]	@ (8005040 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800500a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800500c:	e002      	b.n	8005014 <LoopCopyDataInit>

0800500e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800500e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005010:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005012:	3304      	adds	r3, #4

08005014 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005014:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005016:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005018:	d3f9      	bcc.n	800500e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800501a:	4a0a      	ldr	r2, [pc, #40]	@ (8005044 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800501c:	4c0a      	ldr	r4, [pc, #40]	@ (8005048 <LoopFillZerobss+0x22>)
  movs r3, #0
 800501e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005020:	e001      	b.n	8005026 <LoopFillZerobss>

08005022 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005022:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005024:	3204      	adds	r2, #4

08005026 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005026:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005028:	d3fb      	bcc.n	8005022 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800502a:	f00c fbd1 	bl	80117d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800502e:	f7fe f92f 	bl	8003290 <main>
  bx  lr    
 8005032:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005034:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005038:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800503c:	20000340 	.word	0x20000340
  ldr r2, =_sidata
 8005040:	080140f0 	.word	0x080140f0
  ldr r2, =_sbss
 8005044:	20000340 	.word	0x20000340
  ldr r4, =_ebss
 8005048:	20005b68 	.word	0x20005b68

0800504c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800504c:	e7fe      	b.n	800504c <ADC_IRQHandler>
	...

08005050 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005054:	4b0e      	ldr	r3, [pc, #56]	@ (8005090 <HAL_Init+0x40>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a0d      	ldr	r2, [pc, #52]	@ (8005090 <HAL_Init+0x40>)
 800505a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800505e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005060:	4b0b      	ldr	r3, [pc, #44]	@ (8005090 <HAL_Init+0x40>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a0a      	ldr	r2, [pc, #40]	@ (8005090 <HAL_Init+0x40>)
 8005066:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800506a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800506c:	4b08      	ldr	r3, [pc, #32]	@ (8005090 <HAL_Init+0x40>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a07      	ldr	r2, [pc, #28]	@ (8005090 <HAL_Init+0x40>)
 8005072:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005076:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005078:	2003      	movs	r0, #3
 800507a:	f000 fbb1 	bl	80057e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800507e:	200f      	movs	r0, #15
 8005080:	f000 f808 	bl	8005094 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005084:	f7fe ff42 	bl	8003f0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005088:	2300      	movs	r3, #0
}
 800508a:	4618      	mov	r0, r3
 800508c:	bd80      	pop	{r7, pc}
 800508e:	bf00      	nop
 8005090:	40023c00 	.word	0x40023c00

08005094 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b082      	sub	sp, #8
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800509c:	4b12      	ldr	r3, [pc, #72]	@ (80050e8 <HAL_InitTick+0x54>)
 800509e:	681a      	ldr	r2, [r3, #0]
 80050a0:	4b12      	ldr	r3, [pc, #72]	@ (80050ec <HAL_InitTick+0x58>)
 80050a2:	781b      	ldrb	r3, [r3, #0]
 80050a4:	4619      	mov	r1, r3
 80050a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80050aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80050ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80050b2:	4618      	mov	r0, r3
 80050b4:	f000 fbc9 	bl	800584a <HAL_SYSTICK_Config>
 80050b8:	4603      	mov	r3, r0
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d001      	beq.n	80050c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80050be:	2301      	movs	r3, #1
 80050c0:	e00e      	b.n	80050e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2b0f      	cmp	r3, #15
 80050c6:	d80a      	bhi.n	80050de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80050c8:	2200      	movs	r2, #0
 80050ca:	6879      	ldr	r1, [r7, #4]
 80050cc:	f04f 30ff 	mov.w	r0, #4294967295
 80050d0:	f000 fb91 	bl	80057f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80050d4:	4a06      	ldr	r2, [pc, #24]	@ (80050f0 <HAL_InitTick+0x5c>)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80050da:	2300      	movs	r3, #0
 80050dc:	e000      	b.n	80050e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80050de:	2301      	movs	r3, #1
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	3708      	adds	r7, #8
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bd80      	pop	{r7, pc}
 80050e8:	20000060 	.word	0x20000060
 80050ec:	20000070 	.word	0x20000070
 80050f0:	2000006c 	.word	0x2000006c

080050f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80050f4:	b480      	push	{r7}
 80050f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80050f8:	4b06      	ldr	r3, [pc, #24]	@ (8005114 <HAL_IncTick+0x20>)
 80050fa:	781b      	ldrb	r3, [r3, #0]
 80050fc:	461a      	mov	r2, r3
 80050fe:	4b06      	ldr	r3, [pc, #24]	@ (8005118 <HAL_IncTick+0x24>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4413      	add	r3, r2
 8005104:	4a04      	ldr	r2, [pc, #16]	@ (8005118 <HAL_IncTick+0x24>)
 8005106:	6013      	str	r3, [r2, #0]
}
 8005108:	bf00      	nop
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr
 8005112:	bf00      	nop
 8005114:	20000070 	.word	0x20000070
 8005118:	20003e20 	.word	0x20003e20

0800511c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800511c:	b480      	push	{r7}
 800511e:	af00      	add	r7, sp, #0
  return uwTick;
 8005120:	4b03      	ldr	r3, [pc, #12]	@ (8005130 <HAL_GetTick+0x14>)
 8005122:	681b      	ldr	r3, [r3, #0]
}
 8005124:	4618      	mov	r0, r3
 8005126:	46bd      	mov	sp, r7
 8005128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512c:	4770      	bx	lr
 800512e:	bf00      	nop
 8005130:	20003e20 	.word	0x20003e20

08005134 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b084      	sub	sp, #16
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800513c:	f7ff ffee 	bl	800511c <HAL_GetTick>
 8005140:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800514c:	d005      	beq.n	800515a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800514e:	4b0a      	ldr	r3, [pc, #40]	@ (8005178 <HAL_Delay+0x44>)
 8005150:	781b      	ldrb	r3, [r3, #0]
 8005152:	461a      	mov	r2, r3
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	4413      	add	r3, r2
 8005158:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800515a:	bf00      	nop
 800515c:	f7ff ffde 	bl	800511c <HAL_GetTick>
 8005160:	4602      	mov	r2, r0
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	1ad3      	subs	r3, r2, r3
 8005166:	68fa      	ldr	r2, [r7, #12]
 8005168:	429a      	cmp	r2, r3
 800516a:	d8f7      	bhi.n	800515c <HAL_Delay+0x28>
  {
  }
}
 800516c:	bf00      	nop
 800516e:	bf00      	nop
 8005170:	3710      	adds	r7, #16
 8005172:	46bd      	mov	sp, r7
 8005174:	bd80      	pop	{r7, pc}
 8005176:	bf00      	nop
 8005178:	20000070 	.word	0x20000070

0800517c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b084      	sub	sp, #16
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005184:	2300      	movs	r3, #0
 8005186:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d101      	bne.n	8005192 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800518e:	2301      	movs	r3, #1
 8005190:	e033      	b.n	80051fa <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005196:	2b00      	cmp	r3, #0
 8005198:	d109      	bne.n	80051ae <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	f7fe fede 	bl	8003f5c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2200      	movs	r2, #0
 80051a4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2200      	movs	r2, #0
 80051aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051b2:	f003 0310 	and.w	r3, r3, #16
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d118      	bne.n	80051ec <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051be:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80051c2:	f023 0302 	bic.w	r3, r3, #2
 80051c6:	f043 0202 	orr.w	r2, r3, #2
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f000 f93a 	bl	8005448 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2200      	movs	r2, #0
 80051d8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051de:	f023 0303 	bic.w	r3, r3, #3
 80051e2:	f043 0201 	orr.w	r2, r3, #1
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	641a      	str	r2, [r3, #64]	@ 0x40
 80051ea:	e001      	b.n	80051f0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80051ec:	2301      	movs	r3, #1
 80051ee:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2200      	movs	r2, #0
 80051f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80051f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80051fa:	4618      	mov	r0, r3
 80051fc:	3710      	adds	r7, #16
 80051fe:	46bd      	mov	sp, r7
 8005200:	bd80      	pop	{r7, pc}
	...

08005204 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005204:	b480      	push	{r7}
 8005206:	b085      	sub	sp, #20
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
 800520c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800520e:	2300      	movs	r3, #0
 8005210:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005218:	2b01      	cmp	r3, #1
 800521a:	d101      	bne.n	8005220 <HAL_ADC_ConfigChannel+0x1c>
 800521c:	2302      	movs	r3, #2
 800521e:	e105      	b.n	800542c <HAL_ADC_ConfigChannel+0x228>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2201      	movs	r2, #1
 8005224:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	2b09      	cmp	r3, #9
 800522e:	d925      	bls.n	800527c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	68d9      	ldr	r1, [r3, #12]
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	b29b      	uxth	r3, r3
 800523c:	461a      	mov	r2, r3
 800523e:	4613      	mov	r3, r2
 8005240:	005b      	lsls	r3, r3, #1
 8005242:	4413      	add	r3, r2
 8005244:	3b1e      	subs	r3, #30
 8005246:	2207      	movs	r2, #7
 8005248:	fa02 f303 	lsl.w	r3, r2, r3
 800524c:	43da      	mvns	r2, r3
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	400a      	ands	r2, r1
 8005254:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	68d9      	ldr	r1, [r3, #12]
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	689a      	ldr	r2, [r3, #8]
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	b29b      	uxth	r3, r3
 8005266:	4618      	mov	r0, r3
 8005268:	4603      	mov	r3, r0
 800526a:	005b      	lsls	r3, r3, #1
 800526c:	4403      	add	r3, r0
 800526e:	3b1e      	subs	r3, #30
 8005270:	409a      	lsls	r2, r3
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	430a      	orrs	r2, r1
 8005278:	60da      	str	r2, [r3, #12]
 800527a:	e022      	b.n	80052c2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	6919      	ldr	r1, [r3, #16]
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	b29b      	uxth	r3, r3
 8005288:	461a      	mov	r2, r3
 800528a:	4613      	mov	r3, r2
 800528c:	005b      	lsls	r3, r3, #1
 800528e:	4413      	add	r3, r2
 8005290:	2207      	movs	r2, #7
 8005292:	fa02 f303 	lsl.w	r3, r2, r3
 8005296:	43da      	mvns	r2, r3
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	400a      	ands	r2, r1
 800529e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	6919      	ldr	r1, [r3, #16]
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	689a      	ldr	r2, [r3, #8]
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	b29b      	uxth	r3, r3
 80052b0:	4618      	mov	r0, r3
 80052b2:	4603      	mov	r3, r0
 80052b4:	005b      	lsls	r3, r3, #1
 80052b6:	4403      	add	r3, r0
 80052b8:	409a      	lsls	r2, r3
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	430a      	orrs	r2, r1
 80052c0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	2b06      	cmp	r3, #6
 80052c8:	d824      	bhi.n	8005314 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	685a      	ldr	r2, [r3, #4]
 80052d4:	4613      	mov	r3, r2
 80052d6:	009b      	lsls	r3, r3, #2
 80052d8:	4413      	add	r3, r2
 80052da:	3b05      	subs	r3, #5
 80052dc:	221f      	movs	r2, #31
 80052de:	fa02 f303 	lsl.w	r3, r2, r3
 80052e2:	43da      	mvns	r2, r3
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	400a      	ands	r2, r1
 80052ea:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	b29b      	uxth	r3, r3
 80052f8:	4618      	mov	r0, r3
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	685a      	ldr	r2, [r3, #4]
 80052fe:	4613      	mov	r3, r2
 8005300:	009b      	lsls	r3, r3, #2
 8005302:	4413      	add	r3, r2
 8005304:	3b05      	subs	r3, #5
 8005306:	fa00 f203 	lsl.w	r2, r0, r3
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	430a      	orrs	r2, r1
 8005310:	635a      	str	r2, [r3, #52]	@ 0x34
 8005312:	e04c      	b.n	80053ae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	2b0c      	cmp	r3, #12
 800531a:	d824      	bhi.n	8005366 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	685a      	ldr	r2, [r3, #4]
 8005326:	4613      	mov	r3, r2
 8005328:	009b      	lsls	r3, r3, #2
 800532a:	4413      	add	r3, r2
 800532c:	3b23      	subs	r3, #35	@ 0x23
 800532e:	221f      	movs	r2, #31
 8005330:	fa02 f303 	lsl.w	r3, r2, r3
 8005334:	43da      	mvns	r2, r3
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	400a      	ands	r2, r1
 800533c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	b29b      	uxth	r3, r3
 800534a:	4618      	mov	r0, r3
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	685a      	ldr	r2, [r3, #4]
 8005350:	4613      	mov	r3, r2
 8005352:	009b      	lsls	r3, r3, #2
 8005354:	4413      	add	r3, r2
 8005356:	3b23      	subs	r3, #35	@ 0x23
 8005358:	fa00 f203 	lsl.w	r2, r0, r3
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	430a      	orrs	r2, r1
 8005362:	631a      	str	r2, [r3, #48]	@ 0x30
 8005364:	e023      	b.n	80053ae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	685a      	ldr	r2, [r3, #4]
 8005370:	4613      	mov	r3, r2
 8005372:	009b      	lsls	r3, r3, #2
 8005374:	4413      	add	r3, r2
 8005376:	3b41      	subs	r3, #65	@ 0x41
 8005378:	221f      	movs	r2, #31
 800537a:	fa02 f303 	lsl.w	r3, r2, r3
 800537e:	43da      	mvns	r2, r3
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	400a      	ands	r2, r1
 8005386:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	b29b      	uxth	r3, r3
 8005394:	4618      	mov	r0, r3
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	685a      	ldr	r2, [r3, #4]
 800539a:	4613      	mov	r3, r2
 800539c:	009b      	lsls	r3, r3, #2
 800539e:	4413      	add	r3, r2
 80053a0:	3b41      	subs	r3, #65	@ 0x41
 80053a2:	fa00 f203 	lsl.w	r2, r0, r3
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	430a      	orrs	r2, r1
 80053ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80053ae:	4b22      	ldr	r3, [pc, #136]	@ (8005438 <HAL_ADC_ConfigChannel+0x234>)
 80053b0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a21      	ldr	r2, [pc, #132]	@ (800543c <HAL_ADC_ConfigChannel+0x238>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d109      	bne.n	80053d0 <HAL_ADC_ConfigChannel+0x1cc>
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	2b12      	cmp	r3, #18
 80053c2:	d105      	bne.n	80053d0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a19      	ldr	r2, [pc, #100]	@ (800543c <HAL_ADC_ConfigChannel+0x238>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d123      	bne.n	8005422 <HAL_ADC_ConfigChannel+0x21e>
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	2b10      	cmp	r3, #16
 80053e0:	d003      	beq.n	80053ea <HAL_ADC_ConfigChannel+0x1e6>
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	2b11      	cmp	r3, #17
 80053e8:	d11b      	bne.n	8005422 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	2b10      	cmp	r3, #16
 80053fc:	d111      	bne.n	8005422 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80053fe:	4b10      	ldr	r3, [pc, #64]	@ (8005440 <HAL_ADC_ConfigChannel+0x23c>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a10      	ldr	r2, [pc, #64]	@ (8005444 <HAL_ADC_ConfigChannel+0x240>)
 8005404:	fba2 2303 	umull	r2, r3, r2, r3
 8005408:	0c9a      	lsrs	r2, r3, #18
 800540a:	4613      	mov	r3, r2
 800540c:	009b      	lsls	r3, r3, #2
 800540e:	4413      	add	r3, r2
 8005410:	005b      	lsls	r3, r3, #1
 8005412:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005414:	e002      	b.n	800541c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	3b01      	subs	r3, #1
 800541a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d1f9      	bne.n	8005416 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2200      	movs	r2, #0
 8005426:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800542a:	2300      	movs	r3, #0
}
 800542c:	4618      	mov	r0, r3
 800542e:	3714      	adds	r7, #20
 8005430:	46bd      	mov	sp, r7
 8005432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005436:	4770      	bx	lr
 8005438:	40012300 	.word	0x40012300
 800543c:	40012000 	.word	0x40012000
 8005440:	20000060 	.word	0x20000060
 8005444:	431bde83 	.word	0x431bde83

08005448 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005448:	b480      	push	{r7}
 800544a:	b085      	sub	sp, #20
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005450:	4b79      	ldr	r3, [pc, #484]	@ (8005638 <ADC_Init+0x1f0>)
 8005452:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	685a      	ldr	r2, [r3, #4]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	431a      	orrs	r2, r3
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	685a      	ldr	r2, [r3, #4]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800547c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	6859      	ldr	r1, [r3, #4]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	691b      	ldr	r3, [r3, #16]
 8005488:	021a      	lsls	r2, r3, #8
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	430a      	orrs	r2, r1
 8005490:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	685a      	ldr	r2, [r3, #4]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80054a0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	6859      	ldr	r1, [r3, #4]
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	689a      	ldr	r2, [r3, #8]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	430a      	orrs	r2, r1
 80054b2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	689a      	ldr	r2, [r3, #8]
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80054c2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	6899      	ldr	r1, [r3, #8]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	68da      	ldr	r2, [r3, #12]
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	430a      	orrs	r2, r1
 80054d4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054da:	4a58      	ldr	r2, [pc, #352]	@ (800563c <ADC_Init+0x1f4>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d022      	beq.n	8005526 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	689a      	ldr	r2, [r3, #8]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80054ee:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	6899      	ldr	r1, [r3, #8]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	430a      	orrs	r2, r1
 8005500:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	689a      	ldr	r2, [r3, #8]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005510:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	6899      	ldr	r1, [r3, #8]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	430a      	orrs	r2, r1
 8005522:	609a      	str	r2, [r3, #8]
 8005524:	e00f      	b.n	8005546 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	689a      	ldr	r2, [r3, #8]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005534:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	689a      	ldr	r2, [r3, #8]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005544:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	689a      	ldr	r2, [r3, #8]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f022 0202 	bic.w	r2, r2, #2
 8005554:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	6899      	ldr	r1, [r3, #8]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	7e1b      	ldrb	r3, [r3, #24]
 8005560:	005a      	lsls	r2, r3, #1
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	430a      	orrs	r2, r1
 8005568:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d01b      	beq.n	80055ac <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	685a      	ldr	r2, [r3, #4]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005582:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	685a      	ldr	r2, [r3, #4]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8005592:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	6859      	ldr	r1, [r3, #4]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800559e:	3b01      	subs	r3, #1
 80055a0:	035a      	lsls	r2, r3, #13
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	430a      	orrs	r2, r1
 80055a8:	605a      	str	r2, [r3, #4]
 80055aa:	e007      	b.n	80055bc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	685a      	ldr	r2, [r3, #4]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80055ba:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80055ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	69db      	ldr	r3, [r3, #28]
 80055d6:	3b01      	subs	r3, #1
 80055d8:	051a      	lsls	r2, r3, #20
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	430a      	orrs	r2, r1
 80055e0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	689a      	ldr	r2, [r3, #8]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80055f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	6899      	ldr	r1, [r3, #8]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80055fe:	025a      	lsls	r2, r3, #9
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	430a      	orrs	r2, r1
 8005606:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	689a      	ldr	r2, [r3, #8]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005616:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	6899      	ldr	r1, [r3, #8]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	695b      	ldr	r3, [r3, #20]
 8005622:	029a      	lsls	r2, r3, #10
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	430a      	orrs	r2, r1
 800562a:	609a      	str	r2, [r3, #8]
}
 800562c:	bf00      	nop
 800562e:	3714      	adds	r7, #20
 8005630:	46bd      	mov	sp, r7
 8005632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005636:	4770      	bx	lr
 8005638:	40012300 	.word	0x40012300
 800563c:	0f000001 	.word	0x0f000001

08005640 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005640:	b480      	push	{r7}
 8005642:	b085      	sub	sp, #20
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	f003 0307 	and.w	r3, r3, #7
 800564e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005650:	4b0c      	ldr	r3, [pc, #48]	@ (8005684 <__NVIC_SetPriorityGrouping+0x44>)
 8005652:	68db      	ldr	r3, [r3, #12]
 8005654:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005656:	68ba      	ldr	r2, [r7, #8]
 8005658:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800565c:	4013      	ands	r3, r2
 800565e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005668:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800566c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005670:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005672:	4a04      	ldr	r2, [pc, #16]	@ (8005684 <__NVIC_SetPriorityGrouping+0x44>)
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	60d3      	str	r3, [r2, #12]
}
 8005678:	bf00      	nop
 800567a:	3714      	adds	r7, #20
 800567c:	46bd      	mov	sp, r7
 800567e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005682:	4770      	bx	lr
 8005684:	e000ed00 	.word	0xe000ed00

08005688 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005688:	b480      	push	{r7}
 800568a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800568c:	4b04      	ldr	r3, [pc, #16]	@ (80056a0 <__NVIC_GetPriorityGrouping+0x18>)
 800568e:	68db      	ldr	r3, [r3, #12]
 8005690:	0a1b      	lsrs	r3, r3, #8
 8005692:	f003 0307 	and.w	r3, r3, #7
}
 8005696:	4618      	mov	r0, r3
 8005698:	46bd      	mov	sp, r7
 800569a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569e:	4770      	bx	lr
 80056a0:	e000ed00 	.word	0xe000ed00

080056a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80056a4:	b480      	push	{r7}
 80056a6:	b083      	sub	sp, #12
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	4603      	mov	r3, r0
 80056ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80056ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	db0b      	blt.n	80056ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80056b6:	79fb      	ldrb	r3, [r7, #7]
 80056b8:	f003 021f 	and.w	r2, r3, #31
 80056bc:	4907      	ldr	r1, [pc, #28]	@ (80056dc <__NVIC_EnableIRQ+0x38>)
 80056be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056c2:	095b      	lsrs	r3, r3, #5
 80056c4:	2001      	movs	r0, #1
 80056c6:	fa00 f202 	lsl.w	r2, r0, r2
 80056ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80056ce:	bf00      	nop
 80056d0:	370c      	adds	r7, #12
 80056d2:	46bd      	mov	sp, r7
 80056d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d8:	4770      	bx	lr
 80056da:	bf00      	nop
 80056dc:	e000e100 	.word	0xe000e100

080056e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b083      	sub	sp, #12
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	4603      	mov	r3, r0
 80056e8:	6039      	str	r1, [r7, #0]
 80056ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80056ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	db0a      	blt.n	800570a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	b2da      	uxtb	r2, r3
 80056f8:	490c      	ldr	r1, [pc, #48]	@ (800572c <__NVIC_SetPriority+0x4c>)
 80056fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056fe:	0112      	lsls	r2, r2, #4
 8005700:	b2d2      	uxtb	r2, r2
 8005702:	440b      	add	r3, r1
 8005704:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005708:	e00a      	b.n	8005720 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	b2da      	uxtb	r2, r3
 800570e:	4908      	ldr	r1, [pc, #32]	@ (8005730 <__NVIC_SetPriority+0x50>)
 8005710:	79fb      	ldrb	r3, [r7, #7]
 8005712:	f003 030f 	and.w	r3, r3, #15
 8005716:	3b04      	subs	r3, #4
 8005718:	0112      	lsls	r2, r2, #4
 800571a:	b2d2      	uxtb	r2, r2
 800571c:	440b      	add	r3, r1
 800571e:	761a      	strb	r2, [r3, #24]
}
 8005720:	bf00      	nop
 8005722:	370c      	adds	r7, #12
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr
 800572c:	e000e100 	.word	0xe000e100
 8005730:	e000ed00 	.word	0xe000ed00

08005734 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005734:	b480      	push	{r7}
 8005736:	b089      	sub	sp, #36	@ 0x24
 8005738:	af00      	add	r7, sp, #0
 800573a:	60f8      	str	r0, [r7, #12]
 800573c:	60b9      	str	r1, [r7, #8]
 800573e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f003 0307 	and.w	r3, r3, #7
 8005746:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005748:	69fb      	ldr	r3, [r7, #28]
 800574a:	f1c3 0307 	rsb	r3, r3, #7
 800574e:	2b04      	cmp	r3, #4
 8005750:	bf28      	it	cs
 8005752:	2304      	movcs	r3, #4
 8005754:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005756:	69fb      	ldr	r3, [r7, #28]
 8005758:	3304      	adds	r3, #4
 800575a:	2b06      	cmp	r3, #6
 800575c:	d902      	bls.n	8005764 <NVIC_EncodePriority+0x30>
 800575e:	69fb      	ldr	r3, [r7, #28]
 8005760:	3b03      	subs	r3, #3
 8005762:	e000      	b.n	8005766 <NVIC_EncodePriority+0x32>
 8005764:	2300      	movs	r3, #0
 8005766:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005768:	f04f 32ff 	mov.w	r2, #4294967295
 800576c:	69bb      	ldr	r3, [r7, #24]
 800576e:	fa02 f303 	lsl.w	r3, r2, r3
 8005772:	43da      	mvns	r2, r3
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	401a      	ands	r2, r3
 8005778:	697b      	ldr	r3, [r7, #20]
 800577a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800577c:	f04f 31ff 	mov.w	r1, #4294967295
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	fa01 f303 	lsl.w	r3, r1, r3
 8005786:	43d9      	mvns	r1, r3
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800578c:	4313      	orrs	r3, r2
         );
}
 800578e:	4618      	mov	r0, r3
 8005790:	3724      	adds	r7, #36	@ 0x24
 8005792:	46bd      	mov	sp, r7
 8005794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005798:	4770      	bx	lr
	...

0800579c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b082      	sub	sp, #8
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	3b01      	subs	r3, #1
 80057a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80057ac:	d301      	bcc.n	80057b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80057ae:	2301      	movs	r3, #1
 80057b0:	e00f      	b.n	80057d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80057b2:	4a0a      	ldr	r2, [pc, #40]	@ (80057dc <SysTick_Config+0x40>)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	3b01      	subs	r3, #1
 80057b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80057ba:	210f      	movs	r1, #15
 80057bc:	f04f 30ff 	mov.w	r0, #4294967295
 80057c0:	f7ff ff8e 	bl	80056e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80057c4:	4b05      	ldr	r3, [pc, #20]	@ (80057dc <SysTick_Config+0x40>)
 80057c6:	2200      	movs	r2, #0
 80057c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80057ca:	4b04      	ldr	r3, [pc, #16]	@ (80057dc <SysTick_Config+0x40>)
 80057cc:	2207      	movs	r2, #7
 80057ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80057d0:	2300      	movs	r3, #0
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	3708      	adds	r7, #8
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bd80      	pop	{r7, pc}
 80057da:	bf00      	nop
 80057dc:	e000e010 	.word	0xe000e010

080057e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b082      	sub	sp, #8
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80057e8:	6878      	ldr	r0, [r7, #4]
 80057ea:	f7ff ff29 	bl	8005640 <__NVIC_SetPriorityGrouping>
}
 80057ee:	bf00      	nop
 80057f0:	3708      	adds	r7, #8
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}

080057f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80057f6:	b580      	push	{r7, lr}
 80057f8:	b086      	sub	sp, #24
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	4603      	mov	r3, r0
 80057fe:	60b9      	str	r1, [r7, #8]
 8005800:	607a      	str	r2, [r7, #4]
 8005802:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005804:	2300      	movs	r3, #0
 8005806:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005808:	f7ff ff3e 	bl	8005688 <__NVIC_GetPriorityGrouping>
 800580c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800580e:	687a      	ldr	r2, [r7, #4]
 8005810:	68b9      	ldr	r1, [r7, #8]
 8005812:	6978      	ldr	r0, [r7, #20]
 8005814:	f7ff ff8e 	bl	8005734 <NVIC_EncodePriority>
 8005818:	4602      	mov	r2, r0
 800581a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800581e:	4611      	mov	r1, r2
 8005820:	4618      	mov	r0, r3
 8005822:	f7ff ff5d 	bl	80056e0 <__NVIC_SetPriority>
}
 8005826:	bf00      	nop
 8005828:	3718      	adds	r7, #24
 800582a:	46bd      	mov	sp, r7
 800582c:	bd80      	pop	{r7, pc}

0800582e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800582e:	b580      	push	{r7, lr}
 8005830:	b082      	sub	sp, #8
 8005832:	af00      	add	r7, sp, #0
 8005834:	4603      	mov	r3, r0
 8005836:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005838:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800583c:	4618      	mov	r0, r3
 800583e:	f7ff ff31 	bl	80056a4 <__NVIC_EnableIRQ>
}
 8005842:	bf00      	nop
 8005844:	3708      	adds	r7, #8
 8005846:	46bd      	mov	sp, r7
 8005848:	bd80      	pop	{r7, pc}

0800584a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800584a:	b580      	push	{r7, lr}
 800584c:	b082      	sub	sp, #8
 800584e:	af00      	add	r7, sp, #0
 8005850:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f7ff ffa2 	bl	800579c <SysTick_Config>
 8005858:	4603      	mov	r3, r0
}
 800585a:	4618      	mov	r0, r3
 800585c:	3708      	adds	r7, #8
 800585e:	46bd      	mov	sp, r7
 8005860:	bd80      	pop	{r7, pc}

08005862 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8005862:	b580      	push	{r7, lr}
 8005864:	b082      	sub	sp, #8
 8005866:	af00      	add	r7, sp, #0
 8005868:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d101      	bne.n	8005874 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	e00e      	b.n	8005892 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	795b      	ldrb	r3, [r3, #5]
 8005878:	b2db      	uxtb	r3, r3
 800587a:	2b00      	cmp	r3, #0
 800587c:	d105      	bne.n	800588a <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2200      	movs	r2, #0
 8005882:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8005884:	6878      	ldr	r0, [r7, #4]
 8005886:	f7fe fbad 	bl	8003fe4 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2201      	movs	r2, #1
 800588e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005890:	2300      	movs	r3, #0
}
 8005892:	4618      	mov	r0, r3
 8005894:	3708      	adds	r7, #8
 8005896:	46bd      	mov	sp, r7
 8005898:	bd80      	pop	{r7, pc}

0800589a <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800589a:	b480      	push	{r7}
 800589c:	b087      	sub	sp, #28
 800589e:	af00      	add	r7, sp, #0
 80058a0:	60f8      	str	r0, [r7, #12]
 80058a2:	60b9      	str	r1, [r7, #8]
 80058a4:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 80058a6:	2300      	movs	r3, #0
 80058a8:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2202      	movs	r2, #2
 80058ae:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	689a      	ldr	r2, [r3, #8]
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f042 0201 	orr.w	r2, r2, #1
 80058be:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 80058c0:	2300      	movs	r3, #0
 80058c2:	617b      	str	r3, [r7, #20]
 80058c4:	e00a      	b.n	80058dc <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	009b      	lsls	r3, r3, #2
 80058ca:	68ba      	ldr	r2, [r7, #8]
 80058cc:	441a      	add	r2, r3
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	6812      	ldr	r2, [r2, #0]
 80058d4:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	3301      	adds	r3, #1
 80058da:	617b      	str	r3, [r7, #20]
 80058dc:	697a      	ldr	r2, [r7, #20]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	429a      	cmp	r2, r3
 80058e2:	d3f0      	bcc.n	80058c6 <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2201      	movs	r2, #1
 80058f0:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 80058f2:	693b      	ldr	r3, [r7, #16]
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	371c      	adds	r7, #28
 80058f8:	46bd      	mov	sp, r7
 80058fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fe:	4770      	bx	lr

08005900 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b086      	sub	sp, #24
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005908:	2300      	movs	r3, #0
 800590a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800590c:	f7ff fc06 	bl	800511c <HAL_GetTick>
 8005910:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d101      	bne.n	800591c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	e099      	b.n	8005a50 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2202      	movs	r2, #2
 8005920:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2200      	movs	r2, #0
 8005928:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f022 0201 	bic.w	r2, r2, #1
 800593a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800593c:	e00f      	b.n	800595e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800593e:	f7ff fbed 	bl	800511c <HAL_GetTick>
 8005942:	4602      	mov	r2, r0
 8005944:	693b      	ldr	r3, [r7, #16]
 8005946:	1ad3      	subs	r3, r2, r3
 8005948:	2b05      	cmp	r3, #5
 800594a:	d908      	bls.n	800595e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2220      	movs	r2, #32
 8005950:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2203      	movs	r2, #3
 8005956:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800595a:	2303      	movs	r3, #3
 800595c:	e078      	b.n	8005a50 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f003 0301 	and.w	r3, r3, #1
 8005968:	2b00      	cmp	r3, #0
 800596a:	d1e8      	bne.n	800593e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005974:	697a      	ldr	r2, [r7, #20]
 8005976:	4b38      	ldr	r3, [pc, #224]	@ (8005a58 <HAL_DMA_Init+0x158>)
 8005978:	4013      	ands	r3, r2
 800597a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	685a      	ldr	r2, [r3, #4]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	689b      	ldr	r3, [r3, #8]
 8005984:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800598a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	691b      	ldr	r3, [r3, #16]
 8005990:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005996:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	699b      	ldr	r3, [r3, #24]
 800599c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80059a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6a1b      	ldr	r3, [r3, #32]
 80059a8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80059aa:	697a      	ldr	r2, [r7, #20]
 80059ac:	4313      	orrs	r3, r2
 80059ae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059b4:	2b04      	cmp	r3, #4
 80059b6:	d107      	bne.n	80059c8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059c0:	4313      	orrs	r3, r2
 80059c2:	697a      	ldr	r2, [r7, #20]
 80059c4:	4313      	orrs	r3, r2
 80059c6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	697a      	ldr	r2, [r7, #20]
 80059ce:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	695b      	ldr	r3, [r3, #20]
 80059d6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	f023 0307 	bic.w	r3, r3, #7
 80059de:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059e4:	697a      	ldr	r2, [r7, #20]
 80059e6:	4313      	orrs	r3, r2
 80059e8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059ee:	2b04      	cmp	r3, #4
 80059f0:	d117      	bne.n	8005a22 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059f6:	697a      	ldr	r2, [r7, #20]
 80059f8:	4313      	orrs	r3, r2
 80059fa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d00e      	beq.n	8005a22 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005a04:	6878      	ldr	r0, [r7, #4]
 8005a06:	f000 fb1b 	bl	8006040 <DMA_CheckFifoParam>
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d008      	beq.n	8005a22 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2240      	movs	r2, #64	@ 0x40
 8005a14:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2201      	movs	r2, #1
 8005a1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e016      	b.n	8005a50 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	697a      	ldr	r2, [r7, #20]
 8005a28:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f000 fad2 	bl	8005fd4 <DMA_CalcBaseAndBitshift>
 8005a30:	4603      	mov	r3, r0
 8005a32:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a38:	223f      	movs	r2, #63	@ 0x3f
 8005a3a:	409a      	lsls	r2, r3
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2200      	movs	r2, #0
 8005a44:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2201      	movs	r2, #1
 8005a4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005a4e:	2300      	movs	r3, #0
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	3718      	adds	r7, #24
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}
 8005a58:	f010803f 	.word	0xf010803f

08005a5c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b086      	sub	sp, #24
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	60f8      	str	r0, [r7, #12]
 8005a64:	60b9      	str	r1, [r7, #8]
 8005a66:	607a      	str	r2, [r7, #4]
 8005a68:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a72:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005a7a:	2b01      	cmp	r3, #1
 8005a7c:	d101      	bne.n	8005a82 <HAL_DMA_Start_IT+0x26>
 8005a7e:	2302      	movs	r3, #2
 8005a80:	e040      	b.n	8005b04 <HAL_DMA_Start_IT+0xa8>
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2201      	movs	r2, #1
 8005a86:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005a90:	b2db      	uxtb	r3, r3
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	d12f      	bne.n	8005af6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2202      	movs	r2, #2
 8005a9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	687a      	ldr	r2, [r7, #4]
 8005aa8:	68b9      	ldr	r1, [r7, #8]
 8005aaa:	68f8      	ldr	r0, [r7, #12]
 8005aac:	f000 fa64 	bl	8005f78 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ab4:	223f      	movs	r2, #63	@ 0x3f
 8005ab6:	409a      	lsls	r2, r3
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f042 0216 	orr.w	r2, r2, #22
 8005aca:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d007      	beq.n	8005ae4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f042 0208 	orr.w	r2, r2, #8
 8005ae2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	681a      	ldr	r2, [r3, #0]
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f042 0201 	orr.w	r2, r2, #1
 8005af2:	601a      	str	r2, [r3, #0]
 8005af4:	e005      	b.n	8005b02 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	2200      	movs	r2, #0
 8005afa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005afe:	2302      	movs	r3, #2
 8005b00:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005b02:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	3718      	adds	r7, #24
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	bd80      	pop	{r7, pc}

08005b0c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b084      	sub	sp, #16
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b18:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005b1a:	f7ff faff 	bl	800511c <HAL_GetTick>
 8005b1e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005b26:	b2db      	uxtb	r3, r3
 8005b28:	2b02      	cmp	r3, #2
 8005b2a:	d008      	beq.n	8005b3e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2280      	movs	r2, #128	@ 0x80
 8005b30:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	e052      	b.n	8005be4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	681a      	ldr	r2, [r3, #0]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f022 0216 	bic.w	r2, r2, #22
 8005b4c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	695a      	ldr	r2, [r3, #20]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005b5c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d103      	bne.n	8005b6e <HAL_DMA_Abort+0x62>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d007      	beq.n	8005b7e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	681a      	ldr	r2, [r3, #0]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f022 0208 	bic.w	r2, r2, #8
 8005b7c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f022 0201 	bic.w	r2, r2, #1
 8005b8c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005b8e:	e013      	b.n	8005bb8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005b90:	f7ff fac4 	bl	800511c <HAL_GetTick>
 8005b94:	4602      	mov	r2, r0
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	1ad3      	subs	r3, r2, r3
 8005b9a:	2b05      	cmp	r3, #5
 8005b9c:	d90c      	bls.n	8005bb8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2220      	movs	r2, #32
 8005ba2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2203      	movs	r2, #3
 8005ba8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8005bb4:	2303      	movs	r3, #3
 8005bb6:	e015      	b.n	8005be4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f003 0301 	and.w	r3, r3, #1
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d1e4      	bne.n	8005b90 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bca:	223f      	movs	r2, #63	@ 0x3f
 8005bcc:	409a      	lsls	r2, r3
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8005be2:	2300      	movs	r3, #0
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	3710      	adds	r7, #16
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}

08005bec <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005bec:	b480      	push	{r7}
 8005bee:	b083      	sub	sp, #12
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005bfa:	b2db      	uxtb	r3, r3
 8005bfc:	2b02      	cmp	r3, #2
 8005bfe:	d004      	beq.n	8005c0a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2280      	movs	r2, #128	@ 0x80
 8005c04:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	e00c      	b.n	8005c24 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2205      	movs	r2, #5
 8005c0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	681a      	ldr	r2, [r3, #0]
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f022 0201 	bic.w	r2, r2, #1
 8005c20:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005c22:	2300      	movs	r3, #0
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	370c      	adds	r7, #12
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2e:	4770      	bx	lr

08005c30 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b086      	sub	sp, #24
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005c38:	2300      	movs	r3, #0
 8005c3a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005c3c:	4b8e      	ldr	r3, [pc, #568]	@ (8005e78 <HAL_DMA_IRQHandler+0x248>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a8e      	ldr	r2, [pc, #568]	@ (8005e7c <HAL_DMA_IRQHandler+0x24c>)
 8005c42:	fba2 2303 	umull	r2, r3, r2, r3
 8005c46:	0a9b      	lsrs	r3, r3, #10
 8005c48:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c4e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005c50:	693b      	ldr	r3, [r7, #16]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c5a:	2208      	movs	r2, #8
 8005c5c:	409a      	lsls	r2, r3
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	4013      	ands	r3, r2
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d01a      	beq.n	8005c9c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f003 0304 	and.w	r3, r3, #4
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d013      	beq.n	8005c9c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	681a      	ldr	r2, [r3, #0]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f022 0204 	bic.w	r2, r2, #4
 8005c82:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c88:	2208      	movs	r2, #8
 8005c8a:	409a      	lsls	r2, r3
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c94:	f043 0201 	orr.w	r2, r3, #1
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ca0:	2201      	movs	r2, #1
 8005ca2:	409a      	lsls	r2, r3
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	4013      	ands	r3, r2
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d012      	beq.n	8005cd2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	695b      	ldr	r3, [r3, #20]
 8005cb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d00b      	beq.n	8005cd2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	409a      	lsls	r2, r3
 8005cc2:	693b      	ldr	r3, [r7, #16]
 8005cc4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cca:	f043 0202 	orr.w	r2, r3, #2
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cd6:	2204      	movs	r2, #4
 8005cd8:	409a      	lsls	r2, r3
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	4013      	ands	r3, r2
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d012      	beq.n	8005d08 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f003 0302 	and.w	r3, r3, #2
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d00b      	beq.n	8005d08 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cf4:	2204      	movs	r2, #4
 8005cf6:	409a      	lsls	r2, r3
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d00:	f043 0204 	orr.w	r2, r3, #4
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d0c:	2210      	movs	r2, #16
 8005d0e:	409a      	lsls	r2, r3
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	4013      	ands	r3, r2
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d043      	beq.n	8005da0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f003 0308 	and.w	r3, r3, #8
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d03c      	beq.n	8005da0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d2a:	2210      	movs	r2, #16
 8005d2c:	409a      	lsls	r2, r3
 8005d2e:	693b      	ldr	r3, [r7, #16]
 8005d30:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d018      	beq.n	8005d72 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d108      	bne.n	8005d60 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d024      	beq.n	8005da0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	4798      	blx	r3
 8005d5e:	e01f      	b.n	8005da0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d01b      	beq.n	8005da0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d6c:	6878      	ldr	r0, [r7, #4]
 8005d6e:	4798      	blx	r3
 8005d70:	e016      	b.n	8005da0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d107      	bne.n	8005d90 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	681a      	ldr	r2, [r3, #0]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f022 0208 	bic.w	r2, r2, #8
 8005d8e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d003      	beq.n	8005da0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d9c:	6878      	ldr	r0, [r7, #4]
 8005d9e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005da4:	2220      	movs	r2, #32
 8005da6:	409a      	lsls	r2, r3
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	4013      	ands	r3, r2
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	f000 808f 	beq.w	8005ed0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f003 0310 	and.w	r3, r3, #16
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	f000 8087 	beq.w	8005ed0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005dc6:	2220      	movs	r2, #32
 8005dc8:	409a      	lsls	r2, r3
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005dd4:	b2db      	uxtb	r3, r3
 8005dd6:	2b05      	cmp	r3, #5
 8005dd8:	d136      	bne.n	8005e48 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	681a      	ldr	r2, [r3, #0]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f022 0216 	bic.w	r2, r2, #22
 8005de8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	695a      	ldr	r2, [r3, #20]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005df8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d103      	bne.n	8005e0a <HAL_DMA_IRQHandler+0x1da>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d007      	beq.n	8005e1a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	681a      	ldr	r2, [r3, #0]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f022 0208 	bic.w	r2, r2, #8
 8005e18:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e1e:	223f      	movs	r2, #63	@ 0x3f
 8005e20:	409a      	lsls	r2, r3
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2201      	movs	r2, #1
 8005e2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2200      	movs	r2, #0
 8005e32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d07e      	beq.n	8005f3c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	4798      	blx	r3
        }
        return;
 8005e46:	e079      	b.n	8005f3c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d01d      	beq.n	8005e92 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d10d      	bne.n	8005e80 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d031      	beq.n	8005ed0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e70:	6878      	ldr	r0, [r7, #4]
 8005e72:	4798      	blx	r3
 8005e74:	e02c      	b.n	8005ed0 <HAL_DMA_IRQHandler+0x2a0>
 8005e76:	bf00      	nop
 8005e78:	20000060 	.word	0x20000060
 8005e7c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d023      	beq.n	8005ed0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	4798      	blx	r3
 8005e90:	e01e      	b.n	8005ed0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d10f      	bne.n	8005ec0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f022 0210 	bic.w	r2, r2, #16
 8005eae:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d003      	beq.n	8005ed0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ecc:	6878      	ldr	r0, [r7, #4]
 8005ece:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d032      	beq.n	8005f3e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005edc:	f003 0301 	and.w	r3, r3, #1
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d022      	beq.n	8005f2a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2205      	movs	r2, #5
 8005ee8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	681a      	ldr	r2, [r3, #0]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f022 0201 	bic.w	r2, r2, #1
 8005efa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	3301      	adds	r3, #1
 8005f00:	60bb      	str	r3, [r7, #8]
 8005f02:	697a      	ldr	r2, [r7, #20]
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d307      	bcc.n	8005f18 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f003 0301 	and.w	r3, r3, #1
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d1f2      	bne.n	8005efc <HAL_DMA_IRQHandler+0x2cc>
 8005f16:	e000      	b.n	8005f1a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005f18:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2201      	movs	r2, #1
 8005f1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2200      	movs	r2, #0
 8005f26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d005      	beq.n	8005f3e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	4798      	blx	r3
 8005f3a:	e000      	b.n	8005f3e <HAL_DMA_IRQHandler+0x30e>
        return;
 8005f3c:	bf00      	nop
    }
  }
}
 8005f3e:	3718      	adds	r7, #24
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bd80      	pop	{r7, pc}

08005f44 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b083      	sub	sp, #12
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005f52:	b2db      	uxtb	r3, r3
}
 8005f54:	4618      	mov	r0, r3
 8005f56:	370c      	adds	r7, #12
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5e:	4770      	bx	lr

08005f60 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005f60:	b480      	push	{r7}
 8005f62:	b083      	sub	sp, #12
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	370c      	adds	r7, #12
 8005f70:	46bd      	mov	sp, r7
 8005f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f76:	4770      	bx	lr

08005f78 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b085      	sub	sp, #20
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	60f8      	str	r0, [r7, #12]
 8005f80:	60b9      	str	r1, [r7, #8]
 8005f82:	607a      	str	r2, [r7, #4]
 8005f84:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005f94:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	683a      	ldr	r2, [r7, #0]
 8005f9c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	689b      	ldr	r3, [r3, #8]
 8005fa2:	2b40      	cmp	r3, #64	@ 0x40
 8005fa4:	d108      	bne.n	8005fb8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	687a      	ldr	r2, [r7, #4]
 8005fac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	68ba      	ldr	r2, [r7, #8]
 8005fb4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005fb6:	e007      	b.n	8005fc8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	68ba      	ldr	r2, [r7, #8]
 8005fbe:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	687a      	ldr	r2, [r7, #4]
 8005fc6:	60da      	str	r2, [r3, #12]
}
 8005fc8:	bf00      	nop
 8005fca:	3714      	adds	r7, #20
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd2:	4770      	bx	lr

08005fd4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b085      	sub	sp, #20
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	b2db      	uxtb	r3, r3
 8005fe2:	3b10      	subs	r3, #16
 8005fe4:	4a14      	ldr	r2, [pc, #80]	@ (8006038 <DMA_CalcBaseAndBitshift+0x64>)
 8005fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8005fea:	091b      	lsrs	r3, r3, #4
 8005fec:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005fee:	4a13      	ldr	r2, [pc, #76]	@ (800603c <DMA_CalcBaseAndBitshift+0x68>)
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	4413      	add	r3, r2
 8005ff4:	781b      	ldrb	r3, [r3, #0]
 8005ff6:	461a      	mov	r2, r3
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2b03      	cmp	r3, #3
 8006000:	d909      	bls.n	8006016 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800600a:	f023 0303 	bic.w	r3, r3, #3
 800600e:	1d1a      	adds	r2, r3, #4
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	659a      	str	r2, [r3, #88]	@ 0x58
 8006014:	e007      	b.n	8006026 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800601e:	f023 0303 	bic.w	r3, r3, #3
 8006022:	687a      	ldr	r2, [r7, #4]
 8006024:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800602a:	4618      	mov	r0, r3
 800602c:	3714      	adds	r7, #20
 800602e:	46bd      	mov	sp, r7
 8006030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006034:	4770      	bx	lr
 8006036:	bf00      	nop
 8006038:	aaaaaaab 	.word	0xaaaaaaab
 800603c:	08013d18 	.word	0x08013d18

08006040 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006040:	b480      	push	{r7}
 8006042:	b085      	sub	sp, #20
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006048:	2300      	movs	r3, #0
 800604a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006050:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	699b      	ldr	r3, [r3, #24]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d11f      	bne.n	800609a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	2b03      	cmp	r3, #3
 800605e:	d856      	bhi.n	800610e <DMA_CheckFifoParam+0xce>
 8006060:	a201      	add	r2, pc, #4	@ (adr r2, 8006068 <DMA_CheckFifoParam+0x28>)
 8006062:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006066:	bf00      	nop
 8006068:	08006079 	.word	0x08006079
 800606c:	0800608b 	.word	0x0800608b
 8006070:	08006079 	.word	0x08006079
 8006074:	0800610f 	.word	0x0800610f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800607c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006080:	2b00      	cmp	r3, #0
 8006082:	d046      	beq.n	8006112 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006084:	2301      	movs	r3, #1
 8006086:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006088:	e043      	b.n	8006112 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800608e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006092:	d140      	bne.n	8006116 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006094:	2301      	movs	r3, #1
 8006096:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006098:	e03d      	b.n	8006116 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	699b      	ldr	r3, [r3, #24]
 800609e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80060a2:	d121      	bne.n	80060e8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	2b03      	cmp	r3, #3
 80060a8:	d837      	bhi.n	800611a <DMA_CheckFifoParam+0xda>
 80060aa:	a201      	add	r2, pc, #4	@ (adr r2, 80060b0 <DMA_CheckFifoParam+0x70>)
 80060ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060b0:	080060c1 	.word	0x080060c1
 80060b4:	080060c7 	.word	0x080060c7
 80060b8:	080060c1 	.word	0x080060c1
 80060bc:	080060d9 	.word	0x080060d9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80060c0:	2301      	movs	r3, #1
 80060c2:	73fb      	strb	r3, [r7, #15]
      break;
 80060c4:	e030      	b.n	8006128 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060ca:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d025      	beq.n	800611e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80060d2:	2301      	movs	r3, #1
 80060d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80060d6:	e022      	b.n	800611e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060dc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80060e0:	d11f      	bne.n	8006122 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80060e2:	2301      	movs	r3, #1
 80060e4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80060e6:	e01c      	b.n	8006122 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	2b02      	cmp	r3, #2
 80060ec:	d903      	bls.n	80060f6 <DMA_CheckFifoParam+0xb6>
 80060ee:	68bb      	ldr	r3, [r7, #8]
 80060f0:	2b03      	cmp	r3, #3
 80060f2:	d003      	beq.n	80060fc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80060f4:	e018      	b.n	8006128 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80060f6:	2301      	movs	r3, #1
 80060f8:	73fb      	strb	r3, [r7, #15]
      break;
 80060fa:	e015      	b.n	8006128 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006100:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006104:	2b00      	cmp	r3, #0
 8006106:	d00e      	beq.n	8006126 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006108:	2301      	movs	r3, #1
 800610a:	73fb      	strb	r3, [r7, #15]
      break;
 800610c:	e00b      	b.n	8006126 <DMA_CheckFifoParam+0xe6>
      break;
 800610e:	bf00      	nop
 8006110:	e00a      	b.n	8006128 <DMA_CheckFifoParam+0xe8>
      break;
 8006112:	bf00      	nop
 8006114:	e008      	b.n	8006128 <DMA_CheckFifoParam+0xe8>
      break;
 8006116:	bf00      	nop
 8006118:	e006      	b.n	8006128 <DMA_CheckFifoParam+0xe8>
      break;
 800611a:	bf00      	nop
 800611c:	e004      	b.n	8006128 <DMA_CheckFifoParam+0xe8>
      break;
 800611e:	bf00      	nop
 8006120:	e002      	b.n	8006128 <DMA_CheckFifoParam+0xe8>
      break;   
 8006122:	bf00      	nop
 8006124:	e000      	b.n	8006128 <DMA_CheckFifoParam+0xe8>
      break;
 8006126:	bf00      	nop
    }
  } 
  
  return status; 
 8006128:	7bfb      	ldrb	r3, [r7, #15]
}
 800612a:	4618      	mov	r0, r3
 800612c:	3714      	adds	r7, #20
 800612e:	46bd      	mov	sp, r7
 8006130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006134:	4770      	bx	lr
 8006136:	bf00      	nop

08006138 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006138:	b480      	push	{r7}
 800613a:	b089      	sub	sp, #36	@ 0x24
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
 8006140:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006142:	2300      	movs	r3, #0
 8006144:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006146:	2300      	movs	r3, #0
 8006148:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800614a:	2300      	movs	r3, #0
 800614c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800614e:	2300      	movs	r3, #0
 8006150:	61fb      	str	r3, [r7, #28]
 8006152:	e16b      	b.n	800642c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006154:	2201      	movs	r2, #1
 8006156:	69fb      	ldr	r3, [r7, #28]
 8006158:	fa02 f303 	lsl.w	r3, r2, r3
 800615c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	697a      	ldr	r2, [r7, #20]
 8006164:	4013      	ands	r3, r2
 8006166:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006168:	693a      	ldr	r2, [r7, #16]
 800616a:	697b      	ldr	r3, [r7, #20]
 800616c:	429a      	cmp	r2, r3
 800616e:	f040 815a 	bne.w	8006426 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	f003 0303 	and.w	r3, r3, #3
 800617a:	2b01      	cmp	r3, #1
 800617c:	d005      	beq.n	800618a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	685b      	ldr	r3, [r3, #4]
 8006182:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006186:	2b02      	cmp	r3, #2
 8006188:	d130      	bne.n	80061ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	689b      	ldr	r3, [r3, #8]
 800618e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006190:	69fb      	ldr	r3, [r7, #28]
 8006192:	005b      	lsls	r3, r3, #1
 8006194:	2203      	movs	r2, #3
 8006196:	fa02 f303 	lsl.w	r3, r2, r3
 800619a:	43db      	mvns	r3, r3
 800619c:	69ba      	ldr	r2, [r7, #24]
 800619e:	4013      	ands	r3, r2
 80061a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	68da      	ldr	r2, [r3, #12]
 80061a6:	69fb      	ldr	r3, [r7, #28]
 80061a8:	005b      	lsls	r3, r3, #1
 80061aa:	fa02 f303 	lsl.w	r3, r2, r3
 80061ae:	69ba      	ldr	r2, [r7, #24]
 80061b0:	4313      	orrs	r3, r2
 80061b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	69ba      	ldr	r2, [r7, #24]
 80061b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80061c0:	2201      	movs	r2, #1
 80061c2:	69fb      	ldr	r3, [r7, #28]
 80061c4:	fa02 f303 	lsl.w	r3, r2, r3
 80061c8:	43db      	mvns	r3, r3
 80061ca:	69ba      	ldr	r2, [r7, #24]
 80061cc:	4013      	ands	r3, r2
 80061ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	091b      	lsrs	r3, r3, #4
 80061d6:	f003 0201 	and.w	r2, r3, #1
 80061da:	69fb      	ldr	r3, [r7, #28]
 80061dc:	fa02 f303 	lsl.w	r3, r2, r3
 80061e0:	69ba      	ldr	r2, [r7, #24]
 80061e2:	4313      	orrs	r3, r2
 80061e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	69ba      	ldr	r2, [r7, #24]
 80061ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	f003 0303 	and.w	r3, r3, #3
 80061f4:	2b03      	cmp	r3, #3
 80061f6:	d017      	beq.n	8006228 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	68db      	ldr	r3, [r3, #12]
 80061fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80061fe:	69fb      	ldr	r3, [r7, #28]
 8006200:	005b      	lsls	r3, r3, #1
 8006202:	2203      	movs	r2, #3
 8006204:	fa02 f303 	lsl.w	r3, r2, r3
 8006208:	43db      	mvns	r3, r3
 800620a:	69ba      	ldr	r2, [r7, #24]
 800620c:	4013      	ands	r3, r2
 800620e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	689a      	ldr	r2, [r3, #8]
 8006214:	69fb      	ldr	r3, [r7, #28]
 8006216:	005b      	lsls	r3, r3, #1
 8006218:	fa02 f303 	lsl.w	r3, r2, r3
 800621c:	69ba      	ldr	r2, [r7, #24]
 800621e:	4313      	orrs	r3, r2
 8006220:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	69ba      	ldr	r2, [r7, #24]
 8006226:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	f003 0303 	and.w	r3, r3, #3
 8006230:	2b02      	cmp	r3, #2
 8006232:	d123      	bne.n	800627c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006234:	69fb      	ldr	r3, [r7, #28]
 8006236:	08da      	lsrs	r2, r3, #3
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	3208      	adds	r2, #8
 800623c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006240:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006242:	69fb      	ldr	r3, [r7, #28]
 8006244:	f003 0307 	and.w	r3, r3, #7
 8006248:	009b      	lsls	r3, r3, #2
 800624a:	220f      	movs	r2, #15
 800624c:	fa02 f303 	lsl.w	r3, r2, r3
 8006250:	43db      	mvns	r3, r3
 8006252:	69ba      	ldr	r2, [r7, #24]
 8006254:	4013      	ands	r3, r2
 8006256:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	691a      	ldr	r2, [r3, #16]
 800625c:	69fb      	ldr	r3, [r7, #28]
 800625e:	f003 0307 	and.w	r3, r3, #7
 8006262:	009b      	lsls	r3, r3, #2
 8006264:	fa02 f303 	lsl.w	r3, r2, r3
 8006268:	69ba      	ldr	r2, [r7, #24]
 800626a:	4313      	orrs	r3, r2
 800626c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800626e:	69fb      	ldr	r3, [r7, #28]
 8006270:	08da      	lsrs	r2, r3, #3
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	3208      	adds	r2, #8
 8006276:	69b9      	ldr	r1, [r7, #24]
 8006278:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006282:	69fb      	ldr	r3, [r7, #28]
 8006284:	005b      	lsls	r3, r3, #1
 8006286:	2203      	movs	r2, #3
 8006288:	fa02 f303 	lsl.w	r3, r2, r3
 800628c:	43db      	mvns	r3, r3
 800628e:	69ba      	ldr	r2, [r7, #24]
 8006290:	4013      	ands	r3, r2
 8006292:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	685b      	ldr	r3, [r3, #4]
 8006298:	f003 0203 	and.w	r2, r3, #3
 800629c:	69fb      	ldr	r3, [r7, #28]
 800629e:	005b      	lsls	r3, r3, #1
 80062a0:	fa02 f303 	lsl.w	r3, r2, r3
 80062a4:	69ba      	ldr	r2, [r7, #24]
 80062a6:	4313      	orrs	r3, r2
 80062a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	69ba      	ldr	r2, [r7, #24]
 80062ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	685b      	ldr	r3, [r3, #4]
 80062b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	f000 80b4 	beq.w	8006426 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80062be:	2300      	movs	r3, #0
 80062c0:	60fb      	str	r3, [r7, #12]
 80062c2:	4b60      	ldr	r3, [pc, #384]	@ (8006444 <HAL_GPIO_Init+0x30c>)
 80062c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062c6:	4a5f      	ldr	r2, [pc, #380]	@ (8006444 <HAL_GPIO_Init+0x30c>)
 80062c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80062cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80062ce:	4b5d      	ldr	r3, [pc, #372]	@ (8006444 <HAL_GPIO_Init+0x30c>)
 80062d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80062d6:	60fb      	str	r3, [r7, #12]
 80062d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80062da:	4a5b      	ldr	r2, [pc, #364]	@ (8006448 <HAL_GPIO_Init+0x310>)
 80062dc:	69fb      	ldr	r3, [r7, #28]
 80062de:	089b      	lsrs	r3, r3, #2
 80062e0:	3302      	adds	r3, #2
 80062e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80062e8:	69fb      	ldr	r3, [r7, #28]
 80062ea:	f003 0303 	and.w	r3, r3, #3
 80062ee:	009b      	lsls	r3, r3, #2
 80062f0:	220f      	movs	r2, #15
 80062f2:	fa02 f303 	lsl.w	r3, r2, r3
 80062f6:	43db      	mvns	r3, r3
 80062f8:	69ba      	ldr	r2, [r7, #24]
 80062fa:	4013      	ands	r3, r2
 80062fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	4a52      	ldr	r2, [pc, #328]	@ (800644c <HAL_GPIO_Init+0x314>)
 8006302:	4293      	cmp	r3, r2
 8006304:	d02b      	beq.n	800635e <HAL_GPIO_Init+0x226>
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	4a51      	ldr	r2, [pc, #324]	@ (8006450 <HAL_GPIO_Init+0x318>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d025      	beq.n	800635a <HAL_GPIO_Init+0x222>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	4a50      	ldr	r2, [pc, #320]	@ (8006454 <HAL_GPIO_Init+0x31c>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d01f      	beq.n	8006356 <HAL_GPIO_Init+0x21e>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	4a4f      	ldr	r2, [pc, #316]	@ (8006458 <HAL_GPIO_Init+0x320>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d019      	beq.n	8006352 <HAL_GPIO_Init+0x21a>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	4a4e      	ldr	r2, [pc, #312]	@ (800645c <HAL_GPIO_Init+0x324>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d013      	beq.n	800634e <HAL_GPIO_Init+0x216>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	4a4d      	ldr	r2, [pc, #308]	@ (8006460 <HAL_GPIO_Init+0x328>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d00d      	beq.n	800634a <HAL_GPIO_Init+0x212>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	4a4c      	ldr	r2, [pc, #304]	@ (8006464 <HAL_GPIO_Init+0x32c>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d007      	beq.n	8006346 <HAL_GPIO_Init+0x20e>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	4a4b      	ldr	r2, [pc, #300]	@ (8006468 <HAL_GPIO_Init+0x330>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d101      	bne.n	8006342 <HAL_GPIO_Init+0x20a>
 800633e:	2307      	movs	r3, #7
 8006340:	e00e      	b.n	8006360 <HAL_GPIO_Init+0x228>
 8006342:	2308      	movs	r3, #8
 8006344:	e00c      	b.n	8006360 <HAL_GPIO_Init+0x228>
 8006346:	2306      	movs	r3, #6
 8006348:	e00a      	b.n	8006360 <HAL_GPIO_Init+0x228>
 800634a:	2305      	movs	r3, #5
 800634c:	e008      	b.n	8006360 <HAL_GPIO_Init+0x228>
 800634e:	2304      	movs	r3, #4
 8006350:	e006      	b.n	8006360 <HAL_GPIO_Init+0x228>
 8006352:	2303      	movs	r3, #3
 8006354:	e004      	b.n	8006360 <HAL_GPIO_Init+0x228>
 8006356:	2302      	movs	r3, #2
 8006358:	e002      	b.n	8006360 <HAL_GPIO_Init+0x228>
 800635a:	2301      	movs	r3, #1
 800635c:	e000      	b.n	8006360 <HAL_GPIO_Init+0x228>
 800635e:	2300      	movs	r3, #0
 8006360:	69fa      	ldr	r2, [r7, #28]
 8006362:	f002 0203 	and.w	r2, r2, #3
 8006366:	0092      	lsls	r2, r2, #2
 8006368:	4093      	lsls	r3, r2
 800636a:	69ba      	ldr	r2, [r7, #24]
 800636c:	4313      	orrs	r3, r2
 800636e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006370:	4935      	ldr	r1, [pc, #212]	@ (8006448 <HAL_GPIO_Init+0x310>)
 8006372:	69fb      	ldr	r3, [r7, #28]
 8006374:	089b      	lsrs	r3, r3, #2
 8006376:	3302      	adds	r3, #2
 8006378:	69ba      	ldr	r2, [r7, #24]
 800637a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800637e:	4b3b      	ldr	r3, [pc, #236]	@ (800646c <HAL_GPIO_Init+0x334>)
 8006380:	689b      	ldr	r3, [r3, #8]
 8006382:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006384:	693b      	ldr	r3, [r7, #16]
 8006386:	43db      	mvns	r3, r3
 8006388:	69ba      	ldr	r2, [r7, #24]
 800638a:	4013      	ands	r3, r2
 800638c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006396:	2b00      	cmp	r3, #0
 8006398:	d003      	beq.n	80063a2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800639a:	69ba      	ldr	r2, [r7, #24]
 800639c:	693b      	ldr	r3, [r7, #16]
 800639e:	4313      	orrs	r3, r2
 80063a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80063a2:	4a32      	ldr	r2, [pc, #200]	@ (800646c <HAL_GPIO_Init+0x334>)
 80063a4:	69bb      	ldr	r3, [r7, #24]
 80063a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80063a8:	4b30      	ldr	r3, [pc, #192]	@ (800646c <HAL_GPIO_Init+0x334>)
 80063aa:	68db      	ldr	r3, [r3, #12]
 80063ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80063ae:	693b      	ldr	r3, [r7, #16]
 80063b0:	43db      	mvns	r3, r3
 80063b2:	69ba      	ldr	r2, [r7, #24]
 80063b4:	4013      	ands	r3, r2
 80063b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	685b      	ldr	r3, [r3, #4]
 80063bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d003      	beq.n	80063cc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80063c4:	69ba      	ldr	r2, [r7, #24]
 80063c6:	693b      	ldr	r3, [r7, #16]
 80063c8:	4313      	orrs	r3, r2
 80063ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80063cc:	4a27      	ldr	r2, [pc, #156]	@ (800646c <HAL_GPIO_Init+0x334>)
 80063ce:	69bb      	ldr	r3, [r7, #24]
 80063d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80063d2:	4b26      	ldr	r3, [pc, #152]	@ (800646c <HAL_GPIO_Init+0x334>)
 80063d4:	685b      	ldr	r3, [r3, #4]
 80063d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80063d8:	693b      	ldr	r3, [r7, #16]
 80063da:	43db      	mvns	r3, r3
 80063dc:	69ba      	ldr	r2, [r7, #24]
 80063de:	4013      	ands	r3, r2
 80063e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d003      	beq.n	80063f6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80063ee:	69ba      	ldr	r2, [r7, #24]
 80063f0:	693b      	ldr	r3, [r7, #16]
 80063f2:	4313      	orrs	r3, r2
 80063f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80063f6:	4a1d      	ldr	r2, [pc, #116]	@ (800646c <HAL_GPIO_Init+0x334>)
 80063f8:	69bb      	ldr	r3, [r7, #24]
 80063fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80063fc:	4b1b      	ldr	r3, [pc, #108]	@ (800646c <HAL_GPIO_Init+0x334>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006402:	693b      	ldr	r3, [r7, #16]
 8006404:	43db      	mvns	r3, r3
 8006406:	69ba      	ldr	r2, [r7, #24]
 8006408:	4013      	ands	r3, r2
 800640a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	685b      	ldr	r3, [r3, #4]
 8006410:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006414:	2b00      	cmp	r3, #0
 8006416:	d003      	beq.n	8006420 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006418:	69ba      	ldr	r2, [r7, #24]
 800641a:	693b      	ldr	r3, [r7, #16]
 800641c:	4313      	orrs	r3, r2
 800641e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006420:	4a12      	ldr	r2, [pc, #72]	@ (800646c <HAL_GPIO_Init+0x334>)
 8006422:	69bb      	ldr	r3, [r7, #24]
 8006424:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006426:	69fb      	ldr	r3, [r7, #28]
 8006428:	3301      	adds	r3, #1
 800642a:	61fb      	str	r3, [r7, #28]
 800642c:	69fb      	ldr	r3, [r7, #28]
 800642e:	2b0f      	cmp	r3, #15
 8006430:	f67f ae90 	bls.w	8006154 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006434:	bf00      	nop
 8006436:	bf00      	nop
 8006438:	3724      	adds	r7, #36	@ 0x24
 800643a:	46bd      	mov	sp, r7
 800643c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006440:	4770      	bx	lr
 8006442:	bf00      	nop
 8006444:	40023800 	.word	0x40023800
 8006448:	40013800 	.word	0x40013800
 800644c:	40020000 	.word	0x40020000
 8006450:	40020400 	.word	0x40020400
 8006454:	40020800 	.word	0x40020800
 8006458:	40020c00 	.word	0x40020c00
 800645c:	40021000 	.word	0x40021000
 8006460:	40021400 	.word	0x40021400
 8006464:	40021800 	.word	0x40021800
 8006468:	40021c00 	.word	0x40021c00
 800646c:	40013c00 	.word	0x40013c00

08006470 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006470:	b480      	push	{r7}
 8006472:	b085      	sub	sp, #20
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
 8006478:	460b      	mov	r3, r1
 800647a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	691a      	ldr	r2, [r3, #16]
 8006480:	887b      	ldrh	r3, [r7, #2]
 8006482:	4013      	ands	r3, r2
 8006484:	2b00      	cmp	r3, #0
 8006486:	d002      	beq.n	800648e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006488:	2301      	movs	r3, #1
 800648a:	73fb      	strb	r3, [r7, #15]
 800648c:	e001      	b.n	8006492 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800648e:	2300      	movs	r3, #0
 8006490:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006492:	7bfb      	ldrb	r3, [r7, #15]
}
 8006494:	4618      	mov	r0, r3
 8006496:	3714      	adds	r7, #20
 8006498:	46bd      	mov	sp, r7
 800649a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649e:	4770      	bx	lr

080064a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80064a0:	b480      	push	{r7}
 80064a2:	b083      	sub	sp, #12
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
 80064a8:	460b      	mov	r3, r1
 80064aa:	807b      	strh	r3, [r7, #2]
 80064ac:	4613      	mov	r3, r2
 80064ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80064b0:	787b      	ldrb	r3, [r7, #1]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d003      	beq.n	80064be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80064b6:	887a      	ldrh	r2, [r7, #2]
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80064bc:	e003      	b.n	80064c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80064be:	887b      	ldrh	r3, [r7, #2]
 80064c0:	041a      	lsls	r2, r3, #16
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	619a      	str	r2, [r3, #24]
}
 80064c6:	bf00      	nop
 80064c8:	370c      	adds	r7, #12
 80064ca:	46bd      	mov	sp, r7
 80064cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d0:	4770      	bx	lr
	...

080064d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b084      	sub	sp, #16
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d101      	bne.n	80064e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80064e2:	2301      	movs	r3, #1
 80064e4:	e12b      	b.n	800673e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80064ec:	b2db      	uxtb	r3, r3
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d106      	bne.n	8006500 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2200      	movs	r2, #0
 80064f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f7fd fd94 	bl	8004028 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2224      	movs	r2, #36	@ 0x24
 8006504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	681a      	ldr	r2, [r3, #0]
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f022 0201 	bic.w	r2, r2, #1
 8006516:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	681a      	ldr	r2, [r3, #0]
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006526:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	681a      	ldr	r2, [r3, #0]
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006536:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006538:	f003 fb88 	bl	8009c4c <HAL_RCC_GetPCLK1Freq>
 800653c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	685b      	ldr	r3, [r3, #4]
 8006542:	4a81      	ldr	r2, [pc, #516]	@ (8006748 <HAL_I2C_Init+0x274>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d807      	bhi.n	8006558 <HAL_I2C_Init+0x84>
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	4a80      	ldr	r2, [pc, #512]	@ (800674c <HAL_I2C_Init+0x278>)
 800654c:	4293      	cmp	r3, r2
 800654e:	bf94      	ite	ls
 8006550:	2301      	movls	r3, #1
 8006552:	2300      	movhi	r3, #0
 8006554:	b2db      	uxtb	r3, r3
 8006556:	e006      	b.n	8006566 <HAL_I2C_Init+0x92>
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	4a7d      	ldr	r2, [pc, #500]	@ (8006750 <HAL_I2C_Init+0x27c>)
 800655c:	4293      	cmp	r3, r2
 800655e:	bf94      	ite	ls
 8006560:	2301      	movls	r3, #1
 8006562:	2300      	movhi	r3, #0
 8006564:	b2db      	uxtb	r3, r3
 8006566:	2b00      	cmp	r3, #0
 8006568:	d001      	beq.n	800656e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800656a:	2301      	movs	r3, #1
 800656c:	e0e7      	b.n	800673e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	4a78      	ldr	r2, [pc, #480]	@ (8006754 <HAL_I2C_Init+0x280>)
 8006572:	fba2 2303 	umull	r2, r3, r2, r3
 8006576:	0c9b      	lsrs	r3, r3, #18
 8006578:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	68ba      	ldr	r2, [r7, #8]
 800658a:	430a      	orrs	r2, r1
 800658c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	6a1b      	ldr	r3, [r3, #32]
 8006594:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	685b      	ldr	r3, [r3, #4]
 800659c:	4a6a      	ldr	r2, [pc, #424]	@ (8006748 <HAL_I2C_Init+0x274>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d802      	bhi.n	80065a8 <HAL_I2C_Init+0xd4>
 80065a2:	68bb      	ldr	r3, [r7, #8]
 80065a4:	3301      	adds	r3, #1
 80065a6:	e009      	b.n	80065bc <HAL_I2C_Init+0xe8>
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80065ae:	fb02 f303 	mul.w	r3, r2, r3
 80065b2:	4a69      	ldr	r2, [pc, #420]	@ (8006758 <HAL_I2C_Init+0x284>)
 80065b4:	fba2 2303 	umull	r2, r3, r2, r3
 80065b8:	099b      	lsrs	r3, r3, #6
 80065ba:	3301      	adds	r3, #1
 80065bc:	687a      	ldr	r2, [r7, #4]
 80065be:	6812      	ldr	r2, [r2, #0]
 80065c0:	430b      	orrs	r3, r1
 80065c2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	69db      	ldr	r3, [r3, #28]
 80065ca:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80065ce:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	685b      	ldr	r3, [r3, #4]
 80065d6:	495c      	ldr	r1, [pc, #368]	@ (8006748 <HAL_I2C_Init+0x274>)
 80065d8:	428b      	cmp	r3, r1
 80065da:	d819      	bhi.n	8006610 <HAL_I2C_Init+0x13c>
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	1e59      	subs	r1, r3, #1
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	005b      	lsls	r3, r3, #1
 80065e6:	fbb1 f3f3 	udiv	r3, r1, r3
 80065ea:	1c59      	adds	r1, r3, #1
 80065ec:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80065f0:	400b      	ands	r3, r1
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d00a      	beq.n	800660c <HAL_I2C_Init+0x138>
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	1e59      	subs	r1, r3, #1
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	005b      	lsls	r3, r3, #1
 8006600:	fbb1 f3f3 	udiv	r3, r1, r3
 8006604:	3301      	adds	r3, #1
 8006606:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800660a:	e051      	b.n	80066b0 <HAL_I2C_Init+0x1dc>
 800660c:	2304      	movs	r3, #4
 800660e:	e04f      	b.n	80066b0 <HAL_I2C_Init+0x1dc>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	689b      	ldr	r3, [r3, #8]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d111      	bne.n	800663c <HAL_I2C_Init+0x168>
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	1e58      	subs	r0, r3, #1
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6859      	ldr	r1, [r3, #4]
 8006620:	460b      	mov	r3, r1
 8006622:	005b      	lsls	r3, r3, #1
 8006624:	440b      	add	r3, r1
 8006626:	fbb0 f3f3 	udiv	r3, r0, r3
 800662a:	3301      	adds	r3, #1
 800662c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006630:	2b00      	cmp	r3, #0
 8006632:	bf0c      	ite	eq
 8006634:	2301      	moveq	r3, #1
 8006636:	2300      	movne	r3, #0
 8006638:	b2db      	uxtb	r3, r3
 800663a:	e012      	b.n	8006662 <HAL_I2C_Init+0x18e>
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	1e58      	subs	r0, r3, #1
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6859      	ldr	r1, [r3, #4]
 8006644:	460b      	mov	r3, r1
 8006646:	009b      	lsls	r3, r3, #2
 8006648:	440b      	add	r3, r1
 800664a:	0099      	lsls	r1, r3, #2
 800664c:	440b      	add	r3, r1
 800664e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006652:	3301      	adds	r3, #1
 8006654:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006658:	2b00      	cmp	r3, #0
 800665a:	bf0c      	ite	eq
 800665c:	2301      	moveq	r3, #1
 800665e:	2300      	movne	r3, #0
 8006660:	b2db      	uxtb	r3, r3
 8006662:	2b00      	cmp	r3, #0
 8006664:	d001      	beq.n	800666a <HAL_I2C_Init+0x196>
 8006666:	2301      	movs	r3, #1
 8006668:	e022      	b.n	80066b0 <HAL_I2C_Init+0x1dc>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	689b      	ldr	r3, [r3, #8]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d10e      	bne.n	8006690 <HAL_I2C_Init+0x1bc>
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	1e58      	subs	r0, r3, #1
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6859      	ldr	r1, [r3, #4]
 800667a:	460b      	mov	r3, r1
 800667c:	005b      	lsls	r3, r3, #1
 800667e:	440b      	add	r3, r1
 8006680:	fbb0 f3f3 	udiv	r3, r0, r3
 8006684:	3301      	adds	r3, #1
 8006686:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800668a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800668e:	e00f      	b.n	80066b0 <HAL_I2C_Init+0x1dc>
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	1e58      	subs	r0, r3, #1
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6859      	ldr	r1, [r3, #4]
 8006698:	460b      	mov	r3, r1
 800669a:	009b      	lsls	r3, r3, #2
 800669c:	440b      	add	r3, r1
 800669e:	0099      	lsls	r1, r3, #2
 80066a0:	440b      	add	r3, r1
 80066a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80066a6:	3301      	adds	r3, #1
 80066a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066ac:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80066b0:	6879      	ldr	r1, [r7, #4]
 80066b2:	6809      	ldr	r1, [r1, #0]
 80066b4:	4313      	orrs	r3, r2
 80066b6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	69da      	ldr	r2, [r3, #28]
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6a1b      	ldr	r3, [r3, #32]
 80066ca:	431a      	orrs	r2, r3
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	430a      	orrs	r2, r1
 80066d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	689b      	ldr	r3, [r3, #8]
 80066da:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80066de:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80066e2:	687a      	ldr	r2, [r7, #4]
 80066e4:	6911      	ldr	r1, [r2, #16]
 80066e6:	687a      	ldr	r2, [r7, #4]
 80066e8:	68d2      	ldr	r2, [r2, #12]
 80066ea:	4311      	orrs	r1, r2
 80066ec:	687a      	ldr	r2, [r7, #4]
 80066ee:	6812      	ldr	r2, [r2, #0]
 80066f0:	430b      	orrs	r3, r1
 80066f2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	68db      	ldr	r3, [r3, #12]
 80066fa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	695a      	ldr	r2, [r3, #20]
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	699b      	ldr	r3, [r3, #24]
 8006706:	431a      	orrs	r2, r3
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	430a      	orrs	r2, r1
 800670e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	681a      	ldr	r2, [r3, #0]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f042 0201 	orr.w	r2, r2, #1
 800671e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2200      	movs	r2, #0
 8006724:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2220      	movs	r2, #32
 800672a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2200      	movs	r2, #0
 8006732:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2200      	movs	r2, #0
 8006738:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800673c:	2300      	movs	r3, #0
}
 800673e:	4618      	mov	r0, r3
 8006740:	3710      	adds	r7, #16
 8006742:	46bd      	mov	sp, r7
 8006744:	bd80      	pop	{r7, pc}
 8006746:	bf00      	nop
 8006748:	000186a0 	.word	0x000186a0
 800674c:	001e847f 	.word	0x001e847f
 8006750:	003d08ff 	.word	0x003d08ff
 8006754:	431bde83 	.word	0x431bde83
 8006758:	10624dd3 	.word	0x10624dd3

0800675c <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 800675c:	b480      	push	{r7}
 800675e:	b083      	sub	sp, #12
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	695b      	ldr	r3, [r3, #20]
 800676a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800676e:	2b80      	cmp	r3, #128	@ 0x80
 8006770:	d103      	bne.n	800677a <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	2200      	movs	r2, #0
 8006778:	611a      	str	r2, [r3, #16]
  }
}
 800677a:	bf00      	nop
 800677c:	370c      	adds	r7, #12
 800677e:	46bd      	mov	sp, r7
 8006780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006784:	4770      	bx	lr

08006786 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006786:	b580      	push	{r7, lr}
 8006788:	b088      	sub	sp, #32
 800678a:	af00      	add	r7, sp, #0
 800678c:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800678e:	2300      	movs	r3, #0
 8006790:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800679e:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80067a6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80067ae:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80067b0:	7bfb      	ldrb	r3, [r7, #15]
 80067b2:	2b10      	cmp	r3, #16
 80067b4:	d003      	beq.n	80067be <HAL_I2C_EV_IRQHandler+0x38>
 80067b6:	7bfb      	ldrb	r3, [r7, #15]
 80067b8:	2b40      	cmp	r3, #64	@ 0x40
 80067ba:	f040 80c1 	bne.w	8006940 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	699b      	ldr	r3, [r3, #24]
 80067c4:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	695b      	ldr	r3, [r3, #20]
 80067cc:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80067ce:	69fb      	ldr	r3, [r7, #28]
 80067d0:	f003 0301 	and.w	r3, r3, #1
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d10d      	bne.n	80067f4 <HAL_I2C_EV_IRQHandler+0x6e>
 80067d8:	693b      	ldr	r3, [r7, #16]
 80067da:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80067de:	d003      	beq.n	80067e8 <HAL_I2C_EV_IRQHandler+0x62>
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80067e6:	d101      	bne.n	80067ec <HAL_I2C_EV_IRQHandler+0x66>
 80067e8:	2301      	movs	r3, #1
 80067ea:	e000      	b.n	80067ee <HAL_I2C_EV_IRQHandler+0x68>
 80067ec:	2300      	movs	r3, #0
 80067ee:	2b01      	cmp	r3, #1
 80067f0:	f000 8132 	beq.w	8006a58 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80067f4:	69fb      	ldr	r3, [r7, #28]
 80067f6:	f003 0301 	and.w	r3, r3, #1
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d00c      	beq.n	8006818 <HAL_I2C_EV_IRQHandler+0x92>
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	0a5b      	lsrs	r3, r3, #9
 8006802:	f003 0301 	and.w	r3, r3, #1
 8006806:	2b00      	cmp	r3, #0
 8006808:	d006      	beq.n	8006818 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	f001 fb80 	bl	8007f10 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8006810:	6878      	ldr	r0, [r7, #4]
 8006812:	f000 fcf8 	bl	8007206 <I2C_Master_SB>
 8006816:	e092      	b.n	800693e <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006818:	69fb      	ldr	r3, [r7, #28]
 800681a:	08db      	lsrs	r3, r3, #3
 800681c:	f003 0301 	and.w	r3, r3, #1
 8006820:	2b00      	cmp	r3, #0
 8006822:	d009      	beq.n	8006838 <HAL_I2C_EV_IRQHandler+0xb2>
 8006824:	697b      	ldr	r3, [r7, #20]
 8006826:	0a5b      	lsrs	r3, r3, #9
 8006828:	f003 0301 	and.w	r3, r3, #1
 800682c:	2b00      	cmp	r3, #0
 800682e:	d003      	beq.n	8006838 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8006830:	6878      	ldr	r0, [r7, #4]
 8006832:	f000 fd6e 	bl	8007312 <I2C_Master_ADD10>
 8006836:	e082      	b.n	800693e <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006838:	69fb      	ldr	r3, [r7, #28]
 800683a:	085b      	lsrs	r3, r3, #1
 800683c:	f003 0301 	and.w	r3, r3, #1
 8006840:	2b00      	cmp	r3, #0
 8006842:	d009      	beq.n	8006858 <HAL_I2C_EV_IRQHandler+0xd2>
 8006844:	697b      	ldr	r3, [r7, #20]
 8006846:	0a5b      	lsrs	r3, r3, #9
 8006848:	f003 0301 	and.w	r3, r3, #1
 800684c:	2b00      	cmp	r3, #0
 800684e:	d003      	beq.n	8006858 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8006850:	6878      	ldr	r0, [r7, #4]
 8006852:	f000 fd88 	bl	8007366 <I2C_Master_ADDR>
 8006856:	e072      	b.n	800693e <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8006858:	69bb      	ldr	r3, [r7, #24]
 800685a:	089b      	lsrs	r3, r3, #2
 800685c:	f003 0301 	and.w	r3, r3, #1
 8006860:	2b00      	cmp	r3, #0
 8006862:	d03b      	beq.n	80068dc <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	685b      	ldr	r3, [r3, #4]
 800686a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800686e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006872:	f000 80f3 	beq.w	8006a5c <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006876:	69fb      	ldr	r3, [r7, #28]
 8006878:	09db      	lsrs	r3, r3, #7
 800687a:	f003 0301 	and.w	r3, r3, #1
 800687e:	2b00      	cmp	r3, #0
 8006880:	d00f      	beq.n	80068a2 <HAL_I2C_EV_IRQHandler+0x11c>
 8006882:	697b      	ldr	r3, [r7, #20]
 8006884:	0a9b      	lsrs	r3, r3, #10
 8006886:	f003 0301 	and.w	r3, r3, #1
 800688a:	2b00      	cmp	r3, #0
 800688c:	d009      	beq.n	80068a2 <HAL_I2C_EV_IRQHandler+0x11c>
 800688e:	69fb      	ldr	r3, [r7, #28]
 8006890:	089b      	lsrs	r3, r3, #2
 8006892:	f003 0301 	and.w	r3, r3, #1
 8006896:	2b00      	cmp	r3, #0
 8006898:	d103      	bne.n	80068a2 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800689a:	6878      	ldr	r0, [r7, #4]
 800689c:	f000 f94c 	bl	8006b38 <I2C_MasterTransmit_TXE>
 80068a0:	e04d      	b.n	800693e <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80068a2:	69fb      	ldr	r3, [r7, #28]
 80068a4:	089b      	lsrs	r3, r3, #2
 80068a6:	f003 0301 	and.w	r3, r3, #1
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	f000 80d6 	beq.w	8006a5c <HAL_I2C_EV_IRQHandler+0x2d6>
 80068b0:	697b      	ldr	r3, [r7, #20]
 80068b2:	0a5b      	lsrs	r3, r3, #9
 80068b4:	f003 0301 	and.w	r3, r3, #1
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	f000 80cf 	beq.w	8006a5c <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80068be:	7bbb      	ldrb	r3, [r7, #14]
 80068c0:	2b21      	cmp	r3, #33	@ 0x21
 80068c2:	d103      	bne.n	80068cc <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	f000 f9d3 	bl	8006c70 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80068ca:	e0c7      	b.n	8006a5c <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80068cc:	7bfb      	ldrb	r3, [r7, #15]
 80068ce:	2b40      	cmp	r3, #64	@ 0x40
 80068d0:	f040 80c4 	bne.w	8006a5c <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f000 fa41 	bl	8006d5c <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80068da:	e0bf      	b.n	8006a5c <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	685b      	ldr	r3, [r3, #4]
 80068e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80068ea:	f000 80b7 	beq.w	8006a5c <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80068ee:	69fb      	ldr	r3, [r7, #28]
 80068f0:	099b      	lsrs	r3, r3, #6
 80068f2:	f003 0301 	and.w	r3, r3, #1
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d00f      	beq.n	800691a <HAL_I2C_EV_IRQHandler+0x194>
 80068fa:	697b      	ldr	r3, [r7, #20]
 80068fc:	0a9b      	lsrs	r3, r3, #10
 80068fe:	f003 0301 	and.w	r3, r3, #1
 8006902:	2b00      	cmp	r3, #0
 8006904:	d009      	beq.n	800691a <HAL_I2C_EV_IRQHandler+0x194>
 8006906:	69fb      	ldr	r3, [r7, #28]
 8006908:	089b      	lsrs	r3, r3, #2
 800690a:	f003 0301 	and.w	r3, r3, #1
 800690e:	2b00      	cmp	r3, #0
 8006910:	d103      	bne.n	800691a <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f000 faba 	bl	8006e8c <I2C_MasterReceive_RXNE>
 8006918:	e011      	b.n	800693e <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800691a:	69fb      	ldr	r3, [r7, #28]
 800691c:	089b      	lsrs	r3, r3, #2
 800691e:	f003 0301 	and.w	r3, r3, #1
 8006922:	2b00      	cmp	r3, #0
 8006924:	f000 809a 	beq.w	8006a5c <HAL_I2C_EV_IRQHandler+0x2d6>
 8006928:	697b      	ldr	r3, [r7, #20]
 800692a:	0a5b      	lsrs	r3, r3, #9
 800692c:	f003 0301 	and.w	r3, r3, #1
 8006930:	2b00      	cmp	r3, #0
 8006932:	f000 8093 	beq.w	8006a5c <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8006936:	6878      	ldr	r0, [r7, #4]
 8006938:	f000 fb70 	bl	800701c <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800693c:	e08e      	b.n	8006a5c <HAL_I2C_EV_IRQHandler+0x2d6>
 800693e:	e08d      	b.n	8006a5c <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006944:	2b00      	cmp	r3, #0
 8006946:	d004      	beq.n	8006952 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	695b      	ldr	r3, [r3, #20]
 800694e:	61fb      	str	r3, [r7, #28]
 8006950:	e007      	b.n	8006962 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	699b      	ldr	r3, [r3, #24]
 8006958:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	695b      	ldr	r3, [r3, #20]
 8006960:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006962:	69fb      	ldr	r3, [r7, #28]
 8006964:	085b      	lsrs	r3, r3, #1
 8006966:	f003 0301 	and.w	r3, r3, #1
 800696a:	2b00      	cmp	r3, #0
 800696c:	d012      	beq.n	8006994 <HAL_I2C_EV_IRQHandler+0x20e>
 800696e:	697b      	ldr	r3, [r7, #20]
 8006970:	0a5b      	lsrs	r3, r3, #9
 8006972:	f003 0301 	and.w	r3, r3, #1
 8006976:	2b00      	cmp	r3, #0
 8006978:	d00c      	beq.n	8006994 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800697e:	2b00      	cmp	r3, #0
 8006980:	d003      	beq.n	800698a <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	699b      	ldr	r3, [r3, #24]
 8006988:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800698a:	69b9      	ldr	r1, [r7, #24]
 800698c:	6878      	ldr	r0, [r7, #4]
 800698e:	f000 ff39 	bl	8007804 <I2C_Slave_ADDR>
 8006992:	e066      	b.n	8006a62 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006994:	69fb      	ldr	r3, [r7, #28]
 8006996:	091b      	lsrs	r3, r3, #4
 8006998:	f003 0301 	and.w	r3, r3, #1
 800699c:	2b00      	cmp	r3, #0
 800699e:	d009      	beq.n	80069b4 <HAL_I2C_EV_IRQHandler+0x22e>
 80069a0:	697b      	ldr	r3, [r7, #20]
 80069a2:	0a5b      	lsrs	r3, r3, #9
 80069a4:	f003 0301 	and.w	r3, r3, #1
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d003      	beq.n	80069b4 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80069ac:	6878      	ldr	r0, [r7, #4]
 80069ae:	f000 ff73 	bl	8007898 <I2C_Slave_STOPF>
 80069b2:	e056      	b.n	8006a62 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80069b4:	7bbb      	ldrb	r3, [r7, #14]
 80069b6:	2b21      	cmp	r3, #33	@ 0x21
 80069b8:	d002      	beq.n	80069c0 <HAL_I2C_EV_IRQHandler+0x23a>
 80069ba:	7bbb      	ldrb	r3, [r7, #14]
 80069bc:	2b29      	cmp	r3, #41	@ 0x29
 80069be:	d125      	bne.n	8006a0c <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80069c0:	69fb      	ldr	r3, [r7, #28]
 80069c2:	09db      	lsrs	r3, r3, #7
 80069c4:	f003 0301 	and.w	r3, r3, #1
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d00f      	beq.n	80069ec <HAL_I2C_EV_IRQHandler+0x266>
 80069cc:	697b      	ldr	r3, [r7, #20]
 80069ce:	0a9b      	lsrs	r3, r3, #10
 80069d0:	f003 0301 	and.w	r3, r3, #1
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d009      	beq.n	80069ec <HAL_I2C_EV_IRQHandler+0x266>
 80069d8:	69fb      	ldr	r3, [r7, #28]
 80069da:	089b      	lsrs	r3, r3, #2
 80069dc:	f003 0301 	and.w	r3, r3, #1
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d103      	bne.n	80069ec <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80069e4:	6878      	ldr	r0, [r7, #4]
 80069e6:	f000 fe4f 	bl	8007688 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80069ea:	e039      	b.n	8006a60 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80069ec:	69fb      	ldr	r3, [r7, #28]
 80069ee:	089b      	lsrs	r3, r3, #2
 80069f0:	f003 0301 	and.w	r3, r3, #1
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d033      	beq.n	8006a60 <HAL_I2C_EV_IRQHandler+0x2da>
 80069f8:	697b      	ldr	r3, [r7, #20]
 80069fa:	0a5b      	lsrs	r3, r3, #9
 80069fc:	f003 0301 	and.w	r3, r3, #1
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d02d      	beq.n	8006a60 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8006a04:	6878      	ldr	r0, [r7, #4]
 8006a06:	f000 fe7c 	bl	8007702 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006a0a:	e029      	b.n	8006a60 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006a0c:	69fb      	ldr	r3, [r7, #28]
 8006a0e:	099b      	lsrs	r3, r3, #6
 8006a10:	f003 0301 	and.w	r3, r3, #1
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d00f      	beq.n	8006a38 <HAL_I2C_EV_IRQHandler+0x2b2>
 8006a18:	697b      	ldr	r3, [r7, #20]
 8006a1a:	0a9b      	lsrs	r3, r3, #10
 8006a1c:	f003 0301 	and.w	r3, r3, #1
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d009      	beq.n	8006a38 <HAL_I2C_EV_IRQHandler+0x2b2>
 8006a24:	69fb      	ldr	r3, [r7, #28]
 8006a26:	089b      	lsrs	r3, r3, #2
 8006a28:	f003 0301 	and.w	r3, r3, #1
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d103      	bne.n	8006a38 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8006a30:	6878      	ldr	r0, [r7, #4]
 8006a32:	f000 fe87 	bl	8007744 <I2C_SlaveReceive_RXNE>
 8006a36:	e014      	b.n	8006a62 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006a38:	69fb      	ldr	r3, [r7, #28]
 8006a3a:	089b      	lsrs	r3, r3, #2
 8006a3c:	f003 0301 	and.w	r3, r3, #1
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d00e      	beq.n	8006a62 <HAL_I2C_EV_IRQHandler+0x2dc>
 8006a44:	697b      	ldr	r3, [r7, #20]
 8006a46:	0a5b      	lsrs	r3, r3, #9
 8006a48:	f003 0301 	and.w	r3, r3, #1
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d008      	beq.n	8006a62 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8006a50:	6878      	ldr	r0, [r7, #4]
 8006a52:	f000 feb5 	bl	80077c0 <I2C_SlaveReceive_BTF>
 8006a56:	e004      	b.n	8006a62 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8006a58:	bf00      	nop
 8006a5a:	e002      	b.n	8006a62 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006a5c:	bf00      	nop
 8006a5e:	e000      	b.n	8006a62 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006a60:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8006a62:	3720      	adds	r7, #32
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd80      	pop	{r7, pc}

08006a68 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006a68:	b480      	push	{r7}
 8006a6a:	b083      	sub	sp, #12
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8006a70:	bf00      	nop
 8006a72:	370c      	adds	r7, #12
 8006a74:	46bd      	mov	sp, r7
 8006a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7a:	4770      	bx	lr

08006a7c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b083      	sub	sp, #12
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8006a84:	bf00      	nop
 8006a86:	370c      	adds	r7, #12
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8e:	4770      	bx	lr

08006a90 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006a90:	b480      	push	{r7}
 8006a92:	b083      	sub	sp, #12
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006a98:	bf00      	nop
 8006a9a:	370c      	adds	r7, #12
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa2:	4770      	bx	lr

08006aa4 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b083      	sub	sp, #12
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006aac:	bf00      	nop
 8006aae:	370c      	adds	r7, #12
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab6:	4770      	bx	lr

08006ab8 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006ab8:	b480      	push	{r7}
 8006aba:	b083      	sub	sp, #12
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
 8006ac0:	460b      	mov	r3, r1
 8006ac2:	70fb      	strb	r3, [r7, #3]
 8006ac4:	4613      	mov	r3, r2
 8006ac6:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006ac8:	bf00      	nop
 8006aca:	370c      	adds	r7, #12
 8006acc:	46bd      	mov	sp, r7
 8006ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad2:	4770      	bx	lr

08006ad4 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b083      	sub	sp, #12
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8006adc:	bf00      	nop
 8006ade:	370c      	adds	r7, #12
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae6:	4770      	bx	lr

08006ae8 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b083      	sub	sp, #12
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8006af0:	bf00      	nop
 8006af2:	370c      	adds	r7, #12
 8006af4:	46bd      	mov	sp, r7
 8006af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afa:	4770      	bx	lr

08006afc <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006afc:	b480      	push	{r7}
 8006afe:	b083      	sub	sp, #12
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8006b04:	bf00      	nop
 8006b06:	370c      	adds	r7, #12
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0e:	4770      	bx	lr

08006b10 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006b10:	b480      	push	{r7}
 8006b12:	b083      	sub	sp, #12
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006b18:	bf00      	nop
 8006b1a:	370c      	adds	r7, #12
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b22:	4770      	bx	lr

08006b24 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006b24:	b480      	push	{r7}
 8006b26:	b083      	sub	sp, #12
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006b2c:	bf00      	nop
 8006b2e:	370c      	adds	r7, #12
 8006b30:	46bd      	mov	sp, r7
 8006b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b36:	4770      	bx	lr

08006b38 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b084      	sub	sp, #16
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b46:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006b4e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b54:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d150      	bne.n	8006c00 <I2C_MasterTransmit_TXE+0xc8>
 8006b5e:	7bfb      	ldrb	r3, [r7, #15]
 8006b60:	2b21      	cmp	r3, #33	@ 0x21
 8006b62:	d14d      	bne.n	8006c00 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	2b08      	cmp	r3, #8
 8006b68:	d01d      	beq.n	8006ba6 <I2C_MasterTransmit_TXE+0x6e>
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	2b20      	cmp	r3, #32
 8006b6e:	d01a      	beq.n	8006ba6 <I2C_MasterTransmit_TXE+0x6e>
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006b76:	d016      	beq.n	8006ba6 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	685a      	ldr	r2, [r3, #4]
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006b86:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2211      	movs	r2, #17
 8006b8c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2200      	movs	r2, #0
 8006b92:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2220      	movs	r2, #32
 8006b9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f7ff ff62 	bl	8006a68 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006ba4:	e060      	b.n	8006c68 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	685a      	ldr	r2, [r3, #4]
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006bb4:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006bc4:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2220      	movs	r2, #32
 8006bd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006bda:	b2db      	uxtb	r3, r3
 8006bdc:	2b40      	cmp	r3, #64	@ 0x40
 8006bde:	d107      	bne.n	8006bf0 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2200      	movs	r2, #0
 8006be4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8006be8:	6878      	ldr	r0, [r7, #4]
 8006bea:	f7ff ff7d 	bl	8006ae8 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006bee:	e03b      	b.n	8006c68 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006bf8:	6878      	ldr	r0, [r7, #4]
 8006bfa:	f7ff ff35 	bl	8006a68 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006bfe:	e033      	b.n	8006c68 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8006c00:	7bfb      	ldrb	r3, [r7, #15]
 8006c02:	2b21      	cmp	r3, #33	@ 0x21
 8006c04:	d005      	beq.n	8006c12 <I2C_MasterTransmit_TXE+0xda>
 8006c06:	7bbb      	ldrb	r3, [r7, #14]
 8006c08:	2b40      	cmp	r3, #64	@ 0x40
 8006c0a:	d12d      	bne.n	8006c68 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8006c0c:	7bfb      	ldrb	r3, [r7, #15]
 8006c0e:	2b22      	cmp	r3, #34	@ 0x22
 8006c10:	d12a      	bne.n	8006c68 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c16:	b29b      	uxth	r3, r3
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d108      	bne.n	8006c2e <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	685a      	ldr	r2, [r3, #4]
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006c2a:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8006c2c:	e01c      	b.n	8006c68 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006c34:	b2db      	uxtb	r3, r3
 8006c36:	2b40      	cmp	r3, #64	@ 0x40
 8006c38:	d103      	bne.n	8006c42 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f000 f88e 	bl	8006d5c <I2C_MemoryTransmit_TXE_BTF>
}
 8006c40:	e012      	b.n	8006c68 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c46:	781a      	ldrb	r2, [r3, #0]
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c52:	1c5a      	adds	r2, r3, #1
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c5c:	b29b      	uxth	r3, r3
 8006c5e:	3b01      	subs	r3, #1
 8006c60:	b29a      	uxth	r2, r3
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8006c66:	e7ff      	b.n	8006c68 <I2C_MasterTransmit_TXE+0x130>
 8006c68:	bf00      	nop
 8006c6a:	3710      	adds	r7, #16
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	bd80      	pop	{r7, pc}

08006c70 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b084      	sub	sp, #16
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c7c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c84:	b2db      	uxtb	r3, r3
 8006c86:	2b21      	cmp	r3, #33	@ 0x21
 8006c88:	d164      	bne.n	8006d54 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c8e:	b29b      	uxth	r3, r3
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d012      	beq.n	8006cba <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c98:	781a      	ldrb	r2, [r3, #0]
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ca4:	1c5a      	adds	r2, r3, #1
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cae:	b29b      	uxth	r3, r3
 8006cb0:	3b01      	subs	r3, #1
 8006cb2:	b29a      	uxth	r2, r3
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8006cb8:	e04c      	b.n	8006d54 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	2b08      	cmp	r3, #8
 8006cbe:	d01d      	beq.n	8006cfc <I2C_MasterTransmit_BTF+0x8c>
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2b20      	cmp	r3, #32
 8006cc4:	d01a      	beq.n	8006cfc <I2C_MasterTransmit_BTF+0x8c>
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006ccc:	d016      	beq.n	8006cfc <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	685a      	ldr	r2, [r3, #4]
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006cdc:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2211      	movs	r2, #17
 8006ce2:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2220      	movs	r2, #32
 8006cf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006cf4:	6878      	ldr	r0, [r7, #4]
 8006cf6:	f7ff feb7 	bl	8006a68 <HAL_I2C_MasterTxCpltCallback>
}
 8006cfa:	e02b      	b.n	8006d54 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	685a      	ldr	r2, [r3, #4]
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006d0a:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	681a      	ldr	r2, [r3, #0]
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d1a:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2220      	movs	r2, #32
 8006d26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006d30:	b2db      	uxtb	r3, r3
 8006d32:	2b40      	cmp	r3, #64	@ 0x40
 8006d34:	d107      	bne.n	8006d46 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2200      	movs	r2, #0
 8006d3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f7ff fed2 	bl	8006ae8 <HAL_I2C_MemTxCpltCallback>
}
 8006d44:	e006      	b.n	8006d54 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	f7ff fe8a 	bl	8006a68 <HAL_I2C_MasterTxCpltCallback>
}
 8006d54:	bf00      	nop
 8006d56:	3710      	adds	r7, #16
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	bd80      	pop	{r7, pc}

08006d5c <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b084      	sub	sp, #16
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d6a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d11d      	bne.n	8006db0 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d78:	2b01      	cmp	r3, #1
 8006d7a:	d10b      	bne.n	8006d94 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d80:	b2da      	uxtb	r2, r3
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d8c:	1c9a      	adds	r2, r3, #2
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8006d92:	e077      	b.n	8006e84 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d98:	b29b      	uxth	r3, r3
 8006d9a:	121b      	asrs	r3, r3, #8
 8006d9c:	b2da      	uxtb	r2, r3
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006da8:	1c5a      	adds	r2, r3, #1
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006dae:	e069      	b.n	8006e84 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	d10b      	bne.n	8006dd0 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006dbc:	b2da      	uxtb	r2, r3
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006dc8:	1c5a      	adds	r2, r3, #1
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006dce:	e059      	b.n	8006e84 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006dd4:	2b02      	cmp	r3, #2
 8006dd6:	d152      	bne.n	8006e7e <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8006dd8:	7bfb      	ldrb	r3, [r7, #15]
 8006dda:	2b22      	cmp	r3, #34	@ 0x22
 8006ddc:	d10d      	bne.n	8006dfa <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	681a      	ldr	r2, [r3, #0]
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006dec:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006df2:	1c5a      	adds	r2, r3, #1
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006df8:	e044      	b.n	8006e84 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006dfe:	b29b      	uxth	r3, r3
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d015      	beq.n	8006e30 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8006e04:	7bfb      	ldrb	r3, [r7, #15]
 8006e06:	2b21      	cmp	r3, #33	@ 0x21
 8006e08:	d112      	bne.n	8006e30 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e0e:	781a      	ldrb	r2, [r3, #0]
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e1a:	1c5a      	adds	r2, r3, #1
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e24:	b29b      	uxth	r3, r3
 8006e26:	3b01      	subs	r3, #1
 8006e28:	b29a      	uxth	r2, r3
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8006e2e:	e029      	b.n	8006e84 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e34:	b29b      	uxth	r3, r3
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d124      	bne.n	8006e84 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8006e3a:	7bfb      	ldrb	r3, [r7, #15]
 8006e3c:	2b21      	cmp	r3, #33	@ 0x21
 8006e3e:	d121      	bne.n	8006e84 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	685a      	ldr	r2, [r3, #4]
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006e4e:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	681a      	ldr	r2, [r3, #0]
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006e5e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2200      	movs	r2, #0
 8006e64:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2220      	movs	r2, #32
 8006e6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2200      	movs	r2, #0
 8006e72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8006e76:	6878      	ldr	r0, [r7, #4]
 8006e78:	f7ff fe36 	bl	8006ae8 <HAL_I2C_MemTxCpltCallback>
}
 8006e7c:	e002      	b.n	8006e84 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	f7ff fc6c 	bl	800675c <I2C_Flush_DR>
}
 8006e84:	bf00      	nop
 8006e86:	3710      	adds	r7, #16
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	bd80      	pop	{r7, pc}

08006e8c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b084      	sub	sp, #16
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e9a:	b2db      	uxtb	r3, r3
 8006e9c:	2b22      	cmp	r3, #34	@ 0x22
 8006e9e:	f040 80b9 	bne.w	8007014 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ea6:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006eac:	b29b      	uxth	r3, r3
 8006eae:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	2b03      	cmp	r3, #3
 8006eb4:	d921      	bls.n	8006efa <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	691a      	ldr	r2, [r3, #16]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ec0:	b2d2      	uxtb	r2, r2
 8006ec2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ec8:	1c5a      	adds	r2, r3, #1
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ed2:	b29b      	uxth	r3, r3
 8006ed4:	3b01      	subs	r3, #1
 8006ed6:	b29a      	uxth	r2, r3
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ee0:	b29b      	uxth	r3, r3
 8006ee2:	2b03      	cmp	r3, #3
 8006ee4:	f040 8096 	bne.w	8007014 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	685a      	ldr	r2, [r3, #4]
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ef6:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8006ef8:	e08c      	b.n	8007014 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006efe:	2b02      	cmp	r3, #2
 8006f00:	d07f      	beq.n	8007002 <I2C_MasterReceive_RXNE+0x176>
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	2b01      	cmp	r3, #1
 8006f06:	d002      	beq.n	8006f0e <I2C_MasterReceive_RXNE+0x82>
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d179      	bne.n	8007002 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f000 ffcc 	bl	8007eac <I2C_WaitOnSTOPRequestThroughIT>
 8006f14:	4603      	mov	r3, r0
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d14c      	bne.n	8006fb4 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	681a      	ldr	r2, [r3, #0]
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f28:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	685a      	ldr	r2, [r3, #4]
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006f38:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	691a      	ldr	r2, [r3, #16]
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f44:	b2d2      	uxtb	r2, r2
 8006f46:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f4c:	1c5a      	adds	r2, r3, #1
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f56:	b29b      	uxth	r3, r3
 8006f58:	3b01      	subs	r3, #1
 8006f5a:	b29a      	uxth	r2, r3
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2220      	movs	r2, #32
 8006f64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006f6e:	b2db      	uxtb	r3, r3
 8006f70:	2b40      	cmp	r3, #64	@ 0x40
 8006f72:	d10a      	bne.n	8006f8a <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2200      	movs	r2, #0
 8006f78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2200      	movs	r2, #0
 8006f80:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f7ff fdba 	bl	8006afc <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006f88:	e044      	b.n	8007014 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	2b08      	cmp	r3, #8
 8006f96:	d002      	beq.n	8006f9e <I2C_MasterReceive_RXNE+0x112>
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	2b20      	cmp	r3, #32
 8006f9c:	d103      	bne.n	8006fa6 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	631a      	str	r2, [r3, #48]	@ 0x30
 8006fa4:	e002      	b.n	8006fac <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2212      	movs	r2, #18
 8006faa:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f7ff fd65 	bl	8006a7c <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006fb2:	e02f      	b.n	8007014 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	685a      	ldr	r2, [r3, #4]
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006fc2:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	691a      	ldr	r2, [r3, #16]
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fce:	b2d2      	uxtb	r2, r2
 8006fd0:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fd6:	1c5a      	adds	r2, r3, #1
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fe0:	b29b      	uxth	r3, r3
 8006fe2:	3b01      	subs	r3, #1
 8006fe4:	b29a      	uxth	r2, r3
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2220      	movs	r2, #32
 8006fee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f7ff fd88 	bl	8006b10 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8007000:	e008      	b.n	8007014 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	685a      	ldr	r2, [r3, #4]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007010:	605a      	str	r2, [r3, #4]
}
 8007012:	e7ff      	b.n	8007014 <I2C_MasterReceive_RXNE+0x188>
 8007014:	bf00      	nop
 8007016:	3710      	adds	r7, #16
 8007018:	46bd      	mov	sp, r7
 800701a:	bd80      	pop	{r7, pc}

0800701c <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b084      	sub	sp, #16
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007028:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800702e:	b29b      	uxth	r3, r3
 8007030:	2b04      	cmp	r3, #4
 8007032:	d11b      	bne.n	800706c <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	685a      	ldr	r2, [r3, #4]
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007042:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	691a      	ldr	r2, [r3, #16]
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800704e:	b2d2      	uxtb	r2, r2
 8007050:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007056:	1c5a      	adds	r2, r3, #1
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007060:	b29b      	uxth	r3, r3
 8007062:	3b01      	subs	r3, #1
 8007064:	b29a      	uxth	r2, r3
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800706a:	e0c8      	b.n	80071fe <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 3U)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007070:	b29b      	uxth	r3, r3
 8007072:	2b03      	cmp	r3, #3
 8007074:	d129      	bne.n	80070ca <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	685a      	ldr	r2, [r3, #4]
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007084:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	2b04      	cmp	r3, #4
 800708a:	d00a      	beq.n	80070a2 <I2C_MasterReceive_BTF+0x86>
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	2b02      	cmp	r3, #2
 8007090:	d007      	beq.n	80070a2 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	681a      	ldr	r2, [r3, #0]
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80070a0:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	691a      	ldr	r2, [r3, #16]
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ac:	b2d2      	uxtb	r2, r2
 80070ae:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070b4:	1c5a      	adds	r2, r3, #1
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070be:	b29b      	uxth	r3, r3
 80070c0:	3b01      	subs	r3, #1
 80070c2:	b29a      	uxth	r2, r3
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80070c8:	e099      	b.n	80071fe <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 2U)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070ce:	b29b      	uxth	r3, r3
 80070d0:	2b02      	cmp	r3, #2
 80070d2:	f040 8081 	bne.w	80071d8 <I2C_MasterReceive_BTF+0x1bc>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	2b01      	cmp	r3, #1
 80070da:	d002      	beq.n	80070e2 <I2C_MasterReceive_BTF+0xc6>
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2b10      	cmp	r3, #16
 80070e0:	d108      	bne.n	80070f4 <I2C_MasterReceive_BTF+0xd8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	681a      	ldr	r2, [r3, #0]
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80070f0:	601a      	str	r2, [r3, #0]
 80070f2:	e019      	b.n	8007128 <I2C_MasterReceive_BTF+0x10c>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	2b04      	cmp	r3, #4
 80070f8:	d002      	beq.n	8007100 <I2C_MasterReceive_BTF+0xe4>
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	2b02      	cmp	r3, #2
 80070fe:	d108      	bne.n	8007112 <I2C_MasterReceive_BTF+0xf6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	681a      	ldr	r2, [r3, #0]
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800710e:	601a      	str	r2, [r3, #0]
 8007110:	e00a      	b.n	8007128 <I2C_MasterReceive_BTF+0x10c>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	2b10      	cmp	r3, #16
 8007116:	d007      	beq.n	8007128 <I2C_MasterReceive_BTF+0x10c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	681a      	ldr	r2, [r3, #0]
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007126:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	691a      	ldr	r2, [r3, #16]
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007132:	b2d2      	uxtb	r2, r2
 8007134:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800713a:	1c5a      	adds	r2, r3, #1
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007144:	b29b      	uxth	r3, r3
 8007146:	3b01      	subs	r3, #1
 8007148:	b29a      	uxth	r2, r3
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	691a      	ldr	r2, [r3, #16]
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007158:	b2d2      	uxtb	r2, r2
 800715a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007160:	1c5a      	adds	r2, r3, #1
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800716a:	b29b      	uxth	r3, r3
 800716c:	3b01      	subs	r3, #1
 800716e:	b29a      	uxth	r2, r3
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	685a      	ldr	r2, [r3, #4]
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8007182:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2220      	movs	r2, #32
 8007188:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007192:	b2db      	uxtb	r3, r3
 8007194:	2b40      	cmp	r3, #64	@ 0x40
 8007196:	d10a      	bne.n	80071ae <I2C_MasterReceive_BTF+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2200      	movs	r2, #0
 800719c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2200      	movs	r2, #0
 80071a4:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f7ff fca8 	bl	8006afc <HAL_I2C_MemRxCpltCallback>
}
 80071ac:	e027      	b.n	80071fe <I2C_MasterReceive_BTF+0x1e2>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2200      	movs	r2, #0
 80071b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	2b08      	cmp	r3, #8
 80071ba:	d002      	beq.n	80071c2 <I2C_MasterReceive_BTF+0x1a6>
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	2b20      	cmp	r3, #32
 80071c0:	d103      	bne.n	80071ca <I2C_MasterReceive_BTF+0x1ae>
        hi2c->PreviousState = I2C_STATE_NONE;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2200      	movs	r2, #0
 80071c6:	631a      	str	r2, [r3, #48]	@ 0x30
 80071c8:	e002      	b.n	80071d0 <I2C_MasterReceive_BTF+0x1b4>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2212      	movs	r2, #18
 80071ce:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80071d0:	6878      	ldr	r0, [r7, #4]
 80071d2:	f7ff fc53 	bl	8006a7c <HAL_I2C_MasterRxCpltCallback>
}
 80071d6:	e012      	b.n	80071fe <I2C_MasterReceive_BTF+0x1e2>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	691a      	ldr	r2, [r3, #16]
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071e2:	b2d2      	uxtb	r2, r2
 80071e4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071ea:	1c5a      	adds	r2, r3, #1
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071f4:	b29b      	uxth	r3, r3
 80071f6:	3b01      	subs	r3, #1
 80071f8:	b29a      	uxth	r2, r3
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80071fe:	bf00      	nop
 8007200:	3710      	adds	r7, #16
 8007202:	46bd      	mov	sp, r7
 8007204:	bd80      	pop	{r7, pc}

08007206 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8007206:	b480      	push	{r7}
 8007208:	b083      	sub	sp, #12
 800720a:	af00      	add	r7, sp, #0
 800720c:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007214:	b2db      	uxtb	r3, r3
 8007216:	2b40      	cmp	r3, #64	@ 0x40
 8007218:	d117      	bne.n	800724a <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800721e:	2b00      	cmp	r3, #0
 8007220:	d109      	bne.n	8007236 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007226:	b2db      	uxtb	r3, r3
 8007228:	461a      	mov	r2, r3
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007232:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8007234:	e067      	b.n	8007306 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800723a:	b2db      	uxtb	r3, r3
 800723c:	f043 0301 	orr.w	r3, r3, #1
 8007240:	b2da      	uxtb	r2, r3
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	611a      	str	r2, [r3, #16]
}
 8007248:	e05d      	b.n	8007306 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	691b      	ldr	r3, [r3, #16]
 800724e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007252:	d133      	bne.n	80072bc <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800725a:	b2db      	uxtb	r3, r3
 800725c:	2b21      	cmp	r3, #33	@ 0x21
 800725e:	d109      	bne.n	8007274 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007264:	b2db      	uxtb	r3, r3
 8007266:	461a      	mov	r2, r3
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007270:	611a      	str	r2, [r3, #16]
 8007272:	e008      	b.n	8007286 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007278:	b2db      	uxtb	r3, r3
 800727a:	f043 0301 	orr.w	r3, r3, #1
 800727e:	b2da      	uxtb	r2, r3
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800728a:	2b00      	cmp	r3, #0
 800728c:	d004      	beq.n	8007298 <I2C_Master_SB+0x92>
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007292:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007294:	2b00      	cmp	r3, #0
 8007296:	d108      	bne.n	80072aa <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800729c:	2b00      	cmp	r3, #0
 800729e:	d032      	beq.n	8007306 <I2C_Master_SB+0x100>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d02d      	beq.n	8007306 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	685a      	ldr	r2, [r3, #4]
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80072b8:	605a      	str	r2, [r3, #4]
}
 80072ba:	e024      	b.n	8007306 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d10e      	bne.n	80072e2 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072c8:	b29b      	uxth	r3, r3
 80072ca:	11db      	asrs	r3, r3, #7
 80072cc:	b2db      	uxtb	r3, r3
 80072ce:	f003 0306 	and.w	r3, r3, #6
 80072d2:	b2db      	uxtb	r3, r3
 80072d4:	f063 030f 	orn	r3, r3, #15
 80072d8:	b2da      	uxtb	r2, r3
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	611a      	str	r2, [r3, #16]
}
 80072e0:	e011      	b.n	8007306 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072e6:	2b01      	cmp	r3, #1
 80072e8:	d10d      	bne.n	8007306 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072ee:	b29b      	uxth	r3, r3
 80072f0:	11db      	asrs	r3, r3, #7
 80072f2:	b2db      	uxtb	r3, r3
 80072f4:	f003 0306 	and.w	r3, r3, #6
 80072f8:	b2db      	uxtb	r3, r3
 80072fa:	f063 030e 	orn	r3, r3, #14
 80072fe:	b2da      	uxtb	r2, r3
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	611a      	str	r2, [r3, #16]
}
 8007306:	bf00      	nop
 8007308:	370c      	adds	r7, #12
 800730a:	46bd      	mov	sp, r7
 800730c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007310:	4770      	bx	lr

08007312 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8007312:	b480      	push	{r7}
 8007314:	b083      	sub	sp, #12
 8007316:	af00      	add	r7, sp, #0
 8007318:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800731e:	b2da      	uxtb	r2, r3
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800732a:	2b00      	cmp	r3, #0
 800732c:	d004      	beq.n	8007338 <I2C_Master_ADD10+0x26>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007332:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007334:	2b00      	cmp	r3, #0
 8007336:	d108      	bne.n	800734a <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800733c:	2b00      	cmp	r3, #0
 800733e:	d00c      	beq.n	800735a <I2C_Master_ADD10+0x48>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007344:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007346:	2b00      	cmp	r3, #0
 8007348:	d007      	beq.n	800735a <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	685a      	ldr	r2, [r3, #4]
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007358:	605a      	str	r2, [r3, #4]
  }
}
 800735a:	bf00      	nop
 800735c:	370c      	adds	r7, #12
 800735e:	46bd      	mov	sp, r7
 8007360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007364:	4770      	bx	lr

08007366 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8007366:	b480      	push	{r7}
 8007368:	b091      	sub	sp, #68	@ 0x44
 800736a:	af00      	add	r7, sp, #0
 800736c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007374:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800737c:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007382:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800738a:	b2db      	uxtb	r3, r3
 800738c:	2b22      	cmp	r3, #34	@ 0x22
 800738e:	f040 8169 	bne.w	8007664 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007396:	2b00      	cmp	r3, #0
 8007398:	d10f      	bne.n	80073ba <I2C_Master_ADDR+0x54>
 800739a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800739e:	2b40      	cmp	r3, #64	@ 0x40
 80073a0:	d10b      	bne.n	80073ba <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80073a2:	2300      	movs	r3, #0
 80073a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	695b      	ldr	r3, [r3, #20]
 80073ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	699b      	ldr	r3, [r3, #24]
 80073b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80073b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073b8:	e160      	b.n	800767c <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d11d      	bne.n	80073fe <I2C_Master_ADDR+0x98>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	691b      	ldr	r3, [r3, #16]
 80073c6:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80073ca:	d118      	bne.n	80073fe <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80073cc:	2300      	movs	r3, #0
 80073ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	695b      	ldr	r3, [r3, #20]
 80073d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	699b      	ldr	r3, [r3, #24]
 80073de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80073e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	681a      	ldr	r2, [r3, #0]
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80073f0:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073f6:	1c5a      	adds	r2, r3, #1
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	651a      	str	r2, [r3, #80]	@ 0x50
 80073fc:	e13e      	b.n	800767c <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007402:	b29b      	uxth	r3, r3
 8007404:	2b00      	cmp	r3, #0
 8007406:	d113      	bne.n	8007430 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007408:	2300      	movs	r3, #0
 800740a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	695b      	ldr	r3, [r3, #20]
 8007412:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	699b      	ldr	r3, [r3, #24]
 800741a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800741c:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	681a      	ldr	r2, [r3, #0]
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800742c:	601a      	str	r2, [r3, #0]
 800742e:	e115      	b.n	800765c <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007434:	b29b      	uxth	r3, r3
 8007436:	2b01      	cmp	r3, #1
 8007438:	f040 808a 	bne.w	8007550 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800743c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800743e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007442:	d137      	bne.n	80074b4 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	681a      	ldr	r2, [r3, #0]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007452:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	685b      	ldr	r3, [r3, #4]
 800745a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800745e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007462:	d113      	bne.n	800748c <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	681a      	ldr	r2, [r3, #0]
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007472:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007474:	2300      	movs	r3, #0
 8007476:	627b      	str	r3, [r7, #36]	@ 0x24
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	695b      	ldr	r3, [r3, #20]
 800747e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	699b      	ldr	r3, [r3, #24]
 8007486:	627b      	str	r3, [r7, #36]	@ 0x24
 8007488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800748a:	e0e7      	b.n	800765c <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800748c:	2300      	movs	r3, #0
 800748e:	623b      	str	r3, [r7, #32]
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	695b      	ldr	r3, [r3, #20]
 8007496:	623b      	str	r3, [r7, #32]
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	699b      	ldr	r3, [r3, #24]
 800749e:	623b      	str	r3, [r7, #32]
 80074a0:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	681a      	ldr	r2, [r3, #0]
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80074b0:	601a      	str	r2, [r3, #0]
 80074b2:	e0d3      	b.n	800765c <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80074b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074b6:	2b08      	cmp	r3, #8
 80074b8:	d02e      	beq.n	8007518 <I2C_Master_ADDR+0x1b2>
 80074ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074bc:	2b20      	cmp	r3, #32
 80074be:	d02b      	beq.n	8007518 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80074c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074c2:	2b12      	cmp	r3, #18
 80074c4:	d102      	bne.n	80074cc <I2C_Master_ADDR+0x166>
 80074c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074c8:	2b01      	cmp	r3, #1
 80074ca:	d125      	bne.n	8007518 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80074cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074ce:	2b04      	cmp	r3, #4
 80074d0:	d00e      	beq.n	80074f0 <I2C_Master_ADDR+0x18a>
 80074d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074d4:	2b02      	cmp	r3, #2
 80074d6:	d00b      	beq.n	80074f0 <I2C_Master_ADDR+0x18a>
 80074d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074da:	2b10      	cmp	r3, #16
 80074dc:	d008      	beq.n	80074f0 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	681a      	ldr	r2, [r3, #0]
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80074ec:	601a      	str	r2, [r3, #0]
 80074ee:	e007      	b.n	8007500 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	681a      	ldr	r2, [r3, #0]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80074fe:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007500:	2300      	movs	r3, #0
 8007502:	61fb      	str	r3, [r7, #28]
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	695b      	ldr	r3, [r3, #20]
 800750a:	61fb      	str	r3, [r7, #28]
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	699b      	ldr	r3, [r3, #24]
 8007512:	61fb      	str	r3, [r7, #28]
 8007514:	69fb      	ldr	r3, [r7, #28]
 8007516:	e0a1      	b.n	800765c <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	681a      	ldr	r2, [r3, #0]
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007526:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007528:	2300      	movs	r3, #0
 800752a:	61bb      	str	r3, [r7, #24]
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	695b      	ldr	r3, [r3, #20]
 8007532:	61bb      	str	r3, [r7, #24]
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	699b      	ldr	r3, [r3, #24]
 800753a:	61bb      	str	r3, [r7, #24]
 800753c:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	681a      	ldr	r2, [r3, #0]
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800754c:	601a      	str	r2, [r3, #0]
 800754e:	e085      	b.n	800765c <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007554:	b29b      	uxth	r3, r3
 8007556:	2b02      	cmp	r3, #2
 8007558:	d14d      	bne.n	80075f6 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800755a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800755c:	2b04      	cmp	r3, #4
 800755e:	d016      	beq.n	800758e <I2C_Master_ADDR+0x228>
 8007560:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007562:	2b02      	cmp	r3, #2
 8007564:	d013      	beq.n	800758e <I2C_Master_ADDR+0x228>
 8007566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007568:	2b10      	cmp	r3, #16
 800756a:	d010      	beq.n	800758e <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	681a      	ldr	r2, [r3, #0]
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800757a:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	681a      	ldr	r2, [r3, #0]
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800758a:	601a      	str	r2, [r3, #0]
 800758c:	e007      	b.n	800759e <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	681a      	ldr	r2, [r3, #0]
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800759c:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80075a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80075ac:	d117      	bne.n	80075de <I2C_Master_ADDR+0x278>
 80075ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075b0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80075b4:	d00b      	beq.n	80075ce <I2C_Master_ADDR+0x268>
 80075b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075b8:	2b01      	cmp	r3, #1
 80075ba:	d008      	beq.n	80075ce <I2C_Master_ADDR+0x268>
 80075bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075be:	2b08      	cmp	r3, #8
 80075c0:	d005      	beq.n	80075ce <I2C_Master_ADDR+0x268>
 80075c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075c4:	2b10      	cmp	r3, #16
 80075c6:	d002      	beq.n	80075ce <I2C_Master_ADDR+0x268>
 80075c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075ca:	2b20      	cmp	r3, #32
 80075cc:	d107      	bne.n	80075de <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	685a      	ldr	r2, [r3, #4]
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80075dc:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80075de:	2300      	movs	r3, #0
 80075e0:	617b      	str	r3, [r7, #20]
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	695b      	ldr	r3, [r3, #20]
 80075e8:	617b      	str	r3, [r7, #20]
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	699b      	ldr	r3, [r3, #24]
 80075f0:	617b      	str	r3, [r7, #20]
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	e032      	b.n	800765c <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	681a      	ldr	r2, [r3, #0]
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007604:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	685b      	ldr	r3, [r3, #4]
 800760c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007610:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007614:	d117      	bne.n	8007646 <I2C_Master_ADDR+0x2e0>
 8007616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007618:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800761c:	d00b      	beq.n	8007636 <I2C_Master_ADDR+0x2d0>
 800761e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007620:	2b01      	cmp	r3, #1
 8007622:	d008      	beq.n	8007636 <I2C_Master_ADDR+0x2d0>
 8007624:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007626:	2b08      	cmp	r3, #8
 8007628:	d005      	beq.n	8007636 <I2C_Master_ADDR+0x2d0>
 800762a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800762c:	2b10      	cmp	r3, #16
 800762e:	d002      	beq.n	8007636 <I2C_Master_ADDR+0x2d0>
 8007630:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007632:	2b20      	cmp	r3, #32
 8007634:	d107      	bne.n	8007646 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	685a      	ldr	r2, [r3, #4]
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007644:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007646:	2300      	movs	r3, #0
 8007648:	613b      	str	r3, [r7, #16]
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	695b      	ldr	r3, [r3, #20]
 8007650:	613b      	str	r3, [r7, #16]
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	699b      	ldr	r3, [r3, #24]
 8007658:	613b      	str	r3, [r7, #16]
 800765a:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2200      	movs	r2, #0
 8007660:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8007662:	e00b      	b.n	800767c <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007664:	2300      	movs	r3, #0
 8007666:	60fb      	str	r3, [r7, #12]
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	695b      	ldr	r3, [r3, #20]
 800766e:	60fb      	str	r3, [r7, #12]
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	699b      	ldr	r3, [r3, #24]
 8007676:	60fb      	str	r3, [r7, #12]
 8007678:	68fb      	ldr	r3, [r7, #12]
}
 800767a:	e7ff      	b.n	800767c <I2C_Master_ADDR+0x316>
 800767c:	bf00      	nop
 800767e:	3744      	adds	r7, #68	@ 0x44
 8007680:	46bd      	mov	sp, r7
 8007682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007686:	4770      	bx	lr

08007688 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b084      	sub	sp, #16
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007696:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800769c:	b29b      	uxth	r3, r3
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d02b      	beq.n	80076fa <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076a6:	781a      	ldrb	r2, [r3, #0]
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076b2:	1c5a      	adds	r2, r3, #1
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076bc:	b29b      	uxth	r3, r3
 80076be:	3b01      	subs	r3, #1
 80076c0:	b29a      	uxth	r2, r3
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d114      	bne.n	80076fa <I2C_SlaveTransmit_TXE+0x72>
 80076d0:	7bfb      	ldrb	r3, [r7, #15]
 80076d2:	2b29      	cmp	r3, #41	@ 0x29
 80076d4:	d111      	bne.n	80076fa <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	685a      	ldr	r2, [r3, #4]
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80076e4:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2221      	movs	r2, #33	@ 0x21
 80076ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2228      	movs	r2, #40	@ 0x28
 80076f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80076f4:	6878      	ldr	r0, [r7, #4]
 80076f6:	f7ff f9cb 	bl	8006a90 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80076fa:	bf00      	nop
 80076fc:	3710      	adds	r7, #16
 80076fe:	46bd      	mov	sp, r7
 8007700:	bd80      	pop	{r7, pc}

08007702 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007702:	b480      	push	{r7}
 8007704:	b083      	sub	sp, #12
 8007706:	af00      	add	r7, sp, #0
 8007708:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800770e:	b29b      	uxth	r3, r3
 8007710:	2b00      	cmp	r3, #0
 8007712:	d011      	beq.n	8007738 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007718:	781a      	ldrb	r2, [r3, #0]
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007724:	1c5a      	adds	r2, r3, #1
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800772e:	b29b      	uxth	r3, r3
 8007730:	3b01      	subs	r3, #1
 8007732:	b29a      	uxth	r2, r3
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8007738:	bf00      	nop
 800773a:	370c      	adds	r7, #12
 800773c:	46bd      	mov	sp, r7
 800773e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007742:	4770      	bx	lr

08007744 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b084      	sub	sp, #16
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007752:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007758:	b29b      	uxth	r3, r3
 800775a:	2b00      	cmp	r3, #0
 800775c:	d02c      	beq.n	80077b8 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	691a      	ldr	r2, [r3, #16]
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007768:	b2d2      	uxtb	r2, r2
 800776a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007770:	1c5a      	adds	r2, r3, #1
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800777a:	b29b      	uxth	r3, r3
 800777c:	3b01      	subs	r3, #1
 800777e:	b29a      	uxth	r2, r3
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007788:	b29b      	uxth	r3, r3
 800778a:	2b00      	cmp	r3, #0
 800778c:	d114      	bne.n	80077b8 <I2C_SlaveReceive_RXNE+0x74>
 800778e:	7bfb      	ldrb	r3, [r7, #15]
 8007790:	2b2a      	cmp	r3, #42	@ 0x2a
 8007792:	d111      	bne.n	80077b8 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	685a      	ldr	r2, [r3, #4]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80077a2:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2222      	movs	r2, #34	@ 0x22
 80077a8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2228      	movs	r2, #40	@ 0x28
 80077ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80077b2:	6878      	ldr	r0, [r7, #4]
 80077b4:	f7ff f976 	bl	8006aa4 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80077b8:	bf00      	nop
 80077ba:	3710      	adds	r7, #16
 80077bc:	46bd      	mov	sp, r7
 80077be:	bd80      	pop	{r7, pc}

080077c0 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80077c0:	b480      	push	{r7}
 80077c2:	b083      	sub	sp, #12
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077cc:	b29b      	uxth	r3, r3
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d012      	beq.n	80077f8 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	691a      	ldr	r2, [r3, #16]
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077dc:	b2d2      	uxtb	r2, r2
 80077de:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077e4:	1c5a      	adds	r2, r3, #1
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077ee:	b29b      	uxth	r3, r3
 80077f0:	3b01      	subs	r3, #1
 80077f2:	b29a      	uxth	r2, r3
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80077f8:	bf00      	nop
 80077fa:	370c      	adds	r7, #12
 80077fc:	46bd      	mov	sp, r7
 80077fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007802:	4770      	bx	lr

08007804 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b084      	sub	sp, #16
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
 800780c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800780e:	2300      	movs	r3, #0
 8007810:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007818:	b2db      	uxtb	r3, r3
 800781a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800781e:	2b28      	cmp	r3, #40	@ 0x28
 8007820:	d127      	bne.n	8007872 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	685a      	ldr	r2, [r3, #4]
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007830:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	089b      	lsrs	r3, r3, #2
 8007836:	f003 0301 	and.w	r3, r3, #1
 800783a:	2b00      	cmp	r3, #0
 800783c:	d101      	bne.n	8007842 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800783e:	2301      	movs	r3, #1
 8007840:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	09db      	lsrs	r3, r3, #7
 8007846:	f003 0301 	and.w	r3, r3, #1
 800784a:	2b00      	cmp	r3, #0
 800784c:	d103      	bne.n	8007856 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	68db      	ldr	r3, [r3, #12]
 8007852:	81bb      	strh	r3, [r7, #12]
 8007854:	e002      	b.n	800785c <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	699b      	ldr	r3, [r3, #24]
 800785a:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2200      	movs	r2, #0
 8007860:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8007864:	89ba      	ldrh	r2, [r7, #12]
 8007866:	7bfb      	ldrb	r3, [r7, #15]
 8007868:	4619      	mov	r1, r3
 800786a:	6878      	ldr	r0, [r7, #4]
 800786c:	f7ff f924 	bl	8006ab8 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007870:	e00e      	b.n	8007890 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007872:	2300      	movs	r3, #0
 8007874:	60bb      	str	r3, [r7, #8]
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	695b      	ldr	r3, [r3, #20]
 800787c:	60bb      	str	r3, [r7, #8]
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	699b      	ldr	r3, [r3, #24]
 8007884:	60bb      	str	r3, [r7, #8]
 8007886:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2200      	movs	r2, #0
 800788c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8007890:	bf00      	nop
 8007892:	3710      	adds	r7, #16
 8007894:	46bd      	mov	sp, r7
 8007896:	bd80      	pop	{r7, pc}

08007898 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b084      	sub	sp, #16
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078a6:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	685a      	ldr	r2, [r3, #4]
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80078b6:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80078b8:	2300      	movs	r3, #0
 80078ba:	60bb      	str	r3, [r7, #8]
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	695b      	ldr	r3, [r3, #20]
 80078c2:	60bb      	str	r3, [r7, #8]
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	681a      	ldr	r2, [r3, #0]
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f042 0201 	orr.w	r2, r2, #1
 80078d2:	601a      	str	r2, [r3, #0]
 80078d4:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	681a      	ldr	r2, [r3, #0]
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80078e4:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	685b      	ldr	r3, [r3, #4]
 80078ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80078f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80078f4:	d172      	bne.n	80079dc <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80078f6:	7bfb      	ldrb	r3, [r7, #15]
 80078f8:	2b22      	cmp	r3, #34	@ 0x22
 80078fa:	d002      	beq.n	8007902 <I2C_Slave_STOPF+0x6a>
 80078fc:	7bfb      	ldrb	r3, [r7, #15]
 80078fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8007900:	d135      	bne.n	800796e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	685b      	ldr	r3, [r3, #4]
 800790a:	b29a      	uxth	r2, r3
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007914:	b29b      	uxth	r3, r3
 8007916:	2b00      	cmp	r3, #0
 8007918:	d005      	beq.n	8007926 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800791e:	f043 0204 	orr.w	r2, r3, #4
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	685a      	ldr	r2, [r3, #4]
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007934:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800793a:	4618      	mov	r0, r3
 800793c:	f7fe fb02 	bl	8005f44 <HAL_DMA_GetState>
 8007940:	4603      	mov	r3, r0
 8007942:	2b01      	cmp	r3, #1
 8007944:	d049      	beq.n	80079da <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800794a:	4a69      	ldr	r2, [pc, #420]	@ (8007af0 <I2C_Slave_STOPF+0x258>)
 800794c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007952:	4618      	mov	r0, r3
 8007954:	f7fe f94a 	bl	8005bec <HAL_DMA_Abort_IT>
 8007958:	4603      	mov	r3, r0
 800795a:	2b00      	cmp	r3, #0
 800795c:	d03d      	beq.n	80079da <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007962:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007964:	687a      	ldr	r2, [r7, #4]
 8007966:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007968:	4610      	mov	r0, r2
 800796a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800796c:	e035      	b.n	80079da <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	685b      	ldr	r3, [r3, #4]
 8007976:	b29a      	uxth	r2, r3
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007980:	b29b      	uxth	r3, r3
 8007982:	2b00      	cmp	r3, #0
 8007984:	d005      	beq.n	8007992 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800798a:	f043 0204 	orr.w	r2, r3, #4
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	685a      	ldr	r2, [r3, #4]
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80079a0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079a6:	4618      	mov	r0, r3
 80079a8:	f7fe facc 	bl	8005f44 <HAL_DMA_GetState>
 80079ac:	4603      	mov	r3, r0
 80079ae:	2b01      	cmp	r3, #1
 80079b0:	d014      	beq.n	80079dc <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079b6:	4a4e      	ldr	r2, [pc, #312]	@ (8007af0 <I2C_Slave_STOPF+0x258>)
 80079b8:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079be:	4618      	mov	r0, r3
 80079c0:	f7fe f914 	bl	8005bec <HAL_DMA_Abort_IT>
 80079c4:	4603      	mov	r3, r0
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d008      	beq.n	80079dc <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079d0:	687a      	ldr	r2, [r7, #4]
 80079d2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80079d4:	4610      	mov	r0, r2
 80079d6:	4798      	blx	r3
 80079d8:	e000      	b.n	80079dc <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80079da:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80079e0:	b29b      	uxth	r3, r3
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d03e      	beq.n	8007a64 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	695b      	ldr	r3, [r3, #20]
 80079ec:	f003 0304 	and.w	r3, r3, #4
 80079f0:	2b04      	cmp	r3, #4
 80079f2:	d112      	bne.n	8007a1a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	691a      	ldr	r2, [r3, #16]
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079fe:	b2d2      	uxtb	r2, r2
 8007a00:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a06:	1c5a      	adds	r2, r3, #1
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a10:	b29b      	uxth	r3, r3
 8007a12:	3b01      	subs	r3, #1
 8007a14:	b29a      	uxth	r2, r3
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	695b      	ldr	r3, [r3, #20]
 8007a20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a24:	2b40      	cmp	r3, #64	@ 0x40
 8007a26:	d112      	bne.n	8007a4e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	691a      	ldr	r2, [r3, #16]
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a32:	b2d2      	uxtb	r2, r2
 8007a34:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a3a:	1c5a      	adds	r2, r3, #1
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a44:	b29b      	uxth	r3, r3
 8007a46:	3b01      	subs	r3, #1
 8007a48:	b29a      	uxth	r2, r3
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a52:	b29b      	uxth	r3, r3
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d005      	beq.n	8007a64 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a5c:	f043 0204 	orr.w	r2, r3, #4
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d003      	beq.n	8007a74 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8007a6c:	6878      	ldr	r0, [r7, #4]
 8007a6e:	f000 f843 	bl	8007af8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8007a72:	e039      	b.n	8007ae8 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007a74:	7bfb      	ldrb	r3, [r7, #15]
 8007a76:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a78:	d109      	bne.n	8007a8e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2228      	movs	r2, #40	@ 0x28
 8007a84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007a88:	6878      	ldr	r0, [r7, #4]
 8007a8a:	f7ff f80b 	bl	8006aa4 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a94:	b2db      	uxtb	r3, r3
 8007a96:	2b28      	cmp	r3, #40	@ 0x28
 8007a98:	d111      	bne.n	8007abe <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	4a15      	ldr	r2, [pc, #84]	@ (8007af4 <I2C_Slave_STOPF+0x25c>)
 8007a9e:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	2220      	movs	r2, #32
 8007aaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8007ab6:	6878      	ldr	r0, [r7, #4]
 8007ab8:	f7ff f80c 	bl	8006ad4 <HAL_I2C_ListenCpltCallback>
}
 8007abc:	e014      	b.n	8007ae8 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ac2:	2b22      	cmp	r3, #34	@ 0x22
 8007ac4:	d002      	beq.n	8007acc <I2C_Slave_STOPF+0x234>
 8007ac6:	7bfb      	ldrb	r3, [r7, #15]
 8007ac8:	2b22      	cmp	r3, #34	@ 0x22
 8007aca:	d10d      	bne.n	8007ae8 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2200      	movs	r2, #0
 8007ad0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2220      	movs	r2, #32
 8007ad6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2200      	movs	r2, #0
 8007ade:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007ae2:	6878      	ldr	r0, [r7, #4]
 8007ae4:	f7fe ffde 	bl	8006aa4 <HAL_I2C_SlaveRxCpltCallback>
}
 8007ae8:	bf00      	nop
 8007aea:	3710      	adds	r7, #16
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bd80      	pop	{r7, pc}
 8007af0:	08007d5d 	.word	0x08007d5d
 8007af4:	ffff0000 	.word	0xffff0000

08007af8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b084      	sub	sp, #16
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007b06:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007b0e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007b10:	7bbb      	ldrb	r3, [r7, #14]
 8007b12:	2b10      	cmp	r3, #16
 8007b14:	d002      	beq.n	8007b1c <I2C_ITError+0x24>
 8007b16:	7bbb      	ldrb	r3, [r7, #14]
 8007b18:	2b40      	cmp	r3, #64	@ 0x40
 8007b1a:	d10a      	bne.n	8007b32 <I2C_ITError+0x3a>
 8007b1c:	7bfb      	ldrb	r3, [r7, #15]
 8007b1e:	2b22      	cmp	r3, #34	@ 0x22
 8007b20:	d107      	bne.n	8007b32 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	681a      	ldr	r2, [r3, #0]
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007b30:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007b32:	7bfb      	ldrb	r3, [r7, #15]
 8007b34:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007b38:	2b28      	cmp	r3, #40	@ 0x28
 8007b3a:	d107      	bne.n	8007b4c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2200      	movs	r2, #0
 8007b40:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2228      	movs	r2, #40	@ 0x28
 8007b46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8007b4a:	e015      	b.n	8007b78 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	685b      	ldr	r3, [r3, #4]
 8007b52:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007b56:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b5a:	d00a      	beq.n	8007b72 <I2C_ITError+0x7a>
 8007b5c:	7bfb      	ldrb	r3, [r7, #15]
 8007b5e:	2b60      	cmp	r3, #96	@ 0x60
 8007b60:	d007      	beq.n	8007b72 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2220      	movs	r2, #32
 8007b66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2200      	movs	r2, #0
 8007b76:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	685b      	ldr	r3, [r3, #4]
 8007b7e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007b82:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b86:	d162      	bne.n	8007c4e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	685a      	ldr	r2, [r3, #4]
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007b96:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b9c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007ba0:	b2db      	uxtb	r3, r3
 8007ba2:	2b01      	cmp	r3, #1
 8007ba4:	d020      	beq.n	8007be8 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007baa:	4a6a      	ldr	r2, [pc, #424]	@ (8007d54 <I2C_ITError+0x25c>)
 8007bac:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	f7fe f81a 	bl	8005bec <HAL_DMA_Abort_IT>
 8007bb8:	4603      	mov	r3, r0
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	f000 8089 	beq.w	8007cd2 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	681a      	ldr	r2, [r3, #0]
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f022 0201 	bic.w	r2, r2, #1
 8007bce:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2220      	movs	r2, #32
 8007bd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007bde:	687a      	ldr	r2, [r7, #4]
 8007be0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007be2:	4610      	mov	r0, r2
 8007be4:	4798      	blx	r3
 8007be6:	e074      	b.n	8007cd2 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bec:	4a59      	ldr	r2, [pc, #356]	@ (8007d54 <I2C_ITError+0x25c>)
 8007bee:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	f7fd fff9 	bl	8005bec <HAL_DMA_Abort_IT>
 8007bfa:	4603      	mov	r3, r0
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d068      	beq.n	8007cd2 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	695b      	ldr	r3, [r3, #20]
 8007c06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c0a:	2b40      	cmp	r3, #64	@ 0x40
 8007c0c:	d10b      	bne.n	8007c26 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	691a      	ldr	r2, [r3, #16]
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c18:	b2d2      	uxtb	r2, r2
 8007c1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c20:	1c5a      	adds	r2, r3, #1
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	681a      	ldr	r2, [r3, #0]
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	f022 0201 	bic.w	r2, r2, #1
 8007c34:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2220      	movs	r2, #32
 8007c3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c44:	687a      	ldr	r2, [r7, #4]
 8007c46:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007c48:	4610      	mov	r0, r2
 8007c4a:	4798      	blx	r3
 8007c4c:	e041      	b.n	8007cd2 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c54:	b2db      	uxtb	r3, r3
 8007c56:	2b60      	cmp	r3, #96	@ 0x60
 8007c58:	d125      	bne.n	8007ca6 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2220      	movs	r2, #32
 8007c5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2200      	movs	r2, #0
 8007c66:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	695b      	ldr	r3, [r3, #20]
 8007c6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c72:	2b40      	cmp	r3, #64	@ 0x40
 8007c74:	d10b      	bne.n	8007c8e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	691a      	ldr	r2, [r3, #16]
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c80:	b2d2      	uxtb	r2, r2
 8007c82:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c88:	1c5a      	adds	r2, r3, #1
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	681a      	ldr	r2, [r3, #0]
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f022 0201 	bic.w	r2, r2, #1
 8007c9c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	f7fe ff40 	bl	8006b24 <HAL_I2C_AbortCpltCallback>
 8007ca4:	e015      	b.n	8007cd2 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	695b      	ldr	r3, [r3, #20]
 8007cac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cb0:	2b40      	cmp	r3, #64	@ 0x40
 8007cb2:	d10b      	bne.n	8007ccc <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	691a      	ldr	r2, [r3, #16]
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cbe:	b2d2      	uxtb	r2, r2
 8007cc0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cc6:	1c5a      	adds	r2, r3, #1
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8007ccc:	6878      	ldr	r0, [r7, #4]
 8007cce:	f7fe ff1f 	bl	8006b10 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cd6:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	f003 0301 	and.w	r3, r3, #1
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d10e      	bne.n	8007d00 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007ce2:	68bb      	ldr	r3, [r7, #8]
 8007ce4:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d109      	bne.n	8007d00 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d104      	bne.n	8007d00 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8007cf6:	68bb      	ldr	r3, [r7, #8]
 8007cf8:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d007      	beq.n	8007d10 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	685a      	ldr	r2, [r3, #4]
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8007d0e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d16:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d1c:	f003 0304 	and.w	r3, r3, #4
 8007d20:	2b04      	cmp	r3, #4
 8007d22:	d113      	bne.n	8007d4c <I2C_ITError+0x254>
 8007d24:	7bfb      	ldrb	r3, [r7, #15]
 8007d26:	2b28      	cmp	r3, #40	@ 0x28
 8007d28:	d110      	bne.n	8007d4c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	4a0a      	ldr	r2, [pc, #40]	@ (8007d58 <I2C_ITError+0x260>)
 8007d2e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2200      	movs	r2, #0
 8007d34:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2220      	movs	r2, #32
 8007d3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2200      	movs	r2, #0
 8007d42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007d46:	6878      	ldr	r0, [r7, #4]
 8007d48:	f7fe fec4 	bl	8006ad4 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007d4c:	bf00      	nop
 8007d4e:	3710      	adds	r7, #16
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bd80      	pop	{r7, pc}
 8007d54:	08007d5d 	.word	0x08007d5d
 8007d58:	ffff0000 	.word	0xffff0000

08007d5c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b086      	sub	sp, #24
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007d64:	2300      	movs	r3, #0
 8007d66:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d6c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007d6e:	697b      	ldr	r3, [r7, #20]
 8007d70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d74:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8007d76:	4b4b      	ldr	r3, [pc, #300]	@ (8007ea4 <I2C_DMAAbort+0x148>)
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	08db      	lsrs	r3, r3, #3
 8007d7c:	4a4a      	ldr	r2, [pc, #296]	@ (8007ea8 <I2C_DMAAbort+0x14c>)
 8007d7e:	fba2 2303 	umull	r2, r3, r2, r3
 8007d82:	0a1a      	lsrs	r2, r3, #8
 8007d84:	4613      	mov	r3, r2
 8007d86:	009b      	lsls	r3, r3, #2
 8007d88:	4413      	add	r3, r2
 8007d8a:	00da      	lsls	r2, r3, #3
 8007d8c:	1ad3      	subs	r3, r2, r3
 8007d8e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d106      	bne.n	8007da4 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007d96:	697b      	ldr	r3, [r7, #20]
 8007d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d9a:	f043 0220 	orr.w	r2, r3, #32
 8007d9e:	697b      	ldr	r3, [r7, #20]
 8007da0:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8007da2:	e00a      	b.n	8007dba <I2C_DMAAbort+0x5e>
    }
    count--;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	3b01      	subs	r3, #1
 8007da8:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007daa:	697b      	ldr	r3, [r7, #20]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007db4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007db8:	d0ea      	beq.n	8007d90 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007dba:	697b      	ldr	r3, [r7, #20]
 8007dbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d003      	beq.n	8007dca <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007dc2:	697b      	ldr	r3, [r7, #20]
 8007dc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007dca:	697b      	ldr	r3, [r7, #20]
 8007dcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d003      	beq.n	8007dda <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007dd2:	697b      	ldr	r3, [r7, #20]
 8007dd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007dda:	697b      	ldr	r3, [r7, #20]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	681a      	ldr	r2, [r3, #0]
 8007de0:	697b      	ldr	r3, [r7, #20]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007de8:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8007dea:	697b      	ldr	r3, [r7, #20]
 8007dec:	2200      	movs	r2, #0
 8007dee:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8007df0:	697b      	ldr	r3, [r7, #20]
 8007df2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d003      	beq.n	8007e00 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007df8:	697b      	ldr	r3, [r7, #20]
 8007dfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007e00:	697b      	ldr	r3, [r7, #20]
 8007e02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d003      	beq.n	8007e10 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007e08:	697b      	ldr	r3, [r7, #20]
 8007e0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8007e10:	697b      	ldr	r3, [r7, #20]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	681a      	ldr	r2, [r3, #0]
 8007e16:	697b      	ldr	r3, [r7, #20]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f022 0201 	bic.w	r2, r2, #1
 8007e1e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007e20:	697b      	ldr	r3, [r7, #20]
 8007e22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e26:	b2db      	uxtb	r3, r3
 8007e28:	2b60      	cmp	r3, #96	@ 0x60
 8007e2a:	d10e      	bne.n	8007e4a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007e2c:	697b      	ldr	r3, [r7, #20]
 8007e2e:	2220      	movs	r2, #32
 8007e30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007e34:	697b      	ldr	r3, [r7, #20]
 8007e36:	2200      	movs	r2, #0
 8007e38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007e3c:	697b      	ldr	r3, [r7, #20]
 8007e3e:	2200      	movs	r2, #0
 8007e40:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007e42:	6978      	ldr	r0, [r7, #20]
 8007e44:	f7fe fe6e 	bl	8006b24 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007e48:	e027      	b.n	8007e9a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007e4a:	7cfb      	ldrb	r3, [r7, #19]
 8007e4c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007e50:	2b28      	cmp	r3, #40	@ 0x28
 8007e52:	d117      	bne.n	8007e84 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8007e54:	697b      	ldr	r3, [r7, #20]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	681a      	ldr	r2, [r3, #0]
 8007e5a:	697b      	ldr	r3, [r7, #20]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f042 0201 	orr.w	r2, r2, #1
 8007e62:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e64:	697b      	ldr	r3, [r7, #20]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	681a      	ldr	r2, [r3, #0]
 8007e6a:	697b      	ldr	r3, [r7, #20]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007e72:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007e74:	697b      	ldr	r3, [r7, #20]
 8007e76:	2200      	movs	r2, #0
 8007e78:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007e7a:	697b      	ldr	r3, [r7, #20]
 8007e7c:	2228      	movs	r2, #40	@ 0x28
 8007e7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8007e82:	e007      	b.n	8007e94 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8007e84:	697b      	ldr	r3, [r7, #20]
 8007e86:	2220      	movs	r2, #32
 8007e88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e8c:	697b      	ldr	r3, [r7, #20]
 8007e8e:	2200      	movs	r2, #0
 8007e90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8007e94:	6978      	ldr	r0, [r7, #20]
 8007e96:	f7fe fe3b 	bl	8006b10 <HAL_I2C_ErrorCallback>
}
 8007e9a:	bf00      	nop
 8007e9c:	3718      	adds	r7, #24
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	bd80      	pop	{r7, pc}
 8007ea2:	bf00      	nop
 8007ea4:	20000060 	.word	0x20000060
 8007ea8:	14f8b589 	.word	0x14f8b589

08007eac <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8007eac:	b480      	push	{r7}
 8007eae:	b085      	sub	sp, #20
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007eb8:	4b13      	ldr	r3, [pc, #76]	@ (8007f08 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	08db      	lsrs	r3, r3, #3
 8007ebe:	4a13      	ldr	r2, [pc, #76]	@ (8007f0c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007ec0:	fba2 2303 	umull	r2, r3, r2, r3
 8007ec4:	0a1a      	lsrs	r2, r3, #8
 8007ec6:	4613      	mov	r3, r2
 8007ec8:	009b      	lsls	r3, r3, #2
 8007eca:	4413      	add	r3, r2
 8007ecc:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	3b01      	subs	r3, #1
 8007ed2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d107      	bne.n	8007eea <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ede:	f043 0220 	orr.w	r2, r3, #32
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8007ee6:	2301      	movs	r3, #1
 8007ee8:	e008      	b.n	8007efc <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ef4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ef8:	d0e9      	beq.n	8007ece <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8007efa:	2300      	movs	r3, #0
}
 8007efc:	4618      	mov	r0, r3
 8007efe:	3714      	adds	r7, #20
 8007f00:	46bd      	mov	sp, r7
 8007f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f06:	4770      	bx	lr
 8007f08:	20000060 	.word	0x20000060
 8007f0c:	14f8b589 	.word	0x14f8b589

08007f10 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8007f10:	b480      	push	{r7}
 8007f12:	b083      	sub	sp, #12
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f1c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8007f20:	d103      	bne.n	8007f2a <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	2201      	movs	r2, #1
 8007f26:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8007f28:	e007      	b.n	8007f3a <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f2e:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8007f32:	d102      	bne.n	8007f3a <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2208      	movs	r2, #8
 8007f38:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8007f3a:	bf00      	nop
 8007f3c:	370c      	adds	r7, #12
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f44:	4770      	bx	lr

08007f46 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007f46:	b580      	push	{r7, lr}
 8007f48:	b086      	sub	sp, #24
 8007f4a:	af02      	add	r7, sp, #8
 8007f4c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d101      	bne.n	8007f58 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007f54:	2301      	movs	r3, #1
 8007f56:	e101      	b.n	800815c <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8007f64:	b2db      	uxtb	r3, r3
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d106      	bne.n	8007f78 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	f008 fb64 	bl	8010640 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2203      	movs	r2, #3
 8007f7c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007f86:	d102      	bne.n	8007f8e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	4618      	mov	r0, r3
 8007f94:	f004 fe87 	bl	800cca6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	6818      	ldr	r0, [r3, #0]
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	7c1a      	ldrb	r2, [r3, #16]
 8007fa0:	f88d 2000 	strb.w	r2, [sp]
 8007fa4:	3304      	adds	r3, #4
 8007fa6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007fa8:	f004 fd66 	bl	800ca78 <USB_CoreInit>
 8007fac:	4603      	mov	r3, r0
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d005      	beq.n	8007fbe <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2202      	movs	r2, #2
 8007fb6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8007fba:	2301      	movs	r3, #1
 8007fbc:	e0ce      	b.n	800815c <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	2100      	movs	r1, #0
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	f004 fe7f 	bl	800ccc8 <USB_SetCurrentMode>
 8007fca:	4603      	mov	r3, r0
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d005      	beq.n	8007fdc <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2202      	movs	r2, #2
 8007fd4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8007fd8:	2301      	movs	r3, #1
 8007fda:	e0bf      	b.n	800815c <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007fdc:	2300      	movs	r3, #0
 8007fde:	73fb      	strb	r3, [r7, #15]
 8007fe0:	e04a      	b.n	8008078 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007fe2:	7bfa      	ldrb	r2, [r7, #15]
 8007fe4:	6879      	ldr	r1, [r7, #4]
 8007fe6:	4613      	mov	r3, r2
 8007fe8:	00db      	lsls	r3, r3, #3
 8007fea:	4413      	add	r3, r2
 8007fec:	009b      	lsls	r3, r3, #2
 8007fee:	440b      	add	r3, r1
 8007ff0:	3315      	adds	r3, #21
 8007ff2:	2201      	movs	r2, #1
 8007ff4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007ff6:	7bfa      	ldrb	r2, [r7, #15]
 8007ff8:	6879      	ldr	r1, [r7, #4]
 8007ffa:	4613      	mov	r3, r2
 8007ffc:	00db      	lsls	r3, r3, #3
 8007ffe:	4413      	add	r3, r2
 8008000:	009b      	lsls	r3, r3, #2
 8008002:	440b      	add	r3, r1
 8008004:	3314      	adds	r3, #20
 8008006:	7bfa      	ldrb	r2, [r7, #15]
 8008008:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800800a:	7bfa      	ldrb	r2, [r7, #15]
 800800c:	7bfb      	ldrb	r3, [r7, #15]
 800800e:	b298      	uxth	r0, r3
 8008010:	6879      	ldr	r1, [r7, #4]
 8008012:	4613      	mov	r3, r2
 8008014:	00db      	lsls	r3, r3, #3
 8008016:	4413      	add	r3, r2
 8008018:	009b      	lsls	r3, r3, #2
 800801a:	440b      	add	r3, r1
 800801c:	332e      	adds	r3, #46	@ 0x2e
 800801e:	4602      	mov	r2, r0
 8008020:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008022:	7bfa      	ldrb	r2, [r7, #15]
 8008024:	6879      	ldr	r1, [r7, #4]
 8008026:	4613      	mov	r3, r2
 8008028:	00db      	lsls	r3, r3, #3
 800802a:	4413      	add	r3, r2
 800802c:	009b      	lsls	r3, r3, #2
 800802e:	440b      	add	r3, r1
 8008030:	3318      	adds	r3, #24
 8008032:	2200      	movs	r2, #0
 8008034:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008036:	7bfa      	ldrb	r2, [r7, #15]
 8008038:	6879      	ldr	r1, [r7, #4]
 800803a:	4613      	mov	r3, r2
 800803c:	00db      	lsls	r3, r3, #3
 800803e:	4413      	add	r3, r2
 8008040:	009b      	lsls	r3, r3, #2
 8008042:	440b      	add	r3, r1
 8008044:	331c      	adds	r3, #28
 8008046:	2200      	movs	r2, #0
 8008048:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800804a:	7bfa      	ldrb	r2, [r7, #15]
 800804c:	6879      	ldr	r1, [r7, #4]
 800804e:	4613      	mov	r3, r2
 8008050:	00db      	lsls	r3, r3, #3
 8008052:	4413      	add	r3, r2
 8008054:	009b      	lsls	r3, r3, #2
 8008056:	440b      	add	r3, r1
 8008058:	3320      	adds	r3, #32
 800805a:	2200      	movs	r2, #0
 800805c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800805e:	7bfa      	ldrb	r2, [r7, #15]
 8008060:	6879      	ldr	r1, [r7, #4]
 8008062:	4613      	mov	r3, r2
 8008064:	00db      	lsls	r3, r3, #3
 8008066:	4413      	add	r3, r2
 8008068:	009b      	lsls	r3, r3, #2
 800806a:	440b      	add	r3, r1
 800806c:	3324      	adds	r3, #36	@ 0x24
 800806e:	2200      	movs	r2, #0
 8008070:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008072:	7bfb      	ldrb	r3, [r7, #15]
 8008074:	3301      	adds	r3, #1
 8008076:	73fb      	strb	r3, [r7, #15]
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	791b      	ldrb	r3, [r3, #4]
 800807c:	7bfa      	ldrb	r2, [r7, #15]
 800807e:	429a      	cmp	r2, r3
 8008080:	d3af      	bcc.n	8007fe2 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008082:	2300      	movs	r3, #0
 8008084:	73fb      	strb	r3, [r7, #15]
 8008086:	e044      	b.n	8008112 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008088:	7bfa      	ldrb	r2, [r7, #15]
 800808a:	6879      	ldr	r1, [r7, #4]
 800808c:	4613      	mov	r3, r2
 800808e:	00db      	lsls	r3, r3, #3
 8008090:	4413      	add	r3, r2
 8008092:	009b      	lsls	r3, r3, #2
 8008094:	440b      	add	r3, r1
 8008096:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800809a:	2200      	movs	r2, #0
 800809c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800809e:	7bfa      	ldrb	r2, [r7, #15]
 80080a0:	6879      	ldr	r1, [r7, #4]
 80080a2:	4613      	mov	r3, r2
 80080a4:	00db      	lsls	r3, r3, #3
 80080a6:	4413      	add	r3, r2
 80080a8:	009b      	lsls	r3, r3, #2
 80080aa:	440b      	add	r3, r1
 80080ac:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80080b0:	7bfa      	ldrb	r2, [r7, #15]
 80080b2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80080b4:	7bfa      	ldrb	r2, [r7, #15]
 80080b6:	6879      	ldr	r1, [r7, #4]
 80080b8:	4613      	mov	r3, r2
 80080ba:	00db      	lsls	r3, r3, #3
 80080bc:	4413      	add	r3, r2
 80080be:	009b      	lsls	r3, r3, #2
 80080c0:	440b      	add	r3, r1
 80080c2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80080c6:	2200      	movs	r2, #0
 80080c8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80080ca:	7bfa      	ldrb	r2, [r7, #15]
 80080cc:	6879      	ldr	r1, [r7, #4]
 80080ce:	4613      	mov	r3, r2
 80080d0:	00db      	lsls	r3, r3, #3
 80080d2:	4413      	add	r3, r2
 80080d4:	009b      	lsls	r3, r3, #2
 80080d6:	440b      	add	r3, r1
 80080d8:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80080dc:	2200      	movs	r2, #0
 80080de:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80080e0:	7bfa      	ldrb	r2, [r7, #15]
 80080e2:	6879      	ldr	r1, [r7, #4]
 80080e4:	4613      	mov	r3, r2
 80080e6:	00db      	lsls	r3, r3, #3
 80080e8:	4413      	add	r3, r2
 80080ea:	009b      	lsls	r3, r3, #2
 80080ec:	440b      	add	r3, r1
 80080ee:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80080f2:	2200      	movs	r2, #0
 80080f4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80080f6:	7bfa      	ldrb	r2, [r7, #15]
 80080f8:	6879      	ldr	r1, [r7, #4]
 80080fa:	4613      	mov	r3, r2
 80080fc:	00db      	lsls	r3, r3, #3
 80080fe:	4413      	add	r3, r2
 8008100:	009b      	lsls	r3, r3, #2
 8008102:	440b      	add	r3, r1
 8008104:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8008108:	2200      	movs	r2, #0
 800810a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800810c:	7bfb      	ldrb	r3, [r7, #15]
 800810e:	3301      	adds	r3, #1
 8008110:	73fb      	strb	r3, [r7, #15]
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	791b      	ldrb	r3, [r3, #4]
 8008116:	7bfa      	ldrb	r2, [r7, #15]
 8008118:	429a      	cmp	r2, r3
 800811a:	d3b5      	bcc.n	8008088 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6818      	ldr	r0, [r3, #0]
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	7c1a      	ldrb	r2, [r3, #16]
 8008124:	f88d 2000 	strb.w	r2, [sp]
 8008128:	3304      	adds	r3, #4
 800812a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800812c:	f004 fe18 	bl	800cd60 <USB_DevInit>
 8008130:	4603      	mov	r3, r0
 8008132:	2b00      	cmp	r3, #0
 8008134:	d005      	beq.n	8008142 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2202      	movs	r2, #2
 800813a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800813e:	2301      	movs	r3, #1
 8008140:	e00c      	b.n	800815c <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	2200      	movs	r2, #0
 8008146:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2201      	movs	r2, #1
 800814c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	4618      	mov	r0, r3
 8008156:	f005 fe62 	bl	800de1e <USB_DevDisconnect>

  return HAL_OK;
 800815a:	2300      	movs	r3, #0
}
 800815c:	4618      	mov	r0, r3
 800815e:	3710      	adds	r7, #16
 8008160:	46bd      	mov	sp, r7
 8008162:	bd80      	pop	{r7, pc}

08008164 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b084      	sub	sp, #16
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008178:	2b01      	cmp	r3, #1
 800817a:	d101      	bne.n	8008180 <HAL_PCD_Start+0x1c>
 800817c:	2302      	movs	r3, #2
 800817e:	e022      	b.n	80081c6 <HAL_PCD_Start+0x62>
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2201      	movs	r2, #1
 8008184:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	68db      	ldr	r3, [r3, #12]
 800818c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008190:	2b00      	cmp	r3, #0
 8008192:	d009      	beq.n	80081a8 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8008198:	2b01      	cmp	r3, #1
 800819a:	d105      	bne.n	80081a8 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081a0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	4618      	mov	r0, r3
 80081ae:	f004 fd69 	bl	800cc84 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	4618      	mov	r0, r3
 80081b8:	f005 fe10 	bl	800dddc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2200      	movs	r2, #0
 80081c0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80081c4:	2300      	movs	r3, #0
}
 80081c6:	4618      	mov	r0, r3
 80081c8:	3710      	adds	r7, #16
 80081ca:	46bd      	mov	sp, r7
 80081cc:	bd80      	pop	{r7, pc}

080081ce <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80081ce:	b590      	push	{r4, r7, lr}
 80081d0:	b08d      	sub	sp, #52	@ 0x34
 80081d2:	af00      	add	r7, sp, #0
 80081d4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081dc:	6a3b      	ldr	r3, [r7, #32]
 80081de:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	4618      	mov	r0, r3
 80081e6:	f005 fece 	bl	800df86 <USB_GetMode>
 80081ea:	4603      	mov	r3, r0
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	f040 848c 	bne.w	8008b0a <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	4618      	mov	r0, r3
 80081f8:	f005 fe32 	bl	800de60 <USB_ReadInterrupts>
 80081fc:	4603      	mov	r3, r0
 80081fe:	2b00      	cmp	r3, #0
 8008200:	f000 8482 	beq.w	8008b08 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8008204:	69fb      	ldr	r3, [r7, #28]
 8008206:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800820a:	689b      	ldr	r3, [r3, #8]
 800820c:	0a1b      	lsrs	r3, r3, #8
 800820e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	4618      	mov	r0, r3
 800821e:	f005 fe1f 	bl	800de60 <USB_ReadInterrupts>
 8008222:	4603      	mov	r3, r0
 8008224:	f003 0302 	and.w	r3, r3, #2
 8008228:	2b02      	cmp	r3, #2
 800822a:	d107      	bne.n	800823c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	695a      	ldr	r2, [r3, #20]
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	f002 0202 	and.w	r2, r2, #2
 800823a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	4618      	mov	r0, r3
 8008242:	f005 fe0d 	bl	800de60 <USB_ReadInterrupts>
 8008246:	4603      	mov	r3, r0
 8008248:	f003 0310 	and.w	r3, r3, #16
 800824c:	2b10      	cmp	r3, #16
 800824e:	d161      	bne.n	8008314 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	699a      	ldr	r2, [r3, #24]
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f022 0210 	bic.w	r2, r2, #16
 800825e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8008260:	6a3b      	ldr	r3, [r7, #32]
 8008262:	6a1b      	ldr	r3, [r3, #32]
 8008264:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8008266:	69bb      	ldr	r3, [r7, #24]
 8008268:	f003 020f 	and.w	r2, r3, #15
 800826c:	4613      	mov	r3, r2
 800826e:	00db      	lsls	r3, r3, #3
 8008270:	4413      	add	r3, r2
 8008272:	009b      	lsls	r3, r3, #2
 8008274:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008278:	687a      	ldr	r2, [r7, #4]
 800827a:	4413      	add	r3, r2
 800827c:	3304      	adds	r3, #4
 800827e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8008280:	69bb      	ldr	r3, [r7, #24]
 8008282:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8008286:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800828a:	d124      	bne.n	80082d6 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800828c:	69ba      	ldr	r2, [r7, #24]
 800828e:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8008292:	4013      	ands	r3, r2
 8008294:	2b00      	cmp	r3, #0
 8008296:	d035      	beq.n	8008304 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008298:	697b      	ldr	r3, [r7, #20]
 800829a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800829c:	69bb      	ldr	r3, [r7, #24]
 800829e:	091b      	lsrs	r3, r3, #4
 80082a0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80082a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80082a6:	b29b      	uxth	r3, r3
 80082a8:	461a      	mov	r2, r3
 80082aa:	6a38      	ldr	r0, [r7, #32]
 80082ac:	f005 fc44 	bl	800db38 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80082b0:	697b      	ldr	r3, [r7, #20]
 80082b2:	68da      	ldr	r2, [r3, #12]
 80082b4:	69bb      	ldr	r3, [r7, #24]
 80082b6:	091b      	lsrs	r3, r3, #4
 80082b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80082bc:	441a      	add	r2, r3
 80082be:	697b      	ldr	r3, [r7, #20]
 80082c0:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80082c2:	697b      	ldr	r3, [r7, #20]
 80082c4:	695a      	ldr	r2, [r3, #20]
 80082c6:	69bb      	ldr	r3, [r7, #24]
 80082c8:	091b      	lsrs	r3, r3, #4
 80082ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80082ce:	441a      	add	r2, r3
 80082d0:	697b      	ldr	r3, [r7, #20]
 80082d2:	615a      	str	r2, [r3, #20]
 80082d4:	e016      	b.n	8008304 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80082d6:	69bb      	ldr	r3, [r7, #24]
 80082d8:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80082dc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80082e0:	d110      	bne.n	8008304 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80082e8:	2208      	movs	r2, #8
 80082ea:	4619      	mov	r1, r3
 80082ec:	6a38      	ldr	r0, [r7, #32]
 80082ee:	f005 fc23 	bl	800db38 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80082f2:	697b      	ldr	r3, [r7, #20]
 80082f4:	695a      	ldr	r2, [r3, #20]
 80082f6:	69bb      	ldr	r3, [r7, #24]
 80082f8:	091b      	lsrs	r3, r3, #4
 80082fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80082fe:	441a      	add	r2, r3
 8008300:	697b      	ldr	r3, [r7, #20]
 8008302:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	699a      	ldr	r2, [r3, #24]
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f042 0210 	orr.w	r2, r2, #16
 8008312:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4618      	mov	r0, r3
 800831a:	f005 fda1 	bl	800de60 <USB_ReadInterrupts>
 800831e:	4603      	mov	r3, r0
 8008320:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008324:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008328:	f040 80a7 	bne.w	800847a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800832c:	2300      	movs	r3, #0
 800832e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	4618      	mov	r0, r3
 8008336:	f005 fda6 	bl	800de86 <USB_ReadDevAllOutEpInterrupt>
 800833a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800833c:	e099      	b.n	8008472 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800833e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008340:	f003 0301 	and.w	r3, r3, #1
 8008344:	2b00      	cmp	r3, #0
 8008346:	f000 808e 	beq.w	8008466 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008350:	b2d2      	uxtb	r2, r2
 8008352:	4611      	mov	r1, r2
 8008354:	4618      	mov	r0, r3
 8008356:	f005 fdca 	bl	800deee <USB_ReadDevOutEPInterrupt>
 800835a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	f003 0301 	and.w	r3, r3, #1
 8008362:	2b00      	cmp	r3, #0
 8008364:	d00c      	beq.n	8008380 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8008366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008368:	015a      	lsls	r2, r3, #5
 800836a:	69fb      	ldr	r3, [r7, #28]
 800836c:	4413      	add	r3, r2
 800836e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008372:	461a      	mov	r2, r3
 8008374:	2301      	movs	r3, #1
 8008376:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8008378:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800837a:	6878      	ldr	r0, [r7, #4]
 800837c:	f000 fea4 	bl	80090c8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8008380:	693b      	ldr	r3, [r7, #16]
 8008382:	f003 0308 	and.w	r3, r3, #8
 8008386:	2b00      	cmp	r3, #0
 8008388:	d00c      	beq.n	80083a4 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800838a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800838c:	015a      	lsls	r2, r3, #5
 800838e:	69fb      	ldr	r3, [r7, #28]
 8008390:	4413      	add	r3, r2
 8008392:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008396:	461a      	mov	r2, r3
 8008398:	2308      	movs	r3, #8
 800839a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800839c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800839e:	6878      	ldr	r0, [r7, #4]
 80083a0:	f000 ff7a 	bl	8009298 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80083a4:	693b      	ldr	r3, [r7, #16]
 80083a6:	f003 0310 	and.w	r3, r3, #16
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d008      	beq.n	80083c0 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80083ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083b0:	015a      	lsls	r2, r3, #5
 80083b2:	69fb      	ldr	r3, [r7, #28]
 80083b4:	4413      	add	r3, r2
 80083b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083ba:	461a      	mov	r2, r3
 80083bc:	2310      	movs	r3, #16
 80083be:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80083c0:	693b      	ldr	r3, [r7, #16]
 80083c2:	f003 0302 	and.w	r3, r3, #2
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d030      	beq.n	800842c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80083ca:	6a3b      	ldr	r3, [r7, #32]
 80083cc:	695b      	ldr	r3, [r3, #20]
 80083ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083d2:	2b80      	cmp	r3, #128	@ 0x80
 80083d4:	d109      	bne.n	80083ea <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80083d6:	69fb      	ldr	r3, [r7, #28]
 80083d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083dc:	685b      	ldr	r3, [r3, #4]
 80083de:	69fa      	ldr	r2, [r7, #28]
 80083e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80083e4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80083e8:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80083ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80083ec:	4613      	mov	r3, r2
 80083ee:	00db      	lsls	r3, r3, #3
 80083f0:	4413      	add	r3, r2
 80083f2:	009b      	lsls	r3, r3, #2
 80083f4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80083f8:	687a      	ldr	r2, [r7, #4]
 80083fa:	4413      	add	r3, r2
 80083fc:	3304      	adds	r3, #4
 80083fe:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8008400:	697b      	ldr	r3, [r7, #20]
 8008402:	78db      	ldrb	r3, [r3, #3]
 8008404:	2b01      	cmp	r3, #1
 8008406:	d108      	bne.n	800841a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8008408:	697b      	ldr	r3, [r7, #20]
 800840a:	2200      	movs	r2, #0
 800840c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800840e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008410:	b2db      	uxtb	r3, r3
 8008412:	4619      	mov	r1, r3
 8008414:	6878      	ldr	r0, [r7, #4]
 8008416:	f008 fa19 	bl	801084c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800841a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800841c:	015a      	lsls	r2, r3, #5
 800841e:	69fb      	ldr	r3, [r7, #28]
 8008420:	4413      	add	r3, r2
 8008422:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008426:	461a      	mov	r2, r3
 8008428:	2302      	movs	r3, #2
 800842a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800842c:	693b      	ldr	r3, [r7, #16]
 800842e:	f003 0320 	and.w	r3, r3, #32
 8008432:	2b00      	cmp	r3, #0
 8008434:	d008      	beq.n	8008448 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008438:	015a      	lsls	r2, r3, #5
 800843a:	69fb      	ldr	r3, [r7, #28]
 800843c:	4413      	add	r3, r2
 800843e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008442:	461a      	mov	r2, r3
 8008444:	2320      	movs	r3, #32
 8008446:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8008448:	693b      	ldr	r3, [r7, #16]
 800844a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800844e:	2b00      	cmp	r3, #0
 8008450:	d009      	beq.n	8008466 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8008452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008454:	015a      	lsls	r2, r3, #5
 8008456:	69fb      	ldr	r3, [r7, #28]
 8008458:	4413      	add	r3, r2
 800845a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800845e:	461a      	mov	r2, r3
 8008460:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008464:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8008466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008468:	3301      	adds	r3, #1
 800846a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800846c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800846e:	085b      	lsrs	r3, r3, #1
 8008470:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8008472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008474:	2b00      	cmp	r3, #0
 8008476:	f47f af62 	bne.w	800833e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	4618      	mov	r0, r3
 8008480:	f005 fcee 	bl	800de60 <USB_ReadInterrupts>
 8008484:	4603      	mov	r3, r0
 8008486:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800848a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800848e:	f040 80db 	bne.w	8008648 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4618      	mov	r0, r3
 8008498:	f005 fd0f 	bl	800deba <USB_ReadDevAllInEpInterrupt>
 800849c:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800849e:	2300      	movs	r3, #0
 80084a0:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80084a2:	e0cd      	b.n	8008640 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80084a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084a6:	f003 0301 	and.w	r3, r3, #1
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	f000 80c2 	beq.w	8008634 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80084b6:	b2d2      	uxtb	r2, r2
 80084b8:	4611      	mov	r1, r2
 80084ba:	4618      	mov	r0, r3
 80084bc:	f005 fd35 	bl	800df2a <USB_ReadDevInEPInterrupt>
 80084c0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80084c2:	693b      	ldr	r3, [r7, #16]
 80084c4:	f003 0301 	and.w	r3, r3, #1
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d057      	beq.n	800857c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80084cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084ce:	f003 030f 	and.w	r3, r3, #15
 80084d2:	2201      	movs	r2, #1
 80084d4:	fa02 f303 	lsl.w	r3, r2, r3
 80084d8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80084da:	69fb      	ldr	r3, [r7, #28]
 80084dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	43db      	mvns	r3, r3
 80084e6:	69f9      	ldr	r1, [r7, #28]
 80084e8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80084ec:	4013      	ands	r3, r2
 80084ee:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80084f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084f2:	015a      	lsls	r2, r3, #5
 80084f4:	69fb      	ldr	r3, [r7, #28]
 80084f6:	4413      	add	r3, r2
 80084f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084fc:	461a      	mov	r2, r3
 80084fe:	2301      	movs	r3, #1
 8008500:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	799b      	ldrb	r3, [r3, #6]
 8008506:	2b01      	cmp	r3, #1
 8008508:	d132      	bne.n	8008570 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800850a:	6879      	ldr	r1, [r7, #4]
 800850c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800850e:	4613      	mov	r3, r2
 8008510:	00db      	lsls	r3, r3, #3
 8008512:	4413      	add	r3, r2
 8008514:	009b      	lsls	r3, r3, #2
 8008516:	440b      	add	r3, r1
 8008518:	3320      	adds	r3, #32
 800851a:	6819      	ldr	r1, [r3, #0]
 800851c:	6878      	ldr	r0, [r7, #4]
 800851e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008520:	4613      	mov	r3, r2
 8008522:	00db      	lsls	r3, r3, #3
 8008524:	4413      	add	r3, r2
 8008526:	009b      	lsls	r3, r3, #2
 8008528:	4403      	add	r3, r0
 800852a:	331c      	adds	r3, #28
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	4419      	add	r1, r3
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008534:	4613      	mov	r3, r2
 8008536:	00db      	lsls	r3, r3, #3
 8008538:	4413      	add	r3, r2
 800853a:	009b      	lsls	r3, r3, #2
 800853c:	4403      	add	r3, r0
 800853e:	3320      	adds	r3, #32
 8008540:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8008542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008544:	2b00      	cmp	r3, #0
 8008546:	d113      	bne.n	8008570 <HAL_PCD_IRQHandler+0x3a2>
 8008548:	6879      	ldr	r1, [r7, #4]
 800854a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800854c:	4613      	mov	r3, r2
 800854e:	00db      	lsls	r3, r3, #3
 8008550:	4413      	add	r3, r2
 8008552:	009b      	lsls	r3, r3, #2
 8008554:	440b      	add	r3, r1
 8008556:	3324      	adds	r3, #36	@ 0x24
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d108      	bne.n	8008570 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	6818      	ldr	r0, [r3, #0]
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008568:	461a      	mov	r2, r3
 800856a:	2101      	movs	r1, #1
 800856c:	f005 fd3c 	bl	800dfe8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8008570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008572:	b2db      	uxtb	r3, r3
 8008574:	4619      	mov	r1, r3
 8008576:	6878      	ldr	r0, [r7, #4]
 8008578:	f008 f8e3 	bl	8010742 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800857c:	693b      	ldr	r3, [r7, #16]
 800857e:	f003 0308 	and.w	r3, r3, #8
 8008582:	2b00      	cmp	r3, #0
 8008584:	d008      	beq.n	8008598 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8008586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008588:	015a      	lsls	r2, r3, #5
 800858a:	69fb      	ldr	r3, [r7, #28]
 800858c:	4413      	add	r3, r2
 800858e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008592:	461a      	mov	r2, r3
 8008594:	2308      	movs	r3, #8
 8008596:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8008598:	693b      	ldr	r3, [r7, #16]
 800859a:	f003 0310 	and.w	r3, r3, #16
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d008      	beq.n	80085b4 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80085a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085a4:	015a      	lsls	r2, r3, #5
 80085a6:	69fb      	ldr	r3, [r7, #28]
 80085a8:	4413      	add	r3, r2
 80085aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085ae:	461a      	mov	r2, r3
 80085b0:	2310      	movs	r3, #16
 80085b2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80085b4:	693b      	ldr	r3, [r7, #16]
 80085b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d008      	beq.n	80085d0 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80085be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085c0:	015a      	lsls	r2, r3, #5
 80085c2:	69fb      	ldr	r3, [r7, #28]
 80085c4:	4413      	add	r3, r2
 80085c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085ca:	461a      	mov	r2, r3
 80085cc:	2340      	movs	r3, #64	@ 0x40
 80085ce:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80085d0:	693b      	ldr	r3, [r7, #16]
 80085d2:	f003 0302 	and.w	r3, r3, #2
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d023      	beq.n	8008622 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80085da:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80085dc:	6a38      	ldr	r0, [r7, #32]
 80085de:	f004 fd23 	bl	800d028 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80085e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80085e4:	4613      	mov	r3, r2
 80085e6:	00db      	lsls	r3, r3, #3
 80085e8:	4413      	add	r3, r2
 80085ea:	009b      	lsls	r3, r3, #2
 80085ec:	3310      	adds	r3, #16
 80085ee:	687a      	ldr	r2, [r7, #4]
 80085f0:	4413      	add	r3, r2
 80085f2:	3304      	adds	r3, #4
 80085f4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80085f6:	697b      	ldr	r3, [r7, #20]
 80085f8:	78db      	ldrb	r3, [r3, #3]
 80085fa:	2b01      	cmp	r3, #1
 80085fc:	d108      	bne.n	8008610 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80085fe:	697b      	ldr	r3, [r7, #20]
 8008600:	2200      	movs	r2, #0
 8008602:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8008604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008606:	b2db      	uxtb	r3, r3
 8008608:	4619      	mov	r1, r3
 800860a:	6878      	ldr	r0, [r7, #4]
 800860c:	f008 f930 	bl	8010870 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8008610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008612:	015a      	lsls	r2, r3, #5
 8008614:	69fb      	ldr	r3, [r7, #28]
 8008616:	4413      	add	r3, r2
 8008618:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800861c:	461a      	mov	r2, r3
 800861e:	2302      	movs	r3, #2
 8008620:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8008622:	693b      	ldr	r3, [r7, #16]
 8008624:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008628:	2b00      	cmp	r3, #0
 800862a:	d003      	beq.n	8008634 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800862c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	f000 fcbd 	bl	8008fae <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8008634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008636:	3301      	adds	r3, #1
 8008638:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800863a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800863c:	085b      	lsrs	r3, r3, #1
 800863e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8008640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008642:	2b00      	cmp	r3, #0
 8008644:	f47f af2e 	bne.w	80084a4 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	4618      	mov	r0, r3
 800864e:	f005 fc07 	bl	800de60 <USB_ReadInterrupts>
 8008652:	4603      	mov	r3, r0
 8008654:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008658:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800865c:	d122      	bne.n	80086a4 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800865e:	69fb      	ldr	r3, [r7, #28]
 8008660:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008664:	685b      	ldr	r3, [r3, #4]
 8008666:	69fa      	ldr	r2, [r7, #28]
 8008668:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800866c:	f023 0301 	bic.w	r3, r3, #1
 8008670:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8008678:	2b01      	cmp	r3, #1
 800867a:	d108      	bne.n	800868e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2200      	movs	r2, #0
 8008680:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008684:	2100      	movs	r1, #0
 8008686:	6878      	ldr	r0, [r7, #4]
 8008688:	f000 fea4 	bl	80093d4 <HAL_PCDEx_LPM_Callback>
 800868c:	e002      	b.n	8008694 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f008 f8ce 	bl	8010830 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	695a      	ldr	r2, [r3, #20]
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80086a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	4618      	mov	r0, r3
 80086aa:	f005 fbd9 	bl	800de60 <USB_ReadInterrupts>
 80086ae:	4603      	mov	r3, r0
 80086b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80086b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80086b8:	d112      	bne.n	80086e0 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80086ba:	69fb      	ldr	r3, [r7, #28]
 80086bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80086c0:	689b      	ldr	r3, [r3, #8]
 80086c2:	f003 0301 	and.w	r3, r3, #1
 80086c6:	2b01      	cmp	r3, #1
 80086c8:	d102      	bne.n	80086d0 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80086ca:	6878      	ldr	r0, [r7, #4]
 80086cc:	f008 f88a 	bl	80107e4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	695a      	ldr	r2, [r3, #20]
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80086de:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	4618      	mov	r0, r3
 80086e6:	f005 fbbb 	bl	800de60 <USB_ReadInterrupts>
 80086ea:	4603      	mov	r3, r0
 80086ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80086f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086f4:	f040 80b7 	bne.w	8008866 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80086f8:	69fb      	ldr	r3, [r7, #28]
 80086fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80086fe:	685b      	ldr	r3, [r3, #4]
 8008700:	69fa      	ldr	r2, [r7, #28]
 8008702:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008706:	f023 0301 	bic.w	r3, r3, #1
 800870a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	2110      	movs	r1, #16
 8008712:	4618      	mov	r0, r3
 8008714:	f004 fc88 	bl	800d028 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008718:	2300      	movs	r3, #0
 800871a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800871c:	e046      	b.n	80087ac <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800871e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008720:	015a      	lsls	r2, r3, #5
 8008722:	69fb      	ldr	r3, [r7, #28]
 8008724:	4413      	add	r3, r2
 8008726:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800872a:	461a      	mov	r2, r3
 800872c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008730:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008732:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008734:	015a      	lsls	r2, r3, #5
 8008736:	69fb      	ldr	r3, [r7, #28]
 8008738:	4413      	add	r3, r2
 800873a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008742:	0151      	lsls	r1, r2, #5
 8008744:	69fa      	ldr	r2, [r7, #28]
 8008746:	440a      	add	r2, r1
 8008748:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800874c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008750:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8008752:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008754:	015a      	lsls	r2, r3, #5
 8008756:	69fb      	ldr	r3, [r7, #28]
 8008758:	4413      	add	r3, r2
 800875a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800875e:	461a      	mov	r2, r3
 8008760:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008764:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008766:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008768:	015a      	lsls	r2, r3, #5
 800876a:	69fb      	ldr	r3, [r7, #28]
 800876c:	4413      	add	r3, r2
 800876e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008776:	0151      	lsls	r1, r2, #5
 8008778:	69fa      	ldr	r2, [r7, #28]
 800877a:	440a      	add	r2, r1
 800877c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008780:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008784:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008786:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008788:	015a      	lsls	r2, r3, #5
 800878a:	69fb      	ldr	r3, [r7, #28]
 800878c:	4413      	add	r3, r2
 800878e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008796:	0151      	lsls	r1, r2, #5
 8008798:	69fa      	ldr	r2, [r7, #28]
 800879a:	440a      	add	r2, r1
 800879c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80087a0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80087a4:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80087a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087a8:	3301      	adds	r3, #1
 80087aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	791b      	ldrb	r3, [r3, #4]
 80087b0:	461a      	mov	r2, r3
 80087b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087b4:	4293      	cmp	r3, r2
 80087b6:	d3b2      	bcc.n	800871e <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80087b8:	69fb      	ldr	r3, [r7, #28]
 80087ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80087be:	69db      	ldr	r3, [r3, #28]
 80087c0:	69fa      	ldr	r2, [r7, #28]
 80087c2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80087c6:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80087ca:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	7bdb      	ldrb	r3, [r3, #15]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d016      	beq.n	8008802 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80087d4:	69fb      	ldr	r3, [r7, #28]
 80087d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80087da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80087de:	69fa      	ldr	r2, [r7, #28]
 80087e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80087e4:	f043 030b 	orr.w	r3, r3, #11
 80087e8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80087ec:	69fb      	ldr	r3, [r7, #28]
 80087ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80087f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087f4:	69fa      	ldr	r2, [r7, #28]
 80087f6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80087fa:	f043 030b 	orr.w	r3, r3, #11
 80087fe:	6453      	str	r3, [r2, #68]	@ 0x44
 8008800:	e015      	b.n	800882e <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8008802:	69fb      	ldr	r3, [r7, #28]
 8008804:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008808:	695b      	ldr	r3, [r3, #20]
 800880a:	69fa      	ldr	r2, [r7, #28]
 800880c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008810:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8008814:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8008818:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800881a:	69fb      	ldr	r3, [r7, #28]
 800881c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008820:	691b      	ldr	r3, [r3, #16]
 8008822:	69fa      	ldr	r2, [r7, #28]
 8008824:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008828:	f043 030b 	orr.w	r3, r3, #11
 800882c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800882e:	69fb      	ldr	r3, [r7, #28]
 8008830:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	69fa      	ldr	r2, [r7, #28]
 8008838:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800883c:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008840:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6818      	ldr	r0, [r3, #0]
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008850:	461a      	mov	r2, r3
 8008852:	f005 fbc9 	bl	800dfe8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	695a      	ldr	r2, [r3, #20]
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8008864:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	4618      	mov	r0, r3
 800886c:	f005 faf8 	bl	800de60 <USB_ReadInterrupts>
 8008870:	4603      	mov	r3, r0
 8008872:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008876:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800887a:	d123      	bne.n	80088c4 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	4618      	mov	r0, r3
 8008882:	f005 fb8e 	bl	800dfa2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	4618      	mov	r0, r3
 800888c:	f004 fc45 	bl	800d11a <USB_GetDevSpeed>
 8008890:	4603      	mov	r3, r0
 8008892:	461a      	mov	r2, r3
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681c      	ldr	r4, [r3, #0]
 800889c:	f001 f9ca 	bl	8009c34 <HAL_RCC_GetHCLKFreq>
 80088a0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80088a6:	461a      	mov	r2, r3
 80088a8:	4620      	mov	r0, r4
 80088aa:	f004 f949 	bl	800cb40 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80088ae:	6878      	ldr	r0, [r7, #4]
 80088b0:	f007 ff6f 	bl	8010792 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	695a      	ldr	r2, [r3, #20]
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80088c2:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	4618      	mov	r0, r3
 80088ca:	f005 fac9 	bl	800de60 <USB_ReadInterrupts>
 80088ce:	4603      	mov	r3, r0
 80088d0:	f003 0308 	and.w	r3, r3, #8
 80088d4:	2b08      	cmp	r3, #8
 80088d6:	d10a      	bne.n	80088ee <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80088d8:	6878      	ldr	r0, [r7, #4]
 80088da:	f007 ff4c 	bl	8010776 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	695a      	ldr	r2, [r3, #20]
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	f002 0208 	and.w	r2, r2, #8
 80088ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	4618      	mov	r0, r3
 80088f4:	f005 fab4 	bl	800de60 <USB_ReadInterrupts>
 80088f8:	4603      	mov	r3, r0
 80088fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80088fe:	2b80      	cmp	r3, #128	@ 0x80
 8008900:	d123      	bne.n	800894a <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8008902:	6a3b      	ldr	r3, [r7, #32]
 8008904:	699b      	ldr	r3, [r3, #24]
 8008906:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800890a:	6a3b      	ldr	r3, [r7, #32]
 800890c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800890e:	2301      	movs	r3, #1
 8008910:	627b      	str	r3, [r7, #36]	@ 0x24
 8008912:	e014      	b.n	800893e <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8008914:	6879      	ldr	r1, [r7, #4]
 8008916:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008918:	4613      	mov	r3, r2
 800891a:	00db      	lsls	r3, r3, #3
 800891c:	4413      	add	r3, r2
 800891e:	009b      	lsls	r3, r3, #2
 8008920:	440b      	add	r3, r1
 8008922:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8008926:	781b      	ldrb	r3, [r3, #0]
 8008928:	2b01      	cmp	r3, #1
 800892a:	d105      	bne.n	8008938 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800892c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800892e:	b2db      	uxtb	r3, r3
 8008930:	4619      	mov	r1, r3
 8008932:	6878      	ldr	r0, [r7, #4]
 8008934:	f000 fb0a 	bl	8008f4c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800893a:	3301      	adds	r3, #1
 800893c:	627b      	str	r3, [r7, #36]	@ 0x24
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	791b      	ldrb	r3, [r3, #4]
 8008942:	461a      	mov	r2, r3
 8008944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008946:	4293      	cmp	r3, r2
 8008948:	d3e4      	bcc.n	8008914 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	4618      	mov	r0, r3
 8008950:	f005 fa86 	bl	800de60 <USB_ReadInterrupts>
 8008954:	4603      	mov	r3, r0
 8008956:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800895a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800895e:	d13c      	bne.n	80089da <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008960:	2301      	movs	r3, #1
 8008962:	627b      	str	r3, [r7, #36]	@ 0x24
 8008964:	e02b      	b.n	80089be <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8008966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008968:	015a      	lsls	r2, r3, #5
 800896a:	69fb      	ldr	r3, [r7, #28]
 800896c:	4413      	add	r3, r2
 800896e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8008976:	6879      	ldr	r1, [r7, #4]
 8008978:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800897a:	4613      	mov	r3, r2
 800897c:	00db      	lsls	r3, r3, #3
 800897e:	4413      	add	r3, r2
 8008980:	009b      	lsls	r3, r3, #2
 8008982:	440b      	add	r3, r1
 8008984:	3318      	adds	r3, #24
 8008986:	781b      	ldrb	r3, [r3, #0]
 8008988:	2b01      	cmp	r3, #1
 800898a:	d115      	bne.n	80089b8 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800898c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800898e:	2b00      	cmp	r3, #0
 8008990:	da12      	bge.n	80089b8 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8008992:	6879      	ldr	r1, [r7, #4]
 8008994:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008996:	4613      	mov	r3, r2
 8008998:	00db      	lsls	r3, r3, #3
 800899a:	4413      	add	r3, r2
 800899c:	009b      	lsls	r3, r3, #2
 800899e:	440b      	add	r3, r1
 80089a0:	3317      	adds	r3, #23
 80089a2:	2201      	movs	r2, #1
 80089a4:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80089a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089a8:	b2db      	uxtb	r3, r3
 80089aa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80089ae:	b2db      	uxtb	r3, r3
 80089b0:	4619      	mov	r1, r3
 80089b2:	6878      	ldr	r0, [r7, #4]
 80089b4:	f000 faca 	bl	8008f4c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80089b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089ba:	3301      	adds	r3, #1
 80089bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	791b      	ldrb	r3, [r3, #4]
 80089c2:	461a      	mov	r2, r3
 80089c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089c6:	4293      	cmp	r3, r2
 80089c8:	d3cd      	bcc.n	8008966 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	695a      	ldr	r2, [r3, #20]
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80089d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	4618      	mov	r0, r3
 80089e0:	f005 fa3e 	bl	800de60 <USB_ReadInterrupts>
 80089e4:	4603      	mov	r3, r0
 80089e6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80089ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80089ee:	d156      	bne.n	8008a9e <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80089f0:	2301      	movs	r3, #1
 80089f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80089f4:	e045      	b.n	8008a82 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80089f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089f8:	015a      	lsls	r2, r3, #5
 80089fa:	69fb      	ldr	r3, [r7, #28]
 80089fc:	4413      	add	r3, r2
 80089fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8008a06:	6879      	ldr	r1, [r7, #4]
 8008a08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a0a:	4613      	mov	r3, r2
 8008a0c:	00db      	lsls	r3, r3, #3
 8008a0e:	4413      	add	r3, r2
 8008a10:	009b      	lsls	r3, r3, #2
 8008a12:	440b      	add	r3, r1
 8008a14:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8008a18:	781b      	ldrb	r3, [r3, #0]
 8008a1a:	2b01      	cmp	r3, #1
 8008a1c:	d12e      	bne.n	8008a7c <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8008a1e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	da2b      	bge.n	8008a7c <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8008a24:	69bb      	ldr	r3, [r7, #24]
 8008a26:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8008a30:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8008a34:	429a      	cmp	r2, r3
 8008a36:	d121      	bne.n	8008a7c <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8008a38:	6879      	ldr	r1, [r7, #4]
 8008a3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a3c:	4613      	mov	r3, r2
 8008a3e:	00db      	lsls	r3, r3, #3
 8008a40:	4413      	add	r3, r2
 8008a42:	009b      	lsls	r3, r3, #2
 8008a44:	440b      	add	r3, r1
 8008a46:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8008a4a:	2201      	movs	r2, #1
 8008a4c:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8008a4e:	6a3b      	ldr	r3, [r7, #32]
 8008a50:	699b      	ldr	r3, [r3, #24]
 8008a52:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008a56:	6a3b      	ldr	r3, [r7, #32]
 8008a58:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8008a5a:	6a3b      	ldr	r3, [r7, #32]
 8008a5c:	695b      	ldr	r3, [r3, #20]
 8008a5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d10a      	bne.n	8008a7c <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8008a66:	69fb      	ldr	r3, [r7, #28]
 8008a68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a6c:	685b      	ldr	r3, [r3, #4]
 8008a6e:	69fa      	ldr	r2, [r7, #28]
 8008a70:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008a74:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008a78:	6053      	str	r3, [r2, #4]
            break;
 8008a7a:	e008      	b.n	8008a8e <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a7e:	3301      	adds	r3, #1
 8008a80:	627b      	str	r3, [r7, #36]	@ 0x24
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	791b      	ldrb	r3, [r3, #4]
 8008a86:	461a      	mov	r2, r3
 8008a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a8a:	4293      	cmp	r3, r2
 8008a8c:	d3b3      	bcc.n	80089f6 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	695a      	ldr	r2, [r3, #20]
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8008a9c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	f005 f9dc 	bl	800de60 <USB_ReadInterrupts>
 8008aa8:	4603      	mov	r3, r0
 8008aaa:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008aae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ab2:	d10a      	bne.n	8008aca <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8008ab4:	6878      	ldr	r0, [r7, #4]
 8008ab6:	f007 feed 	bl	8010894 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	695a      	ldr	r2, [r3, #20]
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8008ac8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	4618      	mov	r0, r3
 8008ad0:	f005 f9c6 	bl	800de60 <USB_ReadInterrupts>
 8008ad4:	4603      	mov	r3, r0
 8008ad6:	f003 0304 	and.w	r3, r3, #4
 8008ada:	2b04      	cmp	r3, #4
 8008adc:	d115      	bne.n	8008b0a <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	685b      	ldr	r3, [r3, #4]
 8008ae4:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8008ae6:	69bb      	ldr	r3, [r7, #24]
 8008ae8:	f003 0304 	and.w	r3, r3, #4
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d002      	beq.n	8008af6 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8008af0:	6878      	ldr	r0, [r7, #4]
 8008af2:	f007 fedd 	bl	80108b0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	6859      	ldr	r1, [r3, #4]
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	69ba      	ldr	r2, [r7, #24]
 8008b02:	430a      	orrs	r2, r1
 8008b04:	605a      	str	r2, [r3, #4]
 8008b06:	e000      	b.n	8008b0a <HAL_PCD_IRQHandler+0x93c>
      return;
 8008b08:	bf00      	nop
    }
  }
}
 8008b0a:	3734      	adds	r7, #52	@ 0x34
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	bd90      	pop	{r4, r7, pc}

08008b10 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b082      	sub	sp, #8
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]
 8008b18:	460b      	mov	r3, r1
 8008b1a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008b22:	2b01      	cmp	r3, #1
 8008b24:	d101      	bne.n	8008b2a <HAL_PCD_SetAddress+0x1a>
 8008b26:	2302      	movs	r3, #2
 8008b28:	e012      	b.n	8008b50 <HAL_PCD_SetAddress+0x40>
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2201      	movs	r2, #1
 8008b2e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	78fa      	ldrb	r2, [r7, #3]
 8008b36:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	78fa      	ldrb	r2, [r7, #3]
 8008b3e:	4611      	mov	r1, r2
 8008b40:	4618      	mov	r0, r3
 8008b42:	f005 f925 	bl	800dd90 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	2200      	movs	r2, #0
 8008b4a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8008b4e:	2300      	movs	r3, #0
}
 8008b50:	4618      	mov	r0, r3
 8008b52:	3708      	adds	r7, #8
 8008b54:	46bd      	mov	sp, r7
 8008b56:	bd80      	pop	{r7, pc}

08008b58 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b084      	sub	sp, #16
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
 8008b60:	4608      	mov	r0, r1
 8008b62:	4611      	mov	r1, r2
 8008b64:	461a      	mov	r2, r3
 8008b66:	4603      	mov	r3, r0
 8008b68:	70fb      	strb	r3, [r7, #3]
 8008b6a:	460b      	mov	r3, r1
 8008b6c:	803b      	strh	r3, [r7, #0]
 8008b6e:	4613      	mov	r3, r2
 8008b70:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8008b72:	2300      	movs	r3, #0
 8008b74:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008b76:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	da0f      	bge.n	8008b9e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008b7e:	78fb      	ldrb	r3, [r7, #3]
 8008b80:	f003 020f 	and.w	r2, r3, #15
 8008b84:	4613      	mov	r3, r2
 8008b86:	00db      	lsls	r3, r3, #3
 8008b88:	4413      	add	r3, r2
 8008b8a:	009b      	lsls	r3, r3, #2
 8008b8c:	3310      	adds	r3, #16
 8008b8e:	687a      	ldr	r2, [r7, #4]
 8008b90:	4413      	add	r3, r2
 8008b92:	3304      	adds	r3, #4
 8008b94:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	2201      	movs	r2, #1
 8008b9a:	705a      	strb	r2, [r3, #1]
 8008b9c:	e00f      	b.n	8008bbe <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008b9e:	78fb      	ldrb	r3, [r7, #3]
 8008ba0:	f003 020f 	and.w	r2, r3, #15
 8008ba4:	4613      	mov	r3, r2
 8008ba6:	00db      	lsls	r3, r3, #3
 8008ba8:	4413      	add	r3, r2
 8008baa:	009b      	lsls	r3, r3, #2
 8008bac:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008bb0:	687a      	ldr	r2, [r7, #4]
 8008bb2:	4413      	add	r3, r2
 8008bb4:	3304      	adds	r3, #4
 8008bb6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	2200      	movs	r2, #0
 8008bbc:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8008bbe:	78fb      	ldrb	r3, [r7, #3]
 8008bc0:	f003 030f 	and.w	r3, r3, #15
 8008bc4:	b2da      	uxtb	r2, r3
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8008bca:	883b      	ldrh	r3, [r7, #0]
 8008bcc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	78ba      	ldrb	r2, [r7, #2]
 8008bd8:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	785b      	ldrb	r3, [r3, #1]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d004      	beq.n	8008bec <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	781b      	ldrb	r3, [r3, #0]
 8008be6:	461a      	mov	r2, r3
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8008bec:	78bb      	ldrb	r3, [r7, #2]
 8008bee:	2b02      	cmp	r3, #2
 8008bf0:	d102      	bne.n	8008bf8 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	2200      	movs	r2, #0
 8008bf6:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008bfe:	2b01      	cmp	r3, #1
 8008c00:	d101      	bne.n	8008c06 <HAL_PCD_EP_Open+0xae>
 8008c02:	2302      	movs	r3, #2
 8008c04:	e00e      	b.n	8008c24 <HAL_PCD_EP_Open+0xcc>
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2201      	movs	r2, #1
 8008c0a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	68f9      	ldr	r1, [r7, #12]
 8008c14:	4618      	mov	r0, r3
 8008c16:	f004 faa5 	bl	800d164 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8008c22:	7afb      	ldrb	r3, [r7, #11]
}
 8008c24:	4618      	mov	r0, r3
 8008c26:	3710      	adds	r7, #16
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	bd80      	pop	{r7, pc}

08008c2c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b084      	sub	sp, #16
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
 8008c34:	460b      	mov	r3, r1
 8008c36:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008c38:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	da0f      	bge.n	8008c60 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008c40:	78fb      	ldrb	r3, [r7, #3]
 8008c42:	f003 020f 	and.w	r2, r3, #15
 8008c46:	4613      	mov	r3, r2
 8008c48:	00db      	lsls	r3, r3, #3
 8008c4a:	4413      	add	r3, r2
 8008c4c:	009b      	lsls	r3, r3, #2
 8008c4e:	3310      	adds	r3, #16
 8008c50:	687a      	ldr	r2, [r7, #4]
 8008c52:	4413      	add	r3, r2
 8008c54:	3304      	adds	r3, #4
 8008c56:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	2201      	movs	r2, #1
 8008c5c:	705a      	strb	r2, [r3, #1]
 8008c5e:	e00f      	b.n	8008c80 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008c60:	78fb      	ldrb	r3, [r7, #3]
 8008c62:	f003 020f 	and.w	r2, r3, #15
 8008c66:	4613      	mov	r3, r2
 8008c68:	00db      	lsls	r3, r3, #3
 8008c6a:	4413      	add	r3, r2
 8008c6c:	009b      	lsls	r3, r3, #2
 8008c6e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008c72:	687a      	ldr	r2, [r7, #4]
 8008c74:	4413      	add	r3, r2
 8008c76:	3304      	adds	r3, #4
 8008c78:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8008c80:	78fb      	ldrb	r3, [r7, #3]
 8008c82:	f003 030f 	and.w	r3, r3, #15
 8008c86:	b2da      	uxtb	r2, r3
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008c92:	2b01      	cmp	r3, #1
 8008c94:	d101      	bne.n	8008c9a <HAL_PCD_EP_Close+0x6e>
 8008c96:	2302      	movs	r3, #2
 8008c98:	e00e      	b.n	8008cb8 <HAL_PCD_EP_Close+0x8c>
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2201      	movs	r2, #1
 8008c9e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	68f9      	ldr	r1, [r7, #12]
 8008ca8:	4618      	mov	r0, r3
 8008caa:	f004 fae3 	bl	800d274 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8008cb6:	2300      	movs	r3, #0
}
 8008cb8:	4618      	mov	r0, r3
 8008cba:	3710      	adds	r7, #16
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	bd80      	pop	{r7, pc}

08008cc0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	b086      	sub	sp, #24
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	60f8      	str	r0, [r7, #12]
 8008cc8:	607a      	str	r2, [r7, #4]
 8008cca:	603b      	str	r3, [r7, #0]
 8008ccc:	460b      	mov	r3, r1
 8008cce:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008cd0:	7afb      	ldrb	r3, [r7, #11]
 8008cd2:	f003 020f 	and.w	r2, r3, #15
 8008cd6:	4613      	mov	r3, r2
 8008cd8:	00db      	lsls	r3, r3, #3
 8008cda:	4413      	add	r3, r2
 8008cdc:	009b      	lsls	r3, r3, #2
 8008cde:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008ce2:	68fa      	ldr	r2, [r7, #12]
 8008ce4:	4413      	add	r3, r2
 8008ce6:	3304      	adds	r3, #4
 8008ce8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008cea:	697b      	ldr	r3, [r7, #20]
 8008cec:	687a      	ldr	r2, [r7, #4]
 8008cee:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8008cf0:	697b      	ldr	r3, [r7, #20]
 8008cf2:	683a      	ldr	r2, [r7, #0]
 8008cf4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8008cf6:	697b      	ldr	r3, [r7, #20]
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8008cfc:	697b      	ldr	r3, [r7, #20]
 8008cfe:	2200      	movs	r2, #0
 8008d00:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008d02:	7afb      	ldrb	r3, [r7, #11]
 8008d04:	f003 030f 	and.w	r3, r3, #15
 8008d08:	b2da      	uxtb	r2, r3
 8008d0a:	697b      	ldr	r3, [r7, #20]
 8008d0c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	799b      	ldrb	r3, [r3, #6]
 8008d12:	2b01      	cmp	r3, #1
 8008d14:	d102      	bne.n	8008d1c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8008d16:	687a      	ldr	r2, [r7, #4]
 8008d18:	697b      	ldr	r3, [r7, #20]
 8008d1a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	6818      	ldr	r0, [r3, #0]
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	799b      	ldrb	r3, [r3, #6]
 8008d24:	461a      	mov	r2, r3
 8008d26:	6979      	ldr	r1, [r7, #20]
 8008d28:	f004 fb80 	bl	800d42c <USB_EPStartXfer>

  return HAL_OK;
 8008d2c:	2300      	movs	r3, #0
}
 8008d2e:	4618      	mov	r0, r3
 8008d30:	3718      	adds	r7, #24
 8008d32:	46bd      	mov	sp, r7
 8008d34:	bd80      	pop	{r7, pc}

08008d36 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8008d36:	b480      	push	{r7}
 8008d38:	b083      	sub	sp, #12
 8008d3a:	af00      	add	r7, sp, #0
 8008d3c:	6078      	str	r0, [r7, #4]
 8008d3e:	460b      	mov	r3, r1
 8008d40:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8008d42:	78fb      	ldrb	r3, [r7, #3]
 8008d44:	f003 020f 	and.w	r2, r3, #15
 8008d48:	6879      	ldr	r1, [r7, #4]
 8008d4a:	4613      	mov	r3, r2
 8008d4c:	00db      	lsls	r3, r3, #3
 8008d4e:	4413      	add	r3, r2
 8008d50:	009b      	lsls	r3, r3, #2
 8008d52:	440b      	add	r3, r1
 8008d54:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8008d58:	681b      	ldr	r3, [r3, #0]
}
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	370c      	adds	r7, #12
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d64:	4770      	bx	lr

08008d66 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008d66:	b580      	push	{r7, lr}
 8008d68:	b086      	sub	sp, #24
 8008d6a:	af00      	add	r7, sp, #0
 8008d6c:	60f8      	str	r0, [r7, #12]
 8008d6e:	607a      	str	r2, [r7, #4]
 8008d70:	603b      	str	r3, [r7, #0]
 8008d72:	460b      	mov	r3, r1
 8008d74:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008d76:	7afb      	ldrb	r3, [r7, #11]
 8008d78:	f003 020f 	and.w	r2, r3, #15
 8008d7c:	4613      	mov	r3, r2
 8008d7e:	00db      	lsls	r3, r3, #3
 8008d80:	4413      	add	r3, r2
 8008d82:	009b      	lsls	r3, r3, #2
 8008d84:	3310      	adds	r3, #16
 8008d86:	68fa      	ldr	r2, [r7, #12]
 8008d88:	4413      	add	r3, r2
 8008d8a:	3304      	adds	r3, #4
 8008d8c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008d8e:	697b      	ldr	r3, [r7, #20]
 8008d90:	687a      	ldr	r2, [r7, #4]
 8008d92:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8008d94:	697b      	ldr	r3, [r7, #20]
 8008d96:	683a      	ldr	r2, [r7, #0]
 8008d98:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8008d9a:	697b      	ldr	r3, [r7, #20]
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8008da0:	697b      	ldr	r3, [r7, #20]
 8008da2:	2201      	movs	r2, #1
 8008da4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008da6:	7afb      	ldrb	r3, [r7, #11]
 8008da8:	f003 030f 	and.w	r3, r3, #15
 8008dac:	b2da      	uxtb	r2, r3
 8008dae:	697b      	ldr	r3, [r7, #20]
 8008db0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	799b      	ldrb	r3, [r3, #6]
 8008db6:	2b01      	cmp	r3, #1
 8008db8:	d102      	bne.n	8008dc0 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8008dba:	687a      	ldr	r2, [r7, #4]
 8008dbc:	697b      	ldr	r3, [r7, #20]
 8008dbe:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	6818      	ldr	r0, [r3, #0]
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	799b      	ldrb	r3, [r3, #6]
 8008dc8:	461a      	mov	r2, r3
 8008dca:	6979      	ldr	r1, [r7, #20]
 8008dcc:	f004 fb2e 	bl	800d42c <USB_EPStartXfer>

  return HAL_OK;
 8008dd0:	2300      	movs	r3, #0
}
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	3718      	adds	r7, #24
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	bd80      	pop	{r7, pc}

08008dda <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008dda:	b580      	push	{r7, lr}
 8008ddc:	b084      	sub	sp, #16
 8008dde:	af00      	add	r7, sp, #0
 8008de0:	6078      	str	r0, [r7, #4]
 8008de2:	460b      	mov	r3, r1
 8008de4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8008de6:	78fb      	ldrb	r3, [r7, #3]
 8008de8:	f003 030f 	and.w	r3, r3, #15
 8008dec:	687a      	ldr	r2, [r7, #4]
 8008dee:	7912      	ldrb	r2, [r2, #4]
 8008df0:	4293      	cmp	r3, r2
 8008df2:	d901      	bls.n	8008df8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8008df4:	2301      	movs	r3, #1
 8008df6:	e04f      	b.n	8008e98 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008df8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	da0f      	bge.n	8008e20 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008e00:	78fb      	ldrb	r3, [r7, #3]
 8008e02:	f003 020f 	and.w	r2, r3, #15
 8008e06:	4613      	mov	r3, r2
 8008e08:	00db      	lsls	r3, r3, #3
 8008e0a:	4413      	add	r3, r2
 8008e0c:	009b      	lsls	r3, r3, #2
 8008e0e:	3310      	adds	r3, #16
 8008e10:	687a      	ldr	r2, [r7, #4]
 8008e12:	4413      	add	r3, r2
 8008e14:	3304      	adds	r3, #4
 8008e16:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	2201      	movs	r2, #1
 8008e1c:	705a      	strb	r2, [r3, #1]
 8008e1e:	e00d      	b.n	8008e3c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008e20:	78fa      	ldrb	r2, [r7, #3]
 8008e22:	4613      	mov	r3, r2
 8008e24:	00db      	lsls	r3, r3, #3
 8008e26:	4413      	add	r3, r2
 8008e28:	009b      	lsls	r3, r3, #2
 8008e2a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008e2e:	687a      	ldr	r2, [r7, #4]
 8008e30:	4413      	add	r3, r2
 8008e32:	3304      	adds	r3, #4
 8008e34:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	2200      	movs	r2, #0
 8008e3a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	2201      	movs	r2, #1
 8008e40:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008e42:	78fb      	ldrb	r3, [r7, #3]
 8008e44:	f003 030f 	and.w	r3, r3, #15
 8008e48:	b2da      	uxtb	r2, r3
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008e54:	2b01      	cmp	r3, #1
 8008e56:	d101      	bne.n	8008e5c <HAL_PCD_EP_SetStall+0x82>
 8008e58:	2302      	movs	r3, #2
 8008e5a:	e01d      	b.n	8008e98 <HAL_PCD_EP_SetStall+0xbe>
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	2201      	movs	r2, #1
 8008e60:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	68f9      	ldr	r1, [r7, #12]
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	f004 febc 	bl	800dbe8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008e70:	78fb      	ldrb	r3, [r7, #3]
 8008e72:	f003 030f 	and.w	r3, r3, #15
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d109      	bne.n	8008e8e <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6818      	ldr	r0, [r3, #0]
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	7999      	ldrb	r1, [r3, #6]
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008e88:	461a      	mov	r2, r3
 8008e8a:	f005 f8ad 	bl	800dfe8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	2200      	movs	r2, #0
 8008e92:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8008e96:	2300      	movs	r3, #0
}
 8008e98:	4618      	mov	r0, r3
 8008e9a:	3710      	adds	r7, #16
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	bd80      	pop	{r7, pc}

08008ea0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	b084      	sub	sp, #16
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
 8008ea8:	460b      	mov	r3, r1
 8008eaa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8008eac:	78fb      	ldrb	r3, [r7, #3]
 8008eae:	f003 030f 	and.w	r3, r3, #15
 8008eb2:	687a      	ldr	r2, [r7, #4]
 8008eb4:	7912      	ldrb	r2, [r2, #4]
 8008eb6:	4293      	cmp	r3, r2
 8008eb8:	d901      	bls.n	8008ebe <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8008eba:	2301      	movs	r3, #1
 8008ebc:	e042      	b.n	8008f44 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008ebe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	da0f      	bge.n	8008ee6 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008ec6:	78fb      	ldrb	r3, [r7, #3]
 8008ec8:	f003 020f 	and.w	r2, r3, #15
 8008ecc:	4613      	mov	r3, r2
 8008ece:	00db      	lsls	r3, r3, #3
 8008ed0:	4413      	add	r3, r2
 8008ed2:	009b      	lsls	r3, r3, #2
 8008ed4:	3310      	adds	r3, #16
 8008ed6:	687a      	ldr	r2, [r7, #4]
 8008ed8:	4413      	add	r3, r2
 8008eda:	3304      	adds	r3, #4
 8008edc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	2201      	movs	r2, #1
 8008ee2:	705a      	strb	r2, [r3, #1]
 8008ee4:	e00f      	b.n	8008f06 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008ee6:	78fb      	ldrb	r3, [r7, #3]
 8008ee8:	f003 020f 	and.w	r2, r3, #15
 8008eec:	4613      	mov	r3, r2
 8008eee:	00db      	lsls	r3, r3, #3
 8008ef0:	4413      	add	r3, r2
 8008ef2:	009b      	lsls	r3, r3, #2
 8008ef4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008ef8:	687a      	ldr	r2, [r7, #4]
 8008efa:	4413      	add	r3, r2
 8008efc:	3304      	adds	r3, #4
 8008efe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	2200      	movs	r2, #0
 8008f04:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	2200      	movs	r2, #0
 8008f0a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008f0c:	78fb      	ldrb	r3, [r7, #3]
 8008f0e:	f003 030f 	and.w	r3, r3, #15
 8008f12:	b2da      	uxtb	r2, r3
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008f1e:	2b01      	cmp	r3, #1
 8008f20:	d101      	bne.n	8008f26 <HAL_PCD_EP_ClrStall+0x86>
 8008f22:	2302      	movs	r3, #2
 8008f24:	e00e      	b.n	8008f44 <HAL_PCD_EP_ClrStall+0xa4>
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	2201      	movs	r2, #1
 8008f2a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	68f9      	ldr	r1, [r7, #12]
 8008f34:	4618      	mov	r0, r3
 8008f36:	f004 fec5 	bl	800dcc4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8008f42:	2300      	movs	r3, #0
}
 8008f44:	4618      	mov	r0, r3
 8008f46:	3710      	adds	r7, #16
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	bd80      	pop	{r7, pc}

08008f4c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b084      	sub	sp, #16
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
 8008f54:	460b      	mov	r3, r1
 8008f56:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8008f58:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	da0c      	bge.n	8008f7a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008f60:	78fb      	ldrb	r3, [r7, #3]
 8008f62:	f003 020f 	and.w	r2, r3, #15
 8008f66:	4613      	mov	r3, r2
 8008f68:	00db      	lsls	r3, r3, #3
 8008f6a:	4413      	add	r3, r2
 8008f6c:	009b      	lsls	r3, r3, #2
 8008f6e:	3310      	adds	r3, #16
 8008f70:	687a      	ldr	r2, [r7, #4]
 8008f72:	4413      	add	r3, r2
 8008f74:	3304      	adds	r3, #4
 8008f76:	60fb      	str	r3, [r7, #12]
 8008f78:	e00c      	b.n	8008f94 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008f7a:	78fb      	ldrb	r3, [r7, #3]
 8008f7c:	f003 020f 	and.w	r2, r3, #15
 8008f80:	4613      	mov	r3, r2
 8008f82:	00db      	lsls	r3, r3, #3
 8008f84:	4413      	add	r3, r2
 8008f86:	009b      	lsls	r3, r3, #2
 8008f88:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008f8c:	687a      	ldr	r2, [r7, #4]
 8008f8e:	4413      	add	r3, r2
 8008f90:	3304      	adds	r3, #4
 8008f92:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	68f9      	ldr	r1, [r7, #12]
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	f004 fce4 	bl	800d968 <USB_EPStopXfer>
 8008fa0:	4603      	mov	r3, r0
 8008fa2:	72fb      	strb	r3, [r7, #11]

  return ret;
 8008fa4:	7afb      	ldrb	r3, [r7, #11]
}
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	3710      	adds	r7, #16
 8008faa:	46bd      	mov	sp, r7
 8008fac:	bd80      	pop	{r7, pc}

08008fae <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008fae:	b580      	push	{r7, lr}
 8008fb0:	b08a      	sub	sp, #40	@ 0x28
 8008fb2:	af02      	add	r7, sp, #8
 8008fb4:	6078      	str	r0, [r7, #4]
 8008fb6:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fbe:	697b      	ldr	r3, [r7, #20]
 8008fc0:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8008fc2:	683a      	ldr	r2, [r7, #0]
 8008fc4:	4613      	mov	r3, r2
 8008fc6:	00db      	lsls	r3, r3, #3
 8008fc8:	4413      	add	r3, r2
 8008fca:	009b      	lsls	r3, r3, #2
 8008fcc:	3310      	adds	r3, #16
 8008fce:	687a      	ldr	r2, [r7, #4]
 8008fd0:	4413      	add	r3, r2
 8008fd2:	3304      	adds	r3, #4
 8008fd4:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	695a      	ldr	r2, [r3, #20]
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	691b      	ldr	r3, [r3, #16]
 8008fde:	429a      	cmp	r2, r3
 8008fe0:	d901      	bls.n	8008fe6 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8008fe2:	2301      	movs	r3, #1
 8008fe4:	e06b      	b.n	80090be <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	691a      	ldr	r2, [r3, #16]
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	695b      	ldr	r3, [r3, #20]
 8008fee:	1ad3      	subs	r3, r2, r3
 8008ff0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	689b      	ldr	r3, [r3, #8]
 8008ff6:	69fa      	ldr	r2, [r7, #28]
 8008ff8:	429a      	cmp	r2, r3
 8008ffa:	d902      	bls.n	8009002 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	689b      	ldr	r3, [r3, #8]
 8009000:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8009002:	69fb      	ldr	r3, [r7, #28]
 8009004:	3303      	adds	r3, #3
 8009006:	089b      	lsrs	r3, r3, #2
 8009008:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800900a:	e02a      	b.n	8009062 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	691a      	ldr	r2, [r3, #16]
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	695b      	ldr	r3, [r3, #20]
 8009014:	1ad3      	subs	r3, r2, r3
 8009016:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	689b      	ldr	r3, [r3, #8]
 800901c:	69fa      	ldr	r2, [r7, #28]
 800901e:	429a      	cmp	r2, r3
 8009020:	d902      	bls.n	8009028 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	689b      	ldr	r3, [r3, #8]
 8009026:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8009028:	69fb      	ldr	r3, [r7, #28]
 800902a:	3303      	adds	r3, #3
 800902c:	089b      	lsrs	r3, r3, #2
 800902e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	68d9      	ldr	r1, [r3, #12]
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	b2da      	uxtb	r2, r3
 8009038:	69fb      	ldr	r3, [r7, #28]
 800903a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009040:	9300      	str	r3, [sp, #0]
 8009042:	4603      	mov	r3, r0
 8009044:	6978      	ldr	r0, [r7, #20]
 8009046:	f004 fd39 	bl	800dabc <USB_WritePacket>

    ep->xfer_buff  += len;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	68da      	ldr	r2, [r3, #12]
 800904e:	69fb      	ldr	r3, [r7, #28]
 8009050:	441a      	add	r2, r3
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	695a      	ldr	r2, [r3, #20]
 800905a:	69fb      	ldr	r3, [r7, #28]
 800905c:	441a      	add	r2, r3
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	015a      	lsls	r2, r3, #5
 8009066:	693b      	ldr	r3, [r7, #16]
 8009068:	4413      	add	r3, r2
 800906a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800906e:	699b      	ldr	r3, [r3, #24]
 8009070:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009072:	69ba      	ldr	r2, [r7, #24]
 8009074:	429a      	cmp	r2, r3
 8009076:	d809      	bhi.n	800908c <PCD_WriteEmptyTxFifo+0xde>
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	695a      	ldr	r2, [r3, #20]
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009080:	429a      	cmp	r2, r3
 8009082:	d203      	bcs.n	800908c <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	691b      	ldr	r3, [r3, #16]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d1bf      	bne.n	800900c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	691a      	ldr	r2, [r3, #16]
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	695b      	ldr	r3, [r3, #20]
 8009094:	429a      	cmp	r2, r3
 8009096:	d811      	bhi.n	80090bc <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	f003 030f 	and.w	r3, r3, #15
 800909e:	2201      	movs	r2, #1
 80090a0:	fa02 f303 	lsl.w	r3, r2, r3
 80090a4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80090a6:	693b      	ldr	r3, [r7, #16]
 80090a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80090ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80090ae:	68bb      	ldr	r3, [r7, #8]
 80090b0:	43db      	mvns	r3, r3
 80090b2:	6939      	ldr	r1, [r7, #16]
 80090b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80090b8:	4013      	ands	r3, r2
 80090ba:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80090bc:	2300      	movs	r3, #0
}
 80090be:	4618      	mov	r0, r3
 80090c0:	3720      	adds	r7, #32
 80090c2:	46bd      	mov	sp, r7
 80090c4:	bd80      	pop	{r7, pc}
	...

080090c8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b088      	sub	sp, #32
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
 80090d0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090d8:	69fb      	ldr	r3, [r7, #28]
 80090da:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80090dc:	69fb      	ldr	r3, [r7, #28]
 80090de:	333c      	adds	r3, #60	@ 0x3c
 80090e0:	3304      	adds	r3, #4
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80090e6:	683b      	ldr	r3, [r7, #0]
 80090e8:	015a      	lsls	r2, r3, #5
 80090ea:	69bb      	ldr	r3, [r7, #24]
 80090ec:	4413      	add	r3, r2
 80090ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090f2:	689b      	ldr	r3, [r3, #8]
 80090f4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	799b      	ldrb	r3, [r3, #6]
 80090fa:	2b01      	cmp	r3, #1
 80090fc:	d17b      	bne.n	80091f6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80090fe:	693b      	ldr	r3, [r7, #16]
 8009100:	f003 0308 	and.w	r3, r3, #8
 8009104:	2b00      	cmp	r3, #0
 8009106:	d015      	beq.n	8009134 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009108:	697b      	ldr	r3, [r7, #20]
 800910a:	4a61      	ldr	r2, [pc, #388]	@ (8009290 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800910c:	4293      	cmp	r3, r2
 800910e:	f240 80b9 	bls.w	8009284 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009112:	693b      	ldr	r3, [r7, #16]
 8009114:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009118:	2b00      	cmp	r3, #0
 800911a:	f000 80b3 	beq.w	8009284 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	015a      	lsls	r2, r3, #5
 8009122:	69bb      	ldr	r3, [r7, #24]
 8009124:	4413      	add	r3, r2
 8009126:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800912a:	461a      	mov	r2, r3
 800912c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009130:	6093      	str	r3, [r2, #8]
 8009132:	e0a7      	b.n	8009284 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8009134:	693b      	ldr	r3, [r7, #16]
 8009136:	f003 0320 	and.w	r3, r3, #32
 800913a:	2b00      	cmp	r3, #0
 800913c:	d009      	beq.n	8009152 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800913e:	683b      	ldr	r3, [r7, #0]
 8009140:	015a      	lsls	r2, r3, #5
 8009142:	69bb      	ldr	r3, [r7, #24]
 8009144:	4413      	add	r3, r2
 8009146:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800914a:	461a      	mov	r2, r3
 800914c:	2320      	movs	r3, #32
 800914e:	6093      	str	r3, [r2, #8]
 8009150:	e098      	b.n	8009284 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8009152:	693b      	ldr	r3, [r7, #16]
 8009154:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009158:	2b00      	cmp	r3, #0
 800915a:	f040 8093 	bne.w	8009284 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800915e:	697b      	ldr	r3, [r7, #20]
 8009160:	4a4b      	ldr	r2, [pc, #300]	@ (8009290 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8009162:	4293      	cmp	r3, r2
 8009164:	d90f      	bls.n	8009186 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009166:	693b      	ldr	r3, [r7, #16]
 8009168:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800916c:	2b00      	cmp	r3, #0
 800916e:	d00a      	beq.n	8009186 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	015a      	lsls	r2, r3, #5
 8009174:	69bb      	ldr	r3, [r7, #24]
 8009176:	4413      	add	r3, r2
 8009178:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800917c:	461a      	mov	r2, r3
 800917e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009182:	6093      	str	r3, [r2, #8]
 8009184:	e07e      	b.n	8009284 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8009186:	683a      	ldr	r2, [r7, #0]
 8009188:	4613      	mov	r3, r2
 800918a:	00db      	lsls	r3, r3, #3
 800918c:	4413      	add	r3, r2
 800918e:	009b      	lsls	r3, r3, #2
 8009190:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009194:	687a      	ldr	r2, [r7, #4]
 8009196:	4413      	add	r3, r2
 8009198:	3304      	adds	r3, #4
 800919a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	6a1a      	ldr	r2, [r3, #32]
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	0159      	lsls	r1, r3, #5
 80091a4:	69bb      	ldr	r3, [r7, #24]
 80091a6:	440b      	add	r3, r1
 80091a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091ac:	691b      	ldr	r3, [r3, #16]
 80091ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80091b2:	1ad2      	subs	r2, r2, r3
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d114      	bne.n	80091e8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	691b      	ldr	r3, [r3, #16]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d109      	bne.n	80091da <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	6818      	ldr	r0, [r3, #0]
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80091d0:	461a      	mov	r2, r3
 80091d2:	2101      	movs	r1, #1
 80091d4:	f004 ff08 	bl	800dfe8 <USB_EP0_OutStart>
 80091d8:	e006      	b.n	80091e8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	68da      	ldr	r2, [r3, #12]
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	695b      	ldr	r3, [r3, #20]
 80091e2:	441a      	add	r2, r3
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80091e8:	683b      	ldr	r3, [r7, #0]
 80091ea:	b2db      	uxtb	r3, r3
 80091ec:	4619      	mov	r1, r3
 80091ee:	6878      	ldr	r0, [r7, #4]
 80091f0:	f007 fa8c 	bl	801070c <HAL_PCD_DataOutStageCallback>
 80091f4:	e046      	b.n	8009284 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80091f6:	697b      	ldr	r3, [r7, #20]
 80091f8:	4a26      	ldr	r2, [pc, #152]	@ (8009294 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80091fa:	4293      	cmp	r3, r2
 80091fc:	d124      	bne.n	8009248 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80091fe:	693b      	ldr	r3, [r7, #16]
 8009200:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009204:	2b00      	cmp	r3, #0
 8009206:	d00a      	beq.n	800921e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009208:	683b      	ldr	r3, [r7, #0]
 800920a:	015a      	lsls	r2, r3, #5
 800920c:	69bb      	ldr	r3, [r7, #24]
 800920e:	4413      	add	r3, r2
 8009210:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009214:	461a      	mov	r2, r3
 8009216:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800921a:	6093      	str	r3, [r2, #8]
 800921c:	e032      	b.n	8009284 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800921e:	693b      	ldr	r3, [r7, #16]
 8009220:	f003 0320 	and.w	r3, r3, #32
 8009224:	2b00      	cmp	r3, #0
 8009226:	d008      	beq.n	800923a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009228:	683b      	ldr	r3, [r7, #0]
 800922a:	015a      	lsls	r2, r3, #5
 800922c:	69bb      	ldr	r3, [r7, #24]
 800922e:	4413      	add	r3, r2
 8009230:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009234:	461a      	mov	r2, r3
 8009236:	2320      	movs	r3, #32
 8009238:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	b2db      	uxtb	r3, r3
 800923e:	4619      	mov	r1, r3
 8009240:	6878      	ldr	r0, [r7, #4]
 8009242:	f007 fa63 	bl	801070c <HAL_PCD_DataOutStageCallback>
 8009246:	e01d      	b.n	8009284 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	2b00      	cmp	r3, #0
 800924c:	d114      	bne.n	8009278 <PCD_EP_OutXfrComplete_int+0x1b0>
 800924e:	6879      	ldr	r1, [r7, #4]
 8009250:	683a      	ldr	r2, [r7, #0]
 8009252:	4613      	mov	r3, r2
 8009254:	00db      	lsls	r3, r3, #3
 8009256:	4413      	add	r3, r2
 8009258:	009b      	lsls	r3, r3, #2
 800925a:	440b      	add	r3, r1
 800925c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d108      	bne.n	8009278 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	6818      	ldr	r0, [r3, #0]
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009270:	461a      	mov	r2, r3
 8009272:	2100      	movs	r1, #0
 8009274:	f004 feb8 	bl	800dfe8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009278:	683b      	ldr	r3, [r7, #0]
 800927a:	b2db      	uxtb	r3, r3
 800927c:	4619      	mov	r1, r3
 800927e:	6878      	ldr	r0, [r7, #4]
 8009280:	f007 fa44 	bl	801070c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8009284:	2300      	movs	r3, #0
}
 8009286:	4618      	mov	r0, r3
 8009288:	3720      	adds	r7, #32
 800928a:	46bd      	mov	sp, r7
 800928c:	bd80      	pop	{r7, pc}
 800928e:	bf00      	nop
 8009290:	4f54300a 	.word	0x4f54300a
 8009294:	4f54310a 	.word	0x4f54310a

08009298 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009298:	b580      	push	{r7, lr}
 800929a:	b086      	sub	sp, #24
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
 80092a0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092a8:	697b      	ldr	r3, [r7, #20]
 80092aa:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80092ac:	697b      	ldr	r3, [r7, #20]
 80092ae:	333c      	adds	r3, #60	@ 0x3c
 80092b0:	3304      	adds	r3, #4
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	015a      	lsls	r2, r3, #5
 80092ba:	693b      	ldr	r3, [r7, #16]
 80092bc:	4413      	add	r3, r2
 80092be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092c2:	689b      	ldr	r3, [r3, #8]
 80092c4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	4a15      	ldr	r2, [pc, #84]	@ (8009320 <PCD_EP_OutSetupPacket_int+0x88>)
 80092ca:	4293      	cmp	r3, r2
 80092cc:	d90e      	bls.n	80092ec <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80092ce:	68bb      	ldr	r3, [r7, #8]
 80092d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d009      	beq.n	80092ec <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	015a      	lsls	r2, r3, #5
 80092dc:	693b      	ldr	r3, [r7, #16]
 80092de:	4413      	add	r3, r2
 80092e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092e4:	461a      	mov	r2, r3
 80092e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80092ea:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80092ec:	6878      	ldr	r0, [r7, #4]
 80092ee:	f007 f9fb 	bl	80106e8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	4a0a      	ldr	r2, [pc, #40]	@ (8009320 <PCD_EP_OutSetupPacket_int+0x88>)
 80092f6:	4293      	cmp	r3, r2
 80092f8:	d90c      	bls.n	8009314 <PCD_EP_OutSetupPacket_int+0x7c>
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	799b      	ldrb	r3, [r3, #6]
 80092fe:	2b01      	cmp	r3, #1
 8009300:	d108      	bne.n	8009314 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	6818      	ldr	r0, [r3, #0]
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800930c:	461a      	mov	r2, r3
 800930e:	2101      	movs	r1, #1
 8009310:	f004 fe6a 	bl	800dfe8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8009314:	2300      	movs	r3, #0
}
 8009316:	4618      	mov	r0, r3
 8009318:	3718      	adds	r7, #24
 800931a:	46bd      	mov	sp, r7
 800931c:	bd80      	pop	{r7, pc}
 800931e:	bf00      	nop
 8009320:	4f54300a 	.word	0x4f54300a

08009324 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8009324:	b480      	push	{r7}
 8009326:	b085      	sub	sp, #20
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
 800932c:	460b      	mov	r3, r1
 800932e:	70fb      	strb	r3, [r7, #3]
 8009330:	4613      	mov	r3, r2
 8009332:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800933a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800933c:	78fb      	ldrb	r3, [r7, #3]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d107      	bne.n	8009352 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8009342:	883b      	ldrh	r3, [r7, #0]
 8009344:	0419      	lsls	r1, r3, #16
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	68ba      	ldr	r2, [r7, #8]
 800934c:	430a      	orrs	r2, r1
 800934e:	629a      	str	r2, [r3, #40]	@ 0x28
 8009350:	e028      	b.n	80093a4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009358:	0c1b      	lsrs	r3, r3, #16
 800935a:	68ba      	ldr	r2, [r7, #8]
 800935c:	4413      	add	r3, r2
 800935e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009360:	2300      	movs	r3, #0
 8009362:	73fb      	strb	r3, [r7, #15]
 8009364:	e00d      	b.n	8009382 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681a      	ldr	r2, [r3, #0]
 800936a:	7bfb      	ldrb	r3, [r7, #15]
 800936c:	3340      	adds	r3, #64	@ 0x40
 800936e:	009b      	lsls	r3, r3, #2
 8009370:	4413      	add	r3, r2
 8009372:	685b      	ldr	r3, [r3, #4]
 8009374:	0c1b      	lsrs	r3, r3, #16
 8009376:	68ba      	ldr	r2, [r7, #8]
 8009378:	4413      	add	r3, r2
 800937a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800937c:	7bfb      	ldrb	r3, [r7, #15]
 800937e:	3301      	adds	r3, #1
 8009380:	73fb      	strb	r3, [r7, #15]
 8009382:	7bfa      	ldrb	r2, [r7, #15]
 8009384:	78fb      	ldrb	r3, [r7, #3]
 8009386:	3b01      	subs	r3, #1
 8009388:	429a      	cmp	r2, r3
 800938a:	d3ec      	bcc.n	8009366 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800938c:	883b      	ldrh	r3, [r7, #0]
 800938e:	0418      	lsls	r0, r3, #16
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	6819      	ldr	r1, [r3, #0]
 8009394:	78fb      	ldrb	r3, [r7, #3]
 8009396:	3b01      	subs	r3, #1
 8009398:	68ba      	ldr	r2, [r7, #8]
 800939a:	4302      	orrs	r2, r0
 800939c:	3340      	adds	r3, #64	@ 0x40
 800939e:	009b      	lsls	r3, r3, #2
 80093a0:	440b      	add	r3, r1
 80093a2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80093a4:	2300      	movs	r3, #0
}
 80093a6:	4618      	mov	r0, r3
 80093a8:	3714      	adds	r7, #20
 80093aa:	46bd      	mov	sp, r7
 80093ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b0:	4770      	bx	lr

080093b2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80093b2:	b480      	push	{r7}
 80093b4:	b083      	sub	sp, #12
 80093b6:	af00      	add	r7, sp, #0
 80093b8:	6078      	str	r0, [r7, #4]
 80093ba:	460b      	mov	r3, r1
 80093bc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	887a      	ldrh	r2, [r7, #2]
 80093c4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80093c6:	2300      	movs	r3, #0
}
 80093c8:	4618      	mov	r0, r3
 80093ca:	370c      	adds	r7, #12
 80093cc:	46bd      	mov	sp, r7
 80093ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d2:	4770      	bx	lr

080093d4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80093d4:	b480      	push	{r7}
 80093d6:	b083      	sub	sp, #12
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
 80093dc:	460b      	mov	r3, r1
 80093de:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80093e0:	bf00      	nop
 80093e2:	370c      	adds	r7, #12
 80093e4:	46bd      	mov	sp, r7
 80093e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ea:	4770      	bx	lr

080093ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b086      	sub	sp, #24
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d101      	bne.n	80093fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80093fa:	2301      	movs	r3, #1
 80093fc:	e267      	b.n	80098ce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	f003 0301 	and.w	r3, r3, #1
 8009406:	2b00      	cmp	r3, #0
 8009408:	d075      	beq.n	80094f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800940a:	4b88      	ldr	r3, [pc, #544]	@ (800962c <HAL_RCC_OscConfig+0x240>)
 800940c:	689b      	ldr	r3, [r3, #8]
 800940e:	f003 030c 	and.w	r3, r3, #12
 8009412:	2b04      	cmp	r3, #4
 8009414:	d00c      	beq.n	8009430 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009416:	4b85      	ldr	r3, [pc, #532]	@ (800962c <HAL_RCC_OscConfig+0x240>)
 8009418:	689b      	ldr	r3, [r3, #8]
 800941a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800941e:	2b08      	cmp	r3, #8
 8009420:	d112      	bne.n	8009448 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009422:	4b82      	ldr	r3, [pc, #520]	@ (800962c <HAL_RCC_OscConfig+0x240>)
 8009424:	685b      	ldr	r3, [r3, #4]
 8009426:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800942a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800942e:	d10b      	bne.n	8009448 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009430:	4b7e      	ldr	r3, [pc, #504]	@ (800962c <HAL_RCC_OscConfig+0x240>)
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009438:	2b00      	cmp	r3, #0
 800943a:	d05b      	beq.n	80094f4 <HAL_RCC_OscConfig+0x108>
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	685b      	ldr	r3, [r3, #4]
 8009440:	2b00      	cmp	r3, #0
 8009442:	d157      	bne.n	80094f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009444:	2301      	movs	r3, #1
 8009446:	e242      	b.n	80098ce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	685b      	ldr	r3, [r3, #4]
 800944c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009450:	d106      	bne.n	8009460 <HAL_RCC_OscConfig+0x74>
 8009452:	4b76      	ldr	r3, [pc, #472]	@ (800962c <HAL_RCC_OscConfig+0x240>)
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	4a75      	ldr	r2, [pc, #468]	@ (800962c <HAL_RCC_OscConfig+0x240>)
 8009458:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800945c:	6013      	str	r3, [r2, #0]
 800945e:	e01d      	b.n	800949c <HAL_RCC_OscConfig+0xb0>
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	685b      	ldr	r3, [r3, #4]
 8009464:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009468:	d10c      	bne.n	8009484 <HAL_RCC_OscConfig+0x98>
 800946a:	4b70      	ldr	r3, [pc, #448]	@ (800962c <HAL_RCC_OscConfig+0x240>)
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	4a6f      	ldr	r2, [pc, #444]	@ (800962c <HAL_RCC_OscConfig+0x240>)
 8009470:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009474:	6013      	str	r3, [r2, #0]
 8009476:	4b6d      	ldr	r3, [pc, #436]	@ (800962c <HAL_RCC_OscConfig+0x240>)
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	4a6c      	ldr	r2, [pc, #432]	@ (800962c <HAL_RCC_OscConfig+0x240>)
 800947c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009480:	6013      	str	r3, [r2, #0]
 8009482:	e00b      	b.n	800949c <HAL_RCC_OscConfig+0xb0>
 8009484:	4b69      	ldr	r3, [pc, #420]	@ (800962c <HAL_RCC_OscConfig+0x240>)
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	4a68      	ldr	r2, [pc, #416]	@ (800962c <HAL_RCC_OscConfig+0x240>)
 800948a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800948e:	6013      	str	r3, [r2, #0]
 8009490:	4b66      	ldr	r3, [pc, #408]	@ (800962c <HAL_RCC_OscConfig+0x240>)
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	4a65      	ldr	r2, [pc, #404]	@ (800962c <HAL_RCC_OscConfig+0x240>)
 8009496:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800949a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	685b      	ldr	r3, [r3, #4]
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d013      	beq.n	80094cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80094a4:	f7fb fe3a 	bl	800511c <HAL_GetTick>
 80094a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80094aa:	e008      	b.n	80094be <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80094ac:	f7fb fe36 	bl	800511c <HAL_GetTick>
 80094b0:	4602      	mov	r2, r0
 80094b2:	693b      	ldr	r3, [r7, #16]
 80094b4:	1ad3      	subs	r3, r2, r3
 80094b6:	2b64      	cmp	r3, #100	@ 0x64
 80094b8:	d901      	bls.n	80094be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80094ba:	2303      	movs	r3, #3
 80094bc:	e207      	b.n	80098ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80094be:	4b5b      	ldr	r3, [pc, #364]	@ (800962c <HAL_RCC_OscConfig+0x240>)
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d0f0      	beq.n	80094ac <HAL_RCC_OscConfig+0xc0>
 80094ca:	e014      	b.n	80094f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80094cc:	f7fb fe26 	bl	800511c <HAL_GetTick>
 80094d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80094d2:	e008      	b.n	80094e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80094d4:	f7fb fe22 	bl	800511c <HAL_GetTick>
 80094d8:	4602      	mov	r2, r0
 80094da:	693b      	ldr	r3, [r7, #16]
 80094dc:	1ad3      	subs	r3, r2, r3
 80094de:	2b64      	cmp	r3, #100	@ 0x64
 80094e0:	d901      	bls.n	80094e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80094e2:	2303      	movs	r3, #3
 80094e4:	e1f3      	b.n	80098ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80094e6:	4b51      	ldr	r3, [pc, #324]	@ (800962c <HAL_RCC_OscConfig+0x240>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d1f0      	bne.n	80094d4 <HAL_RCC_OscConfig+0xe8>
 80094f2:	e000      	b.n	80094f6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80094f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	f003 0302 	and.w	r3, r3, #2
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d063      	beq.n	80095ca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8009502:	4b4a      	ldr	r3, [pc, #296]	@ (800962c <HAL_RCC_OscConfig+0x240>)
 8009504:	689b      	ldr	r3, [r3, #8]
 8009506:	f003 030c 	and.w	r3, r3, #12
 800950a:	2b00      	cmp	r3, #0
 800950c:	d00b      	beq.n	8009526 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800950e:	4b47      	ldr	r3, [pc, #284]	@ (800962c <HAL_RCC_OscConfig+0x240>)
 8009510:	689b      	ldr	r3, [r3, #8]
 8009512:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8009516:	2b08      	cmp	r3, #8
 8009518:	d11c      	bne.n	8009554 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800951a:	4b44      	ldr	r3, [pc, #272]	@ (800962c <HAL_RCC_OscConfig+0x240>)
 800951c:	685b      	ldr	r3, [r3, #4]
 800951e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009522:	2b00      	cmp	r3, #0
 8009524:	d116      	bne.n	8009554 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009526:	4b41      	ldr	r3, [pc, #260]	@ (800962c <HAL_RCC_OscConfig+0x240>)
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	f003 0302 	and.w	r3, r3, #2
 800952e:	2b00      	cmp	r3, #0
 8009530:	d005      	beq.n	800953e <HAL_RCC_OscConfig+0x152>
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	68db      	ldr	r3, [r3, #12]
 8009536:	2b01      	cmp	r3, #1
 8009538:	d001      	beq.n	800953e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800953a:	2301      	movs	r3, #1
 800953c:	e1c7      	b.n	80098ce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800953e:	4b3b      	ldr	r3, [pc, #236]	@ (800962c <HAL_RCC_OscConfig+0x240>)
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	691b      	ldr	r3, [r3, #16]
 800954a:	00db      	lsls	r3, r3, #3
 800954c:	4937      	ldr	r1, [pc, #220]	@ (800962c <HAL_RCC_OscConfig+0x240>)
 800954e:	4313      	orrs	r3, r2
 8009550:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009552:	e03a      	b.n	80095ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	68db      	ldr	r3, [r3, #12]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d020      	beq.n	800959e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800955c:	4b34      	ldr	r3, [pc, #208]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 800955e:	2201      	movs	r2, #1
 8009560:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009562:	f7fb fddb 	bl	800511c <HAL_GetTick>
 8009566:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009568:	e008      	b.n	800957c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800956a:	f7fb fdd7 	bl	800511c <HAL_GetTick>
 800956e:	4602      	mov	r2, r0
 8009570:	693b      	ldr	r3, [r7, #16]
 8009572:	1ad3      	subs	r3, r2, r3
 8009574:	2b02      	cmp	r3, #2
 8009576:	d901      	bls.n	800957c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009578:	2303      	movs	r3, #3
 800957a:	e1a8      	b.n	80098ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800957c:	4b2b      	ldr	r3, [pc, #172]	@ (800962c <HAL_RCC_OscConfig+0x240>)
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	f003 0302 	and.w	r3, r3, #2
 8009584:	2b00      	cmp	r3, #0
 8009586:	d0f0      	beq.n	800956a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009588:	4b28      	ldr	r3, [pc, #160]	@ (800962c <HAL_RCC_OscConfig+0x240>)
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	691b      	ldr	r3, [r3, #16]
 8009594:	00db      	lsls	r3, r3, #3
 8009596:	4925      	ldr	r1, [pc, #148]	@ (800962c <HAL_RCC_OscConfig+0x240>)
 8009598:	4313      	orrs	r3, r2
 800959a:	600b      	str	r3, [r1, #0]
 800959c:	e015      	b.n	80095ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800959e:	4b24      	ldr	r3, [pc, #144]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 80095a0:	2200      	movs	r2, #0
 80095a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80095a4:	f7fb fdba 	bl	800511c <HAL_GetTick>
 80095a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80095aa:	e008      	b.n	80095be <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80095ac:	f7fb fdb6 	bl	800511c <HAL_GetTick>
 80095b0:	4602      	mov	r2, r0
 80095b2:	693b      	ldr	r3, [r7, #16]
 80095b4:	1ad3      	subs	r3, r2, r3
 80095b6:	2b02      	cmp	r3, #2
 80095b8:	d901      	bls.n	80095be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80095ba:	2303      	movs	r3, #3
 80095bc:	e187      	b.n	80098ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80095be:	4b1b      	ldr	r3, [pc, #108]	@ (800962c <HAL_RCC_OscConfig+0x240>)
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	f003 0302 	and.w	r3, r3, #2
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d1f0      	bne.n	80095ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	f003 0308 	and.w	r3, r3, #8
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d036      	beq.n	8009644 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	695b      	ldr	r3, [r3, #20]
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d016      	beq.n	800960c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80095de:	4b15      	ldr	r3, [pc, #84]	@ (8009634 <HAL_RCC_OscConfig+0x248>)
 80095e0:	2201      	movs	r2, #1
 80095e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80095e4:	f7fb fd9a 	bl	800511c <HAL_GetTick>
 80095e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80095ea:	e008      	b.n	80095fe <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80095ec:	f7fb fd96 	bl	800511c <HAL_GetTick>
 80095f0:	4602      	mov	r2, r0
 80095f2:	693b      	ldr	r3, [r7, #16]
 80095f4:	1ad3      	subs	r3, r2, r3
 80095f6:	2b02      	cmp	r3, #2
 80095f8:	d901      	bls.n	80095fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80095fa:	2303      	movs	r3, #3
 80095fc:	e167      	b.n	80098ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80095fe:	4b0b      	ldr	r3, [pc, #44]	@ (800962c <HAL_RCC_OscConfig+0x240>)
 8009600:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009602:	f003 0302 	and.w	r3, r3, #2
 8009606:	2b00      	cmp	r3, #0
 8009608:	d0f0      	beq.n	80095ec <HAL_RCC_OscConfig+0x200>
 800960a:	e01b      	b.n	8009644 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800960c:	4b09      	ldr	r3, [pc, #36]	@ (8009634 <HAL_RCC_OscConfig+0x248>)
 800960e:	2200      	movs	r2, #0
 8009610:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009612:	f7fb fd83 	bl	800511c <HAL_GetTick>
 8009616:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009618:	e00e      	b.n	8009638 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800961a:	f7fb fd7f 	bl	800511c <HAL_GetTick>
 800961e:	4602      	mov	r2, r0
 8009620:	693b      	ldr	r3, [r7, #16]
 8009622:	1ad3      	subs	r3, r2, r3
 8009624:	2b02      	cmp	r3, #2
 8009626:	d907      	bls.n	8009638 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8009628:	2303      	movs	r3, #3
 800962a:	e150      	b.n	80098ce <HAL_RCC_OscConfig+0x4e2>
 800962c:	40023800 	.word	0x40023800
 8009630:	42470000 	.word	0x42470000
 8009634:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009638:	4b88      	ldr	r3, [pc, #544]	@ (800985c <HAL_RCC_OscConfig+0x470>)
 800963a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800963c:	f003 0302 	and.w	r3, r3, #2
 8009640:	2b00      	cmp	r3, #0
 8009642:	d1ea      	bne.n	800961a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	f003 0304 	and.w	r3, r3, #4
 800964c:	2b00      	cmp	r3, #0
 800964e:	f000 8097 	beq.w	8009780 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009652:	2300      	movs	r3, #0
 8009654:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009656:	4b81      	ldr	r3, [pc, #516]	@ (800985c <HAL_RCC_OscConfig+0x470>)
 8009658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800965a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800965e:	2b00      	cmp	r3, #0
 8009660:	d10f      	bne.n	8009682 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009662:	2300      	movs	r3, #0
 8009664:	60bb      	str	r3, [r7, #8]
 8009666:	4b7d      	ldr	r3, [pc, #500]	@ (800985c <HAL_RCC_OscConfig+0x470>)
 8009668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800966a:	4a7c      	ldr	r2, [pc, #496]	@ (800985c <HAL_RCC_OscConfig+0x470>)
 800966c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009670:	6413      	str	r3, [r2, #64]	@ 0x40
 8009672:	4b7a      	ldr	r3, [pc, #488]	@ (800985c <HAL_RCC_OscConfig+0x470>)
 8009674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009676:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800967a:	60bb      	str	r3, [r7, #8]
 800967c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800967e:	2301      	movs	r3, #1
 8009680:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009682:	4b77      	ldr	r3, [pc, #476]	@ (8009860 <HAL_RCC_OscConfig+0x474>)
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800968a:	2b00      	cmp	r3, #0
 800968c:	d118      	bne.n	80096c0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800968e:	4b74      	ldr	r3, [pc, #464]	@ (8009860 <HAL_RCC_OscConfig+0x474>)
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	4a73      	ldr	r2, [pc, #460]	@ (8009860 <HAL_RCC_OscConfig+0x474>)
 8009694:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009698:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800969a:	f7fb fd3f 	bl	800511c <HAL_GetTick>
 800969e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80096a0:	e008      	b.n	80096b4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80096a2:	f7fb fd3b 	bl	800511c <HAL_GetTick>
 80096a6:	4602      	mov	r2, r0
 80096a8:	693b      	ldr	r3, [r7, #16]
 80096aa:	1ad3      	subs	r3, r2, r3
 80096ac:	2b02      	cmp	r3, #2
 80096ae:	d901      	bls.n	80096b4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80096b0:	2303      	movs	r3, #3
 80096b2:	e10c      	b.n	80098ce <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80096b4:	4b6a      	ldr	r3, [pc, #424]	@ (8009860 <HAL_RCC_OscConfig+0x474>)
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d0f0      	beq.n	80096a2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	689b      	ldr	r3, [r3, #8]
 80096c4:	2b01      	cmp	r3, #1
 80096c6:	d106      	bne.n	80096d6 <HAL_RCC_OscConfig+0x2ea>
 80096c8:	4b64      	ldr	r3, [pc, #400]	@ (800985c <HAL_RCC_OscConfig+0x470>)
 80096ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80096cc:	4a63      	ldr	r2, [pc, #396]	@ (800985c <HAL_RCC_OscConfig+0x470>)
 80096ce:	f043 0301 	orr.w	r3, r3, #1
 80096d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80096d4:	e01c      	b.n	8009710 <HAL_RCC_OscConfig+0x324>
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	689b      	ldr	r3, [r3, #8]
 80096da:	2b05      	cmp	r3, #5
 80096dc:	d10c      	bne.n	80096f8 <HAL_RCC_OscConfig+0x30c>
 80096de:	4b5f      	ldr	r3, [pc, #380]	@ (800985c <HAL_RCC_OscConfig+0x470>)
 80096e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80096e2:	4a5e      	ldr	r2, [pc, #376]	@ (800985c <HAL_RCC_OscConfig+0x470>)
 80096e4:	f043 0304 	orr.w	r3, r3, #4
 80096e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80096ea:	4b5c      	ldr	r3, [pc, #368]	@ (800985c <HAL_RCC_OscConfig+0x470>)
 80096ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80096ee:	4a5b      	ldr	r2, [pc, #364]	@ (800985c <HAL_RCC_OscConfig+0x470>)
 80096f0:	f043 0301 	orr.w	r3, r3, #1
 80096f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80096f6:	e00b      	b.n	8009710 <HAL_RCC_OscConfig+0x324>
 80096f8:	4b58      	ldr	r3, [pc, #352]	@ (800985c <HAL_RCC_OscConfig+0x470>)
 80096fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80096fc:	4a57      	ldr	r2, [pc, #348]	@ (800985c <HAL_RCC_OscConfig+0x470>)
 80096fe:	f023 0301 	bic.w	r3, r3, #1
 8009702:	6713      	str	r3, [r2, #112]	@ 0x70
 8009704:	4b55      	ldr	r3, [pc, #340]	@ (800985c <HAL_RCC_OscConfig+0x470>)
 8009706:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009708:	4a54      	ldr	r2, [pc, #336]	@ (800985c <HAL_RCC_OscConfig+0x470>)
 800970a:	f023 0304 	bic.w	r3, r3, #4
 800970e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	689b      	ldr	r3, [r3, #8]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d015      	beq.n	8009744 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009718:	f7fb fd00 	bl	800511c <HAL_GetTick>
 800971c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800971e:	e00a      	b.n	8009736 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009720:	f7fb fcfc 	bl	800511c <HAL_GetTick>
 8009724:	4602      	mov	r2, r0
 8009726:	693b      	ldr	r3, [r7, #16]
 8009728:	1ad3      	subs	r3, r2, r3
 800972a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800972e:	4293      	cmp	r3, r2
 8009730:	d901      	bls.n	8009736 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8009732:	2303      	movs	r3, #3
 8009734:	e0cb      	b.n	80098ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009736:	4b49      	ldr	r3, [pc, #292]	@ (800985c <HAL_RCC_OscConfig+0x470>)
 8009738:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800973a:	f003 0302 	and.w	r3, r3, #2
 800973e:	2b00      	cmp	r3, #0
 8009740:	d0ee      	beq.n	8009720 <HAL_RCC_OscConfig+0x334>
 8009742:	e014      	b.n	800976e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009744:	f7fb fcea 	bl	800511c <HAL_GetTick>
 8009748:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800974a:	e00a      	b.n	8009762 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800974c:	f7fb fce6 	bl	800511c <HAL_GetTick>
 8009750:	4602      	mov	r2, r0
 8009752:	693b      	ldr	r3, [r7, #16]
 8009754:	1ad3      	subs	r3, r2, r3
 8009756:	f241 3288 	movw	r2, #5000	@ 0x1388
 800975a:	4293      	cmp	r3, r2
 800975c:	d901      	bls.n	8009762 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800975e:	2303      	movs	r3, #3
 8009760:	e0b5      	b.n	80098ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009762:	4b3e      	ldr	r3, [pc, #248]	@ (800985c <HAL_RCC_OscConfig+0x470>)
 8009764:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009766:	f003 0302 	and.w	r3, r3, #2
 800976a:	2b00      	cmp	r3, #0
 800976c:	d1ee      	bne.n	800974c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800976e:	7dfb      	ldrb	r3, [r7, #23]
 8009770:	2b01      	cmp	r3, #1
 8009772:	d105      	bne.n	8009780 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009774:	4b39      	ldr	r3, [pc, #228]	@ (800985c <HAL_RCC_OscConfig+0x470>)
 8009776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009778:	4a38      	ldr	r2, [pc, #224]	@ (800985c <HAL_RCC_OscConfig+0x470>)
 800977a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800977e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	699b      	ldr	r3, [r3, #24]
 8009784:	2b00      	cmp	r3, #0
 8009786:	f000 80a1 	beq.w	80098cc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800978a:	4b34      	ldr	r3, [pc, #208]	@ (800985c <HAL_RCC_OscConfig+0x470>)
 800978c:	689b      	ldr	r3, [r3, #8]
 800978e:	f003 030c 	and.w	r3, r3, #12
 8009792:	2b08      	cmp	r3, #8
 8009794:	d05c      	beq.n	8009850 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	699b      	ldr	r3, [r3, #24]
 800979a:	2b02      	cmp	r3, #2
 800979c:	d141      	bne.n	8009822 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800979e:	4b31      	ldr	r3, [pc, #196]	@ (8009864 <HAL_RCC_OscConfig+0x478>)
 80097a0:	2200      	movs	r2, #0
 80097a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80097a4:	f7fb fcba 	bl	800511c <HAL_GetTick>
 80097a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80097aa:	e008      	b.n	80097be <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80097ac:	f7fb fcb6 	bl	800511c <HAL_GetTick>
 80097b0:	4602      	mov	r2, r0
 80097b2:	693b      	ldr	r3, [r7, #16]
 80097b4:	1ad3      	subs	r3, r2, r3
 80097b6:	2b02      	cmp	r3, #2
 80097b8:	d901      	bls.n	80097be <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80097ba:	2303      	movs	r3, #3
 80097bc:	e087      	b.n	80098ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80097be:	4b27      	ldr	r3, [pc, #156]	@ (800985c <HAL_RCC_OscConfig+0x470>)
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d1f0      	bne.n	80097ac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	69da      	ldr	r2, [r3, #28]
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6a1b      	ldr	r3, [r3, #32]
 80097d2:	431a      	orrs	r2, r3
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097d8:	019b      	lsls	r3, r3, #6
 80097da:	431a      	orrs	r2, r3
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097e0:	085b      	lsrs	r3, r3, #1
 80097e2:	3b01      	subs	r3, #1
 80097e4:	041b      	lsls	r3, r3, #16
 80097e6:	431a      	orrs	r2, r3
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097ec:	061b      	lsls	r3, r3, #24
 80097ee:	491b      	ldr	r1, [pc, #108]	@ (800985c <HAL_RCC_OscConfig+0x470>)
 80097f0:	4313      	orrs	r3, r2
 80097f2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80097f4:	4b1b      	ldr	r3, [pc, #108]	@ (8009864 <HAL_RCC_OscConfig+0x478>)
 80097f6:	2201      	movs	r2, #1
 80097f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80097fa:	f7fb fc8f 	bl	800511c <HAL_GetTick>
 80097fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009800:	e008      	b.n	8009814 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009802:	f7fb fc8b 	bl	800511c <HAL_GetTick>
 8009806:	4602      	mov	r2, r0
 8009808:	693b      	ldr	r3, [r7, #16]
 800980a:	1ad3      	subs	r3, r2, r3
 800980c:	2b02      	cmp	r3, #2
 800980e:	d901      	bls.n	8009814 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8009810:	2303      	movs	r3, #3
 8009812:	e05c      	b.n	80098ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009814:	4b11      	ldr	r3, [pc, #68]	@ (800985c <HAL_RCC_OscConfig+0x470>)
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800981c:	2b00      	cmp	r3, #0
 800981e:	d0f0      	beq.n	8009802 <HAL_RCC_OscConfig+0x416>
 8009820:	e054      	b.n	80098cc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009822:	4b10      	ldr	r3, [pc, #64]	@ (8009864 <HAL_RCC_OscConfig+0x478>)
 8009824:	2200      	movs	r2, #0
 8009826:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009828:	f7fb fc78 	bl	800511c <HAL_GetTick>
 800982c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800982e:	e008      	b.n	8009842 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009830:	f7fb fc74 	bl	800511c <HAL_GetTick>
 8009834:	4602      	mov	r2, r0
 8009836:	693b      	ldr	r3, [r7, #16]
 8009838:	1ad3      	subs	r3, r2, r3
 800983a:	2b02      	cmp	r3, #2
 800983c:	d901      	bls.n	8009842 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800983e:	2303      	movs	r3, #3
 8009840:	e045      	b.n	80098ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009842:	4b06      	ldr	r3, [pc, #24]	@ (800985c <HAL_RCC_OscConfig+0x470>)
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800984a:	2b00      	cmp	r3, #0
 800984c:	d1f0      	bne.n	8009830 <HAL_RCC_OscConfig+0x444>
 800984e:	e03d      	b.n	80098cc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	699b      	ldr	r3, [r3, #24]
 8009854:	2b01      	cmp	r3, #1
 8009856:	d107      	bne.n	8009868 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8009858:	2301      	movs	r3, #1
 800985a:	e038      	b.n	80098ce <HAL_RCC_OscConfig+0x4e2>
 800985c:	40023800 	.word	0x40023800
 8009860:	40007000 	.word	0x40007000
 8009864:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009868:	4b1b      	ldr	r3, [pc, #108]	@ (80098d8 <HAL_RCC_OscConfig+0x4ec>)
 800986a:	685b      	ldr	r3, [r3, #4]
 800986c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	699b      	ldr	r3, [r3, #24]
 8009872:	2b01      	cmp	r3, #1
 8009874:	d028      	beq.n	80098c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009880:	429a      	cmp	r2, r3
 8009882:	d121      	bne.n	80098c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800988e:	429a      	cmp	r2, r3
 8009890:	d11a      	bne.n	80098c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009892:	68fa      	ldr	r2, [r7, #12]
 8009894:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8009898:	4013      	ands	r3, r2
 800989a:	687a      	ldr	r2, [r7, #4]
 800989c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800989e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80098a0:	4293      	cmp	r3, r2
 80098a2:	d111      	bne.n	80098c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098ae:	085b      	lsrs	r3, r3, #1
 80098b0:	3b01      	subs	r3, #1
 80098b2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80098b4:	429a      	cmp	r2, r3
 80098b6:	d107      	bne.n	80098c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098c2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80098c4:	429a      	cmp	r2, r3
 80098c6:	d001      	beq.n	80098cc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80098c8:	2301      	movs	r3, #1
 80098ca:	e000      	b.n	80098ce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80098cc:	2300      	movs	r3, #0
}
 80098ce:	4618      	mov	r0, r3
 80098d0:	3718      	adds	r7, #24
 80098d2:	46bd      	mov	sp, r7
 80098d4:	bd80      	pop	{r7, pc}
 80098d6:	bf00      	nop
 80098d8:	40023800 	.word	0x40023800

080098dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b084      	sub	sp, #16
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
 80098e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d101      	bne.n	80098f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80098ec:	2301      	movs	r3, #1
 80098ee:	e0cc      	b.n	8009a8a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80098f0:	4b68      	ldr	r3, [pc, #416]	@ (8009a94 <HAL_RCC_ClockConfig+0x1b8>)
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	f003 0307 	and.w	r3, r3, #7
 80098f8:	683a      	ldr	r2, [r7, #0]
 80098fa:	429a      	cmp	r2, r3
 80098fc:	d90c      	bls.n	8009918 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80098fe:	4b65      	ldr	r3, [pc, #404]	@ (8009a94 <HAL_RCC_ClockConfig+0x1b8>)
 8009900:	683a      	ldr	r2, [r7, #0]
 8009902:	b2d2      	uxtb	r2, r2
 8009904:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009906:	4b63      	ldr	r3, [pc, #396]	@ (8009a94 <HAL_RCC_ClockConfig+0x1b8>)
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	f003 0307 	and.w	r3, r3, #7
 800990e:	683a      	ldr	r2, [r7, #0]
 8009910:	429a      	cmp	r2, r3
 8009912:	d001      	beq.n	8009918 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009914:	2301      	movs	r3, #1
 8009916:	e0b8      	b.n	8009a8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	f003 0302 	and.w	r3, r3, #2
 8009920:	2b00      	cmp	r3, #0
 8009922:	d020      	beq.n	8009966 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	f003 0304 	and.w	r3, r3, #4
 800992c:	2b00      	cmp	r3, #0
 800992e:	d005      	beq.n	800993c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009930:	4b59      	ldr	r3, [pc, #356]	@ (8009a98 <HAL_RCC_ClockConfig+0x1bc>)
 8009932:	689b      	ldr	r3, [r3, #8]
 8009934:	4a58      	ldr	r2, [pc, #352]	@ (8009a98 <HAL_RCC_ClockConfig+0x1bc>)
 8009936:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800993a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	f003 0308 	and.w	r3, r3, #8
 8009944:	2b00      	cmp	r3, #0
 8009946:	d005      	beq.n	8009954 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009948:	4b53      	ldr	r3, [pc, #332]	@ (8009a98 <HAL_RCC_ClockConfig+0x1bc>)
 800994a:	689b      	ldr	r3, [r3, #8]
 800994c:	4a52      	ldr	r2, [pc, #328]	@ (8009a98 <HAL_RCC_ClockConfig+0x1bc>)
 800994e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8009952:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009954:	4b50      	ldr	r3, [pc, #320]	@ (8009a98 <HAL_RCC_ClockConfig+0x1bc>)
 8009956:	689b      	ldr	r3, [r3, #8]
 8009958:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	689b      	ldr	r3, [r3, #8]
 8009960:	494d      	ldr	r1, [pc, #308]	@ (8009a98 <HAL_RCC_ClockConfig+0x1bc>)
 8009962:	4313      	orrs	r3, r2
 8009964:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	f003 0301 	and.w	r3, r3, #1
 800996e:	2b00      	cmp	r3, #0
 8009970:	d044      	beq.n	80099fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	685b      	ldr	r3, [r3, #4]
 8009976:	2b01      	cmp	r3, #1
 8009978:	d107      	bne.n	800998a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800997a:	4b47      	ldr	r3, [pc, #284]	@ (8009a98 <HAL_RCC_ClockConfig+0x1bc>)
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009982:	2b00      	cmp	r3, #0
 8009984:	d119      	bne.n	80099ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009986:	2301      	movs	r3, #1
 8009988:	e07f      	b.n	8009a8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	685b      	ldr	r3, [r3, #4]
 800998e:	2b02      	cmp	r3, #2
 8009990:	d003      	beq.n	800999a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009996:	2b03      	cmp	r3, #3
 8009998:	d107      	bne.n	80099aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800999a:	4b3f      	ldr	r3, [pc, #252]	@ (8009a98 <HAL_RCC_ClockConfig+0x1bc>)
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d109      	bne.n	80099ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80099a6:	2301      	movs	r3, #1
 80099a8:	e06f      	b.n	8009a8a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80099aa:	4b3b      	ldr	r3, [pc, #236]	@ (8009a98 <HAL_RCC_ClockConfig+0x1bc>)
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	f003 0302 	and.w	r3, r3, #2
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d101      	bne.n	80099ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80099b6:	2301      	movs	r3, #1
 80099b8:	e067      	b.n	8009a8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80099ba:	4b37      	ldr	r3, [pc, #220]	@ (8009a98 <HAL_RCC_ClockConfig+0x1bc>)
 80099bc:	689b      	ldr	r3, [r3, #8]
 80099be:	f023 0203 	bic.w	r2, r3, #3
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	685b      	ldr	r3, [r3, #4]
 80099c6:	4934      	ldr	r1, [pc, #208]	@ (8009a98 <HAL_RCC_ClockConfig+0x1bc>)
 80099c8:	4313      	orrs	r3, r2
 80099ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80099cc:	f7fb fba6 	bl	800511c <HAL_GetTick>
 80099d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80099d2:	e00a      	b.n	80099ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80099d4:	f7fb fba2 	bl	800511c <HAL_GetTick>
 80099d8:	4602      	mov	r2, r0
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	1ad3      	subs	r3, r2, r3
 80099de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80099e2:	4293      	cmp	r3, r2
 80099e4:	d901      	bls.n	80099ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80099e6:	2303      	movs	r3, #3
 80099e8:	e04f      	b.n	8009a8a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80099ea:	4b2b      	ldr	r3, [pc, #172]	@ (8009a98 <HAL_RCC_ClockConfig+0x1bc>)
 80099ec:	689b      	ldr	r3, [r3, #8]
 80099ee:	f003 020c 	and.w	r2, r3, #12
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	685b      	ldr	r3, [r3, #4]
 80099f6:	009b      	lsls	r3, r3, #2
 80099f8:	429a      	cmp	r2, r3
 80099fa:	d1eb      	bne.n	80099d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80099fc:	4b25      	ldr	r3, [pc, #148]	@ (8009a94 <HAL_RCC_ClockConfig+0x1b8>)
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	f003 0307 	and.w	r3, r3, #7
 8009a04:	683a      	ldr	r2, [r7, #0]
 8009a06:	429a      	cmp	r2, r3
 8009a08:	d20c      	bcs.n	8009a24 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009a0a:	4b22      	ldr	r3, [pc, #136]	@ (8009a94 <HAL_RCC_ClockConfig+0x1b8>)
 8009a0c:	683a      	ldr	r2, [r7, #0]
 8009a0e:	b2d2      	uxtb	r2, r2
 8009a10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009a12:	4b20      	ldr	r3, [pc, #128]	@ (8009a94 <HAL_RCC_ClockConfig+0x1b8>)
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	f003 0307 	and.w	r3, r3, #7
 8009a1a:	683a      	ldr	r2, [r7, #0]
 8009a1c:	429a      	cmp	r2, r3
 8009a1e:	d001      	beq.n	8009a24 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009a20:	2301      	movs	r3, #1
 8009a22:	e032      	b.n	8009a8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	f003 0304 	and.w	r3, r3, #4
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d008      	beq.n	8009a42 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009a30:	4b19      	ldr	r3, [pc, #100]	@ (8009a98 <HAL_RCC_ClockConfig+0x1bc>)
 8009a32:	689b      	ldr	r3, [r3, #8]
 8009a34:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	68db      	ldr	r3, [r3, #12]
 8009a3c:	4916      	ldr	r1, [pc, #88]	@ (8009a98 <HAL_RCC_ClockConfig+0x1bc>)
 8009a3e:	4313      	orrs	r3, r2
 8009a40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	f003 0308 	and.w	r3, r3, #8
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d009      	beq.n	8009a62 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009a4e:	4b12      	ldr	r3, [pc, #72]	@ (8009a98 <HAL_RCC_ClockConfig+0x1bc>)
 8009a50:	689b      	ldr	r3, [r3, #8]
 8009a52:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	691b      	ldr	r3, [r3, #16]
 8009a5a:	00db      	lsls	r3, r3, #3
 8009a5c:	490e      	ldr	r1, [pc, #56]	@ (8009a98 <HAL_RCC_ClockConfig+0x1bc>)
 8009a5e:	4313      	orrs	r3, r2
 8009a60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8009a62:	f000 f821 	bl	8009aa8 <HAL_RCC_GetSysClockFreq>
 8009a66:	4602      	mov	r2, r0
 8009a68:	4b0b      	ldr	r3, [pc, #44]	@ (8009a98 <HAL_RCC_ClockConfig+0x1bc>)
 8009a6a:	689b      	ldr	r3, [r3, #8]
 8009a6c:	091b      	lsrs	r3, r3, #4
 8009a6e:	f003 030f 	and.w	r3, r3, #15
 8009a72:	490a      	ldr	r1, [pc, #40]	@ (8009a9c <HAL_RCC_ClockConfig+0x1c0>)
 8009a74:	5ccb      	ldrb	r3, [r1, r3]
 8009a76:	fa22 f303 	lsr.w	r3, r2, r3
 8009a7a:	4a09      	ldr	r2, [pc, #36]	@ (8009aa0 <HAL_RCC_ClockConfig+0x1c4>)
 8009a7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8009a7e:	4b09      	ldr	r3, [pc, #36]	@ (8009aa4 <HAL_RCC_ClockConfig+0x1c8>)
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	4618      	mov	r0, r3
 8009a84:	f7fb fb06 	bl	8005094 <HAL_InitTick>

  return HAL_OK;
 8009a88:	2300      	movs	r3, #0
}
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	3710      	adds	r7, #16
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	bd80      	pop	{r7, pc}
 8009a92:	bf00      	nop
 8009a94:	40023c00 	.word	0x40023c00
 8009a98:	40023800 	.word	0x40023800
 8009a9c:	08013d00 	.word	0x08013d00
 8009aa0:	20000060 	.word	0x20000060
 8009aa4:	2000006c 	.word	0x2000006c

08009aa8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009aa8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009aac:	b090      	sub	sp, #64	@ 0x40
 8009aae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8009ab8:	2300      	movs	r3, #0
 8009aba:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8009abc:	2300      	movs	r3, #0
 8009abe:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009ac0:	4b59      	ldr	r3, [pc, #356]	@ (8009c28 <HAL_RCC_GetSysClockFreq+0x180>)
 8009ac2:	689b      	ldr	r3, [r3, #8]
 8009ac4:	f003 030c 	and.w	r3, r3, #12
 8009ac8:	2b08      	cmp	r3, #8
 8009aca:	d00d      	beq.n	8009ae8 <HAL_RCC_GetSysClockFreq+0x40>
 8009acc:	2b08      	cmp	r3, #8
 8009ace:	f200 80a1 	bhi.w	8009c14 <HAL_RCC_GetSysClockFreq+0x16c>
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d002      	beq.n	8009adc <HAL_RCC_GetSysClockFreq+0x34>
 8009ad6:	2b04      	cmp	r3, #4
 8009ad8:	d003      	beq.n	8009ae2 <HAL_RCC_GetSysClockFreq+0x3a>
 8009ada:	e09b      	b.n	8009c14 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009adc:	4b53      	ldr	r3, [pc, #332]	@ (8009c2c <HAL_RCC_GetSysClockFreq+0x184>)
 8009ade:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009ae0:	e09b      	b.n	8009c1a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009ae2:	4b53      	ldr	r3, [pc, #332]	@ (8009c30 <HAL_RCC_GetSysClockFreq+0x188>)
 8009ae4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009ae6:	e098      	b.n	8009c1a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009ae8:	4b4f      	ldr	r3, [pc, #316]	@ (8009c28 <HAL_RCC_GetSysClockFreq+0x180>)
 8009aea:	685b      	ldr	r3, [r3, #4]
 8009aec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009af0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009af2:	4b4d      	ldr	r3, [pc, #308]	@ (8009c28 <HAL_RCC_GetSysClockFreq+0x180>)
 8009af4:	685b      	ldr	r3, [r3, #4]
 8009af6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d028      	beq.n	8009b50 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009afe:	4b4a      	ldr	r3, [pc, #296]	@ (8009c28 <HAL_RCC_GetSysClockFreq+0x180>)
 8009b00:	685b      	ldr	r3, [r3, #4]
 8009b02:	099b      	lsrs	r3, r3, #6
 8009b04:	2200      	movs	r2, #0
 8009b06:	623b      	str	r3, [r7, #32]
 8009b08:	627a      	str	r2, [r7, #36]	@ 0x24
 8009b0a:	6a3b      	ldr	r3, [r7, #32]
 8009b0c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8009b10:	2100      	movs	r1, #0
 8009b12:	4b47      	ldr	r3, [pc, #284]	@ (8009c30 <HAL_RCC_GetSysClockFreq+0x188>)
 8009b14:	fb03 f201 	mul.w	r2, r3, r1
 8009b18:	2300      	movs	r3, #0
 8009b1a:	fb00 f303 	mul.w	r3, r0, r3
 8009b1e:	4413      	add	r3, r2
 8009b20:	4a43      	ldr	r2, [pc, #268]	@ (8009c30 <HAL_RCC_GetSysClockFreq+0x188>)
 8009b22:	fba0 1202 	umull	r1, r2, r0, r2
 8009b26:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009b28:	460a      	mov	r2, r1
 8009b2a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8009b2c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009b2e:	4413      	add	r3, r2
 8009b30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009b32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b34:	2200      	movs	r2, #0
 8009b36:	61bb      	str	r3, [r7, #24]
 8009b38:	61fa      	str	r2, [r7, #28]
 8009b3a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009b3e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8009b42:	f7f7 f98f 	bl	8000e64 <__aeabi_uldivmod>
 8009b46:	4602      	mov	r2, r0
 8009b48:	460b      	mov	r3, r1
 8009b4a:	4613      	mov	r3, r2
 8009b4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009b4e:	e053      	b.n	8009bf8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009b50:	4b35      	ldr	r3, [pc, #212]	@ (8009c28 <HAL_RCC_GetSysClockFreq+0x180>)
 8009b52:	685b      	ldr	r3, [r3, #4]
 8009b54:	099b      	lsrs	r3, r3, #6
 8009b56:	2200      	movs	r2, #0
 8009b58:	613b      	str	r3, [r7, #16]
 8009b5a:	617a      	str	r2, [r7, #20]
 8009b5c:	693b      	ldr	r3, [r7, #16]
 8009b5e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8009b62:	f04f 0b00 	mov.w	fp, #0
 8009b66:	4652      	mov	r2, sl
 8009b68:	465b      	mov	r3, fp
 8009b6a:	f04f 0000 	mov.w	r0, #0
 8009b6e:	f04f 0100 	mov.w	r1, #0
 8009b72:	0159      	lsls	r1, r3, #5
 8009b74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009b78:	0150      	lsls	r0, r2, #5
 8009b7a:	4602      	mov	r2, r0
 8009b7c:	460b      	mov	r3, r1
 8009b7e:	ebb2 080a 	subs.w	r8, r2, sl
 8009b82:	eb63 090b 	sbc.w	r9, r3, fp
 8009b86:	f04f 0200 	mov.w	r2, #0
 8009b8a:	f04f 0300 	mov.w	r3, #0
 8009b8e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8009b92:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8009b96:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8009b9a:	ebb2 0408 	subs.w	r4, r2, r8
 8009b9e:	eb63 0509 	sbc.w	r5, r3, r9
 8009ba2:	f04f 0200 	mov.w	r2, #0
 8009ba6:	f04f 0300 	mov.w	r3, #0
 8009baa:	00eb      	lsls	r3, r5, #3
 8009bac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009bb0:	00e2      	lsls	r2, r4, #3
 8009bb2:	4614      	mov	r4, r2
 8009bb4:	461d      	mov	r5, r3
 8009bb6:	eb14 030a 	adds.w	r3, r4, sl
 8009bba:	603b      	str	r3, [r7, #0]
 8009bbc:	eb45 030b 	adc.w	r3, r5, fp
 8009bc0:	607b      	str	r3, [r7, #4]
 8009bc2:	f04f 0200 	mov.w	r2, #0
 8009bc6:	f04f 0300 	mov.w	r3, #0
 8009bca:	e9d7 4500 	ldrd	r4, r5, [r7]
 8009bce:	4629      	mov	r1, r5
 8009bd0:	028b      	lsls	r3, r1, #10
 8009bd2:	4621      	mov	r1, r4
 8009bd4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009bd8:	4621      	mov	r1, r4
 8009bda:	028a      	lsls	r2, r1, #10
 8009bdc:	4610      	mov	r0, r2
 8009bde:	4619      	mov	r1, r3
 8009be0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009be2:	2200      	movs	r2, #0
 8009be4:	60bb      	str	r3, [r7, #8]
 8009be6:	60fa      	str	r2, [r7, #12]
 8009be8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009bec:	f7f7 f93a 	bl	8000e64 <__aeabi_uldivmod>
 8009bf0:	4602      	mov	r2, r0
 8009bf2:	460b      	mov	r3, r1
 8009bf4:	4613      	mov	r3, r2
 8009bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8009bf8:	4b0b      	ldr	r3, [pc, #44]	@ (8009c28 <HAL_RCC_GetSysClockFreq+0x180>)
 8009bfa:	685b      	ldr	r3, [r3, #4]
 8009bfc:	0c1b      	lsrs	r3, r3, #16
 8009bfe:	f003 0303 	and.w	r3, r3, #3
 8009c02:	3301      	adds	r3, #1
 8009c04:	005b      	lsls	r3, r3, #1
 8009c06:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8009c08:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c10:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009c12:	e002      	b.n	8009c1a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009c14:	4b05      	ldr	r3, [pc, #20]	@ (8009c2c <HAL_RCC_GetSysClockFreq+0x184>)
 8009c16:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009c18:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009c1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	3740      	adds	r7, #64	@ 0x40
 8009c20:	46bd      	mov	sp, r7
 8009c22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009c26:	bf00      	nop
 8009c28:	40023800 	.word	0x40023800
 8009c2c:	00f42400 	.word	0x00f42400
 8009c30:	00b71b00 	.word	0x00b71b00

08009c34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009c34:	b480      	push	{r7}
 8009c36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009c38:	4b03      	ldr	r3, [pc, #12]	@ (8009c48 <HAL_RCC_GetHCLKFreq+0x14>)
 8009c3a:	681b      	ldr	r3, [r3, #0]
}
 8009c3c:	4618      	mov	r0, r3
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c44:	4770      	bx	lr
 8009c46:	bf00      	nop
 8009c48:	20000060 	.word	0x20000060

08009c4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009c50:	f7ff fff0 	bl	8009c34 <HAL_RCC_GetHCLKFreq>
 8009c54:	4602      	mov	r2, r0
 8009c56:	4b05      	ldr	r3, [pc, #20]	@ (8009c6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8009c58:	689b      	ldr	r3, [r3, #8]
 8009c5a:	0a9b      	lsrs	r3, r3, #10
 8009c5c:	f003 0307 	and.w	r3, r3, #7
 8009c60:	4903      	ldr	r1, [pc, #12]	@ (8009c70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009c62:	5ccb      	ldrb	r3, [r1, r3]
 8009c64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009c68:	4618      	mov	r0, r3
 8009c6a:	bd80      	pop	{r7, pc}
 8009c6c:	40023800 	.word	0x40023800
 8009c70:	08013d10 	.word	0x08013d10

08009c74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009c74:	b580      	push	{r7, lr}
 8009c76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8009c78:	f7ff ffdc 	bl	8009c34 <HAL_RCC_GetHCLKFreq>
 8009c7c:	4602      	mov	r2, r0
 8009c7e:	4b05      	ldr	r3, [pc, #20]	@ (8009c94 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009c80:	689b      	ldr	r3, [r3, #8]
 8009c82:	0b5b      	lsrs	r3, r3, #13
 8009c84:	f003 0307 	and.w	r3, r3, #7
 8009c88:	4903      	ldr	r1, [pc, #12]	@ (8009c98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009c8a:	5ccb      	ldrb	r3, [r1, r3]
 8009c8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009c90:	4618      	mov	r0, r3
 8009c92:	bd80      	pop	{r7, pc}
 8009c94:	40023800 	.word	0x40023800
 8009c98:	08013d10 	.word	0x08013d10

08009c9c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009c9c:	b580      	push	{r7, lr}
 8009c9e:	b082      	sub	sp, #8
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d101      	bne.n	8009cae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009caa:	2301      	movs	r3, #1
 8009cac:	e07b      	b.n	8009da6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d108      	bne.n	8009cc8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	685b      	ldr	r3, [r3, #4]
 8009cba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009cbe:	d009      	beq.n	8009cd4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	61da      	str	r2, [r3, #28]
 8009cc6:	e005      	b.n	8009cd4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2200      	movs	r2, #0
 8009ccc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	2200      	movs	r2, #0
 8009cd8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009ce0:	b2db      	uxtb	r3, r3
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d106      	bne.n	8009cf4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	2200      	movs	r2, #0
 8009cea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009cee:	6878      	ldr	r0, [r7, #4]
 8009cf0:	f7fa fa20 	bl	8004134 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	2202      	movs	r2, #2
 8009cf8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	681a      	ldr	r2, [r3, #0]
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009d0a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	685b      	ldr	r3, [r3, #4]
 8009d10:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	689b      	ldr	r3, [r3, #8]
 8009d18:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009d1c:	431a      	orrs	r2, r3
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	68db      	ldr	r3, [r3, #12]
 8009d22:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009d26:	431a      	orrs	r2, r3
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	691b      	ldr	r3, [r3, #16]
 8009d2c:	f003 0302 	and.w	r3, r3, #2
 8009d30:	431a      	orrs	r2, r3
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	695b      	ldr	r3, [r3, #20]
 8009d36:	f003 0301 	and.w	r3, r3, #1
 8009d3a:	431a      	orrs	r2, r3
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	699b      	ldr	r3, [r3, #24]
 8009d40:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009d44:	431a      	orrs	r2, r3
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	69db      	ldr	r3, [r3, #28]
 8009d4a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009d4e:	431a      	orrs	r2, r3
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	6a1b      	ldr	r3, [r3, #32]
 8009d54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009d58:	ea42 0103 	orr.w	r1, r2, r3
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d60:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	430a      	orrs	r2, r1
 8009d6a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	699b      	ldr	r3, [r3, #24]
 8009d70:	0c1b      	lsrs	r3, r3, #16
 8009d72:	f003 0104 	and.w	r1, r3, #4
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d7a:	f003 0210 	and.w	r2, r3, #16
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	430a      	orrs	r2, r1
 8009d84:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	69da      	ldr	r2, [r3, #28]
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009d94:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	2200      	movs	r2, #0
 8009d9a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	2201      	movs	r2, #1
 8009da0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8009da4:	2300      	movs	r3, #0
}
 8009da6:	4618      	mov	r0, r3
 8009da8:	3708      	adds	r7, #8
 8009daa:	46bd      	mov	sp, r7
 8009dac:	bd80      	pop	{r7, pc}

08009dae <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009dae:	b580      	push	{r7, lr}
 8009db0:	b088      	sub	sp, #32
 8009db2:	af00      	add	r7, sp, #0
 8009db4:	60f8      	str	r0, [r7, #12]
 8009db6:	60b9      	str	r1, [r7, #8]
 8009db8:	603b      	str	r3, [r7, #0]
 8009dba:	4613      	mov	r3, r2
 8009dbc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009dbe:	f7fb f9ad 	bl	800511c <HAL_GetTick>
 8009dc2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8009dc4:	88fb      	ldrh	r3, [r7, #6]
 8009dc6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009dce:	b2db      	uxtb	r3, r3
 8009dd0:	2b01      	cmp	r3, #1
 8009dd2:	d001      	beq.n	8009dd8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8009dd4:	2302      	movs	r3, #2
 8009dd6:	e12a      	b.n	800a02e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8009dd8:	68bb      	ldr	r3, [r7, #8]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d002      	beq.n	8009de4 <HAL_SPI_Transmit+0x36>
 8009dde:	88fb      	ldrh	r3, [r7, #6]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d101      	bne.n	8009de8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8009de4:	2301      	movs	r3, #1
 8009de6:	e122      	b.n	800a02e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009dee:	2b01      	cmp	r3, #1
 8009df0:	d101      	bne.n	8009df6 <HAL_SPI_Transmit+0x48>
 8009df2:	2302      	movs	r3, #2
 8009df4:	e11b      	b.n	800a02e <HAL_SPI_Transmit+0x280>
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	2201      	movs	r2, #1
 8009dfa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	2203      	movs	r2, #3
 8009e02:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	2200      	movs	r2, #0
 8009e0a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	68ba      	ldr	r2, [r7, #8]
 8009e10:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	88fa      	ldrh	r2, [r7, #6]
 8009e16:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	88fa      	ldrh	r2, [r7, #6]
 8009e1c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	2200      	movs	r2, #0
 8009e22:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	2200      	movs	r2, #0
 8009e28:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	2200      	movs	r2, #0
 8009e2e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	2200      	movs	r2, #0
 8009e34:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	2200      	movs	r2, #0
 8009e3a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	689b      	ldr	r3, [r3, #8]
 8009e40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e44:	d10f      	bne.n	8009e66 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	681a      	ldr	r2, [r3, #0]
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009e54:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	681a      	ldr	r2, [r3, #0]
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009e64:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e70:	2b40      	cmp	r3, #64	@ 0x40
 8009e72:	d007      	beq.n	8009e84 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	681a      	ldr	r2, [r3, #0]
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009e82:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	68db      	ldr	r3, [r3, #12]
 8009e88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009e8c:	d152      	bne.n	8009f34 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	685b      	ldr	r3, [r3, #4]
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d002      	beq.n	8009e9c <HAL_SPI_Transmit+0xee>
 8009e96:	8b7b      	ldrh	r3, [r7, #26]
 8009e98:	2b01      	cmp	r3, #1
 8009e9a:	d145      	bne.n	8009f28 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ea0:	881a      	ldrh	r2, [r3, #0]
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009eac:	1c9a      	adds	r2, r3, #2
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009eb6:	b29b      	uxth	r3, r3
 8009eb8:	3b01      	subs	r3, #1
 8009eba:	b29a      	uxth	r2, r3
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009ec0:	e032      	b.n	8009f28 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	689b      	ldr	r3, [r3, #8]
 8009ec8:	f003 0302 	and.w	r3, r3, #2
 8009ecc:	2b02      	cmp	r3, #2
 8009ece:	d112      	bne.n	8009ef6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ed4:	881a      	ldrh	r2, [r3, #0]
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ee0:	1c9a      	adds	r2, r3, #2
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009eea:	b29b      	uxth	r3, r3
 8009eec:	3b01      	subs	r3, #1
 8009eee:	b29a      	uxth	r2, r3
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	86da      	strh	r2, [r3, #54]	@ 0x36
 8009ef4:	e018      	b.n	8009f28 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009ef6:	f7fb f911 	bl	800511c <HAL_GetTick>
 8009efa:	4602      	mov	r2, r0
 8009efc:	69fb      	ldr	r3, [r7, #28]
 8009efe:	1ad3      	subs	r3, r2, r3
 8009f00:	683a      	ldr	r2, [r7, #0]
 8009f02:	429a      	cmp	r2, r3
 8009f04:	d803      	bhi.n	8009f0e <HAL_SPI_Transmit+0x160>
 8009f06:	683b      	ldr	r3, [r7, #0]
 8009f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f0c:	d102      	bne.n	8009f14 <HAL_SPI_Transmit+0x166>
 8009f0e:	683b      	ldr	r3, [r7, #0]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d109      	bne.n	8009f28 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	2201      	movs	r2, #1
 8009f18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	2200      	movs	r2, #0
 8009f20:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009f24:	2303      	movs	r3, #3
 8009f26:	e082      	b.n	800a02e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009f2c:	b29b      	uxth	r3, r3
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d1c7      	bne.n	8009ec2 <HAL_SPI_Transmit+0x114>
 8009f32:	e053      	b.n	8009fdc <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	685b      	ldr	r3, [r3, #4]
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d002      	beq.n	8009f42 <HAL_SPI_Transmit+0x194>
 8009f3c:	8b7b      	ldrh	r3, [r7, #26]
 8009f3e:	2b01      	cmp	r3, #1
 8009f40:	d147      	bne.n	8009fd2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	330c      	adds	r3, #12
 8009f4c:	7812      	ldrb	r2, [r2, #0]
 8009f4e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f54:	1c5a      	adds	r2, r3, #1
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009f5e:	b29b      	uxth	r3, r3
 8009f60:	3b01      	subs	r3, #1
 8009f62:	b29a      	uxth	r2, r3
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009f68:	e033      	b.n	8009fd2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	689b      	ldr	r3, [r3, #8]
 8009f70:	f003 0302 	and.w	r3, r3, #2
 8009f74:	2b02      	cmp	r3, #2
 8009f76:	d113      	bne.n	8009fa0 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	330c      	adds	r3, #12
 8009f82:	7812      	ldrb	r2, [r2, #0]
 8009f84:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f8a:	1c5a      	adds	r2, r3, #1
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009f94:	b29b      	uxth	r3, r3
 8009f96:	3b01      	subs	r3, #1
 8009f98:	b29a      	uxth	r2, r3
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8009f9e:	e018      	b.n	8009fd2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009fa0:	f7fb f8bc 	bl	800511c <HAL_GetTick>
 8009fa4:	4602      	mov	r2, r0
 8009fa6:	69fb      	ldr	r3, [r7, #28]
 8009fa8:	1ad3      	subs	r3, r2, r3
 8009faa:	683a      	ldr	r2, [r7, #0]
 8009fac:	429a      	cmp	r2, r3
 8009fae:	d803      	bhi.n	8009fb8 <HAL_SPI_Transmit+0x20a>
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fb6:	d102      	bne.n	8009fbe <HAL_SPI_Transmit+0x210>
 8009fb8:	683b      	ldr	r3, [r7, #0]
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d109      	bne.n	8009fd2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	2201      	movs	r2, #1
 8009fc2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	2200      	movs	r2, #0
 8009fca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009fce:	2303      	movs	r3, #3
 8009fd0:	e02d      	b.n	800a02e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009fd6:	b29b      	uxth	r3, r3
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d1c6      	bne.n	8009f6a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009fdc:	69fa      	ldr	r2, [r7, #28]
 8009fde:	6839      	ldr	r1, [r7, #0]
 8009fe0:	68f8      	ldr	r0, [r7, #12]
 8009fe2:	f000 fa59 	bl	800a498 <SPI_EndRxTxTransaction>
 8009fe6:	4603      	mov	r3, r0
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d002      	beq.n	8009ff2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	2220      	movs	r2, #32
 8009ff0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	689b      	ldr	r3, [r3, #8]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d10a      	bne.n	800a010 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	617b      	str	r3, [r7, #20]
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	68db      	ldr	r3, [r3, #12]
 800a004:	617b      	str	r3, [r7, #20]
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	689b      	ldr	r3, [r3, #8]
 800a00c:	617b      	str	r3, [r7, #20]
 800a00e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	2201      	movs	r2, #1
 800a014:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	2200      	movs	r2, #0
 800a01c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a024:	2b00      	cmp	r3, #0
 800a026:	d001      	beq.n	800a02c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800a028:	2301      	movs	r3, #1
 800a02a:	e000      	b.n	800a02e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800a02c:	2300      	movs	r3, #0
  }
}
 800a02e:	4618      	mov	r0, r3
 800a030:	3720      	adds	r7, #32
 800a032:	46bd      	mov	sp, r7
 800a034:	bd80      	pop	{r7, pc}

0800a036 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800a036:	b580      	push	{r7, lr}
 800a038:	b08a      	sub	sp, #40	@ 0x28
 800a03a:	af00      	add	r7, sp, #0
 800a03c:	60f8      	str	r0, [r7, #12]
 800a03e:	60b9      	str	r1, [r7, #8]
 800a040:	607a      	str	r2, [r7, #4]
 800a042:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a044:	2301      	movs	r3, #1
 800a046:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a048:	f7fb f868 	bl	800511c <HAL_GetTick>
 800a04c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a054:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	685b      	ldr	r3, [r3, #4]
 800a05a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800a05c:	887b      	ldrh	r3, [r7, #2]
 800a05e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a060:	7ffb      	ldrb	r3, [r7, #31]
 800a062:	2b01      	cmp	r3, #1
 800a064:	d00c      	beq.n	800a080 <HAL_SPI_TransmitReceive+0x4a>
 800a066:	69bb      	ldr	r3, [r7, #24]
 800a068:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a06c:	d106      	bne.n	800a07c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	689b      	ldr	r3, [r3, #8]
 800a072:	2b00      	cmp	r3, #0
 800a074:	d102      	bne.n	800a07c <HAL_SPI_TransmitReceive+0x46>
 800a076:	7ffb      	ldrb	r3, [r7, #31]
 800a078:	2b04      	cmp	r3, #4
 800a07a:	d001      	beq.n	800a080 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 800a07c:	2302      	movs	r3, #2
 800a07e:	e17f      	b.n	800a380 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a080:	68bb      	ldr	r3, [r7, #8]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d005      	beq.n	800a092 <HAL_SPI_TransmitReceive+0x5c>
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d002      	beq.n	800a092 <HAL_SPI_TransmitReceive+0x5c>
 800a08c:	887b      	ldrh	r3, [r7, #2]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d101      	bne.n	800a096 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800a092:	2301      	movs	r3, #1
 800a094:	e174      	b.n	800a380 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800a09c:	2b01      	cmp	r3, #1
 800a09e:	d101      	bne.n	800a0a4 <HAL_SPI_TransmitReceive+0x6e>
 800a0a0:	2302      	movs	r3, #2
 800a0a2:	e16d      	b.n	800a380 <HAL_SPI_TransmitReceive+0x34a>
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	2201      	movs	r2, #1
 800a0a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a0b2:	b2db      	uxtb	r3, r3
 800a0b4:	2b04      	cmp	r3, #4
 800a0b6:	d003      	beq.n	800a0c0 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	2205      	movs	r2, #5
 800a0bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	2200      	movs	r2, #0
 800a0c4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	687a      	ldr	r2, [r7, #4]
 800a0ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	887a      	ldrh	r2, [r7, #2]
 800a0d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	887a      	ldrh	r2, [r7, #2]
 800a0d6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	68ba      	ldr	r2, [r7, #8]
 800a0dc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	887a      	ldrh	r2, [r7, #2]
 800a0e2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	887a      	ldrh	r2, [r7, #2]
 800a0e8:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a100:	2b40      	cmp	r3, #64	@ 0x40
 800a102:	d007      	beq.n	800a114 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	681a      	ldr	r2, [r3, #0]
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a112:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	68db      	ldr	r3, [r3, #12]
 800a118:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a11c:	d17e      	bne.n	800a21c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	685b      	ldr	r3, [r3, #4]
 800a122:	2b00      	cmp	r3, #0
 800a124:	d002      	beq.n	800a12c <HAL_SPI_TransmitReceive+0xf6>
 800a126:	8afb      	ldrh	r3, [r7, #22]
 800a128:	2b01      	cmp	r3, #1
 800a12a:	d16c      	bne.n	800a206 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a130:	881a      	ldrh	r2, [r3, #0]
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a13c:	1c9a      	adds	r2, r3, #2
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a146:	b29b      	uxth	r3, r3
 800a148:	3b01      	subs	r3, #1
 800a14a:	b29a      	uxth	r2, r3
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a150:	e059      	b.n	800a206 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	689b      	ldr	r3, [r3, #8]
 800a158:	f003 0302 	and.w	r3, r3, #2
 800a15c:	2b02      	cmp	r3, #2
 800a15e:	d11b      	bne.n	800a198 <HAL_SPI_TransmitReceive+0x162>
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a164:	b29b      	uxth	r3, r3
 800a166:	2b00      	cmp	r3, #0
 800a168:	d016      	beq.n	800a198 <HAL_SPI_TransmitReceive+0x162>
 800a16a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a16c:	2b01      	cmp	r3, #1
 800a16e:	d113      	bne.n	800a198 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a174:	881a      	ldrh	r2, [r3, #0]
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a180:	1c9a      	adds	r2, r3, #2
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a18a:	b29b      	uxth	r3, r3
 800a18c:	3b01      	subs	r3, #1
 800a18e:	b29a      	uxth	r2, r3
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a194:	2300      	movs	r3, #0
 800a196:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	689b      	ldr	r3, [r3, #8]
 800a19e:	f003 0301 	and.w	r3, r3, #1
 800a1a2:	2b01      	cmp	r3, #1
 800a1a4:	d119      	bne.n	800a1da <HAL_SPI_TransmitReceive+0x1a4>
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a1aa:	b29b      	uxth	r3, r3
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d014      	beq.n	800a1da <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	68da      	ldr	r2, [r3, #12]
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1ba:	b292      	uxth	r2, r2
 800a1bc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1c2:	1c9a      	adds	r2, r3, #2
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a1cc:	b29b      	uxth	r3, r3
 800a1ce:	3b01      	subs	r3, #1
 800a1d0:	b29a      	uxth	r2, r3
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a1d6:	2301      	movs	r3, #1
 800a1d8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a1da:	f7fa ff9f 	bl	800511c <HAL_GetTick>
 800a1de:	4602      	mov	r2, r0
 800a1e0:	6a3b      	ldr	r3, [r7, #32]
 800a1e2:	1ad3      	subs	r3, r2, r3
 800a1e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a1e6:	429a      	cmp	r2, r3
 800a1e8:	d80d      	bhi.n	800a206 <HAL_SPI_TransmitReceive+0x1d0>
 800a1ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1f0:	d009      	beq.n	800a206 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	2201      	movs	r2, #1
 800a1f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	2200      	movs	r2, #0
 800a1fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800a202:	2303      	movs	r3, #3
 800a204:	e0bc      	b.n	800a380 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a20a:	b29b      	uxth	r3, r3
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d1a0      	bne.n	800a152 <HAL_SPI_TransmitReceive+0x11c>
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a214:	b29b      	uxth	r3, r3
 800a216:	2b00      	cmp	r3, #0
 800a218:	d19b      	bne.n	800a152 <HAL_SPI_TransmitReceive+0x11c>
 800a21a:	e082      	b.n	800a322 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	685b      	ldr	r3, [r3, #4]
 800a220:	2b00      	cmp	r3, #0
 800a222:	d002      	beq.n	800a22a <HAL_SPI_TransmitReceive+0x1f4>
 800a224:	8afb      	ldrh	r3, [r7, #22]
 800a226:	2b01      	cmp	r3, #1
 800a228:	d171      	bne.n	800a30e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	330c      	adds	r3, #12
 800a234:	7812      	ldrb	r2, [r2, #0]
 800a236:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a23c:	1c5a      	adds	r2, r3, #1
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a246:	b29b      	uxth	r3, r3
 800a248:	3b01      	subs	r3, #1
 800a24a:	b29a      	uxth	r2, r3
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a250:	e05d      	b.n	800a30e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	689b      	ldr	r3, [r3, #8]
 800a258:	f003 0302 	and.w	r3, r3, #2
 800a25c:	2b02      	cmp	r3, #2
 800a25e:	d11c      	bne.n	800a29a <HAL_SPI_TransmitReceive+0x264>
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a264:	b29b      	uxth	r3, r3
 800a266:	2b00      	cmp	r3, #0
 800a268:	d017      	beq.n	800a29a <HAL_SPI_TransmitReceive+0x264>
 800a26a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a26c:	2b01      	cmp	r3, #1
 800a26e:	d114      	bne.n	800a29a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	330c      	adds	r3, #12
 800a27a:	7812      	ldrb	r2, [r2, #0]
 800a27c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a282:	1c5a      	adds	r2, r3, #1
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a28c:	b29b      	uxth	r3, r3
 800a28e:	3b01      	subs	r3, #1
 800a290:	b29a      	uxth	r2, r3
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a296:	2300      	movs	r3, #0
 800a298:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	689b      	ldr	r3, [r3, #8]
 800a2a0:	f003 0301 	and.w	r3, r3, #1
 800a2a4:	2b01      	cmp	r3, #1
 800a2a6:	d119      	bne.n	800a2dc <HAL_SPI_TransmitReceive+0x2a6>
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a2ac:	b29b      	uxth	r3, r3
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d014      	beq.n	800a2dc <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	68da      	ldr	r2, [r3, #12]
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2bc:	b2d2      	uxtb	r2, r2
 800a2be:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2c4:	1c5a      	adds	r2, r3, #1
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a2ce:	b29b      	uxth	r3, r3
 800a2d0:	3b01      	subs	r3, #1
 800a2d2:	b29a      	uxth	r2, r3
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a2d8:	2301      	movs	r3, #1
 800a2da:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a2dc:	f7fa ff1e 	bl	800511c <HAL_GetTick>
 800a2e0:	4602      	mov	r2, r0
 800a2e2:	6a3b      	ldr	r3, [r7, #32]
 800a2e4:	1ad3      	subs	r3, r2, r3
 800a2e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a2e8:	429a      	cmp	r2, r3
 800a2ea:	d803      	bhi.n	800a2f4 <HAL_SPI_TransmitReceive+0x2be>
 800a2ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2f2:	d102      	bne.n	800a2fa <HAL_SPI_TransmitReceive+0x2c4>
 800a2f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d109      	bne.n	800a30e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	2201      	movs	r2, #1
 800a2fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	2200      	movs	r2, #0
 800a306:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800a30a:	2303      	movs	r3, #3
 800a30c:	e038      	b.n	800a380 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a312:	b29b      	uxth	r3, r3
 800a314:	2b00      	cmp	r3, #0
 800a316:	d19c      	bne.n	800a252 <HAL_SPI_TransmitReceive+0x21c>
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a31c:	b29b      	uxth	r3, r3
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d197      	bne.n	800a252 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a322:	6a3a      	ldr	r2, [r7, #32]
 800a324:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a326:	68f8      	ldr	r0, [r7, #12]
 800a328:	f000 f8b6 	bl	800a498 <SPI_EndRxTxTransaction>
 800a32c:	4603      	mov	r3, r0
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d008      	beq.n	800a344 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	2220      	movs	r2, #32
 800a336:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	2200      	movs	r2, #0
 800a33c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800a340:	2301      	movs	r3, #1
 800a342:	e01d      	b.n	800a380 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	689b      	ldr	r3, [r3, #8]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d10a      	bne.n	800a362 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a34c:	2300      	movs	r3, #0
 800a34e:	613b      	str	r3, [r7, #16]
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	68db      	ldr	r3, [r3, #12]
 800a356:	613b      	str	r3, [r7, #16]
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	689b      	ldr	r3, [r3, #8]
 800a35e:	613b      	str	r3, [r7, #16]
 800a360:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	2201      	movs	r2, #1
 800a366:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	2200      	movs	r2, #0
 800a36e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a376:	2b00      	cmp	r3, #0
 800a378:	d001      	beq.n	800a37e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800a37a:	2301      	movs	r3, #1
 800a37c:	e000      	b.n	800a380 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800a37e:	2300      	movs	r3, #0
  }
}
 800a380:	4618      	mov	r0, r3
 800a382:	3728      	adds	r7, #40	@ 0x28
 800a384:	46bd      	mov	sp, r7
 800a386:	bd80      	pop	{r7, pc}

0800a388 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a388:	b580      	push	{r7, lr}
 800a38a:	b088      	sub	sp, #32
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	60f8      	str	r0, [r7, #12]
 800a390:	60b9      	str	r1, [r7, #8]
 800a392:	603b      	str	r3, [r7, #0]
 800a394:	4613      	mov	r3, r2
 800a396:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a398:	f7fa fec0 	bl	800511c <HAL_GetTick>
 800a39c:	4602      	mov	r2, r0
 800a39e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3a0:	1a9b      	subs	r3, r3, r2
 800a3a2:	683a      	ldr	r2, [r7, #0]
 800a3a4:	4413      	add	r3, r2
 800a3a6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a3a8:	f7fa feb8 	bl	800511c <HAL_GetTick>
 800a3ac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a3ae:	4b39      	ldr	r3, [pc, #228]	@ (800a494 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	015b      	lsls	r3, r3, #5
 800a3b4:	0d1b      	lsrs	r3, r3, #20
 800a3b6:	69fa      	ldr	r2, [r7, #28]
 800a3b8:	fb02 f303 	mul.w	r3, r2, r3
 800a3bc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a3be:	e054      	b.n	800a46a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a3c0:	683b      	ldr	r3, [r7, #0]
 800a3c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3c6:	d050      	beq.n	800a46a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a3c8:	f7fa fea8 	bl	800511c <HAL_GetTick>
 800a3cc:	4602      	mov	r2, r0
 800a3ce:	69bb      	ldr	r3, [r7, #24]
 800a3d0:	1ad3      	subs	r3, r2, r3
 800a3d2:	69fa      	ldr	r2, [r7, #28]
 800a3d4:	429a      	cmp	r2, r3
 800a3d6:	d902      	bls.n	800a3de <SPI_WaitFlagStateUntilTimeout+0x56>
 800a3d8:	69fb      	ldr	r3, [r7, #28]
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d13d      	bne.n	800a45a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	685a      	ldr	r2, [r3, #4]
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a3ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	685b      	ldr	r3, [r3, #4]
 800a3f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a3f6:	d111      	bne.n	800a41c <SPI_WaitFlagStateUntilTimeout+0x94>
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	689b      	ldr	r3, [r3, #8]
 800a3fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a400:	d004      	beq.n	800a40c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	689b      	ldr	r3, [r3, #8]
 800a406:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a40a:	d107      	bne.n	800a41c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	681a      	ldr	r2, [r3, #0]
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a41a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a420:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a424:	d10f      	bne.n	800a446 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	681a      	ldr	r2, [r3, #0]
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a434:	601a      	str	r2, [r3, #0]
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	681a      	ldr	r2, [r3, #0]
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a444:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	2201      	movs	r2, #1
 800a44a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	2200      	movs	r2, #0
 800a452:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800a456:	2303      	movs	r3, #3
 800a458:	e017      	b.n	800a48a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a45a:	697b      	ldr	r3, [r7, #20]
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d101      	bne.n	800a464 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a460:	2300      	movs	r3, #0
 800a462:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a464:	697b      	ldr	r3, [r7, #20]
 800a466:	3b01      	subs	r3, #1
 800a468:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	689a      	ldr	r2, [r3, #8]
 800a470:	68bb      	ldr	r3, [r7, #8]
 800a472:	4013      	ands	r3, r2
 800a474:	68ba      	ldr	r2, [r7, #8]
 800a476:	429a      	cmp	r2, r3
 800a478:	bf0c      	ite	eq
 800a47a:	2301      	moveq	r3, #1
 800a47c:	2300      	movne	r3, #0
 800a47e:	b2db      	uxtb	r3, r3
 800a480:	461a      	mov	r2, r3
 800a482:	79fb      	ldrb	r3, [r7, #7]
 800a484:	429a      	cmp	r2, r3
 800a486:	d19b      	bne.n	800a3c0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a488:	2300      	movs	r3, #0
}
 800a48a:	4618      	mov	r0, r3
 800a48c:	3720      	adds	r7, #32
 800a48e:	46bd      	mov	sp, r7
 800a490:	bd80      	pop	{r7, pc}
 800a492:	bf00      	nop
 800a494:	20000060 	.word	0x20000060

0800a498 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a498:	b580      	push	{r7, lr}
 800a49a:	b088      	sub	sp, #32
 800a49c:	af02      	add	r7, sp, #8
 800a49e:	60f8      	str	r0, [r7, #12]
 800a4a0:	60b9      	str	r1, [r7, #8]
 800a4a2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	9300      	str	r3, [sp, #0]
 800a4a8:	68bb      	ldr	r3, [r7, #8]
 800a4aa:	2201      	movs	r2, #1
 800a4ac:	2102      	movs	r1, #2
 800a4ae:	68f8      	ldr	r0, [r7, #12]
 800a4b0:	f7ff ff6a 	bl	800a388 <SPI_WaitFlagStateUntilTimeout>
 800a4b4:	4603      	mov	r3, r0
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d007      	beq.n	800a4ca <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4be:	f043 0220 	orr.w	r2, r3, #32
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800a4c6:	2303      	movs	r3, #3
 800a4c8:	e032      	b.n	800a530 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a4ca:	4b1b      	ldr	r3, [pc, #108]	@ (800a538 <SPI_EndRxTxTransaction+0xa0>)
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	4a1b      	ldr	r2, [pc, #108]	@ (800a53c <SPI_EndRxTxTransaction+0xa4>)
 800a4d0:	fba2 2303 	umull	r2, r3, r2, r3
 800a4d4:	0d5b      	lsrs	r3, r3, #21
 800a4d6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a4da:	fb02 f303 	mul.w	r3, r2, r3
 800a4de:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	685b      	ldr	r3, [r3, #4]
 800a4e4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a4e8:	d112      	bne.n	800a510 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	9300      	str	r3, [sp, #0]
 800a4ee:	68bb      	ldr	r3, [r7, #8]
 800a4f0:	2200      	movs	r2, #0
 800a4f2:	2180      	movs	r1, #128	@ 0x80
 800a4f4:	68f8      	ldr	r0, [r7, #12]
 800a4f6:	f7ff ff47 	bl	800a388 <SPI_WaitFlagStateUntilTimeout>
 800a4fa:	4603      	mov	r3, r0
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d016      	beq.n	800a52e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a504:	f043 0220 	orr.w	r2, r3, #32
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800a50c:	2303      	movs	r3, #3
 800a50e:	e00f      	b.n	800a530 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800a510:	697b      	ldr	r3, [r7, #20]
 800a512:	2b00      	cmp	r3, #0
 800a514:	d00a      	beq.n	800a52c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800a516:	697b      	ldr	r3, [r7, #20]
 800a518:	3b01      	subs	r3, #1
 800a51a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	689b      	ldr	r3, [r3, #8]
 800a522:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a526:	2b80      	cmp	r3, #128	@ 0x80
 800a528:	d0f2      	beq.n	800a510 <SPI_EndRxTxTransaction+0x78>
 800a52a:	e000      	b.n	800a52e <SPI_EndRxTxTransaction+0x96>
        break;
 800a52c:	bf00      	nop
  }

  return HAL_OK;
 800a52e:	2300      	movs	r3, #0
}
 800a530:	4618      	mov	r0, r3
 800a532:	3718      	adds	r7, #24
 800a534:	46bd      	mov	sp, r7
 800a536:	bd80      	pop	{r7, pc}
 800a538:	20000060 	.word	0x20000060
 800a53c:	165e9f81 	.word	0x165e9f81

0800a540 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a540:	b580      	push	{r7, lr}
 800a542:	b082      	sub	sp, #8
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d101      	bne.n	800a552 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a54e:	2301      	movs	r3, #1
 800a550:	e041      	b.n	800a5d6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a558:	b2db      	uxtb	r3, r3
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d106      	bne.n	800a56c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	2200      	movs	r2, #0
 800a562:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a566:	6878      	ldr	r0, [r7, #4]
 800a568:	f7f9 fe62 	bl	8004230 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	2202      	movs	r2, #2
 800a570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681a      	ldr	r2, [r3, #0]
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	3304      	adds	r3, #4
 800a57c:	4619      	mov	r1, r3
 800a57e:	4610      	mov	r0, r2
 800a580:	f000 fc62 	bl	800ae48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	2201      	movs	r2, #1
 800a588:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	2201      	movs	r2, #1
 800a590:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	2201      	movs	r2, #1
 800a598:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	2201      	movs	r2, #1
 800a5a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	2201      	movs	r2, #1
 800a5a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	2201      	movs	r2, #1
 800a5b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	2201      	movs	r2, #1
 800a5b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	2201      	movs	r2, #1
 800a5c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	2201      	movs	r2, #1
 800a5c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	2201      	movs	r2, #1
 800a5d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a5d4:	2300      	movs	r3, #0
}
 800a5d6:	4618      	mov	r0, r3
 800a5d8:	3708      	adds	r7, #8
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	bd80      	pop	{r7, pc}
	...

0800a5e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a5e0:	b480      	push	{r7}
 800a5e2:	b085      	sub	sp, #20
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a5ee:	b2db      	uxtb	r3, r3
 800a5f0:	2b01      	cmp	r3, #1
 800a5f2:	d001      	beq.n	800a5f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a5f4:	2301      	movs	r3, #1
 800a5f6:	e04e      	b.n	800a696 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	2202      	movs	r2, #2
 800a5fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	68da      	ldr	r2, [r3, #12]
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	f042 0201 	orr.w	r2, r2, #1
 800a60e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	4a23      	ldr	r2, [pc, #140]	@ (800a6a4 <HAL_TIM_Base_Start_IT+0xc4>)
 800a616:	4293      	cmp	r3, r2
 800a618:	d022      	beq.n	800a660 <HAL_TIM_Base_Start_IT+0x80>
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a622:	d01d      	beq.n	800a660 <HAL_TIM_Base_Start_IT+0x80>
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	4a1f      	ldr	r2, [pc, #124]	@ (800a6a8 <HAL_TIM_Base_Start_IT+0xc8>)
 800a62a:	4293      	cmp	r3, r2
 800a62c:	d018      	beq.n	800a660 <HAL_TIM_Base_Start_IT+0x80>
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	4a1e      	ldr	r2, [pc, #120]	@ (800a6ac <HAL_TIM_Base_Start_IT+0xcc>)
 800a634:	4293      	cmp	r3, r2
 800a636:	d013      	beq.n	800a660 <HAL_TIM_Base_Start_IT+0x80>
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	4a1c      	ldr	r2, [pc, #112]	@ (800a6b0 <HAL_TIM_Base_Start_IT+0xd0>)
 800a63e:	4293      	cmp	r3, r2
 800a640:	d00e      	beq.n	800a660 <HAL_TIM_Base_Start_IT+0x80>
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	4a1b      	ldr	r2, [pc, #108]	@ (800a6b4 <HAL_TIM_Base_Start_IT+0xd4>)
 800a648:	4293      	cmp	r3, r2
 800a64a:	d009      	beq.n	800a660 <HAL_TIM_Base_Start_IT+0x80>
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	4a19      	ldr	r2, [pc, #100]	@ (800a6b8 <HAL_TIM_Base_Start_IT+0xd8>)
 800a652:	4293      	cmp	r3, r2
 800a654:	d004      	beq.n	800a660 <HAL_TIM_Base_Start_IT+0x80>
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	4a18      	ldr	r2, [pc, #96]	@ (800a6bc <HAL_TIM_Base_Start_IT+0xdc>)
 800a65c:	4293      	cmp	r3, r2
 800a65e:	d111      	bne.n	800a684 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	689b      	ldr	r3, [r3, #8]
 800a666:	f003 0307 	and.w	r3, r3, #7
 800a66a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	2b06      	cmp	r3, #6
 800a670:	d010      	beq.n	800a694 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	681a      	ldr	r2, [r3, #0]
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	f042 0201 	orr.w	r2, r2, #1
 800a680:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a682:	e007      	b.n	800a694 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	681a      	ldr	r2, [r3, #0]
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	f042 0201 	orr.w	r2, r2, #1
 800a692:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a694:	2300      	movs	r3, #0
}
 800a696:	4618      	mov	r0, r3
 800a698:	3714      	adds	r7, #20
 800a69a:	46bd      	mov	sp, r7
 800a69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a0:	4770      	bx	lr
 800a6a2:	bf00      	nop
 800a6a4:	40010000 	.word	0x40010000
 800a6a8:	40000400 	.word	0x40000400
 800a6ac:	40000800 	.word	0x40000800
 800a6b0:	40000c00 	.word	0x40000c00
 800a6b4:	40010400 	.word	0x40010400
 800a6b8:	40014000 	.word	0x40014000
 800a6bc:	40001800 	.word	0x40001800

0800a6c0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a6c0:	b580      	push	{r7, lr}
 800a6c2:	b082      	sub	sp, #8
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d101      	bne.n	800a6d2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a6ce:	2301      	movs	r3, #1
 800a6d0:	e041      	b.n	800a756 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a6d8:	b2db      	uxtb	r3, r3
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d106      	bne.n	800a6ec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a6e6:	6878      	ldr	r0, [r7, #4]
 800a6e8:	f000 f839 	bl	800a75e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	2202      	movs	r2, #2
 800a6f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	681a      	ldr	r2, [r3, #0]
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	3304      	adds	r3, #4
 800a6fc:	4619      	mov	r1, r3
 800a6fe:	4610      	mov	r0, r2
 800a700:	f000 fba2 	bl	800ae48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	2201      	movs	r2, #1
 800a708:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	2201      	movs	r2, #1
 800a710:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	2201      	movs	r2, #1
 800a718:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	2201      	movs	r2, #1
 800a720:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	2201      	movs	r2, #1
 800a728:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	2201      	movs	r2, #1
 800a730:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	2201      	movs	r2, #1
 800a738:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	2201      	movs	r2, #1
 800a740:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	2201      	movs	r2, #1
 800a748:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	2201      	movs	r2, #1
 800a750:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a754:	2300      	movs	r3, #0
}
 800a756:	4618      	mov	r0, r3
 800a758:	3708      	adds	r7, #8
 800a75a:	46bd      	mov	sp, r7
 800a75c:	bd80      	pop	{r7, pc}

0800a75e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a75e:	b480      	push	{r7}
 800a760:	b083      	sub	sp, #12
 800a762:	af00      	add	r7, sp, #0
 800a764:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a766:	bf00      	nop
 800a768:	370c      	adds	r7, #12
 800a76a:	46bd      	mov	sp, r7
 800a76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a770:	4770      	bx	lr
	...

0800a774 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a774:	b580      	push	{r7, lr}
 800a776:	b084      	sub	sp, #16
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]
 800a77c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a77e:	683b      	ldr	r3, [r7, #0]
 800a780:	2b00      	cmp	r3, #0
 800a782:	d109      	bne.n	800a798 <HAL_TIM_PWM_Start+0x24>
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a78a:	b2db      	uxtb	r3, r3
 800a78c:	2b01      	cmp	r3, #1
 800a78e:	bf14      	ite	ne
 800a790:	2301      	movne	r3, #1
 800a792:	2300      	moveq	r3, #0
 800a794:	b2db      	uxtb	r3, r3
 800a796:	e022      	b.n	800a7de <HAL_TIM_PWM_Start+0x6a>
 800a798:	683b      	ldr	r3, [r7, #0]
 800a79a:	2b04      	cmp	r3, #4
 800a79c:	d109      	bne.n	800a7b2 <HAL_TIM_PWM_Start+0x3e>
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a7a4:	b2db      	uxtb	r3, r3
 800a7a6:	2b01      	cmp	r3, #1
 800a7a8:	bf14      	ite	ne
 800a7aa:	2301      	movne	r3, #1
 800a7ac:	2300      	moveq	r3, #0
 800a7ae:	b2db      	uxtb	r3, r3
 800a7b0:	e015      	b.n	800a7de <HAL_TIM_PWM_Start+0x6a>
 800a7b2:	683b      	ldr	r3, [r7, #0]
 800a7b4:	2b08      	cmp	r3, #8
 800a7b6:	d109      	bne.n	800a7cc <HAL_TIM_PWM_Start+0x58>
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a7be:	b2db      	uxtb	r3, r3
 800a7c0:	2b01      	cmp	r3, #1
 800a7c2:	bf14      	ite	ne
 800a7c4:	2301      	movne	r3, #1
 800a7c6:	2300      	moveq	r3, #0
 800a7c8:	b2db      	uxtb	r3, r3
 800a7ca:	e008      	b.n	800a7de <HAL_TIM_PWM_Start+0x6a>
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a7d2:	b2db      	uxtb	r3, r3
 800a7d4:	2b01      	cmp	r3, #1
 800a7d6:	bf14      	ite	ne
 800a7d8:	2301      	movne	r3, #1
 800a7da:	2300      	moveq	r3, #0
 800a7dc:	b2db      	uxtb	r3, r3
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d001      	beq.n	800a7e6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800a7e2:	2301      	movs	r3, #1
 800a7e4:	e07c      	b.n	800a8e0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a7e6:	683b      	ldr	r3, [r7, #0]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d104      	bne.n	800a7f6 <HAL_TIM_PWM_Start+0x82>
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	2202      	movs	r2, #2
 800a7f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a7f4:	e013      	b.n	800a81e <HAL_TIM_PWM_Start+0xaa>
 800a7f6:	683b      	ldr	r3, [r7, #0]
 800a7f8:	2b04      	cmp	r3, #4
 800a7fa:	d104      	bne.n	800a806 <HAL_TIM_PWM_Start+0x92>
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	2202      	movs	r2, #2
 800a800:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a804:	e00b      	b.n	800a81e <HAL_TIM_PWM_Start+0xaa>
 800a806:	683b      	ldr	r3, [r7, #0]
 800a808:	2b08      	cmp	r3, #8
 800a80a:	d104      	bne.n	800a816 <HAL_TIM_PWM_Start+0xa2>
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	2202      	movs	r2, #2
 800a810:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a814:	e003      	b.n	800a81e <HAL_TIM_PWM_Start+0xaa>
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	2202      	movs	r2, #2
 800a81a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	2201      	movs	r2, #1
 800a824:	6839      	ldr	r1, [r7, #0]
 800a826:	4618      	mov	r0, r3
 800a828:	f000 fe04 	bl	800b434 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	4a2d      	ldr	r2, [pc, #180]	@ (800a8e8 <HAL_TIM_PWM_Start+0x174>)
 800a832:	4293      	cmp	r3, r2
 800a834:	d004      	beq.n	800a840 <HAL_TIM_PWM_Start+0xcc>
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	4a2c      	ldr	r2, [pc, #176]	@ (800a8ec <HAL_TIM_PWM_Start+0x178>)
 800a83c:	4293      	cmp	r3, r2
 800a83e:	d101      	bne.n	800a844 <HAL_TIM_PWM_Start+0xd0>
 800a840:	2301      	movs	r3, #1
 800a842:	e000      	b.n	800a846 <HAL_TIM_PWM_Start+0xd2>
 800a844:	2300      	movs	r3, #0
 800a846:	2b00      	cmp	r3, #0
 800a848:	d007      	beq.n	800a85a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a858:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	4a22      	ldr	r2, [pc, #136]	@ (800a8e8 <HAL_TIM_PWM_Start+0x174>)
 800a860:	4293      	cmp	r3, r2
 800a862:	d022      	beq.n	800a8aa <HAL_TIM_PWM_Start+0x136>
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a86c:	d01d      	beq.n	800a8aa <HAL_TIM_PWM_Start+0x136>
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	4a1f      	ldr	r2, [pc, #124]	@ (800a8f0 <HAL_TIM_PWM_Start+0x17c>)
 800a874:	4293      	cmp	r3, r2
 800a876:	d018      	beq.n	800a8aa <HAL_TIM_PWM_Start+0x136>
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	4a1d      	ldr	r2, [pc, #116]	@ (800a8f4 <HAL_TIM_PWM_Start+0x180>)
 800a87e:	4293      	cmp	r3, r2
 800a880:	d013      	beq.n	800a8aa <HAL_TIM_PWM_Start+0x136>
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	4a1c      	ldr	r2, [pc, #112]	@ (800a8f8 <HAL_TIM_PWM_Start+0x184>)
 800a888:	4293      	cmp	r3, r2
 800a88a:	d00e      	beq.n	800a8aa <HAL_TIM_PWM_Start+0x136>
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	4a16      	ldr	r2, [pc, #88]	@ (800a8ec <HAL_TIM_PWM_Start+0x178>)
 800a892:	4293      	cmp	r3, r2
 800a894:	d009      	beq.n	800a8aa <HAL_TIM_PWM_Start+0x136>
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	4a18      	ldr	r2, [pc, #96]	@ (800a8fc <HAL_TIM_PWM_Start+0x188>)
 800a89c:	4293      	cmp	r3, r2
 800a89e:	d004      	beq.n	800a8aa <HAL_TIM_PWM_Start+0x136>
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	4a16      	ldr	r2, [pc, #88]	@ (800a900 <HAL_TIM_PWM_Start+0x18c>)
 800a8a6:	4293      	cmp	r3, r2
 800a8a8:	d111      	bne.n	800a8ce <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	689b      	ldr	r3, [r3, #8]
 800a8b0:	f003 0307 	and.w	r3, r3, #7
 800a8b4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	2b06      	cmp	r3, #6
 800a8ba:	d010      	beq.n	800a8de <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	681a      	ldr	r2, [r3, #0]
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	f042 0201 	orr.w	r2, r2, #1
 800a8ca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a8cc:	e007      	b.n	800a8de <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	681a      	ldr	r2, [r3, #0]
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	f042 0201 	orr.w	r2, r2, #1
 800a8dc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a8de:	2300      	movs	r3, #0
}
 800a8e0:	4618      	mov	r0, r3
 800a8e2:	3710      	adds	r7, #16
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	bd80      	pop	{r7, pc}
 800a8e8:	40010000 	.word	0x40010000
 800a8ec:	40010400 	.word	0x40010400
 800a8f0:	40000400 	.word	0x40000400
 800a8f4:	40000800 	.word	0x40000800
 800a8f8:	40000c00 	.word	0x40000c00
 800a8fc:	40014000 	.word	0x40014000
 800a900:	40001800 	.word	0x40001800

0800a904 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a904:	b580      	push	{r7, lr}
 800a906:	b084      	sub	sp, #16
 800a908:	af00      	add	r7, sp, #0
 800a90a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	68db      	ldr	r3, [r3, #12]
 800a912:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	691b      	ldr	r3, [r3, #16]
 800a91a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a91c:	68bb      	ldr	r3, [r7, #8]
 800a91e:	f003 0302 	and.w	r3, r3, #2
 800a922:	2b00      	cmp	r3, #0
 800a924:	d020      	beq.n	800a968 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	f003 0302 	and.w	r3, r3, #2
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d01b      	beq.n	800a968 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	f06f 0202 	mvn.w	r2, #2
 800a938:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	2201      	movs	r2, #1
 800a93e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	699b      	ldr	r3, [r3, #24]
 800a946:	f003 0303 	and.w	r3, r3, #3
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d003      	beq.n	800a956 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a94e:	6878      	ldr	r0, [r7, #4]
 800a950:	f000 fa5b 	bl	800ae0a <HAL_TIM_IC_CaptureCallback>
 800a954:	e005      	b.n	800a962 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a956:	6878      	ldr	r0, [r7, #4]
 800a958:	f000 fa4d 	bl	800adf6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a95c:	6878      	ldr	r0, [r7, #4]
 800a95e:	f000 fa5e 	bl	800ae1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	2200      	movs	r2, #0
 800a966:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a968:	68bb      	ldr	r3, [r7, #8]
 800a96a:	f003 0304 	and.w	r3, r3, #4
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d020      	beq.n	800a9b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	f003 0304 	and.w	r3, r3, #4
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d01b      	beq.n	800a9b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	f06f 0204 	mvn.w	r2, #4
 800a984:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	2202      	movs	r2, #2
 800a98a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	699b      	ldr	r3, [r3, #24]
 800a992:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a996:	2b00      	cmp	r3, #0
 800a998:	d003      	beq.n	800a9a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a99a:	6878      	ldr	r0, [r7, #4]
 800a99c:	f000 fa35 	bl	800ae0a <HAL_TIM_IC_CaptureCallback>
 800a9a0:	e005      	b.n	800a9ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a9a2:	6878      	ldr	r0, [r7, #4]
 800a9a4:	f000 fa27 	bl	800adf6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a9a8:	6878      	ldr	r0, [r7, #4]
 800a9aa:	f000 fa38 	bl	800ae1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	2200      	movs	r2, #0
 800a9b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a9b4:	68bb      	ldr	r3, [r7, #8]
 800a9b6:	f003 0308 	and.w	r3, r3, #8
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d020      	beq.n	800aa00 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	f003 0308 	and.w	r3, r3, #8
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d01b      	beq.n	800aa00 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	f06f 0208 	mvn.w	r2, #8
 800a9d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	2204      	movs	r2, #4
 800a9d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	69db      	ldr	r3, [r3, #28]
 800a9de:	f003 0303 	and.w	r3, r3, #3
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d003      	beq.n	800a9ee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	f000 fa0f 	bl	800ae0a <HAL_TIM_IC_CaptureCallback>
 800a9ec:	e005      	b.n	800a9fa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a9ee:	6878      	ldr	r0, [r7, #4]
 800a9f0:	f000 fa01 	bl	800adf6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a9f4:	6878      	ldr	r0, [r7, #4]
 800a9f6:	f000 fa12 	bl	800ae1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	2200      	movs	r2, #0
 800a9fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800aa00:	68bb      	ldr	r3, [r7, #8]
 800aa02:	f003 0310 	and.w	r3, r3, #16
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d020      	beq.n	800aa4c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	f003 0310 	and.w	r3, r3, #16
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d01b      	beq.n	800aa4c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	f06f 0210 	mvn.w	r2, #16
 800aa1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	2208      	movs	r2, #8
 800aa22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	69db      	ldr	r3, [r3, #28]
 800aa2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d003      	beq.n	800aa3a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aa32:	6878      	ldr	r0, [r7, #4]
 800aa34:	f000 f9e9 	bl	800ae0a <HAL_TIM_IC_CaptureCallback>
 800aa38:	e005      	b.n	800aa46 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aa3a:	6878      	ldr	r0, [r7, #4]
 800aa3c:	f000 f9db 	bl	800adf6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aa40:	6878      	ldr	r0, [r7, #4]
 800aa42:	f000 f9ec 	bl	800ae1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	2200      	movs	r2, #0
 800aa4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800aa4c:	68bb      	ldr	r3, [r7, #8]
 800aa4e:	f003 0301 	and.w	r3, r3, #1
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d00c      	beq.n	800aa70 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	f003 0301 	and.w	r3, r3, #1
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d007      	beq.n	800aa70 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	f06f 0201 	mvn.w	r2, #1
 800aa68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800aa6a:	6878      	ldr	r0, [r7, #4]
 800aa6c:	f7f8 fbf2 	bl	8003254 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d00c      	beq.n	800aa94 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d007      	beq.n	800aa94 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800aa8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800aa8e:	6878      	ldr	r0, [r7, #4]
 800aa90:	f000 fdce 	bl	800b630 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800aa94:	68bb      	ldr	r3, [r7, #8]
 800aa96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d00c      	beq.n	800aab8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d007      	beq.n	800aab8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800aab0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800aab2:	6878      	ldr	r0, [r7, #4]
 800aab4:	f000 f9bd 	bl	800ae32 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800aab8:	68bb      	ldr	r3, [r7, #8]
 800aaba:	f003 0320 	and.w	r3, r3, #32
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d00c      	beq.n	800aadc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	f003 0320 	and.w	r3, r3, #32
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d007      	beq.n	800aadc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	f06f 0220 	mvn.w	r2, #32
 800aad4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800aad6:	6878      	ldr	r0, [r7, #4]
 800aad8:	f000 fda0 	bl	800b61c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800aadc:	bf00      	nop
 800aade:	3710      	adds	r7, #16
 800aae0:	46bd      	mov	sp, r7
 800aae2:	bd80      	pop	{r7, pc}

0800aae4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	b086      	sub	sp, #24
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	60f8      	str	r0, [r7, #12]
 800aaec:	60b9      	str	r1, [r7, #8]
 800aaee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aaf0:	2300      	movs	r3, #0
 800aaf2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800aafa:	2b01      	cmp	r3, #1
 800aafc:	d101      	bne.n	800ab02 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800aafe:	2302      	movs	r3, #2
 800ab00:	e0ae      	b.n	800ac60 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	2201      	movs	r2, #1
 800ab06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	2b0c      	cmp	r3, #12
 800ab0e:	f200 809f 	bhi.w	800ac50 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800ab12:	a201      	add	r2, pc, #4	@ (adr r2, 800ab18 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800ab14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab18:	0800ab4d 	.word	0x0800ab4d
 800ab1c:	0800ac51 	.word	0x0800ac51
 800ab20:	0800ac51 	.word	0x0800ac51
 800ab24:	0800ac51 	.word	0x0800ac51
 800ab28:	0800ab8d 	.word	0x0800ab8d
 800ab2c:	0800ac51 	.word	0x0800ac51
 800ab30:	0800ac51 	.word	0x0800ac51
 800ab34:	0800ac51 	.word	0x0800ac51
 800ab38:	0800abcf 	.word	0x0800abcf
 800ab3c:	0800ac51 	.word	0x0800ac51
 800ab40:	0800ac51 	.word	0x0800ac51
 800ab44:	0800ac51 	.word	0x0800ac51
 800ab48:	0800ac0f 	.word	0x0800ac0f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	68b9      	ldr	r1, [r7, #8]
 800ab52:	4618      	mov	r0, r3
 800ab54:	f000 fa24 	bl	800afa0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	699a      	ldr	r2, [r3, #24]
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	f042 0208 	orr.w	r2, r2, #8
 800ab66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	699a      	ldr	r2, [r3, #24]
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	f022 0204 	bic.w	r2, r2, #4
 800ab76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	6999      	ldr	r1, [r3, #24]
 800ab7e:	68bb      	ldr	r3, [r7, #8]
 800ab80:	691a      	ldr	r2, [r3, #16]
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	430a      	orrs	r2, r1
 800ab88:	619a      	str	r2, [r3, #24]
      break;
 800ab8a:	e064      	b.n	800ac56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	68b9      	ldr	r1, [r7, #8]
 800ab92:	4618      	mov	r0, r3
 800ab94:	f000 fa74 	bl	800b080 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	699a      	ldr	r2, [r3, #24]
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aba6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	699a      	ldr	r2, [r3, #24]
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800abb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	6999      	ldr	r1, [r3, #24]
 800abbe:	68bb      	ldr	r3, [r7, #8]
 800abc0:	691b      	ldr	r3, [r3, #16]
 800abc2:	021a      	lsls	r2, r3, #8
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	430a      	orrs	r2, r1
 800abca:	619a      	str	r2, [r3, #24]
      break;
 800abcc:	e043      	b.n	800ac56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	68b9      	ldr	r1, [r7, #8]
 800abd4:	4618      	mov	r0, r3
 800abd6:	f000 fac9 	bl	800b16c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	69da      	ldr	r2, [r3, #28]
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	f042 0208 	orr.w	r2, r2, #8
 800abe8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	69da      	ldr	r2, [r3, #28]
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	f022 0204 	bic.w	r2, r2, #4
 800abf8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	69d9      	ldr	r1, [r3, #28]
 800ac00:	68bb      	ldr	r3, [r7, #8]
 800ac02:	691a      	ldr	r2, [r3, #16]
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	430a      	orrs	r2, r1
 800ac0a:	61da      	str	r2, [r3, #28]
      break;
 800ac0c:	e023      	b.n	800ac56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	68b9      	ldr	r1, [r7, #8]
 800ac14:	4618      	mov	r0, r3
 800ac16:	f000 fb1d 	bl	800b254 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	69da      	ldr	r2, [r3, #28]
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ac28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	69da      	ldr	r2, [r3, #28]
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ac38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	69d9      	ldr	r1, [r3, #28]
 800ac40:	68bb      	ldr	r3, [r7, #8]
 800ac42:	691b      	ldr	r3, [r3, #16]
 800ac44:	021a      	lsls	r2, r3, #8
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	430a      	orrs	r2, r1
 800ac4c:	61da      	str	r2, [r3, #28]
      break;
 800ac4e:	e002      	b.n	800ac56 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800ac50:	2301      	movs	r3, #1
 800ac52:	75fb      	strb	r3, [r7, #23]
      break;
 800ac54:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	2200      	movs	r2, #0
 800ac5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ac5e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac60:	4618      	mov	r0, r3
 800ac62:	3718      	adds	r7, #24
 800ac64:	46bd      	mov	sp, r7
 800ac66:	bd80      	pop	{r7, pc}

0800ac68 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ac68:	b580      	push	{r7, lr}
 800ac6a:	b084      	sub	sp, #16
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]
 800ac70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ac72:	2300      	movs	r3, #0
 800ac74:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ac7c:	2b01      	cmp	r3, #1
 800ac7e:	d101      	bne.n	800ac84 <HAL_TIM_ConfigClockSource+0x1c>
 800ac80:	2302      	movs	r3, #2
 800ac82:	e0b4      	b.n	800adee <HAL_TIM_ConfigClockSource+0x186>
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	2201      	movs	r2, #1
 800ac88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	2202      	movs	r2, #2
 800ac90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	689b      	ldr	r3, [r3, #8]
 800ac9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ac9c:	68bb      	ldr	r3, [r7, #8]
 800ac9e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800aca2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800aca4:	68bb      	ldr	r3, [r7, #8]
 800aca6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800acaa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	68ba      	ldr	r2, [r7, #8]
 800acb2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800acb4:	683b      	ldr	r3, [r7, #0]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800acbc:	d03e      	beq.n	800ad3c <HAL_TIM_ConfigClockSource+0xd4>
 800acbe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800acc2:	f200 8087 	bhi.w	800add4 <HAL_TIM_ConfigClockSource+0x16c>
 800acc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800acca:	f000 8086 	beq.w	800adda <HAL_TIM_ConfigClockSource+0x172>
 800acce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800acd2:	d87f      	bhi.n	800add4 <HAL_TIM_ConfigClockSource+0x16c>
 800acd4:	2b70      	cmp	r3, #112	@ 0x70
 800acd6:	d01a      	beq.n	800ad0e <HAL_TIM_ConfigClockSource+0xa6>
 800acd8:	2b70      	cmp	r3, #112	@ 0x70
 800acda:	d87b      	bhi.n	800add4 <HAL_TIM_ConfigClockSource+0x16c>
 800acdc:	2b60      	cmp	r3, #96	@ 0x60
 800acde:	d050      	beq.n	800ad82 <HAL_TIM_ConfigClockSource+0x11a>
 800ace0:	2b60      	cmp	r3, #96	@ 0x60
 800ace2:	d877      	bhi.n	800add4 <HAL_TIM_ConfigClockSource+0x16c>
 800ace4:	2b50      	cmp	r3, #80	@ 0x50
 800ace6:	d03c      	beq.n	800ad62 <HAL_TIM_ConfigClockSource+0xfa>
 800ace8:	2b50      	cmp	r3, #80	@ 0x50
 800acea:	d873      	bhi.n	800add4 <HAL_TIM_ConfigClockSource+0x16c>
 800acec:	2b40      	cmp	r3, #64	@ 0x40
 800acee:	d058      	beq.n	800ada2 <HAL_TIM_ConfigClockSource+0x13a>
 800acf0:	2b40      	cmp	r3, #64	@ 0x40
 800acf2:	d86f      	bhi.n	800add4 <HAL_TIM_ConfigClockSource+0x16c>
 800acf4:	2b30      	cmp	r3, #48	@ 0x30
 800acf6:	d064      	beq.n	800adc2 <HAL_TIM_ConfigClockSource+0x15a>
 800acf8:	2b30      	cmp	r3, #48	@ 0x30
 800acfa:	d86b      	bhi.n	800add4 <HAL_TIM_ConfigClockSource+0x16c>
 800acfc:	2b20      	cmp	r3, #32
 800acfe:	d060      	beq.n	800adc2 <HAL_TIM_ConfigClockSource+0x15a>
 800ad00:	2b20      	cmp	r3, #32
 800ad02:	d867      	bhi.n	800add4 <HAL_TIM_ConfigClockSource+0x16c>
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d05c      	beq.n	800adc2 <HAL_TIM_ConfigClockSource+0x15a>
 800ad08:	2b10      	cmp	r3, #16
 800ad0a:	d05a      	beq.n	800adc2 <HAL_TIM_ConfigClockSource+0x15a>
 800ad0c:	e062      	b.n	800add4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ad12:	683b      	ldr	r3, [r7, #0]
 800ad14:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ad16:	683b      	ldr	r3, [r7, #0]
 800ad18:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ad1a:	683b      	ldr	r3, [r7, #0]
 800ad1c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ad1e:	f000 fb69 	bl	800b3f4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	689b      	ldr	r3, [r3, #8]
 800ad28:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ad2a:	68bb      	ldr	r3, [r7, #8]
 800ad2c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800ad30:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	68ba      	ldr	r2, [r7, #8]
 800ad38:	609a      	str	r2, [r3, #8]
      break;
 800ad3a:	e04f      	b.n	800addc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ad40:	683b      	ldr	r3, [r7, #0]
 800ad42:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ad44:	683b      	ldr	r3, [r7, #0]
 800ad46:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ad48:	683b      	ldr	r3, [r7, #0]
 800ad4a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ad4c:	f000 fb52 	bl	800b3f4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	689a      	ldr	r2, [r3, #8]
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ad5e:	609a      	str	r2, [r3, #8]
      break;
 800ad60:	e03c      	b.n	800addc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ad66:	683b      	ldr	r3, [r7, #0]
 800ad68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ad6a:	683b      	ldr	r3, [r7, #0]
 800ad6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ad6e:	461a      	mov	r2, r3
 800ad70:	f000 fac6 	bl	800b300 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	2150      	movs	r1, #80	@ 0x50
 800ad7a:	4618      	mov	r0, r3
 800ad7c:	f000 fb1f 	bl	800b3be <TIM_ITRx_SetConfig>
      break;
 800ad80:	e02c      	b.n	800addc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ad86:	683b      	ldr	r3, [r7, #0]
 800ad88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ad8a:	683b      	ldr	r3, [r7, #0]
 800ad8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ad8e:	461a      	mov	r2, r3
 800ad90:	f000 fae5 	bl	800b35e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	2160      	movs	r1, #96	@ 0x60
 800ad9a:	4618      	mov	r0, r3
 800ad9c:	f000 fb0f 	bl	800b3be <TIM_ITRx_SetConfig>
      break;
 800ada0:	e01c      	b.n	800addc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ada6:	683b      	ldr	r3, [r7, #0]
 800ada8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800adaa:	683b      	ldr	r3, [r7, #0]
 800adac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800adae:	461a      	mov	r2, r3
 800adb0:	f000 faa6 	bl	800b300 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	2140      	movs	r1, #64	@ 0x40
 800adba:	4618      	mov	r0, r3
 800adbc:	f000 faff 	bl	800b3be <TIM_ITRx_SetConfig>
      break;
 800adc0:	e00c      	b.n	800addc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	681a      	ldr	r2, [r3, #0]
 800adc6:	683b      	ldr	r3, [r7, #0]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	4619      	mov	r1, r3
 800adcc:	4610      	mov	r0, r2
 800adce:	f000 faf6 	bl	800b3be <TIM_ITRx_SetConfig>
      break;
 800add2:	e003      	b.n	800addc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800add4:	2301      	movs	r3, #1
 800add6:	73fb      	strb	r3, [r7, #15]
      break;
 800add8:	e000      	b.n	800addc <HAL_TIM_ConfigClockSource+0x174>
      break;
 800adda:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	2201      	movs	r2, #1
 800ade0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	2200      	movs	r2, #0
 800ade8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800adec:	7bfb      	ldrb	r3, [r7, #15]
}
 800adee:	4618      	mov	r0, r3
 800adf0:	3710      	adds	r7, #16
 800adf2:	46bd      	mov	sp, r7
 800adf4:	bd80      	pop	{r7, pc}

0800adf6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800adf6:	b480      	push	{r7}
 800adf8:	b083      	sub	sp, #12
 800adfa:	af00      	add	r7, sp, #0
 800adfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800adfe:	bf00      	nop
 800ae00:	370c      	adds	r7, #12
 800ae02:	46bd      	mov	sp, r7
 800ae04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae08:	4770      	bx	lr

0800ae0a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ae0a:	b480      	push	{r7}
 800ae0c:	b083      	sub	sp, #12
 800ae0e:	af00      	add	r7, sp, #0
 800ae10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ae12:	bf00      	nop
 800ae14:	370c      	adds	r7, #12
 800ae16:	46bd      	mov	sp, r7
 800ae18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae1c:	4770      	bx	lr

0800ae1e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ae1e:	b480      	push	{r7}
 800ae20:	b083      	sub	sp, #12
 800ae22:	af00      	add	r7, sp, #0
 800ae24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ae26:	bf00      	nop
 800ae28:	370c      	adds	r7, #12
 800ae2a:	46bd      	mov	sp, r7
 800ae2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae30:	4770      	bx	lr

0800ae32 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ae32:	b480      	push	{r7}
 800ae34:	b083      	sub	sp, #12
 800ae36:	af00      	add	r7, sp, #0
 800ae38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ae3a:	bf00      	nop
 800ae3c:	370c      	adds	r7, #12
 800ae3e:	46bd      	mov	sp, r7
 800ae40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae44:	4770      	bx	lr
	...

0800ae48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ae48:	b480      	push	{r7}
 800ae4a:	b085      	sub	sp, #20
 800ae4c:	af00      	add	r7, sp, #0
 800ae4e:	6078      	str	r0, [r7, #4]
 800ae50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	4a46      	ldr	r2, [pc, #280]	@ (800af74 <TIM_Base_SetConfig+0x12c>)
 800ae5c:	4293      	cmp	r3, r2
 800ae5e:	d013      	beq.n	800ae88 <TIM_Base_SetConfig+0x40>
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ae66:	d00f      	beq.n	800ae88 <TIM_Base_SetConfig+0x40>
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	4a43      	ldr	r2, [pc, #268]	@ (800af78 <TIM_Base_SetConfig+0x130>)
 800ae6c:	4293      	cmp	r3, r2
 800ae6e:	d00b      	beq.n	800ae88 <TIM_Base_SetConfig+0x40>
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	4a42      	ldr	r2, [pc, #264]	@ (800af7c <TIM_Base_SetConfig+0x134>)
 800ae74:	4293      	cmp	r3, r2
 800ae76:	d007      	beq.n	800ae88 <TIM_Base_SetConfig+0x40>
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	4a41      	ldr	r2, [pc, #260]	@ (800af80 <TIM_Base_SetConfig+0x138>)
 800ae7c:	4293      	cmp	r3, r2
 800ae7e:	d003      	beq.n	800ae88 <TIM_Base_SetConfig+0x40>
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	4a40      	ldr	r2, [pc, #256]	@ (800af84 <TIM_Base_SetConfig+0x13c>)
 800ae84:	4293      	cmp	r3, r2
 800ae86:	d108      	bne.n	800ae9a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ae8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ae90:	683b      	ldr	r3, [r7, #0]
 800ae92:	685b      	ldr	r3, [r3, #4]
 800ae94:	68fa      	ldr	r2, [r7, #12]
 800ae96:	4313      	orrs	r3, r2
 800ae98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	4a35      	ldr	r2, [pc, #212]	@ (800af74 <TIM_Base_SetConfig+0x12c>)
 800ae9e:	4293      	cmp	r3, r2
 800aea0:	d02b      	beq.n	800aefa <TIM_Base_SetConfig+0xb2>
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aea8:	d027      	beq.n	800aefa <TIM_Base_SetConfig+0xb2>
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	4a32      	ldr	r2, [pc, #200]	@ (800af78 <TIM_Base_SetConfig+0x130>)
 800aeae:	4293      	cmp	r3, r2
 800aeb0:	d023      	beq.n	800aefa <TIM_Base_SetConfig+0xb2>
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	4a31      	ldr	r2, [pc, #196]	@ (800af7c <TIM_Base_SetConfig+0x134>)
 800aeb6:	4293      	cmp	r3, r2
 800aeb8:	d01f      	beq.n	800aefa <TIM_Base_SetConfig+0xb2>
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	4a30      	ldr	r2, [pc, #192]	@ (800af80 <TIM_Base_SetConfig+0x138>)
 800aebe:	4293      	cmp	r3, r2
 800aec0:	d01b      	beq.n	800aefa <TIM_Base_SetConfig+0xb2>
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	4a2f      	ldr	r2, [pc, #188]	@ (800af84 <TIM_Base_SetConfig+0x13c>)
 800aec6:	4293      	cmp	r3, r2
 800aec8:	d017      	beq.n	800aefa <TIM_Base_SetConfig+0xb2>
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	4a2e      	ldr	r2, [pc, #184]	@ (800af88 <TIM_Base_SetConfig+0x140>)
 800aece:	4293      	cmp	r3, r2
 800aed0:	d013      	beq.n	800aefa <TIM_Base_SetConfig+0xb2>
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	4a2d      	ldr	r2, [pc, #180]	@ (800af8c <TIM_Base_SetConfig+0x144>)
 800aed6:	4293      	cmp	r3, r2
 800aed8:	d00f      	beq.n	800aefa <TIM_Base_SetConfig+0xb2>
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	4a2c      	ldr	r2, [pc, #176]	@ (800af90 <TIM_Base_SetConfig+0x148>)
 800aede:	4293      	cmp	r3, r2
 800aee0:	d00b      	beq.n	800aefa <TIM_Base_SetConfig+0xb2>
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	4a2b      	ldr	r2, [pc, #172]	@ (800af94 <TIM_Base_SetConfig+0x14c>)
 800aee6:	4293      	cmp	r3, r2
 800aee8:	d007      	beq.n	800aefa <TIM_Base_SetConfig+0xb2>
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	4a2a      	ldr	r2, [pc, #168]	@ (800af98 <TIM_Base_SetConfig+0x150>)
 800aeee:	4293      	cmp	r3, r2
 800aef0:	d003      	beq.n	800aefa <TIM_Base_SetConfig+0xb2>
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	4a29      	ldr	r2, [pc, #164]	@ (800af9c <TIM_Base_SetConfig+0x154>)
 800aef6:	4293      	cmp	r3, r2
 800aef8:	d108      	bne.n	800af0c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800af00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800af02:	683b      	ldr	r3, [r7, #0]
 800af04:	68db      	ldr	r3, [r3, #12]
 800af06:	68fa      	ldr	r2, [r7, #12]
 800af08:	4313      	orrs	r3, r2
 800af0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800af12:	683b      	ldr	r3, [r7, #0]
 800af14:	695b      	ldr	r3, [r3, #20]
 800af16:	4313      	orrs	r3, r2
 800af18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	68fa      	ldr	r2, [r7, #12]
 800af1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800af20:	683b      	ldr	r3, [r7, #0]
 800af22:	689a      	ldr	r2, [r3, #8]
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800af28:	683b      	ldr	r3, [r7, #0]
 800af2a:	681a      	ldr	r2, [r3, #0]
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	4a10      	ldr	r2, [pc, #64]	@ (800af74 <TIM_Base_SetConfig+0x12c>)
 800af34:	4293      	cmp	r3, r2
 800af36:	d003      	beq.n	800af40 <TIM_Base_SetConfig+0xf8>
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	4a12      	ldr	r2, [pc, #72]	@ (800af84 <TIM_Base_SetConfig+0x13c>)
 800af3c:	4293      	cmp	r3, r2
 800af3e:	d103      	bne.n	800af48 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800af40:	683b      	ldr	r3, [r7, #0]
 800af42:	691a      	ldr	r2, [r3, #16]
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	2201      	movs	r2, #1
 800af4c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	691b      	ldr	r3, [r3, #16]
 800af52:	f003 0301 	and.w	r3, r3, #1
 800af56:	2b01      	cmp	r3, #1
 800af58:	d105      	bne.n	800af66 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	691b      	ldr	r3, [r3, #16]
 800af5e:	f023 0201 	bic.w	r2, r3, #1
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	611a      	str	r2, [r3, #16]
  }
}
 800af66:	bf00      	nop
 800af68:	3714      	adds	r7, #20
 800af6a:	46bd      	mov	sp, r7
 800af6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af70:	4770      	bx	lr
 800af72:	bf00      	nop
 800af74:	40010000 	.word	0x40010000
 800af78:	40000400 	.word	0x40000400
 800af7c:	40000800 	.word	0x40000800
 800af80:	40000c00 	.word	0x40000c00
 800af84:	40010400 	.word	0x40010400
 800af88:	40014000 	.word	0x40014000
 800af8c:	40014400 	.word	0x40014400
 800af90:	40014800 	.word	0x40014800
 800af94:	40001800 	.word	0x40001800
 800af98:	40001c00 	.word	0x40001c00
 800af9c:	40002000 	.word	0x40002000

0800afa0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800afa0:	b480      	push	{r7}
 800afa2:	b087      	sub	sp, #28
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
 800afa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	6a1b      	ldr	r3, [r3, #32]
 800afae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	6a1b      	ldr	r3, [r3, #32]
 800afb4:	f023 0201 	bic.w	r2, r3, #1
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	685b      	ldr	r3, [r3, #4]
 800afc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	699b      	ldr	r3, [r3, #24]
 800afc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800afce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	f023 0303 	bic.w	r3, r3, #3
 800afd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800afd8:	683b      	ldr	r3, [r7, #0]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	68fa      	ldr	r2, [r7, #12]
 800afde:	4313      	orrs	r3, r2
 800afe0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800afe2:	697b      	ldr	r3, [r7, #20]
 800afe4:	f023 0302 	bic.w	r3, r3, #2
 800afe8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800afea:	683b      	ldr	r3, [r7, #0]
 800afec:	689b      	ldr	r3, [r3, #8]
 800afee:	697a      	ldr	r2, [r7, #20]
 800aff0:	4313      	orrs	r3, r2
 800aff2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	4a20      	ldr	r2, [pc, #128]	@ (800b078 <TIM_OC1_SetConfig+0xd8>)
 800aff8:	4293      	cmp	r3, r2
 800affa:	d003      	beq.n	800b004 <TIM_OC1_SetConfig+0x64>
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	4a1f      	ldr	r2, [pc, #124]	@ (800b07c <TIM_OC1_SetConfig+0xdc>)
 800b000:	4293      	cmp	r3, r2
 800b002:	d10c      	bne.n	800b01e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b004:	697b      	ldr	r3, [r7, #20]
 800b006:	f023 0308 	bic.w	r3, r3, #8
 800b00a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b00c:	683b      	ldr	r3, [r7, #0]
 800b00e:	68db      	ldr	r3, [r3, #12]
 800b010:	697a      	ldr	r2, [r7, #20]
 800b012:	4313      	orrs	r3, r2
 800b014:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b016:	697b      	ldr	r3, [r7, #20]
 800b018:	f023 0304 	bic.w	r3, r3, #4
 800b01c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	4a15      	ldr	r2, [pc, #84]	@ (800b078 <TIM_OC1_SetConfig+0xd8>)
 800b022:	4293      	cmp	r3, r2
 800b024:	d003      	beq.n	800b02e <TIM_OC1_SetConfig+0x8e>
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	4a14      	ldr	r2, [pc, #80]	@ (800b07c <TIM_OC1_SetConfig+0xdc>)
 800b02a:	4293      	cmp	r3, r2
 800b02c:	d111      	bne.n	800b052 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b02e:	693b      	ldr	r3, [r7, #16]
 800b030:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b034:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b036:	693b      	ldr	r3, [r7, #16]
 800b038:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b03c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b03e:	683b      	ldr	r3, [r7, #0]
 800b040:	695b      	ldr	r3, [r3, #20]
 800b042:	693a      	ldr	r2, [r7, #16]
 800b044:	4313      	orrs	r3, r2
 800b046:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b048:	683b      	ldr	r3, [r7, #0]
 800b04a:	699b      	ldr	r3, [r3, #24]
 800b04c:	693a      	ldr	r2, [r7, #16]
 800b04e:	4313      	orrs	r3, r2
 800b050:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	693a      	ldr	r2, [r7, #16]
 800b056:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	68fa      	ldr	r2, [r7, #12]
 800b05c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b05e:	683b      	ldr	r3, [r7, #0]
 800b060:	685a      	ldr	r2, [r3, #4]
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	697a      	ldr	r2, [r7, #20]
 800b06a:	621a      	str	r2, [r3, #32]
}
 800b06c:	bf00      	nop
 800b06e:	371c      	adds	r7, #28
 800b070:	46bd      	mov	sp, r7
 800b072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b076:	4770      	bx	lr
 800b078:	40010000 	.word	0x40010000
 800b07c:	40010400 	.word	0x40010400

0800b080 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b080:	b480      	push	{r7}
 800b082:	b087      	sub	sp, #28
 800b084:	af00      	add	r7, sp, #0
 800b086:	6078      	str	r0, [r7, #4]
 800b088:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	6a1b      	ldr	r3, [r3, #32]
 800b08e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	6a1b      	ldr	r3, [r3, #32]
 800b094:	f023 0210 	bic.w	r2, r3, #16
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	685b      	ldr	r3, [r3, #4]
 800b0a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	699b      	ldr	r3, [r3, #24]
 800b0a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b0ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b0b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b0b8:	683b      	ldr	r3, [r7, #0]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	021b      	lsls	r3, r3, #8
 800b0be:	68fa      	ldr	r2, [r7, #12]
 800b0c0:	4313      	orrs	r3, r2
 800b0c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b0c4:	697b      	ldr	r3, [r7, #20]
 800b0c6:	f023 0320 	bic.w	r3, r3, #32
 800b0ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b0cc:	683b      	ldr	r3, [r7, #0]
 800b0ce:	689b      	ldr	r3, [r3, #8]
 800b0d0:	011b      	lsls	r3, r3, #4
 800b0d2:	697a      	ldr	r2, [r7, #20]
 800b0d4:	4313      	orrs	r3, r2
 800b0d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	4a22      	ldr	r2, [pc, #136]	@ (800b164 <TIM_OC2_SetConfig+0xe4>)
 800b0dc:	4293      	cmp	r3, r2
 800b0de:	d003      	beq.n	800b0e8 <TIM_OC2_SetConfig+0x68>
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	4a21      	ldr	r2, [pc, #132]	@ (800b168 <TIM_OC2_SetConfig+0xe8>)
 800b0e4:	4293      	cmp	r3, r2
 800b0e6:	d10d      	bne.n	800b104 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b0e8:	697b      	ldr	r3, [r7, #20]
 800b0ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b0ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b0f0:	683b      	ldr	r3, [r7, #0]
 800b0f2:	68db      	ldr	r3, [r3, #12]
 800b0f4:	011b      	lsls	r3, r3, #4
 800b0f6:	697a      	ldr	r2, [r7, #20]
 800b0f8:	4313      	orrs	r3, r2
 800b0fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b0fc:	697b      	ldr	r3, [r7, #20]
 800b0fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b102:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	4a17      	ldr	r2, [pc, #92]	@ (800b164 <TIM_OC2_SetConfig+0xe4>)
 800b108:	4293      	cmp	r3, r2
 800b10a:	d003      	beq.n	800b114 <TIM_OC2_SetConfig+0x94>
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	4a16      	ldr	r2, [pc, #88]	@ (800b168 <TIM_OC2_SetConfig+0xe8>)
 800b110:	4293      	cmp	r3, r2
 800b112:	d113      	bne.n	800b13c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b114:	693b      	ldr	r3, [r7, #16]
 800b116:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b11a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b11c:	693b      	ldr	r3, [r7, #16]
 800b11e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b122:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b124:	683b      	ldr	r3, [r7, #0]
 800b126:	695b      	ldr	r3, [r3, #20]
 800b128:	009b      	lsls	r3, r3, #2
 800b12a:	693a      	ldr	r2, [r7, #16]
 800b12c:	4313      	orrs	r3, r2
 800b12e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b130:	683b      	ldr	r3, [r7, #0]
 800b132:	699b      	ldr	r3, [r3, #24]
 800b134:	009b      	lsls	r3, r3, #2
 800b136:	693a      	ldr	r2, [r7, #16]
 800b138:	4313      	orrs	r3, r2
 800b13a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	693a      	ldr	r2, [r7, #16]
 800b140:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	68fa      	ldr	r2, [r7, #12]
 800b146:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b148:	683b      	ldr	r3, [r7, #0]
 800b14a:	685a      	ldr	r2, [r3, #4]
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	697a      	ldr	r2, [r7, #20]
 800b154:	621a      	str	r2, [r3, #32]
}
 800b156:	bf00      	nop
 800b158:	371c      	adds	r7, #28
 800b15a:	46bd      	mov	sp, r7
 800b15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b160:	4770      	bx	lr
 800b162:	bf00      	nop
 800b164:	40010000 	.word	0x40010000
 800b168:	40010400 	.word	0x40010400

0800b16c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b16c:	b480      	push	{r7}
 800b16e:	b087      	sub	sp, #28
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]
 800b174:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	6a1b      	ldr	r3, [r3, #32]
 800b17a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	6a1b      	ldr	r3, [r3, #32]
 800b180:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	685b      	ldr	r3, [r3, #4]
 800b18c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	69db      	ldr	r3, [r3, #28]
 800b192:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b19a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	f023 0303 	bic.w	r3, r3, #3
 800b1a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b1a4:	683b      	ldr	r3, [r7, #0]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	68fa      	ldr	r2, [r7, #12]
 800b1aa:	4313      	orrs	r3, r2
 800b1ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b1ae:	697b      	ldr	r3, [r7, #20]
 800b1b0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b1b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b1b6:	683b      	ldr	r3, [r7, #0]
 800b1b8:	689b      	ldr	r3, [r3, #8]
 800b1ba:	021b      	lsls	r3, r3, #8
 800b1bc:	697a      	ldr	r2, [r7, #20]
 800b1be:	4313      	orrs	r3, r2
 800b1c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	4a21      	ldr	r2, [pc, #132]	@ (800b24c <TIM_OC3_SetConfig+0xe0>)
 800b1c6:	4293      	cmp	r3, r2
 800b1c8:	d003      	beq.n	800b1d2 <TIM_OC3_SetConfig+0x66>
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	4a20      	ldr	r2, [pc, #128]	@ (800b250 <TIM_OC3_SetConfig+0xe4>)
 800b1ce:	4293      	cmp	r3, r2
 800b1d0:	d10d      	bne.n	800b1ee <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b1d2:	697b      	ldr	r3, [r7, #20]
 800b1d4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b1d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b1da:	683b      	ldr	r3, [r7, #0]
 800b1dc:	68db      	ldr	r3, [r3, #12]
 800b1de:	021b      	lsls	r3, r3, #8
 800b1e0:	697a      	ldr	r2, [r7, #20]
 800b1e2:	4313      	orrs	r3, r2
 800b1e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b1e6:	697b      	ldr	r3, [r7, #20]
 800b1e8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b1ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	4a16      	ldr	r2, [pc, #88]	@ (800b24c <TIM_OC3_SetConfig+0xe0>)
 800b1f2:	4293      	cmp	r3, r2
 800b1f4:	d003      	beq.n	800b1fe <TIM_OC3_SetConfig+0x92>
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	4a15      	ldr	r2, [pc, #84]	@ (800b250 <TIM_OC3_SetConfig+0xe4>)
 800b1fa:	4293      	cmp	r3, r2
 800b1fc:	d113      	bne.n	800b226 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b1fe:	693b      	ldr	r3, [r7, #16]
 800b200:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b204:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b206:	693b      	ldr	r3, [r7, #16]
 800b208:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b20c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b20e:	683b      	ldr	r3, [r7, #0]
 800b210:	695b      	ldr	r3, [r3, #20]
 800b212:	011b      	lsls	r3, r3, #4
 800b214:	693a      	ldr	r2, [r7, #16]
 800b216:	4313      	orrs	r3, r2
 800b218:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b21a:	683b      	ldr	r3, [r7, #0]
 800b21c:	699b      	ldr	r3, [r3, #24]
 800b21e:	011b      	lsls	r3, r3, #4
 800b220:	693a      	ldr	r2, [r7, #16]
 800b222:	4313      	orrs	r3, r2
 800b224:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	693a      	ldr	r2, [r7, #16]
 800b22a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	68fa      	ldr	r2, [r7, #12]
 800b230:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b232:	683b      	ldr	r3, [r7, #0]
 800b234:	685a      	ldr	r2, [r3, #4]
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	697a      	ldr	r2, [r7, #20]
 800b23e:	621a      	str	r2, [r3, #32]
}
 800b240:	bf00      	nop
 800b242:	371c      	adds	r7, #28
 800b244:	46bd      	mov	sp, r7
 800b246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b24a:	4770      	bx	lr
 800b24c:	40010000 	.word	0x40010000
 800b250:	40010400 	.word	0x40010400

0800b254 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b254:	b480      	push	{r7}
 800b256:	b087      	sub	sp, #28
 800b258:	af00      	add	r7, sp, #0
 800b25a:	6078      	str	r0, [r7, #4]
 800b25c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	6a1b      	ldr	r3, [r3, #32]
 800b262:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	6a1b      	ldr	r3, [r3, #32]
 800b268:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	685b      	ldr	r3, [r3, #4]
 800b274:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	69db      	ldr	r3, [r3, #28]
 800b27a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b282:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b28a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b28c:	683b      	ldr	r3, [r7, #0]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	021b      	lsls	r3, r3, #8
 800b292:	68fa      	ldr	r2, [r7, #12]
 800b294:	4313      	orrs	r3, r2
 800b296:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b298:	693b      	ldr	r3, [r7, #16]
 800b29a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b29e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b2a0:	683b      	ldr	r3, [r7, #0]
 800b2a2:	689b      	ldr	r3, [r3, #8]
 800b2a4:	031b      	lsls	r3, r3, #12
 800b2a6:	693a      	ldr	r2, [r7, #16]
 800b2a8:	4313      	orrs	r3, r2
 800b2aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	4a12      	ldr	r2, [pc, #72]	@ (800b2f8 <TIM_OC4_SetConfig+0xa4>)
 800b2b0:	4293      	cmp	r3, r2
 800b2b2:	d003      	beq.n	800b2bc <TIM_OC4_SetConfig+0x68>
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	4a11      	ldr	r2, [pc, #68]	@ (800b2fc <TIM_OC4_SetConfig+0xa8>)
 800b2b8:	4293      	cmp	r3, r2
 800b2ba:	d109      	bne.n	800b2d0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b2bc:	697b      	ldr	r3, [r7, #20]
 800b2be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b2c2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b2c4:	683b      	ldr	r3, [r7, #0]
 800b2c6:	695b      	ldr	r3, [r3, #20]
 800b2c8:	019b      	lsls	r3, r3, #6
 800b2ca:	697a      	ldr	r2, [r7, #20]
 800b2cc:	4313      	orrs	r3, r2
 800b2ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	697a      	ldr	r2, [r7, #20]
 800b2d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	68fa      	ldr	r2, [r7, #12]
 800b2da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b2dc:	683b      	ldr	r3, [r7, #0]
 800b2de:	685a      	ldr	r2, [r3, #4]
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	693a      	ldr	r2, [r7, #16]
 800b2e8:	621a      	str	r2, [r3, #32]
}
 800b2ea:	bf00      	nop
 800b2ec:	371c      	adds	r7, #28
 800b2ee:	46bd      	mov	sp, r7
 800b2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2f4:	4770      	bx	lr
 800b2f6:	bf00      	nop
 800b2f8:	40010000 	.word	0x40010000
 800b2fc:	40010400 	.word	0x40010400

0800b300 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b300:	b480      	push	{r7}
 800b302:	b087      	sub	sp, #28
 800b304:	af00      	add	r7, sp, #0
 800b306:	60f8      	str	r0, [r7, #12]
 800b308:	60b9      	str	r1, [r7, #8]
 800b30a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	6a1b      	ldr	r3, [r3, #32]
 800b310:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	6a1b      	ldr	r3, [r3, #32]
 800b316:	f023 0201 	bic.w	r2, r3, #1
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	699b      	ldr	r3, [r3, #24]
 800b322:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b324:	693b      	ldr	r3, [r7, #16]
 800b326:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b32a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	011b      	lsls	r3, r3, #4
 800b330:	693a      	ldr	r2, [r7, #16]
 800b332:	4313      	orrs	r3, r2
 800b334:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b336:	697b      	ldr	r3, [r7, #20]
 800b338:	f023 030a 	bic.w	r3, r3, #10
 800b33c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b33e:	697a      	ldr	r2, [r7, #20]
 800b340:	68bb      	ldr	r3, [r7, #8]
 800b342:	4313      	orrs	r3, r2
 800b344:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	693a      	ldr	r2, [r7, #16]
 800b34a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	697a      	ldr	r2, [r7, #20]
 800b350:	621a      	str	r2, [r3, #32]
}
 800b352:	bf00      	nop
 800b354:	371c      	adds	r7, #28
 800b356:	46bd      	mov	sp, r7
 800b358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b35c:	4770      	bx	lr

0800b35e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b35e:	b480      	push	{r7}
 800b360:	b087      	sub	sp, #28
 800b362:	af00      	add	r7, sp, #0
 800b364:	60f8      	str	r0, [r7, #12]
 800b366:	60b9      	str	r1, [r7, #8]
 800b368:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	6a1b      	ldr	r3, [r3, #32]
 800b36e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	6a1b      	ldr	r3, [r3, #32]
 800b374:	f023 0210 	bic.w	r2, r3, #16
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	699b      	ldr	r3, [r3, #24]
 800b380:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b382:	693b      	ldr	r3, [r7, #16]
 800b384:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b388:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	031b      	lsls	r3, r3, #12
 800b38e:	693a      	ldr	r2, [r7, #16]
 800b390:	4313      	orrs	r3, r2
 800b392:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b394:	697b      	ldr	r3, [r7, #20]
 800b396:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b39a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b39c:	68bb      	ldr	r3, [r7, #8]
 800b39e:	011b      	lsls	r3, r3, #4
 800b3a0:	697a      	ldr	r2, [r7, #20]
 800b3a2:	4313      	orrs	r3, r2
 800b3a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	693a      	ldr	r2, [r7, #16]
 800b3aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	697a      	ldr	r2, [r7, #20]
 800b3b0:	621a      	str	r2, [r3, #32]
}
 800b3b2:	bf00      	nop
 800b3b4:	371c      	adds	r7, #28
 800b3b6:	46bd      	mov	sp, r7
 800b3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3bc:	4770      	bx	lr

0800b3be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b3be:	b480      	push	{r7}
 800b3c0:	b085      	sub	sp, #20
 800b3c2:	af00      	add	r7, sp, #0
 800b3c4:	6078      	str	r0, [r7, #4]
 800b3c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	689b      	ldr	r3, [r3, #8]
 800b3cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b3d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b3d6:	683a      	ldr	r2, [r7, #0]
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	4313      	orrs	r3, r2
 800b3dc:	f043 0307 	orr.w	r3, r3, #7
 800b3e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	68fa      	ldr	r2, [r7, #12]
 800b3e6:	609a      	str	r2, [r3, #8]
}
 800b3e8:	bf00      	nop
 800b3ea:	3714      	adds	r7, #20
 800b3ec:	46bd      	mov	sp, r7
 800b3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f2:	4770      	bx	lr

0800b3f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b3f4:	b480      	push	{r7}
 800b3f6:	b087      	sub	sp, #28
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	60f8      	str	r0, [r7, #12]
 800b3fc:	60b9      	str	r1, [r7, #8]
 800b3fe:	607a      	str	r2, [r7, #4]
 800b400:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	689b      	ldr	r3, [r3, #8]
 800b406:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b408:	697b      	ldr	r3, [r7, #20]
 800b40a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b40e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b410:	683b      	ldr	r3, [r7, #0]
 800b412:	021a      	lsls	r2, r3, #8
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	431a      	orrs	r2, r3
 800b418:	68bb      	ldr	r3, [r7, #8]
 800b41a:	4313      	orrs	r3, r2
 800b41c:	697a      	ldr	r2, [r7, #20]
 800b41e:	4313      	orrs	r3, r2
 800b420:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	697a      	ldr	r2, [r7, #20]
 800b426:	609a      	str	r2, [r3, #8]
}
 800b428:	bf00      	nop
 800b42a:	371c      	adds	r7, #28
 800b42c:	46bd      	mov	sp, r7
 800b42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b432:	4770      	bx	lr

0800b434 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b434:	b480      	push	{r7}
 800b436:	b087      	sub	sp, #28
 800b438:	af00      	add	r7, sp, #0
 800b43a:	60f8      	str	r0, [r7, #12]
 800b43c:	60b9      	str	r1, [r7, #8]
 800b43e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b440:	68bb      	ldr	r3, [r7, #8]
 800b442:	f003 031f 	and.w	r3, r3, #31
 800b446:	2201      	movs	r2, #1
 800b448:	fa02 f303 	lsl.w	r3, r2, r3
 800b44c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	6a1a      	ldr	r2, [r3, #32]
 800b452:	697b      	ldr	r3, [r7, #20]
 800b454:	43db      	mvns	r3, r3
 800b456:	401a      	ands	r2, r3
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	6a1a      	ldr	r2, [r3, #32]
 800b460:	68bb      	ldr	r3, [r7, #8]
 800b462:	f003 031f 	and.w	r3, r3, #31
 800b466:	6879      	ldr	r1, [r7, #4]
 800b468:	fa01 f303 	lsl.w	r3, r1, r3
 800b46c:	431a      	orrs	r2, r3
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	621a      	str	r2, [r3, #32]
}
 800b472:	bf00      	nop
 800b474:	371c      	adds	r7, #28
 800b476:	46bd      	mov	sp, r7
 800b478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b47c:	4770      	bx	lr
	...

0800b480 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b480:	b480      	push	{r7}
 800b482:	b085      	sub	sp, #20
 800b484:	af00      	add	r7, sp, #0
 800b486:	6078      	str	r0, [r7, #4]
 800b488:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b490:	2b01      	cmp	r3, #1
 800b492:	d101      	bne.n	800b498 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b494:	2302      	movs	r3, #2
 800b496:	e05a      	b.n	800b54e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	2201      	movs	r2, #1
 800b49c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	2202      	movs	r2, #2
 800b4a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	685b      	ldr	r3, [r3, #4]
 800b4ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	689b      	ldr	r3, [r3, #8]
 800b4b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b4be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b4c0:	683b      	ldr	r3, [r7, #0]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	68fa      	ldr	r2, [r7, #12]
 800b4c6:	4313      	orrs	r3, r2
 800b4c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	68fa      	ldr	r2, [r7, #12]
 800b4d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	4a21      	ldr	r2, [pc, #132]	@ (800b55c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800b4d8:	4293      	cmp	r3, r2
 800b4da:	d022      	beq.n	800b522 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b4e4:	d01d      	beq.n	800b522 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	4a1d      	ldr	r2, [pc, #116]	@ (800b560 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800b4ec:	4293      	cmp	r3, r2
 800b4ee:	d018      	beq.n	800b522 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	4a1b      	ldr	r2, [pc, #108]	@ (800b564 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800b4f6:	4293      	cmp	r3, r2
 800b4f8:	d013      	beq.n	800b522 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	4a1a      	ldr	r2, [pc, #104]	@ (800b568 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800b500:	4293      	cmp	r3, r2
 800b502:	d00e      	beq.n	800b522 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	4a18      	ldr	r2, [pc, #96]	@ (800b56c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800b50a:	4293      	cmp	r3, r2
 800b50c:	d009      	beq.n	800b522 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	4a17      	ldr	r2, [pc, #92]	@ (800b570 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b514:	4293      	cmp	r3, r2
 800b516:	d004      	beq.n	800b522 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	4a15      	ldr	r2, [pc, #84]	@ (800b574 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b51e:	4293      	cmp	r3, r2
 800b520:	d10c      	bne.n	800b53c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b522:	68bb      	ldr	r3, [r7, #8]
 800b524:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b528:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b52a:	683b      	ldr	r3, [r7, #0]
 800b52c:	685b      	ldr	r3, [r3, #4]
 800b52e:	68ba      	ldr	r2, [r7, #8]
 800b530:	4313      	orrs	r3, r2
 800b532:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	68ba      	ldr	r2, [r7, #8]
 800b53a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	2201      	movs	r2, #1
 800b540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	2200      	movs	r2, #0
 800b548:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b54c:	2300      	movs	r3, #0
}
 800b54e:	4618      	mov	r0, r3
 800b550:	3714      	adds	r7, #20
 800b552:	46bd      	mov	sp, r7
 800b554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b558:	4770      	bx	lr
 800b55a:	bf00      	nop
 800b55c:	40010000 	.word	0x40010000
 800b560:	40000400 	.word	0x40000400
 800b564:	40000800 	.word	0x40000800
 800b568:	40000c00 	.word	0x40000c00
 800b56c:	40010400 	.word	0x40010400
 800b570:	40014000 	.word	0x40014000
 800b574:	40001800 	.word	0x40001800

0800b578 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b578:	b480      	push	{r7}
 800b57a:	b085      	sub	sp, #20
 800b57c:	af00      	add	r7, sp, #0
 800b57e:	6078      	str	r0, [r7, #4]
 800b580:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b582:	2300      	movs	r3, #0
 800b584:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b58c:	2b01      	cmp	r3, #1
 800b58e:	d101      	bne.n	800b594 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b590:	2302      	movs	r3, #2
 800b592:	e03d      	b.n	800b610 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	2201      	movs	r2, #1
 800b598:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800b5a2:	683b      	ldr	r3, [r7, #0]
 800b5a4:	68db      	ldr	r3, [r3, #12]
 800b5a6:	4313      	orrs	r3, r2
 800b5a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b5b0:	683b      	ldr	r3, [r7, #0]
 800b5b2:	689b      	ldr	r3, [r3, #8]
 800b5b4:	4313      	orrs	r3, r2
 800b5b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800b5be:	683b      	ldr	r3, [r7, #0]
 800b5c0:	685b      	ldr	r3, [r3, #4]
 800b5c2:	4313      	orrs	r3, r2
 800b5c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800b5cc:	683b      	ldr	r3, [r7, #0]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	4313      	orrs	r3, r2
 800b5d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b5da:	683b      	ldr	r3, [r7, #0]
 800b5dc:	691b      	ldr	r3, [r3, #16]
 800b5de:	4313      	orrs	r3, r2
 800b5e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800b5e8:	683b      	ldr	r3, [r7, #0]
 800b5ea:	695b      	ldr	r3, [r3, #20]
 800b5ec:	4313      	orrs	r3, r2
 800b5ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800b5f6:	683b      	ldr	r3, [r7, #0]
 800b5f8:	69db      	ldr	r3, [r3, #28]
 800b5fa:	4313      	orrs	r3, r2
 800b5fc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	68fa      	ldr	r2, [r7, #12]
 800b604:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	2200      	movs	r2, #0
 800b60a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b60e:	2300      	movs	r3, #0
}
 800b610:	4618      	mov	r0, r3
 800b612:	3714      	adds	r7, #20
 800b614:	46bd      	mov	sp, r7
 800b616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b61a:	4770      	bx	lr

0800b61c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b61c:	b480      	push	{r7}
 800b61e:	b083      	sub	sp, #12
 800b620:	af00      	add	r7, sp, #0
 800b622:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b624:	bf00      	nop
 800b626:	370c      	adds	r7, #12
 800b628:	46bd      	mov	sp, r7
 800b62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62e:	4770      	bx	lr

0800b630 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b630:	b480      	push	{r7}
 800b632:	b083      	sub	sp, #12
 800b634:	af00      	add	r7, sp, #0
 800b636:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b638:	bf00      	nop
 800b63a:	370c      	adds	r7, #12
 800b63c:	46bd      	mov	sp, r7
 800b63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b642:	4770      	bx	lr

0800b644 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b644:	b580      	push	{r7, lr}
 800b646:	b082      	sub	sp, #8
 800b648:	af00      	add	r7, sp, #0
 800b64a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d101      	bne.n	800b656 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b652:	2301      	movs	r3, #1
 800b654:	e042      	b.n	800b6dc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b65c:	b2db      	uxtb	r3, r3
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d106      	bne.n	800b670 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	2200      	movs	r2, #0
 800b666:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b66a:	6878      	ldr	r0, [r7, #4]
 800b66c:	f7f8 feae 	bl	80043cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	2224      	movs	r2, #36	@ 0x24
 800b674:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	68da      	ldr	r2, [r3, #12]
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b686:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b688:	6878      	ldr	r0, [r7, #4]
 800b68a:	f000 ff81 	bl	800c590 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	691a      	ldr	r2, [r3, #16]
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b69c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	695a      	ldr	r2, [r3, #20]
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b6ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	68da      	ldr	r2, [r3, #12]
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b6bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	2200      	movs	r2, #0
 800b6c2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	2220      	movs	r2, #32
 800b6c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	2220      	movs	r2, #32
 800b6d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	2200      	movs	r2, #0
 800b6d8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800b6da:	2300      	movs	r3, #0
}
 800b6dc:	4618      	mov	r0, r3
 800b6de:	3708      	adds	r7, #8
 800b6e0:	46bd      	mov	sp, r7
 800b6e2:	bd80      	pop	{r7, pc}

0800b6e4 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b6e4:	b580      	push	{r7, lr}
 800b6e6:	b08c      	sub	sp, #48	@ 0x30
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	60f8      	str	r0, [r7, #12]
 800b6ec:	60b9      	str	r1, [r7, #8]
 800b6ee:	4613      	mov	r3, r2
 800b6f0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b6f8:	b2db      	uxtb	r3, r3
 800b6fa:	2b20      	cmp	r3, #32
 800b6fc:	d14a      	bne.n	800b794 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800b6fe:	68bb      	ldr	r3, [r7, #8]
 800b700:	2b00      	cmp	r3, #0
 800b702:	d002      	beq.n	800b70a <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800b704:	88fb      	ldrh	r3, [r7, #6]
 800b706:	2b00      	cmp	r3, #0
 800b708:	d101      	bne.n	800b70e <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800b70a:	2301      	movs	r3, #1
 800b70c:	e043      	b.n	800b796 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	2201      	movs	r2, #1
 800b712:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	2200      	movs	r2, #0
 800b718:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800b71a:	88fb      	ldrh	r3, [r7, #6]
 800b71c:	461a      	mov	r2, r3
 800b71e:	68b9      	ldr	r1, [r7, #8]
 800b720:	68f8      	ldr	r0, [r7, #12]
 800b722:	f000 fcd5 	bl	800c0d0 <UART_Start_Receive_DMA>
 800b726:	4603      	mov	r3, r0
 800b728:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800b72c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b730:	2b00      	cmp	r3, #0
 800b732:	d12c      	bne.n	800b78e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b738:	2b01      	cmp	r3, #1
 800b73a:	d125      	bne.n	800b788 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b73c:	2300      	movs	r3, #0
 800b73e:	613b      	str	r3, [r7, #16]
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	613b      	str	r3, [r7, #16]
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	685b      	ldr	r3, [r3, #4]
 800b74e:	613b      	str	r3, [r7, #16]
 800b750:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	330c      	adds	r3, #12
 800b758:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b75a:	69bb      	ldr	r3, [r7, #24]
 800b75c:	e853 3f00 	ldrex	r3, [r3]
 800b760:	617b      	str	r3, [r7, #20]
   return(result);
 800b762:	697b      	ldr	r3, [r7, #20]
 800b764:	f043 0310 	orr.w	r3, r3, #16
 800b768:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	330c      	adds	r3, #12
 800b770:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b772:	627a      	str	r2, [r7, #36]	@ 0x24
 800b774:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b776:	6a39      	ldr	r1, [r7, #32]
 800b778:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b77a:	e841 2300 	strex	r3, r2, [r1]
 800b77e:	61fb      	str	r3, [r7, #28]
   return(result);
 800b780:	69fb      	ldr	r3, [r7, #28]
 800b782:	2b00      	cmp	r3, #0
 800b784:	d1e5      	bne.n	800b752 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 800b786:	e002      	b.n	800b78e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800b788:	2301      	movs	r3, #1
 800b78a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800b78e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b792:	e000      	b.n	800b796 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800b794:	2302      	movs	r3, #2
  }
}
 800b796:	4618      	mov	r0, r3
 800b798:	3730      	adds	r7, #48	@ 0x30
 800b79a:	46bd      	mov	sp, r7
 800b79c:	bd80      	pop	{r7, pc}

0800b79e <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800b79e:	b580      	push	{r7, lr}
 800b7a0:	b0a0      	sub	sp, #128	@ 0x80
 800b7a2:	af00      	add	r7, sp, #0
 800b7a4:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	330c      	adds	r3, #12
 800b7ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b7b0:	e853 3f00 	ldrex	r3, [r3]
 800b7b4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800b7b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b7b8:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800b7bc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	330c      	adds	r3, #12
 800b7c4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b7c6:	66ba      	str	r2, [r7, #104]	@ 0x68
 800b7c8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7ca:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800b7cc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b7ce:	e841 2300 	strex	r3, r2, [r1]
 800b7d2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800b7d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d1e5      	bne.n	800b7a6 <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	3314      	adds	r3, #20
 800b7e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b7e4:	e853 3f00 	ldrex	r3, [r3]
 800b7e8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800b7ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7ec:	f023 0301 	bic.w	r3, r3, #1
 800b7f0:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	3314      	adds	r3, #20
 800b7f8:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800b7fa:	657a      	str	r2, [r7, #84]	@ 0x54
 800b7fc:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7fe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b800:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b802:	e841 2300 	strex	r3, r2, [r1]
 800b806:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b808:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d1e5      	bne.n	800b7da <HAL_UART_Abort+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b812:	2b01      	cmp	r3, #1
 800b814:	d119      	bne.n	800b84a <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	330c      	adds	r3, #12
 800b81c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b81e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b820:	e853 3f00 	ldrex	r3, [r3]
 800b824:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b828:	f023 0310 	bic.w	r3, r3, #16
 800b82c:	677b      	str	r3, [r7, #116]	@ 0x74
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	330c      	adds	r3, #12
 800b834:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800b836:	643a      	str	r2, [r7, #64]	@ 0x40
 800b838:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b83a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b83c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b83e:	e841 2300 	strex	r3, r2, [r1]
 800b842:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b844:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b846:	2b00      	cmp	r3, #0
 800b848:	d1e5      	bne.n	800b816 <HAL_UART_Abort+0x78>
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	695b      	ldr	r3, [r3, #20]
 800b850:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b854:	2b80      	cmp	r3, #128	@ 0x80
 800b856:	d136      	bne.n	800b8c6 <HAL_UART_Abort+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	3314      	adds	r3, #20
 800b85e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b860:	6a3b      	ldr	r3, [r7, #32]
 800b862:	e853 3f00 	ldrex	r3, [r3]
 800b866:	61fb      	str	r3, [r7, #28]
   return(result);
 800b868:	69fb      	ldr	r3, [r7, #28]
 800b86a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b86e:	673b      	str	r3, [r7, #112]	@ 0x70
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	3314      	adds	r3, #20
 800b876:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800b878:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b87a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b87c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b87e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b880:	e841 2300 	strex	r3, r2, [r1]
 800b884:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d1e5      	bne.n	800b858 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b890:	2b00      	cmp	r3, #0
 800b892:	d018      	beq.n	800b8c6 <HAL_UART_Abort+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b898:	2200      	movs	r2, #0
 800b89a:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b8a0:	4618      	mov	r0, r3
 800b8a2:	f7fa f933 	bl	8005b0c <HAL_DMA_Abort>
 800b8a6:	4603      	mov	r3, r0
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d00c      	beq.n	800b8c6 <HAL_UART_Abort+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b8b0:	4618      	mov	r0, r3
 800b8b2:	f7fa fb55 	bl	8005f60 <HAL_DMA_GetError>
 800b8b6:	4603      	mov	r3, r0
 800b8b8:	2b20      	cmp	r3, #32
 800b8ba:	d104      	bne.n	800b8c6 <HAL_UART_Abort+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	2210      	movs	r2, #16
 800b8c0:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 800b8c2:	2303      	movs	r3, #3
 800b8c4:	e052      	b.n	800b96c <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	695b      	ldr	r3, [r3, #20]
 800b8cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b8d0:	2b40      	cmp	r3, #64	@ 0x40
 800b8d2:	d136      	bne.n	800b942 <HAL_UART_Abort+0x1a4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	3314      	adds	r3, #20
 800b8da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	e853 3f00 	ldrex	r3, [r3]
 800b8e2:	60bb      	str	r3, [r7, #8]
   return(result);
 800b8e4:	68bb      	ldr	r3, [r7, #8]
 800b8e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b8ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	3314      	adds	r3, #20
 800b8f2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b8f4:	61ba      	str	r2, [r7, #24]
 800b8f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8f8:	6979      	ldr	r1, [r7, #20]
 800b8fa:	69ba      	ldr	r2, [r7, #24]
 800b8fc:	e841 2300 	strex	r3, r2, [r1]
 800b900:	613b      	str	r3, [r7, #16]
   return(result);
 800b902:	693b      	ldr	r3, [r7, #16]
 800b904:	2b00      	cmp	r3, #0
 800b906:	d1e5      	bne.n	800b8d4 <HAL_UART_Abort+0x136>

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d018      	beq.n	800b942 <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b914:	2200      	movs	r2, #0
 800b916:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b91c:	4618      	mov	r0, r3
 800b91e:	f7fa f8f5 	bl	8005b0c <HAL_DMA_Abort>
 800b922:	4603      	mov	r3, r0
 800b924:	2b00      	cmp	r3, #0
 800b926:	d00c      	beq.n	800b942 <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b92c:	4618      	mov	r0, r3
 800b92e:	f7fa fb17 	bl	8005f60 <HAL_DMA_GetError>
 800b932:	4603      	mov	r3, r0
 800b934:	2b20      	cmp	r3, #32
 800b936:	d104      	bne.n	800b942 <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	2210      	movs	r2, #16
 800b93c:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 800b93e:	2303      	movs	r3, #3
 800b940:	e014      	b.n	800b96c <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	2200      	movs	r2, #0
 800b946:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	2200      	movs	r2, #0
 800b94c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	2200      	movs	r2, #0
 800b952:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	2220      	movs	r2, #32
 800b958:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->gState = HAL_UART_STATE_READY;
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	2220      	movs	r2, #32
 800b960:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	2200      	movs	r2, #0
 800b968:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 800b96a:	2300      	movs	r3, #0
}
 800b96c:	4618      	mov	r0, r3
 800b96e:	3780      	adds	r7, #128	@ 0x80
 800b970:	46bd      	mov	sp, r7
 800b972:	bd80      	pop	{r7, pc}

0800b974 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b974:	b580      	push	{r7, lr}
 800b976:	b0ba      	sub	sp, #232	@ 0xe8
 800b978:	af00      	add	r7, sp, #0
 800b97a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	68db      	ldr	r3, [r3, #12]
 800b98c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	695b      	ldr	r3, [r3, #20]
 800b996:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800b99a:	2300      	movs	r3, #0
 800b99c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800b9a0:	2300      	movs	r3, #0
 800b9a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b9a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b9aa:	f003 030f 	and.w	r3, r3, #15
 800b9ae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800b9b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d10f      	bne.n	800b9da <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b9ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b9be:	f003 0320 	and.w	r3, r3, #32
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d009      	beq.n	800b9da <HAL_UART_IRQHandler+0x66>
 800b9c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b9ca:	f003 0320 	and.w	r3, r3, #32
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d003      	beq.n	800b9da <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800b9d2:	6878      	ldr	r0, [r7, #4]
 800b9d4:	f000 fd1d 	bl	800c412 <UART_Receive_IT>
      return;
 800b9d8:	e25b      	b.n	800be92 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800b9da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	f000 80de 	beq.w	800bba0 <HAL_UART_IRQHandler+0x22c>
 800b9e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b9e8:	f003 0301 	and.w	r3, r3, #1
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d106      	bne.n	800b9fe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b9f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b9f4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	f000 80d1 	beq.w	800bba0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b9fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba02:	f003 0301 	and.w	r3, r3, #1
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d00b      	beq.n	800ba22 <HAL_UART_IRQHandler+0xae>
 800ba0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d005      	beq.n	800ba22 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ba1a:	f043 0201 	orr.w	r2, r3, #1
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ba22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba26:	f003 0304 	and.w	r3, r3, #4
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d00b      	beq.n	800ba46 <HAL_UART_IRQHandler+0xd2>
 800ba2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ba32:	f003 0301 	and.w	r3, r3, #1
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d005      	beq.n	800ba46 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ba3e:	f043 0202 	orr.w	r2, r3, #2
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ba46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba4a:	f003 0302 	and.w	r3, r3, #2
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d00b      	beq.n	800ba6a <HAL_UART_IRQHandler+0xf6>
 800ba52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ba56:	f003 0301 	and.w	r3, r3, #1
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d005      	beq.n	800ba6a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ba62:	f043 0204 	orr.w	r2, r3, #4
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800ba6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba6e:	f003 0308 	and.w	r3, r3, #8
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d011      	beq.n	800ba9a <HAL_UART_IRQHandler+0x126>
 800ba76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba7a:	f003 0320 	and.w	r3, r3, #32
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d105      	bne.n	800ba8e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800ba82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ba86:	f003 0301 	and.w	r3, r3, #1
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d005      	beq.n	800ba9a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ba92:	f043 0208 	orr.w	r2, r3, #8
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	f000 81f2 	beq.w	800be88 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800baa4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800baa8:	f003 0320 	and.w	r3, r3, #32
 800baac:	2b00      	cmp	r3, #0
 800baae:	d008      	beq.n	800bac2 <HAL_UART_IRQHandler+0x14e>
 800bab0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bab4:	f003 0320 	and.w	r3, r3, #32
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d002      	beq.n	800bac2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800babc:	6878      	ldr	r0, [r7, #4]
 800babe:	f000 fca8 	bl	800c412 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	695b      	ldr	r3, [r3, #20]
 800bac8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bacc:	2b40      	cmp	r3, #64	@ 0x40
 800bace:	bf0c      	ite	eq
 800bad0:	2301      	moveq	r3, #1
 800bad2:	2300      	movne	r3, #0
 800bad4:	b2db      	uxtb	r3, r3
 800bad6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bade:	f003 0308 	and.w	r3, r3, #8
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d103      	bne.n	800baee <HAL_UART_IRQHandler+0x17a>
 800bae6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800baea:	2b00      	cmp	r3, #0
 800baec:	d04f      	beq.n	800bb8e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800baee:	6878      	ldr	r0, [r7, #4]
 800baf0:	f000 fbb0 	bl	800c254 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	695b      	ldr	r3, [r3, #20]
 800bafa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bafe:	2b40      	cmp	r3, #64	@ 0x40
 800bb00:	d141      	bne.n	800bb86 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	3314      	adds	r3, #20
 800bb08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bb10:	e853 3f00 	ldrex	r3, [r3]
 800bb14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800bb18:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bb1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bb20:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	3314      	adds	r3, #20
 800bb2a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800bb2e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800bb32:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb36:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800bb3a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800bb3e:	e841 2300 	strex	r3, r2, [r1]
 800bb42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800bb46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d1d9      	bne.n	800bb02 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d013      	beq.n	800bb7e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb5a:	4a7e      	ldr	r2, [pc, #504]	@ (800bd54 <HAL_UART_IRQHandler+0x3e0>)
 800bb5c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb62:	4618      	mov	r0, r3
 800bb64:	f7fa f842 	bl	8005bec <HAL_DMA_Abort_IT>
 800bb68:	4603      	mov	r3, r0
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d016      	beq.n	800bb9c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb74:	687a      	ldr	r2, [r7, #4]
 800bb76:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800bb78:	4610      	mov	r0, r2
 800bb7a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb7c:	e00e      	b.n	800bb9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800bb7e:	6878      	ldr	r0, [r7, #4]
 800bb80:	f7f7 fb56 	bl	8003230 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb84:	e00a      	b.n	800bb9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bb86:	6878      	ldr	r0, [r7, #4]
 800bb88:	f7f7 fb52 	bl	8003230 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb8c:	e006      	b.n	800bb9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800bb8e:	6878      	ldr	r0, [r7, #4]
 800bb90:	f7f7 fb4e 	bl	8003230 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	2200      	movs	r2, #0
 800bb98:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800bb9a:	e175      	b.n	800be88 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb9c:	bf00      	nop
    return;
 800bb9e:	e173      	b.n	800be88 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bba4:	2b01      	cmp	r3, #1
 800bba6:	f040 814f 	bne.w	800be48 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800bbaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bbae:	f003 0310 	and.w	r3, r3, #16
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	f000 8148 	beq.w	800be48 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800bbb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bbbc:	f003 0310 	and.w	r3, r3, #16
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	f000 8141 	beq.w	800be48 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800bbc6:	2300      	movs	r3, #0
 800bbc8:	60bb      	str	r3, [r7, #8]
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	60bb      	str	r3, [r7, #8]
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	685b      	ldr	r3, [r3, #4]
 800bbd8:	60bb      	str	r3, [r7, #8]
 800bbda:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	695b      	ldr	r3, [r3, #20]
 800bbe2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bbe6:	2b40      	cmp	r3, #64	@ 0x40
 800bbe8:	f040 80b6 	bne.w	800bd58 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	685b      	ldr	r3, [r3, #4]
 800bbf4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800bbf8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	f000 8145 	beq.w	800be8c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800bc06:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bc0a:	429a      	cmp	r2, r3
 800bc0c:	f080 813e 	bcs.w	800be8c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bc16:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc1c:	69db      	ldr	r3, [r3, #28]
 800bc1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bc22:	f000 8088 	beq.w	800bd36 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	330c      	adds	r3, #12
 800bc2c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc30:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bc34:	e853 3f00 	ldrex	r3, [r3]
 800bc38:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800bc3c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bc40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bc44:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	330c      	adds	r3, #12
 800bc4e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800bc52:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800bc56:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc5a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800bc5e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800bc62:	e841 2300 	strex	r3, r2, [r1]
 800bc66:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800bc6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d1d9      	bne.n	800bc26 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	3314      	adds	r3, #20
 800bc78:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc7a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bc7c:	e853 3f00 	ldrex	r3, [r3]
 800bc80:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800bc82:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bc84:	f023 0301 	bic.w	r3, r3, #1
 800bc88:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	3314      	adds	r3, #20
 800bc92:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800bc96:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800bc9a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc9c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800bc9e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800bca2:	e841 2300 	strex	r3, r2, [r1]
 800bca6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800bca8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d1e1      	bne.n	800bc72 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	3314      	adds	r3, #20
 800bcb4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcb6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bcb8:	e853 3f00 	ldrex	r3, [r3]
 800bcbc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800bcbe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bcc0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bcc4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	3314      	adds	r3, #20
 800bcce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800bcd2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800bcd4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcd6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800bcd8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800bcda:	e841 2300 	strex	r3, r2, [r1]
 800bcde:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800bce0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d1e3      	bne.n	800bcae <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	2220      	movs	r2, #32
 800bcea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	2200      	movs	r2, #0
 800bcf2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	330c      	adds	r3, #12
 800bcfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcfc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bcfe:	e853 3f00 	ldrex	r3, [r3]
 800bd02:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bd04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bd06:	f023 0310 	bic.w	r3, r3, #16
 800bd0a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	330c      	adds	r3, #12
 800bd14:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800bd18:	65ba      	str	r2, [r7, #88]	@ 0x58
 800bd1a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd1c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bd1e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bd20:	e841 2300 	strex	r3, r2, [r1]
 800bd24:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bd26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d1e3      	bne.n	800bcf4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd30:	4618      	mov	r0, r3
 800bd32:	f7f9 feeb 	bl	8005b0c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	2202      	movs	r2, #2
 800bd3a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800bd44:	b29b      	uxth	r3, r3
 800bd46:	1ad3      	subs	r3, r2, r3
 800bd48:	b29b      	uxth	r3, r3
 800bd4a:	4619      	mov	r1, r3
 800bd4c:	6878      	ldr	r0, [r7, #4]
 800bd4e:	f7f7 fa59 	bl	8003204 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800bd52:	e09b      	b.n	800be8c <HAL_UART_IRQHandler+0x518>
 800bd54:	0800c31b 	.word	0x0800c31b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800bd60:	b29b      	uxth	r3, r3
 800bd62:	1ad3      	subs	r3, r2, r3
 800bd64:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800bd6c:	b29b      	uxth	r3, r3
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	f000 808e 	beq.w	800be90 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800bd74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	f000 8089 	beq.w	800be90 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	330c      	adds	r3, #12
 800bd84:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd88:	e853 3f00 	ldrex	r3, [r3]
 800bd8c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bd8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bd94:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	330c      	adds	r3, #12
 800bd9e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800bda2:	647a      	str	r2, [r7, #68]	@ 0x44
 800bda4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bda6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bda8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bdaa:	e841 2300 	strex	r3, r2, [r1]
 800bdae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bdb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d1e3      	bne.n	800bd7e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	3314      	adds	r3, #20
 800bdbc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdc0:	e853 3f00 	ldrex	r3, [r3]
 800bdc4:	623b      	str	r3, [r7, #32]
   return(result);
 800bdc6:	6a3b      	ldr	r3, [r7, #32]
 800bdc8:	f023 0301 	bic.w	r3, r3, #1
 800bdcc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	3314      	adds	r3, #20
 800bdd6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800bdda:	633a      	str	r2, [r7, #48]	@ 0x30
 800bddc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdde:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bde0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bde2:	e841 2300 	strex	r3, r2, [r1]
 800bde6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bde8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d1e3      	bne.n	800bdb6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	2220      	movs	r2, #32
 800bdf2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	2200      	movs	r2, #0
 800bdfa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	330c      	adds	r3, #12
 800be02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be04:	693b      	ldr	r3, [r7, #16]
 800be06:	e853 3f00 	ldrex	r3, [r3]
 800be0a:	60fb      	str	r3, [r7, #12]
   return(result);
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	f023 0310 	bic.w	r3, r3, #16
 800be12:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	330c      	adds	r3, #12
 800be1c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800be20:	61fa      	str	r2, [r7, #28]
 800be22:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be24:	69b9      	ldr	r1, [r7, #24]
 800be26:	69fa      	ldr	r2, [r7, #28]
 800be28:	e841 2300 	strex	r3, r2, [r1]
 800be2c:	617b      	str	r3, [r7, #20]
   return(result);
 800be2e:	697b      	ldr	r3, [r7, #20]
 800be30:	2b00      	cmp	r3, #0
 800be32:	d1e3      	bne.n	800bdfc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	2202      	movs	r2, #2
 800be38:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800be3a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800be3e:	4619      	mov	r1, r3
 800be40:	6878      	ldr	r0, [r7, #4]
 800be42:	f7f7 f9df 	bl	8003204 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800be46:	e023      	b.n	800be90 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800be48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800be4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800be50:	2b00      	cmp	r3, #0
 800be52:	d009      	beq.n	800be68 <HAL_UART_IRQHandler+0x4f4>
 800be54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800be58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d003      	beq.n	800be68 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800be60:	6878      	ldr	r0, [r7, #4]
 800be62:	f000 fa6e 	bl	800c342 <UART_Transmit_IT>
    return;
 800be66:	e014      	b.n	800be92 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800be68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800be6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be70:	2b00      	cmp	r3, #0
 800be72:	d00e      	beq.n	800be92 <HAL_UART_IRQHandler+0x51e>
 800be74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800be78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d008      	beq.n	800be92 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800be80:	6878      	ldr	r0, [r7, #4]
 800be82:	f000 faae 	bl	800c3e2 <UART_EndTransmit_IT>
    return;
 800be86:	e004      	b.n	800be92 <HAL_UART_IRQHandler+0x51e>
    return;
 800be88:	bf00      	nop
 800be8a:	e002      	b.n	800be92 <HAL_UART_IRQHandler+0x51e>
      return;
 800be8c:	bf00      	nop
 800be8e:	e000      	b.n	800be92 <HAL_UART_IRQHandler+0x51e>
      return;
 800be90:	bf00      	nop
  }
}
 800be92:	37e8      	adds	r7, #232	@ 0xe8
 800be94:	46bd      	mov	sp, r7
 800be96:	bd80      	pop	{r7, pc}

0800be98 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800be98:	b480      	push	{r7}
 800be9a:	b083      	sub	sp, #12
 800be9c:	af00      	add	r7, sp, #0
 800be9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800bea0:	bf00      	nop
 800bea2:	370c      	adds	r7, #12
 800bea4:	46bd      	mov	sp, r7
 800bea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beaa:	4770      	bx	lr

0800beac <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800beac:	b480      	push	{r7}
 800beae:	b083      	sub	sp, #12
 800beb0:	af00      	add	r7, sp, #0
 800beb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800beb4:	bf00      	nop
 800beb6:	370c      	adds	r7, #12
 800beb8:	46bd      	mov	sp, r7
 800beba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bebe:	4770      	bx	lr

0800bec0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800bec0:	b480      	push	{r7}
 800bec2:	b083      	sub	sp, #12
 800bec4:	af00      	add	r7, sp, #0
 800bec6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800bec8:	bf00      	nop
 800beca:	370c      	adds	r7, #12
 800becc:	46bd      	mov	sp, r7
 800bece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bed2:	4770      	bx	lr

0800bed4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800bed4:	b580      	push	{r7, lr}
 800bed6:	b09c      	sub	sp, #112	@ 0x70
 800bed8:	af00      	add	r7, sp, #0
 800beda:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bee0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800beec:	2b00      	cmp	r3, #0
 800beee:	d172      	bne.n	800bfd6 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800bef0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bef2:	2200      	movs	r2, #0
 800bef4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bef6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	330c      	adds	r3, #12
 800befc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800befe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bf00:	e853 3f00 	ldrex	r3, [r3]
 800bf04:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bf06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bf08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bf0c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bf0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	330c      	adds	r3, #12
 800bf14:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800bf16:	65ba      	str	r2, [r7, #88]	@ 0x58
 800bf18:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf1a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bf1c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bf1e:	e841 2300 	strex	r3, r2, [r1]
 800bf22:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bf24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d1e5      	bne.n	800bef6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bf2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	3314      	adds	r3, #20
 800bf30:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf34:	e853 3f00 	ldrex	r3, [r3]
 800bf38:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bf3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf3c:	f023 0301 	bic.w	r3, r3, #1
 800bf40:	667b      	str	r3, [r7, #100]	@ 0x64
 800bf42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	3314      	adds	r3, #20
 800bf48:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800bf4a:	647a      	str	r2, [r7, #68]	@ 0x44
 800bf4c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf4e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bf50:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bf52:	e841 2300 	strex	r3, r2, [r1]
 800bf56:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bf58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d1e5      	bne.n	800bf2a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bf5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	3314      	adds	r3, #20
 800bf64:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf68:	e853 3f00 	ldrex	r3, [r3]
 800bf6c:	623b      	str	r3, [r7, #32]
   return(result);
 800bf6e:	6a3b      	ldr	r3, [r7, #32]
 800bf70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bf74:	663b      	str	r3, [r7, #96]	@ 0x60
 800bf76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	3314      	adds	r3, #20
 800bf7c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800bf7e:	633a      	str	r2, [r7, #48]	@ 0x30
 800bf80:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf82:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bf84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bf86:	e841 2300 	strex	r3, r2, [r1]
 800bf8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bf8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d1e5      	bne.n	800bf5e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800bf92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bf94:	2220      	movs	r2, #32
 800bf96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bf9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bf9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf9e:	2b01      	cmp	r3, #1
 800bfa0:	d119      	bne.n	800bfd6 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bfa2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	330c      	adds	r3, #12
 800bfa8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfaa:	693b      	ldr	r3, [r7, #16]
 800bfac:	e853 3f00 	ldrex	r3, [r3]
 800bfb0:	60fb      	str	r3, [r7, #12]
   return(result);
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	f023 0310 	bic.w	r3, r3, #16
 800bfb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bfba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	330c      	adds	r3, #12
 800bfc0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800bfc2:	61fa      	str	r2, [r7, #28]
 800bfc4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfc6:	69b9      	ldr	r1, [r7, #24]
 800bfc8:	69fa      	ldr	r2, [r7, #28]
 800bfca:	e841 2300 	strex	r3, r2, [r1]
 800bfce:	617b      	str	r3, [r7, #20]
   return(result);
 800bfd0:	697b      	ldr	r3, [r7, #20]
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d1e5      	bne.n	800bfa2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bfd6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bfd8:	2200      	movs	r2, #0
 800bfda:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bfdc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bfde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bfe0:	2b01      	cmp	r3, #1
 800bfe2:	d106      	bne.n	800bff2 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bfe4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bfe6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800bfe8:	4619      	mov	r1, r3
 800bfea:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800bfec:	f7f7 f90a 	bl	8003204 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800bff0:	e002      	b.n	800bff8 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800bff2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800bff4:	f7ff ff5a 	bl	800beac <HAL_UART_RxCpltCallback>
}
 800bff8:	bf00      	nop
 800bffa:	3770      	adds	r7, #112	@ 0x70
 800bffc:	46bd      	mov	sp, r7
 800bffe:	bd80      	pop	{r7, pc}

0800c000 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c000:	b580      	push	{r7, lr}
 800c002:	b084      	sub	sp, #16
 800c004:	af00      	add	r7, sp, #0
 800c006:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c00c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	2201      	movs	r2, #1
 800c012:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c018:	2b01      	cmp	r3, #1
 800c01a:	d108      	bne.n	800c02e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c020:	085b      	lsrs	r3, r3, #1
 800c022:	b29b      	uxth	r3, r3
 800c024:	4619      	mov	r1, r3
 800c026:	68f8      	ldr	r0, [r7, #12]
 800c028:	f7f7 f8ec 	bl	8003204 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c02c:	e002      	b.n	800c034 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800c02e:	68f8      	ldr	r0, [r7, #12]
 800c030:	f7ff ff46 	bl	800bec0 <HAL_UART_RxHalfCpltCallback>
}
 800c034:	bf00      	nop
 800c036:	3710      	adds	r7, #16
 800c038:	46bd      	mov	sp, r7
 800c03a:	bd80      	pop	{r7, pc}

0800c03c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800c03c:	b580      	push	{r7, lr}
 800c03e:	b084      	sub	sp, #16
 800c040:	af00      	add	r7, sp, #0
 800c042:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800c044:	2300      	movs	r3, #0
 800c046:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c04c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800c04e:	68bb      	ldr	r3, [r7, #8]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	695b      	ldr	r3, [r3, #20]
 800c054:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c058:	2b80      	cmp	r3, #128	@ 0x80
 800c05a:	bf0c      	ite	eq
 800c05c:	2301      	moveq	r3, #1
 800c05e:	2300      	movne	r3, #0
 800c060:	b2db      	uxtb	r3, r3
 800c062:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800c064:	68bb      	ldr	r3, [r7, #8]
 800c066:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c06a:	b2db      	uxtb	r3, r3
 800c06c:	2b21      	cmp	r3, #33	@ 0x21
 800c06e:	d108      	bne.n	800c082 <UART_DMAError+0x46>
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	2b00      	cmp	r3, #0
 800c074:	d005      	beq.n	800c082 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800c076:	68bb      	ldr	r3, [r7, #8]
 800c078:	2200      	movs	r2, #0
 800c07a:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800c07c:	68b8      	ldr	r0, [r7, #8]
 800c07e:	f000 f8c1 	bl	800c204 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800c082:	68bb      	ldr	r3, [r7, #8]
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	695b      	ldr	r3, [r3, #20]
 800c088:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c08c:	2b40      	cmp	r3, #64	@ 0x40
 800c08e:	bf0c      	ite	eq
 800c090:	2301      	moveq	r3, #1
 800c092:	2300      	movne	r3, #0
 800c094:	b2db      	uxtb	r3, r3
 800c096:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800c098:	68bb      	ldr	r3, [r7, #8]
 800c09a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c09e:	b2db      	uxtb	r3, r3
 800c0a0:	2b22      	cmp	r3, #34	@ 0x22
 800c0a2:	d108      	bne.n	800c0b6 <UART_DMAError+0x7a>
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d005      	beq.n	800c0b6 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800c0aa:	68bb      	ldr	r3, [r7, #8]
 800c0ac:	2200      	movs	r2, #0
 800c0ae:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800c0b0:	68b8      	ldr	r0, [r7, #8]
 800c0b2:	f000 f8cf 	bl	800c254 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800c0b6:	68bb      	ldr	r3, [r7, #8]
 800c0b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c0ba:	f043 0210 	orr.w	r2, r3, #16
 800c0be:	68bb      	ldr	r3, [r7, #8]
 800c0c0:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c0c2:	68b8      	ldr	r0, [r7, #8]
 800c0c4:	f7f7 f8b4 	bl	8003230 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c0c8:	bf00      	nop
 800c0ca:	3710      	adds	r7, #16
 800c0cc:	46bd      	mov	sp, r7
 800c0ce:	bd80      	pop	{r7, pc}

0800c0d0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c0d0:	b580      	push	{r7, lr}
 800c0d2:	b098      	sub	sp, #96	@ 0x60
 800c0d4:	af00      	add	r7, sp, #0
 800c0d6:	60f8      	str	r0, [r7, #12]
 800c0d8:	60b9      	str	r1, [r7, #8]
 800c0da:	4613      	mov	r3, r2
 800c0dc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800c0de:	68ba      	ldr	r2, [r7, #8]
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	88fa      	ldrh	r2, [r7, #6]
 800c0e8:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	2200      	movs	r2, #0
 800c0ee:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	2222      	movs	r2, #34	@ 0x22
 800c0f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c0fc:	4a3e      	ldr	r2, [pc, #248]	@ (800c1f8 <UART_Start_Receive_DMA+0x128>)
 800c0fe:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c104:	4a3d      	ldr	r2, [pc, #244]	@ (800c1fc <UART_Start_Receive_DMA+0x12c>)
 800c106:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c10c:	4a3c      	ldr	r2, [pc, #240]	@ (800c200 <UART_Start_Receive_DMA+0x130>)
 800c10e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c114:	2200      	movs	r2, #0
 800c116:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800c118:	f107 0308 	add.w	r3, r7, #8
 800c11c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	3304      	adds	r3, #4
 800c128:	4619      	mov	r1, r3
 800c12a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c12c:	681a      	ldr	r2, [r3, #0]
 800c12e:	88fb      	ldrh	r3, [r7, #6]
 800c130:	f7f9 fc94 	bl	8005a5c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800c134:	2300      	movs	r3, #0
 800c136:	613b      	str	r3, [r7, #16]
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	613b      	str	r3, [r7, #16]
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	685b      	ldr	r3, [r3, #4]
 800c146:	613b      	str	r3, [r7, #16]
 800c148:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	691b      	ldr	r3, [r3, #16]
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d019      	beq.n	800c186 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	330c      	adds	r3, #12
 800c158:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c15a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c15c:	e853 3f00 	ldrex	r3, [r3]
 800c160:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c162:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c164:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c168:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	330c      	adds	r3, #12
 800c170:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c172:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800c174:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c176:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800c178:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c17a:	e841 2300 	strex	r3, r2, [r1]
 800c17e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c180:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c182:	2b00      	cmp	r3, #0
 800c184:	d1e5      	bne.n	800c152 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	3314      	adds	r3, #20
 800c18c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c18e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c190:	e853 3f00 	ldrex	r3, [r3]
 800c194:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c198:	f043 0301 	orr.w	r3, r3, #1
 800c19c:	657b      	str	r3, [r7, #84]	@ 0x54
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	3314      	adds	r3, #20
 800c1a4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c1a6:	63ba      	str	r2, [r7, #56]	@ 0x38
 800c1a8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1aa:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c1ac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c1ae:	e841 2300 	strex	r3, r2, [r1]
 800c1b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c1b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d1e5      	bne.n	800c186 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	3314      	adds	r3, #20
 800c1c0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1c2:	69bb      	ldr	r3, [r7, #24]
 800c1c4:	e853 3f00 	ldrex	r3, [r3]
 800c1c8:	617b      	str	r3, [r7, #20]
   return(result);
 800c1ca:	697b      	ldr	r3, [r7, #20]
 800c1cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c1d0:	653b      	str	r3, [r7, #80]	@ 0x50
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	3314      	adds	r3, #20
 800c1d8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c1da:	627a      	str	r2, [r7, #36]	@ 0x24
 800c1dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1de:	6a39      	ldr	r1, [r7, #32]
 800c1e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c1e2:	e841 2300 	strex	r3, r2, [r1]
 800c1e6:	61fb      	str	r3, [r7, #28]
   return(result);
 800c1e8:	69fb      	ldr	r3, [r7, #28]
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d1e5      	bne.n	800c1ba <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800c1ee:	2300      	movs	r3, #0
}
 800c1f0:	4618      	mov	r0, r3
 800c1f2:	3760      	adds	r7, #96	@ 0x60
 800c1f4:	46bd      	mov	sp, r7
 800c1f6:	bd80      	pop	{r7, pc}
 800c1f8:	0800bed5 	.word	0x0800bed5
 800c1fc:	0800c001 	.word	0x0800c001
 800c200:	0800c03d 	.word	0x0800c03d

0800c204 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c204:	b480      	push	{r7}
 800c206:	b089      	sub	sp, #36	@ 0x24
 800c208:	af00      	add	r7, sp, #0
 800c20a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	330c      	adds	r3, #12
 800c212:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	e853 3f00 	ldrex	r3, [r3]
 800c21a:	60bb      	str	r3, [r7, #8]
   return(result);
 800c21c:	68bb      	ldr	r3, [r7, #8]
 800c21e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800c222:	61fb      	str	r3, [r7, #28]
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	330c      	adds	r3, #12
 800c22a:	69fa      	ldr	r2, [r7, #28]
 800c22c:	61ba      	str	r2, [r7, #24]
 800c22e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c230:	6979      	ldr	r1, [r7, #20]
 800c232:	69ba      	ldr	r2, [r7, #24]
 800c234:	e841 2300 	strex	r3, r2, [r1]
 800c238:	613b      	str	r3, [r7, #16]
   return(result);
 800c23a:	693b      	ldr	r3, [r7, #16]
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d1e5      	bne.n	800c20c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	2220      	movs	r2, #32
 800c244:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800c248:	bf00      	nop
 800c24a:	3724      	adds	r7, #36	@ 0x24
 800c24c:	46bd      	mov	sp, r7
 800c24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c252:	4770      	bx	lr

0800c254 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c254:	b480      	push	{r7}
 800c256:	b095      	sub	sp, #84	@ 0x54
 800c258:	af00      	add	r7, sp, #0
 800c25a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	330c      	adds	r3, #12
 800c262:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c264:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c266:	e853 3f00 	ldrex	r3, [r3]
 800c26a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c26c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c26e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c272:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	330c      	adds	r3, #12
 800c27a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c27c:	643a      	str	r2, [r7, #64]	@ 0x40
 800c27e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c280:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c282:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c284:	e841 2300 	strex	r3, r2, [r1]
 800c288:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c28a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d1e5      	bne.n	800c25c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	3314      	adds	r3, #20
 800c296:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c298:	6a3b      	ldr	r3, [r7, #32]
 800c29a:	e853 3f00 	ldrex	r3, [r3]
 800c29e:	61fb      	str	r3, [r7, #28]
   return(result);
 800c2a0:	69fb      	ldr	r3, [r7, #28]
 800c2a2:	f023 0301 	bic.w	r3, r3, #1
 800c2a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	3314      	adds	r3, #20
 800c2ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c2b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c2b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c2b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c2b8:	e841 2300 	strex	r3, r2, [r1]
 800c2bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c2be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d1e5      	bne.n	800c290 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c2c8:	2b01      	cmp	r3, #1
 800c2ca:	d119      	bne.n	800c300 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	330c      	adds	r3, #12
 800c2d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	e853 3f00 	ldrex	r3, [r3]
 800c2da:	60bb      	str	r3, [r7, #8]
   return(result);
 800c2dc:	68bb      	ldr	r3, [r7, #8]
 800c2de:	f023 0310 	bic.w	r3, r3, #16
 800c2e2:	647b      	str	r3, [r7, #68]	@ 0x44
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	330c      	adds	r3, #12
 800c2ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c2ec:	61ba      	str	r2, [r7, #24]
 800c2ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2f0:	6979      	ldr	r1, [r7, #20]
 800c2f2:	69ba      	ldr	r2, [r7, #24]
 800c2f4:	e841 2300 	strex	r3, r2, [r1]
 800c2f8:	613b      	str	r3, [r7, #16]
   return(result);
 800c2fa:	693b      	ldr	r3, [r7, #16]
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d1e5      	bne.n	800c2cc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	2220      	movs	r2, #32
 800c304:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	2200      	movs	r2, #0
 800c30c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800c30e:	bf00      	nop
 800c310:	3754      	adds	r7, #84	@ 0x54
 800c312:	46bd      	mov	sp, r7
 800c314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c318:	4770      	bx	lr

0800c31a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c31a:	b580      	push	{r7, lr}
 800c31c:	b084      	sub	sp, #16
 800c31e:	af00      	add	r7, sp, #0
 800c320:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c326:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	2200      	movs	r2, #0
 800c32c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	2200      	movs	r2, #0
 800c332:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c334:	68f8      	ldr	r0, [r7, #12]
 800c336:	f7f6 ff7b 	bl	8003230 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c33a:	bf00      	nop
 800c33c:	3710      	adds	r7, #16
 800c33e:	46bd      	mov	sp, r7
 800c340:	bd80      	pop	{r7, pc}

0800c342 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800c342:	b480      	push	{r7}
 800c344:	b085      	sub	sp, #20
 800c346:	af00      	add	r7, sp, #0
 800c348:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c350:	b2db      	uxtb	r3, r3
 800c352:	2b21      	cmp	r3, #33	@ 0x21
 800c354:	d13e      	bne.n	800c3d4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	689b      	ldr	r3, [r3, #8]
 800c35a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c35e:	d114      	bne.n	800c38a <UART_Transmit_IT+0x48>
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	691b      	ldr	r3, [r3, #16]
 800c364:	2b00      	cmp	r3, #0
 800c366:	d110      	bne.n	800c38a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	6a1b      	ldr	r3, [r3, #32]
 800c36c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	881b      	ldrh	r3, [r3, #0]
 800c372:	461a      	mov	r2, r3
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c37c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	6a1b      	ldr	r3, [r3, #32]
 800c382:	1c9a      	adds	r2, r3, #2
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	621a      	str	r2, [r3, #32]
 800c388:	e008      	b.n	800c39c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	6a1b      	ldr	r3, [r3, #32]
 800c38e:	1c59      	adds	r1, r3, #1
 800c390:	687a      	ldr	r2, [r7, #4]
 800c392:	6211      	str	r1, [r2, #32]
 800c394:	781a      	ldrb	r2, [r3, #0]
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800c3a0:	b29b      	uxth	r3, r3
 800c3a2:	3b01      	subs	r3, #1
 800c3a4:	b29b      	uxth	r3, r3
 800c3a6:	687a      	ldr	r2, [r7, #4]
 800c3a8:	4619      	mov	r1, r3
 800c3aa:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d10f      	bne.n	800c3d0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	68da      	ldr	r2, [r3, #12]
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c3be:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	68da      	ldr	r2, [r3, #12]
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c3ce:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800c3d0:	2300      	movs	r3, #0
 800c3d2:	e000      	b.n	800c3d6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800c3d4:	2302      	movs	r3, #2
  }
}
 800c3d6:	4618      	mov	r0, r3
 800c3d8:	3714      	adds	r7, #20
 800c3da:	46bd      	mov	sp, r7
 800c3dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3e0:	4770      	bx	lr

0800c3e2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c3e2:	b580      	push	{r7, lr}
 800c3e4:	b082      	sub	sp, #8
 800c3e6:	af00      	add	r7, sp, #0
 800c3e8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	68da      	ldr	r2, [r3, #12]
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c3f8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	2220      	movs	r2, #32
 800c3fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c402:	6878      	ldr	r0, [r7, #4]
 800c404:	f7ff fd48 	bl	800be98 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800c408:	2300      	movs	r3, #0
}
 800c40a:	4618      	mov	r0, r3
 800c40c:	3708      	adds	r7, #8
 800c40e:	46bd      	mov	sp, r7
 800c410:	bd80      	pop	{r7, pc}

0800c412 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800c412:	b580      	push	{r7, lr}
 800c414:	b08c      	sub	sp, #48	@ 0x30
 800c416:	af00      	add	r7, sp, #0
 800c418:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c420:	b2db      	uxtb	r3, r3
 800c422:	2b22      	cmp	r3, #34	@ 0x22
 800c424:	f040 80ae 	bne.w	800c584 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	689b      	ldr	r3, [r3, #8]
 800c42c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c430:	d117      	bne.n	800c462 <UART_Receive_IT+0x50>
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	691b      	ldr	r3, [r3, #16]
 800c436:	2b00      	cmp	r3, #0
 800c438:	d113      	bne.n	800c462 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800c43a:	2300      	movs	r3, #0
 800c43c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c442:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	685b      	ldr	r3, [r3, #4]
 800c44a:	b29b      	uxth	r3, r3
 800c44c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c450:	b29a      	uxth	r2, r3
 800c452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c454:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c45a:	1c9a      	adds	r2, r3, #2
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	629a      	str	r2, [r3, #40]	@ 0x28
 800c460:	e026      	b.n	800c4b0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c466:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800c468:	2300      	movs	r3, #0
 800c46a:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	689b      	ldr	r3, [r3, #8]
 800c470:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c474:	d007      	beq.n	800c486 <UART_Receive_IT+0x74>
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	689b      	ldr	r3, [r3, #8]
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d10a      	bne.n	800c494 <UART_Receive_IT+0x82>
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	691b      	ldr	r3, [r3, #16]
 800c482:	2b00      	cmp	r3, #0
 800c484:	d106      	bne.n	800c494 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	685b      	ldr	r3, [r3, #4]
 800c48c:	b2da      	uxtb	r2, r3
 800c48e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c490:	701a      	strb	r2, [r3, #0]
 800c492:	e008      	b.n	800c4a6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	685b      	ldr	r3, [r3, #4]
 800c49a:	b2db      	uxtb	r3, r3
 800c49c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c4a0:	b2da      	uxtb	r2, r3
 800c4a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c4a4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c4aa:	1c5a      	adds	r2, r3, #1
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800c4b4:	b29b      	uxth	r3, r3
 800c4b6:	3b01      	subs	r3, #1
 800c4b8:	b29b      	uxth	r3, r3
 800c4ba:	687a      	ldr	r2, [r7, #4]
 800c4bc:	4619      	mov	r1, r3
 800c4be:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d15d      	bne.n	800c580 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	68da      	ldr	r2, [r3, #12]
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	f022 0220 	bic.w	r2, r2, #32
 800c4d2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	68da      	ldr	r2, [r3, #12]
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c4e2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	695a      	ldr	r2, [r3, #20]
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	f022 0201 	bic.w	r2, r2, #1
 800c4f2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	2220      	movs	r2, #32
 800c4f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	2200      	movs	r2, #0
 800c500:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c506:	2b01      	cmp	r3, #1
 800c508:	d135      	bne.n	800c576 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	2200      	movs	r2, #0
 800c50e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	330c      	adds	r3, #12
 800c516:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c518:	697b      	ldr	r3, [r7, #20]
 800c51a:	e853 3f00 	ldrex	r3, [r3]
 800c51e:	613b      	str	r3, [r7, #16]
   return(result);
 800c520:	693b      	ldr	r3, [r7, #16]
 800c522:	f023 0310 	bic.w	r3, r3, #16
 800c526:	627b      	str	r3, [r7, #36]	@ 0x24
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	330c      	adds	r3, #12
 800c52e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c530:	623a      	str	r2, [r7, #32]
 800c532:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c534:	69f9      	ldr	r1, [r7, #28]
 800c536:	6a3a      	ldr	r2, [r7, #32]
 800c538:	e841 2300 	strex	r3, r2, [r1]
 800c53c:	61bb      	str	r3, [r7, #24]
   return(result);
 800c53e:	69bb      	ldr	r3, [r7, #24]
 800c540:	2b00      	cmp	r3, #0
 800c542:	d1e5      	bne.n	800c510 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	f003 0310 	and.w	r3, r3, #16
 800c54e:	2b10      	cmp	r3, #16
 800c550:	d10a      	bne.n	800c568 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c552:	2300      	movs	r3, #0
 800c554:	60fb      	str	r3, [r7, #12]
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	60fb      	str	r3, [r7, #12]
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	685b      	ldr	r3, [r3, #4]
 800c564:	60fb      	str	r3, [r7, #12]
 800c566:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c56c:	4619      	mov	r1, r3
 800c56e:	6878      	ldr	r0, [r7, #4]
 800c570:	f7f6 fe48 	bl	8003204 <HAL_UARTEx_RxEventCallback>
 800c574:	e002      	b.n	800c57c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800c576:	6878      	ldr	r0, [r7, #4]
 800c578:	f7ff fc98 	bl	800beac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800c57c:	2300      	movs	r3, #0
 800c57e:	e002      	b.n	800c586 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800c580:	2300      	movs	r3, #0
 800c582:	e000      	b.n	800c586 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800c584:	2302      	movs	r3, #2
  }
}
 800c586:	4618      	mov	r0, r3
 800c588:	3730      	adds	r7, #48	@ 0x30
 800c58a:	46bd      	mov	sp, r7
 800c58c:	bd80      	pop	{r7, pc}
	...

0800c590 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c590:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c594:	b0c0      	sub	sp, #256	@ 0x100
 800c596:	af00      	add	r7, sp, #0
 800c598:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c59c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	691b      	ldr	r3, [r3, #16]
 800c5a4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800c5a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c5ac:	68d9      	ldr	r1, [r3, #12]
 800c5ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c5b2:	681a      	ldr	r2, [r3, #0]
 800c5b4:	ea40 0301 	orr.w	r3, r0, r1
 800c5b8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800c5ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c5be:	689a      	ldr	r2, [r3, #8]
 800c5c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c5c4:	691b      	ldr	r3, [r3, #16]
 800c5c6:	431a      	orrs	r2, r3
 800c5c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c5cc:	695b      	ldr	r3, [r3, #20]
 800c5ce:	431a      	orrs	r2, r3
 800c5d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c5d4:	69db      	ldr	r3, [r3, #28]
 800c5d6:	4313      	orrs	r3, r2
 800c5d8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800c5dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	68db      	ldr	r3, [r3, #12]
 800c5e4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800c5e8:	f021 010c 	bic.w	r1, r1, #12
 800c5ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c5f0:	681a      	ldr	r2, [r3, #0]
 800c5f2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800c5f6:	430b      	orrs	r3, r1
 800c5f8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800c5fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	695b      	ldr	r3, [r3, #20]
 800c602:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800c606:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c60a:	6999      	ldr	r1, [r3, #24]
 800c60c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c610:	681a      	ldr	r2, [r3, #0]
 800c612:	ea40 0301 	orr.w	r3, r0, r1
 800c616:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800c618:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c61c:	681a      	ldr	r2, [r3, #0]
 800c61e:	4b8f      	ldr	r3, [pc, #572]	@ (800c85c <UART_SetConfig+0x2cc>)
 800c620:	429a      	cmp	r2, r3
 800c622:	d005      	beq.n	800c630 <UART_SetConfig+0xa0>
 800c624:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c628:	681a      	ldr	r2, [r3, #0]
 800c62a:	4b8d      	ldr	r3, [pc, #564]	@ (800c860 <UART_SetConfig+0x2d0>)
 800c62c:	429a      	cmp	r2, r3
 800c62e:	d104      	bne.n	800c63a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800c630:	f7fd fb20 	bl	8009c74 <HAL_RCC_GetPCLK2Freq>
 800c634:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800c638:	e003      	b.n	800c642 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800c63a:	f7fd fb07 	bl	8009c4c <HAL_RCC_GetPCLK1Freq>
 800c63e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c642:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c646:	69db      	ldr	r3, [r3, #28]
 800c648:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c64c:	f040 810c 	bne.w	800c868 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800c650:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c654:	2200      	movs	r2, #0
 800c656:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800c65a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800c65e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800c662:	4622      	mov	r2, r4
 800c664:	462b      	mov	r3, r5
 800c666:	1891      	adds	r1, r2, r2
 800c668:	65b9      	str	r1, [r7, #88]	@ 0x58
 800c66a:	415b      	adcs	r3, r3
 800c66c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c66e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800c672:	4621      	mov	r1, r4
 800c674:	eb12 0801 	adds.w	r8, r2, r1
 800c678:	4629      	mov	r1, r5
 800c67a:	eb43 0901 	adc.w	r9, r3, r1
 800c67e:	f04f 0200 	mov.w	r2, #0
 800c682:	f04f 0300 	mov.w	r3, #0
 800c686:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c68a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c68e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c692:	4690      	mov	r8, r2
 800c694:	4699      	mov	r9, r3
 800c696:	4623      	mov	r3, r4
 800c698:	eb18 0303 	adds.w	r3, r8, r3
 800c69c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800c6a0:	462b      	mov	r3, r5
 800c6a2:	eb49 0303 	adc.w	r3, r9, r3
 800c6a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800c6aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c6ae:	685b      	ldr	r3, [r3, #4]
 800c6b0:	2200      	movs	r2, #0
 800c6b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800c6b6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800c6ba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800c6be:	460b      	mov	r3, r1
 800c6c0:	18db      	adds	r3, r3, r3
 800c6c2:	653b      	str	r3, [r7, #80]	@ 0x50
 800c6c4:	4613      	mov	r3, r2
 800c6c6:	eb42 0303 	adc.w	r3, r2, r3
 800c6ca:	657b      	str	r3, [r7, #84]	@ 0x54
 800c6cc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800c6d0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800c6d4:	f7f4 fbc6 	bl	8000e64 <__aeabi_uldivmod>
 800c6d8:	4602      	mov	r2, r0
 800c6da:	460b      	mov	r3, r1
 800c6dc:	4b61      	ldr	r3, [pc, #388]	@ (800c864 <UART_SetConfig+0x2d4>)
 800c6de:	fba3 2302 	umull	r2, r3, r3, r2
 800c6e2:	095b      	lsrs	r3, r3, #5
 800c6e4:	011c      	lsls	r4, r3, #4
 800c6e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c6ea:	2200      	movs	r2, #0
 800c6ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c6f0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800c6f4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800c6f8:	4642      	mov	r2, r8
 800c6fa:	464b      	mov	r3, r9
 800c6fc:	1891      	adds	r1, r2, r2
 800c6fe:	64b9      	str	r1, [r7, #72]	@ 0x48
 800c700:	415b      	adcs	r3, r3
 800c702:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c704:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800c708:	4641      	mov	r1, r8
 800c70a:	eb12 0a01 	adds.w	sl, r2, r1
 800c70e:	4649      	mov	r1, r9
 800c710:	eb43 0b01 	adc.w	fp, r3, r1
 800c714:	f04f 0200 	mov.w	r2, #0
 800c718:	f04f 0300 	mov.w	r3, #0
 800c71c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800c720:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800c724:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c728:	4692      	mov	sl, r2
 800c72a:	469b      	mov	fp, r3
 800c72c:	4643      	mov	r3, r8
 800c72e:	eb1a 0303 	adds.w	r3, sl, r3
 800c732:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c736:	464b      	mov	r3, r9
 800c738:	eb4b 0303 	adc.w	r3, fp, r3
 800c73c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800c740:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c744:	685b      	ldr	r3, [r3, #4]
 800c746:	2200      	movs	r2, #0
 800c748:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c74c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800c750:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800c754:	460b      	mov	r3, r1
 800c756:	18db      	adds	r3, r3, r3
 800c758:	643b      	str	r3, [r7, #64]	@ 0x40
 800c75a:	4613      	mov	r3, r2
 800c75c:	eb42 0303 	adc.w	r3, r2, r3
 800c760:	647b      	str	r3, [r7, #68]	@ 0x44
 800c762:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800c766:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800c76a:	f7f4 fb7b 	bl	8000e64 <__aeabi_uldivmod>
 800c76e:	4602      	mov	r2, r0
 800c770:	460b      	mov	r3, r1
 800c772:	4611      	mov	r1, r2
 800c774:	4b3b      	ldr	r3, [pc, #236]	@ (800c864 <UART_SetConfig+0x2d4>)
 800c776:	fba3 2301 	umull	r2, r3, r3, r1
 800c77a:	095b      	lsrs	r3, r3, #5
 800c77c:	2264      	movs	r2, #100	@ 0x64
 800c77e:	fb02 f303 	mul.w	r3, r2, r3
 800c782:	1acb      	subs	r3, r1, r3
 800c784:	00db      	lsls	r3, r3, #3
 800c786:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800c78a:	4b36      	ldr	r3, [pc, #216]	@ (800c864 <UART_SetConfig+0x2d4>)
 800c78c:	fba3 2302 	umull	r2, r3, r3, r2
 800c790:	095b      	lsrs	r3, r3, #5
 800c792:	005b      	lsls	r3, r3, #1
 800c794:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800c798:	441c      	add	r4, r3
 800c79a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c79e:	2200      	movs	r2, #0
 800c7a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c7a4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800c7a8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800c7ac:	4642      	mov	r2, r8
 800c7ae:	464b      	mov	r3, r9
 800c7b0:	1891      	adds	r1, r2, r2
 800c7b2:	63b9      	str	r1, [r7, #56]	@ 0x38
 800c7b4:	415b      	adcs	r3, r3
 800c7b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c7b8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800c7bc:	4641      	mov	r1, r8
 800c7be:	1851      	adds	r1, r2, r1
 800c7c0:	6339      	str	r1, [r7, #48]	@ 0x30
 800c7c2:	4649      	mov	r1, r9
 800c7c4:	414b      	adcs	r3, r1
 800c7c6:	637b      	str	r3, [r7, #52]	@ 0x34
 800c7c8:	f04f 0200 	mov.w	r2, #0
 800c7cc:	f04f 0300 	mov.w	r3, #0
 800c7d0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800c7d4:	4659      	mov	r1, fp
 800c7d6:	00cb      	lsls	r3, r1, #3
 800c7d8:	4651      	mov	r1, sl
 800c7da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c7de:	4651      	mov	r1, sl
 800c7e0:	00ca      	lsls	r2, r1, #3
 800c7e2:	4610      	mov	r0, r2
 800c7e4:	4619      	mov	r1, r3
 800c7e6:	4603      	mov	r3, r0
 800c7e8:	4642      	mov	r2, r8
 800c7ea:	189b      	adds	r3, r3, r2
 800c7ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c7f0:	464b      	mov	r3, r9
 800c7f2:	460a      	mov	r2, r1
 800c7f4:	eb42 0303 	adc.w	r3, r2, r3
 800c7f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c7fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c800:	685b      	ldr	r3, [r3, #4]
 800c802:	2200      	movs	r2, #0
 800c804:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800c808:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800c80c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800c810:	460b      	mov	r3, r1
 800c812:	18db      	adds	r3, r3, r3
 800c814:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c816:	4613      	mov	r3, r2
 800c818:	eb42 0303 	adc.w	r3, r2, r3
 800c81c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c81e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800c822:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800c826:	f7f4 fb1d 	bl	8000e64 <__aeabi_uldivmod>
 800c82a:	4602      	mov	r2, r0
 800c82c:	460b      	mov	r3, r1
 800c82e:	4b0d      	ldr	r3, [pc, #52]	@ (800c864 <UART_SetConfig+0x2d4>)
 800c830:	fba3 1302 	umull	r1, r3, r3, r2
 800c834:	095b      	lsrs	r3, r3, #5
 800c836:	2164      	movs	r1, #100	@ 0x64
 800c838:	fb01 f303 	mul.w	r3, r1, r3
 800c83c:	1ad3      	subs	r3, r2, r3
 800c83e:	00db      	lsls	r3, r3, #3
 800c840:	3332      	adds	r3, #50	@ 0x32
 800c842:	4a08      	ldr	r2, [pc, #32]	@ (800c864 <UART_SetConfig+0x2d4>)
 800c844:	fba2 2303 	umull	r2, r3, r2, r3
 800c848:	095b      	lsrs	r3, r3, #5
 800c84a:	f003 0207 	and.w	r2, r3, #7
 800c84e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c852:	681b      	ldr	r3, [r3, #0]
 800c854:	4422      	add	r2, r4
 800c856:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800c858:	e106      	b.n	800ca68 <UART_SetConfig+0x4d8>
 800c85a:	bf00      	nop
 800c85c:	40011000 	.word	0x40011000
 800c860:	40011400 	.word	0x40011400
 800c864:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c868:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c86c:	2200      	movs	r2, #0
 800c86e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800c872:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800c876:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800c87a:	4642      	mov	r2, r8
 800c87c:	464b      	mov	r3, r9
 800c87e:	1891      	adds	r1, r2, r2
 800c880:	6239      	str	r1, [r7, #32]
 800c882:	415b      	adcs	r3, r3
 800c884:	627b      	str	r3, [r7, #36]	@ 0x24
 800c886:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c88a:	4641      	mov	r1, r8
 800c88c:	1854      	adds	r4, r2, r1
 800c88e:	4649      	mov	r1, r9
 800c890:	eb43 0501 	adc.w	r5, r3, r1
 800c894:	f04f 0200 	mov.w	r2, #0
 800c898:	f04f 0300 	mov.w	r3, #0
 800c89c:	00eb      	lsls	r3, r5, #3
 800c89e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c8a2:	00e2      	lsls	r2, r4, #3
 800c8a4:	4614      	mov	r4, r2
 800c8a6:	461d      	mov	r5, r3
 800c8a8:	4643      	mov	r3, r8
 800c8aa:	18e3      	adds	r3, r4, r3
 800c8ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c8b0:	464b      	mov	r3, r9
 800c8b2:	eb45 0303 	adc.w	r3, r5, r3
 800c8b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c8ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c8be:	685b      	ldr	r3, [r3, #4]
 800c8c0:	2200      	movs	r2, #0
 800c8c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c8c6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800c8ca:	f04f 0200 	mov.w	r2, #0
 800c8ce:	f04f 0300 	mov.w	r3, #0
 800c8d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800c8d6:	4629      	mov	r1, r5
 800c8d8:	008b      	lsls	r3, r1, #2
 800c8da:	4621      	mov	r1, r4
 800c8dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c8e0:	4621      	mov	r1, r4
 800c8e2:	008a      	lsls	r2, r1, #2
 800c8e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800c8e8:	f7f4 fabc 	bl	8000e64 <__aeabi_uldivmod>
 800c8ec:	4602      	mov	r2, r0
 800c8ee:	460b      	mov	r3, r1
 800c8f0:	4b60      	ldr	r3, [pc, #384]	@ (800ca74 <UART_SetConfig+0x4e4>)
 800c8f2:	fba3 2302 	umull	r2, r3, r3, r2
 800c8f6:	095b      	lsrs	r3, r3, #5
 800c8f8:	011c      	lsls	r4, r3, #4
 800c8fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c8fe:	2200      	movs	r2, #0
 800c900:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c904:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800c908:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800c90c:	4642      	mov	r2, r8
 800c90e:	464b      	mov	r3, r9
 800c910:	1891      	adds	r1, r2, r2
 800c912:	61b9      	str	r1, [r7, #24]
 800c914:	415b      	adcs	r3, r3
 800c916:	61fb      	str	r3, [r7, #28]
 800c918:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c91c:	4641      	mov	r1, r8
 800c91e:	1851      	adds	r1, r2, r1
 800c920:	6139      	str	r1, [r7, #16]
 800c922:	4649      	mov	r1, r9
 800c924:	414b      	adcs	r3, r1
 800c926:	617b      	str	r3, [r7, #20]
 800c928:	f04f 0200 	mov.w	r2, #0
 800c92c:	f04f 0300 	mov.w	r3, #0
 800c930:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800c934:	4659      	mov	r1, fp
 800c936:	00cb      	lsls	r3, r1, #3
 800c938:	4651      	mov	r1, sl
 800c93a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c93e:	4651      	mov	r1, sl
 800c940:	00ca      	lsls	r2, r1, #3
 800c942:	4610      	mov	r0, r2
 800c944:	4619      	mov	r1, r3
 800c946:	4603      	mov	r3, r0
 800c948:	4642      	mov	r2, r8
 800c94a:	189b      	adds	r3, r3, r2
 800c94c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c950:	464b      	mov	r3, r9
 800c952:	460a      	mov	r2, r1
 800c954:	eb42 0303 	adc.w	r3, r2, r3
 800c958:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c95c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c960:	685b      	ldr	r3, [r3, #4]
 800c962:	2200      	movs	r2, #0
 800c964:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c966:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800c968:	f04f 0200 	mov.w	r2, #0
 800c96c:	f04f 0300 	mov.w	r3, #0
 800c970:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800c974:	4649      	mov	r1, r9
 800c976:	008b      	lsls	r3, r1, #2
 800c978:	4641      	mov	r1, r8
 800c97a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c97e:	4641      	mov	r1, r8
 800c980:	008a      	lsls	r2, r1, #2
 800c982:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800c986:	f7f4 fa6d 	bl	8000e64 <__aeabi_uldivmod>
 800c98a:	4602      	mov	r2, r0
 800c98c:	460b      	mov	r3, r1
 800c98e:	4611      	mov	r1, r2
 800c990:	4b38      	ldr	r3, [pc, #224]	@ (800ca74 <UART_SetConfig+0x4e4>)
 800c992:	fba3 2301 	umull	r2, r3, r3, r1
 800c996:	095b      	lsrs	r3, r3, #5
 800c998:	2264      	movs	r2, #100	@ 0x64
 800c99a:	fb02 f303 	mul.w	r3, r2, r3
 800c99e:	1acb      	subs	r3, r1, r3
 800c9a0:	011b      	lsls	r3, r3, #4
 800c9a2:	3332      	adds	r3, #50	@ 0x32
 800c9a4:	4a33      	ldr	r2, [pc, #204]	@ (800ca74 <UART_SetConfig+0x4e4>)
 800c9a6:	fba2 2303 	umull	r2, r3, r2, r3
 800c9aa:	095b      	lsrs	r3, r3, #5
 800c9ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c9b0:	441c      	add	r4, r3
 800c9b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c9b6:	2200      	movs	r2, #0
 800c9b8:	673b      	str	r3, [r7, #112]	@ 0x70
 800c9ba:	677a      	str	r2, [r7, #116]	@ 0x74
 800c9bc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800c9c0:	4642      	mov	r2, r8
 800c9c2:	464b      	mov	r3, r9
 800c9c4:	1891      	adds	r1, r2, r2
 800c9c6:	60b9      	str	r1, [r7, #8]
 800c9c8:	415b      	adcs	r3, r3
 800c9ca:	60fb      	str	r3, [r7, #12]
 800c9cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c9d0:	4641      	mov	r1, r8
 800c9d2:	1851      	adds	r1, r2, r1
 800c9d4:	6039      	str	r1, [r7, #0]
 800c9d6:	4649      	mov	r1, r9
 800c9d8:	414b      	adcs	r3, r1
 800c9da:	607b      	str	r3, [r7, #4]
 800c9dc:	f04f 0200 	mov.w	r2, #0
 800c9e0:	f04f 0300 	mov.w	r3, #0
 800c9e4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800c9e8:	4659      	mov	r1, fp
 800c9ea:	00cb      	lsls	r3, r1, #3
 800c9ec:	4651      	mov	r1, sl
 800c9ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c9f2:	4651      	mov	r1, sl
 800c9f4:	00ca      	lsls	r2, r1, #3
 800c9f6:	4610      	mov	r0, r2
 800c9f8:	4619      	mov	r1, r3
 800c9fa:	4603      	mov	r3, r0
 800c9fc:	4642      	mov	r2, r8
 800c9fe:	189b      	adds	r3, r3, r2
 800ca00:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ca02:	464b      	mov	r3, r9
 800ca04:	460a      	mov	r2, r1
 800ca06:	eb42 0303 	adc.w	r3, r2, r3
 800ca0a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ca0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ca10:	685b      	ldr	r3, [r3, #4]
 800ca12:	2200      	movs	r2, #0
 800ca14:	663b      	str	r3, [r7, #96]	@ 0x60
 800ca16:	667a      	str	r2, [r7, #100]	@ 0x64
 800ca18:	f04f 0200 	mov.w	r2, #0
 800ca1c:	f04f 0300 	mov.w	r3, #0
 800ca20:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800ca24:	4649      	mov	r1, r9
 800ca26:	008b      	lsls	r3, r1, #2
 800ca28:	4641      	mov	r1, r8
 800ca2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ca2e:	4641      	mov	r1, r8
 800ca30:	008a      	lsls	r2, r1, #2
 800ca32:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800ca36:	f7f4 fa15 	bl	8000e64 <__aeabi_uldivmod>
 800ca3a:	4602      	mov	r2, r0
 800ca3c:	460b      	mov	r3, r1
 800ca3e:	4b0d      	ldr	r3, [pc, #52]	@ (800ca74 <UART_SetConfig+0x4e4>)
 800ca40:	fba3 1302 	umull	r1, r3, r3, r2
 800ca44:	095b      	lsrs	r3, r3, #5
 800ca46:	2164      	movs	r1, #100	@ 0x64
 800ca48:	fb01 f303 	mul.w	r3, r1, r3
 800ca4c:	1ad3      	subs	r3, r2, r3
 800ca4e:	011b      	lsls	r3, r3, #4
 800ca50:	3332      	adds	r3, #50	@ 0x32
 800ca52:	4a08      	ldr	r2, [pc, #32]	@ (800ca74 <UART_SetConfig+0x4e4>)
 800ca54:	fba2 2303 	umull	r2, r3, r2, r3
 800ca58:	095b      	lsrs	r3, r3, #5
 800ca5a:	f003 020f 	and.w	r2, r3, #15
 800ca5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	4422      	add	r2, r4
 800ca66:	609a      	str	r2, [r3, #8]
}
 800ca68:	bf00      	nop
 800ca6a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800ca6e:	46bd      	mov	sp, r7
 800ca70:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ca74:	51eb851f 	.word	0x51eb851f

0800ca78 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ca78:	b084      	sub	sp, #16
 800ca7a:	b580      	push	{r7, lr}
 800ca7c:	b084      	sub	sp, #16
 800ca7e:	af00      	add	r7, sp, #0
 800ca80:	6078      	str	r0, [r7, #4]
 800ca82:	f107 001c 	add.w	r0, r7, #28
 800ca86:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ca8a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800ca8e:	2b01      	cmp	r3, #1
 800ca90:	d123      	bne.n	800cada <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ca96:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	68db      	ldr	r3, [r3, #12]
 800caa2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800caa6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800caaa:	687a      	ldr	r2, [r7, #4]
 800caac:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	68db      	ldr	r3, [r3, #12]
 800cab2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800caba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800cabe:	2b01      	cmp	r3, #1
 800cac0:	d105      	bne.n	800cace <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	68db      	ldr	r3, [r3, #12]
 800cac6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800cace:	6878      	ldr	r0, [r7, #4]
 800cad0:	f001 fae8 	bl	800e0a4 <USB_CoreReset>
 800cad4:	4603      	mov	r3, r0
 800cad6:	73fb      	strb	r3, [r7, #15]
 800cad8:	e01b      	b.n	800cb12 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	68db      	ldr	r3, [r3, #12]
 800cade:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800cae6:	6878      	ldr	r0, [r7, #4]
 800cae8:	f001 fadc 	bl	800e0a4 <USB_CoreReset>
 800caec:	4603      	mov	r3, r0
 800caee:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800caf0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d106      	bne.n	800cb06 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cafc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	639a      	str	r2, [r3, #56]	@ 0x38
 800cb04:	e005      	b.n	800cb12 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb0a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800cb12:	7fbb      	ldrb	r3, [r7, #30]
 800cb14:	2b01      	cmp	r3, #1
 800cb16:	d10b      	bne.n	800cb30 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	689b      	ldr	r3, [r3, #8]
 800cb1c:	f043 0206 	orr.w	r2, r3, #6
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	689b      	ldr	r3, [r3, #8]
 800cb28:	f043 0220 	orr.w	r2, r3, #32
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800cb30:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb32:	4618      	mov	r0, r3
 800cb34:	3710      	adds	r7, #16
 800cb36:	46bd      	mov	sp, r7
 800cb38:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800cb3c:	b004      	add	sp, #16
 800cb3e:	4770      	bx	lr

0800cb40 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800cb40:	b480      	push	{r7}
 800cb42:	b087      	sub	sp, #28
 800cb44:	af00      	add	r7, sp, #0
 800cb46:	60f8      	str	r0, [r7, #12]
 800cb48:	60b9      	str	r1, [r7, #8]
 800cb4a:	4613      	mov	r3, r2
 800cb4c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800cb4e:	79fb      	ldrb	r3, [r7, #7]
 800cb50:	2b02      	cmp	r3, #2
 800cb52:	d165      	bne.n	800cc20 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800cb54:	68bb      	ldr	r3, [r7, #8]
 800cb56:	4a41      	ldr	r2, [pc, #260]	@ (800cc5c <USB_SetTurnaroundTime+0x11c>)
 800cb58:	4293      	cmp	r3, r2
 800cb5a:	d906      	bls.n	800cb6a <USB_SetTurnaroundTime+0x2a>
 800cb5c:	68bb      	ldr	r3, [r7, #8]
 800cb5e:	4a40      	ldr	r2, [pc, #256]	@ (800cc60 <USB_SetTurnaroundTime+0x120>)
 800cb60:	4293      	cmp	r3, r2
 800cb62:	d202      	bcs.n	800cb6a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800cb64:	230f      	movs	r3, #15
 800cb66:	617b      	str	r3, [r7, #20]
 800cb68:	e062      	b.n	800cc30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800cb6a:	68bb      	ldr	r3, [r7, #8]
 800cb6c:	4a3c      	ldr	r2, [pc, #240]	@ (800cc60 <USB_SetTurnaroundTime+0x120>)
 800cb6e:	4293      	cmp	r3, r2
 800cb70:	d306      	bcc.n	800cb80 <USB_SetTurnaroundTime+0x40>
 800cb72:	68bb      	ldr	r3, [r7, #8]
 800cb74:	4a3b      	ldr	r2, [pc, #236]	@ (800cc64 <USB_SetTurnaroundTime+0x124>)
 800cb76:	4293      	cmp	r3, r2
 800cb78:	d202      	bcs.n	800cb80 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800cb7a:	230e      	movs	r3, #14
 800cb7c:	617b      	str	r3, [r7, #20]
 800cb7e:	e057      	b.n	800cc30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800cb80:	68bb      	ldr	r3, [r7, #8]
 800cb82:	4a38      	ldr	r2, [pc, #224]	@ (800cc64 <USB_SetTurnaroundTime+0x124>)
 800cb84:	4293      	cmp	r3, r2
 800cb86:	d306      	bcc.n	800cb96 <USB_SetTurnaroundTime+0x56>
 800cb88:	68bb      	ldr	r3, [r7, #8]
 800cb8a:	4a37      	ldr	r2, [pc, #220]	@ (800cc68 <USB_SetTurnaroundTime+0x128>)
 800cb8c:	4293      	cmp	r3, r2
 800cb8e:	d202      	bcs.n	800cb96 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800cb90:	230d      	movs	r3, #13
 800cb92:	617b      	str	r3, [r7, #20]
 800cb94:	e04c      	b.n	800cc30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800cb96:	68bb      	ldr	r3, [r7, #8]
 800cb98:	4a33      	ldr	r2, [pc, #204]	@ (800cc68 <USB_SetTurnaroundTime+0x128>)
 800cb9a:	4293      	cmp	r3, r2
 800cb9c:	d306      	bcc.n	800cbac <USB_SetTurnaroundTime+0x6c>
 800cb9e:	68bb      	ldr	r3, [r7, #8]
 800cba0:	4a32      	ldr	r2, [pc, #200]	@ (800cc6c <USB_SetTurnaroundTime+0x12c>)
 800cba2:	4293      	cmp	r3, r2
 800cba4:	d802      	bhi.n	800cbac <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800cba6:	230c      	movs	r3, #12
 800cba8:	617b      	str	r3, [r7, #20]
 800cbaa:	e041      	b.n	800cc30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800cbac:	68bb      	ldr	r3, [r7, #8]
 800cbae:	4a2f      	ldr	r2, [pc, #188]	@ (800cc6c <USB_SetTurnaroundTime+0x12c>)
 800cbb0:	4293      	cmp	r3, r2
 800cbb2:	d906      	bls.n	800cbc2 <USB_SetTurnaroundTime+0x82>
 800cbb4:	68bb      	ldr	r3, [r7, #8]
 800cbb6:	4a2e      	ldr	r2, [pc, #184]	@ (800cc70 <USB_SetTurnaroundTime+0x130>)
 800cbb8:	4293      	cmp	r3, r2
 800cbba:	d802      	bhi.n	800cbc2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800cbbc:	230b      	movs	r3, #11
 800cbbe:	617b      	str	r3, [r7, #20]
 800cbc0:	e036      	b.n	800cc30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800cbc2:	68bb      	ldr	r3, [r7, #8]
 800cbc4:	4a2a      	ldr	r2, [pc, #168]	@ (800cc70 <USB_SetTurnaroundTime+0x130>)
 800cbc6:	4293      	cmp	r3, r2
 800cbc8:	d906      	bls.n	800cbd8 <USB_SetTurnaroundTime+0x98>
 800cbca:	68bb      	ldr	r3, [r7, #8]
 800cbcc:	4a29      	ldr	r2, [pc, #164]	@ (800cc74 <USB_SetTurnaroundTime+0x134>)
 800cbce:	4293      	cmp	r3, r2
 800cbd0:	d802      	bhi.n	800cbd8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800cbd2:	230a      	movs	r3, #10
 800cbd4:	617b      	str	r3, [r7, #20]
 800cbd6:	e02b      	b.n	800cc30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800cbd8:	68bb      	ldr	r3, [r7, #8]
 800cbda:	4a26      	ldr	r2, [pc, #152]	@ (800cc74 <USB_SetTurnaroundTime+0x134>)
 800cbdc:	4293      	cmp	r3, r2
 800cbde:	d906      	bls.n	800cbee <USB_SetTurnaroundTime+0xae>
 800cbe0:	68bb      	ldr	r3, [r7, #8]
 800cbe2:	4a25      	ldr	r2, [pc, #148]	@ (800cc78 <USB_SetTurnaroundTime+0x138>)
 800cbe4:	4293      	cmp	r3, r2
 800cbe6:	d202      	bcs.n	800cbee <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800cbe8:	2309      	movs	r3, #9
 800cbea:	617b      	str	r3, [r7, #20]
 800cbec:	e020      	b.n	800cc30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800cbee:	68bb      	ldr	r3, [r7, #8]
 800cbf0:	4a21      	ldr	r2, [pc, #132]	@ (800cc78 <USB_SetTurnaroundTime+0x138>)
 800cbf2:	4293      	cmp	r3, r2
 800cbf4:	d306      	bcc.n	800cc04 <USB_SetTurnaroundTime+0xc4>
 800cbf6:	68bb      	ldr	r3, [r7, #8]
 800cbf8:	4a20      	ldr	r2, [pc, #128]	@ (800cc7c <USB_SetTurnaroundTime+0x13c>)
 800cbfa:	4293      	cmp	r3, r2
 800cbfc:	d802      	bhi.n	800cc04 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800cbfe:	2308      	movs	r3, #8
 800cc00:	617b      	str	r3, [r7, #20]
 800cc02:	e015      	b.n	800cc30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800cc04:	68bb      	ldr	r3, [r7, #8]
 800cc06:	4a1d      	ldr	r2, [pc, #116]	@ (800cc7c <USB_SetTurnaroundTime+0x13c>)
 800cc08:	4293      	cmp	r3, r2
 800cc0a:	d906      	bls.n	800cc1a <USB_SetTurnaroundTime+0xda>
 800cc0c:	68bb      	ldr	r3, [r7, #8]
 800cc0e:	4a1c      	ldr	r2, [pc, #112]	@ (800cc80 <USB_SetTurnaroundTime+0x140>)
 800cc10:	4293      	cmp	r3, r2
 800cc12:	d202      	bcs.n	800cc1a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800cc14:	2307      	movs	r3, #7
 800cc16:	617b      	str	r3, [r7, #20]
 800cc18:	e00a      	b.n	800cc30 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800cc1a:	2306      	movs	r3, #6
 800cc1c:	617b      	str	r3, [r7, #20]
 800cc1e:	e007      	b.n	800cc30 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800cc20:	79fb      	ldrb	r3, [r7, #7]
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d102      	bne.n	800cc2c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800cc26:	2309      	movs	r3, #9
 800cc28:	617b      	str	r3, [r7, #20]
 800cc2a:	e001      	b.n	800cc30 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800cc2c:	2309      	movs	r3, #9
 800cc2e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	68db      	ldr	r3, [r3, #12]
 800cc34:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	68da      	ldr	r2, [r3, #12]
 800cc40:	697b      	ldr	r3, [r7, #20]
 800cc42:	029b      	lsls	r3, r3, #10
 800cc44:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800cc48:	431a      	orrs	r2, r3
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800cc4e:	2300      	movs	r3, #0
}
 800cc50:	4618      	mov	r0, r3
 800cc52:	371c      	adds	r7, #28
 800cc54:	46bd      	mov	sp, r7
 800cc56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc5a:	4770      	bx	lr
 800cc5c:	00d8acbf 	.word	0x00d8acbf
 800cc60:	00e4e1c0 	.word	0x00e4e1c0
 800cc64:	00f42400 	.word	0x00f42400
 800cc68:	01067380 	.word	0x01067380
 800cc6c:	011a499f 	.word	0x011a499f
 800cc70:	01312cff 	.word	0x01312cff
 800cc74:	014ca43f 	.word	0x014ca43f
 800cc78:	016e3600 	.word	0x016e3600
 800cc7c:	01a6ab1f 	.word	0x01a6ab1f
 800cc80:	01e84800 	.word	0x01e84800

0800cc84 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800cc84:	b480      	push	{r7}
 800cc86:	b083      	sub	sp, #12
 800cc88:	af00      	add	r7, sp, #0
 800cc8a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	689b      	ldr	r3, [r3, #8]
 800cc90:	f043 0201 	orr.w	r2, r3, #1
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800cc98:	2300      	movs	r3, #0
}
 800cc9a:	4618      	mov	r0, r3
 800cc9c:	370c      	adds	r7, #12
 800cc9e:	46bd      	mov	sp, r7
 800cca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cca4:	4770      	bx	lr

0800cca6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800cca6:	b480      	push	{r7}
 800cca8:	b083      	sub	sp, #12
 800ccaa:	af00      	add	r7, sp, #0
 800ccac:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	689b      	ldr	r3, [r3, #8]
 800ccb2:	f023 0201 	bic.w	r2, r3, #1
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ccba:	2300      	movs	r3, #0
}
 800ccbc:	4618      	mov	r0, r3
 800ccbe:	370c      	adds	r7, #12
 800ccc0:	46bd      	mov	sp, r7
 800ccc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccc6:	4770      	bx	lr

0800ccc8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800ccc8:	b580      	push	{r7, lr}
 800ccca:	b084      	sub	sp, #16
 800cccc:	af00      	add	r7, sp, #0
 800ccce:	6078      	str	r0, [r7, #4]
 800ccd0:	460b      	mov	r3, r1
 800ccd2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800ccd4:	2300      	movs	r3, #0
 800ccd6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	68db      	ldr	r3, [r3, #12]
 800ccdc:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800cce4:	78fb      	ldrb	r3, [r7, #3]
 800cce6:	2b01      	cmp	r3, #1
 800cce8:	d115      	bne.n	800cd16 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	68db      	ldr	r3, [r3, #12]
 800ccee:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800ccf6:	200a      	movs	r0, #10
 800ccf8:	f7f8 fa1c 	bl	8005134 <HAL_Delay>
      ms += 10U;
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	330a      	adds	r3, #10
 800cd00:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800cd02:	6878      	ldr	r0, [r7, #4]
 800cd04:	f001 f93f 	bl	800df86 <USB_GetMode>
 800cd08:	4603      	mov	r3, r0
 800cd0a:	2b01      	cmp	r3, #1
 800cd0c:	d01e      	beq.n	800cd4c <USB_SetCurrentMode+0x84>
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	2bc7      	cmp	r3, #199	@ 0xc7
 800cd12:	d9f0      	bls.n	800ccf6 <USB_SetCurrentMode+0x2e>
 800cd14:	e01a      	b.n	800cd4c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800cd16:	78fb      	ldrb	r3, [r7, #3]
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	d115      	bne.n	800cd48 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	68db      	ldr	r3, [r3, #12]
 800cd20:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800cd28:	200a      	movs	r0, #10
 800cd2a:	f7f8 fa03 	bl	8005134 <HAL_Delay>
      ms += 10U;
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	330a      	adds	r3, #10
 800cd32:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800cd34:	6878      	ldr	r0, [r7, #4]
 800cd36:	f001 f926 	bl	800df86 <USB_GetMode>
 800cd3a:	4603      	mov	r3, r0
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	d005      	beq.n	800cd4c <USB_SetCurrentMode+0x84>
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	2bc7      	cmp	r3, #199	@ 0xc7
 800cd44:	d9f0      	bls.n	800cd28 <USB_SetCurrentMode+0x60>
 800cd46:	e001      	b.n	800cd4c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800cd48:	2301      	movs	r3, #1
 800cd4a:	e005      	b.n	800cd58 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	2bc8      	cmp	r3, #200	@ 0xc8
 800cd50:	d101      	bne.n	800cd56 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800cd52:	2301      	movs	r3, #1
 800cd54:	e000      	b.n	800cd58 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800cd56:	2300      	movs	r3, #0
}
 800cd58:	4618      	mov	r0, r3
 800cd5a:	3710      	adds	r7, #16
 800cd5c:	46bd      	mov	sp, r7
 800cd5e:	bd80      	pop	{r7, pc}

0800cd60 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800cd60:	b084      	sub	sp, #16
 800cd62:	b580      	push	{r7, lr}
 800cd64:	b086      	sub	sp, #24
 800cd66:	af00      	add	r7, sp, #0
 800cd68:	6078      	str	r0, [r7, #4]
 800cd6a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800cd6e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800cd72:	2300      	movs	r3, #0
 800cd74:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	613b      	str	r3, [r7, #16]
 800cd7e:	e009      	b.n	800cd94 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800cd80:	687a      	ldr	r2, [r7, #4]
 800cd82:	693b      	ldr	r3, [r7, #16]
 800cd84:	3340      	adds	r3, #64	@ 0x40
 800cd86:	009b      	lsls	r3, r3, #2
 800cd88:	4413      	add	r3, r2
 800cd8a:	2200      	movs	r2, #0
 800cd8c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800cd8e:	693b      	ldr	r3, [r7, #16]
 800cd90:	3301      	adds	r3, #1
 800cd92:	613b      	str	r3, [r7, #16]
 800cd94:	693b      	ldr	r3, [r7, #16]
 800cd96:	2b0e      	cmp	r3, #14
 800cd98:	d9f2      	bls.n	800cd80 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800cd9a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d11c      	bne.n	800cddc <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cda8:	685b      	ldr	r3, [r3, #4]
 800cdaa:	68fa      	ldr	r2, [r7, #12]
 800cdac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cdb0:	f043 0302 	orr.w	r3, r3, #2
 800cdb4:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdba:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdc6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdd2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	639a      	str	r2, [r3, #56]	@ 0x38
 800cdda:	e00b      	b.n	800cdf4 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cde0:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdec:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800cdfa:	461a      	mov	r2, r3
 800cdfc:	2300      	movs	r3, #0
 800cdfe:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ce00:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800ce04:	2b01      	cmp	r3, #1
 800ce06:	d10d      	bne.n	800ce24 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800ce08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d104      	bne.n	800ce1a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800ce10:	2100      	movs	r1, #0
 800ce12:	6878      	ldr	r0, [r7, #4]
 800ce14:	f000 f968 	bl	800d0e8 <USB_SetDevSpeed>
 800ce18:	e008      	b.n	800ce2c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800ce1a:	2101      	movs	r1, #1
 800ce1c:	6878      	ldr	r0, [r7, #4]
 800ce1e:	f000 f963 	bl	800d0e8 <USB_SetDevSpeed>
 800ce22:	e003      	b.n	800ce2c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800ce24:	2103      	movs	r1, #3
 800ce26:	6878      	ldr	r0, [r7, #4]
 800ce28:	f000 f95e 	bl	800d0e8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ce2c:	2110      	movs	r1, #16
 800ce2e:	6878      	ldr	r0, [r7, #4]
 800ce30:	f000 f8fa 	bl	800d028 <USB_FlushTxFifo>
 800ce34:	4603      	mov	r3, r0
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d001      	beq.n	800ce3e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800ce3a:	2301      	movs	r3, #1
 800ce3c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800ce3e:	6878      	ldr	r0, [r7, #4]
 800ce40:	f000 f924 	bl	800d08c <USB_FlushRxFifo>
 800ce44:	4603      	mov	r3, r0
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d001      	beq.n	800ce4e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800ce4a:	2301      	movs	r3, #1
 800ce4c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800ce4e:	68fb      	ldr	r3, [r7, #12]
 800ce50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ce54:	461a      	mov	r2, r3
 800ce56:	2300      	movs	r3, #0
 800ce58:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ce60:	461a      	mov	r2, r3
 800ce62:	2300      	movs	r3, #0
 800ce64:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ce6c:	461a      	mov	r2, r3
 800ce6e:	2300      	movs	r3, #0
 800ce70:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ce72:	2300      	movs	r3, #0
 800ce74:	613b      	str	r3, [r7, #16]
 800ce76:	e043      	b.n	800cf00 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ce78:	693b      	ldr	r3, [r7, #16]
 800ce7a:	015a      	lsls	r2, r3, #5
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	4413      	add	r3, r2
 800ce80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ce8a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ce8e:	d118      	bne.n	800cec2 <USB_DevInit+0x162>
    {
      if (i == 0U)
 800ce90:	693b      	ldr	r3, [r7, #16]
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d10a      	bne.n	800ceac <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800ce96:	693b      	ldr	r3, [r7, #16]
 800ce98:	015a      	lsls	r2, r3, #5
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	4413      	add	r3, r2
 800ce9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cea2:	461a      	mov	r2, r3
 800cea4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800cea8:	6013      	str	r3, [r2, #0]
 800ceaa:	e013      	b.n	800ced4 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800ceac:	693b      	ldr	r3, [r7, #16]
 800ceae:	015a      	lsls	r2, r3, #5
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	4413      	add	r3, r2
 800ceb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ceb8:	461a      	mov	r2, r3
 800ceba:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800cebe:	6013      	str	r3, [r2, #0]
 800cec0:	e008      	b.n	800ced4 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800cec2:	693b      	ldr	r3, [r7, #16]
 800cec4:	015a      	lsls	r2, r3, #5
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	4413      	add	r3, r2
 800ceca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cece:	461a      	mov	r2, r3
 800ced0:	2300      	movs	r3, #0
 800ced2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800ced4:	693b      	ldr	r3, [r7, #16]
 800ced6:	015a      	lsls	r2, r3, #5
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	4413      	add	r3, r2
 800cedc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cee0:	461a      	mov	r2, r3
 800cee2:	2300      	movs	r3, #0
 800cee4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800cee6:	693b      	ldr	r3, [r7, #16]
 800cee8:	015a      	lsls	r2, r3, #5
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	4413      	add	r3, r2
 800ceee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cef2:	461a      	mov	r2, r3
 800cef4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800cef8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800cefa:	693b      	ldr	r3, [r7, #16]
 800cefc:	3301      	adds	r3, #1
 800cefe:	613b      	str	r3, [r7, #16]
 800cf00:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800cf04:	461a      	mov	r2, r3
 800cf06:	693b      	ldr	r3, [r7, #16]
 800cf08:	4293      	cmp	r3, r2
 800cf0a:	d3b5      	bcc.n	800ce78 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800cf0c:	2300      	movs	r3, #0
 800cf0e:	613b      	str	r3, [r7, #16]
 800cf10:	e043      	b.n	800cf9a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800cf12:	693b      	ldr	r3, [r7, #16]
 800cf14:	015a      	lsls	r2, r3, #5
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	4413      	add	r3, r2
 800cf1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800cf24:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cf28:	d118      	bne.n	800cf5c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800cf2a:	693b      	ldr	r3, [r7, #16]
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d10a      	bne.n	800cf46 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800cf30:	693b      	ldr	r3, [r7, #16]
 800cf32:	015a      	lsls	r2, r3, #5
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	4413      	add	r3, r2
 800cf38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf3c:	461a      	mov	r2, r3
 800cf3e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800cf42:	6013      	str	r3, [r2, #0]
 800cf44:	e013      	b.n	800cf6e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800cf46:	693b      	ldr	r3, [r7, #16]
 800cf48:	015a      	lsls	r2, r3, #5
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	4413      	add	r3, r2
 800cf4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf52:	461a      	mov	r2, r3
 800cf54:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800cf58:	6013      	str	r3, [r2, #0]
 800cf5a:	e008      	b.n	800cf6e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800cf5c:	693b      	ldr	r3, [r7, #16]
 800cf5e:	015a      	lsls	r2, r3, #5
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	4413      	add	r3, r2
 800cf64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf68:	461a      	mov	r2, r3
 800cf6a:	2300      	movs	r3, #0
 800cf6c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800cf6e:	693b      	ldr	r3, [r7, #16]
 800cf70:	015a      	lsls	r2, r3, #5
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	4413      	add	r3, r2
 800cf76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf7a:	461a      	mov	r2, r3
 800cf7c:	2300      	movs	r3, #0
 800cf7e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800cf80:	693b      	ldr	r3, [r7, #16]
 800cf82:	015a      	lsls	r2, r3, #5
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	4413      	add	r3, r2
 800cf88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf8c:	461a      	mov	r2, r3
 800cf8e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800cf92:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800cf94:	693b      	ldr	r3, [r7, #16]
 800cf96:	3301      	adds	r3, #1
 800cf98:	613b      	str	r3, [r7, #16]
 800cf9a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800cf9e:	461a      	mov	r2, r3
 800cfa0:	693b      	ldr	r3, [r7, #16]
 800cfa2:	4293      	cmp	r3, r2
 800cfa4:	d3b5      	bcc.n	800cf12 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cfac:	691b      	ldr	r3, [r3, #16]
 800cfae:	68fa      	ldr	r2, [r7, #12]
 800cfb0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cfb4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cfb8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	2200      	movs	r2, #0
 800cfbe:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800cfc6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800cfc8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d105      	bne.n	800cfdc <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	699b      	ldr	r3, [r3, #24]
 800cfd4:	f043 0210 	orr.w	r2, r3, #16
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	699a      	ldr	r2, [r3, #24]
 800cfe0:	4b10      	ldr	r3, [pc, #64]	@ (800d024 <USB_DevInit+0x2c4>)
 800cfe2:	4313      	orrs	r3, r2
 800cfe4:	687a      	ldr	r2, [r7, #4]
 800cfe6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800cfe8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d005      	beq.n	800cffc <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	699b      	ldr	r3, [r3, #24]
 800cff4:	f043 0208 	orr.w	r2, r3, #8
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800cffc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800d000:	2b01      	cmp	r3, #1
 800d002:	d107      	bne.n	800d014 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	699b      	ldr	r3, [r3, #24]
 800d008:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d00c:	f043 0304 	orr.w	r3, r3, #4
 800d010:	687a      	ldr	r2, [r7, #4]
 800d012:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800d014:	7dfb      	ldrb	r3, [r7, #23]
}
 800d016:	4618      	mov	r0, r3
 800d018:	3718      	adds	r7, #24
 800d01a:	46bd      	mov	sp, r7
 800d01c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d020:	b004      	add	sp, #16
 800d022:	4770      	bx	lr
 800d024:	803c3800 	.word	0x803c3800

0800d028 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800d028:	b480      	push	{r7}
 800d02a:	b085      	sub	sp, #20
 800d02c:	af00      	add	r7, sp, #0
 800d02e:	6078      	str	r0, [r7, #4]
 800d030:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800d032:	2300      	movs	r3, #0
 800d034:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	3301      	adds	r3, #1
 800d03a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d042:	d901      	bls.n	800d048 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800d044:	2303      	movs	r3, #3
 800d046:	e01b      	b.n	800d080 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	691b      	ldr	r3, [r3, #16]
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	daf2      	bge.n	800d036 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800d050:	2300      	movs	r3, #0
 800d052:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800d054:	683b      	ldr	r3, [r7, #0]
 800d056:	019b      	lsls	r3, r3, #6
 800d058:	f043 0220 	orr.w	r2, r3, #32
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	3301      	adds	r3, #1
 800d064:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d066:	68fb      	ldr	r3, [r7, #12]
 800d068:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d06c:	d901      	bls.n	800d072 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800d06e:	2303      	movs	r3, #3
 800d070:	e006      	b.n	800d080 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	691b      	ldr	r3, [r3, #16]
 800d076:	f003 0320 	and.w	r3, r3, #32
 800d07a:	2b20      	cmp	r3, #32
 800d07c:	d0f0      	beq.n	800d060 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800d07e:	2300      	movs	r3, #0
}
 800d080:	4618      	mov	r0, r3
 800d082:	3714      	adds	r7, #20
 800d084:	46bd      	mov	sp, r7
 800d086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d08a:	4770      	bx	lr

0800d08c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800d08c:	b480      	push	{r7}
 800d08e:	b085      	sub	sp, #20
 800d090:	af00      	add	r7, sp, #0
 800d092:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d094:	2300      	movs	r3, #0
 800d096:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	3301      	adds	r3, #1
 800d09c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d0a4:	d901      	bls.n	800d0aa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800d0a6:	2303      	movs	r3, #3
 800d0a8:	e018      	b.n	800d0dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	691b      	ldr	r3, [r3, #16]
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	daf2      	bge.n	800d098 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800d0b2:	2300      	movs	r3, #0
 800d0b4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	2210      	movs	r2, #16
 800d0ba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d0bc:	68fb      	ldr	r3, [r7, #12]
 800d0be:	3301      	adds	r3, #1
 800d0c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d0c8:	d901      	bls.n	800d0ce <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800d0ca:	2303      	movs	r3, #3
 800d0cc:	e006      	b.n	800d0dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	691b      	ldr	r3, [r3, #16]
 800d0d2:	f003 0310 	and.w	r3, r3, #16
 800d0d6:	2b10      	cmp	r3, #16
 800d0d8:	d0f0      	beq.n	800d0bc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800d0da:	2300      	movs	r3, #0
}
 800d0dc:	4618      	mov	r0, r3
 800d0de:	3714      	adds	r7, #20
 800d0e0:	46bd      	mov	sp, r7
 800d0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e6:	4770      	bx	lr

0800d0e8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800d0e8:	b480      	push	{r7}
 800d0ea:	b085      	sub	sp, #20
 800d0ec:	af00      	add	r7, sp, #0
 800d0ee:	6078      	str	r0, [r7, #4]
 800d0f0:	460b      	mov	r3, r1
 800d0f2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d0fe:	681a      	ldr	r2, [r3, #0]
 800d100:	78fb      	ldrb	r3, [r7, #3]
 800d102:	68f9      	ldr	r1, [r7, #12]
 800d104:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d108:	4313      	orrs	r3, r2
 800d10a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800d10c:	2300      	movs	r3, #0
}
 800d10e:	4618      	mov	r0, r3
 800d110:	3714      	adds	r7, #20
 800d112:	46bd      	mov	sp, r7
 800d114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d118:	4770      	bx	lr

0800d11a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800d11a:	b480      	push	{r7}
 800d11c:	b087      	sub	sp, #28
 800d11e:	af00      	add	r7, sp, #0
 800d120:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800d126:	693b      	ldr	r3, [r7, #16]
 800d128:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d12c:	689b      	ldr	r3, [r3, #8]
 800d12e:	f003 0306 	and.w	r3, r3, #6
 800d132:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800d134:	68fb      	ldr	r3, [r7, #12]
 800d136:	2b00      	cmp	r3, #0
 800d138:	d102      	bne.n	800d140 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800d13a:	2300      	movs	r3, #0
 800d13c:	75fb      	strb	r3, [r7, #23]
 800d13e:	e00a      	b.n	800d156 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	2b02      	cmp	r3, #2
 800d144:	d002      	beq.n	800d14c <USB_GetDevSpeed+0x32>
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	2b06      	cmp	r3, #6
 800d14a:	d102      	bne.n	800d152 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800d14c:	2302      	movs	r3, #2
 800d14e:	75fb      	strb	r3, [r7, #23]
 800d150:	e001      	b.n	800d156 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800d152:	230f      	movs	r3, #15
 800d154:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800d156:	7dfb      	ldrb	r3, [r7, #23]
}
 800d158:	4618      	mov	r0, r3
 800d15a:	371c      	adds	r7, #28
 800d15c:	46bd      	mov	sp, r7
 800d15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d162:	4770      	bx	lr

0800d164 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800d164:	b480      	push	{r7}
 800d166:	b085      	sub	sp, #20
 800d168:	af00      	add	r7, sp, #0
 800d16a:	6078      	str	r0, [r7, #4]
 800d16c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d172:	683b      	ldr	r3, [r7, #0]
 800d174:	781b      	ldrb	r3, [r3, #0]
 800d176:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d178:	683b      	ldr	r3, [r7, #0]
 800d17a:	785b      	ldrb	r3, [r3, #1]
 800d17c:	2b01      	cmp	r3, #1
 800d17e:	d13a      	bne.n	800d1f6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800d180:	68fb      	ldr	r3, [r7, #12]
 800d182:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d186:	69da      	ldr	r2, [r3, #28]
 800d188:	683b      	ldr	r3, [r7, #0]
 800d18a:	781b      	ldrb	r3, [r3, #0]
 800d18c:	f003 030f 	and.w	r3, r3, #15
 800d190:	2101      	movs	r1, #1
 800d192:	fa01 f303 	lsl.w	r3, r1, r3
 800d196:	b29b      	uxth	r3, r3
 800d198:	68f9      	ldr	r1, [r7, #12]
 800d19a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d19e:	4313      	orrs	r3, r2
 800d1a0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800d1a2:	68bb      	ldr	r3, [r7, #8]
 800d1a4:	015a      	lsls	r2, r3, #5
 800d1a6:	68fb      	ldr	r3, [r7, #12]
 800d1a8:	4413      	add	r3, r2
 800d1aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d155      	bne.n	800d264 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800d1b8:	68bb      	ldr	r3, [r7, #8]
 800d1ba:	015a      	lsls	r2, r3, #5
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	4413      	add	r3, r2
 800d1c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d1c4:	681a      	ldr	r2, [r3, #0]
 800d1c6:	683b      	ldr	r3, [r7, #0]
 800d1c8:	689b      	ldr	r3, [r3, #8]
 800d1ca:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800d1ce:	683b      	ldr	r3, [r7, #0]
 800d1d0:	791b      	ldrb	r3, [r3, #4]
 800d1d2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800d1d4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800d1d6:	68bb      	ldr	r3, [r7, #8]
 800d1d8:	059b      	lsls	r3, r3, #22
 800d1da:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800d1dc:	4313      	orrs	r3, r2
 800d1de:	68ba      	ldr	r2, [r7, #8]
 800d1e0:	0151      	lsls	r1, r2, #5
 800d1e2:	68fa      	ldr	r2, [r7, #12]
 800d1e4:	440a      	add	r2, r1
 800d1e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d1ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d1ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d1f2:	6013      	str	r3, [r2, #0]
 800d1f4:	e036      	b.n	800d264 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d1fc:	69da      	ldr	r2, [r3, #28]
 800d1fe:	683b      	ldr	r3, [r7, #0]
 800d200:	781b      	ldrb	r3, [r3, #0]
 800d202:	f003 030f 	and.w	r3, r3, #15
 800d206:	2101      	movs	r1, #1
 800d208:	fa01 f303 	lsl.w	r3, r1, r3
 800d20c:	041b      	lsls	r3, r3, #16
 800d20e:	68f9      	ldr	r1, [r7, #12]
 800d210:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d214:	4313      	orrs	r3, r2
 800d216:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800d218:	68bb      	ldr	r3, [r7, #8]
 800d21a:	015a      	lsls	r2, r3, #5
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	4413      	add	r3, r2
 800d220:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d11a      	bne.n	800d264 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800d22e:	68bb      	ldr	r3, [r7, #8]
 800d230:	015a      	lsls	r2, r3, #5
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	4413      	add	r3, r2
 800d236:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d23a:	681a      	ldr	r2, [r3, #0]
 800d23c:	683b      	ldr	r3, [r7, #0]
 800d23e:	689b      	ldr	r3, [r3, #8]
 800d240:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800d244:	683b      	ldr	r3, [r7, #0]
 800d246:	791b      	ldrb	r3, [r3, #4]
 800d248:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800d24a:	430b      	orrs	r3, r1
 800d24c:	4313      	orrs	r3, r2
 800d24e:	68ba      	ldr	r2, [r7, #8]
 800d250:	0151      	lsls	r1, r2, #5
 800d252:	68fa      	ldr	r2, [r7, #12]
 800d254:	440a      	add	r2, r1
 800d256:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d25a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d25e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d262:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800d264:	2300      	movs	r3, #0
}
 800d266:	4618      	mov	r0, r3
 800d268:	3714      	adds	r7, #20
 800d26a:	46bd      	mov	sp, r7
 800d26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d270:	4770      	bx	lr
	...

0800d274 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800d274:	b480      	push	{r7}
 800d276:	b085      	sub	sp, #20
 800d278:	af00      	add	r7, sp, #0
 800d27a:	6078      	str	r0, [r7, #4]
 800d27c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d282:	683b      	ldr	r3, [r7, #0]
 800d284:	781b      	ldrb	r3, [r3, #0]
 800d286:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800d288:	683b      	ldr	r3, [r7, #0]
 800d28a:	785b      	ldrb	r3, [r3, #1]
 800d28c:	2b01      	cmp	r3, #1
 800d28e:	d161      	bne.n	800d354 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d290:	68bb      	ldr	r3, [r7, #8]
 800d292:	015a      	lsls	r2, r3, #5
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	4413      	add	r3, r2
 800d298:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d29c:	681b      	ldr	r3, [r3, #0]
 800d29e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d2a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d2a6:	d11f      	bne.n	800d2e8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800d2a8:	68bb      	ldr	r3, [r7, #8]
 800d2aa:	015a      	lsls	r2, r3, #5
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	4413      	add	r3, r2
 800d2b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d2b4:	681b      	ldr	r3, [r3, #0]
 800d2b6:	68ba      	ldr	r2, [r7, #8]
 800d2b8:	0151      	lsls	r1, r2, #5
 800d2ba:	68fa      	ldr	r2, [r7, #12]
 800d2bc:	440a      	add	r2, r1
 800d2be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d2c2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d2c6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800d2c8:	68bb      	ldr	r3, [r7, #8]
 800d2ca:	015a      	lsls	r2, r3, #5
 800d2cc:	68fb      	ldr	r3, [r7, #12]
 800d2ce:	4413      	add	r3, r2
 800d2d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	68ba      	ldr	r2, [r7, #8]
 800d2d8:	0151      	lsls	r1, r2, #5
 800d2da:	68fa      	ldr	r2, [r7, #12]
 800d2dc:	440a      	add	r2, r1
 800d2de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d2e2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d2e6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d2ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d2f0:	683b      	ldr	r3, [r7, #0]
 800d2f2:	781b      	ldrb	r3, [r3, #0]
 800d2f4:	f003 030f 	and.w	r3, r3, #15
 800d2f8:	2101      	movs	r1, #1
 800d2fa:	fa01 f303 	lsl.w	r3, r1, r3
 800d2fe:	b29b      	uxth	r3, r3
 800d300:	43db      	mvns	r3, r3
 800d302:	68f9      	ldr	r1, [r7, #12]
 800d304:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d308:	4013      	ands	r3, r2
 800d30a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d312:	69da      	ldr	r2, [r3, #28]
 800d314:	683b      	ldr	r3, [r7, #0]
 800d316:	781b      	ldrb	r3, [r3, #0]
 800d318:	f003 030f 	and.w	r3, r3, #15
 800d31c:	2101      	movs	r1, #1
 800d31e:	fa01 f303 	lsl.w	r3, r1, r3
 800d322:	b29b      	uxth	r3, r3
 800d324:	43db      	mvns	r3, r3
 800d326:	68f9      	ldr	r1, [r7, #12]
 800d328:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d32c:	4013      	ands	r3, r2
 800d32e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800d330:	68bb      	ldr	r3, [r7, #8]
 800d332:	015a      	lsls	r2, r3, #5
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	4413      	add	r3, r2
 800d338:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d33c:	681a      	ldr	r2, [r3, #0]
 800d33e:	68bb      	ldr	r3, [r7, #8]
 800d340:	0159      	lsls	r1, r3, #5
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	440b      	add	r3, r1
 800d346:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d34a:	4619      	mov	r1, r3
 800d34c:	4b35      	ldr	r3, [pc, #212]	@ (800d424 <USB_DeactivateEndpoint+0x1b0>)
 800d34e:	4013      	ands	r3, r2
 800d350:	600b      	str	r3, [r1, #0]
 800d352:	e060      	b.n	800d416 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d354:	68bb      	ldr	r3, [r7, #8]
 800d356:	015a      	lsls	r2, r3, #5
 800d358:	68fb      	ldr	r3, [r7, #12]
 800d35a:	4413      	add	r3, r2
 800d35c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d360:	681b      	ldr	r3, [r3, #0]
 800d362:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d366:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d36a:	d11f      	bne.n	800d3ac <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800d36c:	68bb      	ldr	r3, [r7, #8]
 800d36e:	015a      	lsls	r2, r3, #5
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	4413      	add	r3, r2
 800d374:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	68ba      	ldr	r2, [r7, #8]
 800d37c:	0151      	lsls	r1, r2, #5
 800d37e:	68fa      	ldr	r2, [r7, #12]
 800d380:	440a      	add	r2, r1
 800d382:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d386:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d38a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800d38c:	68bb      	ldr	r3, [r7, #8]
 800d38e:	015a      	lsls	r2, r3, #5
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	4413      	add	r3, r2
 800d394:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d398:	681b      	ldr	r3, [r3, #0]
 800d39a:	68ba      	ldr	r2, [r7, #8]
 800d39c:	0151      	lsls	r1, r2, #5
 800d39e:	68fa      	ldr	r2, [r7, #12]
 800d3a0:	440a      	add	r2, r1
 800d3a2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d3a6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d3aa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800d3ac:	68fb      	ldr	r3, [r7, #12]
 800d3ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d3b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d3b4:	683b      	ldr	r3, [r7, #0]
 800d3b6:	781b      	ldrb	r3, [r3, #0]
 800d3b8:	f003 030f 	and.w	r3, r3, #15
 800d3bc:	2101      	movs	r1, #1
 800d3be:	fa01 f303 	lsl.w	r3, r1, r3
 800d3c2:	041b      	lsls	r3, r3, #16
 800d3c4:	43db      	mvns	r3, r3
 800d3c6:	68f9      	ldr	r1, [r7, #12]
 800d3c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d3cc:	4013      	ands	r3, r2
 800d3ce:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800d3d0:	68fb      	ldr	r3, [r7, #12]
 800d3d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d3d6:	69da      	ldr	r2, [r3, #28]
 800d3d8:	683b      	ldr	r3, [r7, #0]
 800d3da:	781b      	ldrb	r3, [r3, #0]
 800d3dc:	f003 030f 	and.w	r3, r3, #15
 800d3e0:	2101      	movs	r1, #1
 800d3e2:	fa01 f303 	lsl.w	r3, r1, r3
 800d3e6:	041b      	lsls	r3, r3, #16
 800d3e8:	43db      	mvns	r3, r3
 800d3ea:	68f9      	ldr	r1, [r7, #12]
 800d3ec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d3f0:	4013      	ands	r3, r2
 800d3f2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800d3f4:	68bb      	ldr	r3, [r7, #8]
 800d3f6:	015a      	lsls	r2, r3, #5
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	4413      	add	r3, r2
 800d3fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d400:	681a      	ldr	r2, [r3, #0]
 800d402:	68bb      	ldr	r3, [r7, #8]
 800d404:	0159      	lsls	r1, r3, #5
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	440b      	add	r3, r1
 800d40a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d40e:	4619      	mov	r1, r3
 800d410:	4b05      	ldr	r3, [pc, #20]	@ (800d428 <USB_DeactivateEndpoint+0x1b4>)
 800d412:	4013      	ands	r3, r2
 800d414:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800d416:	2300      	movs	r3, #0
}
 800d418:	4618      	mov	r0, r3
 800d41a:	3714      	adds	r7, #20
 800d41c:	46bd      	mov	sp, r7
 800d41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d422:	4770      	bx	lr
 800d424:	ec337800 	.word	0xec337800
 800d428:	eff37800 	.word	0xeff37800

0800d42c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800d42c:	b580      	push	{r7, lr}
 800d42e:	b08a      	sub	sp, #40	@ 0x28
 800d430:	af02      	add	r7, sp, #8
 800d432:	60f8      	str	r0, [r7, #12]
 800d434:	60b9      	str	r1, [r7, #8]
 800d436:	4613      	mov	r3, r2
 800d438:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800d43e:	68bb      	ldr	r3, [r7, #8]
 800d440:	781b      	ldrb	r3, [r3, #0]
 800d442:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d444:	68bb      	ldr	r3, [r7, #8]
 800d446:	785b      	ldrb	r3, [r3, #1]
 800d448:	2b01      	cmp	r3, #1
 800d44a:	f040 817f 	bne.w	800d74c <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800d44e:	68bb      	ldr	r3, [r7, #8]
 800d450:	691b      	ldr	r3, [r3, #16]
 800d452:	2b00      	cmp	r3, #0
 800d454:	d132      	bne.n	800d4bc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d456:	69bb      	ldr	r3, [r7, #24]
 800d458:	015a      	lsls	r2, r3, #5
 800d45a:	69fb      	ldr	r3, [r7, #28]
 800d45c:	4413      	add	r3, r2
 800d45e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d462:	691b      	ldr	r3, [r3, #16]
 800d464:	69ba      	ldr	r2, [r7, #24]
 800d466:	0151      	lsls	r1, r2, #5
 800d468:	69fa      	ldr	r2, [r7, #28]
 800d46a:	440a      	add	r2, r1
 800d46c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d470:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800d474:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800d478:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d47a:	69bb      	ldr	r3, [r7, #24]
 800d47c:	015a      	lsls	r2, r3, #5
 800d47e:	69fb      	ldr	r3, [r7, #28]
 800d480:	4413      	add	r3, r2
 800d482:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d486:	691b      	ldr	r3, [r3, #16]
 800d488:	69ba      	ldr	r2, [r7, #24]
 800d48a:	0151      	lsls	r1, r2, #5
 800d48c:	69fa      	ldr	r2, [r7, #28]
 800d48e:	440a      	add	r2, r1
 800d490:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d494:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d498:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d49a:	69bb      	ldr	r3, [r7, #24]
 800d49c:	015a      	lsls	r2, r3, #5
 800d49e:	69fb      	ldr	r3, [r7, #28]
 800d4a0:	4413      	add	r3, r2
 800d4a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d4a6:	691b      	ldr	r3, [r3, #16]
 800d4a8:	69ba      	ldr	r2, [r7, #24]
 800d4aa:	0151      	lsls	r1, r2, #5
 800d4ac:	69fa      	ldr	r2, [r7, #28]
 800d4ae:	440a      	add	r2, r1
 800d4b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d4b4:	0cdb      	lsrs	r3, r3, #19
 800d4b6:	04db      	lsls	r3, r3, #19
 800d4b8:	6113      	str	r3, [r2, #16]
 800d4ba:	e097      	b.n	800d5ec <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d4bc:	69bb      	ldr	r3, [r7, #24]
 800d4be:	015a      	lsls	r2, r3, #5
 800d4c0:	69fb      	ldr	r3, [r7, #28]
 800d4c2:	4413      	add	r3, r2
 800d4c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d4c8:	691b      	ldr	r3, [r3, #16]
 800d4ca:	69ba      	ldr	r2, [r7, #24]
 800d4cc:	0151      	lsls	r1, r2, #5
 800d4ce:	69fa      	ldr	r2, [r7, #28]
 800d4d0:	440a      	add	r2, r1
 800d4d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d4d6:	0cdb      	lsrs	r3, r3, #19
 800d4d8:	04db      	lsls	r3, r3, #19
 800d4da:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d4dc:	69bb      	ldr	r3, [r7, #24]
 800d4de:	015a      	lsls	r2, r3, #5
 800d4e0:	69fb      	ldr	r3, [r7, #28]
 800d4e2:	4413      	add	r3, r2
 800d4e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d4e8:	691b      	ldr	r3, [r3, #16]
 800d4ea:	69ba      	ldr	r2, [r7, #24]
 800d4ec:	0151      	lsls	r1, r2, #5
 800d4ee:	69fa      	ldr	r2, [r7, #28]
 800d4f0:	440a      	add	r2, r1
 800d4f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d4f6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800d4fa:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800d4fe:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800d500:	69bb      	ldr	r3, [r7, #24]
 800d502:	2b00      	cmp	r3, #0
 800d504:	d11a      	bne.n	800d53c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800d506:	68bb      	ldr	r3, [r7, #8]
 800d508:	691a      	ldr	r2, [r3, #16]
 800d50a:	68bb      	ldr	r3, [r7, #8]
 800d50c:	689b      	ldr	r3, [r3, #8]
 800d50e:	429a      	cmp	r2, r3
 800d510:	d903      	bls.n	800d51a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800d512:	68bb      	ldr	r3, [r7, #8]
 800d514:	689a      	ldr	r2, [r3, #8]
 800d516:	68bb      	ldr	r3, [r7, #8]
 800d518:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d51a:	69bb      	ldr	r3, [r7, #24]
 800d51c:	015a      	lsls	r2, r3, #5
 800d51e:	69fb      	ldr	r3, [r7, #28]
 800d520:	4413      	add	r3, r2
 800d522:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d526:	691b      	ldr	r3, [r3, #16]
 800d528:	69ba      	ldr	r2, [r7, #24]
 800d52a:	0151      	lsls	r1, r2, #5
 800d52c:	69fa      	ldr	r2, [r7, #28]
 800d52e:	440a      	add	r2, r1
 800d530:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d534:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d538:	6113      	str	r3, [r2, #16]
 800d53a:	e044      	b.n	800d5c6 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d53c:	68bb      	ldr	r3, [r7, #8]
 800d53e:	691a      	ldr	r2, [r3, #16]
 800d540:	68bb      	ldr	r3, [r7, #8]
 800d542:	689b      	ldr	r3, [r3, #8]
 800d544:	4413      	add	r3, r2
 800d546:	1e5a      	subs	r2, r3, #1
 800d548:	68bb      	ldr	r3, [r7, #8]
 800d54a:	689b      	ldr	r3, [r3, #8]
 800d54c:	fbb2 f3f3 	udiv	r3, r2, r3
 800d550:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 800d552:	69bb      	ldr	r3, [r7, #24]
 800d554:	015a      	lsls	r2, r3, #5
 800d556:	69fb      	ldr	r3, [r7, #28]
 800d558:	4413      	add	r3, r2
 800d55a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d55e:	691a      	ldr	r2, [r3, #16]
 800d560:	8afb      	ldrh	r3, [r7, #22]
 800d562:	04d9      	lsls	r1, r3, #19
 800d564:	4ba4      	ldr	r3, [pc, #656]	@ (800d7f8 <USB_EPStartXfer+0x3cc>)
 800d566:	400b      	ands	r3, r1
 800d568:	69b9      	ldr	r1, [r7, #24]
 800d56a:	0148      	lsls	r0, r1, #5
 800d56c:	69f9      	ldr	r1, [r7, #28]
 800d56e:	4401      	add	r1, r0
 800d570:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800d574:	4313      	orrs	r3, r2
 800d576:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800d578:	68bb      	ldr	r3, [r7, #8]
 800d57a:	791b      	ldrb	r3, [r3, #4]
 800d57c:	2b01      	cmp	r3, #1
 800d57e:	d122      	bne.n	800d5c6 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800d580:	69bb      	ldr	r3, [r7, #24]
 800d582:	015a      	lsls	r2, r3, #5
 800d584:	69fb      	ldr	r3, [r7, #28]
 800d586:	4413      	add	r3, r2
 800d588:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d58c:	691b      	ldr	r3, [r3, #16]
 800d58e:	69ba      	ldr	r2, [r7, #24]
 800d590:	0151      	lsls	r1, r2, #5
 800d592:	69fa      	ldr	r2, [r7, #28]
 800d594:	440a      	add	r2, r1
 800d596:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d59a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800d59e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 800d5a0:	69bb      	ldr	r3, [r7, #24]
 800d5a2:	015a      	lsls	r2, r3, #5
 800d5a4:	69fb      	ldr	r3, [r7, #28]
 800d5a6:	4413      	add	r3, r2
 800d5a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d5ac:	691a      	ldr	r2, [r3, #16]
 800d5ae:	8afb      	ldrh	r3, [r7, #22]
 800d5b0:	075b      	lsls	r3, r3, #29
 800d5b2:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800d5b6:	69b9      	ldr	r1, [r7, #24]
 800d5b8:	0148      	lsls	r0, r1, #5
 800d5ba:	69f9      	ldr	r1, [r7, #28]
 800d5bc:	4401      	add	r1, r0
 800d5be:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800d5c2:	4313      	orrs	r3, r2
 800d5c4:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800d5c6:	69bb      	ldr	r3, [r7, #24]
 800d5c8:	015a      	lsls	r2, r3, #5
 800d5ca:	69fb      	ldr	r3, [r7, #28]
 800d5cc:	4413      	add	r3, r2
 800d5ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d5d2:	691a      	ldr	r2, [r3, #16]
 800d5d4:	68bb      	ldr	r3, [r7, #8]
 800d5d6:	691b      	ldr	r3, [r3, #16]
 800d5d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d5dc:	69b9      	ldr	r1, [r7, #24]
 800d5de:	0148      	lsls	r0, r1, #5
 800d5e0:	69f9      	ldr	r1, [r7, #28]
 800d5e2:	4401      	add	r1, r0
 800d5e4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800d5e8:	4313      	orrs	r3, r2
 800d5ea:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800d5ec:	79fb      	ldrb	r3, [r7, #7]
 800d5ee:	2b01      	cmp	r3, #1
 800d5f0:	d14b      	bne.n	800d68a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800d5f2:	68bb      	ldr	r3, [r7, #8]
 800d5f4:	69db      	ldr	r3, [r3, #28]
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d009      	beq.n	800d60e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800d5fa:	69bb      	ldr	r3, [r7, #24]
 800d5fc:	015a      	lsls	r2, r3, #5
 800d5fe:	69fb      	ldr	r3, [r7, #28]
 800d600:	4413      	add	r3, r2
 800d602:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d606:	461a      	mov	r2, r3
 800d608:	68bb      	ldr	r3, [r7, #8]
 800d60a:	69db      	ldr	r3, [r3, #28]
 800d60c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800d60e:	68bb      	ldr	r3, [r7, #8]
 800d610:	791b      	ldrb	r3, [r3, #4]
 800d612:	2b01      	cmp	r3, #1
 800d614:	d128      	bne.n	800d668 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d616:	69fb      	ldr	r3, [r7, #28]
 800d618:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d61c:	689b      	ldr	r3, [r3, #8]
 800d61e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d622:	2b00      	cmp	r3, #0
 800d624:	d110      	bne.n	800d648 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800d626:	69bb      	ldr	r3, [r7, #24]
 800d628:	015a      	lsls	r2, r3, #5
 800d62a:	69fb      	ldr	r3, [r7, #28]
 800d62c:	4413      	add	r3, r2
 800d62e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	69ba      	ldr	r2, [r7, #24]
 800d636:	0151      	lsls	r1, r2, #5
 800d638:	69fa      	ldr	r2, [r7, #28]
 800d63a:	440a      	add	r2, r1
 800d63c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d640:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800d644:	6013      	str	r3, [r2, #0]
 800d646:	e00f      	b.n	800d668 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d648:	69bb      	ldr	r3, [r7, #24]
 800d64a:	015a      	lsls	r2, r3, #5
 800d64c:	69fb      	ldr	r3, [r7, #28]
 800d64e:	4413      	add	r3, r2
 800d650:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	69ba      	ldr	r2, [r7, #24]
 800d658:	0151      	lsls	r1, r2, #5
 800d65a:	69fa      	ldr	r2, [r7, #28]
 800d65c:	440a      	add	r2, r1
 800d65e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d662:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d666:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d668:	69bb      	ldr	r3, [r7, #24]
 800d66a:	015a      	lsls	r2, r3, #5
 800d66c:	69fb      	ldr	r3, [r7, #28]
 800d66e:	4413      	add	r3, r2
 800d670:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	69ba      	ldr	r2, [r7, #24]
 800d678:	0151      	lsls	r1, r2, #5
 800d67a:	69fa      	ldr	r2, [r7, #28]
 800d67c:	440a      	add	r2, r1
 800d67e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d682:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800d686:	6013      	str	r3, [r2, #0]
 800d688:	e166      	b.n	800d958 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d68a:	69bb      	ldr	r3, [r7, #24]
 800d68c:	015a      	lsls	r2, r3, #5
 800d68e:	69fb      	ldr	r3, [r7, #28]
 800d690:	4413      	add	r3, r2
 800d692:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d696:	681b      	ldr	r3, [r3, #0]
 800d698:	69ba      	ldr	r2, [r7, #24]
 800d69a:	0151      	lsls	r1, r2, #5
 800d69c:	69fa      	ldr	r2, [r7, #28]
 800d69e:	440a      	add	r2, r1
 800d6a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d6a4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800d6a8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800d6aa:	68bb      	ldr	r3, [r7, #8]
 800d6ac:	791b      	ldrb	r3, [r3, #4]
 800d6ae:	2b01      	cmp	r3, #1
 800d6b0:	d015      	beq.n	800d6de <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800d6b2:	68bb      	ldr	r3, [r7, #8]
 800d6b4:	691b      	ldr	r3, [r3, #16]
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	f000 814e 	beq.w	800d958 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800d6bc:	69fb      	ldr	r3, [r7, #28]
 800d6be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d6c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d6c4:	68bb      	ldr	r3, [r7, #8]
 800d6c6:	781b      	ldrb	r3, [r3, #0]
 800d6c8:	f003 030f 	and.w	r3, r3, #15
 800d6cc:	2101      	movs	r1, #1
 800d6ce:	fa01 f303 	lsl.w	r3, r1, r3
 800d6d2:	69f9      	ldr	r1, [r7, #28]
 800d6d4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d6d8:	4313      	orrs	r3, r2
 800d6da:	634b      	str	r3, [r1, #52]	@ 0x34
 800d6dc:	e13c      	b.n	800d958 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d6de:	69fb      	ldr	r3, [r7, #28]
 800d6e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d6e4:	689b      	ldr	r3, [r3, #8]
 800d6e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d110      	bne.n	800d710 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800d6ee:	69bb      	ldr	r3, [r7, #24]
 800d6f0:	015a      	lsls	r2, r3, #5
 800d6f2:	69fb      	ldr	r3, [r7, #28]
 800d6f4:	4413      	add	r3, r2
 800d6f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d6fa:	681b      	ldr	r3, [r3, #0]
 800d6fc:	69ba      	ldr	r2, [r7, #24]
 800d6fe:	0151      	lsls	r1, r2, #5
 800d700:	69fa      	ldr	r2, [r7, #28]
 800d702:	440a      	add	r2, r1
 800d704:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d708:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800d70c:	6013      	str	r3, [r2, #0]
 800d70e:	e00f      	b.n	800d730 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d710:	69bb      	ldr	r3, [r7, #24]
 800d712:	015a      	lsls	r2, r3, #5
 800d714:	69fb      	ldr	r3, [r7, #28]
 800d716:	4413      	add	r3, r2
 800d718:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	69ba      	ldr	r2, [r7, #24]
 800d720:	0151      	lsls	r1, r2, #5
 800d722:	69fa      	ldr	r2, [r7, #28]
 800d724:	440a      	add	r2, r1
 800d726:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d72a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d72e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800d730:	68bb      	ldr	r3, [r7, #8]
 800d732:	68d9      	ldr	r1, [r3, #12]
 800d734:	68bb      	ldr	r3, [r7, #8]
 800d736:	781a      	ldrb	r2, [r3, #0]
 800d738:	68bb      	ldr	r3, [r7, #8]
 800d73a:	691b      	ldr	r3, [r3, #16]
 800d73c:	b298      	uxth	r0, r3
 800d73e:	79fb      	ldrb	r3, [r7, #7]
 800d740:	9300      	str	r3, [sp, #0]
 800d742:	4603      	mov	r3, r0
 800d744:	68f8      	ldr	r0, [r7, #12]
 800d746:	f000 f9b9 	bl	800dabc <USB_WritePacket>
 800d74a:	e105      	b.n	800d958 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800d74c:	69bb      	ldr	r3, [r7, #24]
 800d74e:	015a      	lsls	r2, r3, #5
 800d750:	69fb      	ldr	r3, [r7, #28]
 800d752:	4413      	add	r3, r2
 800d754:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d758:	691b      	ldr	r3, [r3, #16]
 800d75a:	69ba      	ldr	r2, [r7, #24]
 800d75c:	0151      	lsls	r1, r2, #5
 800d75e:	69fa      	ldr	r2, [r7, #28]
 800d760:	440a      	add	r2, r1
 800d762:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d766:	0cdb      	lsrs	r3, r3, #19
 800d768:	04db      	lsls	r3, r3, #19
 800d76a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800d76c:	69bb      	ldr	r3, [r7, #24]
 800d76e:	015a      	lsls	r2, r3, #5
 800d770:	69fb      	ldr	r3, [r7, #28]
 800d772:	4413      	add	r3, r2
 800d774:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d778:	691b      	ldr	r3, [r3, #16]
 800d77a:	69ba      	ldr	r2, [r7, #24]
 800d77c:	0151      	lsls	r1, r2, #5
 800d77e:	69fa      	ldr	r2, [r7, #28]
 800d780:	440a      	add	r2, r1
 800d782:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d786:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800d78a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800d78e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800d790:	69bb      	ldr	r3, [r7, #24]
 800d792:	2b00      	cmp	r3, #0
 800d794:	d132      	bne.n	800d7fc <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800d796:	68bb      	ldr	r3, [r7, #8]
 800d798:	691b      	ldr	r3, [r3, #16]
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d003      	beq.n	800d7a6 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800d79e:	68bb      	ldr	r3, [r7, #8]
 800d7a0:	689a      	ldr	r2, [r3, #8]
 800d7a2:	68bb      	ldr	r3, [r7, #8]
 800d7a4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800d7a6:	68bb      	ldr	r3, [r7, #8]
 800d7a8:	689a      	ldr	r2, [r3, #8]
 800d7aa:	68bb      	ldr	r3, [r7, #8]
 800d7ac:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800d7ae:	69bb      	ldr	r3, [r7, #24]
 800d7b0:	015a      	lsls	r2, r3, #5
 800d7b2:	69fb      	ldr	r3, [r7, #28]
 800d7b4:	4413      	add	r3, r2
 800d7b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d7ba:	691a      	ldr	r2, [r3, #16]
 800d7bc:	68bb      	ldr	r3, [r7, #8]
 800d7be:	6a1b      	ldr	r3, [r3, #32]
 800d7c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d7c4:	69b9      	ldr	r1, [r7, #24]
 800d7c6:	0148      	lsls	r0, r1, #5
 800d7c8:	69f9      	ldr	r1, [r7, #28]
 800d7ca:	4401      	add	r1, r0
 800d7cc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d7d0:	4313      	orrs	r3, r2
 800d7d2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d7d4:	69bb      	ldr	r3, [r7, #24]
 800d7d6:	015a      	lsls	r2, r3, #5
 800d7d8:	69fb      	ldr	r3, [r7, #28]
 800d7da:	4413      	add	r3, r2
 800d7dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d7e0:	691b      	ldr	r3, [r3, #16]
 800d7e2:	69ba      	ldr	r2, [r7, #24]
 800d7e4:	0151      	lsls	r1, r2, #5
 800d7e6:	69fa      	ldr	r2, [r7, #28]
 800d7e8:	440a      	add	r2, r1
 800d7ea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d7ee:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d7f2:	6113      	str	r3, [r2, #16]
 800d7f4:	e062      	b.n	800d8bc <USB_EPStartXfer+0x490>
 800d7f6:	bf00      	nop
 800d7f8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800d7fc:	68bb      	ldr	r3, [r7, #8]
 800d7fe:	691b      	ldr	r3, [r3, #16]
 800d800:	2b00      	cmp	r3, #0
 800d802:	d123      	bne.n	800d84c <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800d804:	69bb      	ldr	r3, [r7, #24]
 800d806:	015a      	lsls	r2, r3, #5
 800d808:	69fb      	ldr	r3, [r7, #28]
 800d80a:	4413      	add	r3, r2
 800d80c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d810:	691a      	ldr	r2, [r3, #16]
 800d812:	68bb      	ldr	r3, [r7, #8]
 800d814:	689b      	ldr	r3, [r3, #8]
 800d816:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d81a:	69b9      	ldr	r1, [r7, #24]
 800d81c:	0148      	lsls	r0, r1, #5
 800d81e:	69f9      	ldr	r1, [r7, #28]
 800d820:	4401      	add	r1, r0
 800d822:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d826:	4313      	orrs	r3, r2
 800d828:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d82a:	69bb      	ldr	r3, [r7, #24]
 800d82c:	015a      	lsls	r2, r3, #5
 800d82e:	69fb      	ldr	r3, [r7, #28]
 800d830:	4413      	add	r3, r2
 800d832:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d836:	691b      	ldr	r3, [r3, #16]
 800d838:	69ba      	ldr	r2, [r7, #24]
 800d83a:	0151      	lsls	r1, r2, #5
 800d83c:	69fa      	ldr	r2, [r7, #28]
 800d83e:	440a      	add	r2, r1
 800d840:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d844:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d848:	6113      	str	r3, [r2, #16]
 800d84a:	e037      	b.n	800d8bc <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d84c:	68bb      	ldr	r3, [r7, #8]
 800d84e:	691a      	ldr	r2, [r3, #16]
 800d850:	68bb      	ldr	r3, [r7, #8]
 800d852:	689b      	ldr	r3, [r3, #8]
 800d854:	4413      	add	r3, r2
 800d856:	1e5a      	subs	r2, r3, #1
 800d858:	68bb      	ldr	r3, [r7, #8]
 800d85a:	689b      	ldr	r3, [r3, #8]
 800d85c:	fbb2 f3f3 	udiv	r3, r2, r3
 800d860:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800d862:	68bb      	ldr	r3, [r7, #8]
 800d864:	689b      	ldr	r3, [r3, #8]
 800d866:	8afa      	ldrh	r2, [r7, #22]
 800d868:	fb03 f202 	mul.w	r2, r3, r2
 800d86c:	68bb      	ldr	r3, [r7, #8]
 800d86e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800d870:	69bb      	ldr	r3, [r7, #24]
 800d872:	015a      	lsls	r2, r3, #5
 800d874:	69fb      	ldr	r3, [r7, #28]
 800d876:	4413      	add	r3, r2
 800d878:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d87c:	691a      	ldr	r2, [r3, #16]
 800d87e:	8afb      	ldrh	r3, [r7, #22]
 800d880:	04d9      	lsls	r1, r3, #19
 800d882:	4b38      	ldr	r3, [pc, #224]	@ (800d964 <USB_EPStartXfer+0x538>)
 800d884:	400b      	ands	r3, r1
 800d886:	69b9      	ldr	r1, [r7, #24]
 800d888:	0148      	lsls	r0, r1, #5
 800d88a:	69f9      	ldr	r1, [r7, #28]
 800d88c:	4401      	add	r1, r0
 800d88e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d892:	4313      	orrs	r3, r2
 800d894:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800d896:	69bb      	ldr	r3, [r7, #24]
 800d898:	015a      	lsls	r2, r3, #5
 800d89a:	69fb      	ldr	r3, [r7, #28]
 800d89c:	4413      	add	r3, r2
 800d89e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d8a2:	691a      	ldr	r2, [r3, #16]
 800d8a4:	68bb      	ldr	r3, [r7, #8]
 800d8a6:	6a1b      	ldr	r3, [r3, #32]
 800d8a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d8ac:	69b9      	ldr	r1, [r7, #24]
 800d8ae:	0148      	lsls	r0, r1, #5
 800d8b0:	69f9      	ldr	r1, [r7, #28]
 800d8b2:	4401      	add	r1, r0
 800d8b4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d8b8:	4313      	orrs	r3, r2
 800d8ba:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800d8bc:	79fb      	ldrb	r3, [r7, #7]
 800d8be:	2b01      	cmp	r3, #1
 800d8c0:	d10d      	bne.n	800d8de <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800d8c2:	68bb      	ldr	r3, [r7, #8]
 800d8c4:	68db      	ldr	r3, [r3, #12]
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d009      	beq.n	800d8de <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800d8ca:	68bb      	ldr	r3, [r7, #8]
 800d8cc:	68d9      	ldr	r1, [r3, #12]
 800d8ce:	69bb      	ldr	r3, [r7, #24]
 800d8d0:	015a      	lsls	r2, r3, #5
 800d8d2:	69fb      	ldr	r3, [r7, #28]
 800d8d4:	4413      	add	r3, r2
 800d8d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d8da:	460a      	mov	r2, r1
 800d8dc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800d8de:	68bb      	ldr	r3, [r7, #8]
 800d8e0:	791b      	ldrb	r3, [r3, #4]
 800d8e2:	2b01      	cmp	r3, #1
 800d8e4:	d128      	bne.n	800d938 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d8e6:	69fb      	ldr	r3, [r7, #28]
 800d8e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d8ec:	689b      	ldr	r3, [r3, #8]
 800d8ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	d110      	bne.n	800d918 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800d8f6:	69bb      	ldr	r3, [r7, #24]
 800d8f8:	015a      	lsls	r2, r3, #5
 800d8fa:	69fb      	ldr	r3, [r7, #28]
 800d8fc:	4413      	add	r3, r2
 800d8fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d902:	681b      	ldr	r3, [r3, #0]
 800d904:	69ba      	ldr	r2, [r7, #24]
 800d906:	0151      	lsls	r1, r2, #5
 800d908:	69fa      	ldr	r2, [r7, #28]
 800d90a:	440a      	add	r2, r1
 800d90c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d910:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800d914:	6013      	str	r3, [r2, #0]
 800d916:	e00f      	b.n	800d938 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800d918:	69bb      	ldr	r3, [r7, #24]
 800d91a:	015a      	lsls	r2, r3, #5
 800d91c:	69fb      	ldr	r3, [r7, #28]
 800d91e:	4413      	add	r3, r2
 800d920:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d924:	681b      	ldr	r3, [r3, #0]
 800d926:	69ba      	ldr	r2, [r7, #24]
 800d928:	0151      	lsls	r1, r2, #5
 800d92a:	69fa      	ldr	r2, [r7, #28]
 800d92c:	440a      	add	r2, r1
 800d92e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d932:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d936:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800d938:	69bb      	ldr	r3, [r7, #24]
 800d93a:	015a      	lsls	r2, r3, #5
 800d93c:	69fb      	ldr	r3, [r7, #28]
 800d93e:	4413      	add	r3, r2
 800d940:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	69ba      	ldr	r2, [r7, #24]
 800d948:	0151      	lsls	r1, r2, #5
 800d94a:	69fa      	ldr	r2, [r7, #28]
 800d94c:	440a      	add	r2, r1
 800d94e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d952:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800d956:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d958:	2300      	movs	r3, #0
}
 800d95a:	4618      	mov	r0, r3
 800d95c:	3720      	adds	r7, #32
 800d95e:	46bd      	mov	sp, r7
 800d960:	bd80      	pop	{r7, pc}
 800d962:	bf00      	nop
 800d964:	1ff80000 	.word	0x1ff80000

0800d968 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d968:	b480      	push	{r7}
 800d96a:	b087      	sub	sp, #28
 800d96c:	af00      	add	r7, sp, #0
 800d96e:	6078      	str	r0, [r7, #4]
 800d970:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800d972:	2300      	movs	r3, #0
 800d974:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800d976:	2300      	movs	r3, #0
 800d978:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d97e:	683b      	ldr	r3, [r7, #0]
 800d980:	785b      	ldrb	r3, [r3, #1]
 800d982:	2b01      	cmp	r3, #1
 800d984:	d14a      	bne.n	800da1c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d986:	683b      	ldr	r3, [r7, #0]
 800d988:	781b      	ldrb	r3, [r3, #0]
 800d98a:	015a      	lsls	r2, r3, #5
 800d98c:	693b      	ldr	r3, [r7, #16]
 800d98e:	4413      	add	r3, r2
 800d990:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d99a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d99e:	f040 8086 	bne.w	800daae <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800d9a2:	683b      	ldr	r3, [r7, #0]
 800d9a4:	781b      	ldrb	r3, [r3, #0]
 800d9a6:	015a      	lsls	r2, r3, #5
 800d9a8:	693b      	ldr	r3, [r7, #16]
 800d9aa:	4413      	add	r3, r2
 800d9ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d9b0:	681b      	ldr	r3, [r3, #0]
 800d9b2:	683a      	ldr	r2, [r7, #0]
 800d9b4:	7812      	ldrb	r2, [r2, #0]
 800d9b6:	0151      	lsls	r1, r2, #5
 800d9b8:	693a      	ldr	r2, [r7, #16]
 800d9ba:	440a      	add	r2, r1
 800d9bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d9c0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d9c4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800d9c6:	683b      	ldr	r3, [r7, #0]
 800d9c8:	781b      	ldrb	r3, [r3, #0]
 800d9ca:	015a      	lsls	r2, r3, #5
 800d9cc:	693b      	ldr	r3, [r7, #16]
 800d9ce:	4413      	add	r3, r2
 800d9d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d9d4:	681b      	ldr	r3, [r3, #0]
 800d9d6:	683a      	ldr	r2, [r7, #0]
 800d9d8:	7812      	ldrb	r2, [r2, #0]
 800d9da:	0151      	lsls	r1, r2, #5
 800d9dc:	693a      	ldr	r2, [r7, #16]
 800d9de:	440a      	add	r2, r1
 800d9e0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d9e4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d9e8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800d9ea:	68fb      	ldr	r3, [r7, #12]
 800d9ec:	3301      	adds	r3, #1
 800d9ee:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800d9f0:	68fb      	ldr	r3, [r7, #12]
 800d9f2:	f242 7210 	movw	r2, #10000	@ 0x2710
 800d9f6:	4293      	cmp	r3, r2
 800d9f8:	d902      	bls.n	800da00 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800d9fa:	2301      	movs	r3, #1
 800d9fc:	75fb      	strb	r3, [r7, #23]
          break;
 800d9fe:	e056      	b.n	800daae <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800da00:	683b      	ldr	r3, [r7, #0]
 800da02:	781b      	ldrb	r3, [r3, #0]
 800da04:	015a      	lsls	r2, r3, #5
 800da06:	693b      	ldr	r3, [r7, #16]
 800da08:	4413      	add	r3, r2
 800da0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800da14:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800da18:	d0e7      	beq.n	800d9ea <USB_EPStopXfer+0x82>
 800da1a:	e048      	b.n	800daae <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800da1c:	683b      	ldr	r3, [r7, #0]
 800da1e:	781b      	ldrb	r3, [r3, #0]
 800da20:	015a      	lsls	r2, r3, #5
 800da22:	693b      	ldr	r3, [r7, #16]
 800da24:	4413      	add	r3, r2
 800da26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800da30:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800da34:	d13b      	bne.n	800daae <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800da36:	683b      	ldr	r3, [r7, #0]
 800da38:	781b      	ldrb	r3, [r3, #0]
 800da3a:	015a      	lsls	r2, r3, #5
 800da3c:	693b      	ldr	r3, [r7, #16]
 800da3e:	4413      	add	r3, r2
 800da40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800da44:	681b      	ldr	r3, [r3, #0]
 800da46:	683a      	ldr	r2, [r7, #0]
 800da48:	7812      	ldrb	r2, [r2, #0]
 800da4a:	0151      	lsls	r1, r2, #5
 800da4c:	693a      	ldr	r2, [r7, #16]
 800da4e:	440a      	add	r2, r1
 800da50:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800da54:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800da58:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800da5a:	683b      	ldr	r3, [r7, #0]
 800da5c:	781b      	ldrb	r3, [r3, #0]
 800da5e:	015a      	lsls	r2, r3, #5
 800da60:	693b      	ldr	r3, [r7, #16]
 800da62:	4413      	add	r3, r2
 800da64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	683a      	ldr	r2, [r7, #0]
 800da6c:	7812      	ldrb	r2, [r2, #0]
 800da6e:	0151      	lsls	r1, r2, #5
 800da70:	693a      	ldr	r2, [r7, #16]
 800da72:	440a      	add	r2, r1
 800da74:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800da78:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800da7c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	3301      	adds	r3, #1
 800da82:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	f242 7210 	movw	r2, #10000	@ 0x2710
 800da8a:	4293      	cmp	r3, r2
 800da8c:	d902      	bls.n	800da94 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800da8e:	2301      	movs	r3, #1
 800da90:	75fb      	strb	r3, [r7, #23]
          break;
 800da92:	e00c      	b.n	800daae <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800da94:	683b      	ldr	r3, [r7, #0]
 800da96:	781b      	ldrb	r3, [r3, #0]
 800da98:	015a      	lsls	r2, r3, #5
 800da9a:	693b      	ldr	r3, [r7, #16]
 800da9c:	4413      	add	r3, r2
 800da9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800daa8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800daac:	d0e7      	beq.n	800da7e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800daae:	7dfb      	ldrb	r3, [r7, #23]
}
 800dab0:	4618      	mov	r0, r3
 800dab2:	371c      	adds	r7, #28
 800dab4:	46bd      	mov	sp, r7
 800dab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daba:	4770      	bx	lr

0800dabc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800dabc:	b480      	push	{r7}
 800dabe:	b089      	sub	sp, #36	@ 0x24
 800dac0:	af00      	add	r7, sp, #0
 800dac2:	60f8      	str	r0, [r7, #12]
 800dac4:	60b9      	str	r1, [r7, #8]
 800dac6:	4611      	mov	r1, r2
 800dac8:	461a      	mov	r2, r3
 800daca:	460b      	mov	r3, r1
 800dacc:	71fb      	strb	r3, [r7, #7]
 800dace:	4613      	mov	r3, r2
 800dad0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800dad6:	68bb      	ldr	r3, [r7, #8]
 800dad8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800dada:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d123      	bne.n	800db2a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800dae2:	88bb      	ldrh	r3, [r7, #4]
 800dae4:	3303      	adds	r3, #3
 800dae6:	089b      	lsrs	r3, r3, #2
 800dae8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800daea:	2300      	movs	r3, #0
 800daec:	61bb      	str	r3, [r7, #24]
 800daee:	e018      	b.n	800db22 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800daf0:	79fb      	ldrb	r3, [r7, #7]
 800daf2:	031a      	lsls	r2, r3, #12
 800daf4:	697b      	ldr	r3, [r7, #20]
 800daf6:	4413      	add	r3, r2
 800daf8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800dafc:	461a      	mov	r2, r3
 800dafe:	69fb      	ldr	r3, [r7, #28]
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	6013      	str	r3, [r2, #0]
      pSrc++;
 800db04:	69fb      	ldr	r3, [r7, #28]
 800db06:	3301      	adds	r3, #1
 800db08:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800db0a:	69fb      	ldr	r3, [r7, #28]
 800db0c:	3301      	adds	r3, #1
 800db0e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800db10:	69fb      	ldr	r3, [r7, #28]
 800db12:	3301      	adds	r3, #1
 800db14:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800db16:	69fb      	ldr	r3, [r7, #28]
 800db18:	3301      	adds	r3, #1
 800db1a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800db1c:	69bb      	ldr	r3, [r7, #24]
 800db1e:	3301      	adds	r3, #1
 800db20:	61bb      	str	r3, [r7, #24]
 800db22:	69ba      	ldr	r2, [r7, #24]
 800db24:	693b      	ldr	r3, [r7, #16]
 800db26:	429a      	cmp	r2, r3
 800db28:	d3e2      	bcc.n	800daf0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800db2a:	2300      	movs	r3, #0
}
 800db2c:	4618      	mov	r0, r3
 800db2e:	3724      	adds	r7, #36	@ 0x24
 800db30:	46bd      	mov	sp, r7
 800db32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db36:	4770      	bx	lr

0800db38 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800db38:	b480      	push	{r7}
 800db3a:	b08b      	sub	sp, #44	@ 0x2c
 800db3c:	af00      	add	r7, sp, #0
 800db3e:	60f8      	str	r0, [r7, #12]
 800db40:	60b9      	str	r1, [r7, #8]
 800db42:	4613      	mov	r3, r2
 800db44:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800db46:	68fb      	ldr	r3, [r7, #12]
 800db48:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800db4a:	68bb      	ldr	r3, [r7, #8]
 800db4c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800db4e:	88fb      	ldrh	r3, [r7, #6]
 800db50:	089b      	lsrs	r3, r3, #2
 800db52:	b29b      	uxth	r3, r3
 800db54:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800db56:	88fb      	ldrh	r3, [r7, #6]
 800db58:	f003 0303 	and.w	r3, r3, #3
 800db5c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800db5e:	2300      	movs	r3, #0
 800db60:	623b      	str	r3, [r7, #32]
 800db62:	e014      	b.n	800db8e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800db64:	69bb      	ldr	r3, [r7, #24]
 800db66:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800db6a:	681a      	ldr	r2, [r3, #0]
 800db6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db6e:	601a      	str	r2, [r3, #0]
    pDest++;
 800db70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db72:	3301      	adds	r3, #1
 800db74:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800db76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db78:	3301      	adds	r3, #1
 800db7a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800db7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db7e:	3301      	adds	r3, #1
 800db80:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800db82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db84:	3301      	adds	r3, #1
 800db86:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800db88:	6a3b      	ldr	r3, [r7, #32]
 800db8a:	3301      	adds	r3, #1
 800db8c:	623b      	str	r3, [r7, #32]
 800db8e:	6a3a      	ldr	r2, [r7, #32]
 800db90:	697b      	ldr	r3, [r7, #20]
 800db92:	429a      	cmp	r2, r3
 800db94:	d3e6      	bcc.n	800db64 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800db96:	8bfb      	ldrh	r3, [r7, #30]
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d01e      	beq.n	800dbda <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800db9c:	2300      	movs	r3, #0
 800db9e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800dba0:	69bb      	ldr	r3, [r7, #24]
 800dba2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800dba6:	461a      	mov	r2, r3
 800dba8:	f107 0310 	add.w	r3, r7, #16
 800dbac:	6812      	ldr	r2, [r2, #0]
 800dbae:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800dbb0:	693a      	ldr	r2, [r7, #16]
 800dbb2:	6a3b      	ldr	r3, [r7, #32]
 800dbb4:	b2db      	uxtb	r3, r3
 800dbb6:	00db      	lsls	r3, r3, #3
 800dbb8:	fa22 f303 	lsr.w	r3, r2, r3
 800dbbc:	b2da      	uxtb	r2, r3
 800dbbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbc0:	701a      	strb	r2, [r3, #0]
      i++;
 800dbc2:	6a3b      	ldr	r3, [r7, #32]
 800dbc4:	3301      	adds	r3, #1
 800dbc6:	623b      	str	r3, [r7, #32]
      pDest++;
 800dbc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbca:	3301      	adds	r3, #1
 800dbcc:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800dbce:	8bfb      	ldrh	r3, [r7, #30]
 800dbd0:	3b01      	subs	r3, #1
 800dbd2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800dbd4:	8bfb      	ldrh	r3, [r7, #30]
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d1ea      	bne.n	800dbb0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800dbda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800dbdc:	4618      	mov	r0, r3
 800dbde:	372c      	adds	r7, #44	@ 0x2c
 800dbe0:	46bd      	mov	sp, r7
 800dbe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbe6:	4770      	bx	lr

0800dbe8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800dbe8:	b480      	push	{r7}
 800dbea:	b085      	sub	sp, #20
 800dbec:	af00      	add	r7, sp, #0
 800dbee:	6078      	str	r0, [r7, #4]
 800dbf0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800dbf6:	683b      	ldr	r3, [r7, #0]
 800dbf8:	781b      	ldrb	r3, [r3, #0]
 800dbfa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800dbfc:	683b      	ldr	r3, [r7, #0]
 800dbfe:	785b      	ldrb	r3, [r3, #1]
 800dc00:	2b01      	cmp	r3, #1
 800dc02:	d12c      	bne.n	800dc5e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800dc04:	68bb      	ldr	r3, [r7, #8]
 800dc06:	015a      	lsls	r2, r3, #5
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	4413      	add	r3, r2
 800dc0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dc10:	681b      	ldr	r3, [r3, #0]
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	db12      	blt.n	800dc3c <USB_EPSetStall+0x54>
 800dc16:	68bb      	ldr	r3, [r7, #8]
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d00f      	beq.n	800dc3c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800dc1c:	68bb      	ldr	r3, [r7, #8]
 800dc1e:	015a      	lsls	r2, r3, #5
 800dc20:	68fb      	ldr	r3, [r7, #12]
 800dc22:	4413      	add	r3, r2
 800dc24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	68ba      	ldr	r2, [r7, #8]
 800dc2c:	0151      	lsls	r1, r2, #5
 800dc2e:	68fa      	ldr	r2, [r7, #12]
 800dc30:	440a      	add	r2, r1
 800dc32:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800dc36:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800dc3a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800dc3c:	68bb      	ldr	r3, [r7, #8]
 800dc3e:	015a      	lsls	r2, r3, #5
 800dc40:	68fb      	ldr	r3, [r7, #12]
 800dc42:	4413      	add	r3, r2
 800dc44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dc48:	681b      	ldr	r3, [r3, #0]
 800dc4a:	68ba      	ldr	r2, [r7, #8]
 800dc4c:	0151      	lsls	r1, r2, #5
 800dc4e:	68fa      	ldr	r2, [r7, #12]
 800dc50:	440a      	add	r2, r1
 800dc52:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800dc56:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800dc5a:	6013      	str	r3, [r2, #0]
 800dc5c:	e02b      	b.n	800dcb6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800dc5e:	68bb      	ldr	r3, [r7, #8]
 800dc60:	015a      	lsls	r2, r3, #5
 800dc62:	68fb      	ldr	r3, [r7, #12]
 800dc64:	4413      	add	r3, r2
 800dc66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	db12      	blt.n	800dc96 <USB_EPSetStall+0xae>
 800dc70:	68bb      	ldr	r3, [r7, #8]
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d00f      	beq.n	800dc96 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800dc76:	68bb      	ldr	r3, [r7, #8]
 800dc78:	015a      	lsls	r2, r3, #5
 800dc7a:	68fb      	ldr	r3, [r7, #12]
 800dc7c:	4413      	add	r3, r2
 800dc7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	68ba      	ldr	r2, [r7, #8]
 800dc86:	0151      	lsls	r1, r2, #5
 800dc88:	68fa      	ldr	r2, [r7, #12]
 800dc8a:	440a      	add	r2, r1
 800dc8c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800dc90:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800dc94:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800dc96:	68bb      	ldr	r3, [r7, #8]
 800dc98:	015a      	lsls	r2, r3, #5
 800dc9a:	68fb      	ldr	r3, [r7, #12]
 800dc9c:	4413      	add	r3, r2
 800dc9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	68ba      	ldr	r2, [r7, #8]
 800dca6:	0151      	lsls	r1, r2, #5
 800dca8:	68fa      	ldr	r2, [r7, #12]
 800dcaa:	440a      	add	r2, r1
 800dcac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800dcb0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800dcb4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800dcb6:	2300      	movs	r3, #0
}
 800dcb8:	4618      	mov	r0, r3
 800dcba:	3714      	adds	r7, #20
 800dcbc:	46bd      	mov	sp, r7
 800dcbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcc2:	4770      	bx	lr

0800dcc4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800dcc4:	b480      	push	{r7}
 800dcc6:	b085      	sub	sp, #20
 800dcc8:	af00      	add	r7, sp, #0
 800dcca:	6078      	str	r0, [r7, #4]
 800dccc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800dcd2:	683b      	ldr	r3, [r7, #0]
 800dcd4:	781b      	ldrb	r3, [r3, #0]
 800dcd6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800dcd8:	683b      	ldr	r3, [r7, #0]
 800dcda:	785b      	ldrb	r3, [r3, #1]
 800dcdc:	2b01      	cmp	r3, #1
 800dcde:	d128      	bne.n	800dd32 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800dce0:	68bb      	ldr	r3, [r7, #8]
 800dce2:	015a      	lsls	r2, r3, #5
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	4413      	add	r3, r2
 800dce8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	68ba      	ldr	r2, [r7, #8]
 800dcf0:	0151      	lsls	r1, r2, #5
 800dcf2:	68fa      	ldr	r2, [r7, #12]
 800dcf4:	440a      	add	r2, r1
 800dcf6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800dcfa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800dcfe:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800dd00:	683b      	ldr	r3, [r7, #0]
 800dd02:	791b      	ldrb	r3, [r3, #4]
 800dd04:	2b03      	cmp	r3, #3
 800dd06:	d003      	beq.n	800dd10 <USB_EPClearStall+0x4c>
 800dd08:	683b      	ldr	r3, [r7, #0]
 800dd0a:	791b      	ldrb	r3, [r3, #4]
 800dd0c:	2b02      	cmp	r3, #2
 800dd0e:	d138      	bne.n	800dd82 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800dd10:	68bb      	ldr	r3, [r7, #8]
 800dd12:	015a      	lsls	r2, r3, #5
 800dd14:	68fb      	ldr	r3, [r7, #12]
 800dd16:	4413      	add	r3, r2
 800dd18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dd1c:	681b      	ldr	r3, [r3, #0]
 800dd1e:	68ba      	ldr	r2, [r7, #8]
 800dd20:	0151      	lsls	r1, r2, #5
 800dd22:	68fa      	ldr	r2, [r7, #12]
 800dd24:	440a      	add	r2, r1
 800dd26:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800dd2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800dd2e:	6013      	str	r3, [r2, #0]
 800dd30:	e027      	b.n	800dd82 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800dd32:	68bb      	ldr	r3, [r7, #8]
 800dd34:	015a      	lsls	r2, r3, #5
 800dd36:	68fb      	ldr	r3, [r7, #12]
 800dd38:	4413      	add	r3, r2
 800dd3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	68ba      	ldr	r2, [r7, #8]
 800dd42:	0151      	lsls	r1, r2, #5
 800dd44:	68fa      	ldr	r2, [r7, #12]
 800dd46:	440a      	add	r2, r1
 800dd48:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800dd4c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800dd50:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800dd52:	683b      	ldr	r3, [r7, #0]
 800dd54:	791b      	ldrb	r3, [r3, #4]
 800dd56:	2b03      	cmp	r3, #3
 800dd58:	d003      	beq.n	800dd62 <USB_EPClearStall+0x9e>
 800dd5a:	683b      	ldr	r3, [r7, #0]
 800dd5c:	791b      	ldrb	r3, [r3, #4]
 800dd5e:	2b02      	cmp	r3, #2
 800dd60:	d10f      	bne.n	800dd82 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800dd62:	68bb      	ldr	r3, [r7, #8]
 800dd64:	015a      	lsls	r2, r3, #5
 800dd66:	68fb      	ldr	r3, [r7, #12]
 800dd68:	4413      	add	r3, r2
 800dd6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dd6e:	681b      	ldr	r3, [r3, #0]
 800dd70:	68ba      	ldr	r2, [r7, #8]
 800dd72:	0151      	lsls	r1, r2, #5
 800dd74:	68fa      	ldr	r2, [r7, #12]
 800dd76:	440a      	add	r2, r1
 800dd78:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800dd7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800dd80:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800dd82:	2300      	movs	r3, #0
}
 800dd84:	4618      	mov	r0, r3
 800dd86:	3714      	adds	r7, #20
 800dd88:	46bd      	mov	sp, r7
 800dd8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd8e:	4770      	bx	lr

0800dd90 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800dd90:	b480      	push	{r7}
 800dd92:	b085      	sub	sp, #20
 800dd94:	af00      	add	r7, sp, #0
 800dd96:	6078      	str	r0, [r7, #4]
 800dd98:	460b      	mov	r3, r1
 800dd9a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dda6:	681b      	ldr	r3, [r3, #0]
 800dda8:	68fa      	ldr	r2, [r7, #12]
 800ddaa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ddae:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800ddb2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800ddb4:	68fb      	ldr	r3, [r7, #12]
 800ddb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ddba:	681a      	ldr	r2, [r3, #0]
 800ddbc:	78fb      	ldrb	r3, [r7, #3]
 800ddbe:	011b      	lsls	r3, r3, #4
 800ddc0:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800ddc4:	68f9      	ldr	r1, [r7, #12]
 800ddc6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ddca:	4313      	orrs	r3, r2
 800ddcc:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800ddce:	2300      	movs	r3, #0
}
 800ddd0:	4618      	mov	r0, r3
 800ddd2:	3714      	adds	r7, #20
 800ddd4:	46bd      	mov	sp, r7
 800ddd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddda:	4770      	bx	lr

0800dddc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800dddc:	b480      	push	{r7}
 800ddde:	b085      	sub	sp, #20
 800dde0:	af00      	add	r7, sp, #0
 800dde2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800dde8:	68fb      	ldr	r3, [r7, #12]
 800ddea:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	68fa      	ldr	r2, [r7, #12]
 800ddf2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ddf6:	f023 0303 	bic.w	r3, r3, #3
 800ddfa:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800ddfc:	68fb      	ldr	r3, [r7, #12]
 800ddfe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800de02:	685b      	ldr	r3, [r3, #4]
 800de04:	68fa      	ldr	r2, [r7, #12]
 800de06:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800de0a:	f023 0302 	bic.w	r3, r3, #2
 800de0e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800de10:	2300      	movs	r3, #0
}
 800de12:	4618      	mov	r0, r3
 800de14:	3714      	adds	r7, #20
 800de16:	46bd      	mov	sp, r7
 800de18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de1c:	4770      	bx	lr

0800de1e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800de1e:	b480      	push	{r7}
 800de20:	b085      	sub	sp, #20
 800de22:	af00      	add	r7, sp, #0
 800de24:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800de2a:	68fb      	ldr	r3, [r7, #12]
 800de2c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	68fa      	ldr	r2, [r7, #12]
 800de34:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800de38:	f023 0303 	bic.w	r3, r3, #3
 800de3c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800de3e:	68fb      	ldr	r3, [r7, #12]
 800de40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800de44:	685b      	ldr	r3, [r3, #4]
 800de46:	68fa      	ldr	r2, [r7, #12]
 800de48:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800de4c:	f043 0302 	orr.w	r3, r3, #2
 800de50:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800de52:	2300      	movs	r3, #0
}
 800de54:	4618      	mov	r0, r3
 800de56:	3714      	adds	r7, #20
 800de58:	46bd      	mov	sp, r7
 800de5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de5e:	4770      	bx	lr

0800de60 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800de60:	b480      	push	{r7}
 800de62:	b085      	sub	sp, #20
 800de64:	af00      	add	r7, sp, #0
 800de66:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	695b      	ldr	r3, [r3, #20]
 800de6c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	699b      	ldr	r3, [r3, #24]
 800de72:	68fa      	ldr	r2, [r7, #12]
 800de74:	4013      	ands	r3, r2
 800de76:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800de78:	68fb      	ldr	r3, [r7, #12]
}
 800de7a:	4618      	mov	r0, r3
 800de7c:	3714      	adds	r7, #20
 800de7e:	46bd      	mov	sp, r7
 800de80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de84:	4770      	bx	lr

0800de86 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800de86:	b480      	push	{r7}
 800de88:	b085      	sub	sp, #20
 800de8a:	af00      	add	r7, sp, #0
 800de8c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800de98:	699b      	ldr	r3, [r3, #24]
 800de9a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800de9c:	68fb      	ldr	r3, [r7, #12]
 800de9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dea2:	69db      	ldr	r3, [r3, #28]
 800dea4:	68ba      	ldr	r2, [r7, #8]
 800dea6:	4013      	ands	r3, r2
 800dea8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800deaa:	68bb      	ldr	r3, [r7, #8]
 800deac:	0c1b      	lsrs	r3, r3, #16
}
 800deae:	4618      	mov	r0, r3
 800deb0:	3714      	adds	r7, #20
 800deb2:	46bd      	mov	sp, r7
 800deb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deb8:	4770      	bx	lr

0800deba <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800deba:	b480      	push	{r7}
 800debc:	b085      	sub	sp, #20
 800debe:	af00      	add	r7, sp, #0
 800dec0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800decc:	699b      	ldr	r3, [r3, #24]
 800dece:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ded0:	68fb      	ldr	r3, [r7, #12]
 800ded2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ded6:	69db      	ldr	r3, [r3, #28]
 800ded8:	68ba      	ldr	r2, [r7, #8]
 800deda:	4013      	ands	r3, r2
 800dedc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800dede:	68bb      	ldr	r3, [r7, #8]
 800dee0:	b29b      	uxth	r3, r3
}
 800dee2:	4618      	mov	r0, r3
 800dee4:	3714      	adds	r7, #20
 800dee6:	46bd      	mov	sp, r7
 800dee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deec:	4770      	bx	lr

0800deee <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800deee:	b480      	push	{r7}
 800def0:	b085      	sub	sp, #20
 800def2:	af00      	add	r7, sp, #0
 800def4:	6078      	str	r0, [r7, #4]
 800def6:	460b      	mov	r3, r1
 800def8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800defe:	78fb      	ldrb	r3, [r7, #3]
 800df00:	015a      	lsls	r2, r3, #5
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	4413      	add	r3, r2
 800df06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800df0a:	689b      	ldr	r3, [r3, #8]
 800df0c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800df0e:	68fb      	ldr	r3, [r7, #12]
 800df10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800df14:	695b      	ldr	r3, [r3, #20]
 800df16:	68ba      	ldr	r2, [r7, #8]
 800df18:	4013      	ands	r3, r2
 800df1a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800df1c:	68bb      	ldr	r3, [r7, #8]
}
 800df1e:	4618      	mov	r0, r3
 800df20:	3714      	adds	r7, #20
 800df22:	46bd      	mov	sp, r7
 800df24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df28:	4770      	bx	lr

0800df2a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800df2a:	b480      	push	{r7}
 800df2c:	b087      	sub	sp, #28
 800df2e:	af00      	add	r7, sp, #0
 800df30:	6078      	str	r0, [r7, #4]
 800df32:	460b      	mov	r3, r1
 800df34:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800df3a:	697b      	ldr	r3, [r7, #20]
 800df3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800df40:	691b      	ldr	r3, [r3, #16]
 800df42:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800df44:	697b      	ldr	r3, [r7, #20]
 800df46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800df4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800df4c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800df4e:	78fb      	ldrb	r3, [r7, #3]
 800df50:	f003 030f 	and.w	r3, r3, #15
 800df54:	68fa      	ldr	r2, [r7, #12]
 800df56:	fa22 f303 	lsr.w	r3, r2, r3
 800df5a:	01db      	lsls	r3, r3, #7
 800df5c:	b2db      	uxtb	r3, r3
 800df5e:	693a      	ldr	r2, [r7, #16]
 800df60:	4313      	orrs	r3, r2
 800df62:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800df64:	78fb      	ldrb	r3, [r7, #3]
 800df66:	015a      	lsls	r2, r3, #5
 800df68:	697b      	ldr	r3, [r7, #20]
 800df6a:	4413      	add	r3, r2
 800df6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800df70:	689b      	ldr	r3, [r3, #8]
 800df72:	693a      	ldr	r2, [r7, #16]
 800df74:	4013      	ands	r3, r2
 800df76:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800df78:	68bb      	ldr	r3, [r7, #8]
}
 800df7a:	4618      	mov	r0, r3
 800df7c:	371c      	adds	r7, #28
 800df7e:	46bd      	mov	sp, r7
 800df80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df84:	4770      	bx	lr

0800df86 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800df86:	b480      	push	{r7}
 800df88:	b083      	sub	sp, #12
 800df8a:	af00      	add	r7, sp, #0
 800df8c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	695b      	ldr	r3, [r3, #20]
 800df92:	f003 0301 	and.w	r3, r3, #1
}
 800df96:	4618      	mov	r0, r3
 800df98:	370c      	adds	r7, #12
 800df9a:	46bd      	mov	sp, r7
 800df9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfa0:	4770      	bx	lr

0800dfa2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800dfa2:	b480      	push	{r7}
 800dfa4:	b085      	sub	sp, #20
 800dfa6:	af00      	add	r7, sp, #0
 800dfa8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800dfae:	68fb      	ldr	r3, [r7, #12]
 800dfb0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	68fa      	ldr	r2, [r7, #12]
 800dfb8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800dfbc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800dfc0:	f023 0307 	bic.w	r3, r3, #7
 800dfc4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800dfc6:	68fb      	ldr	r3, [r7, #12]
 800dfc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dfcc:	685b      	ldr	r3, [r3, #4]
 800dfce:	68fa      	ldr	r2, [r7, #12]
 800dfd0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800dfd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dfd8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800dfda:	2300      	movs	r3, #0
}
 800dfdc:	4618      	mov	r0, r3
 800dfde:	3714      	adds	r7, #20
 800dfe0:	46bd      	mov	sp, r7
 800dfe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfe6:	4770      	bx	lr

0800dfe8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800dfe8:	b480      	push	{r7}
 800dfea:	b087      	sub	sp, #28
 800dfec:	af00      	add	r7, sp, #0
 800dfee:	60f8      	str	r0, [r7, #12]
 800dff0:	460b      	mov	r3, r1
 800dff2:	607a      	str	r2, [r7, #4]
 800dff4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dff6:	68fb      	ldr	r3, [r7, #12]
 800dff8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800dffa:	68fb      	ldr	r3, [r7, #12]
 800dffc:	333c      	adds	r3, #60	@ 0x3c
 800dffe:	3304      	adds	r3, #4
 800e000:	681b      	ldr	r3, [r3, #0]
 800e002:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800e004:	693b      	ldr	r3, [r7, #16]
 800e006:	4a26      	ldr	r2, [pc, #152]	@ (800e0a0 <USB_EP0_OutStart+0xb8>)
 800e008:	4293      	cmp	r3, r2
 800e00a:	d90a      	bls.n	800e022 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e00c:	697b      	ldr	r3, [r7, #20]
 800e00e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e018:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e01c:	d101      	bne.n	800e022 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800e01e:	2300      	movs	r3, #0
 800e020:	e037      	b.n	800e092 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800e022:	697b      	ldr	r3, [r7, #20]
 800e024:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e028:	461a      	mov	r2, r3
 800e02a:	2300      	movs	r3, #0
 800e02c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800e02e:	697b      	ldr	r3, [r7, #20]
 800e030:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e034:	691b      	ldr	r3, [r3, #16]
 800e036:	697a      	ldr	r2, [r7, #20]
 800e038:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e03c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e040:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800e042:	697b      	ldr	r3, [r7, #20]
 800e044:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e048:	691b      	ldr	r3, [r3, #16]
 800e04a:	697a      	ldr	r2, [r7, #20]
 800e04c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e050:	f043 0318 	orr.w	r3, r3, #24
 800e054:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800e056:	697b      	ldr	r3, [r7, #20]
 800e058:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e05c:	691b      	ldr	r3, [r3, #16]
 800e05e:	697a      	ldr	r2, [r7, #20]
 800e060:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e064:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800e068:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800e06a:	7afb      	ldrb	r3, [r7, #11]
 800e06c:	2b01      	cmp	r3, #1
 800e06e:	d10f      	bne.n	800e090 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800e070:	697b      	ldr	r3, [r7, #20]
 800e072:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e076:	461a      	mov	r2, r3
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800e07c:	697b      	ldr	r3, [r7, #20]
 800e07e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e082:	681b      	ldr	r3, [r3, #0]
 800e084:	697a      	ldr	r2, [r7, #20]
 800e086:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e08a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800e08e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800e090:	2300      	movs	r3, #0
}
 800e092:	4618      	mov	r0, r3
 800e094:	371c      	adds	r7, #28
 800e096:	46bd      	mov	sp, r7
 800e098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e09c:	4770      	bx	lr
 800e09e:	bf00      	nop
 800e0a0:	4f54300a 	.word	0x4f54300a

0800e0a4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800e0a4:	b480      	push	{r7}
 800e0a6:	b085      	sub	sp, #20
 800e0a8:	af00      	add	r7, sp, #0
 800e0aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e0ac:	2300      	movs	r3, #0
 800e0ae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	3301      	adds	r3, #1
 800e0b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e0b6:	68fb      	ldr	r3, [r7, #12]
 800e0b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e0bc:	d901      	bls.n	800e0c2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800e0be:	2303      	movs	r3, #3
 800e0c0:	e01b      	b.n	800e0fa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	691b      	ldr	r3, [r3, #16]
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	daf2      	bge.n	800e0b0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800e0ca:	2300      	movs	r3, #0
 800e0cc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	691b      	ldr	r3, [r3, #16]
 800e0d2:	f043 0201 	orr.w	r2, r3, #1
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e0da:	68fb      	ldr	r3, [r7, #12]
 800e0dc:	3301      	adds	r3, #1
 800e0de:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e0e0:	68fb      	ldr	r3, [r7, #12]
 800e0e2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e0e6:	d901      	bls.n	800e0ec <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800e0e8:	2303      	movs	r3, #3
 800e0ea:	e006      	b.n	800e0fa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	691b      	ldr	r3, [r3, #16]
 800e0f0:	f003 0301 	and.w	r3, r3, #1
 800e0f4:	2b01      	cmp	r3, #1
 800e0f6:	d0f0      	beq.n	800e0da <USB_CoreReset+0x36>

  return HAL_OK;
 800e0f8:	2300      	movs	r3, #0
}
 800e0fa:	4618      	mov	r0, r3
 800e0fc:	3714      	adds	r7, #20
 800e0fe:	46bd      	mov	sp, r7
 800e100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e104:	4770      	bx	lr
	...

0800e108 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800e108:	b580      	push	{r7, lr}
 800e10a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800e10c:	4904      	ldr	r1, [pc, #16]	@ (800e120 <MX_FATFS_Init+0x18>)
 800e10e:	4805      	ldr	r0, [pc, #20]	@ (800e124 <MX_FATFS_Init+0x1c>)
 800e110:	f002 f880 	bl	8010214 <FATFS_LinkDriver>
 800e114:	4603      	mov	r3, r0
 800e116:	461a      	mov	r2, r3
 800e118:	4b03      	ldr	r3, [pc, #12]	@ (800e128 <MX_FATFS_Init+0x20>)
 800e11a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800e11c:	bf00      	nop
 800e11e:	bd80      	pop	{r7, pc}
 800e120:	20003e28 	.word	0x20003e28
 800e124:	20000074 	.word	0x20000074
 800e128:	20003e24 	.word	0x20003e24

0800e12c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800e12c:	b580      	push	{r7, lr}
 800e12e:	b082      	sub	sp, #8
 800e130:	af00      	add	r7, sp, #0
 800e132:	4603      	mov	r3, r0
 800e134:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize(pdrv);
 800e136:	79fb      	ldrb	r3, [r7, #7]
 800e138:	4618      	mov	r0, r3
 800e13a:	f7f3 f9d9 	bl	80014f0 <SD_disk_initialize>
 800e13e:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800e140:	4618      	mov	r0, r3
 800e142:	3708      	adds	r7, #8
 800e144:	46bd      	mov	sp, r7
 800e146:	bd80      	pop	{r7, pc}

0800e148 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800e148:	b580      	push	{r7, lr}
 800e14a:	b082      	sub	sp, #8
 800e14c:	af00      	add	r7, sp, #0
 800e14e:	4603      	mov	r3, r0
 800e150:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status(pdrv);
 800e152:	79fb      	ldrb	r3, [r7, #7]
 800e154:	4618      	mov	r0, r3
 800e156:	f7f3 fab1 	bl	80016bc <SD_disk_status>
 800e15a:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800e15c:	4618      	mov	r0, r3
 800e15e:	3708      	adds	r7, #8
 800e160:	46bd      	mov	sp, r7
 800e162:	bd80      	pop	{r7, pc}

0800e164 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800e164:	b580      	push	{r7, lr}
 800e166:	b084      	sub	sp, #16
 800e168:	af00      	add	r7, sp, #0
 800e16a:	60b9      	str	r1, [r7, #8]
 800e16c:	607a      	str	r2, [r7, #4]
 800e16e:	603b      	str	r3, [r7, #0]
 800e170:	4603      	mov	r3, r0
 800e172:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read(pdrv, buff, sector, count);
 800e174:	7bf8      	ldrb	r0, [r7, #15]
 800e176:	683b      	ldr	r3, [r7, #0]
 800e178:	687a      	ldr	r2, [r7, #4]
 800e17a:	68b9      	ldr	r1, [r7, #8]
 800e17c:	f7f3 fab4 	bl	80016e8 <SD_disk_read>
 800e180:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800e182:	4618      	mov	r0, r3
 800e184:	3710      	adds	r7, #16
 800e186:	46bd      	mov	sp, r7
 800e188:	bd80      	pop	{r7, pc}

0800e18a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800e18a:	b580      	push	{r7, lr}
 800e18c:	b084      	sub	sp, #16
 800e18e:	af00      	add	r7, sp, #0
 800e190:	60b9      	str	r1, [r7, #8]
 800e192:	607a      	str	r2, [r7, #4]
 800e194:	603b      	str	r3, [r7, #0]
 800e196:	4603      	mov	r3, r0
 800e198:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write(pdrv, buff, sector, count);
 800e19a:	7bf8      	ldrb	r0, [r7, #15]
 800e19c:	683b      	ldr	r3, [r7, #0]
 800e19e:	687a      	ldr	r2, [r7, #4]
 800e1a0:	68b9      	ldr	r1, [r7, #8]
 800e1a2:	f7f3 fb0b 	bl	80017bc <SD_disk_write>
 800e1a6:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800e1a8:	4618      	mov	r0, r3
 800e1aa:	3710      	adds	r7, #16
 800e1ac:	46bd      	mov	sp, r7
 800e1ae:	bd80      	pop	{r7, pc}

0800e1b0 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800e1b0:	b580      	push	{r7, lr}
 800e1b2:	b082      	sub	sp, #8
 800e1b4:	af00      	add	r7, sp, #0
 800e1b6:	4603      	mov	r3, r0
 800e1b8:	603a      	str	r2, [r7, #0]
 800e1ba:	71fb      	strb	r3, [r7, #7]
 800e1bc:	460b      	mov	r3, r1
 800e1be:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl(pdrv, cmd, buff);
 800e1c0:	79b9      	ldrb	r1, [r7, #6]
 800e1c2:	79fb      	ldrb	r3, [r7, #7]
 800e1c4:	683a      	ldr	r2, [r7, #0]
 800e1c6:	4618      	mov	r0, r3
 800e1c8:	f7f3 fb7c 	bl	80018c4 <SD_disk_ioctl>
 800e1cc:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800e1ce:	4618      	mov	r0, r3
 800e1d0:	3708      	adds	r7, #8
 800e1d2:	46bd      	mov	sp, r7
 800e1d4:	bd80      	pop	{r7, pc}
	...

0800e1d8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e1d8:	b580      	push	{r7, lr}
 800e1da:	b084      	sub	sp, #16
 800e1dc:	af00      	add	r7, sp, #0
 800e1de:	6078      	str	r0, [r7, #4]
 800e1e0:	460b      	mov	r3, r1
 800e1e2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800e1e4:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800e1e8:	f002 fcfa 	bl	8010be0 <USBD_static_malloc>
 800e1ec:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d109      	bne.n	800e208 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	32b0      	adds	r2, #176	@ 0xb0
 800e1fe:	2100      	movs	r1, #0
 800e200:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800e204:	2302      	movs	r3, #2
 800e206:	e0d4      	b.n	800e3b2 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800e208:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800e20c:	2100      	movs	r1, #0
 800e20e:	68f8      	ldr	r0, [r7, #12]
 800e210:	f003 fa85 	bl	801171e <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	32b0      	adds	r2, #176	@ 0xb0
 800e21e:	68f9      	ldr	r1, [r7, #12]
 800e220:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	32b0      	adds	r2, #176	@ 0xb0
 800e22e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	7c1b      	ldrb	r3, [r3, #16]
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	d138      	bne.n	800e2b2 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800e240:	4b5e      	ldr	r3, [pc, #376]	@ (800e3bc <USBD_CDC_Init+0x1e4>)
 800e242:	7819      	ldrb	r1, [r3, #0]
 800e244:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e248:	2202      	movs	r2, #2
 800e24a:	6878      	ldr	r0, [r7, #4]
 800e24c:	f002 fba5 	bl	801099a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800e250:	4b5a      	ldr	r3, [pc, #360]	@ (800e3bc <USBD_CDC_Init+0x1e4>)
 800e252:	781b      	ldrb	r3, [r3, #0]
 800e254:	f003 020f 	and.w	r2, r3, #15
 800e258:	6879      	ldr	r1, [r7, #4]
 800e25a:	4613      	mov	r3, r2
 800e25c:	009b      	lsls	r3, r3, #2
 800e25e:	4413      	add	r3, r2
 800e260:	009b      	lsls	r3, r3, #2
 800e262:	440b      	add	r3, r1
 800e264:	3324      	adds	r3, #36	@ 0x24
 800e266:	2201      	movs	r2, #1
 800e268:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800e26a:	4b55      	ldr	r3, [pc, #340]	@ (800e3c0 <USBD_CDC_Init+0x1e8>)
 800e26c:	7819      	ldrb	r1, [r3, #0]
 800e26e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e272:	2202      	movs	r2, #2
 800e274:	6878      	ldr	r0, [r7, #4]
 800e276:	f002 fb90 	bl	801099a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800e27a:	4b51      	ldr	r3, [pc, #324]	@ (800e3c0 <USBD_CDC_Init+0x1e8>)
 800e27c:	781b      	ldrb	r3, [r3, #0]
 800e27e:	f003 020f 	and.w	r2, r3, #15
 800e282:	6879      	ldr	r1, [r7, #4]
 800e284:	4613      	mov	r3, r2
 800e286:	009b      	lsls	r3, r3, #2
 800e288:	4413      	add	r3, r2
 800e28a:	009b      	lsls	r3, r3, #2
 800e28c:	440b      	add	r3, r1
 800e28e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800e292:	2201      	movs	r2, #1
 800e294:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800e296:	4b4b      	ldr	r3, [pc, #300]	@ (800e3c4 <USBD_CDC_Init+0x1ec>)
 800e298:	781b      	ldrb	r3, [r3, #0]
 800e29a:	f003 020f 	and.w	r2, r3, #15
 800e29e:	6879      	ldr	r1, [r7, #4]
 800e2a0:	4613      	mov	r3, r2
 800e2a2:	009b      	lsls	r3, r3, #2
 800e2a4:	4413      	add	r3, r2
 800e2a6:	009b      	lsls	r3, r3, #2
 800e2a8:	440b      	add	r3, r1
 800e2aa:	3326      	adds	r3, #38	@ 0x26
 800e2ac:	2210      	movs	r2, #16
 800e2ae:	801a      	strh	r2, [r3, #0]
 800e2b0:	e035      	b.n	800e31e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800e2b2:	4b42      	ldr	r3, [pc, #264]	@ (800e3bc <USBD_CDC_Init+0x1e4>)
 800e2b4:	7819      	ldrb	r1, [r3, #0]
 800e2b6:	2340      	movs	r3, #64	@ 0x40
 800e2b8:	2202      	movs	r2, #2
 800e2ba:	6878      	ldr	r0, [r7, #4]
 800e2bc:	f002 fb6d 	bl	801099a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800e2c0:	4b3e      	ldr	r3, [pc, #248]	@ (800e3bc <USBD_CDC_Init+0x1e4>)
 800e2c2:	781b      	ldrb	r3, [r3, #0]
 800e2c4:	f003 020f 	and.w	r2, r3, #15
 800e2c8:	6879      	ldr	r1, [r7, #4]
 800e2ca:	4613      	mov	r3, r2
 800e2cc:	009b      	lsls	r3, r3, #2
 800e2ce:	4413      	add	r3, r2
 800e2d0:	009b      	lsls	r3, r3, #2
 800e2d2:	440b      	add	r3, r1
 800e2d4:	3324      	adds	r3, #36	@ 0x24
 800e2d6:	2201      	movs	r2, #1
 800e2d8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800e2da:	4b39      	ldr	r3, [pc, #228]	@ (800e3c0 <USBD_CDC_Init+0x1e8>)
 800e2dc:	7819      	ldrb	r1, [r3, #0]
 800e2de:	2340      	movs	r3, #64	@ 0x40
 800e2e0:	2202      	movs	r2, #2
 800e2e2:	6878      	ldr	r0, [r7, #4]
 800e2e4:	f002 fb59 	bl	801099a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800e2e8:	4b35      	ldr	r3, [pc, #212]	@ (800e3c0 <USBD_CDC_Init+0x1e8>)
 800e2ea:	781b      	ldrb	r3, [r3, #0]
 800e2ec:	f003 020f 	and.w	r2, r3, #15
 800e2f0:	6879      	ldr	r1, [r7, #4]
 800e2f2:	4613      	mov	r3, r2
 800e2f4:	009b      	lsls	r3, r3, #2
 800e2f6:	4413      	add	r3, r2
 800e2f8:	009b      	lsls	r3, r3, #2
 800e2fa:	440b      	add	r3, r1
 800e2fc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800e300:	2201      	movs	r2, #1
 800e302:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800e304:	4b2f      	ldr	r3, [pc, #188]	@ (800e3c4 <USBD_CDC_Init+0x1ec>)
 800e306:	781b      	ldrb	r3, [r3, #0]
 800e308:	f003 020f 	and.w	r2, r3, #15
 800e30c:	6879      	ldr	r1, [r7, #4]
 800e30e:	4613      	mov	r3, r2
 800e310:	009b      	lsls	r3, r3, #2
 800e312:	4413      	add	r3, r2
 800e314:	009b      	lsls	r3, r3, #2
 800e316:	440b      	add	r3, r1
 800e318:	3326      	adds	r3, #38	@ 0x26
 800e31a:	2210      	movs	r2, #16
 800e31c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800e31e:	4b29      	ldr	r3, [pc, #164]	@ (800e3c4 <USBD_CDC_Init+0x1ec>)
 800e320:	7819      	ldrb	r1, [r3, #0]
 800e322:	2308      	movs	r3, #8
 800e324:	2203      	movs	r2, #3
 800e326:	6878      	ldr	r0, [r7, #4]
 800e328:	f002 fb37 	bl	801099a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800e32c:	4b25      	ldr	r3, [pc, #148]	@ (800e3c4 <USBD_CDC_Init+0x1ec>)
 800e32e:	781b      	ldrb	r3, [r3, #0]
 800e330:	f003 020f 	and.w	r2, r3, #15
 800e334:	6879      	ldr	r1, [r7, #4]
 800e336:	4613      	mov	r3, r2
 800e338:	009b      	lsls	r3, r3, #2
 800e33a:	4413      	add	r3, r2
 800e33c:	009b      	lsls	r3, r3, #2
 800e33e:	440b      	add	r3, r1
 800e340:	3324      	adds	r3, #36	@ 0x24
 800e342:	2201      	movs	r2, #1
 800e344:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800e346:	68fb      	ldr	r3, [r7, #12]
 800e348:	2200      	movs	r2, #0
 800e34a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e354:	687a      	ldr	r2, [r7, #4]
 800e356:	33b0      	adds	r3, #176	@ 0xb0
 800e358:	009b      	lsls	r3, r3, #2
 800e35a:	4413      	add	r3, r2
 800e35c:	685b      	ldr	r3, [r3, #4]
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	2200      	movs	r2, #0
 800e366:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800e36a:	68fb      	ldr	r3, [r7, #12]
 800e36c:	2200      	movs	r2, #0
 800e36e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800e372:	68fb      	ldr	r3, [r7, #12]
 800e374:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d101      	bne.n	800e380 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800e37c:	2302      	movs	r3, #2
 800e37e:	e018      	b.n	800e3b2 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	7c1b      	ldrb	r3, [r3, #16]
 800e384:	2b00      	cmp	r3, #0
 800e386:	d10a      	bne.n	800e39e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e388:	4b0d      	ldr	r3, [pc, #52]	@ (800e3c0 <USBD_CDC_Init+0x1e8>)
 800e38a:	7819      	ldrb	r1, [r3, #0]
 800e38c:	68fb      	ldr	r3, [r7, #12]
 800e38e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e392:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e396:	6878      	ldr	r0, [r7, #4]
 800e398:	f002 fbee 	bl	8010b78 <USBD_LL_PrepareReceive>
 800e39c:	e008      	b.n	800e3b0 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e39e:	4b08      	ldr	r3, [pc, #32]	@ (800e3c0 <USBD_CDC_Init+0x1e8>)
 800e3a0:	7819      	ldrb	r1, [r3, #0]
 800e3a2:	68fb      	ldr	r3, [r7, #12]
 800e3a4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e3a8:	2340      	movs	r3, #64	@ 0x40
 800e3aa:	6878      	ldr	r0, [r7, #4]
 800e3ac:	f002 fbe4 	bl	8010b78 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e3b0:	2300      	movs	r3, #0
}
 800e3b2:	4618      	mov	r0, r3
 800e3b4:	3710      	adds	r7, #16
 800e3b6:	46bd      	mov	sp, r7
 800e3b8:	bd80      	pop	{r7, pc}
 800e3ba:	bf00      	nop
 800e3bc:	2000010f 	.word	0x2000010f
 800e3c0:	20000110 	.word	0x20000110
 800e3c4:	20000111 	.word	0x20000111

0800e3c8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e3c8:	b580      	push	{r7, lr}
 800e3ca:	b082      	sub	sp, #8
 800e3cc:	af00      	add	r7, sp, #0
 800e3ce:	6078      	str	r0, [r7, #4]
 800e3d0:	460b      	mov	r3, r1
 800e3d2:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800e3d4:	4b3a      	ldr	r3, [pc, #232]	@ (800e4c0 <USBD_CDC_DeInit+0xf8>)
 800e3d6:	781b      	ldrb	r3, [r3, #0]
 800e3d8:	4619      	mov	r1, r3
 800e3da:	6878      	ldr	r0, [r7, #4]
 800e3dc:	f002 fb03 	bl	80109e6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800e3e0:	4b37      	ldr	r3, [pc, #220]	@ (800e4c0 <USBD_CDC_DeInit+0xf8>)
 800e3e2:	781b      	ldrb	r3, [r3, #0]
 800e3e4:	f003 020f 	and.w	r2, r3, #15
 800e3e8:	6879      	ldr	r1, [r7, #4]
 800e3ea:	4613      	mov	r3, r2
 800e3ec:	009b      	lsls	r3, r3, #2
 800e3ee:	4413      	add	r3, r2
 800e3f0:	009b      	lsls	r3, r3, #2
 800e3f2:	440b      	add	r3, r1
 800e3f4:	3324      	adds	r3, #36	@ 0x24
 800e3f6:	2200      	movs	r2, #0
 800e3f8:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800e3fa:	4b32      	ldr	r3, [pc, #200]	@ (800e4c4 <USBD_CDC_DeInit+0xfc>)
 800e3fc:	781b      	ldrb	r3, [r3, #0]
 800e3fe:	4619      	mov	r1, r3
 800e400:	6878      	ldr	r0, [r7, #4]
 800e402:	f002 faf0 	bl	80109e6 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800e406:	4b2f      	ldr	r3, [pc, #188]	@ (800e4c4 <USBD_CDC_DeInit+0xfc>)
 800e408:	781b      	ldrb	r3, [r3, #0]
 800e40a:	f003 020f 	and.w	r2, r3, #15
 800e40e:	6879      	ldr	r1, [r7, #4]
 800e410:	4613      	mov	r3, r2
 800e412:	009b      	lsls	r3, r3, #2
 800e414:	4413      	add	r3, r2
 800e416:	009b      	lsls	r3, r3, #2
 800e418:	440b      	add	r3, r1
 800e41a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800e41e:	2200      	movs	r2, #0
 800e420:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800e422:	4b29      	ldr	r3, [pc, #164]	@ (800e4c8 <USBD_CDC_DeInit+0x100>)
 800e424:	781b      	ldrb	r3, [r3, #0]
 800e426:	4619      	mov	r1, r3
 800e428:	6878      	ldr	r0, [r7, #4]
 800e42a:	f002 fadc 	bl	80109e6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800e42e:	4b26      	ldr	r3, [pc, #152]	@ (800e4c8 <USBD_CDC_DeInit+0x100>)
 800e430:	781b      	ldrb	r3, [r3, #0]
 800e432:	f003 020f 	and.w	r2, r3, #15
 800e436:	6879      	ldr	r1, [r7, #4]
 800e438:	4613      	mov	r3, r2
 800e43a:	009b      	lsls	r3, r3, #2
 800e43c:	4413      	add	r3, r2
 800e43e:	009b      	lsls	r3, r3, #2
 800e440:	440b      	add	r3, r1
 800e442:	3324      	adds	r3, #36	@ 0x24
 800e444:	2200      	movs	r2, #0
 800e446:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800e448:	4b1f      	ldr	r3, [pc, #124]	@ (800e4c8 <USBD_CDC_DeInit+0x100>)
 800e44a:	781b      	ldrb	r3, [r3, #0]
 800e44c:	f003 020f 	and.w	r2, r3, #15
 800e450:	6879      	ldr	r1, [r7, #4]
 800e452:	4613      	mov	r3, r2
 800e454:	009b      	lsls	r3, r3, #2
 800e456:	4413      	add	r3, r2
 800e458:	009b      	lsls	r3, r3, #2
 800e45a:	440b      	add	r3, r1
 800e45c:	3326      	adds	r3, #38	@ 0x26
 800e45e:	2200      	movs	r2, #0
 800e460:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	32b0      	adds	r2, #176	@ 0xb0
 800e46c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e470:	2b00      	cmp	r3, #0
 800e472:	d01f      	beq.n	800e4b4 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e47a:	687a      	ldr	r2, [r7, #4]
 800e47c:	33b0      	adds	r3, #176	@ 0xb0
 800e47e:	009b      	lsls	r3, r3, #2
 800e480:	4413      	add	r3, r2
 800e482:	685b      	ldr	r3, [r3, #4]
 800e484:	685b      	ldr	r3, [r3, #4]
 800e486:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	32b0      	adds	r2, #176	@ 0xb0
 800e492:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e496:	4618      	mov	r0, r3
 800e498:	f002 fbb0 	bl	8010bfc <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	32b0      	adds	r2, #176	@ 0xb0
 800e4a6:	2100      	movs	r1, #0
 800e4a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	2200      	movs	r2, #0
 800e4b0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800e4b4:	2300      	movs	r3, #0
}
 800e4b6:	4618      	mov	r0, r3
 800e4b8:	3708      	adds	r7, #8
 800e4ba:	46bd      	mov	sp, r7
 800e4bc:	bd80      	pop	{r7, pc}
 800e4be:	bf00      	nop
 800e4c0:	2000010f 	.word	0x2000010f
 800e4c4:	20000110 	.word	0x20000110
 800e4c8:	20000111 	.word	0x20000111

0800e4cc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800e4cc:	b580      	push	{r7, lr}
 800e4ce:	b086      	sub	sp, #24
 800e4d0:	af00      	add	r7, sp, #0
 800e4d2:	6078      	str	r0, [r7, #4]
 800e4d4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	32b0      	adds	r2, #176	@ 0xb0
 800e4e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e4e4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800e4e6:	2300      	movs	r3, #0
 800e4e8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800e4ea:	2300      	movs	r3, #0
 800e4ec:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800e4ee:	2300      	movs	r3, #0
 800e4f0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800e4f2:	693b      	ldr	r3, [r7, #16]
 800e4f4:	2b00      	cmp	r3, #0
 800e4f6:	d101      	bne.n	800e4fc <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800e4f8:	2303      	movs	r3, #3
 800e4fa:	e0bf      	b.n	800e67c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e4fc:	683b      	ldr	r3, [r7, #0]
 800e4fe:	781b      	ldrb	r3, [r3, #0]
 800e500:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e504:	2b00      	cmp	r3, #0
 800e506:	d050      	beq.n	800e5aa <USBD_CDC_Setup+0xde>
 800e508:	2b20      	cmp	r3, #32
 800e50a:	f040 80af 	bne.w	800e66c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800e50e:	683b      	ldr	r3, [r7, #0]
 800e510:	88db      	ldrh	r3, [r3, #6]
 800e512:	2b00      	cmp	r3, #0
 800e514:	d03a      	beq.n	800e58c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800e516:	683b      	ldr	r3, [r7, #0]
 800e518:	781b      	ldrb	r3, [r3, #0]
 800e51a:	b25b      	sxtb	r3, r3
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	da1b      	bge.n	800e558 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e526:	687a      	ldr	r2, [r7, #4]
 800e528:	33b0      	adds	r3, #176	@ 0xb0
 800e52a:	009b      	lsls	r3, r3, #2
 800e52c:	4413      	add	r3, r2
 800e52e:	685b      	ldr	r3, [r3, #4]
 800e530:	689b      	ldr	r3, [r3, #8]
 800e532:	683a      	ldr	r2, [r7, #0]
 800e534:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800e536:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800e538:	683a      	ldr	r2, [r7, #0]
 800e53a:	88d2      	ldrh	r2, [r2, #6]
 800e53c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800e53e:	683b      	ldr	r3, [r7, #0]
 800e540:	88db      	ldrh	r3, [r3, #6]
 800e542:	2b07      	cmp	r3, #7
 800e544:	bf28      	it	cs
 800e546:	2307      	movcs	r3, #7
 800e548:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800e54a:	693b      	ldr	r3, [r7, #16]
 800e54c:	89fa      	ldrh	r2, [r7, #14]
 800e54e:	4619      	mov	r1, r3
 800e550:	6878      	ldr	r0, [r7, #4]
 800e552:	f001 fd93 	bl	801007c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800e556:	e090      	b.n	800e67a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800e558:	683b      	ldr	r3, [r7, #0]
 800e55a:	785a      	ldrb	r2, [r3, #1]
 800e55c:	693b      	ldr	r3, [r7, #16]
 800e55e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800e562:	683b      	ldr	r3, [r7, #0]
 800e564:	88db      	ldrh	r3, [r3, #6]
 800e566:	2b3f      	cmp	r3, #63	@ 0x3f
 800e568:	d803      	bhi.n	800e572 <USBD_CDC_Setup+0xa6>
 800e56a:	683b      	ldr	r3, [r7, #0]
 800e56c:	88db      	ldrh	r3, [r3, #6]
 800e56e:	b2da      	uxtb	r2, r3
 800e570:	e000      	b.n	800e574 <USBD_CDC_Setup+0xa8>
 800e572:	2240      	movs	r2, #64	@ 0x40
 800e574:	693b      	ldr	r3, [r7, #16]
 800e576:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800e57a:	6939      	ldr	r1, [r7, #16]
 800e57c:	693b      	ldr	r3, [r7, #16]
 800e57e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800e582:	461a      	mov	r2, r3
 800e584:	6878      	ldr	r0, [r7, #4]
 800e586:	f001 fda5 	bl	80100d4 <USBD_CtlPrepareRx>
      break;
 800e58a:	e076      	b.n	800e67a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e592:	687a      	ldr	r2, [r7, #4]
 800e594:	33b0      	adds	r3, #176	@ 0xb0
 800e596:	009b      	lsls	r3, r3, #2
 800e598:	4413      	add	r3, r2
 800e59a:	685b      	ldr	r3, [r3, #4]
 800e59c:	689b      	ldr	r3, [r3, #8]
 800e59e:	683a      	ldr	r2, [r7, #0]
 800e5a0:	7850      	ldrb	r0, [r2, #1]
 800e5a2:	2200      	movs	r2, #0
 800e5a4:	6839      	ldr	r1, [r7, #0]
 800e5a6:	4798      	blx	r3
      break;
 800e5a8:	e067      	b.n	800e67a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e5aa:	683b      	ldr	r3, [r7, #0]
 800e5ac:	785b      	ldrb	r3, [r3, #1]
 800e5ae:	2b0b      	cmp	r3, #11
 800e5b0:	d851      	bhi.n	800e656 <USBD_CDC_Setup+0x18a>
 800e5b2:	a201      	add	r2, pc, #4	@ (adr r2, 800e5b8 <USBD_CDC_Setup+0xec>)
 800e5b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5b8:	0800e5e9 	.word	0x0800e5e9
 800e5bc:	0800e665 	.word	0x0800e665
 800e5c0:	0800e657 	.word	0x0800e657
 800e5c4:	0800e657 	.word	0x0800e657
 800e5c8:	0800e657 	.word	0x0800e657
 800e5cc:	0800e657 	.word	0x0800e657
 800e5d0:	0800e657 	.word	0x0800e657
 800e5d4:	0800e657 	.word	0x0800e657
 800e5d8:	0800e657 	.word	0x0800e657
 800e5dc:	0800e657 	.word	0x0800e657
 800e5e0:	0800e613 	.word	0x0800e613
 800e5e4:	0800e63d 	.word	0x0800e63d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e5ee:	b2db      	uxtb	r3, r3
 800e5f0:	2b03      	cmp	r3, #3
 800e5f2:	d107      	bne.n	800e604 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800e5f4:	f107 030a 	add.w	r3, r7, #10
 800e5f8:	2202      	movs	r2, #2
 800e5fa:	4619      	mov	r1, r3
 800e5fc:	6878      	ldr	r0, [r7, #4]
 800e5fe:	f001 fd3d 	bl	801007c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e602:	e032      	b.n	800e66a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800e604:	6839      	ldr	r1, [r7, #0]
 800e606:	6878      	ldr	r0, [r7, #4]
 800e608:	f001 fcbb 	bl	800ff82 <USBD_CtlError>
            ret = USBD_FAIL;
 800e60c:	2303      	movs	r3, #3
 800e60e:	75fb      	strb	r3, [r7, #23]
          break;
 800e610:	e02b      	b.n	800e66a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e618:	b2db      	uxtb	r3, r3
 800e61a:	2b03      	cmp	r3, #3
 800e61c:	d107      	bne.n	800e62e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800e61e:	f107 030d 	add.w	r3, r7, #13
 800e622:	2201      	movs	r2, #1
 800e624:	4619      	mov	r1, r3
 800e626:	6878      	ldr	r0, [r7, #4]
 800e628:	f001 fd28 	bl	801007c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e62c:	e01d      	b.n	800e66a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800e62e:	6839      	ldr	r1, [r7, #0]
 800e630:	6878      	ldr	r0, [r7, #4]
 800e632:	f001 fca6 	bl	800ff82 <USBD_CtlError>
            ret = USBD_FAIL;
 800e636:	2303      	movs	r3, #3
 800e638:	75fb      	strb	r3, [r7, #23]
          break;
 800e63a:	e016      	b.n	800e66a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e642:	b2db      	uxtb	r3, r3
 800e644:	2b03      	cmp	r3, #3
 800e646:	d00f      	beq.n	800e668 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800e648:	6839      	ldr	r1, [r7, #0]
 800e64a:	6878      	ldr	r0, [r7, #4]
 800e64c:	f001 fc99 	bl	800ff82 <USBD_CtlError>
            ret = USBD_FAIL;
 800e650:	2303      	movs	r3, #3
 800e652:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800e654:	e008      	b.n	800e668 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800e656:	6839      	ldr	r1, [r7, #0]
 800e658:	6878      	ldr	r0, [r7, #4]
 800e65a:	f001 fc92 	bl	800ff82 <USBD_CtlError>
          ret = USBD_FAIL;
 800e65e:	2303      	movs	r3, #3
 800e660:	75fb      	strb	r3, [r7, #23]
          break;
 800e662:	e002      	b.n	800e66a <USBD_CDC_Setup+0x19e>
          break;
 800e664:	bf00      	nop
 800e666:	e008      	b.n	800e67a <USBD_CDC_Setup+0x1ae>
          break;
 800e668:	bf00      	nop
      }
      break;
 800e66a:	e006      	b.n	800e67a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800e66c:	6839      	ldr	r1, [r7, #0]
 800e66e:	6878      	ldr	r0, [r7, #4]
 800e670:	f001 fc87 	bl	800ff82 <USBD_CtlError>
      ret = USBD_FAIL;
 800e674:	2303      	movs	r3, #3
 800e676:	75fb      	strb	r3, [r7, #23]
      break;
 800e678:	bf00      	nop
  }

  return (uint8_t)ret;
 800e67a:	7dfb      	ldrb	r3, [r7, #23]
}
 800e67c:	4618      	mov	r0, r3
 800e67e:	3718      	adds	r7, #24
 800e680:	46bd      	mov	sp, r7
 800e682:	bd80      	pop	{r7, pc}

0800e684 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e684:	b580      	push	{r7, lr}
 800e686:	b084      	sub	sp, #16
 800e688:	af00      	add	r7, sp, #0
 800e68a:	6078      	str	r0, [r7, #4]
 800e68c:	460b      	mov	r3, r1
 800e68e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e696:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	32b0      	adds	r2, #176	@ 0xb0
 800e6a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d101      	bne.n	800e6ae <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800e6aa:	2303      	movs	r3, #3
 800e6ac:	e065      	b.n	800e77a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	32b0      	adds	r2, #176	@ 0xb0
 800e6b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e6bc:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800e6be:	78fb      	ldrb	r3, [r7, #3]
 800e6c0:	f003 020f 	and.w	r2, r3, #15
 800e6c4:	6879      	ldr	r1, [r7, #4]
 800e6c6:	4613      	mov	r3, r2
 800e6c8:	009b      	lsls	r3, r3, #2
 800e6ca:	4413      	add	r3, r2
 800e6cc:	009b      	lsls	r3, r3, #2
 800e6ce:	440b      	add	r3, r1
 800e6d0:	3318      	adds	r3, #24
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	d02f      	beq.n	800e738 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800e6d8:	78fb      	ldrb	r3, [r7, #3]
 800e6da:	f003 020f 	and.w	r2, r3, #15
 800e6de:	6879      	ldr	r1, [r7, #4]
 800e6e0:	4613      	mov	r3, r2
 800e6e2:	009b      	lsls	r3, r3, #2
 800e6e4:	4413      	add	r3, r2
 800e6e6:	009b      	lsls	r3, r3, #2
 800e6e8:	440b      	add	r3, r1
 800e6ea:	3318      	adds	r3, #24
 800e6ec:	681a      	ldr	r2, [r3, #0]
 800e6ee:	78fb      	ldrb	r3, [r7, #3]
 800e6f0:	f003 010f 	and.w	r1, r3, #15
 800e6f4:	68f8      	ldr	r0, [r7, #12]
 800e6f6:	460b      	mov	r3, r1
 800e6f8:	00db      	lsls	r3, r3, #3
 800e6fa:	440b      	add	r3, r1
 800e6fc:	009b      	lsls	r3, r3, #2
 800e6fe:	4403      	add	r3, r0
 800e700:	331c      	adds	r3, #28
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	fbb2 f1f3 	udiv	r1, r2, r3
 800e708:	fb01 f303 	mul.w	r3, r1, r3
 800e70c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800e70e:	2b00      	cmp	r3, #0
 800e710:	d112      	bne.n	800e738 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800e712:	78fb      	ldrb	r3, [r7, #3]
 800e714:	f003 020f 	and.w	r2, r3, #15
 800e718:	6879      	ldr	r1, [r7, #4]
 800e71a:	4613      	mov	r3, r2
 800e71c:	009b      	lsls	r3, r3, #2
 800e71e:	4413      	add	r3, r2
 800e720:	009b      	lsls	r3, r3, #2
 800e722:	440b      	add	r3, r1
 800e724:	3318      	adds	r3, #24
 800e726:	2200      	movs	r2, #0
 800e728:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e72a:	78f9      	ldrb	r1, [r7, #3]
 800e72c:	2300      	movs	r3, #0
 800e72e:	2200      	movs	r2, #0
 800e730:	6878      	ldr	r0, [r7, #4]
 800e732:	f002 fa00 	bl	8010b36 <USBD_LL_Transmit>
 800e736:	e01f      	b.n	800e778 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800e738:	68bb      	ldr	r3, [r7, #8]
 800e73a:	2200      	movs	r2, #0
 800e73c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e746:	687a      	ldr	r2, [r7, #4]
 800e748:	33b0      	adds	r3, #176	@ 0xb0
 800e74a:	009b      	lsls	r3, r3, #2
 800e74c:	4413      	add	r3, r2
 800e74e:	685b      	ldr	r3, [r3, #4]
 800e750:	691b      	ldr	r3, [r3, #16]
 800e752:	2b00      	cmp	r3, #0
 800e754:	d010      	beq.n	800e778 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e75c:	687a      	ldr	r2, [r7, #4]
 800e75e:	33b0      	adds	r3, #176	@ 0xb0
 800e760:	009b      	lsls	r3, r3, #2
 800e762:	4413      	add	r3, r2
 800e764:	685b      	ldr	r3, [r3, #4]
 800e766:	691b      	ldr	r3, [r3, #16]
 800e768:	68ba      	ldr	r2, [r7, #8]
 800e76a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800e76e:	68ba      	ldr	r2, [r7, #8]
 800e770:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800e774:	78fa      	ldrb	r2, [r7, #3]
 800e776:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800e778:	2300      	movs	r3, #0
}
 800e77a:	4618      	mov	r0, r3
 800e77c:	3710      	adds	r7, #16
 800e77e:	46bd      	mov	sp, r7
 800e780:	bd80      	pop	{r7, pc}

0800e782 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e782:	b580      	push	{r7, lr}
 800e784:	b084      	sub	sp, #16
 800e786:	af00      	add	r7, sp, #0
 800e788:	6078      	str	r0, [r7, #4]
 800e78a:	460b      	mov	r3, r1
 800e78c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	32b0      	adds	r2, #176	@ 0xb0
 800e798:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e79c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	32b0      	adds	r2, #176	@ 0xb0
 800e7a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e7ac:	2b00      	cmp	r3, #0
 800e7ae:	d101      	bne.n	800e7b4 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800e7b0:	2303      	movs	r3, #3
 800e7b2:	e01a      	b.n	800e7ea <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e7b4:	78fb      	ldrb	r3, [r7, #3]
 800e7b6:	4619      	mov	r1, r3
 800e7b8:	6878      	ldr	r0, [r7, #4]
 800e7ba:	f002 f9fe 	bl	8010bba <USBD_LL_GetRxDataSize>
 800e7be:	4602      	mov	r2, r0
 800e7c0:	68fb      	ldr	r3, [r7, #12]
 800e7c2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e7cc:	687a      	ldr	r2, [r7, #4]
 800e7ce:	33b0      	adds	r3, #176	@ 0xb0
 800e7d0:	009b      	lsls	r3, r3, #2
 800e7d2:	4413      	add	r3, r2
 800e7d4:	685b      	ldr	r3, [r3, #4]
 800e7d6:	68db      	ldr	r3, [r3, #12]
 800e7d8:	68fa      	ldr	r2, [r7, #12]
 800e7da:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800e7de:	68fa      	ldr	r2, [r7, #12]
 800e7e0:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800e7e4:	4611      	mov	r1, r2
 800e7e6:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800e7e8:	2300      	movs	r3, #0
}
 800e7ea:	4618      	mov	r0, r3
 800e7ec:	3710      	adds	r7, #16
 800e7ee:	46bd      	mov	sp, r7
 800e7f0:	bd80      	pop	{r7, pc}

0800e7f2 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800e7f2:	b580      	push	{r7, lr}
 800e7f4:	b084      	sub	sp, #16
 800e7f6:	af00      	add	r7, sp, #0
 800e7f8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	32b0      	adds	r2, #176	@ 0xb0
 800e804:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e808:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e80a:	68fb      	ldr	r3, [r7, #12]
 800e80c:	2b00      	cmp	r3, #0
 800e80e:	d101      	bne.n	800e814 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e810:	2303      	movs	r3, #3
 800e812:	e024      	b.n	800e85e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e81a:	687a      	ldr	r2, [r7, #4]
 800e81c:	33b0      	adds	r3, #176	@ 0xb0
 800e81e:	009b      	lsls	r3, r3, #2
 800e820:	4413      	add	r3, r2
 800e822:	685b      	ldr	r3, [r3, #4]
 800e824:	2b00      	cmp	r3, #0
 800e826:	d019      	beq.n	800e85c <USBD_CDC_EP0_RxReady+0x6a>
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800e82e:	2bff      	cmp	r3, #255	@ 0xff
 800e830:	d014      	beq.n	800e85c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e838:	687a      	ldr	r2, [r7, #4]
 800e83a:	33b0      	adds	r3, #176	@ 0xb0
 800e83c:	009b      	lsls	r3, r3, #2
 800e83e:	4413      	add	r3, r2
 800e840:	685b      	ldr	r3, [r3, #4]
 800e842:	689b      	ldr	r3, [r3, #8]
 800e844:	68fa      	ldr	r2, [r7, #12]
 800e846:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800e84a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800e84c:	68fa      	ldr	r2, [r7, #12]
 800e84e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800e852:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800e854:	68fb      	ldr	r3, [r7, #12]
 800e856:	22ff      	movs	r2, #255	@ 0xff
 800e858:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800e85c:	2300      	movs	r3, #0
}
 800e85e:	4618      	mov	r0, r3
 800e860:	3710      	adds	r7, #16
 800e862:	46bd      	mov	sp, r7
 800e864:	bd80      	pop	{r7, pc}
	...

0800e868 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800e868:	b580      	push	{r7, lr}
 800e86a:	b086      	sub	sp, #24
 800e86c:	af00      	add	r7, sp, #0
 800e86e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e870:	2182      	movs	r1, #130	@ 0x82
 800e872:	4818      	ldr	r0, [pc, #96]	@ (800e8d4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800e874:	f000 fd4f 	bl	800f316 <USBD_GetEpDesc>
 800e878:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e87a:	2101      	movs	r1, #1
 800e87c:	4815      	ldr	r0, [pc, #84]	@ (800e8d4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800e87e:	f000 fd4a 	bl	800f316 <USBD_GetEpDesc>
 800e882:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e884:	2181      	movs	r1, #129	@ 0x81
 800e886:	4813      	ldr	r0, [pc, #76]	@ (800e8d4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800e888:	f000 fd45 	bl	800f316 <USBD_GetEpDesc>
 800e88c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800e88e:	697b      	ldr	r3, [r7, #20]
 800e890:	2b00      	cmp	r3, #0
 800e892:	d002      	beq.n	800e89a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800e894:	697b      	ldr	r3, [r7, #20]
 800e896:	2210      	movs	r2, #16
 800e898:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e89a:	693b      	ldr	r3, [r7, #16]
 800e89c:	2b00      	cmp	r3, #0
 800e89e:	d006      	beq.n	800e8ae <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e8a0:	693b      	ldr	r3, [r7, #16]
 800e8a2:	2200      	movs	r2, #0
 800e8a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e8a8:	711a      	strb	r2, [r3, #4]
 800e8aa:	2200      	movs	r2, #0
 800e8ac:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e8ae:	68fb      	ldr	r3, [r7, #12]
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	d006      	beq.n	800e8c2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e8b4:	68fb      	ldr	r3, [r7, #12]
 800e8b6:	2200      	movs	r2, #0
 800e8b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e8bc:	711a      	strb	r2, [r3, #4]
 800e8be:	2200      	movs	r2, #0
 800e8c0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	2243      	movs	r2, #67	@ 0x43
 800e8c6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e8c8:	4b02      	ldr	r3, [pc, #8]	@ (800e8d4 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800e8ca:	4618      	mov	r0, r3
 800e8cc:	3718      	adds	r7, #24
 800e8ce:	46bd      	mov	sp, r7
 800e8d0:	bd80      	pop	{r7, pc}
 800e8d2:	bf00      	nop
 800e8d4:	200000cc 	.word	0x200000cc

0800e8d8 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800e8d8:	b580      	push	{r7, lr}
 800e8da:	b086      	sub	sp, #24
 800e8dc:	af00      	add	r7, sp, #0
 800e8de:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e8e0:	2182      	movs	r1, #130	@ 0x82
 800e8e2:	4818      	ldr	r0, [pc, #96]	@ (800e944 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e8e4:	f000 fd17 	bl	800f316 <USBD_GetEpDesc>
 800e8e8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e8ea:	2101      	movs	r1, #1
 800e8ec:	4815      	ldr	r0, [pc, #84]	@ (800e944 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e8ee:	f000 fd12 	bl	800f316 <USBD_GetEpDesc>
 800e8f2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e8f4:	2181      	movs	r1, #129	@ 0x81
 800e8f6:	4813      	ldr	r0, [pc, #76]	@ (800e944 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e8f8:	f000 fd0d 	bl	800f316 <USBD_GetEpDesc>
 800e8fc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800e8fe:	697b      	ldr	r3, [r7, #20]
 800e900:	2b00      	cmp	r3, #0
 800e902:	d002      	beq.n	800e90a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800e904:	697b      	ldr	r3, [r7, #20]
 800e906:	2210      	movs	r2, #16
 800e908:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e90a:	693b      	ldr	r3, [r7, #16]
 800e90c:	2b00      	cmp	r3, #0
 800e90e:	d006      	beq.n	800e91e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800e910:	693b      	ldr	r3, [r7, #16]
 800e912:	2200      	movs	r2, #0
 800e914:	711a      	strb	r2, [r3, #4]
 800e916:	2200      	movs	r2, #0
 800e918:	f042 0202 	orr.w	r2, r2, #2
 800e91c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e91e:	68fb      	ldr	r3, [r7, #12]
 800e920:	2b00      	cmp	r3, #0
 800e922:	d006      	beq.n	800e932 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800e924:	68fb      	ldr	r3, [r7, #12]
 800e926:	2200      	movs	r2, #0
 800e928:	711a      	strb	r2, [r3, #4]
 800e92a:	2200      	movs	r2, #0
 800e92c:	f042 0202 	orr.w	r2, r2, #2
 800e930:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	2243      	movs	r2, #67	@ 0x43
 800e936:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e938:	4b02      	ldr	r3, [pc, #8]	@ (800e944 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800e93a:	4618      	mov	r0, r3
 800e93c:	3718      	adds	r7, #24
 800e93e:	46bd      	mov	sp, r7
 800e940:	bd80      	pop	{r7, pc}
 800e942:	bf00      	nop
 800e944:	200000cc 	.word	0x200000cc

0800e948 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800e948:	b580      	push	{r7, lr}
 800e94a:	b086      	sub	sp, #24
 800e94c:	af00      	add	r7, sp, #0
 800e94e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e950:	2182      	movs	r1, #130	@ 0x82
 800e952:	4818      	ldr	r0, [pc, #96]	@ (800e9b4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800e954:	f000 fcdf 	bl	800f316 <USBD_GetEpDesc>
 800e958:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e95a:	2101      	movs	r1, #1
 800e95c:	4815      	ldr	r0, [pc, #84]	@ (800e9b4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800e95e:	f000 fcda 	bl	800f316 <USBD_GetEpDesc>
 800e962:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e964:	2181      	movs	r1, #129	@ 0x81
 800e966:	4813      	ldr	r0, [pc, #76]	@ (800e9b4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800e968:	f000 fcd5 	bl	800f316 <USBD_GetEpDesc>
 800e96c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800e96e:	697b      	ldr	r3, [r7, #20]
 800e970:	2b00      	cmp	r3, #0
 800e972:	d002      	beq.n	800e97a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800e974:	697b      	ldr	r3, [r7, #20]
 800e976:	2210      	movs	r2, #16
 800e978:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e97a:	693b      	ldr	r3, [r7, #16]
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d006      	beq.n	800e98e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e980:	693b      	ldr	r3, [r7, #16]
 800e982:	2200      	movs	r2, #0
 800e984:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e988:	711a      	strb	r2, [r3, #4]
 800e98a:	2200      	movs	r2, #0
 800e98c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e98e:	68fb      	ldr	r3, [r7, #12]
 800e990:	2b00      	cmp	r3, #0
 800e992:	d006      	beq.n	800e9a2 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e994:	68fb      	ldr	r3, [r7, #12]
 800e996:	2200      	movs	r2, #0
 800e998:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e99c:	711a      	strb	r2, [r3, #4]
 800e99e:	2200      	movs	r2, #0
 800e9a0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	2243      	movs	r2, #67	@ 0x43
 800e9a6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e9a8:	4b02      	ldr	r3, [pc, #8]	@ (800e9b4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800e9aa:	4618      	mov	r0, r3
 800e9ac:	3718      	adds	r7, #24
 800e9ae:	46bd      	mov	sp, r7
 800e9b0:	bd80      	pop	{r7, pc}
 800e9b2:	bf00      	nop
 800e9b4:	200000cc 	.word	0x200000cc

0800e9b8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800e9b8:	b480      	push	{r7}
 800e9ba:	b083      	sub	sp, #12
 800e9bc:	af00      	add	r7, sp, #0
 800e9be:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	220a      	movs	r2, #10
 800e9c4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800e9c6:	4b03      	ldr	r3, [pc, #12]	@ (800e9d4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800e9c8:	4618      	mov	r0, r3
 800e9ca:	370c      	adds	r7, #12
 800e9cc:	46bd      	mov	sp, r7
 800e9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9d2:	4770      	bx	lr
 800e9d4:	20000088 	.word	0x20000088

0800e9d8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800e9d8:	b480      	push	{r7}
 800e9da:	b083      	sub	sp, #12
 800e9dc:	af00      	add	r7, sp, #0
 800e9de:	6078      	str	r0, [r7, #4]
 800e9e0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800e9e2:	683b      	ldr	r3, [r7, #0]
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	d101      	bne.n	800e9ec <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800e9e8:	2303      	movs	r3, #3
 800e9ea:	e009      	b.n	800ea00 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e9f2:	687a      	ldr	r2, [r7, #4]
 800e9f4:	33b0      	adds	r3, #176	@ 0xb0
 800e9f6:	009b      	lsls	r3, r3, #2
 800e9f8:	4413      	add	r3, r2
 800e9fa:	683a      	ldr	r2, [r7, #0]
 800e9fc:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800e9fe:	2300      	movs	r3, #0
}
 800ea00:	4618      	mov	r0, r3
 800ea02:	370c      	adds	r7, #12
 800ea04:	46bd      	mov	sp, r7
 800ea06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea0a:	4770      	bx	lr

0800ea0c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800ea0c:	b480      	push	{r7}
 800ea0e:	b087      	sub	sp, #28
 800ea10:	af00      	add	r7, sp, #0
 800ea12:	60f8      	str	r0, [r7, #12]
 800ea14:	60b9      	str	r1, [r7, #8]
 800ea16:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ea18:	68fb      	ldr	r3, [r7, #12]
 800ea1a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ea1e:	68fb      	ldr	r3, [r7, #12]
 800ea20:	32b0      	adds	r2, #176	@ 0xb0
 800ea22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ea26:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800ea28:	697b      	ldr	r3, [r7, #20]
 800ea2a:	2b00      	cmp	r3, #0
 800ea2c:	d101      	bne.n	800ea32 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800ea2e:	2303      	movs	r3, #3
 800ea30:	e008      	b.n	800ea44 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800ea32:	697b      	ldr	r3, [r7, #20]
 800ea34:	68ba      	ldr	r2, [r7, #8]
 800ea36:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800ea3a:	697b      	ldr	r3, [r7, #20]
 800ea3c:	687a      	ldr	r2, [r7, #4]
 800ea3e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800ea42:	2300      	movs	r3, #0
}
 800ea44:	4618      	mov	r0, r3
 800ea46:	371c      	adds	r7, #28
 800ea48:	46bd      	mov	sp, r7
 800ea4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea4e:	4770      	bx	lr

0800ea50 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800ea50:	b480      	push	{r7}
 800ea52:	b085      	sub	sp, #20
 800ea54:	af00      	add	r7, sp, #0
 800ea56:	6078      	str	r0, [r7, #4]
 800ea58:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	32b0      	adds	r2, #176	@ 0xb0
 800ea64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ea68:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800ea6a:	68fb      	ldr	r3, [r7, #12]
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d101      	bne.n	800ea74 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800ea70:	2303      	movs	r3, #3
 800ea72:	e004      	b.n	800ea7e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800ea74:	68fb      	ldr	r3, [r7, #12]
 800ea76:	683a      	ldr	r2, [r7, #0]
 800ea78:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800ea7c:	2300      	movs	r3, #0
}
 800ea7e:	4618      	mov	r0, r3
 800ea80:	3714      	adds	r7, #20
 800ea82:	46bd      	mov	sp, r7
 800ea84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea88:	4770      	bx	lr
	...

0800ea8c <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800ea8c:	b580      	push	{r7, lr}
 800ea8e:	b084      	sub	sp, #16
 800ea90:	af00      	add	r7, sp, #0
 800ea92:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	32b0      	adds	r2, #176	@ 0xb0
 800ea9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eaa2:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800eaa4:	2301      	movs	r3, #1
 800eaa6:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800eaa8:	68bb      	ldr	r3, [r7, #8]
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	d101      	bne.n	800eab2 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800eaae:	2303      	movs	r3, #3
 800eab0:	e025      	b.n	800eafe <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800eab2:	68bb      	ldr	r3, [r7, #8]
 800eab4:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	d11f      	bne.n	800eafc <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800eabc:	68bb      	ldr	r3, [r7, #8]
 800eabe:	2201      	movs	r2, #1
 800eac0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800eac4:	4b10      	ldr	r3, [pc, #64]	@ (800eb08 <USBD_CDC_TransmitPacket+0x7c>)
 800eac6:	781b      	ldrb	r3, [r3, #0]
 800eac8:	f003 020f 	and.w	r2, r3, #15
 800eacc:	68bb      	ldr	r3, [r7, #8]
 800eace:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800ead2:	6878      	ldr	r0, [r7, #4]
 800ead4:	4613      	mov	r3, r2
 800ead6:	009b      	lsls	r3, r3, #2
 800ead8:	4413      	add	r3, r2
 800eada:	009b      	lsls	r3, r3, #2
 800eadc:	4403      	add	r3, r0
 800eade:	3318      	adds	r3, #24
 800eae0:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800eae2:	4b09      	ldr	r3, [pc, #36]	@ (800eb08 <USBD_CDC_TransmitPacket+0x7c>)
 800eae4:	7819      	ldrb	r1, [r3, #0]
 800eae6:	68bb      	ldr	r3, [r7, #8]
 800eae8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800eaec:	68bb      	ldr	r3, [r7, #8]
 800eaee:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800eaf2:	6878      	ldr	r0, [r7, #4]
 800eaf4:	f002 f81f 	bl	8010b36 <USBD_LL_Transmit>

    ret = USBD_OK;
 800eaf8:	2300      	movs	r3, #0
 800eafa:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800eafc:	7bfb      	ldrb	r3, [r7, #15]
}
 800eafe:	4618      	mov	r0, r3
 800eb00:	3710      	adds	r7, #16
 800eb02:	46bd      	mov	sp, r7
 800eb04:	bd80      	pop	{r7, pc}
 800eb06:	bf00      	nop
 800eb08:	2000010f 	.word	0x2000010f

0800eb0c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800eb0c:	b580      	push	{r7, lr}
 800eb0e:	b084      	sub	sp, #16
 800eb10:	af00      	add	r7, sp, #0
 800eb12:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	32b0      	adds	r2, #176	@ 0xb0
 800eb1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb22:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	32b0      	adds	r2, #176	@ 0xb0
 800eb2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb32:	2b00      	cmp	r3, #0
 800eb34:	d101      	bne.n	800eb3a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800eb36:	2303      	movs	r3, #3
 800eb38:	e018      	b.n	800eb6c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	7c1b      	ldrb	r3, [r3, #16]
 800eb3e:	2b00      	cmp	r3, #0
 800eb40:	d10a      	bne.n	800eb58 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800eb42:	4b0c      	ldr	r3, [pc, #48]	@ (800eb74 <USBD_CDC_ReceivePacket+0x68>)
 800eb44:	7819      	ldrb	r1, [r3, #0]
 800eb46:	68fb      	ldr	r3, [r7, #12]
 800eb48:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800eb4c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800eb50:	6878      	ldr	r0, [r7, #4]
 800eb52:	f002 f811 	bl	8010b78 <USBD_LL_PrepareReceive>
 800eb56:	e008      	b.n	800eb6a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800eb58:	4b06      	ldr	r3, [pc, #24]	@ (800eb74 <USBD_CDC_ReceivePacket+0x68>)
 800eb5a:	7819      	ldrb	r1, [r3, #0]
 800eb5c:	68fb      	ldr	r3, [r7, #12]
 800eb5e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800eb62:	2340      	movs	r3, #64	@ 0x40
 800eb64:	6878      	ldr	r0, [r7, #4]
 800eb66:	f002 f807 	bl	8010b78 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800eb6a:	2300      	movs	r3, #0
}
 800eb6c:	4618      	mov	r0, r3
 800eb6e:	3710      	adds	r7, #16
 800eb70:	46bd      	mov	sp, r7
 800eb72:	bd80      	pop	{r7, pc}
 800eb74:	20000110 	.word	0x20000110

0800eb78 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800eb78:	b580      	push	{r7, lr}
 800eb7a:	b086      	sub	sp, #24
 800eb7c:	af00      	add	r7, sp, #0
 800eb7e:	60f8      	str	r0, [r7, #12]
 800eb80:	60b9      	str	r1, [r7, #8]
 800eb82:	4613      	mov	r3, r2
 800eb84:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800eb86:	68fb      	ldr	r3, [r7, #12]
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d101      	bne.n	800eb90 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800eb8c:	2303      	movs	r3, #3
 800eb8e:	e01f      	b.n	800ebd0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	2200      	movs	r2, #0
 800eb94:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800eb98:	68fb      	ldr	r3, [r7, #12]
 800eb9a:	2200      	movs	r2, #0
 800eb9c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800eba0:	68fb      	ldr	r3, [r7, #12]
 800eba2:	2200      	movs	r2, #0
 800eba4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800eba8:	68bb      	ldr	r3, [r7, #8]
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d003      	beq.n	800ebb6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800ebae:	68fb      	ldr	r3, [r7, #12]
 800ebb0:	68ba      	ldr	r2, [r7, #8]
 800ebb2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ebb6:	68fb      	ldr	r3, [r7, #12]
 800ebb8:	2201      	movs	r2, #1
 800ebba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800ebbe:	68fb      	ldr	r3, [r7, #12]
 800ebc0:	79fa      	ldrb	r2, [r7, #7]
 800ebc2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ebc4:	68f8      	ldr	r0, [r7, #12]
 800ebc6:	f001 fe81 	bl	80108cc <USBD_LL_Init>
 800ebca:	4603      	mov	r3, r0
 800ebcc:	75fb      	strb	r3, [r7, #23]

  return ret;
 800ebce:	7dfb      	ldrb	r3, [r7, #23]
}
 800ebd0:	4618      	mov	r0, r3
 800ebd2:	3718      	adds	r7, #24
 800ebd4:	46bd      	mov	sp, r7
 800ebd6:	bd80      	pop	{r7, pc}

0800ebd8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ebd8:	b580      	push	{r7, lr}
 800ebda:	b084      	sub	sp, #16
 800ebdc:	af00      	add	r7, sp, #0
 800ebde:	6078      	str	r0, [r7, #4]
 800ebe0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ebe2:	2300      	movs	r3, #0
 800ebe4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800ebe6:	683b      	ldr	r3, [r7, #0]
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	d101      	bne.n	800ebf0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ebec:	2303      	movs	r3, #3
 800ebee:	e025      	b.n	800ec3c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800ebf0:	687b      	ldr	r3, [r7, #4]
 800ebf2:	683a      	ldr	r2, [r7, #0]
 800ebf4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	32ae      	adds	r2, #174	@ 0xae
 800ec02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	d00f      	beq.n	800ec2c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	32ae      	adds	r2, #174	@ 0xae
 800ec16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec1c:	f107 020e 	add.w	r2, r7, #14
 800ec20:	4610      	mov	r0, r2
 800ec22:	4798      	blx	r3
 800ec24:	4602      	mov	r2, r0
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ec32:	1c5a      	adds	r2, r3, #1
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800ec3a:	2300      	movs	r3, #0
}
 800ec3c:	4618      	mov	r0, r3
 800ec3e:	3710      	adds	r7, #16
 800ec40:	46bd      	mov	sp, r7
 800ec42:	bd80      	pop	{r7, pc}

0800ec44 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ec44:	b580      	push	{r7, lr}
 800ec46:	b082      	sub	sp, #8
 800ec48:	af00      	add	r7, sp, #0
 800ec4a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800ec4c:	6878      	ldr	r0, [r7, #4]
 800ec4e:	f001 fe89 	bl	8010964 <USBD_LL_Start>
 800ec52:	4603      	mov	r3, r0
}
 800ec54:	4618      	mov	r0, r3
 800ec56:	3708      	adds	r7, #8
 800ec58:	46bd      	mov	sp, r7
 800ec5a:	bd80      	pop	{r7, pc}

0800ec5c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800ec5c:	b480      	push	{r7}
 800ec5e:	b083      	sub	sp, #12
 800ec60:	af00      	add	r7, sp, #0
 800ec62:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ec64:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800ec66:	4618      	mov	r0, r3
 800ec68:	370c      	adds	r7, #12
 800ec6a:	46bd      	mov	sp, r7
 800ec6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec70:	4770      	bx	lr

0800ec72 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ec72:	b580      	push	{r7, lr}
 800ec74:	b084      	sub	sp, #16
 800ec76:	af00      	add	r7, sp, #0
 800ec78:	6078      	str	r0, [r7, #4]
 800ec7a:	460b      	mov	r3, r1
 800ec7c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ec7e:	2300      	movs	r3, #0
 800ec80:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	d009      	beq.n	800eca0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ec92:	681b      	ldr	r3, [r3, #0]
 800ec94:	78fa      	ldrb	r2, [r7, #3]
 800ec96:	4611      	mov	r1, r2
 800ec98:	6878      	ldr	r0, [r7, #4]
 800ec9a:	4798      	blx	r3
 800ec9c:	4603      	mov	r3, r0
 800ec9e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800eca0:	7bfb      	ldrb	r3, [r7, #15]
}
 800eca2:	4618      	mov	r0, r3
 800eca4:	3710      	adds	r7, #16
 800eca6:	46bd      	mov	sp, r7
 800eca8:	bd80      	pop	{r7, pc}

0800ecaa <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ecaa:	b580      	push	{r7, lr}
 800ecac:	b084      	sub	sp, #16
 800ecae:	af00      	add	r7, sp, #0
 800ecb0:	6078      	str	r0, [r7, #4]
 800ecb2:	460b      	mov	r3, r1
 800ecb4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ecb6:	2300      	movs	r3, #0
 800ecb8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ecc0:	685b      	ldr	r3, [r3, #4]
 800ecc2:	78fa      	ldrb	r2, [r7, #3]
 800ecc4:	4611      	mov	r1, r2
 800ecc6:	6878      	ldr	r0, [r7, #4]
 800ecc8:	4798      	blx	r3
 800ecca:	4603      	mov	r3, r0
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d001      	beq.n	800ecd4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800ecd0:	2303      	movs	r3, #3
 800ecd2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ecd4:	7bfb      	ldrb	r3, [r7, #15]
}
 800ecd6:	4618      	mov	r0, r3
 800ecd8:	3710      	adds	r7, #16
 800ecda:	46bd      	mov	sp, r7
 800ecdc:	bd80      	pop	{r7, pc}

0800ecde <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ecde:	b580      	push	{r7, lr}
 800ece0:	b084      	sub	sp, #16
 800ece2:	af00      	add	r7, sp, #0
 800ece4:	6078      	str	r0, [r7, #4]
 800ece6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ecee:	6839      	ldr	r1, [r7, #0]
 800ecf0:	4618      	mov	r0, r3
 800ecf2:	f001 f90c 	bl	800ff0e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	2201      	movs	r2, #1
 800ecfa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ecfe:	687b      	ldr	r3, [r7, #4]
 800ed00:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800ed04:	461a      	mov	r2, r3
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ed12:	f003 031f 	and.w	r3, r3, #31
 800ed16:	2b02      	cmp	r3, #2
 800ed18:	d01a      	beq.n	800ed50 <USBD_LL_SetupStage+0x72>
 800ed1a:	2b02      	cmp	r3, #2
 800ed1c:	d822      	bhi.n	800ed64 <USBD_LL_SetupStage+0x86>
 800ed1e:	2b00      	cmp	r3, #0
 800ed20:	d002      	beq.n	800ed28 <USBD_LL_SetupStage+0x4a>
 800ed22:	2b01      	cmp	r3, #1
 800ed24:	d00a      	beq.n	800ed3c <USBD_LL_SetupStage+0x5e>
 800ed26:	e01d      	b.n	800ed64 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ed2e:	4619      	mov	r1, r3
 800ed30:	6878      	ldr	r0, [r7, #4]
 800ed32:	f000 fb63 	bl	800f3fc <USBD_StdDevReq>
 800ed36:	4603      	mov	r3, r0
 800ed38:	73fb      	strb	r3, [r7, #15]
      break;
 800ed3a:	e020      	b.n	800ed7e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ed42:	4619      	mov	r1, r3
 800ed44:	6878      	ldr	r0, [r7, #4]
 800ed46:	f000 fbcb 	bl	800f4e0 <USBD_StdItfReq>
 800ed4a:	4603      	mov	r3, r0
 800ed4c:	73fb      	strb	r3, [r7, #15]
      break;
 800ed4e:	e016      	b.n	800ed7e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ed56:	4619      	mov	r1, r3
 800ed58:	6878      	ldr	r0, [r7, #4]
 800ed5a:	f000 fc2d 	bl	800f5b8 <USBD_StdEPReq>
 800ed5e:	4603      	mov	r3, r0
 800ed60:	73fb      	strb	r3, [r7, #15]
      break;
 800ed62:	e00c      	b.n	800ed7e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ed6a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ed6e:	b2db      	uxtb	r3, r3
 800ed70:	4619      	mov	r1, r3
 800ed72:	6878      	ldr	r0, [r7, #4]
 800ed74:	f001 fe56 	bl	8010a24 <USBD_LL_StallEP>
 800ed78:	4603      	mov	r3, r0
 800ed7a:	73fb      	strb	r3, [r7, #15]
      break;
 800ed7c:	bf00      	nop
  }

  return ret;
 800ed7e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed80:	4618      	mov	r0, r3
 800ed82:	3710      	adds	r7, #16
 800ed84:	46bd      	mov	sp, r7
 800ed86:	bd80      	pop	{r7, pc}

0800ed88 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ed88:	b580      	push	{r7, lr}
 800ed8a:	b086      	sub	sp, #24
 800ed8c:	af00      	add	r7, sp, #0
 800ed8e:	60f8      	str	r0, [r7, #12]
 800ed90:	460b      	mov	r3, r1
 800ed92:	607a      	str	r2, [r7, #4]
 800ed94:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800ed96:	2300      	movs	r3, #0
 800ed98:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800ed9a:	7afb      	ldrb	r3, [r7, #11]
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	d16e      	bne.n	800ee7e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800eda0:	68fb      	ldr	r3, [r7, #12]
 800eda2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800eda6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800edae:	2b03      	cmp	r3, #3
 800edb0:	f040 8098 	bne.w	800eee4 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800edb4:	693b      	ldr	r3, [r7, #16]
 800edb6:	689a      	ldr	r2, [r3, #8]
 800edb8:	693b      	ldr	r3, [r7, #16]
 800edba:	68db      	ldr	r3, [r3, #12]
 800edbc:	429a      	cmp	r2, r3
 800edbe:	d913      	bls.n	800ede8 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800edc0:	693b      	ldr	r3, [r7, #16]
 800edc2:	689a      	ldr	r2, [r3, #8]
 800edc4:	693b      	ldr	r3, [r7, #16]
 800edc6:	68db      	ldr	r3, [r3, #12]
 800edc8:	1ad2      	subs	r2, r2, r3
 800edca:	693b      	ldr	r3, [r7, #16]
 800edcc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800edce:	693b      	ldr	r3, [r7, #16]
 800edd0:	68da      	ldr	r2, [r3, #12]
 800edd2:	693b      	ldr	r3, [r7, #16]
 800edd4:	689b      	ldr	r3, [r3, #8]
 800edd6:	4293      	cmp	r3, r2
 800edd8:	bf28      	it	cs
 800edda:	4613      	movcs	r3, r2
 800eddc:	461a      	mov	r2, r3
 800edde:	6879      	ldr	r1, [r7, #4]
 800ede0:	68f8      	ldr	r0, [r7, #12]
 800ede2:	f001 f994 	bl	801010e <USBD_CtlContinueRx>
 800ede6:	e07d      	b.n	800eee4 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800ede8:	68fb      	ldr	r3, [r7, #12]
 800edea:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800edee:	f003 031f 	and.w	r3, r3, #31
 800edf2:	2b02      	cmp	r3, #2
 800edf4:	d014      	beq.n	800ee20 <USBD_LL_DataOutStage+0x98>
 800edf6:	2b02      	cmp	r3, #2
 800edf8:	d81d      	bhi.n	800ee36 <USBD_LL_DataOutStage+0xae>
 800edfa:	2b00      	cmp	r3, #0
 800edfc:	d002      	beq.n	800ee04 <USBD_LL_DataOutStage+0x7c>
 800edfe:	2b01      	cmp	r3, #1
 800ee00:	d003      	beq.n	800ee0a <USBD_LL_DataOutStage+0x82>
 800ee02:	e018      	b.n	800ee36 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800ee04:	2300      	movs	r3, #0
 800ee06:	75bb      	strb	r3, [r7, #22]
            break;
 800ee08:	e018      	b.n	800ee3c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800ee0a:	68fb      	ldr	r3, [r7, #12]
 800ee0c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ee10:	b2db      	uxtb	r3, r3
 800ee12:	4619      	mov	r1, r3
 800ee14:	68f8      	ldr	r0, [r7, #12]
 800ee16:	f000 fa64 	bl	800f2e2 <USBD_CoreFindIF>
 800ee1a:	4603      	mov	r3, r0
 800ee1c:	75bb      	strb	r3, [r7, #22]
            break;
 800ee1e:	e00d      	b.n	800ee3c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ee26:	b2db      	uxtb	r3, r3
 800ee28:	4619      	mov	r1, r3
 800ee2a:	68f8      	ldr	r0, [r7, #12]
 800ee2c:	f000 fa66 	bl	800f2fc <USBD_CoreFindEP>
 800ee30:	4603      	mov	r3, r0
 800ee32:	75bb      	strb	r3, [r7, #22]
            break;
 800ee34:	e002      	b.n	800ee3c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800ee36:	2300      	movs	r3, #0
 800ee38:	75bb      	strb	r3, [r7, #22]
            break;
 800ee3a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800ee3c:	7dbb      	ldrb	r3, [r7, #22]
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	d119      	bne.n	800ee76 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ee42:	68fb      	ldr	r3, [r7, #12]
 800ee44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ee48:	b2db      	uxtb	r3, r3
 800ee4a:	2b03      	cmp	r3, #3
 800ee4c:	d113      	bne.n	800ee76 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800ee4e:	7dba      	ldrb	r2, [r7, #22]
 800ee50:	68fb      	ldr	r3, [r7, #12]
 800ee52:	32ae      	adds	r2, #174	@ 0xae
 800ee54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ee58:	691b      	ldr	r3, [r3, #16]
 800ee5a:	2b00      	cmp	r3, #0
 800ee5c:	d00b      	beq.n	800ee76 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800ee5e:	7dba      	ldrb	r2, [r7, #22]
 800ee60:	68fb      	ldr	r3, [r7, #12]
 800ee62:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800ee66:	7dba      	ldrb	r2, [r7, #22]
 800ee68:	68fb      	ldr	r3, [r7, #12]
 800ee6a:	32ae      	adds	r2, #174	@ 0xae
 800ee6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ee70:	691b      	ldr	r3, [r3, #16]
 800ee72:	68f8      	ldr	r0, [r7, #12]
 800ee74:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ee76:	68f8      	ldr	r0, [r7, #12]
 800ee78:	f001 f95a 	bl	8010130 <USBD_CtlSendStatus>
 800ee7c:	e032      	b.n	800eee4 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800ee7e:	7afb      	ldrb	r3, [r7, #11]
 800ee80:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ee84:	b2db      	uxtb	r3, r3
 800ee86:	4619      	mov	r1, r3
 800ee88:	68f8      	ldr	r0, [r7, #12]
 800ee8a:	f000 fa37 	bl	800f2fc <USBD_CoreFindEP>
 800ee8e:	4603      	mov	r3, r0
 800ee90:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ee92:	7dbb      	ldrb	r3, [r7, #22]
 800ee94:	2bff      	cmp	r3, #255	@ 0xff
 800ee96:	d025      	beq.n	800eee4 <USBD_LL_DataOutStage+0x15c>
 800ee98:	7dbb      	ldrb	r3, [r7, #22]
 800ee9a:	2b00      	cmp	r3, #0
 800ee9c:	d122      	bne.n	800eee4 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ee9e:	68fb      	ldr	r3, [r7, #12]
 800eea0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eea4:	b2db      	uxtb	r3, r3
 800eea6:	2b03      	cmp	r3, #3
 800eea8:	d117      	bne.n	800eeda <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800eeaa:	7dba      	ldrb	r2, [r7, #22]
 800eeac:	68fb      	ldr	r3, [r7, #12]
 800eeae:	32ae      	adds	r2, #174	@ 0xae
 800eeb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eeb4:	699b      	ldr	r3, [r3, #24]
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	d00f      	beq.n	800eeda <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800eeba:	7dba      	ldrb	r2, [r7, #22]
 800eebc:	68fb      	ldr	r3, [r7, #12]
 800eebe:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800eec2:	7dba      	ldrb	r2, [r7, #22]
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	32ae      	adds	r2, #174	@ 0xae
 800eec8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eecc:	699b      	ldr	r3, [r3, #24]
 800eece:	7afa      	ldrb	r2, [r7, #11]
 800eed0:	4611      	mov	r1, r2
 800eed2:	68f8      	ldr	r0, [r7, #12]
 800eed4:	4798      	blx	r3
 800eed6:	4603      	mov	r3, r0
 800eed8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800eeda:	7dfb      	ldrb	r3, [r7, #23]
 800eedc:	2b00      	cmp	r3, #0
 800eede:	d001      	beq.n	800eee4 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800eee0:	7dfb      	ldrb	r3, [r7, #23]
 800eee2:	e000      	b.n	800eee6 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800eee4:	2300      	movs	r3, #0
}
 800eee6:	4618      	mov	r0, r3
 800eee8:	3718      	adds	r7, #24
 800eeea:	46bd      	mov	sp, r7
 800eeec:	bd80      	pop	{r7, pc}

0800eeee <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800eeee:	b580      	push	{r7, lr}
 800eef0:	b086      	sub	sp, #24
 800eef2:	af00      	add	r7, sp, #0
 800eef4:	60f8      	str	r0, [r7, #12]
 800eef6:	460b      	mov	r3, r1
 800eef8:	607a      	str	r2, [r7, #4]
 800eefa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800eefc:	7afb      	ldrb	r3, [r7, #11]
 800eefe:	2b00      	cmp	r3, #0
 800ef00:	d16f      	bne.n	800efe2 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	3314      	adds	r3, #20
 800ef06:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ef0e:	2b02      	cmp	r3, #2
 800ef10:	d15a      	bne.n	800efc8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800ef12:	693b      	ldr	r3, [r7, #16]
 800ef14:	689a      	ldr	r2, [r3, #8]
 800ef16:	693b      	ldr	r3, [r7, #16]
 800ef18:	68db      	ldr	r3, [r3, #12]
 800ef1a:	429a      	cmp	r2, r3
 800ef1c:	d914      	bls.n	800ef48 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ef1e:	693b      	ldr	r3, [r7, #16]
 800ef20:	689a      	ldr	r2, [r3, #8]
 800ef22:	693b      	ldr	r3, [r7, #16]
 800ef24:	68db      	ldr	r3, [r3, #12]
 800ef26:	1ad2      	subs	r2, r2, r3
 800ef28:	693b      	ldr	r3, [r7, #16]
 800ef2a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800ef2c:	693b      	ldr	r3, [r7, #16]
 800ef2e:	689b      	ldr	r3, [r3, #8]
 800ef30:	461a      	mov	r2, r3
 800ef32:	6879      	ldr	r1, [r7, #4]
 800ef34:	68f8      	ldr	r0, [r7, #12]
 800ef36:	f001 f8bc 	bl	80100b2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ef3a:	2300      	movs	r3, #0
 800ef3c:	2200      	movs	r2, #0
 800ef3e:	2100      	movs	r1, #0
 800ef40:	68f8      	ldr	r0, [r7, #12]
 800ef42:	f001 fe19 	bl	8010b78 <USBD_LL_PrepareReceive>
 800ef46:	e03f      	b.n	800efc8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ef48:	693b      	ldr	r3, [r7, #16]
 800ef4a:	68da      	ldr	r2, [r3, #12]
 800ef4c:	693b      	ldr	r3, [r7, #16]
 800ef4e:	689b      	ldr	r3, [r3, #8]
 800ef50:	429a      	cmp	r2, r3
 800ef52:	d11c      	bne.n	800ef8e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800ef54:	693b      	ldr	r3, [r7, #16]
 800ef56:	685a      	ldr	r2, [r3, #4]
 800ef58:	693b      	ldr	r3, [r7, #16]
 800ef5a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ef5c:	429a      	cmp	r2, r3
 800ef5e:	d316      	bcc.n	800ef8e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800ef60:	693b      	ldr	r3, [r7, #16]
 800ef62:	685a      	ldr	r2, [r3, #4]
 800ef64:	68fb      	ldr	r3, [r7, #12]
 800ef66:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ef6a:	429a      	cmp	r2, r3
 800ef6c:	d20f      	bcs.n	800ef8e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ef6e:	2200      	movs	r2, #0
 800ef70:	2100      	movs	r1, #0
 800ef72:	68f8      	ldr	r0, [r7, #12]
 800ef74:	f001 f89d 	bl	80100b2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ef78:	68fb      	ldr	r3, [r7, #12]
 800ef7a:	2200      	movs	r2, #0
 800ef7c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ef80:	2300      	movs	r3, #0
 800ef82:	2200      	movs	r2, #0
 800ef84:	2100      	movs	r1, #0
 800ef86:	68f8      	ldr	r0, [r7, #12]
 800ef88:	f001 fdf6 	bl	8010b78 <USBD_LL_PrepareReceive>
 800ef8c:	e01c      	b.n	800efc8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ef8e:	68fb      	ldr	r3, [r7, #12]
 800ef90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ef94:	b2db      	uxtb	r3, r3
 800ef96:	2b03      	cmp	r3, #3
 800ef98:	d10f      	bne.n	800efba <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800ef9a:	68fb      	ldr	r3, [r7, #12]
 800ef9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800efa0:	68db      	ldr	r3, [r3, #12]
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d009      	beq.n	800efba <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800efa6:	68fb      	ldr	r3, [r7, #12]
 800efa8:	2200      	movs	r2, #0
 800efaa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800efae:	68fb      	ldr	r3, [r7, #12]
 800efb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800efb4:	68db      	ldr	r3, [r3, #12]
 800efb6:	68f8      	ldr	r0, [r7, #12]
 800efb8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800efba:	2180      	movs	r1, #128	@ 0x80
 800efbc:	68f8      	ldr	r0, [r7, #12]
 800efbe:	f001 fd31 	bl	8010a24 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800efc2:	68f8      	ldr	r0, [r7, #12]
 800efc4:	f001 f8c7 	bl	8010156 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800efc8:	68fb      	ldr	r3, [r7, #12]
 800efca:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800efce:	2b00      	cmp	r3, #0
 800efd0:	d03a      	beq.n	800f048 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800efd2:	68f8      	ldr	r0, [r7, #12]
 800efd4:	f7ff fe42 	bl	800ec5c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800efd8:	68fb      	ldr	r3, [r7, #12]
 800efda:	2200      	movs	r2, #0
 800efdc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800efe0:	e032      	b.n	800f048 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800efe2:	7afb      	ldrb	r3, [r7, #11]
 800efe4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800efe8:	b2db      	uxtb	r3, r3
 800efea:	4619      	mov	r1, r3
 800efec:	68f8      	ldr	r0, [r7, #12]
 800efee:	f000 f985 	bl	800f2fc <USBD_CoreFindEP>
 800eff2:	4603      	mov	r3, r0
 800eff4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800eff6:	7dfb      	ldrb	r3, [r7, #23]
 800eff8:	2bff      	cmp	r3, #255	@ 0xff
 800effa:	d025      	beq.n	800f048 <USBD_LL_DataInStage+0x15a>
 800effc:	7dfb      	ldrb	r3, [r7, #23]
 800effe:	2b00      	cmp	r3, #0
 800f000:	d122      	bne.n	800f048 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f002:	68fb      	ldr	r3, [r7, #12]
 800f004:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f008:	b2db      	uxtb	r3, r3
 800f00a:	2b03      	cmp	r3, #3
 800f00c:	d11c      	bne.n	800f048 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800f00e:	7dfa      	ldrb	r2, [r7, #23]
 800f010:	68fb      	ldr	r3, [r7, #12]
 800f012:	32ae      	adds	r2, #174	@ 0xae
 800f014:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f018:	695b      	ldr	r3, [r3, #20]
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d014      	beq.n	800f048 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800f01e:	7dfa      	ldrb	r2, [r7, #23]
 800f020:	68fb      	ldr	r3, [r7, #12]
 800f022:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800f026:	7dfa      	ldrb	r2, [r7, #23]
 800f028:	68fb      	ldr	r3, [r7, #12]
 800f02a:	32ae      	adds	r2, #174	@ 0xae
 800f02c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f030:	695b      	ldr	r3, [r3, #20]
 800f032:	7afa      	ldrb	r2, [r7, #11]
 800f034:	4611      	mov	r1, r2
 800f036:	68f8      	ldr	r0, [r7, #12]
 800f038:	4798      	blx	r3
 800f03a:	4603      	mov	r3, r0
 800f03c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800f03e:	7dbb      	ldrb	r3, [r7, #22]
 800f040:	2b00      	cmp	r3, #0
 800f042:	d001      	beq.n	800f048 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800f044:	7dbb      	ldrb	r3, [r7, #22]
 800f046:	e000      	b.n	800f04a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800f048:	2300      	movs	r3, #0
}
 800f04a:	4618      	mov	r0, r3
 800f04c:	3718      	adds	r7, #24
 800f04e:	46bd      	mov	sp, r7
 800f050:	bd80      	pop	{r7, pc}

0800f052 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800f052:	b580      	push	{r7, lr}
 800f054:	b084      	sub	sp, #16
 800f056:	af00      	add	r7, sp, #0
 800f058:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800f05a:	2300      	movs	r3, #0
 800f05c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	2201      	movs	r2, #1
 800f062:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	2200      	movs	r2, #0
 800f06a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	2200      	movs	r2, #0
 800f072:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	2200      	movs	r2, #0
 800f078:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	2200      	movs	r2, #0
 800f080:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f08a:	2b00      	cmp	r3, #0
 800f08c:	d014      	beq.n	800f0b8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f094:	685b      	ldr	r3, [r3, #4]
 800f096:	2b00      	cmp	r3, #0
 800f098:	d00e      	beq.n	800f0b8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f0a0:	685b      	ldr	r3, [r3, #4]
 800f0a2:	687a      	ldr	r2, [r7, #4]
 800f0a4:	6852      	ldr	r2, [r2, #4]
 800f0a6:	b2d2      	uxtb	r2, r2
 800f0a8:	4611      	mov	r1, r2
 800f0aa:	6878      	ldr	r0, [r7, #4]
 800f0ac:	4798      	blx	r3
 800f0ae:	4603      	mov	r3, r0
 800f0b0:	2b00      	cmp	r3, #0
 800f0b2:	d001      	beq.n	800f0b8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800f0b4:	2303      	movs	r3, #3
 800f0b6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f0b8:	2340      	movs	r3, #64	@ 0x40
 800f0ba:	2200      	movs	r2, #0
 800f0bc:	2100      	movs	r1, #0
 800f0be:	6878      	ldr	r0, [r7, #4]
 800f0c0:	f001 fc6b 	bl	801099a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	2201      	movs	r2, #1
 800f0c8:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	2240      	movs	r2, #64	@ 0x40
 800f0d0:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f0d4:	2340      	movs	r3, #64	@ 0x40
 800f0d6:	2200      	movs	r2, #0
 800f0d8:	2180      	movs	r1, #128	@ 0x80
 800f0da:	6878      	ldr	r0, [r7, #4]
 800f0dc:	f001 fc5d 	bl	801099a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	2201      	movs	r2, #1
 800f0e4:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	2240      	movs	r2, #64	@ 0x40
 800f0ea:	621a      	str	r2, [r3, #32]

  return ret;
 800f0ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800f0ee:	4618      	mov	r0, r3
 800f0f0:	3710      	adds	r7, #16
 800f0f2:	46bd      	mov	sp, r7
 800f0f4:	bd80      	pop	{r7, pc}

0800f0f6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800f0f6:	b480      	push	{r7}
 800f0f8:	b083      	sub	sp, #12
 800f0fa:	af00      	add	r7, sp, #0
 800f0fc:	6078      	str	r0, [r7, #4]
 800f0fe:	460b      	mov	r3, r1
 800f100:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	78fa      	ldrb	r2, [r7, #3]
 800f106:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800f108:	2300      	movs	r3, #0
}
 800f10a:	4618      	mov	r0, r3
 800f10c:	370c      	adds	r7, #12
 800f10e:	46bd      	mov	sp, r7
 800f110:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f114:	4770      	bx	lr

0800f116 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800f116:	b480      	push	{r7}
 800f118:	b083      	sub	sp, #12
 800f11a:	af00      	add	r7, sp, #0
 800f11c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f124:	b2db      	uxtb	r3, r3
 800f126:	2b04      	cmp	r3, #4
 800f128:	d006      	beq.n	800f138 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f130:	b2da      	uxtb	r2, r3
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	2204      	movs	r2, #4
 800f13c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800f140:	2300      	movs	r3, #0
}
 800f142:	4618      	mov	r0, r3
 800f144:	370c      	adds	r7, #12
 800f146:	46bd      	mov	sp, r7
 800f148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f14c:	4770      	bx	lr

0800f14e <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800f14e:	b480      	push	{r7}
 800f150:	b083      	sub	sp, #12
 800f152:	af00      	add	r7, sp, #0
 800f154:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f15c:	b2db      	uxtb	r3, r3
 800f15e:	2b04      	cmp	r3, #4
 800f160:	d106      	bne.n	800f170 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800f168:	b2da      	uxtb	r2, r3
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800f170:	2300      	movs	r3, #0
}
 800f172:	4618      	mov	r0, r3
 800f174:	370c      	adds	r7, #12
 800f176:	46bd      	mov	sp, r7
 800f178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f17c:	4770      	bx	lr

0800f17e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800f17e:	b580      	push	{r7, lr}
 800f180:	b082      	sub	sp, #8
 800f182:	af00      	add	r7, sp, #0
 800f184:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f18c:	b2db      	uxtb	r3, r3
 800f18e:	2b03      	cmp	r3, #3
 800f190:	d110      	bne.n	800f1b4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f198:	2b00      	cmp	r3, #0
 800f19a:	d00b      	beq.n	800f1b4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f1a2:	69db      	ldr	r3, [r3, #28]
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	d005      	beq.n	800f1b4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f1ae:	69db      	ldr	r3, [r3, #28]
 800f1b0:	6878      	ldr	r0, [r7, #4]
 800f1b2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800f1b4:	2300      	movs	r3, #0
}
 800f1b6:	4618      	mov	r0, r3
 800f1b8:	3708      	adds	r7, #8
 800f1ba:	46bd      	mov	sp, r7
 800f1bc:	bd80      	pop	{r7, pc}

0800f1be <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800f1be:	b580      	push	{r7, lr}
 800f1c0:	b082      	sub	sp, #8
 800f1c2:	af00      	add	r7, sp, #0
 800f1c4:	6078      	str	r0, [r7, #4]
 800f1c6:	460b      	mov	r3, r1
 800f1c8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	32ae      	adds	r2, #174	@ 0xae
 800f1d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f1d8:	2b00      	cmp	r3, #0
 800f1da:	d101      	bne.n	800f1e0 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800f1dc:	2303      	movs	r3, #3
 800f1de:	e01c      	b.n	800f21a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f1e6:	b2db      	uxtb	r3, r3
 800f1e8:	2b03      	cmp	r3, #3
 800f1ea:	d115      	bne.n	800f218 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	32ae      	adds	r2, #174	@ 0xae
 800f1f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f1fa:	6a1b      	ldr	r3, [r3, #32]
 800f1fc:	2b00      	cmp	r3, #0
 800f1fe:	d00b      	beq.n	800f218 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	32ae      	adds	r2, #174	@ 0xae
 800f20a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f20e:	6a1b      	ldr	r3, [r3, #32]
 800f210:	78fa      	ldrb	r2, [r7, #3]
 800f212:	4611      	mov	r1, r2
 800f214:	6878      	ldr	r0, [r7, #4]
 800f216:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800f218:	2300      	movs	r3, #0
}
 800f21a:	4618      	mov	r0, r3
 800f21c:	3708      	adds	r7, #8
 800f21e:	46bd      	mov	sp, r7
 800f220:	bd80      	pop	{r7, pc}

0800f222 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800f222:	b580      	push	{r7, lr}
 800f224:	b082      	sub	sp, #8
 800f226:	af00      	add	r7, sp, #0
 800f228:	6078      	str	r0, [r7, #4]
 800f22a:	460b      	mov	r3, r1
 800f22c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	32ae      	adds	r2, #174	@ 0xae
 800f238:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f23c:	2b00      	cmp	r3, #0
 800f23e:	d101      	bne.n	800f244 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800f240:	2303      	movs	r3, #3
 800f242:	e01c      	b.n	800f27e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f24a:	b2db      	uxtb	r3, r3
 800f24c:	2b03      	cmp	r3, #3
 800f24e:	d115      	bne.n	800f27c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	32ae      	adds	r2, #174	@ 0xae
 800f25a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f25e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f260:	2b00      	cmp	r3, #0
 800f262:	d00b      	beq.n	800f27c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	32ae      	adds	r2, #174	@ 0xae
 800f26e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f274:	78fa      	ldrb	r2, [r7, #3]
 800f276:	4611      	mov	r1, r2
 800f278:	6878      	ldr	r0, [r7, #4]
 800f27a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800f27c:	2300      	movs	r3, #0
}
 800f27e:	4618      	mov	r0, r3
 800f280:	3708      	adds	r7, #8
 800f282:	46bd      	mov	sp, r7
 800f284:	bd80      	pop	{r7, pc}

0800f286 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800f286:	b480      	push	{r7}
 800f288:	b083      	sub	sp, #12
 800f28a:	af00      	add	r7, sp, #0
 800f28c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800f28e:	2300      	movs	r3, #0
}
 800f290:	4618      	mov	r0, r3
 800f292:	370c      	adds	r7, #12
 800f294:	46bd      	mov	sp, r7
 800f296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f29a:	4770      	bx	lr

0800f29c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800f29c:	b580      	push	{r7, lr}
 800f29e:	b084      	sub	sp, #16
 800f2a0:	af00      	add	r7, sp, #0
 800f2a2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800f2a4:	2300      	movs	r3, #0
 800f2a6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	2201      	movs	r2, #1
 800f2ac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	d00e      	beq.n	800f2d8 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f2c0:	685b      	ldr	r3, [r3, #4]
 800f2c2:	687a      	ldr	r2, [r7, #4]
 800f2c4:	6852      	ldr	r2, [r2, #4]
 800f2c6:	b2d2      	uxtb	r2, r2
 800f2c8:	4611      	mov	r1, r2
 800f2ca:	6878      	ldr	r0, [r7, #4]
 800f2cc:	4798      	blx	r3
 800f2ce:	4603      	mov	r3, r0
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d001      	beq.n	800f2d8 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800f2d4:	2303      	movs	r3, #3
 800f2d6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800f2d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f2da:	4618      	mov	r0, r3
 800f2dc:	3710      	adds	r7, #16
 800f2de:	46bd      	mov	sp, r7
 800f2e0:	bd80      	pop	{r7, pc}

0800f2e2 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800f2e2:	b480      	push	{r7}
 800f2e4:	b083      	sub	sp, #12
 800f2e6:	af00      	add	r7, sp, #0
 800f2e8:	6078      	str	r0, [r7, #4]
 800f2ea:	460b      	mov	r3, r1
 800f2ec:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800f2ee:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800f2f0:	4618      	mov	r0, r3
 800f2f2:	370c      	adds	r7, #12
 800f2f4:	46bd      	mov	sp, r7
 800f2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2fa:	4770      	bx	lr

0800f2fc <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800f2fc:	b480      	push	{r7}
 800f2fe:	b083      	sub	sp, #12
 800f300:	af00      	add	r7, sp, #0
 800f302:	6078      	str	r0, [r7, #4]
 800f304:	460b      	mov	r3, r1
 800f306:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800f308:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800f30a:	4618      	mov	r0, r3
 800f30c:	370c      	adds	r7, #12
 800f30e:	46bd      	mov	sp, r7
 800f310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f314:	4770      	bx	lr

0800f316 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800f316:	b580      	push	{r7, lr}
 800f318:	b086      	sub	sp, #24
 800f31a:	af00      	add	r7, sp, #0
 800f31c:	6078      	str	r0, [r7, #4]
 800f31e:	460b      	mov	r3, r1
 800f320:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800f32a:	2300      	movs	r3, #0
 800f32c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800f32e:	68fb      	ldr	r3, [r7, #12]
 800f330:	885b      	ldrh	r3, [r3, #2]
 800f332:	b29b      	uxth	r3, r3
 800f334:	68fa      	ldr	r2, [r7, #12]
 800f336:	7812      	ldrb	r2, [r2, #0]
 800f338:	4293      	cmp	r3, r2
 800f33a:	d91f      	bls.n	800f37c <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800f33c:	68fb      	ldr	r3, [r7, #12]
 800f33e:	781b      	ldrb	r3, [r3, #0]
 800f340:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800f342:	e013      	b.n	800f36c <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800f344:	f107 030a 	add.w	r3, r7, #10
 800f348:	4619      	mov	r1, r3
 800f34a:	6978      	ldr	r0, [r7, #20]
 800f34c:	f000 f81b 	bl	800f386 <USBD_GetNextDesc>
 800f350:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800f352:	697b      	ldr	r3, [r7, #20]
 800f354:	785b      	ldrb	r3, [r3, #1]
 800f356:	2b05      	cmp	r3, #5
 800f358:	d108      	bne.n	800f36c <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800f35a:	697b      	ldr	r3, [r7, #20]
 800f35c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800f35e:	693b      	ldr	r3, [r7, #16]
 800f360:	789b      	ldrb	r3, [r3, #2]
 800f362:	78fa      	ldrb	r2, [r7, #3]
 800f364:	429a      	cmp	r2, r3
 800f366:	d008      	beq.n	800f37a <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800f368:	2300      	movs	r3, #0
 800f36a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800f36c:	68fb      	ldr	r3, [r7, #12]
 800f36e:	885b      	ldrh	r3, [r3, #2]
 800f370:	b29a      	uxth	r2, r3
 800f372:	897b      	ldrh	r3, [r7, #10]
 800f374:	429a      	cmp	r2, r3
 800f376:	d8e5      	bhi.n	800f344 <USBD_GetEpDesc+0x2e>
 800f378:	e000      	b.n	800f37c <USBD_GetEpDesc+0x66>
          break;
 800f37a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800f37c:	693b      	ldr	r3, [r7, #16]
}
 800f37e:	4618      	mov	r0, r3
 800f380:	3718      	adds	r7, #24
 800f382:	46bd      	mov	sp, r7
 800f384:	bd80      	pop	{r7, pc}

0800f386 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800f386:	b480      	push	{r7}
 800f388:	b085      	sub	sp, #20
 800f38a:	af00      	add	r7, sp, #0
 800f38c:	6078      	str	r0, [r7, #4]
 800f38e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800f394:	683b      	ldr	r3, [r7, #0]
 800f396:	881b      	ldrh	r3, [r3, #0]
 800f398:	68fa      	ldr	r2, [r7, #12]
 800f39a:	7812      	ldrb	r2, [r2, #0]
 800f39c:	4413      	add	r3, r2
 800f39e:	b29a      	uxth	r2, r3
 800f3a0:	683b      	ldr	r3, [r7, #0]
 800f3a2:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800f3a4:	68fb      	ldr	r3, [r7, #12]
 800f3a6:	781b      	ldrb	r3, [r3, #0]
 800f3a8:	461a      	mov	r2, r3
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	4413      	add	r3, r2
 800f3ae:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800f3b0:	68fb      	ldr	r3, [r7, #12]
}
 800f3b2:	4618      	mov	r0, r3
 800f3b4:	3714      	adds	r7, #20
 800f3b6:	46bd      	mov	sp, r7
 800f3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3bc:	4770      	bx	lr

0800f3be <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800f3be:	b480      	push	{r7}
 800f3c0:	b087      	sub	sp, #28
 800f3c2:	af00      	add	r7, sp, #0
 800f3c4:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800f3ca:	697b      	ldr	r3, [r7, #20]
 800f3cc:	781b      	ldrb	r3, [r3, #0]
 800f3ce:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800f3d0:	697b      	ldr	r3, [r7, #20]
 800f3d2:	3301      	adds	r3, #1
 800f3d4:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800f3d6:	697b      	ldr	r3, [r7, #20]
 800f3d8:	781b      	ldrb	r3, [r3, #0]
 800f3da:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800f3dc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800f3e0:	021b      	lsls	r3, r3, #8
 800f3e2:	b21a      	sxth	r2, r3
 800f3e4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800f3e8:	4313      	orrs	r3, r2
 800f3ea:	b21b      	sxth	r3, r3
 800f3ec:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800f3ee:	89fb      	ldrh	r3, [r7, #14]
}
 800f3f0:	4618      	mov	r0, r3
 800f3f2:	371c      	adds	r7, #28
 800f3f4:	46bd      	mov	sp, r7
 800f3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3fa:	4770      	bx	lr

0800f3fc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f3fc:	b580      	push	{r7, lr}
 800f3fe:	b084      	sub	sp, #16
 800f400:	af00      	add	r7, sp, #0
 800f402:	6078      	str	r0, [r7, #4]
 800f404:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f406:	2300      	movs	r3, #0
 800f408:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f40a:	683b      	ldr	r3, [r7, #0]
 800f40c:	781b      	ldrb	r3, [r3, #0]
 800f40e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f412:	2b40      	cmp	r3, #64	@ 0x40
 800f414:	d005      	beq.n	800f422 <USBD_StdDevReq+0x26>
 800f416:	2b40      	cmp	r3, #64	@ 0x40
 800f418:	d857      	bhi.n	800f4ca <USBD_StdDevReq+0xce>
 800f41a:	2b00      	cmp	r3, #0
 800f41c:	d00f      	beq.n	800f43e <USBD_StdDevReq+0x42>
 800f41e:	2b20      	cmp	r3, #32
 800f420:	d153      	bne.n	800f4ca <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	32ae      	adds	r2, #174	@ 0xae
 800f42c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f430:	689b      	ldr	r3, [r3, #8]
 800f432:	6839      	ldr	r1, [r7, #0]
 800f434:	6878      	ldr	r0, [r7, #4]
 800f436:	4798      	blx	r3
 800f438:	4603      	mov	r3, r0
 800f43a:	73fb      	strb	r3, [r7, #15]
      break;
 800f43c:	e04a      	b.n	800f4d4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f43e:	683b      	ldr	r3, [r7, #0]
 800f440:	785b      	ldrb	r3, [r3, #1]
 800f442:	2b09      	cmp	r3, #9
 800f444:	d83b      	bhi.n	800f4be <USBD_StdDevReq+0xc2>
 800f446:	a201      	add	r2, pc, #4	@ (adr r2, 800f44c <USBD_StdDevReq+0x50>)
 800f448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f44c:	0800f4a1 	.word	0x0800f4a1
 800f450:	0800f4b5 	.word	0x0800f4b5
 800f454:	0800f4bf 	.word	0x0800f4bf
 800f458:	0800f4ab 	.word	0x0800f4ab
 800f45c:	0800f4bf 	.word	0x0800f4bf
 800f460:	0800f47f 	.word	0x0800f47f
 800f464:	0800f475 	.word	0x0800f475
 800f468:	0800f4bf 	.word	0x0800f4bf
 800f46c:	0800f497 	.word	0x0800f497
 800f470:	0800f489 	.word	0x0800f489
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800f474:	6839      	ldr	r1, [r7, #0]
 800f476:	6878      	ldr	r0, [r7, #4]
 800f478:	f000 fa3c 	bl	800f8f4 <USBD_GetDescriptor>
          break;
 800f47c:	e024      	b.n	800f4c8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800f47e:	6839      	ldr	r1, [r7, #0]
 800f480:	6878      	ldr	r0, [r7, #4]
 800f482:	f000 fba1 	bl	800fbc8 <USBD_SetAddress>
          break;
 800f486:	e01f      	b.n	800f4c8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800f488:	6839      	ldr	r1, [r7, #0]
 800f48a:	6878      	ldr	r0, [r7, #4]
 800f48c:	f000 fbe0 	bl	800fc50 <USBD_SetConfig>
 800f490:	4603      	mov	r3, r0
 800f492:	73fb      	strb	r3, [r7, #15]
          break;
 800f494:	e018      	b.n	800f4c8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800f496:	6839      	ldr	r1, [r7, #0]
 800f498:	6878      	ldr	r0, [r7, #4]
 800f49a:	f000 fc83 	bl	800fda4 <USBD_GetConfig>
          break;
 800f49e:	e013      	b.n	800f4c8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800f4a0:	6839      	ldr	r1, [r7, #0]
 800f4a2:	6878      	ldr	r0, [r7, #4]
 800f4a4:	f000 fcb4 	bl	800fe10 <USBD_GetStatus>
          break;
 800f4a8:	e00e      	b.n	800f4c8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800f4aa:	6839      	ldr	r1, [r7, #0]
 800f4ac:	6878      	ldr	r0, [r7, #4]
 800f4ae:	f000 fce3 	bl	800fe78 <USBD_SetFeature>
          break;
 800f4b2:	e009      	b.n	800f4c8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800f4b4:	6839      	ldr	r1, [r7, #0]
 800f4b6:	6878      	ldr	r0, [r7, #4]
 800f4b8:	f000 fd07 	bl	800feca <USBD_ClrFeature>
          break;
 800f4bc:	e004      	b.n	800f4c8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800f4be:	6839      	ldr	r1, [r7, #0]
 800f4c0:	6878      	ldr	r0, [r7, #4]
 800f4c2:	f000 fd5e 	bl	800ff82 <USBD_CtlError>
          break;
 800f4c6:	bf00      	nop
      }
      break;
 800f4c8:	e004      	b.n	800f4d4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800f4ca:	6839      	ldr	r1, [r7, #0]
 800f4cc:	6878      	ldr	r0, [r7, #4]
 800f4ce:	f000 fd58 	bl	800ff82 <USBD_CtlError>
      break;
 800f4d2:	bf00      	nop
  }

  return ret;
 800f4d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800f4d6:	4618      	mov	r0, r3
 800f4d8:	3710      	adds	r7, #16
 800f4da:	46bd      	mov	sp, r7
 800f4dc:	bd80      	pop	{r7, pc}
 800f4de:	bf00      	nop

0800f4e0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f4e0:	b580      	push	{r7, lr}
 800f4e2:	b084      	sub	sp, #16
 800f4e4:	af00      	add	r7, sp, #0
 800f4e6:	6078      	str	r0, [r7, #4]
 800f4e8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f4ea:	2300      	movs	r3, #0
 800f4ec:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f4ee:	683b      	ldr	r3, [r7, #0]
 800f4f0:	781b      	ldrb	r3, [r3, #0]
 800f4f2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f4f6:	2b40      	cmp	r3, #64	@ 0x40
 800f4f8:	d005      	beq.n	800f506 <USBD_StdItfReq+0x26>
 800f4fa:	2b40      	cmp	r3, #64	@ 0x40
 800f4fc:	d852      	bhi.n	800f5a4 <USBD_StdItfReq+0xc4>
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	d001      	beq.n	800f506 <USBD_StdItfReq+0x26>
 800f502:	2b20      	cmp	r3, #32
 800f504:	d14e      	bne.n	800f5a4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f50c:	b2db      	uxtb	r3, r3
 800f50e:	3b01      	subs	r3, #1
 800f510:	2b02      	cmp	r3, #2
 800f512:	d840      	bhi.n	800f596 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800f514:	683b      	ldr	r3, [r7, #0]
 800f516:	889b      	ldrh	r3, [r3, #4]
 800f518:	b2db      	uxtb	r3, r3
 800f51a:	2b01      	cmp	r3, #1
 800f51c:	d836      	bhi.n	800f58c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800f51e:	683b      	ldr	r3, [r7, #0]
 800f520:	889b      	ldrh	r3, [r3, #4]
 800f522:	b2db      	uxtb	r3, r3
 800f524:	4619      	mov	r1, r3
 800f526:	6878      	ldr	r0, [r7, #4]
 800f528:	f7ff fedb 	bl	800f2e2 <USBD_CoreFindIF>
 800f52c:	4603      	mov	r3, r0
 800f52e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f530:	7bbb      	ldrb	r3, [r7, #14]
 800f532:	2bff      	cmp	r3, #255	@ 0xff
 800f534:	d01d      	beq.n	800f572 <USBD_StdItfReq+0x92>
 800f536:	7bbb      	ldrb	r3, [r7, #14]
 800f538:	2b00      	cmp	r3, #0
 800f53a:	d11a      	bne.n	800f572 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800f53c:	7bba      	ldrb	r2, [r7, #14]
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	32ae      	adds	r2, #174	@ 0xae
 800f542:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f546:	689b      	ldr	r3, [r3, #8]
 800f548:	2b00      	cmp	r3, #0
 800f54a:	d00f      	beq.n	800f56c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800f54c:	7bba      	ldrb	r2, [r7, #14]
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800f554:	7bba      	ldrb	r2, [r7, #14]
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	32ae      	adds	r2, #174	@ 0xae
 800f55a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f55e:	689b      	ldr	r3, [r3, #8]
 800f560:	6839      	ldr	r1, [r7, #0]
 800f562:	6878      	ldr	r0, [r7, #4]
 800f564:	4798      	blx	r3
 800f566:	4603      	mov	r3, r0
 800f568:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800f56a:	e004      	b.n	800f576 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800f56c:	2303      	movs	r3, #3
 800f56e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800f570:	e001      	b.n	800f576 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800f572:	2303      	movs	r3, #3
 800f574:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800f576:	683b      	ldr	r3, [r7, #0]
 800f578:	88db      	ldrh	r3, [r3, #6]
 800f57a:	2b00      	cmp	r3, #0
 800f57c:	d110      	bne.n	800f5a0 <USBD_StdItfReq+0xc0>
 800f57e:	7bfb      	ldrb	r3, [r7, #15]
 800f580:	2b00      	cmp	r3, #0
 800f582:	d10d      	bne.n	800f5a0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800f584:	6878      	ldr	r0, [r7, #4]
 800f586:	f000 fdd3 	bl	8010130 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800f58a:	e009      	b.n	800f5a0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800f58c:	6839      	ldr	r1, [r7, #0]
 800f58e:	6878      	ldr	r0, [r7, #4]
 800f590:	f000 fcf7 	bl	800ff82 <USBD_CtlError>
          break;
 800f594:	e004      	b.n	800f5a0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800f596:	6839      	ldr	r1, [r7, #0]
 800f598:	6878      	ldr	r0, [r7, #4]
 800f59a:	f000 fcf2 	bl	800ff82 <USBD_CtlError>
          break;
 800f59e:	e000      	b.n	800f5a2 <USBD_StdItfReq+0xc2>
          break;
 800f5a0:	bf00      	nop
      }
      break;
 800f5a2:	e004      	b.n	800f5ae <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800f5a4:	6839      	ldr	r1, [r7, #0]
 800f5a6:	6878      	ldr	r0, [r7, #4]
 800f5a8:	f000 fceb 	bl	800ff82 <USBD_CtlError>
      break;
 800f5ac:	bf00      	nop
  }

  return ret;
 800f5ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800f5b0:	4618      	mov	r0, r3
 800f5b2:	3710      	adds	r7, #16
 800f5b4:	46bd      	mov	sp, r7
 800f5b6:	bd80      	pop	{r7, pc}

0800f5b8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f5b8:	b580      	push	{r7, lr}
 800f5ba:	b084      	sub	sp, #16
 800f5bc:	af00      	add	r7, sp, #0
 800f5be:	6078      	str	r0, [r7, #4]
 800f5c0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800f5c2:	2300      	movs	r3, #0
 800f5c4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800f5c6:	683b      	ldr	r3, [r7, #0]
 800f5c8:	889b      	ldrh	r3, [r3, #4]
 800f5ca:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f5cc:	683b      	ldr	r3, [r7, #0]
 800f5ce:	781b      	ldrb	r3, [r3, #0]
 800f5d0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f5d4:	2b40      	cmp	r3, #64	@ 0x40
 800f5d6:	d007      	beq.n	800f5e8 <USBD_StdEPReq+0x30>
 800f5d8:	2b40      	cmp	r3, #64	@ 0x40
 800f5da:	f200 817f 	bhi.w	800f8dc <USBD_StdEPReq+0x324>
 800f5de:	2b00      	cmp	r3, #0
 800f5e0:	d02a      	beq.n	800f638 <USBD_StdEPReq+0x80>
 800f5e2:	2b20      	cmp	r3, #32
 800f5e4:	f040 817a 	bne.w	800f8dc <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800f5e8:	7bbb      	ldrb	r3, [r7, #14]
 800f5ea:	4619      	mov	r1, r3
 800f5ec:	6878      	ldr	r0, [r7, #4]
 800f5ee:	f7ff fe85 	bl	800f2fc <USBD_CoreFindEP>
 800f5f2:	4603      	mov	r3, r0
 800f5f4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f5f6:	7b7b      	ldrb	r3, [r7, #13]
 800f5f8:	2bff      	cmp	r3, #255	@ 0xff
 800f5fa:	f000 8174 	beq.w	800f8e6 <USBD_StdEPReq+0x32e>
 800f5fe:	7b7b      	ldrb	r3, [r7, #13]
 800f600:	2b00      	cmp	r3, #0
 800f602:	f040 8170 	bne.w	800f8e6 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800f606:	7b7a      	ldrb	r2, [r7, #13]
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800f60e:	7b7a      	ldrb	r2, [r7, #13]
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	32ae      	adds	r2, #174	@ 0xae
 800f614:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f618:	689b      	ldr	r3, [r3, #8]
 800f61a:	2b00      	cmp	r3, #0
 800f61c:	f000 8163 	beq.w	800f8e6 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800f620:	7b7a      	ldrb	r2, [r7, #13]
 800f622:	687b      	ldr	r3, [r7, #4]
 800f624:	32ae      	adds	r2, #174	@ 0xae
 800f626:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f62a:	689b      	ldr	r3, [r3, #8]
 800f62c:	6839      	ldr	r1, [r7, #0]
 800f62e:	6878      	ldr	r0, [r7, #4]
 800f630:	4798      	blx	r3
 800f632:	4603      	mov	r3, r0
 800f634:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800f636:	e156      	b.n	800f8e6 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f638:	683b      	ldr	r3, [r7, #0]
 800f63a:	785b      	ldrb	r3, [r3, #1]
 800f63c:	2b03      	cmp	r3, #3
 800f63e:	d008      	beq.n	800f652 <USBD_StdEPReq+0x9a>
 800f640:	2b03      	cmp	r3, #3
 800f642:	f300 8145 	bgt.w	800f8d0 <USBD_StdEPReq+0x318>
 800f646:	2b00      	cmp	r3, #0
 800f648:	f000 809b 	beq.w	800f782 <USBD_StdEPReq+0x1ca>
 800f64c:	2b01      	cmp	r3, #1
 800f64e:	d03c      	beq.n	800f6ca <USBD_StdEPReq+0x112>
 800f650:	e13e      	b.n	800f8d0 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800f652:	687b      	ldr	r3, [r7, #4]
 800f654:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f658:	b2db      	uxtb	r3, r3
 800f65a:	2b02      	cmp	r3, #2
 800f65c:	d002      	beq.n	800f664 <USBD_StdEPReq+0xac>
 800f65e:	2b03      	cmp	r3, #3
 800f660:	d016      	beq.n	800f690 <USBD_StdEPReq+0xd8>
 800f662:	e02c      	b.n	800f6be <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f664:	7bbb      	ldrb	r3, [r7, #14]
 800f666:	2b00      	cmp	r3, #0
 800f668:	d00d      	beq.n	800f686 <USBD_StdEPReq+0xce>
 800f66a:	7bbb      	ldrb	r3, [r7, #14]
 800f66c:	2b80      	cmp	r3, #128	@ 0x80
 800f66e:	d00a      	beq.n	800f686 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f670:	7bbb      	ldrb	r3, [r7, #14]
 800f672:	4619      	mov	r1, r3
 800f674:	6878      	ldr	r0, [r7, #4]
 800f676:	f001 f9d5 	bl	8010a24 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f67a:	2180      	movs	r1, #128	@ 0x80
 800f67c:	6878      	ldr	r0, [r7, #4]
 800f67e:	f001 f9d1 	bl	8010a24 <USBD_LL_StallEP>
 800f682:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f684:	e020      	b.n	800f6c8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800f686:	6839      	ldr	r1, [r7, #0]
 800f688:	6878      	ldr	r0, [r7, #4]
 800f68a:	f000 fc7a 	bl	800ff82 <USBD_CtlError>
              break;
 800f68e:	e01b      	b.n	800f6c8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f690:	683b      	ldr	r3, [r7, #0]
 800f692:	885b      	ldrh	r3, [r3, #2]
 800f694:	2b00      	cmp	r3, #0
 800f696:	d10e      	bne.n	800f6b6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800f698:	7bbb      	ldrb	r3, [r7, #14]
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	d00b      	beq.n	800f6b6 <USBD_StdEPReq+0xfe>
 800f69e:	7bbb      	ldrb	r3, [r7, #14]
 800f6a0:	2b80      	cmp	r3, #128	@ 0x80
 800f6a2:	d008      	beq.n	800f6b6 <USBD_StdEPReq+0xfe>
 800f6a4:	683b      	ldr	r3, [r7, #0]
 800f6a6:	88db      	ldrh	r3, [r3, #6]
 800f6a8:	2b00      	cmp	r3, #0
 800f6aa:	d104      	bne.n	800f6b6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800f6ac:	7bbb      	ldrb	r3, [r7, #14]
 800f6ae:	4619      	mov	r1, r3
 800f6b0:	6878      	ldr	r0, [r7, #4]
 800f6b2:	f001 f9b7 	bl	8010a24 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800f6b6:	6878      	ldr	r0, [r7, #4]
 800f6b8:	f000 fd3a 	bl	8010130 <USBD_CtlSendStatus>

              break;
 800f6bc:	e004      	b.n	800f6c8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800f6be:	6839      	ldr	r1, [r7, #0]
 800f6c0:	6878      	ldr	r0, [r7, #4]
 800f6c2:	f000 fc5e 	bl	800ff82 <USBD_CtlError>
              break;
 800f6c6:	bf00      	nop
          }
          break;
 800f6c8:	e107      	b.n	800f8da <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f6d0:	b2db      	uxtb	r3, r3
 800f6d2:	2b02      	cmp	r3, #2
 800f6d4:	d002      	beq.n	800f6dc <USBD_StdEPReq+0x124>
 800f6d6:	2b03      	cmp	r3, #3
 800f6d8:	d016      	beq.n	800f708 <USBD_StdEPReq+0x150>
 800f6da:	e04b      	b.n	800f774 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f6dc:	7bbb      	ldrb	r3, [r7, #14]
 800f6de:	2b00      	cmp	r3, #0
 800f6e0:	d00d      	beq.n	800f6fe <USBD_StdEPReq+0x146>
 800f6e2:	7bbb      	ldrb	r3, [r7, #14]
 800f6e4:	2b80      	cmp	r3, #128	@ 0x80
 800f6e6:	d00a      	beq.n	800f6fe <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f6e8:	7bbb      	ldrb	r3, [r7, #14]
 800f6ea:	4619      	mov	r1, r3
 800f6ec:	6878      	ldr	r0, [r7, #4]
 800f6ee:	f001 f999 	bl	8010a24 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f6f2:	2180      	movs	r1, #128	@ 0x80
 800f6f4:	6878      	ldr	r0, [r7, #4]
 800f6f6:	f001 f995 	bl	8010a24 <USBD_LL_StallEP>
 800f6fa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f6fc:	e040      	b.n	800f780 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800f6fe:	6839      	ldr	r1, [r7, #0]
 800f700:	6878      	ldr	r0, [r7, #4]
 800f702:	f000 fc3e 	bl	800ff82 <USBD_CtlError>
              break;
 800f706:	e03b      	b.n	800f780 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f708:	683b      	ldr	r3, [r7, #0]
 800f70a:	885b      	ldrh	r3, [r3, #2]
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	d136      	bne.n	800f77e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800f710:	7bbb      	ldrb	r3, [r7, #14]
 800f712:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f716:	2b00      	cmp	r3, #0
 800f718:	d004      	beq.n	800f724 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800f71a:	7bbb      	ldrb	r3, [r7, #14]
 800f71c:	4619      	mov	r1, r3
 800f71e:	6878      	ldr	r0, [r7, #4]
 800f720:	f001 f99f 	bl	8010a62 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800f724:	6878      	ldr	r0, [r7, #4]
 800f726:	f000 fd03 	bl	8010130 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800f72a:	7bbb      	ldrb	r3, [r7, #14]
 800f72c:	4619      	mov	r1, r3
 800f72e:	6878      	ldr	r0, [r7, #4]
 800f730:	f7ff fde4 	bl	800f2fc <USBD_CoreFindEP>
 800f734:	4603      	mov	r3, r0
 800f736:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f738:	7b7b      	ldrb	r3, [r7, #13]
 800f73a:	2bff      	cmp	r3, #255	@ 0xff
 800f73c:	d01f      	beq.n	800f77e <USBD_StdEPReq+0x1c6>
 800f73e:	7b7b      	ldrb	r3, [r7, #13]
 800f740:	2b00      	cmp	r3, #0
 800f742:	d11c      	bne.n	800f77e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800f744:	7b7a      	ldrb	r2, [r7, #13]
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800f74c:	7b7a      	ldrb	r2, [r7, #13]
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	32ae      	adds	r2, #174	@ 0xae
 800f752:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f756:	689b      	ldr	r3, [r3, #8]
 800f758:	2b00      	cmp	r3, #0
 800f75a:	d010      	beq.n	800f77e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800f75c:	7b7a      	ldrb	r2, [r7, #13]
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	32ae      	adds	r2, #174	@ 0xae
 800f762:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f766:	689b      	ldr	r3, [r3, #8]
 800f768:	6839      	ldr	r1, [r7, #0]
 800f76a:	6878      	ldr	r0, [r7, #4]
 800f76c:	4798      	blx	r3
 800f76e:	4603      	mov	r3, r0
 800f770:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800f772:	e004      	b.n	800f77e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800f774:	6839      	ldr	r1, [r7, #0]
 800f776:	6878      	ldr	r0, [r7, #4]
 800f778:	f000 fc03 	bl	800ff82 <USBD_CtlError>
              break;
 800f77c:	e000      	b.n	800f780 <USBD_StdEPReq+0x1c8>
              break;
 800f77e:	bf00      	nop
          }
          break;
 800f780:	e0ab      	b.n	800f8da <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800f782:	687b      	ldr	r3, [r7, #4]
 800f784:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f788:	b2db      	uxtb	r3, r3
 800f78a:	2b02      	cmp	r3, #2
 800f78c:	d002      	beq.n	800f794 <USBD_StdEPReq+0x1dc>
 800f78e:	2b03      	cmp	r3, #3
 800f790:	d032      	beq.n	800f7f8 <USBD_StdEPReq+0x240>
 800f792:	e097      	b.n	800f8c4 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f794:	7bbb      	ldrb	r3, [r7, #14]
 800f796:	2b00      	cmp	r3, #0
 800f798:	d007      	beq.n	800f7aa <USBD_StdEPReq+0x1f2>
 800f79a:	7bbb      	ldrb	r3, [r7, #14]
 800f79c:	2b80      	cmp	r3, #128	@ 0x80
 800f79e:	d004      	beq.n	800f7aa <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800f7a0:	6839      	ldr	r1, [r7, #0]
 800f7a2:	6878      	ldr	r0, [r7, #4]
 800f7a4:	f000 fbed 	bl	800ff82 <USBD_CtlError>
                break;
 800f7a8:	e091      	b.n	800f8ce <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f7aa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f7ae:	2b00      	cmp	r3, #0
 800f7b0:	da0b      	bge.n	800f7ca <USBD_StdEPReq+0x212>
 800f7b2:	7bbb      	ldrb	r3, [r7, #14]
 800f7b4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f7b8:	4613      	mov	r3, r2
 800f7ba:	009b      	lsls	r3, r3, #2
 800f7bc:	4413      	add	r3, r2
 800f7be:	009b      	lsls	r3, r3, #2
 800f7c0:	3310      	adds	r3, #16
 800f7c2:	687a      	ldr	r2, [r7, #4]
 800f7c4:	4413      	add	r3, r2
 800f7c6:	3304      	adds	r3, #4
 800f7c8:	e00b      	b.n	800f7e2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f7ca:	7bbb      	ldrb	r3, [r7, #14]
 800f7cc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f7d0:	4613      	mov	r3, r2
 800f7d2:	009b      	lsls	r3, r3, #2
 800f7d4:	4413      	add	r3, r2
 800f7d6:	009b      	lsls	r3, r3, #2
 800f7d8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800f7dc:	687a      	ldr	r2, [r7, #4]
 800f7de:	4413      	add	r3, r2
 800f7e0:	3304      	adds	r3, #4
 800f7e2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800f7e4:	68bb      	ldr	r3, [r7, #8]
 800f7e6:	2200      	movs	r2, #0
 800f7e8:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f7ea:	68bb      	ldr	r3, [r7, #8]
 800f7ec:	2202      	movs	r2, #2
 800f7ee:	4619      	mov	r1, r3
 800f7f0:	6878      	ldr	r0, [r7, #4]
 800f7f2:	f000 fc43 	bl	801007c <USBD_CtlSendData>
              break;
 800f7f6:	e06a      	b.n	800f8ce <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800f7f8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f7fc:	2b00      	cmp	r3, #0
 800f7fe:	da11      	bge.n	800f824 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800f800:	7bbb      	ldrb	r3, [r7, #14]
 800f802:	f003 020f 	and.w	r2, r3, #15
 800f806:	6879      	ldr	r1, [r7, #4]
 800f808:	4613      	mov	r3, r2
 800f80a:	009b      	lsls	r3, r3, #2
 800f80c:	4413      	add	r3, r2
 800f80e:	009b      	lsls	r3, r3, #2
 800f810:	440b      	add	r3, r1
 800f812:	3324      	adds	r3, #36	@ 0x24
 800f814:	881b      	ldrh	r3, [r3, #0]
 800f816:	2b00      	cmp	r3, #0
 800f818:	d117      	bne.n	800f84a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800f81a:	6839      	ldr	r1, [r7, #0]
 800f81c:	6878      	ldr	r0, [r7, #4]
 800f81e:	f000 fbb0 	bl	800ff82 <USBD_CtlError>
                  break;
 800f822:	e054      	b.n	800f8ce <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800f824:	7bbb      	ldrb	r3, [r7, #14]
 800f826:	f003 020f 	and.w	r2, r3, #15
 800f82a:	6879      	ldr	r1, [r7, #4]
 800f82c:	4613      	mov	r3, r2
 800f82e:	009b      	lsls	r3, r3, #2
 800f830:	4413      	add	r3, r2
 800f832:	009b      	lsls	r3, r3, #2
 800f834:	440b      	add	r3, r1
 800f836:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f83a:	881b      	ldrh	r3, [r3, #0]
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d104      	bne.n	800f84a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800f840:	6839      	ldr	r1, [r7, #0]
 800f842:	6878      	ldr	r0, [r7, #4]
 800f844:	f000 fb9d 	bl	800ff82 <USBD_CtlError>
                  break;
 800f848:	e041      	b.n	800f8ce <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f84a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f84e:	2b00      	cmp	r3, #0
 800f850:	da0b      	bge.n	800f86a <USBD_StdEPReq+0x2b2>
 800f852:	7bbb      	ldrb	r3, [r7, #14]
 800f854:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f858:	4613      	mov	r3, r2
 800f85a:	009b      	lsls	r3, r3, #2
 800f85c:	4413      	add	r3, r2
 800f85e:	009b      	lsls	r3, r3, #2
 800f860:	3310      	adds	r3, #16
 800f862:	687a      	ldr	r2, [r7, #4]
 800f864:	4413      	add	r3, r2
 800f866:	3304      	adds	r3, #4
 800f868:	e00b      	b.n	800f882 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f86a:	7bbb      	ldrb	r3, [r7, #14]
 800f86c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f870:	4613      	mov	r3, r2
 800f872:	009b      	lsls	r3, r3, #2
 800f874:	4413      	add	r3, r2
 800f876:	009b      	lsls	r3, r3, #2
 800f878:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800f87c:	687a      	ldr	r2, [r7, #4]
 800f87e:	4413      	add	r3, r2
 800f880:	3304      	adds	r3, #4
 800f882:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800f884:	7bbb      	ldrb	r3, [r7, #14]
 800f886:	2b00      	cmp	r3, #0
 800f888:	d002      	beq.n	800f890 <USBD_StdEPReq+0x2d8>
 800f88a:	7bbb      	ldrb	r3, [r7, #14]
 800f88c:	2b80      	cmp	r3, #128	@ 0x80
 800f88e:	d103      	bne.n	800f898 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800f890:	68bb      	ldr	r3, [r7, #8]
 800f892:	2200      	movs	r2, #0
 800f894:	601a      	str	r2, [r3, #0]
 800f896:	e00e      	b.n	800f8b6 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800f898:	7bbb      	ldrb	r3, [r7, #14]
 800f89a:	4619      	mov	r1, r3
 800f89c:	6878      	ldr	r0, [r7, #4]
 800f89e:	f001 f8ff 	bl	8010aa0 <USBD_LL_IsStallEP>
 800f8a2:	4603      	mov	r3, r0
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	d003      	beq.n	800f8b0 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800f8a8:	68bb      	ldr	r3, [r7, #8]
 800f8aa:	2201      	movs	r2, #1
 800f8ac:	601a      	str	r2, [r3, #0]
 800f8ae:	e002      	b.n	800f8b6 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800f8b0:	68bb      	ldr	r3, [r7, #8]
 800f8b2:	2200      	movs	r2, #0
 800f8b4:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f8b6:	68bb      	ldr	r3, [r7, #8]
 800f8b8:	2202      	movs	r2, #2
 800f8ba:	4619      	mov	r1, r3
 800f8bc:	6878      	ldr	r0, [r7, #4]
 800f8be:	f000 fbdd 	bl	801007c <USBD_CtlSendData>
              break;
 800f8c2:	e004      	b.n	800f8ce <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800f8c4:	6839      	ldr	r1, [r7, #0]
 800f8c6:	6878      	ldr	r0, [r7, #4]
 800f8c8:	f000 fb5b 	bl	800ff82 <USBD_CtlError>
              break;
 800f8cc:	bf00      	nop
          }
          break;
 800f8ce:	e004      	b.n	800f8da <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800f8d0:	6839      	ldr	r1, [r7, #0]
 800f8d2:	6878      	ldr	r0, [r7, #4]
 800f8d4:	f000 fb55 	bl	800ff82 <USBD_CtlError>
          break;
 800f8d8:	bf00      	nop
      }
      break;
 800f8da:	e005      	b.n	800f8e8 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800f8dc:	6839      	ldr	r1, [r7, #0]
 800f8de:	6878      	ldr	r0, [r7, #4]
 800f8e0:	f000 fb4f 	bl	800ff82 <USBD_CtlError>
      break;
 800f8e4:	e000      	b.n	800f8e8 <USBD_StdEPReq+0x330>
      break;
 800f8e6:	bf00      	nop
  }

  return ret;
 800f8e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f8ea:	4618      	mov	r0, r3
 800f8ec:	3710      	adds	r7, #16
 800f8ee:	46bd      	mov	sp, r7
 800f8f0:	bd80      	pop	{r7, pc}
	...

0800f8f4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f8f4:	b580      	push	{r7, lr}
 800f8f6:	b084      	sub	sp, #16
 800f8f8:	af00      	add	r7, sp, #0
 800f8fa:	6078      	str	r0, [r7, #4]
 800f8fc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f8fe:	2300      	movs	r3, #0
 800f900:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800f902:	2300      	movs	r3, #0
 800f904:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800f906:	2300      	movs	r3, #0
 800f908:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800f90a:	683b      	ldr	r3, [r7, #0]
 800f90c:	885b      	ldrh	r3, [r3, #2]
 800f90e:	0a1b      	lsrs	r3, r3, #8
 800f910:	b29b      	uxth	r3, r3
 800f912:	3b01      	subs	r3, #1
 800f914:	2b06      	cmp	r3, #6
 800f916:	f200 8128 	bhi.w	800fb6a <USBD_GetDescriptor+0x276>
 800f91a:	a201      	add	r2, pc, #4	@ (adr r2, 800f920 <USBD_GetDescriptor+0x2c>)
 800f91c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f920:	0800f93d 	.word	0x0800f93d
 800f924:	0800f955 	.word	0x0800f955
 800f928:	0800f995 	.word	0x0800f995
 800f92c:	0800fb6b 	.word	0x0800fb6b
 800f930:	0800fb6b 	.word	0x0800fb6b
 800f934:	0800fb0b 	.word	0x0800fb0b
 800f938:	0800fb37 	.word	0x0800fb37
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f942:	681b      	ldr	r3, [r3, #0]
 800f944:	687a      	ldr	r2, [r7, #4]
 800f946:	7c12      	ldrb	r2, [r2, #16]
 800f948:	f107 0108 	add.w	r1, r7, #8
 800f94c:	4610      	mov	r0, r2
 800f94e:	4798      	blx	r3
 800f950:	60f8      	str	r0, [r7, #12]
      break;
 800f952:	e112      	b.n	800fb7a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	7c1b      	ldrb	r3, [r3, #16]
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d10d      	bne.n	800f978 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f962:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f964:	f107 0208 	add.w	r2, r7, #8
 800f968:	4610      	mov	r0, r2
 800f96a:	4798      	blx	r3
 800f96c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f96e:	68fb      	ldr	r3, [r7, #12]
 800f970:	3301      	adds	r3, #1
 800f972:	2202      	movs	r2, #2
 800f974:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800f976:	e100      	b.n	800fb7a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f97e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f980:	f107 0208 	add.w	r2, r7, #8
 800f984:	4610      	mov	r0, r2
 800f986:	4798      	blx	r3
 800f988:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f98a:	68fb      	ldr	r3, [r7, #12]
 800f98c:	3301      	adds	r3, #1
 800f98e:	2202      	movs	r2, #2
 800f990:	701a      	strb	r2, [r3, #0]
      break;
 800f992:	e0f2      	b.n	800fb7a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800f994:	683b      	ldr	r3, [r7, #0]
 800f996:	885b      	ldrh	r3, [r3, #2]
 800f998:	b2db      	uxtb	r3, r3
 800f99a:	2b05      	cmp	r3, #5
 800f99c:	f200 80ac 	bhi.w	800faf8 <USBD_GetDescriptor+0x204>
 800f9a0:	a201      	add	r2, pc, #4	@ (adr r2, 800f9a8 <USBD_GetDescriptor+0xb4>)
 800f9a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f9a6:	bf00      	nop
 800f9a8:	0800f9c1 	.word	0x0800f9c1
 800f9ac:	0800f9f5 	.word	0x0800f9f5
 800f9b0:	0800fa29 	.word	0x0800fa29
 800f9b4:	0800fa5d 	.word	0x0800fa5d
 800f9b8:	0800fa91 	.word	0x0800fa91
 800f9bc:	0800fac5 	.word	0x0800fac5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f9c6:	685b      	ldr	r3, [r3, #4]
 800f9c8:	2b00      	cmp	r3, #0
 800f9ca:	d00b      	beq.n	800f9e4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f9d2:	685b      	ldr	r3, [r3, #4]
 800f9d4:	687a      	ldr	r2, [r7, #4]
 800f9d6:	7c12      	ldrb	r2, [r2, #16]
 800f9d8:	f107 0108 	add.w	r1, r7, #8
 800f9dc:	4610      	mov	r0, r2
 800f9de:	4798      	blx	r3
 800f9e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f9e2:	e091      	b.n	800fb08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f9e4:	6839      	ldr	r1, [r7, #0]
 800f9e6:	6878      	ldr	r0, [r7, #4]
 800f9e8:	f000 facb 	bl	800ff82 <USBD_CtlError>
            err++;
 800f9ec:	7afb      	ldrb	r3, [r7, #11]
 800f9ee:	3301      	adds	r3, #1
 800f9f0:	72fb      	strb	r3, [r7, #11]
          break;
 800f9f2:	e089      	b.n	800fb08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f9fa:	689b      	ldr	r3, [r3, #8]
 800f9fc:	2b00      	cmp	r3, #0
 800f9fe:	d00b      	beq.n	800fa18 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fa06:	689b      	ldr	r3, [r3, #8]
 800fa08:	687a      	ldr	r2, [r7, #4]
 800fa0a:	7c12      	ldrb	r2, [r2, #16]
 800fa0c:	f107 0108 	add.w	r1, r7, #8
 800fa10:	4610      	mov	r0, r2
 800fa12:	4798      	blx	r3
 800fa14:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fa16:	e077      	b.n	800fb08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800fa18:	6839      	ldr	r1, [r7, #0]
 800fa1a:	6878      	ldr	r0, [r7, #4]
 800fa1c:	f000 fab1 	bl	800ff82 <USBD_CtlError>
            err++;
 800fa20:	7afb      	ldrb	r3, [r7, #11]
 800fa22:	3301      	adds	r3, #1
 800fa24:	72fb      	strb	r3, [r7, #11]
          break;
 800fa26:	e06f      	b.n	800fb08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fa2e:	68db      	ldr	r3, [r3, #12]
 800fa30:	2b00      	cmp	r3, #0
 800fa32:	d00b      	beq.n	800fa4c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fa3a:	68db      	ldr	r3, [r3, #12]
 800fa3c:	687a      	ldr	r2, [r7, #4]
 800fa3e:	7c12      	ldrb	r2, [r2, #16]
 800fa40:	f107 0108 	add.w	r1, r7, #8
 800fa44:	4610      	mov	r0, r2
 800fa46:	4798      	blx	r3
 800fa48:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fa4a:	e05d      	b.n	800fb08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800fa4c:	6839      	ldr	r1, [r7, #0]
 800fa4e:	6878      	ldr	r0, [r7, #4]
 800fa50:	f000 fa97 	bl	800ff82 <USBD_CtlError>
            err++;
 800fa54:	7afb      	ldrb	r3, [r7, #11]
 800fa56:	3301      	adds	r3, #1
 800fa58:	72fb      	strb	r3, [r7, #11]
          break;
 800fa5a:	e055      	b.n	800fb08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fa62:	691b      	ldr	r3, [r3, #16]
 800fa64:	2b00      	cmp	r3, #0
 800fa66:	d00b      	beq.n	800fa80 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fa6e:	691b      	ldr	r3, [r3, #16]
 800fa70:	687a      	ldr	r2, [r7, #4]
 800fa72:	7c12      	ldrb	r2, [r2, #16]
 800fa74:	f107 0108 	add.w	r1, r7, #8
 800fa78:	4610      	mov	r0, r2
 800fa7a:	4798      	blx	r3
 800fa7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fa7e:	e043      	b.n	800fb08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800fa80:	6839      	ldr	r1, [r7, #0]
 800fa82:	6878      	ldr	r0, [r7, #4]
 800fa84:	f000 fa7d 	bl	800ff82 <USBD_CtlError>
            err++;
 800fa88:	7afb      	ldrb	r3, [r7, #11]
 800fa8a:	3301      	adds	r3, #1
 800fa8c:	72fb      	strb	r3, [r7, #11]
          break;
 800fa8e:	e03b      	b.n	800fb08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800fa90:	687b      	ldr	r3, [r7, #4]
 800fa92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fa96:	695b      	ldr	r3, [r3, #20]
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	d00b      	beq.n	800fab4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800faa2:	695b      	ldr	r3, [r3, #20]
 800faa4:	687a      	ldr	r2, [r7, #4]
 800faa6:	7c12      	ldrb	r2, [r2, #16]
 800faa8:	f107 0108 	add.w	r1, r7, #8
 800faac:	4610      	mov	r0, r2
 800faae:	4798      	blx	r3
 800fab0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fab2:	e029      	b.n	800fb08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800fab4:	6839      	ldr	r1, [r7, #0]
 800fab6:	6878      	ldr	r0, [r7, #4]
 800fab8:	f000 fa63 	bl	800ff82 <USBD_CtlError>
            err++;
 800fabc:	7afb      	ldrb	r3, [r7, #11]
 800fabe:	3301      	adds	r3, #1
 800fac0:	72fb      	strb	r3, [r7, #11]
          break;
 800fac2:	e021      	b.n	800fb08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800faca:	699b      	ldr	r3, [r3, #24]
 800facc:	2b00      	cmp	r3, #0
 800face:	d00b      	beq.n	800fae8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fad6:	699b      	ldr	r3, [r3, #24]
 800fad8:	687a      	ldr	r2, [r7, #4]
 800fada:	7c12      	ldrb	r2, [r2, #16]
 800fadc:	f107 0108 	add.w	r1, r7, #8
 800fae0:	4610      	mov	r0, r2
 800fae2:	4798      	blx	r3
 800fae4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fae6:	e00f      	b.n	800fb08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800fae8:	6839      	ldr	r1, [r7, #0]
 800faea:	6878      	ldr	r0, [r7, #4]
 800faec:	f000 fa49 	bl	800ff82 <USBD_CtlError>
            err++;
 800faf0:	7afb      	ldrb	r3, [r7, #11]
 800faf2:	3301      	adds	r3, #1
 800faf4:	72fb      	strb	r3, [r7, #11]
          break;
 800faf6:	e007      	b.n	800fb08 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800faf8:	6839      	ldr	r1, [r7, #0]
 800fafa:	6878      	ldr	r0, [r7, #4]
 800fafc:	f000 fa41 	bl	800ff82 <USBD_CtlError>
          err++;
 800fb00:	7afb      	ldrb	r3, [r7, #11]
 800fb02:	3301      	adds	r3, #1
 800fb04:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800fb06:	bf00      	nop
      }
      break;
 800fb08:	e037      	b.n	800fb7a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	7c1b      	ldrb	r3, [r3, #16]
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	d109      	bne.n	800fb26 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fb18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fb1a:	f107 0208 	add.w	r2, r7, #8
 800fb1e:	4610      	mov	r0, r2
 800fb20:	4798      	blx	r3
 800fb22:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800fb24:	e029      	b.n	800fb7a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800fb26:	6839      	ldr	r1, [r7, #0]
 800fb28:	6878      	ldr	r0, [r7, #4]
 800fb2a:	f000 fa2a 	bl	800ff82 <USBD_CtlError>
        err++;
 800fb2e:	7afb      	ldrb	r3, [r7, #11]
 800fb30:	3301      	adds	r3, #1
 800fb32:	72fb      	strb	r3, [r7, #11]
      break;
 800fb34:	e021      	b.n	800fb7a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	7c1b      	ldrb	r3, [r3, #16]
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	d10d      	bne.n	800fb5a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fb44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fb46:	f107 0208 	add.w	r2, r7, #8
 800fb4a:	4610      	mov	r0, r2
 800fb4c:	4798      	blx	r3
 800fb4e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800fb50:	68fb      	ldr	r3, [r7, #12]
 800fb52:	3301      	adds	r3, #1
 800fb54:	2207      	movs	r2, #7
 800fb56:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800fb58:	e00f      	b.n	800fb7a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800fb5a:	6839      	ldr	r1, [r7, #0]
 800fb5c:	6878      	ldr	r0, [r7, #4]
 800fb5e:	f000 fa10 	bl	800ff82 <USBD_CtlError>
        err++;
 800fb62:	7afb      	ldrb	r3, [r7, #11]
 800fb64:	3301      	adds	r3, #1
 800fb66:	72fb      	strb	r3, [r7, #11]
      break;
 800fb68:	e007      	b.n	800fb7a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800fb6a:	6839      	ldr	r1, [r7, #0]
 800fb6c:	6878      	ldr	r0, [r7, #4]
 800fb6e:	f000 fa08 	bl	800ff82 <USBD_CtlError>
      err++;
 800fb72:	7afb      	ldrb	r3, [r7, #11]
 800fb74:	3301      	adds	r3, #1
 800fb76:	72fb      	strb	r3, [r7, #11]
      break;
 800fb78:	bf00      	nop
  }

  if (err != 0U)
 800fb7a:	7afb      	ldrb	r3, [r7, #11]
 800fb7c:	2b00      	cmp	r3, #0
 800fb7e:	d11e      	bne.n	800fbbe <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800fb80:	683b      	ldr	r3, [r7, #0]
 800fb82:	88db      	ldrh	r3, [r3, #6]
 800fb84:	2b00      	cmp	r3, #0
 800fb86:	d016      	beq.n	800fbb6 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800fb88:	893b      	ldrh	r3, [r7, #8]
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d00e      	beq.n	800fbac <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800fb8e:	683b      	ldr	r3, [r7, #0]
 800fb90:	88da      	ldrh	r2, [r3, #6]
 800fb92:	893b      	ldrh	r3, [r7, #8]
 800fb94:	4293      	cmp	r3, r2
 800fb96:	bf28      	it	cs
 800fb98:	4613      	movcs	r3, r2
 800fb9a:	b29b      	uxth	r3, r3
 800fb9c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800fb9e:	893b      	ldrh	r3, [r7, #8]
 800fba0:	461a      	mov	r2, r3
 800fba2:	68f9      	ldr	r1, [r7, #12]
 800fba4:	6878      	ldr	r0, [r7, #4]
 800fba6:	f000 fa69 	bl	801007c <USBD_CtlSendData>
 800fbaa:	e009      	b.n	800fbc0 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800fbac:	6839      	ldr	r1, [r7, #0]
 800fbae:	6878      	ldr	r0, [r7, #4]
 800fbb0:	f000 f9e7 	bl	800ff82 <USBD_CtlError>
 800fbb4:	e004      	b.n	800fbc0 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800fbb6:	6878      	ldr	r0, [r7, #4]
 800fbb8:	f000 faba 	bl	8010130 <USBD_CtlSendStatus>
 800fbbc:	e000      	b.n	800fbc0 <USBD_GetDescriptor+0x2cc>
    return;
 800fbbe:	bf00      	nop
  }
}
 800fbc0:	3710      	adds	r7, #16
 800fbc2:	46bd      	mov	sp, r7
 800fbc4:	bd80      	pop	{r7, pc}
 800fbc6:	bf00      	nop

0800fbc8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fbc8:	b580      	push	{r7, lr}
 800fbca:	b084      	sub	sp, #16
 800fbcc:	af00      	add	r7, sp, #0
 800fbce:	6078      	str	r0, [r7, #4]
 800fbd0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800fbd2:	683b      	ldr	r3, [r7, #0]
 800fbd4:	889b      	ldrh	r3, [r3, #4]
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	d131      	bne.n	800fc3e <USBD_SetAddress+0x76>
 800fbda:	683b      	ldr	r3, [r7, #0]
 800fbdc:	88db      	ldrh	r3, [r3, #6]
 800fbde:	2b00      	cmp	r3, #0
 800fbe0:	d12d      	bne.n	800fc3e <USBD_SetAddress+0x76>
 800fbe2:	683b      	ldr	r3, [r7, #0]
 800fbe4:	885b      	ldrh	r3, [r3, #2]
 800fbe6:	2b7f      	cmp	r3, #127	@ 0x7f
 800fbe8:	d829      	bhi.n	800fc3e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800fbea:	683b      	ldr	r3, [r7, #0]
 800fbec:	885b      	ldrh	r3, [r3, #2]
 800fbee:	b2db      	uxtb	r3, r3
 800fbf0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fbf4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fbfc:	b2db      	uxtb	r3, r3
 800fbfe:	2b03      	cmp	r3, #3
 800fc00:	d104      	bne.n	800fc0c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800fc02:	6839      	ldr	r1, [r7, #0]
 800fc04:	6878      	ldr	r0, [r7, #4]
 800fc06:	f000 f9bc 	bl	800ff82 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fc0a:	e01d      	b.n	800fc48 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	7bfa      	ldrb	r2, [r7, #15]
 800fc10:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800fc14:	7bfb      	ldrb	r3, [r7, #15]
 800fc16:	4619      	mov	r1, r3
 800fc18:	6878      	ldr	r0, [r7, #4]
 800fc1a:	f000 ff6d 	bl	8010af8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800fc1e:	6878      	ldr	r0, [r7, #4]
 800fc20:	f000 fa86 	bl	8010130 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800fc24:	7bfb      	ldrb	r3, [r7, #15]
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	d004      	beq.n	800fc34 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800fc2a:	687b      	ldr	r3, [r7, #4]
 800fc2c:	2202      	movs	r2, #2
 800fc2e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fc32:	e009      	b.n	800fc48 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	2201      	movs	r2, #1
 800fc38:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fc3c:	e004      	b.n	800fc48 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800fc3e:	6839      	ldr	r1, [r7, #0]
 800fc40:	6878      	ldr	r0, [r7, #4]
 800fc42:	f000 f99e 	bl	800ff82 <USBD_CtlError>
  }
}
 800fc46:	bf00      	nop
 800fc48:	bf00      	nop
 800fc4a:	3710      	adds	r7, #16
 800fc4c:	46bd      	mov	sp, r7
 800fc4e:	bd80      	pop	{r7, pc}

0800fc50 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fc50:	b580      	push	{r7, lr}
 800fc52:	b084      	sub	sp, #16
 800fc54:	af00      	add	r7, sp, #0
 800fc56:	6078      	str	r0, [r7, #4]
 800fc58:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800fc5a:	2300      	movs	r3, #0
 800fc5c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800fc5e:	683b      	ldr	r3, [r7, #0]
 800fc60:	885b      	ldrh	r3, [r3, #2]
 800fc62:	b2da      	uxtb	r2, r3
 800fc64:	4b4e      	ldr	r3, [pc, #312]	@ (800fda0 <USBD_SetConfig+0x150>)
 800fc66:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800fc68:	4b4d      	ldr	r3, [pc, #308]	@ (800fda0 <USBD_SetConfig+0x150>)
 800fc6a:	781b      	ldrb	r3, [r3, #0]
 800fc6c:	2b01      	cmp	r3, #1
 800fc6e:	d905      	bls.n	800fc7c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800fc70:	6839      	ldr	r1, [r7, #0]
 800fc72:	6878      	ldr	r0, [r7, #4]
 800fc74:	f000 f985 	bl	800ff82 <USBD_CtlError>
    return USBD_FAIL;
 800fc78:	2303      	movs	r3, #3
 800fc7a:	e08c      	b.n	800fd96 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fc82:	b2db      	uxtb	r3, r3
 800fc84:	2b02      	cmp	r3, #2
 800fc86:	d002      	beq.n	800fc8e <USBD_SetConfig+0x3e>
 800fc88:	2b03      	cmp	r3, #3
 800fc8a:	d029      	beq.n	800fce0 <USBD_SetConfig+0x90>
 800fc8c:	e075      	b.n	800fd7a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800fc8e:	4b44      	ldr	r3, [pc, #272]	@ (800fda0 <USBD_SetConfig+0x150>)
 800fc90:	781b      	ldrb	r3, [r3, #0]
 800fc92:	2b00      	cmp	r3, #0
 800fc94:	d020      	beq.n	800fcd8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800fc96:	4b42      	ldr	r3, [pc, #264]	@ (800fda0 <USBD_SetConfig+0x150>)
 800fc98:	781b      	ldrb	r3, [r3, #0]
 800fc9a:	461a      	mov	r2, r3
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800fca0:	4b3f      	ldr	r3, [pc, #252]	@ (800fda0 <USBD_SetConfig+0x150>)
 800fca2:	781b      	ldrb	r3, [r3, #0]
 800fca4:	4619      	mov	r1, r3
 800fca6:	6878      	ldr	r0, [r7, #4]
 800fca8:	f7fe ffe3 	bl	800ec72 <USBD_SetClassConfig>
 800fcac:	4603      	mov	r3, r0
 800fcae:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800fcb0:	7bfb      	ldrb	r3, [r7, #15]
 800fcb2:	2b00      	cmp	r3, #0
 800fcb4:	d008      	beq.n	800fcc8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800fcb6:	6839      	ldr	r1, [r7, #0]
 800fcb8:	6878      	ldr	r0, [r7, #4]
 800fcba:	f000 f962 	bl	800ff82 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	2202      	movs	r2, #2
 800fcc2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800fcc6:	e065      	b.n	800fd94 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800fcc8:	6878      	ldr	r0, [r7, #4]
 800fcca:	f000 fa31 	bl	8010130 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	2203      	movs	r2, #3
 800fcd2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800fcd6:	e05d      	b.n	800fd94 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800fcd8:	6878      	ldr	r0, [r7, #4]
 800fcda:	f000 fa29 	bl	8010130 <USBD_CtlSendStatus>
      break;
 800fcde:	e059      	b.n	800fd94 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800fce0:	4b2f      	ldr	r3, [pc, #188]	@ (800fda0 <USBD_SetConfig+0x150>)
 800fce2:	781b      	ldrb	r3, [r3, #0]
 800fce4:	2b00      	cmp	r3, #0
 800fce6:	d112      	bne.n	800fd0e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	2202      	movs	r2, #2
 800fcec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800fcf0:	4b2b      	ldr	r3, [pc, #172]	@ (800fda0 <USBD_SetConfig+0x150>)
 800fcf2:	781b      	ldrb	r3, [r3, #0]
 800fcf4:	461a      	mov	r2, r3
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800fcfa:	4b29      	ldr	r3, [pc, #164]	@ (800fda0 <USBD_SetConfig+0x150>)
 800fcfc:	781b      	ldrb	r3, [r3, #0]
 800fcfe:	4619      	mov	r1, r3
 800fd00:	6878      	ldr	r0, [r7, #4]
 800fd02:	f7fe ffd2 	bl	800ecaa <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800fd06:	6878      	ldr	r0, [r7, #4]
 800fd08:	f000 fa12 	bl	8010130 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800fd0c:	e042      	b.n	800fd94 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800fd0e:	4b24      	ldr	r3, [pc, #144]	@ (800fda0 <USBD_SetConfig+0x150>)
 800fd10:	781b      	ldrb	r3, [r3, #0]
 800fd12:	461a      	mov	r2, r3
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	685b      	ldr	r3, [r3, #4]
 800fd18:	429a      	cmp	r2, r3
 800fd1a:	d02a      	beq.n	800fd72 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800fd1c:	687b      	ldr	r3, [r7, #4]
 800fd1e:	685b      	ldr	r3, [r3, #4]
 800fd20:	b2db      	uxtb	r3, r3
 800fd22:	4619      	mov	r1, r3
 800fd24:	6878      	ldr	r0, [r7, #4]
 800fd26:	f7fe ffc0 	bl	800ecaa <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800fd2a:	4b1d      	ldr	r3, [pc, #116]	@ (800fda0 <USBD_SetConfig+0x150>)
 800fd2c:	781b      	ldrb	r3, [r3, #0]
 800fd2e:	461a      	mov	r2, r3
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800fd34:	4b1a      	ldr	r3, [pc, #104]	@ (800fda0 <USBD_SetConfig+0x150>)
 800fd36:	781b      	ldrb	r3, [r3, #0]
 800fd38:	4619      	mov	r1, r3
 800fd3a:	6878      	ldr	r0, [r7, #4]
 800fd3c:	f7fe ff99 	bl	800ec72 <USBD_SetClassConfig>
 800fd40:	4603      	mov	r3, r0
 800fd42:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800fd44:	7bfb      	ldrb	r3, [r7, #15]
 800fd46:	2b00      	cmp	r3, #0
 800fd48:	d00f      	beq.n	800fd6a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800fd4a:	6839      	ldr	r1, [r7, #0]
 800fd4c:	6878      	ldr	r0, [r7, #4]
 800fd4e:	f000 f918 	bl	800ff82 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	685b      	ldr	r3, [r3, #4]
 800fd56:	b2db      	uxtb	r3, r3
 800fd58:	4619      	mov	r1, r3
 800fd5a:	6878      	ldr	r0, [r7, #4]
 800fd5c:	f7fe ffa5 	bl	800ecaa <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	2202      	movs	r2, #2
 800fd64:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800fd68:	e014      	b.n	800fd94 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800fd6a:	6878      	ldr	r0, [r7, #4]
 800fd6c:	f000 f9e0 	bl	8010130 <USBD_CtlSendStatus>
      break;
 800fd70:	e010      	b.n	800fd94 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800fd72:	6878      	ldr	r0, [r7, #4]
 800fd74:	f000 f9dc 	bl	8010130 <USBD_CtlSendStatus>
      break;
 800fd78:	e00c      	b.n	800fd94 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800fd7a:	6839      	ldr	r1, [r7, #0]
 800fd7c:	6878      	ldr	r0, [r7, #4]
 800fd7e:	f000 f900 	bl	800ff82 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800fd82:	4b07      	ldr	r3, [pc, #28]	@ (800fda0 <USBD_SetConfig+0x150>)
 800fd84:	781b      	ldrb	r3, [r3, #0]
 800fd86:	4619      	mov	r1, r3
 800fd88:	6878      	ldr	r0, [r7, #4]
 800fd8a:	f7fe ff8e 	bl	800ecaa <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800fd8e:	2303      	movs	r3, #3
 800fd90:	73fb      	strb	r3, [r7, #15]
      break;
 800fd92:	bf00      	nop
  }

  return ret;
 800fd94:	7bfb      	ldrb	r3, [r7, #15]
}
 800fd96:	4618      	mov	r0, r3
 800fd98:	3710      	adds	r7, #16
 800fd9a:	46bd      	mov	sp, r7
 800fd9c:	bd80      	pop	{r7, pc}
 800fd9e:	bf00      	nop
 800fda0:	20003e2c 	.word	0x20003e2c

0800fda4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fda4:	b580      	push	{r7, lr}
 800fda6:	b082      	sub	sp, #8
 800fda8:	af00      	add	r7, sp, #0
 800fdaa:	6078      	str	r0, [r7, #4]
 800fdac:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800fdae:	683b      	ldr	r3, [r7, #0]
 800fdb0:	88db      	ldrh	r3, [r3, #6]
 800fdb2:	2b01      	cmp	r3, #1
 800fdb4:	d004      	beq.n	800fdc0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800fdb6:	6839      	ldr	r1, [r7, #0]
 800fdb8:	6878      	ldr	r0, [r7, #4]
 800fdba:	f000 f8e2 	bl	800ff82 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800fdbe:	e023      	b.n	800fe08 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fdc6:	b2db      	uxtb	r3, r3
 800fdc8:	2b02      	cmp	r3, #2
 800fdca:	dc02      	bgt.n	800fdd2 <USBD_GetConfig+0x2e>
 800fdcc:	2b00      	cmp	r3, #0
 800fdce:	dc03      	bgt.n	800fdd8 <USBD_GetConfig+0x34>
 800fdd0:	e015      	b.n	800fdfe <USBD_GetConfig+0x5a>
 800fdd2:	2b03      	cmp	r3, #3
 800fdd4:	d00b      	beq.n	800fdee <USBD_GetConfig+0x4a>
 800fdd6:	e012      	b.n	800fdfe <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	2200      	movs	r2, #0
 800fddc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800fdde:	687b      	ldr	r3, [r7, #4]
 800fde0:	3308      	adds	r3, #8
 800fde2:	2201      	movs	r2, #1
 800fde4:	4619      	mov	r1, r3
 800fde6:	6878      	ldr	r0, [r7, #4]
 800fde8:	f000 f948 	bl	801007c <USBD_CtlSendData>
        break;
 800fdec:	e00c      	b.n	800fe08 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	3304      	adds	r3, #4
 800fdf2:	2201      	movs	r2, #1
 800fdf4:	4619      	mov	r1, r3
 800fdf6:	6878      	ldr	r0, [r7, #4]
 800fdf8:	f000 f940 	bl	801007c <USBD_CtlSendData>
        break;
 800fdfc:	e004      	b.n	800fe08 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800fdfe:	6839      	ldr	r1, [r7, #0]
 800fe00:	6878      	ldr	r0, [r7, #4]
 800fe02:	f000 f8be 	bl	800ff82 <USBD_CtlError>
        break;
 800fe06:	bf00      	nop
}
 800fe08:	bf00      	nop
 800fe0a:	3708      	adds	r7, #8
 800fe0c:	46bd      	mov	sp, r7
 800fe0e:	bd80      	pop	{r7, pc}

0800fe10 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fe10:	b580      	push	{r7, lr}
 800fe12:	b082      	sub	sp, #8
 800fe14:	af00      	add	r7, sp, #0
 800fe16:	6078      	str	r0, [r7, #4]
 800fe18:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fe20:	b2db      	uxtb	r3, r3
 800fe22:	3b01      	subs	r3, #1
 800fe24:	2b02      	cmp	r3, #2
 800fe26:	d81e      	bhi.n	800fe66 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800fe28:	683b      	ldr	r3, [r7, #0]
 800fe2a:	88db      	ldrh	r3, [r3, #6]
 800fe2c:	2b02      	cmp	r3, #2
 800fe2e:	d004      	beq.n	800fe3a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800fe30:	6839      	ldr	r1, [r7, #0]
 800fe32:	6878      	ldr	r0, [r7, #4]
 800fe34:	f000 f8a5 	bl	800ff82 <USBD_CtlError>
        break;
 800fe38:	e01a      	b.n	800fe70 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	2201      	movs	r2, #1
 800fe3e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800fe46:	2b00      	cmp	r3, #0
 800fe48:	d005      	beq.n	800fe56 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	68db      	ldr	r3, [r3, #12]
 800fe4e:	f043 0202 	orr.w	r2, r3, #2
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	330c      	adds	r3, #12
 800fe5a:	2202      	movs	r2, #2
 800fe5c:	4619      	mov	r1, r3
 800fe5e:	6878      	ldr	r0, [r7, #4]
 800fe60:	f000 f90c 	bl	801007c <USBD_CtlSendData>
      break;
 800fe64:	e004      	b.n	800fe70 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800fe66:	6839      	ldr	r1, [r7, #0]
 800fe68:	6878      	ldr	r0, [r7, #4]
 800fe6a:	f000 f88a 	bl	800ff82 <USBD_CtlError>
      break;
 800fe6e:	bf00      	nop
  }
}
 800fe70:	bf00      	nop
 800fe72:	3708      	adds	r7, #8
 800fe74:	46bd      	mov	sp, r7
 800fe76:	bd80      	pop	{r7, pc}

0800fe78 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fe78:	b580      	push	{r7, lr}
 800fe7a:	b082      	sub	sp, #8
 800fe7c:	af00      	add	r7, sp, #0
 800fe7e:	6078      	str	r0, [r7, #4]
 800fe80:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fe82:	683b      	ldr	r3, [r7, #0]
 800fe84:	885b      	ldrh	r3, [r3, #2]
 800fe86:	2b01      	cmp	r3, #1
 800fe88:	d107      	bne.n	800fe9a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	2201      	movs	r2, #1
 800fe8e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800fe92:	6878      	ldr	r0, [r7, #4]
 800fe94:	f000 f94c 	bl	8010130 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800fe98:	e013      	b.n	800fec2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800fe9a:	683b      	ldr	r3, [r7, #0]
 800fe9c:	885b      	ldrh	r3, [r3, #2]
 800fe9e:	2b02      	cmp	r3, #2
 800fea0:	d10b      	bne.n	800feba <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800fea2:	683b      	ldr	r3, [r7, #0]
 800fea4:	889b      	ldrh	r3, [r3, #4]
 800fea6:	0a1b      	lsrs	r3, r3, #8
 800fea8:	b29b      	uxth	r3, r3
 800feaa:	b2da      	uxtb	r2, r3
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800feb2:	6878      	ldr	r0, [r7, #4]
 800feb4:	f000 f93c 	bl	8010130 <USBD_CtlSendStatus>
}
 800feb8:	e003      	b.n	800fec2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800feba:	6839      	ldr	r1, [r7, #0]
 800febc:	6878      	ldr	r0, [r7, #4]
 800febe:	f000 f860 	bl	800ff82 <USBD_CtlError>
}
 800fec2:	bf00      	nop
 800fec4:	3708      	adds	r7, #8
 800fec6:	46bd      	mov	sp, r7
 800fec8:	bd80      	pop	{r7, pc}

0800feca <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800feca:	b580      	push	{r7, lr}
 800fecc:	b082      	sub	sp, #8
 800fece:	af00      	add	r7, sp, #0
 800fed0:	6078      	str	r0, [r7, #4]
 800fed2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800feda:	b2db      	uxtb	r3, r3
 800fedc:	3b01      	subs	r3, #1
 800fede:	2b02      	cmp	r3, #2
 800fee0:	d80b      	bhi.n	800fefa <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fee2:	683b      	ldr	r3, [r7, #0]
 800fee4:	885b      	ldrh	r3, [r3, #2]
 800fee6:	2b01      	cmp	r3, #1
 800fee8:	d10c      	bne.n	800ff04 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	2200      	movs	r2, #0
 800feee:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800fef2:	6878      	ldr	r0, [r7, #4]
 800fef4:	f000 f91c 	bl	8010130 <USBD_CtlSendStatus>
      }
      break;
 800fef8:	e004      	b.n	800ff04 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800fefa:	6839      	ldr	r1, [r7, #0]
 800fefc:	6878      	ldr	r0, [r7, #4]
 800fefe:	f000 f840 	bl	800ff82 <USBD_CtlError>
      break;
 800ff02:	e000      	b.n	800ff06 <USBD_ClrFeature+0x3c>
      break;
 800ff04:	bf00      	nop
  }
}
 800ff06:	bf00      	nop
 800ff08:	3708      	adds	r7, #8
 800ff0a:	46bd      	mov	sp, r7
 800ff0c:	bd80      	pop	{r7, pc}

0800ff0e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ff0e:	b580      	push	{r7, lr}
 800ff10:	b084      	sub	sp, #16
 800ff12:	af00      	add	r7, sp, #0
 800ff14:	6078      	str	r0, [r7, #4]
 800ff16:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ff18:	683b      	ldr	r3, [r7, #0]
 800ff1a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ff1c:	68fb      	ldr	r3, [r7, #12]
 800ff1e:	781a      	ldrb	r2, [r3, #0]
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ff24:	68fb      	ldr	r3, [r7, #12]
 800ff26:	3301      	adds	r3, #1
 800ff28:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ff2a:	68fb      	ldr	r3, [r7, #12]
 800ff2c:	781a      	ldrb	r2, [r3, #0]
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ff32:	68fb      	ldr	r3, [r7, #12]
 800ff34:	3301      	adds	r3, #1
 800ff36:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800ff38:	68f8      	ldr	r0, [r7, #12]
 800ff3a:	f7ff fa40 	bl	800f3be <SWAPBYTE>
 800ff3e:	4603      	mov	r3, r0
 800ff40:	461a      	mov	r2, r3
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ff46:	68fb      	ldr	r3, [r7, #12]
 800ff48:	3301      	adds	r3, #1
 800ff4a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ff4c:	68fb      	ldr	r3, [r7, #12]
 800ff4e:	3301      	adds	r3, #1
 800ff50:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800ff52:	68f8      	ldr	r0, [r7, #12]
 800ff54:	f7ff fa33 	bl	800f3be <SWAPBYTE>
 800ff58:	4603      	mov	r3, r0
 800ff5a:	461a      	mov	r2, r3
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	3301      	adds	r3, #1
 800ff64:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ff66:	68fb      	ldr	r3, [r7, #12]
 800ff68:	3301      	adds	r3, #1
 800ff6a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ff6c:	68f8      	ldr	r0, [r7, #12]
 800ff6e:	f7ff fa26 	bl	800f3be <SWAPBYTE>
 800ff72:	4603      	mov	r3, r0
 800ff74:	461a      	mov	r2, r3
 800ff76:	687b      	ldr	r3, [r7, #4]
 800ff78:	80da      	strh	r2, [r3, #6]
}
 800ff7a:	bf00      	nop
 800ff7c:	3710      	adds	r7, #16
 800ff7e:	46bd      	mov	sp, r7
 800ff80:	bd80      	pop	{r7, pc}

0800ff82 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ff82:	b580      	push	{r7, lr}
 800ff84:	b082      	sub	sp, #8
 800ff86:	af00      	add	r7, sp, #0
 800ff88:	6078      	str	r0, [r7, #4]
 800ff8a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ff8c:	2180      	movs	r1, #128	@ 0x80
 800ff8e:	6878      	ldr	r0, [r7, #4]
 800ff90:	f000 fd48 	bl	8010a24 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ff94:	2100      	movs	r1, #0
 800ff96:	6878      	ldr	r0, [r7, #4]
 800ff98:	f000 fd44 	bl	8010a24 <USBD_LL_StallEP>
}
 800ff9c:	bf00      	nop
 800ff9e:	3708      	adds	r7, #8
 800ffa0:	46bd      	mov	sp, r7
 800ffa2:	bd80      	pop	{r7, pc}

0800ffa4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ffa4:	b580      	push	{r7, lr}
 800ffa6:	b086      	sub	sp, #24
 800ffa8:	af00      	add	r7, sp, #0
 800ffaa:	60f8      	str	r0, [r7, #12]
 800ffac:	60b9      	str	r1, [r7, #8]
 800ffae:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ffb0:	2300      	movs	r3, #0
 800ffb2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800ffb4:	68fb      	ldr	r3, [r7, #12]
 800ffb6:	2b00      	cmp	r3, #0
 800ffb8:	d042      	beq.n	8010040 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800ffba:	68fb      	ldr	r3, [r7, #12]
 800ffbc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800ffbe:	6938      	ldr	r0, [r7, #16]
 800ffc0:	f000 f842 	bl	8010048 <USBD_GetLen>
 800ffc4:	4603      	mov	r3, r0
 800ffc6:	3301      	adds	r3, #1
 800ffc8:	005b      	lsls	r3, r3, #1
 800ffca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ffce:	d808      	bhi.n	800ffe2 <USBD_GetString+0x3e>
 800ffd0:	6938      	ldr	r0, [r7, #16]
 800ffd2:	f000 f839 	bl	8010048 <USBD_GetLen>
 800ffd6:	4603      	mov	r3, r0
 800ffd8:	3301      	adds	r3, #1
 800ffda:	b29b      	uxth	r3, r3
 800ffdc:	005b      	lsls	r3, r3, #1
 800ffde:	b29a      	uxth	r2, r3
 800ffe0:	e001      	b.n	800ffe6 <USBD_GetString+0x42>
 800ffe2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ffea:	7dfb      	ldrb	r3, [r7, #23]
 800ffec:	68ba      	ldr	r2, [r7, #8]
 800ffee:	4413      	add	r3, r2
 800fff0:	687a      	ldr	r2, [r7, #4]
 800fff2:	7812      	ldrb	r2, [r2, #0]
 800fff4:	701a      	strb	r2, [r3, #0]
  idx++;
 800fff6:	7dfb      	ldrb	r3, [r7, #23]
 800fff8:	3301      	adds	r3, #1
 800fffa:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800fffc:	7dfb      	ldrb	r3, [r7, #23]
 800fffe:	68ba      	ldr	r2, [r7, #8]
 8010000:	4413      	add	r3, r2
 8010002:	2203      	movs	r2, #3
 8010004:	701a      	strb	r2, [r3, #0]
  idx++;
 8010006:	7dfb      	ldrb	r3, [r7, #23]
 8010008:	3301      	adds	r3, #1
 801000a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 801000c:	e013      	b.n	8010036 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 801000e:	7dfb      	ldrb	r3, [r7, #23]
 8010010:	68ba      	ldr	r2, [r7, #8]
 8010012:	4413      	add	r3, r2
 8010014:	693a      	ldr	r2, [r7, #16]
 8010016:	7812      	ldrb	r2, [r2, #0]
 8010018:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801001a:	693b      	ldr	r3, [r7, #16]
 801001c:	3301      	adds	r3, #1
 801001e:	613b      	str	r3, [r7, #16]
    idx++;
 8010020:	7dfb      	ldrb	r3, [r7, #23]
 8010022:	3301      	adds	r3, #1
 8010024:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8010026:	7dfb      	ldrb	r3, [r7, #23]
 8010028:	68ba      	ldr	r2, [r7, #8]
 801002a:	4413      	add	r3, r2
 801002c:	2200      	movs	r2, #0
 801002e:	701a      	strb	r2, [r3, #0]
    idx++;
 8010030:	7dfb      	ldrb	r3, [r7, #23]
 8010032:	3301      	adds	r3, #1
 8010034:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8010036:	693b      	ldr	r3, [r7, #16]
 8010038:	781b      	ldrb	r3, [r3, #0]
 801003a:	2b00      	cmp	r3, #0
 801003c:	d1e7      	bne.n	801000e <USBD_GetString+0x6a>
 801003e:	e000      	b.n	8010042 <USBD_GetString+0x9e>
    return;
 8010040:	bf00      	nop
  }
}
 8010042:	3718      	adds	r7, #24
 8010044:	46bd      	mov	sp, r7
 8010046:	bd80      	pop	{r7, pc}

08010048 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8010048:	b480      	push	{r7}
 801004a:	b085      	sub	sp, #20
 801004c:	af00      	add	r7, sp, #0
 801004e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8010050:	2300      	movs	r3, #0
 8010052:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8010058:	e005      	b.n	8010066 <USBD_GetLen+0x1e>
  {
    len++;
 801005a:	7bfb      	ldrb	r3, [r7, #15]
 801005c:	3301      	adds	r3, #1
 801005e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8010060:	68bb      	ldr	r3, [r7, #8]
 8010062:	3301      	adds	r3, #1
 8010064:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8010066:	68bb      	ldr	r3, [r7, #8]
 8010068:	781b      	ldrb	r3, [r3, #0]
 801006a:	2b00      	cmp	r3, #0
 801006c:	d1f5      	bne.n	801005a <USBD_GetLen+0x12>
  }

  return len;
 801006e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010070:	4618      	mov	r0, r3
 8010072:	3714      	adds	r7, #20
 8010074:	46bd      	mov	sp, r7
 8010076:	f85d 7b04 	ldr.w	r7, [sp], #4
 801007a:	4770      	bx	lr

0801007c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801007c:	b580      	push	{r7, lr}
 801007e:	b084      	sub	sp, #16
 8010080:	af00      	add	r7, sp, #0
 8010082:	60f8      	str	r0, [r7, #12]
 8010084:	60b9      	str	r1, [r7, #8]
 8010086:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8010088:	68fb      	ldr	r3, [r7, #12]
 801008a:	2202      	movs	r2, #2
 801008c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8010090:	68fb      	ldr	r3, [r7, #12]
 8010092:	687a      	ldr	r2, [r7, #4]
 8010094:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8010096:	68fb      	ldr	r3, [r7, #12]
 8010098:	687a      	ldr	r2, [r7, #4]
 801009a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	68ba      	ldr	r2, [r7, #8]
 80100a0:	2100      	movs	r1, #0
 80100a2:	68f8      	ldr	r0, [r7, #12]
 80100a4:	f000 fd47 	bl	8010b36 <USBD_LL_Transmit>

  return USBD_OK;
 80100a8:	2300      	movs	r3, #0
}
 80100aa:	4618      	mov	r0, r3
 80100ac:	3710      	adds	r7, #16
 80100ae:	46bd      	mov	sp, r7
 80100b0:	bd80      	pop	{r7, pc}

080100b2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80100b2:	b580      	push	{r7, lr}
 80100b4:	b084      	sub	sp, #16
 80100b6:	af00      	add	r7, sp, #0
 80100b8:	60f8      	str	r0, [r7, #12]
 80100ba:	60b9      	str	r1, [r7, #8]
 80100bc:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80100be:	687b      	ldr	r3, [r7, #4]
 80100c0:	68ba      	ldr	r2, [r7, #8]
 80100c2:	2100      	movs	r1, #0
 80100c4:	68f8      	ldr	r0, [r7, #12]
 80100c6:	f000 fd36 	bl	8010b36 <USBD_LL_Transmit>

  return USBD_OK;
 80100ca:	2300      	movs	r3, #0
}
 80100cc:	4618      	mov	r0, r3
 80100ce:	3710      	adds	r7, #16
 80100d0:	46bd      	mov	sp, r7
 80100d2:	bd80      	pop	{r7, pc}

080100d4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80100d4:	b580      	push	{r7, lr}
 80100d6:	b084      	sub	sp, #16
 80100d8:	af00      	add	r7, sp, #0
 80100da:	60f8      	str	r0, [r7, #12]
 80100dc:	60b9      	str	r1, [r7, #8]
 80100de:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80100e0:	68fb      	ldr	r3, [r7, #12]
 80100e2:	2203      	movs	r2, #3
 80100e4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80100e8:	68fb      	ldr	r3, [r7, #12]
 80100ea:	687a      	ldr	r2, [r7, #4]
 80100ec:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80100f0:	68fb      	ldr	r3, [r7, #12]
 80100f2:	687a      	ldr	r2, [r7, #4]
 80100f4:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	68ba      	ldr	r2, [r7, #8]
 80100fc:	2100      	movs	r1, #0
 80100fe:	68f8      	ldr	r0, [r7, #12]
 8010100:	f000 fd3a 	bl	8010b78 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8010104:	2300      	movs	r3, #0
}
 8010106:	4618      	mov	r0, r3
 8010108:	3710      	adds	r7, #16
 801010a:	46bd      	mov	sp, r7
 801010c:	bd80      	pop	{r7, pc}

0801010e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 801010e:	b580      	push	{r7, lr}
 8010110:	b084      	sub	sp, #16
 8010112:	af00      	add	r7, sp, #0
 8010114:	60f8      	str	r0, [r7, #12]
 8010116:	60b9      	str	r1, [r7, #8]
 8010118:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	68ba      	ldr	r2, [r7, #8]
 801011e:	2100      	movs	r1, #0
 8010120:	68f8      	ldr	r0, [r7, #12]
 8010122:	f000 fd29 	bl	8010b78 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8010126:	2300      	movs	r3, #0
}
 8010128:	4618      	mov	r0, r3
 801012a:	3710      	adds	r7, #16
 801012c:	46bd      	mov	sp, r7
 801012e:	bd80      	pop	{r7, pc}

08010130 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8010130:	b580      	push	{r7, lr}
 8010132:	b082      	sub	sp, #8
 8010134:	af00      	add	r7, sp, #0
 8010136:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	2204      	movs	r2, #4
 801013c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8010140:	2300      	movs	r3, #0
 8010142:	2200      	movs	r2, #0
 8010144:	2100      	movs	r1, #0
 8010146:	6878      	ldr	r0, [r7, #4]
 8010148:	f000 fcf5 	bl	8010b36 <USBD_LL_Transmit>

  return USBD_OK;
 801014c:	2300      	movs	r3, #0
}
 801014e:	4618      	mov	r0, r3
 8010150:	3708      	adds	r7, #8
 8010152:	46bd      	mov	sp, r7
 8010154:	bd80      	pop	{r7, pc}

08010156 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8010156:	b580      	push	{r7, lr}
 8010158:	b082      	sub	sp, #8
 801015a:	af00      	add	r7, sp, #0
 801015c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801015e:	687b      	ldr	r3, [r7, #4]
 8010160:	2205      	movs	r2, #5
 8010162:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010166:	2300      	movs	r3, #0
 8010168:	2200      	movs	r2, #0
 801016a:	2100      	movs	r1, #0
 801016c:	6878      	ldr	r0, [r7, #4]
 801016e:	f000 fd03 	bl	8010b78 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8010172:	2300      	movs	r3, #0
}
 8010174:	4618      	mov	r0, r3
 8010176:	3708      	adds	r7, #8
 8010178:	46bd      	mov	sp, r7
 801017a:	bd80      	pop	{r7, pc}

0801017c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 801017c:	b480      	push	{r7}
 801017e:	b087      	sub	sp, #28
 8010180:	af00      	add	r7, sp, #0
 8010182:	60f8      	str	r0, [r7, #12]
 8010184:	60b9      	str	r1, [r7, #8]
 8010186:	4613      	mov	r3, r2
 8010188:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801018a:	2301      	movs	r3, #1
 801018c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801018e:	2300      	movs	r3, #0
 8010190:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8010192:	4b1f      	ldr	r3, [pc, #124]	@ (8010210 <FATFS_LinkDriverEx+0x94>)
 8010194:	7a5b      	ldrb	r3, [r3, #9]
 8010196:	b2db      	uxtb	r3, r3
 8010198:	2b00      	cmp	r3, #0
 801019a:	d131      	bne.n	8010200 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 801019c:	4b1c      	ldr	r3, [pc, #112]	@ (8010210 <FATFS_LinkDriverEx+0x94>)
 801019e:	7a5b      	ldrb	r3, [r3, #9]
 80101a0:	b2db      	uxtb	r3, r3
 80101a2:	461a      	mov	r2, r3
 80101a4:	4b1a      	ldr	r3, [pc, #104]	@ (8010210 <FATFS_LinkDriverEx+0x94>)
 80101a6:	2100      	movs	r1, #0
 80101a8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80101aa:	4b19      	ldr	r3, [pc, #100]	@ (8010210 <FATFS_LinkDriverEx+0x94>)
 80101ac:	7a5b      	ldrb	r3, [r3, #9]
 80101ae:	b2db      	uxtb	r3, r3
 80101b0:	4a17      	ldr	r2, [pc, #92]	@ (8010210 <FATFS_LinkDriverEx+0x94>)
 80101b2:	009b      	lsls	r3, r3, #2
 80101b4:	4413      	add	r3, r2
 80101b6:	68fa      	ldr	r2, [r7, #12]
 80101b8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80101ba:	4b15      	ldr	r3, [pc, #84]	@ (8010210 <FATFS_LinkDriverEx+0x94>)
 80101bc:	7a5b      	ldrb	r3, [r3, #9]
 80101be:	b2db      	uxtb	r3, r3
 80101c0:	461a      	mov	r2, r3
 80101c2:	4b13      	ldr	r3, [pc, #76]	@ (8010210 <FATFS_LinkDriverEx+0x94>)
 80101c4:	4413      	add	r3, r2
 80101c6:	79fa      	ldrb	r2, [r7, #7]
 80101c8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80101ca:	4b11      	ldr	r3, [pc, #68]	@ (8010210 <FATFS_LinkDriverEx+0x94>)
 80101cc:	7a5b      	ldrb	r3, [r3, #9]
 80101ce:	b2db      	uxtb	r3, r3
 80101d0:	1c5a      	adds	r2, r3, #1
 80101d2:	b2d1      	uxtb	r1, r2
 80101d4:	4a0e      	ldr	r2, [pc, #56]	@ (8010210 <FATFS_LinkDriverEx+0x94>)
 80101d6:	7251      	strb	r1, [r2, #9]
 80101d8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80101da:	7dbb      	ldrb	r3, [r7, #22]
 80101dc:	3330      	adds	r3, #48	@ 0x30
 80101de:	b2da      	uxtb	r2, r3
 80101e0:	68bb      	ldr	r3, [r7, #8]
 80101e2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80101e4:	68bb      	ldr	r3, [r7, #8]
 80101e6:	3301      	adds	r3, #1
 80101e8:	223a      	movs	r2, #58	@ 0x3a
 80101ea:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80101ec:	68bb      	ldr	r3, [r7, #8]
 80101ee:	3302      	adds	r3, #2
 80101f0:	222f      	movs	r2, #47	@ 0x2f
 80101f2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80101f4:	68bb      	ldr	r3, [r7, #8]
 80101f6:	3303      	adds	r3, #3
 80101f8:	2200      	movs	r2, #0
 80101fa:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80101fc:	2300      	movs	r3, #0
 80101fe:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8010200:	7dfb      	ldrb	r3, [r7, #23]
}
 8010202:	4618      	mov	r0, r3
 8010204:	371c      	adds	r7, #28
 8010206:	46bd      	mov	sp, r7
 8010208:	f85d 7b04 	ldr.w	r7, [sp], #4
 801020c:	4770      	bx	lr
 801020e:	bf00      	nop
 8010210:	20003e30 	.word	0x20003e30

08010214 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8010214:	b580      	push	{r7, lr}
 8010216:	b082      	sub	sp, #8
 8010218:	af00      	add	r7, sp, #0
 801021a:	6078      	str	r0, [r7, #4]
 801021c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801021e:	2200      	movs	r2, #0
 8010220:	6839      	ldr	r1, [r7, #0]
 8010222:	6878      	ldr	r0, [r7, #4]
 8010224:	f7ff ffaa 	bl	801017c <FATFS_LinkDriverEx>
 8010228:	4603      	mov	r3, r0
}
 801022a:	4618      	mov	r0, r3
 801022c:	3708      	adds	r7, #8
 801022e:	46bd      	mov	sp, r7
 8010230:	bd80      	pop	{r7, pc}
	...

08010234 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8010234:	b580      	push	{r7, lr}
 8010236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8010238:	2200      	movs	r2, #0
 801023a:	4912      	ldr	r1, [pc, #72]	@ (8010284 <MX_USB_DEVICE_Init+0x50>)
 801023c:	4812      	ldr	r0, [pc, #72]	@ (8010288 <MX_USB_DEVICE_Init+0x54>)
 801023e:	f7fe fc9b 	bl	800eb78 <USBD_Init>
 8010242:	4603      	mov	r3, r0
 8010244:	2b00      	cmp	r3, #0
 8010246:	d001      	beq.n	801024c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8010248:	f7f3 fcc0 	bl	8003bcc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 801024c:	490f      	ldr	r1, [pc, #60]	@ (801028c <MX_USB_DEVICE_Init+0x58>)
 801024e:	480e      	ldr	r0, [pc, #56]	@ (8010288 <MX_USB_DEVICE_Init+0x54>)
 8010250:	f7fe fcc2 	bl	800ebd8 <USBD_RegisterClass>
 8010254:	4603      	mov	r3, r0
 8010256:	2b00      	cmp	r3, #0
 8010258:	d001      	beq.n	801025e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801025a:	f7f3 fcb7 	bl	8003bcc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 801025e:	490c      	ldr	r1, [pc, #48]	@ (8010290 <MX_USB_DEVICE_Init+0x5c>)
 8010260:	4809      	ldr	r0, [pc, #36]	@ (8010288 <MX_USB_DEVICE_Init+0x54>)
 8010262:	f7fe fbb9 	bl	800e9d8 <USBD_CDC_RegisterInterface>
 8010266:	4603      	mov	r3, r0
 8010268:	2b00      	cmp	r3, #0
 801026a:	d001      	beq.n	8010270 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 801026c:	f7f3 fcae 	bl	8003bcc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8010270:	4805      	ldr	r0, [pc, #20]	@ (8010288 <MX_USB_DEVICE_Init+0x54>)
 8010272:	f7fe fce7 	bl	800ec44 <USBD_Start>
 8010276:	4603      	mov	r3, r0
 8010278:	2b00      	cmp	r3, #0
 801027a:	d001      	beq.n	8010280 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 801027c:	f7f3 fca6 	bl	8003bcc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8010280:	bf00      	nop
 8010282:	bd80      	pop	{r7, pc}
 8010284:	20000128 	.word	0x20000128
 8010288:	20003e3c 	.word	0x20003e3c
 801028c:	20000094 	.word	0x20000094
 8010290:	20000114 	.word	0x20000114

08010294 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8010294:	b580      	push	{r7, lr}
 8010296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8010298:	2200      	movs	r2, #0
 801029a:	4905      	ldr	r1, [pc, #20]	@ (80102b0 <CDC_Init_FS+0x1c>)
 801029c:	4805      	ldr	r0, [pc, #20]	@ (80102b4 <CDC_Init_FS+0x20>)
 801029e:	f7fe fbb5 	bl	800ea0c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80102a2:	4905      	ldr	r1, [pc, #20]	@ (80102b8 <CDC_Init_FS+0x24>)
 80102a4:	4803      	ldr	r0, [pc, #12]	@ (80102b4 <CDC_Init_FS+0x20>)
 80102a6:	f7fe fbd3 	bl	800ea50 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80102aa:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80102ac:	4618      	mov	r0, r3
 80102ae:	bd80      	pop	{r7, pc}
 80102b0:	20004918 	.word	0x20004918
 80102b4:	20003e3c 	.word	0x20003e3c
 80102b8:	20004118 	.word	0x20004118

080102bc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80102bc:	b480      	push	{r7}
 80102be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80102c0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80102c2:	4618      	mov	r0, r3
 80102c4:	46bd      	mov	sp, r7
 80102c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102ca:	4770      	bx	lr

080102cc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80102cc:	b480      	push	{r7}
 80102ce:	b083      	sub	sp, #12
 80102d0:	af00      	add	r7, sp, #0
 80102d2:	4603      	mov	r3, r0
 80102d4:	6039      	str	r1, [r7, #0]
 80102d6:	71fb      	strb	r3, [r7, #7]
 80102d8:	4613      	mov	r3, r2
 80102da:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80102dc:	79fb      	ldrb	r3, [r7, #7]
 80102de:	2b23      	cmp	r3, #35	@ 0x23
 80102e0:	d84a      	bhi.n	8010378 <CDC_Control_FS+0xac>
 80102e2:	a201      	add	r2, pc, #4	@ (adr r2, 80102e8 <CDC_Control_FS+0x1c>)
 80102e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80102e8:	08010379 	.word	0x08010379
 80102ec:	08010379 	.word	0x08010379
 80102f0:	08010379 	.word	0x08010379
 80102f4:	08010379 	.word	0x08010379
 80102f8:	08010379 	.word	0x08010379
 80102fc:	08010379 	.word	0x08010379
 8010300:	08010379 	.word	0x08010379
 8010304:	08010379 	.word	0x08010379
 8010308:	08010379 	.word	0x08010379
 801030c:	08010379 	.word	0x08010379
 8010310:	08010379 	.word	0x08010379
 8010314:	08010379 	.word	0x08010379
 8010318:	08010379 	.word	0x08010379
 801031c:	08010379 	.word	0x08010379
 8010320:	08010379 	.word	0x08010379
 8010324:	08010379 	.word	0x08010379
 8010328:	08010379 	.word	0x08010379
 801032c:	08010379 	.word	0x08010379
 8010330:	08010379 	.word	0x08010379
 8010334:	08010379 	.word	0x08010379
 8010338:	08010379 	.word	0x08010379
 801033c:	08010379 	.word	0x08010379
 8010340:	08010379 	.word	0x08010379
 8010344:	08010379 	.word	0x08010379
 8010348:	08010379 	.word	0x08010379
 801034c:	08010379 	.word	0x08010379
 8010350:	08010379 	.word	0x08010379
 8010354:	08010379 	.word	0x08010379
 8010358:	08010379 	.word	0x08010379
 801035c:	08010379 	.word	0x08010379
 8010360:	08010379 	.word	0x08010379
 8010364:	08010379 	.word	0x08010379
 8010368:	08010379 	.word	0x08010379
 801036c:	08010379 	.word	0x08010379
 8010370:	08010379 	.word	0x08010379
 8010374:	08010379 	.word	0x08010379
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8010378:	bf00      	nop
  }

  return (USBD_OK);
 801037a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 801037c:	4618      	mov	r0, r3
 801037e:	370c      	adds	r7, #12
 8010380:	46bd      	mov	sp, r7
 8010382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010386:	4770      	bx	lr

08010388 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8010388:	b580      	push	{r7, lr}
 801038a:	b082      	sub	sp, #8
 801038c:	af00      	add	r7, sp, #0
 801038e:	6078      	str	r0, [r7, #4]
 8010390:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8010392:	6879      	ldr	r1, [r7, #4]
 8010394:	4805      	ldr	r0, [pc, #20]	@ (80103ac <CDC_Receive_FS+0x24>)
 8010396:	f7fe fb5b 	bl	800ea50 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801039a:	4804      	ldr	r0, [pc, #16]	@ (80103ac <CDC_Receive_FS+0x24>)
 801039c:	f7fe fbb6 	bl	800eb0c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80103a0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80103a2:	4618      	mov	r0, r3
 80103a4:	3708      	adds	r7, #8
 80103a6:	46bd      	mov	sp, r7
 80103a8:	bd80      	pop	{r7, pc}
 80103aa:	bf00      	nop
 80103ac:	20003e3c 	.word	0x20003e3c

080103b0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80103b0:	b580      	push	{r7, lr}
 80103b2:	b084      	sub	sp, #16
 80103b4:	af00      	add	r7, sp, #0
 80103b6:	6078      	str	r0, [r7, #4]
 80103b8:	460b      	mov	r3, r1
 80103ba:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80103bc:	2300      	movs	r3, #0
 80103be:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80103c0:	4b0d      	ldr	r3, [pc, #52]	@ (80103f8 <CDC_Transmit_FS+0x48>)
 80103c2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80103c6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80103c8:	68bb      	ldr	r3, [r7, #8]
 80103ca:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80103ce:	2b00      	cmp	r3, #0
 80103d0:	d001      	beq.n	80103d6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80103d2:	2301      	movs	r3, #1
 80103d4:	e00b      	b.n	80103ee <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80103d6:	887b      	ldrh	r3, [r7, #2]
 80103d8:	461a      	mov	r2, r3
 80103da:	6879      	ldr	r1, [r7, #4]
 80103dc:	4806      	ldr	r0, [pc, #24]	@ (80103f8 <CDC_Transmit_FS+0x48>)
 80103de:	f7fe fb15 	bl	800ea0c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80103e2:	4805      	ldr	r0, [pc, #20]	@ (80103f8 <CDC_Transmit_FS+0x48>)
 80103e4:	f7fe fb52 	bl	800ea8c <USBD_CDC_TransmitPacket>
 80103e8:	4603      	mov	r3, r0
 80103ea:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80103ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80103ee:	4618      	mov	r0, r3
 80103f0:	3710      	adds	r7, #16
 80103f2:	46bd      	mov	sp, r7
 80103f4:	bd80      	pop	{r7, pc}
 80103f6:	bf00      	nop
 80103f8:	20003e3c 	.word	0x20003e3c

080103fc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80103fc:	b480      	push	{r7}
 80103fe:	b087      	sub	sp, #28
 8010400:	af00      	add	r7, sp, #0
 8010402:	60f8      	str	r0, [r7, #12]
 8010404:	60b9      	str	r1, [r7, #8]
 8010406:	4613      	mov	r3, r2
 8010408:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801040a:	2300      	movs	r3, #0
 801040c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 801040e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010412:	4618      	mov	r0, r3
 8010414:	371c      	adds	r7, #28
 8010416:	46bd      	mov	sp, r7
 8010418:	f85d 7b04 	ldr.w	r7, [sp], #4
 801041c:	4770      	bx	lr
	...

08010420 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010420:	b480      	push	{r7}
 8010422:	b083      	sub	sp, #12
 8010424:	af00      	add	r7, sp, #0
 8010426:	4603      	mov	r3, r0
 8010428:	6039      	str	r1, [r7, #0]
 801042a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 801042c:	683b      	ldr	r3, [r7, #0]
 801042e:	2212      	movs	r2, #18
 8010430:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8010432:	4b03      	ldr	r3, [pc, #12]	@ (8010440 <USBD_FS_DeviceDescriptor+0x20>)
}
 8010434:	4618      	mov	r0, r3
 8010436:	370c      	adds	r7, #12
 8010438:	46bd      	mov	sp, r7
 801043a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801043e:	4770      	bx	lr
 8010440:	20000144 	.word	0x20000144

08010444 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010444:	b480      	push	{r7}
 8010446:	b083      	sub	sp, #12
 8010448:	af00      	add	r7, sp, #0
 801044a:	4603      	mov	r3, r0
 801044c:	6039      	str	r1, [r7, #0]
 801044e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8010450:	683b      	ldr	r3, [r7, #0]
 8010452:	2204      	movs	r2, #4
 8010454:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8010456:	4b03      	ldr	r3, [pc, #12]	@ (8010464 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8010458:	4618      	mov	r0, r3
 801045a:	370c      	adds	r7, #12
 801045c:	46bd      	mov	sp, r7
 801045e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010462:	4770      	bx	lr
 8010464:	20000158 	.word	0x20000158

08010468 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010468:	b580      	push	{r7, lr}
 801046a:	b082      	sub	sp, #8
 801046c:	af00      	add	r7, sp, #0
 801046e:	4603      	mov	r3, r0
 8010470:	6039      	str	r1, [r7, #0]
 8010472:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010474:	79fb      	ldrb	r3, [r7, #7]
 8010476:	2b00      	cmp	r3, #0
 8010478:	d105      	bne.n	8010486 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801047a:	683a      	ldr	r2, [r7, #0]
 801047c:	4907      	ldr	r1, [pc, #28]	@ (801049c <USBD_FS_ProductStrDescriptor+0x34>)
 801047e:	4808      	ldr	r0, [pc, #32]	@ (80104a0 <USBD_FS_ProductStrDescriptor+0x38>)
 8010480:	f7ff fd90 	bl	800ffa4 <USBD_GetString>
 8010484:	e004      	b.n	8010490 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010486:	683a      	ldr	r2, [r7, #0]
 8010488:	4904      	ldr	r1, [pc, #16]	@ (801049c <USBD_FS_ProductStrDescriptor+0x34>)
 801048a:	4805      	ldr	r0, [pc, #20]	@ (80104a0 <USBD_FS_ProductStrDescriptor+0x38>)
 801048c:	f7ff fd8a 	bl	800ffa4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010490:	4b02      	ldr	r3, [pc, #8]	@ (801049c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8010492:	4618      	mov	r0, r3
 8010494:	3708      	adds	r7, #8
 8010496:	46bd      	mov	sp, r7
 8010498:	bd80      	pop	{r7, pc}
 801049a:	bf00      	nop
 801049c:	20005118 	.word	0x20005118
 80104a0:	08013cb8 	.word	0x08013cb8

080104a4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80104a4:	b580      	push	{r7, lr}
 80104a6:	b082      	sub	sp, #8
 80104a8:	af00      	add	r7, sp, #0
 80104aa:	4603      	mov	r3, r0
 80104ac:	6039      	str	r1, [r7, #0]
 80104ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80104b0:	683a      	ldr	r2, [r7, #0]
 80104b2:	4904      	ldr	r1, [pc, #16]	@ (80104c4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80104b4:	4804      	ldr	r0, [pc, #16]	@ (80104c8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80104b6:	f7ff fd75 	bl	800ffa4 <USBD_GetString>
  return USBD_StrDesc;
 80104ba:	4b02      	ldr	r3, [pc, #8]	@ (80104c4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80104bc:	4618      	mov	r0, r3
 80104be:	3708      	adds	r7, #8
 80104c0:	46bd      	mov	sp, r7
 80104c2:	bd80      	pop	{r7, pc}
 80104c4:	20005118 	.word	0x20005118
 80104c8:	08013cd0 	.word	0x08013cd0

080104cc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80104cc:	b580      	push	{r7, lr}
 80104ce:	b082      	sub	sp, #8
 80104d0:	af00      	add	r7, sp, #0
 80104d2:	4603      	mov	r3, r0
 80104d4:	6039      	str	r1, [r7, #0]
 80104d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80104d8:	683b      	ldr	r3, [r7, #0]
 80104da:	221a      	movs	r2, #26
 80104dc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80104de:	f000 f843 	bl	8010568 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80104e2:	4b02      	ldr	r3, [pc, #8]	@ (80104ec <USBD_FS_SerialStrDescriptor+0x20>)
}
 80104e4:	4618      	mov	r0, r3
 80104e6:	3708      	adds	r7, #8
 80104e8:	46bd      	mov	sp, r7
 80104ea:	bd80      	pop	{r7, pc}
 80104ec:	2000015c 	.word	0x2000015c

080104f0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80104f0:	b580      	push	{r7, lr}
 80104f2:	b082      	sub	sp, #8
 80104f4:	af00      	add	r7, sp, #0
 80104f6:	4603      	mov	r3, r0
 80104f8:	6039      	str	r1, [r7, #0]
 80104fa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80104fc:	79fb      	ldrb	r3, [r7, #7]
 80104fe:	2b00      	cmp	r3, #0
 8010500:	d105      	bne.n	801050e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010502:	683a      	ldr	r2, [r7, #0]
 8010504:	4907      	ldr	r1, [pc, #28]	@ (8010524 <USBD_FS_ConfigStrDescriptor+0x34>)
 8010506:	4808      	ldr	r0, [pc, #32]	@ (8010528 <USBD_FS_ConfigStrDescriptor+0x38>)
 8010508:	f7ff fd4c 	bl	800ffa4 <USBD_GetString>
 801050c:	e004      	b.n	8010518 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801050e:	683a      	ldr	r2, [r7, #0]
 8010510:	4904      	ldr	r1, [pc, #16]	@ (8010524 <USBD_FS_ConfigStrDescriptor+0x34>)
 8010512:	4805      	ldr	r0, [pc, #20]	@ (8010528 <USBD_FS_ConfigStrDescriptor+0x38>)
 8010514:	f7ff fd46 	bl	800ffa4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010518:	4b02      	ldr	r3, [pc, #8]	@ (8010524 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801051a:	4618      	mov	r0, r3
 801051c:	3708      	adds	r7, #8
 801051e:	46bd      	mov	sp, r7
 8010520:	bd80      	pop	{r7, pc}
 8010522:	bf00      	nop
 8010524:	20005118 	.word	0x20005118
 8010528:	08013ce4 	.word	0x08013ce4

0801052c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801052c:	b580      	push	{r7, lr}
 801052e:	b082      	sub	sp, #8
 8010530:	af00      	add	r7, sp, #0
 8010532:	4603      	mov	r3, r0
 8010534:	6039      	str	r1, [r7, #0]
 8010536:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010538:	79fb      	ldrb	r3, [r7, #7]
 801053a:	2b00      	cmp	r3, #0
 801053c:	d105      	bne.n	801054a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801053e:	683a      	ldr	r2, [r7, #0]
 8010540:	4907      	ldr	r1, [pc, #28]	@ (8010560 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8010542:	4808      	ldr	r0, [pc, #32]	@ (8010564 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8010544:	f7ff fd2e 	bl	800ffa4 <USBD_GetString>
 8010548:	e004      	b.n	8010554 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801054a:	683a      	ldr	r2, [r7, #0]
 801054c:	4904      	ldr	r1, [pc, #16]	@ (8010560 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801054e:	4805      	ldr	r0, [pc, #20]	@ (8010564 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8010550:	f7ff fd28 	bl	800ffa4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010554:	4b02      	ldr	r3, [pc, #8]	@ (8010560 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8010556:	4618      	mov	r0, r3
 8010558:	3708      	adds	r7, #8
 801055a:	46bd      	mov	sp, r7
 801055c:	bd80      	pop	{r7, pc}
 801055e:	bf00      	nop
 8010560:	20005118 	.word	0x20005118
 8010564:	08013cf0 	.word	0x08013cf0

08010568 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8010568:	b580      	push	{r7, lr}
 801056a:	b084      	sub	sp, #16
 801056c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801056e:	4b0f      	ldr	r3, [pc, #60]	@ (80105ac <Get_SerialNum+0x44>)
 8010570:	681b      	ldr	r3, [r3, #0]
 8010572:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8010574:	4b0e      	ldr	r3, [pc, #56]	@ (80105b0 <Get_SerialNum+0x48>)
 8010576:	681b      	ldr	r3, [r3, #0]
 8010578:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801057a:	4b0e      	ldr	r3, [pc, #56]	@ (80105b4 <Get_SerialNum+0x4c>)
 801057c:	681b      	ldr	r3, [r3, #0]
 801057e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8010580:	68fa      	ldr	r2, [r7, #12]
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	4413      	add	r3, r2
 8010586:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8010588:	68fb      	ldr	r3, [r7, #12]
 801058a:	2b00      	cmp	r3, #0
 801058c:	d009      	beq.n	80105a2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801058e:	2208      	movs	r2, #8
 8010590:	4909      	ldr	r1, [pc, #36]	@ (80105b8 <Get_SerialNum+0x50>)
 8010592:	68f8      	ldr	r0, [r7, #12]
 8010594:	f000 f814 	bl	80105c0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8010598:	2204      	movs	r2, #4
 801059a:	4908      	ldr	r1, [pc, #32]	@ (80105bc <Get_SerialNum+0x54>)
 801059c:	68b8      	ldr	r0, [r7, #8]
 801059e:	f000 f80f 	bl	80105c0 <IntToUnicode>
  }
}
 80105a2:	bf00      	nop
 80105a4:	3710      	adds	r7, #16
 80105a6:	46bd      	mov	sp, r7
 80105a8:	bd80      	pop	{r7, pc}
 80105aa:	bf00      	nop
 80105ac:	1fff7a10 	.word	0x1fff7a10
 80105b0:	1fff7a14 	.word	0x1fff7a14
 80105b4:	1fff7a18 	.word	0x1fff7a18
 80105b8:	2000015e 	.word	0x2000015e
 80105bc:	2000016e 	.word	0x2000016e

080105c0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80105c0:	b480      	push	{r7}
 80105c2:	b087      	sub	sp, #28
 80105c4:	af00      	add	r7, sp, #0
 80105c6:	60f8      	str	r0, [r7, #12]
 80105c8:	60b9      	str	r1, [r7, #8]
 80105ca:	4613      	mov	r3, r2
 80105cc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80105ce:	2300      	movs	r3, #0
 80105d0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80105d2:	2300      	movs	r3, #0
 80105d4:	75fb      	strb	r3, [r7, #23]
 80105d6:	e027      	b.n	8010628 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80105d8:	68fb      	ldr	r3, [r7, #12]
 80105da:	0f1b      	lsrs	r3, r3, #28
 80105dc:	2b09      	cmp	r3, #9
 80105de:	d80b      	bhi.n	80105f8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80105e0:	68fb      	ldr	r3, [r7, #12]
 80105e2:	0f1b      	lsrs	r3, r3, #28
 80105e4:	b2da      	uxtb	r2, r3
 80105e6:	7dfb      	ldrb	r3, [r7, #23]
 80105e8:	005b      	lsls	r3, r3, #1
 80105ea:	4619      	mov	r1, r3
 80105ec:	68bb      	ldr	r3, [r7, #8]
 80105ee:	440b      	add	r3, r1
 80105f0:	3230      	adds	r2, #48	@ 0x30
 80105f2:	b2d2      	uxtb	r2, r2
 80105f4:	701a      	strb	r2, [r3, #0]
 80105f6:	e00a      	b.n	801060e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80105f8:	68fb      	ldr	r3, [r7, #12]
 80105fa:	0f1b      	lsrs	r3, r3, #28
 80105fc:	b2da      	uxtb	r2, r3
 80105fe:	7dfb      	ldrb	r3, [r7, #23]
 8010600:	005b      	lsls	r3, r3, #1
 8010602:	4619      	mov	r1, r3
 8010604:	68bb      	ldr	r3, [r7, #8]
 8010606:	440b      	add	r3, r1
 8010608:	3237      	adds	r2, #55	@ 0x37
 801060a:	b2d2      	uxtb	r2, r2
 801060c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801060e:	68fb      	ldr	r3, [r7, #12]
 8010610:	011b      	lsls	r3, r3, #4
 8010612:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8010614:	7dfb      	ldrb	r3, [r7, #23]
 8010616:	005b      	lsls	r3, r3, #1
 8010618:	3301      	adds	r3, #1
 801061a:	68ba      	ldr	r2, [r7, #8]
 801061c:	4413      	add	r3, r2
 801061e:	2200      	movs	r2, #0
 8010620:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8010622:	7dfb      	ldrb	r3, [r7, #23]
 8010624:	3301      	adds	r3, #1
 8010626:	75fb      	strb	r3, [r7, #23]
 8010628:	7dfa      	ldrb	r2, [r7, #23]
 801062a:	79fb      	ldrb	r3, [r7, #7]
 801062c:	429a      	cmp	r2, r3
 801062e:	d3d3      	bcc.n	80105d8 <IntToUnicode+0x18>
  }
}
 8010630:	bf00      	nop
 8010632:	bf00      	nop
 8010634:	371c      	adds	r7, #28
 8010636:	46bd      	mov	sp, r7
 8010638:	f85d 7b04 	ldr.w	r7, [sp], #4
 801063c:	4770      	bx	lr
	...

08010640 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8010640:	b580      	push	{r7, lr}
 8010642:	b08a      	sub	sp, #40	@ 0x28
 8010644:	af00      	add	r7, sp, #0
 8010646:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010648:	f107 0314 	add.w	r3, r7, #20
 801064c:	2200      	movs	r2, #0
 801064e:	601a      	str	r2, [r3, #0]
 8010650:	605a      	str	r2, [r3, #4]
 8010652:	609a      	str	r2, [r3, #8]
 8010654:	60da      	str	r2, [r3, #12]
 8010656:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8010658:	687b      	ldr	r3, [r7, #4]
 801065a:	681b      	ldr	r3, [r3, #0]
 801065c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8010660:	d13a      	bne.n	80106d8 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010662:	2300      	movs	r3, #0
 8010664:	613b      	str	r3, [r7, #16]
 8010666:	4b1e      	ldr	r3, [pc, #120]	@ (80106e0 <HAL_PCD_MspInit+0xa0>)
 8010668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801066a:	4a1d      	ldr	r2, [pc, #116]	@ (80106e0 <HAL_PCD_MspInit+0xa0>)
 801066c:	f043 0301 	orr.w	r3, r3, #1
 8010670:	6313      	str	r3, [r2, #48]	@ 0x30
 8010672:	4b1b      	ldr	r3, [pc, #108]	@ (80106e0 <HAL_PCD_MspInit+0xa0>)
 8010674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010676:	f003 0301 	and.w	r3, r3, #1
 801067a:	613b      	str	r3, [r7, #16]
 801067c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 801067e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8010682:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010684:	2302      	movs	r3, #2
 8010686:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010688:	2300      	movs	r3, #0
 801068a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801068c:	2303      	movs	r3, #3
 801068e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8010690:	230a      	movs	r3, #10
 8010692:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010694:	f107 0314 	add.w	r3, r7, #20
 8010698:	4619      	mov	r1, r3
 801069a:	4812      	ldr	r0, [pc, #72]	@ (80106e4 <HAL_PCD_MspInit+0xa4>)
 801069c:	f7f5 fd4c 	bl	8006138 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80106a0:	4b0f      	ldr	r3, [pc, #60]	@ (80106e0 <HAL_PCD_MspInit+0xa0>)
 80106a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80106a4:	4a0e      	ldr	r2, [pc, #56]	@ (80106e0 <HAL_PCD_MspInit+0xa0>)
 80106a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80106aa:	6353      	str	r3, [r2, #52]	@ 0x34
 80106ac:	2300      	movs	r3, #0
 80106ae:	60fb      	str	r3, [r7, #12]
 80106b0:	4b0b      	ldr	r3, [pc, #44]	@ (80106e0 <HAL_PCD_MspInit+0xa0>)
 80106b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80106b4:	4a0a      	ldr	r2, [pc, #40]	@ (80106e0 <HAL_PCD_MspInit+0xa0>)
 80106b6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80106ba:	6453      	str	r3, [r2, #68]	@ 0x44
 80106bc:	4b08      	ldr	r3, [pc, #32]	@ (80106e0 <HAL_PCD_MspInit+0xa0>)
 80106be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80106c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80106c4:	60fb      	str	r3, [r7, #12]
 80106c6:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80106c8:	2200      	movs	r2, #0
 80106ca:	2100      	movs	r1, #0
 80106cc:	2043      	movs	r0, #67	@ 0x43
 80106ce:	f7f5 f892 	bl	80057f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80106d2:	2043      	movs	r0, #67	@ 0x43
 80106d4:	f7f5 f8ab 	bl	800582e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80106d8:	bf00      	nop
 80106da:	3728      	adds	r7, #40	@ 0x28
 80106dc:	46bd      	mov	sp, r7
 80106de:	bd80      	pop	{r7, pc}
 80106e0:	40023800 	.word	0x40023800
 80106e4:	40020000 	.word	0x40020000

080106e8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80106e8:	b580      	push	{r7, lr}
 80106ea:	b082      	sub	sp, #8
 80106ec:	af00      	add	r7, sp, #0
 80106ee:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80106fc:	4619      	mov	r1, r3
 80106fe:	4610      	mov	r0, r2
 8010700:	f7fe faed 	bl	800ecde <USBD_LL_SetupStage>
}
 8010704:	bf00      	nop
 8010706:	3708      	adds	r7, #8
 8010708:	46bd      	mov	sp, r7
 801070a:	bd80      	pop	{r7, pc}

0801070c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801070c:	b580      	push	{r7, lr}
 801070e:	b082      	sub	sp, #8
 8010710:	af00      	add	r7, sp, #0
 8010712:	6078      	str	r0, [r7, #4]
 8010714:	460b      	mov	r3, r1
 8010716:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 801071e:	78fa      	ldrb	r2, [r7, #3]
 8010720:	6879      	ldr	r1, [r7, #4]
 8010722:	4613      	mov	r3, r2
 8010724:	00db      	lsls	r3, r3, #3
 8010726:	4413      	add	r3, r2
 8010728:	009b      	lsls	r3, r3, #2
 801072a:	440b      	add	r3, r1
 801072c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8010730:	681a      	ldr	r2, [r3, #0]
 8010732:	78fb      	ldrb	r3, [r7, #3]
 8010734:	4619      	mov	r1, r3
 8010736:	f7fe fb27 	bl	800ed88 <USBD_LL_DataOutStage>
}
 801073a:	bf00      	nop
 801073c:	3708      	adds	r7, #8
 801073e:	46bd      	mov	sp, r7
 8010740:	bd80      	pop	{r7, pc}

08010742 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010742:	b580      	push	{r7, lr}
 8010744:	b082      	sub	sp, #8
 8010746:	af00      	add	r7, sp, #0
 8010748:	6078      	str	r0, [r7, #4]
 801074a:	460b      	mov	r3, r1
 801074c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8010754:	78fa      	ldrb	r2, [r7, #3]
 8010756:	6879      	ldr	r1, [r7, #4]
 8010758:	4613      	mov	r3, r2
 801075a:	00db      	lsls	r3, r3, #3
 801075c:	4413      	add	r3, r2
 801075e:	009b      	lsls	r3, r3, #2
 8010760:	440b      	add	r3, r1
 8010762:	3320      	adds	r3, #32
 8010764:	681a      	ldr	r2, [r3, #0]
 8010766:	78fb      	ldrb	r3, [r7, #3]
 8010768:	4619      	mov	r1, r3
 801076a:	f7fe fbc0 	bl	800eeee <USBD_LL_DataInStage>
}
 801076e:	bf00      	nop
 8010770:	3708      	adds	r7, #8
 8010772:	46bd      	mov	sp, r7
 8010774:	bd80      	pop	{r7, pc}

08010776 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010776:	b580      	push	{r7, lr}
 8010778:	b082      	sub	sp, #8
 801077a:	af00      	add	r7, sp, #0
 801077c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010784:	4618      	mov	r0, r3
 8010786:	f7fe fcfa 	bl	800f17e <USBD_LL_SOF>
}
 801078a:	bf00      	nop
 801078c:	3708      	adds	r7, #8
 801078e:	46bd      	mov	sp, r7
 8010790:	bd80      	pop	{r7, pc}

08010792 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010792:	b580      	push	{r7, lr}
 8010794:	b084      	sub	sp, #16
 8010796:	af00      	add	r7, sp, #0
 8010798:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801079a:	2301      	movs	r3, #1
 801079c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	79db      	ldrb	r3, [r3, #7]
 80107a2:	2b00      	cmp	r3, #0
 80107a4:	d102      	bne.n	80107ac <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80107a6:	2300      	movs	r3, #0
 80107a8:	73fb      	strb	r3, [r7, #15]
 80107aa:	e008      	b.n	80107be <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	79db      	ldrb	r3, [r3, #7]
 80107b0:	2b02      	cmp	r3, #2
 80107b2:	d102      	bne.n	80107ba <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80107b4:	2301      	movs	r3, #1
 80107b6:	73fb      	strb	r3, [r7, #15]
 80107b8:	e001      	b.n	80107be <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80107ba:	f7f3 fa07 	bl	8003bcc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80107c4:	7bfa      	ldrb	r2, [r7, #15]
 80107c6:	4611      	mov	r1, r2
 80107c8:	4618      	mov	r0, r3
 80107ca:	f7fe fc94 	bl	800f0f6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80107d4:	4618      	mov	r0, r3
 80107d6:	f7fe fc3c 	bl	800f052 <USBD_LL_Reset>
}
 80107da:	bf00      	nop
 80107dc:	3710      	adds	r7, #16
 80107de:	46bd      	mov	sp, r7
 80107e0:	bd80      	pop	{r7, pc}
	...

080107e4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80107e4:	b580      	push	{r7, lr}
 80107e6:	b082      	sub	sp, #8
 80107e8:	af00      	add	r7, sp, #0
 80107ea:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80107ec:	687b      	ldr	r3, [r7, #4]
 80107ee:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80107f2:	4618      	mov	r0, r3
 80107f4:	f7fe fc8f 	bl	800f116 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	681b      	ldr	r3, [r3, #0]
 80107fc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8010800:	681b      	ldr	r3, [r3, #0]
 8010802:	687a      	ldr	r2, [r7, #4]
 8010804:	6812      	ldr	r2, [r2, #0]
 8010806:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801080a:	f043 0301 	orr.w	r3, r3, #1
 801080e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	7adb      	ldrb	r3, [r3, #11]
 8010814:	2b00      	cmp	r3, #0
 8010816:	d005      	beq.n	8010824 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010818:	4b04      	ldr	r3, [pc, #16]	@ (801082c <HAL_PCD_SuspendCallback+0x48>)
 801081a:	691b      	ldr	r3, [r3, #16]
 801081c:	4a03      	ldr	r2, [pc, #12]	@ (801082c <HAL_PCD_SuspendCallback+0x48>)
 801081e:	f043 0306 	orr.w	r3, r3, #6
 8010822:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8010824:	bf00      	nop
 8010826:	3708      	adds	r7, #8
 8010828:	46bd      	mov	sp, r7
 801082a:	bd80      	pop	{r7, pc}
 801082c:	e000ed00 	.word	0xe000ed00

08010830 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010830:	b580      	push	{r7, lr}
 8010832:	b082      	sub	sp, #8
 8010834:	af00      	add	r7, sp, #0
 8010836:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8010838:	687b      	ldr	r3, [r7, #4]
 801083a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801083e:	4618      	mov	r0, r3
 8010840:	f7fe fc85 	bl	800f14e <USBD_LL_Resume>
}
 8010844:	bf00      	nop
 8010846:	3708      	adds	r7, #8
 8010848:	46bd      	mov	sp, r7
 801084a:	bd80      	pop	{r7, pc}

0801084c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801084c:	b580      	push	{r7, lr}
 801084e:	b082      	sub	sp, #8
 8010850:	af00      	add	r7, sp, #0
 8010852:	6078      	str	r0, [r7, #4]
 8010854:	460b      	mov	r3, r1
 8010856:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801085e:	78fa      	ldrb	r2, [r7, #3]
 8010860:	4611      	mov	r1, r2
 8010862:	4618      	mov	r0, r3
 8010864:	f7fe fcdd 	bl	800f222 <USBD_LL_IsoOUTIncomplete>
}
 8010868:	bf00      	nop
 801086a:	3708      	adds	r7, #8
 801086c:	46bd      	mov	sp, r7
 801086e:	bd80      	pop	{r7, pc}

08010870 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010870:	b580      	push	{r7, lr}
 8010872:	b082      	sub	sp, #8
 8010874:	af00      	add	r7, sp, #0
 8010876:	6078      	str	r0, [r7, #4]
 8010878:	460b      	mov	r3, r1
 801087a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010882:	78fa      	ldrb	r2, [r7, #3]
 8010884:	4611      	mov	r1, r2
 8010886:	4618      	mov	r0, r3
 8010888:	f7fe fc99 	bl	800f1be <USBD_LL_IsoINIncomplete>
}
 801088c:	bf00      	nop
 801088e:	3708      	adds	r7, #8
 8010890:	46bd      	mov	sp, r7
 8010892:	bd80      	pop	{r7, pc}

08010894 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010894:	b580      	push	{r7, lr}
 8010896:	b082      	sub	sp, #8
 8010898:	af00      	add	r7, sp, #0
 801089a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80108a2:	4618      	mov	r0, r3
 80108a4:	f7fe fcef 	bl	800f286 <USBD_LL_DevConnected>
}
 80108a8:	bf00      	nop
 80108aa:	3708      	adds	r7, #8
 80108ac:	46bd      	mov	sp, r7
 80108ae:	bd80      	pop	{r7, pc}

080108b0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80108b0:	b580      	push	{r7, lr}
 80108b2:	b082      	sub	sp, #8
 80108b4:	af00      	add	r7, sp, #0
 80108b6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80108b8:	687b      	ldr	r3, [r7, #4]
 80108ba:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80108be:	4618      	mov	r0, r3
 80108c0:	f7fe fcec 	bl	800f29c <USBD_LL_DevDisconnected>
}
 80108c4:	bf00      	nop
 80108c6:	3708      	adds	r7, #8
 80108c8:	46bd      	mov	sp, r7
 80108ca:	bd80      	pop	{r7, pc}

080108cc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80108cc:	b580      	push	{r7, lr}
 80108ce:	b082      	sub	sp, #8
 80108d0:	af00      	add	r7, sp, #0
 80108d2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	781b      	ldrb	r3, [r3, #0]
 80108d8:	2b00      	cmp	r3, #0
 80108da:	d13c      	bne.n	8010956 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80108dc:	4a20      	ldr	r2, [pc, #128]	@ (8010960 <USBD_LL_Init+0x94>)
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	4a1e      	ldr	r2, [pc, #120]	@ (8010960 <USBD_LL_Init+0x94>)
 80108e8:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80108ec:	4b1c      	ldr	r3, [pc, #112]	@ (8010960 <USBD_LL_Init+0x94>)
 80108ee:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80108f2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80108f4:	4b1a      	ldr	r3, [pc, #104]	@ (8010960 <USBD_LL_Init+0x94>)
 80108f6:	2204      	movs	r2, #4
 80108f8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80108fa:	4b19      	ldr	r3, [pc, #100]	@ (8010960 <USBD_LL_Init+0x94>)
 80108fc:	2202      	movs	r2, #2
 80108fe:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8010900:	4b17      	ldr	r3, [pc, #92]	@ (8010960 <USBD_LL_Init+0x94>)
 8010902:	2200      	movs	r2, #0
 8010904:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8010906:	4b16      	ldr	r3, [pc, #88]	@ (8010960 <USBD_LL_Init+0x94>)
 8010908:	2202      	movs	r2, #2
 801090a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801090c:	4b14      	ldr	r3, [pc, #80]	@ (8010960 <USBD_LL_Init+0x94>)
 801090e:	2200      	movs	r2, #0
 8010910:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8010912:	4b13      	ldr	r3, [pc, #76]	@ (8010960 <USBD_LL_Init+0x94>)
 8010914:	2200      	movs	r2, #0
 8010916:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8010918:	4b11      	ldr	r3, [pc, #68]	@ (8010960 <USBD_LL_Init+0x94>)
 801091a:	2200      	movs	r2, #0
 801091c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 801091e:	4b10      	ldr	r3, [pc, #64]	@ (8010960 <USBD_LL_Init+0x94>)
 8010920:	2200      	movs	r2, #0
 8010922:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8010924:	4b0e      	ldr	r3, [pc, #56]	@ (8010960 <USBD_LL_Init+0x94>)
 8010926:	2200      	movs	r2, #0
 8010928:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801092a:	480d      	ldr	r0, [pc, #52]	@ (8010960 <USBD_LL_Init+0x94>)
 801092c:	f7f7 fb0b 	bl	8007f46 <HAL_PCD_Init>
 8010930:	4603      	mov	r3, r0
 8010932:	2b00      	cmp	r3, #0
 8010934:	d001      	beq.n	801093a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8010936:	f7f3 f949 	bl	8003bcc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801093a:	2180      	movs	r1, #128	@ 0x80
 801093c:	4808      	ldr	r0, [pc, #32]	@ (8010960 <USBD_LL_Init+0x94>)
 801093e:	f7f8 fd38 	bl	80093b2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8010942:	2240      	movs	r2, #64	@ 0x40
 8010944:	2100      	movs	r1, #0
 8010946:	4806      	ldr	r0, [pc, #24]	@ (8010960 <USBD_LL_Init+0x94>)
 8010948:	f7f8 fcec 	bl	8009324 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 801094c:	2280      	movs	r2, #128	@ 0x80
 801094e:	2101      	movs	r1, #1
 8010950:	4803      	ldr	r0, [pc, #12]	@ (8010960 <USBD_LL_Init+0x94>)
 8010952:	f7f8 fce7 	bl	8009324 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8010956:	2300      	movs	r3, #0
}
 8010958:	4618      	mov	r0, r3
 801095a:	3708      	adds	r7, #8
 801095c:	46bd      	mov	sp, r7
 801095e:	bd80      	pop	{r7, pc}
 8010960:	20005318 	.word	0x20005318

08010964 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8010964:	b580      	push	{r7, lr}
 8010966:	b084      	sub	sp, #16
 8010968:	af00      	add	r7, sp, #0
 801096a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801096c:	2300      	movs	r3, #0
 801096e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010970:	2300      	movs	r3, #0
 8010972:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801097a:	4618      	mov	r0, r3
 801097c:	f7f7 fbf2 	bl	8008164 <HAL_PCD_Start>
 8010980:	4603      	mov	r3, r0
 8010982:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010984:	7bfb      	ldrb	r3, [r7, #15]
 8010986:	4618      	mov	r0, r3
 8010988:	f000 f942 	bl	8010c10 <USBD_Get_USB_Status>
 801098c:	4603      	mov	r3, r0
 801098e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010990:	7bbb      	ldrb	r3, [r7, #14]
}
 8010992:	4618      	mov	r0, r3
 8010994:	3710      	adds	r7, #16
 8010996:	46bd      	mov	sp, r7
 8010998:	bd80      	pop	{r7, pc}

0801099a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801099a:	b580      	push	{r7, lr}
 801099c:	b084      	sub	sp, #16
 801099e:	af00      	add	r7, sp, #0
 80109a0:	6078      	str	r0, [r7, #4]
 80109a2:	4608      	mov	r0, r1
 80109a4:	4611      	mov	r1, r2
 80109a6:	461a      	mov	r2, r3
 80109a8:	4603      	mov	r3, r0
 80109aa:	70fb      	strb	r3, [r7, #3]
 80109ac:	460b      	mov	r3, r1
 80109ae:	70bb      	strb	r3, [r7, #2]
 80109b0:	4613      	mov	r3, r2
 80109b2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80109b4:	2300      	movs	r3, #0
 80109b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80109b8:	2300      	movs	r3, #0
 80109ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80109bc:	687b      	ldr	r3, [r7, #4]
 80109be:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80109c2:	78bb      	ldrb	r3, [r7, #2]
 80109c4:	883a      	ldrh	r2, [r7, #0]
 80109c6:	78f9      	ldrb	r1, [r7, #3]
 80109c8:	f7f8 f8c6 	bl	8008b58 <HAL_PCD_EP_Open>
 80109cc:	4603      	mov	r3, r0
 80109ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80109d0:	7bfb      	ldrb	r3, [r7, #15]
 80109d2:	4618      	mov	r0, r3
 80109d4:	f000 f91c 	bl	8010c10 <USBD_Get_USB_Status>
 80109d8:	4603      	mov	r3, r0
 80109da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80109dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80109de:	4618      	mov	r0, r3
 80109e0:	3710      	adds	r7, #16
 80109e2:	46bd      	mov	sp, r7
 80109e4:	bd80      	pop	{r7, pc}

080109e6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80109e6:	b580      	push	{r7, lr}
 80109e8:	b084      	sub	sp, #16
 80109ea:	af00      	add	r7, sp, #0
 80109ec:	6078      	str	r0, [r7, #4]
 80109ee:	460b      	mov	r3, r1
 80109f0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80109f2:	2300      	movs	r3, #0
 80109f4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80109f6:	2300      	movs	r3, #0
 80109f8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010a00:	78fa      	ldrb	r2, [r7, #3]
 8010a02:	4611      	mov	r1, r2
 8010a04:	4618      	mov	r0, r3
 8010a06:	f7f8 f911 	bl	8008c2c <HAL_PCD_EP_Close>
 8010a0a:	4603      	mov	r3, r0
 8010a0c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010a0e:	7bfb      	ldrb	r3, [r7, #15]
 8010a10:	4618      	mov	r0, r3
 8010a12:	f000 f8fd 	bl	8010c10 <USBD_Get_USB_Status>
 8010a16:	4603      	mov	r3, r0
 8010a18:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010a1a:	7bbb      	ldrb	r3, [r7, #14]
}
 8010a1c:	4618      	mov	r0, r3
 8010a1e:	3710      	adds	r7, #16
 8010a20:	46bd      	mov	sp, r7
 8010a22:	bd80      	pop	{r7, pc}

08010a24 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010a24:	b580      	push	{r7, lr}
 8010a26:	b084      	sub	sp, #16
 8010a28:	af00      	add	r7, sp, #0
 8010a2a:	6078      	str	r0, [r7, #4]
 8010a2c:	460b      	mov	r3, r1
 8010a2e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010a30:	2300      	movs	r3, #0
 8010a32:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010a34:	2300      	movs	r3, #0
 8010a36:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010a3e:	78fa      	ldrb	r2, [r7, #3]
 8010a40:	4611      	mov	r1, r2
 8010a42:	4618      	mov	r0, r3
 8010a44:	f7f8 f9c9 	bl	8008dda <HAL_PCD_EP_SetStall>
 8010a48:	4603      	mov	r3, r0
 8010a4a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010a4c:	7bfb      	ldrb	r3, [r7, #15]
 8010a4e:	4618      	mov	r0, r3
 8010a50:	f000 f8de 	bl	8010c10 <USBD_Get_USB_Status>
 8010a54:	4603      	mov	r3, r0
 8010a56:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010a58:	7bbb      	ldrb	r3, [r7, #14]
}
 8010a5a:	4618      	mov	r0, r3
 8010a5c:	3710      	adds	r7, #16
 8010a5e:	46bd      	mov	sp, r7
 8010a60:	bd80      	pop	{r7, pc}

08010a62 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010a62:	b580      	push	{r7, lr}
 8010a64:	b084      	sub	sp, #16
 8010a66:	af00      	add	r7, sp, #0
 8010a68:	6078      	str	r0, [r7, #4]
 8010a6a:	460b      	mov	r3, r1
 8010a6c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010a6e:	2300      	movs	r3, #0
 8010a70:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010a72:	2300      	movs	r3, #0
 8010a74:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8010a76:	687b      	ldr	r3, [r7, #4]
 8010a78:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010a7c:	78fa      	ldrb	r2, [r7, #3]
 8010a7e:	4611      	mov	r1, r2
 8010a80:	4618      	mov	r0, r3
 8010a82:	f7f8 fa0d 	bl	8008ea0 <HAL_PCD_EP_ClrStall>
 8010a86:	4603      	mov	r3, r0
 8010a88:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010a8a:	7bfb      	ldrb	r3, [r7, #15]
 8010a8c:	4618      	mov	r0, r3
 8010a8e:	f000 f8bf 	bl	8010c10 <USBD_Get_USB_Status>
 8010a92:	4603      	mov	r3, r0
 8010a94:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010a96:	7bbb      	ldrb	r3, [r7, #14]
}
 8010a98:	4618      	mov	r0, r3
 8010a9a:	3710      	adds	r7, #16
 8010a9c:	46bd      	mov	sp, r7
 8010a9e:	bd80      	pop	{r7, pc}

08010aa0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010aa0:	b480      	push	{r7}
 8010aa2:	b085      	sub	sp, #20
 8010aa4:	af00      	add	r7, sp, #0
 8010aa6:	6078      	str	r0, [r7, #4]
 8010aa8:	460b      	mov	r3, r1
 8010aaa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8010aac:	687b      	ldr	r3, [r7, #4]
 8010aae:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010ab2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8010ab4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010ab8:	2b00      	cmp	r3, #0
 8010aba:	da0b      	bge.n	8010ad4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8010abc:	78fb      	ldrb	r3, [r7, #3]
 8010abe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010ac2:	68f9      	ldr	r1, [r7, #12]
 8010ac4:	4613      	mov	r3, r2
 8010ac6:	00db      	lsls	r3, r3, #3
 8010ac8:	4413      	add	r3, r2
 8010aca:	009b      	lsls	r3, r3, #2
 8010acc:	440b      	add	r3, r1
 8010ace:	3316      	adds	r3, #22
 8010ad0:	781b      	ldrb	r3, [r3, #0]
 8010ad2:	e00b      	b.n	8010aec <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8010ad4:	78fb      	ldrb	r3, [r7, #3]
 8010ad6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010ada:	68f9      	ldr	r1, [r7, #12]
 8010adc:	4613      	mov	r3, r2
 8010ade:	00db      	lsls	r3, r3, #3
 8010ae0:	4413      	add	r3, r2
 8010ae2:	009b      	lsls	r3, r3, #2
 8010ae4:	440b      	add	r3, r1
 8010ae6:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8010aea:	781b      	ldrb	r3, [r3, #0]
  }
}
 8010aec:	4618      	mov	r0, r3
 8010aee:	3714      	adds	r7, #20
 8010af0:	46bd      	mov	sp, r7
 8010af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010af6:	4770      	bx	lr

08010af8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8010af8:	b580      	push	{r7, lr}
 8010afa:	b084      	sub	sp, #16
 8010afc:	af00      	add	r7, sp, #0
 8010afe:	6078      	str	r0, [r7, #4]
 8010b00:	460b      	mov	r3, r1
 8010b02:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010b04:	2300      	movs	r3, #0
 8010b06:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010b08:	2300      	movs	r3, #0
 8010b0a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8010b0c:	687b      	ldr	r3, [r7, #4]
 8010b0e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010b12:	78fa      	ldrb	r2, [r7, #3]
 8010b14:	4611      	mov	r1, r2
 8010b16:	4618      	mov	r0, r3
 8010b18:	f7f7 fffa 	bl	8008b10 <HAL_PCD_SetAddress>
 8010b1c:	4603      	mov	r3, r0
 8010b1e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010b20:	7bfb      	ldrb	r3, [r7, #15]
 8010b22:	4618      	mov	r0, r3
 8010b24:	f000 f874 	bl	8010c10 <USBD_Get_USB_Status>
 8010b28:	4603      	mov	r3, r0
 8010b2a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010b2c:	7bbb      	ldrb	r3, [r7, #14]
}
 8010b2e:	4618      	mov	r0, r3
 8010b30:	3710      	adds	r7, #16
 8010b32:	46bd      	mov	sp, r7
 8010b34:	bd80      	pop	{r7, pc}

08010b36 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010b36:	b580      	push	{r7, lr}
 8010b38:	b086      	sub	sp, #24
 8010b3a:	af00      	add	r7, sp, #0
 8010b3c:	60f8      	str	r0, [r7, #12]
 8010b3e:	607a      	str	r2, [r7, #4]
 8010b40:	603b      	str	r3, [r7, #0]
 8010b42:	460b      	mov	r3, r1
 8010b44:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010b46:	2300      	movs	r3, #0
 8010b48:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010b4a:	2300      	movs	r3, #0
 8010b4c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8010b4e:	68fb      	ldr	r3, [r7, #12]
 8010b50:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8010b54:	7af9      	ldrb	r1, [r7, #11]
 8010b56:	683b      	ldr	r3, [r7, #0]
 8010b58:	687a      	ldr	r2, [r7, #4]
 8010b5a:	f7f8 f904 	bl	8008d66 <HAL_PCD_EP_Transmit>
 8010b5e:	4603      	mov	r3, r0
 8010b60:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010b62:	7dfb      	ldrb	r3, [r7, #23]
 8010b64:	4618      	mov	r0, r3
 8010b66:	f000 f853 	bl	8010c10 <USBD_Get_USB_Status>
 8010b6a:	4603      	mov	r3, r0
 8010b6c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010b6e:	7dbb      	ldrb	r3, [r7, #22]
}
 8010b70:	4618      	mov	r0, r3
 8010b72:	3718      	adds	r7, #24
 8010b74:	46bd      	mov	sp, r7
 8010b76:	bd80      	pop	{r7, pc}

08010b78 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010b78:	b580      	push	{r7, lr}
 8010b7a:	b086      	sub	sp, #24
 8010b7c:	af00      	add	r7, sp, #0
 8010b7e:	60f8      	str	r0, [r7, #12]
 8010b80:	607a      	str	r2, [r7, #4]
 8010b82:	603b      	str	r3, [r7, #0]
 8010b84:	460b      	mov	r3, r1
 8010b86:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010b88:	2300      	movs	r3, #0
 8010b8a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010b8c:	2300      	movs	r3, #0
 8010b8e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010b90:	68fb      	ldr	r3, [r7, #12]
 8010b92:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8010b96:	7af9      	ldrb	r1, [r7, #11]
 8010b98:	683b      	ldr	r3, [r7, #0]
 8010b9a:	687a      	ldr	r2, [r7, #4]
 8010b9c:	f7f8 f890 	bl	8008cc0 <HAL_PCD_EP_Receive>
 8010ba0:	4603      	mov	r3, r0
 8010ba2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010ba4:	7dfb      	ldrb	r3, [r7, #23]
 8010ba6:	4618      	mov	r0, r3
 8010ba8:	f000 f832 	bl	8010c10 <USBD_Get_USB_Status>
 8010bac:	4603      	mov	r3, r0
 8010bae:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010bb0:	7dbb      	ldrb	r3, [r7, #22]
}
 8010bb2:	4618      	mov	r0, r3
 8010bb4:	3718      	adds	r7, #24
 8010bb6:	46bd      	mov	sp, r7
 8010bb8:	bd80      	pop	{r7, pc}

08010bba <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010bba:	b580      	push	{r7, lr}
 8010bbc:	b082      	sub	sp, #8
 8010bbe:	af00      	add	r7, sp, #0
 8010bc0:	6078      	str	r0, [r7, #4]
 8010bc2:	460b      	mov	r3, r1
 8010bc4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010bcc:	78fa      	ldrb	r2, [r7, #3]
 8010bce:	4611      	mov	r1, r2
 8010bd0:	4618      	mov	r0, r3
 8010bd2:	f7f8 f8b0 	bl	8008d36 <HAL_PCD_EP_GetRxCount>
 8010bd6:	4603      	mov	r3, r0
}
 8010bd8:	4618      	mov	r0, r3
 8010bda:	3708      	adds	r7, #8
 8010bdc:	46bd      	mov	sp, r7
 8010bde:	bd80      	pop	{r7, pc}

08010be0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8010be0:	b480      	push	{r7}
 8010be2:	b083      	sub	sp, #12
 8010be4:	af00      	add	r7, sp, #0
 8010be6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8010be8:	4b03      	ldr	r3, [pc, #12]	@ (8010bf8 <USBD_static_malloc+0x18>)
}
 8010bea:	4618      	mov	r0, r3
 8010bec:	370c      	adds	r7, #12
 8010bee:	46bd      	mov	sp, r7
 8010bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bf4:	4770      	bx	lr
 8010bf6:	bf00      	nop
 8010bf8:	200057fc 	.word	0x200057fc

08010bfc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8010bfc:	b480      	push	{r7}
 8010bfe:	b083      	sub	sp, #12
 8010c00:	af00      	add	r7, sp, #0
 8010c02:	6078      	str	r0, [r7, #4]

}
 8010c04:	bf00      	nop
 8010c06:	370c      	adds	r7, #12
 8010c08:	46bd      	mov	sp, r7
 8010c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c0e:	4770      	bx	lr

08010c10 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8010c10:	b480      	push	{r7}
 8010c12:	b085      	sub	sp, #20
 8010c14:	af00      	add	r7, sp, #0
 8010c16:	4603      	mov	r3, r0
 8010c18:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010c1a:	2300      	movs	r3, #0
 8010c1c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8010c1e:	79fb      	ldrb	r3, [r7, #7]
 8010c20:	2b03      	cmp	r3, #3
 8010c22:	d817      	bhi.n	8010c54 <USBD_Get_USB_Status+0x44>
 8010c24:	a201      	add	r2, pc, #4	@ (adr r2, 8010c2c <USBD_Get_USB_Status+0x1c>)
 8010c26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c2a:	bf00      	nop
 8010c2c:	08010c3d 	.word	0x08010c3d
 8010c30:	08010c43 	.word	0x08010c43
 8010c34:	08010c49 	.word	0x08010c49
 8010c38:	08010c4f 	.word	0x08010c4f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8010c3c:	2300      	movs	r3, #0
 8010c3e:	73fb      	strb	r3, [r7, #15]
    break;
 8010c40:	e00b      	b.n	8010c5a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8010c42:	2303      	movs	r3, #3
 8010c44:	73fb      	strb	r3, [r7, #15]
    break;
 8010c46:	e008      	b.n	8010c5a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8010c48:	2301      	movs	r3, #1
 8010c4a:	73fb      	strb	r3, [r7, #15]
    break;
 8010c4c:	e005      	b.n	8010c5a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8010c4e:	2303      	movs	r3, #3
 8010c50:	73fb      	strb	r3, [r7, #15]
    break;
 8010c52:	e002      	b.n	8010c5a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8010c54:	2303      	movs	r3, #3
 8010c56:	73fb      	strb	r3, [r7, #15]
    break;
 8010c58:	bf00      	nop
  }
  return usb_status;
 8010c5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8010c5c:	4618      	mov	r0, r3
 8010c5e:	3714      	adds	r7, #20
 8010c60:	46bd      	mov	sp, r7
 8010c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c66:	4770      	bx	lr

08010c68 <__cvt>:
 8010c68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010c6c:	ec57 6b10 	vmov	r6, r7, d0
 8010c70:	2f00      	cmp	r7, #0
 8010c72:	460c      	mov	r4, r1
 8010c74:	4619      	mov	r1, r3
 8010c76:	463b      	mov	r3, r7
 8010c78:	bfbb      	ittet	lt
 8010c7a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8010c7e:	461f      	movlt	r7, r3
 8010c80:	2300      	movge	r3, #0
 8010c82:	232d      	movlt	r3, #45	@ 0x2d
 8010c84:	700b      	strb	r3, [r1, #0]
 8010c86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010c88:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8010c8c:	4691      	mov	r9, r2
 8010c8e:	f023 0820 	bic.w	r8, r3, #32
 8010c92:	bfbc      	itt	lt
 8010c94:	4632      	movlt	r2, r6
 8010c96:	4616      	movlt	r6, r2
 8010c98:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010c9c:	d005      	beq.n	8010caa <__cvt+0x42>
 8010c9e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8010ca2:	d100      	bne.n	8010ca6 <__cvt+0x3e>
 8010ca4:	3401      	adds	r4, #1
 8010ca6:	2102      	movs	r1, #2
 8010ca8:	e000      	b.n	8010cac <__cvt+0x44>
 8010caa:	2103      	movs	r1, #3
 8010cac:	ab03      	add	r3, sp, #12
 8010cae:	9301      	str	r3, [sp, #4]
 8010cb0:	ab02      	add	r3, sp, #8
 8010cb2:	9300      	str	r3, [sp, #0]
 8010cb4:	ec47 6b10 	vmov	d0, r6, r7
 8010cb8:	4653      	mov	r3, sl
 8010cba:	4622      	mov	r2, r4
 8010cbc:	f000 fe48 	bl	8011950 <_dtoa_r>
 8010cc0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8010cc4:	4605      	mov	r5, r0
 8010cc6:	d119      	bne.n	8010cfc <__cvt+0x94>
 8010cc8:	f019 0f01 	tst.w	r9, #1
 8010ccc:	d00e      	beq.n	8010cec <__cvt+0x84>
 8010cce:	eb00 0904 	add.w	r9, r0, r4
 8010cd2:	2200      	movs	r2, #0
 8010cd4:	2300      	movs	r3, #0
 8010cd6:	4630      	mov	r0, r6
 8010cd8:	4639      	mov	r1, r7
 8010cda:	f7ef fef5 	bl	8000ac8 <__aeabi_dcmpeq>
 8010cde:	b108      	cbz	r0, 8010ce4 <__cvt+0x7c>
 8010ce0:	f8cd 900c 	str.w	r9, [sp, #12]
 8010ce4:	2230      	movs	r2, #48	@ 0x30
 8010ce6:	9b03      	ldr	r3, [sp, #12]
 8010ce8:	454b      	cmp	r3, r9
 8010cea:	d31e      	bcc.n	8010d2a <__cvt+0xc2>
 8010cec:	9b03      	ldr	r3, [sp, #12]
 8010cee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010cf0:	1b5b      	subs	r3, r3, r5
 8010cf2:	4628      	mov	r0, r5
 8010cf4:	6013      	str	r3, [r2, #0]
 8010cf6:	b004      	add	sp, #16
 8010cf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010cfc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010d00:	eb00 0904 	add.w	r9, r0, r4
 8010d04:	d1e5      	bne.n	8010cd2 <__cvt+0x6a>
 8010d06:	7803      	ldrb	r3, [r0, #0]
 8010d08:	2b30      	cmp	r3, #48	@ 0x30
 8010d0a:	d10a      	bne.n	8010d22 <__cvt+0xba>
 8010d0c:	2200      	movs	r2, #0
 8010d0e:	2300      	movs	r3, #0
 8010d10:	4630      	mov	r0, r6
 8010d12:	4639      	mov	r1, r7
 8010d14:	f7ef fed8 	bl	8000ac8 <__aeabi_dcmpeq>
 8010d18:	b918      	cbnz	r0, 8010d22 <__cvt+0xba>
 8010d1a:	f1c4 0401 	rsb	r4, r4, #1
 8010d1e:	f8ca 4000 	str.w	r4, [sl]
 8010d22:	f8da 3000 	ldr.w	r3, [sl]
 8010d26:	4499      	add	r9, r3
 8010d28:	e7d3      	b.n	8010cd2 <__cvt+0x6a>
 8010d2a:	1c59      	adds	r1, r3, #1
 8010d2c:	9103      	str	r1, [sp, #12]
 8010d2e:	701a      	strb	r2, [r3, #0]
 8010d30:	e7d9      	b.n	8010ce6 <__cvt+0x7e>

08010d32 <__exponent>:
 8010d32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010d34:	2900      	cmp	r1, #0
 8010d36:	bfba      	itte	lt
 8010d38:	4249      	neglt	r1, r1
 8010d3a:	232d      	movlt	r3, #45	@ 0x2d
 8010d3c:	232b      	movge	r3, #43	@ 0x2b
 8010d3e:	2909      	cmp	r1, #9
 8010d40:	7002      	strb	r2, [r0, #0]
 8010d42:	7043      	strb	r3, [r0, #1]
 8010d44:	dd29      	ble.n	8010d9a <__exponent+0x68>
 8010d46:	f10d 0307 	add.w	r3, sp, #7
 8010d4a:	461d      	mov	r5, r3
 8010d4c:	270a      	movs	r7, #10
 8010d4e:	461a      	mov	r2, r3
 8010d50:	fbb1 f6f7 	udiv	r6, r1, r7
 8010d54:	fb07 1416 	mls	r4, r7, r6, r1
 8010d58:	3430      	adds	r4, #48	@ 0x30
 8010d5a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8010d5e:	460c      	mov	r4, r1
 8010d60:	2c63      	cmp	r4, #99	@ 0x63
 8010d62:	f103 33ff 	add.w	r3, r3, #4294967295
 8010d66:	4631      	mov	r1, r6
 8010d68:	dcf1      	bgt.n	8010d4e <__exponent+0x1c>
 8010d6a:	3130      	adds	r1, #48	@ 0x30
 8010d6c:	1e94      	subs	r4, r2, #2
 8010d6e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8010d72:	1c41      	adds	r1, r0, #1
 8010d74:	4623      	mov	r3, r4
 8010d76:	42ab      	cmp	r3, r5
 8010d78:	d30a      	bcc.n	8010d90 <__exponent+0x5e>
 8010d7a:	f10d 0309 	add.w	r3, sp, #9
 8010d7e:	1a9b      	subs	r3, r3, r2
 8010d80:	42ac      	cmp	r4, r5
 8010d82:	bf88      	it	hi
 8010d84:	2300      	movhi	r3, #0
 8010d86:	3302      	adds	r3, #2
 8010d88:	4403      	add	r3, r0
 8010d8a:	1a18      	subs	r0, r3, r0
 8010d8c:	b003      	add	sp, #12
 8010d8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010d90:	f813 6b01 	ldrb.w	r6, [r3], #1
 8010d94:	f801 6f01 	strb.w	r6, [r1, #1]!
 8010d98:	e7ed      	b.n	8010d76 <__exponent+0x44>
 8010d9a:	2330      	movs	r3, #48	@ 0x30
 8010d9c:	3130      	adds	r1, #48	@ 0x30
 8010d9e:	7083      	strb	r3, [r0, #2]
 8010da0:	70c1      	strb	r1, [r0, #3]
 8010da2:	1d03      	adds	r3, r0, #4
 8010da4:	e7f1      	b.n	8010d8a <__exponent+0x58>
	...

08010da8 <_printf_float>:
 8010da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010dac:	b08d      	sub	sp, #52	@ 0x34
 8010dae:	460c      	mov	r4, r1
 8010db0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8010db4:	4616      	mov	r6, r2
 8010db6:	461f      	mov	r7, r3
 8010db8:	4605      	mov	r5, r0
 8010dba:	f000 fcb9 	bl	8011730 <_localeconv_r>
 8010dbe:	6803      	ldr	r3, [r0, #0]
 8010dc0:	9304      	str	r3, [sp, #16]
 8010dc2:	4618      	mov	r0, r3
 8010dc4:	f7ef fa54 	bl	8000270 <strlen>
 8010dc8:	2300      	movs	r3, #0
 8010dca:	930a      	str	r3, [sp, #40]	@ 0x28
 8010dcc:	f8d8 3000 	ldr.w	r3, [r8]
 8010dd0:	9005      	str	r0, [sp, #20]
 8010dd2:	3307      	adds	r3, #7
 8010dd4:	f023 0307 	bic.w	r3, r3, #7
 8010dd8:	f103 0208 	add.w	r2, r3, #8
 8010ddc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8010de0:	f8d4 b000 	ldr.w	fp, [r4]
 8010de4:	f8c8 2000 	str.w	r2, [r8]
 8010de8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010dec:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8010df0:	9307      	str	r3, [sp, #28]
 8010df2:	f8cd 8018 	str.w	r8, [sp, #24]
 8010df6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8010dfa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010dfe:	4b9c      	ldr	r3, [pc, #624]	@ (8011070 <_printf_float+0x2c8>)
 8010e00:	f04f 32ff 	mov.w	r2, #4294967295
 8010e04:	f7ef fe92 	bl	8000b2c <__aeabi_dcmpun>
 8010e08:	bb70      	cbnz	r0, 8010e68 <_printf_float+0xc0>
 8010e0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010e0e:	4b98      	ldr	r3, [pc, #608]	@ (8011070 <_printf_float+0x2c8>)
 8010e10:	f04f 32ff 	mov.w	r2, #4294967295
 8010e14:	f7ef fe6c 	bl	8000af0 <__aeabi_dcmple>
 8010e18:	bb30      	cbnz	r0, 8010e68 <_printf_float+0xc0>
 8010e1a:	2200      	movs	r2, #0
 8010e1c:	2300      	movs	r3, #0
 8010e1e:	4640      	mov	r0, r8
 8010e20:	4649      	mov	r1, r9
 8010e22:	f7ef fe5b 	bl	8000adc <__aeabi_dcmplt>
 8010e26:	b110      	cbz	r0, 8010e2e <_printf_float+0x86>
 8010e28:	232d      	movs	r3, #45	@ 0x2d
 8010e2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010e2e:	4a91      	ldr	r2, [pc, #580]	@ (8011074 <_printf_float+0x2cc>)
 8010e30:	4b91      	ldr	r3, [pc, #580]	@ (8011078 <_printf_float+0x2d0>)
 8010e32:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8010e36:	bf8c      	ite	hi
 8010e38:	4690      	movhi	r8, r2
 8010e3a:	4698      	movls	r8, r3
 8010e3c:	2303      	movs	r3, #3
 8010e3e:	6123      	str	r3, [r4, #16]
 8010e40:	f02b 0304 	bic.w	r3, fp, #4
 8010e44:	6023      	str	r3, [r4, #0]
 8010e46:	f04f 0900 	mov.w	r9, #0
 8010e4a:	9700      	str	r7, [sp, #0]
 8010e4c:	4633      	mov	r3, r6
 8010e4e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8010e50:	4621      	mov	r1, r4
 8010e52:	4628      	mov	r0, r5
 8010e54:	f000 f9d2 	bl	80111fc <_printf_common>
 8010e58:	3001      	adds	r0, #1
 8010e5a:	f040 808d 	bne.w	8010f78 <_printf_float+0x1d0>
 8010e5e:	f04f 30ff 	mov.w	r0, #4294967295
 8010e62:	b00d      	add	sp, #52	@ 0x34
 8010e64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e68:	4642      	mov	r2, r8
 8010e6a:	464b      	mov	r3, r9
 8010e6c:	4640      	mov	r0, r8
 8010e6e:	4649      	mov	r1, r9
 8010e70:	f7ef fe5c 	bl	8000b2c <__aeabi_dcmpun>
 8010e74:	b140      	cbz	r0, 8010e88 <_printf_float+0xe0>
 8010e76:	464b      	mov	r3, r9
 8010e78:	2b00      	cmp	r3, #0
 8010e7a:	bfbc      	itt	lt
 8010e7c:	232d      	movlt	r3, #45	@ 0x2d
 8010e7e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8010e82:	4a7e      	ldr	r2, [pc, #504]	@ (801107c <_printf_float+0x2d4>)
 8010e84:	4b7e      	ldr	r3, [pc, #504]	@ (8011080 <_printf_float+0x2d8>)
 8010e86:	e7d4      	b.n	8010e32 <_printf_float+0x8a>
 8010e88:	6863      	ldr	r3, [r4, #4]
 8010e8a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8010e8e:	9206      	str	r2, [sp, #24]
 8010e90:	1c5a      	adds	r2, r3, #1
 8010e92:	d13b      	bne.n	8010f0c <_printf_float+0x164>
 8010e94:	2306      	movs	r3, #6
 8010e96:	6063      	str	r3, [r4, #4]
 8010e98:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8010e9c:	2300      	movs	r3, #0
 8010e9e:	6022      	str	r2, [r4, #0]
 8010ea0:	9303      	str	r3, [sp, #12]
 8010ea2:	ab0a      	add	r3, sp, #40	@ 0x28
 8010ea4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8010ea8:	ab09      	add	r3, sp, #36	@ 0x24
 8010eaa:	9300      	str	r3, [sp, #0]
 8010eac:	6861      	ldr	r1, [r4, #4]
 8010eae:	ec49 8b10 	vmov	d0, r8, r9
 8010eb2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8010eb6:	4628      	mov	r0, r5
 8010eb8:	f7ff fed6 	bl	8010c68 <__cvt>
 8010ebc:	9b06      	ldr	r3, [sp, #24]
 8010ebe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010ec0:	2b47      	cmp	r3, #71	@ 0x47
 8010ec2:	4680      	mov	r8, r0
 8010ec4:	d129      	bne.n	8010f1a <_printf_float+0x172>
 8010ec6:	1cc8      	adds	r0, r1, #3
 8010ec8:	db02      	blt.n	8010ed0 <_printf_float+0x128>
 8010eca:	6863      	ldr	r3, [r4, #4]
 8010ecc:	4299      	cmp	r1, r3
 8010ece:	dd41      	ble.n	8010f54 <_printf_float+0x1ac>
 8010ed0:	f1aa 0a02 	sub.w	sl, sl, #2
 8010ed4:	fa5f fa8a 	uxtb.w	sl, sl
 8010ed8:	3901      	subs	r1, #1
 8010eda:	4652      	mov	r2, sl
 8010edc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8010ee0:	9109      	str	r1, [sp, #36]	@ 0x24
 8010ee2:	f7ff ff26 	bl	8010d32 <__exponent>
 8010ee6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010ee8:	1813      	adds	r3, r2, r0
 8010eea:	2a01      	cmp	r2, #1
 8010eec:	4681      	mov	r9, r0
 8010eee:	6123      	str	r3, [r4, #16]
 8010ef0:	dc02      	bgt.n	8010ef8 <_printf_float+0x150>
 8010ef2:	6822      	ldr	r2, [r4, #0]
 8010ef4:	07d2      	lsls	r2, r2, #31
 8010ef6:	d501      	bpl.n	8010efc <_printf_float+0x154>
 8010ef8:	3301      	adds	r3, #1
 8010efa:	6123      	str	r3, [r4, #16]
 8010efc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	d0a2      	beq.n	8010e4a <_printf_float+0xa2>
 8010f04:	232d      	movs	r3, #45	@ 0x2d
 8010f06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010f0a:	e79e      	b.n	8010e4a <_printf_float+0xa2>
 8010f0c:	9a06      	ldr	r2, [sp, #24]
 8010f0e:	2a47      	cmp	r2, #71	@ 0x47
 8010f10:	d1c2      	bne.n	8010e98 <_printf_float+0xf0>
 8010f12:	2b00      	cmp	r3, #0
 8010f14:	d1c0      	bne.n	8010e98 <_printf_float+0xf0>
 8010f16:	2301      	movs	r3, #1
 8010f18:	e7bd      	b.n	8010e96 <_printf_float+0xee>
 8010f1a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8010f1e:	d9db      	bls.n	8010ed8 <_printf_float+0x130>
 8010f20:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8010f24:	d118      	bne.n	8010f58 <_printf_float+0x1b0>
 8010f26:	2900      	cmp	r1, #0
 8010f28:	6863      	ldr	r3, [r4, #4]
 8010f2a:	dd0b      	ble.n	8010f44 <_printf_float+0x19c>
 8010f2c:	6121      	str	r1, [r4, #16]
 8010f2e:	b913      	cbnz	r3, 8010f36 <_printf_float+0x18e>
 8010f30:	6822      	ldr	r2, [r4, #0]
 8010f32:	07d0      	lsls	r0, r2, #31
 8010f34:	d502      	bpl.n	8010f3c <_printf_float+0x194>
 8010f36:	3301      	adds	r3, #1
 8010f38:	440b      	add	r3, r1
 8010f3a:	6123      	str	r3, [r4, #16]
 8010f3c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8010f3e:	f04f 0900 	mov.w	r9, #0
 8010f42:	e7db      	b.n	8010efc <_printf_float+0x154>
 8010f44:	b913      	cbnz	r3, 8010f4c <_printf_float+0x1a4>
 8010f46:	6822      	ldr	r2, [r4, #0]
 8010f48:	07d2      	lsls	r2, r2, #31
 8010f4a:	d501      	bpl.n	8010f50 <_printf_float+0x1a8>
 8010f4c:	3302      	adds	r3, #2
 8010f4e:	e7f4      	b.n	8010f3a <_printf_float+0x192>
 8010f50:	2301      	movs	r3, #1
 8010f52:	e7f2      	b.n	8010f3a <_printf_float+0x192>
 8010f54:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8010f58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010f5a:	4299      	cmp	r1, r3
 8010f5c:	db05      	blt.n	8010f6a <_printf_float+0x1c2>
 8010f5e:	6823      	ldr	r3, [r4, #0]
 8010f60:	6121      	str	r1, [r4, #16]
 8010f62:	07d8      	lsls	r0, r3, #31
 8010f64:	d5ea      	bpl.n	8010f3c <_printf_float+0x194>
 8010f66:	1c4b      	adds	r3, r1, #1
 8010f68:	e7e7      	b.n	8010f3a <_printf_float+0x192>
 8010f6a:	2900      	cmp	r1, #0
 8010f6c:	bfd4      	ite	le
 8010f6e:	f1c1 0202 	rsble	r2, r1, #2
 8010f72:	2201      	movgt	r2, #1
 8010f74:	4413      	add	r3, r2
 8010f76:	e7e0      	b.n	8010f3a <_printf_float+0x192>
 8010f78:	6823      	ldr	r3, [r4, #0]
 8010f7a:	055a      	lsls	r2, r3, #21
 8010f7c:	d407      	bmi.n	8010f8e <_printf_float+0x1e6>
 8010f7e:	6923      	ldr	r3, [r4, #16]
 8010f80:	4642      	mov	r2, r8
 8010f82:	4631      	mov	r1, r6
 8010f84:	4628      	mov	r0, r5
 8010f86:	47b8      	blx	r7
 8010f88:	3001      	adds	r0, #1
 8010f8a:	d12b      	bne.n	8010fe4 <_printf_float+0x23c>
 8010f8c:	e767      	b.n	8010e5e <_printf_float+0xb6>
 8010f8e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8010f92:	f240 80dd 	bls.w	8011150 <_printf_float+0x3a8>
 8010f96:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8010f9a:	2200      	movs	r2, #0
 8010f9c:	2300      	movs	r3, #0
 8010f9e:	f7ef fd93 	bl	8000ac8 <__aeabi_dcmpeq>
 8010fa2:	2800      	cmp	r0, #0
 8010fa4:	d033      	beq.n	801100e <_printf_float+0x266>
 8010fa6:	4a37      	ldr	r2, [pc, #220]	@ (8011084 <_printf_float+0x2dc>)
 8010fa8:	2301      	movs	r3, #1
 8010faa:	4631      	mov	r1, r6
 8010fac:	4628      	mov	r0, r5
 8010fae:	47b8      	blx	r7
 8010fb0:	3001      	adds	r0, #1
 8010fb2:	f43f af54 	beq.w	8010e5e <_printf_float+0xb6>
 8010fb6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8010fba:	4543      	cmp	r3, r8
 8010fbc:	db02      	blt.n	8010fc4 <_printf_float+0x21c>
 8010fbe:	6823      	ldr	r3, [r4, #0]
 8010fc0:	07d8      	lsls	r0, r3, #31
 8010fc2:	d50f      	bpl.n	8010fe4 <_printf_float+0x23c>
 8010fc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010fc8:	4631      	mov	r1, r6
 8010fca:	4628      	mov	r0, r5
 8010fcc:	47b8      	blx	r7
 8010fce:	3001      	adds	r0, #1
 8010fd0:	f43f af45 	beq.w	8010e5e <_printf_float+0xb6>
 8010fd4:	f04f 0900 	mov.w	r9, #0
 8010fd8:	f108 38ff 	add.w	r8, r8, #4294967295
 8010fdc:	f104 0a1a 	add.w	sl, r4, #26
 8010fe0:	45c8      	cmp	r8, r9
 8010fe2:	dc09      	bgt.n	8010ff8 <_printf_float+0x250>
 8010fe4:	6823      	ldr	r3, [r4, #0]
 8010fe6:	079b      	lsls	r3, r3, #30
 8010fe8:	f100 8103 	bmi.w	80111f2 <_printf_float+0x44a>
 8010fec:	68e0      	ldr	r0, [r4, #12]
 8010fee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010ff0:	4298      	cmp	r0, r3
 8010ff2:	bfb8      	it	lt
 8010ff4:	4618      	movlt	r0, r3
 8010ff6:	e734      	b.n	8010e62 <_printf_float+0xba>
 8010ff8:	2301      	movs	r3, #1
 8010ffa:	4652      	mov	r2, sl
 8010ffc:	4631      	mov	r1, r6
 8010ffe:	4628      	mov	r0, r5
 8011000:	47b8      	blx	r7
 8011002:	3001      	adds	r0, #1
 8011004:	f43f af2b 	beq.w	8010e5e <_printf_float+0xb6>
 8011008:	f109 0901 	add.w	r9, r9, #1
 801100c:	e7e8      	b.n	8010fe0 <_printf_float+0x238>
 801100e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011010:	2b00      	cmp	r3, #0
 8011012:	dc39      	bgt.n	8011088 <_printf_float+0x2e0>
 8011014:	4a1b      	ldr	r2, [pc, #108]	@ (8011084 <_printf_float+0x2dc>)
 8011016:	2301      	movs	r3, #1
 8011018:	4631      	mov	r1, r6
 801101a:	4628      	mov	r0, r5
 801101c:	47b8      	blx	r7
 801101e:	3001      	adds	r0, #1
 8011020:	f43f af1d 	beq.w	8010e5e <_printf_float+0xb6>
 8011024:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8011028:	ea59 0303 	orrs.w	r3, r9, r3
 801102c:	d102      	bne.n	8011034 <_printf_float+0x28c>
 801102e:	6823      	ldr	r3, [r4, #0]
 8011030:	07d9      	lsls	r1, r3, #31
 8011032:	d5d7      	bpl.n	8010fe4 <_printf_float+0x23c>
 8011034:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011038:	4631      	mov	r1, r6
 801103a:	4628      	mov	r0, r5
 801103c:	47b8      	blx	r7
 801103e:	3001      	adds	r0, #1
 8011040:	f43f af0d 	beq.w	8010e5e <_printf_float+0xb6>
 8011044:	f04f 0a00 	mov.w	sl, #0
 8011048:	f104 0b1a 	add.w	fp, r4, #26
 801104c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801104e:	425b      	negs	r3, r3
 8011050:	4553      	cmp	r3, sl
 8011052:	dc01      	bgt.n	8011058 <_printf_float+0x2b0>
 8011054:	464b      	mov	r3, r9
 8011056:	e793      	b.n	8010f80 <_printf_float+0x1d8>
 8011058:	2301      	movs	r3, #1
 801105a:	465a      	mov	r2, fp
 801105c:	4631      	mov	r1, r6
 801105e:	4628      	mov	r0, r5
 8011060:	47b8      	blx	r7
 8011062:	3001      	adds	r0, #1
 8011064:	f43f aefb 	beq.w	8010e5e <_printf_float+0xb6>
 8011068:	f10a 0a01 	add.w	sl, sl, #1
 801106c:	e7ee      	b.n	801104c <_printf_float+0x2a4>
 801106e:	bf00      	nop
 8011070:	7fefffff 	.word	0x7fefffff
 8011074:	08013d24 	.word	0x08013d24
 8011078:	08013d20 	.word	0x08013d20
 801107c:	08013d2c 	.word	0x08013d2c
 8011080:	08013d28 	.word	0x08013d28
 8011084:	08013d30 	.word	0x08013d30
 8011088:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801108a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801108e:	4553      	cmp	r3, sl
 8011090:	bfa8      	it	ge
 8011092:	4653      	movge	r3, sl
 8011094:	2b00      	cmp	r3, #0
 8011096:	4699      	mov	r9, r3
 8011098:	dc36      	bgt.n	8011108 <_printf_float+0x360>
 801109a:	f04f 0b00 	mov.w	fp, #0
 801109e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80110a2:	f104 021a 	add.w	r2, r4, #26
 80110a6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80110a8:	9306      	str	r3, [sp, #24]
 80110aa:	eba3 0309 	sub.w	r3, r3, r9
 80110ae:	455b      	cmp	r3, fp
 80110b0:	dc31      	bgt.n	8011116 <_printf_float+0x36e>
 80110b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80110b4:	459a      	cmp	sl, r3
 80110b6:	dc3a      	bgt.n	801112e <_printf_float+0x386>
 80110b8:	6823      	ldr	r3, [r4, #0]
 80110ba:	07da      	lsls	r2, r3, #31
 80110bc:	d437      	bmi.n	801112e <_printf_float+0x386>
 80110be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80110c0:	ebaa 0903 	sub.w	r9, sl, r3
 80110c4:	9b06      	ldr	r3, [sp, #24]
 80110c6:	ebaa 0303 	sub.w	r3, sl, r3
 80110ca:	4599      	cmp	r9, r3
 80110cc:	bfa8      	it	ge
 80110ce:	4699      	movge	r9, r3
 80110d0:	f1b9 0f00 	cmp.w	r9, #0
 80110d4:	dc33      	bgt.n	801113e <_printf_float+0x396>
 80110d6:	f04f 0800 	mov.w	r8, #0
 80110da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80110de:	f104 0b1a 	add.w	fp, r4, #26
 80110e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80110e4:	ebaa 0303 	sub.w	r3, sl, r3
 80110e8:	eba3 0309 	sub.w	r3, r3, r9
 80110ec:	4543      	cmp	r3, r8
 80110ee:	f77f af79 	ble.w	8010fe4 <_printf_float+0x23c>
 80110f2:	2301      	movs	r3, #1
 80110f4:	465a      	mov	r2, fp
 80110f6:	4631      	mov	r1, r6
 80110f8:	4628      	mov	r0, r5
 80110fa:	47b8      	blx	r7
 80110fc:	3001      	adds	r0, #1
 80110fe:	f43f aeae 	beq.w	8010e5e <_printf_float+0xb6>
 8011102:	f108 0801 	add.w	r8, r8, #1
 8011106:	e7ec      	b.n	80110e2 <_printf_float+0x33a>
 8011108:	4642      	mov	r2, r8
 801110a:	4631      	mov	r1, r6
 801110c:	4628      	mov	r0, r5
 801110e:	47b8      	blx	r7
 8011110:	3001      	adds	r0, #1
 8011112:	d1c2      	bne.n	801109a <_printf_float+0x2f2>
 8011114:	e6a3      	b.n	8010e5e <_printf_float+0xb6>
 8011116:	2301      	movs	r3, #1
 8011118:	4631      	mov	r1, r6
 801111a:	4628      	mov	r0, r5
 801111c:	9206      	str	r2, [sp, #24]
 801111e:	47b8      	blx	r7
 8011120:	3001      	adds	r0, #1
 8011122:	f43f ae9c 	beq.w	8010e5e <_printf_float+0xb6>
 8011126:	9a06      	ldr	r2, [sp, #24]
 8011128:	f10b 0b01 	add.w	fp, fp, #1
 801112c:	e7bb      	b.n	80110a6 <_printf_float+0x2fe>
 801112e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011132:	4631      	mov	r1, r6
 8011134:	4628      	mov	r0, r5
 8011136:	47b8      	blx	r7
 8011138:	3001      	adds	r0, #1
 801113a:	d1c0      	bne.n	80110be <_printf_float+0x316>
 801113c:	e68f      	b.n	8010e5e <_printf_float+0xb6>
 801113e:	9a06      	ldr	r2, [sp, #24]
 8011140:	464b      	mov	r3, r9
 8011142:	4442      	add	r2, r8
 8011144:	4631      	mov	r1, r6
 8011146:	4628      	mov	r0, r5
 8011148:	47b8      	blx	r7
 801114a:	3001      	adds	r0, #1
 801114c:	d1c3      	bne.n	80110d6 <_printf_float+0x32e>
 801114e:	e686      	b.n	8010e5e <_printf_float+0xb6>
 8011150:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011154:	f1ba 0f01 	cmp.w	sl, #1
 8011158:	dc01      	bgt.n	801115e <_printf_float+0x3b6>
 801115a:	07db      	lsls	r3, r3, #31
 801115c:	d536      	bpl.n	80111cc <_printf_float+0x424>
 801115e:	2301      	movs	r3, #1
 8011160:	4642      	mov	r2, r8
 8011162:	4631      	mov	r1, r6
 8011164:	4628      	mov	r0, r5
 8011166:	47b8      	blx	r7
 8011168:	3001      	adds	r0, #1
 801116a:	f43f ae78 	beq.w	8010e5e <_printf_float+0xb6>
 801116e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011172:	4631      	mov	r1, r6
 8011174:	4628      	mov	r0, r5
 8011176:	47b8      	blx	r7
 8011178:	3001      	adds	r0, #1
 801117a:	f43f ae70 	beq.w	8010e5e <_printf_float+0xb6>
 801117e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011182:	2200      	movs	r2, #0
 8011184:	2300      	movs	r3, #0
 8011186:	f10a 3aff 	add.w	sl, sl, #4294967295
 801118a:	f7ef fc9d 	bl	8000ac8 <__aeabi_dcmpeq>
 801118e:	b9c0      	cbnz	r0, 80111c2 <_printf_float+0x41a>
 8011190:	4653      	mov	r3, sl
 8011192:	f108 0201 	add.w	r2, r8, #1
 8011196:	4631      	mov	r1, r6
 8011198:	4628      	mov	r0, r5
 801119a:	47b8      	blx	r7
 801119c:	3001      	adds	r0, #1
 801119e:	d10c      	bne.n	80111ba <_printf_float+0x412>
 80111a0:	e65d      	b.n	8010e5e <_printf_float+0xb6>
 80111a2:	2301      	movs	r3, #1
 80111a4:	465a      	mov	r2, fp
 80111a6:	4631      	mov	r1, r6
 80111a8:	4628      	mov	r0, r5
 80111aa:	47b8      	blx	r7
 80111ac:	3001      	adds	r0, #1
 80111ae:	f43f ae56 	beq.w	8010e5e <_printf_float+0xb6>
 80111b2:	f108 0801 	add.w	r8, r8, #1
 80111b6:	45d0      	cmp	r8, sl
 80111b8:	dbf3      	blt.n	80111a2 <_printf_float+0x3fa>
 80111ba:	464b      	mov	r3, r9
 80111bc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80111c0:	e6df      	b.n	8010f82 <_printf_float+0x1da>
 80111c2:	f04f 0800 	mov.w	r8, #0
 80111c6:	f104 0b1a 	add.w	fp, r4, #26
 80111ca:	e7f4      	b.n	80111b6 <_printf_float+0x40e>
 80111cc:	2301      	movs	r3, #1
 80111ce:	4642      	mov	r2, r8
 80111d0:	e7e1      	b.n	8011196 <_printf_float+0x3ee>
 80111d2:	2301      	movs	r3, #1
 80111d4:	464a      	mov	r2, r9
 80111d6:	4631      	mov	r1, r6
 80111d8:	4628      	mov	r0, r5
 80111da:	47b8      	blx	r7
 80111dc:	3001      	adds	r0, #1
 80111de:	f43f ae3e 	beq.w	8010e5e <_printf_float+0xb6>
 80111e2:	f108 0801 	add.w	r8, r8, #1
 80111e6:	68e3      	ldr	r3, [r4, #12]
 80111e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80111ea:	1a5b      	subs	r3, r3, r1
 80111ec:	4543      	cmp	r3, r8
 80111ee:	dcf0      	bgt.n	80111d2 <_printf_float+0x42a>
 80111f0:	e6fc      	b.n	8010fec <_printf_float+0x244>
 80111f2:	f04f 0800 	mov.w	r8, #0
 80111f6:	f104 0919 	add.w	r9, r4, #25
 80111fa:	e7f4      	b.n	80111e6 <_printf_float+0x43e>

080111fc <_printf_common>:
 80111fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011200:	4616      	mov	r6, r2
 8011202:	4698      	mov	r8, r3
 8011204:	688a      	ldr	r2, [r1, #8]
 8011206:	690b      	ldr	r3, [r1, #16]
 8011208:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801120c:	4293      	cmp	r3, r2
 801120e:	bfb8      	it	lt
 8011210:	4613      	movlt	r3, r2
 8011212:	6033      	str	r3, [r6, #0]
 8011214:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011218:	4607      	mov	r7, r0
 801121a:	460c      	mov	r4, r1
 801121c:	b10a      	cbz	r2, 8011222 <_printf_common+0x26>
 801121e:	3301      	adds	r3, #1
 8011220:	6033      	str	r3, [r6, #0]
 8011222:	6823      	ldr	r3, [r4, #0]
 8011224:	0699      	lsls	r1, r3, #26
 8011226:	bf42      	ittt	mi
 8011228:	6833      	ldrmi	r3, [r6, #0]
 801122a:	3302      	addmi	r3, #2
 801122c:	6033      	strmi	r3, [r6, #0]
 801122e:	6825      	ldr	r5, [r4, #0]
 8011230:	f015 0506 	ands.w	r5, r5, #6
 8011234:	d106      	bne.n	8011244 <_printf_common+0x48>
 8011236:	f104 0a19 	add.w	sl, r4, #25
 801123a:	68e3      	ldr	r3, [r4, #12]
 801123c:	6832      	ldr	r2, [r6, #0]
 801123e:	1a9b      	subs	r3, r3, r2
 8011240:	42ab      	cmp	r3, r5
 8011242:	dc26      	bgt.n	8011292 <_printf_common+0x96>
 8011244:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011248:	6822      	ldr	r2, [r4, #0]
 801124a:	3b00      	subs	r3, #0
 801124c:	bf18      	it	ne
 801124e:	2301      	movne	r3, #1
 8011250:	0692      	lsls	r2, r2, #26
 8011252:	d42b      	bmi.n	80112ac <_printf_common+0xb0>
 8011254:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011258:	4641      	mov	r1, r8
 801125a:	4638      	mov	r0, r7
 801125c:	47c8      	blx	r9
 801125e:	3001      	adds	r0, #1
 8011260:	d01e      	beq.n	80112a0 <_printf_common+0xa4>
 8011262:	6823      	ldr	r3, [r4, #0]
 8011264:	6922      	ldr	r2, [r4, #16]
 8011266:	f003 0306 	and.w	r3, r3, #6
 801126a:	2b04      	cmp	r3, #4
 801126c:	bf02      	ittt	eq
 801126e:	68e5      	ldreq	r5, [r4, #12]
 8011270:	6833      	ldreq	r3, [r6, #0]
 8011272:	1aed      	subeq	r5, r5, r3
 8011274:	68a3      	ldr	r3, [r4, #8]
 8011276:	bf0c      	ite	eq
 8011278:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801127c:	2500      	movne	r5, #0
 801127e:	4293      	cmp	r3, r2
 8011280:	bfc4      	itt	gt
 8011282:	1a9b      	subgt	r3, r3, r2
 8011284:	18ed      	addgt	r5, r5, r3
 8011286:	2600      	movs	r6, #0
 8011288:	341a      	adds	r4, #26
 801128a:	42b5      	cmp	r5, r6
 801128c:	d11a      	bne.n	80112c4 <_printf_common+0xc8>
 801128e:	2000      	movs	r0, #0
 8011290:	e008      	b.n	80112a4 <_printf_common+0xa8>
 8011292:	2301      	movs	r3, #1
 8011294:	4652      	mov	r2, sl
 8011296:	4641      	mov	r1, r8
 8011298:	4638      	mov	r0, r7
 801129a:	47c8      	blx	r9
 801129c:	3001      	adds	r0, #1
 801129e:	d103      	bne.n	80112a8 <_printf_common+0xac>
 80112a0:	f04f 30ff 	mov.w	r0, #4294967295
 80112a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80112a8:	3501      	adds	r5, #1
 80112aa:	e7c6      	b.n	801123a <_printf_common+0x3e>
 80112ac:	18e1      	adds	r1, r4, r3
 80112ae:	1c5a      	adds	r2, r3, #1
 80112b0:	2030      	movs	r0, #48	@ 0x30
 80112b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80112b6:	4422      	add	r2, r4
 80112b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80112bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80112c0:	3302      	adds	r3, #2
 80112c2:	e7c7      	b.n	8011254 <_printf_common+0x58>
 80112c4:	2301      	movs	r3, #1
 80112c6:	4622      	mov	r2, r4
 80112c8:	4641      	mov	r1, r8
 80112ca:	4638      	mov	r0, r7
 80112cc:	47c8      	blx	r9
 80112ce:	3001      	adds	r0, #1
 80112d0:	d0e6      	beq.n	80112a0 <_printf_common+0xa4>
 80112d2:	3601      	adds	r6, #1
 80112d4:	e7d9      	b.n	801128a <_printf_common+0x8e>
	...

080112d8 <_printf_i>:
 80112d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80112dc:	7e0f      	ldrb	r7, [r1, #24]
 80112de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80112e0:	2f78      	cmp	r7, #120	@ 0x78
 80112e2:	4691      	mov	r9, r2
 80112e4:	4680      	mov	r8, r0
 80112e6:	460c      	mov	r4, r1
 80112e8:	469a      	mov	sl, r3
 80112ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80112ee:	d807      	bhi.n	8011300 <_printf_i+0x28>
 80112f0:	2f62      	cmp	r7, #98	@ 0x62
 80112f2:	d80a      	bhi.n	801130a <_printf_i+0x32>
 80112f4:	2f00      	cmp	r7, #0
 80112f6:	f000 80d1 	beq.w	801149c <_printf_i+0x1c4>
 80112fa:	2f58      	cmp	r7, #88	@ 0x58
 80112fc:	f000 80b8 	beq.w	8011470 <_printf_i+0x198>
 8011300:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011304:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011308:	e03a      	b.n	8011380 <_printf_i+0xa8>
 801130a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801130e:	2b15      	cmp	r3, #21
 8011310:	d8f6      	bhi.n	8011300 <_printf_i+0x28>
 8011312:	a101      	add	r1, pc, #4	@ (adr r1, 8011318 <_printf_i+0x40>)
 8011314:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011318:	08011371 	.word	0x08011371
 801131c:	08011385 	.word	0x08011385
 8011320:	08011301 	.word	0x08011301
 8011324:	08011301 	.word	0x08011301
 8011328:	08011301 	.word	0x08011301
 801132c:	08011301 	.word	0x08011301
 8011330:	08011385 	.word	0x08011385
 8011334:	08011301 	.word	0x08011301
 8011338:	08011301 	.word	0x08011301
 801133c:	08011301 	.word	0x08011301
 8011340:	08011301 	.word	0x08011301
 8011344:	08011483 	.word	0x08011483
 8011348:	080113af 	.word	0x080113af
 801134c:	0801143d 	.word	0x0801143d
 8011350:	08011301 	.word	0x08011301
 8011354:	08011301 	.word	0x08011301
 8011358:	080114a5 	.word	0x080114a5
 801135c:	08011301 	.word	0x08011301
 8011360:	080113af 	.word	0x080113af
 8011364:	08011301 	.word	0x08011301
 8011368:	08011301 	.word	0x08011301
 801136c:	08011445 	.word	0x08011445
 8011370:	6833      	ldr	r3, [r6, #0]
 8011372:	1d1a      	adds	r2, r3, #4
 8011374:	681b      	ldr	r3, [r3, #0]
 8011376:	6032      	str	r2, [r6, #0]
 8011378:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801137c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011380:	2301      	movs	r3, #1
 8011382:	e09c      	b.n	80114be <_printf_i+0x1e6>
 8011384:	6833      	ldr	r3, [r6, #0]
 8011386:	6820      	ldr	r0, [r4, #0]
 8011388:	1d19      	adds	r1, r3, #4
 801138a:	6031      	str	r1, [r6, #0]
 801138c:	0606      	lsls	r6, r0, #24
 801138e:	d501      	bpl.n	8011394 <_printf_i+0xbc>
 8011390:	681d      	ldr	r5, [r3, #0]
 8011392:	e003      	b.n	801139c <_printf_i+0xc4>
 8011394:	0645      	lsls	r5, r0, #25
 8011396:	d5fb      	bpl.n	8011390 <_printf_i+0xb8>
 8011398:	f9b3 5000 	ldrsh.w	r5, [r3]
 801139c:	2d00      	cmp	r5, #0
 801139e:	da03      	bge.n	80113a8 <_printf_i+0xd0>
 80113a0:	232d      	movs	r3, #45	@ 0x2d
 80113a2:	426d      	negs	r5, r5
 80113a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80113a8:	4858      	ldr	r0, [pc, #352]	@ (801150c <_printf_i+0x234>)
 80113aa:	230a      	movs	r3, #10
 80113ac:	e011      	b.n	80113d2 <_printf_i+0xfa>
 80113ae:	6821      	ldr	r1, [r4, #0]
 80113b0:	6833      	ldr	r3, [r6, #0]
 80113b2:	0608      	lsls	r0, r1, #24
 80113b4:	f853 5b04 	ldr.w	r5, [r3], #4
 80113b8:	d402      	bmi.n	80113c0 <_printf_i+0xe8>
 80113ba:	0649      	lsls	r1, r1, #25
 80113bc:	bf48      	it	mi
 80113be:	b2ad      	uxthmi	r5, r5
 80113c0:	2f6f      	cmp	r7, #111	@ 0x6f
 80113c2:	4852      	ldr	r0, [pc, #328]	@ (801150c <_printf_i+0x234>)
 80113c4:	6033      	str	r3, [r6, #0]
 80113c6:	bf14      	ite	ne
 80113c8:	230a      	movne	r3, #10
 80113ca:	2308      	moveq	r3, #8
 80113cc:	2100      	movs	r1, #0
 80113ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80113d2:	6866      	ldr	r6, [r4, #4]
 80113d4:	60a6      	str	r6, [r4, #8]
 80113d6:	2e00      	cmp	r6, #0
 80113d8:	db05      	blt.n	80113e6 <_printf_i+0x10e>
 80113da:	6821      	ldr	r1, [r4, #0]
 80113dc:	432e      	orrs	r6, r5
 80113de:	f021 0104 	bic.w	r1, r1, #4
 80113e2:	6021      	str	r1, [r4, #0]
 80113e4:	d04b      	beq.n	801147e <_printf_i+0x1a6>
 80113e6:	4616      	mov	r6, r2
 80113e8:	fbb5 f1f3 	udiv	r1, r5, r3
 80113ec:	fb03 5711 	mls	r7, r3, r1, r5
 80113f0:	5dc7      	ldrb	r7, [r0, r7]
 80113f2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80113f6:	462f      	mov	r7, r5
 80113f8:	42bb      	cmp	r3, r7
 80113fa:	460d      	mov	r5, r1
 80113fc:	d9f4      	bls.n	80113e8 <_printf_i+0x110>
 80113fe:	2b08      	cmp	r3, #8
 8011400:	d10b      	bne.n	801141a <_printf_i+0x142>
 8011402:	6823      	ldr	r3, [r4, #0]
 8011404:	07df      	lsls	r7, r3, #31
 8011406:	d508      	bpl.n	801141a <_printf_i+0x142>
 8011408:	6923      	ldr	r3, [r4, #16]
 801140a:	6861      	ldr	r1, [r4, #4]
 801140c:	4299      	cmp	r1, r3
 801140e:	bfde      	ittt	le
 8011410:	2330      	movle	r3, #48	@ 0x30
 8011412:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011416:	f106 36ff 	addle.w	r6, r6, #4294967295
 801141a:	1b92      	subs	r2, r2, r6
 801141c:	6122      	str	r2, [r4, #16]
 801141e:	f8cd a000 	str.w	sl, [sp]
 8011422:	464b      	mov	r3, r9
 8011424:	aa03      	add	r2, sp, #12
 8011426:	4621      	mov	r1, r4
 8011428:	4640      	mov	r0, r8
 801142a:	f7ff fee7 	bl	80111fc <_printf_common>
 801142e:	3001      	adds	r0, #1
 8011430:	d14a      	bne.n	80114c8 <_printf_i+0x1f0>
 8011432:	f04f 30ff 	mov.w	r0, #4294967295
 8011436:	b004      	add	sp, #16
 8011438:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801143c:	6823      	ldr	r3, [r4, #0]
 801143e:	f043 0320 	orr.w	r3, r3, #32
 8011442:	6023      	str	r3, [r4, #0]
 8011444:	4832      	ldr	r0, [pc, #200]	@ (8011510 <_printf_i+0x238>)
 8011446:	2778      	movs	r7, #120	@ 0x78
 8011448:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801144c:	6823      	ldr	r3, [r4, #0]
 801144e:	6831      	ldr	r1, [r6, #0]
 8011450:	061f      	lsls	r7, r3, #24
 8011452:	f851 5b04 	ldr.w	r5, [r1], #4
 8011456:	d402      	bmi.n	801145e <_printf_i+0x186>
 8011458:	065f      	lsls	r7, r3, #25
 801145a:	bf48      	it	mi
 801145c:	b2ad      	uxthmi	r5, r5
 801145e:	6031      	str	r1, [r6, #0]
 8011460:	07d9      	lsls	r1, r3, #31
 8011462:	bf44      	itt	mi
 8011464:	f043 0320 	orrmi.w	r3, r3, #32
 8011468:	6023      	strmi	r3, [r4, #0]
 801146a:	b11d      	cbz	r5, 8011474 <_printf_i+0x19c>
 801146c:	2310      	movs	r3, #16
 801146e:	e7ad      	b.n	80113cc <_printf_i+0xf4>
 8011470:	4826      	ldr	r0, [pc, #152]	@ (801150c <_printf_i+0x234>)
 8011472:	e7e9      	b.n	8011448 <_printf_i+0x170>
 8011474:	6823      	ldr	r3, [r4, #0]
 8011476:	f023 0320 	bic.w	r3, r3, #32
 801147a:	6023      	str	r3, [r4, #0]
 801147c:	e7f6      	b.n	801146c <_printf_i+0x194>
 801147e:	4616      	mov	r6, r2
 8011480:	e7bd      	b.n	80113fe <_printf_i+0x126>
 8011482:	6833      	ldr	r3, [r6, #0]
 8011484:	6825      	ldr	r5, [r4, #0]
 8011486:	6961      	ldr	r1, [r4, #20]
 8011488:	1d18      	adds	r0, r3, #4
 801148a:	6030      	str	r0, [r6, #0]
 801148c:	062e      	lsls	r6, r5, #24
 801148e:	681b      	ldr	r3, [r3, #0]
 8011490:	d501      	bpl.n	8011496 <_printf_i+0x1be>
 8011492:	6019      	str	r1, [r3, #0]
 8011494:	e002      	b.n	801149c <_printf_i+0x1c4>
 8011496:	0668      	lsls	r0, r5, #25
 8011498:	d5fb      	bpl.n	8011492 <_printf_i+0x1ba>
 801149a:	8019      	strh	r1, [r3, #0]
 801149c:	2300      	movs	r3, #0
 801149e:	6123      	str	r3, [r4, #16]
 80114a0:	4616      	mov	r6, r2
 80114a2:	e7bc      	b.n	801141e <_printf_i+0x146>
 80114a4:	6833      	ldr	r3, [r6, #0]
 80114a6:	1d1a      	adds	r2, r3, #4
 80114a8:	6032      	str	r2, [r6, #0]
 80114aa:	681e      	ldr	r6, [r3, #0]
 80114ac:	6862      	ldr	r2, [r4, #4]
 80114ae:	2100      	movs	r1, #0
 80114b0:	4630      	mov	r0, r6
 80114b2:	f7ee fe8d 	bl	80001d0 <memchr>
 80114b6:	b108      	cbz	r0, 80114bc <_printf_i+0x1e4>
 80114b8:	1b80      	subs	r0, r0, r6
 80114ba:	6060      	str	r0, [r4, #4]
 80114bc:	6863      	ldr	r3, [r4, #4]
 80114be:	6123      	str	r3, [r4, #16]
 80114c0:	2300      	movs	r3, #0
 80114c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80114c6:	e7aa      	b.n	801141e <_printf_i+0x146>
 80114c8:	6923      	ldr	r3, [r4, #16]
 80114ca:	4632      	mov	r2, r6
 80114cc:	4649      	mov	r1, r9
 80114ce:	4640      	mov	r0, r8
 80114d0:	47d0      	blx	sl
 80114d2:	3001      	adds	r0, #1
 80114d4:	d0ad      	beq.n	8011432 <_printf_i+0x15a>
 80114d6:	6823      	ldr	r3, [r4, #0]
 80114d8:	079b      	lsls	r3, r3, #30
 80114da:	d413      	bmi.n	8011504 <_printf_i+0x22c>
 80114dc:	68e0      	ldr	r0, [r4, #12]
 80114de:	9b03      	ldr	r3, [sp, #12]
 80114e0:	4298      	cmp	r0, r3
 80114e2:	bfb8      	it	lt
 80114e4:	4618      	movlt	r0, r3
 80114e6:	e7a6      	b.n	8011436 <_printf_i+0x15e>
 80114e8:	2301      	movs	r3, #1
 80114ea:	4632      	mov	r2, r6
 80114ec:	4649      	mov	r1, r9
 80114ee:	4640      	mov	r0, r8
 80114f0:	47d0      	blx	sl
 80114f2:	3001      	adds	r0, #1
 80114f4:	d09d      	beq.n	8011432 <_printf_i+0x15a>
 80114f6:	3501      	adds	r5, #1
 80114f8:	68e3      	ldr	r3, [r4, #12]
 80114fa:	9903      	ldr	r1, [sp, #12]
 80114fc:	1a5b      	subs	r3, r3, r1
 80114fe:	42ab      	cmp	r3, r5
 8011500:	dcf2      	bgt.n	80114e8 <_printf_i+0x210>
 8011502:	e7eb      	b.n	80114dc <_printf_i+0x204>
 8011504:	2500      	movs	r5, #0
 8011506:	f104 0619 	add.w	r6, r4, #25
 801150a:	e7f5      	b.n	80114f8 <_printf_i+0x220>
 801150c:	08013d32 	.word	0x08013d32
 8011510:	08013d43 	.word	0x08013d43

08011514 <std>:
 8011514:	2300      	movs	r3, #0
 8011516:	b510      	push	{r4, lr}
 8011518:	4604      	mov	r4, r0
 801151a:	e9c0 3300 	strd	r3, r3, [r0]
 801151e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011522:	6083      	str	r3, [r0, #8]
 8011524:	8181      	strh	r1, [r0, #12]
 8011526:	6643      	str	r3, [r0, #100]	@ 0x64
 8011528:	81c2      	strh	r2, [r0, #14]
 801152a:	6183      	str	r3, [r0, #24]
 801152c:	4619      	mov	r1, r3
 801152e:	2208      	movs	r2, #8
 8011530:	305c      	adds	r0, #92	@ 0x5c
 8011532:	f000 f8f4 	bl	801171e <memset>
 8011536:	4b0d      	ldr	r3, [pc, #52]	@ (801156c <std+0x58>)
 8011538:	6263      	str	r3, [r4, #36]	@ 0x24
 801153a:	4b0d      	ldr	r3, [pc, #52]	@ (8011570 <std+0x5c>)
 801153c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801153e:	4b0d      	ldr	r3, [pc, #52]	@ (8011574 <std+0x60>)
 8011540:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011542:	4b0d      	ldr	r3, [pc, #52]	@ (8011578 <std+0x64>)
 8011544:	6323      	str	r3, [r4, #48]	@ 0x30
 8011546:	4b0d      	ldr	r3, [pc, #52]	@ (801157c <std+0x68>)
 8011548:	6224      	str	r4, [r4, #32]
 801154a:	429c      	cmp	r4, r3
 801154c:	d006      	beq.n	801155c <std+0x48>
 801154e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011552:	4294      	cmp	r4, r2
 8011554:	d002      	beq.n	801155c <std+0x48>
 8011556:	33d0      	adds	r3, #208	@ 0xd0
 8011558:	429c      	cmp	r4, r3
 801155a:	d105      	bne.n	8011568 <std+0x54>
 801155c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011560:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011564:	f000 b958 	b.w	8011818 <__retarget_lock_init_recursive>
 8011568:	bd10      	pop	{r4, pc}
 801156a:	bf00      	nop
 801156c:	08011699 	.word	0x08011699
 8011570:	080116bb 	.word	0x080116bb
 8011574:	080116f3 	.word	0x080116f3
 8011578:	08011717 	.word	0x08011717
 801157c:	20005a1c 	.word	0x20005a1c

08011580 <stdio_exit_handler>:
 8011580:	4a02      	ldr	r2, [pc, #8]	@ (801158c <stdio_exit_handler+0xc>)
 8011582:	4903      	ldr	r1, [pc, #12]	@ (8011590 <stdio_exit_handler+0x10>)
 8011584:	4803      	ldr	r0, [pc, #12]	@ (8011594 <stdio_exit_handler+0x14>)
 8011586:	f000 b869 	b.w	801165c <_fwalk_sglue>
 801158a:	bf00      	nop
 801158c:	20000178 	.word	0x20000178
 8011590:	08012eed 	.word	0x08012eed
 8011594:	20000188 	.word	0x20000188

08011598 <cleanup_stdio>:
 8011598:	6841      	ldr	r1, [r0, #4]
 801159a:	4b0c      	ldr	r3, [pc, #48]	@ (80115cc <cleanup_stdio+0x34>)
 801159c:	4299      	cmp	r1, r3
 801159e:	b510      	push	{r4, lr}
 80115a0:	4604      	mov	r4, r0
 80115a2:	d001      	beq.n	80115a8 <cleanup_stdio+0x10>
 80115a4:	f001 fca2 	bl	8012eec <_fflush_r>
 80115a8:	68a1      	ldr	r1, [r4, #8]
 80115aa:	4b09      	ldr	r3, [pc, #36]	@ (80115d0 <cleanup_stdio+0x38>)
 80115ac:	4299      	cmp	r1, r3
 80115ae:	d002      	beq.n	80115b6 <cleanup_stdio+0x1e>
 80115b0:	4620      	mov	r0, r4
 80115b2:	f001 fc9b 	bl	8012eec <_fflush_r>
 80115b6:	68e1      	ldr	r1, [r4, #12]
 80115b8:	4b06      	ldr	r3, [pc, #24]	@ (80115d4 <cleanup_stdio+0x3c>)
 80115ba:	4299      	cmp	r1, r3
 80115bc:	d004      	beq.n	80115c8 <cleanup_stdio+0x30>
 80115be:	4620      	mov	r0, r4
 80115c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80115c4:	f001 bc92 	b.w	8012eec <_fflush_r>
 80115c8:	bd10      	pop	{r4, pc}
 80115ca:	bf00      	nop
 80115cc:	20005a1c 	.word	0x20005a1c
 80115d0:	20005a84 	.word	0x20005a84
 80115d4:	20005aec 	.word	0x20005aec

080115d8 <global_stdio_init.part.0>:
 80115d8:	b510      	push	{r4, lr}
 80115da:	4b0b      	ldr	r3, [pc, #44]	@ (8011608 <global_stdio_init.part.0+0x30>)
 80115dc:	4c0b      	ldr	r4, [pc, #44]	@ (801160c <global_stdio_init.part.0+0x34>)
 80115de:	4a0c      	ldr	r2, [pc, #48]	@ (8011610 <global_stdio_init.part.0+0x38>)
 80115e0:	601a      	str	r2, [r3, #0]
 80115e2:	4620      	mov	r0, r4
 80115e4:	2200      	movs	r2, #0
 80115e6:	2104      	movs	r1, #4
 80115e8:	f7ff ff94 	bl	8011514 <std>
 80115ec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80115f0:	2201      	movs	r2, #1
 80115f2:	2109      	movs	r1, #9
 80115f4:	f7ff ff8e 	bl	8011514 <std>
 80115f8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80115fc:	2202      	movs	r2, #2
 80115fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011602:	2112      	movs	r1, #18
 8011604:	f7ff bf86 	b.w	8011514 <std>
 8011608:	20005b54 	.word	0x20005b54
 801160c:	20005a1c 	.word	0x20005a1c
 8011610:	08011581 	.word	0x08011581

08011614 <__sfp_lock_acquire>:
 8011614:	4801      	ldr	r0, [pc, #4]	@ (801161c <__sfp_lock_acquire+0x8>)
 8011616:	f000 b900 	b.w	801181a <__retarget_lock_acquire_recursive>
 801161a:	bf00      	nop
 801161c:	20005b5d 	.word	0x20005b5d

08011620 <__sfp_lock_release>:
 8011620:	4801      	ldr	r0, [pc, #4]	@ (8011628 <__sfp_lock_release+0x8>)
 8011622:	f000 b8fb 	b.w	801181c <__retarget_lock_release_recursive>
 8011626:	bf00      	nop
 8011628:	20005b5d 	.word	0x20005b5d

0801162c <__sinit>:
 801162c:	b510      	push	{r4, lr}
 801162e:	4604      	mov	r4, r0
 8011630:	f7ff fff0 	bl	8011614 <__sfp_lock_acquire>
 8011634:	6a23      	ldr	r3, [r4, #32]
 8011636:	b11b      	cbz	r3, 8011640 <__sinit+0x14>
 8011638:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801163c:	f7ff bff0 	b.w	8011620 <__sfp_lock_release>
 8011640:	4b04      	ldr	r3, [pc, #16]	@ (8011654 <__sinit+0x28>)
 8011642:	6223      	str	r3, [r4, #32]
 8011644:	4b04      	ldr	r3, [pc, #16]	@ (8011658 <__sinit+0x2c>)
 8011646:	681b      	ldr	r3, [r3, #0]
 8011648:	2b00      	cmp	r3, #0
 801164a:	d1f5      	bne.n	8011638 <__sinit+0xc>
 801164c:	f7ff ffc4 	bl	80115d8 <global_stdio_init.part.0>
 8011650:	e7f2      	b.n	8011638 <__sinit+0xc>
 8011652:	bf00      	nop
 8011654:	08011599 	.word	0x08011599
 8011658:	20005b54 	.word	0x20005b54

0801165c <_fwalk_sglue>:
 801165c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011660:	4607      	mov	r7, r0
 8011662:	4688      	mov	r8, r1
 8011664:	4614      	mov	r4, r2
 8011666:	2600      	movs	r6, #0
 8011668:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801166c:	f1b9 0901 	subs.w	r9, r9, #1
 8011670:	d505      	bpl.n	801167e <_fwalk_sglue+0x22>
 8011672:	6824      	ldr	r4, [r4, #0]
 8011674:	2c00      	cmp	r4, #0
 8011676:	d1f7      	bne.n	8011668 <_fwalk_sglue+0xc>
 8011678:	4630      	mov	r0, r6
 801167a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801167e:	89ab      	ldrh	r3, [r5, #12]
 8011680:	2b01      	cmp	r3, #1
 8011682:	d907      	bls.n	8011694 <_fwalk_sglue+0x38>
 8011684:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011688:	3301      	adds	r3, #1
 801168a:	d003      	beq.n	8011694 <_fwalk_sglue+0x38>
 801168c:	4629      	mov	r1, r5
 801168e:	4638      	mov	r0, r7
 8011690:	47c0      	blx	r8
 8011692:	4306      	orrs	r6, r0
 8011694:	3568      	adds	r5, #104	@ 0x68
 8011696:	e7e9      	b.n	801166c <_fwalk_sglue+0x10>

08011698 <__sread>:
 8011698:	b510      	push	{r4, lr}
 801169a:	460c      	mov	r4, r1
 801169c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80116a0:	f000 f86c 	bl	801177c <_read_r>
 80116a4:	2800      	cmp	r0, #0
 80116a6:	bfab      	itete	ge
 80116a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80116aa:	89a3      	ldrhlt	r3, [r4, #12]
 80116ac:	181b      	addge	r3, r3, r0
 80116ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80116b2:	bfac      	ite	ge
 80116b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80116b6:	81a3      	strhlt	r3, [r4, #12]
 80116b8:	bd10      	pop	{r4, pc}

080116ba <__swrite>:
 80116ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80116be:	461f      	mov	r7, r3
 80116c0:	898b      	ldrh	r3, [r1, #12]
 80116c2:	05db      	lsls	r3, r3, #23
 80116c4:	4605      	mov	r5, r0
 80116c6:	460c      	mov	r4, r1
 80116c8:	4616      	mov	r6, r2
 80116ca:	d505      	bpl.n	80116d8 <__swrite+0x1e>
 80116cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80116d0:	2302      	movs	r3, #2
 80116d2:	2200      	movs	r2, #0
 80116d4:	f000 f840 	bl	8011758 <_lseek_r>
 80116d8:	89a3      	ldrh	r3, [r4, #12]
 80116da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80116de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80116e2:	81a3      	strh	r3, [r4, #12]
 80116e4:	4632      	mov	r2, r6
 80116e6:	463b      	mov	r3, r7
 80116e8:	4628      	mov	r0, r5
 80116ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80116ee:	f000 b857 	b.w	80117a0 <_write_r>

080116f2 <__sseek>:
 80116f2:	b510      	push	{r4, lr}
 80116f4:	460c      	mov	r4, r1
 80116f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80116fa:	f000 f82d 	bl	8011758 <_lseek_r>
 80116fe:	1c43      	adds	r3, r0, #1
 8011700:	89a3      	ldrh	r3, [r4, #12]
 8011702:	bf15      	itete	ne
 8011704:	6560      	strne	r0, [r4, #84]	@ 0x54
 8011706:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801170a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801170e:	81a3      	strheq	r3, [r4, #12]
 8011710:	bf18      	it	ne
 8011712:	81a3      	strhne	r3, [r4, #12]
 8011714:	bd10      	pop	{r4, pc}

08011716 <__sclose>:
 8011716:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801171a:	f000 b80d 	b.w	8011738 <_close_r>

0801171e <memset>:
 801171e:	4402      	add	r2, r0
 8011720:	4603      	mov	r3, r0
 8011722:	4293      	cmp	r3, r2
 8011724:	d100      	bne.n	8011728 <memset+0xa>
 8011726:	4770      	bx	lr
 8011728:	f803 1b01 	strb.w	r1, [r3], #1
 801172c:	e7f9      	b.n	8011722 <memset+0x4>
	...

08011730 <_localeconv_r>:
 8011730:	4800      	ldr	r0, [pc, #0]	@ (8011734 <_localeconv_r+0x4>)
 8011732:	4770      	bx	lr
 8011734:	200002c4 	.word	0x200002c4

08011738 <_close_r>:
 8011738:	b538      	push	{r3, r4, r5, lr}
 801173a:	4d06      	ldr	r5, [pc, #24]	@ (8011754 <_close_r+0x1c>)
 801173c:	2300      	movs	r3, #0
 801173e:	4604      	mov	r4, r0
 8011740:	4608      	mov	r0, r1
 8011742:	602b      	str	r3, [r5, #0]
 8011744:	f7f2 ffa6 	bl	8004694 <_close>
 8011748:	1c43      	adds	r3, r0, #1
 801174a:	d102      	bne.n	8011752 <_close_r+0x1a>
 801174c:	682b      	ldr	r3, [r5, #0]
 801174e:	b103      	cbz	r3, 8011752 <_close_r+0x1a>
 8011750:	6023      	str	r3, [r4, #0]
 8011752:	bd38      	pop	{r3, r4, r5, pc}
 8011754:	20005b58 	.word	0x20005b58

08011758 <_lseek_r>:
 8011758:	b538      	push	{r3, r4, r5, lr}
 801175a:	4d07      	ldr	r5, [pc, #28]	@ (8011778 <_lseek_r+0x20>)
 801175c:	4604      	mov	r4, r0
 801175e:	4608      	mov	r0, r1
 8011760:	4611      	mov	r1, r2
 8011762:	2200      	movs	r2, #0
 8011764:	602a      	str	r2, [r5, #0]
 8011766:	461a      	mov	r2, r3
 8011768:	f7f2 ffbb 	bl	80046e2 <_lseek>
 801176c:	1c43      	adds	r3, r0, #1
 801176e:	d102      	bne.n	8011776 <_lseek_r+0x1e>
 8011770:	682b      	ldr	r3, [r5, #0]
 8011772:	b103      	cbz	r3, 8011776 <_lseek_r+0x1e>
 8011774:	6023      	str	r3, [r4, #0]
 8011776:	bd38      	pop	{r3, r4, r5, pc}
 8011778:	20005b58 	.word	0x20005b58

0801177c <_read_r>:
 801177c:	b538      	push	{r3, r4, r5, lr}
 801177e:	4d07      	ldr	r5, [pc, #28]	@ (801179c <_read_r+0x20>)
 8011780:	4604      	mov	r4, r0
 8011782:	4608      	mov	r0, r1
 8011784:	4611      	mov	r1, r2
 8011786:	2200      	movs	r2, #0
 8011788:	602a      	str	r2, [r5, #0]
 801178a:	461a      	mov	r2, r3
 801178c:	f7f2 ff49 	bl	8004622 <_read>
 8011790:	1c43      	adds	r3, r0, #1
 8011792:	d102      	bne.n	801179a <_read_r+0x1e>
 8011794:	682b      	ldr	r3, [r5, #0]
 8011796:	b103      	cbz	r3, 801179a <_read_r+0x1e>
 8011798:	6023      	str	r3, [r4, #0]
 801179a:	bd38      	pop	{r3, r4, r5, pc}
 801179c:	20005b58 	.word	0x20005b58

080117a0 <_write_r>:
 80117a0:	b538      	push	{r3, r4, r5, lr}
 80117a2:	4d07      	ldr	r5, [pc, #28]	@ (80117c0 <_write_r+0x20>)
 80117a4:	4604      	mov	r4, r0
 80117a6:	4608      	mov	r0, r1
 80117a8:	4611      	mov	r1, r2
 80117aa:	2200      	movs	r2, #0
 80117ac:	602a      	str	r2, [r5, #0]
 80117ae:	461a      	mov	r2, r3
 80117b0:	f7f2 ff54 	bl	800465c <_write>
 80117b4:	1c43      	adds	r3, r0, #1
 80117b6:	d102      	bne.n	80117be <_write_r+0x1e>
 80117b8:	682b      	ldr	r3, [r5, #0]
 80117ba:	b103      	cbz	r3, 80117be <_write_r+0x1e>
 80117bc:	6023      	str	r3, [r4, #0]
 80117be:	bd38      	pop	{r3, r4, r5, pc}
 80117c0:	20005b58 	.word	0x20005b58

080117c4 <__errno>:
 80117c4:	4b01      	ldr	r3, [pc, #4]	@ (80117cc <__errno+0x8>)
 80117c6:	6818      	ldr	r0, [r3, #0]
 80117c8:	4770      	bx	lr
 80117ca:	bf00      	nop
 80117cc:	20000184 	.word	0x20000184

080117d0 <__libc_init_array>:
 80117d0:	b570      	push	{r4, r5, r6, lr}
 80117d2:	4d0d      	ldr	r5, [pc, #52]	@ (8011808 <__libc_init_array+0x38>)
 80117d4:	4c0d      	ldr	r4, [pc, #52]	@ (801180c <__libc_init_array+0x3c>)
 80117d6:	1b64      	subs	r4, r4, r5
 80117d8:	10a4      	asrs	r4, r4, #2
 80117da:	2600      	movs	r6, #0
 80117dc:	42a6      	cmp	r6, r4
 80117de:	d109      	bne.n	80117f4 <__libc_init_array+0x24>
 80117e0:	4d0b      	ldr	r5, [pc, #44]	@ (8011810 <__libc_init_array+0x40>)
 80117e2:	4c0c      	ldr	r4, [pc, #48]	@ (8011814 <__libc_init_array+0x44>)
 80117e4:	f002 fa5c 	bl	8013ca0 <_init>
 80117e8:	1b64      	subs	r4, r4, r5
 80117ea:	10a4      	asrs	r4, r4, #2
 80117ec:	2600      	movs	r6, #0
 80117ee:	42a6      	cmp	r6, r4
 80117f0:	d105      	bne.n	80117fe <__libc_init_array+0x2e>
 80117f2:	bd70      	pop	{r4, r5, r6, pc}
 80117f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80117f8:	4798      	blx	r3
 80117fa:	3601      	adds	r6, #1
 80117fc:	e7ee      	b.n	80117dc <__libc_init_array+0xc>
 80117fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8011802:	4798      	blx	r3
 8011804:	3601      	adds	r6, #1
 8011806:	e7f2      	b.n	80117ee <__libc_init_array+0x1e>
 8011808:	080140e8 	.word	0x080140e8
 801180c:	080140e8 	.word	0x080140e8
 8011810:	080140e8 	.word	0x080140e8
 8011814:	080140ec 	.word	0x080140ec

08011818 <__retarget_lock_init_recursive>:
 8011818:	4770      	bx	lr

0801181a <__retarget_lock_acquire_recursive>:
 801181a:	4770      	bx	lr

0801181c <__retarget_lock_release_recursive>:
 801181c:	4770      	bx	lr

0801181e <memcpy>:
 801181e:	440a      	add	r2, r1
 8011820:	4291      	cmp	r1, r2
 8011822:	f100 33ff 	add.w	r3, r0, #4294967295
 8011826:	d100      	bne.n	801182a <memcpy+0xc>
 8011828:	4770      	bx	lr
 801182a:	b510      	push	{r4, lr}
 801182c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011830:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011834:	4291      	cmp	r1, r2
 8011836:	d1f9      	bne.n	801182c <memcpy+0xe>
 8011838:	bd10      	pop	{r4, pc}

0801183a <quorem>:
 801183a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801183e:	6903      	ldr	r3, [r0, #16]
 8011840:	690c      	ldr	r4, [r1, #16]
 8011842:	42a3      	cmp	r3, r4
 8011844:	4607      	mov	r7, r0
 8011846:	db7e      	blt.n	8011946 <quorem+0x10c>
 8011848:	3c01      	subs	r4, #1
 801184a:	f101 0814 	add.w	r8, r1, #20
 801184e:	00a3      	lsls	r3, r4, #2
 8011850:	f100 0514 	add.w	r5, r0, #20
 8011854:	9300      	str	r3, [sp, #0]
 8011856:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801185a:	9301      	str	r3, [sp, #4]
 801185c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8011860:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011864:	3301      	adds	r3, #1
 8011866:	429a      	cmp	r2, r3
 8011868:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801186c:	fbb2 f6f3 	udiv	r6, r2, r3
 8011870:	d32e      	bcc.n	80118d0 <quorem+0x96>
 8011872:	f04f 0a00 	mov.w	sl, #0
 8011876:	46c4      	mov	ip, r8
 8011878:	46ae      	mov	lr, r5
 801187a:	46d3      	mov	fp, sl
 801187c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011880:	b298      	uxth	r0, r3
 8011882:	fb06 a000 	mla	r0, r6, r0, sl
 8011886:	0c02      	lsrs	r2, r0, #16
 8011888:	0c1b      	lsrs	r3, r3, #16
 801188a:	fb06 2303 	mla	r3, r6, r3, r2
 801188e:	f8de 2000 	ldr.w	r2, [lr]
 8011892:	b280      	uxth	r0, r0
 8011894:	b292      	uxth	r2, r2
 8011896:	1a12      	subs	r2, r2, r0
 8011898:	445a      	add	r2, fp
 801189a:	f8de 0000 	ldr.w	r0, [lr]
 801189e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80118a2:	b29b      	uxth	r3, r3
 80118a4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80118a8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80118ac:	b292      	uxth	r2, r2
 80118ae:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80118b2:	45e1      	cmp	r9, ip
 80118b4:	f84e 2b04 	str.w	r2, [lr], #4
 80118b8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80118bc:	d2de      	bcs.n	801187c <quorem+0x42>
 80118be:	9b00      	ldr	r3, [sp, #0]
 80118c0:	58eb      	ldr	r3, [r5, r3]
 80118c2:	b92b      	cbnz	r3, 80118d0 <quorem+0x96>
 80118c4:	9b01      	ldr	r3, [sp, #4]
 80118c6:	3b04      	subs	r3, #4
 80118c8:	429d      	cmp	r5, r3
 80118ca:	461a      	mov	r2, r3
 80118cc:	d32f      	bcc.n	801192e <quorem+0xf4>
 80118ce:	613c      	str	r4, [r7, #16]
 80118d0:	4638      	mov	r0, r7
 80118d2:	f001 f97f 	bl	8012bd4 <__mcmp>
 80118d6:	2800      	cmp	r0, #0
 80118d8:	db25      	blt.n	8011926 <quorem+0xec>
 80118da:	4629      	mov	r1, r5
 80118dc:	2000      	movs	r0, #0
 80118de:	f858 2b04 	ldr.w	r2, [r8], #4
 80118e2:	f8d1 c000 	ldr.w	ip, [r1]
 80118e6:	fa1f fe82 	uxth.w	lr, r2
 80118ea:	fa1f f38c 	uxth.w	r3, ip
 80118ee:	eba3 030e 	sub.w	r3, r3, lr
 80118f2:	4403      	add	r3, r0
 80118f4:	0c12      	lsrs	r2, r2, #16
 80118f6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80118fa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80118fe:	b29b      	uxth	r3, r3
 8011900:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011904:	45c1      	cmp	r9, r8
 8011906:	f841 3b04 	str.w	r3, [r1], #4
 801190a:	ea4f 4022 	mov.w	r0, r2, asr #16
 801190e:	d2e6      	bcs.n	80118de <quorem+0xa4>
 8011910:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011914:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011918:	b922      	cbnz	r2, 8011924 <quorem+0xea>
 801191a:	3b04      	subs	r3, #4
 801191c:	429d      	cmp	r5, r3
 801191e:	461a      	mov	r2, r3
 8011920:	d30b      	bcc.n	801193a <quorem+0x100>
 8011922:	613c      	str	r4, [r7, #16]
 8011924:	3601      	adds	r6, #1
 8011926:	4630      	mov	r0, r6
 8011928:	b003      	add	sp, #12
 801192a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801192e:	6812      	ldr	r2, [r2, #0]
 8011930:	3b04      	subs	r3, #4
 8011932:	2a00      	cmp	r2, #0
 8011934:	d1cb      	bne.n	80118ce <quorem+0x94>
 8011936:	3c01      	subs	r4, #1
 8011938:	e7c6      	b.n	80118c8 <quorem+0x8e>
 801193a:	6812      	ldr	r2, [r2, #0]
 801193c:	3b04      	subs	r3, #4
 801193e:	2a00      	cmp	r2, #0
 8011940:	d1ef      	bne.n	8011922 <quorem+0xe8>
 8011942:	3c01      	subs	r4, #1
 8011944:	e7ea      	b.n	801191c <quorem+0xe2>
 8011946:	2000      	movs	r0, #0
 8011948:	e7ee      	b.n	8011928 <quorem+0xee>
 801194a:	0000      	movs	r0, r0
 801194c:	0000      	movs	r0, r0
	...

08011950 <_dtoa_r>:
 8011950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011954:	69c7      	ldr	r7, [r0, #28]
 8011956:	b097      	sub	sp, #92	@ 0x5c
 8011958:	ed8d 0b04 	vstr	d0, [sp, #16]
 801195c:	ec55 4b10 	vmov	r4, r5, d0
 8011960:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8011962:	9107      	str	r1, [sp, #28]
 8011964:	4681      	mov	r9, r0
 8011966:	920c      	str	r2, [sp, #48]	@ 0x30
 8011968:	9311      	str	r3, [sp, #68]	@ 0x44
 801196a:	b97f      	cbnz	r7, 801198c <_dtoa_r+0x3c>
 801196c:	2010      	movs	r0, #16
 801196e:	f000 fe09 	bl	8012584 <malloc>
 8011972:	4602      	mov	r2, r0
 8011974:	f8c9 001c 	str.w	r0, [r9, #28]
 8011978:	b920      	cbnz	r0, 8011984 <_dtoa_r+0x34>
 801197a:	4ba9      	ldr	r3, [pc, #676]	@ (8011c20 <_dtoa_r+0x2d0>)
 801197c:	21ef      	movs	r1, #239	@ 0xef
 801197e:	48a9      	ldr	r0, [pc, #676]	@ (8011c24 <_dtoa_r+0x2d4>)
 8011980:	f001 faec 	bl	8012f5c <__assert_func>
 8011984:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8011988:	6007      	str	r7, [r0, #0]
 801198a:	60c7      	str	r7, [r0, #12]
 801198c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011990:	6819      	ldr	r1, [r3, #0]
 8011992:	b159      	cbz	r1, 80119ac <_dtoa_r+0x5c>
 8011994:	685a      	ldr	r2, [r3, #4]
 8011996:	604a      	str	r2, [r1, #4]
 8011998:	2301      	movs	r3, #1
 801199a:	4093      	lsls	r3, r2
 801199c:	608b      	str	r3, [r1, #8]
 801199e:	4648      	mov	r0, r9
 80119a0:	f000 fee6 	bl	8012770 <_Bfree>
 80119a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80119a8:	2200      	movs	r2, #0
 80119aa:	601a      	str	r2, [r3, #0]
 80119ac:	1e2b      	subs	r3, r5, #0
 80119ae:	bfb9      	ittee	lt
 80119b0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80119b4:	9305      	strlt	r3, [sp, #20]
 80119b6:	2300      	movge	r3, #0
 80119b8:	6033      	strge	r3, [r6, #0]
 80119ba:	9f05      	ldr	r7, [sp, #20]
 80119bc:	4b9a      	ldr	r3, [pc, #616]	@ (8011c28 <_dtoa_r+0x2d8>)
 80119be:	bfbc      	itt	lt
 80119c0:	2201      	movlt	r2, #1
 80119c2:	6032      	strlt	r2, [r6, #0]
 80119c4:	43bb      	bics	r3, r7
 80119c6:	d112      	bne.n	80119ee <_dtoa_r+0x9e>
 80119c8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80119ca:	f242 730f 	movw	r3, #9999	@ 0x270f
 80119ce:	6013      	str	r3, [r2, #0]
 80119d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80119d4:	4323      	orrs	r3, r4
 80119d6:	f000 855a 	beq.w	801248e <_dtoa_r+0xb3e>
 80119da:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80119dc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8011c3c <_dtoa_r+0x2ec>
 80119e0:	2b00      	cmp	r3, #0
 80119e2:	f000 855c 	beq.w	801249e <_dtoa_r+0xb4e>
 80119e6:	f10a 0303 	add.w	r3, sl, #3
 80119ea:	f000 bd56 	b.w	801249a <_dtoa_r+0xb4a>
 80119ee:	ed9d 7b04 	vldr	d7, [sp, #16]
 80119f2:	2200      	movs	r2, #0
 80119f4:	ec51 0b17 	vmov	r0, r1, d7
 80119f8:	2300      	movs	r3, #0
 80119fa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80119fe:	f7ef f863 	bl	8000ac8 <__aeabi_dcmpeq>
 8011a02:	4680      	mov	r8, r0
 8011a04:	b158      	cbz	r0, 8011a1e <_dtoa_r+0xce>
 8011a06:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011a08:	2301      	movs	r3, #1
 8011a0a:	6013      	str	r3, [r2, #0]
 8011a0c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011a0e:	b113      	cbz	r3, 8011a16 <_dtoa_r+0xc6>
 8011a10:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8011a12:	4b86      	ldr	r3, [pc, #536]	@ (8011c2c <_dtoa_r+0x2dc>)
 8011a14:	6013      	str	r3, [r2, #0]
 8011a16:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8011c40 <_dtoa_r+0x2f0>
 8011a1a:	f000 bd40 	b.w	801249e <_dtoa_r+0xb4e>
 8011a1e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8011a22:	aa14      	add	r2, sp, #80	@ 0x50
 8011a24:	a915      	add	r1, sp, #84	@ 0x54
 8011a26:	4648      	mov	r0, r9
 8011a28:	f001 f984 	bl	8012d34 <__d2b>
 8011a2c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8011a30:	9002      	str	r0, [sp, #8]
 8011a32:	2e00      	cmp	r6, #0
 8011a34:	d078      	beq.n	8011b28 <_dtoa_r+0x1d8>
 8011a36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011a38:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8011a3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011a40:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011a44:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8011a48:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8011a4c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8011a50:	4619      	mov	r1, r3
 8011a52:	2200      	movs	r2, #0
 8011a54:	4b76      	ldr	r3, [pc, #472]	@ (8011c30 <_dtoa_r+0x2e0>)
 8011a56:	f7ee fc17 	bl	8000288 <__aeabi_dsub>
 8011a5a:	a36b      	add	r3, pc, #428	@ (adr r3, 8011c08 <_dtoa_r+0x2b8>)
 8011a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a60:	f7ee fdca 	bl	80005f8 <__aeabi_dmul>
 8011a64:	a36a      	add	r3, pc, #424	@ (adr r3, 8011c10 <_dtoa_r+0x2c0>)
 8011a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a6a:	f7ee fc0f 	bl	800028c <__adddf3>
 8011a6e:	4604      	mov	r4, r0
 8011a70:	4630      	mov	r0, r6
 8011a72:	460d      	mov	r5, r1
 8011a74:	f7ee fd56 	bl	8000524 <__aeabi_i2d>
 8011a78:	a367      	add	r3, pc, #412	@ (adr r3, 8011c18 <_dtoa_r+0x2c8>)
 8011a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a7e:	f7ee fdbb 	bl	80005f8 <__aeabi_dmul>
 8011a82:	4602      	mov	r2, r0
 8011a84:	460b      	mov	r3, r1
 8011a86:	4620      	mov	r0, r4
 8011a88:	4629      	mov	r1, r5
 8011a8a:	f7ee fbff 	bl	800028c <__adddf3>
 8011a8e:	4604      	mov	r4, r0
 8011a90:	460d      	mov	r5, r1
 8011a92:	f7ef f861 	bl	8000b58 <__aeabi_d2iz>
 8011a96:	2200      	movs	r2, #0
 8011a98:	4607      	mov	r7, r0
 8011a9a:	2300      	movs	r3, #0
 8011a9c:	4620      	mov	r0, r4
 8011a9e:	4629      	mov	r1, r5
 8011aa0:	f7ef f81c 	bl	8000adc <__aeabi_dcmplt>
 8011aa4:	b140      	cbz	r0, 8011ab8 <_dtoa_r+0x168>
 8011aa6:	4638      	mov	r0, r7
 8011aa8:	f7ee fd3c 	bl	8000524 <__aeabi_i2d>
 8011aac:	4622      	mov	r2, r4
 8011aae:	462b      	mov	r3, r5
 8011ab0:	f7ef f80a 	bl	8000ac8 <__aeabi_dcmpeq>
 8011ab4:	b900      	cbnz	r0, 8011ab8 <_dtoa_r+0x168>
 8011ab6:	3f01      	subs	r7, #1
 8011ab8:	2f16      	cmp	r7, #22
 8011aba:	d852      	bhi.n	8011b62 <_dtoa_r+0x212>
 8011abc:	4b5d      	ldr	r3, [pc, #372]	@ (8011c34 <_dtoa_r+0x2e4>)
 8011abe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ac6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011aca:	f7ef f807 	bl	8000adc <__aeabi_dcmplt>
 8011ace:	2800      	cmp	r0, #0
 8011ad0:	d049      	beq.n	8011b66 <_dtoa_r+0x216>
 8011ad2:	3f01      	subs	r7, #1
 8011ad4:	2300      	movs	r3, #0
 8011ad6:	9310      	str	r3, [sp, #64]	@ 0x40
 8011ad8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011ada:	1b9b      	subs	r3, r3, r6
 8011adc:	1e5a      	subs	r2, r3, #1
 8011ade:	bf45      	ittet	mi
 8011ae0:	f1c3 0301 	rsbmi	r3, r3, #1
 8011ae4:	9300      	strmi	r3, [sp, #0]
 8011ae6:	2300      	movpl	r3, #0
 8011ae8:	2300      	movmi	r3, #0
 8011aea:	9206      	str	r2, [sp, #24]
 8011aec:	bf54      	ite	pl
 8011aee:	9300      	strpl	r3, [sp, #0]
 8011af0:	9306      	strmi	r3, [sp, #24]
 8011af2:	2f00      	cmp	r7, #0
 8011af4:	db39      	blt.n	8011b6a <_dtoa_r+0x21a>
 8011af6:	9b06      	ldr	r3, [sp, #24]
 8011af8:	970d      	str	r7, [sp, #52]	@ 0x34
 8011afa:	443b      	add	r3, r7
 8011afc:	9306      	str	r3, [sp, #24]
 8011afe:	2300      	movs	r3, #0
 8011b00:	9308      	str	r3, [sp, #32]
 8011b02:	9b07      	ldr	r3, [sp, #28]
 8011b04:	2b09      	cmp	r3, #9
 8011b06:	d863      	bhi.n	8011bd0 <_dtoa_r+0x280>
 8011b08:	2b05      	cmp	r3, #5
 8011b0a:	bfc4      	itt	gt
 8011b0c:	3b04      	subgt	r3, #4
 8011b0e:	9307      	strgt	r3, [sp, #28]
 8011b10:	9b07      	ldr	r3, [sp, #28]
 8011b12:	f1a3 0302 	sub.w	r3, r3, #2
 8011b16:	bfcc      	ite	gt
 8011b18:	2400      	movgt	r4, #0
 8011b1a:	2401      	movle	r4, #1
 8011b1c:	2b03      	cmp	r3, #3
 8011b1e:	d863      	bhi.n	8011be8 <_dtoa_r+0x298>
 8011b20:	e8df f003 	tbb	[pc, r3]
 8011b24:	2b375452 	.word	0x2b375452
 8011b28:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8011b2c:	441e      	add	r6, r3
 8011b2e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8011b32:	2b20      	cmp	r3, #32
 8011b34:	bfc1      	itttt	gt
 8011b36:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8011b3a:	409f      	lslgt	r7, r3
 8011b3c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8011b40:	fa24 f303 	lsrgt.w	r3, r4, r3
 8011b44:	bfd6      	itet	le
 8011b46:	f1c3 0320 	rsble	r3, r3, #32
 8011b4a:	ea47 0003 	orrgt.w	r0, r7, r3
 8011b4e:	fa04 f003 	lslle.w	r0, r4, r3
 8011b52:	f7ee fcd7 	bl	8000504 <__aeabi_ui2d>
 8011b56:	2201      	movs	r2, #1
 8011b58:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8011b5c:	3e01      	subs	r6, #1
 8011b5e:	9212      	str	r2, [sp, #72]	@ 0x48
 8011b60:	e776      	b.n	8011a50 <_dtoa_r+0x100>
 8011b62:	2301      	movs	r3, #1
 8011b64:	e7b7      	b.n	8011ad6 <_dtoa_r+0x186>
 8011b66:	9010      	str	r0, [sp, #64]	@ 0x40
 8011b68:	e7b6      	b.n	8011ad8 <_dtoa_r+0x188>
 8011b6a:	9b00      	ldr	r3, [sp, #0]
 8011b6c:	1bdb      	subs	r3, r3, r7
 8011b6e:	9300      	str	r3, [sp, #0]
 8011b70:	427b      	negs	r3, r7
 8011b72:	9308      	str	r3, [sp, #32]
 8011b74:	2300      	movs	r3, #0
 8011b76:	930d      	str	r3, [sp, #52]	@ 0x34
 8011b78:	e7c3      	b.n	8011b02 <_dtoa_r+0x1b2>
 8011b7a:	2301      	movs	r3, #1
 8011b7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8011b7e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011b80:	eb07 0b03 	add.w	fp, r7, r3
 8011b84:	f10b 0301 	add.w	r3, fp, #1
 8011b88:	2b01      	cmp	r3, #1
 8011b8a:	9303      	str	r3, [sp, #12]
 8011b8c:	bfb8      	it	lt
 8011b8e:	2301      	movlt	r3, #1
 8011b90:	e006      	b.n	8011ba0 <_dtoa_r+0x250>
 8011b92:	2301      	movs	r3, #1
 8011b94:	9309      	str	r3, [sp, #36]	@ 0x24
 8011b96:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011b98:	2b00      	cmp	r3, #0
 8011b9a:	dd28      	ble.n	8011bee <_dtoa_r+0x29e>
 8011b9c:	469b      	mov	fp, r3
 8011b9e:	9303      	str	r3, [sp, #12]
 8011ba0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8011ba4:	2100      	movs	r1, #0
 8011ba6:	2204      	movs	r2, #4
 8011ba8:	f102 0514 	add.w	r5, r2, #20
 8011bac:	429d      	cmp	r5, r3
 8011bae:	d926      	bls.n	8011bfe <_dtoa_r+0x2ae>
 8011bb0:	6041      	str	r1, [r0, #4]
 8011bb2:	4648      	mov	r0, r9
 8011bb4:	f000 fd9c 	bl	80126f0 <_Balloc>
 8011bb8:	4682      	mov	sl, r0
 8011bba:	2800      	cmp	r0, #0
 8011bbc:	d142      	bne.n	8011c44 <_dtoa_r+0x2f4>
 8011bbe:	4b1e      	ldr	r3, [pc, #120]	@ (8011c38 <_dtoa_r+0x2e8>)
 8011bc0:	4602      	mov	r2, r0
 8011bc2:	f240 11af 	movw	r1, #431	@ 0x1af
 8011bc6:	e6da      	b.n	801197e <_dtoa_r+0x2e>
 8011bc8:	2300      	movs	r3, #0
 8011bca:	e7e3      	b.n	8011b94 <_dtoa_r+0x244>
 8011bcc:	2300      	movs	r3, #0
 8011bce:	e7d5      	b.n	8011b7c <_dtoa_r+0x22c>
 8011bd0:	2401      	movs	r4, #1
 8011bd2:	2300      	movs	r3, #0
 8011bd4:	9307      	str	r3, [sp, #28]
 8011bd6:	9409      	str	r4, [sp, #36]	@ 0x24
 8011bd8:	f04f 3bff 	mov.w	fp, #4294967295
 8011bdc:	2200      	movs	r2, #0
 8011bde:	f8cd b00c 	str.w	fp, [sp, #12]
 8011be2:	2312      	movs	r3, #18
 8011be4:	920c      	str	r2, [sp, #48]	@ 0x30
 8011be6:	e7db      	b.n	8011ba0 <_dtoa_r+0x250>
 8011be8:	2301      	movs	r3, #1
 8011bea:	9309      	str	r3, [sp, #36]	@ 0x24
 8011bec:	e7f4      	b.n	8011bd8 <_dtoa_r+0x288>
 8011bee:	f04f 0b01 	mov.w	fp, #1
 8011bf2:	f8cd b00c 	str.w	fp, [sp, #12]
 8011bf6:	465b      	mov	r3, fp
 8011bf8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8011bfc:	e7d0      	b.n	8011ba0 <_dtoa_r+0x250>
 8011bfe:	3101      	adds	r1, #1
 8011c00:	0052      	lsls	r2, r2, #1
 8011c02:	e7d1      	b.n	8011ba8 <_dtoa_r+0x258>
 8011c04:	f3af 8000 	nop.w
 8011c08:	636f4361 	.word	0x636f4361
 8011c0c:	3fd287a7 	.word	0x3fd287a7
 8011c10:	8b60c8b3 	.word	0x8b60c8b3
 8011c14:	3fc68a28 	.word	0x3fc68a28
 8011c18:	509f79fb 	.word	0x509f79fb
 8011c1c:	3fd34413 	.word	0x3fd34413
 8011c20:	08013d61 	.word	0x08013d61
 8011c24:	08013d78 	.word	0x08013d78
 8011c28:	7ff00000 	.word	0x7ff00000
 8011c2c:	08013d31 	.word	0x08013d31
 8011c30:	3ff80000 	.word	0x3ff80000
 8011c34:	08013ec8 	.word	0x08013ec8
 8011c38:	08013dd0 	.word	0x08013dd0
 8011c3c:	08013d5d 	.word	0x08013d5d
 8011c40:	08013d30 	.word	0x08013d30
 8011c44:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011c48:	6018      	str	r0, [r3, #0]
 8011c4a:	9b03      	ldr	r3, [sp, #12]
 8011c4c:	2b0e      	cmp	r3, #14
 8011c4e:	f200 80a1 	bhi.w	8011d94 <_dtoa_r+0x444>
 8011c52:	2c00      	cmp	r4, #0
 8011c54:	f000 809e 	beq.w	8011d94 <_dtoa_r+0x444>
 8011c58:	2f00      	cmp	r7, #0
 8011c5a:	dd33      	ble.n	8011cc4 <_dtoa_r+0x374>
 8011c5c:	4b9c      	ldr	r3, [pc, #624]	@ (8011ed0 <_dtoa_r+0x580>)
 8011c5e:	f007 020f 	and.w	r2, r7, #15
 8011c62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011c66:	ed93 7b00 	vldr	d7, [r3]
 8011c6a:	05f8      	lsls	r0, r7, #23
 8011c6c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8011c70:	ea4f 1427 	mov.w	r4, r7, asr #4
 8011c74:	d516      	bpl.n	8011ca4 <_dtoa_r+0x354>
 8011c76:	4b97      	ldr	r3, [pc, #604]	@ (8011ed4 <_dtoa_r+0x584>)
 8011c78:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011c7c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011c80:	f7ee fde4 	bl	800084c <__aeabi_ddiv>
 8011c84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011c88:	f004 040f 	and.w	r4, r4, #15
 8011c8c:	2603      	movs	r6, #3
 8011c8e:	4d91      	ldr	r5, [pc, #580]	@ (8011ed4 <_dtoa_r+0x584>)
 8011c90:	b954      	cbnz	r4, 8011ca8 <_dtoa_r+0x358>
 8011c92:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011c96:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011c9a:	f7ee fdd7 	bl	800084c <__aeabi_ddiv>
 8011c9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011ca2:	e028      	b.n	8011cf6 <_dtoa_r+0x3a6>
 8011ca4:	2602      	movs	r6, #2
 8011ca6:	e7f2      	b.n	8011c8e <_dtoa_r+0x33e>
 8011ca8:	07e1      	lsls	r1, r4, #31
 8011caa:	d508      	bpl.n	8011cbe <_dtoa_r+0x36e>
 8011cac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011cb0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011cb4:	f7ee fca0 	bl	80005f8 <__aeabi_dmul>
 8011cb8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011cbc:	3601      	adds	r6, #1
 8011cbe:	1064      	asrs	r4, r4, #1
 8011cc0:	3508      	adds	r5, #8
 8011cc2:	e7e5      	b.n	8011c90 <_dtoa_r+0x340>
 8011cc4:	f000 80af 	beq.w	8011e26 <_dtoa_r+0x4d6>
 8011cc8:	427c      	negs	r4, r7
 8011cca:	4b81      	ldr	r3, [pc, #516]	@ (8011ed0 <_dtoa_r+0x580>)
 8011ccc:	4d81      	ldr	r5, [pc, #516]	@ (8011ed4 <_dtoa_r+0x584>)
 8011cce:	f004 020f 	and.w	r2, r4, #15
 8011cd2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cda:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011cde:	f7ee fc8b 	bl	80005f8 <__aeabi_dmul>
 8011ce2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011ce6:	1124      	asrs	r4, r4, #4
 8011ce8:	2300      	movs	r3, #0
 8011cea:	2602      	movs	r6, #2
 8011cec:	2c00      	cmp	r4, #0
 8011cee:	f040 808f 	bne.w	8011e10 <_dtoa_r+0x4c0>
 8011cf2:	2b00      	cmp	r3, #0
 8011cf4:	d1d3      	bne.n	8011c9e <_dtoa_r+0x34e>
 8011cf6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011cf8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8011cfc:	2b00      	cmp	r3, #0
 8011cfe:	f000 8094 	beq.w	8011e2a <_dtoa_r+0x4da>
 8011d02:	4b75      	ldr	r3, [pc, #468]	@ (8011ed8 <_dtoa_r+0x588>)
 8011d04:	2200      	movs	r2, #0
 8011d06:	4620      	mov	r0, r4
 8011d08:	4629      	mov	r1, r5
 8011d0a:	f7ee fee7 	bl	8000adc <__aeabi_dcmplt>
 8011d0e:	2800      	cmp	r0, #0
 8011d10:	f000 808b 	beq.w	8011e2a <_dtoa_r+0x4da>
 8011d14:	9b03      	ldr	r3, [sp, #12]
 8011d16:	2b00      	cmp	r3, #0
 8011d18:	f000 8087 	beq.w	8011e2a <_dtoa_r+0x4da>
 8011d1c:	f1bb 0f00 	cmp.w	fp, #0
 8011d20:	dd34      	ble.n	8011d8c <_dtoa_r+0x43c>
 8011d22:	4620      	mov	r0, r4
 8011d24:	4b6d      	ldr	r3, [pc, #436]	@ (8011edc <_dtoa_r+0x58c>)
 8011d26:	2200      	movs	r2, #0
 8011d28:	4629      	mov	r1, r5
 8011d2a:	f7ee fc65 	bl	80005f8 <__aeabi_dmul>
 8011d2e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011d32:	f107 38ff 	add.w	r8, r7, #4294967295
 8011d36:	3601      	adds	r6, #1
 8011d38:	465c      	mov	r4, fp
 8011d3a:	4630      	mov	r0, r6
 8011d3c:	f7ee fbf2 	bl	8000524 <__aeabi_i2d>
 8011d40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011d44:	f7ee fc58 	bl	80005f8 <__aeabi_dmul>
 8011d48:	4b65      	ldr	r3, [pc, #404]	@ (8011ee0 <_dtoa_r+0x590>)
 8011d4a:	2200      	movs	r2, #0
 8011d4c:	f7ee fa9e 	bl	800028c <__adddf3>
 8011d50:	4605      	mov	r5, r0
 8011d52:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8011d56:	2c00      	cmp	r4, #0
 8011d58:	d16a      	bne.n	8011e30 <_dtoa_r+0x4e0>
 8011d5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011d5e:	4b61      	ldr	r3, [pc, #388]	@ (8011ee4 <_dtoa_r+0x594>)
 8011d60:	2200      	movs	r2, #0
 8011d62:	f7ee fa91 	bl	8000288 <__aeabi_dsub>
 8011d66:	4602      	mov	r2, r0
 8011d68:	460b      	mov	r3, r1
 8011d6a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011d6e:	462a      	mov	r2, r5
 8011d70:	4633      	mov	r3, r6
 8011d72:	f7ee fed1 	bl	8000b18 <__aeabi_dcmpgt>
 8011d76:	2800      	cmp	r0, #0
 8011d78:	f040 8298 	bne.w	80122ac <_dtoa_r+0x95c>
 8011d7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011d80:	462a      	mov	r2, r5
 8011d82:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8011d86:	f7ee fea9 	bl	8000adc <__aeabi_dcmplt>
 8011d8a:	bb38      	cbnz	r0, 8011ddc <_dtoa_r+0x48c>
 8011d8c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8011d90:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8011d94:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8011d96:	2b00      	cmp	r3, #0
 8011d98:	f2c0 8157 	blt.w	801204a <_dtoa_r+0x6fa>
 8011d9c:	2f0e      	cmp	r7, #14
 8011d9e:	f300 8154 	bgt.w	801204a <_dtoa_r+0x6fa>
 8011da2:	4b4b      	ldr	r3, [pc, #300]	@ (8011ed0 <_dtoa_r+0x580>)
 8011da4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011da8:	ed93 7b00 	vldr	d7, [r3]
 8011dac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011dae:	2b00      	cmp	r3, #0
 8011db0:	ed8d 7b00 	vstr	d7, [sp]
 8011db4:	f280 80e5 	bge.w	8011f82 <_dtoa_r+0x632>
 8011db8:	9b03      	ldr	r3, [sp, #12]
 8011dba:	2b00      	cmp	r3, #0
 8011dbc:	f300 80e1 	bgt.w	8011f82 <_dtoa_r+0x632>
 8011dc0:	d10c      	bne.n	8011ddc <_dtoa_r+0x48c>
 8011dc2:	4b48      	ldr	r3, [pc, #288]	@ (8011ee4 <_dtoa_r+0x594>)
 8011dc4:	2200      	movs	r2, #0
 8011dc6:	ec51 0b17 	vmov	r0, r1, d7
 8011dca:	f7ee fc15 	bl	80005f8 <__aeabi_dmul>
 8011dce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011dd2:	f7ee fe97 	bl	8000b04 <__aeabi_dcmpge>
 8011dd6:	2800      	cmp	r0, #0
 8011dd8:	f000 8266 	beq.w	80122a8 <_dtoa_r+0x958>
 8011ddc:	2400      	movs	r4, #0
 8011dde:	4625      	mov	r5, r4
 8011de0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011de2:	4656      	mov	r6, sl
 8011de4:	ea6f 0803 	mvn.w	r8, r3
 8011de8:	2700      	movs	r7, #0
 8011dea:	4621      	mov	r1, r4
 8011dec:	4648      	mov	r0, r9
 8011dee:	f000 fcbf 	bl	8012770 <_Bfree>
 8011df2:	2d00      	cmp	r5, #0
 8011df4:	f000 80bd 	beq.w	8011f72 <_dtoa_r+0x622>
 8011df8:	b12f      	cbz	r7, 8011e06 <_dtoa_r+0x4b6>
 8011dfa:	42af      	cmp	r7, r5
 8011dfc:	d003      	beq.n	8011e06 <_dtoa_r+0x4b6>
 8011dfe:	4639      	mov	r1, r7
 8011e00:	4648      	mov	r0, r9
 8011e02:	f000 fcb5 	bl	8012770 <_Bfree>
 8011e06:	4629      	mov	r1, r5
 8011e08:	4648      	mov	r0, r9
 8011e0a:	f000 fcb1 	bl	8012770 <_Bfree>
 8011e0e:	e0b0      	b.n	8011f72 <_dtoa_r+0x622>
 8011e10:	07e2      	lsls	r2, r4, #31
 8011e12:	d505      	bpl.n	8011e20 <_dtoa_r+0x4d0>
 8011e14:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011e18:	f7ee fbee 	bl	80005f8 <__aeabi_dmul>
 8011e1c:	3601      	adds	r6, #1
 8011e1e:	2301      	movs	r3, #1
 8011e20:	1064      	asrs	r4, r4, #1
 8011e22:	3508      	adds	r5, #8
 8011e24:	e762      	b.n	8011cec <_dtoa_r+0x39c>
 8011e26:	2602      	movs	r6, #2
 8011e28:	e765      	b.n	8011cf6 <_dtoa_r+0x3a6>
 8011e2a:	9c03      	ldr	r4, [sp, #12]
 8011e2c:	46b8      	mov	r8, r7
 8011e2e:	e784      	b.n	8011d3a <_dtoa_r+0x3ea>
 8011e30:	4b27      	ldr	r3, [pc, #156]	@ (8011ed0 <_dtoa_r+0x580>)
 8011e32:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011e34:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011e38:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011e3c:	4454      	add	r4, sl
 8011e3e:	2900      	cmp	r1, #0
 8011e40:	d054      	beq.n	8011eec <_dtoa_r+0x59c>
 8011e42:	4929      	ldr	r1, [pc, #164]	@ (8011ee8 <_dtoa_r+0x598>)
 8011e44:	2000      	movs	r0, #0
 8011e46:	f7ee fd01 	bl	800084c <__aeabi_ddiv>
 8011e4a:	4633      	mov	r3, r6
 8011e4c:	462a      	mov	r2, r5
 8011e4e:	f7ee fa1b 	bl	8000288 <__aeabi_dsub>
 8011e52:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011e56:	4656      	mov	r6, sl
 8011e58:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011e5c:	f7ee fe7c 	bl	8000b58 <__aeabi_d2iz>
 8011e60:	4605      	mov	r5, r0
 8011e62:	f7ee fb5f 	bl	8000524 <__aeabi_i2d>
 8011e66:	4602      	mov	r2, r0
 8011e68:	460b      	mov	r3, r1
 8011e6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011e6e:	f7ee fa0b 	bl	8000288 <__aeabi_dsub>
 8011e72:	3530      	adds	r5, #48	@ 0x30
 8011e74:	4602      	mov	r2, r0
 8011e76:	460b      	mov	r3, r1
 8011e78:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011e7c:	f806 5b01 	strb.w	r5, [r6], #1
 8011e80:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011e84:	f7ee fe2a 	bl	8000adc <__aeabi_dcmplt>
 8011e88:	2800      	cmp	r0, #0
 8011e8a:	d172      	bne.n	8011f72 <_dtoa_r+0x622>
 8011e8c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011e90:	4911      	ldr	r1, [pc, #68]	@ (8011ed8 <_dtoa_r+0x588>)
 8011e92:	2000      	movs	r0, #0
 8011e94:	f7ee f9f8 	bl	8000288 <__aeabi_dsub>
 8011e98:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011e9c:	f7ee fe1e 	bl	8000adc <__aeabi_dcmplt>
 8011ea0:	2800      	cmp	r0, #0
 8011ea2:	f040 80b4 	bne.w	801200e <_dtoa_r+0x6be>
 8011ea6:	42a6      	cmp	r6, r4
 8011ea8:	f43f af70 	beq.w	8011d8c <_dtoa_r+0x43c>
 8011eac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011eb0:	4b0a      	ldr	r3, [pc, #40]	@ (8011edc <_dtoa_r+0x58c>)
 8011eb2:	2200      	movs	r2, #0
 8011eb4:	f7ee fba0 	bl	80005f8 <__aeabi_dmul>
 8011eb8:	4b08      	ldr	r3, [pc, #32]	@ (8011edc <_dtoa_r+0x58c>)
 8011eba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011ebe:	2200      	movs	r2, #0
 8011ec0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011ec4:	f7ee fb98 	bl	80005f8 <__aeabi_dmul>
 8011ec8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011ecc:	e7c4      	b.n	8011e58 <_dtoa_r+0x508>
 8011ece:	bf00      	nop
 8011ed0:	08013ec8 	.word	0x08013ec8
 8011ed4:	08013ea0 	.word	0x08013ea0
 8011ed8:	3ff00000 	.word	0x3ff00000
 8011edc:	40240000 	.word	0x40240000
 8011ee0:	401c0000 	.word	0x401c0000
 8011ee4:	40140000 	.word	0x40140000
 8011ee8:	3fe00000 	.word	0x3fe00000
 8011eec:	4631      	mov	r1, r6
 8011eee:	4628      	mov	r0, r5
 8011ef0:	f7ee fb82 	bl	80005f8 <__aeabi_dmul>
 8011ef4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011ef8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8011efa:	4656      	mov	r6, sl
 8011efc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011f00:	f7ee fe2a 	bl	8000b58 <__aeabi_d2iz>
 8011f04:	4605      	mov	r5, r0
 8011f06:	f7ee fb0d 	bl	8000524 <__aeabi_i2d>
 8011f0a:	4602      	mov	r2, r0
 8011f0c:	460b      	mov	r3, r1
 8011f0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011f12:	f7ee f9b9 	bl	8000288 <__aeabi_dsub>
 8011f16:	3530      	adds	r5, #48	@ 0x30
 8011f18:	f806 5b01 	strb.w	r5, [r6], #1
 8011f1c:	4602      	mov	r2, r0
 8011f1e:	460b      	mov	r3, r1
 8011f20:	42a6      	cmp	r6, r4
 8011f22:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011f26:	f04f 0200 	mov.w	r2, #0
 8011f2a:	d124      	bne.n	8011f76 <_dtoa_r+0x626>
 8011f2c:	4baf      	ldr	r3, [pc, #700]	@ (80121ec <_dtoa_r+0x89c>)
 8011f2e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011f32:	f7ee f9ab 	bl	800028c <__adddf3>
 8011f36:	4602      	mov	r2, r0
 8011f38:	460b      	mov	r3, r1
 8011f3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011f3e:	f7ee fdeb 	bl	8000b18 <__aeabi_dcmpgt>
 8011f42:	2800      	cmp	r0, #0
 8011f44:	d163      	bne.n	801200e <_dtoa_r+0x6be>
 8011f46:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011f4a:	49a8      	ldr	r1, [pc, #672]	@ (80121ec <_dtoa_r+0x89c>)
 8011f4c:	2000      	movs	r0, #0
 8011f4e:	f7ee f99b 	bl	8000288 <__aeabi_dsub>
 8011f52:	4602      	mov	r2, r0
 8011f54:	460b      	mov	r3, r1
 8011f56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011f5a:	f7ee fdbf 	bl	8000adc <__aeabi_dcmplt>
 8011f5e:	2800      	cmp	r0, #0
 8011f60:	f43f af14 	beq.w	8011d8c <_dtoa_r+0x43c>
 8011f64:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8011f66:	1e73      	subs	r3, r6, #1
 8011f68:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011f6a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011f6e:	2b30      	cmp	r3, #48	@ 0x30
 8011f70:	d0f8      	beq.n	8011f64 <_dtoa_r+0x614>
 8011f72:	4647      	mov	r7, r8
 8011f74:	e03b      	b.n	8011fee <_dtoa_r+0x69e>
 8011f76:	4b9e      	ldr	r3, [pc, #632]	@ (80121f0 <_dtoa_r+0x8a0>)
 8011f78:	f7ee fb3e 	bl	80005f8 <__aeabi_dmul>
 8011f7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011f80:	e7bc      	b.n	8011efc <_dtoa_r+0x5ac>
 8011f82:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8011f86:	4656      	mov	r6, sl
 8011f88:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011f8c:	4620      	mov	r0, r4
 8011f8e:	4629      	mov	r1, r5
 8011f90:	f7ee fc5c 	bl	800084c <__aeabi_ddiv>
 8011f94:	f7ee fde0 	bl	8000b58 <__aeabi_d2iz>
 8011f98:	4680      	mov	r8, r0
 8011f9a:	f7ee fac3 	bl	8000524 <__aeabi_i2d>
 8011f9e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011fa2:	f7ee fb29 	bl	80005f8 <__aeabi_dmul>
 8011fa6:	4602      	mov	r2, r0
 8011fa8:	460b      	mov	r3, r1
 8011faa:	4620      	mov	r0, r4
 8011fac:	4629      	mov	r1, r5
 8011fae:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8011fb2:	f7ee f969 	bl	8000288 <__aeabi_dsub>
 8011fb6:	f806 4b01 	strb.w	r4, [r6], #1
 8011fba:	9d03      	ldr	r5, [sp, #12]
 8011fbc:	eba6 040a 	sub.w	r4, r6, sl
 8011fc0:	42a5      	cmp	r5, r4
 8011fc2:	4602      	mov	r2, r0
 8011fc4:	460b      	mov	r3, r1
 8011fc6:	d133      	bne.n	8012030 <_dtoa_r+0x6e0>
 8011fc8:	f7ee f960 	bl	800028c <__adddf3>
 8011fcc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011fd0:	4604      	mov	r4, r0
 8011fd2:	460d      	mov	r5, r1
 8011fd4:	f7ee fda0 	bl	8000b18 <__aeabi_dcmpgt>
 8011fd8:	b9c0      	cbnz	r0, 801200c <_dtoa_r+0x6bc>
 8011fda:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011fde:	4620      	mov	r0, r4
 8011fe0:	4629      	mov	r1, r5
 8011fe2:	f7ee fd71 	bl	8000ac8 <__aeabi_dcmpeq>
 8011fe6:	b110      	cbz	r0, 8011fee <_dtoa_r+0x69e>
 8011fe8:	f018 0f01 	tst.w	r8, #1
 8011fec:	d10e      	bne.n	801200c <_dtoa_r+0x6bc>
 8011fee:	9902      	ldr	r1, [sp, #8]
 8011ff0:	4648      	mov	r0, r9
 8011ff2:	f000 fbbd 	bl	8012770 <_Bfree>
 8011ff6:	2300      	movs	r3, #0
 8011ff8:	7033      	strb	r3, [r6, #0]
 8011ffa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011ffc:	3701      	adds	r7, #1
 8011ffe:	601f      	str	r7, [r3, #0]
 8012000:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012002:	2b00      	cmp	r3, #0
 8012004:	f000 824b 	beq.w	801249e <_dtoa_r+0xb4e>
 8012008:	601e      	str	r6, [r3, #0]
 801200a:	e248      	b.n	801249e <_dtoa_r+0xb4e>
 801200c:	46b8      	mov	r8, r7
 801200e:	4633      	mov	r3, r6
 8012010:	461e      	mov	r6, r3
 8012012:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012016:	2a39      	cmp	r2, #57	@ 0x39
 8012018:	d106      	bne.n	8012028 <_dtoa_r+0x6d8>
 801201a:	459a      	cmp	sl, r3
 801201c:	d1f8      	bne.n	8012010 <_dtoa_r+0x6c0>
 801201e:	2230      	movs	r2, #48	@ 0x30
 8012020:	f108 0801 	add.w	r8, r8, #1
 8012024:	f88a 2000 	strb.w	r2, [sl]
 8012028:	781a      	ldrb	r2, [r3, #0]
 801202a:	3201      	adds	r2, #1
 801202c:	701a      	strb	r2, [r3, #0]
 801202e:	e7a0      	b.n	8011f72 <_dtoa_r+0x622>
 8012030:	4b6f      	ldr	r3, [pc, #444]	@ (80121f0 <_dtoa_r+0x8a0>)
 8012032:	2200      	movs	r2, #0
 8012034:	f7ee fae0 	bl	80005f8 <__aeabi_dmul>
 8012038:	2200      	movs	r2, #0
 801203a:	2300      	movs	r3, #0
 801203c:	4604      	mov	r4, r0
 801203e:	460d      	mov	r5, r1
 8012040:	f7ee fd42 	bl	8000ac8 <__aeabi_dcmpeq>
 8012044:	2800      	cmp	r0, #0
 8012046:	d09f      	beq.n	8011f88 <_dtoa_r+0x638>
 8012048:	e7d1      	b.n	8011fee <_dtoa_r+0x69e>
 801204a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801204c:	2a00      	cmp	r2, #0
 801204e:	f000 80ea 	beq.w	8012226 <_dtoa_r+0x8d6>
 8012052:	9a07      	ldr	r2, [sp, #28]
 8012054:	2a01      	cmp	r2, #1
 8012056:	f300 80cd 	bgt.w	80121f4 <_dtoa_r+0x8a4>
 801205a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801205c:	2a00      	cmp	r2, #0
 801205e:	f000 80c1 	beq.w	80121e4 <_dtoa_r+0x894>
 8012062:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8012066:	9c08      	ldr	r4, [sp, #32]
 8012068:	9e00      	ldr	r6, [sp, #0]
 801206a:	9a00      	ldr	r2, [sp, #0]
 801206c:	441a      	add	r2, r3
 801206e:	9200      	str	r2, [sp, #0]
 8012070:	9a06      	ldr	r2, [sp, #24]
 8012072:	2101      	movs	r1, #1
 8012074:	441a      	add	r2, r3
 8012076:	4648      	mov	r0, r9
 8012078:	9206      	str	r2, [sp, #24]
 801207a:	f000 fc2d 	bl	80128d8 <__i2b>
 801207e:	4605      	mov	r5, r0
 8012080:	b166      	cbz	r6, 801209c <_dtoa_r+0x74c>
 8012082:	9b06      	ldr	r3, [sp, #24]
 8012084:	2b00      	cmp	r3, #0
 8012086:	dd09      	ble.n	801209c <_dtoa_r+0x74c>
 8012088:	42b3      	cmp	r3, r6
 801208a:	9a00      	ldr	r2, [sp, #0]
 801208c:	bfa8      	it	ge
 801208e:	4633      	movge	r3, r6
 8012090:	1ad2      	subs	r2, r2, r3
 8012092:	9200      	str	r2, [sp, #0]
 8012094:	9a06      	ldr	r2, [sp, #24]
 8012096:	1af6      	subs	r6, r6, r3
 8012098:	1ad3      	subs	r3, r2, r3
 801209a:	9306      	str	r3, [sp, #24]
 801209c:	9b08      	ldr	r3, [sp, #32]
 801209e:	b30b      	cbz	r3, 80120e4 <_dtoa_r+0x794>
 80120a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80120a2:	2b00      	cmp	r3, #0
 80120a4:	f000 80c6 	beq.w	8012234 <_dtoa_r+0x8e4>
 80120a8:	2c00      	cmp	r4, #0
 80120aa:	f000 80c0 	beq.w	801222e <_dtoa_r+0x8de>
 80120ae:	4629      	mov	r1, r5
 80120b0:	4622      	mov	r2, r4
 80120b2:	4648      	mov	r0, r9
 80120b4:	f000 fcc8 	bl	8012a48 <__pow5mult>
 80120b8:	9a02      	ldr	r2, [sp, #8]
 80120ba:	4601      	mov	r1, r0
 80120bc:	4605      	mov	r5, r0
 80120be:	4648      	mov	r0, r9
 80120c0:	f000 fc20 	bl	8012904 <__multiply>
 80120c4:	9902      	ldr	r1, [sp, #8]
 80120c6:	4680      	mov	r8, r0
 80120c8:	4648      	mov	r0, r9
 80120ca:	f000 fb51 	bl	8012770 <_Bfree>
 80120ce:	9b08      	ldr	r3, [sp, #32]
 80120d0:	1b1b      	subs	r3, r3, r4
 80120d2:	9308      	str	r3, [sp, #32]
 80120d4:	f000 80b1 	beq.w	801223a <_dtoa_r+0x8ea>
 80120d8:	9a08      	ldr	r2, [sp, #32]
 80120da:	4641      	mov	r1, r8
 80120dc:	4648      	mov	r0, r9
 80120de:	f000 fcb3 	bl	8012a48 <__pow5mult>
 80120e2:	9002      	str	r0, [sp, #8]
 80120e4:	2101      	movs	r1, #1
 80120e6:	4648      	mov	r0, r9
 80120e8:	f000 fbf6 	bl	80128d8 <__i2b>
 80120ec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80120ee:	4604      	mov	r4, r0
 80120f0:	2b00      	cmp	r3, #0
 80120f2:	f000 81d8 	beq.w	80124a6 <_dtoa_r+0xb56>
 80120f6:	461a      	mov	r2, r3
 80120f8:	4601      	mov	r1, r0
 80120fa:	4648      	mov	r0, r9
 80120fc:	f000 fca4 	bl	8012a48 <__pow5mult>
 8012100:	9b07      	ldr	r3, [sp, #28]
 8012102:	2b01      	cmp	r3, #1
 8012104:	4604      	mov	r4, r0
 8012106:	f300 809f 	bgt.w	8012248 <_dtoa_r+0x8f8>
 801210a:	9b04      	ldr	r3, [sp, #16]
 801210c:	2b00      	cmp	r3, #0
 801210e:	f040 8097 	bne.w	8012240 <_dtoa_r+0x8f0>
 8012112:	9b05      	ldr	r3, [sp, #20]
 8012114:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012118:	2b00      	cmp	r3, #0
 801211a:	f040 8093 	bne.w	8012244 <_dtoa_r+0x8f4>
 801211e:	9b05      	ldr	r3, [sp, #20]
 8012120:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012124:	0d1b      	lsrs	r3, r3, #20
 8012126:	051b      	lsls	r3, r3, #20
 8012128:	b133      	cbz	r3, 8012138 <_dtoa_r+0x7e8>
 801212a:	9b00      	ldr	r3, [sp, #0]
 801212c:	3301      	adds	r3, #1
 801212e:	9300      	str	r3, [sp, #0]
 8012130:	9b06      	ldr	r3, [sp, #24]
 8012132:	3301      	adds	r3, #1
 8012134:	9306      	str	r3, [sp, #24]
 8012136:	2301      	movs	r3, #1
 8012138:	9308      	str	r3, [sp, #32]
 801213a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801213c:	2b00      	cmp	r3, #0
 801213e:	f000 81b8 	beq.w	80124b2 <_dtoa_r+0xb62>
 8012142:	6923      	ldr	r3, [r4, #16]
 8012144:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012148:	6918      	ldr	r0, [r3, #16]
 801214a:	f000 fb79 	bl	8012840 <__hi0bits>
 801214e:	f1c0 0020 	rsb	r0, r0, #32
 8012152:	9b06      	ldr	r3, [sp, #24]
 8012154:	4418      	add	r0, r3
 8012156:	f010 001f 	ands.w	r0, r0, #31
 801215a:	f000 8082 	beq.w	8012262 <_dtoa_r+0x912>
 801215e:	f1c0 0320 	rsb	r3, r0, #32
 8012162:	2b04      	cmp	r3, #4
 8012164:	dd73      	ble.n	801224e <_dtoa_r+0x8fe>
 8012166:	9b00      	ldr	r3, [sp, #0]
 8012168:	f1c0 001c 	rsb	r0, r0, #28
 801216c:	4403      	add	r3, r0
 801216e:	9300      	str	r3, [sp, #0]
 8012170:	9b06      	ldr	r3, [sp, #24]
 8012172:	4403      	add	r3, r0
 8012174:	4406      	add	r6, r0
 8012176:	9306      	str	r3, [sp, #24]
 8012178:	9b00      	ldr	r3, [sp, #0]
 801217a:	2b00      	cmp	r3, #0
 801217c:	dd05      	ble.n	801218a <_dtoa_r+0x83a>
 801217e:	9902      	ldr	r1, [sp, #8]
 8012180:	461a      	mov	r2, r3
 8012182:	4648      	mov	r0, r9
 8012184:	f000 fcba 	bl	8012afc <__lshift>
 8012188:	9002      	str	r0, [sp, #8]
 801218a:	9b06      	ldr	r3, [sp, #24]
 801218c:	2b00      	cmp	r3, #0
 801218e:	dd05      	ble.n	801219c <_dtoa_r+0x84c>
 8012190:	4621      	mov	r1, r4
 8012192:	461a      	mov	r2, r3
 8012194:	4648      	mov	r0, r9
 8012196:	f000 fcb1 	bl	8012afc <__lshift>
 801219a:	4604      	mov	r4, r0
 801219c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801219e:	2b00      	cmp	r3, #0
 80121a0:	d061      	beq.n	8012266 <_dtoa_r+0x916>
 80121a2:	9802      	ldr	r0, [sp, #8]
 80121a4:	4621      	mov	r1, r4
 80121a6:	f000 fd15 	bl	8012bd4 <__mcmp>
 80121aa:	2800      	cmp	r0, #0
 80121ac:	da5b      	bge.n	8012266 <_dtoa_r+0x916>
 80121ae:	2300      	movs	r3, #0
 80121b0:	9902      	ldr	r1, [sp, #8]
 80121b2:	220a      	movs	r2, #10
 80121b4:	4648      	mov	r0, r9
 80121b6:	f000 fafd 	bl	80127b4 <__multadd>
 80121ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80121bc:	9002      	str	r0, [sp, #8]
 80121be:	f107 38ff 	add.w	r8, r7, #4294967295
 80121c2:	2b00      	cmp	r3, #0
 80121c4:	f000 8177 	beq.w	80124b6 <_dtoa_r+0xb66>
 80121c8:	4629      	mov	r1, r5
 80121ca:	2300      	movs	r3, #0
 80121cc:	220a      	movs	r2, #10
 80121ce:	4648      	mov	r0, r9
 80121d0:	f000 faf0 	bl	80127b4 <__multadd>
 80121d4:	f1bb 0f00 	cmp.w	fp, #0
 80121d8:	4605      	mov	r5, r0
 80121da:	dc6f      	bgt.n	80122bc <_dtoa_r+0x96c>
 80121dc:	9b07      	ldr	r3, [sp, #28]
 80121de:	2b02      	cmp	r3, #2
 80121e0:	dc49      	bgt.n	8012276 <_dtoa_r+0x926>
 80121e2:	e06b      	b.n	80122bc <_dtoa_r+0x96c>
 80121e4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80121e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80121ea:	e73c      	b.n	8012066 <_dtoa_r+0x716>
 80121ec:	3fe00000 	.word	0x3fe00000
 80121f0:	40240000 	.word	0x40240000
 80121f4:	9b03      	ldr	r3, [sp, #12]
 80121f6:	1e5c      	subs	r4, r3, #1
 80121f8:	9b08      	ldr	r3, [sp, #32]
 80121fa:	42a3      	cmp	r3, r4
 80121fc:	db09      	blt.n	8012212 <_dtoa_r+0x8c2>
 80121fe:	1b1c      	subs	r4, r3, r4
 8012200:	9b03      	ldr	r3, [sp, #12]
 8012202:	2b00      	cmp	r3, #0
 8012204:	f6bf af30 	bge.w	8012068 <_dtoa_r+0x718>
 8012208:	9b00      	ldr	r3, [sp, #0]
 801220a:	9a03      	ldr	r2, [sp, #12]
 801220c:	1a9e      	subs	r6, r3, r2
 801220e:	2300      	movs	r3, #0
 8012210:	e72b      	b.n	801206a <_dtoa_r+0x71a>
 8012212:	9b08      	ldr	r3, [sp, #32]
 8012214:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012216:	9408      	str	r4, [sp, #32]
 8012218:	1ae3      	subs	r3, r4, r3
 801221a:	441a      	add	r2, r3
 801221c:	9e00      	ldr	r6, [sp, #0]
 801221e:	9b03      	ldr	r3, [sp, #12]
 8012220:	920d      	str	r2, [sp, #52]	@ 0x34
 8012222:	2400      	movs	r4, #0
 8012224:	e721      	b.n	801206a <_dtoa_r+0x71a>
 8012226:	9c08      	ldr	r4, [sp, #32]
 8012228:	9e00      	ldr	r6, [sp, #0]
 801222a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801222c:	e728      	b.n	8012080 <_dtoa_r+0x730>
 801222e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8012232:	e751      	b.n	80120d8 <_dtoa_r+0x788>
 8012234:	9a08      	ldr	r2, [sp, #32]
 8012236:	9902      	ldr	r1, [sp, #8]
 8012238:	e750      	b.n	80120dc <_dtoa_r+0x78c>
 801223a:	f8cd 8008 	str.w	r8, [sp, #8]
 801223e:	e751      	b.n	80120e4 <_dtoa_r+0x794>
 8012240:	2300      	movs	r3, #0
 8012242:	e779      	b.n	8012138 <_dtoa_r+0x7e8>
 8012244:	9b04      	ldr	r3, [sp, #16]
 8012246:	e777      	b.n	8012138 <_dtoa_r+0x7e8>
 8012248:	2300      	movs	r3, #0
 801224a:	9308      	str	r3, [sp, #32]
 801224c:	e779      	b.n	8012142 <_dtoa_r+0x7f2>
 801224e:	d093      	beq.n	8012178 <_dtoa_r+0x828>
 8012250:	9a00      	ldr	r2, [sp, #0]
 8012252:	331c      	adds	r3, #28
 8012254:	441a      	add	r2, r3
 8012256:	9200      	str	r2, [sp, #0]
 8012258:	9a06      	ldr	r2, [sp, #24]
 801225a:	441a      	add	r2, r3
 801225c:	441e      	add	r6, r3
 801225e:	9206      	str	r2, [sp, #24]
 8012260:	e78a      	b.n	8012178 <_dtoa_r+0x828>
 8012262:	4603      	mov	r3, r0
 8012264:	e7f4      	b.n	8012250 <_dtoa_r+0x900>
 8012266:	9b03      	ldr	r3, [sp, #12]
 8012268:	2b00      	cmp	r3, #0
 801226a:	46b8      	mov	r8, r7
 801226c:	dc20      	bgt.n	80122b0 <_dtoa_r+0x960>
 801226e:	469b      	mov	fp, r3
 8012270:	9b07      	ldr	r3, [sp, #28]
 8012272:	2b02      	cmp	r3, #2
 8012274:	dd1e      	ble.n	80122b4 <_dtoa_r+0x964>
 8012276:	f1bb 0f00 	cmp.w	fp, #0
 801227a:	f47f adb1 	bne.w	8011de0 <_dtoa_r+0x490>
 801227e:	4621      	mov	r1, r4
 8012280:	465b      	mov	r3, fp
 8012282:	2205      	movs	r2, #5
 8012284:	4648      	mov	r0, r9
 8012286:	f000 fa95 	bl	80127b4 <__multadd>
 801228a:	4601      	mov	r1, r0
 801228c:	4604      	mov	r4, r0
 801228e:	9802      	ldr	r0, [sp, #8]
 8012290:	f000 fca0 	bl	8012bd4 <__mcmp>
 8012294:	2800      	cmp	r0, #0
 8012296:	f77f ada3 	ble.w	8011de0 <_dtoa_r+0x490>
 801229a:	4656      	mov	r6, sl
 801229c:	2331      	movs	r3, #49	@ 0x31
 801229e:	f806 3b01 	strb.w	r3, [r6], #1
 80122a2:	f108 0801 	add.w	r8, r8, #1
 80122a6:	e59f      	b.n	8011de8 <_dtoa_r+0x498>
 80122a8:	9c03      	ldr	r4, [sp, #12]
 80122aa:	46b8      	mov	r8, r7
 80122ac:	4625      	mov	r5, r4
 80122ae:	e7f4      	b.n	801229a <_dtoa_r+0x94a>
 80122b0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80122b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80122b6:	2b00      	cmp	r3, #0
 80122b8:	f000 8101 	beq.w	80124be <_dtoa_r+0xb6e>
 80122bc:	2e00      	cmp	r6, #0
 80122be:	dd05      	ble.n	80122cc <_dtoa_r+0x97c>
 80122c0:	4629      	mov	r1, r5
 80122c2:	4632      	mov	r2, r6
 80122c4:	4648      	mov	r0, r9
 80122c6:	f000 fc19 	bl	8012afc <__lshift>
 80122ca:	4605      	mov	r5, r0
 80122cc:	9b08      	ldr	r3, [sp, #32]
 80122ce:	2b00      	cmp	r3, #0
 80122d0:	d05c      	beq.n	801238c <_dtoa_r+0xa3c>
 80122d2:	6869      	ldr	r1, [r5, #4]
 80122d4:	4648      	mov	r0, r9
 80122d6:	f000 fa0b 	bl	80126f0 <_Balloc>
 80122da:	4606      	mov	r6, r0
 80122dc:	b928      	cbnz	r0, 80122ea <_dtoa_r+0x99a>
 80122de:	4b82      	ldr	r3, [pc, #520]	@ (80124e8 <_dtoa_r+0xb98>)
 80122e0:	4602      	mov	r2, r0
 80122e2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80122e6:	f7ff bb4a 	b.w	801197e <_dtoa_r+0x2e>
 80122ea:	692a      	ldr	r2, [r5, #16]
 80122ec:	3202      	adds	r2, #2
 80122ee:	0092      	lsls	r2, r2, #2
 80122f0:	f105 010c 	add.w	r1, r5, #12
 80122f4:	300c      	adds	r0, #12
 80122f6:	f7ff fa92 	bl	801181e <memcpy>
 80122fa:	2201      	movs	r2, #1
 80122fc:	4631      	mov	r1, r6
 80122fe:	4648      	mov	r0, r9
 8012300:	f000 fbfc 	bl	8012afc <__lshift>
 8012304:	f10a 0301 	add.w	r3, sl, #1
 8012308:	9300      	str	r3, [sp, #0]
 801230a:	eb0a 030b 	add.w	r3, sl, fp
 801230e:	9308      	str	r3, [sp, #32]
 8012310:	9b04      	ldr	r3, [sp, #16]
 8012312:	f003 0301 	and.w	r3, r3, #1
 8012316:	462f      	mov	r7, r5
 8012318:	9306      	str	r3, [sp, #24]
 801231a:	4605      	mov	r5, r0
 801231c:	9b00      	ldr	r3, [sp, #0]
 801231e:	9802      	ldr	r0, [sp, #8]
 8012320:	4621      	mov	r1, r4
 8012322:	f103 3bff 	add.w	fp, r3, #4294967295
 8012326:	f7ff fa88 	bl	801183a <quorem>
 801232a:	4603      	mov	r3, r0
 801232c:	3330      	adds	r3, #48	@ 0x30
 801232e:	9003      	str	r0, [sp, #12]
 8012330:	4639      	mov	r1, r7
 8012332:	9802      	ldr	r0, [sp, #8]
 8012334:	9309      	str	r3, [sp, #36]	@ 0x24
 8012336:	f000 fc4d 	bl	8012bd4 <__mcmp>
 801233a:	462a      	mov	r2, r5
 801233c:	9004      	str	r0, [sp, #16]
 801233e:	4621      	mov	r1, r4
 8012340:	4648      	mov	r0, r9
 8012342:	f000 fc63 	bl	8012c0c <__mdiff>
 8012346:	68c2      	ldr	r2, [r0, #12]
 8012348:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801234a:	4606      	mov	r6, r0
 801234c:	bb02      	cbnz	r2, 8012390 <_dtoa_r+0xa40>
 801234e:	4601      	mov	r1, r0
 8012350:	9802      	ldr	r0, [sp, #8]
 8012352:	f000 fc3f 	bl	8012bd4 <__mcmp>
 8012356:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012358:	4602      	mov	r2, r0
 801235a:	4631      	mov	r1, r6
 801235c:	4648      	mov	r0, r9
 801235e:	920c      	str	r2, [sp, #48]	@ 0x30
 8012360:	9309      	str	r3, [sp, #36]	@ 0x24
 8012362:	f000 fa05 	bl	8012770 <_Bfree>
 8012366:	9b07      	ldr	r3, [sp, #28]
 8012368:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801236a:	9e00      	ldr	r6, [sp, #0]
 801236c:	ea42 0103 	orr.w	r1, r2, r3
 8012370:	9b06      	ldr	r3, [sp, #24]
 8012372:	4319      	orrs	r1, r3
 8012374:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012376:	d10d      	bne.n	8012394 <_dtoa_r+0xa44>
 8012378:	2b39      	cmp	r3, #57	@ 0x39
 801237a:	d027      	beq.n	80123cc <_dtoa_r+0xa7c>
 801237c:	9a04      	ldr	r2, [sp, #16]
 801237e:	2a00      	cmp	r2, #0
 8012380:	dd01      	ble.n	8012386 <_dtoa_r+0xa36>
 8012382:	9b03      	ldr	r3, [sp, #12]
 8012384:	3331      	adds	r3, #49	@ 0x31
 8012386:	f88b 3000 	strb.w	r3, [fp]
 801238a:	e52e      	b.n	8011dea <_dtoa_r+0x49a>
 801238c:	4628      	mov	r0, r5
 801238e:	e7b9      	b.n	8012304 <_dtoa_r+0x9b4>
 8012390:	2201      	movs	r2, #1
 8012392:	e7e2      	b.n	801235a <_dtoa_r+0xa0a>
 8012394:	9904      	ldr	r1, [sp, #16]
 8012396:	2900      	cmp	r1, #0
 8012398:	db04      	blt.n	80123a4 <_dtoa_r+0xa54>
 801239a:	9807      	ldr	r0, [sp, #28]
 801239c:	4301      	orrs	r1, r0
 801239e:	9806      	ldr	r0, [sp, #24]
 80123a0:	4301      	orrs	r1, r0
 80123a2:	d120      	bne.n	80123e6 <_dtoa_r+0xa96>
 80123a4:	2a00      	cmp	r2, #0
 80123a6:	ddee      	ble.n	8012386 <_dtoa_r+0xa36>
 80123a8:	9902      	ldr	r1, [sp, #8]
 80123aa:	9300      	str	r3, [sp, #0]
 80123ac:	2201      	movs	r2, #1
 80123ae:	4648      	mov	r0, r9
 80123b0:	f000 fba4 	bl	8012afc <__lshift>
 80123b4:	4621      	mov	r1, r4
 80123b6:	9002      	str	r0, [sp, #8]
 80123b8:	f000 fc0c 	bl	8012bd4 <__mcmp>
 80123bc:	2800      	cmp	r0, #0
 80123be:	9b00      	ldr	r3, [sp, #0]
 80123c0:	dc02      	bgt.n	80123c8 <_dtoa_r+0xa78>
 80123c2:	d1e0      	bne.n	8012386 <_dtoa_r+0xa36>
 80123c4:	07da      	lsls	r2, r3, #31
 80123c6:	d5de      	bpl.n	8012386 <_dtoa_r+0xa36>
 80123c8:	2b39      	cmp	r3, #57	@ 0x39
 80123ca:	d1da      	bne.n	8012382 <_dtoa_r+0xa32>
 80123cc:	2339      	movs	r3, #57	@ 0x39
 80123ce:	f88b 3000 	strb.w	r3, [fp]
 80123d2:	4633      	mov	r3, r6
 80123d4:	461e      	mov	r6, r3
 80123d6:	3b01      	subs	r3, #1
 80123d8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80123dc:	2a39      	cmp	r2, #57	@ 0x39
 80123de:	d04e      	beq.n	801247e <_dtoa_r+0xb2e>
 80123e0:	3201      	adds	r2, #1
 80123e2:	701a      	strb	r2, [r3, #0]
 80123e4:	e501      	b.n	8011dea <_dtoa_r+0x49a>
 80123e6:	2a00      	cmp	r2, #0
 80123e8:	dd03      	ble.n	80123f2 <_dtoa_r+0xaa2>
 80123ea:	2b39      	cmp	r3, #57	@ 0x39
 80123ec:	d0ee      	beq.n	80123cc <_dtoa_r+0xa7c>
 80123ee:	3301      	adds	r3, #1
 80123f0:	e7c9      	b.n	8012386 <_dtoa_r+0xa36>
 80123f2:	9a00      	ldr	r2, [sp, #0]
 80123f4:	9908      	ldr	r1, [sp, #32]
 80123f6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80123fa:	428a      	cmp	r2, r1
 80123fc:	d028      	beq.n	8012450 <_dtoa_r+0xb00>
 80123fe:	9902      	ldr	r1, [sp, #8]
 8012400:	2300      	movs	r3, #0
 8012402:	220a      	movs	r2, #10
 8012404:	4648      	mov	r0, r9
 8012406:	f000 f9d5 	bl	80127b4 <__multadd>
 801240a:	42af      	cmp	r7, r5
 801240c:	9002      	str	r0, [sp, #8]
 801240e:	f04f 0300 	mov.w	r3, #0
 8012412:	f04f 020a 	mov.w	r2, #10
 8012416:	4639      	mov	r1, r7
 8012418:	4648      	mov	r0, r9
 801241a:	d107      	bne.n	801242c <_dtoa_r+0xadc>
 801241c:	f000 f9ca 	bl	80127b4 <__multadd>
 8012420:	4607      	mov	r7, r0
 8012422:	4605      	mov	r5, r0
 8012424:	9b00      	ldr	r3, [sp, #0]
 8012426:	3301      	adds	r3, #1
 8012428:	9300      	str	r3, [sp, #0]
 801242a:	e777      	b.n	801231c <_dtoa_r+0x9cc>
 801242c:	f000 f9c2 	bl	80127b4 <__multadd>
 8012430:	4629      	mov	r1, r5
 8012432:	4607      	mov	r7, r0
 8012434:	2300      	movs	r3, #0
 8012436:	220a      	movs	r2, #10
 8012438:	4648      	mov	r0, r9
 801243a:	f000 f9bb 	bl	80127b4 <__multadd>
 801243e:	4605      	mov	r5, r0
 8012440:	e7f0      	b.n	8012424 <_dtoa_r+0xad4>
 8012442:	f1bb 0f00 	cmp.w	fp, #0
 8012446:	bfcc      	ite	gt
 8012448:	465e      	movgt	r6, fp
 801244a:	2601      	movle	r6, #1
 801244c:	4456      	add	r6, sl
 801244e:	2700      	movs	r7, #0
 8012450:	9902      	ldr	r1, [sp, #8]
 8012452:	9300      	str	r3, [sp, #0]
 8012454:	2201      	movs	r2, #1
 8012456:	4648      	mov	r0, r9
 8012458:	f000 fb50 	bl	8012afc <__lshift>
 801245c:	4621      	mov	r1, r4
 801245e:	9002      	str	r0, [sp, #8]
 8012460:	f000 fbb8 	bl	8012bd4 <__mcmp>
 8012464:	2800      	cmp	r0, #0
 8012466:	dcb4      	bgt.n	80123d2 <_dtoa_r+0xa82>
 8012468:	d102      	bne.n	8012470 <_dtoa_r+0xb20>
 801246a:	9b00      	ldr	r3, [sp, #0]
 801246c:	07db      	lsls	r3, r3, #31
 801246e:	d4b0      	bmi.n	80123d2 <_dtoa_r+0xa82>
 8012470:	4633      	mov	r3, r6
 8012472:	461e      	mov	r6, r3
 8012474:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012478:	2a30      	cmp	r2, #48	@ 0x30
 801247a:	d0fa      	beq.n	8012472 <_dtoa_r+0xb22>
 801247c:	e4b5      	b.n	8011dea <_dtoa_r+0x49a>
 801247e:	459a      	cmp	sl, r3
 8012480:	d1a8      	bne.n	80123d4 <_dtoa_r+0xa84>
 8012482:	2331      	movs	r3, #49	@ 0x31
 8012484:	f108 0801 	add.w	r8, r8, #1
 8012488:	f88a 3000 	strb.w	r3, [sl]
 801248c:	e4ad      	b.n	8011dea <_dtoa_r+0x49a>
 801248e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012490:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80124ec <_dtoa_r+0xb9c>
 8012494:	b11b      	cbz	r3, 801249e <_dtoa_r+0xb4e>
 8012496:	f10a 0308 	add.w	r3, sl, #8
 801249a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801249c:	6013      	str	r3, [r2, #0]
 801249e:	4650      	mov	r0, sl
 80124a0:	b017      	add	sp, #92	@ 0x5c
 80124a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80124a6:	9b07      	ldr	r3, [sp, #28]
 80124a8:	2b01      	cmp	r3, #1
 80124aa:	f77f ae2e 	ble.w	801210a <_dtoa_r+0x7ba>
 80124ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80124b0:	9308      	str	r3, [sp, #32]
 80124b2:	2001      	movs	r0, #1
 80124b4:	e64d      	b.n	8012152 <_dtoa_r+0x802>
 80124b6:	f1bb 0f00 	cmp.w	fp, #0
 80124ba:	f77f aed9 	ble.w	8012270 <_dtoa_r+0x920>
 80124be:	4656      	mov	r6, sl
 80124c0:	9802      	ldr	r0, [sp, #8]
 80124c2:	4621      	mov	r1, r4
 80124c4:	f7ff f9b9 	bl	801183a <quorem>
 80124c8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80124cc:	f806 3b01 	strb.w	r3, [r6], #1
 80124d0:	eba6 020a 	sub.w	r2, r6, sl
 80124d4:	4593      	cmp	fp, r2
 80124d6:	ddb4      	ble.n	8012442 <_dtoa_r+0xaf2>
 80124d8:	9902      	ldr	r1, [sp, #8]
 80124da:	2300      	movs	r3, #0
 80124dc:	220a      	movs	r2, #10
 80124de:	4648      	mov	r0, r9
 80124e0:	f000 f968 	bl	80127b4 <__multadd>
 80124e4:	9002      	str	r0, [sp, #8]
 80124e6:	e7eb      	b.n	80124c0 <_dtoa_r+0xb70>
 80124e8:	08013dd0 	.word	0x08013dd0
 80124ec:	08013d54 	.word	0x08013d54

080124f0 <_free_r>:
 80124f0:	b538      	push	{r3, r4, r5, lr}
 80124f2:	4605      	mov	r5, r0
 80124f4:	2900      	cmp	r1, #0
 80124f6:	d041      	beq.n	801257c <_free_r+0x8c>
 80124f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80124fc:	1f0c      	subs	r4, r1, #4
 80124fe:	2b00      	cmp	r3, #0
 8012500:	bfb8      	it	lt
 8012502:	18e4      	addlt	r4, r4, r3
 8012504:	f000 f8e8 	bl	80126d8 <__malloc_lock>
 8012508:	4a1d      	ldr	r2, [pc, #116]	@ (8012580 <_free_r+0x90>)
 801250a:	6813      	ldr	r3, [r2, #0]
 801250c:	b933      	cbnz	r3, 801251c <_free_r+0x2c>
 801250e:	6063      	str	r3, [r4, #4]
 8012510:	6014      	str	r4, [r2, #0]
 8012512:	4628      	mov	r0, r5
 8012514:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012518:	f000 b8e4 	b.w	80126e4 <__malloc_unlock>
 801251c:	42a3      	cmp	r3, r4
 801251e:	d908      	bls.n	8012532 <_free_r+0x42>
 8012520:	6820      	ldr	r0, [r4, #0]
 8012522:	1821      	adds	r1, r4, r0
 8012524:	428b      	cmp	r3, r1
 8012526:	bf01      	itttt	eq
 8012528:	6819      	ldreq	r1, [r3, #0]
 801252a:	685b      	ldreq	r3, [r3, #4]
 801252c:	1809      	addeq	r1, r1, r0
 801252e:	6021      	streq	r1, [r4, #0]
 8012530:	e7ed      	b.n	801250e <_free_r+0x1e>
 8012532:	461a      	mov	r2, r3
 8012534:	685b      	ldr	r3, [r3, #4]
 8012536:	b10b      	cbz	r3, 801253c <_free_r+0x4c>
 8012538:	42a3      	cmp	r3, r4
 801253a:	d9fa      	bls.n	8012532 <_free_r+0x42>
 801253c:	6811      	ldr	r1, [r2, #0]
 801253e:	1850      	adds	r0, r2, r1
 8012540:	42a0      	cmp	r0, r4
 8012542:	d10b      	bne.n	801255c <_free_r+0x6c>
 8012544:	6820      	ldr	r0, [r4, #0]
 8012546:	4401      	add	r1, r0
 8012548:	1850      	adds	r0, r2, r1
 801254a:	4283      	cmp	r3, r0
 801254c:	6011      	str	r1, [r2, #0]
 801254e:	d1e0      	bne.n	8012512 <_free_r+0x22>
 8012550:	6818      	ldr	r0, [r3, #0]
 8012552:	685b      	ldr	r3, [r3, #4]
 8012554:	6053      	str	r3, [r2, #4]
 8012556:	4408      	add	r0, r1
 8012558:	6010      	str	r0, [r2, #0]
 801255a:	e7da      	b.n	8012512 <_free_r+0x22>
 801255c:	d902      	bls.n	8012564 <_free_r+0x74>
 801255e:	230c      	movs	r3, #12
 8012560:	602b      	str	r3, [r5, #0]
 8012562:	e7d6      	b.n	8012512 <_free_r+0x22>
 8012564:	6820      	ldr	r0, [r4, #0]
 8012566:	1821      	adds	r1, r4, r0
 8012568:	428b      	cmp	r3, r1
 801256a:	bf04      	itt	eq
 801256c:	6819      	ldreq	r1, [r3, #0]
 801256e:	685b      	ldreq	r3, [r3, #4]
 8012570:	6063      	str	r3, [r4, #4]
 8012572:	bf04      	itt	eq
 8012574:	1809      	addeq	r1, r1, r0
 8012576:	6021      	streq	r1, [r4, #0]
 8012578:	6054      	str	r4, [r2, #4]
 801257a:	e7ca      	b.n	8012512 <_free_r+0x22>
 801257c:	bd38      	pop	{r3, r4, r5, pc}
 801257e:	bf00      	nop
 8012580:	20005b64 	.word	0x20005b64

08012584 <malloc>:
 8012584:	4b02      	ldr	r3, [pc, #8]	@ (8012590 <malloc+0xc>)
 8012586:	4601      	mov	r1, r0
 8012588:	6818      	ldr	r0, [r3, #0]
 801258a:	f000 b825 	b.w	80125d8 <_malloc_r>
 801258e:	bf00      	nop
 8012590:	20000184 	.word	0x20000184

08012594 <sbrk_aligned>:
 8012594:	b570      	push	{r4, r5, r6, lr}
 8012596:	4e0f      	ldr	r6, [pc, #60]	@ (80125d4 <sbrk_aligned+0x40>)
 8012598:	460c      	mov	r4, r1
 801259a:	6831      	ldr	r1, [r6, #0]
 801259c:	4605      	mov	r5, r0
 801259e:	b911      	cbnz	r1, 80125a6 <sbrk_aligned+0x12>
 80125a0:	f000 fccc 	bl	8012f3c <_sbrk_r>
 80125a4:	6030      	str	r0, [r6, #0]
 80125a6:	4621      	mov	r1, r4
 80125a8:	4628      	mov	r0, r5
 80125aa:	f000 fcc7 	bl	8012f3c <_sbrk_r>
 80125ae:	1c43      	adds	r3, r0, #1
 80125b0:	d103      	bne.n	80125ba <sbrk_aligned+0x26>
 80125b2:	f04f 34ff 	mov.w	r4, #4294967295
 80125b6:	4620      	mov	r0, r4
 80125b8:	bd70      	pop	{r4, r5, r6, pc}
 80125ba:	1cc4      	adds	r4, r0, #3
 80125bc:	f024 0403 	bic.w	r4, r4, #3
 80125c0:	42a0      	cmp	r0, r4
 80125c2:	d0f8      	beq.n	80125b6 <sbrk_aligned+0x22>
 80125c4:	1a21      	subs	r1, r4, r0
 80125c6:	4628      	mov	r0, r5
 80125c8:	f000 fcb8 	bl	8012f3c <_sbrk_r>
 80125cc:	3001      	adds	r0, #1
 80125ce:	d1f2      	bne.n	80125b6 <sbrk_aligned+0x22>
 80125d0:	e7ef      	b.n	80125b2 <sbrk_aligned+0x1e>
 80125d2:	bf00      	nop
 80125d4:	20005b60 	.word	0x20005b60

080125d8 <_malloc_r>:
 80125d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80125dc:	1ccd      	adds	r5, r1, #3
 80125de:	f025 0503 	bic.w	r5, r5, #3
 80125e2:	3508      	adds	r5, #8
 80125e4:	2d0c      	cmp	r5, #12
 80125e6:	bf38      	it	cc
 80125e8:	250c      	movcc	r5, #12
 80125ea:	2d00      	cmp	r5, #0
 80125ec:	4606      	mov	r6, r0
 80125ee:	db01      	blt.n	80125f4 <_malloc_r+0x1c>
 80125f0:	42a9      	cmp	r1, r5
 80125f2:	d904      	bls.n	80125fe <_malloc_r+0x26>
 80125f4:	230c      	movs	r3, #12
 80125f6:	6033      	str	r3, [r6, #0]
 80125f8:	2000      	movs	r0, #0
 80125fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80125fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80126d4 <_malloc_r+0xfc>
 8012602:	f000 f869 	bl	80126d8 <__malloc_lock>
 8012606:	f8d8 3000 	ldr.w	r3, [r8]
 801260a:	461c      	mov	r4, r3
 801260c:	bb44      	cbnz	r4, 8012660 <_malloc_r+0x88>
 801260e:	4629      	mov	r1, r5
 8012610:	4630      	mov	r0, r6
 8012612:	f7ff ffbf 	bl	8012594 <sbrk_aligned>
 8012616:	1c43      	adds	r3, r0, #1
 8012618:	4604      	mov	r4, r0
 801261a:	d158      	bne.n	80126ce <_malloc_r+0xf6>
 801261c:	f8d8 4000 	ldr.w	r4, [r8]
 8012620:	4627      	mov	r7, r4
 8012622:	2f00      	cmp	r7, #0
 8012624:	d143      	bne.n	80126ae <_malloc_r+0xd6>
 8012626:	2c00      	cmp	r4, #0
 8012628:	d04b      	beq.n	80126c2 <_malloc_r+0xea>
 801262a:	6823      	ldr	r3, [r4, #0]
 801262c:	4639      	mov	r1, r7
 801262e:	4630      	mov	r0, r6
 8012630:	eb04 0903 	add.w	r9, r4, r3
 8012634:	f000 fc82 	bl	8012f3c <_sbrk_r>
 8012638:	4581      	cmp	r9, r0
 801263a:	d142      	bne.n	80126c2 <_malloc_r+0xea>
 801263c:	6821      	ldr	r1, [r4, #0]
 801263e:	1a6d      	subs	r5, r5, r1
 8012640:	4629      	mov	r1, r5
 8012642:	4630      	mov	r0, r6
 8012644:	f7ff ffa6 	bl	8012594 <sbrk_aligned>
 8012648:	3001      	adds	r0, #1
 801264a:	d03a      	beq.n	80126c2 <_malloc_r+0xea>
 801264c:	6823      	ldr	r3, [r4, #0]
 801264e:	442b      	add	r3, r5
 8012650:	6023      	str	r3, [r4, #0]
 8012652:	f8d8 3000 	ldr.w	r3, [r8]
 8012656:	685a      	ldr	r2, [r3, #4]
 8012658:	bb62      	cbnz	r2, 80126b4 <_malloc_r+0xdc>
 801265a:	f8c8 7000 	str.w	r7, [r8]
 801265e:	e00f      	b.n	8012680 <_malloc_r+0xa8>
 8012660:	6822      	ldr	r2, [r4, #0]
 8012662:	1b52      	subs	r2, r2, r5
 8012664:	d420      	bmi.n	80126a8 <_malloc_r+0xd0>
 8012666:	2a0b      	cmp	r2, #11
 8012668:	d917      	bls.n	801269a <_malloc_r+0xc2>
 801266a:	1961      	adds	r1, r4, r5
 801266c:	42a3      	cmp	r3, r4
 801266e:	6025      	str	r5, [r4, #0]
 8012670:	bf18      	it	ne
 8012672:	6059      	strne	r1, [r3, #4]
 8012674:	6863      	ldr	r3, [r4, #4]
 8012676:	bf08      	it	eq
 8012678:	f8c8 1000 	streq.w	r1, [r8]
 801267c:	5162      	str	r2, [r4, r5]
 801267e:	604b      	str	r3, [r1, #4]
 8012680:	4630      	mov	r0, r6
 8012682:	f000 f82f 	bl	80126e4 <__malloc_unlock>
 8012686:	f104 000b 	add.w	r0, r4, #11
 801268a:	1d23      	adds	r3, r4, #4
 801268c:	f020 0007 	bic.w	r0, r0, #7
 8012690:	1ac2      	subs	r2, r0, r3
 8012692:	bf1c      	itt	ne
 8012694:	1a1b      	subne	r3, r3, r0
 8012696:	50a3      	strne	r3, [r4, r2]
 8012698:	e7af      	b.n	80125fa <_malloc_r+0x22>
 801269a:	6862      	ldr	r2, [r4, #4]
 801269c:	42a3      	cmp	r3, r4
 801269e:	bf0c      	ite	eq
 80126a0:	f8c8 2000 	streq.w	r2, [r8]
 80126a4:	605a      	strne	r2, [r3, #4]
 80126a6:	e7eb      	b.n	8012680 <_malloc_r+0xa8>
 80126a8:	4623      	mov	r3, r4
 80126aa:	6864      	ldr	r4, [r4, #4]
 80126ac:	e7ae      	b.n	801260c <_malloc_r+0x34>
 80126ae:	463c      	mov	r4, r7
 80126b0:	687f      	ldr	r7, [r7, #4]
 80126b2:	e7b6      	b.n	8012622 <_malloc_r+0x4a>
 80126b4:	461a      	mov	r2, r3
 80126b6:	685b      	ldr	r3, [r3, #4]
 80126b8:	42a3      	cmp	r3, r4
 80126ba:	d1fb      	bne.n	80126b4 <_malloc_r+0xdc>
 80126bc:	2300      	movs	r3, #0
 80126be:	6053      	str	r3, [r2, #4]
 80126c0:	e7de      	b.n	8012680 <_malloc_r+0xa8>
 80126c2:	230c      	movs	r3, #12
 80126c4:	6033      	str	r3, [r6, #0]
 80126c6:	4630      	mov	r0, r6
 80126c8:	f000 f80c 	bl	80126e4 <__malloc_unlock>
 80126cc:	e794      	b.n	80125f8 <_malloc_r+0x20>
 80126ce:	6005      	str	r5, [r0, #0]
 80126d0:	e7d6      	b.n	8012680 <_malloc_r+0xa8>
 80126d2:	bf00      	nop
 80126d4:	20005b64 	.word	0x20005b64

080126d8 <__malloc_lock>:
 80126d8:	4801      	ldr	r0, [pc, #4]	@ (80126e0 <__malloc_lock+0x8>)
 80126da:	f7ff b89e 	b.w	801181a <__retarget_lock_acquire_recursive>
 80126de:	bf00      	nop
 80126e0:	20005b5c 	.word	0x20005b5c

080126e4 <__malloc_unlock>:
 80126e4:	4801      	ldr	r0, [pc, #4]	@ (80126ec <__malloc_unlock+0x8>)
 80126e6:	f7ff b899 	b.w	801181c <__retarget_lock_release_recursive>
 80126ea:	bf00      	nop
 80126ec:	20005b5c 	.word	0x20005b5c

080126f0 <_Balloc>:
 80126f0:	b570      	push	{r4, r5, r6, lr}
 80126f2:	69c6      	ldr	r6, [r0, #28]
 80126f4:	4604      	mov	r4, r0
 80126f6:	460d      	mov	r5, r1
 80126f8:	b976      	cbnz	r6, 8012718 <_Balloc+0x28>
 80126fa:	2010      	movs	r0, #16
 80126fc:	f7ff ff42 	bl	8012584 <malloc>
 8012700:	4602      	mov	r2, r0
 8012702:	61e0      	str	r0, [r4, #28]
 8012704:	b920      	cbnz	r0, 8012710 <_Balloc+0x20>
 8012706:	4b18      	ldr	r3, [pc, #96]	@ (8012768 <_Balloc+0x78>)
 8012708:	4818      	ldr	r0, [pc, #96]	@ (801276c <_Balloc+0x7c>)
 801270a:	216b      	movs	r1, #107	@ 0x6b
 801270c:	f000 fc26 	bl	8012f5c <__assert_func>
 8012710:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012714:	6006      	str	r6, [r0, #0]
 8012716:	60c6      	str	r6, [r0, #12]
 8012718:	69e6      	ldr	r6, [r4, #28]
 801271a:	68f3      	ldr	r3, [r6, #12]
 801271c:	b183      	cbz	r3, 8012740 <_Balloc+0x50>
 801271e:	69e3      	ldr	r3, [r4, #28]
 8012720:	68db      	ldr	r3, [r3, #12]
 8012722:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012726:	b9b8      	cbnz	r0, 8012758 <_Balloc+0x68>
 8012728:	2101      	movs	r1, #1
 801272a:	fa01 f605 	lsl.w	r6, r1, r5
 801272e:	1d72      	adds	r2, r6, #5
 8012730:	0092      	lsls	r2, r2, #2
 8012732:	4620      	mov	r0, r4
 8012734:	f000 fc30 	bl	8012f98 <_calloc_r>
 8012738:	b160      	cbz	r0, 8012754 <_Balloc+0x64>
 801273a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801273e:	e00e      	b.n	801275e <_Balloc+0x6e>
 8012740:	2221      	movs	r2, #33	@ 0x21
 8012742:	2104      	movs	r1, #4
 8012744:	4620      	mov	r0, r4
 8012746:	f000 fc27 	bl	8012f98 <_calloc_r>
 801274a:	69e3      	ldr	r3, [r4, #28]
 801274c:	60f0      	str	r0, [r6, #12]
 801274e:	68db      	ldr	r3, [r3, #12]
 8012750:	2b00      	cmp	r3, #0
 8012752:	d1e4      	bne.n	801271e <_Balloc+0x2e>
 8012754:	2000      	movs	r0, #0
 8012756:	bd70      	pop	{r4, r5, r6, pc}
 8012758:	6802      	ldr	r2, [r0, #0]
 801275a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801275e:	2300      	movs	r3, #0
 8012760:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012764:	e7f7      	b.n	8012756 <_Balloc+0x66>
 8012766:	bf00      	nop
 8012768:	08013d61 	.word	0x08013d61
 801276c:	08013de1 	.word	0x08013de1

08012770 <_Bfree>:
 8012770:	b570      	push	{r4, r5, r6, lr}
 8012772:	69c6      	ldr	r6, [r0, #28]
 8012774:	4605      	mov	r5, r0
 8012776:	460c      	mov	r4, r1
 8012778:	b976      	cbnz	r6, 8012798 <_Bfree+0x28>
 801277a:	2010      	movs	r0, #16
 801277c:	f7ff ff02 	bl	8012584 <malloc>
 8012780:	4602      	mov	r2, r0
 8012782:	61e8      	str	r0, [r5, #28]
 8012784:	b920      	cbnz	r0, 8012790 <_Bfree+0x20>
 8012786:	4b09      	ldr	r3, [pc, #36]	@ (80127ac <_Bfree+0x3c>)
 8012788:	4809      	ldr	r0, [pc, #36]	@ (80127b0 <_Bfree+0x40>)
 801278a:	218f      	movs	r1, #143	@ 0x8f
 801278c:	f000 fbe6 	bl	8012f5c <__assert_func>
 8012790:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012794:	6006      	str	r6, [r0, #0]
 8012796:	60c6      	str	r6, [r0, #12]
 8012798:	b13c      	cbz	r4, 80127aa <_Bfree+0x3a>
 801279a:	69eb      	ldr	r3, [r5, #28]
 801279c:	6862      	ldr	r2, [r4, #4]
 801279e:	68db      	ldr	r3, [r3, #12]
 80127a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80127a4:	6021      	str	r1, [r4, #0]
 80127a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80127aa:	bd70      	pop	{r4, r5, r6, pc}
 80127ac:	08013d61 	.word	0x08013d61
 80127b0:	08013de1 	.word	0x08013de1

080127b4 <__multadd>:
 80127b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80127b8:	690d      	ldr	r5, [r1, #16]
 80127ba:	4607      	mov	r7, r0
 80127bc:	460c      	mov	r4, r1
 80127be:	461e      	mov	r6, r3
 80127c0:	f101 0c14 	add.w	ip, r1, #20
 80127c4:	2000      	movs	r0, #0
 80127c6:	f8dc 3000 	ldr.w	r3, [ip]
 80127ca:	b299      	uxth	r1, r3
 80127cc:	fb02 6101 	mla	r1, r2, r1, r6
 80127d0:	0c1e      	lsrs	r6, r3, #16
 80127d2:	0c0b      	lsrs	r3, r1, #16
 80127d4:	fb02 3306 	mla	r3, r2, r6, r3
 80127d8:	b289      	uxth	r1, r1
 80127da:	3001      	adds	r0, #1
 80127dc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80127e0:	4285      	cmp	r5, r0
 80127e2:	f84c 1b04 	str.w	r1, [ip], #4
 80127e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80127ea:	dcec      	bgt.n	80127c6 <__multadd+0x12>
 80127ec:	b30e      	cbz	r6, 8012832 <__multadd+0x7e>
 80127ee:	68a3      	ldr	r3, [r4, #8]
 80127f0:	42ab      	cmp	r3, r5
 80127f2:	dc19      	bgt.n	8012828 <__multadd+0x74>
 80127f4:	6861      	ldr	r1, [r4, #4]
 80127f6:	4638      	mov	r0, r7
 80127f8:	3101      	adds	r1, #1
 80127fa:	f7ff ff79 	bl	80126f0 <_Balloc>
 80127fe:	4680      	mov	r8, r0
 8012800:	b928      	cbnz	r0, 801280e <__multadd+0x5a>
 8012802:	4602      	mov	r2, r0
 8012804:	4b0c      	ldr	r3, [pc, #48]	@ (8012838 <__multadd+0x84>)
 8012806:	480d      	ldr	r0, [pc, #52]	@ (801283c <__multadd+0x88>)
 8012808:	21ba      	movs	r1, #186	@ 0xba
 801280a:	f000 fba7 	bl	8012f5c <__assert_func>
 801280e:	6922      	ldr	r2, [r4, #16]
 8012810:	3202      	adds	r2, #2
 8012812:	f104 010c 	add.w	r1, r4, #12
 8012816:	0092      	lsls	r2, r2, #2
 8012818:	300c      	adds	r0, #12
 801281a:	f7ff f800 	bl	801181e <memcpy>
 801281e:	4621      	mov	r1, r4
 8012820:	4638      	mov	r0, r7
 8012822:	f7ff ffa5 	bl	8012770 <_Bfree>
 8012826:	4644      	mov	r4, r8
 8012828:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801282c:	3501      	adds	r5, #1
 801282e:	615e      	str	r6, [r3, #20]
 8012830:	6125      	str	r5, [r4, #16]
 8012832:	4620      	mov	r0, r4
 8012834:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012838:	08013dd0 	.word	0x08013dd0
 801283c:	08013de1 	.word	0x08013de1

08012840 <__hi0bits>:
 8012840:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8012844:	4603      	mov	r3, r0
 8012846:	bf36      	itet	cc
 8012848:	0403      	lslcc	r3, r0, #16
 801284a:	2000      	movcs	r0, #0
 801284c:	2010      	movcc	r0, #16
 801284e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8012852:	bf3c      	itt	cc
 8012854:	021b      	lslcc	r3, r3, #8
 8012856:	3008      	addcc	r0, #8
 8012858:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801285c:	bf3c      	itt	cc
 801285e:	011b      	lslcc	r3, r3, #4
 8012860:	3004      	addcc	r0, #4
 8012862:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012866:	bf3c      	itt	cc
 8012868:	009b      	lslcc	r3, r3, #2
 801286a:	3002      	addcc	r0, #2
 801286c:	2b00      	cmp	r3, #0
 801286e:	db05      	blt.n	801287c <__hi0bits+0x3c>
 8012870:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8012874:	f100 0001 	add.w	r0, r0, #1
 8012878:	bf08      	it	eq
 801287a:	2020      	moveq	r0, #32
 801287c:	4770      	bx	lr

0801287e <__lo0bits>:
 801287e:	6803      	ldr	r3, [r0, #0]
 8012880:	4602      	mov	r2, r0
 8012882:	f013 0007 	ands.w	r0, r3, #7
 8012886:	d00b      	beq.n	80128a0 <__lo0bits+0x22>
 8012888:	07d9      	lsls	r1, r3, #31
 801288a:	d421      	bmi.n	80128d0 <__lo0bits+0x52>
 801288c:	0798      	lsls	r0, r3, #30
 801288e:	bf49      	itett	mi
 8012890:	085b      	lsrmi	r3, r3, #1
 8012892:	089b      	lsrpl	r3, r3, #2
 8012894:	2001      	movmi	r0, #1
 8012896:	6013      	strmi	r3, [r2, #0]
 8012898:	bf5c      	itt	pl
 801289a:	6013      	strpl	r3, [r2, #0]
 801289c:	2002      	movpl	r0, #2
 801289e:	4770      	bx	lr
 80128a0:	b299      	uxth	r1, r3
 80128a2:	b909      	cbnz	r1, 80128a8 <__lo0bits+0x2a>
 80128a4:	0c1b      	lsrs	r3, r3, #16
 80128a6:	2010      	movs	r0, #16
 80128a8:	b2d9      	uxtb	r1, r3
 80128aa:	b909      	cbnz	r1, 80128b0 <__lo0bits+0x32>
 80128ac:	3008      	adds	r0, #8
 80128ae:	0a1b      	lsrs	r3, r3, #8
 80128b0:	0719      	lsls	r1, r3, #28
 80128b2:	bf04      	itt	eq
 80128b4:	091b      	lsreq	r3, r3, #4
 80128b6:	3004      	addeq	r0, #4
 80128b8:	0799      	lsls	r1, r3, #30
 80128ba:	bf04      	itt	eq
 80128bc:	089b      	lsreq	r3, r3, #2
 80128be:	3002      	addeq	r0, #2
 80128c0:	07d9      	lsls	r1, r3, #31
 80128c2:	d403      	bmi.n	80128cc <__lo0bits+0x4e>
 80128c4:	085b      	lsrs	r3, r3, #1
 80128c6:	f100 0001 	add.w	r0, r0, #1
 80128ca:	d003      	beq.n	80128d4 <__lo0bits+0x56>
 80128cc:	6013      	str	r3, [r2, #0]
 80128ce:	4770      	bx	lr
 80128d0:	2000      	movs	r0, #0
 80128d2:	4770      	bx	lr
 80128d4:	2020      	movs	r0, #32
 80128d6:	4770      	bx	lr

080128d8 <__i2b>:
 80128d8:	b510      	push	{r4, lr}
 80128da:	460c      	mov	r4, r1
 80128dc:	2101      	movs	r1, #1
 80128de:	f7ff ff07 	bl	80126f0 <_Balloc>
 80128e2:	4602      	mov	r2, r0
 80128e4:	b928      	cbnz	r0, 80128f2 <__i2b+0x1a>
 80128e6:	4b05      	ldr	r3, [pc, #20]	@ (80128fc <__i2b+0x24>)
 80128e8:	4805      	ldr	r0, [pc, #20]	@ (8012900 <__i2b+0x28>)
 80128ea:	f240 1145 	movw	r1, #325	@ 0x145
 80128ee:	f000 fb35 	bl	8012f5c <__assert_func>
 80128f2:	2301      	movs	r3, #1
 80128f4:	6144      	str	r4, [r0, #20]
 80128f6:	6103      	str	r3, [r0, #16]
 80128f8:	bd10      	pop	{r4, pc}
 80128fa:	bf00      	nop
 80128fc:	08013dd0 	.word	0x08013dd0
 8012900:	08013de1 	.word	0x08013de1

08012904 <__multiply>:
 8012904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012908:	4617      	mov	r7, r2
 801290a:	690a      	ldr	r2, [r1, #16]
 801290c:	693b      	ldr	r3, [r7, #16]
 801290e:	429a      	cmp	r2, r3
 8012910:	bfa8      	it	ge
 8012912:	463b      	movge	r3, r7
 8012914:	4689      	mov	r9, r1
 8012916:	bfa4      	itt	ge
 8012918:	460f      	movge	r7, r1
 801291a:	4699      	movge	r9, r3
 801291c:	693d      	ldr	r5, [r7, #16]
 801291e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8012922:	68bb      	ldr	r3, [r7, #8]
 8012924:	6879      	ldr	r1, [r7, #4]
 8012926:	eb05 060a 	add.w	r6, r5, sl
 801292a:	42b3      	cmp	r3, r6
 801292c:	b085      	sub	sp, #20
 801292e:	bfb8      	it	lt
 8012930:	3101      	addlt	r1, #1
 8012932:	f7ff fedd 	bl	80126f0 <_Balloc>
 8012936:	b930      	cbnz	r0, 8012946 <__multiply+0x42>
 8012938:	4602      	mov	r2, r0
 801293a:	4b41      	ldr	r3, [pc, #260]	@ (8012a40 <__multiply+0x13c>)
 801293c:	4841      	ldr	r0, [pc, #260]	@ (8012a44 <__multiply+0x140>)
 801293e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8012942:	f000 fb0b 	bl	8012f5c <__assert_func>
 8012946:	f100 0414 	add.w	r4, r0, #20
 801294a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801294e:	4623      	mov	r3, r4
 8012950:	2200      	movs	r2, #0
 8012952:	4573      	cmp	r3, lr
 8012954:	d320      	bcc.n	8012998 <__multiply+0x94>
 8012956:	f107 0814 	add.w	r8, r7, #20
 801295a:	f109 0114 	add.w	r1, r9, #20
 801295e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8012962:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8012966:	9302      	str	r3, [sp, #8]
 8012968:	1beb      	subs	r3, r5, r7
 801296a:	3b15      	subs	r3, #21
 801296c:	f023 0303 	bic.w	r3, r3, #3
 8012970:	3304      	adds	r3, #4
 8012972:	3715      	adds	r7, #21
 8012974:	42bd      	cmp	r5, r7
 8012976:	bf38      	it	cc
 8012978:	2304      	movcc	r3, #4
 801297a:	9301      	str	r3, [sp, #4]
 801297c:	9b02      	ldr	r3, [sp, #8]
 801297e:	9103      	str	r1, [sp, #12]
 8012980:	428b      	cmp	r3, r1
 8012982:	d80c      	bhi.n	801299e <__multiply+0x9a>
 8012984:	2e00      	cmp	r6, #0
 8012986:	dd03      	ble.n	8012990 <__multiply+0x8c>
 8012988:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801298c:	2b00      	cmp	r3, #0
 801298e:	d055      	beq.n	8012a3c <__multiply+0x138>
 8012990:	6106      	str	r6, [r0, #16]
 8012992:	b005      	add	sp, #20
 8012994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012998:	f843 2b04 	str.w	r2, [r3], #4
 801299c:	e7d9      	b.n	8012952 <__multiply+0x4e>
 801299e:	f8b1 a000 	ldrh.w	sl, [r1]
 80129a2:	f1ba 0f00 	cmp.w	sl, #0
 80129a6:	d01f      	beq.n	80129e8 <__multiply+0xe4>
 80129a8:	46c4      	mov	ip, r8
 80129aa:	46a1      	mov	r9, r4
 80129ac:	2700      	movs	r7, #0
 80129ae:	f85c 2b04 	ldr.w	r2, [ip], #4
 80129b2:	f8d9 3000 	ldr.w	r3, [r9]
 80129b6:	fa1f fb82 	uxth.w	fp, r2
 80129ba:	b29b      	uxth	r3, r3
 80129bc:	fb0a 330b 	mla	r3, sl, fp, r3
 80129c0:	443b      	add	r3, r7
 80129c2:	f8d9 7000 	ldr.w	r7, [r9]
 80129c6:	0c12      	lsrs	r2, r2, #16
 80129c8:	0c3f      	lsrs	r7, r7, #16
 80129ca:	fb0a 7202 	mla	r2, sl, r2, r7
 80129ce:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80129d2:	b29b      	uxth	r3, r3
 80129d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80129d8:	4565      	cmp	r5, ip
 80129da:	f849 3b04 	str.w	r3, [r9], #4
 80129de:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80129e2:	d8e4      	bhi.n	80129ae <__multiply+0xaa>
 80129e4:	9b01      	ldr	r3, [sp, #4]
 80129e6:	50e7      	str	r7, [r4, r3]
 80129e8:	9b03      	ldr	r3, [sp, #12]
 80129ea:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80129ee:	3104      	adds	r1, #4
 80129f0:	f1b9 0f00 	cmp.w	r9, #0
 80129f4:	d020      	beq.n	8012a38 <__multiply+0x134>
 80129f6:	6823      	ldr	r3, [r4, #0]
 80129f8:	4647      	mov	r7, r8
 80129fa:	46a4      	mov	ip, r4
 80129fc:	f04f 0a00 	mov.w	sl, #0
 8012a00:	f8b7 b000 	ldrh.w	fp, [r7]
 8012a04:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8012a08:	fb09 220b 	mla	r2, r9, fp, r2
 8012a0c:	4452      	add	r2, sl
 8012a0e:	b29b      	uxth	r3, r3
 8012a10:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012a14:	f84c 3b04 	str.w	r3, [ip], #4
 8012a18:	f857 3b04 	ldr.w	r3, [r7], #4
 8012a1c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012a20:	f8bc 3000 	ldrh.w	r3, [ip]
 8012a24:	fb09 330a 	mla	r3, r9, sl, r3
 8012a28:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8012a2c:	42bd      	cmp	r5, r7
 8012a2e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012a32:	d8e5      	bhi.n	8012a00 <__multiply+0xfc>
 8012a34:	9a01      	ldr	r2, [sp, #4]
 8012a36:	50a3      	str	r3, [r4, r2]
 8012a38:	3404      	adds	r4, #4
 8012a3a:	e79f      	b.n	801297c <__multiply+0x78>
 8012a3c:	3e01      	subs	r6, #1
 8012a3e:	e7a1      	b.n	8012984 <__multiply+0x80>
 8012a40:	08013dd0 	.word	0x08013dd0
 8012a44:	08013de1 	.word	0x08013de1

08012a48 <__pow5mult>:
 8012a48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012a4c:	4615      	mov	r5, r2
 8012a4e:	f012 0203 	ands.w	r2, r2, #3
 8012a52:	4607      	mov	r7, r0
 8012a54:	460e      	mov	r6, r1
 8012a56:	d007      	beq.n	8012a68 <__pow5mult+0x20>
 8012a58:	4c25      	ldr	r4, [pc, #148]	@ (8012af0 <__pow5mult+0xa8>)
 8012a5a:	3a01      	subs	r2, #1
 8012a5c:	2300      	movs	r3, #0
 8012a5e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012a62:	f7ff fea7 	bl	80127b4 <__multadd>
 8012a66:	4606      	mov	r6, r0
 8012a68:	10ad      	asrs	r5, r5, #2
 8012a6a:	d03d      	beq.n	8012ae8 <__pow5mult+0xa0>
 8012a6c:	69fc      	ldr	r4, [r7, #28]
 8012a6e:	b97c      	cbnz	r4, 8012a90 <__pow5mult+0x48>
 8012a70:	2010      	movs	r0, #16
 8012a72:	f7ff fd87 	bl	8012584 <malloc>
 8012a76:	4602      	mov	r2, r0
 8012a78:	61f8      	str	r0, [r7, #28]
 8012a7a:	b928      	cbnz	r0, 8012a88 <__pow5mult+0x40>
 8012a7c:	4b1d      	ldr	r3, [pc, #116]	@ (8012af4 <__pow5mult+0xac>)
 8012a7e:	481e      	ldr	r0, [pc, #120]	@ (8012af8 <__pow5mult+0xb0>)
 8012a80:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8012a84:	f000 fa6a 	bl	8012f5c <__assert_func>
 8012a88:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012a8c:	6004      	str	r4, [r0, #0]
 8012a8e:	60c4      	str	r4, [r0, #12]
 8012a90:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8012a94:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012a98:	b94c      	cbnz	r4, 8012aae <__pow5mult+0x66>
 8012a9a:	f240 2171 	movw	r1, #625	@ 0x271
 8012a9e:	4638      	mov	r0, r7
 8012aa0:	f7ff ff1a 	bl	80128d8 <__i2b>
 8012aa4:	2300      	movs	r3, #0
 8012aa6:	f8c8 0008 	str.w	r0, [r8, #8]
 8012aaa:	4604      	mov	r4, r0
 8012aac:	6003      	str	r3, [r0, #0]
 8012aae:	f04f 0900 	mov.w	r9, #0
 8012ab2:	07eb      	lsls	r3, r5, #31
 8012ab4:	d50a      	bpl.n	8012acc <__pow5mult+0x84>
 8012ab6:	4631      	mov	r1, r6
 8012ab8:	4622      	mov	r2, r4
 8012aba:	4638      	mov	r0, r7
 8012abc:	f7ff ff22 	bl	8012904 <__multiply>
 8012ac0:	4631      	mov	r1, r6
 8012ac2:	4680      	mov	r8, r0
 8012ac4:	4638      	mov	r0, r7
 8012ac6:	f7ff fe53 	bl	8012770 <_Bfree>
 8012aca:	4646      	mov	r6, r8
 8012acc:	106d      	asrs	r5, r5, #1
 8012ace:	d00b      	beq.n	8012ae8 <__pow5mult+0xa0>
 8012ad0:	6820      	ldr	r0, [r4, #0]
 8012ad2:	b938      	cbnz	r0, 8012ae4 <__pow5mult+0x9c>
 8012ad4:	4622      	mov	r2, r4
 8012ad6:	4621      	mov	r1, r4
 8012ad8:	4638      	mov	r0, r7
 8012ada:	f7ff ff13 	bl	8012904 <__multiply>
 8012ade:	6020      	str	r0, [r4, #0]
 8012ae0:	f8c0 9000 	str.w	r9, [r0]
 8012ae4:	4604      	mov	r4, r0
 8012ae6:	e7e4      	b.n	8012ab2 <__pow5mult+0x6a>
 8012ae8:	4630      	mov	r0, r6
 8012aea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012aee:	bf00      	nop
 8012af0:	08013e94 	.word	0x08013e94
 8012af4:	08013d61 	.word	0x08013d61
 8012af8:	08013de1 	.word	0x08013de1

08012afc <__lshift>:
 8012afc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012b00:	460c      	mov	r4, r1
 8012b02:	6849      	ldr	r1, [r1, #4]
 8012b04:	6923      	ldr	r3, [r4, #16]
 8012b06:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012b0a:	68a3      	ldr	r3, [r4, #8]
 8012b0c:	4607      	mov	r7, r0
 8012b0e:	4691      	mov	r9, r2
 8012b10:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012b14:	f108 0601 	add.w	r6, r8, #1
 8012b18:	42b3      	cmp	r3, r6
 8012b1a:	db0b      	blt.n	8012b34 <__lshift+0x38>
 8012b1c:	4638      	mov	r0, r7
 8012b1e:	f7ff fde7 	bl	80126f0 <_Balloc>
 8012b22:	4605      	mov	r5, r0
 8012b24:	b948      	cbnz	r0, 8012b3a <__lshift+0x3e>
 8012b26:	4602      	mov	r2, r0
 8012b28:	4b28      	ldr	r3, [pc, #160]	@ (8012bcc <__lshift+0xd0>)
 8012b2a:	4829      	ldr	r0, [pc, #164]	@ (8012bd0 <__lshift+0xd4>)
 8012b2c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8012b30:	f000 fa14 	bl	8012f5c <__assert_func>
 8012b34:	3101      	adds	r1, #1
 8012b36:	005b      	lsls	r3, r3, #1
 8012b38:	e7ee      	b.n	8012b18 <__lshift+0x1c>
 8012b3a:	2300      	movs	r3, #0
 8012b3c:	f100 0114 	add.w	r1, r0, #20
 8012b40:	f100 0210 	add.w	r2, r0, #16
 8012b44:	4618      	mov	r0, r3
 8012b46:	4553      	cmp	r3, sl
 8012b48:	db33      	blt.n	8012bb2 <__lshift+0xb6>
 8012b4a:	6920      	ldr	r0, [r4, #16]
 8012b4c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012b50:	f104 0314 	add.w	r3, r4, #20
 8012b54:	f019 091f 	ands.w	r9, r9, #31
 8012b58:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012b5c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012b60:	d02b      	beq.n	8012bba <__lshift+0xbe>
 8012b62:	f1c9 0e20 	rsb	lr, r9, #32
 8012b66:	468a      	mov	sl, r1
 8012b68:	2200      	movs	r2, #0
 8012b6a:	6818      	ldr	r0, [r3, #0]
 8012b6c:	fa00 f009 	lsl.w	r0, r0, r9
 8012b70:	4310      	orrs	r0, r2
 8012b72:	f84a 0b04 	str.w	r0, [sl], #4
 8012b76:	f853 2b04 	ldr.w	r2, [r3], #4
 8012b7a:	459c      	cmp	ip, r3
 8012b7c:	fa22 f20e 	lsr.w	r2, r2, lr
 8012b80:	d8f3      	bhi.n	8012b6a <__lshift+0x6e>
 8012b82:	ebac 0304 	sub.w	r3, ip, r4
 8012b86:	3b15      	subs	r3, #21
 8012b88:	f023 0303 	bic.w	r3, r3, #3
 8012b8c:	3304      	adds	r3, #4
 8012b8e:	f104 0015 	add.w	r0, r4, #21
 8012b92:	4560      	cmp	r0, ip
 8012b94:	bf88      	it	hi
 8012b96:	2304      	movhi	r3, #4
 8012b98:	50ca      	str	r2, [r1, r3]
 8012b9a:	b10a      	cbz	r2, 8012ba0 <__lshift+0xa4>
 8012b9c:	f108 0602 	add.w	r6, r8, #2
 8012ba0:	3e01      	subs	r6, #1
 8012ba2:	4638      	mov	r0, r7
 8012ba4:	612e      	str	r6, [r5, #16]
 8012ba6:	4621      	mov	r1, r4
 8012ba8:	f7ff fde2 	bl	8012770 <_Bfree>
 8012bac:	4628      	mov	r0, r5
 8012bae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012bb2:	f842 0f04 	str.w	r0, [r2, #4]!
 8012bb6:	3301      	adds	r3, #1
 8012bb8:	e7c5      	b.n	8012b46 <__lshift+0x4a>
 8012bba:	3904      	subs	r1, #4
 8012bbc:	f853 2b04 	ldr.w	r2, [r3], #4
 8012bc0:	f841 2f04 	str.w	r2, [r1, #4]!
 8012bc4:	459c      	cmp	ip, r3
 8012bc6:	d8f9      	bhi.n	8012bbc <__lshift+0xc0>
 8012bc8:	e7ea      	b.n	8012ba0 <__lshift+0xa4>
 8012bca:	bf00      	nop
 8012bcc:	08013dd0 	.word	0x08013dd0
 8012bd0:	08013de1 	.word	0x08013de1

08012bd4 <__mcmp>:
 8012bd4:	690a      	ldr	r2, [r1, #16]
 8012bd6:	4603      	mov	r3, r0
 8012bd8:	6900      	ldr	r0, [r0, #16]
 8012bda:	1a80      	subs	r0, r0, r2
 8012bdc:	b530      	push	{r4, r5, lr}
 8012bde:	d10e      	bne.n	8012bfe <__mcmp+0x2a>
 8012be0:	3314      	adds	r3, #20
 8012be2:	3114      	adds	r1, #20
 8012be4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8012be8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8012bec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8012bf0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012bf4:	4295      	cmp	r5, r2
 8012bf6:	d003      	beq.n	8012c00 <__mcmp+0x2c>
 8012bf8:	d205      	bcs.n	8012c06 <__mcmp+0x32>
 8012bfa:	f04f 30ff 	mov.w	r0, #4294967295
 8012bfe:	bd30      	pop	{r4, r5, pc}
 8012c00:	42a3      	cmp	r3, r4
 8012c02:	d3f3      	bcc.n	8012bec <__mcmp+0x18>
 8012c04:	e7fb      	b.n	8012bfe <__mcmp+0x2a>
 8012c06:	2001      	movs	r0, #1
 8012c08:	e7f9      	b.n	8012bfe <__mcmp+0x2a>
	...

08012c0c <__mdiff>:
 8012c0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c10:	4689      	mov	r9, r1
 8012c12:	4606      	mov	r6, r0
 8012c14:	4611      	mov	r1, r2
 8012c16:	4648      	mov	r0, r9
 8012c18:	4614      	mov	r4, r2
 8012c1a:	f7ff ffdb 	bl	8012bd4 <__mcmp>
 8012c1e:	1e05      	subs	r5, r0, #0
 8012c20:	d112      	bne.n	8012c48 <__mdiff+0x3c>
 8012c22:	4629      	mov	r1, r5
 8012c24:	4630      	mov	r0, r6
 8012c26:	f7ff fd63 	bl	80126f0 <_Balloc>
 8012c2a:	4602      	mov	r2, r0
 8012c2c:	b928      	cbnz	r0, 8012c3a <__mdiff+0x2e>
 8012c2e:	4b3f      	ldr	r3, [pc, #252]	@ (8012d2c <__mdiff+0x120>)
 8012c30:	f240 2137 	movw	r1, #567	@ 0x237
 8012c34:	483e      	ldr	r0, [pc, #248]	@ (8012d30 <__mdiff+0x124>)
 8012c36:	f000 f991 	bl	8012f5c <__assert_func>
 8012c3a:	2301      	movs	r3, #1
 8012c3c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012c40:	4610      	mov	r0, r2
 8012c42:	b003      	add	sp, #12
 8012c44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c48:	bfbc      	itt	lt
 8012c4a:	464b      	movlt	r3, r9
 8012c4c:	46a1      	movlt	r9, r4
 8012c4e:	4630      	mov	r0, r6
 8012c50:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8012c54:	bfba      	itte	lt
 8012c56:	461c      	movlt	r4, r3
 8012c58:	2501      	movlt	r5, #1
 8012c5a:	2500      	movge	r5, #0
 8012c5c:	f7ff fd48 	bl	80126f0 <_Balloc>
 8012c60:	4602      	mov	r2, r0
 8012c62:	b918      	cbnz	r0, 8012c6c <__mdiff+0x60>
 8012c64:	4b31      	ldr	r3, [pc, #196]	@ (8012d2c <__mdiff+0x120>)
 8012c66:	f240 2145 	movw	r1, #581	@ 0x245
 8012c6a:	e7e3      	b.n	8012c34 <__mdiff+0x28>
 8012c6c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8012c70:	6926      	ldr	r6, [r4, #16]
 8012c72:	60c5      	str	r5, [r0, #12]
 8012c74:	f109 0310 	add.w	r3, r9, #16
 8012c78:	f109 0514 	add.w	r5, r9, #20
 8012c7c:	f104 0e14 	add.w	lr, r4, #20
 8012c80:	f100 0b14 	add.w	fp, r0, #20
 8012c84:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8012c88:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8012c8c:	9301      	str	r3, [sp, #4]
 8012c8e:	46d9      	mov	r9, fp
 8012c90:	f04f 0c00 	mov.w	ip, #0
 8012c94:	9b01      	ldr	r3, [sp, #4]
 8012c96:	f85e 0b04 	ldr.w	r0, [lr], #4
 8012c9a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8012c9e:	9301      	str	r3, [sp, #4]
 8012ca0:	fa1f f38a 	uxth.w	r3, sl
 8012ca4:	4619      	mov	r1, r3
 8012ca6:	b283      	uxth	r3, r0
 8012ca8:	1acb      	subs	r3, r1, r3
 8012caa:	0c00      	lsrs	r0, r0, #16
 8012cac:	4463      	add	r3, ip
 8012cae:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8012cb2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8012cb6:	b29b      	uxth	r3, r3
 8012cb8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8012cbc:	4576      	cmp	r6, lr
 8012cbe:	f849 3b04 	str.w	r3, [r9], #4
 8012cc2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012cc6:	d8e5      	bhi.n	8012c94 <__mdiff+0x88>
 8012cc8:	1b33      	subs	r3, r6, r4
 8012cca:	3b15      	subs	r3, #21
 8012ccc:	f023 0303 	bic.w	r3, r3, #3
 8012cd0:	3415      	adds	r4, #21
 8012cd2:	3304      	adds	r3, #4
 8012cd4:	42a6      	cmp	r6, r4
 8012cd6:	bf38      	it	cc
 8012cd8:	2304      	movcc	r3, #4
 8012cda:	441d      	add	r5, r3
 8012cdc:	445b      	add	r3, fp
 8012cde:	461e      	mov	r6, r3
 8012ce0:	462c      	mov	r4, r5
 8012ce2:	4544      	cmp	r4, r8
 8012ce4:	d30e      	bcc.n	8012d04 <__mdiff+0xf8>
 8012ce6:	f108 0103 	add.w	r1, r8, #3
 8012cea:	1b49      	subs	r1, r1, r5
 8012cec:	f021 0103 	bic.w	r1, r1, #3
 8012cf0:	3d03      	subs	r5, #3
 8012cf2:	45a8      	cmp	r8, r5
 8012cf4:	bf38      	it	cc
 8012cf6:	2100      	movcc	r1, #0
 8012cf8:	440b      	add	r3, r1
 8012cfa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012cfe:	b191      	cbz	r1, 8012d26 <__mdiff+0x11a>
 8012d00:	6117      	str	r7, [r2, #16]
 8012d02:	e79d      	b.n	8012c40 <__mdiff+0x34>
 8012d04:	f854 1b04 	ldr.w	r1, [r4], #4
 8012d08:	46e6      	mov	lr, ip
 8012d0a:	0c08      	lsrs	r0, r1, #16
 8012d0c:	fa1c fc81 	uxtah	ip, ip, r1
 8012d10:	4471      	add	r1, lr
 8012d12:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8012d16:	b289      	uxth	r1, r1
 8012d18:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8012d1c:	f846 1b04 	str.w	r1, [r6], #4
 8012d20:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012d24:	e7dd      	b.n	8012ce2 <__mdiff+0xd6>
 8012d26:	3f01      	subs	r7, #1
 8012d28:	e7e7      	b.n	8012cfa <__mdiff+0xee>
 8012d2a:	bf00      	nop
 8012d2c:	08013dd0 	.word	0x08013dd0
 8012d30:	08013de1 	.word	0x08013de1

08012d34 <__d2b>:
 8012d34:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012d38:	460f      	mov	r7, r1
 8012d3a:	2101      	movs	r1, #1
 8012d3c:	ec59 8b10 	vmov	r8, r9, d0
 8012d40:	4616      	mov	r6, r2
 8012d42:	f7ff fcd5 	bl	80126f0 <_Balloc>
 8012d46:	4604      	mov	r4, r0
 8012d48:	b930      	cbnz	r0, 8012d58 <__d2b+0x24>
 8012d4a:	4602      	mov	r2, r0
 8012d4c:	4b23      	ldr	r3, [pc, #140]	@ (8012ddc <__d2b+0xa8>)
 8012d4e:	4824      	ldr	r0, [pc, #144]	@ (8012de0 <__d2b+0xac>)
 8012d50:	f240 310f 	movw	r1, #783	@ 0x30f
 8012d54:	f000 f902 	bl	8012f5c <__assert_func>
 8012d58:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012d5c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012d60:	b10d      	cbz	r5, 8012d66 <__d2b+0x32>
 8012d62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8012d66:	9301      	str	r3, [sp, #4]
 8012d68:	f1b8 0300 	subs.w	r3, r8, #0
 8012d6c:	d023      	beq.n	8012db6 <__d2b+0x82>
 8012d6e:	4668      	mov	r0, sp
 8012d70:	9300      	str	r3, [sp, #0]
 8012d72:	f7ff fd84 	bl	801287e <__lo0bits>
 8012d76:	e9dd 1200 	ldrd	r1, r2, [sp]
 8012d7a:	b1d0      	cbz	r0, 8012db2 <__d2b+0x7e>
 8012d7c:	f1c0 0320 	rsb	r3, r0, #32
 8012d80:	fa02 f303 	lsl.w	r3, r2, r3
 8012d84:	430b      	orrs	r3, r1
 8012d86:	40c2      	lsrs	r2, r0
 8012d88:	6163      	str	r3, [r4, #20]
 8012d8a:	9201      	str	r2, [sp, #4]
 8012d8c:	9b01      	ldr	r3, [sp, #4]
 8012d8e:	61a3      	str	r3, [r4, #24]
 8012d90:	2b00      	cmp	r3, #0
 8012d92:	bf0c      	ite	eq
 8012d94:	2201      	moveq	r2, #1
 8012d96:	2202      	movne	r2, #2
 8012d98:	6122      	str	r2, [r4, #16]
 8012d9a:	b1a5      	cbz	r5, 8012dc6 <__d2b+0x92>
 8012d9c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8012da0:	4405      	add	r5, r0
 8012da2:	603d      	str	r5, [r7, #0]
 8012da4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8012da8:	6030      	str	r0, [r6, #0]
 8012daa:	4620      	mov	r0, r4
 8012dac:	b003      	add	sp, #12
 8012dae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012db2:	6161      	str	r1, [r4, #20]
 8012db4:	e7ea      	b.n	8012d8c <__d2b+0x58>
 8012db6:	a801      	add	r0, sp, #4
 8012db8:	f7ff fd61 	bl	801287e <__lo0bits>
 8012dbc:	9b01      	ldr	r3, [sp, #4]
 8012dbe:	6163      	str	r3, [r4, #20]
 8012dc0:	3020      	adds	r0, #32
 8012dc2:	2201      	movs	r2, #1
 8012dc4:	e7e8      	b.n	8012d98 <__d2b+0x64>
 8012dc6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012dca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8012dce:	6038      	str	r0, [r7, #0]
 8012dd0:	6918      	ldr	r0, [r3, #16]
 8012dd2:	f7ff fd35 	bl	8012840 <__hi0bits>
 8012dd6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012dda:	e7e5      	b.n	8012da8 <__d2b+0x74>
 8012ddc:	08013dd0 	.word	0x08013dd0
 8012de0:	08013de1 	.word	0x08013de1

08012de4 <__sflush_r>:
 8012de4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012de8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012dec:	0716      	lsls	r6, r2, #28
 8012dee:	4605      	mov	r5, r0
 8012df0:	460c      	mov	r4, r1
 8012df2:	d454      	bmi.n	8012e9e <__sflush_r+0xba>
 8012df4:	684b      	ldr	r3, [r1, #4]
 8012df6:	2b00      	cmp	r3, #0
 8012df8:	dc02      	bgt.n	8012e00 <__sflush_r+0x1c>
 8012dfa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012dfc:	2b00      	cmp	r3, #0
 8012dfe:	dd48      	ble.n	8012e92 <__sflush_r+0xae>
 8012e00:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012e02:	2e00      	cmp	r6, #0
 8012e04:	d045      	beq.n	8012e92 <__sflush_r+0xae>
 8012e06:	2300      	movs	r3, #0
 8012e08:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012e0c:	682f      	ldr	r7, [r5, #0]
 8012e0e:	6a21      	ldr	r1, [r4, #32]
 8012e10:	602b      	str	r3, [r5, #0]
 8012e12:	d030      	beq.n	8012e76 <__sflush_r+0x92>
 8012e14:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012e16:	89a3      	ldrh	r3, [r4, #12]
 8012e18:	0759      	lsls	r1, r3, #29
 8012e1a:	d505      	bpl.n	8012e28 <__sflush_r+0x44>
 8012e1c:	6863      	ldr	r3, [r4, #4]
 8012e1e:	1ad2      	subs	r2, r2, r3
 8012e20:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012e22:	b10b      	cbz	r3, 8012e28 <__sflush_r+0x44>
 8012e24:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012e26:	1ad2      	subs	r2, r2, r3
 8012e28:	2300      	movs	r3, #0
 8012e2a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012e2c:	6a21      	ldr	r1, [r4, #32]
 8012e2e:	4628      	mov	r0, r5
 8012e30:	47b0      	blx	r6
 8012e32:	1c43      	adds	r3, r0, #1
 8012e34:	89a3      	ldrh	r3, [r4, #12]
 8012e36:	d106      	bne.n	8012e46 <__sflush_r+0x62>
 8012e38:	6829      	ldr	r1, [r5, #0]
 8012e3a:	291d      	cmp	r1, #29
 8012e3c:	d82b      	bhi.n	8012e96 <__sflush_r+0xb2>
 8012e3e:	4a2a      	ldr	r2, [pc, #168]	@ (8012ee8 <__sflush_r+0x104>)
 8012e40:	40ca      	lsrs	r2, r1
 8012e42:	07d6      	lsls	r6, r2, #31
 8012e44:	d527      	bpl.n	8012e96 <__sflush_r+0xb2>
 8012e46:	2200      	movs	r2, #0
 8012e48:	6062      	str	r2, [r4, #4]
 8012e4a:	04d9      	lsls	r1, r3, #19
 8012e4c:	6922      	ldr	r2, [r4, #16]
 8012e4e:	6022      	str	r2, [r4, #0]
 8012e50:	d504      	bpl.n	8012e5c <__sflush_r+0x78>
 8012e52:	1c42      	adds	r2, r0, #1
 8012e54:	d101      	bne.n	8012e5a <__sflush_r+0x76>
 8012e56:	682b      	ldr	r3, [r5, #0]
 8012e58:	b903      	cbnz	r3, 8012e5c <__sflush_r+0x78>
 8012e5a:	6560      	str	r0, [r4, #84]	@ 0x54
 8012e5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012e5e:	602f      	str	r7, [r5, #0]
 8012e60:	b1b9      	cbz	r1, 8012e92 <__sflush_r+0xae>
 8012e62:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012e66:	4299      	cmp	r1, r3
 8012e68:	d002      	beq.n	8012e70 <__sflush_r+0x8c>
 8012e6a:	4628      	mov	r0, r5
 8012e6c:	f7ff fb40 	bl	80124f0 <_free_r>
 8012e70:	2300      	movs	r3, #0
 8012e72:	6363      	str	r3, [r4, #52]	@ 0x34
 8012e74:	e00d      	b.n	8012e92 <__sflush_r+0xae>
 8012e76:	2301      	movs	r3, #1
 8012e78:	4628      	mov	r0, r5
 8012e7a:	47b0      	blx	r6
 8012e7c:	4602      	mov	r2, r0
 8012e7e:	1c50      	adds	r0, r2, #1
 8012e80:	d1c9      	bne.n	8012e16 <__sflush_r+0x32>
 8012e82:	682b      	ldr	r3, [r5, #0]
 8012e84:	2b00      	cmp	r3, #0
 8012e86:	d0c6      	beq.n	8012e16 <__sflush_r+0x32>
 8012e88:	2b1d      	cmp	r3, #29
 8012e8a:	d001      	beq.n	8012e90 <__sflush_r+0xac>
 8012e8c:	2b16      	cmp	r3, #22
 8012e8e:	d11e      	bne.n	8012ece <__sflush_r+0xea>
 8012e90:	602f      	str	r7, [r5, #0]
 8012e92:	2000      	movs	r0, #0
 8012e94:	e022      	b.n	8012edc <__sflush_r+0xf8>
 8012e96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012e9a:	b21b      	sxth	r3, r3
 8012e9c:	e01b      	b.n	8012ed6 <__sflush_r+0xf2>
 8012e9e:	690f      	ldr	r7, [r1, #16]
 8012ea0:	2f00      	cmp	r7, #0
 8012ea2:	d0f6      	beq.n	8012e92 <__sflush_r+0xae>
 8012ea4:	0793      	lsls	r3, r2, #30
 8012ea6:	680e      	ldr	r6, [r1, #0]
 8012ea8:	bf08      	it	eq
 8012eaa:	694b      	ldreq	r3, [r1, #20]
 8012eac:	600f      	str	r7, [r1, #0]
 8012eae:	bf18      	it	ne
 8012eb0:	2300      	movne	r3, #0
 8012eb2:	eba6 0807 	sub.w	r8, r6, r7
 8012eb6:	608b      	str	r3, [r1, #8]
 8012eb8:	f1b8 0f00 	cmp.w	r8, #0
 8012ebc:	dde9      	ble.n	8012e92 <__sflush_r+0xae>
 8012ebe:	6a21      	ldr	r1, [r4, #32]
 8012ec0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012ec2:	4643      	mov	r3, r8
 8012ec4:	463a      	mov	r2, r7
 8012ec6:	4628      	mov	r0, r5
 8012ec8:	47b0      	blx	r6
 8012eca:	2800      	cmp	r0, #0
 8012ecc:	dc08      	bgt.n	8012ee0 <__sflush_r+0xfc>
 8012ece:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012ed2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012ed6:	81a3      	strh	r3, [r4, #12]
 8012ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8012edc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012ee0:	4407      	add	r7, r0
 8012ee2:	eba8 0800 	sub.w	r8, r8, r0
 8012ee6:	e7e7      	b.n	8012eb8 <__sflush_r+0xd4>
 8012ee8:	20400001 	.word	0x20400001

08012eec <_fflush_r>:
 8012eec:	b538      	push	{r3, r4, r5, lr}
 8012eee:	690b      	ldr	r3, [r1, #16]
 8012ef0:	4605      	mov	r5, r0
 8012ef2:	460c      	mov	r4, r1
 8012ef4:	b913      	cbnz	r3, 8012efc <_fflush_r+0x10>
 8012ef6:	2500      	movs	r5, #0
 8012ef8:	4628      	mov	r0, r5
 8012efa:	bd38      	pop	{r3, r4, r5, pc}
 8012efc:	b118      	cbz	r0, 8012f06 <_fflush_r+0x1a>
 8012efe:	6a03      	ldr	r3, [r0, #32]
 8012f00:	b90b      	cbnz	r3, 8012f06 <_fflush_r+0x1a>
 8012f02:	f7fe fb93 	bl	801162c <__sinit>
 8012f06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012f0a:	2b00      	cmp	r3, #0
 8012f0c:	d0f3      	beq.n	8012ef6 <_fflush_r+0xa>
 8012f0e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012f10:	07d0      	lsls	r0, r2, #31
 8012f12:	d404      	bmi.n	8012f1e <_fflush_r+0x32>
 8012f14:	0599      	lsls	r1, r3, #22
 8012f16:	d402      	bmi.n	8012f1e <_fflush_r+0x32>
 8012f18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012f1a:	f7fe fc7e 	bl	801181a <__retarget_lock_acquire_recursive>
 8012f1e:	4628      	mov	r0, r5
 8012f20:	4621      	mov	r1, r4
 8012f22:	f7ff ff5f 	bl	8012de4 <__sflush_r>
 8012f26:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012f28:	07da      	lsls	r2, r3, #31
 8012f2a:	4605      	mov	r5, r0
 8012f2c:	d4e4      	bmi.n	8012ef8 <_fflush_r+0xc>
 8012f2e:	89a3      	ldrh	r3, [r4, #12]
 8012f30:	059b      	lsls	r3, r3, #22
 8012f32:	d4e1      	bmi.n	8012ef8 <_fflush_r+0xc>
 8012f34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012f36:	f7fe fc71 	bl	801181c <__retarget_lock_release_recursive>
 8012f3a:	e7dd      	b.n	8012ef8 <_fflush_r+0xc>

08012f3c <_sbrk_r>:
 8012f3c:	b538      	push	{r3, r4, r5, lr}
 8012f3e:	4d06      	ldr	r5, [pc, #24]	@ (8012f58 <_sbrk_r+0x1c>)
 8012f40:	2300      	movs	r3, #0
 8012f42:	4604      	mov	r4, r0
 8012f44:	4608      	mov	r0, r1
 8012f46:	602b      	str	r3, [r5, #0]
 8012f48:	f7f1 fbd8 	bl	80046fc <_sbrk>
 8012f4c:	1c43      	adds	r3, r0, #1
 8012f4e:	d102      	bne.n	8012f56 <_sbrk_r+0x1a>
 8012f50:	682b      	ldr	r3, [r5, #0]
 8012f52:	b103      	cbz	r3, 8012f56 <_sbrk_r+0x1a>
 8012f54:	6023      	str	r3, [r4, #0]
 8012f56:	bd38      	pop	{r3, r4, r5, pc}
 8012f58:	20005b58 	.word	0x20005b58

08012f5c <__assert_func>:
 8012f5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012f5e:	4614      	mov	r4, r2
 8012f60:	461a      	mov	r2, r3
 8012f62:	4b09      	ldr	r3, [pc, #36]	@ (8012f88 <__assert_func+0x2c>)
 8012f64:	681b      	ldr	r3, [r3, #0]
 8012f66:	4605      	mov	r5, r0
 8012f68:	68d8      	ldr	r0, [r3, #12]
 8012f6a:	b14c      	cbz	r4, 8012f80 <__assert_func+0x24>
 8012f6c:	4b07      	ldr	r3, [pc, #28]	@ (8012f8c <__assert_func+0x30>)
 8012f6e:	9100      	str	r1, [sp, #0]
 8012f70:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012f74:	4906      	ldr	r1, [pc, #24]	@ (8012f90 <__assert_func+0x34>)
 8012f76:	462b      	mov	r3, r5
 8012f78:	f000 f842 	bl	8013000 <fiprintf>
 8012f7c:	f000 f852 	bl	8013024 <abort>
 8012f80:	4b04      	ldr	r3, [pc, #16]	@ (8012f94 <__assert_func+0x38>)
 8012f82:	461c      	mov	r4, r3
 8012f84:	e7f3      	b.n	8012f6e <__assert_func+0x12>
 8012f86:	bf00      	nop
 8012f88:	20000184 	.word	0x20000184
 8012f8c:	08013e44 	.word	0x08013e44
 8012f90:	08013e51 	.word	0x08013e51
 8012f94:	08013e7f 	.word	0x08013e7f

08012f98 <_calloc_r>:
 8012f98:	b570      	push	{r4, r5, r6, lr}
 8012f9a:	fba1 5402 	umull	r5, r4, r1, r2
 8012f9e:	b934      	cbnz	r4, 8012fae <_calloc_r+0x16>
 8012fa0:	4629      	mov	r1, r5
 8012fa2:	f7ff fb19 	bl	80125d8 <_malloc_r>
 8012fa6:	4606      	mov	r6, r0
 8012fa8:	b928      	cbnz	r0, 8012fb6 <_calloc_r+0x1e>
 8012faa:	4630      	mov	r0, r6
 8012fac:	bd70      	pop	{r4, r5, r6, pc}
 8012fae:	220c      	movs	r2, #12
 8012fb0:	6002      	str	r2, [r0, #0]
 8012fb2:	2600      	movs	r6, #0
 8012fb4:	e7f9      	b.n	8012faa <_calloc_r+0x12>
 8012fb6:	462a      	mov	r2, r5
 8012fb8:	4621      	mov	r1, r4
 8012fba:	f7fe fbb0 	bl	801171e <memset>
 8012fbe:	e7f4      	b.n	8012faa <_calloc_r+0x12>

08012fc0 <__ascii_mbtowc>:
 8012fc0:	b082      	sub	sp, #8
 8012fc2:	b901      	cbnz	r1, 8012fc6 <__ascii_mbtowc+0x6>
 8012fc4:	a901      	add	r1, sp, #4
 8012fc6:	b142      	cbz	r2, 8012fda <__ascii_mbtowc+0x1a>
 8012fc8:	b14b      	cbz	r3, 8012fde <__ascii_mbtowc+0x1e>
 8012fca:	7813      	ldrb	r3, [r2, #0]
 8012fcc:	600b      	str	r3, [r1, #0]
 8012fce:	7812      	ldrb	r2, [r2, #0]
 8012fd0:	1e10      	subs	r0, r2, #0
 8012fd2:	bf18      	it	ne
 8012fd4:	2001      	movne	r0, #1
 8012fd6:	b002      	add	sp, #8
 8012fd8:	4770      	bx	lr
 8012fda:	4610      	mov	r0, r2
 8012fdc:	e7fb      	b.n	8012fd6 <__ascii_mbtowc+0x16>
 8012fde:	f06f 0001 	mvn.w	r0, #1
 8012fe2:	e7f8      	b.n	8012fd6 <__ascii_mbtowc+0x16>

08012fe4 <__ascii_wctomb>:
 8012fe4:	4603      	mov	r3, r0
 8012fe6:	4608      	mov	r0, r1
 8012fe8:	b141      	cbz	r1, 8012ffc <__ascii_wctomb+0x18>
 8012fea:	2aff      	cmp	r2, #255	@ 0xff
 8012fec:	d904      	bls.n	8012ff8 <__ascii_wctomb+0x14>
 8012fee:	228a      	movs	r2, #138	@ 0x8a
 8012ff0:	601a      	str	r2, [r3, #0]
 8012ff2:	f04f 30ff 	mov.w	r0, #4294967295
 8012ff6:	4770      	bx	lr
 8012ff8:	700a      	strb	r2, [r1, #0]
 8012ffa:	2001      	movs	r0, #1
 8012ffc:	4770      	bx	lr
	...

08013000 <fiprintf>:
 8013000:	b40e      	push	{r1, r2, r3}
 8013002:	b503      	push	{r0, r1, lr}
 8013004:	4601      	mov	r1, r0
 8013006:	ab03      	add	r3, sp, #12
 8013008:	4805      	ldr	r0, [pc, #20]	@ (8013020 <fiprintf+0x20>)
 801300a:	f853 2b04 	ldr.w	r2, [r3], #4
 801300e:	6800      	ldr	r0, [r0, #0]
 8013010:	9301      	str	r3, [sp, #4]
 8013012:	f000 f837 	bl	8013084 <_vfiprintf_r>
 8013016:	b002      	add	sp, #8
 8013018:	f85d eb04 	ldr.w	lr, [sp], #4
 801301c:	b003      	add	sp, #12
 801301e:	4770      	bx	lr
 8013020:	20000184 	.word	0x20000184

08013024 <abort>:
 8013024:	b508      	push	{r3, lr}
 8013026:	2006      	movs	r0, #6
 8013028:	f000 fa00 	bl	801342c <raise>
 801302c:	2001      	movs	r0, #1
 801302e:	f7f1 faed 	bl	800460c <_exit>

08013032 <__sfputc_r>:
 8013032:	6893      	ldr	r3, [r2, #8]
 8013034:	3b01      	subs	r3, #1
 8013036:	2b00      	cmp	r3, #0
 8013038:	b410      	push	{r4}
 801303a:	6093      	str	r3, [r2, #8]
 801303c:	da08      	bge.n	8013050 <__sfputc_r+0x1e>
 801303e:	6994      	ldr	r4, [r2, #24]
 8013040:	42a3      	cmp	r3, r4
 8013042:	db01      	blt.n	8013048 <__sfputc_r+0x16>
 8013044:	290a      	cmp	r1, #10
 8013046:	d103      	bne.n	8013050 <__sfputc_r+0x1e>
 8013048:	f85d 4b04 	ldr.w	r4, [sp], #4
 801304c:	f000 b932 	b.w	80132b4 <__swbuf_r>
 8013050:	6813      	ldr	r3, [r2, #0]
 8013052:	1c58      	adds	r0, r3, #1
 8013054:	6010      	str	r0, [r2, #0]
 8013056:	7019      	strb	r1, [r3, #0]
 8013058:	4608      	mov	r0, r1
 801305a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801305e:	4770      	bx	lr

08013060 <__sfputs_r>:
 8013060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013062:	4606      	mov	r6, r0
 8013064:	460f      	mov	r7, r1
 8013066:	4614      	mov	r4, r2
 8013068:	18d5      	adds	r5, r2, r3
 801306a:	42ac      	cmp	r4, r5
 801306c:	d101      	bne.n	8013072 <__sfputs_r+0x12>
 801306e:	2000      	movs	r0, #0
 8013070:	e007      	b.n	8013082 <__sfputs_r+0x22>
 8013072:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013076:	463a      	mov	r2, r7
 8013078:	4630      	mov	r0, r6
 801307a:	f7ff ffda 	bl	8013032 <__sfputc_r>
 801307e:	1c43      	adds	r3, r0, #1
 8013080:	d1f3      	bne.n	801306a <__sfputs_r+0xa>
 8013082:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08013084 <_vfiprintf_r>:
 8013084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013088:	460d      	mov	r5, r1
 801308a:	b09d      	sub	sp, #116	@ 0x74
 801308c:	4614      	mov	r4, r2
 801308e:	4698      	mov	r8, r3
 8013090:	4606      	mov	r6, r0
 8013092:	b118      	cbz	r0, 801309c <_vfiprintf_r+0x18>
 8013094:	6a03      	ldr	r3, [r0, #32]
 8013096:	b90b      	cbnz	r3, 801309c <_vfiprintf_r+0x18>
 8013098:	f7fe fac8 	bl	801162c <__sinit>
 801309c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801309e:	07d9      	lsls	r1, r3, #31
 80130a0:	d405      	bmi.n	80130ae <_vfiprintf_r+0x2a>
 80130a2:	89ab      	ldrh	r3, [r5, #12]
 80130a4:	059a      	lsls	r2, r3, #22
 80130a6:	d402      	bmi.n	80130ae <_vfiprintf_r+0x2a>
 80130a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80130aa:	f7fe fbb6 	bl	801181a <__retarget_lock_acquire_recursive>
 80130ae:	89ab      	ldrh	r3, [r5, #12]
 80130b0:	071b      	lsls	r3, r3, #28
 80130b2:	d501      	bpl.n	80130b8 <_vfiprintf_r+0x34>
 80130b4:	692b      	ldr	r3, [r5, #16]
 80130b6:	b99b      	cbnz	r3, 80130e0 <_vfiprintf_r+0x5c>
 80130b8:	4629      	mov	r1, r5
 80130ba:	4630      	mov	r0, r6
 80130bc:	f000 f938 	bl	8013330 <__swsetup_r>
 80130c0:	b170      	cbz	r0, 80130e0 <_vfiprintf_r+0x5c>
 80130c2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80130c4:	07dc      	lsls	r4, r3, #31
 80130c6:	d504      	bpl.n	80130d2 <_vfiprintf_r+0x4e>
 80130c8:	f04f 30ff 	mov.w	r0, #4294967295
 80130cc:	b01d      	add	sp, #116	@ 0x74
 80130ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80130d2:	89ab      	ldrh	r3, [r5, #12]
 80130d4:	0598      	lsls	r0, r3, #22
 80130d6:	d4f7      	bmi.n	80130c8 <_vfiprintf_r+0x44>
 80130d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80130da:	f7fe fb9f 	bl	801181c <__retarget_lock_release_recursive>
 80130de:	e7f3      	b.n	80130c8 <_vfiprintf_r+0x44>
 80130e0:	2300      	movs	r3, #0
 80130e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80130e4:	2320      	movs	r3, #32
 80130e6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80130ea:	f8cd 800c 	str.w	r8, [sp, #12]
 80130ee:	2330      	movs	r3, #48	@ 0x30
 80130f0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80132a0 <_vfiprintf_r+0x21c>
 80130f4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80130f8:	f04f 0901 	mov.w	r9, #1
 80130fc:	4623      	mov	r3, r4
 80130fe:	469a      	mov	sl, r3
 8013100:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013104:	b10a      	cbz	r2, 801310a <_vfiprintf_r+0x86>
 8013106:	2a25      	cmp	r2, #37	@ 0x25
 8013108:	d1f9      	bne.n	80130fe <_vfiprintf_r+0x7a>
 801310a:	ebba 0b04 	subs.w	fp, sl, r4
 801310e:	d00b      	beq.n	8013128 <_vfiprintf_r+0xa4>
 8013110:	465b      	mov	r3, fp
 8013112:	4622      	mov	r2, r4
 8013114:	4629      	mov	r1, r5
 8013116:	4630      	mov	r0, r6
 8013118:	f7ff ffa2 	bl	8013060 <__sfputs_r>
 801311c:	3001      	adds	r0, #1
 801311e:	f000 80a7 	beq.w	8013270 <_vfiprintf_r+0x1ec>
 8013122:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013124:	445a      	add	r2, fp
 8013126:	9209      	str	r2, [sp, #36]	@ 0x24
 8013128:	f89a 3000 	ldrb.w	r3, [sl]
 801312c:	2b00      	cmp	r3, #0
 801312e:	f000 809f 	beq.w	8013270 <_vfiprintf_r+0x1ec>
 8013132:	2300      	movs	r3, #0
 8013134:	f04f 32ff 	mov.w	r2, #4294967295
 8013138:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801313c:	f10a 0a01 	add.w	sl, sl, #1
 8013140:	9304      	str	r3, [sp, #16]
 8013142:	9307      	str	r3, [sp, #28]
 8013144:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013148:	931a      	str	r3, [sp, #104]	@ 0x68
 801314a:	4654      	mov	r4, sl
 801314c:	2205      	movs	r2, #5
 801314e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013152:	4853      	ldr	r0, [pc, #332]	@ (80132a0 <_vfiprintf_r+0x21c>)
 8013154:	f7ed f83c 	bl	80001d0 <memchr>
 8013158:	9a04      	ldr	r2, [sp, #16]
 801315a:	b9d8      	cbnz	r0, 8013194 <_vfiprintf_r+0x110>
 801315c:	06d1      	lsls	r1, r2, #27
 801315e:	bf44      	itt	mi
 8013160:	2320      	movmi	r3, #32
 8013162:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013166:	0713      	lsls	r3, r2, #28
 8013168:	bf44      	itt	mi
 801316a:	232b      	movmi	r3, #43	@ 0x2b
 801316c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013170:	f89a 3000 	ldrb.w	r3, [sl]
 8013174:	2b2a      	cmp	r3, #42	@ 0x2a
 8013176:	d015      	beq.n	80131a4 <_vfiprintf_r+0x120>
 8013178:	9a07      	ldr	r2, [sp, #28]
 801317a:	4654      	mov	r4, sl
 801317c:	2000      	movs	r0, #0
 801317e:	f04f 0c0a 	mov.w	ip, #10
 8013182:	4621      	mov	r1, r4
 8013184:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013188:	3b30      	subs	r3, #48	@ 0x30
 801318a:	2b09      	cmp	r3, #9
 801318c:	d94b      	bls.n	8013226 <_vfiprintf_r+0x1a2>
 801318e:	b1b0      	cbz	r0, 80131be <_vfiprintf_r+0x13a>
 8013190:	9207      	str	r2, [sp, #28]
 8013192:	e014      	b.n	80131be <_vfiprintf_r+0x13a>
 8013194:	eba0 0308 	sub.w	r3, r0, r8
 8013198:	fa09 f303 	lsl.w	r3, r9, r3
 801319c:	4313      	orrs	r3, r2
 801319e:	9304      	str	r3, [sp, #16]
 80131a0:	46a2      	mov	sl, r4
 80131a2:	e7d2      	b.n	801314a <_vfiprintf_r+0xc6>
 80131a4:	9b03      	ldr	r3, [sp, #12]
 80131a6:	1d19      	adds	r1, r3, #4
 80131a8:	681b      	ldr	r3, [r3, #0]
 80131aa:	9103      	str	r1, [sp, #12]
 80131ac:	2b00      	cmp	r3, #0
 80131ae:	bfbb      	ittet	lt
 80131b0:	425b      	neglt	r3, r3
 80131b2:	f042 0202 	orrlt.w	r2, r2, #2
 80131b6:	9307      	strge	r3, [sp, #28]
 80131b8:	9307      	strlt	r3, [sp, #28]
 80131ba:	bfb8      	it	lt
 80131bc:	9204      	strlt	r2, [sp, #16]
 80131be:	7823      	ldrb	r3, [r4, #0]
 80131c0:	2b2e      	cmp	r3, #46	@ 0x2e
 80131c2:	d10a      	bne.n	80131da <_vfiprintf_r+0x156>
 80131c4:	7863      	ldrb	r3, [r4, #1]
 80131c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80131c8:	d132      	bne.n	8013230 <_vfiprintf_r+0x1ac>
 80131ca:	9b03      	ldr	r3, [sp, #12]
 80131cc:	1d1a      	adds	r2, r3, #4
 80131ce:	681b      	ldr	r3, [r3, #0]
 80131d0:	9203      	str	r2, [sp, #12]
 80131d2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80131d6:	3402      	adds	r4, #2
 80131d8:	9305      	str	r3, [sp, #20]
 80131da:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80132b0 <_vfiprintf_r+0x22c>
 80131de:	7821      	ldrb	r1, [r4, #0]
 80131e0:	2203      	movs	r2, #3
 80131e2:	4650      	mov	r0, sl
 80131e4:	f7ec fff4 	bl	80001d0 <memchr>
 80131e8:	b138      	cbz	r0, 80131fa <_vfiprintf_r+0x176>
 80131ea:	9b04      	ldr	r3, [sp, #16]
 80131ec:	eba0 000a 	sub.w	r0, r0, sl
 80131f0:	2240      	movs	r2, #64	@ 0x40
 80131f2:	4082      	lsls	r2, r0
 80131f4:	4313      	orrs	r3, r2
 80131f6:	3401      	adds	r4, #1
 80131f8:	9304      	str	r3, [sp, #16]
 80131fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80131fe:	4829      	ldr	r0, [pc, #164]	@ (80132a4 <_vfiprintf_r+0x220>)
 8013200:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013204:	2206      	movs	r2, #6
 8013206:	f7ec ffe3 	bl	80001d0 <memchr>
 801320a:	2800      	cmp	r0, #0
 801320c:	d03f      	beq.n	801328e <_vfiprintf_r+0x20a>
 801320e:	4b26      	ldr	r3, [pc, #152]	@ (80132a8 <_vfiprintf_r+0x224>)
 8013210:	bb1b      	cbnz	r3, 801325a <_vfiprintf_r+0x1d6>
 8013212:	9b03      	ldr	r3, [sp, #12]
 8013214:	3307      	adds	r3, #7
 8013216:	f023 0307 	bic.w	r3, r3, #7
 801321a:	3308      	adds	r3, #8
 801321c:	9303      	str	r3, [sp, #12]
 801321e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013220:	443b      	add	r3, r7
 8013222:	9309      	str	r3, [sp, #36]	@ 0x24
 8013224:	e76a      	b.n	80130fc <_vfiprintf_r+0x78>
 8013226:	fb0c 3202 	mla	r2, ip, r2, r3
 801322a:	460c      	mov	r4, r1
 801322c:	2001      	movs	r0, #1
 801322e:	e7a8      	b.n	8013182 <_vfiprintf_r+0xfe>
 8013230:	2300      	movs	r3, #0
 8013232:	3401      	adds	r4, #1
 8013234:	9305      	str	r3, [sp, #20]
 8013236:	4619      	mov	r1, r3
 8013238:	f04f 0c0a 	mov.w	ip, #10
 801323c:	4620      	mov	r0, r4
 801323e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013242:	3a30      	subs	r2, #48	@ 0x30
 8013244:	2a09      	cmp	r2, #9
 8013246:	d903      	bls.n	8013250 <_vfiprintf_r+0x1cc>
 8013248:	2b00      	cmp	r3, #0
 801324a:	d0c6      	beq.n	80131da <_vfiprintf_r+0x156>
 801324c:	9105      	str	r1, [sp, #20]
 801324e:	e7c4      	b.n	80131da <_vfiprintf_r+0x156>
 8013250:	fb0c 2101 	mla	r1, ip, r1, r2
 8013254:	4604      	mov	r4, r0
 8013256:	2301      	movs	r3, #1
 8013258:	e7f0      	b.n	801323c <_vfiprintf_r+0x1b8>
 801325a:	ab03      	add	r3, sp, #12
 801325c:	9300      	str	r3, [sp, #0]
 801325e:	462a      	mov	r2, r5
 8013260:	4b12      	ldr	r3, [pc, #72]	@ (80132ac <_vfiprintf_r+0x228>)
 8013262:	a904      	add	r1, sp, #16
 8013264:	4630      	mov	r0, r6
 8013266:	f7fd fd9f 	bl	8010da8 <_printf_float>
 801326a:	4607      	mov	r7, r0
 801326c:	1c78      	adds	r0, r7, #1
 801326e:	d1d6      	bne.n	801321e <_vfiprintf_r+0x19a>
 8013270:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013272:	07d9      	lsls	r1, r3, #31
 8013274:	d405      	bmi.n	8013282 <_vfiprintf_r+0x1fe>
 8013276:	89ab      	ldrh	r3, [r5, #12]
 8013278:	059a      	lsls	r2, r3, #22
 801327a:	d402      	bmi.n	8013282 <_vfiprintf_r+0x1fe>
 801327c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801327e:	f7fe facd 	bl	801181c <__retarget_lock_release_recursive>
 8013282:	89ab      	ldrh	r3, [r5, #12]
 8013284:	065b      	lsls	r3, r3, #25
 8013286:	f53f af1f 	bmi.w	80130c8 <_vfiprintf_r+0x44>
 801328a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801328c:	e71e      	b.n	80130cc <_vfiprintf_r+0x48>
 801328e:	ab03      	add	r3, sp, #12
 8013290:	9300      	str	r3, [sp, #0]
 8013292:	462a      	mov	r2, r5
 8013294:	4b05      	ldr	r3, [pc, #20]	@ (80132ac <_vfiprintf_r+0x228>)
 8013296:	a904      	add	r1, sp, #16
 8013298:	4630      	mov	r0, r6
 801329a:	f7fe f81d 	bl	80112d8 <_printf_i>
 801329e:	e7e4      	b.n	801326a <_vfiprintf_r+0x1e6>
 80132a0:	08013e80 	.word	0x08013e80
 80132a4:	08013e8a 	.word	0x08013e8a
 80132a8:	08010da9 	.word	0x08010da9
 80132ac:	08013061 	.word	0x08013061
 80132b0:	08013e86 	.word	0x08013e86

080132b4 <__swbuf_r>:
 80132b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80132b6:	460e      	mov	r6, r1
 80132b8:	4614      	mov	r4, r2
 80132ba:	4605      	mov	r5, r0
 80132bc:	b118      	cbz	r0, 80132c6 <__swbuf_r+0x12>
 80132be:	6a03      	ldr	r3, [r0, #32]
 80132c0:	b90b      	cbnz	r3, 80132c6 <__swbuf_r+0x12>
 80132c2:	f7fe f9b3 	bl	801162c <__sinit>
 80132c6:	69a3      	ldr	r3, [r4, #24]
 80132c8:	60a3      	str	r3, [r4, #8]
 80132ca:	89a3      	ldrh	r3, [r4, #12]
 80132cc:	071a      	lsls	r2, r3, #28
 80132ce:	d501      	bpl.n	80132d4 <__swbuf_r+0x20>
 80132d0:	6923      	ldr	r3, [r4, #16]
 80132d2:	b943      	cbnz	r3, 80132e6 <__swbuf_r+0x32>
 80132d4:	4621      	mov	r1, r4
 80132d6:	4628      	mov	r0, r5
 80132d8:	f000 f82a 	bl	8013330 <__swsetup_r>
 80132dc:	b118      	cbz	r0, 80132e6 <__swbuf_r+0x32>
 80132de:	f04f 37ff 	mov.w	r7, #4294967295
 80132e2:	4638      	mov	r0, r7
 80132e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80132e6:	6823      	ldr	r3, [r4, #0]
 80132e8:	6922      	ldr	r2, [r4, #16]
 80132ea:	1a98      	subs	r0, r3, r2
 80132ec:	6963      	ldr	r3, [r4, #20]
 80132ee:	b2f6      	uxtb	r6, r6
 80132f0:	4283      	cmp	r3, r0
 80132f2:	4637      	mov	r7, r6
 80132f4:	dc05      	bgt.n	8013302 <__swbuf_r+0x4e>
 80132f6:	4621      	mov	r1, r4
 80132f8:	4628      	mov	r0, r5
 80132fa:	f7ff fdf7 	bl	8012eec <_fflush_r>
 80132fe:	2800      	cmp	r0, #0
 8013300:	d1ed      	bne.n	80132de <__swbuf_r+0x2a>
 8013302:	68a3      	ldr	r3, [r4, #8]
 8013304:	3b01      	subs	r3, #1
 8013306:	60a3      	str	r3, [r4, #8]
 8013308:	6823      	ldr	r3, [r4, #0]
 801330a:	1c5a      	adds	r2, r3, #1
 801330c:	6022      	str	r2, [r4, #0]
 801330e:	701e      	strb	r6, [r3, #0]
 8013310:	6962      	ldr	r2, [r4, #20]
 8013312:	1c43      	adds	r3, r0, #1
 8013314:	429a      	cmp	r2, r3
 8013316:	d004      	beq.n	8013322 <__swbuf_r+0x6e>
 8013318:	89a3      	ldrh	r3, [r4, #12]
 801331a:	07db      	lsls	r3, r3, #31
 801331c:	d5e1      	bpl.n	80132e2 <__swbuf_r+0x2e>
 801331e:	2e0a      	cmp	r6, #10
 8013320:	d1df      	bne.n	80132e2 <__swbuf_r+0x2e>
 8013322:	4621      	mov	r1, r4
 8013324:	4628      	mov	r0, r5
 8013326:	f7ff fde1 	bl	8012eec <_fflush_r>
 801332a:	2800      	cmp	r0, #0
 801332c:	d0d9      	beq.n	80132e2 <__swbuf_r+0x2e>
 801332e:	e7d6      	b.n	80132de <__swbuf_r+0x2a>

08013330 <__swsetup_r>:
 8013330:	b538      	push	{r3, r4, r5, lr}
 8013332:	4b29      	ldr	r3, [pc, #164]	@ (80133d8 <__swsetup_r+0xa8>)
 8013334:	4605      	mov	r5, r0
 8013336:	6818      	ldr	r0, [r3, #0]
 8013338:	460c      	mov	r4, r1
 801333a:	b118      	cbz	r0, 8013344 <__swsetup_r+0x14>
 801333c:	6a03      	ldr	r3, [r0, #32]
 801333e:	b90b      	cbnz	r3, 8013344 <__swsetup_r+0x14>
 8013340:	f7fe f974 	bl	801162c <__sinit>
 8013344:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013348:	0719      	lsls	r1, r3, #28
 801334a:	d422      	bmi.n	8013392 <__swsetup_r+0x62>
 801334c:	06da      	lsls	r2, r3, #27
 801334e:	d407      	bmi.n	8013360 <__swsetup_r+0x30>
 8013350:	2209      	movs	r2, #9
 8013352:	602a      	str	r2, [r5, #0]
 8013354:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013358:	81a3      	strh	r3, [r4, #12]
 801335a:	f04f 30ff 	mov.w	r0, #4294967295
 801335e:	e033      	b.n	80133c8 <__swsetup_r+0x98>
 8013360:	0758      	lsls	r0, r3, #29
 8013362:	d512      	bpl.n	801338a <__swsetup_r+0x5a>
 8013364:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013366:	b141      	cbz	r1, 801337a <__swsetup_r+0x4a>
 8013368:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801336c:	4299      	cmp	r1, r3
 801336e:	d002      	beq.n	8013376 <__swsetup_r+0x46>
 8013370:	4628      	mov	r0, r5
 8013372:	f7ff f8bd 	bl	80124f0 <_free_r>
 8013376:	2300      	movs	r3, #0
 8013378:	6363      	str	r3, [r4, #52]	@ 0x34
 801337a:	89a3      	ldrh	r3, [r4, #12]
 801337c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8013380:	81a3      	strh	r3, [r4, #12]
 8013382:	2300      	movs	r3, #0
 8013384:	6063      	str	r3, [r4, #4]
 8013386:	6923      	ldr	r3, [r4, #16]
 8013388:	6023      	str	r3, [r4, #0]
 801338a:	89a3      	ldrh	r3, [r4, #12]
 801338c:	f043 0308 	orr.w	r3, r3, #8
 8013390:	81a3      	strh	r3, [r4, #12]
 8013392:	6923      	ldr	r3, [r4, #16]
 8013394:	b94b      	cbnz	r3, 80133aa <__swsetup_r+0x7a>
 8013396:	89a3      	ldrh	r3, [r4, #12]
 8013398:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801339c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80133a0:	d003      	beq.n	80133aa <__swsetup_r+0x7a>
 80133a2:	4621      	mov	r1, r4
 80133a4:	4628      	mov	r0, r5
 80133a6:	f000 f883 	bl	80134b0 <__smakebuf_r>
 80133aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80133ae:	f013 0201 	ands.w	r2, r3, #1
 80133b2:	d00a      	beq.n	80133ca <__swsetup_r+0x9a>
 80133b4:	2200      	movs	r2, #0
 80133b6:	60a2      	str	r2, [r4, #8]
 80133b8:	6962      	ldr	r2, [r4, #20]
 80133ba:	4252      	negs	r2, r2
 80133bc:	61a2      	str	r2, [r4, #24]
 80133be:	6922      	ldr	r2, [r4, #16]
 80133c0:	b942      	cbnz	r2, 80133d4 <__swsetup_r+0xa4>
 80133c2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80133c6:	d1c5      	bne.n	8013354 <__swsetup_r+0x24>
 80133c8:	bd38      	pop	{r3, r4, r5, pc}
 80133ca:	0799      	lsls	r1, r3, #30
 80133cc:	bf58      	it	pl
 80133ce:	6962      	ldrpl	r2, [r4, #20]
 80133d0:	60a2      	str	r2, [r4, #8]
 80133d2:	e7f4      	b.n	80133be <__swsetup_r+0x8e>
 80133d4:	2000      	movs	r0, #0
 80133d6:	e7f7      	b.n	80133c8 <__swsetup_r+0x98>
 80133d8:	20000184 	.word	0x20000184

080133dc <_raise_r>:
 80133dc:	291f      	cmp	r1, #31
 80133de:	b538      	push	{r3, r4, r5, lr}
 80133e0:	4605      	mov	r5, r0
 80133e2:	460c      	mov	r4, r1
 80133e4:	d904      	bls.n	80133f0 <_raise_r+0x14>
 80133e6:	2316      	movs	r3, #22
 80133e8:	6003      	str	r3, [r0, #0]
 80133ea:	f04f 30ff 	mov.w	r0, #4294967295
 80133ee:	bd38      	pop	{r3, r4, r5, pc}
 80133f0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80133f2:	b112      	cbz	r2, 80133fa <_raise_r+0x1e>
 80133f4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80133f8:	b94b      	cbnz	r3, 801340e <_raise_r+0x32>
 80133fa:	4628      	mov	r0, r5
 80133fc:	f000 f830 	bl	8013460 <_getpid_r>
 8013400:	4622      	mov	r2, r4
 8013402:	4601      	mov	r1, r0
 8013404:	4628      	mov	r0, r5
 8013406:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801340a:	f000 b817 	b.w	801343c <_kill_r>
 801340e:	2b01      	cmp	r3, #1
 8013410:	d00a      	beq.n	8013428 <_raise_r+0x4c>
 8013412:	1c59      	adds	r1, r3, #1
 8013414:	d103      	bne.n	801341e <_raise_r+0x42>
 8013416:	2316      	movs	r3, #22
 8013418:	6003      	str	r3, [r0, #0]
 801341a:	2001      	movs	r0, #1
 801341c:	e7e7      	b.n	80133ee <_raise_r+0x12>
 801341e:	2100      	movs	r1, #0
 8013420:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8013424:	4620      	mov	r0, r4
 8013426:	4798      	blx	r3
 8013428:	2000      	movs	r0, #0
 801342a:	e7e0      	b.n	80133ee <_raise_r+0x12>

0801342c <raise>:
 801342c:	4b02      	ldr	r3, [pc, #8]	@ (8013438 <raise+0xc>)
 801342e:	4601      	mov	r1, r0
 8013430:	6818      	ldr	r0, [r3, #0]
 8013432:	f7ff bfd3 	b.w	80133dc <_raise_r>
 8013436:	bf00      	nop
 8013438:	20000184 	.word	0x20000184

0801343c <_kill_r>:
 801343c:	b538      	push	{r3, r4, r5, lr}
 801343e:	4d07      	ldr	r5, [pc, #28]	@ (801345c <_kill_r+0x20>)
 8013440:	2300      	movs	r3, #0
 8013442:	4604      	mov	r4, r0
 8013444:	4608      	mov	r0, r1
 8013446:	4611      	mov	r1, r2
 8013448:	602b      	str	r3, [r5, #0]
 801344a:	f7f1 f8cf 	bl	80045ec <_kill>
 801344e:	1c43      	adds	r3, r0, #1
 8013450:	d102      	bne.n	8013458 <_kill_r+0x1c>
 8013452:	682b      	ldr	r3, [r5, #0]
 8013454:	b103      	cbz	r3, 8013458 <_kill_r+0x1c>
 8013456:	6023      	str	r3, [r4, #0]
 8013458:	bd38      	pop	{r3, r4, r5, pc}
 801345a:	bf00      	nop
 801345c:	20005b58 	.word	0x20005b58

08013460 <_getpid_r>:
 8013460:	f7f1 b8bc 	b.w	80045dc <_getpid>

08013464 <__swhatbuf_r>:
 8013464:	b570      	push	{r4, r5, r6, lr}
 8013466:	460c      	mov	r4, r1
 8013468:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801346c:	2900      	cmp	r1, #0
 801346e:	b096      	sub	sp, #88	@ 0x58
 8013470:	4615      	mov	r5, r2
 8013472:	461e      	mov	r6, r3
 8013474:	da0d      	bge.n	8013492 <__swhatbuf_r+0x2e>
 8013476:	89a3      	ldrh	r3, [r4, #12]
 8013478:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801347c:	f04f 0100 	mov.w	r1, #0
 8013480:	bf14      	ite	ne
 8013482:	2340      	movne	r3, #64	@ 0x40
 8013484:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013488:	2000      	movs	r0, #0
 801348a:	6031      	str	r1, [r6, #0]
 801348c:	602b      	str	r3, [r5, #0]
 801348e:	b016      	add	sp, #88	@ 0x58
 8013490:	bd70      	pop	{r4, r5, r6, pc}
 8013492:	466a      	mov	r2, sp
 8013494:	f000 f848 	bl	8013528 <_fstat_r>
 8013498:	2800      	cmp	r0, #0
 801349a:	dbec      	blt.n	8013476 <__swhatbuf_r+0x12>
 801349c:	9901      	ldr	r1, [sp, #4]
 801349e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80134a2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80134a6:	4259      	negs	r1, r3
 80134a8:	4159      	adcs	r1, r3
 80134aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80134ae:	e7eb      	b.n	8013488 <__swhatbuf_r+0x24>

080134b0 <__smakebuf_r>:
 80134b0:	898b      	ldrh	r3, [r1, #12]
 80134b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80134b4:	079d      	lsls	r5, r3, #30
 80134b6:	4606      	mov	r6, r0
 80134b8:	460c      	mov	r4, r1
 80134ba:	d507      	bpl.n	80134cc <__smakebuf_r+0x1c>
 80134bc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80134c0:	6023      	str	r3, [r4, #0]
 80134c2:	6123      	str	r3, [r4, #16]
 80134c4:	2301      	movs	r3, #1
 80134c6:	6163      	str	r3, [r4, #20]
 80134c8:	b003      	add	sp, #12
 80134ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80134cc:	ab01      	add	r3, sp, #4
 80134ce:	466a      	mov	r2, sp
 80134d0:	f7ff ffc8 	bl	8013464 <__swhatbuf_r>
 80134d4:	9f00      	ldr	r7, [sp, #0]
 80134d6:	4605      	mov	r5, r0
 80134d8:	4639      	mov	r1, r7
 80134da:	4630      	mov	r0, r6
 80134dc:	f7ff f87c 	bl	80125d8 <_malloc_r>
 80134e0:	b948      	cbnz	r0, 80134f6 <__smakebuf_r+0x46>
 80134e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80134e6:	059a      	lsls	r2, r3, #22
 80134e8:	d4ee      	bmi.n	80134c8 <__smakebuf_r+0x18>
 80134ea:	f023 0303 	bic.w	r3, r3, #3
 80134ee:	f043 0302 	orr.w	r3, r3, #2
 80134f2:	81a3      	strh	r3, [r4, #12]
 80134f4:	e7e2      	b.n	80134bc <__smakebuf_r+0xc>
 80134f6:	89a3      	ldrh	r3, [r4, #12]
 80134f8:	6020      	str	r0, [r4, #0]
 80134fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80134fe:	81a3      	strh	r3, [r4, #12]
 8013500:	9b01      	ldr	r3, [sp, #4]
 8013502:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013506:	b15b      	cbz	r3, 8013520 <__smakebuf_r+0x70>
 8013508:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801350c:	4630      	mov	r0, r6
 801350e:	f000 f81d 	bl	801354c <_isatty_r>
 8013512:	b128      	cbz	r0, 8013520 <__smakebuf_r+0x70>
 8013514:	89a3      	ldrh	r3, [r4, #12]
 8013516:	f023 0303 	bic.w	r3, r3, #3
 801351a:	f043 0301 	orr.w	r3, r3, #1
 801351e:	81a3      	strh	r3, [r4, #12]
 8013520:	89a3      	ldrh	r3, [r4, #12]
 8013522:	431d      	orrs	r5, r3
 8013524:	81a5      	strh	r5, [r4, #12]
 8013526:	e7cf      	b.n	80134c8 <__smakebuf_r+0x18>

08013528 <_fstat_r>:
 8013528:	b538      	push	{r3, r4, r5, lr}
 801352a:	4d07      	ldr	r5, [pc, #28]	@ (8013548 <_fstat_r+0x20>)
 801352c:	2300      	movs	r3, #0
 801352e:	4604      	mov	r4, r0
 8013530:	4608      	mov	r0, r1
 8013532:	4611      	mov	r1, r2
 8013534:	602b      	str	r3, [r5, #0]
 8013536:	f7f1 f8b9 	bl	80046ac <_fstat>
 801353a:	1c43      	adds	r3, r0, #1
 801353c:	d102      	bne.n	8013544 <_fstat_r+0x1c>
 801353e:	682b      	ldr	r3, [r5, #0]
 8013540:	b103      	cbz	r3, 8013544 <_fstat_r+0x1c>
 8013542:	6023      	str	r3, [r4, #0]
 8013544:	bd38      	pop	{r3, r4, r5, pc}
 8013546:	bf00      	nop
 8013548:	20005b58 	.word	0x20005b58

0801354c <_isatty_r>:
 801354c:	b538      	push	{r3, r4, r5, lr}
 801354e:	4d06      	ldr	r5, [pc, #24]	@ (8013568 <_isatty_r+0x1c>)
 8013550:	2300      	movs	r3, #0
 8013552:	4604      	mov	r4, r0
 8013554:	4608      	mov	r0, r1
 8013556:	602b      	str	r3, [r5, #0]
 8013558:	f7f1 f8b8 	bl	80046cc <_isatty>
 801355c:	1c43      	adds	r3, r0, #1
 801355e:	d102      	bne.n	8013566 <_isatty_r+0x1a>
 8013560:	682b      	ldr	r3, [r5, #0]
 8013562:	b103      	cbz	r3, 8013566 <_isatty_r+0x1a>
 8013564:	6023      	str	r3, [r4, #0]
 8013566:	bd38      	pop	{r3, r4, r5, pc}
 8013568:	20005b58 	.word	0x20005b58

0801356c <sqrt>:
 801356c:	b538      	push	{r3, r4, r5, lr}
 801356e:	ed2d 8b02 	vpush	{d8}
 8013572:	ec55 4b10 	vmov	r4, r5, d0
 8013576:	f000 f861 	bl	801363c <__ieee754_sqrt>
 801357a:	4622      	mov	r2, r4
 801357c:	462b      	mov	r3, r5
 801357e:	4620      	mov	r0, r4
 8013580:	4629      	mov	r1, r5
 8013582:	eeb0 8a40 	vmov.f32	s16, s0
 8013586:	eef0 8a60 	vmov.f32	s17, s1
 801358a:	f7ed facf 	bl	8000b2c <__aeabi_dcmpun>
 801358e:	b990      	cbnz	r0, 80135b6 <sqrt+0x4a>
 8013590:	2200      	movs	r2, #0
 8013592:	2300      	movs	r3, #0
 8013594:	4620      	mov	r0, r4
 8013596:	4629      	mov	r1, r5
 8013598:	f7ed faa0 	bl	8000adc <__aeabi_dcmplt>
 801359c:	b158      	cbz	r0, 80135b6 <sqrt+0x4a>
 801359e:	f7fe f911 	bl	80117c4 <__errno>
 80135a2:	2321      	movs	r3, #33	@ 0x21
 80135a4:	6003      	str	r3, [r0, #0]
 80135a6:	2200      	movs	r2, #0
 80135a8:	2300      	movs	r3, #0
 80135aa:	4610      	mov	r0, r2
 80135ac:	4619      	mov	r1, r3
 80135ae:	f7ed f94d 	bl	800084c <__aeabi_ddiv>
 80135b2:	ec41 0b18 	vmov	d8, r0, r1
 80135b6:	eeb0 0a48 	vmov.f32	s0, s16
 80135ba:	eef0 0a68 	vmov.f32	s1, s17
 80135be:	ecbd 8b02 	vpop	{d8}
 80135c2:	bd38      	pop	{r3, r4, r5, pc}

080135c4 <asinf>:
 80135c4:	b508      	push	{r3, lr}
 80135c6:	ed2d 8b02 	vpush	{d8}
 80135ca:	eeb0 8a40 	vmov.f32	s16, s0
 80135ce:	f000 f90b 	bl	80137e8 <__ieee754_asinf>
 80135d2:	eeb4 8a48 	vcmp.f32	s16, s16
 80135d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80135da:	eef0 8a40 	vmov.f32	s17, s0
 80135de:	d615      	bvs.n	801360c <asinf+0x48>
 80135e0:	eeb0 0a48 	vmov.f32	s0, s16
 80135e4:	f000 f81c 	bl	8013620 <fabsf>
 80135e8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80135ec:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80135f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80135f4:	dd0a      	ble.n	801360c <asinf+0x48>
 80135f6:	f7fe f8e5 	bl	80117c4 <__errno>
 80135fa:	ecbd 8b02 	vpop	{d8}
 80135fe:	2321      	movs	r3, #33	@ 0x21
 8013600:	6003      	str	r3, [r0, #0]
 8013602:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8013606:	4804      	ldr	r0, [pc, #16]	@ (8013618 <asinf+0x54>)
 8013608:	f000 b812 	b.w	8013630 <nanf>
 801360c:	eeb0 0a68 	vmov.f32	s0, s17
 8013610:	ecbd 8b02 	vpop	{d8}
 8013614:	bd08      	pop	{r3, pc}
 8013616:	bf00      	nop
 8013618:	08013e7f 	.word	0x08013e7f

0801361c <atan2f>:
 801361c:	f000 b9c8 	b.w	80139b0 <__ieee754_atan2f>

08013620 <fabsf>:
 8013620:	ee10 3a10 	vmov	r3, s0
 8013624:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013628:	ee00 3a10 	vmov	s0, r3
 801362c:	4770      	bx	lr
	...

08013630 <nanf>:
 8013630:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8013638 <nanf+0x8>
 8013634:	4770      	bx	lr
 8013636:	bf00      	nop
 8013638:	7fc00000 	.word	0x7fc00000

0801363c <__ieee754_sqrt>:
 801363c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013640:	4a66      	ldr	r2, [pc, #408]	@ (80137dc <__ieee754_sqrt+0x1a0>)
 8013642:	ec55 4b10 	vmov	r4, r5, d0
 8013646:	43aa      	bics	r2, r5
 8013648:	462b      	mov	r3, r5
 801364a:	4621      	mov	r1, r4
 801364c:	d110      	bne.n	8013670 <__ieee754_sqrt+0x34>
 801364e:	4622      	mov	r2, r4
 8013650:	4620      	mov	r0, r4
 8013652:	4629      	mov	r1, r5
 8013654:	f7ec ffd0 	bl	80005f8 <__aeabi_dmul>
 8013658:	4602      	mov	r2, r0
 801365a:	460b      	mov	r3, r1
 801365c:	4620      	mov	r0, r4
 801365e:	4629      	mov	r1, r5
 8013660:	f7ec fe14 	bl	800028c <__adddf3>
 8013664:	4604      	mov	r4, r0
 8013666:	460d      	mov	r5, r1
 8013668:	ec45 4b10 	vmov	d0, r4, r5
 801366c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013670:	2d00      	cmp	r5, #0
 8013672:	dc0e      	bgt.n	8013692 <__ieee754_sqrt+0x56>
 8013674:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8013678:	4322      	orrs	r2, r4
 801367a:	d0f5      	beq.n	8013668 <__ieee754_sqrt+0x2c>
 801367c:	b19d      	cbz	r5, 80136a6 <__ieee754_sqrt+0x6a>
 801367e:	4622      	mov	r2, r4
 8013680:	4620      	mov	r0, r4
 8013682:	4629      	mov	r1, r5
 8013684:	f7ec fe00 	bl	8000288 <__aeabi_dsub>
 8013688:	4602      	mov	r2, r0
 801368a:	460b      	mov	r3, r1
 801368c:	f7ed f8de 	bl	800084c <__aeabi_ddiv>
 8013690:	e7e8      	b.n	8013664 <__ieee754_sqrt+0x28>
 8013692:	152a      	asrs	r2, r5, #20
 8013694:	d115      	bne.n	80136c2 <__ieee754_sqrt+0x86>
 8013696:	2000      	movs	r0, #0
 8013698:	e009      	b.n	80136ae <__ieee754_sqrt+0x72>
 801369a:	0acb      	lsrs	r3, r1, #11
 801369c:	3a15      	subs	r2, #21
 801369e:	0549      	lsls	r1, r1, #21
 80136a0:	2b00      	cmp	r3, #0
 80136a2:	d0fa      	beq.n	801369a <__ieee754_sqrt+0x5e>
 80136a4:	e7f7      	b.n	8013696 <__ieee754_sqrt+0x5a>
 80136a6:	462a      	mov	r2, r5
 80136a8:	e7fa      	b.n	80136a0 <__ieee754_sqrt+0x64>
 80136aa:	005b      	lsls	r3, r3, #1
 80136ac:	3001      	adds	r0, #1
 80136ae:	02dc      	lsls	r4, r3, #11
 80136b0:	d5fb      	bpl.n	80136aa <__ieee754_sqrt+0x6e>
 80136b2:	1e44      	subs	r4, r0, #1
 80136b4:	1b12      	subs	r2, r2, r4
 80136b6:	f1c0 0420 	rsb	r4, r0, #32
 80136ba:	fa21 f404 	lsr.w	r4, r1, r4
 80136be:	4323      	orrs	r3, r4
 80136c0:	4081      	lsls	r1, r0
 80136c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80136c6:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 80136ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80136ce:	07d2      	lsls	r2, r2, #31
 80136d0:	bf5c      	itt	pl
 80136d2:	005b      	lslpl	r3, r3, #1
 80136d4:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 80136d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80136dc:	bf58      	it	pl
 80136de:	0049      	lslpl	r1, r1, #1
 80136e0:	2600      	movs	r6, #0
 80136e2:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 80136e6:	107f      	asrs	r7, r7, #1
 80136e8:	0049      	lsls	r1, r1, #1
 80136ea:	2016      	movs	r0, #22
 80136ec:	4632      	mov	r2, r6
 80136ee:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 80136f2:	1915      	adds	r5, r2, r4
 80136f4:	429d      	cmp	r5, r3
 80136f6:	bfde      	ittt	le
 80136f8:	192a      	addle	r2, r5, r4
 80136fa:	1b5b      	suble	r3, r3, r5
 80136fc:	1936      	addle	r6, r6, r4
 80136fe:	0fcd      	lsrs	r5, r1, #31
 8013700:	3801      	subs	r0, #1
 8013702:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8013706:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801370a:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801370e:	d1f0      	bne.n	80136f2 <__ieee754_sqrt+0xb6>
 8013710:	4605      	mov	r5, r0
 8013712:	2420      	movs	r4, #32
 8013714:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8013718:	4293      	cmp	r3, r2
 801371a:	eb0c 0e00 	add.w	lr, ip, r0
 801371e:	dc02      	bgt.n	8013726 <__ieee754_sqrt+0xea>
 8013720:	d113      	bne.n	801374a <__ieee754_sqrt+0x10e>
 8013722:	458e      	cmp	lr, r1
 8013724:	d811      	bhi.n	801374a <__ieee754_sqrt+0x10e>
 8013726:	f1be 0f00 	cmp.w	lr, #0
 801372a:	eb0e 000c 	add.w	r0, lr, ip
 801372e:	da3f      	bge.n	80137b0 <__ieee754_sqrt+0x174>
 8013730:	2800      	cmp	r0, #0
 8013732:	db3d      	blt.n	80137b0 <__ieee754_sqrt+0x174>
 8013734:	f102 0801 	add.w	r8, r2, #1
 8013738:	1a9b      	subs	r3, r3, r2
 801373a:	458e      	cmp	lr, r1
 801373c:	bf88      	it	hi
 801373e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8013742:	eba1 010e 	sub.w	r1, r1, lr
 8013746:	4465      	add	r5, ip
 8013748:	4642      	mov	r2, r8
 801374a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801374e:	3c01      	subs	r4, #1
 8013750:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8013754:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8013758:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801375c:	d1dc      	bne.n	8013718 <__ieee754_sqrt+0xdc>
 801375e:	4319      	orrs	r1, r3
 8013760:	d01b      	beq.n	801379a <__ieee754_sqrt+0x15e>
 8013762:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 80137e0 <__ieee754_sqrt+0x1a4>
 8013766:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 80137e4 <__ieee754_sqrt+0x1a8>
 801376a:	e9da 0100 	ldrd	r0, r1, [sl]
 801376e:	e9db 2300 	ldrd	r2, r3, [fp]
 8013772:	f7ec fd89 	bl	8000288 <__aeabi_dsub>
 8013776:	e9da 8900 	ldrd	r8, r9, [sl]
 801377a:	4602      	mov	r2, r0
 801377c:	460b      	mov	r3, r1
 801377e:	4640      	mov	r0, r8
 8013780:	4649      	mov	r1, r9
 8013782:	f7ed f9b5 	bl	8000af0 <__aeabi_dcmple>
 8013786:	b140      	cbz	r0, 801379a <__ieee754_sqrt+0x15e>
 8013788:	f1b5 3fff 	cmp.w	r5, #4294967295
 801378c:	e9da 0100 	ldrd	r0, r1, [sl]
 8013790:	e9db 2300 	ldrd	r2, r3, [fp]
 8013794:	d10e      	bne.n	80137b4 <__ieee754_sqrt+0x178>
 8013796:	3601      	adds	r6, #1
 8013798:	4625      	mov	r5, r4
 801379a:	1073      	asrs	r3, r6, #1
 801379c:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 80137a0:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 80137a4:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 80137a8:	086b      	lsrs	r3, r5, #1
 80137aa:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 80137ae:	e759      	b.n	8013664 <__ieee754_sqrt+0x28>
 80137b0:	4690      	mov	r8, r2
 80137b2:	e7c1      	b.n	8013738 <__ieee754_sqrt+0xfc>
 80137b4:	f7ec fd6a 	bl	800028c <__adddf3>
 80137b8:	e9da 8900 	ldrd	r8, r9, [sl]
 80137bc:	4602      	mov	r2, r0
 80137be:	460b      	mov	r3, r1
 80137c0:	4640      	mov	r0, r8
 80137c2:	4649      	mov	r1, r9
 80137c4:	f7ed f98a 	bl	8000adc <__aeabi_dcmplt>
 80137c8:	b120      	cbz	r0, 80137d4 <__ieee754_sqrt+0x198>
 80137ca:	1cab      	adds	r3, r5, #2
 80137cc:	bf08      	it	eq
 80137ce:	3601      	addeq	r6, #1
 80137d0:	3502      	adds	r5, #2
 80137d2:	e7e2      	b.n	801379a <__ieee754_sqrt+0x15e>
 80137d4:	1c6b      	adds	r3, r5, #1
 80137d6:	f023 0501 	bic.w	r5, r3, #1
 80137da:	e7de      	b.n	801379a <__ieee754_sqrt+0x15e>
 80137dc:	7ff00000 	.word	0x7ff00000
 80137e0:	080140a0 	.word	0x080140a0
 80137e4:	08014098 	.word	0x08014098

080137e8 <__ieee754_asinf>:
 80137e8:	b538      	push	{r3, r4, r5, lr}
 80137ea:	ee10 5a10 	vmov	r5, s0
 80137ee:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80137f2:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 80137f6:	ed2d 8b04 	vpush	{d8-d9}
 80137fa:	d10c      	bne.n	8013816 <__ieee754_asinf+0x2e>
 80137fc:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8013970 <__ieee754_asinf+0x188>
 8013800:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8013974 <__ieee754_asinf+0x18c>
 8013804:	ee60 7a27 	vmul.f32	s15, s0, s15
 8013808:	eee0 7a07 	vfma.f32	s15, s0, s14
 801380c:	eeb0 0a67 	vmov.f32	s0, s15
 8013810:	ecbd 8b04 	vpop	{d8-d9}
 8013814:	bd38      	pop	{r3, r4, r5, pc}
 8013816:	d904      	bls.n	8013822 <__ieee754_asinf+0x3a>
 8013818:	ee70 7a40 	vsub.f32	s15, s0, s0
 801381c:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8013820:	e7f6      	b.n	8013810 <__ieee754_asinf+0x28>
 8013822:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8013826:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 801382a:	d20b      	bcs.n	8013844 <__ieee754_asinf+0x5c>
 801382c:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 8013830:	d252      	bcs.n	80138d8 <__ieee754_asinf+0xf0>
 8013832:	eddf 7a51 	vldr	s15, [pc, #324]	@ 8013978 <__ieee754_asinf+0x190>
 8013836:	ee70 7a27 	vadd.f32	s15, s0, s15
 801383a:	eef4 7ae8 	vcmpe.f32	s15, s17
 801383e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013842:	dce5      	bgt.n	8013810 <__ieee754_asinf+0x28>
 8013844:	f7ff feec 	bl	8013620 <fabsf>
 8013848:	ee38 8ac0 	vsub.f32	s16, s17, s0
 801384c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8013850:	ee28 8a27 	vmul.f32	s16, s16, s15
 8013854:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 801397c <__ieee754_asinf+0x194>
 8013858:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8013980 <__ieee754_asinf+0x198>
 801385c:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 8013984 <__ieee754_asinf+0x19c>
 8013860:	eea8 7a27 	vfma.f32	s14, s16, s15
 8013864:	eddf 7a48 	vldr	s15, [pc, #288]	@ 8013988 <__ieee754_asinf+0x1a0>
 8013868:	eee7 7a08 	vfma.f32	s15, s14, s16
 801386c:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 801398c <__ieee754_asinf+0x1a4>
 8013870:	eea7 7a88 	vfma.f32	s14, s15, s16
 8013874:	eddf 7a46 	vldr	s15, [pc, #280]	@ 8013990 <__ieee754_asinf+0x1a8>
 8013878:	eee7 7a08 	vfma.f32	s15, s14, s16
 801387c:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8013994 <__ieee754_asinf+0x1ac>
 8013880:	eea7 9a88 	vfma.f32	s18, s15, s16
 8013884:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8013998 <__ieee754_asinf+0x1b0>
 8013888:	eee8 7a07 	vfma.f32	s15, s16, s14
 801388c:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 801399c <__ieee754_asinf+0x1b4>
 8013890:	eea7 7a88 	vfma.f32	s14, s15, s16
 8013894:	eddf 7a42 	vldr	s15, [pc, #264]	@ 80139a0 <__ieee754_asinf+0x1b8>
 8013898:	eee7 7a08 	vfma.f32	s15, s14, s16
 801389c:	eeb0 0a48 	vmov.f32	s0, s16
 80138a0:	eee7 8a88 	vfma.f32	s17, s15, s16
 80138a4:	f000 f9f8 	bl	8013c98 <__ieee754_sqrtf>
 80138a8:	4b3e      	ldr	r3, [pc, #248]	@ (80139a4 <__ieee754_asinf+0x1bc>)
 80138aa:	ee29 9a08 	vmul.f32	s18, s18, s16
 80138ae:	429c      	cmp	r4, r3
 80138b0:	ee89 6a28 	vdiv.f32	s12, s18, s17
 80138b4:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80138b8:	d93d      	bls.n	8013936 <__ieee754_asinf+0x14e>
 80138ba:	eea0 0a06 	vfma.f32	s0, s0, s12
 80138be:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 80139a8 <__ieee754_asinf+0x1c0>
 80138c2:	eee0 7a26 	vfma.f32	s15, s0, s13
 80138c6:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8013974 <__ieee754_asinf+0x18c>
 80138ca:	ee30 0a67 	vsub.f32	s0, s0, s15
 80138ce:	2d00      	cmp	r5, #0
 80138d0:	bfd8      	it	le
 80138d2:	eeb1 0a40 	vnegle.f32	s0, s0
 80138d6:	e79b      	b.n	8013810 <__ieee754_asinf+0x28>
 80138d8:	ee60 7a00 	vmul.f32	s15, s0, s0
 80138dc:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8013980 <__ieee754_asinf+0x198>
 80138e0:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 801397c <__ieee754_asinf+0x194>
 80138e4:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 8013994 <__ieee754_asinf+0x1ac>
 80138e8:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80138ec:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8013988 <__ieee754_asinf+0x1a0>
 80138f0:	eee7 6a27 	vfma.f32	s13, s14, s15
 80138f4:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 801398c <__ieee754_asinf+0x1a4>
 80138f8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80138fc:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8013990 <__ieee754_asinf+0x1a8>
 8013900:	eee7 6a27 	vfma.f32	s13, s14, s15
 8013904:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8013984 <__ieee754_asinf+0x19c>
 8013908:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801390c:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8013998 <__ieee754_asinf+0x1b0>
 8013910:	eee7 6a86 	vfma.f32	s13, s15, s12
 8013914:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 801399c <__ieee754_asinf+0x1b4>
 8013918:	eea6 6aa7 	vfma.f32	s12, s13, s15
 801391c:	eddf 6a20 	vldr	s13, [pc, #128]	@ 80139a0 <__ieee754_asinf+0x1b8>
 8013920:	eee6 6a27 	vfma.f32	s13, s12, s15
 8013924:	ee27 7a27 	vmul.f32	s14, s14, s15
 8013928:	eee6 8aa7 	vfma.f32	s17, s13, s15
 801392c:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8013930:	eea0 0a27 	vfma.f32	s0, s0, s15
 8013934:	e76c      	b.n	8013810 <__ieee754_asinf+0x28>
 8013936:	ee10 3a10 	vmov	r3, s0
 801393a:	f36f 030b 	bfc	r3, #0, #12
 801393e:	ee07 3a10 	vmov	s14, r3
 8013942:	eea7 8a47 	vfms.f32	s16, s14, s14
 8013946:	ee70 5a00 	vadd.f32	s11, s0, s0
 801394a:	ee30 0a07 	vadd.f32	s0, s0, s14
 801394e:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8013970 <__ieee754_asinf+0x188>
 8013952:	ee88 5a00 	vdiv.f32	s10, s16, s0
 8013956:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 80139ac <__ieee754_asinf+0x1c4>
 801395a:	eee5 7a66 	vfms.f32	s15, s10, s13
 801395e:	eed5 7a86 	vfnms.f32	s15, s11, s12
 8013962:	eeb0 6a40 	vmov.f32	s12, s0
 8013966:	eea7 6a66 	vfms.f32	s12, s14, s13
 801396a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801396e:	e7ac      	b.n	80138ca <__ieee754_asinf+0xe2>
 8013970:	b33bbd2e 	.word	0xb33bbd2e
 8013974:	3fc90fdb 	.word	0x3fc90fdb
 8013978:	7149f2ca 	.word	0x7149f2ca
 801397c:	3a4f7f04 	.word	0x3a4f7f04
 8013980:	3811ef08 	.word	0x3811ef08
 8013984:	3e2aaaab 	.word	0x3e2aaaab
 8013988:	bd241146 	.word	0xbd241146
 801398c:	3e4e0aa8 	.word	0x3e4e0aa8
 8013990:	bea6b090 	.word	0xbea6b090
 8013994:	3d9dc62e 	.word	0x3d9dc62e
 8013998:	bf303361 	.word	0xbf303361
 801399c:	4001572d 	.word	0x4001572d
 80139a0:	c019d139 	.word	0xc019d139
 80139a4:	3f799999 	.word	0x3f799999
 80139a8:	333bbd2e 	.word	0x333bbd2e
 80139ac:	3f490fdb 	.word	0x3f490fdb

080139b0 <__ieee754_atan2f>:
 80139b0:	ee10 2a90 	vmov	r2, s1
 80139b4:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 80139b8:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80139bc:	b510      	push	{r4, lr}
 80139be:	eef0 7a40 	vmov.f32	s15, s0
 80139c2:	d806      	bhi.n	80139d2 <__ieee754_atan2f+0x22>
 80139c4:	ee10 0a10 	vmov	r0, s0
 80139c8:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 80139cc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80139d0:	d904      	bls.n	80139dc <__ieee754_atan2f+0x2c>
 80139d2:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80139d6:	eeb0 0a67 	vmov.f32	s0, s15
 80139da:	bd10      	pop	{r4, pc}
 80139dc:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 80139e0:	d103      	bne.n	80139ea <__ieee754_atan2f+0x3a>
 80139e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80139e6:	f000 b883 	b.w	8013af0 <atanf>
 80139ea:	1794      	asrs	r4, r2, #30
 80139ec:	f004 0402 	and.w	r4, r4, #2
 80139f0:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80139f4:	b943      	cbnz	r3, 8013a08 <__ieee754_atan2f+0x58>
 80139f6:	2c02      	cmp	r4, #2
 80139f8:	d05e      	beq.n	8013ab8 <__ieee754_atan2f+0x108>
 80139fa:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8013acc <__ieee754_atan2f+0x11c>
 80139fe:	2c03      	cmp	r4, #3
 8013a00:	bf08      	it	eq
 8013a02:	eef0 7a47 	vmoveq.f32	s15, s14
 8013a06:	e7e6      	b.n	80139d6 <__ieee754_atan2f+0x26>
 8013a08:	b941      	cbnz	r1, 8013a1c <__ieee754_atan2f+0x6c>
 8013a0a:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8013ad0 <__ieee754_atan2f+0x120>
 8013a0e:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8013ad4 <__ieee754_atan2f+0x124>
 8013a12:	2800      	cmp	r0, #0
 8013a14:	bfa8      	it	ge
 8013a16:	eef0 7a47 	vmovge.f32	s15, s14
 8013a1a:	e7dc      	b.n	80139d6 <__ieee754_atan2f+0x26>
 8013a1c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8013a20:	d110      	bne.n	8013a44 <__ieee754_atan2f+0x94>
 8013a22:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013a26:	f104 34ff 	add.w	r4, r4, #4294967295
 8013a2a:	d107      	bne.n	8013a3c <__ieee754_atan2f+0x8c>
 8013a2c:	2c02      	cmp	r4, #2
 8013a2e:	d846      	bhi.n	8013abe <__ieee754_atan2f+0x10e>
 8013a30:	4b29      	ldr	r3, [pc, #164]	@ (8013ad8 <__ieee754_atan2f+0x128>)
 8013a32:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8013a36:	edd3 7a00 	vldr	s15, [r3]
 8013a3a:	e7cc      	b.n	80139d6 <__ieee754_atan2f+0x26>
 8013a3c:	2c02      	cmp	r4, #2
 8013a3e:	d841      	bhi.n	8013ac4 <__ieee754_atan2f+0x114>
 8013a40:	4b26      	ldr	r3, [pc, #152]	@ (8013adc <__ieee754_atan2f+0x12c>)
 8013a42:	e7f6      	b.n	8013a32 <__ieee754_atan2f+0x82>
 8013a44:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013a48:	d0df      	beq.n	8013a0a <__ieee754_atan2f+0x5a>
 8013a4a:	1a5b      	subs	r3, r3, r1
 8013a4c:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8013a50:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8013a54:	da1a      	bge.n	8013a8c <__ieee754_atan2f+0xdc>
 8013a56:	2a00      	cmp	r2, #0
 8013a58:	da01      	bge.n	8013a5e <__ieee754_atan2f+0xae>
 8013a5a:	313c      	adds	r1, #60	@ 0x3c
 8013a5c:	db19      	blt.n	8013a92 <__ieee754_atan2f+0xe2>
 8013a5e:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8013a62:	f7ff fddd 	bl	8013620 <fabsf>
 8013a66:	f000 f843 	bl	8013af0 <atanf>
 8013a6a:	eef0 7a40 	vmov.f32	s15, s0
 8013a6e:	2c01      	cmp	r4, #1
 8013a70:	d012      	beq.n	8013a98 <__ieee754_atan2f+0xe8>
 8013a72:	2c02      	cmp	r4, #2
 8013a74:	d017      	beq.n	8013aa6 <__ieee754_atan2f+0xf6>
 8013a76:	2c00      	cmp	r4, #0
 8013a78:	d0ad      	beq.n	80139d6 <__ieee754_atan2f+0x26>
 8013a7a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8013ae0 <__ieee754_atan2f+0x130>
 8013a7e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013a82:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8013ae4 <__ieee754_atan2f+0x134>
 8013a86:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013a8a:	e7a4      	b.n	80139d6 <__ieee754_atan2f+0x26>
 8013a8c:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8013ad4 <__ieee754_atan2f+0x124>
 8013a90:	e7ed      	b.n	8013a6e <__ieee754_atan2f+0xbe>
 8013a92:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8013ae8 <__ieee754_atan2f+0x138>
 8013a96:	e7ea      	b.n	8013a6e <__ieee754_atan2f+0xbe>
 8013a98:	ee17 3a90 	vmov	r3, s15
 8013a9c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8013aa0:	ee07 3a90 	vmov	s15, r3
 8013aa4:	e797      	b.n	80139d6 <__ieee754_atan2f+0x26>
 8013aa6:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8013ae0 <__ieee754_atan2f+0x130>
 8013aaa:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013aae:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8013ae4 <__ieee754_atan2f+0x134>
 8013ab2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8013ab6:	e78e      	b.n	80139d6 <__ieee754_atan2f+0x26>
 8013ab8:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8013ae4 <__ieee754_atan2f+0x134>
 8013abc:	e78b      	b.n	80139d6 <__ieee754_atan2f+0x26>
 8013abe:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8013aec <__ieee754_atan2f+0x13c>
 8013ac2:	e788      	b.n	80139d6 <__ieee754_atan2f+0x26>
 8013ac4:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8013ae8 <__ieee754_atan2f+0x138>
 8013ac8:	e785      	b.n	80139d6 <__ieee754_atan2f+0x26>
 8013aca:	bf00      	nop
 8013acc:	c0490fdb 	.word	0xc0490fdb
 8013ad0:	bfc90fdb 	.word	0xbfc90fdb
 8013ad4:	3fc90fdb 	.word	0x3fc90fdb
 8013ad8:	080140b4 	.word	0x080140b4
 8013adc:	080140a8 	.word	0x080140a8
 8013ae0:	33bbbd2e 	.word	0x33bbbd2e
 8013ae4:	40490fdb 	.word	0x40490fdb
 8013ae8:	00000000 	.word	0x00000000
 8013aec:	3f490fdb 	.word	0x3f490fdb

08013af0 <atanf>:
 8013af0:	b538      	push	{r3, r4, r5, lr}
 8013af2:	ee10 5a10 	vmov	r5, s0
 8013af6:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8013afa:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8013afe:	eef0 7a40 	vmov.f32	s15, s0
 8013b02:	d310      	bcc.n	8013b26 <atanf+0x36>
 8013b04:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8013b08:	d904      	bls.n	8013b14 <atanf+0x24>
 8013b0a:	ee70 7a00 	vadd.f32	s15, s0, s0
 8013b0e:	eeb0 0a67 	vmov.f32	s0, s15
 8013b12:	bd38      	pop	{r3, r4, r5, pc}
 8013b14:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8013c4c <atanf+0x15c>
 8013b18:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8013c50 <atanf+0x160>
 8013b1c:	2d00      	cmp	r5, #0
 8013b1e:	bfc8      	it	gt
 8013b20:	eef0 7a47 	vmovgt.f32	s15, s14
 8013b24:	e7f3      	b.n	8013b0e <atanf+0x1e>
 8013b26:	4b4b      	ldr	r3, [pc, #300]	@ (8013c54 <atanf+0x164>)
 8013b28:	429c      	cmp	r4, r3
 8013b2a:	d810      	bhi.n	8013b4e <atanf+0x5e>
 8013b2c:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8013b30:	d20a      	bcs.n	8013b48 <atanf+0x58>
 8013b32:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8013c58 <atanf+0x168>
 8013b36:	ee30 7a07 	vadd.f32	s14, s0, s14
 8013b3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8013b3e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8013b42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b46:	dce2      	bgt.n	8013b0e <atanf+0x1e>
 8013b48:	f04f 33ff 	mov.w	r3, #4294967295
 8013b4c:	e013      	b.n	8013b76 <atanf+0x86>
 8013b4e:	f7ff fd67 	bl	8013620 <fabsf>
 8013b52:	4b42      	ldr	r3, [pc, #264]	@ (8013c5c <atanf+0x16c>)
 8013b54:	429c      	cmp	r4, r3
 8013b56:	d84f      	bhi.n	8013bf8 <atanf+0x108>
 8013b58:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8013b5c:	429c      	cmp	r4, r3
 8013b5e:	d841      	bhi.n	8013be4 <atanf+0xf4>
 8013b60:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8013b64:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8013b68:	eea0 7a27 	vfma.f32	s14, s0, s15
 8013b6c:	2300      	movs	r3, #0
 8013b6e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013b72:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8013b76:	1c5a      	adds	r2, r3, #1
 8013b78:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8013b7c:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8013c60 <atanf+0x170>
 8013b80:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8013c64 <atanf+0x174>
 8013b84:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8013c68 <atanf+0x178>
 8013b88:	ee66 6a06 	vmul.f32	s13, s12, s12
 8013b8c:	eee6 5a87 	vfma.f32	s11, s13, s14
 8013b90:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8013c6c <atanf+0x17c>
 8013b94:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8013b98:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8013c70 <atanf+0x180>
 8013b9c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8013ba0:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8013c74 <atanf+0x184>
 8013ba4:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8013ba8:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8013c78 <atanf+0x188>
 8013bac:	eee7 5a26 	vfma.f32	s11, s14, s13
 8013bb0:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8013c7c <atanf+0x18c>
 8013bb4:	eea6 5a87 	vfma.f32	s10, s13, s14
 8013bb8:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8013c80 <atanf+0x190>
 8013bbc:	eea5 7a26 	vfma.f32	s14, s10, s13
 8013bc0:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8013c84 <atanf+0x194>
 8013bc4:	eea7 5a26 	vfma.f32	s10, s14, s13
 8013bc8:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8013c88 <atanf+0x198>
 8013bcc:	eea5 7a26 	vfma.f32	s14, s10, s13
 8013bd0:	ee27 7a26 	vmul.f32	s14, s14, s13
 8013bd4:	eea5 7a86 	vfma.f32	s14, s11, s12
 8013bd8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8013bdc:	d121      	bne.n	8013c22 <atanf+0x132>
 8013bde:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013be2:	e794      	b.n	8013b0e <atanf+0x1e>
 8013be4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8013be8:	ee30 7a67 	vsub.f32	s14, s0, s15
 8013bec:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013bf0:	2301      	movs	r3, #1
 8013bf2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8013bf6:	e7be      	b.n	8013b76 <atanf+0x86>
 8013bf8:	4b24      	ldr	r3, [pc, #144]	@ (8013c8c <atanf+0x19c>)
 8013bfa:	429c      	cmp	r4, r3
 8013bfc:	d80b      	bhi.n	8013c16 <atanf+0x126>
 8013bfe:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8013c02:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8013c06:	eea0 7a27 	vfma.f32	s14, s0, s15
 8013c0a:	2302      	movs	r3, #2
 8013c0c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8013c10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8013c14:	e7af      	b.n	8013b76 <atanf+0x86>
 8013c16:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8013c1a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8013c1e:	2303      	movs	r3, #3
 8013c20:	e7a9      	b.n	8013b76 <atanf+0x86>
 8013c22:	4a1b      	ldr	r2, [pc, #108]	@ (8013c90 <atanf+0x1a0>)
 8013c24:	491b      	ldr	r1, [pc, #108]	@ (8013c94 <atanf+0x1a4>)
 8013c26:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8013c2a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8013c2e:	edd3 6a00 	vldr	s13, [r3]
 8013c32:	ee37 7a66 	vsub.f32	s14, s14, s13
 8013c36:	2d00      	cmp	r5, #0
 8013c38:	ee37 7a67 	vsub.f32	s14, s14, s15
 8013c3c:	edd2 7a00 	vldr	s15, [r2]
 8013c40:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013c44:	bfb8      	it	lt
 8013c46:	eef1 7a67 	vneglt.f32	s15, s15
 8013c4a:	e760      	b.n	8013b0e <atanf+0x1e>
 8013c4c:	bfc90fdb 	.word	0xbfc90fdb
 8013c50:	3fc90fdb 	.word	0x3fc90fdb
 8013c54:	3edfffff 	.word	0x3edfffff
 8013c58:	7149f2ca 	.word	0x7149f2ca
 8013c5c:	3f97ffff 	.word	0x3f97ffff
 8013c60:	3c8569d7 	.word	0x3c8569d7
 8013c64:	3d4bda59 	.word	0x3d4bda59
 8013c68:	bd6ef16b 	.word	0xbd6ef16b
 8013c6c:	3d886b35 	.word	0x3d886b35
 8013c70:	3dba2e6e 	.word	0x3dba2e6e
 8013c74:	3e124925 	.word	0x3e124925
 8013c78:	3eaaaaab 	.word	0x3eaaaaab
 8013c7c:	bd15a221 	.word	0xbd15a221
 8013c80:	bd9d8795 	.word	0xbd9d8795
 8013c84:	bde38e38 	.word	0xbde38e38
 8013c88:	be4ccccd 	.word	0xbe4ccccd
 8013c8c:	401bffff 	.word	0x401bffff
 8013c90:	080140d0 	.word	0x080140d0
 8013c94:	080140c0 	.word	0x080140c0

08013c98 <__ieee754_sqrtf>:
 8013c98:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8013c9c:	4770      	bx	lr
	...

08013ca0 <_init>:
 8013ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013ca2:	bf00      	nop
 8013ca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013ca6:	bc08      	pop	{r3}
 8013ca8:	469e      	mov	lr, r3
 8013caa:	4770      	bx	lr

08013cac <_fini>:
 8013cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013cae:	bf00      	nop
 8013cb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013cb2:	bc08      	pop	{r3}
 8013cb4:	469e      	mov	lr, r3
 8013cb6:	4770      	bx	lr
