Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s500e-5-ft256

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ROM.v" in library work
Compiling verilog file "CLK_DIV.v" in library work
Module <ROM> compiled
Compiling verilog file "main.v" in library work
Module <CLK_DIV> compiled
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work> with parameters.
	DO_KEY = "1000"
	MI_KEY = "0010"
	RE_KEY = "0100"
	SOL_KEY = "0001"

Analyzing hierarchy for module <CLK_DIV> in library <work> with parameters.
	divider = "00000000000000000100000101100000"

Analyzing hierarchy for module <CLK_DIV> in library <work> with parameters.
	divider = "00000000000000000100100101100000"

Analyzing hierarchy for module <CLK_DIV> in library <work> with parameters.
	divider = "00000000000000000101001001100000"

Analyzing hierarchy for module <CLK_DIV> in library <work> with parameters.
	divider = "00000000000000000110001000000000"

Analyzing hierarchy for module <ROM> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
	DO_KEY = 4'b1000
	MI_KEY = 4'b0010
	RE_KEY = 4'b0100
	SOL_KEY = 4'b0001
Module <main> is correct for synthesis.
 
Analyzing module <CLK_DIV.1> in library <work>.
	divider = 32'sb00000000000000000100000101100000
Module <CLK_DIV.1> is correct for synthesis.
 
Analyzing module <CLK_DIV.2> in library <work>.
	divider = 32'sb00000000000000000100100101100000
Module <CLK_DIV.2> is correct for synthesis.
 
Analyzing module <CLK_DIV.3> in library <work>.
	divider = 32'sb00000000000000000101001001100000
Module <CLK_DIV.3> is correct for synthesis.
 
Analyzing module <CLK_DIV.4> in library <work>.
	divider = 32'sb00000000000000000110001000000000
Module <CLK_DIV.4> is correct for synthesis.
 
Analyzing module <ROM> in library <work>.
Module <ROM> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CLK_DIV_1>.
    Related source file is "CLK_DIV.v".
    Found 1-bit register for signal <clk_div_buff>.
    Found 32-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <CLK_DIV_1> synthesized.


Synthesizing Unit <CLK_DIV_2>.
    Related source file is "CLK_DIV.v".
    Found 1-bit register for signal <clk_div_buff>.
    Found 32-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <CLK_DIV_2> synthesized.


Synthesizing Unit <CLK_DIV_3>.
    Related source file is "CLK_DIV.v".
    Found 1-bit register for signal <clk_div_buff>.
    Found 32-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <CLK_DIV_3> synthesized.


Synthesizing Unit <CLK_DIV_4>.
    Related source file is "CLK_DIV.v".
    Found 1-bit register for signal <clk_div_buff>.
    Found 32-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <CLK_DIV_4> synthesized.


Synthesizing Unit <ROM>.
    Related source file is "ROM.v".
    Found 32x4-bit ROM for signal <data>.
    Summary:
	inferred   1 ROM(s).
Unit <ROM> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
WARNING:Xst:737 - Found 1-bit latch for signal <current_clk>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 4-bit register for signal <sample>.
    Found 5-bit up counter for signal <current_address>.
    Summary:
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x4-bit ROM                                          : 1
# Counters                                             : 5
 32-bit up counter                                     : 4
 5-bit up counter                                      : 1
# Registers                                            : 5
 1-bit register                                        : 4
 4-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x4-bit ROM                                          : 1
# Counters                                             : 5
 32-bit up counter                                     : 4
 5-bit up counter                                      : 1
# Registers                                            : 8
 Flip-Flops                                            : 8
# Latches                                              : 1
 1-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 141
 Flip-Flops                                            : 141

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 9

Cell Usage :
# BELS                             : 467
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 124
#      LUT2                        : 4
#      LUT3                        : 2
#      LUT3_L                      : 1
#      LUT4                        : 38
#      LUT4_L                      : 3
#      MUXCY                       : 156
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 128
# FlipFlops/Latches                : 142
#      FD                          : 7
#      FDE                         : 4
#      FDR                         : 130
#      LD                          : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 4
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500eft256-5 

 Number of Slices:                       93  out of   4656     1%  
 Number of Slice Flip Flops:            142  out of   9312     1%  
 Number of 4 input LUTs:                180  out of   9312     1%  
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    190     4%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------+------------------------+-------+
Clock Signal                               | Clock buffer(FF name)  | Load  |
-------------------------------------------+------------------------+-------+
current_clk                                | NONE(sample_0)         | 9     |
current_clk_not0001(current_clk_not00011:O)| NONE(*)(current_clk)   | 1     |
clk                                        | BUFGP                  | 132   |
-------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.528ns (Maximum Frequency: 220.868MHz)
   Minimum input arrival time before clock: 3.887ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'current_clk'
  Clock period: 2.929ns (frequency: 341.437MHz)
  Total number of paths / destination ports: 31 / 9
-------------------------------------------------------------------------
Delay:               2.929ns (Levels of Logic = 2)
  Source:            current_address_1 (FF)
  Destination:       sample_0 (FF)
  Source Clock:      current_clk rising
  Destination Clock: current_clk rising

  Data Path: current_address_1 to sample_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.514   0.754  current_address_1 (current_address_1)
     LUT4_L:I0->LO         1   0.612   0.169  samples_rom/Mrom_data121 (N11)
     LUT2:I1->O            1   0.612   0.000  samples_rom/Mrom_data11 (current_sample<0>)
     FD:D                      0.268          sample_0
    ----------------------------------------
    Total                      2.929ns (2.006ns logic, 0.923ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.528ns (frequency: 220.868MHz)
  Total number of paths / destination ports: 6340 / 264
-------------------------------------------------------------------------
Delay:               4.528ns (Levels of Logic = 9)
  Source:            Re/counter_8 (FF)
  Destination:       Re/counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Re/counter_8 to Re/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  Re/counter_8 (Re/counter_8)
     LUT4:I0->O            1   0.612   0.000  Re/clk_div_buff_cmp_eq0000_wg_lut<0> (Re/clk_div_buff_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Re/clk_div_buff_cmp_eq0000_wg_cy<0> (Re/clk_div_buff_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Re/clk_div_buff_cmp_eq0000_wg_cy<1> (Re/clk_div_buff_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Re/clk_div_buff_cmp_eq0000_wg_cy<2> (Re/clk_div_buff_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Re/clk_div_buff_cmp_eq0000_wg_cy<3> (Re/clk_div_buff_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Re/clk_div_buff_cmp_eq0000_wg_cy<4> (Re/clk_div_buff_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Re/clk_div_buff_cmp_eq0000_wg_cy<5> (Re/clk_div_buff_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Re/clk_div_buff_cmp_eq0000_wg_cy<6> (Re/clk_div_buff_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.289   1.073  Re/clk_div_buff_cmp_eq0000_wg_cy<7> (Re/clk_div_buff_cmp_eq0000)
     FDR:R                     0.795          Re/counter_0
    ----------------------------------------
    Total                      4.528ns (2.923ns logic, 1.605ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'current_clk_not0001'
  Total number of paths / destination ports: 11 / 1
-------------------------------------------------------------------------
Offset:              3.887ns (Levels of Logic = 4)
  Source:            keys<3> (PAD)
  Destination:       current_clk (LATCH)
  Destination Clock: current_clk_not0001 falling

  Data Path: keys<3> to current_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  keys_3_IBUF (keys_3_IBUF)
     LUT4:I0->O            1   0.612   0.000  current_clk_mux000066_SW02 (current_clk_mux000066_SW01)
     MUXF5:I0->O           1   0.278   0.360  current_clk_mux000066_SW0_f5 (N111)
     LUT4:I3->O            1   0.612   0.000  current_clk_mux000066 (current_clk_mux0000)
     LD:D                      0.268          current_clk
    ----------------------------------------
    Total                      3.887ns (2.876ns logic, 1.011ns route)
                                       (74.0% logic, 26.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'current_clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            sample_3 (FF)
  Destination:       sample<3> (PAD)
  Source Clock:      current_clk rising

  Data Path: sample_3 to sample<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.514   0.357  sample_3 (sample_3)
     OBUF:I->O                 3.169          sample_3_OBUF (sample<3>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.20 secs
 
--> 

Total memory usage is 202816 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

