void\r\nF_1 ( T_1 * V_1 ,\r\nT_2 * V_2 ,\r\nT_3 * V_3 )\r\n{\r\nT_4 V_4 ;\r\nF_2 ( V_3 ) ;\r\nV_1 -> V_3 = V_3 ;\r\nV_1 -> V_3 -> V_5 = 0 ;\r\nV_1 -> V_3 -> V_6 = 0 ;\r\nV_1 -> V_3 -> V_7 = 0 ;\r\nfor ( V_4 = 0 ; V_4 < V_1 -> V_3 -> V_8 ; V_4 ++ )\r\nF_3 ( & V_2 [ V_4 ] ) ;\r\nV_1 -> V_2 = V_2 ;\r\n}\r\nvoid F_4 ( T_1 * V_1 )\r\n{\r\nV_1 -> V_3 = NULL ;\r\nV_1 -> V_2 = NULL ;\r\n}\r\nT_4 F_5 ( T_1 * V_1 )\r\n{\r\nT_4 V_9 ;\r\nT_2 V_10 ;\r\nassert ( ! F_6 ( V_1 ) ) ;\r\nV_10 = F_7 ( V_1 ) ;\r\nV_9 = F_8 ( & V_10 ) ;\r\nreturn V_9 ;\r\n}\r\nT_4 F_9 ( T_1 * V_1 , int V_11 )\r\n{\r\nint V_12 ;\r\nT_4 V_13 ;\r\nT_4 V_14 ;\r\nT_4 V_15 ;\r\nT_4 V_16 ;\r\nV_12 = F_10 ( V_1 , V_1 -> V_3 -> V_5 , V_1 -> V_3 -> V_6 ) ;\r\nV_12 -- ;\r\nif ( V_11 == 0 ) {\r\nV_13 = F_5 ( V_1 ) ;\r\nreturn V_13 ;\r\n}\r\nif ( V_11 > V_12 ) {\r\nV_13 = 0 ;\r\nreturn V_13 ;\r\n}\r\nV_14 = F_11 ( V_1 , V_1 -> V_3 -> V_5 , V_11 ) ;\r\nV_13 = F_8 ( & V_1 -> V_2 [ V_14 ] ) ;\r\nV_15 = F_11 ( V_1 , V_14 , - 1 ) ;\r\nV_16 = V_14 ;\r\nF_12 ( V_1 , V_15 , V_16 ) ;\r\nreturn V_13 ;\r\n}\r\nT_4 F_13 ( T_1 * V_1 , int V_11 )\r\n{\r\nint V_14 ;\r\nV_14 = F_11 ( V_1 , V_1 -> V_3 -> V_6 , V_11 ) ;\r\nreturn V_1 -> V_2 [ V_14 ] . V_13 ;\r\n}\r\nT_4 F_14 ( T_1 * V_1 , int V_11 )\r\n{\r\nint V_14 ;\r\nV_14 = F_11 ( V_1 , V_1 -> V_3 -> V_5 , V_11 ) ;\r\nreturn V_1 -> V_2 [ V_14 ] . V_13 ;\r\n}\r\nbool F_15 (\r\nT_1 * V_1 ,\r\nunsigned int V_17 ,\r\nT_2 * V_2 )\r\n{\r\nT_5 V_18 ;\r\nT_5 V_19 ;\r\nunsigned int V_4 = 0 ;\r\nif ( ! V_1 || V_17 == 0 )\r\nreturn false ;\r\nV_18 = V_1 -> V_3 -> V_8 ;\r\nV_19 = V_1 -> V_3 -> V_6 ;\r\nif ( ( ( T_5 ) ( V_1 -> V_3 -> V_8 + ( T_5 ) V_17 ) > V_1 -> V_3 -> V_8 ) && ( ( T_5 ) V_17 == V_17 ) )\r\nV_1 -> V_3 -> V_8 += ( T_5 ) V_17 ;\r\nelse\r\nreturn false ;\r\nif ( V_2 ) {\r\nfor ( V_4 = V_18 ; V_4 < V_1 -> V_3 -> V_8 ; V_4 ++ )\r\nV_1 -> V_2 [ V_4 ] = V_2 [ V_4 - V_18 ] ;\r\n}\r\nif ( V_19 < V_1 -> V_3 -> V_5 ) {\r\nif ( V_19 == 0 ) {\r\nV_1 -> V_3 -> V_6 = V_18 ;\r\n} else {\r\nF_12 ( V_1 ,\r\nV_18 - 1 ,\r\nV_18 + V_17 - 1 ) ;\r\n}\r\n}\r\nreturn true ;\r\n}\r\nstatic inline T_4\r\nF_8 ( T_2 * V_10 )\r\n{\r\nreturn V_10 -> V_13 ;\r\n}\r\nstatic inline T_2\r\nF_7 ( T_1 * V_1 )\r\n{\r\nT_2 V_10 ;\r\nV_10 = V_1 -> V_2 [ V_1 -> V_3 -> V_5 ] ;\r\nF_3 ( & V_1 -> V_2 [ V_1 -> V_3 -> V_5 ] ) ;\r\nV_1 -> V_3 -> V_5 = F_11 ( V_1 , V_1 -> V_3 -> V_5 , 1 ) ;\r\nreturn V_10 ;\r\n}\r\nstatic inline void\r\nF_12 ( T_1 * V_1 ,\r\nT_4 V_20 , T_4 V_21 )\r\n{\r\nint V_22 ;\r\nint V_23 ;\r\nint V_4 ;\r\nV_22 = F_10 ( V_1 ,\r\nV_20 , V_21 ) ;\r\nV_23 = F_10 ( V_1 , V_1 -> V_3 -> V_5 , V_20 ) + 1 ;\r\nfor ( V_4 = 0 ; V_4 < V_23 ; V_4 ++ ) {\r\nF_16 ( & V_1 -> V_2 [ V_20 ] ,\r\n& V_1 -> V_2 [ V_21 ] ) ;\r\nF_3 ( & V_1 -> V_2 [ V_20 ] ) ;\r\nV_20 = F_11 ( V_1 , V_20 , - 1 ) ;\r\nV_21 = F_11 ( V_1 , V_21 , - 1 ) ;\r\n}\r\nV_1 -> V_3 -> V_5 = F_11 ( V_1 , V_1 -> V_3 -> V_5 , V_22 ) ;\r\n}
