.include "m168def.inc"   ; ATMega168
 
 .DEF DATA = R24
;= Start macro.inc ========================================
   	.macro    OUTI 
		PUSH R16         	
      	LDI    R16,@1
   	.if @0 < 0x40
      	OUT    @0,R16       
   	.else
      	STS      @0,R16
   	.endif
		POP R16
   	.endm
 
   	.macro    UOUT        
   	.if	@0 < 0x40
      	OUT	@0,@1         
	.else
      	STS	@0,@1
   	.endif
   	.endm

	.macro FLASH2RAM ;copy memory from flash to RAM
		PUSH R0
		FLASH2RAM_loop:
			LPM R0, Z+
			ST Y+, R0
			DEC @0 ; @0 - size in bytes
			BRNE FLASH2RAM_loop
		POP R0
	.endm
;= End 	macro.inc =======================================

; RAM ===================================================
		.DSEG
		SYMBOLS_ASCII: .BYTE 12
		SYM: .BYTE 1
; END RAM ===============================================

; FLASH ======================================================
	
; Interrupts ==============================================
         .CSEG
         .ORG $000      ; (RESET) 
         RJMP   Reset
         .ORG $002
         RETI             ; (INT0) External Interrupt Request 0
         .ORG $004
         RETI             ; (INT1) External Interrupt Request 1
         .ORG $006
         RETI	          ; Pin Change Interrupt Request 0
         .ORG $008
         RETI             ; Pin Change Interrupt Request 0
         .ORG $00A
         RETI			  ; Pin Change Interrupt Request 1
         .ORG $00C 
         RETI             ; Watchdog Time-out Interrupt
         .ORG $00E
         RETI             ; Timer/Counter2 Compare Match A
         .ORG $010
         RETI             ; Timer/Counter2 Compare Match A
         .ORG $012
         RETI       ; Timer/Counter2 Overflow
         .ORG $014
         RETI             ; Timer/Counter1 Capture Event
         .ORG $016
         RETI    	     ; Timer/Counter1 Compare Match A
         .ORG $018
         RETI             ; Timer/Counter1 Compare Match B
         .ORG $01A
         RETI             ; Timer/Counter1 Overflow
         .ORG $01C
         RETI	     ;  TimerCounter0 Compare Match A
         .ORG $01E
         RETI             ; TimerCounter0 Compare Match B
         .ORG $020
         RETI             ;  Timer/Counter0 Overflow
         .ORG $022
         RJMP SPI_TX_Complete       ; SPI Serial Transfer Complete
         .ORG $024
        RJMP Rx_handler             ; USART Rx Complete
         .ORG $026
         RETI             ; USART, Data Register Empty
         .ORG $028
         RETI             ; USART Tx Complete
		 .ORG $02A
		 RETI			  ; ADC Conversion Complete
		 .ORG $02C
		 RETI			  ; EEPROM Ready
		 .ORG $02E		 
		 RETI			  ; Analog Comparator
		 .ORG $030
		 RETI			  ; Two-wire Serial Interface
		 .ORG $032
		 RETI			  ; Store Program Memory Read
 
	 .ORG   INT_VECTORS_SIZE      	


; Interrupts handlers
Rx_handler:
	LDI	XL, LOW(UDR0)
	LDI XH, HIGH(UDR0)

	LD	DATA, X
	
	IN R16, PORTB
	ANDI R16, ~(1 << PORTB2)
	OUT PORTB, R16

	OUT SPDR, DATA

	OUTI UCSR0B, 0
	RETI


SPI_TX_Complete:
	IN R16, PORTB
	ORI R16, (1 << PORTB2)
	OUT PORTB, R16

	OUTI UCSR0B, (1 << RXEN0) | (1 << RXCIE0)
	RETI

; End Interrupts ==========================================


Reset:
		LDI R16,Low(RAMEND)
	  	OUT SPL,R16			
 
	  	LDI R16,High(RAMEND)
	  	OUT SPH,R16
 
; Start coreinit.inc
RAM_Flush:	LDI	ZL,Low(SRAM_START)	
		LDI	ZH,High(SRAM_START)
		CLR	R16			
Flush:		ST 	Z+,R16			
		CPI	ZH,High(RAMEND)		
		BRNE	Flush			
 
		CPI	ZL,Low(RAMEND)		
		BRNE	Flush
 
		CLR	ZL			
		CLR	ZH
		CLR	R0
		CLR	R1
		CLR	R2
		CLR	R3
		CLR	R4
		CLR	R5
		CLR	R6
		CLR	R7
		CLR	R8
		CLR	R9
		CLR	R10
		CLR	R11
		CLR	R12
		CLR	R13
		CLR	R14
		CLR	R15
		CLR	R16
		CLR	R17
		CLR	R18
		CLR	R19
		CLR	R20
		CLR	R21
		CLR	R22
		CLR	R23
		CLR	R24
		CLR	R25
		CLR	R26
		CLR	R27
		CLR	R28
		CLR	R29
; End coreinit.inc

; Internal Hardware Init  ======================================
	
Init:
	;ENABLE RECEIVING IN USART
	OUTI	UCSR0A, 0
	OUTI	UCSR0C, (3 << UCSZ00); 8 bit packet
	OUTI	UBRR0L, 103
	OUTI	UCSR0B, (1 << RXEN0) | (1 << RXCIE0)

	OUTI	SPCR, (1 << SPIE) | (1 << SPE) | (1 << MSTR) | (1 << SPR1);ENABLE SPI IN MASTER MODE

	OUTI	DDRB, (1 << DDB5) | (1 << DDB3) | (1 << DDB2);SCK, MOSI, SS
	OUTI	PORTB, (1 << PORTB5) | (1 << PORTB4) | (1 << PORTB3) | (1 << PORTB2)


	SEI
; End Internal Hardware Init ===================================
 

; Main =========================================================

Main:
		JMP	Main
; End Main =====================================================

; Procedure ====================================================

; End Procedure ================================================