// Generated by CIRCT 42e53322a
module top(	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:2:3
  input  [15:0] gray_i,	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:2:21
  output [15:0] binary_o	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:2:40
);

  bsg_scan_width_p16_xor_p1 scan_xor (	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:3:19
    .i (gray_i),
    .o (binary_o)
  );	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:3:19
endmodule

module bsg_scan_width_p16_xor_p1(	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:6:3
  input  [15:0] i,	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:6:51
  output [15:0] o	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:6:65
);

  wire t_1__14_ = i[14] ^ i[15];	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:7:10, :8:10, :9:10
  wire t_1__13_ = i[13] ^ i[14];	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:8:10, :10:10, :11:10
  wire t_1__12_ = i[12] ^ i[13];	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:10:10, :12:10, :13:10
  wire t_1__11_ = i[11] ^ i[12];	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:12:10, :14:10, :15:10
  wire t_1__10_ = i[10] ^ i[11];	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:14:10, :16:10, :17:11
  wire t_1__9_ = i[9] ^ i[10];	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:16:10, :18:11, :19:11
  wire t_1__8_ = i[8] ^ i[9];	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:18:11, :20:11, :21:11
  wire t_1__7_ = i[7] ^ i[8];	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:20:11, :22:11, :23:11
  wire t_1__6_ = i[6] ^ i[7];	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:22:11, :24:11, :25:11
  wire t_1__5_ = i[5] ^ i[6];	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:24:11, :26:11, :27:11
  wire t_1__4_ = i[4] ^ i[5];	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:26:11, :28:11, :29:11
  wire t_1__3_ = i[3] ^ i[4];	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:28:11, :30:11, :31:11
  wire t_1__2_ = i[2] ^ i[3];	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:30:11, :32:11, :33:11
  wire t_2__13_ = t_1__13_ ^ i[15];	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:7:10, :11:10, :36:11
  wire t_2__12_ = t_1__12_ ^ t_1__14_;	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:9:10, :13:10, :37:11
  wire t_2__11_ = t_1__11_ ^ t_1__13_;	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:11:10, :15:10, :38:11
  wire t_2__10_ = t_1__10_ ^ t_1__12_;	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:13:10, :17:11, :39:11
  wire t_2__9_ = t_1__9_ ^ t_1__11_;	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:15:10, :19:11, :40:11
  wire t_2__8_ = t_1__8_ ^ t_1__10_;	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:17:11, :21:11, :41:11
  wire t_2__7_ = t_1__7_ ^ t_1__9_;	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:19:11, :23:11, :42:11
  wire t_2__6_ = t_1__6_ ^ t_1__8_;	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:21:11, :25:11, :43:11
  wire t_2__5_ = t_1__5_ ^ t_1__7_;	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:23:11, :27:11, :44:11
  wire t_2__4_ = t_1__4_ ^ t_1__6_;	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:25:11, :29:11, :45:11
  wire t_3__11_ = t_2__11_ ^ i[15];	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:7:10, :38:11, :46:11
  wire t_3__10_ = t_2__10_ ^ t_1__14_;	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:9:10, :39:11, :47:11
  wire t_3__9_ = t_2__9_ ^ t_2__13_;	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:36:11, :40:11, :48:11
  wire t_3__8_ = t_2__8_ ^ t_2__12_;	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:37:11, :41:11, :49:11
  assign o =
    {i[15],
     t_1__14_,
     t_2__13_,
     t_2__12_,
     t_3__11_,
     t_3__10_,
     t_3__9_,
     t_3__8_,
     t_2__7_ ^ t_2__11_ ^ i[15],
     t_2__6_ ^ t_2__10_ ^ t_1__14_,
     t_2__5_ ^ t_2__9_ ^ t_2__13_,
     t_2__4_ ^ t_2__8_ ^ t_2__12_,
     t_1__3_ ^ t_1__5_ ^ t_2__7_ ^ t_3__11_,
     t_1__2_ ^ t_1__4_ ^ t_2__6_ ^ t_3__10_,
     i[1] ^ i[2] ^ t_1__3_ ^ t_2__5_ ^ t_3__9_,
     i[0] ^ i[1] ^ t_1__2_ ^ t_2__4_ ^ t_3__8_};	// /tmp/tmp.4eIHCXGQA7/21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.cleaned.mlir:7:10, :9:10, :27:11, :29:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:11, :45:11, :46:11, :47:11, :48:11, :49:11, :50:11, :51:11, :52:11, :53:11, :54:11, :55:11, :56:11, :57:11, :58:11, :59:5
endmodule

