//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Jul 31 20:29:38 2014 (1406860178)
// Cuda compilation tools, release 6.5, V6.5.14
//

.version 4.1
.target sm_20
.address_size 64


.visible .entry _Z8BWkernelPiS_i(
	.param .u64 _Z8BWkernelPiS_i_param_0,
	.param .u64 _Z8BWkernelPiS_i_param_1,
	.param .u32 _Z8BWkernelPiS_i_param_2
)
{
	.reg .pred 	%p<4>;
	.reg .s32 	%r<16>;
	.reg .s64 	%rd<9>;


	ld.param.u64 	%rd3, [_Z8BWkernelPiS_i_param_0];
	ld.param.u64 	%rd2, [_Z8BWkernelPiS_i_param_1];
	cvta.to.global.u64 	%rd1, %rd3;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r10, %r2, 12;
	mov.u32 	%r3, %tid.x;
	add.s32 	%r14, %r10, %r3;
	mov.u32 	%r15, 0;
	setp.lt.s32	%p1, %r14, 4096;
	@%p1 bra 	BB0_1;
	bra.uni 	BB0_2;

BB0_1:
	.pragma "nounroll";
	mul.wide.s32 	%rd4, %r14, 4;
	add.s64 	%rd5, %rd1, %rd4;
	ld.global.u32 	%r13, [%rd5];
	add.s32 	%r15, %r13, %r15;
	add.s32 	%r14, %r14, %r1;
	setp.lt.s32	%p2, %r14, 4096;
	@%p2 bra 	BB0_1;

BB0_2:
	setp.ne.s32	%p3, %r3, 0;
	@%p3 bra 	BB0_4;

	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r2, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.u32 	[%rd8], %r15;

BB0_4:
	ret;
}


