
<!--
This XML file (created on Wed Jul 05 11:19:00 2006) contains limited information
from the compilation of logic designs using Quartus II software (BUT NOT THE
LOGIC DESIGN FILES) that will be transmitted to Altera Corporation through
operation of the "TalkBack" feature.  To enable/disable this feature, run
qtb_install.exe located in your quartus/bin folder.  For more information, go
to www.altera.com/products/software/download/dnl-download_license.html
-->
<talkback>
<ver>6.0</ver>
<schema>quartus_version_6.0_build_202.xsd</schema>
<license>
	<host_id>0004615a8257</host_id>
	<nic_id>0004615a8257</nic_id>
	<cdrive_id>6c1257ae</cdrive_id>
</license>
<tool>
	<name>Quartus II</name>
	<version>6.0</version>
	<build>Build 202</build>
	<service_pack_label>1</service_pack_label>
	<binary_type>32</binary_type>
	<module>quartus_tan</module>
	<edition>Web Edition</edition>
	<eval>Licensed</eval>
	<compilation_end_time>Wed Jul 05 11:19:00 2006</compilation_end_time>
</tool>
<machine>
	<os>Windows XP</os>
	<cpu>
		<proc_count>1</proc_count>
		<cpu_freq units="MHz">1503</cpu_freq>
	</cpu>
	<ram units="MB">512</ram>
</machine>
<project>C:/altera/FPGA_course/ex10/ex10</project>
<revision>ex10</revision>
<compilation_summary>
	<flow_status>Successful - Wed Jul 05 11:18:59 2006</flow_status>
	<quartus_ii_version>6.0 Build 202 06/20/2006 SP 1 SJ Web Edition</quartus_ii_version>
	<revision_name>ex10</revision_name>
	<top_level_entity_name>ex10</top_level_entity_name>
	<family>Cyclone</family>
	<device>EP1C12F256C7</device>
	<timing_models>Final</timing_models>
	<met_timing_requirements>Yes</met_timing_requirements>
	<total_logic_elements>1,013 / 12,060 ( 8 % )</total_logic_elements>
	<total_pins>10 / 185 ( 5 % )</total_pins>
	<total_virtual_pins>0</total_virtual_pins>
	<total_memory_bits>147,456 / 239,616 ( 62 % )</total_memory_bits>
	<total_plls>0 / 2 ( 0 % )</total_plls>
</compilation_summary>
<mep_data>
	<command_line>quartus_tan --read_settings_files=off --write_settings_files=off ex10 -c ex10 --timing_analysis_only</command_line>
</mep_data>
<software_data>
	<smart_recompile>off</smart_recompile>
</software_data>
<messages>
	<warning>Warning: Found pins functioning as undefined clocks and/or memory enables</warning>
	<info>Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning</info>
	<info>Info: Elapsed time: 00:00:02</info>
	<info>Info: Processing ended: Wed Jul 05 11:18:59 2006</info>
	<info>Info: All timing requirements were met. See Report window for more details.</info>
	<info>Info: th for register &quot;sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]&quot; (data pin = &quot;altera_internal_jtag~TMSUTAP&quot;, clock pin = &quot;altera_internal_jtag~TCKUTAP&quot;) is 2.318 ns</info>
</messages>
<clock_settings_summary>
	<row>
		<clock_node_name>12_288MHz</clock_node_name>
		<clock_setting_name>clk_codec</clock_setting_name>
		<type>User Pin</type>
		<fmax_requirement units="MHz">12.29</fmax_requirement>
		<early_latency units="ns">0.000</early_latency>
		<late_latency units="ns">0.000</late_latency>
		<multiply_base_fmax_by>N/A</multiply_base_fmax_by>
		<divide_base_fmax_by>N/A</divide_base_fmax_by>
		<offset>N/A</offset>
	</row>
	<row>
		<clock_node_name>altera_internal_jtag~TCKUTAP</clock_node_name>
		<type>User Pin</type>
		<fmax_requirement>None</fmax_requirement>
		<early_latency units="ns">0.000</early_latency>
		<late_latency units="ns">0.000</late_latency>
		<multiply_base_fmax_by>N/A</multiply_base_fmax_by>
		<divide_base_fmax_by>N/A</divide_base_fmax_by>
		<offset>N/A</offset>
	</row>
</clock_settings_summary>
<performance>
	<nonclk>
		<type>Worst-case tsu</type>
		<slack>N/A</slack>
		<required>None</required>
		<actual>0.654 ns</actual>
	</nonclk>
	<nonclk>
		<type>Worst-case tco</type>
		<slack>N/A</slack>
		<required>None</required>
		<actual>12.899 ns</actual>
	</nonclk>
	<nonclk>
		<type>Worst-case tpd</type>
		<slack>N/A</slack>
		<required>None</required>
		<actual>1.879 ns</actual>
	</nonclk>
	<nonclk>
		<type>Worst-case th</type>
		<slack>N/A</slack>
		<required>None</required>
		<actual>2.318 ns</actual>
	</nonclk>
	<clk>
		<name>12_288MHz</name>
		<slack>73.240 ns</slack>
		<required>12.29 MHz ( period = 81.380 ns )</required>
		<actual>122.85 MHz ( period = 8.140 ns )</actual>
	</clk>
	<clk>
		<name>altera_internal_jtag~TCKUTAP</name>
		<slack>N/A</slack>
		<required>None</required>
		<actual>88.56 MHz ( period = 11.292 ns )</actual>
	</clk>
</performance>
</talkback>
