EDA Netlist Writer report for ARMv4ISA_Proccessor
Sun Apr  3 22:56:56 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Simulation Settings
  4. Simulation Generated Files
  5. Board-Level Settings
  6. Board-Level Generated Files
  7. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; EDA Netlist Writer Summary                                                    ;
+---------------------------------------+---------------------------------------+
; EDA Netlist Writer Status             ; Successful - Sun Apr  3 22:56:56 2022 ;
; Revision Name                         ; ARMv4ISA_Proccessor                   ;
; Top-level Entity Name                 ; de0_nano_soc_baseline                 ;
; Family                                ; Cyclone V                             ;
; Simulation Files Creation             ; Successful                            ;
; Board Signal Integrity Files Creation ; Successful                            ;
; Board Timing Analysis Files Creation  ; Successful                            ;
; Board Boundary Scan Files Creation    ; Successful                            ;
+---------------------------------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                    ;
+---------------------------------------------------------------------------------------------------+--------------------+
; Option                                                                                            ; Setting            ;
+---------------------------------------------------------------------------------------------------+--------------------+
; Tool Name                                                                                         ; ModelSim (Verilog) ;
; Generate functional simulation netlist                                                            ; On                 ;
; Truncate long hierarchy paths                                                                     ; Off                ;
; Map illegal HDL characters                                                                        ; Off                ;
; Flatten buses into individual nodes                                                               ; Off                ;
; Maintain hierarchy                                                                                ; Off                ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                ;
; Enable glitch filtering                                                                           ; Off                ;
; Do not write top level VHDL entity                                                                ; Off                ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                ;
; Architecture name in VHDL output netlist                                                          ; structure          ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                ;
+---------------------------------------------------------------------------------------------------+--------------------+


+-------------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                      ;
+-------------------------------------------------------------------------------------------------+
; Generated Files                                                                                 ;
+-------------------------------------------------------------------------------------------------+
; C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/simulation/modelsim/ARMv4ISA_Proccessor.vo ;
+-------------------------------------------------------------------------------------------------+


+-----------------------------------------+
; Board-Level Settings                    ;
+-------------------------------+---------+
; Option                        ; Setting ;
+-------------------------------+---------+
; Board Signal Integrity Format ; HSPICE  ;
; Board Timing Analysis Format  ; STAMP   ;
; Board Boundary Scan Format    ; BSDL    ;
+-------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board-Level Generated Files                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Signal Integrity                                                                                                                                                                      ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/5csema4_af11_fpga_clk_50_in.sp                                                                                        ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/drive_select_io.lib                                                                                               ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/cv_ff.inc                                                                                                         ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/lvds_input_load.inc                                                                                               ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/lvds_oct_load.inc                                                                                                 ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/lvds_oct_rd.inc                                                                                                   ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/lvds_output.inc                                                                                                   ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/io_buffer_load.inc                                                                                                ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/io_buffer_octrt.inc                                                                                               ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/slew_rate_control.lib                                                                                             ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/io_load.lib                                                                                                       ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/lvds_preemphasis_select.lib                                                                                       ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/package.lib                                                                                                       ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/cv_tt.inc                                                                                                         ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/cv_ss.inc                                                                                                         ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/lvds_output_load.inc                                                                                              ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/io_buffer.inc                                                                                                     ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/io_buffer_octrs.inc                                                                                               ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/io_octrs_calibrated.lib                                                                                           ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/lvds_vod_select.lib                                                                                               ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/io_octrt_calibrated.lib                                                                                           ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/output_delay_control.lib                                                                                          ;
; Board Timing Analysis                                                                                                                                                                       ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp/C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_6_1100mv_85c_board_slow.mod    ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp/C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_6_1100mv_85c_board_slow.data   ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp/C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_6_1100mv_0c_board_slow.mod     ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp/C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_6_1100mv_0c_board_slow.data    ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp/C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_min_1100mv_0c_board_fast.mod   ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp/C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_min_1100mv_0c_board_fast.data  ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp/C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_min_1100mv_85c_board_fast.mod  ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp/C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_min_1100mv_85c_board_fast.data ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp/C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_board.mod                      ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp/C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_board.data                     ;
; Board Boundary Scan                                                                                                                                                                         ;
;     C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/bsd/5CSEMA4U23C6_pre.bsd                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sun Apr  3 22:56:49 2022
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off ARMv4ISA_Proccessor -c ARMv4ISA_Proccessor
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/21.1/quartus/bin64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file ARMv4ISA_Proccessor.vo in folder "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/simulation/modelsim/" for EDA simulation tool
Info (199047): Generated files "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_6_1100mv_85c_board_slow.mod" and "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_6_1100mv_85c_board_slow.data"
Info (199047): Generated files "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_6_1100mv_0c_board_slow.mod" and "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_6_1100mv_0c_board_slow.data"
Info (199047): Generated files "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_min_1100mv_0c_board_fast.mod" and "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_min_1100mv_0c_board_fast.data"
Info (199047): Generated files "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_min_1100mv_85c_board_fast.mod" and "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_min_1100mv_85c_board_fast.data"
Info (199047): Generated files "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_board.mod" and "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_board.data"
Warning (199059): Can't generate files for ViewDraw EDA tool -- device family not supported in ViewDraw Flow
Info (199053): Generated 22 HSPICE Output files for board level analysis
    Info (199051): Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/5csema4_af11_fpga_clk_50_in.sp for board level analysis
    Info (199051): Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/drive_select_io.lib for board level analysis
    Info (199051): Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/cv_ff.inc for board level analysis
    Info (199051): Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/lvds_input_load.inc for board level analysis
    Info (199051): Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/lvds_oct_load.inc for board level analysis
    Info (199051): Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/lvds_oct_rd.inc for board level analysis
    Info (199051): Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/lvds_output.inc for board level analysis
    Info (199051): Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/io_buffer_load.inc for board level analysis
    Info (199051): Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/io_buffer_octrt.inc for board level analysis
    Info (199051): Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/slew_rate_control.lib for board level analysis
    Info (199051): Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/io_load.lib for board level analysis
    Info (199051): Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/lvds_preemphasis_select.lib for board level analysis
    Info (199051): Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/package.lib for board level analysis
    Info (199051): Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/cv_tt.inc for board level analysis
    Info (199051): Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/cv_ss.inc for board level analysis
    Info (199051): Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/lvds_output_load.inc for board level analysis
    Info (199051): Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/io_buffer.inc for board level analysis
    Info (199051): Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/io_buffer_octrs.inc for board level analysis
    Info (199051): Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/io_octrs_calibrated.lib for board level analysis
    Info (199051): Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/lvds_vod_select.lib for board level analysis
    Info (199051): Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/io_octrt_calibrated.lib for board level analysis
    Info (199051): Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/output_delay_control.lib for board level analysis
Info: TOTAL BSCAN REGISTERS IS 399
Info: TOTAL IO PAD COUNT IS 379
Info: CYCLONE_V_5CSEMA4U23 has 333 JTAG SEQUENCE AVAILABLE
Info (199065): Generated Boundary-Scan Description Language output file C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/bsd/5CSEMA4U23C6_pre.bsd for board-level analysis
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4758 megabytes
    Info: Processing ended: Sun Apr  3 22:56:56 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


