// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "05/20/2017 05:02:08"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module PROCESSOR (
	MAIN_CLOCK,
	RESET,
	RX_PIN,
	TX_PIN,
	ENABLE_PROCESS_START,
	ENABLE_DATA_TRANSMISSION,
	CURRENTADDRESS,
	BUS_TO_RAM,
	INSTRUCTIONADDRESS,
	CURRENTINSTRUCTION,
	OUTPUT_FROM_RAM,
	WEN,
	TICKK);
input 	MAIN_CLOCK;
input 	RESET;
input 	RX_PIN;
output 	TX_PIN;
output 	ENABLE_PROCESS_START;
output 	ENABLE_DATA_TRANSMISSION;
output 	[15:0] CURRENTADDRESS;
output 	[7:0] BUS_TO_RAM;
output 	[7:0] INSTRUCTIONADDRESS;
output 	[7:0] CURRENTINSTRUCTION;
output 	[7:0] OUTPUT_FROM_RAM;
output 	WEN;
output 	TICKK;

// Design Ports Information
// TX_PIN	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENABLE_PROCESS_START	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENABLE_DATA_TRANSMISSION	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENTADDRESS[0]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENTADDRESS[1]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENTADDRESS[2]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENTADDRESS[3]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENTADDRESS[4]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENTADDRESS[5]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENTADDRESS[6]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENTADDRESS[7]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENTADDRESS[8]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENTADDRESS[9]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENTADDRESS[10]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENTADDRESS[11]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENTADDRESS[12]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENTADDRESS[13]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENTADDRESS[14]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENTADDRESS[15]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_TO_RAM[0]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_TO_RAM[1]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_TO_RAM[2]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_TO_RAM[3]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_TO_RAM[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_TO_RAM[5]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_TO_RAM[6]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_TO_RAM[7]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INSTRUCTIONADDRESS[0]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INSTRUCTIONADDRESS[1]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INSTRUCTIONADDRESS[2]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INSTRUCTIONADDRESS[3]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INSTRUCTIONADDRESS[4]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INSTRUCTIONADDRESS[5]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INSTRUCTIONADDRESS[6]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INSTRUCTIONADDRESS[7]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENTINSTRUCTION[0]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENTINSTRUCTION[1]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENTINSTRUCTION[2]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENTINSTRUCTION[3]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENTINSTRUCTION[4]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENTINSTRUCTION[5]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENTINSTRUCTION[6]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENTINSTRUCTION[7]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTPUT_FROM_RAM[0]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTPUT_FROM_RAM[1]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTPUT_FROM_RAM[2]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTPUT_FROM_RAM[3]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTPUT_FROM_RAM[4]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTPUT_FROM_RAM[5]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTPUT_FROM_RAM[6]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTPUT_FROM_RAM[7]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WEN	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TICKK	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAIN_CLOCK	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// RESET	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RX_PIN	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Processor_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \TX_PIN~output_o ;
wire \ENABLE_PROCESS_START~output_o ;
wire \ENABLE_DATA_TRANSMISSION~output_o ;
wire \CURRENTADDRESS[0]~output_o ;
wire \CURRENTADDRESS[1]~output_o ;
wire \CURRENTADDRESS[2]~output_o ;
wire \CURRENTADDRESS[3]~output_o ;
wire \CURRENTADDRESS[4]~output_o ;
wire \CURRENTADDRESS[5]~output_o ;
wire \CURRENTADDRESS[6]~output_o ;
wire \CURRENTADDRESS[7]~output_o ;
wire \CURRENTADDRESS[8]~output_o ;
wire \CURRENTADDRESS[9]~output_o ;
wire \CURRENTADDRESS[10]~output_o ;
wire \CURRENTADDRESS[11]~output_o ;
wire \CURRENTADDRESS[12]~output_o ;
wire \CURRENTADDRESS[13]~output_o ;
wire \CURRENTADDRESS[14]~output_o ;
wire \CURRENTADDRESS[15]~output_o ;
wire \BUS_TO_RAM[0]~output_o ;
wire \BUS_TO_RAM[1]~output_o ;
wire \BUS_TO_RAM[2]~output_o ;
wire \BUS_TO_RAM[3]~output_o ;
wire \BUS_TO_RAM[4]~output_o ;
wire \BUS_TO_RAM[5]~output_o ;
wire \BUS_TO_RAM[6]~output_o ;
wire \BUS_TO_RAM[7]~output_o ;
wire \INSTRUCTIONADDRESS[0]~output_o ;
wire \INSTRUCTIONADDRESS[1]~output_o ;
wire \INSTRUCTIONADDRESS[2]~output_o ;
wire \INSTRUCTIONADDRESS[3]~output_o ;
wire \INSTRUCTIONADDRESS[4]~output_o ;
wire \INSTRUCTIONADDRESS[5]~output_o ;
wire \INSTRUCTIONADDRESS[6]~output_o ;
wire \INSTRUCTIONADDRESS[7]~output_o ;
wire \CURRENTINSTRUCTION[0]~output_o ;
wire \CURRENTINSTRUCTION[1]~output_o ;
wire \CURRENTINSTRUCTION[2]~output_o ;
wire \CURRENTINSTRUCTION[3]~output_o ;
wire \CURRENTINSTRUCTION[4]~output_o ;
wire \CURRENTINSTRUCTION[5]~output_o ;
wire \CURRENTINSTRUCTION[6]~output_o ;
wire \CURRENTINSTRUCTION[7]~output_o ;
wire \OUTPUT_FROM_RAM[0]~output_o ;
wire \OUTPUT_FROM_RAM[1]~output_o ;
wire \OUTPUT_FROM_RAM[2]~output_o ;
wire \OUTPUT_FROM_RAM[3]~output_o ;
wire \OUTPUT_FROM_RAM[4]~output_o ;
wire \OUTPUT_FROM_RAM[5]~output_o ;
wire \OUTPUT_FROM_RAM[6]~output_o ;
wire \OUTPUT_FROM_RAM[7]~output_o ;
wire \WEN~output_o ;
wire \TICKK~output_o ;
wire \MAIN_CLOCK~input_o ;
wire \MAIN_CLOCK~inputclkctrl_outclk ;
wire \Communicator|BAUD_UNIT|Add0~0_combout ;
wire \Communicator|BAUD_UNIT|COUNTER[0]~3_combout ;
wire \RESET~input_o ;
wire \Communicator|BAUD_UNIT|Add0~1 ;
wire \Communicator|BAUD_UNIT|Add0~2_combout ;
wire \Communicator|BAUD_UNIT|COUNTER[1]~2_combout ;
wire \Communicator|BAUD_UNIT|Add0~3 ;
wire \Communicator|BAUD_UNIT|Add0~4_combout ;
wire \Communicator|BAUD_UNIT|Add0~5 ;
wire \Communicator|BAUD_UNIT|Add0~6_combout ;
wire \Communicator|BAUD_UNIT|COUNTER[3]~1_combout ;
wire \Communicator|BAUD_UNIT|Add0~7 ;
wire \Communicator|BAUD_UNIT|Add0~8_combout ;
wire \Communicator|BAUD_UNIT|COUNTER[4]~0_combout ;
wire \Communicator|BAUD_UNIT|Equal0~0_combout ;
wire \Communicator|TX_UNIT|BITS_CACHED[0]~0_combout ;
wire \Communicator|TX_UNIT|BITS_CACHED[0]~3_combout ;
wire \Communicator|TX_UNIT|BITS_CACHED[1]~2_combout ;
wire \Communicator|TX_UNIT|Add1~0_combout ;
wire \Communicator|TX_UNIT|BITS_CACHED[2]~1_combout ;
wire \Communicator|TX_UNIT|NEXT_STATE~4_combout ;
wire \Communicator|TX_UNIT|Selector3~0_combout ;
wire \Communicator|TX_UNIT|Selector3~1_combout ;
wire \Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q ;
wire \Communicator|TX_UNIT|Selector4~2_combout ;
wire \RX_PIN~input_o ;
wire \Communicator|RX_UNIT|SAMPLE_COUNTER[0]~0_combout ;
wire \Communicator|RX_UNIT|SAMPLE_COUNTER[0]~1_combout ;
wire \Bridge|always0~6_combout ;
wire \Communicator|RX_UNIT|SAMPLE_COUNTER[0]~2_combout ;
wire \Communicator|RX_UNIT|SAMPLE_COUNTER[0]~3_combout ;
wire \Communicator|RX_UNIT|SAMPLE_COUNTER[0]~7_combout ;
wire \Communicator|RX_UNIT|SAMPLE_COUNTER[1]~6_combout ;
wire \Communicator|RX_UNIT|Add0~1_combout ;
wire \Communicator|RX_UNIT|SAMPLE_COUNTER[2]~5_combout ;
wire \Communicator|RX_UNIT|Add0~0_combout ;
wire \Communicator|RX_UNIT|SAMPLE_COUNTER[3]~4_combout ;
wire \Communicator|RX_UNIT|Equal1~0_combout ;
wire \Communicator|RX_UNIT|NEXT_STATE~5_combout ;
wire \Communicator|RX_UNIT|Selector0~0_combout ;
wire \Communicator|RX_UNIT|CURRENT_STATE.IDLE_STATE~q ;
wire \Communicator|RX_UNIT|Selector1~0_combout ;
wire \Communicator|RX_UNIT|Selector1~1_combout ;
wire \Communicator|RX_UNIT|CURRENT_STATE.INITIAL_STATE~q ;
wire \Communicator|RX_UNIT|Selector2~1_combout ;
wire \Communicator|RX_UNIT|Selector2~2_combout ;
wire \Communicator|RX_UNIT|CURRENT_STATE.FETCHING_STATE~q ;
wire \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[1]~0_combout ;
wire \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[0]~3_combout ;
wire \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[1]~2_combout ;
wire \Communicator|RX_UNIT|Add1~0_combout ;
wire \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[2]~1_combout ;
wire \Communicator|RX_UNIT|NEXT_STATE~4_combout ;
wire \Communicator|RX_UNIT|Selector3~1_combout ;
wire \Communicator|RX_UNIT|CURRENT_STATE.END_STATE~q ;
wire \Bridge|Add0~0_combout ;
wire \Bridge|Add0~1 ;
wire \Bridge|Add0~2_combout ;
wire \Bridge|RAM_ADDRESS[1]~13_combout ;
wire \Bridge|Add0~3 ;
wire \Bridge|Add0~4_combout ;
wire \Bridge|RAM_ADDRESS[2]~14_combout ;
wire \Bridge|Add0~5 ;
wire \Bridge|Add0~6_combout ;
wire \Bridge|RAM_ADDRESS[3]~12_combout ;
wire \Bridge|always0~8_combout ;
wire \Bridge|Add0~7 ;
wire \Bridge|Add0~8_combout ;
wire \Bridge|RAM_ADDRESS[4]~4_combout ;
wire \Bridge|Add0~9 ;
wire \Bridge|Add0~10_combout ;
wire \Bridge|RAM_ADDRESS[5]~5_combout ;
wire \Bridge|Add0~11 ;
wire \Bridge|Add0~12_combout ;
wire \Bridge|RAM_ADDRESS[6]~6_combout ;
wire \Bridge|Add0~13 ;
wire \Bridge|Add0~14_combout ;
wire \Bridge|RAM_ADDRESS[7]~7_combout ;
wire \Bridge|Add0~15 ;
wire \Bridge|Add0~16_combout ;
wire \Bridge|RAM_ADDRESS[8]~8_combout ;
wire \Bridge|Add0~17 ;
wire \Bridge|Add0~18_combout ;
wire \Bridge|RAM_ADDRESS[9]~9_combout ;
wire \Bridge|Add0~19 ;
wire \Bridge|Add0~20_combout ;
wire \Bridge|RAM_ADDRESS[10]~10_combout ;
wire \Bridge|Add0~21 ;
wire \Bridge|Add0~22_combout ;
wire \Bridge|RAM_ADDRESS[11]~11_combout ;
wire \Bridge|Add0~23 ;
wire \Bridge|Add0~24_combout ;
wire \Bridge|RAM_ADDRESS[12]~0_combout ;
wire \Bridge|Add0~25 ;
wire \Bridge|Add0~26_combout ;
wire \Bridge|RAM_ADDRESS[13]~1_combout ;
wire \Bridge|Add0~27 ;
wire \Bridge|Add0~28_combout ;
wire \Bridge|RAM_ADDRESS[14]~2_combout ;
wire \Bridge|Add0~29 ;
wire \Bridge|Add0~30_combout ;
wire \Bridge|RAM_ADDRESS[15]~3_combout ;
wire \Bridge|always0~2_combout ;
wire \Bridge|always0~3_combout ;
wire \Communicator|BAUD_UNIT|Equal0~1_combout ;
wire \Bridge|always0~4_combout ;
wire \Bridge|always0~5_combout ;
wire \Bridge|always0~9_combout ;
wire \Bridge|RAM_ADDRESS[0]~15_combout ;
wire \Bridge|always0~7_combout ;
wire \Bridge|always0~10_combout ;
wire \Bridge|START_PROCESSING~0_combout ;
wire \Bridge|DATA_RECEIPTION_COMPLETE_FLAG~q ;
wire \Processor|Clock|ACCUMULATOR[0]~2_combout ;
wire \Processor|Clock|ACCUMULATOR[1]~1_combout ;
wire \PathSelector|always0~0_combout ;
wire \Processor|Clock|ACCUMULATOR[2]~0_combout ;
wire \Processor|Clock|TICK~0_combout ;
wire \Processor|Clock|TICK~1_combout ;
wire \Processor|Clock|TICK~feeder_combout ;
wire \Processor|Clock|TICK~q ;
wire \Processor|CUnit|Selector4~3_combout ;
wire \Processor|Clock|TICK~clkctrl_outclk ;
wire \Processor|CUnit|Selector2~0_combout ;
wire \Processor|CUnit|WideOr5~4_combout ;
wire \Processor|CUnit|WideOr5~0_combout ;
wire \Processor|CUnit|WideOr5~1_combout ;
wire \Processor|CUnit|WideOr5~2_combout ;
wire \Processor|CUnit|WideOr5~3_combout ;
wire \Processor|CUnit|WideOr5~5_combout ;
wire \Processor|CUnit|WideOr2~3_combout ;
wire \Processor|CUnit|WideOr2~0_combout ;
wire \Processor|CUnit|WideOr0~0_combout ;
wire \Processor|CUnit|WideOr0~1_combout ;
wire \Processor|CUnit|WideOr0~2_combout ;
wire \Processor|CUnit|WideOr0~2clkctrl_outclk ;
wire \Processor|CUnit|WideOr7~1_combout ;
wire \Processor|CUnit|WideOr7~2_combout ;
wire \Processor|CUnit|WideOr7~3_combout ;
wire \Processor|CUnit|WideOr7~0_combout ;
wire \Processor|CUnit|WideOr7~4_combout ;
wire \Processor|CUnit|WideOr7~5_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[0]~16_combout ;
wire \Processor|CUnit|WideOr18~2_combout ;
wire \Processor|CUnit|WideOr18~3_combout ;
wire \Processor|CUnit|Decoder0~10_combout ;
wire \Processor|CUnit|Decoder0~11_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[10]~18_combout ;
wire \PathSelector|comb~0_combout ;
wire \PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ;
wire \Processor|REGISTER_01|OUT[0]~16_combout ;
wire \Processor|CUnit|Decoder0~19_combout ;
wire \Processor|CUnit|Decoder0~20_combout ;
wire \Processor|CUnit|Decoder0~15_combout ;
wire \Processor|CUnit|Decoder0~24_combout ;
wire \Processor|REGISTER_01|OUT[2]~18_combout ;
wire \Processor|REGISTER_01|OUT[0]~17 ;
wire \Processor|REGISTER_01|OUT[1]~19_combout ;
wire \Processor|REGISTER_AC|OUT[0]~16_combout ;
wire \Processor|CUnit|WideOr11~0_combout ;
wire \Processor|CUnit|WideOr11~1_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[0]~17 ;
wire \Processor|PROGRAM_COUNTER|OUT[1]~19_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[1]~20 ;
wire \Processor|PROGRAM_COUNTER|OUT[2]~21_combout ;
wire \Processor|REGISTER_AC|OUT[1]~20 ;
wire \Processor|REGISTER_AC|OUT[2]~21_combout ;
wire \Processor|REGISTER_AC|OUT[2]~22 ;
wire \Processor|REGISTER_AC|OUT[3]~23_combout ;
wire \Processor|CUnit|WideOr9~0_combout ;
wire \Processor|CUnit|WideOr9~1_combout ;
wire \Processor|CUnit|WideOr9~2_combout ;
wire \Processor|CUnit|WideOr9~3_combout ;
wire \Processor|CUnit|WideOr9~4_combout ;
wire \Processor|REGISTER_02|OUT[0]~16_combout ;
wire \Processor|CUnit|Decoder0~14_combout ;
wire \Processor|CUnit|Decoder0~21_combout ;
wire \Processor|CUnit|Decoder0~25_combout ;
wire \Processor|REGISTER_02|OUT[1]~18_combout ;
wire \Processor|REGISTER_02|OUT[0]~17 ;
wire \Processor|REGISTER_02|OUT[1]~19_combout ;
wire \Processor|REGISTER_02|OUT[1]~20 ;
wire \Processor|REGISTER_02|OUT[2]~21_combout ;
wire \Processor|REGISTER_02|OUT[2]~22 ;
wire \Processor|REGISTER_02|OUT[3]~23_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[2]~22 ;
wire \Processor|PROGRAM_COUNTER|OUT[3]~23_combout ;
wire \PathSelector|Selector25~0_combout ;
wire \PathSelector|COMMAND.STORE_DATA_TO_MEMORY_327~combout ;
wire \PathSelector|WideNor0~0_combout ;
wire \PathSelector|WideNor0~0clkctrl_outclk ;
wire \PathSelector|RAM_CLOCK~combout ;
wire \PathSelector|RAM_CLOCK~clkctrl_outclk ;
wire \Processor|REGISTER_01|OUT[13]~44 ;
wire \Processor|REGISTER_01|OUT[14]~45_combout ;
wire \Processor|REGISTER_02|OUT[3]~24 ;
wire \Processor|REGISTER_02|OUT[4]~25_combout ;
wire \Processor|REGISTER_AC|OUT[3]~24 ;
wire \Processor|REGISTER_AC|OUT[4]~25_combout ;
wire \Processor|REGISTER_AC|OUT[4]~26 ;
wire \Processor|REGISTER_AC|OUT[5]~27_combout ;
wire \Processor|REGISTER_AC|OUT[5]~28 ;
wire \Processor|REGISTER_AC|OUT[6]~29_combout ;
wire \Processor|ALUnit|Mux11~0_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[3]~24 ;
wire \Processor|PROGRAM_COUNTER|OUT[4]~25_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[4]~26 ;
wire \Processor|PROGRAM_COUNTER|OUT[5]~27_combout ;
wire \Processor|CUnit|SELECTORS~2_combout ;
wire \Processor|CUnit|SELECTORS~3_combout ;
wire \PathSelector|Selector22~0_combout ;
wire \MainMemory|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \Processor|CUnit|SELECTORS~0_combout ;
wire \Processor|CUnit|SELECTORS~1_combout ;
wire \PathSelector|Selector24~0_combout ;
wire \PathSelector|WRITE_TO_RAM~combout ;
wire \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ;
wire \Communicator|RX_UNIT|CACHE[7]~feeder_combout ;
wire \Communicator|RX_UNIT|CACHE[0]~0_combout ;
wire \PathSelector|Selector5~0_combout ;
wire \PathSelector|Selector8~0_combout ;
wire \PathSelector|Selector9~0_combout ;
wire \PathSelector|Selector10~0_combout ;
wire \PathSelector|Selector11~0_combout ;
wire \PathSelector|Selector12~0_combout ;
wire \PathSelector|Selector13~0_combout ;
wire \PathSelector|Selector14~0_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[6]~30 ;
wire \Processor|PROGRAM_COUNTER|OUT[7]~31_combout ;
wire \MainMemory|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode559w[3]~0_combout ;
wire \PathSelector|Selector7~0_combout ;
wire \Processor|Muxer|Mux7~3_combout ;
wire \Processor|REGISTER_03|OUT[0]~16_combout ;
wire \Processor|CUnit|Decoder0~17_combout ;
wire \Processor|CUnit|Decoder0~18_combout ;
wire \Processor|CUnit|Decoder0~23_combout ;
wire \Processor|REGISTER_03|OUT[10]~18_combout ;
wire \Processor|REGISTER_03|OUT[0]~17 ;
wire \Processor|REGISTER_03|OUT[1]~19_combout ;
wire \Processor|REGISTER_03|OUT[1]~20 ;
wire \Processor|REGISTER_03|OUT[2]~21_combout ;
wire \Processor|REGISTER_03|OUT[2]~22 ;
wire \Processor|REGISTER_03|OUT[3]~23_combout ;
wire \Processor|REGISTER_03|OUT[3]~24 ;
wire \Processor|REGISTER_03|OUT[4]~25_combout ;
wire \Processor|REGISTER_03|OUT[4]~26 ;
wire \Processor|REGISTER_03|OUT[5]~27_combout ;
wire \Processor|REGISTER_03|OUT[5]~28 ;
wire \Processor|REGISTER_03|OUT[6]~29_combout ;
wire \Processor|REGISTER_03|OUT[6]~30 ;
wire \Processor|REGISTER_03|OUT[7]~31_combout ;
wire \Processor|REGISTER_03|OUT[7]~32 ;
wire \Processor|REGISTER_03|OUT[8]~33_combout ;
wire \Processor|CUnit|Decoder0~13_combout ;
wire \Processor|CUnit|Decoder0~16_combout ;
wire \Processor|Muxer|Mux1~0_combout ;
wire \Processor|Muxer|Mux1~1_combout ;
wire \Processor|REGISTER_AC|OUT[6]~30 ;
wire \Processor|REGISTER_AC|OUT[7]~31_combout ;
wire \Processor|CUnit|WideOr13~3_combout ;
wire \Processor|CUnit|WideOr13~0_combout ;
wire \Processor|CUnit|WideOr13~1_combout ;
wire \Processor|CUnit|WideOr13~2_combout ;
wire \Processor|CUnit|WideOr13~4_combout ;
wire \Processor|Muxer|Mux8~0_combout ;
wire \Processor|Muxer|Mux8~1_combout ;
wire \Processor|ALUnit|Add0~23_combout ;
wire \Processor|Muxer|Mux9~0_combout ;
wire \Processor|Muxer|Mux9~1_combout ;
wire \Processor|ALUnit|Add0~20_combout ;
wire \Processor|Muxer|Mux10~0_combout ;
wire \Processor|Muxer|Mux10~1_combout ;
wire \Processor|ALUnit|Add0~17_combout ;
wire \PathSelector|Selector4~0_combout ;
wire \Processor|REGISTER_03|OUT[8]~34 ;
wire \Processor|REGISTER_03|OUT[9]~35_combout ;
wire \Processor|GENERAL_REGISTER|OUT[9]~feeder_combout ;
wire \Processor|REGISTER_AC|OUT[8]~34 ;
wire \Processor|REGISTER_AC|OUT[9]~35_combout ;
wire \Processor|ALUnit|Add0~29_combout ;
wire \Processor|ALUnit|Add0~26_combout ;
wire \Processor|ALUnit|Add0~25 ;
wire \Processor|ALUnit|Add0~28 ;
wire \Processor|ALUnit|Add0~30_combout ;
wire \Processor|ALUnit|Mux11~1_combout ;
wire \Processor|REGISTER_AC|OUT[9]~36 ;
wire \Processor|REGISTER_AC|OUT[10]~37_combout ;
wire \Processor|REGISTER_AC|OUT[10]~38 ;
wire \Processor|REGISTER_AC|OUT[11]~39_combout ;
wire \Processor|REGISTER_03|OUT[9]~36 ;
wire \Processor|REGISTER_03|OUT[10]~37_combout ;
wire \Processor|Muxer|Mux5~0_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[7]~32 ;
wire \Processor|PROGRAM_COUNTER|OUT[8]~33_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[8]~34 ;
wire \Processor|PROGRAM_COUNTER|OUT[9]~35_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[9]~36 ;
wire \Processor|PROGRAM_COUNTER|OUT[10]~37_combout ;
wire \Processor|Muxer|Mux5~1_combout ;
wire \Processor|GENERAL_REGISTER|OUT[10]~feeder_combout ;
wire \Processor|Muxer|Mux5~2_combout ;
wire \Processor|Muxer|Mux5~3_combout ;
wire \Processor|Muxer|Mux5~4_combout ;
wire \Processor|REGISTER_03|OUT[10]~38 ;
wire \Processor|REGISTER_03|OUT[11]~39_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[10]~38 ;
wire \Processor|PROGRAM_COUNTER|OUT[11]~39_combout ;
wire \Processor|Muxer|Mux4~0_combout ;
wire \Processor|Muxer|Mux1~2_combout ;
wire \Processor|Muxer|Mux4~1_combout ;
wire \Processor|Muxer|Mux4~2_combout ;
wire \Processor|Muxer|Mux4~3_combout ;
wire \Processor|Muxer|Mux4~4_combout ;
wire \Processor|ALUnit|Add0~35_combout ;
wire \Processor|ALUnit|Add0~32_combout ;
wire \Processor|ALUnit|Add0~31 ;
wire \Processor|ALUnit|Add0~34 ;
wire \Processor|ALUnit|Add0~36_combout ;
wire \Processor|ALUnit|Mux13~1_combout ;
wire \Processor|ALUnit|Mux13~2_combout ;
wire \Processor|ALUnit|Mux13~3_combout ;
wire \Processor|ALUnit|C_bus~8_combout ;
wire \Processor|ALUnit|Mux13~0_combout ;
wire \Processor|ALUnit|Mux13~4_combout ;
wire \Processor|REGISTER_AC|OUT[11]~40 ;
wire \Processor|REGISTER_AC|OUT[12]~41_combout ;
wire \Processor|Muxer|Mux3~3_combout ;
wire \Processor|GENERAL_REGISTER|OUT[12]~feeder_combout ;
wire \Processor|REGISTER_03|OUT[11]~40 ;
wire \Processor|REGISTER_03|OUT[12]~41_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[11]~40 ;
wire \Processor|PROGRAM_COUNTER|OUT[12]~41_combout ;
wire \Processor|Muxer|Mux3~0_combout ;
wire \Processor|Muxer|Mux3~1_combout ;
wire \Processor|Muxer|Mux3~2_combout ;
wire \Processor|Muxer|Mux3~4_combout ;
wire \Processor|ALUnit|Add0~38_combout ;
wire \Processor|ALUnit|Add0~37 ;
wire \Processor|ALUnit|Add0~39_combout ;
wire \Processor|REGISTER_AC|OUT[12]~42 ;
wire \Processor|REGISTER_AC|OUT[13]~43_combout ;
wire \Processor|REGISTER_AC|OUT[13]~44 ;
wire \Processor|REGISTER_AC|OUT[14]~45_combout ;
wire \Processor|ALUnit|Add0~44_combout ;
wire \Processor|ALUnit|Add0~41_combout ;
wire \Processor|ALUnit|Add0~40 ;
wire \Processor|ALUnit|Add0~43 ;
wire \Processor|ALUnit|Add0~45_combout ;
wire \Processor|ALUnit|Mux16~0_combout ;
wire \Processor|ALUnit|Mux16~1_combout ;
wire \Processor|ALUnit|Mux16~2_combout ;
wire \Processor|REGISTER_AC|OUT[14]~46 ;
wire \Processor|REGISTER_AC|OUT[15]~47_combout ;
wire \Processor|ALUnit|Mux17~1_combout ;
wire \Processor|ALUnit|Add0~46 ;
wire \Processor|ALUnit|Add0~47_combout ;
wire \Processor|ALUnit|Mux3~1_combout ;
wire \Processor|ALUnit|Mux17~2_combout ;
wire \Processor|ALUnit|Mux17~3_combout ;
wire \Processor|ALUnit|Mux17~0_combout ;
wire \Processor|ALUnit|Mux17~4_combout ;
wire \Processor|ALUnit|Mux18~0_combout ;
wire \Processor|ALUnit|Mux18~0clkctrl_outclk ;
wire \Processor|CUnit|Decoder0~22_combout ;
wire \Processor|CUnit|WideOr30~3_combout ;
wire \Processor|CUnit|WideOr30~1_combout ;
wire \Processor|CUnit|WideOr30~0_combout ;
wire \Processor|CUnit|WideOr30~2_combout ;
wire \Processor|CUnit|WideOr30~4_combout ;
wire \Processor|REGISTER_AC|OUT[11]~18_combout ;
wire \Processor|ALUnit|Mux16~3_combout ;
wire \Processor|ALUnit|C_bus~9_combout ;
wire \Processor|ALUnit|Add0~42_combout ;
wire \Processor|ALUnit|Mux15~0_combout ;
wire \Processor|ALUnit|Mux15~1_combout ;
wire \Processor|ALUnit|Mux15~2_combout ;
wire \Processor|ALUnit|Mux14~0_combout ;
wire \Processor|ALUnit|Mux14~1_combout ;
wire \Processor|ALUnit|Mux14~2_combout ;
wire \Processor|ALUnit|Mux13~5_combout ;
wire \Processor|ALUnit|Add0~33_combout ;
wire \Processor|ALUnit|Mux12~0_combout ;
wire \Processor|ALUnit|C_bus~7_combout ;
wire \Processor|ALUnit|Mux12~1_combout ;
wire \Processor|ALUnit|Mux12~2_combout ;
wire \Processor|ALUnit|Mux11~2_combout ;
wire \Processor|ALUnit|Mux11~3_combout ;
wire \Processor|ALUnit|Mux11~4_combout ;
wire \Processor|Muxer|Mux6~0_combout ;
wire \Processor|Muxer|Mux6~1_combout ;
wire \Processor|Muxer|Mux6~2_combout ;
wire \Processor|Muxer|Mux6~3_combout ;
wire \Processor|Muxer|Mux6~4_combout ;
wire \PathSelector|Selector17~0_combout ;
wire \PathSelector|Selector18~0_combout ;
wire \PathSelector|Selector19~0_combout ;
wire \PathSelector|Selector20~0_combout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|decode3|w_anode478w[3]~0_combout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~20_combout ;
wire \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~21_combout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0_combout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode548w[3]~0_combout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~22_combout ;
wire \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode537w[3]~0_combout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~23_combout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~24_combout ;
wire \Processor|Muxer|Mux11~2_combout ;
wire \Processor|Muxer|Mux11~3_combout ;
wire \Processor|ALUnit|Add0~14_combout ;
wire \Communicator|RX_UNIT|CACHE[2]~feeder_combout ;
wire \PathSelector|Selector2~0_combout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~12_combout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~13_combout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~10_combout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~11_combout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~14_combout ;
wire \Processor|Muxer|Mux13~2_combout ;
wire \Processor|Muxer|Mux13~3_combout ;
wire \Processor|ALUnit|Add0~8_combout ;
wire \PathSelector|Selector1~0_combout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~5_combout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~6_combout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~7_combout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~8_combout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~9_combout ;
wire \Processor|Muxer|Mux14~2_combout ;
wire \Processor|Muxer|Mux14~3_combout ;
wire \Processor|ALUnit|Add0~5_combout ;
wire \Processor|ALUnit|Add0~2_cout ;
wire \Processor|ALUnit|Add0~4 ;
wire \Processor|ALUnit|Add0~7 ;
wire \Processor|ALUnit|Add0~10 ;
wire \Processor|ALUnit|Add0~13 ;
wire \Processor|ALUnit|Add0~16 ;
wire \Processor|ALUnit|Add0~19 ;
wire \Processor|ALUnit|Add0~22 ;
wire \Processor|ALUnit|Add0~24_combout ;
wire \Processor|ALUnit|Mux9~0_combout ;
wire \Processor|ALUnit|C_bus~5_combout ;
wire \Processor|ALUnit|Mux9~1_combout ;
wire \Processor|ALUnit|Mux9~2_combout ;
wire \Processor|REGISTER_AC|OUT[7]~32 ;
wire \Processor|REGISTER_AC|OUT[8]~33_combout ;
wire \Processor|ALUnit|Add0~27_combout ;
wire \Processor|ALUnit|Mux10~0_combout ;
wire \Processor|ALUnit|C_bus~6_combout ;
wire \Processor|ALUnit|Mux10~1_combout ;
wire \Processor|ALUnit|Mux10~2_combout ;
wire \Processor|Muxer|Mux7~0_combout ;
wire \Processor|Muxer|Mux7~1_combout ;
wire \Processor|Muxer|Mux7~2_combout ;
wire \Processor|Muxer|Mux7~4_combout ;
wire \PathSelector|Selector16~0_combout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~37_combout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~38_combout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~35_combout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~36_combout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~39_combout ;
wire \Processor|Muxer|Mux8~2_combout ;
wire \Processor|Muxer|Mux8~3_combout ;
wire \Processor|Muxer|Mux8~4_combout ;
wire \PathSelector|Selector15~0_combout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~25_combout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~26_combout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~27_combout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~28_combout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~29_combout ;
wire \Processor|Muxer|Mux10~2_combout ;
wire \Processor|Muxer|Mux10~3_combout ;
wire \Processor|Muxer|Mux10~4_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[5]~28 ;
wire \Processor|PROGRAM_COUNTER|OUT[6]~29_combout ;
wire \PathSelector|Selector6~0_combout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~30_combout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~31_combout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~32_combout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~33_combout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~34_combout ;
wire \Processor|Muxer|Mux9~2_combout ;
wire \Processor|Muxer|Mux9~3_combout ;
wire \Processor|Muxer|Mux9~4_combout ;
wire \Processor|ALUnit|C_bus~4_combout ;
wire \Processor|ALUnit|Mux8~0_combout ;
wire \Processor|ALUnit|Mux8~1_combout ;
wire \Processor|ALUnit|Add0~21_combout ;
wire \Processor|ALUnit|Mux8~2_combout ;
wire \Processor|ALUnit|C_bus~3_combout ;
wire \Processor|ALUnit|Add0~18_combout ;
wire \Processor|ALUnit|Mux7~0_combout ;
wire \Processor|ALUnit|Mux7~1_combout ;
wire \Processor|ALUnit|Mux7~2_combout ;
wire \Processor|ALUnit|C_bus~2_combout ;
wire \Processor|ALUnit|Add0~15_combout ;
wire \Processor|ALUnit|Mux6~0_combout ;
wire \Processor|ALUnit|Mux6~1_combout ;
wire \Processor|ALUnit|Mux6~2_combout ;
wire \Processor|Muxer|Mux11~0_combout ;
wire \Processor|Muxer|Mux11~1_combout ;
wire \Processor|Muxer|Mux11~4_combout ;
wire \Processor|REGISTER_02|OUT[4]~26 ;
wire \Processor|REGISTER_02|OUT[5]~27_combout ;
wire \Processor|REGISTER_02|OUT[5]~28 ;
wire \Processor|REGISTER_02|OUT[6]~29_combout ;
wire \Processor|REGISTER_02|OUT[6]~30 ;
wire \Processor|REGISTER_02|OUT[7]~31_combout ;
wire \Processor|REGISTER_02|OUT[7]~32 ;
wire \Processor|REGISTER_02|OUT[8]~33_combout ;
wire \Processor|REGISTER_02|OUT[8]~34 ;
wire \Processor|REGISTER_02|OUT[9]~35_combout ;
wire \Processor|REGISTER_02|OUT[9]~36 ;
wire \Processor|REGISTER_02|OUT[10]~37_combout ;
wire \Processor|REGISTER_02|OUT[10]~38 ;
wire \Processor|REGISTER_02|OUT[11]~39_combout ;
wire \Processor|REGISTER_02|OUT[11]~40 ;
wire \Processor|REGISTER_02|OUT[12]~41_combout ;
wire \Processor|REGISTER_02|OUT[12]~42 ;
wire \Processor|REGISTER_02|OUT[13]~43_combout ;
wire \Processor|REGISTER_02|OUT[13]~44 ;
wire \Processor|REGISTER_02|OUT[14]~45_combout ;
wire \Processor|Muxer|Mux1~6_combout ;
wire \Processor|REGISTER_03|OUT[12]~42 ;
wire \Processor|REGISTER_03|OUT[13]~43_combout ;
wire \Processor|REGISTER_03|OUT[13]~44 ;
wire \Processor|REGISTER_03|OUT[14]~45_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[12]~42 ;
wire \Processor|PROGRAM_COUNTER|OUT[13]~43_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[13]~44 ;
wire \Processor|PROGRAM_COUNTER|OUT[14]~45_combout ;
wire \Processor|Muxer|Mux1~3_combout ;
wire \Processor|Muxer|Mux1~4_combout ;
wire \Processor|Muxer|Mux1~5_combout ;
wire \Processor|Muxer|Mux1~7_combout ;
wire \Processor|REGISTER_01|OUT[14]~46 ;
wire \Processor|REGISTER_01|OUT[15]~47_combout ;
wire \Processor|REGISTER_02|OUT[14]~46 ;
wire \Processor|REGISTER_02|OUT[15]~47_combout ;
wire \Processor|Muxer|Mux0~3_combout ;
wire \Processor|REGISTER_03|OUT[14]~46 ;
wire \Processor|REGISTER_03|OUT[15]~47_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[14]~46 ;
wire \Processor|PROGRAM_COUNTER|OUT[15]~47_combout ;
wire \Processor|Muxer|Mux0~0_combout ;
wire \Processor|Muxer|Mux0~1_combout ;
wire \Processor|Muxer|Mux0~2_combout ;
wire \Processor|Muxer|Mux0~4_combout ;
wire \PathSelector|Selector23~0_combout ;
wire \MainMemory|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ;
wire \PathSelector|Selector3~0_combout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~17_combout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~18_combout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~15_combout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~16_combout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~19_combout ;
wire \Processor|Muxer|Mux12~2_combout ;
wire \Processor|Muxer|Mux12~3_combout ;
wire \Processor|Muxer|Mux12~4_combout ;
wire \Processor|Muxer|Mux12~0_combout ;
wire \Processor|Muxer|Mux12~1_combout ;
wire \Processor|ALUnit|Add0~11_combout ;
wire \Processor|ALUnit|Add0~12_combout ;
wire \Processor|ALUnit|C_bus~1_combout ;
wire \Processor|ALUnit|Mux5~0_combout ;
wire \Processor|ALUnit|Mux5~1_combout ;
wire \Processor|ALUnit|Mux5~2_combout ;
wire \Processor|ALUnit|Add0~9_combout ;
wire \Processor|ALUnit|Mux4~0_combout ;
wire \Processor|ALUnit|C_bus~0_combout ;
wire \Processor|ALUnit|Mux4~1_combout ;
wire \Processor|ALUnit|Mux4~2_combout ;
wire \Processor|Muxer|Mux13~0_combout ;
wire \Processor|Muxer|Mux13~1_combout ;
wire \Processor|Muxer|Mux13~4_combout ;
wire \Processor|Muxer|Mux15~0_combout ;
wire \Processor|Muxer|Mux15~1_combout ;
wire \Processor|ALUnit|Add0~0_combout ;
wire \Processor|ALUnit|Add0~3_combout ;
wire \Processor|ALUnit|Mux2~1_combout ;
wire \Processor|ALUnit|Mux2~0_combout ;
wire \Processor|ALUnit|Mux2~2_combout ;
wire \Processor|ALUnit|Mux2~3_combout ;
wire \Processor|REGISTER_AC|OUT[0]~17 ;
wire \Processor|REGISTER_AC|OUT[1]~19_combout ;
wire \Processor|ALUnit|Mux3~3_combout ;
wire \Processor|ALUnit|Mux3~0_combout ;
wire \Processor|ALUnit|Add0~6_combout ;
wire \Processor|ALUnit|Mux3~2_combout ;
wire \Processor|ALUnit|Mux3~4_combout ;
wire \Processor|Muxer|Mux14~0_combout ;
wire \Processor|Muxer|Mux14~1_combout ;
wire \Processor|Muxer|Mux14~4_combout ;
wire \Processor|REGISTER_01|OUT[1]~20 ;
wire \Processor|REGISTER_01|OUT[2]~21_combout ;
wire \Processor|REGISTER_01|OUT[2]~22 ;
wire \Processor|REGISTER_01|OUT[3]~23_combout ;
wire \Processor|REGISTER_01|OUT[3]~24 ;
wire \Processor|REGISTER_01|OUT[4]~25_combout ;
wire \Processor|REGISTER_01|OUT[4]~26 ;
wire \Processor|REGISTER_01|OUT[5]~27_combout ;
wire \Processor|REGISTER_01|OUT[5]~28 ;
wire \Processor|REGISTER_01|OUT[6]~29_combout ;
wire \Processor|REGISTER_01|OUT[6]~30 ;
wire \Processor|REGISTER_01|OUT[7]~31_combout ;
wire \Processor|REGISTER_01|OUT[7]~32 ;
wire \Processor|REGISTER_01|OUT[8]~33_combout ;
wire \Processor|REGISTER_01|OUT[8]~34 ;
wire \Processor|REGISTER_01|OUT[9]~35_combout ;
wire \Processor|REGISTER_01|OUT[9]~36 ;
wire \Processor|REGISTER_01|OUT[10]~37_combout ;
wire \Processor|REGISTER_01|OUT[10]~38 ;
wire \Processor|REGISTER_01|OUT[11]~39_combout ;
wire \Processor|REGISTER_01|OUT[11]~40 ;
wire \Processor|REGISTER_01|OUT[12]~41_combout ;
wire \Processor|REGISTER_01|OUT[12]~42 ;
wire \Processor|REGISTER_01|OUT[13]~43_combout ;
wire \Processor|Muxer|Mux2~3_combout ;
wire \Processor|Muxer|Mux2~0_combout ;
wire \Processor|Muxer|Mux2~1_combout ;
wire \Processor|Muxer|Mux2~2_combout ;
wire \Processor|Muxer|Mux2~4_combout ;
wire \Processor|REGISTER_AR|OUT[13]~feeder_combout ;
wire \PathSelector|Selector21~0_combout ;
wire \PathSelector|Selector0~0_combout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~2_combout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~3_combout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~0_combout ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~1_combout ;
wire \Processor|Muxer|Mux15~2_combout ;
wire \Processor|Muxer|Mux15~3_combout ;
wire \Processor|Muxer|Mux15~4_combout ;
wire \Processor|Muxer|Mux15~5_combout ;
wire \Processor|CUnit|Decoder0~26_combout ;
wire \Processor|CUnit|FETCH~combout ;
wire \Processor|CUnit|Selector0~1_combout ;
wire \Processor|CUnit|Selector0~2_combout ;
wire \Processor|CUnit|Selector0~0_combout ;
wire \Processor|CUnit|Selector0~3_combout ;
wire \Processor|CUnit|Selector8~1_combout ;
wire \Processor|CUnit|Selector8~2_combout ;
wire \Processor|CUnit|Selector8~3_combout ;
wire \Processor|CUnit|Selector8~0_combout ;
wire \Processor|CUnit|Selector8~4_combout ;
wire \Processor|CUnit|Selector8~5_combout ;
wire \Processor|CUnit|Selector10~2_combout ;
wire \Processor|CUnit|Decoder0~12_combout ;
wire \Processor|CUnit|Selector10~1_combout ;
wire \Processor|CUnit|Selector10~0_combout ;
wire \Processor|CUnit|Selector10~3_combout ;
wire \Processor|CUnit|Selector2~2_combout ;
wire \Processor|CUnit|Selector2~1_combout ;
wire \Processor|CUnit|Selector2~3_combout ;
wire \Processor|CUnit|Selector2~4_combout ;
wire \Processor|CUnit|WideOr9~5_combout ;
wire \Processor|CUnit|Selector6~3_combout ;
wire \Processor|CUnit|Selector6~0_combout ;
wire \Processor|CUnit|Selector6~1_combout ;
wire \Processor|CUnit|Selector6~2_combout ;
wire \Processor|CUnit|Selector6~4_combout ;
wire \Processor|CUnit|WideOr15~2_combout ;
wire \Processor|CUnit|WideOr15~3_combout ;
wire \Processor|ALUnit|Equal0~0_combout ;
wire \Processor|ALUnit|Equal0~1_combout ;
wire \Processor|ALUnit|Equal0~2_combout ;
wire \Processor|ALUnit|Equal0~3_combout ;
wire \Processor|ALUnit|Equal0~4_combout ;
wire \Processor|ALUnit|Mux1~0_combout ;
wire \Processor|ALUnit|Mux0~0_combout ;
wire \Processor|ALUnit|FLAG_Z~combout ;
wire \Processor|CUnit|Selector4~6_combout ;
wire \Processor|CUnit|Selector4~4_combout ;
wire \Processor|CUnit|Selector4~2_combout ;
wire \Processor|CUnit|Selector4~5_combout ;
wire \Processor|CUnit|WideOr2~1_combout ;
wire \Processor|CUnit|WideOr2~2_combout ;
wire \Processor|CUnit|WideOr2~4_combout ;
wire \Processor|CUnit|FINISH~combout ;
wire \PathSelector|COMMAND.SEND_DATA_FROM_MEMORY_313~combout ;
wire \PathSelector|START_TRANSMISSION~combout ;
wire \Communicator|TX_UNIT|SENT_BIT[2]~1_combout ;
wire \Communicator|TX_UNIT|Selector2~0_combout ;
wire \Communicator|TX_UNIT|CURRENT_STATE.INITIAL_STATE~q ;
wire \Communicator|TX_UNIT|SAMPLE_COUNTER[0]~0_combout ;
wire \Communicator|TX_UNIT|SAMPLE_COUNTER[0]~1_combout ;
wire \Communicator|TX_UNIT|Selector1~3_combout ;
wire \Communicator|TX_UNIT|SAMPLE_COUNTER[0]~2_combout ;
wire \Communicator|TX_UNIT|SAMPLE_COUNTER[0]~6_combout ;
wire \Communicator|TX_UNIT|SAMPLE_COUNTER[1]~5_combout ;
wire \Communicator|TX_UNIT|Add0~1_combout ;
wire \Communicator|TX_UNIT|SAMPLE_COUNTER[2]~4_combout ;
wire \Communicator|TX_UNIT|Add0~0_combout ;
wire \Communicator|TX_UNIT|SAMPLE_COUNTER[3]~3_combout ;
wire \Communicator|TX_UNIT|Equal1~0_combout ;
wire \Communicator|TX_UNIT|NEXT_STATE~5_combout ;
wire \Communicator|TX_UNIT|Selector4~1_combout ;
wire \Communicator|TX_UNIT|CURRENT_STATE.END_STATE~q ;
wire \Communicator|TX_UNIT|Selector1~4_combout ;
wire \Communicator|TX_UNIT|CURRENT_STATE.IDLE_STATE~q ;
wire \MainMemory|altsyncram_component|auto_generated|mux2|_~4_combout ;
wire \Bridge|RAM_ADDRESS[2]~16_combout ;
wire \Bridge|DATA_TO_TRANSMIT[3]~feeder_combout ;
wire \Bridge|DATA_TO_TRANSMIT[5]~feeder_combout ;
wire \Communicator|TX_UNIT|SENDING_BIT~0_combout ;
wire \Communicator|TX_UNIT|SENT_BIT[7]~2_combout ;
wire \Communicator|TX_UNIT|Selector10~0_combout ;
wire \Communicator|TX_UNIT|SENT_BIT[2]~0_combout ;
wire \Communicator|TX_UNIT|Selector11~0_combout ;
wire \Communicator|TX_UNIT|Selector12~0_combout ;
wire \Communicator|TX_UNIT|Selector13~0_combout ;
wire \Bridge|DATA_TO_TRANSMIT[2]~feeder_combout ;
wire \Communicator|TX_UNIT|Selector14~0_combout ;
wire \Communicator|TX_UNIT|Selector15~0_combout ;
wire \Communicator|TX_UNIT|Selector16~0_combout ;
wire \Communicator|TX_UNIT|Selector0~0_combout ;
wire \Communicator|TX_UNIT|BIT_AT_TX~q ;
wire [4:0] \Communicator|BAUD_UNIT|ACCUMULATOR ;
wire [15:0] \Processor|PROGRAM_COUNTER|OUT ;
wire [2:0] \MainMemory|altsyncram_component|auto_generated|out_address_reg_a ;
wire [15:0] \Processor|REGISTER_02|OUT ;
wire [7:0] \IROM|altsyncram_component|auto_generated|q_a ;
wire [3:0] \MainMemory|altsyncram_component|auto_generated|decode3|w_anode508w ;
wire [15:0] \Processor|REGISTER_AC|OUT ;
wire [15:0] \Processor|REGISTER_03|OUT ;
wire [15:0] \Processor|REGISTER_01|OUT ;
wire [7:0] \Communicator|TX_UNIT|SENT_BIT ;
wire [3:0] \MainMemory|altsyncram_component|auto_generated|decode3|w_anode448w ;
wire [15:0] \Bridge|RAM_ADDRESS ;
wire [2:0] \Processor|CUnit|REG_IN_B_BUS ;
wire [3:0] \Communicator|RX_UNIT|SAMPLE_COUNTER ;
wire [15:0] \Processor|GENERAL_REGISTER|OUT ;
wire [3:0] \Communicator|TX_UNIT|SAMPLE_COUNTER ;
wire [15:0] \Processor|ALUnit|C_bus ;
wire [7:0] \Communicator|RX_UNIT|CACHE ;
wire [5:0] \Processor|CUnit|CONTROL_COMMAND ;
wire [15:0] \Processor|REGISTER_AR|OUT ;
wire [3:0] \MainMemory|altsyncram_component|auto_generated|decode3|w_anode498w ;
wire [2:0] \MainMemory|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \MainMemory|altsyncram_component|auto_generated|decode3|w_anode488w ;
wire [7:0] \PathSelector|RAM_DATA_BUS ;
wire [3:0] \MainMemory|altsyncram_component|auto_generated|decode3|w_anode478w ;
wire [3:0] \MainMemory|altsyncram_component|auto_generated|decode3|w_anode458w ;
wire [7:0] \Bridge|DATA_TO_TRANSMIT ;
wire [3:0] \MainMemory|altsyncram_component|auto_generated|decode3|w_anode431w ;
wire [15:0] \PathSelector|RAM_ADDRESS ;
wire [3:0] \MainMemory|altsyncram_component|auto_generated|decode3|w_anode468w ;
wire [2:0] \Communicator|TX_UNIT|BITS_CACHED ;
wire [5:0] \Processor|CUnit|NEXT_COMMAND ;
wire [2:0] \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED ;
wire [2:0] \Processor|Clock|ACCUMULATOR ;
wire [7:0] \Processor|INSTRUCTION_REGISTER|OUT ;
wire [12:0] \Processor|CUnit|SELECTORS ;
wire [2:0] \Processor|CUnit|ALU_OP ;

wire [17:0] \IROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \MainMemory|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;

assign \IROM|altsyncram_component|auto_generated|q_a [0] = \IROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \IROM|altsyncram_component|auto_generated|q_a [1] = \IROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \IROM|altsyncram_component|auto_generated|q_a [2] = \IROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \IROM|altsyncram_component|auto_generated|q_a [3] = \IROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \IROM|altsyncram_component|auto_generated|q_a [4] = \IROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \IROM|altsyncram_component|auto_generated|q_a [5] = \IROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \IROM|altsyncram_component|auto_generated|q_a [6] = \IROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \IROM|altsyncram_component|auto_generated|q_a [7] = \IROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \MainMemory|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \MainMemory|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \TX_PIN~output (
	.i(!\Communicator|TX_UNIT|BIT_AT_TX~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\TX_PIN~output_o ),
	.obar());
// synopsys translate_off
defparam \TX_PIN~output .bus_hold = "false";
defparam \TX_PIN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \ENABLE_PROCESS_START~output (
	.i(\Bridge|DATA_RECEIPTION_COMPLETE_FLAG~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENABLE_PROCESS_START~output_o ),
	.obar());
// synopsys translate_off
defparam \ENABLE_PROCESS_START~output .bus_hold = "false";
defparam \ENABLE_PROCESS_START~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \ENABLE_DATA_TRANSMISSION~output (
	.i(\Processor|CUnit|FINISH~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENABLE_DATA_TRANSMISSION~output_o ),
	.obar());
// synopsys translate_off
defparam \ENABLE_DATA_TRANSMISSION~output .bus_hold = "false";
defparam \ENABLE_DATA_TRANSMISSION~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \CURRENTADDRESS[0]~output (
	.i(\PathSelector|RAM_ADDRESS [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENTADDRESS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENTADDRESS[0]~output .bus_hold = "false";
defparam \CURRENTADDRESS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \CURRENTADDRESS[1]~output (
	.i(\PathSelector|RAM_ADDRESS [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENTADDRESS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENTADDRESS[1]~output .bus_hold = "false";
defparam \CURRENTADDRESS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \CURRENTADDRESS[2]~output (
	.i(\PathSelector|RAM_ADDRESS [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENTADDRESS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENTADDRESS[2]~output .bus_hold = "false";
defparam \CURRENTADDRESS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \CURRENTADDRESS[3]~output (
	.i(\PathSelector|RAM_ADDRESS [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENTADDRESS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENTADDRESS[3]~output .bus_hold = "false";
defparam \CURRENTADDRESS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \CURRENTADDRESS[4]~output (
	.i(\PathSelector|RAM_ADDRESS [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENTADDRESS[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENTADDRESS[4]~output .bus_hold = "false";
defparam \CURRENTADDRESS[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \CURRENTADDRESS[5]~output (
	.i(\PathSelector|RAM_ADDRESS [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENTADDRESS[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENTADDRESS[5]~output .bus_hold = "false";
defparam \CURRENTADDRESS[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \CURRENTADDRESS[6]~output (
	.i(\PathSelector|RAM_ADDRESS [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENTADDRESS[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENTADDRESS[6]~output .bus_hold = "false";
defparam \CURRENTADDRESS[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \CURRENTADDRESS[7]~output (
	.i(\PathSelector|RAM_ADDRESS [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENTADDRESS[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENTADDRESS[7]~output .bus_hold = "false";
defparam \CURRENTADDRESS[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \CURRENTADDRESS[8]~output (
	.i(\PathSelector|RAM_ADDRESS [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENTADDRESS[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENTADDRESS[8]~output .bus_hold = "false";
defparam \CURRENTADDRESS[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \CURRENTADDRESS[9]~output (
	.i(\PathSelector|RAM_ADDRESS [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENTADDRESS[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENTADDRESS[9]~output .bus_hold = "false";
defparam \CURRENTADDRESS[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \CURRENTADDRESS[10]~output (
	.i(\PathSelector|RAM_ADDRESS [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENTADDRESS[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENTADDRESS[10]~output .bus_hold = "false";
defparam \CURRENTADDRESS[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \CURRENTADDRESS[11]~output (
	.i(\PathSelector|RAM_ADDRESS [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENTADDRESS[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENTADDRESS[11]~output .bus_hold = "false";
defparam \CURRENTADDRESS[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \CURRENTADDRESS[12]~output (
	.i(\PathSelector|RAM_ADDRESS [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENTADDRESS[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENTADDRESS[12]~output .bus_hold = "false";
defparam \CURRENTADDRESS[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \CURRENTADDRESS[13]~output (
	.i(\PathSelector|RAM_ADDRESS [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENTADDRESS[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENTADDRESS[13]~output .bus_hold = "false";
defparam \CURRENTADDRESS[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \CURRENTADDRESS[14]~output (
	.i(\PathSelector|RAM_ADDRESS [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENTADDRESS[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENTADDRESS[14]~output .bus_hold = "false";
defparam \CURRENTADDRESS[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \CURRENTADDRESS[15]~output (
	.i(\PathSelector|RAM_ADDRESS [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENTADDRESS[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENTADDRESS[15]~output .bus_hold = "false";
defparam \CURRENTADDRESS[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \BUS_TO_RAM[0]~output (
	.i(\PathSelector|RAM_DATA_BUS [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_TO_RAM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_TO_RAM[0]~output .bus_hold = "false";
defparam \BUS_TO_RAM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \BUS_TO_RAM[1]~output (
	.i(\PathSelector|RAM_DATA_BUS [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_TO_RAM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_TO_RAM[1]~output .bus_hold = "false";
defparam \BUS_TO_RAM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \BUS_TO_RAM[2]~output (
	.i(\PathSelector|RAM_DATA_BUS [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_TO_RAM[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_TO_RAM[2]~output .bus_hold = "false";
defparam \BUS_TO_RAM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \BUS_TO_RAM[3]~output (
	.i(\PathSelector|RAM_DATA_BUS [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_TO_RAM[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_TO_RAM[3]~output .bus_hold = "false";
defparam \BUS_TO_RAM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \BUS_TO_RAM[4]~output (
	.i(\PathSelector|RAM_DATA_BUS [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_TO_RAM[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_TO_RAM[4]~output .bus_hold = "false";
defparam \BUS_TO_RAM[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \BUS_TO_RAM[5]~output (
	.i(\PathSelector|RAM_DATA_BUS [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_TO_RAM[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_TO_RAM[5]~output .bus_hold = "false";
defparam \BUS_TO_RAM[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \BUS_TO_RAM[6]~output (
	.i(\PathSelector|RAM_DATA_BUS [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_TO_RAM[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_TO_RAM[6]~output .bus_hold = "false";
defparam \BUS_TO_RAM[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \BUS_TO_RAM[7]~output (
	.i(\PathSelector|RAM_DATA_BUS [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_TO_RAM[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_TO_RAM[7]~output .bus_hold = "false";
defparam \BUS_TO_RAM[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \INSTRUCTIONADDRESS[0]~output (
	.i(\Processor|PROGRAM_COUNTER|OUT [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INSTRUCTIONADDRESS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \INSTRUCTIONADDRESS[0]~output .bus_hold = "false";
defparam \INSTRUCTIONADDRESS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \INSTRUCTIONADDRESS[1]~output (
	.i(\Processor|PROGRAM_COUNTER|OUT [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INSTRUCTIONADDRESS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \INSTRUCTIONADDRESS[1]~output .bus_hold = "false";
defparam \INSTRUCTIONADDRESS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \INSTRUCTIONADDRESS[2]~output (
	.i(\Processor|PROGRAM_COUNTER|OUT [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INSTRUCTIONADDRESS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \INSTRUCTIONADDRESS[2]~output .bus_hold = "false";
defparam \INSTRUCTIONADDRESS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \INSTRUCTIONADDRESS[3]~output (
	.i(\Processor|PROGRAM_COUNTER|OUT [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INSTRUCTIONADDRESS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \INSTRUCTIONADDRESS[3]~output .bus_hold = "false";
defparam \INSTRUCTIONADDRESS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \INSTRUCTIONADDRESS[4]~output (
	.i(\Processor|PROGRAM_COUNTER|OUT [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INSTRUCTIONADDRESS[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \INSTRUCTIONADDRESS[4]~output .bus_hold = "false";
defparam \INSTRUCTIONADDRESS[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \INSTRUCTIONADDRESS[5]~output (
	.i(\Processor|PROGRAM_COUNTER|OUT [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INSTRUCTIONADDRESS[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \INSTRUCTIONADDRESS[5]~output .bus_hold = "false";
defparam \INSTRUCTIONADDRESS[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \INSTRUCTIONADDRESS[6]~output (
	.i(\Processor|PROGRAM_COUNTER|OUT [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INSTRUCTIONADDRESS[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \INSTRUCTIONADDRESS[6]~output .bus_hold = "false";
defparam \INSTRUCTIONADDRESS[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \INSTRUCTIONADDRESS[7]~output (
	.i(\Processor|PROGRAM_COUNTER|OUT [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INSTRUCTIONADDRESS[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \INSTRUCTIONADDRESS[7]~output .bus_hold = "false";
defparam \INSTRUCTIONADDRESS[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \CURRENTINSTRUCTION[0]~output (
	.i(\IROM|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENTINSTRUCTION[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENTINSTRUCTION[0]~output .bus_hold = "false";
defparam \CURRENTINSTRUCTION[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \CURRENTINSTRUCTION[1]~output (
	.i(\IROM|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENTINSTRUCTION[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENTINSTRUCTION[1]~output .bus_hold = "false";
defparam \CURRENTINSTRUCTION[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \CURRENTINSTRUCTION[2]~output (
	.i(\IROM|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENTINSTRUCTION[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENTINSTRUCTION[2]~output .bus_hold = "false";
defparam \CURRENTINSTRUCTION[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \CURRENTINSTRUCTION[3]~output (
	.i(\IROM|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENTINSTRUCTION[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENTINSTRUCTION[3]~output .bus_hold = "false";
defparam \CURRENTINSTRUCTION[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \CURRENTINSTRUCTION[4]~output (
	.i(\IROM|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENTINSTRUCTION[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENTINSTRUCTION[4]~output .bus_hold = "false";
defparam \CURRENTINSTRUCTION[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \CURRENTINSTRUCTION[5]~output (
	.i(\IROM|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENTINSTRUCTION[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENTINSTRUCTION[5]~output .bus_hold = "false";
defparam \CURRENTINSTRUCTION[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \CURRENTINSTRUCTION[6]~output (
	.i(\IROM|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENTINSTRUCTION[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENTINSTRUCTION[6]~output .bus_hold = "false";
defparam \CURRENTINSTRUCTION[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \CURRENTINSTRUCTION[7]~output (
	.i(\IROM|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENTINSTRUCTION[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENTINSTRUCTION[7]~output .bus_hold = "false";
defparam \CURRENTINSTRUCTION[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \OUTPUT_FROM_RAM[0]~output (
	.i(\MainMemory|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUTPUT_FROM_RAM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUTPUT_FROM_RAM[0]~output .bus_hold = "false";
defparam \OUTPUT_FROM_RAM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \OUTPUT_FROM_RAM[1]~output (
	.i(\MainMemory|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUTPUT_FROM_RAM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUTPUT_FROM_RAM[1]~output .bus_hold = "false";
defparam \OUTPUT_FROM_RAM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \OUTPUT_FROM_RAM[2]~output (
	.i(\MainMemory|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUTPUT_FROM_RAM[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUTPUT_FROM_RAM[2]~output .bus_hold = "false";
defparam \OUTPUT_FROM_RAM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \OUTPUT_FROM_RAM[3]~output (
	.i(\MainMemory|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUTPUT_FROM_RAM[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUTPUT_FROM_RAM[3]~output .bus_hold = "false";
defparam \OUTPUT_FROM_RAM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \OUTPUT_FROM_RAM[4]~output (
	.i(\MainMemory|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUTPUT_FROM_RAM[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUTPUT_FROM_RAM[4]~output .bus_hold = "false";
defparam \OUTPUT_FROM_RAM[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \OUTPUT_FROM_RAM[5]~output (
	.i(\MainMemory|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUTPUT_FROM_RAM[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUTPUT_FROM_RAM[5]~output .bus_hold = "false";
defparam \OUTPUT_FROM_RAM[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \OUTPUT_FROM_RAM[6]~output (
	.i(\MainMemory|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUTPUT_FROM_RAM[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUTPUT_FROM_RAM[6]~output .bus_hold = "false";
defparam \OUTPUT_FROM_RAM[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \OUTPUT_FROM_RAM[7]~output (
	.i(\MainMemory|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUTPUT_FROM_RAM[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUTPUT_FROM_RAM[7]~output .bus_hold = "false";
defparam \OUTPUT_FROM_RAM[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \WEN~output (
	.i(\PathSelector|WRITE_TO_RAM~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WEN~output_o ),
	.obar());
// synopsys translate_off
defparam \WEN~output .bus_hold = "false";
defparam \WEN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \TICKK~output (
	.i(\Communicator|BAUD_UNIT|Equal0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\TICKK~output_o ),
	.obar());
// synopsys translate_off
defparam \TICKK~output .bus_hold = "false";
defparam \TICKK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \MAIN_CLOCK~input (
	.i(MAIN_CLOCK),
	.ibar(gnd),
	.o(\MAIN_CLOCK~input_o ));
// synopsys translate_off
defparam \MAIN_CLOCK~input .bus_hold = "false";
defparam \MAIN_CLOCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \MAIN_CLOCK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MAIN_CLOCK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MAIN_CLOCK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \MAIN_CLOCK~inputclkctrl .clock_type = "global clock";
defparam \MAIN_CLOCK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N18
cycloneive_lcell_comb \Communicator|BAUD_UNIT|Add0~0 (
// Equation(s):
// \Communicator|BAUD_UNIT|Add0~0_combout  = \Communicator|BAUD_UNIT|ACCUMULATOR [0] $ (VCC)
// \Communicator|BAUD_UNIT|Add0~1  = CARRY(\Communicator|BAUD_UNIT|ACCUMULATOR [0])

	.dataa(gnd),
	.datab(\Communicator|BAUD_UNIT|ACCUMULATOR [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Communicator|BAUD_UNIT|Add0~0_combout ),
	.cout(\Communicator|BAUD_UNIT|Add0~1 ));
// synopsys translate_off
defparam \Communicator|BAUD_UNIT|Add0~0 .lut_mask = 16'h33CC;
defparam \Communicator|BAUD_UNIT|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N16
cycloneive_lcell_comb \Communicator|BAUD_UNIT|COUNTER[0]~3 (
// Equation(s):
// \Communicator|BAUD_UNIT|COUNTER[0]~3_combout  = (\Communicator|BAUD_UNIT|Add0~0_combout  & ((\Communicator|BAUD_UNIT|ACCUMULATOR [0]) # (!\Communicator|BAUD_UNIT|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\Communicator|BAUD_UNIT|Equal0~0_combout ),
	.datac(\Communicator|BAUD_UNIT|ACCUMULATOR [0]),
	.datad(\Communicator|BAUD_UNIT|Add0~0_combout ),
	.cin(gnd),
	.combout(\Communicator|BAUD_UNIT|COUNTER[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|BAUD_UNIT|COUNTER[0]~3 .lut_mask = 16'hF300;
defparam \Communicator|BAUD_UNIT|COUNTER[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \RESET~input (
	.i(RESET),
	.ibar(gnd),
	.o(\RESET~input_o ));
// synopsys translate_off
defparam \RESET~input .bus_hold = "false";
defparam \RESET~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X56_Y24_N17
dffeas \Communicator|BAUD_UNIT|ACCUMULATOR[0] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|BAUD_UNIT|COUNTER[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|BAUD_UNIT|ACCUMULATOR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|BAUD_UNIT|ACCUMULATOR[0] .is_wysiwyg = "true";
defparam \Communicator|BAUD_UNIT|ACCUMULATOR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N20
cycloneive_lcell_comb \Communicator|BAUD_UNIT|Add0~2 (
// Equation(s):
// \Communicator|BAUD_UNIT|Add0~2_combout  = (\Communicator|BAUD_UNIT|ACCUMULATOR [1] & (!\Communicator|BAUD_UNIT|Add0~1 )) # (!\Communicator|BAUD_UNIT|ACCUMULATOR [1] & ((\Communicator|BAUD_UNIT|Add0~1 ) # (GND)))
// \Communicator|BAUD_UNIT|Add0~3  = CARRY((!\Communicator|BAUD_UNIT|Add0~1 ) # (!\Communicator|BAUD_UNIT|ACCUMULATOR [1]))

	.dataa(gnd),
	.datab(\Communicator|BAUD_UNIT|ACCUMULATOR [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Communicator|BAUD_UNIT|Add0~1 ),
	.combout(\Communicator|BAUD_UNIT|Add0~2_combout ),
	.cout(\Communicator|BAUD_UNIT|Add0~3 ));
// synopsys translate_off
defparam \Communicator|BAUD_UNIT|Add0~2 .lut_mask = 16'h3C3F;
defparam \Communicator|BAUD_UNIT|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N0
cycloneive_lcell_comb \Communicator|BAUD_UNIT|COUNTER[1]~2 (
// Equation(s):
// \Communicator|BAUD_UNIT|COUNTER[1]~2_combout  = (\Communicator|BAUD_UNIT|Add0~2_combout  & ((\Communicator|BAUD_UNIT|ACCUMULATOR [0]) # (!\Communicator|BAUD_UNIT|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\Communicator|BAUD_UNIT|ACCUMULATOR [0]),
	.datac(\Communicator|BAUD_UNIT|Equal0~0_combout ),
	.datad(\Communicator|BAUD_UNIT|Add0~2_combout ),
	.cin(gnd),
	.combout(\Communicator|BAUD_UNIT|COUNTER[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|BAUD_UNIT|COUNTER[1]~2 .lut_mask = 16'hCF00;
defparam \Communicator|BAUD_UNIT|COUNTER[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N1
dffeas \Communicator|BAUD_UNIT|ACCUMULATOR[1] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|BAUD_UNIT|COUNTER[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|BAUD_UNIT|ACCUMULATOR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|BAUD_UNIT|ACCUMULATOR[1] .is_wysiwyg = "true";
defparam \Communicator|BAUD_UNIT|ACCUMULATOR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N22
cycloneive_lcell_comb \Communicator|BAUD_UNIT|Add0~4 (
// Equation(s):
// \Communicator|BAUD_UNIT|Add0~4_combout  = (\Communicator|BAUD_UNIT|ACCUMULATOR [2] & (\Communicator|BAUD_UNIT|Add0~3  $ (GND))) # (!\Communicator|BAUD_UNIT|ACCUMULATOR [2] & (!\Communicator|BAUD_UNIT|Add0~3  & VCC))
// \Communicator|BAUD_UNIT|Add0~5  = CARRY((\Communicator|BAUD_UNIT|ACCUMULATOR [2] & !\Communicator|BAUD_UNIT|Add0~3 ))

	.dataa(gnd),
	.datab(\Communicator|BAUD_UNIT|ACCUMULATOR [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Communicator|BAUD_UNIT|Add0~3 ),
	.combout(\Communicator|BAUD_UNIT|Add0~4_combout ),
	.cout(\Communicator|BAUD_UNIT|Add0~5 ));
// synopsys translate_off
defparam \Communicator|BAUD_UNIT|Add0~4 .lut_mask = 16'hC30C;
defparam \Communicator|BAUD_UNIT|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y24_N23
dffeas \Communicator|BAUD_UNIT|ACCUMULATOR[2] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|BAUD_UNIT|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|BAUD_UNIT|ACCUMULATOR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|BAUD_UNIT|ACCUMULATOR[2] .is_wysiwyg = "true";
defparam \Communicator|BAUD_UNIT|ACCUMULATOR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N24
cycloneive_lcell_comb \Communicator|BAUD_UNIT|Add0~6 (
// Equation(s):
// \Communicator|BAUD_UNIT|Add0~6_combout  = (\Communicator|BAUD_UNIT|ACCUMULATOR [3] & (!\Communicator|BAUD_UNIT|Add0~5 )) # (!\Communicator|BAUD_UNIT|ACCUMULATOR [3] & ((\Communicator|BAUD_UNIT|Add0~5 ) # (GND)))
// \Communicator|BAUD_UNIT|Add0~7  = CARRY((!\Communicator|BAUD_UNIT|Add0~5 ) # (!\Communicator|BAUD_UNIT|ACCUMULATOR [3]))

	.dataa(\Communicator|BAUD_UNIT|ACCUMULATOR [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Communicator|BAUD_UNIT|Add0~5 ),
	.combout(\Communicator|BAUD_UNIT|Add0~6_combout ),
	.cout(\Communicator|BAUD_UNIT|Add0~7 ));
// synopsys translate_off
defparam \Communicator|BAUD_UNIT|Add0~6 .lut_mask = 16'h5A5F;
defparam \Communicator|BAUD_UNIT|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N14
cycloneive_lcell_comb \Communicator|BAUD_UNIT|COUNTER[3]~1 (
// Equation(s):
// \Communicator|BAUD_UNIT|COUNTER[3]~1_combout  = (\Communicator|BAUD_UNIT|Add0~6_combout  & ((\Communicator|BAUD_UNIT|ACCUMULATOR [0]) # (!\Communicator|BAUD_UNIT|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\Communicator|BAUD_UNIT|ACCUMULATOR [0]),
	.datac(\Communicator|BAUD_UNIT|Equal0~0_combout ),
	.datad(\Communicator|BAUD_UNIT|Add0~6_combout ),
	.cin(gnd),
	.combout(\Communicator|BAUD_UNIT|COUNTER[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|BAUD_UNIT|COUNTER[3]~1 .lut_mask = 16'hCF00;
defparam \Communicator|BAUD_UNIT|COUNTER[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N15
dffeas \Communicator|BAUD_UNIT|ACCUMULATOR[3] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|BAUD_UNIT|COUNTER[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|BAUD_UNIT|ACCUMULATOR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|BAUD_UNIT|ACCUMULATOR[3] .is_wysiwyg = "true";
defparam \Communicator|BAUD_UNIT|ACCUMULATOR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N26
cycloneive_lcell_comb \Communicator|BAUD_UNIT|Add0~8 (
// Equation(s):
// \Communicator|BAUD_UNIT|Add0~8_combout  = \Communicator|BAUD_UNIT|Add0~7  $ (!\Communicator|BAUD_UNIT|ACCUMULATOR [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Communicator|BAUD_UNIT|ACCUMULATOR [4]),
	.cin(\Communicator|BAUD_UNIT|Add0~7 ),
	.combout(\Communicator|BAUD_UNIT|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|BAUD_UNIT|Add0~8 .lut_mask = 16'hF00F;
defparam \Communicator|BAUD_UNIT|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N12
cycloneive_lcell_comb \Communicator|BAUD_UNIT|COUNTER[4]~0 (
// Equation(s):
// \Communicator|BAUD_UNIT|COUNTER[4]~0_combout  = (\Communicator|BAUD_UNIT|Add0~8_combout  & ((\Communicator|BAUD_UNIT|ACCUMULATOR [0]) # (!\Communicator|BAUD_UNIT|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\Communicator|BAUD_UNIT|Equal0~0_combout ),
	.datac(\Communicator|BAUD_UNIT|Add0~8_combout ),
	.datad(\Communicator|BAUD_UNIT|ACCUMULATOR [0]),
	.cin(gnd),
	.combout(\Communicator|BAUD_UNIT|COUNTER[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|BAUD_UNIT|COUNTER[4]~0 .lut_mask = 16'hF030;
defparam \Communicator|BAUD_UNIT|COUNTER[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N13
dffeas \Communicator|BAUD_UNIT|ACCUMULATOR[4] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|BAUD_UNIT|COUNTER[4]~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|BAUD_UNIT|ACCUMULATOR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|BAUD_UNIT|ACCUMULATOR[4] .is_wysiwyg = "true";
defparam \Communicator|BAUD_UNIT|ACCUMULATOR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N10
cycloneive_lcell_comb \Communicator|BAUD_UNIT|Equal0~0 (
// Equation(s):
// \Communicator|BAUD_UNIT|Equal0~0_combout  = (\Communicator|BAUD_UNIT|ACCUMULATOR [4] & (\Communicator|BAUD_UNIT|ACCUMULATOR [3] & (!\Communicator|BAUD_UNIT|ACCUMULATOR [2] & \Communicator|BAUD_UNIT|ACCUMULATOR [1])))

	.dataa(\Communicator|BAUD_UNIT|ACCUMULATOR [4]),
	.datab(\Communicator|BAUD_UNIT|ACCUMULATOR [3]),
	.datac(\Communicator|BAUD_UNIT|ACCUMULATOR [2]),
	.datad(\Communicator|BAUD_UNIT|ACCUMULATOR [1]),
	.cin(gnd),
	.combout(\Communicator|BAUD_UNIT|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|BAUD_UNIT|Equal0~0 .lut_mask = 16'h0800;
defparam \Communicator|BAUD_UNIT|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N18
cycloneive_lcell_comb \Communicator|TX_UNIT|BITS_CACHED[0]~0 (
// Equation(s):
// \Communicator|TX_UNIT|BITS_CACHED[0]~0_combout  = ((!\Communicator|TX_UNIT|CURRENT_STATE.INITIAL_STATE~q  & ((\Communicator|TX_UNIT|NEXT_STATE~4_combout ) # (!\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q )))) # 
// (!\Communicator|TX_UNIT|NEXT_STATE~5_combout )

	.dataa(\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.datab(\Communicator|TX_UNIT|CURRENT_STATE.INITIAL_STATE~q ),
	.datac(\Communicator|TX_UNIT|NEXT_STATE~5_combout ),
	.datad(\Communicator|TX_UNIT|NEXT_STATE~4_combout ),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|BITS_CACHED[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|BITS_CACHED[0]~0 .lut_mask = 16'h3F1F;
defparam \Communicator|TX_UNIT|BITS_CACHED[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N8
cycloneive_lcell_comb \Communicator|TX_UNIT|BITS_CACHED[0]~3 (
// Equation(s):
// \Communicator|TX_UNIT|BITS_CACHED[0]~3_combout  = (\Communicator|TX_UNIT|BITS_CACHED [0] & ((\Communicator|TX_UNIT|BITS_CACHED[0]~0_combout ))) # (!\Communicator|TX_UNIT|BITS_CACHED [0] & (\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q  & 
// !\Communicator|TX_UNIT|BITS_CACHED[0]~0_combout ))

	.dataa(\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.datab(gnd),
	.datac(\Communicator|TX_UNIT|BITS_CACHED [0]),
	.datad(\Communicator|TX_UNIT|BITS_CACHED[0]~0_combout ),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|BITS_CACHED[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|BITS_CACHED[0]~3 .lut_mask = 16'hF00A;
defparam \Communicator|TX_UNIT|BITS_CACHED[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N9
dffeas \Communicator|TX_UNIT|BITS_CACHED[0] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|TX_UNIT|BITS_CACHED[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|TX_UNIT|BITS_CACHED [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|TX_UNIT|BITS_CACHED[0] .is_wysiwyg = "true";
defparam \Communicator|TX_UNIT|BITS_CACHED[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N14
cycloneive_lcell_comb \Communicator|TX_UNIT|BITS_CACHED[1]~2 (
// Equation(s):
// \Communicator|TX_UNIT|BITS_CACHED[1]~2_combout  = (\Communicator|TX_UNIT|BITS_CACHED[0]~0_combout  & (((\Communicator|TX_UNIT|BITS_CACHED [1])))) # (!\Communicator|TX_UNIT|BITS_CACHED[0]~0_combout  & (\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q  
// & (\Communicator|TX_UNIT|BITS_CACHED [1] $ (\Communicator|TX_UNIT|BITS_CACHED [0]))))

	.dataa(\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.datab(\Communicator|TX_UNIT|BITS_CACHED[0]~0_combout ),
	.datac(\Communicator|TX_UNIT|BITS_CACHED [1]),
	.datad(\Communicator|TX_UNIT|BITS_CACHED [0]),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|BITS_CACHED[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|BITS_CACHED[1]~2 .lut_mask = 16'hC2E0;
defparam \Communicator|TX_UNIT|BITS_CACHED[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N15
dffeas \Communicator|TX_UNIT|BITS_CACHED[1] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|TX_UNIT|BITS_CACHED[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|TX_UNIT|BITS_CACHED [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|TX_UNIT|BITS_CACHED[1] .is_wysiwyg = "true";
defparam \Communicator|TX_UNIT|BITS_CACHED[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N20
cycloneive_lcell_comb \Communicator|TX_UNIT|Add1~0 (
// Equation(s):
// \Communicator|TX_UNIT|Add1~0_combout  = \Communicator|TX_UNIT|BITS_CACHED [2] $ (((\Communicator|TX_UNIT|BITS_CACHED [1] & \Communicator|TX_UNIT|BITS_CACHED [0])))

	.dataa(gnd),
	.datab(\Communicator|TX_UNIT|BITS_CACHED [1]),
	.datac(\Communicator|TX_UNIT|BITS_CACHED [0]),
	.datad(\Communicator|TX_UNIT|BITS_CACHED [2]),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|Add1~0 .lut_mask = 16'h3FC0;
defparam \Communicator|TX_UNIT|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N24
cycloneive_lcell_comb \Communicator|TX_UNIT|BITS_CACHED[2]~1 (
// Equation(s):
// \Communicator|TX_UNIT|BITS_CACHED[2]~1_combout  = (\Communicator|TX_UNIT|BITS_CACHED[0]~0_combout  & (((\Communicator|TX_UNIT|BITS_CACHED [2])))) # (!\Communicator|TX_UNIT|BITS_CACHED[0]~0_combout  & (\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q  
// & (\Communicator|TX_UNIT|Add1~0_combout )))

	.dataa(\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.datab(\Communicator|TX_UNIT|Add1~0_combout ),
	.datac(\Communicator|TX_UNIT|BITS_CACHED [2]),
	.datad(\Communicator|TX_UNIT|BITS_CACHED[0]~0_combout ),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|BITS_CACHED[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|BITS_CACHED[2]~1 .lut_mask = 16'hF088;
defparam \Communicator|TX_UNIT|BITS_CACHED[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N25
dffeas \Communicator|TX_UNIT|BITS_CACHED[2] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|TX_UNIT|BITS_CACHED[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|TX_UNIT|BITS_CACHED [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|TX_UNIT|BITS_CACHED[2] .is_wysiwyg = "true";
defparam \Communicator|TX_UNIT|BITS_CACHED[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N22
cycloneive_lcell_comb \Communicator|TX_UNIT|NEXT_STATE~4 (
// Equation(s):
// \Communicator|TX_UNIT|NEXT_STATE~4_combout  = (\Communicator|TX_UNIT|BITS_CACHED [1] & (\Communicator|TX_UNIT|BITS_CACHED [0] & \Communicator|TX_UNIT|BITS_CACHED [2]))

	.dataa(gnd),
	.datab(\Communicator|TX_UNIT|BITS_CACHED [1]),
	.datac(\Communicator|TX_UNIT|BITS_CACHED [0]),
	.datad(\Communicator|TX_UNIT|BITS_CACHED [2]),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|NEXT_STATE~4_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|NEXT_STATE~4 .lut_mask = 16'hC000;
defparam \Communicator|TX_UNIT|NEXT_STATE~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N10
cycloneive_lcell_comb \Communicator|TX_UNIT|Selector3~0 (
// Equation(s):
// \Communicator|TX_UNIT|Selector3~0_combout  = (\Communicator|TX_UNIT|NEXT_STATE~5_combout  & ((\Communicator|TX_UNIT|CURRENT_STATE.INITIAL_STATE~q ) # ((\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q  & !\Communicator|TX_UNIT|NEXT_STATE~4_combout 
// )))) # (!\Communicator|TX_UNIT|NEXT_STATE~5_combout  & (\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q ))

	.dataa(\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.datab(\Communicator|TX_UNIT|CURRENT_STATE.INITIAL_STATE~q ),
	.datac(\Communicator|TX_UNIT|NEXT_STATE~5_combout ),
	.datad(\Communicator|TX_UNIT|NEXT_STATE~4_combout ),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|Selector3~0 .lut_mask = 16'hCAEA;
defparam \Communicator|TX_UNIT|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N30
cycloneive_lcell_comb \Communicator|TX_UNIT|Selector3~1 (
// Equation(s):
// \Communicator|TX_UNIT|Selector3~1_combout  = (\Communicator|TX_UNIT|Selector3~0_combout  & ((!\Communicator|TX_UNIT|NEXT_STATE~5_combout ) # (!\Communicator|TX_UNIT|CURRENT_STATE.END_STATE~q )))

	.dataa(\Communicator|TX_UNIT|CURRENT_STATE.END_STATE~q ),
	.datab(gnd),
	.datac(\Communicator|TX_UNIT|NEXT_STATE~5_combout ),
	.datad(\Communicator|TX_UNIT|Selector3~0_combout ),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|Selector3~1 .lut_mask = 16'h5F00;
defparam \Communicator|TX_UNIT|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N31
dffeas \Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|TX_UNIT|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE .is_wysiwyg = "true";
defparam \Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N2
cycloneive_lcell_comb \Communicator|TX_UNIT|Selector4~2 (
// Equation(s):
// \Communicator|TX_UNIT|Selector4~2_combout  = (\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q  & (\Communicator|TX_UNIT|NEXT_STATE~5_combout  & \Communicator|TX_UNIT|NEXT_STATE~4_combout ))

	.dataa(\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.datab(gnd),
	.datac(\Communicator|TX_UNIT|NEXT_STATE~5_combout ),
	.datad(\Communicator|TX_UNIT|NEXT_STATE~4_combout ),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|Selector4~2 .lut_mask = 16'hA000;
defparam \Communicator|TX_UNIT|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N22
cycloneive_io_ibuf \RX_PIN~input (
	.i(RX_PIN),
	.ibar(gnd),
	.o(\RX_PIN~input_o ));
// synopsys translate_off
defparam \RX_PIN~input .bus_hold = "false";
defparam \RX_PIN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N20
cycloneive_lcell_comb \Communicator|RX_UNIT|SAMPLE_COUNTER[0]~0 (
// Equation(s):
// \Communicator|RX_UNIT|SAMPLE_COUNTER[0]~0_combout  = (!\Communicator|RX_UNIT|CURRENT_STATE.FETCHING_STATE~q  & !\Communicator|RX_UNIT|CURRENT_STATE.INITIAL_STATE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Communicator|RX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.datad(\Communicator|RX_UNIT|CURRENT_STATE.INITIAL_STATE~q ),
	.cin(gnd),
	.combout(\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|RX_UNIT|SAMPLE_COUNTER[0]~0 .lut_mask = 16'h000F;
defparam \Communicator|RX_UNIT|SAMPLE_COUNTER[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N26
cycloneive_lcell_comb \Communicator|RX_UNIT|SAMPLE_COUNTER[0]~1 (
// Equation(s):
// \Communicator|RX_UNIT|SAMPLE_COUNTER[0]~1_combout  = (\Communicator|BAUD_UNIT|ACCUMULATOR [0] & (((\Communicator|RX_UNIT|CURRENT_STATE.END_STATE~q )) # (!\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~0_combout ))) # (!\Communicator|BAUD_UNIT|ACCUMULATOR [0] & 
// (!\Communicator|BAUD_UNIT|Equal0~0_combout  & ((\Communicator|RX_UNIT|CURRENT_STATE.END_STATE~q ) # (!\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~0_combout ))))

	.dataa(\Communicator|BAUD_UNIT|ACCUMULATOR [0]),
	.datab(\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~0_combout ),
	.datac(\Communicator|RX_UNIT|CURRENT_STATE.END_STATE~q ),
	.datad(\Communicator|BAUD_UNIT|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|RX_UNIT|SAMPLE_COUNTER[0]~1 .lut_mask = 16'hA2F3;
defparam \Communicator|RX_UNIT|SAMPLE_COUNTER[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N18
cycloneive_lcell_comb \Bridge|always0~6 (
// Equation(s):
// \Bridge|always0~6_combout  = (\Communicator|RX_UNIT|Equal1~0_combout  & \Communicator|RX_UNIT|CURRENT_STATE.END_STATE~q )

	.dataa(gnd),
	.datab(\Communicator|RX_UNIT|Equal1~0_combout ),
	.datac(\Communicator|RX_UNIT|CURRENT_STATE.END_STATE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bridge|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|always0~6 .lut_mask = 16'hC0C0;
defparam \Bridge|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N28
cycloneive_lcell_comb \Communicator|RX_UNIT|SAMPLE_COUNTER[0]~2 (
// Equation(s):
// \Communicator|RX_UNIT|SAMPLE_COUNTER[0]~2_combout  = (\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~1_combout ) # ((\Bridge|always0~6_combout ) # ((\RX_PIN~input_o  & !\Communicator|RX_UNIT|CURRENT_STATE.IDLE_STATE~q )))

	.dataa(\RX_PIN~input_o ),
	.datab(\Communicator|RX_UNIT|CURRENT_STATE.IDLE_STATE~q ),
	.datac(\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~1_combout ),
	.datad(\Bridge|always0~6_combout ),
	.cin(gnd),
	.combout(\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|RX_UNIT|SAMPLE_COUNTER[0]~2 .lut_mask = 16'hFFF2;
defparam \Communicator|RX_UNIT|SAMPLE_COUNTER[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N6
cycloneive_lcell_comb \Communicator|RX_UNIT|SAMPLE_COUNTER[0]~3 (
// Equation(s):
// \Communicator|RX_UNIT|SAMPLE_COUNTER[0]~3_combout  = (\Communicator|RX_UNIT|CURRENT_STATE.IDLE_STATE~q  & (!\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~2_combout  & ((\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~0_combout ) # 
// (!\Communicator|RX_UNIT|Equal1~0_combout ))))

	.dataa(\Communicator|RX_UNIT|Equal1~0_combout ),
	.datab(\Communicator|RX_UNIT|CURRENT_STATE.IDLE_STATE~q ),
	.datac(\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~0_combout ),
	.datad(\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~2_combout ),
	.cin(gnd),
	.combout(\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|RX_UNIT|SAMPLE_COUNTER[0]~3 .lut_mask = 16'h00C4;
defparam \Communicator|RX_UNIT|SAMPLE_COUNTER[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N10
cycloneive_lcell_comb \Communicator|RX_UNIT|SAMPLE_COUNTER[0]~7 (
// Equation(s):
// \Communicator|RX_UNIT|SAMPLE_COUNTER[0]~7_combout  = (\Communicator|RX_UNIT|SAMPLE_COUNTER [0] & (\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~2_combout )) # (!\Communicator|RX_UNIT|SAMPLE_COUNTER [0] & ((\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~3_combout )))

	.dataa(gnd),
	.datab(\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~2_combout ),
	.datac(\Communicator|RX_UNIT|SAMPLE_COUNTER [0]),
	.datad(\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~3_combout ),
	.cin(gnd),
	.combout(\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|RX_UNIT|SAMPLE_COUNTER[0]~7 .lut_mask = 16'hCFC0;
defparam \Communicator|RX_UNIT|SAMPLE_COUNTER[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N11
dffeas \Communicator|RX_UNIT|SAMPLE_COUNTER[0] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|RX_UNIT|SAMPLE_COUNTER [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|RX_UNIT|SAMPLE_COUNTER[0] .is_wysiwyg = "true";
defparam \Communicator|RX_UNIT|SAMPLE_COUNTER[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N16
cycloneive_lcell_comb \Communicator|RX_UNIT|SAMPLE_COUNTER[1]~6 (
// Equation(s):
// \Communicator|RX_UNIT|SAMPLE_COUNTER[1]~6_combout  = (\Communicator|RX_UNIT|SAMPLE_COUNTER [1] & ((\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~2_combout ) # ((!\Communicator|RX_UNIT|SAMPLE_COUNTER [0] & \Communicator|RX_UNIT|SAMPLE_COUNTER[0]~3_combout )))) # 
// (!\Communicator|RX_UNIT|SAMPLE_COUNTER [1] & (\Communicator|RX_UNIT|SAMPLE_COUNTER [0] & ((\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~3_combout ))))

	.dataa(\Communicator|RX_UNIT|SAMPLE_COUNTER [0]),
	.datab(\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~2_combout ),
	.datac(\Communicator|RX_UNIT|SAMPLE_COUNTER [1]),
	.datad(\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~3_combout ),
	.cin(gnd),
	.combout(\Communicator|RX_UNIT|SAMPLE_COUNTER[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|RX_UNIT|SAMPLE_COUNTER[1]~6 .lut_mask = 16'hDAC0;
defparam \Communicator|RX_UNIT|SAMPLE_COUNTER[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N17
dffeas \Communicator|RX_UNIT|SAMPLE_COUNTER[1] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|RX_UNIT|SAMPLE_COUNTER[1]~6_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|RX_UNIT|SAMPLE_COUNTER [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|RX_UNIT|SAMPLE_COUNTER[1] .is_wysiwyg = "true";
defparam \Communicator|RX_UNIT|SAMPLE_COUNTER[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N12
cycloneive_lcell_comb \Communicator|RX_UNIT|Add0~1 (
// Equation(s):
// \Communicator|RX_UNIT|Add0~1_combout  = \Communicator|RX_UNIT|SAMPLE_COUNTER [2] $ (((\Communicator|RX_UNIT|SAMPLE_COUNTER [0] & \Communicator|RX_UNIT|SAMPLE_COUNTER [1])))

	.dataa(\Communicator|RX_UNIT|SAMPLE_COUNTER [0]),
	.datab(\Communicator|RX_UNIT|SAMPLE_COUNTER [1]),
	.datac(\Communicator|RX_UNIT|SAMPLE_COUNTER [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Communicator|RX_UNIT|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|RX_UNIT|Add0~1 .lut_mask = 16'h7878;
defparam \Communicator|RX_UNIT|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N22
cycloneive_lcell_comb \Communicator|RX_UNIT|SAMPLE_COUNTER[2]~5 (
// Equation(s):
// \Communicator|RX_UNIT|SAMPLE_COUNTER[2]~5_combout  = (\Communicator|RX_UNIT|Add0~1_combout  & ((\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~3_combout ) # ((\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~2_combout  & \Communicator|RX_UNIT|SAMPLE_COUNTER [2])))) # 
// (!\Communicator|RX_UNIT|Add0~1_combout  & (\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~2_combout  & (\Communicator|RX_UNIT|SAMPLE_COUNTER [2])))

	.dataa(\Communicator|RX_UNIT|Add0~1_combout ),
	.datab(\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~2_combout ),
	.datac(\Communicator|RX_UNIT|SAMPLE_COUNTER [2]),
	.datad(\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~3_combout ),
	.cin(gnd),
	.combout(\Communicator|RX_UNIT|SAMPLE_COUNTER[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|RX_UNIT|SAMPLE_COUNTER[2]~5 .lut_mask = 16'hEAC0;
defparam \Communicator|RX_UNIT|SAMPLE_COUNTER[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N23
dffeas \Communicator|RX_UNIT|SAMPLE_COUNTER[2] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|RX_UNIT|SAMPLE_COUNTER[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|RX_UNIT|SAMPLE_COUNTER [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|RX_UNIT|SAMPLE_COUNTER[2] .is_wysiwyg = "true";
defparam \Communicator|RX_UNIT|SAMPLE_COUNTER[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N24
cycloneive_lcell_comb \Communicator|RX_UNIT|Add0~0 (
// Equation(s):
// \Communicator|RX_UNIT|Add0~0_combout  = \Communicator|RX_UNIT|SAMPLE_COUNTER [3] $ (((\Communicator|RX_UNIT|SAMPLE_COUNTER [2] & (\Communicator|RX_UNIT|SAMPLE_COUNTER [1] & \Communicator|RX_UNIT|SAMPLE_COUNTER [0]))))

	.dataa(\Communicator|RX_UNIT|SAMPLE_COUNTER [2]),
	.datab(\Communicator|RX_UNIT|SAMPLE_COUNTER [1]),
	.datac(\Communicator|RX_UNIT|SAMPLE_COUNTER [3]),
	.datad(\Communicator|RX_UNIT|SAMPLE_COUNTER [0]),
	.cin(gnd),
	.combout(\Communicator|RX_UNIT|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|RX_UNIT|Add0~0 .lut_mask = 16'h78F0;
defparam \Communicator|RX_UNIT|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N8
cycloneive_lcell_comb \Communicator|RX_UNIT|SAMPLE_COUNTER[3]~4 (
// Equation(s):
// \Communicator|RX_UNIT|SAMPLE_COUNTER[3]~4_combout  = (\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~3_combout  & ((\Communicator|RX_UNIT|Add0~0_combout ) # ((\Communicator|RX_UNIT|SAMPLE_COUNTER [3] & \Communicator|RX_UNIT|SAMPLE_COUNTER[0]~2_combout )))) # 
// (!\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~3_combout  & (((\Communicator|RX_UNIT|SAMPLE_COUNTER [3] & \Communicator|RX_UNIT|SAMPLE_COUNTER[0]~2_combout ))))

	.dataa(\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~3_combout ),
	.datab(\Communicator|RX_UNIT|Add0~0_combout ),
	.datac(\Communicator|RX_UNIT|SAMPLE_COUNTER [3]),
	.datad(\Communicator|RX_UNIT|SAMPLE_COUNTER[0]~2_combout ),
	.cin(gnd),
	.combout(\Communicator|RX_UNIT|SAMPLE_COUNTER[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|RX_UNIT|SAMPLE_COUNTER[3]~4 .lut_mask = 16'hF888;
defparam \Communicator|RX_UNIT|SAMPLE_COUNTER[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N9
dffeas \Communicator|RX_UNIT|SAMPLE_COUNTER[3] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|RX_UNIT|SAMPLE_COUNTER[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|RX_UNIT|SAMPLE_COUNTER [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|RX_UNIT|SAMPLE_COUNTER[3] .is_wysiwyg = "true";
defparam \Communicator|RX_UNIT|SAMPLE_COUNTER[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N20
cycloneive_lcell_comb \Communicator|RX_UNIT|Equal1~0 (
// Equation(s):
// \Communicator|RX_UNIT|Equal1~0_combout  = (\Communicator|RX_UNIT|SAMPLE_COUNTER [2] & (\Communicator|RX_UNIT|SAMPLE_COUNTER [1] & (\Communicator|RX_UNIT|SAMPLE_COUNTER [3] & \Communicator|RX_UNIT|SAMPLE_COUNTER [0])))

	.dataa(\Communicator|RX_UNIT|SAMPLE_COUNTER [2]),
	.datab(\Communicator|RX_UNIT|SAMPLE_COUNTER [1]),
	.datac(\Communicator|RX_UNIT|SAMPLE_COUNTER [3]),
	.datad(\Communicator|RX_UNIT|SAMPLE_COUNTER [0]),
	.cin(gnd),
	.combout(\Communicator|RX_UNIT|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|RX_UNIT|Equal1~0 .lut_mask = 16'h8000;
defparam \Communicator|RX_UNIT|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N6
cycloneive_lcell_comb \Communicator|RX_UNIT|NEXT_STATE~5 (
// Equation(s):
// \Communicator|RX_UNIT|NEXT_STATE~5_combout  = (!\Communicator|BAUD_UNIT|ACCUMULATOR [0] & (\Communicator|BAUD_UNIT|Equal0~0_combout  & \Communicator|RX_UNIT|Equal1~0_combout ))

	.dataa(gnd),
	.datab(\Communicator|BAUD_UNIT|ACCUMULATOR [0]),
	.datac(\Communicator|BAUD_UNIT|Equal0~0_combout ),
	.datad(\Communicator|RX_UNIT|Equal1~0_combout ),
	.cin(gnd),
	.combout(\Communicator|RX_UNIT|NEXT_STATE~5_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|RX_UNIT|NEXT_STATE~5 .lut_mask = 16'h3000;
defparam \Communicator|RX_UNIT|NEXT_STATE~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N30
cycloneive_lcell_comb \Communicator|RX_UNIT|Selector0~0 (
// Equation(s):
// \Communicator|RX_UNIT|Selector0~0_combout  = (\RX_PIN~input_o  & (\Communicator|RX_UNIT|CURRENT_STATE.IDLE_STATE~q  & ((!\Communicator|RX_UNIT|NEXT_STATE~5_combout ) # (!\Communicator|RX_UNIT|CURRENT_STATE.END_STATE~q )))) # (!\RX_PIN~input_o  & 
// (((!\Communicator|RX_UNIT|NEXT_STATE~5_combout )) # (!\Communicator|RX_UNIT|CURRENT_STATE.END_STATE~q )))

	.dataa(\RX_PIN~input_o ),
	.datab(\Communicator|RX_UNIT|CURRENT_STATE.END_STATE~q ),
	.datac(\Communicator|RX_UNIT|CURRENT_STATE.IDLE_STATE~q ),
	.datad(\Communicator|RX_UNIT|NEXT_STATE~5_combout ),
	.cin(gnd),
	.combout(\Communicator|RX_UNIT|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|RX_UNIT|Selector0~0 .lut_mask = 16'h31F5;
defparam \Communicator|RX_UNIT|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N31
dffeas \Communicator|RX_UNIT|CURRENT_STATE.IDLE_STATE (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|RX_UNIT|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|RX_UNIT|CURRENT_STATE.IDLE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|RX_UNIT|CURRENT_STATE.IDLE_STATE .is_wysiwyg = "true";
defparam \Communicator|RX_UNIT|CURRENT_STATE.IDLE_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N18
cycloneive_lcell_comb \Communicator|RX_UNIT|Selector1~0 (
// Equation(s):
// \Communicator|RX_UNIT|Selector1~0_combout  = (\RX_PIN~input_o  & (\Communicator|RX_UNIT|CURRENT_STATE.INITIAL_STATE~q  & ((!\Communicator|RX_UNIT|NEXT_STATE~5_combout )))) # (!\RX_PIN~input_o  & (((\Communicator|RX_UNIT|CURRENT_STATE.INITIAL_STATE~q  & 
// !\Communicator|RX_UNIT|NEXT_STATE~5_combout )) # (!\Communicator|RX_UNIT|CURRENT_STATE.IDLE_STATE~q )))

	.dataa(\RX_PIN~input_o ),
	.datab(\Communicator|RX_UNIT|CURRENT_STATE.INITIAL_STATE~q ),
	.datac(\Communicator|RX_UNIT|CURRENT_STATE.IDLE_STATE~q ),
	.datad(\Communicator|RX_UNIT|NEXT_STATE~5_combout ),
	.cin(gnd),
	.combout(\Communicator|RX_UNIT|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|RX_UNIT|Selector1~0 .lut_mask = 16'h05CD;
defparam \Communicator|RX_UNIT|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N16
cycloneive_lcell_comb \Communicator|RX_UNIT|Selector1~1 (
// Equation(s):
// \Communicator|RX_UNIT|Selector1~1_combout  = (\Communicator|RX_UNIT|Selector1~0_combout  & (((!\Communicator|RX_UNIT|NEXT_STATE~5_combout ) # (!\Communicator|RX_UNIT|CURRENT_STATE.FETCHING_STATE~q )) # (!\Communicator|RX_UNIT|NEXT_STATE~4_combout )))

	.dataa(\Communicator|RX_UNIT|NEXT_STATE~4_combout ),
	.datab(\Communicator|RX_UNIT|Selector1~0_combout ),
	.datac(\Communicator|RX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.datad(\Communicator|RX_UNIT|NEXT_STATE~5_combout ),
	.cin(gnd),
	.combout(\Communicator|RX_UNIT|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|RX_UNIT|Selector1~1 .lut_mask = 16'h4CCC;
defparam \Communicator|RX_UNIT|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N17
dffeas \Communicator|RX_UNIT|CURRENT_STATE.INITIAL_STATE (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|RX_UNIT|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|RX_UNIT|CURRENT_STATE.INITIAL_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|RX_UNIT|CURRENT_STATE.INITIAL_STATE .is_wysiwyg = "true";
defparam \Communicator|RX_UNIT|CURRENT_STATE.INITIAL_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N8
cycloneive_lcell_comb \Communicator|RX_UNIT|Selector2~1 (
// Equation(s):
// \Communicator|RX_UNIT|Selector2~1_combout  = (\Communicator|RX_UNIT|NEXT_STATE~5_combout  & ((\Communicator|RX_UNIT|CURRENT_STATE.INITIAL_STATE~q ) # ((!\Communicator|RX_UNIT|NEXT_STATE~4_combout  & \Communicator|RX_UNIT|CURRENT_STATE.FETCHING_STATE~q 
// )))) # (!\Communicator|RX_UNIT|NEXT_STATE~5_combout  & (((\Communicator|RX_UNIT|CURRENT_STATE.FETCHING_STATE~q ))))

	.dataa(\Communicator|RX_UNIT|NEXT_STATE~4_combout ),
	.datab(\Communicator|RX_UNIT|CURRENT_STATE.INITIAL_STATE~q ),
	.datac(\Communicator|RX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.datad(\Communicator|RX_UNIT|NEXT_STATE~5_combout ),
	.cin(gnd),
	.combout(\Communicator|RX_UNIT|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|RX_UNIT|Selector2~1 .lut_mask = 16'hDCF0;
defparam \Communicator|RX_UNIT|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N14
cycloneive_lcell_comb \Communicator|RX_UNIT|Selector2~2 (
// Equation(s):
// \Communicator|RX_UNIT|Selector2~2_combout  = (\Communicator|RX_UNIT|Selector2~1_combout  & ((!\Communicator|RX_UNIT|NEXT_STATE~5_combout ) # (!\Communicator|RX_UNIT|CURRENT_STATE.END_STATE~q )))

	.dataa(gnd),
	.datab(\Communicator|RX_UNIT|CURRENT_STATE.END_STATE~q ),
	.datac(\Communicator|RX_UNIT|Selector2~1_combout ),
	.datad(\Communicator|RX_UNIT|NEXT_STATE~5_combout ),
	.cin(gnd),
	.combout(\Communicator|RX_UNIT|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|RX_UNIT|Selector2~2 .lut_mask = 16'h30F0;
defparam \Communicator|RX_UNIT|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N15
dffeas \Communicator|RX_UNIT|CURRENT_STATE.FETCHING_STATE (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|RX_UNIT|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|RX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|RX_UNIT|CURRENT_STATE.FETCHING_STATE .is_wysiwyg = "true";
defparam \Communicator|RX_UNIT|CURRENT_STATE.FETCHING_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N28
cycloneive_lcell_comb \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[1]~0 (
// Equation(s):
// \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[1]~0_combout  = ((!\Communicator|RX_UNIT|CURRENT_STATE.INITIAL_STATE~q  & ((\Communicator|RX_UNIT|NEXT_STATE~4_combout ) # (!\Communicator|RX_UNIT|CURRENT_STATE.FETCHING_STATE~q )))) # 
// (!\Communicator|RX_UNIT|NEXT_STATE~5_combout )

	.dataa(\Communicator|RX_UNIT|NEXT_STATE~4_combout ),
	.datab(\Communicator|RX_UNIT|CURRENT_STATE.INITIAL_STATE~q ),
	.datac(\Communicator|RX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.datad(\Communicator|RX_UNIT|NEXT_STATE~5_combout ),
	.cin(gnd),
	.combout(\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[1]~0 .lut_mask = 16'h23FF;
defparam \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N22
cycloneive_lcell_comb \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[0]~3 (
// Equation(s):
// \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[0]~3_combout  = (\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED [0] & ((\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[1]~0_combout ))) # (!\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED [0] & 
// (\Communicator|RX_UNIT|CURRENT_STATE.FETCHING_STATE~q  & !\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[1]~0_combout ))

	.dataa(gnd),
	.datab(\Communicator|RX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.datac(\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED [0]),
	.datad(\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[1]~0_combout ),
	.cin(gnd),
	.combout(\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[0]~3 .lut_mask = 16'hF00C;
defparam \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N23
dffeas \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[0] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[0] .is_wysiwyg = "true";
defparam \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N12
cycloneive_lcell_comb \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[1]~2 (
// Equation(s):
// \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[1]~2_combout  = (\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[1]~0_combout  & (((\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED [1])))) # (!\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[1]~0_combout  & 
// (\Communicator|RX_UNIT|CURRENT_STATE.FETCHING_STATE~q  & (\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED [0] $ (\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED [1]))))

	.dataa(\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED [0]),
	.datab(\Communicator|RX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.datac(\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED [1]),
	.datad(\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[1]~0_combout ),
	.cin(gnd),
	.combout(\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[1]~2 .lut_mask = 16'hF048;
defparam \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N13
dffeas \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[1] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[1] .is_wysiwyg = "true";
defparam \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N26
cycloneive_lcell_comb \Communicator|RX_UNIT|Add1~0 (
// Equation(s):
// \Communicator|RX_UNIT|Add1~0_combout  = \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED [2] $ (((\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED [1] & \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED [0])))

	.dataa(\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED [1]),
	.datab(gnd),
	.datac(\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED [0]),
	.datad(\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED [2]),
	.cin(gnd),
	.combout(\Communicator|RX_UNIT|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|RX_UNIT|Add1~0 .lut_mask = 16'h5FA0;
defparam \Communicator|RX_UNIT|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N2
cycloneive_lcell_comb \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[2]~1 (
// Equation(s):
// \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[2]~1_combout  = (\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[1]~0_combout  & (((\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED [2])))) # (!\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[1]~0_combout  & 
// (\Communicator|RX_UNIT|Add1~0_combout  & (\Communicator|RX_UNIT|CURRENT_STATE.FETCHING_STATE~q )))

	.dataa(\Communicator|RX_UNIT|Add1~0_combout ),
	.datab(\Communicator|RX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.datac(\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED [2]),
	.datad(\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[1]~0_combout ),
	.cin(gnd),
	.combout(\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[2]~1 .lut_mask = 16'hF088;
defparam \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N3
dffeas \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[2] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[2] .is_wysiwyg = "true";
defparam \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N4
cycloneive_lcell_comb \Communicator|RX_UNIT|NEXT_STATE~4 (
// Equation(s):
// \Communicator|RX_UNIT|NEXT_STATE~4_combout  = (\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED [1] & (\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED [0] & \Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED [2]))

	.dataa(\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED [1]),
	.datab(gnd),
	.datac(\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED [0]),
	.datad(\Communicator|RX_UNIT|NUMBER_OF_BITS_CACHED [2]),
	.cin(gnd),
	.combout(\Communicator|RX_UNIT|NEXT_STATE~4_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|RX_UNIT|NEXT_STATE~4 .lut_mask = 16'hA000;
defparam \Communicator|RX_UNIT|NEXT_STATE~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N24
cycloneive_lcell_comb \Communicator|RX_UNIT|Selector3~1 (
// Equation(s):
// \Communicator|RX_UNIT|Selector3~1_combout  = (\Communicator|RX_UNIT|NEXT_STATE~5_combout  & (\Communicator|RX_UNIT|NEXT_STATE~4_combout  & (\Communicator|RX_UNIT|CURRENT_STATE.FETCHING_STATE~q ))) # (!\Communicator|RX_UNIT|NEXT_STATE~5_combout  & 
// (((\Communicator|RX_UNIT|CURRENT_STATE.END_STATE~q ))))

	.dataa(\Communicator|RX_UNIT|NEXT_STATE~4_combout ),
	.datab(\Communicator|RX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.datac(\Communicator|RX_UNIT|CURRENT_STATE.END_STATE~q ),
	.datad(\Communicator|RX_UNIT|NEXT_STATE~5_combout ),
	.cin(gnd),
	.combout(\Communicator|RX_UNIT|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|RX_UNIT|Selector3~1 .lut_mask = 16'h88F0;
defparam \Communicator|RX_UNIT|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N25
dffeas \Communicator|RX_UNIT|CURRENT_STATE.END_STATE (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|RX_UNIT|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|RX_UNIT|CURRENT_STATE.END_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|RX_UNIT|CURRENT_STATE.END_STATE .is_wysiwyg = "true";
defparam \Communicator|RX_UNIT|CURRENT_STATE.END_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N0
cycloneive_lcell_comb \Bridge|Add0~0 (
// Equation(s):
// \Bridge|Add0~0_combout  = \Bridge|RAM_ADDRESS [0] $ (VCC)
// \Bridge|Add0~1  = CARRY(\Bridge|RAM_ADDRESS [0])

	.dataa(gnd),
	.datab(\Bridge|RAM_ADDRESS [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Bridge|Add0~0_combout ),
	.cout(\Bridge|Add0~1 ));
// synopsys translate_off
defparam \Bridge|Add0~0 .lut_mask = 16'h33CC;
defparam \Bridge|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N2
cycloneive_lcell_comb \Bridge|Add0~2 (
// Equation(s):
// \Bridge|Add0~2_combout  = (\Bridge|RAM_ADDRESS [1] & (!\Bridge|Add0~1 )) # (!\Bridge|RAM_ADDRESS [1] & ((\Bridge|Add0~1 ) # (GND)))
// \Bridge|Add0~3  = CARRY((!\Bridge|Add0~1 ) # (!\Bridge|RAM_ADDRESS [1]))

	.dataa(\Bridge|RAM_ADDRESS [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bridge|Add0~1 ),
	.combout(\Bridge|Add0~2_combout ),
	.cout(\Bridge|Add0~3 ));
// synopsys translate_off
defparam \Bridge|Add0~2 .lut_mask = 16'h5A5F;
defparam \Bridge|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N24
cycloneive_lcell_comb \Bridge|RAM_ADDRESS[1]~13 (
// Equation(s):
// \Bridge|RAM_ADDRESS[1]~13_combout  = (!\Bridge|always0~10_combout  & ((\Bridge|always0~9_combout  & ((\Bridge|RAM_ADDRESS [1]))) # (!\Bridge|always0~9_combout  & (\Bridge|Add0~2_combout ))))

	.dataa(\Bridge|always0~9_combout ),
	.datab(\Bridge|Add0~2_combout ),
	.datac(\Bridge|RAM_ADDRESS [1]),
	.datad(\Bridge|always0~10_combout ),
	.cin(gnd),
	.combout(\Bridge|RAM_ADDRESS[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[1]~13 .lut_mask = 16'h00E4;
defparam \Bridge|RAM_ADDRESS[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N25
dffeas \Bridge|RAM_ADDRESS[1] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Bridge|RAM_ADDRESS[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bridge|RAM_ADDRESS [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[1] .is_wysiwyg = "true";
defparam \Bridge|RAM_ADDRESS[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N4
cycloneive_lcell_comb \Bridge|Add0~4 (
// Equation(s):
// \Bridge|Add0~4_combout  = (\Bridge|RAM_ADDRESS [2] & (\Bridge|Add0~3  $ (GND))) # (!\Bridge|RAM_ADDRESS [2] & (!\Bridge|Add0~3  & VCC))
// \Bridge|Add0~5  = CARRY((\Bridge|RAM_ADDRESS [2] & !\Bridge|Add0~3 ))

	.dataa(\Bridge|RAM_ADDRESS [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bridge|Add0~3 ),
	.combout(\Bridge|Add0~4_combout ),
	.cout(\Bridge|Add0~5 ));
// synopsys translate_off
defparam \Bridge|Add0~4 .lut_mask = 16'hA50A;
defparam \Bridge|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N12
cycloneive_lcell_comb \Bridge|RAM_ADDRESS[2]~14 (
// Equation(s):
// \Bridge|RAM_ADDRESS[2]~14_combout  = (!\Bridge|always0~10_combout  & ((\Bridge|always0~9_combout  & (\Bridge|RAM_ADDRESS [2])) # (!\Bridge|always0~9_combout  & ((\Bridge|Add0~4_combout )))))

	.dataa(\Bridge|always0~9_combout ),
	.datab(\Bridge|always0~10_combout ),
	.datac(\Bridge|RAM_ADDRESS [2]),
	.datad(\Bridge|Add0~4_combout ),
	.cin(gnd),
	.combout(\Bridge|RAM_ADDRESS[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[2]~14 .lut_mask = 16'h3120;
defparam \Bridge|RAM_ADDRESS[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N13
dffeas \Bridge|RAM_ADDRESS[2] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Bridge|RAM_ADDRESS[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bridge|RAM_ADDRESS [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[2] .is_wysiwyg = "true";
defparam \Bridge|RAM_ADDRESS[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N6
cycloneive_lcell_comb \Bridge|Add0~6 (
// Equation(s):
// \Bridge|Add0~6_combout  = (\Bridge|RAM_ADDRESS [3] & (!\Bridge|Add0~5 )) # (!\Bridge|RAM_ADDRESS [3] & ((\Bridge|Add0~5 ) # (GND)))
// \Bridge|Add0~7  = CARRY((!\Bridge|Add0~5 ) # (!\Bridge|RAM_ADDRESS [3]))

	.dataa(gnd),
	.datab(\Bridge|RAM_ADDRESS [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bridge|Add0~5 ),
	.combout(\Bridge|Add0~6_combout ),
	.cout(\Bridge|Add0~7 ));
// synopsys translate_off
defparam \Bridge|Add0~6 .lut_mask = 16'h3C3F;
defparam \Bridge|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N18
cycloneive_lcell_comb \Bridge|RAM_ADDRESS[3]~12 (
// Equation(s):
// \Bridge|RAM_ADDRESS[3]~12_combout  = (!\Bridge|always0~10_combout  & ((\Bridge|always0~9_combout  & (\Bridge|RAM_ADDRESS [3])) # (!\Bridge|always0~9_combout  & ((\Bridge|Add0~6_combout )))))

	.dataa(\Bridge|always0~9_combout ),
	.datab(\Bridge|always0~10_combout ),
	.datac(\Bridge|RAM_ADDRESS [3]),
	.datad(\Bridge|Add0~6_combout ),
	.cin(gnd),
	.combout(\Bridge|RAM_ADDRESS[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[3]~12 .lut_mask = 16'h3120;
defparam \Bridge|RAM_ADDRESS[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N19
dffeas \Bridge|RAM_ADDRESS[3] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Bridge|RAM_ADDRESS[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bridge|RAM_ADDRESS [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[3] .is_wysiwyg = "true";
defparam \Bridge|RAM_ADDRESS[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N16
cycloneive_lcell_comb \Bridge|always0~8 (
// Equation(s):
// \Bridge|always0~8_combout  = (\Bridge|RAM_ADDRESS [3] & ((\Bridge|RAM_ADDRESS [2]) # (\Bridge|RAM_ADDRESS [1])))

	.dataa(gnd),
	.datab(\Bridge|RAM_ADDRESS [3]),
	.datac(\Bridge|RAM_ADDRESS [2]),
	.datad(\Bridge|RAM_ADDRESS [1]),
	.cin(gnd),
	.combout(\Bridge|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|always0~8 .lut_mask = 16'hCCC0;
defparam \Bridge|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N8
cycloneive_lcell_comb \Bridge|Add0~8 (
// Equation(s):
// \Bridge|Add0~8_combout  = (\Bridge|RAM_ADDRESS [4] & (\Bridge|Add0~7  $ (GND))) # (!\Bridge|RAM_ADDRESS [4] & (!\Bridge|Add0~7  & VCC))
// \Bridge|Add0~9  = CARRY((\Bridge|RAM_ADDRESS [4] & !\Bridge|Add0~7 ))

	.dataa(gnd),
	.datab(\Bridge|RAM_ADDRESS [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bridge|Add0~7 ),
	.combout(\Bridge|Add0~8_combout ),
	.cout(\Bridge|Add0~9 ));
// synopsys translate_off
defparam \Bridge|Add0~8 .lut_mask = 16'hC30C;
defparam \Bridge|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N20
cycloneive_lcell_comb \Bridge|RAM_ADDRESS[4]~4 (
// Equation(s):
// \Bridge|RAM_ADDRESS[4]~4_combout  = (!\Bridge|always0~10_combout  & ((\Bridge|always0~9_combout  & ((\Bridge|RAM_ADDRESS [4]))) # (!\Bridge|always0~9_combout  & (\Bridge|Add0~8_combout ))))

	.dataa(\Bridge|always0~9_combout ),
	.datab(\Bridge|Add0~8_combout ),
	.datac(\Bridge|RAM_ADDRESS [4]),
	.datad(\Bridge|always0~10_combout ),
	.cin(gnd),
	.combout(\Bridge|RAM_ADDRESS[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[4]~4 .lut_mask = 16'h00E4;
defparam \Bridge|RAM_ADDRESS[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N21
dffeas \Bridge|RAM_ADDRESS[4] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Bridge|RAM_ADDRESS[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bridge|RAM_ADDRESS [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[4] .is_wysiwyg = "true";
defparam \Bridge|RAM_ADDRESS[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N10
cycloneive_lcell_comb \Bridge|Add0~10 (
// Equation(s):
// \Bridge|Add0~10_combout  = (\Bridge|RAM_ADDRESS [5] & (!\Bridge|Add0~9 )) # (!\Bridge|RAM_ADDRESS [5] & ((\Bridge|Add0~9 ) # (GND)))
// \Bridge|Add0~11  = CARRY((!\Bridge|Add0~9 ) # (!\Bridge|RAM_ADDRESS [5]))

	.dataa(\Bridge|RAM_ADDRESS [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bridge|Add0~9 ),
	.combout(\Bridge|Add0~10_combout ),
	.cout(\Bridge|Add0~11 ));
// synopsys translate_off
defparam \Bridge|Add0~10 .lut_mask = 16'h5A5F;
defparam \Bridge|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N0
cycloneive_lcell_comb \Bridge|RAM_ADDRESS[5]~5 (
// Equation(s):
// \Bridge|RAM_ADDRESS[5]~5_combout  = (!\Bridge|always0~10_combout  & ((\Bridge|always0~9_combout  & ((\Bridge|RAM_ADDRESS [5]))) # (!\Bridge|always0~9_combout  & (\Bridge|Add0~10_combout ))))

	.dataa(\Bridge|always0~9_combout ),
	.datab(\Bridge|Add0~10_combout ),
	.datac(\Bridge|RAM_ADDRESS [5]),
	.datad(\Bridge|always0~10_combout ),
	.cin(gnd),
	.combout(\Bridge|RAM_ADDRESS[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[5]~5 .lut_mask = 16'h00E4;
defparam \Bridge|RAM_ADDRESS[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N1
dffeas \Bridge|RAM_ADDRESS[5] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Bridge|RAM_ADDRESS[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bridge|RAM_ADDRESS [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[5] .is_wysiwyg = "true";
defparam \Bridge|RAM_ADDRESS[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N12
cycloneive_lcell_comb \Bridge|Add0~12 (
// Equation(s):
// \Bridge|Add0~12_combout  = (\Bridge|RAM_ADDRESS [6] & (\Bridge|Add0~11  $ (GND))) # (!\Bridge|RAM_ADDRESS [6] & (!\Bridge|Add0~11  & VCC))
// \Bridge|Add0~13  = CARRY((\Bridge|RAM_ADDRESS [6] & !\Bridge|Add0~11 ))

	.dataa(gnd),
	.datab(\Bridge|RAM_ADDRESS [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bridge|Add0~11 ),
	.combout(\Bridge|Add0~12_combout ),
	.cout(\Bridge|Add0~13 ));
// synopsys translate_off
defparam \Bridge|Add0~12 .lut_mask = 16'hC30C;
defparam \Bridge|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N6
cycloneive_lcell_comb \Bridge|RAM_ADDRESS[6]~6 (
// Equation(s):
// \Bridge|RAM_ADDRESS[6]~6_combout  = (!\Bridge|always0~10_combout  & ((\Bridge|always0~9_combout  & ((\Bridge|RAM_ADDRESS [6]))) # (!\Bridge|always0~9_combout  & (\Bridge|Add0~12_combout ))))

	.dataa(\Bridge|always0~9_combout ),
	.datab(\Bridge|Add0~12_combout ),
	.datac(\Bridge|RAM_ADDRESS [6]),
	.datad(\Bridge|always0~10_combout ),
	.cin(gnd),
	.combout(\Bridge|RAM_ADDRESS[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[6]~6 .lut_mask = 16'h00E4;
defparam \Bridge|RAM_ADDRESS[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N7
dffeas \Bridge|RAM_ADDRESS[6] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Bridge|RAM_ADDRESS[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bridge|RAM_ADDRESS [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[6] .is_wysiwyg = "true";
defparam \Bridge|RAM_ADDRESS[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N14
cycloneive_lcell_comb \Bridge|Add0~14 (
// Equation(s):
// \Bridge|Add0~14_combout  = (\Bridge|RAM_ADDRESS [7] & (!\Bridge|Add0~13 )) # (!\Bridge|RAM_ADDRESS [7] & ((\Bridge|Add0~13 ) # (GND)))
// \Bridge|Add0~15  = CARRY((!\Bridge|Add0~13 ) # (!\Bridge|RAM_ADDRESS [7]))

	.dataa(\Bridge|RAM_ADDRESS [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bridge|Add0~13 ),
	.combout(\Bridge|Add0~14_combout ),
	.cout(\Bridge|Add0~15 ));
// synopsys translate_off
defparam \Bridge|Add0~14 .lut_mask = 16'h5A5F;
defparam \Bridge|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N30
cycloneive_lcell_comb \Bridge|RAM_ADDRESS[7]~7 (
// Equation(s):
// \Bridge|RAM_ADDRESS[7]~7_combout  = (!\Bridge|always0~10_combout  & ((\Bridge|always0~9_combout  & ((\Bridge|RAM_ADDRESS [7]))) # (!\Bridge|always0~9_combout  & (\Bridge|Add0~14_combout ))))

	.dataa(\Bridge|always0~10_combout ),
	.datab(\Bridge|Add0~14_combout ),
	.datac(\Bridge|RAM_ADDRESS [7]),
	.datad(\Bridge|always0~9_combout ),
	.cin(gnd),
	.combout(\Bridge|RAM_ADDRESS[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[7]~7 .lut_mask = 16'h5044;
defparam \Bridge|RAM_ADDRESS[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N31
dffeas \Bridge|RAM_ADDRESS[7] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Bridge|RAM_ADDRESS[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bridge|RAM_ADDRESS [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[7] .is_wysiwyg = "true";
defparam \Bridge|RAM_ADDRESS[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N16
cycloneive_lcell_comb \Bridge|Add0~16 (
// Equation(s):
// \Bridge|Add0~16_combout  = (\Bridge|RAM_ADDRESS [8] & (\Bridge|Add0~15  $ (GND))) # (!\Bridge|RAM_ADDRESS [8] & (!\Bridge|Add0~15  & VCC))
// \Bridge|Add0~17  = CARRY((\Bridge|RAM_ADDRESS [8] & !\Bridge|Add0~15 ))

	.dataa(gnd),
	.datab(\Bridge|RAM_ADDRESS [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bridge|Add0~15 ),
	.combout(\Bridge|Add0~16_combout ),
	.cout(\Bridge|Add0~17 ));
// synopsys translate_off
defparam \Bridge|Add0~16 .lut_mask = 16'hC30C;
defparam \Bridge|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N28
cycloneive_lcell_comb \Bridge|RAM_ADDRESS[8]~8 (
// Equation(s):
// \Bridge|RAM_ADDRESS[8]~8_combout  = (!\Bridge|always0~10_combout  & ((\Bridge|always0~9_combout  & (\Bridge|RAM_ADDRESS [8])) # (!\Bridge|always0~9_combout  & ((\Bridge|Add0~16_combout )))))

	.dataa(\Bridge|always0~9_combout ),
	.datab(\Bridge|always0~10_combout ),
	.datac(\Bridge|RAM_ADDRESS [8]),
	.datad(\Bridge|Add0~16_combout ),
	.cin(gnd),
	.combout(\Bridge|RAM_ADDRESS[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[8]~8 .lut_mask = 16'h3120;
defparam \Bridge|RAM_ADDRESS[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N29
dffeas \Bridge|RAM_ADDRESS[8] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Bridge|RAM_ADDRESS[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bridge|RAM_ADDRESS [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[8] .is_wysiwyg = "true";
defparam \Bridge|RAM_ADDRESS[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N18
cycloneive_lcell_comb \Bridge|Add0~18 (
// Equation(s):
// \Bridge|Add0~18_combout  = (\Bridge|RAM_ADDRESS [9] & (!\Bridge|Add0~17 )) # (!\Bridge|RAM_ADDRESS [9] & ((\Bridge|Add0~17 ) # (GND)))
// \Bridge|Add0~19  = CARRY((!\Bridge|Add0~17 ) # (!\Bridge|RAM_ADDRESS [9]))

	.dataa(gnd),
	.datab(\Bridge|RAM_ADDRESS [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bridge|Add0~17 ),
	.combout(\Bridge|Add0~18_combout ),
	.cout(\Bridge|Add0~19 ));
// synopsys translate_off
defparam \Bridge|Add0~18 .lut_mask = 16'h3C3F;
defparam \Bridge|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N0
cycloneive_lcell_comb \Bridge|RAM_ADDRESS[9]~9 (
// Equation(s):
// \Bridge|RAM_ADDRESS[9]~9_combout  = (!\Bridge|always0~10_combout  & ((\Bridge|always0~9_combout  & (\Bridge|RAM_ADDRESS [9])) # (!\Bridge|always0~9_combout  & ((\Bridge|Add0~18_combout )))))

	.dataa(\Bridge|always0~9_combout ),
	.datab(\Bridge|always0~10_combout ),
	.datac(\Bridge|RAM_ADDRESS [9]),
	.datad(\Bridge|Add0~18_combout ),
	.cin(gnd),
	.combout(\Bridge|RAM_ADDRESS[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[9]~9 .lut_mask = 16'h3120;
defparam \Bridge|RAM_ADDRESS[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N1
dffeas \Bridge|RAM_ADDRESS[9] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Bridge|RAM_ADDRESS[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bridge|RAM_ADDRESS [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[9] .is_wysiwyg = "true";
defparam \Bridge|RAM_ADDRESS[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N20
cycloneive_lcell_comb \Bridge|Add0~20 (
// Equation(s):
// \Bridge|Add0~20_combout  = (\Bridge|RAM_ADDRESS [10] & (\Bridge|Add0~19  $ (GND))) # (!\Bridge|RAM_ADDRESS [10] & (!\Bridge|Add0~19  & VCC))
// \Bridge|Add0~21  = CARRY((\Bridge|RAM_ADDRESS [10] & !\Bridge|Add0~19 ))

	.dataa(gnd),
	.datab(\Bridge|RAM_ADDRESS [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bridge|Add0~19 ),
	.combout(\Bridge|Add0~20_combout ),
	.cout(\Bridge|Add0~21 ));
// synopsys translate_off
defparam \Bridge|Add0~20 .lut_mask = 16'hC30C;
defparam \Bridge|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N30
cycloneive_lcell_comb \Bridge|RAM_ADDRESS[10]~10 (
// Equation(s):
// \Bridge|RAM_ADDRESS[10]~10_combout  = (!\Bridge|always0~10_combout  & ((\Bridge|always0~9_combout  & ((\Bridge|RAM_ADDRESS [10]))) # (!\Bridge|always0~9_combout  & (\Bridge|Add0~20_combout ))))

	.dataa(\Bridge|Add0~20_combout ),
	.datab(\Bridge|always0~10_combout ),
	.datac(\Bridge|RAM_ADDRESS [10]),
	.datad(\Bridge|always0~9_combout ),
	.cin(gnd),
	.combout(\Bridge|RAM_ADDRESS[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[10]~10 .lut_mask = 16'h3022;
defparam \Bridge|RAM_ADDRESS[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N31
dffeas \Bridge|RAM_ADDRESS[10] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Bridge|RAM_ADDRESS[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bridge|RAM_ADDRESS [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[10] .is_wysiwyg = "true";
defparam \Bridge|RAM_ADDRESS[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N22
cycloneive_lcell_comb \Bridge|Add0~22 (
// Equation(s):
// \Bridge|Add0~22_combout  = (\Bridge|RAM_ADDRESS [11] & (!\Bridge|Add0~21 )) # (!\Bridge|RAM_ADDRESS [11] & ((\Bridge|Add0~21 ) # (GND)))
// \Bridge|Add0~23  = CARRY((!\Bridge|Add0~21 ) # (!\Bridge|RAM_ADDRESS [11]))

	.dataa(\Bridge|RAM_ADDRESS [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bridge|Add0~21 ),
	.combout(\Bridge|Add0~22_combout ),
	.cout(\Bridge|Add0~23 ));
// synopsys translate_off
defparam \Bridge|Add0~22 .lut_mask = 16'h5A5F;
defparam \Bridge|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N16
cycloneive_lcell_comb \Bridge|RAM_ADDRESS[11]~11 (
// Equation(s):
// \Bridge|RAM_ADDRESS[11]~11_combout  = (!\Bridge|always0~10_combout  & ((\Bridge|always0~9_combout  & (\Bridge|RAM_ADDRESS [11])) # (!\Bridge|always0~9_combout  & ((\Bridge|Add0~22_combout )))))

	.dataa(\Bridge|always0~9_combout ),
	.datab(\Bridge|always0~10_combout ),
	.datac(\Bridge|RAM_ADDRESS [11]),
	.datad(\Bridge|Add0~22_combout ),
	.cin(gnd),
	.combout(\Bridge|RAM_ADDRESS[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[11]~11 .lut_mask = 16'h3120;
defparam \Bridge|RAM_ADDRESS[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N17
dffeas \Bridge|RAM_ADDRESS[11] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Bridge|RAM_ADDRESS[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bridge|RAM_ADDRESS [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[11] .is_wysiwyg = "true";
defparam \Bridge|RAM_ADDRESS[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N24
cycloneive_lcell_comb \Bridge|Add0~24 (
// Equation(s):
// \Bridge|Add0~24_combout  = (\Bridge|RAM_ADDRESS [12] & (\Bridge|Add0~23  $ (GND))) # (!\Bridge|RAM_ADDRESS [12] & (!\Bridge|Add0~23  & VCC))
// \Bridge|Add0~25  = CARRY((\Bridge|RAM_ADDRESS [12] & !\Bridge|Add0~23 ))

	.dataa(\Bridge|RAM_ADDRESS [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bridge|Add0~23 ),
	.combout(\Bridge|Add0~24_combout ),
	.cout(\Bridge|Add0~25 ));
// synopsys translate_off
defparam \Bridge|Add0~24 .lut_mask = 16'hA50A;
defparam \Bridge|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N0
cycloneive_lcell_comb \Bridge|RAM_ADDRESS[12]~0 (
// Equation(s):
// \Bridge|RAM_ADDRESS[12]~0_combout  = (!\Bridge|always0~10_combout  & ((\Bridge|always0~9_combout  & (\Bridge|RAM_ADDRESS [12])) # (!\Bridge|always0~9_combout  & ((\Bridge|Add0~24_combout )))))

	.dataa(\Bridge|always0~10_combout ),
	.datab(\Bridge|always0~9_combout ),
	.datac(\Bridge|RAM_ADDRESS [12]),
	.datad(\Bridge|Add0~24_combout ),
	.cin(gnd),
	.combout(\Bridge|RAM_ADDRESS[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[12]~0 .lut_mask = 16'h5140;
defparam \Bridge|RAM_ADDRESS[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N1
dffeas \Bridge|RAM_ADDRESS[12] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Bridge|RAM_ADDRESS[12]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bridge|RAM_ADDRESS [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[12] .is_wysiwyg = "true";
defparam \Bridge|RAM_ADDRESS[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N26
cycloneive_lcell_comb \Bridge|Add0~26 (
// Equation(s):
// \Bridge|Add0~26_combout  = (\Bridge|RAM_ADDRESS [13] & (!\Bridge|Add0~25 )) # (!\Bridge|RAM_ADDRESS [13] & ((\Bridge|Add0~25 ) # (GND)))
// \Bridge|Add0~27  = CARRY((!\Bridge|Add0~25 ) # (!\Bridge|RAM_ADDRESS [13]))

	.dataa(\Bridge|RAM_ADDRESS [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bridge|Add0~25 ),
	.combout(\Bridge|Add0~26_combout ),
	.cout(\Bridge|Add0~27 ));
// synopsys translate_off
defparam \Bridge|Add0~26 .lut_mask = 16'h5A5F;
defparam \Bridge|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N20
cycloneive_lcell_comb \Bridge|RAM_ADDRESS[13]~1 (
// Equation(s):
// \Bridge|RAM_ADDRESS[13]~1_combout  = (!\Bridge|always0~10_combout  & ((\Bridge|always0~9_combout  & ((\Bridge|RAM_ADDRESS [13]))) # (!\Bridge|always0~9_combout  & (\Bridge|Add0~26_combout ))))

	.dataa(\Bridge|always0~10_combout ),
	.datab(\Bridge|Add0~26_combout ),
	.datac(\Bridge|RAM_ADDRESS [13]),
	.datad(\Bridge|always0~9_combout ),
	.cin(gnd),
	.combout(\Bridge|RAM_ADDRESS[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[13]~1 .lut_mask = 16'h5044;
defparam \Bridge|RAM_ADDRESS[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N21
dffeas \Bridge|RAM_ADDRESS[13] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Bridge|RAM_ADDRESS[13]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bridge|RAM_ADDRESS [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[13] .is_wysiwyg = "true";
defparam \Bridge|RAM_ADDRESS[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N28
cycloneive_lcell_comb \Bridge|Add0~28 (
// Equation(s):
// \Bridge|Add0~28_combout  = (\Bridge|RAM_ADDRESS [14] & (\Bridge|Add0~27  $ (GND))) # (!\Bridge|RAM_ADDRESS [14] & (!\Bridge|Add0~27  & VCC))
// \Bridge|Add0~29  = CARRY((\Bridge|RAM_ADDRESS [14] & !\Bridge|Add0~27 ))

	.dataa(\Bridge|RAM_ADDRESS [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bridge|Add0~27 ),
	.combout(\Bridge|Add0~28_combout ),
	.cout(\Bridge|Add0~29 ));
// synopsys translate_off
defparam \Bridge|Add0~28 .lut_mask = 16'hA50A;
defparam \Bridge|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N6
cycloneive_lcell_comb \Bridge|RAM_ADDRESS[14]~2 (
// Equation(s):
// \Bridge|RAM_ADDRESS[14]~2_combout  = (!\Bridge|always0~10_combout  & ((\Bridge|always0~9_combout  & (\Bridge|RAM_ADDRESS [14])) # (!\Bridge|always0~9_combout  & ((\Bridge|Add0~28_combout )))))

	.dataa(\Bridge|always0~9_combout ),
	.datab(\Bridge|always0~10_combout ),
	.datac(\Bridge|RAM_ADDRESS [14]),
	.datad(\Bridge|Add0~28_combout ),
	.cin(gnd),
	.combout(\Bridge|RAM_ADDRESS[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[14]~2 .lut_mask = 16'h3120;
defparam \Bridge|RAM_ADDRESS[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N7
dffeas \Bridge|RAM_ADDRESS[14] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Bridge|RAM_ADDRESS[14]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bridge|RAM_ADDRESS [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[14] .is_wysiwyg = "true";
defparam \Bridge|RAM_ADDRESS[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N30
cycloneive_lcell_comb \Bridge|Add0~30 (
// Equation(s):
// \Bridge|Add0~30_combout  = \Bridge|Add0~29  $ (\Bridge|RAM_ADDRESS [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bridge|RAM_ADDRESS [15]),
	.cin(\Bridge|Add0~29 ),
	.combout(\Bridge|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|Add0~30 .lut_mask = 16'h0FF0;
defparam \Bridge|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N12
cycloneive_lcell_comb \Bridge|RAM_ADDRESS[15]~3 (
// Equation(s):
// \Bridge|RAM_ADDRESS[15]~3_combout  = (!\Bridge|always0~10_combout  & ((\Bridge|always0~9_combout  & (\Bridge|RAM_ADDRESS [15])) # (!\Bridge|always0~9_combout  & ((\Bridge|Add0~30_combout )))))

	.dataa(\Bridge|always0~9_combout ),
	.datab(\Bridge|always0~10_combout ),
	.datac(\Bridge|RAM_ADDRESS [15]),
	.datad(\Bridge|Add0~30_combout ),
	.cin(gnd),
	.combout(\Bridge|RAM_ADDRESS[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[15]~3 .lut_mask = 16'h3120;
defparam \Bridge|RAM_ADDRESS[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N13
dffeas \Bridge|RAM_ADDRESS[15] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Bridge|RAM_ADDRESS[15]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bridge|RAM_ADDRESS [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[15] .is_wysiwyg = "true";
defparam \Bridge|RAM_ADDRESS[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N2
cycloneive_lcell_comb \Bridge|always0~2 (
// Equation(s):
// \Bridge|always0~2_combout  = (!\Bridge|RAM_ADDRESS [15] & (!\Bridge|RAM_ADDRESS [14] & (!\Bridge|RAM_ADDRESS [12] & !\Bridge|RAM_ADDRESS [13])))

	.dataa(\Bridge|RAM_ADDRESS [15]),
	.datab(\Bridge|RAM_ADDRESS [14]),
	.datac(\Bridge|RAM_ADDRESS [12]),
	.datad(\Bridge|RAM_ADDRESS [13]),
	.cin(gnd),
	.combout(\Bridge|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|always0~2 .lut_mask = 16'h0001;
defparam \Bridge|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N14
cycloneive_lcell_comb \Bridge|always0~3 (
// Equation(s):
// \Bridge|always0~3_combout  = (!\Bridge|RAM_ADDRESS [4] & (!\Bridge|RAM_ADDRESS [5] & (!\Bridge|RAM_ADDRESS [6] & !\Bridge|RAM_ADDRESS [7])))

	.dataa(\Bridge|RAM_ADDRESS [4]),
	.datab(\Bridge|RAM_ADDRESS [5]),
	.datac(\Bridge|RAM_ADDRESS [6]),
	.datad(\Bridge|RAM_ADDRESS [7]),
	.cin(gnd),
	.combout(\Bridge|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|always0~3 .lut_mask = 16'h0001;
defparam \Bridge|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N30
cycloneive_lcell_comb \Communicator|BAUD_UNIT|Equal0~1 (
// Equation(s):
// \Communicator|BAUD_UNIT|Equal0~1_combout  = (!\Communicator|BAUD_UNIT|ACCUMULATOR [0] & \Communicator|BAUD_UNIT|Equal0~0_combout )

	.dataa(gnd),
	.datab(\Communicator|BAUD_UNIT|ACCUMULATOR [0]),
	.datac(gnd),
	.datad(\Communicator|BAUD_UNIT|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Communicator|BAUD_UNIT|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|BAUD_UNIT|Equal0~1 .lut_mask = 16'h3300;
defparam \Communicator|BAUD_UNIT|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N14
cycloneive_lcell_comb \Bridge|always0~4 (
// Equation(s):
// \Bridge|always0~4_combout  = (!\Bridge|RAM_ADDRESS [10] & (!\Bridge|RAM_ADDRESS [8] & (!\Bridge|RAM_ADDRESS [11] & !\Bridge|RAM_ADDRESS [9])))

	.dataa(\Bridge|RAM_ADDRESS [10]),
	.datab(\Bridge|RAM_ADDRESS [8]),
	.datac(\Bridge|RAM_ADDRESS [11]),
	.datad(\Bridge|RAM_ADDRESS [9]),
	.cin(gnd),
	.combout(\Bridge|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|always0~4 .lut_mask = 16'h0001;
defparam \Bridge|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N16
cycloneive_lcell_comb \Bridge|always0~5 (
// Equation(s):
// \Bridge|always0~5_combout  = (\Bridge|always0~2_combout  & (\Bridge|always0~3_combout  & (\Communicator|BAUD_UNIT|Equal0~1_combout  & \Bridge|always0~4_combout )))

	.dataa(\Bridge|always0~2_combout ),
	.datab(\Bridge|always0~3_combout ),
	.datac(\Communicator|BAUD_UNIT|Equal0~1_combout ),
	.datad(\Bridge|always0~4_combout ),
	.cin(gnd),
	.combout(\Bridge|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|always0~5 .lut_mask = 16'h8000;
defparam \Bridge|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N30
cycloneive_lcell_comb \Bridge|always0~9 (
// Equation(s):
// \Bridge|always0~9_combout  = ((\Bridge|always0~8_combout ) # ((!\Bridge|always0~5_combout ) # (!\Communicator|TX_UNIT|Equal1~0_combout ))) # (!\Communicator|TX_UNIT|CURRENT_STATE.END_STATE~q )

	.dataa(\Communicator|TX_UNIT|CURRENT_STATE.END_STATE~q ),
	.datab(\Bridge|always0~8_combout ),
	.datac(\Communicator|TX_UNIT|Equal1~0_combout ),
	.datad(\Bridge|always0~5_combout ),
	.cin(gnd),
	.combout(\Bridge|always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|always0~9 .lut_mask = 16'hDFFF;
defparam \Bridge|always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N28
cycloneive_lcell_comb \Bridge|RAM_ADDRESS[0]~15 (
// Equation(s):
// \Bridge|RAM_ADDRESS[0]~15_combout  = (!\Bridge|always0~10_combout  & ((\Bridge|always0~9_combout  & ((\Bridge|RAM_ADDRESS [0]))) # (!\Bridge|always0~9_combout  & (\Bridge|Add0~0_combout ))))

	.dataa(\Bridge|always0~10_combout ),
	.datab(\Bridge|Add0~0_combout ),
	.datac(\Bridge|RAM_ADDRESS [0]),
	.datad(\Bridge|always0~9_combout ),
	.cin(gnd),
	.combout(\Bridge|RAM_ADDRESS[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[0]~15 .lut_mask = 16'h5044;
defparam \Bridge|RAM_ADDRESS[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N29
dffeas \Bridge|RAM_ADDRESS[0] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Bridge|RAM_ADDRESS[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bridge|RAM_ADDRESS [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[0] .is_wysiwyg = "true";
defparam \Bridge|RAM_ADDRESS[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N26
cycloneive_lcell_comb \Bridge|always0~7 (
// Equation(s):
// \Bridge|always0~7_combout  = (!\Bridge|RAM_ADDRESS [0] & (\Bridge|RAM_ADDRESS [1] & (!\Bridge|RAM_ADDRESS [2] & \Bridge|RAM_ADDRESS [3])))

	.dataa(\Bridge|RAM_ADDRESS [0]),
	.datab(\Bridge|RAM_ADDRESS [1]),
	.datac(\Bridge|RAM_ADDRESS [2]),
	.datad(\Bridge|RAM_ADDRESS [3]),
	.cin(gnd),
	.combout(\Bridge|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|always0~7 .lut_mask = 16'h0400;
defparam \Bridge|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N6
cycloneive_lcell_comb \Bridge|always0~10 (
// Equation(s):
// \Bridge|always0~10_combout  = (\Communicator|RX_UNIT|CURRENT_STATE.END_STATE~q  & (\Communicator|RX_UNIT|Equal1~0_combout  & (\Bridge|always0~7_combout  & \Bridge|always0~5_combout )))

	.dataa(\Communicator|RX_UNIT|CURRENT_STATE.END_STATE~q ),
	.datab(\Communicator|RX_UNIT|Equal1~0_combout ),
	.datac(\Bridge|always0~7_combout ),
	.datad(\Bridge|always0~5_combout ),
	.cin(gnd),
	.combout(\Bridge|always0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|always0~10 .lut_mask = 16'h8000;
defparam \Bridge|always0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N8
cycloneive_lcell_comb \Bridge|START_PROCESSING~0 (
// Equation(s):
// \Bridge|START_PROCESSING~0_combout  = (\Bridge|always0~10_combout ) # ((\Bridge|DATA_RECEIPTION_COMPLETE_FLAG~q  & \Bridge|always0~9_combout ))

	.dataa(\Bridge|always0~10_combout ),
	.datab(gnd),
	.datac(\Bridge|DATA_RECEIPTION_COMPLETE_FLAG~q ),
	.datad(\Bridge|always0~9_combout ),
	.cin(gnd),
	.combout(\Bridge|START_PROCESSING~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|START_PROCESSING~0 .lut_mask = 16'hFAAA;
defparam \Bridge|START_PROCESSING~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N9
dffeas \Bridge|DATA_RECEIPTION_COMPLETE_FLAG (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Bridge|START_PROCESSING~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bridge|DATA_RECEIPTION_COMPLETE_FLAG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bridge|DATA_RECEIPTION_COMPLETE_FLAG .is_wysiwyg = "true";
defparam \Bridge|DATA_RECEIPTION_COMPLETE_FLAG .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N20
cycloneive_lcell_comb \Processor|Clock|ACCUMULATOR[0]~2 (
// Equation(s):
// \Processor|Clock|ACCUMULATOR[0]~2_combout  = \Processor|Clock|ACCUMULATOR [0] $ (((\Bridge|DATA_RECEIPTION_COMPLETE_FLAG~q  & !\Processor|CUnit|FINISH~combout )))

	.dataa(gnd),
	.datab(\Bridge|DATA_RECEIPTION_COMPLETE_FLAG~q ),
	.datac(\Processor|Clock|ACCUMULATOR [0]),
	.datad(\Processor|CUnit|FINISH~combout ),
	.cin(gnd),
	.combout(\Processor|Clock|ACCUMULATOR[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Clock|ACCUMULATOR[0]~2 .lut_mask = 16'hF03C;
defparam \Processor|Clock|ACCUMULATOR[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N21
dffeas \Processor|Clock|ACCUMULATOR[0] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Processor|Clock|ACCUMULATOR[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|Clock|ACCUMULATOR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|Clock|ACCUMULATOR[0] .is_wysiwyg = "true";
defparam \Processor|Clock|ACCUMULATOR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N26
cycloneive_lcell_comb \Processor|Clock|ACCUMULATOR[1]~1 (
// Equation(s):
// \Processor|Clock|ACCUMULATOR[1]~1_combout  = \Processor|Clock|ACCUMULATOR [1] $ (((\Bridge|DATA_RECEIPTION_COMPLETE_FLAG~q  & (\Processor|Clock|ACCUMULATOR [0] & !\Processor|CUnit|FINISH~combout ))))

	.dataa(\Bridge|DATA_RECEIPTION_COMPLETE_FLAG~q ),
	.datab(\Processor|Clock|ACCUMULATOR [0]),
	.datac(\Processor|Clock|ACCUMULATOR [1]),
	.datad(\Processor|CUnit|FINISH~combout ),
	.cin(gnd),
	.combout(\Processor|Clock|ACCUMULATOR[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Clock|ACCUMULATOR[1]~1 .lut_mask = 16'hF078;
defparam \Processor|Clock|ACCUMULATOR[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N27
dffeas \Processor|Clock|ACCUMULATOR[1] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Processor|Clock|ACCUMULATOR[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|Clock|ACCUMULATOR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|Clock|ACCUMULATOR[1] .is_wysiwyg = "true";
defparam \Processor|Clock|ACCUMULATOR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N16
cycloneive_lcell_comb \PathSelector|always0~0 (
// Equation(s):
// \PathSelector|always0~0_combout  = (\Bridge|DATA_RECEIPTION_COMPLETE_FLAG~q  & !\Processor|CUnit|FINISH~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bridge|DATA_RECEIPTION_COMPLETE_FLAG~q ),
	.datad(\Processor|CUnit|FINISH~combout ),
	.cin(gnd),
	.combout(\PathSelector|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|always0~0 .lut_mask = 16'h00F0;
defparam \PathSelector|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N4
cycloneive_lcell_comb \Processor|Clock|ACCUMULATOR[2]~0 (
// Equation(s):
// \Processor|Clock|ACCUMULATOR[2]~0_combout  = \Processor|Clock|ACCUMULATOR [2] $ (((\Processor|Clock|ACCUMULATOR [1] & (\Processor|Clock|ACCUMULATOR [0] & \PathSelector|always0~0_combout ))))

	.dataa(\Processor|Clock|ACCUMULATOR [1]),
	.datab(\Processor|Clock|ACCUMULATOR [0]),
	.datac(\Processor|Clock|ACCUMULATOR [2]),
	.datad(\PathSelector|always0~0_combout ),
	.cin(gnd),
	.combout(\Processor|Clock|ACCUMULATOR[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Clock|ACCUMULATOR[2]~0 .lut_mask = 16'h78F0;
defparam \Processor|Clock|ACCUMULATOR[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N5
dffeas \Processor|Clock|ACCUMULATOR[2] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Processor|Clock|ACCUMULATOR[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|Clock|ACCUMULATOR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|Clock|ACCUMULATOR[2] .is_wysiwyg = "true";
defparam \Processor|Clock|ACCUMULATOR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N24
cycloneive_lcell_comb \Processor|Clock|TICK~0 (
// Equation(s):
// \Processor|Clock|TICK~0_combout  = ((!\Processor|Clock|ACCUMULATOR [2]) # (!\Processor|Clock|ACCUMULATOR [0])) # (!\Processor|Clock|ACCUMULATOR [1])

	.dataa(\Processor|Clock|ACCUMULATOR [1]),
	.datab(\Processor|Clock|ACCUMULATOR [0]),
	.datac(\Processor|Clock|ACCUMULATOR [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|Clock|TICK~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Clock|TICK~0 .lut_mask = 16'h7F7F;
defparam \Processor|Clock|TICK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N8
cycloneive_lcell_comb \Processor|Clock|TICK~1 (
// Equation(s):
// \Processor|Clock|TICK~1_combout  = (\Bridge|DATA_RECEIPTION_COMPLETE_FLAG~q  & (!\Processor|CUnit|FINISH~combout  & (\Processor|Clock|TICK~0_combout  $ (!\Processor|Clock|TICK~q ))))

	.dataa(\Processor|Clock|TICK~0_combout ),
	.datab(\Bridge|DATA_RECEIPTION_COMPLETE_FLAG~q ),
	.datac(\Processor|CUnit|FINISH~combout ),
	.datad(\Processor|Clock|TICK~q ),
	.cin(gnd),
	.combout(\Processor|Clock|TICK~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Clock|TICK~1 .lut_mask = 16'h0804;
defparam \Processor|Clock|TICK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N28
cycloneive_lcell_comb \Processor|Clock|TICK~feeder (
// Equation(s):
// \Processor|Clock|TICK~feeder_combout  = \Processor|Clock|TICK~1_combout 

	.dataa(gnd),
	.datab(\Processor|Clock|TICK~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|Clock|TICK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Clock|TICK~feeder .lut_mask = 16'hCCCC;
defparam \Processor|Clock|TICK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N29
dffeas \Processor|Clock|TICK (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Processor|Clock|TICK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|Clock|TICK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|Clock|TICK .is_wysiwyg = "true";
defparam \Processor|Clock|TICK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
cycloneive_lcell_comb \Processor|CUnit|Selector4~3 (
// Equation(s):
// \Processor|CUnit|Selector4~3_combout  = (\Processor|CUnit|CONTROL_COMMAND [3] & !\Processor|CUnit|CONTROL_COMMAND [1])

	.dataa(gnd),
	.datab(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datac(gnd),
	.datad(\Processor|CUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector4~3 .lut_mask = 16'h00CC;
defparam \Processor|CUnit|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \Processor|Clock|TICK~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Processor|Clock|TICK~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Processor|Clock|TICK~clkctrl_outclk ));
// synopsys translate_off
defparam \Processor|Clock|TICK~clkctrl .clock_type = "global clock";
defparam \Processor|Clock|TICK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N20
cycloneive_lcell_comb \Processor|CUnit|Selector2~0 (
// Equation(s):
// \Processor|CUnit|Selector2~0_combout  = (\Processor|CUnit|CONTROL_COMMAND [3] & \Processor|CUnit|CONTROL_COMMAND [4])

	.dataa(gnd),
	.datab(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datac(gnd),
	.datad(\Processor|CUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector2~0 .lut_mask = 16'hCC00;
defparam \Processor|CUnit|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N12
cycloneive_lcell_comb \Processor|CUnit|WideOr5~4 (
// Equation(s):
// \Processor|CUnit|WideOr5~4_combout  = (!\Processor|CUnit|CONTROL_COMMAND [2] & (\Processor|CUnit|CONTROL_COMMAND [4] & (\Processor|CUnit|CONTROL_COMMAND [0] & \Processor|CUnit|CONTROL_COMMAND [3])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [3]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr5~4 .lut_mask = 16'h4000;
defparam \Processor|CUnit|WideOr5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N24
cycloneive_lcell_comb \Processor|CUnit|WideOr5~0 (
// Equation(s):
// \Processor|CUnit|WideOr5~0_combout  = (!\Processor|CUnit|CONTROL_COMMAND [3] & (\Processor|CUnit|CONTROL_COMMAND [2] & (\Processor|CUnit|CONTROL_COMMAND [0] & \Processor|CUnit|CONTROL_COMMAND [4])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr5~0 .lut_mask = 16'h4000;
defparam \Processor|CUnit|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N6
cycloneive_lcell_comb \Processor|CUnit|WideOr5~1 (
// Equation(s):
// \Processor|CUnit|WideOr5~1_combout  = (\Processor|CUnit|CONTROL_COMMAND [4] & (!\Processor|CUnit|CONTROL_COMMAND [2] & (\Processor|CUnit|CONTROL_COMMAND [3] $ (\Processor|CUnit|CONTROL_COMMAND [0])))) # (!\Processor|CUnit|CONTROL_COMMAND [4] & 
// (\Processor|CUnit|CONTROL_COMMAND [2] & ((\Processor|CUnit|CONTROL_COMMAND [0]) # (!\Processor|CUnit|CONTROL_COMMAND [3]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr5~1 .lut_mask = 16'h3148;
defparam \Processor|CUnit|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N16
cycloneive_lcell_comb \Processor|CUnit|WideOr5~2 (
// Equation(s):
// \Processor|CUnit|WideOr5~2_combout  = (\Processor|CUnit|CONTROL_COMMAND [0] & (\Processor|CUnit|CONTROL_COMMAND [2] & ((\Processor|CUnit|CONTROL_COMMAND [4]) # (!\Processor|CUnit|CONTROL_COMMAND [3])))) # (!\Processor|CUnit|CONTROL_COMMAND [0] & 
// (((!\Processor|CUnit|CONTROL_COMMAND [3] & \Processor|CUnit|CONTROL_COMMAND [4]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr5~2 .lut_mask = 16'h8B08;
defparam \Processor|CUnit|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N18
cycloneive_lcell_comb \Processor|CUnit|WideOr5~3 (
// Equation(s):
// \Processor|CUnit|WideOr5~3_combout  = (\Processor|CUnit|CONTROL_COMMAND [1] & ((\Processor|CUnit|WideOr5~1_combout ) # ((\Processor|CUnit|CONTROL_COMMAND [5])))) # (!\Processor|CUnit|CONTROL_COMMAND [1] & (((!\Processor|CUnit|WideOr5~2_combout  & 
// !\Processor|CUnit|CONTROL_COMMAND [5]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datab(\Processor|CUnit|WideOr5~1_combout ),
	.datac(\Processor|CUnit|WideOr5~2_combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr5~3 .lut_mask = 16'hAA8D;
defparam \Processor|CUnit|WideOr5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N10
cycloneive_lcell_comb \Processor|CUnit|WideOr5~5 (
// Equation(s):
// \Processor|CUnit|WideOr5~5_combout  = (\Processor|CUnit|CONTROL_COMMAND [5] & ((\Processor|CUnit|WideOr5~3_combout  & (\Processor|CUnit|WideOr5~4_combout )) # (!\Processor|CUnit|WideOr5~3_combout  & ((\Processor|CUnit|WideOr5~0_combout ))))) # 
// (!\Processor|CUnit|CONTROL_COMMAND [5] & (((\Processor|CUnit|WideOr5~3_combout ))))

	.dataa(\Processor|CUnit|WideOr5~4_combout ),
	.datab(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datac(\Processor|CUnit|WideOr5~0_combout ),
	.datad(\Processor|CUnit|WideOr5~3_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr5~5 .lut_mask = 16'hBBC0;
defparam \Processor|CUnit|WideOr5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N22
cycloneive_lcell_comb \Processor|CUnit|WideOr2~3 (
// Equation(s):
// \Processor|CUnit|WideOr2~3_combout  = (\Processor|CUnit|CONTROL_COMMAND [0] & ((\Processor|CUnit|CONTROL_COMMAND [4] & ((\Processor|CUnit|CONTROL_COMMAND [3]))) # (!\Processor|CUnit|CONTROL_COMMAND [4] & (!\Processor|CUnit|CONTROL_COMMAND [1])))) # 
// (!\Processor|CUnit|CONTROL_COMMAND [0] & (((\Processor|CUnit|CONTROL_COMMAND [3]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr2~3 .lut_mask = 16'hF074;
defparam \Processor|CUnit|WideOr2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N0
cycloneive_lcell_comb \Processor|CUnit|WideOr2~0 (
// Equation(s):
// \Processor|CUnit|WideOr2~0_combout  = (\Processor|CUnit|CONTROL_COMMAND [1] & (((\Processor|CUnit|CONTROL_COMMAND [4] & \Processor|CUnit|CONTROL_COMMAND [3])))) # (!\Processor|CUnit|CONTROL_COMMAND [1] & (\Processor|CUnit|CONTROL_COMMAND [0] & 
// (\Processor|CUnit|CONTROL_COMMAND [4] $ (!\Processor|CUnit|CONTROL_COMMAND [3]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr2~0 .lut_mask = 16'hC082;
defparam \Processor|CUnit|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N24
cycloneive_lcell_comb \Processor|CUnit|WideOr0~0 (
// Equation(s):
// \Processor|CUnit|WideOr0~0_combout  = (\Processor|CUnit|CONTROL_COMMAND [4] & ((\Processor|CUnit|CONTROL_COMMAND [0] & (!\Processor|CUnit|CONTROL_COMMAND [3] & !\Processor|CUnit|CONTROL_COMMAND [1])) # (!\Processor|CUnit|CONTROL_COMMAND [0] & 
// (\Processor|CUnit|CONTROL_COMMAND [3] $ (\Processor|CUnit|CONTROL_COMMAND [1])))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr0~0 .lut_mask = 16'h0448;
defparam \Processor|CUnit|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N6
cycloneive_lcell_comb \Processor|CUnit|WideOr0~1 (
// Equation(s):
// \Processor|CUnit|WideOr0~1_combout  = (\Processor|CUnit|CONTROL_COMMAND [2] & ((\Processor|CUnit|CONTROL_COMMAND [5] & ((!\Processor|CUnit|WideOr0~0_combout ))) # (!\Processor|CUnit|CONTROL_COMMAND [5] & (\Processor|CUnit|WideOr2~0_combout ))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datac(\Processor|CUnit|WideOr2~0_combout ),
	.datad(\Processor|CUnit|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr0~1 .lut_mask = 16'h20A8;
defparam \Processor|CUnit|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N30
cycloneive_lcell_comb \Processor|CUnit|WideOr0~2 (
// Equation(s):
// \Processor|CUnit|WideOr0~2_combout  = (\Processor|CUnit|WideOr0~1_combout ) # ((!\Processor|CUnit|WideOr2~3_combout  & (\Processor|CUnit|CONTROL_COMMAND [5] & !\Processor|CUnit|CONTROL_COMMAND [2])))

	.dataa(\Processor|CUnit|WideOr2~3_combout ),
	.datab(\Processor|CUnit|WideOr0~1_combout ),
	.datac(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr0~2 .lut_mask = 16'hCCDC;
defparam \Processor|CUnit|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneive_clkctrl \Processor|CUnit|WideOr0~2clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Processor|CUnit|WideOr0~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Processor|CUnit|WideOr0~2clkctrl_outclk ));
// synopsys translate_off
defparam \Processor|CUnit|WideOr0~2clkctrl .clock_type = "global clock";
defparam \Processor|CUnit|WideOr0~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N0
cycloneive_lcell_comb \Processor|CUnit|REG_IN_B_BUS[2] (
// Equation(s):
// \Processor|CUnit|REG_IN_B_BUS [2] = (GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & (\Processor|CUnit|REG_IN_B_BUS [2])) # (!GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & ((\Processor|CUnit|WideOr5~5_combout )))

	.dataa(gnd),
	.datab(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datac(\Processor|CUnit|WideOr5~5_combout ),
	.datad(\Processor|CUnit|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|CUnit|REG_IN_B_BUS [2]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|REG_IN_B_BUS[2] .lut_mask = 16'hCCF0;
defparam \Processor|CUnit|REG_IN_B_BUS[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N22
cycloneive_lcell_comb \Processor|CUnit|WideOr7~1 (
// Equation(s):
// \Processor|CUnit|WideOr7~1_combout  = (\Processor|CUnit|CONTROL_COMMAND [3] & ((\Processor|CUnit|CONTROL_COMMAND [2] & (!\Processor|CUnit|CONTROL_COMMAND [1] & !\Processor|CUnit|CONTROL_COMMAND [0])) # (!\Processor|CUnit|CONTROL_COMMAND [2] & 
// ((!\Processor|CUnit|CONTROL_COMMAND [0]) # (!\Processor|CUnit|CONTROL_COMMAND [1])))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [3]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr7~1 .lut_mask = 16'h1700;
defparam \Processor|CUnit|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N28
cycloneive_lcell_comb \Processor|CUnit|WideOr7~2 (
// Equation(s):
// \Processor|CUnit|WideOr7~2_combout  = (\Processor|CUnit|CONTROL_COMMAND [2] & ((\Processor|CUnit|CONTROL_COMMAND [0] & ((!\Processor|CUnit|CONTROL_COMMAND [1]))) # (!\Processor|CUnit|CONTROL_COMMAND [0] & (\Processor|CUnit|CONTROL_COMMAND [3])))) # 
// (!\Processor|CUnit|CONTROL_COMMAND [2] & (((!\Processor|CUnit|CONTROL_COMMAND [3] & \Processor|CUnit|CONTROL_COMMAND [1]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr7~2 .lut_mask = 16'h4E30;
defparam \Processor|CUnit|WideOr7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N26
cycloneive_lcell_comb \Processor|CUnit|WideOr7~3 (
// Equation(s):
// \Processor|CUnit|WideOr7~3_combout  = (\Processor|CUnit|CONTROL_COMMAND [4] & ((\Processor|CUnit|WideOr7~1_combout ) # ((\Processor|CUnit|CONTROL_COMMAND [5])))) # (!\Processor|CUnit|CONTROL_COMMAND [4] & (((!\Processor|CUnit|WideOr7~2_combout  & 
// !\Processor|CUnit|CONTROL_COMMAND [5]))))

	.dataa(\Processor|CUnit|WideOr7~1_combout ),
	.datab(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datac(\Processor|CUnit|WideOr7~2_combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr7~3 .lut_mask = 16'hCC8B;
defparam \Processor|CUnit|WideOr7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N4
cycloneive_lcell_comb \Processor|CUnit|WideOr7~0 (
// Equation(s):
// \Processor|CUnit|WideOr7~0_combout  = (!\Processor|CUnit|CONTROL_COMMAND [3] & (!\Processor|CUnit|CONTROL_COMMAND [1] & (\Processor|CUnit|CONTROL_COMMAND [0] & !\Processor|CUnit|CONTROL_COMMAND [2])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr7~0 .lut_mask = 16'h0010;
defparam \Processor|CUnit|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N8
cycloneive_lcell_comb \Processor|CUnit|WideOr7~4 (
// Equation(s):
// \Processor|CUnit|WideOr7~4_combout  = (\Processor|CUnit|CONTROL_COMMAND [3] & (\Processor|CUnit|CONTROL_COMMAND [1] & (\Processor|CUnit|CONTROL_COMMAND [0] & !\Processor|CUnit|CONTROL_COMMAND [2]))) # (!\Processor|CUnit|CONTROL_COMMAND [3] & 
// (\Processor|CUnit|CONTROL_COMMAND [2] & (\Processor|CUnit|CONTROL_COMMAND [1] $ (\Processor|CUnit|CONTROL_COMMAND [0]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr7~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr7~4 .lut_mask = 16'h1480;
defparam \Processor|CUnit|WideOr7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N30
cycloneive_lcell_comb \Processor|CUnit|WideOr7~5 (
// Equation(s):
// \Processor|CUnit|WideOr7~5_combout  = (\Processor|CUnit|CONTROL_COMMAND [5] & ((\Processor|CUnit|WideOr7~3_combout  & ((\Processor|CUnit|WideOr7~4_combout ))) # (!\Processor|CUnit|WideOr7~3_combout  & (\Processor|CUnit|WideOr7~0_combout )))) # 
// (!\Processor|CUnit|CONTROL_COMMAND [5] & (\Processor|CUnit|WideOr7~3_combout ))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datab(\Processor|CUnit|WideOr7~3_combout ),
	.datac(\Processor|CUnit|WideOr7~0_combout ),
	.datad(\Processor|CUnit|WideOr7~4_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr7~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr7~5 .lut_mask = 16'hEC64;
defparam \Processor|CUnit|WideOr7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N2
cycloneive_lcell_comb \Processor|CUnit|REG_IN_B_BUS[1] (
// Equation(s):
// \Processor|CUnit|REG_IN_B_BUS [1] = (GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & (\Processor|CUnit|REG_IN_B_BUS [1])) # (!GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & ((\Processor|CUnit|WideOr7~5_combout )))

	.dataa(gnd),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|CUnit|WideOr7~5_combout ),
	.datad(\Processor|CUnit|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|CUnit|REG_IN_B_BUS [1]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|REG_IN_B_BUS[1] .lut_mask = 16'hCCF0;
defparam \Processor|CUnit|REG_IN_B_BUS[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N0
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[0]~16 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[0]~16_combout  = \Processor|PROGRAM_COUNTER|OUT [0] $ (VCC)
// \Processor|PROGRAM_COUNTER|OUT[0]~17  = CARRY(\Processor|PROGRAM_COUNTER|OUT [0])

	.dataa(gnd),
	.datab(\Processor|PROGRAM_COUNTER|OUT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Processor|PROGRAM_COUNTER|OUT[0]~16_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[0]~17 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[0]~16 .lut_mask = 16'h33CC;
defparam \Processor|PROGRAM_COUNTER|OUT[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N28
cycloneive_lcell_comb \Processor|CUnit|WideOr18~2 (
// Equation(s):
// \Processor|CUnit|WideOr18~2_combout  = (\Processor|CUnit|CONTROL_COMMAND [2] & ((\Processor|CUnit|CONTROL_COMMAND [0] $ (!\Processor|CUnit|CONTROL_COMMAND [5])) # (!\Processor|CUnit|CONTROL_COMMAND [4]))) # (!\Processor|CUnit|CONTROL_COMMAND [2] & 
// ((\Processor|CUnit|CONTROL_COMMAND [0]) # ((\Processor|CUnit|CONTROL_COMMAND [5]) # (\Processor|CUnit|CONTROL_COMMAND [4]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr18~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr18~2 .lut_mask = 16'hD7FE;
defparam \Processor|CUnit|WideOr18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N4
cycloneive_lcell_comb \Processor|CUnit|WideOr18~3 (
// Equation(s):
// \Processor|CUnit|WideOr18~3_combout  = (\Processor|CUnit|CONTROL_COMMAND [1] & (!\Processor|CUnit|WideOr18~2_combout  & !\Processor|CUnit|CONTROL_COMMAND [3]))

	.dataa(gnd),
	.datab(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datac(\Processor|CUnit|WideOr18~2_combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [3]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr18~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr18~3 .lut_mask = 16'h000C;
defparam \Processor|CUnit|WideOr18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N16
cycloneive_lcell_comb \Processor|CUnit|SELECTORS[12] (
// Equation(s):
// \Processor|CUnit|SELECTORS [12] = (GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & (\Processor|CUnit|SELECTORS [12])) # (!GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & ((\Processor|CUnit|WideOr18~3_combout )))

	.dataa(gnd),
	.datab(\Processor|CUnit|SELECTORS [12]),
	.datac(\Processor|CUnit|WideOr18~3_combout ),
	.datad(\Processor|CUnit|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS [12]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS[12] .lut_mask = 16'hCCF0;
defparam \Processor|CUnit|SELECTORS[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N14
cycloneive_lcell_comb \Processor|CUnit|Decoder0~10 (
// Equation(s):
// \Processor|CUnit|Decoder0~10_combout  = (!\Processor|CUnit|CONTROL_COMMAND [5] & !\Processor|CUnit|CONTROL_COMMAND [0])

	.dataa(gnd),
	.datab(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~10 .lut_mask = 16'h0303;
defparam \Processor|CUnit|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N8
cycloneive_lcell_comb \Processor|CUnit|Decoder0~11 (
// Equation(s):
// \Processor|CUnit|Decoder0~11_combout  = (\Processor|CUnit|Selector2~0_combout  & (!\Processor|CUnit|CONTROL_COMMAND [2] & (\Processor|CUnit|CONTROL_COMMAND [1] & \Processor|CUnit|Decoder0~10_combout )))

	.dataa(\Processor|CUnit|Selector2~0_combout ),
	.datab(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datad(\Processor|CUnit|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~11 .lut_mask = 16'h2000;
defparam \Processor|CUnit|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N14
cycloneive_lcell_comb \Processor|CUnit|SELECTORS[6] (
// Equation(s):
// \Processor|CUnit|SELECTORS [6] = (GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & ((\Processor|CUnit|SELECTORS [6]))) # (!GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & (\Processor|CUnit|Decoder0~11_combout ))

	.dataa(\Processor|CUnit|Decoder0~11_combout ),
	.datab(gnd),
	.datac(\Processor|CUnit|SELECTORS [6]),
	.datad(\Processor|CUnit|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS [6]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS[6] .lut_mask = 16'hF0AA;
defparam \Processor|CUnit|SELECTORS[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N24
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[10]~18 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[10]~18_combout  = (\Processor|CUnit|SELECTORS [12]) # (\Processor|CUnit|SELECTORS [6])

	.dataa(gnd),
	.datab(\Processor|CUnit|SELECTORS [12]),
	.datac(gnd),
	.datad(\Processor|CUnit|SELECTORS [6]),
	.cin(gnd),
	.combout(\Processor|PROGRAM_COUNTER|OUT[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[10]~18 .lut_mask = 16'hFFCC;
defparam \Processor|PROGRAM_COUNTER|OUT[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N1
dffeas \Processor|PROGRAM_COUNTER|OUT[0] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[0]~16_combout ),
	.asdata(\Processor|Muxer|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[0] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N30
cycloneive_lcell_comb \PathSelector|comb~0 (
// Equation(s):
// \PathSelector|comb~0_combout  = \Bridge|DATA_RECEIPTION_COMPLETE_FLAG~q  $ (\Processor|CUnit|FINISH~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bridge|DATA_RECEIPTION_COMPLETE_FLAG~q ),
	.datad(\Processor|CUnit|FINISH~combout ),
	.cin(gnd),
	.combout(\PathSelector|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|comb~0 .lut_mask = 16'h0FF0;
defparam \PathSelector|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N28
cycloneive_lcell_comb \PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320 (
// Equation(s):
// \PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  = (\PathSelector|comb~0_combout  & ((\PathSelector|always0~0_combout ) # (\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout )))

	.dataa(gnd),
	.datab(\PathSelector|comb~0_combout ),
	.datac(\PathSelector|always0~0_combout ),
	.datad(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.cin(gnd),
	.combout(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320 .lut_mask = 16'hCCC0;
defparam \PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N0
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[0]~16 (
// Equation(s):
// \Processor|REGISTER_01|OUT[0]~16_combout  = \Processor|REGISTER_01|OUT [0] $ (VCC)
// \Processor|REGISTER_01|OUT[0]~17  = CARRY(\Processor|REGISTER_01|OUT [0])

	.dataa(gnd),
	.datab(\Processor|REGISTER_01|OUT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Processor|REGISTER_01|OUT[0]~16_combout ),
	.cout(\Processor|REGISTER_01|OUT[0]~17 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[0]~16 .lut_mask = 16'h33CC;
defparam \Processor|REGISTER_01|OUT[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N24
cycloneive_lcell_comb \Processor|CUnit|Decoder0~19 (
// Equation(s):
// \Processor|CUnit|Decoder0~19_combout  = (!\Processor|CUnit|CONTROL_COMMAND [4] & (\Processor|CUnit|CONTROL_COMMAND [3] & (!\Processor|CUnit|CONTROL_COMMAND [1] & !\Processor|CUnit|CONTROL_COMMAND [2])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~19 .lut_mask = 16'h0004;
defparam \Processor|CUnit|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N26
cycloneive_lcell_comb \Processor|CUnit|Decoder0~20 (
// Equation(s):
// \Processor|CUnit|Decoder0~20_combout  = (\Processor|CUnit|CONTROL_COMMAND [5] & (!\Processor|CUnit|CONTROL_COMMAND [0] & \Processor|CUnit|Decoder0~19_combout ))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datab(gnd),
	.datac(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datad(\Processor|CUnit|Decoder0~19_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~20 .lut_mask = 16'h0A00;
defparam \Processor|CUnit|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N28
cycloneive_lcell_comb \Processor|CUnit|SELECTORS[11] (
// Equation(s):
// \Processor|CUnit|SELECTORS [11] = (GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & (\Processor|CUnit|SELECTORS [11])) # (!GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & ((\Processor|CUnit|Decoder0~20_combout )))

	.dataa(gnd),
	.datab(\Processor|CUnit|SELECTORS [11]),
	.datac(\Processor|CUnit|Decoder0~20_combout ),
	.datad(\Processor|CUnit|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS [11]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS[11] .lut_mask = 16'hCCF0;
defparam \Processor|CUnit|SELECTORS[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N18
cycloneive_lcell_comb \Processor|CUnit|Decoder0~15 (
// Equation(s):
// \Processor|CUnit|Decoder0~15_combout  = (\Processor|CUnit|CONTROL_COMMAND [2] & (\Processor|CUnit|CONTROL_COMMAND [1] & !\Processor|CUnit|CONTROL_COMMAND [4]))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datac(gnd),
	.datad(\Processor|CUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~15 .lut_mask = 16'h0088;
defparam \Processor|CUnit|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N28
cycloneive_lcell_comb \Processor|CUnit|Decoder0~24 (
// Equation(s):
// \Processor|CUnit|Decoder0~24_combout  = (\Processor|CUnit|Decoder0~15_combout  & (!\Processor|CUnit|CONTROL_COMMAND [3] & (!\Processor|CUnit|CONTROL_COMMAND [5] & !\Processor|CUnit|CONTROL_COMMAND [0])))

	.dataa(\Processor|CUnit|Decoder0~15_combout ),
	.datab(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~24 .lut_mask = 16'h0002;
defparam \Processor|CUnit|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N26
cycloneive_lcell_comb \Processor|CUnit|SELECTORS[5] (
// Equation(s):
// \Processor|CUnit|SELECTORS [5] = (GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & (\Processor|CUnit|SELECTORS [5])) # (!GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & ((\Processor|CUnit|Decoder0~24_combout )))

	.dataa(\Processor|CUnit|SELECTORS [5]),
	.datab(gnd),
	.datac(\Processor|CUnit|WideOr0~2clkctrl_outclk ),
	.datad(\Processor|CUnit|Decoder0~24_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS [5]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS[5] .lut_mask = 16'hAFA0;
defparam \Processor|CUnit|SELECTORS[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N22
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[2]~18 (
// Equation(s):
// \Processor|REGISTER_01|OUT[2]~18_combout  = (\Processor|CUnit|SELECTORS [11]) # (\Processor|CUnit|SELECTORS [5])

	.dataa(gnd),
	.datab(\Processor|CUnit|SELECTORS [11]),
	.datac(gnd),
	.datad(\Processor|CUnit|SELECTORS [5]),
	.cin(gnd),
	.combout(\Processor|REGISTER_01|OUT[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[2]~18 .lut_mask = 16'hFFCC;
defparam \Processor|REGISTER_01|OUT[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N1
dffeas \Processor|REGISTER_01|OUT[0] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[0]~16_combout ),
	.asdata(\Processor|Muxer|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[0] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N2
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[1]~19 (
// Equation(s):
// \Processor|REGISTER_01|OUT[1]~19_combout  = (\Processor|REGISTER_01|OUT [1] & (!\Processor|REGISTER_01|OUT[0]~17 )) # (!\Processor|REGISTER_01|OUT [1] & ((\Processor|REGISTER_01|OUT[0]~17 ) # (GND)))
// \Processor|REGISTER_01|OUT[1]~20  = CARRY((!\Processor|REGISTER_01|OUT[0]~17 ) # (!\Processor|REGISTER_01|OUT [1]))

	.dataa(gnd),
	.datab(\Processor|REGISTER_01|OUT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_01|OUT[0]~17 ),
	.combout(\Processor|REGISTER_01|OUT[1]~19_combout ),
	.cout(\Processor|REGISTER_01|OUT[1]~20 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[1]~19 .lut_mask = 16'h3C3F;
defparam \Processor|REGISTER_01|OUT[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N0
cycloneive_lcell_comb \Processor|REGISTER_AC|OUT[0]~16 (
// Equation(s):
// \Processor|REGISTER_AC|OUT[0]~16_combout  = \Processor|REGISTER_AC|OUT [0] $ (VCC)
// \Processor|REGISTER_AC|OUT[0]~17  = CARRY(\Processor|REGISTER_AC|OUT [0])

	.dataa(gnd),
	.datab(\Processor|REGISTER_AC|OUT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Processor|REGISTER_AC|OUT[0]~16_combout ),
	.cout(\Processor|REGISTER_AC|OUT[0]~17 ));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[0]~16 .lut_mask = 16'h33CC;
defparam \Processor|REGISTER_AC|OUT[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N22
cycloneive_lcell_comb \Processor|CUnit|WideOr11~0 (
// Equation(s):
// \Processor|CUnit|WideOr11~0_combout  = (!\Processor|CUnit|CONTROL_COMMAND [3] & ((\Processor|CUnit|CONTROL_COMMAND [1] & (!\Processor|CUnit|CONTROL_COMMAND [0] & !\Processor|CUnit|CONTROL_COMMAND [2])) # (!\Processor|CUnit|CONTROL_COMMAND [1] & 
// ((\Processor|CUnit|CONTROL_COMMAND [2])))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr11~0 .lut_mask = 16'h0502;
defparam \Processor|CUnit|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
cycloneive_lcell_comb \Processor|CUnit|WideOr11~1 (
// Equation(s):
// \Processor|CUnit|WideOr11~1_combout  = (\Processor|CUnit|WideOr11~0_combout  & (!\Processor|CUnit|CONTROL_COMMAND [5] & \Processor|CUnit|CONTROL_COMMAND [4]))

	.dataa(gnd),
	.datab(\Processor|CUnit|WideOr11~0_combout ),
	.datac(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr11~1 .lut_mask = 16'h0C00;
defparam \Processor|CUnit|WideOr11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
cycloneive_lcell_comb \Processor|CUnit|ALU_OP[2] (
// Equation(s):
// \Processor|CUnit|ALU_OP [2] = (\Processor|CUnit|WideOr0~2_combout  & (\Processor|CUnit|ALU_OP [2])) # (!\Processor|CUnit|WideOr0~2_combout  & ((\Processor|CUnit|WideOr11~1_combout )))

	.dataa(\Processor|CUnit|ALU_OP [2]),
	.datab(\Processor|CUnit|WideOr11~1_combout ),
	.datac(gnd),
	.datad(\Processor|CUnit|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|ALU_OP [2]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|ALU_OP[2] .lut_mask = 16'hAACC;
defparam \Processor|CUnit|ALU_OP[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N2
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[1]~19 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[1]~19_combout  = (\Processor|PROGRAM_COUNTER|OUT [1] & (!\Processor|PROGRAM_COUNTER|OUT[0]~17 )) # (!\Processor|PROGRAM_COUNTER|OUT [1] & ((\Processor|PROGRAM_COUNTER|OUT[0]~17 ) # (GND)))
// \Processor|PROGRAM_COUNTER|OUT[1]~20  = CARRY((!\Processor|PROGRAM_COUNTER|OUT[0]~17 ) # (!\Processor|PROGRAM_COUNTER|OUT [1]))

	.dataa(gnd),
	.datab(\Processor|PROGRAM_COUNTER|OUT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|PROGRAM_COUNTER|OUT[0]~17 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[1]~19_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[1]~20 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[1]~19 .lut_mask = 16'h3C3F;
defparam \Processor|PROGRAM_COUNTER|OUT[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y28_N3
dffeas \Processor|PROGRAM_COUNTER|OUT[1] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[1]~19_combout ),
	.asdata(\Processor|Muxer|Mux14~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[1] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N4
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[2]~21 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[2]~21_combout  = (\Processor|PROGRAM_COUNTER|OUT [2] & (\Processor|PROGRAM_COUNTER|OUT[1]~20  $ (GND))) # (!\Processor|PROGRAM_COUNTER|OUT [2] & (!\Processor|PROGRAM_COUNTER|OUT[1]~20  & VCC))
// \Processor|PROGRAM_COUNTER|OUT[2]~22  = CARRY((\Processor|PROGRAM_COUNTER|OUT [2] & !\Processor|PROGRAM_COUNTER|OUT[1]~20 ))

	.dataa(gnd),
	.datab(\Processor|PROGRAM_COUNTER|OUT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|PROGRAM_COUNTER|OUT[1]~20 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[2]~21_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[2]~22 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[2]~21 .lut_mask = 16'hC30C;
defparam \Processor|PROGRAM_COUNTER|OUT[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N2
cycloneive_lcell_comb \Processor|REGISTER_AC|OUT[1]~19 (
// Equation(s):
// \Processor|REGISTER_AC|OUT[1]~19_combout  = (\Processor|REGISTER_AC|OUT [1] & (!\Processor|REGISTER_AC|OUT[0]~17 )) # (!\Processor|REGISTER_AC|OUT [1] & ((\Processor|REGISTER_AC|OUT[0]~17 ) # (GND)))
// \Processor|REGISTER_AC|OUT[1]~20  = CARRY((!\Processor|REGISTER_AC|OUT[0]~17 ) # (!\Processor|REGISTER_AC|OUT [1]))

	.dataa(gnd),
	.datab(\Processor|REGISTER_AC|OUT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_AC|OUT[0]~17 ),
	.combout(\Processor|REGISTER_AC|OUT[1]~19_combout ),
	.cout(\Processor|REGISTER_AC|OUT[1]~20 ));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[1]~19 .lut_mask = 16'h3C3F;
defparam \Processor|REGISTER_AC|OUT[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N4
cycloneive_lcell_comb \Processor|REGISTER_AC|OUT[2]~21 (
// Equation(s):
// \Processor|REGISTER_AC|OUT[2]~21_combout  = (\Processor|REGISTER_AC|OUT [2] & (\Processor|REGISTER_AC|OUT[1]~20  $ (GND))) # (!\Processor|REGISTER_AC|OUT [2] & (!\Processor|REGISTER_AC|OUT[1]~20  & VCC))
// \Processor|REGISTER_AC|OUT[2]~22  = CARRY((\Processor|REGISTER_AC|OUT [2] & !\Processor|REGISTER_AC|OUT[1]~20 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_AC|OUT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_AC|OUT[1]~20 ),
	.combout(\Processor|REGISTER_AC|OUT[2]~21_combout ),
	.cout(\Processor|REGISTER_AC|OUT[2]~22 ));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[2]~21 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_AC|OUT[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N6
cycloneive_lcell_comb \Processor|REGISTER_AC|OUT[3]~23 (
// Equation(s):
// \Processor|REGISTER_AC|OUT[3]~23_combout  = (\Processor|REGISTER_AC|OUT [3] & (!\Processor|REGISTER_AC|OUT[2]~22 )) # (!\Processor|REGISTER_AC|OUT [3] & ((\Processor|REGISTER_AC|OUT[2]~22 ) # (GND)))
// \Processor|REGISTER_AC|OUT[3]~24  = CARRY((!\Processor|REGISTER_AC|OUT[2]~22 ) # (!\Processor|REGISTER_AC|OUT [3]))

	.dataa(\Processor|REGISTER_AC|OUT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_AC|OUT[2]~22 ),
	.combout(\Processor|REGISTER_AC|OUT[3]~23_combout ),
	.cout(\Processor|REGISTER_AC|OUT[3]~24 ));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[3]~23 .lut_mask = 16'h5A5F;
defparam \Processor|REGISTER_AC|OUT[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N22
cycloneive_lcell_comb \Processor|CUnit|WideOr9~0 (
// Equation(s):
// \Processor|CUnit|WideOr9~0_combout  = (\Processor|CUnit|CONTROL_COMMAND [5] & ((\Processor|CUnit|CONTROL_COMMAND [3] & (\Processor|CUnit|CONTROL_COMMAND [0])) # (!\Processor|CUnit|CONTROL_COMMAND [3] & ((\Processor|CUnit|CONTROL_COMMAND [2]))))) # 
// (!\Processor|CUnit|CONTROL_COMMAND [5] & (\Processor|CUnit|CONTROL_COMMAND [3] $ (((\Processor|CUnit|CONTROL_COMMAND [0] & \Processor|CUnit|CONTROL_COMMAND [2])))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr9~0 .lut_mask = 16'h9EB0;
defparam \Processor|CUnit|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N12
cycloneive_lcell_comb \Processor|CUnit|WideOr9~1 (
// Equation(s):
// \Processor|CUnit|WideOr9~1_combout  = (\Processor|CUnit|CONTROL_COMMAND [5]) # ((\Processor|CUnit|CONTROL_COMMAND [2] & ((\Processor|CUnit|CONTROL_COMMAND [0]) # (!\Processor|CUnit|CONTROL_COMMAND [3]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr9~1 .lut_mask = 16'hEFCC;
defparam \Processor|CUnit|WideOr9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N26
cycloneive_lcell_comb \Processor|CUnit|WideOr9~2 (
// Equation(s):
// \Processor|CUnit|WideOr9~2_combout  = (\Processor|CUnit|CONTROL_COMMAND [1] & (((\Processor|CUnit|WideOr9~1_combout ) # (!\Processor|CUnit|CONTROL_COMMAND [0])) # (!\Processor|CUnit|WideOr9~0_combout ))) # (!\Processor|CUnit|CONTROL_COMMAND [1] & 
// ((\Processor|CUnit|WideOr9~0_combout ) # ((!\Processor|CUnit|CONTROL_COMMAND [0] & \Processor|CUnit|WideOr9~1_combout ))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datab(\Processor|CUnit|WideOr9~0_combout ),
	.datac(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datad(\Processor|CUnit|WideOr9~1_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr9~2 .lut_mask = 16'hEF6E;
defparam \Processor|CUnit|WideOr9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N20
cycloneive_lcell_comb \Processor|CUnit|WideOr9~3 (
// Equation(s):
// \Processor|CUnit|WideOr9~3_combout  = (\Processor|CUnit|CONTROL_COMMAND [0] & (((!\Processor|CUnit|WideOr9~1_combout )))) # (!\Processor|CUnit|CONTROL_COMMAND [0] & (\Processor|CUnit|WideOr9~0_combout  & (\Processor|CUnit|CONTROL_COMMAND [1] $ 
// (!\Processor|CUnit|WideOr9~1_combout ))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datab(\Processor|CUnit|WideOr9~0_combout ),
	.datac(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datad(\Processor|CUnit|WideOr9~1_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr9~3 .lut_mask = 16'h08F4;
defparam \Processor|CUnit|WideOr9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N30
cycloneive_lcell_comb \Processor|CUnit|WideOr9~4 (
// Equation(s):
// \Processor|CUnit|WideOr9~4_combout  = (\Processor|CUnit|CONTROL_COMMAND [4] & ((\Processor|CUnit|WideOr9~3_combout ))) # (!\Processor|CUnit|CONTROL_COMMAND [4] & (!\Processor|CUnit|WideOr9~2_combout ))

	.dataa(\Processor|CUnit|WideOr9~2_combout ),
	.datab(\Processor|CUnit|WideOr9~3_combout ),
	.datac(gnd),
	.datad(\Processor|CUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr9~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr9~4 .lut_mask = 16'hCC55;
defparam \Processor|CUnit|WideOr9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N16
cycloneive_lcell_comb \Processor|CUnit|REG_IN_B_BUS[0] (
// Equation(s):
// \Processor|CUnit|REG_IN_B_BUS [0] = (GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & ((\Processor|CUnit|REG_IN_B_BUS [0]))) # (!GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & (\Processor|CUnit|WideOr9~4_combout ))

	.dataa(gnd),
	.datab(\Processor|CUnit|WideOr9~4_combout ),
	.datac(\Processor|CUnit|WideOr0~2clkctrl_outclk ),
	.datad(\Processor|CUnit|REG_IN_B_BUS [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|REG_IN_B_BUS [0]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|REG_IN_B_BUS[0] .lut_mask = 16'hFC0C;
defparam \Processor|CUnit|REG_IN_B_BUS[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N0
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[0]~16 (
// Equation(s):
// \Processor|REGISTER_02|OUT[0]~16_combout  = \Processor|REGISTER_02|OUT [0] $ (VCC)
// \Processor|REGISTER_02|OUT[0]~17  = CARRY(\Processor|REGISTER_02|OUT [0])

	.dataa(gnd),
	.datab(\Processor|REGISTER_02|OUT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Processor|REGISTER_02|OUT[0]~16_combout ),
	.cout(\Processor|REGISTER_02|OUT[0]~17 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[0]~16 .lut_mask = 16'h33CC;
defparam \Processor|REGISTER_02|OUT[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N24
cycloneive_lcell_comb \Processor|CUnit|Decoder0~14 (
// Equation(s):
// \Processor|CUnit|Decoder0~14_combout  = (!\Processor|CUnit|CONTROL_COMMAND [1] & (!\Processor|CUnit|CONTROL_COMMAND [2] & (\Processor|CUnit|CONTROL_COMMAND [0] & \Processor|CUnit|CONTROL_COMMAND [5])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~14 .lut_mask = 16'h1000;
defparam \Processor|CUnit|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N20
cycloneive_lcell_comb \Processor|CUnit|Decoder0~21 (
// Equation(s):
// \Processor|CUnit|Decoder0~21_combout  = (\Processor|CUnit|Decoder0~14_combout  & (!\Processor|CUnit|CONTROL_COMMAND [4] & \Processor|CUnit|CONTROL_COMMAND [3]))

	.dataa(\Processor|CUnit|Decoder0~14_combout ),
	.datab(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datac(gnd),
	.datad(\Processor|CUnit|CONTROL_COMMAND [3]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~21 .lut_mask = 16'h2200;
defparam \Processor|CUnit|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N14
cycloneive_lcell_comb \Processor|CUnit|SELECTORS[10] (
// Equation(s):
// \Processor|CUnit|SELECTORS [10] = (GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & ((\Processor|CUnit|SELECTORS [10]))) # (!GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & (\Processor|CUnit|Decoder0~21_combout ))

	.dataa(\Processor|CUnit|Decoder0~21_combout ),
	.datab(gnd),
	.datac(\Processor|CUnit|SELECTORS [10]),
	.datad(\Processor|CUnit|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS [10]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS[10] .lut_mask = 16'hF0AA;
defparam \Processor|CUnit|SELECTORS[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N30
cycloneive_lcell_comb \Processor|CUnit|Decoder0~25 (
// Equation(s):
// \Processor|CUnit|Decoder0~25_combout  = (\Processor|CUnit|Decoder0~15_combout  & (!\Processor|CUnit|CONTROL_COMMAND [3] & (\Processor|CUnit|CONTROL_COMMAND [0] & !\Processor|CUnit|CONTROL_COMMAND [5])))

	.dataa(\Processor|CUnit|Decoder0~15_combout ),
	.datab(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~25_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~25 .lut_mask = 16'h0020;
defparam \Processor|CUnit|Decoder0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N4
cycloneive_lcell_comb \Processor|CUnit|SELECTORS[4] (
// Equation(s):
// \Processor|CUnit|SELECTORS [4] = (GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & (\Processor|CUnit|SELECTORS [4])) # (!GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & ((\Processor|CUnit|Decoder0~25_combout )))

	.dataa(gnd),
	.datab(\Processor|CUnit|SELECTORS [4]),
	.datac(\Processor|CUnit|Decoder0~25_combout ),
	.datad(\Processor|CUnit|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS [4]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS[4] .lut_mask = 16'hCCF0;
defparam \Processor|CUnit|SELECTORS[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N12
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[1]~18 (
// Equation(s):
// \Processor|REGISTER_02|OUT[1]~18_combout  = (\Processor|CUnit|SELECTORS [10]) # (\Processor|CUnit|SELECTORS [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|CUnit|SELECTORS [10]),
	.datad(\Processor|CUnit|SELECTORS [4]),
	.cin(gnd),
	.combout(\Processor|REGISTER_02|OUT[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[1]~18 .lut_mask = 16'hFFF0;
defparam \Processor|REGISTER_02|OUT[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N1
dffeas \Processor|REGISTER_02|OUT[0] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[0]~16_combout ),
	.asdata(\Processor|Muxer|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[0] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N2
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[1]~19 (
// Equation(s):
// \Processor|REGISTER_02|OUT[1]~19_combout  = (\Processor|REGISTER_02|OUT [1] & (!\Processor|REGISTER_02|OUT[0]~17 )) # (!\Processor|REGISTER_02|OUT [1] & ((\Processor|REGISTER_02|OUT[0]~17 ) # (GND)))
// \Processor|REGISTER_02|OUT[1]~20  = CARRY((!\Processor|REGISTER_02|OUT[0]~17 ) # (!\Processor|REGISTER_02|OUT [1]))

	.dataa(gnd),
	.datab(\Processor|REGISTER_02|OUT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_02|OUT[0]~17 ),
	.combout(\Processor|REGISTER_02|OUT[1]~19_combout ),
	.cout(\Processor|REGISTER_02|OUT[1]~20 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[1]~19 .lut_mask = 16'h3C3F;
defparam \Processor|REGISTER_02|OUT[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y27_N3
dffeas \Processor|REGISTER_02|OUT[1] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[1]~19_combout ),
	.asdata(\Processor|Muxer|Mux14~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[1] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N4
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[2]~21 (
// Equation(s):
// \Processor|REGISTER_02|OUT[2]~21_combout  = (\Processor|REGISTER_02|OUT [2] & (\Processor|REGISTER_02|OUT[1]~20  $ (GND))) # (!\Processor|REGISTER_02|OUT [2] & (!\Processor|REGISTER_02|OUT[1]~20  & VCC))
// \Processor|REGISTER_02|OUT[2]~22  = CARRY((\Processor|REGISTER_02|OUT [2] & !\Processor|REGISTER_02|OUT[1]~20 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_02|OUT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_02|OUT[1]~20 ),
	.combout(\Processor|REGISTER_02|OUT[2]~21_combout ),
	.cout(\Processor|REGISTER_02|OUT[2]~22 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[2]~21 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_02|OUT[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y27_N5
dffeas \Processor|REGISTER_02|OUT[2] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[2]~21_combout ),
	.asdata(\Processor|Muxer|Mux13~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[2] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N6
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[3]~23 (
// Equation(s):
// \Processor|REGISTER_02|OUT[3]~23_combout  = (\Processor|REGISTER_02|OUT [3] & (!\Processor|REGISTER_02|OUT[2]~22 )) # (!\Processor|REGISTER_02|OUT [3] & ((\Processor|REGISTER_02|OUT[2]~22 ) # (GND)))
// \Processor|REGISTER_02|OUT[3]~24  = CARRY((!\Processor|REGISTER_02|OUT[2]~22 ) # (!\Processor|REGISTER_02|OUT [3]))

	.dataa(\Processor|REGISTER_02|OUT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_02|OUT[2]~22 ),
	.combout(\Processor|REGISTER_02|OUT[3]~23_combout ),
	.cout(\Processor|REGISTER_02|OUT[3]~24 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[3]~23 .lut_mask = 16'h5A5F;
defparam \Processor|REGISTER_02|OUT[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y27_N7
dffeas \Processor|REGISTER_02|OUT[3] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[3]~23_combout ),
	.asdata(\Processor|Muxer|Mux12~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[3] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N6
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[3]~23 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[3]~23_combout  = (\Processor|PROGRAM_COUNTER|OUT [3] & (!\Processor|PROGRAM_COUNTER|OUT[2]~22 )) # (!\Processor|PROGRAM_COUNTER|OUT [3] & ((\Processor|PROGRAM_COUNTER|OUT[2]~22 ) # (GND)))
// \Processor|PROGRAM_COUNTER|OUT[3]~24  = CARRY((!\Processor|PROGRAM_COUNTER|OUT[2]~22 ) # (!\Processor|PROGRAM_COUNTER|OUT [3]))

	.dataa(\Processor|PROGRAM_COUNTER|OUT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|PROGRAM_COUNTER|OUT[2]~22 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[3]~23_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[3]~24 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[3]~23 .lut_mask = 16'h5A5F;
defparam \Processor|PROGRAM_COUNTER|OUT[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y28_N7
dffeas \Processor|PROGRAM_COUNTER|OUT[3] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[3]~23_combout ),
	.asdata(\Processor|Muxer|Mux12~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[3] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N6
cycloneive_lcell_comb \PathSelector|Selector25~0 (
// Equation(s):
// \PathSelector|Selector25~0_combout  = (\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & (\Processor|Clock|TICK~q )) # (!\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & ((\MAIN_CLOCK~input_o )))

	.dataa(gnd),
	.datab(\Processor|Clock|TICK~q ),
	.datac(\MAIN_CLOCK~input_o ),
	.datad(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.cin(gnd),
	.combout(\PathSelector|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|Selector25~0 .lut_mask = 16'hCCF0;
defparam \PathSelector|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N28
cycloneive_lcell_comb \PathSelector|COMMAND.STORE_DATA_TO_MEMORY_327 (
// Equation(s):
// \PathSelector|COMMAND.STORE_DATA_TO_MEMORY_327~combout  = (!\Bridge|DATA_RECEIPTION_COMPLETE_FLAG~q  & ((\PathSelector|COMMAND.STORE_DATA_TO_MEMORY_327~combout ) # (!\Processor|CUnit|FINISH~combout )))

	.dataa(\Processor|CUnit|FINISH~combout ),
	.datab(gnd),
	.datac(\Bridge|DATA_RECEIPTION_COMPLETE_FLAG~q ),
	.datad(\PathSelector|COMMAND.STORE_DATA_TO_MEMORY_327~combout ),
	.cin(gnd),
	.combout(\PathSelector|COMMAND.STORE_DATA_TO_MEMORY_327~combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|COMMAND.STORE_DATA_TO_MEMORY_327 .lut_mask = 16'h0F05;
defparam \PathSelector|COMMAND.STORE_DATA_TO_MEMORY_327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N12
cycloneive_lcell_comb \PathSelector|WideNor0~0 (
// Equation(s):
// \PathSelector|WideNor0~0_combout  = (\PathSelector|COMMAND.SEND_DATA_FROM_MEMORY_313~combout ) # ((\PathSelector|COMMAND.STORE_DATA_TO_MEMORY_327~combout ) # (\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ))

	.dataa(\PathSelector|COMMAND.SEND_DATA_FROM_MEMORY_313~combout ),
	.datab(\PathSelector|COMMAND.STORE_DATA_TO_MEMORY_327~combout ),
	.datac(gnd),
	.datad(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.cin(gnd),
	.combout(\PathSelector|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|WideNor0~0 .lut_mask = 16'hFFEE;
defparam \PathSelector|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \PathSelector|WideNor0~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PathSelector|WideNor0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PathSelector|WideNor0~0clkctrl_outclk ));
// synopsys translate_off
defparam \PathSelector|WideNor0~0clkctrl .clock_type = "global clock";
defparam \PathSelector|WideNor0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N22
cycloneive_lcell_comb \PathSelector|RAM_CLOCK (
// Equation(s):
// \PathSelector|RAM_CLOCK~combout  = (GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & ((\PathSelector|Selector25~0_combout ))) # (!GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & (\PathSelector|RAM_CLOCK~combout ))

	.dataa(\PathSelector|RAM_CLOCK~combout ),
	.datab(gnd),
	.datac(\PathSelector|Selector25~0_combout ),
	.datad(\PathSelector|WideNor0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PathSelector|RAM_CLOCK~combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|RAM_CLOCK .lut_mask = 16'hF0AA;
defparam \PathSelector|RAM_CLOCK .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \PathSelector|RAM_CLOCK~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PathSelector|RAM_CLOCK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PathSelector|RAM_CLOCK~clkctrl_outclk ));
// synopsys translate_off
defparam \PathSelector|RAM_CLOCK~clkctrl .clock_type = "global clock";
defparam \PathSelector|RAM_CLOCK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N26
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[13]~43 (
// Equation(s):
// \Processor|REGISTER_01|OUT[13]~43_combout  = (\Processor|REGISTER_01|OUT [13] & (!\Processor|REGISTER_01|OUT[12]~42 )) # (!\Processor|REGISTER_01|OUT [13] & ((\Processor|REGISTER_01|OUT[12]~42 ) # (GND)))
// \Processor|REGISTER_01|OUT[13]~44  = CARRY((!\Processor|REGISTER_01|OUT[12]~42 ) # (!\Processor|REGISTER_01|OUT [13]))

	.dataa(\Processor|REGISTER_01|OUT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_01|OUT[12]~42 ),
	.combout(\Processor|REGISTER_01|OUT[13]~43_combout ),
	.cout(\Processor|REGISTER_01|OUT[13]~44 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[13]~43 .lut_mask = 16'h5A5F;
defparam \Processor|REGISTER_01|OUT[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N28
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[14]~45 (
// Equation(s):
// \Processor|REGISTER_01|OUT[14]~45_combout  = (\Processor|REGISTER_01|OUT [14] & (\Processor|REGISTER_01|OUT[13]~44  $ (GND))) # (!\Processor|REGISTER_01|OUT [14] & (!\Processor|REGISTER_01|OUT[13]~44  & VCC))
// \Processor|REGISTER_01|OUT[14]~46  = CARRY((\Processor|REGISTER_01|OUT [14] & !\Processor|REGISTER_01|OUT[13]~44 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_01|OUT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_01|OUT[13]~44 ),
	.combout(\Processor|REGISTER_01|OUT[14]~45_combout ),
	.cout(\Processor|REGISTER_01|OUT[14]~46 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[14]~45 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_01|OUT[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N8
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[4]~25 (
// Equation(s):
// \Processor|REGISTER_02|OUT[4]~25_combout  = (\Processor|REGISTER_02|OUT [4] & (\Processor|REGISTER_02|OUT[3]~24  $ (GND))) # (!\Processor|REGISTER_02|OUT [4] & (!\Processor|REGISTER_02|OUT[3]~24  & VCC))
// \Processor|REGISTER_02|OUT[4]~26  = CARRY((\Processor|REGISTER_02|OUT [4] & !\Processor|REGISTER_02|OUT[3]~24 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_02|OUT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_02|OUT[3]~24 ),
	.combout(\Processor|REGISTER_02|OUT[4]~25_combout ),
	.cout(\Processor|REGISTER_02|OUT[4]~26 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[4]~25 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_02|OUT[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N8
cycloneive_lcell_comb \Processor|REGISTER_AC|OUT[4]~25 (
// Equation(s):
// \Processor|REGISTER_AC|OUT[4]~25_combout  = (\Processor|REGISTER_AC|OUT [4] & (\Processor|REGISTER_AC|OUT[3]~24  $ (GND))) # (!\Processor|REGISTER_AC|OUT [4] & (!\Processor|REGISTER_AC|OUT[3]~24  & VCC))
// \Processor|REGISTER_AC|OUT[4]~26  = CARRY((\Processor|REGISTER_AC|OUT [4] & !\Processor|REGISTER_AC|OUT[3]~24 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_AC|OUT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_AC|OUT[3]~24 ),
	.combout(\Processor|REGISTER_AC|OUT[4]~25_combout ),
	.cout(\Processor|REGISTER_AC|OUT[4]~26 ));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[4]~25 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_AC|OUT[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N10
cycloneive_lcell_comb \Processor|REGISTER_AC|OUT[5]~27 (
// Equation(s):
// \Processor|REGISTER_AC|OUT[5]~27_combout  = (\Processor|REGISTER_AC|OUT [5] & (!\Processor|REGISTER_AC|OUT[4]~26 )) # (!\Processor|REGISTER_AC|OUT [5] & ((\Processor|REGISTER_AC|OUT[4]~26 ) # (GND)))
// \Processor|REGISTER_AC|OUT[5]~28  = CARRY((!\Processor|REGISTER_AC|OUT[4]~26 ) # (!\Processor|REGISTER_AC|OUT [5]))

	.dataa(\Processor|REGISTER_AC|OUT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_AC|OUT[4]~26 ),
	.combout(\Processor|REGISTER_AC|OUT[5]~27_combout ),
	.cout(\Processor|REGISTER_AC|OUT[5]~28 ));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[5]~27 .lut_mask = 16'h5A5F;
defparam \Processor|REGISTER_AC|OUT[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N12
cycloneive_lcell_comb \Processor|REGISTER_AC|OUT[6]~29 (
// Equation(s):
// \Processor|REGISTER_AC|OUT[6]~29_combout  = (\Processor|REGISTER_AC|OUT [6] & (\Processor|REGISTER_AC|OUT[5]~28  $ (GND))) # (!\Processor|REGISTER_AC|OUT [6] & (!\Processor|REGISTER_AC|OUT[5]~28  & VCC))
// \Processor|REGISTER_AC|OUT[6]~30  = CARRY((\Processor|REGISTER_AC|OUT [6] & !\Processor|REGISTER_AC|OUT[5]~28 ))

	.dataa(\Processor|REGISTER_AC|OUT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_AC|OUT[5]~28 ),
	.combout(\Processor|REGISTER_AC|OUT[6]~29_combout ),
	.cout(\Processor|REGISTER_AC|OUT[6]~30 ));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[6]~29 .lut_mask = 16'hA50A;
defparam \Processor|REGISTER_AC|OUT[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N26
cycloneive_lcell_comb \Processor|ALUnit|Mux11~0 (
// Equation(s):
// \Processor|ALUnit|Mux11~0_combout  = (\Processor|CUnit|ALU_OP [0] & !\Processor|CUnit|ALU_OP [2])

	.dataa(gnd),
	.datab(\Processor|CUnit|ALU_OP [0]),
	.datac(gnd),
	.datad(\Processor|CUnit|ALU_OP [2]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux11~0 .lut_mask = 16'h00CC;
defparam \Processor|ALUnit|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N8
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[4]~25 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[4]~25_combout  = (\Processor|PROGRAM_COUNTER|OUT [4] & (\Processor|PROGRAM_COUNTER|OUT[3]~24  $ (GND))) # (!\Processor|PROGRAM_COUNTER|OUT [4] & (!\Processor|PROGRAM_COUNTER|OUT[3]~24  & VCC))
// \Processor|PROGRAM_COUNTER|OUT[4]~26  = CARRY((\Processor|PROGRAM_COUNTER|OUT [4] & !\Processor|PROGRAM_COUNTER|OUT[3]~24 ))

	.dataa(gnd),
	.datab(\Processor|PROGRAM_COUNTER|OUT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|PROGRAM_COUNTER|OUT[3]~24 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[4]~25_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[4]~26 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[4]~25 .lut_mask = 16'hC30C;
defparam \Processor|PROGRAM_COUNTER|OUT[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y28_N9
dffeas \Processor|PROGRAM_COUNTER|OUT[4] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[4]~25_combout ),
	.asdata(\Processor|Muxer|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[4] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N10
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[5]~27 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[5]~27_combout  = (\Processor|PROGRAM_COUNTER|OUT [5] & (!\Processor|PROGRAM_COUNTER|OUT[4]~26 )) # (!\Processor|PROGRAM_COUNTER|OUT [5] & ((\Processor|PROGRAM_COUNTER|OUT[4]~26 ) # (GND)))
// \Processor|PROGRAM_COUNTER|OUT[5]~28  = CARRY((!\Processor|PROGRAM_COUNTER|OUT[4]~26 ) # (!\Processor|PROGRAM_COUNTER|OUT [5]))

	.dataa(\Processor|PROGRAM_COUNTER|OUT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|PROGRAM_COUNTER|OUT[4]~26 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[5]~27_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[5]~28 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[5]~27 .lut_mask = 16'h5A5F;
defparam \Processor|PROGRAM_COUNTER|OUT[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneive_lcell_comb \Processor|CUnit|SELECTORS~2 (
// Equation(s):
// \Processor|CUnit|SELECTORS~2_combout  = (\Processor|CUnit|CONTROL_COMMAND [0] & ((\Processor|CUnit|CONTROL_COMMAND [2] & (!\Processor|CUnit|CONTROL_COMMAND [5] & !\Processor|CUnit|CONTROL_COMMAND [4])) # (!\Processor|CUnit|CONTROL_COMMAND [2] & 
// (\Processor|CUnit|CONTROL_COMMAND [5] & \Processor|CUnit|CONTROL_COMMAND [4]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS~2 .lut_mask = 16'h4020;
defparam \Processor|CUnit|SELECTORS~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N22
cycloneive_lcell_comb \Processor|CUnit|SELECTORS~3 (
// Equation(s):
// \Processor|CUnit|SELECTORS~3_combout  = (\Processor|CUnit|CONTROL_COMMAND [1] & (\Processor|CUnit|SELECTORS~2_combout  & \Processor|CUnit|CONTROL_COMMAND [3]))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datab(\Processor|CUnit|SELECTORS~2_combout ),
	.datac(gnd),
	.datad(\Processor|CUnit|CONTROL_COMMAND [3]),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS~3 .lut_mask = 16'h8800;
defparam \Processor|CUnit|SELECTORS~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N4
cycloneive_lcell_comb \Processor|CUnit|SELECTORS[7] (
// Equation(s):
// \Processor|CUnit|SELECTORS [7] = (GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & (\Processor|CUnit|SELECTORS [7])) # (!GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & ((\Processor|CUnit|SELECTORS~3_combout )))

	.dataa(gnd),
	.datab(\Processor|CUnit|SELECTORS [7]),
	.datac(\Processor|CUnit|WideOr0~2clkctrl_outclk ),
	.datad(\Processor|CUnit|SELECTORS~3_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS [7]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS[7] .lut_mask = 16'hCFC0;
defparam \Processor|CUnit|SELECTORS[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N1
dffeas \Processor|REGISTER_AR|OUT[14] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[14] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N2
cycloneive_lcell_comb \PathSelector|Selector22~0 (
// Equation(s):
// \PathSelector|Selector22~0_combout  = (\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & ((\Processor|REGISTER_AR|OUT [14]))) # (!\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & (\Bridge|RAM_ADDRESS [14]))

	.dataa(gnd),
	.datab(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.datac(\Bridge|RAM_ADDRESS [14]),
	.datad(\Processor|REGISTER_AR|OUT [14]),
	.cin(gnd),
	.combout(\PathSelector|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|Selector22~0 .lut_mask = 16'hFC30;
defparam \PathSelector|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N14
cycloneive_lcell_comb \PathSelector|RAM_ADDRESS[14] (
// Equation(s):
// \PathSelector|RAM_ADDRESS [14] = (GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & (\PathSelector|Selector22~0_combout )) # (!GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & ((\PathSelector|RAM_ADDRESS [14])))

	.dataa(\PathSelector|Selector22~0_combout ),
	.datab(gnd),
	.datac(\PathSelector|RAM_ADDRESS [14]),
	.datad(\PathSelector|WideNor0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PathSelector|RAM_ADDRESS [14]),
	.cout());
// synopsys translate_off
defparam \PathSelector|RAM_ADDRESS[14] .lut_mask = 16'hAAF0;
defparam \PathSelector|RAM_ADDRESS[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N22
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = \PathSelector|RAM_ADDRESS [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PathSelector|RAM_ADDRESS [14]),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \MainMemory|altsyncram_component|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N23
dffeas \MainMemory|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.d(\MainMemory|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainMemory|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \MainMemory|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N1
dffeas \MainMemory|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MainMemory|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \MainMemory|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N6
cycloneive_lcell_comb \Processor|CUnit|SELECTORS~0 (
// Equation(s):
// \Processor|CUnit|SELECTORS~0_combout  = (\Processor|CUnit|CONTROL_COMMAND [1]) # ((\Processor|CUnit|CONTROL_COMMAND [5] & ((!\Processor|CUnit|CONTROL_COMMAND [4]) # (!\Processor|CUnit|CONTROL_COMMAND [0]))) # (!\Processor|CUnit|CONTROL_COMMAND [5] & 
// ((\Processor|CUnit|CONTROL_COMMAND [0]) # (\Processor|CUnit|CONTROL_COMMAND [4]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS~0 .lut_mask = 16'hBFFE;
defparam \Processor|CUnit|SELECTORS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N12
cycloneive_lcell_comb \Processor|CUnit|SELECTORS~1 (
// Equation(s):
// \Processor|CUnit|SELECTORS~1_combout  = (\Processor|CUnit|CONTROL_COMMAND [2] & (!\Processor|CUnit|SELECTORS~0_combout  & !\Processor|CUnit|CONTROL_COMMAND [3]))

	.dataa(gnd),
	.datab(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datac(\Processor|CUnit|SELECTORS~0_combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [3]),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS~1 .lut_mask = 16'h000C;
defparam \Processor|CUnit|SELECTORS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N18
cycloneive_lcell_comb \Processor|CUnit|SELECTORS[0] (
// Equation(s):
// \Processor|CUnit|SELECTORS [0] = (GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & ((\Processor|CUnit|SELECTORS [0]))) # (!GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & (\Processor|CUnit|SELECTORS~1_combout ))

	.dataa(\Processor|CUnit|SELECTORS~1_combout ),
	.datab(gnd),
	.datac(\Processor|CUnit|WideOr0~2clkctrl_outclk ),
	.datad(\Processor|CUnit|SELECTORS [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS [0]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS[0] .lut_mask = 16'hFA0A;
defparam \Processor|CUnit|SELECTORS[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N22
cycloneive_lcell_comb \PathSelector|Selector24~0 (
// Equation(s):
// \PathSelector|Selector24~0_combout  = (\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & \Processor|CUnit|SELECTORS [0])

	.dataa(gnd),
	.datab(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.datac(gnd),
	.datad(\Processor|CUnit|SELECTORS [0]),
	.cin(gnd),
	.combout(\PathSelector|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|Selector24~0 .lut_mask = 16'hCC00;
defparam \PathSelector|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N0
cycloneive_lcell_comb \PathSelector|WRITE_TO_RAM (
// Equation(s):
// \PathSelector|WRITE_TO_RAM~combout  = (GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & (\PathSelector|Selector24~0_combout )) # (!GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & ((\PathSelector|WRITE_TO_RAM~combout )))

	.dataa(\PathSelector|Selector24~0_combout ),
	.datab(\PathSelector|WRITE_TO_RAM~combout ),
	.datac(gnd),
	.datad(\PathSelector|WideNor0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PathSelector|WRITE_TO_RAM~combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|WRITE_TO_RAM .lut_mask = 16'hAACC;
defparam \PathSelector|WRITE_TO_RAM .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N0
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|decode3|w_anode508w[3] (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|decode3|w_anode508w [3] = (\PathSelector|RAM_ADDRESS [15] & (\PathSelector|RAM_ADDRESS [14] & (\PathSelector|WRITE_TO_RAM~combout  & \PathSelector|RAM_ADDRESS [13])))

	.dataa(\PathSelector|RAM_ADDRESS [15]),
	.datab(\PathSelector|RAM_ADDRESS [14]),
	.datac(\PathSelector|WRITE_TO_RAM~combout ),
	.datad(\PathSelector|RAM_ADDRESS [13]),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|decode3|w_anode508w[3] .lut_mask = 16'h8000;
defparam \MainMemory|altsyncram_component|auto_generated|decode3|w_anode508w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N28
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout  = (\PathSelector|RAM_ADDRESS [14] & (\PathSelector|RAM_ADDRESS [13] & \PathSelector|RAM_ADDRESS [15]))

	.dataa(gnd),
	.datab(\PathSelector|RAM_ADDRESS [14]),
	.datac(\PathSelector|RAM_ADDRESS [13]),
	.datad(\PathSelector|RAM_ADDRESS [15]),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0 .lut_mask = 16'hC000;
defparam \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N16
cycloneive_lcell_comb \Communicator|RX_UNIT|CACHE[7]~feeder (
// Equation(s):
// \Communicator|RX_UNIT|CACHE[7]~feeder_combout  = \RX_PIN~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RX_PIN~input_o ),
	.cin(gnd),
	.combout(\Communicator|RX_UNIT|CACHE[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|RX_UNIT|CACHE[7]~feeder .lut_mask = 16'hFF00;
defparam \Communicator|RX_UNIT|CACHE[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N4
cycloneive_lcell_comb \Communicator|RX_UNIT|CACHE[0]~0 (
// Equation(s):
// \Communicator|RX_UNIT|CACHE[0]~0_combout  = (\Communicator|RX_UNIT|CURRENT_STATE.FETCHING_STATE~q  & (!\Communicator|BAUD_UNIT|ACCUMULATOR [0] & (\Communicator|BAUD_UNIT|Equal0~0_combout  & \Communicator|RX_UNIT|Equal1~0_combout )))

	.dataa(\Communicator|RX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.datab(\Communicator|BAUD_UNIT|ACCUMULATOR [0]),
	.datac(\Communicator|BAUD_UNIT|Equal0~0_combout ),
	.datad(\Communicator|RX_UNIT|Equal1~0_combout ),
	.cin(gnd),
	.combout(\Communicator|RX_UNIT|CACHE[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|RX_UNIT|CACHE[0]~0 .lut_mask = 16'h2000;
defparam \Communicator|RX_UNIT|CACHE[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N17
dffeas \Communicator|RX_UNIT|CACHE[7] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|RX_UNIT|CACHE[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Communicator|RX_UNIT|CACHE[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|RX_UNIT|CACHE [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|RX_UNIT|CACHE[7] .is_wysiwyg = "true";
defparam \Communicator|RX_UNIT|CACHE[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y27_N23
dffeas \Communicator|RX_UNIT|CACHE[6] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Communicator|RX_UNIT|CACHE [7]),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Communicator|RX_UNIT|CACHE[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|RX_UNIT|CACHE [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|RX_UNIT|CACHE[6] .is_wysiwyg = "true";
defparam \Communicator|RX_UNIT|CACHE[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N31
dffeas \Communicator|RX_UNIT|CACHE[5] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Communicator|RX_UNIT|CACHE [6]),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Communicator|RX_UNIT|CACHE[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|RX_UNIT|CACHE [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|RX_UNIT|CACHE[5] .is_wysiwyg = "true";
defparam \Communicator|RX_UNIT|CACHE[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N26
cycloneive_lcell_comb \PathSelector|Selector5~0 (
// Equation(s):
// \PathSelector|Selector5~0_combout  = (\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & ((\Processor|Muxer|Mux10~4_combout ))) # (!\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & (\Communicator|RX_UNIT|CACHE [5]))

	.dataa(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.datab(gnd),
	.datac(\Communicator|RX_UNIT|CACHE [5]),
	.datad(\Processor|Muxer|Mux10~4_combout ),
	.cin(gnd),
	.combout(\PathSelector|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|Selector5~0 .lut_mask = 16'hFA50;
defparam \PathSelector|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N30
cycloneive_lcell_comb \PathSelector|RAM_DATA_BUS[5] (
// Equation(s):
// \PathSelector|RAM_DATA_BUS [5] = (GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & ((\PathSelector|Selector5~0_combout ))) # (!GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & (\PathSelector|RAM_DATA_BUS [5]))

	.dataa(\PathSelector|WideNor0~0clkctrl_outclk ),
	.datab(\PathSelector|RAM_DATA_BUS [5]),
	.datac(gnd),
	.datad(\PathSelector|Selector5~0_combout ),
	.cin(gnd),
	.combout(\PathSelector|RAM_DATA_BUS [5]),
	.cout());
// synopsys translate_off
defparam \PathSelector|RAM_DATA_BUS[5] .lut_mask = 16'hEE44;
defparam \PathSelector|RAM_DATA_BUS[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N9
dffeas \Processor|REGISTER_AR|OUT[0] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[0] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N8
cycloneive_lcell_comb \PathSelector|Selector8~0 (
// Equation(s):
// \PathSelector|Selector8~0_combout  = (\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & (\Processor|REGISTER_AR|OUT [0])) # (!\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & ((\Bridge|RAM_ADDRESS [0])))

	.dataa(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.datab(gnd),
	.datac(\Processor|REGISTER_AR|OUT [0]),
	.datad(\Bridge|RAM_ADDRESS [0]),
	.cin(gnd),
	.combout(\PathSelector|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|Selector8~0 .lut_mask = 16'hF5A0;
defparam \PathSelector|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N0
cycloneive_lcell_comb \PathSelector|RAM_ADDRESS[0] (
// Equation(s):
// \PathSelector|RAM_ADDRESS [0] = (GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & ((\PathSelector|Selector8~0_combout ))) # (!GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & (\PathSelector|RAM_ADDRESS [0]))

	.dataa(gnd),
	.datab(\PathSelector|RAM_ADDRESS [0]),
	.datac(\PathSelector|Selector8~0_combout ),
	.datad(\PathSelector|WideNor0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PathSelector|RAM_ADDRESS [0]),
	.cout());
// synopsys translate_off
defparam \PathSelector|RAM_ADDRESS[0] .lut_mask = 16'hF0CC;
defparam \PathSelector|RAM_ADDRESS[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N31
dffeas \Processor|REGISTER_AR|OUT[1] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux14~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[1] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N30
cycloneive_lcell_comb \PathSelector|Selector9~0 (
// Equation(s):
// \PathSelector|Selector9~0_combout  = (\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & (\Processor|REGISTER_AR|OUT [1])) # (!\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & ((\Bridge|RAM_ADDRESS [1])))

	.dataa(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.datab(gnd),
	.datac(\Processor|REGISTER_AR|OUT [1]),
	.datad(\Bridge|RAM_ADDRESS [1]),
	.cin(gnd),
	.combout(\PathSelector|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|Selector9~0 .lut_mask = 16'hF5A0;
defparam \PathSelector|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N4
cycloneive_lcell_comb \PathSelector|RAM_ADDRESS[1] (
// Equation(s):
// \PathSelector|RAM_ADDRESS [1] = (GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & (\PathSelector|Selector9~0_combout )) # (!GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & ((\PathSelector|RAM_ADDRESS [1])))

	.dataa(\PathSelector|Selector9~0_combout ),
	.datab(gnd),
	.datac(\PathSelector|RAM_ADDRESS [1]),
	.datad(\PathSelector|WideNor0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PathSelector|RAM_ADDRESS [1]),
	.cout());
// synopsys translate_off
defparam \PathSelector|RAM_ADDRESS[1] .lut_mask = 16'hAAF0;
defparam \PathSelector|RAM_ADDRESS[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N3
dffeas \Processor|REGISTER_AR|OUT[2] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux13~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[2] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N2
cycloneive_lcell_comb \PathSelector|Selector10~0 (
// Equation(s):
// \PathSelector|Selector10~0_combout  = (\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & (\Processor|REGISTER_AR|OUT [2])) # (!\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & ((\Bridge|RAM_ADDRESS [2])))

	.dataa(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.datab(gnd),
	.datac(\Processor|REGISTER_AR|OUT [2]),
	.datad(\Bridge|RAM_ADDRESS [2]),
	.cin(gnd),
	.combout(\PathSelector|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|Selector10~0 .lut_mask = 16'hF5A0;
defparam \PathSelector|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N26
cycloneive_lcell_comb \PathSelector|RAM_ADDRESS[2] (
// Equation(s):
// \PathSelector|RAM_ADDRESS [2] = (GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & (\PathSelector|Selector10~0_combout )) # (!GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & ((\PathSelector|RAM_ADDRESS [2])))

	.dataa(\PathSelector|Selector10~0_combout ),
	.datab(gnd),
	.datac(\PathSelector|RAM_ADDRESS [2]),
	.datad(\PathSelector|WideNor0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PathSelector|RAM_ADDRESS [2]),
	.cout());
// synopsys translate_off
defparam \PathSelector|RAM_ADDRESS[2] .lut_mask = 16'hAAF0;
defparam \PathSelector|RAM_ADDRESS[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N11
dffeas \Processor|REGISTER_AR|OUT[3] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux12~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[3] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N10
cycloneive_lcell_comb \PathSelector|Selector11~0 (
// Equation(s):
// \PathSelector|Selector11~0_combout  = (\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & (\Processor|REGISTER_AR|OUT [3])) # (!\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & ((\Bridge|RAM_ADDRESS [3])))

	.dataa(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.datab(gnd),
	.datac(\Processor|REGISTER_AR|OUT [3]),
	.datad(\Bridge|RAM_ADDRESS [3]),
	.cin(gnd),
	.combout(\PathSelector|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|Selector11~0 .lut_mask = 16'hF5A0;
defparam \PathSelector|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N22
cycloneive_lcell_comb \PathSelector|RAM_ADDRESS[3] (
// Equation(s):
// \PathSelector|RAM_ADDRESS [3] = (GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & (\PathSelector|Selector11~0_combout )) # (!GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & ((\PathSelector|RAM_ADDRESS [3])))

	.dataa(\PathSelector|Selector11~0_combout ),
	.datab(gnd),
	.datac(\PathSelector|RAM_ADDRESS [3]),
	.datad(\PathSelector|WideNor0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PathSelector|RAM_ADDRESS [3]),
	.cout());
// synopsys translate_off
defparam \PathSelector|RAM_ADDRESS[3] .lut_mask = 16'hAAF0;
defparam \PathSelector|RAM_ADDRESS[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N15
dffeas \Processor|REGISTER_AR|OUT[4] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[4] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N14
cycloneive_lcell_comb \PathSelector|Selector12~0 (
// Equation(s):
// \PathSelector|Selector12~0_combout  = (\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & (\Processor|REGISTER_AR|OUT [4])) # (!\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & ((\Bridge|RAM_ADDRESS [4])))

	.dataa(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.datab(gnd),
	.datac(\Processor|REGISTER_AR|OUT [4]),
	.datad(\Bridge|RAM_ADDRESS [4]),
	.cin(gnd),
	.combout(\PathSelector|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|Selector12~0 .lut_mask = 16'hF5A0;
defparam \PathSelector|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N6
cycloneive_lcell_comb \PathSelector|RAM_ADDRESS[4] (
// Equation(s):
// \PathSelector|RAM_ADDRESS [4] = (GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & ((\PathSelector|Selector12~0_combout ))) # (!GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & (\PathSelector|RAM_ADDRESS [4]))

	.dataa(\PathSelector|RAM_ADDRESS [4]),
	.datab(gnd),
	.datac(\PathSelector|Selector12~0_combout ),
	.datad(\PathSelector|WideNor0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PathSelector|RAM_ADDRESS [4]),
	.cout());
// synopsys translate_off
defparam \PathSelector|RAM_ADDRESS[4] .lut_mask = 16'hF0AA;
defparam \PathSelector|RAM_ADDRESS[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N13
dffeas \Processor|REGISTER_AR|OUT[5] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux10~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[5] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N12
cycloneive_lcell_comb \PathSelector|Selector13~0 (
// Equation(s):
// \PathSelector|Selector13~0_combout  = (\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & (\Processor|REGISTER_AR|OUT [5])) # (!\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & ((\Bridge|RAM_ADDRESS [5])))

	.dataa(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.datab(gnd),
	.datac(\Processor|REGISTER_AR|OUT [5]),
	.datad(\Bridge|RAM_ADDRESS [5]),
	.cin(gnd),
	.combout(\PathSelector|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|Selector13~0 .lut_mask = 16'hF5A0;
defparam \PathSelector|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N2
cycloneive_lcell_comb \PathSelector|RAM_ADDRESS[5] (
// Equation(s):
// \PathSelector|RAM_ADDRESS [5] = (GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & ((\PathSelector|Selector13~0_combout ))) # (!GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & (\PathSelector|RAM_ADDRESS [5]))

	.dataa(gnd),
	.datab(\PathSelector|RAM_ADDRESS [5]),
	.datac(\PathSelector|WideNor0~0clkctrl_outclk ),
	.datad(\PathSelector|Selector13~0_combout ),
	.cin(gnd),
	.combout(\PathSelector|RAM_ADDRESS [5]),
	.cout());
// synopsys translate_off
defparam \PathSelector|RAM_ADDRESS[5] .lut_mask = 16'hFC0C;
defparam \PathSelector|RAM_ADDRESS[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N11
dffeas \Processor|REGISTER_AR|OUT[6] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux9~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[6] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N10
cycloneive_lcell_comb \PathSelector|Selector14~0 (
// Equation(s):
// \PathSelector|Selector14~0_combout  = (\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & (\Processor|REGISTER_AR|OUT [6])) # (!\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & ((\Bridge|RAM_ADDRESS [6])))

	.dataa(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.datab(gnd),
	.datac(\Processor|REGISTER_AR|OUT [6]),
	.datad(\Bridge|RAM_ADDRESS [6]),
	.cin(gnd),
	.combout(\PathSelector|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|Selector14~0 .lut_mask = 16'hF5A0;
defparam \PathSelector|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N8
cycloneive_lcell_comb \PathSelector|RAM_ADDRESS[6] (
// Equation(s):
// \PathSelector|RAM_ADDRESS [6] = (GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & ((\PathSelector|Selector14~0_combout ))) # (!GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & (\PathSelector|RAM_ADDRESS [6]))

	.dataa(\PathSelector|RAM_ADDRESS [6]),
	.datab(gnd),
	.datac(\PathSelector|WideNor0~0clkctrl_outclk ),
	.datad(\PathSelector|Selector14~0_combout ),
	.cin(gnd),
	.combout(\PathSelector|RAM_ADDRESS [6]),
	.cout());
// synopsys translate_off
defparam \PathSelector|RAM_ADDRESS[6] .lut_mask = 16'hFA0A;
defparam \PathSelector|RAM_ADDRESS[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N12
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[6]~29 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[6]~29_combout  = (\Processor|PROGRAM_COUNTER|OUT [6] & (\Processor|PROGRAM_COUNTER|OUT[5]~28  $ (GND))) # (!\Processor|PROGRAM_COUNTER|OUT [6] & (!\Processor|PROGRAM_COUNTER|OUT[5]~28  & VCC))
// \Processor|PROGRAM_COUNTER|OUT[6]~30  = CARRY((\Processor|PROGRAM_COUNTER|OUT [6] & !\Processor|PROGRAM_COUNTER|OUT[5]~28 ))

	.dataa(\Processor|PROGRAM_COUNTER|OUT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|PROGRAM_COUNTER|OUT[5]~28 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[6]~29_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[6]~30 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[6]~29 .lut_mask = 16'hA50A;
defparam \Processor|PROGRAM_COUNTER|OUT[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N14
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[7]~31 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[7]~31_combout  = (\Processor|PROGRAM_COUNTER|OUT [7] & (!\Processor|PROGRAM_COUNTER|OUT[6]~30 )) # (!\Processor|PROGRAM_COUNTER|OUT [7] & ((\Processor|PROGRAM_COUNTER|OUT[6]~30 ) # (GND)))
// \Processor|PROGRAM_COUNTER|OUT[7]~32  = CARRY((!\Processor|PROGRAM_COUNTER|OUT[6]~30 ) # (!\Processor|PROGRAM_COUNTER|OUT [7]))

	.dataa(gnd),
	.datab(\Processor|PROGRAM_COUNTER|OUT [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|PROGRAM_COUNTER|OUT[6]~30 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[7]~31_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[7]~32 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[7]~31 .lut_mask = 16'h3C3F;
defparam \Processor|PROGRAM_COUNTER|OUT[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y28_N15
dffeas \Processor|PROGRAM_COUNTER|OUT[7] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[7]~31_combout ),
	.asdata(\Processor|Muxer|Mux8~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[7] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N8
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \PathSelector|RAM_ADDRESS [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PathSelector|RAM_ADDRESS [13]),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \MainMemory|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N9
dffeas \MainMemory|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.d(\MainMemory|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainMemory|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \MainMemory|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N19
dffeas \MainMemory|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MainMemory|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \MainMemory|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N12
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode559w[3]~0 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode559w[3]~0_combout  = (\PathSelector|RAM_ADDRESS [14] & (\PathSelector|RAM_ADDRESS [13] & !\PathSelector|RAM_ADDRESS [15]))

	.dataa(gnd),
	.datab(\PathSelector|RAM_ADDRESS [14]),
	.datac(\PathSelector|RAM_ADDRESS [13]),
	.datad(\PathSelector|RAM_ADDRESS [15]),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode559w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode559w[3]~0 .lut_mask = 16'h00C0;
defparam \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode559w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N10
cycloneive_lcell_comb \PathSelector|Selector7~0 (
// Equation(s):
// \PathSelector|Selector7~0_combout  = (\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & ((\Processor|Muxer|Mux8~4_combout ))) # (!\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & (\Communicator|RX_UNIT|CACHE [7]))

	.dataa(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.datab(\Communicator|RX_UNIT|CACHE [7]),
	.datac(\Processor|Muxer|Mux8~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PathSelector|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|Selector7~0 .lut_mask = 16'hE4E4;
defparam \PathSelector|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N22
cycloneive_lcell_comb \PathSelector|RAM_DATA_BUS[7] (
// Equation(s):
// \PathSelector|RAM_DATA_BUS [7] = (GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & (\PathSelector|Selector7~0_combout )) # (!GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & ((\PathSelector|RAM_DATA_BUS [7])))

	.dataa(gnd),
	.datab(\PathSelector|Selector7~0_combout ),
	.datac(\PathSelector|RAM_DATA_BUS [7]),
	.datad(\PathSelector|WideNor0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PathSelector|RAM_DATA_BUS [7]),
	.cout());
// synopsys translate_off
defparam \PathSelector|RAM_DATA_BUS[7] .lut_mask = 16'hCCF0;
defparam \PathSelector|RAM_DATA_BUS[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N12
cycloneive_lcell_comb \Processor|Muxer|Mux7~3 (
// Equation(s):
// \Processor|Muxer|Mux7~3_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & ((\Processor|REGISTER_02|OUT [8]))) # (!\Processor|CUnit|REG_IN_B_BUS [0] & (\Processor|REGISTER_01|OUT [8]))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datab(gnd),
	.datac(\Processor|REGISTER_01|OUT [8]),
	.datad(\Processor|REGISTER_02|OUT [8]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux7~3 .lut_mask = 16'hFA50;
defparam \Processor|Muxer|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N0
cycloneive_lcell_comb \Processor|REGISTER_03|OUT[0]~16 (
// Equation(s):
// \Processor|REGISTER_03|OUT[0]~16_combout  = \Processor|REGISTER_03|OUT [0] $ (VCC)
// \Processor|REGISTER_03|OUT[0]~17  = CARRY(\Processor|REGISTER_03|OUT [0])

	.dataa(gnd),
	.datab(\Processor|REGISTER_03|OUT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Processor|REGISTER_03|OUT[0]~16_combout ),
	.cout(\Processor|REGISTER_03|OUT[0]~17 ));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[0]~16 .lut_mask = 16'h33CC;
defparam \Processor|REGISTER_03|OUT[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N0
cycloneive_lcell_comb \Processor|CUnit|Decoder0~17 (
// Equation(s):
// \Processor|CUnit|Decoder0~17_combout  = (!\Processor|CUnit|CONTROL_COMMAND [4] & (\Processor|CUnit|CONTROL_COMMAND [5] & (!\Processor|CUnit|CONTROL_COMMAND [0] & \Processor|CUnit|CONTROL_COMMAND [3])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [3]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~17 .lut_mask = 16'h0400;
defparam \Processor|CUnit|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N22
cycloneive_lcell_comb \Processor|CUnit|Decoder0~18 (
// Equation(s):
// \Processor|CUnit|Decoder0~18_combout  = (\Processor|CUnit|Decoder0~17_combout  & (!\Processor|CUnit|CONTROL_COMMAND [2] & \Processor|CUnit|CONTROL_COMMAND [1]))

	.dataa(\Processor|CUnit|Decoder0~17_combout ),
	.datab(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~18 .lut_mask = 16'h2020;
defparam \Processor|CUnit|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N8
cycloneive_lcell_comb \Processor|CUnit|SELECTORS[9] (
// Equation(s):
// \Processor|CUnit|SELECTORS [9] = (GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & ((\Processor|CUnit|SELECTORS [9]))) # (!GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & (\Processor|CUnit|Decoder0~18_combout ))

	.dataa(gnd),
	.datab(\Processor|CUnit|Decoder0~18_combout ),
	.datac(\Processor|CUnit|SELECTORS [9]),
	.datad(\Processor|CUnit|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS [9]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS[9] .lut_mask = 16'hF0CC;
defparam \Processor|CUnit|SELECTORS[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N2
cycloneive_lcell_comb \Processor|CUnit|Decoder0~23 (
// Equation(s):
// \Processor|CUnit|Decoder0~23_combout  = (!\Processor|CUnit|CONTROL_COMMAND [5] & (\Processor|CUnit|Decoder0~19_combout  & !\Processor|CUnit|CONTROL_COMMAND [0]))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datab(\Processor|CUnit|Decoder0~19_combout ),
	.datac(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~23 .lut_mask = 16'h0404;
defparam \Processor|CUnit|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N10
cycloneive_lcell_comb \Processor|CUnit|SELECTORS[3] (
// Equation(s):
// \Processor|CUnit|SELECTORS [3] = (GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & (\Processor|CUnit|SELECTORS [3])) # (!GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & ((\Processor|CUnit|Decoder0~23_combout )))

	.dataa(\Processor|CUnit|SELECTORS [3]),
	.datab(gnd),
	.datac(\Processor|CUnit|Decoder0~23_combout ),
	.datad(\Processor|CUnit|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS [3]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS[3] .lut_mask = 16'hAAF0;
defparam \Processor|CUnit|SELECTORS[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N22
cycloneive_lcell_comb \Processor|REGISTER_03|OUT[10]~18 (
// Equation(s):
// \Processor|REGISTER_03|OUT[10]~18_combout  = (\Processor|CUnit|SELECTORS [9]) # (\Processor|CUnit|SELECTORS [3])

	.dataa(gnd),
	.datab(\Processor|CUnit|SELECTORS [9]),
	.datac(gnd),
	.datad(\Processor|CUnit|SELECTORS [3]),
	.cin(gnd),
	.combout(\Processor|REGISTER_03|OUT[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[10]~18 .lut_mask = 16'hFFCC;
defparam \Processor|REGISTER_03|OUT[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N1
dffeas \Processor|REGISTER_03|OUT[0] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_03|OUT[0]~16_combout ),
	.asdata(\Processor|Muxer|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [9]),
	.ena(\Processor|REGISTER_03|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_03|OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[0] .is_wysiwyg = "true";
defparam \Processor|REGISTER_03|OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N2
cycloneive_lcell_comb \Processor|REGISTER_03|OUT[1]~19 (
// Equation(s):
// \Processor|REGISTER_03|OUT[1]~19_combout  = (\Processor|REGISTER_03|OUT [1] & (!\Processor|REGISTER_03|OUT[0]~17 )) # (!\Processor|REGISTER_03|OUT [1] & ((\Processor|REGISTER_03|OUT[0]~17 ) # (GND)))
// \Processor|REGISTER_03|OUT[1]~20  = CARRY((!\Processor|REGISTER_03|OUT[0]~17 ) # (!\Processor|REGISTER_03|OUT [1]))

	.dataa(gnd),
	.datab(\Processor|REGISTER_03|OUT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_03|OUT[0]~17 ),
	.combout(\Processor|REGISTER_03|OUT[1]~19_combout ),
	.cout(\Processor|REGISTER_03|OUT[1]~20 ));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[1]~19 .lut_mask = 16'h3C3F;
defparam \Processor|REGISTER_03|OUT[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y30_N3
dffeas \Processor|REGISTER_03|OUT[1] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_03|OUT[1]~19_combout ),
	.asdata(\Processor|Muxer|Mux14~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [9]),
	.ena(\Processor|REGISTER_03|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_03|OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[1] .is_wysiwyg = "true";
defparam \Processor|REGISTER_03|OUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N4
cycloneive_lcell_comb \Processor|REGISTER_03|OUT[2]~21 (
// Equation(s):
// \Processor|REGISTER_03|OUT[2]~21_combout  = (\Processor|REGISTER_03|OUT [2] & (\Processor|REGISTER_03|OUT[1]~20  $ (GND))) # (!\Processor|REGISTER_03|OUT [2] & (!\Processor|REGISTER_03|OUT[1]~20  & VCC))
// \Processor|REGISTER_03|OUT[2]~22  = CARRY((\Processor|REGISTER_03|OUT [2] & !\Processor|REGISTER_03|OUT[1]~20 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_03|OUT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_03|OUT[1]~20 ),
	.combout(\Processor|REGISTER_03|OUT[2]~21_combout ),
	.cout(\Processor|REGISTER_03|OUT[2]~22 ));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[2]~21 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_03|OUT[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y30_N5
dffeas \Processor|REGISTER_03|OUT[2] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_03|OUT[2]~21_combout ),
	.asdata(\Processor|Muxer|Mux13~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [9]),
	.ena(\Processor|REGISTER_03|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_03|OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[2] .is_wysiwyg = "true";
defparam \Processor|REGISTER_03|OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N6
cycloneive_lcell_comb \Processor|REGISTER_03|OUT[3]~23 (
// Equation(s):
// \Processor|REGISTER_03|OUT[3]~23_combout  = (\Processor|REGISTER_03|OUT [3] & (!\Processor|REGISTER_03|OUT[2]~22 )) # (!\Processor|REGISTER_03|OUT [3] & ((\Processor|REGISTER_03|OUT[2]~22 ) # (GND)))
// \Processor|REGISTER_03|OUT[3]~24  = CARRY((!\Processor|REGISTER_03|OUT[2]~22 ) # (!\Processor|REGISTER_03|OUT [3]))

	.dataa(\Processor|REGISTER_03|OUT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_03|OUT[2]~22 ),
	.combout(\Processor|REGISTER_03|OUT[3]~23_combout ),
	.cout(\Processor|REGISTER_03|OUT[3]~24 ));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[3]~23 .lut_mask = 16'h5A5F;
defparam \Processor|REGISTER_03|OUT[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y30_N7
dffeas \Processor|REGISTER_03|OUT[3] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_03|OUT[3]~23_combout ),
	.asdata(\Processor|Muxer|Mux12~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [9]),
	.ena(\Processor|REGISTER_03|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_03|OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[3] .is_wysiwyg = "true";
defparam \Processor|REGISTER_03|OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N8
cycloneive_lcell_comb \Processor|REGISTER_03|OUT[4]~25 (
// Equation(s):
// \Processor|REGISTER_03|OUT[4]~25_combout  = (\Processor|REGISTER_03|OUT [4] & (\Processor|REGISTER_03|OUT[3]~24  $ (GND))) # (!\Processor|REGISTER_03|OUT [4] & (!\Processor|REGISTER_03|OUT[3]~24  & VCC))
// \Processor|REGISTER_03|OUT[4]~26  = CARRY((\Processor|REGISTER_03|OUT [4] & !\Processor|REGISTER_03|OUT[3]~24 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_03|OUT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_03|OUT[3]~24 ),
	.combout(\Processor|REGISTER_03|OUT[4]~25_combout ),
	.cout(\Processor|REGISTER_03|OUT[4]~26 ));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[4]~25 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_03|OUT[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y30_N9
dffeas \Processor|REGISTER_03|OUT[4] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_03|OUT[4]~25_combout ),
	.asdata(\Processor|Muxer|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [9]),
	.ena(\Processor|REGISTER_03|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_03|OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[4] .is_wysiwyg = "true";
defparam \Processor|REGISTER_03|OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N10
cycloneive_lcell_comb \Processor|REGISTER_03|OUT[5]~27 (
// Equation(s):
// \Processor|REGISTER_03|OUT[5]~27_combout  = (\Processor|REGISTER_03|OUT [5] & (!\Processor|REGISTER_03|OUT[4]~26 )) # (!\Processor|REGISTER_03|OUT [5] & ((\Processor|REGISTER_03|OUT[4]~26 ) # (GND)))
// \Processor|REGISTER_03|OUT[5]~28  = CARRY((!\Processor|REGISTER_03|OUT[4]~26 ) # (!\Processor|REGISTER_03|OUT [5]))

	.dataa(\Processor|REGISTER_03|OUT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_03|OUT[4]~26 ),
	.combout(\Processor|REGISTER_03|OUT[5]~27_combout ),
	.cout(\Processor|REGISTER_03|OUT[5]~28 ));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[5]~27 .lut_mask = 16'h5A5F;
defparam \Processor|REGISTER_03|OUT[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y30_N11
dffeas \Processor|REGISTER_03|OUT[5] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_03|OUT[5]~27_combout ),
	.asdata(\Processor|Muxer|Mux10~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [9]),
	.ena(\Processor|REGISTER_03|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_03|OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[5] .is_wysiwyg = "true";
defparam \Processor|REGISTER_03|OUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N12
cycloneive_lcell_comb \Processor|REGISTER_03|OUT[6]~29 (
// Equation(s):
// \Processor|REGISTER_03|OUT[6]~29_combout  = (\Processor|REGISTER_03|OUT [6] & (\Processor|REGISTER_03|OUT[5]~28  $ (GND))) # (!\Processor|REGISTER_03|OUT [6] & (!\Processor|REGISTER_03|OUT[5]~28  & VCC))
// \Processor|REGISTER_03|OUT[6]~30  = CARRY((\Processor|REGISTER_03|OUT [6] & !\Processor|REGISTER_03|OUT[5]~28 ))

	.dataa(\Processor|REGISTER_03|OUT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_03|OUT[5]~28 ),
	.combout(\Processor|REGISTER_03|OUT[6]~29_combout ),
	.cout(\Processor|REGISTER_03|OUT[6]~30 ));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[6]~29 .lut_mask = 16'hA50A;
defparam \Processor|REGISTER_03|OUT[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y30_N13
dffeas \Processor|REGISTER_03|OUT[6] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_03|OUT[6]~29_combout ),
	.asdata(\Processor|Muxer|Mux9~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [9]),
	.ena(\Processor|REGISTER_03|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_03|OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[6] .is_wysiwyg = "true";
defparam \Processor|REGISTER_03|OUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N14
cycloneive_lcell_comb \Processor|REGISTER_03|OUT[7]~31 (
// Equation(s):
// \Processor|REGISTER_03|OUT[7]~31_combout  = (\Processor|REGISTER_03|OUT [7] & (!\Processor|REGISTER_03|OUT[6]~30 )) # (!\Processor|REGISTER_03|OUT [7] & ((\Processor|REGISTER_03|OUT[6]~30 ) # (GND)))
// \Processor|REGISTER_03|OUT[7]~32  = CARRY((!\Processor|REGISTER_03|OUT[6]~30 ) # (!\Processor|REGISTER_03|OUT [7]))

	.dataa(gnd),
	.datab(\Processor|REGISTER_03|OUT [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_03|OUT[6]~30 ),
	.combout(\Processor|REGISTER_03|OUT[7]~31_combout ),
	.cout(\Processor|REGISTER_03|OUT[7]~32 ));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[7]~31 .lut_mask = 16'h3C3F;
defparam \Processor|REGISTER_03|OUT[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y30_N15
dffeas \Processor|REGISTER_03|OUT[7] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_03|OUT[7]~31_combout ),
	.asdata(\Processor|Muxer|Mux8~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [9]),
	.ena(\Processor|REGISTER_03|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_03|OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[7] .is_wysiwyg = "true";
defparam \Processor|REGISTER_03|OUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N16
cycloneive_lcell_comb \Processor|REGISTER_03|OUT[8]~33 (
// Equation(s):
// \Processor|REGISTER_03|OUT[8]~33_combout  = (\Processor|REGISTER_03|OUT [8] & (\Processor|REGISTER_03|OUT[7]~32  $ (GND))) # (!\Processor|REGISTER_03|OUT [8] & (!\Processor|REGISTER_03|OUT[7]~32  & VCC))
// \Processor|REGISTER_03|OUT[8]~34  = CARRY((\Processor|REGISTER_03|OUT [8] & !\Processor|REGISTER_03|OUT[7]~32 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_03|OUT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_03|OUT[7]~32 ),
	.combout(\Processor|REGISTER_03|OUT[8]~33_combout ),
	.cout(\Processor|REGISTER_03|OUT[8]~34 ));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[8]~33 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_03|OUT[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y30_N17
dffeas \Processor|REGISTER_03|OUT[8] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_03|OUT[8]~33_combout ),
	.asdata(\Processor|Muxer|Mux7~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [9]),
	.ena(\Processor|REGISTER_03|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_03|OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[8] .is_wysiwyg = "true";
defparam \Processor|REGISTER_03|OUT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
cycloneive_lcell_comb \Processor|CUnit|Decoder0~13 (
// Equation(s):
// \Processor|CUnit|Decoder0~13_combout  = (\Processor|CUnit|CONTROL_COMMAND [0] & (!\Processor|CUnit|CONTROL_COMMAND [2] & !\Processor|CUnit|CONTROL_COMMAND [1]))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datab(gnd),
	.datac(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~13 .lut_mask = 16'h000A;
defparam \Processor|CUnit|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneive_lcell_comb \Processor|CUnit|Decoder0~16 (
// Equation(s):
// \Processor|CUnit|Decoder0~16_combout  = (!\Processor|CUnit|CONTROL_COMMAND [4] & (!\Processor|CUnit|CONTROL_COMMAND [5] & (\Processor|CUnit|Decoder0~13_combout  & \Processor|CUnit|CONTROL_COMMAND [3])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datac(\Processor|CUnit|Decoder0~13_combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [3]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~16 .lut_mask = 16'h1000;
defparam \Processor|CUnit|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
cycloneive_lcell_comb \Processor|CUnit|SELECTORS[2] (
// Equation(s):
// \Processor|CUnit|SELECTORS [2] = (GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & (\Processor|CUnit|SELECTORS [2])) # (!GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & ((\Processor|CUnit|Decoder0~16_combout )))

	.dataa(\Processor|CUnit|SELECTORS [2]),
	.datab(gnd),
	.datac(\Processor|CUnit|WideOr0~2clkctrl_outclk ),
	.datad(\Processor|CUnit|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS [2]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS[2] .lut_mask = 16'hAFA0;
defparam \Processor|CUnit|SELECTORS[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N25
dffeas \Processor|GENERAL_REGISTER|OUT[8] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux7~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[8] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N20
cycloneive_lcell_comb \Processor|Muxer|Mux1~0 (
// Equation(s):
// \Processor|Muxer|Mux1~0_combout  = (\Processor|CUnit|REG_IN_B_BUS [1]) # (!\Processor|CUnit|REG_IN_B_BUS [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datad(\Processor|CUnit|REG_IN_B_BUS [1]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux1~0 .lut_mask = 16'hFF0F;
defparam \Processor|Muxer|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N26
cycloneive_lcell_comb \Processor|Muxer|Mux1~1 (
// Equation(s):
// \Processor|Muxer|Mux1~1_combout  = ((\Processor|CUnit|REG_IN_B_BUS [1] & !\Processor|CUnit|REG_IN_B_BUS [0])) # (!\Processor|CUnit|REG_IN_B_BUS [2])

	.dataa(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datab(gnd),
	.datac(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datad(\Processor|CUnit|REG_IN_B_BUS [0]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux1~1 .lut_mask = 16'h55F5;
defparam \Processor|Muxer|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N14
cycloneive_lcell_comb \Processor|REGISTER_AC|OUT[7]~31 (
// Equation(s):
// \Processor|REGISTER_AC|OUT[7]~31_combout  = (\Processor|REGISTER_AC|OUT [7] & (!\Processor|REGISTER_AC|OUT[6]~30 )) # (!\Processor|REGISTER_AC|OUT [7] & ((\Processor|REGISTER_AC|OUT[6]~30 ) # (GND)))
// \Processor|REGISTER_AC|OUT[7]~32  = CARRY((!\Processor|REGISTER_AC|OUT[6]~30 ) # (!\Processor|REGISTER_AC|OUT [7]))

	.dataa(gnd),
	.datab(\Processor|REGISTER_AC|OUT [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_AC|OUT[6]~30 ),
	.combout(\Processor|REGISTER_AC|OUT[7]~31_combout ),
	.cout(\Processor|REGISTER_AC|OUT[7]~32 ));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[7]~31 .lut_mask = 16'h3C3F;
defparam \Processor|REGISTER_AC|OUT[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N0
cycloneive_lcell_comb \Processor|CUnit|WideOr13~3 (
// Equation(s):
// \Processor|CUnit|WideOr13~3_combout  = (\Processor|CUnit|CONTROL_COMMAND [3] & (!\Processor|CUnit|CONTROL_COMMAND [4] & ((!\Processor|CUnit|CONTROL_COMMAND [1])))) # (!\Processor|CUnit|CONTROL_COMMAND [3] & (\Processor|CUnit|CONTROL_COMMAND [4] & 
// ((\Processor|CUnit|CONTROL_COMMAND [1]) # (!\Processor|CUnit|CONTROL_COMMAND [0]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr13~3 .lut_mask = 16'h4426;
defparam \Processor|CUnit|WideOr13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N28
cycloneive_lcell_comb \Processor|CUnit|WideOr13~0 (
// Equation(s):
// \Processor|CUnit|WideOr13~0_combout  = (!\Processor|CUnit|CONTROL_COMMAND [1] & ((\Processor|CUnit|CONTROL_COMMAND [3] & ((\Processor|CUnit|CONTROL_COMMAND [4]))) # (!\Processor|CUnit|CONTROL_COMMAND [3] & (\Processor|CUnit|CONTROL_COMMAND [0] & 
// !\Processor|CUnit|CONTROL_COMMAND [4]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr13~0 .lut_mask = 16'h00A4;
defparam \Processor|CUnit|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N18
cycloneive_lcell_comb \Processor|CUnit|WideOr13~1 (
// Equation(s):
// \Processor|CUnit|WideOr13~1_combout  = (\Processor|CUnit|CONTROL_COMMAND [3] & ((\Processor|CUnit|CONTROL_COMMAND [4] & ((\Processor|CUnit|CONTROL_COMMAND [1]) # (!\Processor|CUnit|CONTROL_COMMAND [0]))) # (!\Processor|CUnit|CONTROL_COMMAND [4] & 
// ((!\Processor|CUnit|CONTROL_COMMAND [1]))))) # (!\Processor|CUnit|CONTROL_COMMAND [3] & (\Processor|CUnit|CONTROL_COMMAND [4]))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr13~1 .lut_mask = 16'hCC6E;
defparam \Processor|CUnit|WideOr13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N16
cycloneive_lcell_comb \Processor|CUnit|WideOr13~2 (
// Equation(s):
// \Processor|CUnit|WideOr13~2_combout  = (!\Processor|CUnit|CONTROL_COMMAND [2] & ((\Processor|CUnit|CONTROL_COMMAND [5] & (\Processor|CUnit|WideOr13~0_combout )) # (!\Processor|CUnit|CONTROL_COMMAND [5] & ((!\Processor|CUnit|WideOr13~1_combout )))))

	.dataa(\Processor|CUnit|WideOr13~0_combout ),
	.datab(\Processor|CUnit|WideOr13~1_combout ),
	.datac(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr13~2 .lut_mask = 16'h0A03;
defparam \Processor|CUnit|WideOr13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N20
cycloneive_lcell_comb \Processor|CUnit|WideOr13~4 (
// Equation(s):
// \Processor|CUnit|WideOr13~4_combout  = (\Processor|CUnit|WideOr13~2_combout ) # ((!\Processor|CUnit|CONTROL_COMMAND [5] & (\Processor|CUnit|WideOr13~3_combout  & \Processor|CUnit|CONTROL_COMMAND [2])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datab(\Processor|CUnit|WideOr13~3_combout ),
	.datac(\Processor|CUnit|WideOr13~2_combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr13~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr13~4 .lut_mask = 16'hF4F0;
defparam \Processor|CUnit|WideOr13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N14
cycloneive_lcell_comb \Processor|CUnit|ALU_OP[1] (
// Equation(s):
// \Processor|CUnit|ALU_OP [1] = (\Processor|CUnit|WideOr0~2_combout  & ((\Processor|CUnit|ALU_OP [1]))) # (!\Processor|CUnit|WideOr0~2_combout  & (\Processor|CUnit|WideOr13~4_combout ))

	.dataa(\Processor|CUnit|WideOr13~4_combout ),
	.datab(\Processor|CUnit|ALU_OP [1]),
	.datac(\Processor|CUnit|WideOr0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|CUnit|ALU_OP [1]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|ALU_OP[1] .lut_mask = 16'hCACA;
defparam \Processor|CUnit|ALU_OP[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N7
dffeas \Processor|GENERAL_REGISTER|OUT[7] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux8~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[7] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N6
cycloneive_lcell_comb \Processor|Muxer|Mux8~0 (
// Equation(s):
// \Processor|Muxer|Mux8~0_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & ((\Processor|CUnit|REG_IN_B_BUS [1]) # ((!\Processor|GENERAL_REGISTER|OUT [7])))) # (!\Processor|CUnit|REG_IN_B_BUS [0] & (!\Processor|CUnit|REG_IN_B_BUS [1] & 
// ((!\Processor|REGISTER_03|OUT [7]))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|GENERAL_REGISTER|OUT [7]),
	.datad(\Processor|REGISTER_03|OUT [7]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux8~0 .lut_mask = 16'h8A9B;
defparam \Processor|Muxer|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \IROM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\Processor|PROGRAM_COUNTER|OUT [7],\Processor|PROGRAM_COUNTER|OUT [6],\Processor|PROGRAM_COUNTER|OUT [5],\Processor|PROGRAM_COUNTER|OUT [4],\Processor|PROGRAM_COUNTER|OUT [3],\Processor|PROGRAM_COUNTER|OUT [2],\Processor|PROGRAM_COUNTER|OUT [1],\Processor|PROGRAM_COUNTER|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\IROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "INSTRUCTION_FILE.mif";
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "INSTRUCTION_ROM:IROM|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ALTSYNCRAM";
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C00010000A000EC000E0003800030001800130003C000E0000C00090003C0009000200007000180003;
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N24
cycloneive_lcell_comb \Processor|Muxer|Mux8~1 (
// Equation(s):
// \Processor|Muxer|Mux8~1_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|Muxer|Mux8~0_combout  & ((!\IROM|altsyncram_component|auto_generated|q_a [7]))) # (!\Processor|Muxer|Mux8~0_combout  & (!\Processor|REGISTER_AC|OUT [7])))) # 
// (!\Processor|CUnit|REG_IN_B_BUS [1] & (((\Processor|Muxer|Mux8~0_combout ))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datab(\Processor|REGISTER_AC|OUT [7]),
	.datac(\Processor|Muxer|Mux8~0_combout ),
	.datad(\IROM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux8~1 .lut_mask = 16'h52F2;
defparam \Processor|Muxer|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N0
cycloneive_lcell_comb \Processor|ALUnit|Add0~23 (
// Equation(s):
// \Processor|ALUnit|Add0~23_combout  = (\Processor|CUnit|ALU_OP [2]) # ((\Processor|CUnit|REG_IN_B_BUS [2] & ((\Processor|Muxer|Mux8~1_combout ))) # (!\Processor|CUnit|REG_IN_B_BUS [2] & (\Processor|Muxer|Mux8~3_combout )))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(\Processor|Muxer|Mux8~3_combout ),
	.datad(\Processor|Muxer|Mux8~1_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~23 .lut_mask = 16'hFEDC;
defparam \Processor|ALUnit|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N29
dffeas \Processor|GENERAL_REGISTER|OUT[6] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux9~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[6] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N28
cycloneive_lcell_comb \Processor|Muxer|Mux9~0 (
// Equation(s):
// \Processor|Muxer|Mux9~0_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & (((\Processor|CUnit|REG_IN_B_BUS [1]) # (!\Processor|GENERAL_REGISTER|OUT [6])))) # (!\Processor|CUnit|REG_IN_B_BUS [0] & (!\Processor|REGISTER_03|OUT [6] & 
// ((!\Processor|CUnit|REG_IN_B_BUS [1]))))

	.dataa(\Processor|REGISTER_03|OUT [6]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datac(\Processor|GENERAL_REGISTER|OUT [6]),
	.datad(\Processor|CUnit|REG_IN_B_BUS [1]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux9~0 .lut_mask = 16'hCC1D;
defparam \Processor|Muxer|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N20
cycloneive_lcell_comb \Processor|Muxer|Mux9~1 (
// Equation(s):
// \Processor|Muxer|Mux9~1_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|Muxer|Mux9~0_combout  & ((!\IROM|altsyncram_component|auto_generated|q_a [6]))) # (!\Processor|Muxer|Mux9~0_combout  & (!\Processor|REGISTER_AC|OUT [6])))) # 
// (!\Processor|CUnit|REG_IN_B_BUS [1] & (((\Processor|Muxer|Mux9~0_combout ))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datab(\Processor|REGISTER_AC|OUT [6]),
	.datac(\IROM|altsyncram_component|auto_generated|q_a [6]),
	.datad(\Processor|Muxer|Mux9~0_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux9~1 .lut_mask = 16'h5F22;
defparam \Processor|Muxer|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N14
cycloneive_lcell_comb \Processor|ALUnit|Add0~20 (
// Equation(s):
// \Processor|ALUnit|Add0~20_combout  = (\Processor|CUnit|ALU_OP [2]) # ((\Processor|CUnit|REG_IN_B_BUS [2] & ((\Processor|Muxer|Mux9~1_combout ))) # (!\Processor|CUnit|REG_IN_B_BUS [2] & (\Processor|Muxer|Mux9~3_combout )))

	.dataa(\Processor|CUnit|ALU_OP [2]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datac(\Processor|Muxer|Mux9~3_combout ),
	.datad(\Processor|Muxer|Mux9~1_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~20 .lut_mask = 16'hFEBA;
defparam \Processor|ALUnit|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N21
dffeas \Processor|GENERAL_REGISTER|OUT[5] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux10~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[5] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N20
cycloneive_lcell_comb \Processor|Muxer|Mux10~0 (
// Equation(s):
// \Processor|Muxer|Mux10~0_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & (\Processor|CUnit|REG_IN_B_BUS [0])) # (!\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|CUnit|REG_IN_B_BUS [0] & (!\Processor|GENERAL_REGISTER|OUT [5])) # 
// (!\Processor|CUnit|REG_IN_B_BUS [0] & ((!\Processor|REGISTER_03|OUT [5])))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datac(\Processor|GENERAL_REGISTER|OUT [5]),
	.datad(\Processor|REGISTER_03|OUT [5]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux10~0 .lut_mask = 16'h8C9D;
defparam \Processor|Muxer|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N2
cycloneive_lcell_comb \Processor|Muxer|Mux10~1 (
// Equation(s):
// \Processor|Muxer|Mux10~1_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|Muxer|Mux10~0_combout  & ((!\IROM|altsyncram_component|auto_generated|q_a [5]))) # (!\Processor|Muxer|Mux10~0_combout  & (!\Processor|REGISTER_AC|OUT [5])))) # 
// (!\Processor|CUnit|REG_IN_B_BUS [1] & (((\Processor|Muxer|Mux10~0_combout ))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datab(\Processor|REGISTER_AC|OUT [5]),
	.datac(\IROM|altsyncram_component|auto_generated|q_a [5]),
	.datad(\Processor|Muxer|Mux10~0_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux10~1 .lut_mask = 16'h5F22;
defparam \Processor|Muxer|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N18
cycloneive_lcell_comb \Processor|ALUnit|Add0~17 (
// Equation(s):
// \Processor|ALUnit|Add0~17_combout  = (\Processor|CUnit|ALU_OP [2]) # ((\Processor|CUnit|REG_IN_B_BUS [2] & ((\Processor|Muxer|Mux10~1_combout ))) # (!\Processor|CUnit|REG_IN_B_BUS [2] & (\Processor|Muxer|Mux10~3_combout )))

	.dataa(\Processor|CUnit|ALU_OP [2]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datac(\Processor|Muxer|Mux10~3_combout ),
	.datad(\Processor|Muxer|Mux10~1_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~17 .lut_mask = 16'hFEBA;
defparam \Processor|ALUnit|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N5
dffeas \Communicator|RX_UNIT|CACHE[4] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Communicator|RX_UNIT|CACHE [5]),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Communicator|RX_UNIT|CACHE[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|RX_UNIT|CACHE [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|RX_UNIT|CACHE[4] .is_wysiwyg = "true";
defparam \Communicator|RX_UNIT|CACHE[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N16
cycloneive_lcell_comb \PathSelector|Selector4~0 (
// Equation(s):
// \PathSelector|Selector4~0_combout  = (\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & ((\Processor|Muxer|Mux11~4_combout ))) # (!\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & (\Communicator|RX_UNIT|CACHE [4]))

	.dataa(gnd),
	.datab(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.datac(\Communicator|RX_UNIT|CACHE [4]),
	.datad(\Processor|Muxer|Mux11~4_combout ),
	.cin(gnd),
	.combout(\PathSelector|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|Selector4~0 .lut_mask = 16'hFC30;
defparam \PathSelector|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N22
cycloneive_lcell_comb \PathSelector|RAM_DATA_BUS[4] (
// Equation(s):
// \PathSelector|RAM_DATA_BUS [4] = (GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & ((\PathSelector|Selector4~0_combout ))) # (!GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & (\PathSelector|RAM_DATA_BUS [4]))

	.dataa(\PathSelector|RAM_DATA_BUS [4]),
	.datab(gnd),
	.datac(\PathSelector|Selector4~0_combout ),
	.datad(\PathSelector|WideNor0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PathSelector|RAM_DATA_BUS [4]),
	.cout());
// synopsys translate_off
defparam \PathSelector|RAM_DATA_BUS[4] .lut_mask = 16'hF0AA;
defparam \PathSelector|RAM_DATA_BUS[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N18
cycloneive_lcell_comb \Processor|REGISTER_03|OUT[9]~35 (
// Equation(s):
// \Processor|REGISTER_03|OUT[9]~35_combout  = (\Processor|REGISTER_03|OUT [9] & (!\Processor|REGISTER_03|OUT[8]~34 )) # (!\Processor|REGISTER_03|OUT [9] & ((\Processor|REGISTER_03|OUT[8]~34 ) # (GND)))
// \Processor|REGISTER_03|OUT[9]~36  = CARRY((!\Processor|REGISTER_03|OUT[8]~34 ) # (!\Processor|REGISTER_03|OUT [9]))

	.dataa(gnd),
	.datab(\Processor|REGISTER_03|OUT [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_03|OUT[8]~34 ),
	.combout(\Processor|REGISTER_03|OUT[9]~35_combout ),
	.cout(\Processor|REGISTER_03|OUT[9]~36 ));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[9]~35 .lut_mask = 16'h3C3F;
defparam \Processor|REGISTER_03|OUT[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y30_N19
dffeas \Processor|REGISTER_03|OUT[9] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_03|OUT[9]~35_combout ),
	.asdata(\Processor|Muxer|Mux6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [9]),
	.ena(\Processor|REGISTER_03|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_03|OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[9] .is_wysiwyg = "true";
defparam \Processor|REGISTER_03|OUT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N16
cycloneive_lcell_comb \Processor|GENERAL_REGISTER|OUT[9]~feeder (
// Equation(s):
// \Processor|GENERAL_REGISTER|OUT[9]~feeder_combout  = \Processor|Muxer|Mux6~4_combout 

	.dataa(gnd),
	.datab(\Processor|Muxer|Mux6~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|GENERAL_REGISTER|OUT[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[9]~feeder .lut_mask = 16'hCCCC;
defparam \Processor|GENERAL_REGISTER|OUT[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N17
dffeas \Processor|GENERAL_REGISTER|OUT[9] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|GENERAL_REGISTER|OUT[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[9] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N16
cycloneive_lcell_comb \Processor|REGISTER_AC|OUT[8]~33 (
// Equation(s):
// \Processor|REGISTER_AC|OUT[8]~33_combout  = (\Processor|REGISTER_AC|OUT [8] & (\Processor|REGISTER_AC|OUT[7]~32  $ (GND))) # (!\Processor|REGISTER_AC|OUT [8] & (!\Processor|REGISTER_AC|OUT[7]~32  & VCC))
// \Processor|REGISTER_AC|OUT[8]~34  = CARRY((\Processor|REGISTER_AC|OUT [8] & !\Processor|REGISTER_AC|OUT[7]~32 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_AC|OUT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_AC|OUT[7]~32 ),
	.combout(\Processor|REGISTER_AC|OUT[8]~33_combout ),
	.cout(\Processor|REGISTER_AC|OUT[8]~34 ));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[8]~33 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_AC|OUT[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N18
cycloneive_lcell_comb \Processor|REGISTER_AC|OUT[9]~35 (
// Equation(s):
// \Processor|REGISTER_AC|OUT[9]~35_combout  = (\Processor|REGISTER_AC|OUT [9] & (!\Processor|REGISTER_AC|OUT[8]~34 )) # (!\Processor|REGISTER_AC|OUT [9] & ((\Processor|REGISTER_AC|OUT[8]~34 ) # (GND)))
// \Processor|REGISTER_AC|OUT[9]~36  = CARRY((!\Processor|REGISTER_AC|OUT[8]~34 ) # (!\Processor|REGISTER_AC|OUT [9]))

	.dataa(gnd),
	.datab(\Processor|REGISTER_AC|OUT [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_AC|OUT[8]~34 ),
	.combout(\Processor|REGISTER_AC|OUT[9]~35_combout ),
	.cout(\Processor|REGISTER_AC|OUT[9]~36 ));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[9]~35 .lut_mask = 16'h3C3F;
defparam \Processor|REGISTER_AC|OUT[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N16
cycloneive_lcell_comb \Processor|ALUnit|Add0~29 (
// Equation(s):
// \Processor|ALUnit|Add0~29_combout  = (\Processor|CUnit|ALU_OP [2]) # (!\Processor|Muxer|Mux6~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|CUnit|ALU_OP [2]),
	.datad(\Processor|Muxer|Mux6~4_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~29 .lut_mask = 16'hF0FF;
defparam \Processor|ALUnit|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N6
cycloneive_lcell_comb \Processor|ALUnit|Add0~26 (
// Equation(s):
// \Processor|ALUnit|Add0~26_combout  = (\Processor|CUnit|ALU_OP [2]) # (!\Processor|Muxer|Mux7~4_combout )

	.dataa(\Processor|CUnit|ALU_OP [2]),
	.datab(gnd),
	.datac(\Processor|Muxer|Mux7~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~26 .lut_mask = 16'hAFAF;
defparam \Processor|ALUnit|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N0
cycloneive_lcell_comb \Processor|ALUnit|Add0~24 (
// Equation(s):
// \Processor|ALUnit|Add0~24_combout  = ((\Processor|ALUnit|Add0~23_combout  $ (\Processor|REGISTER_AC|OUT [7] $ (!\Processor|ALUnit|Add0~22 )))) # (GND)
// \Processor|ALUnit|Add0~25  = CARRY((\Processor|ALUnit|Add0~23_combout  & ((\Processor|REGISTER_AC|OUT [7]) # (!\Processor|ALUnit|Add0~22 ))) # (!\Processor|ALUnit|Add0~23_combout  & (\Processor|REGISTER_AC|OUT [7] & !\Processor|ALUnit|Add0~22 )))

	.dataa(\Processor|ALUnit|Add0~23_combout ),
	.datab(\Processor|REGISTER_AC|OUT [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~22 ),
	.combout(\Processor|ALUnit|Add0~24_combout ),
	.cout(\Processor|ALUnit|Add0~25 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~24 .lut_mask = 16'h698E;
defparam \Processor|ALUnit|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N2
cycloneive_lcell_comb \Processor|ALUnit|Add0~27 (
// Equation(s):
// \Processor|ALUnit|Add0~27_combout  = (\Processor|REGISTER_AC|OUT [8] & ((\Processor|ALUnit|Add0~26_combout  & (\Processor|ALUnit|Add0~25  & VCC)) # (!\Processor|ALUnit|Add0~26_combout  & (!\Processor|ALUnit|Add0~25 )))) # (!\Processor|REGISTER_AC|OUT [8] 
// & ((\Processor|ALUnit|Add0~26_combout  & (!\Processor|ALUnit|Add0~25 )) # (!\Processor|ALUnit|Add0~26_combout  & ((\Processor|ALUnit|Add0~25 ) # (GND)))))
// \Processor|ALUnit|Add0~28  = CARRY((\Processor|REGISTER_AC|OUT [8] & (!\Processor|ALUnit|Add0~26_combout  & !\Processor|ALUnit|Add0~25 )) # (!\Processor|REGISTER_AC|OUT [8] & ((!\Processor|ALUnit|Add0~25 ) # (!\Processor|ALUnit|Add0~26_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [8]),
	.datab(\Processor|ALUnit|Add0~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~25 ),
	.combout(\Processor|ALUnit|Add0~27_combout ),
	.cout(\Processor|ALUnit|Add0~28 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~27 .lut_mask = 16'h9617;
defparam \Processor|ALUnit|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N4
cycloneive_lcell_comb \Processor|ALUnit|Add0~30 (
// Equation(s):
// \Processor|ALUnit|Add0~30_combout  = ((\Processor|ALUnit|Add0~29_combout  $ (\Processor|REGISTER_AC|OUT [9] $ (!\Processor|ALUnit|Add0~28 )))) # (GND)
// \Processor|ALUnit|Add0~31  = CARRY((\Processor|ALUnit|Add0~29_combout  & ((\Processor|REGISTER_AC|OUT [9]) # (!\Processor|ALUnit|Add0~28 ))) # (!\Processor|ALUnit|Add0~29_combout  & (\Processor|REGISTER_AC|OUT [9] & !\Processor|ALUnit|Add0~28 )))

	.dataa(\Processor|ALUnit|Add0~29_combout ),
	.datab(\Processor|REGISTER_AC|OUT [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~28 ),
	.combout(\Processor|ALUnit|Add0~30_combout ),
	.cout(\Processor|ALUnit|Add0~31 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~30 .lut_mask = 16'h698E;
defparam \Processor|ALUnit|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N14
cycloneive_lcell_comb \Processor|ALUnit|Mux11~1 (
// Equation(s):
// \Processor|ALUnit|Mux11~1_combout  = (\Processor|CUnit|ALU_OP [2] & ((\Processor|CUnit|ALU_OP [0]))) # (!\Processor|CUnit|ALU_OP [2] & (\Processor|CUnit|ALU_OP [1]))

	.dataa(gnd),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(\Processor|CUnit|ALU_OP [1]),
	.datad(\Processor|CUnit|ALU_OP [0]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux11~1 .lut_mask = 16'hFC30;
defparam \Processor|ALUnit|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N20
cycloneive_lcell_comb \Processor|REGISTER_AC|OUT[10]~37 (
// Equation(s):
// \Processor|REGISTER_AC|OUT[10]~37_combout  = (\Processor|REGISTER_AC|OUT [10] & (\Processor|REGISTER_AC|OUT[9]~36  $ (GND))) # (!\Processor|REGISTER_AC|OUT [10] & (!\Processor|REGISTER_AC|OUT[9]~36  & VCC))
// \Processor|REGISTER_AC|OUT[10]~38  = CARRY((\Processor|REGISTER_AC|OUT [10] & !\Processor|REGISTER_AC|OUT[9]~36 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_AC|OUT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_AC|OUT[9]~36 ),
	.combout(\Processor|REGISTER_AC|OUT[10]~37_combout ),
	.cout(\Processor|REGISTER_AC|OUT[10]~38 ));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[10]~37 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_AC|OUT[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N22
cycloneive_lcell_comb \Processor|REGISTER_AC|OUT[11]~39 (
// Equation(s):
// \Processor|REGISTER_AC|OUT[11]~39_combout  = (\Processor|REGISTER_AC|OUT [11] & (!\Processor|REGISTER_AC|OUT[10]~38 )) # (!\Processor|REGISTER_AC|OUT [11] & ((\Processor|REGISTER_AC|OUT[10]~38 ) # (GND)))
// \Processor|REGISTER_AC|OUT[11]~40  = CARRY((!\Processor|REGISTER_AC|OUT[10]~38 ) # (!\Processor|REGISTER_AC|OUT [11]))

	.dataa(\Processor|REGISTER_AC|OUT [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_AC|OUT[10]~38 ),
	.combout(\Processor|REGISTER_AC|OUT[11]~39_combout ),
	.cout(\Processor|REGISTER_AC|OUT[11]~40 ));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[11]~39 .lut_mask = 16'h5A5F;
defparam \Processor|REGISTER_AC|OUT[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N20
cycloneive_lcell_comb \Processor|REGISTER_03|OUT[10]~37 (
// Equation(s):
// \Processor|REGISTER_03|OUT[10]~37_combout  = (\Processor|REGISTER_03|OUT [10] & (\Processor|REGISTER_03|OUT[9]~36  $ (GND))) # (!\Processor|REGISTER_03|OUT [10] & (!\Processor|REGISTER_03|OUT[9]~36  & VCC))
// \Processor|REGISTER_03|OUT[10]~38  = CARRY((\Processor|REGISTER_03|OUT [10] & !\Processor|REGISTER_03|OUT[9]~36 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_03|OUT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_03|OUT[9]~36 ),
	.combout(\Processor|REGISTER_03|OUT[10]~37_combout ),
	.cout(\Processor|REGISTER_03|OUT[10]~38 ));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[10]~37 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_03|OUT[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N4
cycloneive_lcell_comb \Processor|Muxer|Mux5~0 (
// Equation(s):
// \Processor|Muxer|Mux5~0_combout  = (\Processor|REGISTER_AC|OUT [10]) # (!\Processor|CUnit|REG_IN_B_BUS [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|REGISTER_AC|OUT [10]),
	.datad(\Processor|CUnit|REG_IN_B_BUS [1]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux5~0 .lut_mask = 16'hF0FF;
defparam \Processor|Muxer|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N16
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[8]~33 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[8]~33_combout  = (\Processor|PROGRAM_COUNTER|OUT [8] & (\Processor|PROGRAM_COUNTER|OUT[7]~32  $ (GND))) # (!\Processor|PROGRAM_COUNTER|OUT [8] & (!\Processor|PROGRAM_COUNTER|OUT[7]~32  & VCC))
// \Processor|PROGRAM_COUNTER|OUT[8]~34  = CARRY((\Processor|PROGRAM_COUNTER|OUT [8] & !\Processor|PROGRAM_COUNTER|OUT[7]~32 ))

	.dataa(gnd),
	.datab(\Processor|PROGRAM_COUNTER|OUT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|PROGRAM_COUNTER|OUT[7]~32 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[8]~33_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[8]~34 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[8]~33 .lut_mask = 16'hC30C;
defparam \Processor|PROGRAM_COUNTER|OUT[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y28_N17
dffeas \Processor|PROGRAM_COUNTER|OUT[8] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[8]~33_combout ),
	.asdata(\Processor|Muxer|Mux7~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[8] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N18
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[9]~35 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[9]~35_combout  = (\Processor|PROGRAM_COUNTER|OUT [9] & (!\Processor|PROGRAM_COUNTER|OUT[8]~34 )) # (!\Processor|PROGRAM_COUNTER|OUT [9] & ((\Processor|PROGRAM_COUNTER|OUT[8]~34 ) # (GND)))
// \Processor|PROGRAM_COUNTER|OUT[9]~36  = CARRY((!\Processor|PROGRAM_COUNTER|OUT[8]~34 ) # (!\Processor|PROGRAM_COUNTER|OUT [9]))

	.dataa(gnd),
	.datab(\Processor|PROGRAM_COUNTER|OUT [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|PROGRAM_COUNTER|OUT[8]~34 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[9]~35_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[9]~36 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[9]~35 .lut_mask = 16'h3C3F;
defparam \Processor|PROGRAM_COUNTER|OUT[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y28_N19
dffeas \Processor|PROGRAM_COUNTER|OUT[9] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[9]~35_combout ),
	.asdata(\Processor|Muxer|Mux6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[9] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N20
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[10]~37 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[10]~37_combout  = (\Processor|PROGRAM_COUNTER|OUT [10] & (\Processor|PROGRAM_COUNTER|OUT[9]~36  $ (GND))) # (!\Processor|PROGRAM_COUNTER|OUT [10] & (!\Processor|PROGRAM_COUNTER|OUT[9]~36  & VCC))
// \Processor|PROGRAM_COUNTER|OUT[10]~38  = CARRY((\Processor|PROGRAM_COUNTER|OUT [10] & !\Processor|PROGRAM_COUNTER|OUT[9]~36 ))

	.dataa(gnd),
	.datab(\Processor|PROGRAM_COUNTER|OUT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|PROGRAM_COUNTER|OUT[9]~36 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[10]~37_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[10]~38 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[10]~37 .lut_mask = 16'hC30C;
defparam \Processor|PROGRAM_COUNTER|OUT[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y28_N21
dffeas \Processor|PROGRAM_COUNTER|OUT[10] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[10]~37_combout ),
	.asdata(\Processor|Muxer|Mux5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[10] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N22
cycloneive_lcell_comb \Processor|Muxer|Mux5~1 (
// Equation(s):
// \Processor|Muxer|Mux5~1_combout  = (\Processor|CUnit|REG_IN_B_BUS [2] & (!\Processor|CUnit|REG_IN_B_BUS [0] & (\Processor|Muxer|Mux5~0_combout ))) # (!\Processor|CUnit|REG_IN_B_BUS [2] & (\Processor|CUnit|REG_IN_B_BUS [0] & 
// ((\Processor|PROGRAM_COUNTER|OUT [10]))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datac(\Processor|Muxer|Mux5~0_combout ),
	.datad(\Processor|PROGRAM_COUNTER|OUT [10]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux5~1 .lut_mask = 16'h6420;
defparam \Processor|Muxer|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N2
cycloneive_lcell_comb \Processor|GENERAL_REGISTER|OUT[10]~feeder (
// Equation(s):
// \Processor|GENERAL_REGISTER|OUT[10]~feeder_combout  = \Processor|Muxer|Mux5~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|Muxer|Mux5~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|GENERAL_REGISTER|OUT[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[10]~feeder .lut_mask = 16'hF0F0;
defparam \Processor|GENERAL_REGISTER|OUT[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y26_N3
dffeas \Processor|GENERAL_REGISTER|OUT[10] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|GENERAL_REGISTER|OUT[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[10] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N8
cycloneive_lcell_comb \Processor|Muxer|Mux5~2 (
// Equation(s):
// \Processor|Muxer|Mux5~2_combout  = (\Processor|Muxer|Mux1~0_combout  & (((\Processor|Muxer|Mux5~1_combout )))) # (!\Processor|Muxer|Mux1~0_combout  & ((\Processor|Muxer|Mux5~1_combout  & (\Processor|REGISTER_03|OUT [10])) # 
// (!\Processor|Muxer|Mux5~1_combout  & ((\Processor|GENERAL_REGISTER|OUT [10])))))

	.dataa(\Processor|REGISTER_03|OUT [10]),
	.datab(\Processor|Muxer|Mux1~0_combout ),
	.datac(\Processor|Muxer|Mux5~1_combout ),
	.datad(\Processor|GENERAL_REGISTER|OUT [10]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux5~2 .lut_mask = 16'hE3E0;
defparam \Processor|Muxer|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N6
cycloneive_lcell_comb \Processor|Muxer|Mux5~3 (
// Equation(s):
// \Processor|Muxer|Mux5~3_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & (\Processor|REGISTER_02|OUT [10])) # (!\Processor|CUnit|REG_IN_B_BUS [0] & ((\Processor|REGISTER_01|OUT [10])))

	.dataa(gnd),
	.datab(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datac(\Processor|REGISTER_02|OUT [10]),
	.datad(\Processor|REGISTER_01|OUT [10]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux5~3 .lut_mask = 16'hF3C0;
defparam \Processor|Muxer|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N0
cycloneive_lcell_comb \Processor|Muxer|Mux5~4 (
// Equation(s):
// \Processor|Muxer|Mux5~4_combout  = (\Processor|CUnit|REG_IN_B_BUS [2] & (((\Processor|Muxer|Mux5~2_combout )))) # (!\Processor|CUnit|REG_IN_B_BUS [2] & ((\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|Muxer|Mux5~3_combout ))) # 
// (!\Processor|CUnit|REG_IN_B_BUS [1] & (\Processor|Muxer|Mux5~2_combout ))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|Muxer|Mux5~2_combout ),
	.datad(\Processor|Muxer|Mux5~3_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux5~4 .lut_mask = 16'hF4B0;
defparam \Processor|Muxer|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N21
dffeas \Processor|REGISTER_03|OUT[10] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_03|OUT[10]~37_combout ),
	.asdata(\Processor|Muxer|Mux5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [9]),
	.ena(\Processor|REGISTER_03|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_03|OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[10] .is_wysiwyg = "true";
defparam \Processor|REGISTER_03|OUT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N22
cycloneive_lcell_comb \Processor|REGISTER_03|OUT[11]~39 (
// Equation(s):
// \Processor|REGISTER_03|OUT[11]~39_combout  = (\Processor|REGISTER_03|OUT [11] & (!\Processor|REGISTER_03|OUT[10]~38 )) # (!\Processor|REGISTER_03|OUT [11] & ((\Processor|REGISTER_03|OUT[10]~38 ) # (GND)))
// \Processor|REGISTER_03|OUT[11]~40  = CARRY((!\Processor|REGISTER_03|OUT[10]~38 ) # (!\Processor|REGISTER_03|OUT [11]))

	.dataa(\Processor|REGISTER_03|OUT [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_03|OUT[10]~38 ),
	.combout(\Processor|REGISTER_03|OUT[11]~39_combout ),
	.cout(\Processor|REGISTER_03|OUT[11]~40 ));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[11]~39 .lut_mask = 16'h5A5F;
defparam \Processor|REGISTER_03|OUT[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y30_N23
dffeas \Processor|REGISTER_03|OUT[11] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_03|OUT[11]~39_combout ),
	.asdata(\Processor|Muxer|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [9]),
	.ena(\Processor|REGISTER_03|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_03|OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[11] .is_wysiwyg = "true";
defparam \Processor|REGISTER_03|OUT[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N5
dffeas \Processor|GENERAL_REGISTER|OUT[11] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|Muxer|Mux4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[11] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N22
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[11]~39 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[11]~39_combout  = (\Processor|PROGRAM_COUNTER|OUT [11] & (!\Processor|PROGRAM_COUNTER|OUT[10]~38 )) # (!\Processor|PROGRAM_COUNTER|OUT [11] & ((\Processor|PROGRAM_COUNTER|OUT[10]~38 ) # (GND)))
// \Processor|PROGRAM_COUNTER|OUT[11]~40  = CARRY((!\Processor|PROGRAM_COUNTER|OUT[10]~38 ) # (!\Processor|PROGRAM_COUNTER|OUT [11]))

	.dataa(\Processor|PROGRAM_COUNTER|OUT [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|PROGRAM_COUNTER|OUT[10]~38 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[11]~39_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[11]~40 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[11]~39 .lut_mask = 16'h5A5F;
defparam \Processor|PROGRAM_COUNTER|OUT[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y28_N23
dffeas \Processor|PROGRAM_COUNTER|OUT[11] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[11]~39_combout ),
	.asdata(\Processor|Muxer|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[11] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N26
cycloneive_lcell_comb \Processor|Muxer|Mux4~0 (
// Equation(s):
// \Processor|Muxer|Mux4~0_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & \Processor|PROGRAM_COUNTER|OUT [11])

	.dataa(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|PROGRAM_COUNTER|OUT [11]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux4~0 .lut_mask = 16'hAA00;
defparam \Processor|Muxer|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N8
cycloneive_lcell_comb \Processor|Muxer|Mux1~2 (
// Equation(s):
// \Processor|Muxer|Mux1~2_combout  = (\Processor|CUnit|REG_IN_B_BUS [2] & ((\Processor|CUnit|REG_IN_B_BUS [1]) # (\Processor|CUnit|REG_IN_B_BUS [0])))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datab(gnd),
	.datac(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datad(\Processor|CUnit|REG_IN_B_BUS [0]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux1~2 .lut_mask = 16'hAAA0;
defparam \Processor|Muxer|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N0
cycloneive_lcell_comb \Processor|Muxer|Mux4~1 (
// Equation(s):
// \Processor|Muxer|Mux4~1_combout  = (\Processor|Muxer|Mux1~2_combout  & (((\Processor|REGISTER_AC|OUT [11] & \Processor|Muxer|Mux1~1_combout )))) # (!\Processor|Muxer|Mux1~2_combout  & ((\Processor|Muxer|Mux4~0_combout ) # 
// ((!\Processor|Muxer|Mux1~1_combout ))))

	.dataa(\Processor|Muxer|Mux4~0_combout ),
	.datab(\Processor|REGISTER_AC|OUT [11]),
	.datac(\Processor|Muxer|Mux1~2_combout ),
	.datad(\Processor|Muxer|Mux1~1_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux4~1 .lut_mask = 16'hCA0F;
defparam \Processor|Muxer|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N30
cycloneive_lcell_comb \Processor|Muxer|Mux4~2 (
// Equation(s):
// \Processor|Muxer|Mux4~2_combout  = (\Processor|Muxer|Mux1~0_combout  & (((\Processor|Muxer|Mux4~1_combout )))) # (!\Processor|Muxer|Mux1~0_combout  & ((\Processor|Muxer|Mux4~1_combout  & (\Processor|REGISTER_03|OUT [11])) # 
// (!\Processor|Muxer|Mux4~1_combout  & ((\Processor|GENERAL_REGISTER|OUT [11])))))

	.dataa(\Processor|REGISTER_03|OUT [11]),
	.datab(\Processor|GENERAL_REGISTER|OUT [11]),
	.datac(\Processor|Muxer|Mux1~0_combout ),
	.datad(\Processor|Muxer|Mux4~1_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux4~2 .lut_mask = 16'hFA0C;
defparam \Processor|Muxer|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N28
cycloneive_lcell_comb \Processor|Muxer|Mux4~3 (
// Equation(s):
// \Processor|Muxer|Mux4~3_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & ((\Processor|REGISTER_02|OUT [11]))) # (!\Processor|CUnit|REG_IN_B_BUS [0] & (\Processor|REGISTER_01|OUT [11]))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datab(gnd),
	.datac(\Processor|REGISTER_01|OUT [11]),
	.datad(\Processor|REGISTER_02|OUT [11]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux4~3 .lut_mask = 16'hFA50;
defparam \Processor|Muxer|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N4
cycloneive_lcell_comb \Processor|Muxer|Mux4~4 (
// Equation(s):
// \Processor|Muxer|Mux4~4_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|CUnit|REG_IN_B_BUS [2] & (\Processor|Muxer|Mux4~2_combout )) # (!\Processor|CUnit|REG_IN_B_BUS [2] & ((\Processor|Muxer|Mux4~3_combout ))))) # 
// (!\Processor|CUnit|REG_IN_B_BUS [1] & (((\Processor|Muxer|Mux4~2_combout ))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datac(\Processor|Muxer|Mux4~2_combout ),
	.datad(\Processor|Muxer|Mux4~3_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux4~4 .lut_mask = 16'hF2D0;
defparam \Processor|Muxer|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N22
cycloneive_lcell_comb \Processor|ALUnit|Add0~35 (
// Equation(s):
// \Processor|ALUnit|Add0~35_combout  = (\Processor|CUnit|ALU_OP [2]) # (!\Processor|Muxer|Mux4~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|Muxer|Mux4~4_combout ),
	.datad(\Processor|CUnit|ALU_OP [2]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~35 .lut_mask = 16'hFF0F;
defparam \Processor|ALUnit|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N24
cycloneive_lcell_comb \Processor|ALUnit|Add0~32 (
// Equation(s):
// \Processor|ALUnit|Add0~32_combout  = (\Processor|CUnit|ALU_OP [2]) # (!\Processor|Muxer|Mux5~4_combout )

	.dataa(gnd),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(gnd),
	.datad(\Processor|Muxer|Mux5~4_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~32 .lut_mask = 16'hCCFF;
defparam \Processor|ALUnit|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N6
cycloneive_lcell_comb \Processor|ALUnit|Add0~33 (
// Equation(s):
// \Processor|ALUnit|Add0~33_combout  = (\Processor|REGISTER_AC|OUT [10] & ((\Processor|ALUnit|Add0~32_combout  & (\Processor|ALUnit|Add0~31  & VCC)) # (!\Processor|ALUnit|Add0~32_combout  & (!\Processor|ALUnit|Add0~31 )))) # (!\Processor|REGISTER_AC|OUT 
// [10] & ((\Processor|ALUnit|Add0~32_combout  & (!\Processor|ALUnit|Add0~31 )) # (!\Processor|ALUnit|Add0~32_combout  & ((\Processor|ALUnit|Add0~31 ) # (GND)))))
// \Processor|ALUnit|Add0~34  = CARRY((\Processor|REGISTER_AC|OUT [10] & (!\Processor|ALUnit|Add0~32_combout  & !\Processor|ALUnit|Add0~31 )) # (!\Processor|REGISTER_AC|OUT [10] & ((!\Processor|ALUnit|Add0~31 ) # (!\Processor|ALUnit|Add0~32_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [10]),
	.datab(\Processor|ALUnit|Add0~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~31 ),
	.combout(\Processor|ALUnit|Add0~33_combout ),
	.cout(\Processor|ALUnit|Add0~34 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~33 .lut_mask = 16'h9617;
defparam \Processor|ALUnit|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N8
cycloneive_lcell_comb \Processor|ALUnit|Add0~36 (
// Equation(s):
// \Processor|ALUnit|Add0~36_combout  = ((\Processor|REGISTER_AC|OUT [11] $ (\Processor|ALUnit|Add0~35_combout  $ (!\Processor|ALUnit|Add0~34 )))) # (GND)
// \Processor|ALUnit|Add0~37  = CARRY((\Processor|REGISTER_AC|OUT [11] & ((\Processor|ALUnit|Add0~35_combout ) # (!\Processor|ALUnit|Add0~34 ))) # (!\Processor|REGISTER_AC|OUT [11] & (\Processor|ALUnit|Add0~35_combout  & !\Processor|ALUnit|Add0~34 )))

	.dataa(\Processor|REGISTER_AC|OUT [11]),
	.datab(\Processor|ALUnit|Add0~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~34 ),
	.combout(\Processor|ALUnit|Add0~36_combout ),
	.cout(\Processor|ALUnit|Add0~37 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~36 .lut_mask = 16'h698E;
defparam \Processor|ALUnit|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N16
cycloneive_lcell_comb \Processor|ALUnit|Mux13~1 (
// Equation(s):
// \Processor|ALUnit|Mux13~1_combout  = \Processor|CUnit|ALU_OP [0] $ (((\Processor|CUnit|ALU_OP [1]) # (\Processor|CUnit|ALU_OP [2])))

	.dataa(\Processor|CUnit|ALU_OP [1]),
	.datab(\Processor|CUnit|ALU_OP [0]),
	.datac(\Processor|CUnit|ALU_OP [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux13~1 .lut_mask = 16'h3636;
defparam \Processor|ALUnit|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N28
cycloneive_lcell_comb \Processor|ALUnit|Mux13~2 (
// Equation(s):
// \Processor|ALUnit|Mux13~2_combout  = (\Processor|CUnit|ALU_OP [1]) # ((\Processor|CUnit|ALU_OP [0] & \Processor|CUnit|ALU_OP [2]))

	.dataa(\Processor|CUnit|ALU_OP [1]),
	.datab(\Processor|CUnit|ALU_OP [0]),
	.datac(\Processor|CUnit|ALU_OP [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux13~2 .lut_mask = 16'hEAEA;
defparam \Processor|ALUnit|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
cycloneive_lcell_comb \Processor|ALUnit|Mux13~3 (
// Equation(s):
// \Processor|ALUnit|Mux13~3_combout  = (\Processor|ALUnit|Mux13~1_combout  & ((\Processor|ALUnit|Mux13~2_combout  & ((\Processor|Muxer|Mux4~4_combout ))) # (!\Processor|ALUnit|Mux13~2_combout  & (\Processor|ALUnit|Add0~36_combout )))) # 
// (!\Processor|ALUnit|Mux13~1_combout  & (((!\Processor|ALUnit|Mux13~2_combout ))))

	.dataa(\Processor|ALUnit|Add0~36_combout ),
	.datab(\Processor|ALUnit|Mux13~1_combout ),
	.datac(\Processor|Muxer|Mux4~4_combout ),
	.datad(\Processor|ALUnit|Mux13~2_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux13~3 .lut_mask = 16'hC0BB;
defparam \Processor|ALUnit|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
cycloneive_lcell_comb \Processor|ALUnit|C_bus~8 (
// Equation(s):
// \Processor|ALUnit|C_bus~8_combout  = (\Processor|REGISTER_AC|OUT [11] & !\Processor|Muxer|Mux4~4_combout )

	.dataa(\Processor|REGISTER_AC|OUT [11]),
	.datab(gnd),
	.datac(\Processor|Muxer|Mux4~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus~8_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus~8 .lut_mask = 16'h0A0A;
defparam \Processor|ALUnit|C_bus~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N28
cycloneive_lcell_comb \Processor|ALUnit|Mux13~0 (
// Equation(s):
// \Processor|ALUnit|Mux13~0_combout  = (\Processor|CUnit|ALU_OP [1]) # (\Processor|CUnit|ALU_OP [2] $ (\Processor|CUnit|ALU_OP [0]))

	.dataa(gnd),
	.datab(\Processor|CUnit|ALU_OP [1]),
	.datac(\Processor|CUnit|ALU_OP [2]),
	.datad(\Processor|CUnit|ALU_OP [0]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux13~0 .lut_mask = 16'hCFFC;
defparam \Processor|ALUnit|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneive_lcell_comb \Processor|ALUnit|Mux13~4 (
// Equation(s):
// \Processor|ALUnit|Mux13~4_combout  = (\Processor|ALUnit|Mux13~3_combout  & (((\Processor|ALUnit|C_bus~8_combout ) # (\Processor|ALUnit|Mux13~0_combout )))) # (!\Processor|ALUnit|Mux13~3_combout  & (\Processor|REGISTER_AC|OUT [9] & 
// ((!\Processor|ALUnit|Mux13~0_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [9]),
	.datab(\Processor|ALUnit|Mux13~3_combout ),
	.datac(\Processor|ALUnit|C_bus~8_combout ),
	.datad(\Processor|ALUnit|Mux13~0_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux13~4 .lut_mask = 16'hCCE2;
defparam \Processor|ALUnit|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N24
cycloneive_lcell_comb \Processor|REGISTER_AC|OUT[12]~41 (
// Equation(s):
// \Processor|REGISTER_AC|OUT[12]~41_combout  = (\Processor|REGISTER_AC|OUT [12] & (\Processor|REGISTER_AC|OUT[11]~40  $ (GND))) # (!\Processor|REGISTER_AC|OUT [12] & (!\Processor|REGISTER_AC|OUT[11]~40  & VCC))
// \Processor|REGISTER_AC|OUT[12]~42  = CARRY((\Processor|REGISTER_AC|OUT [12] & !\Processor|REGISTER_AC|OUT[11]~40 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_AC|OUT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_AC|OUT[11]~40 ),
	.combout(\Processor|REGISTER_AC|OUT[12]~41_combout ),
	.cout(\Processor|REGISTER_AC|OUT[12]~42 ));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[12]~41 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_AC|OUT[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N28
cycloneive_lcell_comb \Processor|Muxer|Mux3~3 (
// Equation(s):
// \Processor|Muxer|Mux3~3_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & (\Processor|REGISTER_02|OUT [12])) # (!\Processor|CUnit|REG_IN_B_BUS [0] & ((\Processor|REGISTER_01|OUT [12])))

	.dataa(gnd),
	.datab(\Processor|REGISTER_02|OUT [12]),
	.datac(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datad(\Processor|REGISTER_01|OUT [12]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux3~3 .lut_mask = 16'hCFC0;
defparam \Processor|Muxer|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N10
cycloneive_lcell_comb \Processor|GENERAL_REGISTER|OUT[12]~feeder (
// Equation(s):
// \Processor|GENERAL_REGISTER|OUT[12]~feeder_combout  = \Processor|Muxer|Mux3~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|Muxer|Mux3~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|GENERAL_REGISTER|OUT[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[12]~feeder .lut_mask = 16'hF0F0;
defparam \Processor|GENERAL_REGISTER|OUT[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y26_N11
dffeas \Processor|GENERAL_REGISTER|OUT[12] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|GENERAL_REGISTER|OUT[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[12] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N24
cycloneive_lcell_comb \Processor|REGISTER_03|OUT[12]~41 (
// Equation(s):
// \Processor|REGISTER_03|OUT[12]~41_combout  = (\Processor|REGISTER_03|OUT [12] & (\Processor|REGISTER_03|OUT[11]~40  $ (GND))) # (!\Processor|REGISTER_03|OUT [12] & (!\Processor|REGISTER_03|OUT[11]~40  & VCC))
// \Processor|REGISTER_03|OUT[12]~42  = CARRY((\Processor|REGISTER_03|OUT [12] & !\Processor|REGISTER_03|OUT[11]~40 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_03|OUT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_03|OUT[11]~40 ),
	.combout(\Processor|REGISTER_03|OUT[12]~41_combout ),
	.cout(\Processor|REGISTER_03|OUT[12]~42 ));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[12]~41 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_03|OUT[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y30_N25
dffeas \Processor|REGISTER_03|OUT[12] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_03|OUT[12]~41_combout ),
	.asdata(\Processor|Muxer|Mux3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [9]),
	.ena(\Processor|REGISTER_03|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_03|OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[12] .is_wysiwyg = "true";
defparam \Processor|REGISTER_03|OUT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N24
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[12]~41 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[12]~41_combout  = (\Processor|PROGRAM_COUNTER|OUT [12] & (\Processor|PROGRAM_COUNTER|OUT[11]~40  $ (GND))) # (!\Processor|PROGRAM_COUNTER|OUT [12] & (!\Processor|PROGRAM_COUNTER|OUT[11]~40  & VCC))
// \Processor|PROGRAM_COUNTER|OUT[12]~42  = CARRY((\Processor|PROGRAM_COUNTER|OUT [12] & !\Processor|PROGRAM_COUNTER|OUT[11]~40 ))

	.dataa(gnd),
	.datab(\Processor|PROGRAM_COUNTER|OUT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|PROGRAM_COUNTER|OUT[11]~40 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[12]~41_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[12]~42 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[12]~41 .lut_mask = 16'hC30C;
defparam \Processor|PROGRAM_COUNTER|OUT[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y28_N25
dffeas \Processor|PROGRAM_COUNTER|OUT[12] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[12]~41_combout ),
	.asdata(\Processor|Muxer|Mux3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[12] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N0
cycloneive_lcell_comb \Processor|Muxer|Mux3~0 (
// Equation(s):
// \Processor|Muxer|Mux3~0_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & \Processor|PROGRAM_COUNTER|OUT [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datad(\Processor|PROGRAM_COUNTER|OUT [12]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux3~0 .lut_mask = 16'hF000;
defparam \Processor|Muxer|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N4
cycloneive_lcell_comb \Processor|Muxer|Mux3~1 (
// Equation(s):
// \Processor|Muxer|Mux3~1_combout  = (\Processor|Muxer|Mux1~1_combout  & ((\Processor|Muxer|Mux1~2_combout  & (\Processor|REGISTER_AC|OUT [12])) # (!\Processor|Muxer|Mux1~2_combout  & ((\Processor|Muxer|Mux3~0_combout ))))) # 
// (!\Processor|Muxer|Mux1~1_combout  & (((!\Processor|Muxer|Mux1~2_combout ))))

	.dataa(\Processor|Muxer|Mux1~1_combout ),
	.datab(\Processor|REGISTER_AC|OUT [12]),
	.datac(\Processor|Muxer|Mux1~2_combout ),
	.datad(\Processor|Muxer|Mux3~0_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux3~1 .lut_mask = 16'h8F85;
defparam \Processor|Muxer|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N16
cycloneive_lcell_comb \Processor|Muxer|Mux3~2 (
// Equation(s):
// \Processor|Muxer|Mux3~2_combout  = (\Processor|Muxer|Mux1~0_combout  & (((\Processor|Muxer|Mux3~1_combout )))) # (!\Processor|Muxer|Mux1~0_combout  & ((\Processor|Muxer|Mux3~1_combout  & ((\Processor|REGISTER_03|OUT [12]))) # 
// (!\Processor|Muxer|Mux3~1_combout  & (\Processor|GENERAL_REGISTER|OUT [12]))))

	.dataa(\Processor|GENERAL_REGISTER|OUT [12]),
	.datab(\Processor|Muxer|Mux1~0_combout ),
	.datac(\Processor|REGISTER_03|OUT [12]),
	.datad(\Processor|Muxer|Mux3~1_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux3~2 .lut_mask = 16'hFC22;
defparam \Processor|Muxer|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N30
cycloneive_lcell_comb \Processor|Muxer|Mux3~4 (
// Equation(s):
// \Processor|Muxer|Mux3~4_combout  = (\Processor|CUnit|REG_IN_B_BUS [2] & (((\Processor|Muxer|Mux3~2_combout )))) # (!\Processor|CUnit|REG_IN_B_BUS [2] & ((\Processor|CUnit|REG_IN_B_BUS [1] & (\Processor|Muxer|Mux3~3_combout )) # 
// (!\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|Muxer|Mux3~2_combout )))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|Muxer|Mux3~3_combout ),
	.datad(\Processor|Muxer|Mux3~2_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux3~4 .lut_mask = 16'hFB40;
defparam \Processor|Muxer|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N18
cycloneive_lcell_comb \Processor|ALUnit|Add0~38 (
// Equation(s):
// \Processor|ALUnit|Add0~38_combout  = (\Processor|CUnit|ALU_OP [2]) # (!\Processor|Muxer|Mux3~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|Muxer|Mux3~4_combout ),
	.datad(\Processor|CUnit|ALU_OP [2]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~38 .lut_mask = 16'hFF0F;
defparam \Processor|ALUnit|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N10
cycloneive_lcell_comb \Processor|ALUnit|Add0~39 (
// Equation(s):
// \Processor|ALUnit|Add0~39_combout  = (\Processor|ALUnit|Add0~38_combout  & ((\Processor|REGISTER_AC|OUT [12] & (\Processor|ALUnit|Add0~37  & VCC)) # (!\Processor|REGISTER_AC|OUT [12] & (!\Processor|ALUnit|Add0~37 )))) # (!\Processor|ALUnit|Add0~38_combout 
//  & ((\Processor|REGISTER_AC|OUT [12] & (!\Processor|ALUnit|Add0~37 )) # (!\Processor|REGISTER_AC|OUT [12] & ((\Processor|ALUnit|Add0~37 ) # (GND)))))
// \Processor|ALUnit|Add0~40  = CARRY((\Processor|ALUnit|Add0~38_combout  & (!\Processor|REGISTER_AC|OUT [12] & !\Processor|ALUnit|Add0~37 )) # (!\Processor|ALUnit|Add0~38_combout  & ((!\Processor|ALUnit|Add0~37 ) # (!\Processor|REGISTER_AC|OUT [12]))))

	.dataa(\Processor|ALUnit|Add0~38_combout ),
	.datab(\Processor|REGISTER_AC|OUT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~37 ),
	.combout(\Processor|ALUnit|Add0~39_combout ),
	.cout(\Processor|ALUnit|Add0~40 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~39 .lut_mask = 16'h9617;
defparam \Processor|ALUnit|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N26
cycloneive_lcell_comb \Processor|REGISTER_AC|OUT[13]~43 (
// Equation(s):
// \Processor|REGISTER_AC|OUT[13]~43_combout  = (\Processor|REGISTER_AC|OUT [13] & (!\Processor|REGISTER_AC|OUT[12]~42 )) # (!\Processor|REGISTER_AC|OUT [13] & ((\Processor|REGISTER_AC|OUT[12]~42 ) # (GND)))
// \Processor|REGISTER_AC|OUT[13]~44  = CARRY((!\Processor|REGISTER_AC|OUT[12]~42 ) # (!\Processor|REGISTER_AC|OUT [13]))

	.dataa(\Processor|REGISTER_AC|OUT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_AC|OUT[12]~42 ),
	.combout(\Processor|REGISTER_AC|OUT[13]~43_combout ),
	.cout(\Processor|REGISTER_AC|OUT[13]~44 ));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[13]~43 .lut_mask = 16'h5A5F;
defparam \Processor|REGISTER_AC|OUT[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N28
cycloneive_lcell_comb \Processor|REGISTER_AC|OUT[14]~45 (
// Equation(s):
// \Processor|REGISTER_AC|OUT[14]~45_combout  = (\Processor|REGISTER_AC|OUT [14] & (\Processor|REGISTER_AC|OUT[13]~44  $ (GND))) # (!\Processor|REGISTER_AC|OUT [14] & (!\Processor|REGISTER_AC|OUT[13]~44  & VCC))
// \Processor|REGISTER_AC|OUT[14]~46  = CARRY((\Processor|REGISTER_AC|OUT [14] & !\Processor|REGISTER_AC|OUT[13]~44 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_AC|OUT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_AC|OUT[13]~44 ),
	.combout(\Processor|REGISTER_AC|OUT[14]~45_combout ),
	.cout(\Processor|REGISTER_AC|OUT[14]~46 ));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[14]~45 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_AC|OUT[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N14
cycloneive_lcell_comb \Processor|ALUnit|Add0~44 (
// Equation(s):
// \Processor|ALUnit|Add0~44_combout  = (\Processor|CUnit|ALU_OP [2]) # (!\Processor|Muxer|Mux1~7_combout )

	.dataa(\Processor|CUnit|ALU_OP [2]),
	.datab(gnd),
	.datac(\Processor|Muxer|Mux1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~44 .lut_mask = 16'hAFAF;
defparam \Processor|ALUnit|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N20
cycloneive_lcell_comb \Processor|ALUnit|Add0~41 (
// Equation(s):
// \Processor|ALUnit|Add0~41_combout  = (\Processor|CUnit|ALU_OP [2]) # (!\Processor|Muxer|Mux2~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|CUnit|ALU_OP [2]),
	.datad(\Processor|Muxer|Mux2~4_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~41 .lut_mask = 16'hF0FF;
defparam \Processor|ALUnit|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N12
cycloneive_lcell_comb \Processor|ALUnit|Add0~42 (
// Equation(s):
// \Processor|ALUnit|Add0~42_combout  = ((\Processor|REGISTER_AC|OUT [13] $ (\Processor|ALUnit|Add0~41_combout  $ (!\Processor|ALUnit|Add0~40 )))) # (GND)
// \Processor|ALUnit|Add0~43  = CARRY((\Processor|REGISTER_AC|OUT [13] & ((\Processor|ALUnit|Add0~41_combout ) # (!\Processor|ALUnit|Add0~40 ))) # (!\Processor|REGISTER_AC|OUT [13] & (\Processor|ALUnit|Add0~41_combout  & !\Processor|ALUnit|Add0~40 )))

	.dataa(\Processor|REGISTER_AC|OUT [13]),
	.datab(\Processor|ALUnit|Add0~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~40 ),
	.combout(\Processor|ALUnit|Add0~42_combout ),
	.cout(\Processor|ALUnit|Add0~43 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~42 .lut_mask = 16'h698E;
defparam \Processor|ALUnit|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N14
cycloneive_lcell_comb \Processor|ALUnit|Add0~45 (
// Equation(s):
// \Processor|ALUnit|Add0~45_combout  = (\Processor|ALUnit|Add0~44_combout  & ((\Processor|REGISTER_AC|OUT [14] & (\Processor|ALUnit|Add0~43  & VCC)) # (!\Processor|REGISTER_AC|OUT [14] & (!\Processor|ALUnit|Add0~43 )))) # (!\Processor|ALUnit|Add0~44_combout 
//  & ((\Processor|REGISTER_AC|OUT [14] & (!\Processor|ALUnit|Add0~43 )) # (!\Processor|REGISTER_AC|OUT [14] & ((\Processor|ALUnit|Add0~43 ) # (GND)))))
// \Processor|ALUnit|Add0~46  = CARRY((\Processor|ALUnit|Add0~44_combout  & (!\Processor|REGISTER_AC|OUT [14] & !\Processor|ALUnit|Add0~43 )) # (!\Processor|ALUnit|Add0~44_combout  & ((!\Processor|ALUnit|Add0~43 ) # (!\Processor|REGISTER_AC|OUT [14]))))

	.dataa(\Processor|ALUnit|Add0~44_combout ),
	.datab(\Processor|REGISTER_AC|OUT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~43 ),
	.combout(\Processor|ALUnit|Add0~45_combout ),
	.cout(\Processor|ALUnit|Add0~46 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~45 .lut_mask = 16'h9617;
defparam \Processor|ALUnit|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N26
cycloneive_lcell_comb \Processor|ALUnit|Mux16~0 (
// Equation(s):
// \Processor|ALUnit|Mux16~0_combout  = (\Processor|ALUnit|Mux13~1_combout  & ((\Processor|ALUnit|Mux13~2_combout  & ((!\Processor|Muxer|Mux1~7_combout ))) # (!\Processor|ALUnit|Mux13~2_combout  & (!\Processor|ALUnit|Add0~45_combout )))) # 
// (!\Processor|ALUnit|Mux13~1_combout  & (((\Processor|ALUnit|Mux13~2_combout ))))

	.dataa(\Processor|ALUnit|Mux13~1_combout ),
	.datab(\Processor|ALUnit|Add0~45_combout ),
	.datac(\Processor|Muxer|Mux1~7_combout ),
	.datad(\Processor|ALUnit|Mux13~2_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux16~0 .lut_mask = 16'h5F22;
defparam \Processor|ALUnit|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N20
cycloneive_lcell_comb \Processor|ALUnit|Mux16~1 (
// Equation(s):
// \Processor|ALUnit|Mux16~1_combout  = (\Processor|ALUnit|Mux13~0_combout ) # ((!\Processor|Muxer|Mux1~7_combout  & (\Processor|REGISTER_AC|OUT [14] & !\Processor|ALUnit|Mux16~0_combout )))

	.dataa(\Processor|Muxer|Mux1~7_combout ),
	.datab(\Processor|REGISTER_AC|OUT [14]),
	.datac(\Processor|ALUnit|Mux16~0_combout ),
	.datad(\Processor|ALUnit|Mux13~0_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux16~1 .lut_mask = 16'hFF04;
defparam \Processor|ALUnit|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N22
cycloneive_lcell_comb \Processor|ALUnit|Mux16~2 (
// Equation(s):
// \Processor|ALUnit|Mux16~2_combout  = (\Processor|ALUnit|Mux16~0_combout  & (!\Processor|ALUnit|Mux16~1_combout  & \Processor|REGISTER_AC|OUT [12])) # (!\Processor|ALUnit|Mux16~0_combout  & (\Processor|ALUnit|Mux16~1_combout ))

	.dataa(\Processor|ALUnit|Mux16~0_combout ),
	.datab(\Processor|ALUnit|Mux16~1_combout ),
	.datac(gnd),
	.datad(\Processor|REGISTER_AC|OUT [12]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux16~2 .lut_mask = 16'h6644;
defparam \Processor|ALUnit|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N30
cycloneive_lcell_comb \Processor|REGISTER_AC|OUT[15]~47 (
// Equation(s):
// \Processor|REGISTER_AC|OUT[15]~47_combout  = \Processor|REGISTER_AC|OUT [15] $ (\Processor|REGISTER_AC|OUT[14]~46 )

	.dataa(\Processor|REGISTER_AC|OUT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Processor|REGISTER_AC|OUT[14]~46 ),
	.combout(\Processor|REGISTER_AC|OUT[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[15]~47 .lut_mask = 16'h5A5A;
defparam \Processor|REGISTER_AC|OUT[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N24
cycloneive_lcell_comb \Processor|ALUnit|Mux17~1 (
// Equation(s):
// \Processor|ALUnit|Mux17~1_combout  = (!\Processor|CUnit|ALU_OP [2] & \Processor|Muxer|Mux0~4_combout )

	.dataa(gnd),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(gnd),
	.datad(\Processor|Muxer|Mux0~4_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux17~1 .lut_mask = 16'h3300;
defparam \Processor|ALUnit|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N16
cycloneive_lcell_comb \Processor|ALUnit|Add0~47 (
// Equation(s):
// \Processor|ALUnit|Add0~47_combout  = \Processor|REGISTER_AC|OUT [15] $ (\Processor|ALUnit|Add0~46  $ (\Processor|ALUnit|Mux17~1_combout ))

	.dataa(\Processor|REGISTER_AC|OUT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|ALUnit|Mux17~1_combout ),
	.cin(\Processor|ALUnit|Add0~46 ),
	.combout(\Processor|ALUnit|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~47 .lut_mask = 16'hA55A;
defparam \Processor|ALUnit|Add0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N0
cycloneive_lcell_comb \Processor|ALUnit|Mux3~1 (
// Equation(s):
// \Processor|ALUnit|Mux3~1_combout  = \Processor|CUnit|ALU_OP [2] $ (\Processor|CUnit|ALU_OP [0])

	.dataa(gnd),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(gnd),
	.datad(\Processor|CUnit|ALU_OP [0]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux3~1 .lut_mask = 16'h33CC;
defparam \Processor|ALUnit|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N26
cycloneive_lcell_comb \Processor|ALUnit|Mux17~2 (
// Equation(s):
// \Processor|ALUnit|Mux17~2_combout  = (\Processor|CUnit|ALU_OP [2] & (((\Processor|REGISTER_AC|OUT [13])))) # (!\Processor|CUnit|ALU_OP [2] & (\Processor|REGISTER_AC|OUT [15] & (!\Processor|Muxer|Mux0~4_combout )))

	.dataa(\Processor|REGISTER_AC|OUT [15]),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(\Processor|Muxer|Mux0~4_combout ),
	.datad(\Processor|REGISTER_AC|OUT [13]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux17~2 .lut_mask = 16'hCE02;
defparam \Processor|ALUnit|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N10
cycloneive_lcell_comb \Processor|ALUnit|Mux17~3 (
// Equation(s):
// \Processor|ALUnit|Mux17~3_combout  = (!\Processor|ALUnit|Mux3~1_combout  & ((\Processor|CUnit|ALU_OP [1] & (\Processor|ALUnit|Mux17~1_combout )) # (!\Processor|CUnit|ALU_OP [1] & ((\Processor|ALUnit|Mux17~2_combout )))))

	.dataa(\Processor|ALUnit|Mux3~1_combout ),
	.datab(\Processor|ALUnit|Mux17~1_combout ),
	.datac(\Processor|CUnit|ALU_OP [1]),
	.datad(\Processor|ALUnit|Mux17~2_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux17~3 .lut_mask = 16'h4540;
defparam \Processor|ALUnit|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N12
cycloneive_lcell_comb \Processor|ALUnit|Mux17~0 (
// Equation(s):
// \Processor|ALUnit|Mux17~0_combout  = (!\Processor|CUnit|ALU_OP [1] & (\Processor|CUnit|ALU_OP [2] $ (\Processor|CUnit|ALU_OP [0])))

	.dataa(\Processor|CUnit|ALU_OP [1]),
	.datab(gnd),
	.datac(\Processor|CUnit|ALU_OP [2]),
	.datad(\Processor|CUnit|ALU_OP [0]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux17~0 .lut_mask = 16'h0550;
defparam \Processor|ALUnit|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N4
cycloneive_lcell_comb \Processor|ALUnit|Mux17~4 (
// Equation(s):
// \Processor|ALUnit|Mux17~4_combout  = (\Processor|ALUnit|Mux17~3_combout ) # ((\Processor|ALUnit|Add0~47_combout  & \Processor|ALUnit|Mux17~0_combout ))

	.dataa(\Processor|ALUnit|Add0~47_combout ),
	.datab(gnd),
	.datac(\Processor|ALUnit|Mux17~3_combout ),
	.datad(\Processor|ALUnit|Mux17~0_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux17~4 .lut_mask = 16'hFAF0;
defparam \Processor|ALUnit|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N30
cycloneive_lcell_comb \Processor|ALUnit|Mux18~0 (
// Equation(s):
// \Processor|ALUnit|Mux18~0_combout  = (\Processor|CUnit|ALU_OP [0] & (\Processor|CUnit|ALU_OP [1] & \Processor|CUnit|ALU_OP [2]))

	.dataa(\Processor|CUnit|ALU_OP [0]),
	.datab(gnd),
	.datac(\Processor|CUnit|ALU_OP [1]),
	.datad(\Processor|CUnit|ALU_OP [2]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux18~0 .lut_mask = 16'hA000;
defparam \Processor|ALUnit|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \Processor|ALUnit|Mux18~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Processor|ALUnit|Mux18~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Processor|ALUnit|Mux18~0clkctrl_outclk ));
// synopsys translate_off
defparam \Processor|ALUnit|Mux18~0clkctrl .clock_type = "global clock";
defparam \Processor|ALUnit|Mux18~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N18
cycloneive_lcell_comb \Processor|ALUnit|C_bus[15] (
// Equation(s):
// \Processor|ALUnit|C_bus [15] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|C_bus [15]))) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|Mux17~4_combout ))

	.dataa(\Processor|ALUnit|Mux17~4_combout ),
	.datab(\Processor|ALUnit|C_bus [15]),
	.datac(gnd),
	.datad(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [15]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[15] .lut_mask = 16'hCCAA;
defparam \Processor|ALUnit|C_bus[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N4
cycloneive_lcell_comb \Processor|CUnit|Decoder0~22 (
// Equation(s):
// \Processor|CUnit|Decoder0~22_combout  = (!\Processor|CUnit|CONTROL_COMMAND [0] & (\Processor|CUnit|CONTROL_COMMAND [3] & (\Processor|CUnit|Decoder0~15_combout  & !\Processor|CUnit|CONTROL_COMMAND [5])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datac(\Processor|CUnit|Decoder0~15_combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~22 .lut_mask = 16'h0040;
defparam \Processor|CUnit|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N20
cycloneive_lcell_comb \Processor|CUnit|SELECTORS[8] (
// Equation(s):
// \Processor|CUnit|SELECTORS [8] = (GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & ((\Processor|CUnit|SELECTORS [8]))) # (!GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & (\Processor|CUnit|Decoder0~22_combout ))

	.dataa(gnd),
	.datab(\Processor|CUnit|Decoder0~22_combout ),
	.datac(\Processor|CUnit|SELECTORS [8]),
	.datad(\Processor|CUnit|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS [8]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS[8] .lut_mask = 16'hF0CC;
defparam \Processor|CUnit|SELECTORS[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneive_lcell_comb \Processor|CUnit|WideOr30~3 (
// Equation(s):
// \Processor|CUnit|WideOr30~3_combout  = (!\Processor|CUnit|CONTROL_COMMAND [1] & ((\Processor|CUnit|CONTROL_COMMAND [3] & ((!\Processor|CUnit|CONTROL_COMMAND [4]) # (!\Processor|CUnit|CONTROL_COMMAND [0]))) # (!\Processor|CUnit|CONTROL_COMMAND [3] & 
// ((\Processor|CUnit|CONTROL_COMMAND [4])))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr30~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr30~3 .lut_mask = 16'h1330;
defparam \Processor|CUnit|WideOr30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \Processor|CUnit|WideOr30~1 (
// Equation(s):
// \Processor|CUnit|WideOr30~1_combout  = (\Processor|CUnit|CONTROL_COMMAND [1] & ((\Processor|CUnit|CONTROL_COMMAND [3] & ((!\Processor|CUnit|CONTROL_COMMAND [4]))) # (!\Processor|CUnit|CONTROL_COMMAND [3] & ((\Processor|CUnit|CONTROL_COMMAND [0]) # 
// (\Processor|CUnit|CONTROL_COMMAND [4]))))) # (!\Processor|CUnit|CONTROL_COMMAND [1] & (((\Processor|CUnit|CONTROL_COMMAND [0] & \Processor|CUnit|CONTROL_COMMAND [4]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr30~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr30~1 .lut_mask = 16'h5CE0;
defparam \Processor|CUnit|WideOr30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneive_lcell_comb \Processor|CUnit|WideOr30~0 (
// Equation(s):
// \Processor|CUnit|WideOr30~0_combout  = (!\Processor|CUnit|CONTROL_COMMAND [1] & ((\Processor|CUnit|CONTROL_COMMAND [0] & (!\Processor|CUnit|CONTROL_COMMAND [3] & !\Processor|CUnit|CONTROL_COMMAND [4])) # (!\Processor|CUnit|CONTROL_COMMAND [0] & 
// (\Processor|CUnit|CONTROL_COMMAND [3] & \Processor|CUnit|CONTROL_COMMAND [4]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr30~0 .lut_mask = 16'h1004;
defparam \Processor|CUnit|WideOr30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N4
cycloneive_lcell_comb \Processor|CUnit|WideOr30~2 (
// Equation(s):
// \Processor|CUnit|WideOr30~2_combout  = (!\Processor|CUnit|CONTROL_COMMAND [2] & ((\Processor|CUnit|CONTROL_COMMAND [5] & ((\Processor|CUnit|WideOr30~0_combout ))) # (!\Processor|CUnit|CONTROL_COMMAND [5] & (\Processor|CUnit|WideOr30~1_combout ))))

	.dataa(\Processor|CUnit|WideOr30~1_combout ),
	.datab(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datac(\Processor|CUnit|WideOr30~0_combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr30~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr30~2 .lut_mask = 16'h3022;
defparam \Processor|CUnit|WideOr30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N2
cycloneive_lcell_comb \Processor|CUnit|WideOr30~4 (
// Equation(s):
// \Processor|CUnit|WideOr30~4_combout  = (\Processor|CUnit|WideOr30~2_combout ) # ((\Processor|CUnit|WideOr30~3_combout  & (!\Processor|CUnit|CONTROL_COMMAND [5] & \Processor|CUnit|CONTROL_COMMAND [2])))

	.dataa(\Processor|CUnit|WideOr30~3_combout ),
	.datab(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datac(\Processor|CUnit|WideOr30~2_combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr30~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr30~4 .lut_mask = 16'hF2F0;
defparam \Processor|CUnit|WideOr30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N22
cycloneive_lcell_comb \Processor|CUnit|SELECTORS[1] (
// Equation(s):
// \Processor|CUnit|SELECTORS [1] = (GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & (\Processor|CUnit|SELECTORS [1])) # (!GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & ((\Processor|CUnit|WideOr30~4_combout )))

	.dataa(\Processor|CUnit|SELECTORS [1]),
	.datab(gnd),
	.datac(\Processor|CUnit|WideOr30~4_combout ),
	.datad(\Processor|CUnit|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS [1]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS[1] .lut_mask = 16'hAAF0;
defparam \Processor|CUnit|SELECTORS[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N24
cycloneive_lcell_comb \Processor|REGISTER_AC|OUT[11]~18 (
// Equation(s):
// \Processor|REGISTER_AC|OUT[11]~18_combout  = (\Processor|CUnit|SELECTORS [1]) # (\Processor|CUnit|SELECTORS [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|CUnit|SELECTORS [1]),
	.datad(\Processor|CUnit|SELECTORS [8]),
	.cin(gnd),
	.combout(\Processor|REGISTER_AC|OUT[11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[11]~18 .lut_mask = 16'hFFF0;
defparam \Processor|REGISTER_AC|OUT[11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N31
dffeas \Processor|REGISTER_AC|OUT[15] (
	.clk(\Processor|Clock|TICK~q ),
	.d(\Processor|REGISTER_AC|OUT[15]~47_combout ),
	.asdata(\Processor|ALUnit|C_bus [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AC|OUT[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[15] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N28
cycloneive_lcell_comb \Processor|ALUnit|Mux16~3 (
// Equation(s):
// \Processor|ALUnit|Mux16~3_combout  = (\Processor|CUnit|ALU_OP [2] & ((\Processor|CUnit|ALU_OP [1] & ((\Processor|REGISTER_AC|OUT [15]))) # (!\Processor|CUnit|ALU_OP [1] & (\Processor|ALUnit|Mux16~2_combout )))) # (!\Processor|CUnit|ALU_OP [2] & 
// (\Processor|ALUnit|Mux16~2_combout ))

	.dataa(\Processor|CUnit|ALU_OP [2]),
	.datab(\Processor|ALUnit|Mux16~2_combout ),
	.datac(\Processor|REGISTER_AC|OUT [15]),
	.datad(\Processor|CUnit|ALU_OP [1]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux16~3 .lut_mask = 16'hE4CC;
defparam \Processor|ALUnit|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N10
cycloneive_lcell_comb \Processor|ALUnit|C_bus[14] (
// Equation(s):
// \Processor|ALUnit|C_bus [14] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|C_bus [14])) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|Mux16~3_combout )))

	.dataa(\Processor|ALUnit|C_bus [14]),
	.datab(gnd),
	.datac(\Processor|ALUnit|Mux16~3_combout ),
	.datad(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [14]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[14] .lut_mask = 16'hAAF0;
defparam \Processor|ALUnit|C_bus[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N29
dffeas \Processor|REGISTER_AC|OUT[14] (
	.clk(\Processor|Clock|TICK~q ),
	.d(\Processor|REGISTER_AC|OUT[14]~45_combout ),
	.asdata(\Processor|ALUnit|C_bus [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AC|OUT[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[14] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N22
cycloneive_lcell_comb \Processor|ALUnit|C_bus~9 (
// Equation(s):
// \Processor|ALUnit|C_bus~9_combout  = (\Processor|REGISTER_AC|OUT [13] & !\Processor|Muxer|Mux2~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|REGISTER_AC|OUT [13]),
	.datad(\Processor|Muxer|Mux2~4_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus~9_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus~9 .lut_mask = 16'h00F0;
defparam \Processor|ALUnit|C_bus~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N18
cycloneive_lcell_comb \Processor|ALUnit|Mux15~0 (
// Equation(s):
// \Processor|ALUnit|Mux15~0_combout  = (\Processor|ALUnit|Mux13~2_combout  & (((\Processor|Muxer|Mux2~4_combout  & \Processor|ALUnit|Mux13~1_combout )))) # (!\Processor|ALUnit|Mux13~2_combout  & ((\Processor|ALUnit|Add0~42_combout ) # 
// ((!\Processor|ALUnit|Mux13~1_combout ))))

	.dataa(\Processor|ALUnit|Add0~42_combout ),
	.datab(\Processor|Muxer|Mux2~4_combout ),
	.datac(\Processor|ALUnit|Mux13~2_combout ),
	.datad(\Processor|ALUnit|Mux13~1_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux15~0 .lut_mask = 16'hCA0F;
defparam \Processor|ALUnit|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N28
cycloneive_lcell_comb \Processor|ALUnit|Mux15~1 (
// Equation(s):
// \Processor|ALUnit|Mux15~1_combout  = (\Processor|ALUnit|Mux15~0_combout  & (((\Processor|ALUnit|C_bus~9_combout ) # (\Processor|ALUnit|Mux13~0_combout )))) # (!\Processor|ALUnit|Mux15~0_combout  & (\Processor|REGISTER_AC|OUT [11] & 
// ((!\Processor|ALUnit|Mux13~0_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [11]),
	.datab(\Processor|ALUnit|C_bus~9_combout ),
	.datac(\Processor|ALUnit|Mux15~0_combout ),
	.datad(\Processor|ALUnit|Mux13~0_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux15~1 .lut_mask = 16'hF0CA;
defparam \Processor|ALUnit|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N24
cycloneive_lcell_comb \Processor|ALUnit|Mux15~2 (
// Equation(s):
// \Processor|ALUnit|Mux15~2_combout  = (\Processor|CUnit|ALU_OP [2] & ((\Processor|CUnit|ALU_OP [1] & (\Processor|REGISTER_AC|OUT [14])) # (!\Processor|CUnit|ALU_OP [1] & ((\Processor|ALUnit|Mux15~1_combout ))))) # (!\Processor|CUnit|ALU_OP [2] & 
// (((\Processor|ALUnit|Mux15~1_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [14]),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(\Processor|ALUnit|Mux15~1_combout ),
	.datad(\Processor|CUnit|ALU_OP [1]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux15~2 .lut_mask = 16'hB8F0;
defparam \Processor|ALUnit|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N4
cycloneive_lcell_comb \Processor|ALUnit|C_bus[13] (
// Equation(s):
// \Processor|ALUnit|C_bus [13] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|C_bus [13]))) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|Mux15~2_combout ))

	.dataa(\Processor|ALUnit|Mux15~2_combout ),
	.datab(\Processor|ALUnit|C_bus [13]),
	.datac(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [13]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[13] .lut_mask = 16'hCACA;
defparam \Processor|ALUnit|C_bus[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N27
dffeas \Processor|REGISTER_AC|OUT[13] (
	.clk(\Processor|Clock|TICK~q ),
	.d(\Processor|REGISTER_AC|OUT[13]~43_combout ),
	.asdata(\Processor|ALUnit|C_bus [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AC|OUT[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[13] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N24
cycloneive_lcell_comb \Processor|ALUnit|Mux14~0 (
// Equation(s):
// \Processor|ALUnit|Mux14~0_combout  = (\Processor|ALUnit|Mux11~1_combout  & ((\Processor|REGISTER_AC|OUT [10]) # ((!\Processor|CUnit|ALU_OP [2])))) # (!\Processor|ALUnit|Mux11~1_combout  & (((\Processor|CUnit|ALU_OP [2] & \Processor|REGISTER_AC|OUT 
// [13]))))

	.dataa(\Processor|ALUnit|Mux11~1_combout ),
	.datab(\Processor|REGISTER_AC|OUT [10]),
	.datac(\Processor|CUnit|ALU_OP [2]),
	.datad(\Processor|REGISTER_AC|OUT [13]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux14~0 .lut_mask = 16'hDA8A;
defparam \Processor|ALUnit|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N4
cycloneive_lcell_comb \Processor|ALUnit|Mux14~1 (
// Equation(s):
// \Processor|ALUnit|Mux14~1_combout  = (\Processor|CUnit|ALU_OP [2] & (\Processor|ALUnit|Mux14~0_combout )) # (!\Processor|CUnit|ALU_OP [2] & ((\Processor|ALUnit|Mux14~0_combout  & ((\Processor|Muxer|Mux3~4_combout ))) # (!\Processor|ALUnit|Mux14~0_combout  
// & (\Processor|REGISTER_AC|OUT [12] & !\Processor|Muxer|Mux3~4_combout ))))

	.dataa(\Processor|CUnit|ALU_OP [2]),
	.datab(\Processor|ALUnit|Mux14~0_combout ),
	.datac(\Processor|REGISTER_AC|OUT [12]),
	.datad(\Processor|Muxer|Mux3~4_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux14~1 .lut_mask = 16'hCC98;
defparam \Processor|ALUnit|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N6
cycloneive_lcell_comb \Processor|ALUnit|Mux14~2 (
// Equation(s):
// \Processor|ALUnit|Mux14~2_combout  = (\Processor|ALUnit|Mux17~0_combout  & (\Processor|ALUnit|Add0~39_combout )) # (!\Processor|ALUnit|Mux17~0_combout  & (((\Processor|ALUnit|Mux14~1_combout  & !\Processor|ALUnit|Mux11~0_combout ))))

	.dataa(\Processor|ALUnit|Add0~39_combout ),
	.datab(\Processor|ALUnit|Mux14~1_combout ),
	.datac(\Processor|ALUnit|Mux11~0_combout ),
	.datad(\Processor|ALUnit|Mux17~0_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux14~2 .lut_mask = 16'hAA0C;
defparam \Processor|ALUnit|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N2
cycloneive_lcell_comb \Processor|ALUnit|C_bus[12] (
// Equation(s):
// \Processor|ALUnit|C_bus [12] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|C_bus [12])) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|Mux14~2_combout )))

	.dataa(gnd),
	.datab(\Processor|ALUnit|C_bus [12]),
	.datac(\Processor|ALUnit|Mux14~2_combout ),
	.datad(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [12]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[12] .lut_mask = 16'hCCF0;
defparam \Processor|ALUnit|C_bus[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N25
dffeas \Processor|REGISTER_AC|OUT[12] (
	.clk(\Processor|Clock|TICK~q ),
	.d(\Processor|REGISTER_AC|OUT[12]~41_combout ),
	.asdata(\Processor|ALUnit|C_bus [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AC|OUT[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[12] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
cycloneive_lcell_comb \Processor|ALUnit|Mux13~5 (
// Equation(s):
// \Processor|ALUnit|Mux13~5_combout  = (\Processor|CUnit|ALU_OP [1] & ((\Processor|CUnit|ALU_OP [2] & ((\Processor|REGISTER_AC|OUT [12]))) # (!\Processor|CUnit|ALU_OP [2] & (\Processor|ALUnit|Mux13~4_combout )))) # (!\Processor|CUnit|ALU_OP [1] & 
// (\Processor|ALUnit|Mux13~4_combout ))

	.dataa(\Processor|CUnit|ALU_OP [1]),
	.datab(\Processor|ALUnit|Mux13~4_combout ),
	.datac(\Processor|REGISTER_AC|OUT [12]),
	.datad(\Processor|CUnit|ALU_OP [2]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux13~5 .lut_mask = 16'hE4CC;
defparam \Processor|ALUnit|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
cycloneive_lcell_comb \Processor|ALUnit|C_bus[11] (
// Equation(s):
// \Processor|ALUnit|C_bus [11] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|C_bus [11])) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|Mux13~5_combout )))

	.dataa(gnd),
	.datab(\Processor|ALUnit|C_bus [11]),
	.datac(\Processor|ALUnit|Mux13~5_combout ),
	.datad(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [11]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[11] .lut_mask = 16'hCCF0;
defparam \Processor|ALUnit|C_bus[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N23
dffeas \Processor|REGISTER_AC|OUT[11] (
	.clk(\Processor|Clock|TICK~q ),
	.d(\Processor|REGISTER_AC|OUT[11]~39_combout ),
	.asdata(\Processor|ALUnit|C_bus [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AC|OUT[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[11] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
cycloneive_lcell_comb \Processor|ALUnit|Mux12~0 (
// Equation(s):
// \Processor|ALUnit|Mux12~0_combout  = (\Processor|ALUnit|Mux13~1_combout  & ((\Processor|ALUnit|Mux13~2_combout  & (\Processor|Muxer|Mux5~4_combout )) # (!\Processor|ALUnit|Mux13~2_combout  & ((\Processor|ALUnit|Add0~33_combout ))))) # 
// (!\Processor|ALUnit|Mux13~1_combout  & (((!\Processor|ALUnit|Mux13~2_combout ))))

	.dataa(\Processor|Muxer|Mux5~4_combout ),
	.datab(\Processor|ALUnit|Mux13~1_combout ),
	.datac(\Processor|ALUnit|Add0~33_combout ),
	.datad(\Processor|ALUnit|Mux13~2_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux12~0 .lut_mask = 16'h88F3;
defparam \Processor|ALUnit|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N24
cycloneive_lcell_comb \Processor|ALUnit|C_bus~7 (
// Equation(s):
// \Processor|ALUnit|C_bus~7_combout  = (\Processor|REGISTER_AC|OUT [10] & !\Processor|Muxer|Mux5~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|REGISTER_AC|OUT [10]),
	.datad(\Processor|Muxer|Mux5~4_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus~7_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus~7 .lut_mask = 16'h00F0;
defparam \Processor|ALUnit|C_bus~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
cycloneive_lcell_comb \Processor|ALUnit|Mux12~1 (
// Equation(s):
// \Processor|ALUnit|Mux12~1_combout  = (\Processor|ALUnit|Mux12~0_combout  & ((\Processor|ALUnit|C_bus~7_combout ) # ((\Processor|ALUnit|Mux13~0_combout )))) # (!\Processor|ALUnit|Mux12~0_combout  & (((\Processor|REGISTER_AC|OUT [8] & 
// !\Processor|ALUnit|Mux13~0_combout ))))

	.dataa(\Processor|ALUnit|Mux12~0_combout ),
	.datab(\Processor|ALUnit|C_bus~7_combout ),
	.datac(\Processor|REGISTER_AC|OUT [8]),
	.datad(\Processor|ALUnit|Mux13~0_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux12~1 .lut_mask = 16'hAAD8;
defparam \Processor|ALUnit|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneive_lcell_comb \Processor|ALUnit|Mux12~2 (
// Equation(s):
// \Processor|ALUnit|Mux12~2_combout  = (\Processor|CUnit|ALU_OP [1] & ((\Processor|CUnit|ALU_OP [2] & (\Processor|REGISTER_AC|OUT [11])) # (!\Processor|CUnit|ALU_OP [2] & ((\Processor|ALUnit|Mux12~1_combout ))))) # (!\Processor|CUnit|ALU_OP [1] & 
// (((\Processor|ALUnit|Mux12~1_combout ))))

	.dataa(\Processor|CUnit|ALU_OP [1]),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(\Processor|REGISTER_AC|OUT [11]),
	.datad(\Processor|ALUnit|Mux12~1_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux12~2 .lut_mask = 16'hF780;
defparam \Processor|ALUnit|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
cycloneive_lcell_comb \Processor|ALUnit|C_bus[10] (
// Equation(s):
// \Processor|ALUnit|C_bus [10] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|C_bus [10]))) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|Mux12~2_combout ))

	.dataa(gnd),
	.datab(\Processor|ALUnit|Mux12~2_combout ),
	.datac(\Processor|ALUnit|C_bus [10]),
	.datad(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [10]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[10] .lut_mask = 16'hF0CC;
defparam \Processor|ALUnit|C_bus[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N21
dffeas \Processor|REGISTER_AC|OUT[10] (
	.clk(\Processor|Clock|TICK~q ),
	.d(\Processor|REGISTER_AC|OUT[10]~37_combout ),
	.asdata(\Processor|ALUnit|C_bus [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AC|OUT[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[10] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N14
cycloneive_lcell_comb \Processor|ALUnit|Mux11~2 (
// Equation(s):
// \Processor|ALUnit|Mux11~2_combout  = (\Processor|ALUnit|Mux11~1_combout  & ((\Processor|REGISTER_AC|OUT [7]) # ((!\Processor|CUnit|ALU_OP [2])))) # (!\Processor|ALUnit|Mux11~1_combout  & (((\Processor|CUnit|ALU_OP [2] & \Processor|REGISTER_AC|OUT [10]))))

	.dataa(\Processor|ALUnit|Mux11~1_combout ),
	.datab(\Processor|REGISTER_AC|OUT [7]),
	.datac(\Processor|CUnit|ALU_OP [2]),
	.datad(\Processor|REGISTER_AC|OUT [10]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux11~2 .lut_mask = 16'hDA8A;
defparam \Processor|ALUnit|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N20
cycloneive_lcell_comb \Processor|ALUnit|Mux11~3 (
// Equation(s):
// \Processor|ALUnit|Mux11~3_combout  = (\Processor|CUnit|ALU_OP [2] & (((\Processor|ALUnit|Mux11~2_combout )))) # (!\Processor|CUnit|ALU_OP [2] & ((\Processor|ALUnit|Mux11~2_combout  & ((\Processor|Muxer|Mux6~4_combout ))) # 
// (!\Processor|ALUnit|Mux11~2_combout  & (\Processor|REGISTER_AC|OUT [9] & !\Processor|Muxer|Mux6~4_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [9]),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(\Processor|ALUnit|Mux11~2_combout ),
	.datad(\Processor|Muxer|Mux6~4_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux11~3 .lut_mask = 16'hF0C2;
defparam \Processor|ALUnit|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N6
cycloneive_lcell_comb \Processor|ALUnit|Mux11~4 (
// Equation(s):
// \Processor|ALUnit|Mux11~4_combout  = (\Processor|ALUnit|Mux17~0_combout  & (\Processor|ALUnit|Add0~30_combout )) # (!\Processor|ALUnit|Mux17~0_combout  & (((!\Processor|ALUnit|Mux11~0_combout  & \Processor|ALUnit|Mux11~3_combout ))))

	.dataa(\Processor|ALUnit|Add0~30_combout ),
	.datab(\Processor|ALUnit|Mux11~0_combout ),
	.datac(\Processor|ALUnit|Mux11~3_combout ),
	.datad(\Processor|ALUnit|Mux17~0_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux11~4 .lut_mask = 16'hAA30;
defparam \Processor|ALUnit|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N10
cycloneive_lcell_comb \Processor|ALUnit|C_bus[9] (
// Equation(s):
// \Processor|ALUnit|C_bus [9] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|C_bus [9]))) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|Mux11~4_combout ))

	.dataa(\Processor|ALUnit|Mux11~4_combout ),
	.datab(gnd),
	.datac(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.datad(\Processor|ALUnit|C_bus [9]),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [9]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[9] .lut_mask = 16'hFA0A;
defparam \Processor|ALUnit|C_bus[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N19
dffeas \Processor|REGISTER_AC|OUT[9] (
	.clk(\Processor|Clock|TICK~q ),
	.d(\Processor|REGISTER_AC|OUT[9]~35_combout ),
	.asdata(\Processor|ALUnit|C_bus [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AC|OUT[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[9] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N10
cycloneive_lcell_comb \Processor|Muxer|Mux6~0 (
// Equation(s):
// \Processor|Muxer|Mux6~0_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & \Processor|PROGRAM_COUNTER|OUT [9])

	.dataa(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|PROGRAM_COUNTER|OUT [9]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux6~0 .lut_mask = 16'hAA00;
defparam \Processor|Muxer|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N8
cycloneive_lcell_comb \Processor|Muxer|Mux6~1 (
// Equation(s):
// \Processor|Muxer|Mux6~1_combout  = (\Processor|Muxer|Mux1~1_combout  & ((\Processor|Muxer|Mux1~2_combout  & (\Processor|REGISTER_AC|OUT [9])) # (!\Processor|Muxer|Mux1~2_combout  & ((\Processor|Muxer|Mux6~0_combout ))))) # 
// (!\Processor|Muxer|Mux1~1_combout  & (((!\Processor|Muxer|Mux1~2_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [9]),
	.datab(\Processor|Muxer|Mux1~1_combout ),
	.datac(\Processor|Muxer|Mux1~2_combout ),
	.datad(\Processor|Muxer|Mux6~0_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux6~1 .lut_mask = 16'h8F83;
defparam \Processor|Muxer|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N14
cycloneive_lcell_comb \Processor|Muxer|Mux6~2 (
// Equation(s):
// \Processor|Muxer|Mux6~2_combout  = (\Processor|Muxer|Mux1~0_combout  & (((\Processor|Muxer|Mux6~1_combout )))) # (!\Processor|Muxer|Mux1~0_combout  & ((\Processor|Muxer|Mux6~1_combout  & (\Processor|REGISTER_03|OUT [9])) # 
// (!\Processor|Muxer|Mux6~1_combout  & ((\Processor|GENERAL_REGISTER|OUT [9])))))

	.dataa(\Processor|REGISTER_03|OUT [9]),
	.datab(\Processor|GENERAL_REGISTER|OUT [9]),
	.datac(\Processor|Muxer|Mux1~0_combout ),
	.datad(\Processor|Muxer|Mux6~1_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux6~2 .lut_mask = 16'hFA0C;
defparam \Processor|Muxer|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N20
cycloneive_lcell_comb \Processor|Muxer|Mux6~3 (
// Equation(s):
// \Processor|Muxer|Mux6~3_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & ((\Processor|REGISTER_02|OUT [9]))) # (!\Processor|CUnit|REG_IN_B_BUS [0] & (\Processor|REGISTER_01|OUT [9]))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datab(gnd),
	.datac(\Processor|REGISTER_01|OUT [9]),
	.datad(\Processor|REGISTER_02|OUT [9]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux6~3 .lut_mask = 16'hFA50;
defparam \Processor|Muxer|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N2
cycloneive_lcell_comb \Processor|Muxer|Mux6~4 (
// Equation(s):
// \Processor|Muxer|Mux6~4_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|CUnit|REG_IN_B_BUS [2] & (\Processor|Muxer|Mux6~2_combout )) # (!\Processor|CUnit|REG_IN_B_BUS [2] & ((\Processor|Muxer|Mux6~3_combout ))))) # 
// (!\Processor|CUnit|REG_IN_B_BUS [1] & (((\Processor|Muxer|Mux6~2_combout ))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datac(\Processor|Muxer|Mux6~2_combout ),
	.datad(\Processor|Muxer|Mux6~3_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux6~4 .lut_mask = 16'hF2D0;
defparam \Processor|Muxer|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N7
dffeas \Processor|REGISTER_AR|OUT[9] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[9] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N6
cycloneive_lcell_comb \PathSelector|Selector17~0 (
// Equation(s):
// \PathSelector|Selector17~0_combout  = (\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & (\Processor|REGISTER_AR|OUT [9])) # (!\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & ((\Bridge|RAM_ADDRESS [9])))

	.dataa(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.datab(gnd),
	.datac(\Processor|REGISTER_AR|OUT [9]),
	.datad(\Bridge|RAM_ADDRESS [9]),
	.cin(gnd),
	.combout(\PathSelector|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|Selector17~0 .lut_mask = 16'hF5A0;
defparam \PathSelector|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N4
cycloneive_lcell_comb \PathSelector|RAM_ADDRESS[9] (
// Equation(s):
// \PathSelector|RAM_ADDRESS [9] = (GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & (\PathSelector|Selector17~0_combout )) # (!GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & ((\PathSelector|RAM_ADDRESS [9])))

	.dataa(\PathSelector|Selector17~0_combout ),
	.datab(gnd),
	.datac(\PathSelector|RAM_ADDRESS [9]),
	.datad(\PathSelector|WideNor0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PathSelector|RAM_ADDRESS [9]),
	.cout());
// synopsys translate_off
defparam \PathSelector|RAM_ADDRESS[9] .lut_mask = 16'hAAF0;
defparam \PathSelector|RAM_ADDRESS[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y26_N13
dffeas \Processor|REGISTER_AR|OUT[10] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[10] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N12
cycloneive_lcell_comb \PathSelector|Selector18~0 (
// Equation(s):
// \PathSelector|Selector18~0_combout  = (\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & (\Processor|REGISTER_AR|OUT [10])) # (!\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & ((\Bridge|RAM_ADDRESS [10])))

	.dataa(gnd),
	.datab(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.datac(\Processor|REGISTER_AR|OUT [10]),
	.datad(\Bridge|RAM_ADDRESS [10]),
	.cin(gnd),
	.combout(\PathSelector|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|Selector18~0 .lut_mask = 16'hF3C0;
defparam \PathSelector|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N28
cycloneive_lcell_comb \PathSelector|RAM_ADDRESS[10] (
// Equation(s):
// \PathSelector|RAM_ADDRESS [10] = (GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & ((\PathSelector|Selector18~0_combout ))) # (!GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & (\PathSelector|RAM_ADDRESS [10]))

	.dataa(gnd),
	.datab(\PathSelector|RAM_ADDRESS [10]),
	.datac(\PathSelector|Selector18~0_combout ),
	.datad(\PathSelector|WideNor0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PathSelector|RAM_ADDRESS [10]),
	.cout());
// synopsys translate_off
defparam \PathSelector|RAM_ADDRESS[10] .lut_mask = 16'hF0CC;
defparam \PathSelector|RAM_ADDRESS[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N25
dffeas \Processor|REGISTER_AR|OUT[11] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[11] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N24
cycloneive_lcell_comb \PathSelector|Selector19~0 (
// Equation(s):
// \PathSelector|Selector19~0_combout  = (\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & (\Processor|REGISTER_AR|OUT [11])) # (!\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & ((\Bridge|RAM_ADDRESS [11])))

	.dataa(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.datab(gnd),
	.datac(\Processor|REGISTER_AR|OUT [11]),
	.datad(\Bridge|RAM_ADDRESS [11]),
	.cin(gnd),
	.combout(\PathSelector|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|Selector19~0 .lut_mask = 16'hF5A0;
defparam \PathSelector|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N26
cycloneive_lcell_comb \PathSelector|RAM_ADDRESS[11] (
// Equation(s):
// \PathSelector|RAM_ADDRESS [11] = (GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & ((\PathSelector|Selector19~0_combout ))) # (!GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & (\PathSelector|RAM_ADDRESS [11]))

	.dataa(\PathSelector|RAM_ADDRESS [11]),
	.datab(gnd),
	.datac(\PathSelector|WideNor0~0clkctrl_outclk ),
	.datad(\PathSelector|Selector19~0_combout ),
	.cin(gnd),
	.combout(\PathSelector|RAM_ADDRESS [11]),
	.cout());
// synopsys translate_off
defparam \PathSelector|RAM_ADDRESS[11] .lut_mask = 16'hFA0A;
defparam \PathSelector|RAM_ADDRESS[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y26_N15
dffeas \Processor|REGISTER_AR|OUT[12] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[12] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N14
cycloneive_lcell_comb \PathSelector|Selector20~0 (
// Equation(s):
// \PathSelector|Selector20~0_combout  = (\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & ((\Processor|REGISTER_AR|OUT [12]))) # (!\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & (\Bridge|RAM_ADDRESS [12]))

	.dataa(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.datab(\Bridge|RAM_ADDRESS [12]),
	.datac(\Processor|REGISTER_AR|OUT [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PathSelector|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|Selector20~0 .lut_mask = 16'hE4E4;
defparam \PathSelector|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N26
cycloneive_lcell_comb \PathSelector|RAM_ADDRESS[12] (
// Equation(s):
// \PathSelector|RAM_ADDRESS [12] = (GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & (\PathSelector|Selector20~0_combout )) # (!GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & ((\PathSelector|RAM_ADDRESS [12])))

	.dataa(gnd),
	.datab(\PathSelector|Selector20~0_combout ),
	.datac(\PathSelector|RAM_ADDRESS [12]),
	.datad(\PathSelector|WideNor0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PathSelector|RAM_ADDRESS [12]),
	.cout());
// synopsys translate_off
defparam \PathSelector|RAM_ADDRESS[12] .lut_mask = 16'hCCF0;
defparam \PathSelector|RAM_ADDRESS[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [4]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N26
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|decode3|w_anode488w[3] (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|decode3|w_anode488w [3] = (\PathSelector|RAM_ADDRESS [13] & (!\PathSelector|RAM_ADDRESS [14] & (\PathSelector|WRITE_TO_RAM~combout  & \PathSelector|RAM_ADDRESS [15])))

	.dataa(\PathSelector|RAM_ADDRESS [13]),
	.datab(\PathSelector|RAM_ADDRESS [14]),
	.datac(\PathSelector|WRITE_TO_RAM~combout ),
	.datad(\PathSelector|RAM_ADDRESS [15]),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|decode3|w_anode488w[3] .lut_mask = 16'h2000;
defparam \MainMemory|altsyncram_component|auto_generated|decode3|w_anode488w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N20
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout  = (!\PathSelector|RAM_ADDRESS [14] & (\PathSelector|RAM_ADDRESS [13] & \PathSelector|RAM_ADDRESS [15]))

	.dataa(gnd),
	.datab(\PathSelector|RAM_ADDRESS [14]),
	.datac(\PathSelector|RAM_ADDRESS [13]),
	.datad(\PathSelector|RAM_ADDRESS [15]),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0 .lut_mask = 16'h3000;
defparam \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [4]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N22
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|decode3|w_anode478w[3] (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|decode3|w_anode478w [3] = (!\PathSelector|RAM_ADDRESS [13] & (\PathSelector|WRITE_TO_RAM~combout  & (!\PathSelector|RAM_ADDRESS [14] & \PathSelector|RAM_ADDRESS [15])))

	.dataa(\PathSelector|RAM_ADDRESS [13]),
	.datab(\PathSelector|WRITE_TO_RAM~combout ),
	.datac(\PathSelector|RAM_ADDRESS [14]),
	.datad(\PathSelector|RAM_ADDRESS [15]),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|decode3|w_anode478w[3] .lut_mask = 16'h0400;
defparam \MainMemory|altsyncram_component|auto_generated|decode3|w_anode478w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N6
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|decode3|w_anode478w[3]~0 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|decode3|w_anode478w[3]~0_combout  = (!\PathSelector|RAM_ADDRESS [13] & (!\PathSelector|RAM_ADDRESS [14] & \PathSelector|RAM_ADDRESS [15]))

	.dataa(gnd),
	.datab(\PathSelector|RAM_ADDRESS [13]),
	.datac(\PathSelector|RAM_ADDRESS [14]),
	.datad(\PathSelector|RAM_ADDRESS [15]),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode478w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|decode3|w_anode478w[3]~0 .lut_mask = 16'h0300;
defparam \MainMemory|altsyncram_component|auto_generated|decode3|w_anode478w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode478w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [4]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N30
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~20 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~20_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & (\MainMemory|altsyncram_component|auto_generated|ram_block1a44~portadataout )) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\MainMemory|altsyncram_component|auto_generated|ram_block1a36~portadataout )))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\MainMemory|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~20 .lut_mask = 16'hD9C8;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N24
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|decode3|w_anode498w[3] (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|decode3|w_anode498w [3] = (!\PathSelector|RAM_ADDRESS [13] & (\PathSelector|RAM_ADDRESS [15] & (\PathSelector|WRITE_TO_RAM~combout  & \PathSelector|RAM_ADDRESS [14])))

	.dataa(\PathSelector|RAM_ADDRESS [13]),
	.datab(\PathSelector|RAM_ADDRESS [15]),
	.datac(\PathSelector|WRITE_TO_RAM~combout ),
	.datad(\PathSelector|RAM_ADDRESS [14]),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|decode3|w_anode498w[3] .lut_mask = 16'h4000;
defparam \MainMemory|altsyncram_component|auto_generated|decode3|w_anode498w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N4
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout  = (!\PathSelector|RAM_ADDRESS [13] & (\PathSelector|RAM_ADDRESS [14] & \PathSelector|RAM_ADDRESS [15]))

	.dataa(gnd),
	.datab(\PathSelector|RAM_ADDRESS [13]),
	.datac(\PathSelector|RAM_ADDRESS [14]),
	.datad(\PathSelector|RAM_ADDRESS [15]),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0 .lut_mask = 16'h3000;
defparam \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [4]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N10
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~21 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~21_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\MainMemory|altsyncram_component|auto_generated|mux2|_~20_combout  & 
// (\MainMemory|altsyncram_component|auto_generated|ram_block1a60~portadataout )) # (!\MainMemory|altsyncram_component|auto_generated|mux2|_~20_combout  & ((\MainMemory|altsyncram_component|auto_generated|ram_block1a52~portadataout ))))) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\MainMemory|altsyncram_component|auto_generated|mux2|_~20_combout ))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\MainMemory|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datac(\MainMemory|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~21 .lut_mask = 16'hDAD0;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode559w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [4]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N6
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|decode3|w_anode431w[3] (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|decode3|w_anode431w [3] = (!\PathSelector|RAM_ADDRESS [14] & (\PathSelector|WRITE_TO_RAM~combout  & (!\PathSelector|RAM_ADDRESS [15] & !\PathSelector|RAM_ADDRESS [13])))

	.dataa(\PathSelector|RAM_ADDRESS [14]),
	.datab(\PathSelector|WRITE_TO_RAM~combout ),
	.datac(\PathSelector|RAM_ADDRESS [15]),
	.datad(\PathSelector|RAM_ADDRESS [13]),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|decode3|w_anode431w[3] .lut_mask = 16'h0004;
defparam \MainMemory|altsyncram_component|auto_generated|decode3|w_anode431w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N30
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0_combout  = (!\PathSelector|RAM_ADDRESS [14] & (!\PathSelector|RAM_ADDRESS [13] & !\PathSelector|RAM_ADDRESS [15]))

	.dataa(gnd),
	.datab(\PathSelector|RAM_ADDRESS [14]),
	.datac(\PathSelector|RAM_ADDRESS [13]),
	.datad(\PathSelector|RAM_ADDRESS [15]),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0 .lut_mask = 16'h0003;
defparam \MainMemory|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [4]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N20
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|decode3|w_anode458w[3] (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|decode3|w_anode458w [3] = (!\PathSelector|RAM_ADDRESS [13] & (\PathSelector|WRITE_TO_RAM~combout  & (!\PathSelector|RAM_ADDRESS [15] & \PathSelector|RAM_ADDRESS [14])))

	.dataa(\PathSelector|RAM_ADDRESS [13]),
	.datab(\PathSelector|WRITE_TO_RAM~combout ),
	.datac(\PathSelector|RAM_ADDRESS [15]),
	.datad(\PathSelector|RAM_ADDRESS [14]),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|decode3|w_anode458w[3] .lut_mask = 16'h0400;
defparam \MainMemory|altsyncram_component|auto_generated|decode3|w_anode458w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N24
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode548w[3]~0 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode548w[3]~0_combout  = (!\PathSelector|RAM_ADDRESS [13] & (\PathSelector|RAM_ADDRESS [14] & !\PathSelector|RAM_ADDRESS [15]))

	.dataa(gnd),
	.datab(\PathSelector|RAM_ADDRESS [13]),
	.datac(\PathSelector|RAM_ADDRESS [14]),
	.datad(\PathSelector|RAM_ADDRESS [15]),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode548w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode548w[3]~0 .lut_mask = 16'h0030;
defparam \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode548w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode548w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [4]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N8
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~22 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~22_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\MainMemory|altsyncram_component|auto_generated|ram_block1a20~portadataout ) # 
// (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & (\MainMemory|altsyncram_component|auto_generated|ram_block1a4~portadataout  & 
// ((!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\MainMemory|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~22 .lut_mask = 16'hCCE2;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N26
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|decode3|w_anode448w[3] (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|decode3|w_anode448w [3] = (\PathSelector|RAM_ADDRESS [13] & (\PathSelector|WRITE_TO_RAM~combout  & (!\PathSelector|RAM_ADDRESS [14] & !\PathSelector|RAM_ADDRESS [15])))

	.dataa(\PathSelector|RAM_ADDRESS [13]),
	.datab(\PathSelector|WRITE_TO_RAM~combout ),
	.datac(\PathSelector|RAM_ADDRESS [14]),
	.datad(\PathSelector|RAM_ADDRESS [15]),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|decode3|w_anode448w[3] .lut_mask = 16'h0008;
defparam \MainMemory|altsyncram_component|auto_generated|decode3|w_anode448w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N10
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode537w[3]~0 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode537w[3]~0_combout  = (!\PathSelector|RAM_ADDRESS [14] & (\PathSelector|RAM_ADDRESS [13] & !\PathSelector|RAM_ADDRESS [15]))

	.dataa(gnd),
	.datab(\PathSelector|RAM_ADDRESS [14]),
	.datac(\PathSelector|RAM_ADDRESS [13]),
	.datad(\PathSelector|RAM_ADDRESS [15]),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode537w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode537w[3]~0 .lut_mask = 16'h0030;
defparam \MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode537w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y11_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode537w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [4]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N2
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~23 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~23_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\MainMemory|altsyncram_component|auto_generated|mux2|_~22_combout  & 
// (\MainMemory|altsyncram_component|auto_generated|ram_block1a28~portadataout )) # (!\MainMemory|altsyncram_component|auto_generated|mux2|_~22_combout  & ((\MainMemory|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\MainMemory|altsyncram_component|auto_generated|mux2|_~22_combout ))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datab(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\MainMemory|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~23 .lut_mask = 16'hBCB0;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N24
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~24 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~24_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [2] & (\MainMemory|altsyncram_component|auto_generated|mux2|_~21_combout )) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\MainMemory|altsyncram_component|auto_generated|mux2|_~23_combout )))

	.dataa(gnd),
	.datab(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\MainMemory|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~24 .lut_mask = 16'hF3C0;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N18
cycloneive_lcell_comb \Processor|Muxer|Mux11~2 (
// Equation(s):
// \Processor|Muxer|Mux11~2_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & (\Processor|CUnit|REG_IN_B_BUS [0])) # (!\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|CUnit|REG_IN_B_BUS [0] & (!\Processor|PROGRAM_COUNTER|OUT [4])) # 
// (!\Processor|CUnit|REG_IN_B_BUS [0] & ((!\MainMemory|altsyncram_component|auto_generated|mux2|_~24_combout )))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datac(\Processor|PROGRAM_COUNTER|OUT [4]),
	.datad(\MainMemory|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux11~2 .lut_mask = 16'h8C9D;
defparam \Processor|Muxer|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N12
cycloneive_lcell_comb \Processor|Muxer|Mux11~3 (
// Equation(s):
// \Processor|Muxer|Mux11~3_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|Muxer|Mux11~2_combout  & ((!\Processor|REGISTER_02|OUT [4]))) # (!\Processor|Muxer|Mux11~2_combout  & (!\Processor|REGISTER_01|OUT [4])))) # 
// (!\Processor|CUnit|REG_IN_B_BUS [1] & (((\Processor|Muxer|Mux11~2_combout ))))

	.dataa(\Processor|REGISTER_01|OUT [4]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|REGISTER_02|OUT [4]),
	.datad(\Processor|Muxer|Mux11~2_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux11~3 .lut_mask = 16'h3F44;
defparam \Processor|Muxer|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N20
cycloneive_lcell_comb \Processor|ALUnit|Add0~14 (
// Equation(s):
// \Processor|ALUnit|Add0~14_combout  = (\Processor|CUnit|ALU_OP [2]) # ((\Processor|CUnit|REG_IN_B_BUS [2] & (\Processor|Muxer|Mux11~1_combout )) # (!\Processor|CUnit|REG_IN_B_BUS [2] & ((\Processor|Muxer|Mux11~3_combout ))))

	.dataa(\Processor|CUnit|ALU_OP [2]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datac(\Processor|Muxer|Mux11~1_combout ),
	.datad(\Processor|Muxer|Mux11~3_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~14 .lut_mask = 16'hFBEA;
defparam \Processor|ALUnit|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N23
dffeas \Communicator|RX_UNIT|CACHE[3] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Communicator|RX_UNIT|CACHE [4]),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Communicator|RX_UNIT|CACHE[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|RX_UNIT|CACHE [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|RX_UNIT|CACHE[3] .is_wysiwyg = "true";
defparam \Communicator|RX_UNIT|CACHE[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N14
cycloneive_lcell_comb \Communicator|RX_UNIT|CACHE[2]~feeder (
// Equation(s):
// \Communicator|RX_UNIT|CACHE[2]~feeder_combout  = \Communicator|RX_UNIT|CACHE [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Communicator|RX_UNIT|CACHE [3]),
	.cin(gnd),
	.combout(\Communicator|RX_UNIT|CACHE[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|RX_UNIT|CACHE[2]~feeder .lut_mask = 16'hFF00;
defparam \Communicator|RX_UNIT|CACHE[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N15
dffeas \Communicator|RX_UNIT|CACHE[2] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|RX_UNIT|CACHE[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Communicator|RX_UNIT|CACHE[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|RX_UNIT|CACHE [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|RX_UNIT|CACHE[2] .is_wysiwyg = "true";
defparam \Communicator|RX_UNIT|CACHE[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N30
cycloneive_lcell_comb \PathSelector|Selector2~0 (
// Equation(s):
// \PathSelector|Selector2~0_combout  = (\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & ((\Processor|Muxer|Mux13~4_combout ))) # (!\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & (\Communicator|RX_UNIT|CACHE [2]))

	.dataa(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.datab(gnd),
	.datac(\Communicator|RX_UNIT|CACHE [2]),
	.datad(\Processor|Muxer|Mux13~4_combout ),
	.cin(gnd),
	.combout(\PathSelector|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|Selector2~0 .lut_mask = 16'hFA50;
defparam \PathSelector|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N26
cycloneive_lcell_comb \PathSelector|RAM_DATA_BUS[2] (
// Equation(s):
// \PathSelector|RAM_DATA_BUS [2] = (GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & (\PathSelector|Selector2~0_combout )) # (!GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & ((\PathSelector|RAM_DATA_BUS [2])))

	.dataa(gnd),
	.datab(\PathSelector|Selector2~0_combout ),
	.datac(\PathSelector|RAM_DATA_BUS [2]),
	.datad(\PathSelector|WideNor0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PathSelector|RAM_DATA_BUS [2]),
	.cout());
// synopsys translate_off
defparam \PathSelector|RAM_DATA_BUS[2] .lut_mask = 16'hCCF0;
defparam \PathSelector|RAM_DATA_BUS[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode537w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [2]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode559w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [2]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [2]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode548w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [2]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N0
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~12 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~12_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\MainMemory|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) # (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\MainMemory|altsyncram_component|auto_generated|ram_block1a2~portadataout )))

	.dataa(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\MainMemory|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~12 .lut_mask = 16'hBA98;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N30
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~13 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~13_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\MainMemory|altsyncram_component|auto_generated|mux2|_~12_combout  & 
// ((\MainMemory|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) # (!\MainMemory|altsyncram_component|auto_generated|mux2|_~12_combout  & (\MainMemory|altsyncram_component|auto_generated|ram_block1a10~portadataout )))) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\MainMemory|altsyncram_component|auto_generated|mux2|_~12_combout ))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\MainMemory|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~13 .lut_mask = 16'hF388;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [2]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [2]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode478w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [2]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [2]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N20
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~10 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~10_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\MainMemory|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & (\MainMemory|altsyncram_component|auto_generated|ram_block1a34~portadataout ))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\MainMemory|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~10 .lut_mask = 16'hDC98;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N2
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~11 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~11_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\MainMemory|altsyncram_component|auto_generated|mux2|_~10_combout  & 
// ((\MainMemory|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) # (!\MainMemory|altsyncram_component|auto_generated|mux2|_~10_combout  & (\MainMemory|altsyncram_component|auto_generated|ram_block1a50~portadataout )))) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\MainMemory|altsyncram_component|auto_generated|mux2|_~10_combout ))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datab(\MainMemory|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datac(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\MainMemory|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~11 .lut_mask = 16'hCFA0;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N28
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~14 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~14_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\MainMemory|altsyncram_component|auto_generated|mux2|_~11_combout ))) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [2] & (\MainMemory|altsyncram_component|auto_generated|mux2|_~13_combout ))

	.dataa(\MainMemory|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.datab(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(\MainMemory|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~14 .lut_mask = 16'hEE22;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N24
cycloneive_lcell_comb \Processor|Muxer|Mux13~2 (
// Equation(s):
// \Processor|Muxer|Mux13~2_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & ((\Processor|CUnit|REG_IN_B_BUS [1]) # ((!\Processor|PROGRAM_COUNTER|OUT [2])))) # (!\Processor|CUnit|REG_IN_B_BUS [0] & (!\Processor|CUnit|REG_IN_B_BUS [1] & 
// (!\MainMemory|altsyncram_component|auto_generated|mux2|_~14_combout )))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\MainMemory|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.datad(\Processor|PROGRAM_COUNTER|OUT [2]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux13~2 .lut_mask = 16'h89AB;
defparam \Processor|Muxer|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N6
cycloneive_lcell_comb \Processor|Muxer|Mux13~3 (
// Equation(s):
// \Processor|Muxer|Mux13~3_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|Muxer|Mux13~2_combout  & ((!\Processor|REGISTER_02|OUT [2]))) # (!\Processor|Muxer|Mux13~2_combout  & (!\Processor|REGISTER_01|OUT [2])))) # 
// (!\Processor|CUnit|REG_IN_B_BUS [1] & (((\Processor|Muxer|Mux13~2_combout ))))

	.dataa(\Processor|REGISTER_01|OUT [2]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|REGISTER_02|OUT [2]),
	.datad(\Processor|Muxer|Mux13~2_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux13~3 .lut_mask = 16'h3F44;
defparam \Processor|Muxer|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N8
cycloneive_lcell_comb \Processor|ALUnit|Add0~8 (
// Equation(s):
// \Processor|ALUnit|Add0~8_combout  = (\Processor|CUnit|ALU_OP [2]) # ((\Processor|CUnit|REG_IN_B_BUS [2] & (\Processor|Muxer|Mux13~1_combout )) # (!\Processor|CUnit|REG_IN_B_BUS [2] & ((\Processor|Muxer|Mux13~3_combout ))))

	.dataa(\Processor|Muxer|Mux13~1_combout ),
	.datab(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datac(\Processor|CUnit|ALU_OP [2]),
	.datad(\Processor|Muxer|Mux13~3_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~8 .lut_mask = 16'hFBF8;
defparam \Processor|ALUnit|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N5
dffeas \Communicator|RX_UNIT|CACHE[1] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Communicator|RX_UNIT|CACHE [2]),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Communicator|RX_UNIT|CACHE[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|RX_UNIT|CACHE [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|RX_UNIT|CACHE[1] .is_wysiwyg = "true";
defparam \Communicator|RX_UNIT|CACHE[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N12
cycloneive_lcell_comb \PathSelector|Selector1~0 (
// Equation(s):
// \PathSelector|Selector1~0_combout  = (\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & ((\Processor|Muxer|Mux14~4_combout ))) # (!\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & (\Communicator|RX_UNIT|CACHE [1]))

	.dataa(gnd),
	.datab(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.datac(\Communicator|RX_UNIT|CACHE [1]),
	.datad(\Processor|Muxer|Mux14~4_combout ),
	.cin(gnd),
	.combout(\PathSelector|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|Selector1~0 .lut_mask = 16'hFC30;
defparam \PathSelector|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N4
cycloneive_lcell_comb \PathSelector|RAM_DATA_BUS[1] (
// Equation(s):
// \PathSelector|RAM_DATA_BUS [1] = (GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & ((\PathSelector|Selector1~0_combout ))) # (!GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & (\PathSelector|RAM_DATA_BUS [1]))

	.dataa(\PathSelector|RAM_DATA_BUS [1]),
	.datab(\PathSelector|Selector1~0_combout ),
	.datac(gnd),
	.datad(\PathSelector|WideNor0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PathSelector|RAM_DATA_BUS [1]),
	.cout());
// synopsys translate_off
defparam \PathSelector|RAM_DATA_BUS[1] .lut_mask = 16'hCCAA;
defparam \PathSelector|RAM_DATA_BUS[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [1]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [1]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [1]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode478w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [1]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N18
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~5 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~5_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & (\MainMemory|altsyncram_component|auto_generated|ram_block1a41~portadataout )) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\MainMemory|altsyncram_component|auto_generated|ram_block1a33~portadataout )))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\MainMemory|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datac(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\MainMemory|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~5 .lut_mask = 16'hE5E0;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N14
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~6 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~6_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\MainMemory|altsyncram_component|auto_generated|mux2|_~5_combout  & 
// (\MainMemory|altsyncram_component|auto_generated|ram_block1a57~portadataout )) # (!\MainMemory|altsyncram_component|auto_generated|mux2|_~5_combout  & ((\MainMemory|altsyncram_component|auto_generated|ram_block1a49~portadataout ))))) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\MainMemory|altsyncram_component|auto_generated|mux2|_~5_combout ))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\MainMemory|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datac(\MainMemory|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~6 .lut_mask = 16'hDDA0;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode537w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [1]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode559w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [1]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [1]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode548w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [1]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N0
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~7 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~7_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\MainMemory|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & (\MainMemory|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\MainMemory|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~7 .lut_mask = 16'hF2C2;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N16
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~8 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~8_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\MainMemory|altsyncram_component|auto_generated|mux2|_~7_combout  & 
// ((\MainMemory|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # (!\MainMemory|altsyncram_component|auto_generated|mux2|_~7_combout  & (\MainMemory|altsyncram_component|auto_generated|ram_block1a9~portadataout )))) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\MainMemory|altsyncram_component|auto_generated|mux2|_~7_combout ))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(\MainMemory|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datac(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\MainMemory|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~8 .lut_mask = 16'hCFA0;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N24
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~9 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~9_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [2] & (\MainMemory|altsyncram_component|auto_generated|mux2|_~6_combout )) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\MainMemory|altsyncram_component|auto_generated|mux2|_~8_combout )))

	.dataa(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(\MainMemory|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~9 .lut_mask = 16'hF5A0;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N2
cycloneive_lcell_comb \Processor|Muxer|Mux14~2 (
// Equation(s):
// \Processor|Muxer|Mux14~2_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & ((\Processor|CUnit|REG_IN_B_BUS [1]) # ((!\Processor|PROGRAM_COUNTER|OUT [1])))) # (!\Processor|CUnit|REG_IN_B_BUS [0] & (!\Processor|CUnit|REG_IN_B_BUS [1] & 
// (!\MainMemory|altsyncram_component|auto_generated|mux2|_~9_combout )))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\MainMemory|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datad(\Processor|PROGRAM_COUNTER|OUT [1]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux14~2 .lut_mask = 16'h89AB;
defparam \Processor|Muxer|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N0
cycloneive_lcell_comb \Processor|Muxer|Mux14~3 (
// Equation(s):
// \Processor|Muxer|Mux14~3_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|Muxer|Mux14~2_combout  & ((!\Processor|REGISTER_02|OUT [1]))) # (!\Processor|Muxer|Mux14~2_combout  & (!\Processor|REGISTER_01|OUT [1])))) # 
// (!\Processor|CUnit|REG_IN_B_BUS [1] & (((\Processor|Muxer|Mux14~2_combout ))))

	.dataa(\Processor|REGISTER_01|OUT [1]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|REGISTER_02|OUT [1]),
	.datad(\Processor|Muxer|Mux14~2_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux14~3 .lut_mask = 16'h3F44;
defparam \Processor|Muxer|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N8
cycloneive_lcell_comb \Processor|ALUnit|Add0~5 (
// Equation(s):
// \Processor|ALUnit|Add0~5_combout  = (\Processor|CUnit|ALU_OP [2]) # ((\Processor|CUnit|REG_IN_B_BUS [2] & (\Processor|Muxer|Mux14~1_combout )) # (!\Processor|CUnit|REG_IN_B_BUS [2] & ((\Processor|Muxer|Mux14~3_combout ))))

	.dataa(\Processor|Muxer|Mux14~1_combout ),
	.datab(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datac(\Processor|CUnit|ALU_OP [2]),
	.datad(\Processor|Muxer|Mux14~3_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~5 .lut_mask = 16'hFBF8;
defparam \Processor|ALUnit|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N16
cycloneive_lcell_comb \Processor|ALUnit|Add0~2 (
// Equation(s):
// \Processor|ALUnit|Add0~2_cout  = CARRY(\Processor|CUnit|ALU_OP [0])

	.dataa(\Processor|CUnit|ALU_OP [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Processor|ALUnit|Add0~2_cout ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~2 .lut_mask = 16'h00AA;
defparam \Processor|ALUnit|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N18
cycloneive_lcell_comb \Processor|ALUnit|Add0~3 (
// Equation(s):
// \Processor|ALUnit|Add0~3_combout  = (\Processor|REGISTER_AC|OUT [0] & ((\Processor|ALUnit|Add0~0_combout  & (\Processor|ALUnit|Add0~2_cout  & VCC)) # (!\Processor|ALUnit|Add0~0_combout  & (!\Processor|ALUnit|Add0~2_cout )))) # (!\Processor|REGISTER_AC|OUT 
// [0] & ((\Processor|ALUnit|Add0~0_combout  & (!\Processor|ALUnit|Add0~2_cout )) # (!\Processor|ALUnit|Add0~0_combout  & ((\Processor|ALUnit|Add0~2_cout ) # (GND)))))
// \Processor|ALUnit|Add0~4  = CARRY((\Processor|REGISTER_AC|OUT [0] & (!\Processor|ALUnit|Add0~0_combout  & !\Processor|ALUnit|Add0~2_cout )) # (!\Processor|REGISTER_AC|OUT [0] & ((!\Processor|ALUnit|Add0~2_cout ) # (!\Processor|ALUnit|Add0~0_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [0]),
	.datab(\Processor|ALUnit|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~2_cout ),
	.combout(\Processor|ALUnit|Add0~3_combout ),
	.cout(\Processor|ALUnit|Add0~4 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~3 .lut_mask = 16'h9617;
defparam \Processor|ALUnit|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N20
cycloneive_lcell_comb \Processor|ALUnit|Add0~6 (
// Equation(s):
// \Processor|ALUnit|Add0~6_combout  = ((\Processor|REGISTER_AC|OUT [1] $ (\Processor|ALUnit|Add0~5_combout  $ (!\Processor|ALUnit|Add0~4 )))) # (GND)
// \Processor|ALUnit|Add0~7  = CARRY((\Processor|REGISTER_AC|OUT [1] & ((\Processor|ALUnit|Add0~5_combout ) # (!\Processor|ALUnit|Add0~4 ))) # (!\Processor|REGISTER_AC|OUT [1] & (\Processor|ALUnit|Add0~5_combout  & !\Processor|ALUnit|Add0~4 )))

	.dataa(\Processor|REGISTER_AC|OUT [1]),
	.datab(\Processor|ALUnit|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~4 ),
	.combout(\Processor|ALUnit|Add0~6_combout ),
	.cout(\Processor|ALUnit|Add0~7 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~6 .lut_mask = 16'h698E;
defparam \Processor|ALUnit|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N22
cycloneive_lcell_comb \Processor|ALUnit|Add0~9 (
// Equation(s):
// \Processor|ALUnit|Add0~9_combout  = (\Processor|ALUnit|Add0~8_combout  & ((\Processor|REGISTER_AC|OUT [2] & (\Processor|ALUnit|Add0~7  & VCC)) # (!\Processor|REGISTER_AC|OUT [2] & (!\Processor|ALUnit|Add0~7 )))) # (!\Processor|ALUnit|Add0~8_combout  & 
// ((\Processor|REGISTER_AC|OUT [2] & (!\Processor|ALUnit|Add0~7 )) # (!\Processor|REGISTER_AC|OUT [2] & ((\Processor|ALUnit|Add0~7 ) # (GND)))))
// \Processor|ALUnit|Add0~10  = CARRY((\Processor|ALUnit|Add0~8_combout  & (!\Processor|REGISTER_AC|OUT [2] & !\Processor|ALUnit|Add0~7 )) # (!\Processor|ALUnit|Add0~8_combout  & ((!\Processor|ALUnit|Add0~7 ) # (!\Processor|REGISTER_AC|OUT [2]))))

	.dataa(\Processor|ALUnit|Add0~8_combout ),
	.datab(\Processor|REGISTER_AC|OUT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~7 ),
	.combout(\Processor|ALUnit|Add0~9_combout ),
	.cout(\Processor|ALUnit|Add0~10 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~9 .lut_mask = 16'h9617;
defparam \Processor|ALUnit|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N24
cycloneive_lcell_comb \Processor|ALUnit|Add0~12 (
// Equation(s):
// \Processor|ALUnit|Add0~12_combout  = ((\Processor|REGISTER_AC|OUT [3] $ (\Processor|ALUnit|Add0~11_combout  $ (!\Processor|ALUnit|Add0~10 )))) # (GND)
// \Processor|ALUnit|Add0~13  = CARRY((\Processor|REGISTER_AC|OUT [3] & ((\Processor|ALUnit|Add0~11_combout ) # (!\Processor|ALUnit|Add0~10 ))) # (!\Processor|REGISTER_AC|OUT [3] & (\Processor|ALUnit|Add0~11_combout  & !\Processor|ALUnit|Add0~10 )))

	.dataa(\Processor|REGISTER_AC|OUT [3]),
	.datab(\Processor|ALUnit|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~10 ),
	.combout(\Processor|ALUnit|Add0~12_combout ),
	.cout(\Processor|ALUnit|Add0~13 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~12 .lut_mask = 16'h698E;
defparam \Processor|ALUnit|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N26
cycloneive_lcell_comb \Processor|ALUnit|Add0~15 (
// Equation(s):
// \Processor|ALUnit|Add0~15_combout  = (\Processor|ALUnit|Add0~14_combout  & ((\Processor|REGISTER_AC|OUT [4] & (\Processor|ALUnit|Add0~13  & VCC)) # (!\Processor|REGISTER_AC|OUT [4] & (!\Processor|ALUnit|Add0~13 )))) # (!\Processor|ALUnit|Add0~14_combout  
// & ((\Processor|REGISTER_AC|OUT [4] & (!\Processor|ALUnit|Add0~13 )) # (!\Processor|REGISTER_AC|OUT [4] & ((\Processor|ALUnit|Add0~13 ) # (GND)))))
// \Processor|ALUnit|Add0~16  = CARRY((\Processor|ALUnit|Add0~14_combout  & (!\Processor|REGISTER_AC|OUT [4] & !\Processor|ALUnit|Add0~13 )) # (!\Processor|ALUnit|Add0~14_combout  & ((!\Processor|ALUnit|Add0~13 ) # (!\Processor|REGISTER_AC|OUT [4]))))

	.dataa(\Processor|ALUnit|Add0~14_combout ),
	.datab(\Processor|REGISTER_AC|OUT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~13 ),
	.combout(\Processor|ALUnit|Add0~15_combout ),
	.cout(\Processor|ALUnit|Add0~16 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~15 .lut_mask = 16'h9617;
defparam \Processor|ALUnit|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N28
cycloneive_lcell_comb \Processor|ALUnit|Add0~18 (
// Equation(s):
// \Processor|ALUnit|Add0~18_combout  = ((\Processor|REGISTER_AC|OUT [5] $ (\Processor|ALUnit|Add0~17_combout  $ (!\Processor|ALUnit|Add0~16 )))) # (GND)
// \Processor|ALUnit|Add0~19  = CARRY((\Processor|REGISTER_AC|OUT [5] & ((\Processor|ALUnit|Add0~17_combout ) # (!\Processor|ALUnit|Add0~16 ))) # (!\Processor|REGISTER_AC|OUT [5] & (\Processor|ALUnit|Add0~17_combout  & !\Processor|ALUnit|Add0~16 )))

	.dataa(\Processor|REGISTER_AC|OUT [5]),
	.datab(\Processor|ALUnit|Add0~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~16 ),
	.combout(\Processor|ALUnit|Add0~18_combout ),
	.cout(\Processor|ALUnit|Add0~19 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~18 .lut_mask = 16'h698E;
defparam \Processor|ALUnit|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N30
cycloneive_lcell_comb \Processor|ALUnit|Add0~21 (
// Equation(s):
// \Processor|ALUnit|Add0~21_combout  = (\Processor|REGISTER_AC|OUT [6] & ((\Processor|ALUnit|Add0~20_combout  & (\Processor|ALUnit|Add0~19  & VCC)) # (!\Processor|ALUnit|Add0~20_combout  & (!\Processor|ALUnit|Add0~19 )))) # (!\Processor|REGISTER_AC|OUT [6] 
// & ((\Processor|ALUnit|Add0~20_combout  & (!\Processor|ALUnit|Add0~19 )) # (!\Processor|ALUnit|Add0~20_combout  & ((\Processor|ALUnit|Add0~19 ) # (GND)))))
// \Processor|ALUnit|Add0~22  = CARRY((\Processor|REGISTER_AC|OUT [6] & (!\Processor|ALUnit|Add0~20_combout  & !\Processor|ALUnit|Add0~19 )) # (!\Processor|REGISTER_AC|OUT [6] & ((!\Processor|ALUnit|Add0~19 ) # (!\Processor|ALUnit|Add0~20_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [6]),
	.datab(\Processor|ALUnit|Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~19 ),
	.combout(\Processor|ALUnit|Add0~21_combout ),
	.cout(\Processor|ALUnit|Add0~22 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~21 .lut_mask = 16'h9617;
defparam \Processor|ALUnit|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N30
cycloneive_lcell_comb \Processor|ALUnit|Mux9~0 (
// Equation(s):
// \Processor|ALUnit|Mux9~0_combout  = (\Processor|ALUnit|Mux13~2_combout  & (((\Processor|Muxer|Mux8~4_combout  & \Processor|ALUnit|Mux13~1_combout )))) # (!\Processor|ALUnit|Mux13~2_combout  & ((\Processor|ALUnit|Add0~24_combout ) # 
// ((!\Processor|ALUnit|Mux13~1_combout ))))

	.dataa(\Processor|ALUnit|Add0~24_combout ),
	.datab(\Processor|Muxer|Mux8~4_combout ),
	.datac(\Processor|ALUnit|Mux13~2_combout ),
	.datad(\Processor|ALUnit|Mux13~1_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux9~0 .lut_mask = 16'hCA0F;
defparam \Processor|ALUnit|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N8
cycloneive_lcell_comb \Processor|ALUnit|C_bus~5 (
// Equation(s):
// \Processor|ALUnit|C_bus~5_combout  = (\Processor|REGISTER_AC|OUT [7] & ((\Processor|CUnit|REG_IN_B_BUS [2] & ((\Processor|Muxer|Mux8~1_combout ))) # (!\Processor|CUnit|REG_IN_B_BUS [2] & (\Processor|Muxer|Mux8~3_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [7]),
	.datab(\Processor|Muxer|Mux8~3_combout ),
	.datac(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datad(\Processor|Muxer|Mux8~1_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus~5 .lut_mask = 16'hA808;
defparam \Processor|ALUnit|C_bus~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N24
cycloneive_lcell_comb \Processor|ALUnit|Mux9~1 (
// Equation(s):
// \Processor|ALUnit|Mux9~1_combout  = (\Processor|ALUnit|Mux9~0_combout  & (((\Processor|ALUnit|Mux13~0_combout ) # (\Processor|ALUnit|C_bus~5_combout )))) # (!\Processor|ALUnit|Mux9~0_combout  & (\Processor|REGISTER_AC|OUT [5] & 
// (!\Processor|ALUnit|Mux13~0_combout )))

	.dataa(\Processor|REGISTER_AC|OUT [5]),
	.datab(\Processor|ALUnit|Mux9~0_combout ),
	.datac(\Processor|ALUnit|Mux13~0_combout ),
	.datad(\Processor|ALUnit|C_bus~5_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux9~1 .lut_mask = 16'hCEC2;
defparam \Processor|ALUnit|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N20
cycloneive_lcell_comb \Processor|ALUnit|Mux9~2 (
// Equation(s):
// \Processor|ALUnit|Mux9~2_combout  = (\Processor|CUnit|ALU_OP [1] & ((\Processor|CUnit|ALU_OP [2] & ((\Processor|REGISTER_AC|OUT [8]))) # (!\Processor|CUnit|ALU_OP [2] & (\Processor|ALUnit|Mux9~1_combout )))) # (!\Processor|CUnit|ALU_OP [1] & 
// (\Processor|ALUnit|Mux9~1_combout ))

	.dataa(\Processor|CUnit|ALU_OP [1]),
	.datab(\Processor|ALUnit|Mux9~1_combout ),
	.datac(\Processor|CUnit|ALU_OP [2]),
	.datad(\Processor|REGISTER_AC|OUT [8]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux9~2 .lut_mask = 16'hEC4C;
defparam \Processor|ALUnit|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N22
cycloneive_lcell_comb \Processor|ALUnit|C_bus[7] (
// Equation(s):
// \Processor|ALUnit|C_bus [7] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|C_bus [7])) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|Mux9~2_combout )))

	.dataa(\Processor|ALUnit|C_bus [7]),
	.datab(gnd),
	.datac(\Processor|ALUnit|Mux9~2_combout ),
	.datad(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [7]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[7] .lut_mask = 16'hAAF0;
defparam \Processor|ALUnit|C_bus[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N15
dffeas \Processor|REGISTER_AC|OUT[7] (
	.clk(\Processor|Clock|TICK~q ),
	.d(\Processor|REGISTER_AC|OUT[7]~31_combout ),
	.asdata(\Processor|ALUnit|C_bus [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AC|OUT[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[7] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N0
cycloneive_lcell_comb \Processor|ALUnit|Mux10~0 (
// Equation(s):
// \Processor|ALUnit|Mux10~0_combout  = (\Processor|ALUnit|Mux13~1_combout  & ((\Processor|ALUnit|Mux13~2_combout  & ((\Processor|Muxer|Mux7~4_combout ))) # (!\Processor|ALUnit|Mux13~2_combout  & (\Processor|ALUnit|Add0~27_combout )))) # 
// (!\Processor|ALUnit|Mux13~1_combout  & (((!\Processor|ALUnit|Mux13~2_combout ))))

	.dataa(\Processor|ALUnit|Add0~27_combout ),
	.datab(\Processor|ALUnit|Mux13~1_combout ),
	.datac(\Processor|Muxer|Mux7~4_combout ),
	.datad(\Processor|ALUnit|Mux13~2_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux10~0 .lut_mask = 16'hC0BB;
defparam \Processor|ALUnit|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N24
cycloneive_lcell_comb \Processor|ALUnit|C_bus~6 (
// Equation(s):
// \Processor|ALUnit|C_bus~6_combout  = (!\Processor|Muxer|Mux7~4_combout  & \Processor|REGISTER_AC|OUT [8])

	.dataa(\Processor|Muxer|Mux7~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|REGISTER_AC|OUT [8]),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus~6_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus~6 .lut_mask = 16'h5500;
defparam \Processor|ALUnit|C_bus~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N26
cycloneive_lcell_comb \Processor|ALUnit|Mux10~1 (
// Equation(s):
// \Processor|ALUnit|Mux10~1_combout  = (\Processor|ALUnit|Mux10~0_combout  & (((\Processor|ALUnit|Mux13~0_combout ) # (\Processor|ALUnit|C_bus~6_combout )))) # (!\Processor|ALUnit|Mux10~0_combout  & (\Processor|REGISTER_AC|OUT [6] & 
// (!\Processor|ALUnit|Mux13~0_combout )))

	.dataa(\Processor|ALUnit|Mux10~0_combout ),
	.datab(\Processor|REGISTER_AC|OUT [6]),
	.datac(\Processor|ALUnit|Mux13~0_combout ),
	.datad(\Processor|ALUnit|C_bus~6_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux10~1 .lut_mask = 16'hAEA4;
defparam \Processor|ALUnit|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N18
cycloneive_lcell_comb \Processor|ALUnit|Mux10~2 (
// Equation(s):
// \Processor|ALUnit|Mux10~2_combout  = (\Processor|CUnit|ALU_OP [1] & ((\Processor|CUnit|ALU_OP [2] & ((\Processor|REGISTER_AC|OUT [9]))) # (!\Processor|CUnit|ALU_OP [2] & (\Processor|ALUnit|Mux10~1_combout )))) # (!\Processor|CUnit|ALU_OP [1] & 
// (((\Processor|ALUnit|Mux10~1_combout ))))

	.dataa(\Processor|CUnit|ALU_OP [1]),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(\Processor|ALUnit|Mux10~1_combout ),
	.datad(\Processor|REGISTER_AC|OUT [9]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux10~2 .lut_mask = 16'hF870;
defparam \Processor|ALUnit|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N8
cycloneive_lcell_comb \Processor|ALUnit|C_bus[8] (
// Equation(s):
// \Processor|ALUnit|C_bus [8] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|C_bus [8])) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|Mux10~2_combout )))

	.dataa(gnd),
	.datab(\Processor|ALUnit|C_bus [8]),
	.datac(\Processor|ALUnit|Mux10~2_combout ),
	.datad(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [8]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[8] .lut_mask = 16'hCCF0;
defparam \Processor|ALUnit|C_bus[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N17
dffeas \Processor|REGISTER_AC|OUT[8] (
	.clk(\Processor|Clock|TICK~q ),
	.d(\Processor|REGISTER_AC|OUT[8]~33_combout ),
	.asdata(\Processor|ALUnit|C_bus [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AC|OUT[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[8] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N24
cycloneive_lcell_comb \Processor|Muxer|Mux7~0 (
// Equation(s):
// \Processor|Muxer|Mux7~0_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & \Processor|PROGRAM_COUNTER|OUT [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datad(\Processor|PROGRAM_COUNTER|OUT [8]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux7~0 .lut_mask = 16'hF000;
defparam \Processor|Muxer|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N22
cycloneive_lcell_comb \Processor|Muxer|Mux7~1 (
// Equation(s):
// \Processor|Muxer|Mux7~1_combout  = (\Processor|Muxer|Mux1~1_combout  & ((\Processor|Muxer|Mux1~2_combout  & (\Processor|REGISTER_AC|OUT [8])) # (!\Processor|Muxer|Mux1~2_combout  & ((\Processor|Muxer|Mux7~0_combout ))))) # 
// (!\Processor|Muxer|Mux1~1_combout  & (((!\Processor|Muxer|Mux1~2_combout ))))

	.dataa(\Processor|Muxer|Mux1~1_combout ),
	.datab(\Processor|REGISTER_AC|OUT [8]),
	.datac(\Processor|Muxer|Mux1~2_combout ),
	.datad(\Processor|Muxer|Mux7~0_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux7~1 .lut_mask = 16'h8F85;
defparam \Processor|Muxer|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N18
cycloneive_lcell_comb \Processor|Muxer|Mux7~2 (
// Equation(s):
// \Processor|Muxer|Mux7~2_combout  = (\Processor|Muxer|Mux1~0_combout  & (((\Processor|Muxer|Mux7~1_combout )))) # (!\Processor|Muxer|Mux1~0_combout  & ((\Processor|Muxer|Mux7~1_combout  & (\Processor|REGISTER_03|OUT [8])) # 
// (!\Processor|Muxer|Mux7~1_combout  & ((\Processor|GENERAL_REGISTER|OUT [8])))))

	.dataa(\Processor|REGISTER_03|OUT [8]),
	.datab(\Processor|GENERAL_REGISTER|OUT [8]),
	.datac(\Processor|Muxer|Mux1~0_combout ),
	.datad(\Processor|Muxer|Mux7~1_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux7~2 .lut_mask = 16'hFA0C;
defparam \Processor|Muxer|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N6
cycloneive_lcell_comb \Processor|Muxer|Mux7~4 (
// Equation(s):
// \Processor|Muxer|Mux7~4_combout  = (\Processor|CUnit|REG_IN_B_BUS [2] & (((\Processor|Muxer|Mux7~2_combout )))) # (!\Processor|CUnit|REG_IN_B_BUS [2] & ((\Processor|CUnit|REG_IN_B_BUS [1] & (\Processor|Muxer|Mux7~3_combout )) # 
// (!\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|Muxer|Mux7~2_combout )))))

	.dataa(\Processor|Muxer|Mux7~3_combout ),
	.datab(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datac(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datad(\Processor|Muxer|Mux7~2_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux7~4 .lut_mask = 16'hEF20;
defparam \Processor|Muxer|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N23
dffeas \Processor|REGISTER_AR|OUT[8] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux7~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[8] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N22
cycloneive_lcell_comb \PathSelector|Selector16~0 (
// Equation(s):
// \PathSelector|Selector16~0_combout  = (\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & (\Processor|REGISTER_AR|OUT [8])) # (!\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & ((\Bridge|RAM_ADDRESS [8])))

	.dataa(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.datab(gnd),
	.datac(\Processor|REGISTER_AR|OUT [8]),
	.datad(\Bridge|RAM_ADDRESS [8]),
	.cin(gnd),
	.combout(\PathSelector|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|Selector16~0 .lut_mask = 16'hF5A0;
defparam \PathSelector|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N4
cycloneive_lcell_comb \PathSelector|RAM_ADDRESS[8] (
// Equation(s):
// \PathSelector|RAM_ADDRESS [8] = (GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & ((\PathSelector|Selector16~0_combout ))) # (!GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & (\PathSelector|RAM_ADDRESS [8]))

	.dataa(gnd),
	.datab(\PathSelector|RAM_ADDRESS [8]),
	.datac(\PathSelector|WideNor0~0clkctrl_outclk ),
	.datad(\PathSelector|Selector16~0_combout ),
	.cin(gnd),
	.combout(\PathSelector|RAM_ADDRESS [8]),
	.cout());
// synopsys translate_off
defparam \PathSelector|RAM_ADDRESS[8] .lut_mask = 16'hFC0C;
defparam \PathSelector|RAM_ADDRESS[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode559w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [7]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode537w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [7]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode548w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [7]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [7]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N6
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~37 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~37_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & (\MainMemory|altsyncram_component|auto_generated|ram_block1a23~portadataout )) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\MainMemory|altsyncram_component|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\MainMemory|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~37 .lut_mask = 16'hD9C8;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N26
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~38 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~38_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\MainMemory|altsyncram_component|auto_generated|mux2|_~37_combout  & 
// (\MainMemory|altsyncram_component|auto_generated|ram_block1a31~portadataout )) # (!\MainMemory|altsyncram_component|auto_generated|mux2|_~37_combout  & ((\MainMemory|altsyncram_component|auto_generated|ram_block1a15~portadataout ))))) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\MainMemory|altsyncram_component|auto_generated|mux2|_~37_combout ))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\MainMemory|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datac(\MainMemory|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~38 .lut_mask = 16'hDDA0;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [7]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [7]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [7]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode478w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [7]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N20
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~35 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~35_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\MainMemory|altsyncram_component|auto_generated|ram_block1a47~portadataout )))) # (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\MainMemory|altsyncram_component|auto_generated|ram_block1a39~portadataout ))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\MainMemory|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~35 .lut_mask = 16'hB9A8;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N18
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~36 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~36_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\MainMemory|altsyncram_component|auto_generated|mux2|_~35_combout  & 
// ((\MainMemory|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) # (!\MainMemory|altsyncram_component|auto_generated|mux2|_~35_combout  & (\MainMemory|altsyncram_component|auto_generated|ram_block1a55~portadataout )))) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\MainMemory|altsyncram_component|auto_generated|mux2|_~35_combout ))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datab(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\MainMemory|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~36 .lut_mask = 16'hF388;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N12
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~39 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~39_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\MainMemory|altsyncram_component|auto_generated|mux2|_~36_combout ))) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [2] & (\MainMemory|altsyncram_component|auto_generated|mux2|_~38_combout ))

	.dataa(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(\MainMemory|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~39 .lut_mask = 16'hFA50;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N2
cycloneive_lcell_comb \Processor|Muxer|Mux8~2 (
// Equation(s):
// \Processor|Muxer|Mux8~2_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & (\Processor|CUnit|REG_IN_B_BUS [0])) # (!\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|CUnit|REG_IN_B_BUS [0] & (!\Processor|PROGRAM_COUNTER|OUT [7])) # 
// (!\Processor|CUnit|REG_IN_B_BUS [0] & ((!\MainMemory|altsyncram_component|auto_generated|mux2|_~39_combout )))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datac(\Processor|PROGRAM_COUNTER|OUT [7]),
	.datad(\MainMemory|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux8~2 .lut_mask = 16'h8C9D;
defparam \Processor|Muxer|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N14
cycloneive_lcell_comb \Processor|Muxer|Mux8~3 (
// Equation(s):
// \Processor|Muxer|Mux8~3_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|Muxer|Mux8~2_combout  & (!\Processor|REGISTER_02|OUT [7])) # (!\Processor|Muxer|Mux8~2_combout  & ((!\Processor|REGISTER_01|OUT [7]))))) # (!\Processor|CUnit|REG_IN_B_BUS 
// [1] & (((\Processor|Muxer|Mux8~2_combout ))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datab(\Processor|REGISTER_02|OUT [7]),
	.datac(\Processor|REGISTER_01|OUT [7]),
	.datad(\Processor|Muxer|Mux8~2_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux8~3 .lut_mask = 16'h770A;
defparam \Processor|Muxer|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N30
cycloneive_lcell_comb \Processor|Muxer|Mux8~4 (
// Equation(s):
// \Processor|Muxer|Mux8~4_combout  = (\Processor|CUnit|REG_IN_B_BUS [2] & ((!\Processor|Muxer|Mux8~1_combout ))) # (!\Processor|CUnit|REG_IN_B_BUS [2] & (!\Processor|Muxer|Mux8~3_combout ))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datab(gnd),
	.datac(\Processor|Muxer|Mux8~3_combout ),
	.datad(\Processor|Muxer|Mux8~1_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux8~4 .lut_mask = 16'h05AF;
defparam \Processor|Muxer|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N21
dffeas \Processor|REGISTER_AR|OUT[7] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux8~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[7] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N20
cycloneive_lcell_comb \PathSelector|Selector15~0 (
// Equation(s):
// \PathSelector|Selector15~0_combout  = (\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & (\Processor|REGISTER_AR|OUT [7])) # (!\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & ((\Bridge|RAM_ADDRESS [7])))

	.dataa(gnd),
	.datab(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.datac(\Processor|REGISTER_AR|OUT [7]),
	.datad(\Bridge|RAM_ADDRESS [7]),
	.cin(gnd),
	.combout(\PathSelector|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|Selector15~0 .lut_mask = 16'hF3C0;
defparam \PathSelector|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N18
cycloneive_lcell_comb \PathSelector|RAM_ADDRESS[7] (
// Equation(s):
// \PathSelector|RAM_ADDRESS [7] = (GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & ((\PathSelector|Selector15~0_combout ))) # (!GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & (\PathSelector|RAM_ADDRESS [7]))

	.dataa(gnd),
	.datab(\PathSelector|RAM_ADDRESS [7]),
	.datac(\PathSelector|Selector15~0_combout ),
	.datad(\PathSelector|WideNor0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PathSelector|RAM_ADDRESS [7]),
	.cout());
// synopsys translate_off
defparam \PathSelector|RAM_ADDRESS[7] .lut_mask = 16'hF0CC;
defparam \PathSelector|RAM_ADDRESS[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [5]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode478w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [5]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [5]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N8
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~25 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~25_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\MainMemory|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & (\MainMemory|altsyncram_component|auto_generated|ram_block1a37~portadataout ))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datab(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\MainMemory|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~25 .lut_mask = 16'hF2C2;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [5]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N14
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~26 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~26_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\MainMemory|altsyncram_component|auto_generated|mux2|_~25_combout  & 
// (\MainMemory|altsyncram_component|auto_generated|ram_block1a61~portadataout )) # (!\MainMemory|altsyncram_component|auto_generated|mux2|_~25_combout  & ((\MainMemory|altsyncram_component|auto_generated|ram_block1a53~portadataout ))))) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\MainMemory|altsyncram_component|auto_generated|mux2|_~25_combout ))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\MainMemory|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datac(\MainMemory|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~26 .lut_mask = 16'hDAD0;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode559w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [5]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [5]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode548w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [5]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N4
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~27 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~27_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\MainMemory|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & (\MainMemory|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\MainMemory|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~27 .lut_mask = 16'hDC98;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode537w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [5]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N10
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~28 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~28_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\MainMemory|altsyncram_component|auto_generated|mux2|_~27_combout  & 
// (\MainMemory|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # (!\MainMemory|altsyncram_component|auto_generated|mux2|_~27_combout  & ((\MainMemory|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\MainMemory|altsyncram_component|auto_generated|mux2|_~27_combout ))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\MainMemory|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~28 .lut_mask = 16'hBCB0;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N28
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~29 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~29_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [2] & (\MainMemory|altsyncram_component|auto_generated|mux2|_~26_combout )) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\MainMemory|altsyncram_component|auto_generated|mux2|_~28_combout )))

	.dataa(gnd),
	.datab(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\MainMemory|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~29 .lut_mask = 16'hF3C0;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N24
cycloneive_lcell_comb \Processor|Muxer|Mux10~2 (
// Equation(s):
// \Processor|Muxer|Mux10~2_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & (\Processor|CUnit|REG_IN_B_BUS [0])) # (!\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|CUnit|REG_IN_B_BUS [0] & (!\Processor|PROGRAM_COUNTER|OUT [5])) # 
// (!\Processor|CUnit|REG_IN_B_BUS [0] & ((!\MainMemory|altsyncram_component|auto_generated|mux2|_~29_combout )))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datac(\Processor|PROGRAM_COUNTER|OUT [5]),
	.datad(\MainMemory|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux10~2 .lut_mask = 16'h8C9D;
defparam \Processor|Muxer|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N22
cycloneive_lcell_comb \Processor|Muxer|Mux10~3 (
// Equation(s):
// \Processor|Muxer|Mux10~3_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|Muxer|Mux10~2_combout  & (!\Processor|REGISTER_02|OUT [5])) # (!\Processor|Muxer|Mux10~2_combout  & ((!\Processor|REGISTER_01|OUT [5]))))) # 
// (!\Processor|CUnit|REG_IN_B_BUS [1] & (((\Processor|Muxer|Mux10~2_combout ))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datab(\Processor|REGISTER_02|OUT [5]),
	.datac(\Processor|REGISTER_01|OUT [5]),
	.datad(\Processor|Muxer|Mux10~2_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux10~3 .lut_mask = 16'h770A;
defparam \Processor|Muxer|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N16
cycloneive_lcell_comb \Processor|Muxer|Mux10~4 (
// Equation(s):
// \Processor|Muxer|Mux10~4_combout  = (\Processor|CUnit|REG_IN_B_BUS [2] & ((!\Processor|Muxer|Mux10~1_combout ))) # (!\Processor|CUnit|REG_IN_B_BUS [2] & (!\Processor|Muxer|Mux10~3_combout ))

	.dataa(gnd),
	.datab(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datac(\Processor|Muxer|Mux10~3_combout ),
	.datad(\Processor|Muxer|Mux10~1_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux10~4 .lut_mask = 16'h03CF;
defparam \Processor|Muxer|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N11
dffeas \Processor|PROGRAM_COUNTER|OUT[5] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[5]~27_combout ),
	.asdata(\Processor|Muxer|Mux10~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[5] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y28_N13
dffeas \Processor|PROGRAM_COUNTER|OUT[6] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[6]~29_combout ),
	.asdata(\Processor|Muxer|Mux9~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[6] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N12
cycloneive_lcell_comb \PathSelector|Selector6~0 (
// Equation(s):
// \PathSelector|Selector6~0_combout  = (\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & ((\Processor|Muxer|Mux9~4_combout ))) # (!\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & (\Communicator|RX_UNIT|CACHE [6]))

	.dataa(\Communicator|RX_UNIT|CACHE [6]),
	.datab(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.datac(gnd),
	.datad(\Processor|Muxer|Mux9~4_combout ),
	.cin(gnd),
	.combout(\PathSelector|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|Selector6~0 .lut_mask = 16'hEE22;
defparam \PathSelector|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N26
cycloneive_lcell_comb \PathSelector|RAM_DATA_BUS[6] (
// Equation(s):
// \PathSelector|RAM_DATA_BUS [6] = (GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & ((\PathSelector|Selector6~0_combout ))) # (!GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & (\PathSelector|RAM_DATA_BUS [6]))

	.dataa(\PathSelector|RAM_DATA_BUS [6]),
	.datab(\PathSelector|Selector6~0_combout ),
	.datac(gnd),
	.datad(\PathSelector|WideNor0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PathSelector|RAM_DATA_BUS [6]),
	.cout());
// synopsys translate_off
defparam \PathSelector|RAM_DATA_BUS[6] .lut_mask = 16'hCCAA;
defparam \PathSelector|RAM_DATA_BUS[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [6]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [6]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [6]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode478w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [6]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N24
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~30 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~30_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\MainMemory|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\MainMemory|altsyncram_component|auto_generated|ram_block1a38~portadataout ))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\MainMemory|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~30 .lut_mask = 16'hB9A8;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N30
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~31 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~31_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\MainMemory|altsyncram_component|auto_generated|mux2|_~30_combout  & 
// (\MainMemory|altsyncram_component|auto_generated|ram_block1a62~portadataout )) # (!\MainMemory|altsyncram_component|auto_generated|mux2|_~30_combout  & ((\MainMemory|altsyncram_component|auto_generated|ram_block1a54~portadataout ))))) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\MainMemory|altsyncram_component|auto_generated|mux2|_~30_combout ))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datab(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\MainMemory|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~31 .lut_mask = 16'hBBC0;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode559w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [6]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y11_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode537w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [6]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode548w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [6]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [6]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N0
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~32 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~32_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & (\MainMemory|altsyncram_component|auto_generated|ram_block1a22~portadataout )) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\MainMemory|altsyncram_component|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\MainMemory|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~32 .lut_mask = 16'hD9C8;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N10
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~33 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~33_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\MainMemory|altsyncram_component|auto_generated|mux2|_~32_combout  & 
// (\MainMemory|altsyncram_component|auto_generated|ram_block1a30~portadataout )) # (!\MainMemory|altsyncram_component|auto_generated|mux2|_~32_combout  & ((\MainMemory|altsyncram_component|auto_generated|ram_block1a14~portadataout ))))) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\MainMemory|altsyncram_component|auto_generated|mux2|_~32_combout ))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datab(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\MainMemory|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~33 .lut_mask = 16'hBBC0;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N16
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~34 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~34_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [2] & (\MainMemory|altsyncram_component|auto_generated|mux2|_~31_combout )) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\MainMemory|altsyncram_component|auto_generated|mux2|_~33_combout )))

	.dataa(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(\MainMemory|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~34 .lut_mask = 16'hF5A0;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N6
cycloneive_lcell_comb \Processor|Muxer|Mux9~2 (
// Equation(s):
// \Processor|Muxer|Mux9~2_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & (((\Processor|CUnit|REG_IN_B_BUS [0])))) # (!\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|CUnit|REG_IN_B_BUS [0] & (!\Processor|PROGRAM_COUNTER|OUT [6])) # 
// (!\Processor|CUnit|REG_IN_B_BUS [0] & ((!\MainMemory|altsyncram_component|auto_generated|mux2|_~34_combout )))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datab(\Processor|PROGRAM_COUNTER|OUT [6]),
	.datac(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datad(\MainMemory|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux9~2 .lut_mask = 16'hB0B5;
defparam \Processor|Muxer|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N4
cycloneive_lcell_comb \Processor|Muxer|Mux9~3 (
// Equation(s):
// \Processor|Muxer|Mux9~3_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|Muxer|Mux9~2_combout  & (!\Processor|REGISTER_02|OUT [6])) # (!\Processor|Muxer|Mux9~2_combout  & ((!\Processor|REGISTER_01|OUT [6]))))) # (!\Processor|CUnit|REG_IN_B_BUS 
// [1] & (((\Processor|Muxer|Mux9~2_combout ))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datab(\Processor|REGISTER_02|OUT [6]),
	.datac(\Processor|REGISTER_01|OUT [6]),
	.datad(\Processor|Muxer|Mux9~2_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux9~3 .lut_mask = 16'h770A;
defparam \Processor|Muxer|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N18
cycloneive_lcell_comb \Processor|Muxer|Mux9~4 (
// Equation(s):
// \Processor|Muxer|Mux9~4_combout  = (\Processor|CUnit|REG_IN_B_BUS [2] & ((!\Processor|Muxer|Mux9~1_combout ))) # (!\Processor|CUnit|REG_IN_B_BUS [2] & (!\Processor|Muxer|Mux9~3_combout ))

	.dataa(gnd),
	.datab(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datac(\Processor|Muxer|Mux9~3_combout ),
	.datad(\Processor|Muxer|Mux9~1_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux9~4 .lut_mask = 16'h03CF;
defparam \Processor|Muxer|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N28
cycloneive_lcell_comb \Processor|ALUnit|C_bus~4 (
// Equation(s):
// \Processor|ALUnit|C_bus~4_combout  = (\Processor|REGISTER_AC|OUT [6] & ((\Processor|CUnit|REG_IN_B_BUS [2] & ((\Processor|Muxer|Mux9~1_combout ))) # (!\Processor|CUnit|REG_IN_B_BUS [2] & (\Processor|Muxer|Mux9~3_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [6]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datac(\Processor|Muxer|Mux9~3_combout ),
	.datad(\Processor|Muxer|Mux9~1_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus~4 .lut_mask = 16'hA820;
defparam \Processor|ALUnit|C_bus~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N8
cycloneive_lcell_comb \Processor|ALUnit|Mux8~0 (
// Equation(s):
// \Processor|ALUnit|Mux8~0_combout  = (\Processor|ALUnit|Mux11~1_combout  & (\Processor|CUnit|ALU_OP [2])) # (!\Processor|ALUnit|Mux11~1_combout  & ((\Processor|CUnit|ALU_OP [2] & (\Processor|REGISTER_AC|OUT [7])) # (!\Processor|CUnit|ALU_OP [2] & 
// ((\Processor|ALUnit|C_bus~4_combout )))))

	.dataa(\Processor|ALUnit|Mux11~1_combout ),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(\Processor|REGISTER_AC|OUT [7]),
	.datad(\Processor|ALUnit|C_bus~4_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux8~0 .lut_mask = 16'hD9C8;
defparam \Processor|ALUnit|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N18
cycloneive_lcell_comb \Processor|ALUnit|Mux8~1 (
// Equation(s):
// \Processor|ALUnit|Mux8~1_combout  = (\Processor|ALUnit|Mux8~0_combout  & (((\Processor|REGISTER_AC|OUT [4]) # (!\Processor|ALUnit|Mux11~1_combout )))) # (!\Processor|ALUnit|Mux8~0_combout  & (\Processor|Muxer|Mux9~4_combout  & 
// ((\Processor|ALUnit|Mux11~1_combout ))))

	.dataa(\Processor|Muxer|Mux9~4_combout ),
	.datab(\Processor|REGISTER_AC|OUT [4]),
	.datac(\Processor|ALUnit|Mux8~0_combout ),
	.datad(\Processor|ALUnit|Mux11~1_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux8~1 .lut_mask = 16'hCAF0;
defparam \Processor|ALUnit|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N16
cycloneive_lcell_comb \Processor|ALUnit|Mux8~2 (
// Equation(s):
// \Processor|ALUnit|Mux8~2_combout  = (\Processor|ALUnit|Mux17~0_combout  & (((\Processor|ALUnit|Add0~21_combout )))) # (!\Processor|ALUnit|Mux17~0_combout  & (!\Processor|ALUnit|Mux11~0_combout  & (\Processor|ALUnit|Mux8~1_combout )))

	.dataa(\Processor|ALUnit|Mux11~0_combout ),
	.datab(\Processor|ALUnit|Mux8~1_combout ),
	.datac(\Processor|ALUnit|Add0~21_combout ),
	.datad(\Processor|ALUnit|Mux17~0_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux8~2 .lut_mask = 16'hF044;
defparam \Processor|ALUnit|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N28
cycloneive_lcell_comb \Processor|ALUnit|C_bus[6] (
// Equation(s):
// \Processor|ALUnit|C_bus [6] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|C_bus [6]))) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|Mux8~2_combout ))

	.dataa(gnd),
	.datab(\Processor|ALUnit|Mux8~2_combout ),
	.datac(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.datad(\Processor|ALUnit|C_bus [6]),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [6]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[6] .lut_mask = 16'hFC0C;
defparam \Processor|ALUnit|C_bus[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N13
dffeas \Processor|REGISTER_AC|OUT[6] (
	.clk(\Processor|Clock|TICK~q ),
	.d(\Processor|REGISTER_AC|OUT[6]~29_combout ),
	.asdata(\Processor|ALUnit|C_bus [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AC|OUT[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[6] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N0
cycloneive_lcell_comb \Processor|ALUnit|C_bus~3 (
// Equation(s):
// \Processor|ALUnit|C_bus~3_combout  = (\Processor|REGISTER_AC|OUT [5] & ((\Processor|CUnit|REG_IN_B_BUS [2] & (\Processor|Muxer|Mux10~1_combout )) # (!\Processor|CUnit|REG_IN_B_BUS [2] & ((\Processor|Muxer|Mux10~3_combout )))))

	.dataa(\Processor|Muxer|Mux10~1_combout ),
	.datab(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datac(\Processor|Muxer|Mux10~3_combout ),
	.datad(\Processor|REGISTER_AC|OUT [5]),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus~3 .lut_mask = 16'hB800;
defparam \Processor|ALUnit|C_bus~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N10
cycloneive_lcell_comb \Processor|ALUnit|Mux7~0 (
// Equation(s):
// \Processor|ALUnit|Mux7~0_combout  = (\Processor|ALUnit|Mux13~1_combout  & ((\Processor|ALUnit|Mux13~2_combout  & ((\Processor|Muxer|Mux10~4_combout ))) # (!\Processor|ALUnit|Mux13~2_combout  & (\Processor|ALUnit|Add0~18_combout )))) # 
// (!\Processor|ALUnit|Mux13~1_combout  & (((!\Processor|ALUnit|Mux13~2_combout ))))

	.dataa(\Processor|ALUnit|Add0~18_combout ),
	.datab(\Processor|Muxer|Mux10~4_combout ),
	.datac(\Processor|ALUnit|Mux13~1_combout ),
	.datad(\Processor|ALUnit|Mux13~2_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux7~0 .lut_mask = 16'hC0AF;
defparam \Processor|ALUnit|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N20
cycloneive_lcell_comb \Processor|ALUnit|Mux7~1 (
// Equation(s):
// \Processor|ALUnit|Mux7~1_combout  = (\Processor|ALUnit|Mux13~0_combout  & (((\Processor|ALUnit|Mux7~0_combout )))) # (!\Processor|ALUnit|Mux13~0_combout  & ((\Processor|ALUnit|Mux7~0_combout  & ((\Processor|ALUnit|C_bus~3_combout ))) # 
// (!\Processor|ALUnit|Mux7~0_combout  & (\Processor|REGISTER_AC|OUT [3]))))

	.dataa(\Processor|REGISTER_AC|OUT [3]),
	.datab(\Processor|ALUnit|C_bus~3_combout ),
	.datac(\Processor|ALUnit|Mux13~0_combout ),
	.datad(\Processor|ALUnit|Mux7~0_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux7~1 .lut_mask = 16'hFC0A;
defparam \Processor|ALUnit|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N22
cycloneive_lcell_comb \Processor|ALUnit|Mux7~2 (
// Equation(s):
// \Processor|ALUnit|Mux7~2_combout  = (\Processor|CUnit|ALU_OP [2] & ((\Processor|CUnit|ALU_OP [1] & (\Processor|REGISTER_AC|OUT [6])) # (!\Processor|CUnit|ALU_OP [1] & ((\Processor|ALUnit|Mux7~1_combout ))))) # (!\Processor|CUnit|ALU_OP [2] & 
// (((\Processor|ALUnit|Mux7~1_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [6]),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(\Processor|ALUnit|Mux7~1_combout ),
	.datad(\Processor|CUnit|ALU_OP [1]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux7~2 .lut_mask = 16'hB8F0;
defparam \Processor|ALUnit|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N6
cycloneive_lcell_comb \Processor|ALUnit|C_bus[5] (
// Equation(s):
// \Processor|ALUnit|C_bus [5] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|C_bus [5])) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|Mux7~2_combout )))

	.dataa(\Processor|ALUnit|C_bus [5]),
	.datab(gnd),
	.datac(\Processor|ALUnit|Mux7~2_combout ),
	.datad(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [5]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[5] .lut_mask = 16'hAAF0;
defparam \Processor|ALUnit|C_bus[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N11
dffeas \Processor|REGISTER_AC|OUT[5] (
	.clk(\Processor|Clock|TICK~q ),
	.d(\Processor|REGISTER_AC|OUT[5]~27_combout ),
	.asdata(\Processor|ALUnit|C_bus [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AC|OUT[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[5] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N12
cycloneive_lcell_comb \Processor|ALUnit|C_bus~2 (
// Equation(s):
// \Processor|ALUnit|C_bus~2_combout  = (\Processor|REGISTER_AC|OUT [4] & ((\Processor|CUnit|REG_IN_B_BUS [2] & ((\Processor|Muxer|Mux11~1_combout ))) # (!\Processor|CUnit|REG_IN_B_BUS [2] & (\Processor|Muxer|Mux11~3_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [4]),
	.datab(\Processor|Muxer|Mux11~3_combout ),
	.datac(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datad(\Processor|Muxer|Mux11~1_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus~2 .lut_mask = 16'hA808;
defparam \Processor|ALUnit|C_bus~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N18
cycloneive_lcell_comb \Processor|ALUnit|Mux6~0 (
// Equation(s):
// \Processor|ALUnit|Mux6~0_combout  = (\Processor|ALUnit|Mux13~1_combout  & ((\Processor|ALUnit|Mux13~2_combout  & (\Processor|Muxer|Mux11~4_combout )) # (!\Processor|ALUnit|Mux13~2_combout  & ((\Processor|ALUnit|Add0~15_combout ))))) # 
// (!\Processor|ALUnit|Mux13~1_combout  & (((!\Processor|ALUnit|Mux13~2_combout ))))

	.dataa(\Processor|Muxer|Mux11~4_combout ),
	.datab(\Processor|ALUnit|Add0~15_combout ),
	.datac(\Processor|ALUnit|Mux13~1_combout ),
	.datad(\Processor|ALUnit|Mux13~2_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux6~0 .lut_mask = 16'hA0CF;
defparam \Processor|ALUnit|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N16
cycloneive_lcell_comb \Processor|ALUnit|Mux6~1 (
// Equation(s):
// \Processor|ALUnit|Mux6~1_combout  = (\Processor|ALUnit|Mux13~0_combout  & (((\Processor|ALUnit|Mux6~0_combout )))) # (!\Processor|ALUnit|Mux13~0_combout  & ((\Processor|ALUnit|Mux6~0_combout  & (\Processor|ALUnit|C_bus~2_combout )) # 
// (!\Processor|ALUnit|Mux6~0_combout  & ((\Processor|REGISTER_AC|OUT [2])))))

	.dataa(\Processor|ALUnit|C_bus~2_combout ),
	.datab(\Processor|REGISTER_AC|OUT [2]),
	.datac(\Processor|ALUnit|Mux13~0_combout ),
	.datad(\Processor|ALUnit|Mux6~0_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux6~1 .lut_mask = 16'hFA0C;
defparam \Processor|ALUnit|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N14
cycloneive_lcell_comb \Processor|ALUnit|Mux6~2 (
// Equation(s):
// \Processor|ALUnit|Mux6~2_combout  = (\Processor|CUnit|ALU_OP [2] & ((\Processor|CUnit|ALU_OP [1] & (\Processor|REGISTER_AC|OUT [5])) # (!\Processor|CUnit|ALU_OP [1] & ((\Processor|ALUnit|Mux6~1_combout ))))) # (!\Processor|CUnit|ALU_OP [2] & 
// (((\Processor|ALUnit|Mux6~1_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [5]),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(\Processor|ALUnit|Mux6~1_combout ),
	.datad(\Processor|CUnit|ALU_OP [1]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux6~2 .lut_mask = 16'hB8F0;
defparam \Processor|ALUnit|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N4
cycloneive_lcell_comb \Processor|ALUnit|C_bus[4] (
// Equation(s):
// \Processor|ALUnit|C_bus [4] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|C_bus [4])) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|Mux6~2_combout )))

	.dataa(gnd),
	.datab(\Processor|ALUnit|C_bus [4]),
	.datac(\Processor|ALUnit|Mux6~2_combout ),
	.datad(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [4]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[4] .lut_mask = 16'hCCF0;
defparam \Processor|ALUnit|C_bus[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N9
dffeas \Processor|REGISTER_AC|OUT[4] (
	.clk(\Processor|Clock|TICK~q ),
	.d(\Processor|REGISTER_AC|OUT[4]~25_combout ),
	.asdata(\Processor|ALUnit|C_bus [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AC|OUT[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[4] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N27
dffeas \Processor|GENERAL_REGISTER|OUT[4] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[4] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N26
cycloneive_lcell_comb \Processor|Muxer|Mux11~0 (
// Equation(s):
// \Processor|Muxer|Mux11~0_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & (\Processor|CUnit|REG_IN_B_BUS [0])) # (!\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|CUnit|REG_IN_B_BUS [0] & (!\Processor|GENERAL_REGISTER|OUT [4])) # 
// (!\Processor|CUnit|REG_IN_B_BUS [0] & ((!\Processor|REGISTER_03|OUT [4])))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datac(\Processor|GENERAL_REGISTER|OUT [4]),
	.datad(\Processor|REGISTER_03|OUT [4]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux11~0 .lut_mask = 16'h8C9D;
defparam \Processor|Muxer|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N8
cycloneive_lcell_comb \Processor|Muxer|Mux11~1 (
// Equation(s):
// \Processor|Muxer|Mux11~1_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|Muxer|Mux11~0_combout  & ((!\IROM|altsyncram_component|auto_generated|q_a [4]))) # (!\Processor|Muxer|Mux11~0_combout  & (!\Processor|REGISTER_AC|OUT [4])))) # 
// (!\Processor|CUnit|REG_IN_B_BUS [1] & (((\Processor|Muxer|Mux11~0_combout ))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datab(\Processor|REGISTER_AC|OUT [4]),
	.datac(\Processor|Muxer|Mux11~0_combout ),
	.datad(\IROM|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux11~1 .lut_mask = 16'h52F2;
defparam \Processor|Muxer|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N10
cycloneive_lcell_comb \Processor|Muxer|Mux11~4 (
// Equation(s):
// \Processor|Muxer|Mux11~4_combout  = (\Processor|CUnit|REG_IN_B_BUS [2] & (!\Processor|Muxer|Mux11~1_combout )) # (!\Processor|CUnit|REG_IN_B_BUS [2] & ((!\Processor|Muxer|Mux11~3_combout )))

	.dataa(gnd),
	.datab(\Processor|Muxer|Mux11~1_combout ),
	.datac(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datad(\Processor|Muxer|Mux11~3_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux11~4 .lut_mask = 16'h303F;
defparam \Processor|Muxer|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N9
dffeas \Processor|REGISTER_02|OUT[4] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[4]~25_combout ),
	.asdata(\Processor|Muxer|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[4] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N10
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[5]~27 (
// Equation(s):
// \Processor|REGISTER_02|OUT[5]~27_combout  = (\Processor|REGISTER_02|OUT [5] & (!\Processor|REGISTER_02|OUT[4]~26 )) # (!\Processor|REGISTER_02|OUT [5] & ((\Processor|REGISTER_02|OUT[4]~26 ) # (GND)))
// \Processor|REGISTER_02|OUT[5]~28  = CARRY((!\Processor|REGISTER_02|OUT[4]~26 ) # (!\Processor|REGISTER_02|OUT [5]))

	.dataa(\Processor|REGISTER_02|OUT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_02|OUT[4]~26 ),
	.combout(\Processor|REGISTER_02|OUT[5]~27_combout ),
	.cout(\Processor|REGISTER_02|OUT[5]~28 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[5]~27 .lut_mask = 16'h5A5F;
defparam \Processor|REGISTER_02|OUT[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y27_N11
dffeas \Processor|REGISTER_02|OUT[5] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[5]~27_combout ),
	.asdata(\Processor|Muxer|Mux10~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[5] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N12
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[6]~29 (
// Equation(s):
// \Processor|REGISTER_02|OUT[6]~29_combout  = (\Processor|REGISTER_02|OUT [6] & (\Processor|REGISTER_02|OUT[5]~28  $ (GND))) # (!\Processor|REGISTER_02|OUT [6] & (!\Processor|REGISTER_02|OUT[5]~28  & VCC))
// \Processor|REGISTER_02|OUT[6]~30  = CARRY((\Processor|REGISTER_02|OUT [6] & !\Processor|REGISTER_02|OUT[5]~28 ))

	.dataa(\Processor|REGISTER_02|OUT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_02|OUT[5]~28 ),
	.combout(\Processor|REGISTER_02|OUT[6]~29_combout ),
	.cout(\Processor|REGISTER_02|OUT[6]~30 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[6]~29 .lut_mask = 16'hA50A;
defparam \Processor|REGISTER_02|OUT[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y27_N13
dffeas \Processor|REGISTER_02|OUT[6] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[6]~29_combout ),
	.asdata(\Processor|Muxer|Mux9~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[6] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N14
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[7]~31 (
// Equation(s):
// \Processor|REGISTER_02|OUT[7]~31_combout  = (\Processor|REGISTER_02|OUT [7] & (!\Processor|REGISTER_02|OUT[6]~30 )) # (!\Processor|REGISTER_02|OUT [7] & ((\Processor|REGISTER_02|OUT[6]~30 ) # (GND)))
// \Processor|REGISTER_02|OUT[7]~32  = CARRY((!\Processor|REGISTER_02|OUT[6]~30 ) # (!\Processor|REGISTER_02|OUT [7]))

	.dataa(gnd),
	.datab(\Processor|REGISTER_02|OUT [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_02|OUT[6]~30 ),
	.combout(\Processor|REGISTER_02|OUT[7]~31_combout ),
	.cout(\Processor|REGISTER_02|OUT[7]~32 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[7]~31 .lut_mask = 16'h3C3F;
defparam \Processor|REGISTER_02|OUT[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y27_N15
dffeas \Processor|REGISTER_02|OUT[7] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[7]~31_combout ),
	.asdata(\Processor|Muxer|Mux8~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[7] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N16
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[8]~33 (
// Equation(s):
// \Processor|REGISTER_02|OUT[8]~33_combout  = (\Processor|REGISTER_02|OUT [8] & (\Processor|REGISTER_02|OUT[7]~32  $ (GND))) # (!\Processor|REGISTER_02|OUT [8] & (!\Processor|REGISTER_02|OUT[7]~32  & VCC))
// \Processor|REGISTER_02|OUT[8]~34  = CARRY((\Processor|REGISTER_02|OUT [8] & !\Processor|REGISTER_02|OUT[7]~32 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_02|OUT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_02|OUT[7]~32 ),
	.combout(\Processor|REGISTER_02|OUT[8]~33_combout ),
	.cout(\Processor|REGISTER_02|OUT[8]~34 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[8]~33 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_02|OUT[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y27_N17
dffeas \Processor|REGISTER_02|OUT[8] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[8]~33_combout ),
	.asdata(\Processor|Muxer|Mux7~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[8] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N18
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[9]~35 (
// Equation(s):
// \Processor|REGISTER_02|OUT[9]~35_combout  = (\Processor|REGISTER_02|OUT [9] & (!\Processor|REGISTER_02|OUT[8]~34 )) # (!\Processor|REGISTER_02|OUT [9] & ((\Processor|REGISTER_02|OUT[8]~34 ) # (GND)))
// \Processor|REGISTER_02|OUT[9]~36  = CARRY((!\Processor|REGISTER_02|OUT[8]~34 ) # (!\Processor|REGISTER_02|OUT [9]))

	.dataa(gnd),
	.datab(\Processor|REGISTER_02|OUT [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_02|OUT[8]~34 ),
	.combout(\Processor|REGISTER_02|OUT[9]~35_combout ),
	.cout(\Processor|REGISTER_02|OUT[9]~36 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[9]~35 .lut_mask = 16'h3C3F;
defparam \Processor|REGISTER_02|OUT[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y27_N19
dffeas \Processor|REGISTER_02|OUT[9] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[9]~35_combout ),
	.asdata(\Processor|Muxer|Mux6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[9] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N20
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[10]~37 (
// Equation(s):
// \Processor|REGISTER_02|OUT[10]~37_combout  = (\Processor|REGISTER_02|OUT [10] & (\Processor|REGISTER_02|OUT[9]~36  $ (GND))) # (!\Processor|REGISTER_02|OUT [10] & (!\Processor|REGISTER_02|OUT[9]~36  & VCC))
// \Processor|REGISTER_02|OUT[10]~38  = CARRY((\Processor|REGISTER_02|OUT [10] & !\Processor|REGISTER_02|OUT[9]~36 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_02|OUT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_02|OUT[9]~36 ),
	.combout(\Processor|REGISTER_02|OUT[10]~37_combout ),
	.cout(\Processor|REGISTER_02|OUT[10]~38 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[10]~37 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_02|OUT[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y27_N21
dffeas \Processor|REGISTER_02|OUT[10] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[10]~37_combout ),
	.asdata(\Processor|Muxer|Mux5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[10] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N22
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[11]~39 (
// Equation(s):
// \Processor|REGISTER_02|OUT[11]~39_combout  = (\Processor|REGISTER_02|OUT [11] & (!\Processor|REGISTER_02|OUT[10]~38 )) # (!\Processor|REGISTER_02|OUT [11] & ((\Processor|REGISTER_02|OUT[10]~38 ) # (GND)))
// \Processor|REGISTER_02|OUT[11]~40  = CARRY((!\Processor|REGISTER_02|OUT[10]~38 ) # (!\Processor|REGISTER_02|OUT [11]))

	.dataa(\Processor|REGISTER_02|OUT [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_02|OUT[10]~38 ),
	.combout(\Processor|REGISTER_02|OUT[11]~39_combout ),
	.cout(\Processor|REGISTER_02|OUT[11]~40 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[11]~39 .lut_mask = 16'h5A5F;
defparam \Processor|REGISTER_02|OUT[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y27_N23
dffeas \Processor|REGISTER_02|OUT[11] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[11]~39_combout ),
	.asdata(\Processor|Muxer|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[11] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N24
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[12]~41 (
// Equation(s):
// \Processor|REGISTER_02|OUT[12]~41_combout  = (\Processor|REGISTER_02|OUT [12] & (\Processor|REGISTER_02|OUT[11]~40  $ (GND))) # (!\Processor|REGISTER_02|OUT [12] & (!\Processor|REGISTER_02|OUT[11]~40  & VCC))
// \Processor|REGISTER_02|OUT[12]~42  = CARRY((\Processor|REGISTER_02|OUT [12] & !\Processor|REGISTER_02|OUT[11]~40 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_02|OUT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_02|OUT[11]~40 ),
	.combout(\Processor|REGISTER_02|OUT[12]~41_combout ),
	.cout(\Processor|REGISTER_02|OUT[12]~42 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[12]~41 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_02|OUT[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y27_N25
dffeas \Processor|REGISTER_02|OUT[12] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[12]~41_combout ),
	.asdata(\Processor|Muxer|Mux3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[12] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N26
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[13]~43 (
// Equation(s):
// \Processor|REGISTER_02|OUT[13]~43_combout  = (\Processor|REGISTER_02|OUT [13] & (!\Processor|REGISTER_02|OUT[12]~42 )) # (!\Processor|REGISTER_02|OUT [13] & ((\Processor|REGISTER_02|OUT[12]~42 ) # (GND)))
// \Processor|REGISTER_02|OUT[13]~44  = CARRY((!\Processor|REGISTER_02|OUT[12]~42 ) # (!\Processor|REGISTER_02|OUT [13]))

	.dataa(\Processor|REGISTER_02|OUT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_02|OUT[12]~42 ),
	.combout(\Processor|REGISTER_02|OUT[13]~43_combout ),
	.cout(\Processor|REGISTER_02|OUT[13]~44 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[13]~43 .lut_mask = 16'h5A5F;
defparam \Processor|REGISTER_02|OUT[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y27_N27
dffeas \Processor|REGISTER_02|OUT[13] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[13]~43_combout ),
	.asdata(\Processor|Muxer|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[13] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N28
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[14]~45 (
// Equation(s):
// \Processor|REGISTER_02|OUT[14]~45_combout  = (\Processor|REGISTER_02|OUT [14] & (\Processor|REGISTER_02|OUT[13]~44  $ (GND))) # (!\Processor|REGISTER_02|OUT [14] & (!\Processor|REGISTER_02|OUT[13]~44  & VCC))
// \Processor|REGISTER_02|OUT[14]~46  = CARRY((\Processor|REGISTER_02|OUT [14] & !\Processor|REGISTER_02|OUT[13]~44 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_02|OUT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_02|OUT[13]~44 ),
	.combout(\Processor|REGISTER_02|OUT[14]~45_combout ),
	.cout(\Processor|REGISTER_02|OUT[14]~46 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[14]~45 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_02|OUT[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y27_N29
dffeas \Processor|REGISTER_02|OUT[14] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[14]~45_combout ),
	.asdata(\Processor|Muxer|Mux1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[14] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N4
cycloneive_lcell_comb \Processor|Muxer|Mux1~6 (
// Equation(s):
// \Processor|Muxer|Mux1~6_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & (\Processor|REGISTER_02|OUT [14])) # (!\Processor|CUnit|REG_IN_B_BUS [0] & ((\Processor|REGISTER_01|OUT [14])))

	.dataa(\Processor|REGISTER_02|OUT [14]),
	.datab(gnd),
	.datac(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datad(\Processor|REGISTER_01|OUT [14]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux1~6 .lut_mask = 16'hAFA0;
defparam \Processor|Muxer|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N31
dffeas \Processor|GENERAL_REGISTER|OUT[14] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|Muxer|Mux1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[14] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N26
cycloneive_lcell_comb \Processor|REGISTER_03|OUT[13]~43 (
// Equation(s):
// \Processor|REGISTER_03|OUT[13]~43_combout  = (\Processor|REGISTER_03|OUT [13] & (!\Processor|REGISTER_03|OUT[12]~42 )) # (!\Processor|REGISTER_03|OUT [13] & ((\Processor|REGISTER_03|OUT[12]~42 ) # (GND)))
// \Processor|REGISTER_03|OUT[13]~44  = CARRY((!\Processor|REGISTER_03|OUT[12]~42 ) # (!\Processor|REGISTER_03|OUT [13]))

	.dataa(\Processor|REGISTER_03|OUT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_03|OUT[12]~42 ),
	.combout(\Processor|REGISTER_03|OUT[13]~43_combout ),
	.cout(\Processor|REGISTER_03|OUT[13]~44 ));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[13]~43 .lut_mask = 16'h5A5F;
defparam \Processor|REGISTER_03|OUT[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y30_N27
dffeas \Processor|REGISTER_03|OUT[13] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_03|OUT[13]~43_combout ),
	.asdata(\Processor|Muxer|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [9]),
	.ena(\Processor|REGISTER_03|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_03|OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[13] .is_wysiwyg = "true";
defparam \Processor|REGISTER_03|OUT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N28
cycloneive_lcell_comb \Processor|REGISTER_03|OUT[14]~45 (
// Equation(s):
// \Processor|REGISTER_03|OUT[14]~45_combout  = (\Processor|REGISTER_03|OUT [14] & (\Processor|REGISTER_03|OUT[13]~44  $ (GND))) # (!\Processor|REGISTER_03|OUT [14] & (!\Processor|REGISTER_03|OUT[13]~44  & VCC))
// \Processor|REGISTER_03|OUT[14]~46  = CARRY((\Processor|REGISTER_03|OUT [14] & !\Processor|REGISTER_03|OUT[13]~44 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_03|OUT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_03|OUT[13]~44 ),
	.combout(\Processor|REGISTER_03|OUT[14]~45_combout ),
	.cout(\Processor|REGISTER_03|OUT[14]~46 ));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[14]~45 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_03|OUT[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y30_N29
dffeas \Processor|REGISTER_03|OUT[14] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_03|OUT[14]~45_combout ),
	.asdata(\Processor|Muxer|Mux1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [9]),
	.ena(\Processor|REGISTER_03|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_03|OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[14] .is_wysiwyg = "true";
defparam \Processor|REGISTER_03|OUT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N26
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[13]~43 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[13]~43_combout  = (\Processor|PROGRAM_COUNTER|OUT [13] & (!\Processor|PROGRAM_COUNTER|OUT[12]~42 )) # (!\Processor|PROGRAM_COUNTER|OUT [13] & ((\Processor|PROGRAM_COUNTER|OUT[12]~42 ) # (GND)))
// \Processor|PROGRAM_COUNTER|OUT[13]~44  = CARRY((!\Processor|PROGRAM_COUNTER|OUT[12]~42 ) # (!\Processor|PROGRAM_COUNTER|OUT [13]))

	.dataa(\Processor|PROGRAM_COUNTER|OUT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|PROGRAM_COUNTER|OUT[12]~42 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[13]~43_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[13]~44 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[13]~43 .lut_mask = 16'h5A5F;
defparam \Processor|PROGRAM_COUNTER|OUT[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y28_N27
dffeas \Processor|PROGRAM_COUNTER|OUT[13] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[13]~43_combout ),
	.asdata(\Processor|Muxer|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[13] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N28
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[14]~45 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[14]~45_combout  = (\Processor|PROGRAM_COUNTER|OUT [14] & (\Processor|PROGRAM_COUNTER|OUT[13]~44  $ (GND))) # (!\Processor|PROGRAM_COUNTER|OUT [14] & (!\Processor|PROGRAM_COUNTER|OUT[13]~44  & VCC))
// \Processor|PROGRAM_COUNTER|OUT[14]~46  = CARRY((\Processor|PROGRAM_COUNTER|OUT [14] & !\Processor|PROGRAM_COUNTER|OUT[13]~44 ))

	.dataa(gnd),
	.datab(\Processor|PROGRAM_COUNTER|OUT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|PROGRAM_COUNTER|OUT[13]~44 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[14]~45_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[14]~46 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[14]~45 .lut_mask = 16'hC30C;
defparam \Processor|PROGRAM_COUNTER|OUT[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y28_N29
dffeas \Processor|PROGRAM_COUNTER|OUT[14] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[14]~45_combout ),
	.asdata(\Processor|Muxer|Mux1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[14] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N12
cycloneive_lcell_comb \Processor|Muxer|Mux1~3 (
// Equation(s):
// \Processor|Muxer|Mux1~3_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & \Processor|PROGRAM_COUNTER|OUT [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datad(\Processor|PROGRAM_COUNTER|OUT [14]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux1~3 .lut_mask = 16'hF000;
defparam \Processor|Muxer|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N18
cycloneive_lcell_comb \Processor|Muxer|Mux1~4 (
// Equation(s):
// \Processor|Muxer|Mux1~4_combout  = (\Processor|Muxer|Mux1~2_combout  & (\Processor|REGISTER_AC|OUT [14] & (\Processor|Muxer|Mux1~1_combout ))) # (!\Processor|Muxer|Mux1~2_combout  & (((\Processor|Muxer|Mux1~3_combout ) # (!\Processor|Muxer|Mux1~1_combout 
// ))))

	.dataa(\Processor|REGISTER_AC|OUT [14]),
	.datab(\Processor|Muxer|Mux1~2_combout ),
	.datac(\Processor|Muxer|Mux1~1_combout ),
	.datad(\Processor|Muxer|Mux1~3_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux1~4 .lut_mask = 16'hB383;
defparam \Processor|Muxer|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N0
cycloneive_lcell_comb \Processor|Muxer|Mux1~5 (
// Equation(s):
// \Processor|Muxer|Mux1~5_combout  = (\Processor|Muxer|Mux1~0_combout  & (((\Processor|Muxer|Mux1~4_combout )))) # (!\Processor|Muxer|Mux1~0_combout  & ((\Processor|Muxer|Mux1~4_combout  & ((\Processor|REGISTER_03|OUT [14]))) # 
// (!\Processor|Muxer|Mux1~4_combout  & (\Processor|GENERAL_REGISTER|OUT [14]))))

	.dataa(\Processor|GENERAL_REGISTER|OUT [14]),
	.datab(\Processor|REGISTER_03|OUT [14]),
	.datac(\Processor|Muxer|Mux1~0_combout ),
	.datad(\Processor|Muxer|Mux1~4_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux1~5 .lut_mask = 16'hFC0A;
defparam \Processor|Muxer|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N30
cycloneive_lcell_comb \Processor|Muxer|Mux1~7 (
// Equation(s):
// \Processor|Muxer|Mux1~7_combout  = (\Processor|CUnit|REG_IN_B_BUS [2] & (((\Processor|Muxer|Mux1~5_combout )))) # (!\Processor|CUnit|REG_IN_B_BUS [2] & ((\Processor|CUnit|REG_IN_B_BUS [1] & (\Processor|Muxer|Mux1~6_combout )) # 
// (!\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|Muxer|Mux1~5_combout )))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|Muxer|Mux1~6_combout ),
	.datad(\Processor|Muxer|Mux1~5_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux1~7 .lut_mask = 16'hFB40;
defparam \Processor|Muxer|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N29
dffeas \Processor|REGISTER_01|OUT[14] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[14]~45_combout ),
	.asdata(\Processor|Muxer|Mux1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[14] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N30
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[15]~47 (
// Equation(s):
// \Processor|REGISTER_01|OUT[15]~47_combout  = \Processor|REGISTER_01|OUT [15] $ (\Processor|REGISTER_01|OUT[14]~46 )

	.dataa(\Processor|REGISTER_01|OUT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Processor|REGISTER_01|OUT[14]~46 ),
	.combout(\Processor|REGISTER_01|OUT[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[15]~47 .lut_mask = 16'h5A5A;
defparam \Processor|REGISTER_01|OUT[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y27_N31
dffeas \Processor|REGISTER_01|OUT[15] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[15]~47_combout ),
	.asdata(\Processor|Muxer|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[15] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N30
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[15]~47 (
// Equation(s):
// \Processor|REGISTER_02|OUT[15]~47_combout  = \Processor|REGISTER_02|OUT [15] $ (\Processor|REGISTER_02|OUT[14]~46 )

	.dataa(\Processor|REGISTER_02|OUT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Processor|REGISTER_02|OUT[14]~46 ),
	.combout(\Processor|REGISTER_02|OUT[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[15]~47 .lut_mask = 16'h5A5A;
defparam \Processor|REGISTER_02|OUT[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y27_N31
dffeas \Processor|REGISTER_02|OUT[15] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[15]~47_combout ),
	.asdata(\Processor|Muxer|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[15] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N12
cycloneive_lcell_comb \Processor|Muxer|Mux0~3 (
// Equation(s):
// \Processor|Muxer|Mux0~3_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & ((\Processor|REGISTER_02|OUT [15]))) # (!\Processor|CUnit|REG_IN_B_BUS [0] & (\Processor|REGISTER_01|OUT [15]))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datab(\Processor|REGISTER_01|OUT [15]),
	.datac(gnd),
	.datad(\Processor|REGISTER_02|OUT [15]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux0~3 .lut_mask = 16'hEE44;
defparam \Processor|Muxer|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N30
cycloneive_lcell_comb \Processor|REGISTER_03|OUT[15]~47 (
// Equation(s):
// \Processor|REGISTER_03|OUT[15]~47_combout  = \Processor|REGISTER_03|OUT [15] $ (\Processor|REGISTER_03|OUT[14]~46 )

	.dataa(\Processor|REGISTER_03|OUT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Processor|REGISTER_03|OUT[14]~46 ),
	.combout(\Processor|REGISTER_03|OUT[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[15]~47 .lut_mask = 16'h5A5A;
defparam \Processor|REGISTER_03|OUT[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y30_N31
dffeas \Processor|REGISTER_03|OUT[15] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_03|OUT[15]~47_combout ),
	.asdata(\Processor|Muxer|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [9]),
	.ena(\Processor|REGISTER_03|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_03|OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_03|OUT[15] .is_wysiwyg = "true";
defparam \Processor|REGISTER_03|OUT[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N19
dffeas \Processor|GENERAL_REGISTER|OUT[15] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|Muxer|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[15] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N30
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[15]~47 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[15]~47_combout  = \Processor|PROGRAM_COUNTER|OUT [15] $ (\Processor|PROGRAM_COUNTER|OUT[14]~46 )

	.dataa(\Processor|PROGRAM_COUNTER|OUT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Processor|PROGRAM_COUNTER|OUT[14]~46 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[15]~47 .lut_mask = 16'h5A5A;
defparam \Processor|PROGRAM_COUNTER|OUT[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y28_N31
dffeas \Processor|PROGRAM_COUNTER|OUT[15] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[15]~47_combout ),
	.asdata(\Processor|Muxer|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[15] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N8
cycloneive_lcell_comb \Processor|Muxer|Mux0~0 (
// Equation(s):
// \Processor|Muxer|Mux0~0_combout  = (\Processor|PROGRAM_COUNTER|OUT [15] & \Processor|CUnit|REG_IN_B_BUS [0])

	.dataa(gnd),
	.datab(\Processor|PROGRAM_COUNTER|OUT [15]),
	.datac(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux0~0 .lut_mask = 16'hC0C0;
defparam \Processor|Muxer|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N2
cycloneive_lcell_comb \Processor|Muxer|Mux0~1 (
// Equation(s):
// \Processor|Muxer|Mux0~1_combout  = (\Processor|Muxer|Mux1~1_combout  & ((\Processor|Muxer|Mux1~2_combout  & (\Processor|REGISTER_AC|OUT [15])) # (!\Processor|Muxer|Mux1~2_combout  & ((\Processor|Muxer|Mux0~0_combout ))))) # 
// (!\Processor|Muxer|Mux1~1_combout  & (((!\Processor|Muxer|Mux1~2_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [15]),
	.datab(\Processor|Muxer|Mux0~0_combout ),
	.datac(\Processor|Muxer|Mux1~1_combout ),
	.datad(\Processor|Muxer|Mux1~2_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux0~1 .lut_mask = 16'hA0CF;
defparam \Processor|Muxer|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N24
cycloneive_lcell_comb \Processor|Muxer|Mux0~2 (
// Equation(s):
// \Processor|Muxer|Mux0~2_combout  = (\Processor|Muxer|Mux1~0_combout  & (((\Processor|Muxer|Mux0~1_combout )))) # (!\Processor|Muxer|Mux1~0_combout  & ((\Processor|Muxer|Mux0~1_combout  & (\Processor|REGISTER_03|OUT [15])) # 
// (!\Processor|Muxer|Mux0~1_combout  & ((\Processor|GENERAL_REGISTER|OUT [15])))))

	.dataa(\Processor|REGISTER_03|OUT [15]),
	.datab(\Processor|GENERAL_REGISTER|OUT [15]),
	.datac(\Processor|Muxer|Mux1~0_combout ),
	.datad(\Processor|Muxer|Mux0~1_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux0~2 .lut_mask = 16'hFA0C;
defparam \Processor|Muxer|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N18
cycloneive_lcell_comb \Processor|Muxer|Mux0~4 (
// Equation(s):
// \Processor|Muxer|Mux0~4_combout  = (\Processor|CUnit|REG_IN_B_BUS [2] & (((\Processor|Muxer|Mux0~2_combout )))) # (!\Processor|CUnit|REG_IN_B_BUS [2] & ((\Processor|CUnit|REG_IN_B_BUS [1] & (\Processor|Muxer|Mux0~3_combout )) # 
// (!\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|Muxer|Mux0~2_combout )))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|Muxer|Mux0~3_combout ),
	.datad(\Processor|Muxer|Mux0~2_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux0~4 .lut_mask = 16'hFB40;
defparam \Processor|Muxer|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N13
dffeas \Processor|REGISTER_AR|OUT[15] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[15] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N30
cycloneive_lcell_comb \PathSelector|Selector23~0 (
// Equation(s):
// \PathSelector|Selector23~0_combout  = (\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & ((\Processor|REGISTER_AR|OUT [15]))) # (!\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & (\Bridge|RAM_ADDRESS [15]))

	.dataa(gnd),
	.datab(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.datac(\Bridge|RAM_ADDRESS [15]),
	.datad(\Processor|REGISTER_AR|OUT [15]),
	.cin(gnd),
	.combout(\PathSelector|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|Selector23~0 .lut_mask = 16'hFC30;
defparam \PathSelector|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N16
cycloneive_lcell_comb \PathSelector|RAM_ADDRESS[15] (
// Equation(s):
// \PathSelector|RAM_ADDRESS [15] = (GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & (\PathSelector|Selector23~0_combout )) # (!GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & ((\PathSelector|RAM_ADDRESS [15])))

	.dataa(\PathSelector|Selector23~0_combout ),
	.datab(\PathSelector|RAM_ADDRESS [15]),
	.datac(gnd),
	.datad(\PathSelector|WideNor0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PathSelector|RAM_ADDRESS [15]),
	.cout());
// synopsys translate_off
defparam \PathSelector|RAM_ADDRESS[15] .lut_mask = 16'hAACC;
defparam \PathSelector|RAM_ADDRESS[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N4
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout  = \PathSelector|RAM_ADDRESS [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PathSelector|RAM_ADDRESS [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|address_reg_a[2]~feeder .lut_mask = 16'hF0F0;
defparam \MainMemory|altsyncram_component|auto_generated|address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N5
dffeas \MainMemory|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.d(\MainMemory|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainMemory|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \MainMemory|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N13
dffeas \MainMemory|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MainMemory|altsyncram_component|auto_generated|address_reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \MainMemory|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N12
cycloneive_lcell_comb \PathSelector|Selector3~0 (
// Equation(s):
// \PathSelector|Selector3~0_combout  = (\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & ((\Processor|Muxer|Mux12~4_combout ))) # (!\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & (\Communicator|RX_UNIT|CACHE [3]))

	.dataa(\Communicator|RX_UNIT|CACHE [3]),
	.datab(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.datac(gnd),
	.datad(\Processor|Muxer|Mux12~4_combout ),
	.cin(gnd),
	.combout(\PathSelector|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|Selector3~0 .lut_mask = 16'hEE22;
defparam \PathSelector|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N26
cycloneive_lcell_comb \PathSelector|RAM_DATA_BUS[3] (
// Equation(s):
// \PathSelector|RAM_DATA_BUS [3] = (GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & (\PathSelector|Selector3~0_combout )) # (!GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & ((\PathSelector|RAM_DATA_BUS [3])))

	.dataa(\PathSelector|Selector3~0_combout ),
	.datab(gnd),
	.datac(\PathSelector|RAM_DATA_BUS [3]),
	.datad(\PathSelector|WideNor0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PathSelector|RAM_DATA_BUS [3]),
	.cout());
// synopsys translate_off
defparam \PathSelector|RAM_DATA_BUS[3] .lut_mask = 16'hAAF0;
defparam \PathSelector|RAM_DATA_BUS[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode537w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [3]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [3]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode548w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [3]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N14
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~17 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~17_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\MainMemory|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) # (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\MainMemory|altsyncram_component|auto_generated|ram_block1a3~portadataout )))

	.dataa(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\MainMemory|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~17 .lut_mask = 16'hBA98;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode559w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [3]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N8
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~18 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~18_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\MainMemory|altsyncram_component|auto_generated|mux2|_~17_combout  & 
// ((\MainMemory|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # (!\MainMemory|altsyncram_component|auto_generated|mux2|_~17_combout  & (\MainMemory|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\MainMemory|altsyncram_component|auto_generated|mux2|_~17_combout ))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\MainMemory|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~18 .lut_mask = 16'hF838;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [3]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [3]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode478w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [3]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [3]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N12
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~15 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~15_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\MainMemory|altsyncram_component|auto_generated|ram_block1a43~portadataout ) # 
// (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & (\MainMemory|altsyncram_component|auto_generated|ram_block1a35~portadataout  & 
// ((!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datab(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\MainMemory|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~15 .lut_mask = 16'hCCE2;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N6
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~16 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~16_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\MainMemory|altsyncram_component|auto_generated|mux2|_~15_combout  & 
// ((\MainMemory|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # (!\MainMemory|altsyncram_component|auto_generated|mux2|_~15_combout  & (\MainMemory|altsyncram_component|auto_generated|ram_block1a51~portadataout )))) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\MainMemory|altsyncram_component|auto_generated|mux2|_~15_combout ))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datab(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\MainMemory|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~16 .lut_mask = 16'hF388;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N18
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~19 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~19_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\MainMemory|altsyncram_component|auto_generated|mux2|_~16_combout ))) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [2] & (\MainMemory|altsyncram_component|auto_generated|mux2|_~18_combout ))

	.dataa(gnd),
	.datab(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\MainMemory|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~19 .lut_mask = 16'hFC30;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N6
cycloneive_lcell_comb \Processor|Muxer|Mux12~2 (
// Equation(s):
// \Processor|Muxer|Mux12~2_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & (\Processor|CUnit|REG_IN_B_BUS [0])) # (!\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|CUnit|REG_IN_B_BUS [0] & (!\Processor|PROGRAM_COUNTER|OUT [3])) # 
// (!\Processor|CUnit|REG_IN_B_BUS [0] & ((!\MainMemory|altsyncram_component|auto_generated|mux2|_~19_combout )))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datac(\Processor|PROGRAM_COUNTER|OUT [3]),
	.datad(\MainMemory|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux12~2 .lut_mask = 16'h8C9D;
defparam \Processor|Muxer|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N16
cycloneive_lcell_comb \Processor|Muxer|Mux12~3 (
// Equation(s):
// \Processor|Muxer|Mux12~3_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|Muxer|Mux12~2_combout  & ((!\Processor|REGISTER_02|OUT [3]))) # (!\Processor|Muxer|Mux12~2_combout  & (!\Processor|REGISTER_01|OUT [3])))) # 
// (!\Processor|CUnit|REG_IN_B_BUS [1] & (((\Processor|Muxer|Mux12~2_combout ))))

	.dataa(\Processor|REGISTER_01|OUT [3]),
	.datab(\Processor|REGISTER_02|OUT [3]),
	.datac(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datad(\Processor|Muxer|Mux12~2_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux12~3 .lut_mask = 16'h3F50;
defparam \Processor|Muxer|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N10
cycloneive_lcell_comb \Processor|Muxer|Mux12~4 (
// Equation(s):
// \Processor|Muxer|Mux12~4_combout  = (\Processor|CUnit|REG_IN_B_BUS [2] & (!\Processor|Muxer|Mux12~1_combout )) # (!\Processor|CUnit|REG_IN_B_BUS [2] & ((!\Processor|Muxer|Mux12~3_combout )))

	.dataa(gnd),
	.datab(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datac(\Processor|Muxer|Mux12~1_combout ),
	.datad(\Processor|Muxer|Mux12~3_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux12~4 .lut_mask = 16'h0C3F;
defparam \Processor|Muxer|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N7
dffeas \Processor|GENERAL_REGISTER|OUT[3] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux12~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[3] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N6
cycloneive_lcell_comb \Processor|Muxer|Mux12~0 (
// Equation(s):
// \Processor|Muxer|Mux12~0_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & (\Processor|CUnit|REG_IN_B_BUS [0])) # (!\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|CUnit|REG_IN_B_BUS [0] & (!\Processor|GENERAL_REGISTER|OUT [3])) # 
// (!\Processor|CUnit|REG_IN_B_BUS [0] & ((!\Processor|REGISTER_03|OUT [3])))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datac(\Processor|GENERAL_REGISTER|OUT [3]),
	.datad(\Processor|REGISTER_03|OUT [3]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux12~0 .lut_mask = 16'h8C9D;
defparam \Processor|Muxer|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N4
cycloneive_lcell_comb \Processor|Muxer|Mux12~1 (
// Equation(s):
// \Processor|Muxer|Mux12~1_combout  = (\Processor|Muxer|Mux12~0_combout  & (((!\IROM|altsyncram_component|auto_generated|q_a [3]) # (!\Processor|CUnit|REG_IN_B_BUS [1])))) # (!\Processor|Muxer|Mux12~0_combout  & (!\Processor|REGISTER_AC|OUT [3] & 
// (\Processor|CUnit|REG_IN_B_BUS [1])))

	.dataa(\Processor|REGISTER_AC|OUT [3]),
	.datab(\Processor|Muxer|Mux12~0_combout ),
	.datac(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datad(\IROM|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux12~1 .lut_mask = 16'h1CDC;
defparam \Processor|Muxer|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N14
cycloneive_lcell_comb \Processor|ALUnit|Add0~11 (
// Equation(s):
// \Processor|ALUnit|Add0~11_combout  = (\Processor|CUnit|ALU_OP [2]) # ((\Processor|CUnit|REG_IN_B_BUS [2] & (\Processor|Muxer|Mux12~1_combout )) # (!\Processor|CUnit|REG_IN_B_BUS [2] & ((\Processor|Muxer|Mux12~3_combout ))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(\Processor|Muxer|Mux12~1_combout ),
	.datad(\Processor|Muxer|Mux12~3_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~11 .lut_mask = 16'hFDEC;
defparam \Processor|ALUnit|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N0
cycloneive_lcell_comb \Processor|ALUnit|C_bus~1 (
// Equation(s):
// \Processor|ALUnit|C_bus~1_combout  = (\Processor|REGISTER_AC|OUT [3] & ((\Processor|CUnit|REG_IN_B_BUS [2] & ((\Processor|Muxer|Mux12~1_combout ))) # (!\Processor|CUnit|REG_IN_B_BUS [2] & (\Processor|Muxer|Mux12~3_combout ))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datab(\Processor|REGISTER_AC|OUT [3]),
	.datac(\Processor|Muxer|Mux12~3_combout ),
	.datad(\Processor|Muxer|Mux12~1_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus~1 .lut_mask = 16'hC840;
defparam \Processor|ALUnit|C_bus~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N22
cycloneive_lcell_comb \Processor|ALUnit|Mux5~0 (
// Equation(s):
// \Processor|ALUnit|Mux5~0_combout  = (\Processor|ALUnit|Mux11~1_combout  & (\Processor|CUnit|ALU_OP [2])) # (!\Processor|ALUnit|Mux11~1_combout  & ((\Processor|CUnit|ALU_OP [2] & (\Processor|REGISTER_AC|OUT [4])) # (!\Processor|CUnit|ALU_OP [2] & 
// ((\Processor|ALUnit|C_bus~1_combout )))))

	.dataa(\Processor|ALUnit|Mux11~1_combout ),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(\Processor|REGISTER_AC|OUT [4]),
	.datad(\Processor|ALUnit|C_bus~1_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux5~0 .lut_mask = 16'hD9C8;
defparam \Processor|ALUnit|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N12
cycloneive_lcell_comb \Processor|ALUnit|Mux5~1 (
// Equation(s):
// \Processor|ALUnit|Mux5~1_combout  = (\Processor|ALUnit|Mux5~0_combout  & ((\Processor|REGISTER_AC|OUT [1]) # ((!\Processor|ALUnit|Mux11~1_combout )))) # (!\Processor|ALUnit|Mux5~0_combout  & (((\Processor|Muxer|Mux12~4_combout  & 
// \Processor|ALUnit|Mux11~1_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [1]),
	.datab(\Processor|ALUnit|Mux5~0_combout ),
	.datac(\Processor|Muxer|Mux12~4_combout ),
	.datad(\Processor|ALUnit|Mux11~1_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux5~1 .lut_mask = 16'hB8CC;
defparam \Processor|ALUnit|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N30
cycloneive_lcell_comb \Processor|ALUnit|Mux5~2 (
// Equation(s):
// \Processor|ALUnit|Mux5~2_combout  = (\Processor|ALUnit|Mux17~0_combout  & (\Processor|ALUnit|Add0~12_combout )) # (!\Processor|ALUnit|Mux17~0_combout  & (((\Processor|ALUnit|Mux5~1_combout  & !\Processor|ALUnit|Mux11~0_combout ))))

	.dataa(\Processor|ALUnit|Add0~12_combout ),
	.datab(\Processor|ALUnit|Mux5~1_combout ),
	.datac(\Processor|ALUnit|Mux11~0_combout ),
	.datad(\Processor|ALUnit|Mux17~0_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux5~2 .lut_mask = 16'hAA0C;
defparam \Processor|ALUnit|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N26
cycloneive_lcell_comb \Processor|ALUnit|C_bus[3] (
// Equation(s):
// \Processor|ALUnit|C_bus [3] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|C_bus [3])) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|Mux5~2_combout )))

	.dataa(\Processor|ALUnit|C_bus [3]),
	.datab(\Processor|ALUnit|Mux5~2_combout ),
	.datac(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [3]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[3] .lut_mask = 16'hACAC;
defparam \Processor|ALUnit|C_bus[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N7
dffeas \Processor|REGISTER_AC|OUT[3] (
	.clk(\Processor|Clock|TICK~q ),
	.d(\Processor|REGISTER_AC|OUT[3]~23_combout ),
	.asdata(\Processor|ALUnit|C_bus [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AC|OUT[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[3] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N30
cycloneive_lcell_comb \Processor|ALUnit|Mux4~0 (
// Equation(s):
// \Processor|ALUnit|Mux4~0_combout  = (\Processor|ALUnit|Mux13~1_combout  & ((\Processor|ALUnit|Mux13~2_combout  & ((\Processor|Muxer|Mux13~4_combout ))) # (!\Processor|ALUnit|Mux13~2_combout  & (\Processor|ALUnit|Add0~9_combout )))) # 
// (!\Processor|ALUnit|Mux13~1_combout  & (((!\Processor|ALUnit|Mux13~2_combout ))))

	.dataa(\Processor|ALUnit|Add0~9_combout ),
	.datab(\Processor|Muxer|Mux13~4_combout ),
	.datac(\Processor|ALUnit|Mux13~1_combout ),
	.datad(\Processor|ALUnit|Mux13~2_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux4~0 .lut_mask = 16'hC0AF;
defparam \Processor|ALUnit|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N2
cycloneive_lcell_comb \Processor|ALUnit|C_bus~0 (
// Equation(s):
// \Processor|ALUnit|C_bus~0_combout  = (\Processor|REGISTER_AC|OUT [2] & ((\Processor|CUnit|REG_IN_B_BUS [2] & ((\Processor|Muxer|Mux13~1_combout ))) # (!\Processor|CUnit|REG_IN_B_BUS [2] & (\Processor|Muxer|Mux13~3_combout ))))

	.dataa(\Processor|Muxer|Mux13~3_combout ),
	.datab(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datac(\Processor|REGISTER_AC|OUT [2]),
	.datad(\Processor|Muxer|Mux13~1_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus~0 .lut_mask = 16'hE020;
defparam \Processor|ALUnit|C_bus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N8
cycloneive_lcell_comb \Processor|ALUnit|Mux4~1 (
// Equation(s):
// \Processor|ALUnit|Mux4~1_combout  = (\Processor|ALUnit|Mux4~0_combout  & (((\Processor|ALUnit|Mux13~0_combout ) # (\Processor|ALUnit|C_bus~0_combout )))) # (!\Processor|ALUnit|Mux4~0_combout  & (\Processor|REGISTER_AC|OUT [0] & 
// (!\Processor|ALUnit|Mux13~0_combout )))

	.dataa(\Processor|REGISTER_AC|OUT [0]),
	.datab(\Processor|ALUnit|Mux4~0_combout ),
	.datac(\Processor|ALUnit|Mux13~0_combout ),
	.datad(\Processor|ALUnit|C_bus~0_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux4~1 .lut_mask = 16'hCEC2;
defparam \Processor|ALUnit|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N2
cycloneive_lcell_comb \Processor|ALUnit|Mux4~2 (
// Equation(s):
// \Processor|ALUnit|Mux4~2_combout  = (\Processor|CUnit|ALU_OP [2] & ((\Processor|CUnit|ALU_OP [1] & (\Processor|REGISTER_AC|OUT [3])) # (!\Processor|CUnit|ALU_OP [1] & ((\Processor|ALUnit|Mux4~1_combout ))))) # (!\Processor|CUnit|ALU_OP [2] & 
// (((\Processor|ALUnit|Mux4~1_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [3]),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(\Processor|ALUnit|Mux4~1_combout ),
	.datad(\Processor|CUnit|ALU_OP [1]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux4~2 .lut_mask = 16'hB8F0;
defparam \Processor|ALUnit|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N26
cycloneive_lcell_comb \Processor|ALUnit|C_bus[2] (
// Equation(s):
// \Processor|ALUnit|C_bus [2] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|C_bus [2])) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|Mux4~2_combout )))

	.dataa(\Processor|ALUnit|C_bus [2]),
	.datab(gnd),
	.datac(\Processor|ALUnit|Mux4~2_combout ),
	.datad(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [2]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[2] .lut_mask = 16'hAAF0;
defparam \Processor|ALUnit|C_bus[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N5
dffeas \Processor|REGISTER_AC|OUT[2] (
	.clk(\Processor|Clock|TICK~q ),
	.d(\Processor|REGISTER_AC|OUT[2]~21_combout ),
	.asdata(\Processor|ALUnit|C_bus [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AC|OUT[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[2] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N5
dffeas \Processor|GENERAL_REGISTER|OUT[2] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux13~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[2] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N4
cycloneive_lcell_comb \Processor|Muxer|Mux13~0 (
// Equation(s):
// \Processor|Muxer|Mux13~0_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & (((\Processor|CUnit|REG_IN_B_BUS [1]) # (!\Processor|GENERAL_REGISTER|OUT [2])))) # (!\Processor|CUnit|REG_IN_B_BUS [0] & (!\Processor|REGISTER_03|OUT [2] & 
// ((!\Processor|CUnit|REG_IN_B_BUS [1]))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datab(\Processor|REGISTER_03|OUT [2]),
	.datac(\Processor|GENERAL_REGISTER|OUT [2]),
	.datad(\Processor|CUnit|REG_IN_B_BUS [1]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux13~0 .lut_mask = 16'hAA1B;
defparam \Processor|Muxer|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N10
cycloneive_lcell_comb \Processor|Muxer|Mux13~1 (
// Equation(s):
// \Processor|Muxer|Mux13~1_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|Muxer|Mux13~0_combout  & ((!\IROM|altsyncram_component|auto_generated|q_a [2]))) # (!\Processor|Muxer|Mux13~0_combout  & (!\Processor|REGISTER_AC|OUT [2])))) # 
// (!\Processor|CUnit|REG_IN_B_BUS [1] & (((\Processor|Muxer|Mux13~0_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [2]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|Muxer|Mux13~0_combout ),
	.datad(\IROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux13~1 .lut_mask = 16'h34F4;
defparam \Processor|Muxer|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N12
cycloneive_lcell_comb \Processor|Muxer|Mux13~4 (
// Equation(s):
// \Processor|Muxer|Mux13~4_combout  = (\Processor|CUnit|REG_IN_B_BUS [2] & (!\Processor|Muxer|Mux13~1_combout )) # (!\Processor|CUnit|REG_IN_B_BUS [2] & ((!\Processor|Muxer|Mux13~3_combout )))

	.dataa(\Processor|Muxer|Mux13~1_combout ),
	.datab(gnd),
	.datac(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datad(\Processor|Muxer|Mux13~3_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux13~4 .lut_mask = 16'h505F;
defparam \Processor|Muxer|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N5
dffeas \Processor|PROGRAM_COUNTER|OUT[2] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[2]~21_combout ),
	.asdata(\Processor|Muxer|Mux13~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[2] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N21
dffeas \Processor|GENERAL_REGISTER|OUT[0] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[0] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N20
cycloneive_lcell_comb \Processor|Muxer|Mux15~0 (
// Equation(s):
// \Processor|Muxer|Mux15~0_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & (((\Processor|CUnit|REG_IN_B_BUS [1]) # (!\Processor|GENERAL_REGISTER|OUT [0])))) # (!\Processor|CUnit|REG_IN_B_BUS [0] & (!\Processor|REGISTER_03|OUT [0] & 
// ((!\Processor|CUnit|REG_IN_B_BUS [1]))))

	.dataa(\Processor|REGISTER_03|OUT [0]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datac(\Processor|GENERAL_REGISTER|OUT [0]),
	.datad(\Processor|CUnit|REG_IN_B_BUS [1]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux15~0 .lut_mask = 16'hCC1D;
defparam \Processor|Muxer|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N2
cycloneive_lcell_comb \Processor|Muxer|Mux15~1 (
// Equation(s):
// \Processor|Muxer|Mux15~1_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|Muxer|Mux15~0_combout  & ((!\IROM|altsyncram_component|auto_generated|q_a [0]))) # (!\Processor|Muxer|Mux15~0_combout  & (!\Processor|REGISTER_AC|OUT [0])))) # 
// (!\Processor|CUnit|REG_IN_B_BUS [1] & (((\Processor|Muxer|Mux15~0_combout ))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datab(\Processor|REGISTER_AC|OUT [0]),
	.datac(\IROM|altsyncram_component|auto_generated|q_a [0]),
	.datad(\Processor|Muxer|Mux15~0_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux15~1 .lut_mask = 16'h5F22;
defparam \Processor|Muxer|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N14
cycloneive_lcell_comb \Processor|ALUnit|Add0~0 (
// Equation(s):
// \Processor|ALUnit|Add0~0_combout  = (\Processor|CUnit|ALU_OP [2]) # ((\Processor|CUnit|REG_IN_B_BUS [2] & ((\Processor|Muxer|Mux15~1_combout ))) # (!\Processor|CUnit|REG_IN_B_BUS [2] & (\Processor|Muxer|Mux15~4_combout )))

	.dataa(\Processor|CUnit|ALU_OP [2]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datac(\Processor|Muxer|Mux15~4_combout ),
	.datad(\Processor|Muxer|Mux15~1_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~0 .lut_mask = 16'hFEBA;
defparam \Processor|ALUnit|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N2
cycloneive_lcell_comb \Processor|ALUnit|Mux2~1 (
// Equation(s):
// \Processor|ALUnit|Mux2~1_combout  = (\Processor|CUnit|ALU_OP [2] & (\Processor|ALUnit|Add0~3_combout )) # (!\Processor|CUnit|ALU_OP [2] & (((\Processor|REGISTER_AC|OUT [0] & !\Processor|Muxer|Mux15~5_combout ))))

	.dataa(\Processor|ALUnit|Add0~3_combout ),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(\Processor|REGISTER_AC|OUT [0]),
	.datad(\Processor|Muxer|Mux15~5_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux2~1 .lut_mask = 16'h88B8;
defparam \Processor|ALUnit|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N28
cycloneive_lcell_comb \Processor|ALUnit|Mux2~0 (
// Equation(s):
// \Processor|ALUnit|Mux2~0_combout  = (\Processor|CUnit|ALU_OP [1] & (((\Processor|REGISTER_AC|OUT [1] & \Processor|CUnit|ALU_OP [2])) # (!\Processor|ALUnit|Add0~0_combout )))

	.dataa(\Processor|REGISTER_AC|OUT [1]),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(\Processor|ALUnit|Add0~0_combout ),
	.datad(\Processor|CUnit|ALU_OP [1]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux2~0 .lut_mask = 16'h8F00;
defparam \Processor|ALUnit|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N8
cycloneive_lcell_comb \Processor|ALUnit|Mux2~2 (
// Equation(s):
// \Processor|ALUnit|Mux2~2_combout  = (!\Processor|CUnit|ALU_OP [0] & ((\Processor|ALUnit|Mux2~0_combout ) # ((!\Processor|CUnit|ALU_OP [1] & \Processor|ALUnit|Mux2~1_combout ))))

	.dataa(\Processor|CUnit|ALU_OP [1]),
	.datab(\Processor|ALUnit|Mux2~1_combout ),
	.datac(\Processor|CUnit|ALU_OP [0]),
	.datad(\Processor|ALUnit|Mux2~0_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux2~2 .lut_mask = 16'h0F04;
defparam \Processor|ALUnit|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N20
cycloneive_lcell_comb \Processor|ALUnit|Mux2~3 (
// Equation(s):
// \Processor|ALUnit|Mux2~3_combout  = (\Processor|ALUnit|Mux2~2_combout ) # ((\Processor|ALUnit|Add0~3_combout  & (!\Processor|CUnit|ALU_OP [1] & \Processor|ALUnit|Mux11~0_combout )))

	.dataa(\Processor|ALUnit|Add0~3_combout ),
	.datab(\Processor|CUnit|ALU_OP [1]),
	.datac(\Processor|ALUnit|Mux2~2_combout ),
	.datad(\Processor|ALUnit|Mux11~0_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux2~3 .lut_mask = 16'hF2F0;
defparam \Processor|ALUnit|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N22
cycloneive_lcell_comb \Processor|ALUnit|C_bus[0] (
// Equation(s):
// \Processor|ALUnit|C_bus [0] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|C_bus [0]))) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|Mux2~3_combout ))

	.dataa(\Processor|ALUnit|Mux2~3_combout ),
	.datab(gnd),
	.datac(\Processor|ALUnit|C_bus [0]),
	.datad(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [0]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[0] .lut_mask = 16'hF0AA;
defparam \Processor|ALUnit|C_bus[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N1
dffeas \Processor|REGISTER_AC|OUT[0] (
	.clk(\Processor|Clock|TICK~q ),
	.d(\Processor|REGISTER_AC|OUT[0]~16_combout ),
	.asdata(\Processor|ALUnit|C_bus [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AC|OUT[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[0] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N14
cycloneive_lcell_comb \Processor|ALUnit|Mux3~3 (
// Equation(s):
// \Processor|ALUnit|Mux3~3_combout  = ((\Processor|REGISTER_AC|OUT [2] & \Processor|CUnit|ALU_OP [2])) # (!\Processor|ALUnit|Add0~5_combout )

	.dataa(gnd),
	.datab(\Processor|REGISTER_AC|OUT [2]),
	.datac(\Processor|CUnit|ALU_OP [2]),
	.datad(\Processor|ALUnit|Add0~5_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux3~3 .lut_mask = 16'hC0FF;
defparam \Processor|ALUnit|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N6
cycloneive_lcell_comb \Processor|ALUnit|Mux3~0 (
// Equation(s):
// \Processor|ALUnit|Mux3~0_combout  = (!\Processor|CUnit|ALU_OP [0] & (!\Processor|CUnit|ALU_OP [2] & (\Processor|REGISTER_AC|OUT [1] & !\Processor|Muxer|Mux14~4_combout )))

	.dataa(\Processor|CUnit|ALU_OP [0]),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(\Processor|REGISTER_AC|OUT [1]),
	.datad(\Processor|Muxer|Mux14~4_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux3~0 .lut_mask = 16'h0010;
defparam \Processor|ALUnit|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N30
cycloneive_lcell_comb \Processor|ALUnit|Mux3~2 (
// Equation(s):
// \Processor|ALUnit|Mux3~2_combout  = (!\Processor|CUnit|ALU_OP [1] & ((\Processor|ALUnit|Mux3~0_combout ) # ((\Processor|ALUnit|Mux3~1_combout  & \Processor|ALUnit|Add0~6_combout ))))

	.dataa(\Processor|CUnit|ALU_OP [1]),
	.datab(\Processor|ALUnit|Mux3~0_combout ),
	.datac(\Processor|ALUnit|Mux3~1_combout ),
	.datad(\Processor|ALUnit|Add0~6_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux3~2 .lut_mask = 16'h5444;
defparam \Processor|ALUnit|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N16
cycloneive_lcell_comb \Processor|ALUnit|Mux3~4 (
// Equation(s):
// \Processor|ALUnit|Mux3~4_combout  = (\Processor|ALUnit|Mux3~2_combout ) # ((\Processor|ALUnit|Mux3~3_combout  & (!\Processor|CUnit|ALU_OP [0] & \Processor|CUnit|ALU_OP [1])))

	.dataa(\Processor|ALUnit|Mux3~3_combout ),
	.datab(\Processor|ALUnit|Mux3~2_combout ),
	.datac(\Processor|CUnit|ALU_OP [0]),
	.datad(\Processor|CUnit|ALU_OP [1]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux3~4 .lut_mask = 16'hCECC;
defparam \Processor|ALUnit|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N12
cycloneive_lcell_comb \Processor|ALUnit|C_bus[1] (
// Equation(s):
// \Processor|ALUnit|C_bus [1] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|C_bus [1])) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|Mux3~4_combout )))

	.dataa(\Processor|ALUnit|C_bus [1]),
	.datab(gnd),
	.datac(\Processor|ALUnit|Mux3~4_combout ),
	.datad(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [1]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[1] .lut_mask = 16'hAAF0;
defparam \Processor|ALUnit|C_bus[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N3
dffeas \Processor|REGISTER_AC|OUT[1] (
	.clk(\Processor|Clock|TICK~q ),
	.d(\Processor|REGISTER_AC|OUT[1]~19_combout ),
	.asdata(\Processor|ALUnit|C_bus [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AC|OUT[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[1] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N23
dffeas \Processor|GENERAL_REGISTER|OUT[1] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux14~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[1] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N22
cycloneive_lcell_comb \Processor|Muxer|Mux14~0 (
// Equation(s):
// \Processor|Muxer|Mux14~0_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & (((\Processor|CUnit|REG_IN_B_BUS [1]) # (!\Processor|GENERAL_REGISTER|OUT [1])))) # (!\Processor|CUnit|REG_IN_B_BUS [0] & (!\Processor|REGISTER_03|OUT [1] & 
// ((!\Processor|CUnit|REG_IN_B_BUS [1]))))

	.dataa(\Processor|REGISTER_03|OUT [1]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datac(\Processor|GENERAL_REGISTER|OUT [1]),
	.datad(\Processor|CUnit|REG_IN_B_BUS [1]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux14~0 .lut_mask = 16'hCC1D;
defparam \Processor|Muxer|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N0
cycloneive_lcell_comb \Processor|Muxer|Mux14~1 (
// Equation(s):
// \Processor|Muxer|Mux14~1_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|Muxer|Mux14~0_combout  & ((!\IROM|altsyncram_component|auto_generated|q_a [1]))) # (!\Processor|Muxer|Mux14~0_combout  & (!\Processor|REGISTER_AC|OUT [1])))) # 
// (!\Processor|CUnit|REG_IN_B_BUS [1] & (((\Processor|Muxer|Mux14~0_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [1]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|Muxer|Mux14~0_combout ),
	.datad(\IROM|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux14~1 .lut_mask = 16'h34F4;
defparam \Processor|Muxer|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N10
cycloneive_lcell_comb \Processor|Muxer|Mux14~4 (
// Equation(s):
// \Processor|Muxer|Mux14~4_combout  = (\Processor|CUnit|REG_IN_B_BUS [2] & (!\Processor|Muxer|Mux14~1_combout )) # (!\Processor|CUnit|REG_IN_B_BUS [2] & ((!\Processor|Muxer|Mux14~3_combout )))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datab(gnd),
	.datac(\Processor|Muxer|Mux14~1_combout ),
	.datad(\Processor|Muxer|Mux14~3_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux14~4 .lut_mask = 16'h0A5F;
defparam \Processor|Muxer|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N3
dffeas \Processor|REGISTER_01|OUT[1] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[1]~19_combout ),
	.asdata(\Processor|Muxer|Mux14~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[1] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N4
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[2]~21 (
// Equation(s):
// \Processor|REGISTER_01|OUT[2]~21_combout  = (\Processor|REGISTER_01|OUT [2] & (\Processor|REGISTER_01|OUT[1]~20  $ (GND))) # (!\Processor|REGISTER_01|OUT [2] & (!\Processor|REGISTER_01|OUT[1]~20  & VCC))
// \Processor|REGISTER_01|OUT[2]~22  = CARRY((\Processor|REGISTER_01|OUT [2] & !\Processor|REGISTER_01|OUT[1]~20 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_01|OUT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_01|OUT[1]~20 ),
	.combout(\Processor|REGISTER_01|OUT[2]~21_combout ),
	.cout(\Processor|REGISTER_01|OUT[2]~22 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[2]~21 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_01|OUT[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y27_N5
dffeas \Processor|REGISTER_01|OUT[2] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[2]~21_combout ),
	.asdata(\Processor|Muxer|Mux13~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[2] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N6
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[3]~23 (
// Equation(s):
// \Processor|REGISTER_01|OUT[3]~23_combout  = (\Processor|REGISTER_01|OUT [3] & (!\Processor|REGISTER_01|OUT[2]~22 )) # (!\Processor|REGISTER_01|OUT [3] & ((\Processor|REGISTER_01|OUT[2]~22 ) # (GND)))
// \Processor|REGISTER_01|OUT[3]~24  = CARRY((!\Processor|REGISTER_01|OUT[2]~22 ) # (!\Processor|REGISTER_01|OUT [3]))

	.dataa(\Processor|REGISTER_01|OUT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_01|OUT[2]~22 ),
	.combout(\Processor|REGISTER_01|OUT[3]~23_combout ),
	.cout(\Processor|REGISTER_01|OUT[3]~24 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[3]~23 .lut_mask = 16'h5A5F;
defparam \Processor|REGISTER_01|OUT[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y27_N7
dffeas \Processor|REGISTER_01|OUT[3] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[3]~23_combout ),
	.asdata(\Processor|Muxer|Mux12~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[3] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N8
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[4]~25 (
// Equation(s):
// \Processor|REGISTER_01|OUT[4]~25_combout  = (\Processor|REGISTER_01|OUT [4] & (\Processor|REGISTER_01|OUT[3]~24  $ (GND))) # (!\Processor|REGISTER_01|OUT [4] & (!\Processor|REGISTER_01|OUT[3]~24  & VCC))
// \Processor|REGISTER_01|OUT[4]~26  = CARRY((\Processor|REGISTER_01|OUT [4] & !\Processor|REGISTER_01|OUT[3]~24 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_01|OUT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_01|OUT[3]~24 ),
	.combout(\Processor|REGISTER_01|OUT[4]~25_combout ),
	.cout(\Processor|REGISTER_01|OUT[4]~26 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[4]~25 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_01|OUT[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y27_N9
dffeas \Processor|REGISTER_01|OUT[4] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[4]~25_combout ),
	.asdata(\Processor|Muxer|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[4] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N10
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[5]~27 (
// Equation(s):
// \Processor|REGISTER_01|OUT[5]~27_combout  = (\Processor|REGISTER_01|OUT [5] & (!\Processor|REGISTER_01|OUT[4]~26 )) # (!\Processor|REGISTER_01|OUT [5] & ((\Processor|REGISTER_01|OUT[4]~26 ) # (GND)))
// \Processor|REGISTER_01|OUT[5]~28  = CARRY((!\Processor|REGISTER_01|OUT[4]~26 ) # (!\Processor|REGISTER_01|OUT [5]))

	.dataa(\Processor|REGISTER_01|OUT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_01|OUT[4]~26 ),
	.combout(\Processor|REGISTER_01|OUT[5]~27_combout ),
	.cout(\Processor|REGISTER_01|OUT[5]~28 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[5]~27 .lut_mask = 16'h5A5F;
defparam \Processor|REGISTER_01|OUT[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y27_N11
dffeas \Processor|REGISTER_01|OUT[5] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[5]~27_combout ),
	.asdata(\Processor|Muxer|Mux10~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[5] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N12
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[6]~29 (
// Equation(s):
// \Processor|REGISTER_01|OUT[6]~29_combout  = (\Processor|REGISTER_01|OUT [6] & (\Processor|REGISTER_01|OUT[5]~28  $ (GND))) # (!\Processor|REGISTER_01|OUT [6] & (!\Processor|REGISTER_01|OUT[5]~28  & VCC))
// \Processor|REGISTER_01|OUT[6]~30  = CARRY((\Processor|REGISTER_01|OUT [6] & !\Processor|REGISTER_01|OUT[5]~28 ))

	.dataa(\Processor|REGISTER_01|OUT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_01|OUT[5]~28 ),
	.combout(\Processor|REGISTER_01|OUT[6]~29_combout ),
	.cout(\Processor|REGISTER_01|OUT[6]~30 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[6]~29 .lut_mask = 16'hA50A;
defparam \Processor|REGISTER_01|OUT[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y27_N13
dffeas \Processor|REGISTER_01|OUT[6] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[6]~29_combout ),
	.asdata(\Processor|Muxer|Mux9~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[6] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N14
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[7]~31 (
// Equation(s):
// \Processor|REGISTER_01|OUT[7]~31_combout  = (\Processor|REGISTER_01|OUT [7] & (!\Processor|REGISTER_01|OUT[6]~30 )) # (!\Processor|REGISTER_01|OUT [7] & ((\Processor|REGISTER_01|OUT[6]~30 ) # (GND)))
// \Processor|REGISTER_01|OUT[7]~32  = CARRY((!\Processor|REGISTER_01|OUT[6]~30 ) # (!\Processor|REGISTER_01|OUT [7]))

	.dataa(gnd),
	.datab(\Processor|REGISTER_01|OUT [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_01|OUT[6]~30 ),
	.combout(\Processor|REGISTER_01|OUT[7]~31_combout ),
	.cout(\Processor|REGISTER_01|OUT[7]~32 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[7]~31 .lut_mask = 16'h3C3F;
defparam \Processor|REGISTER_01|OUT[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y27_N15
dffeas \Processor|REGISTER_01|OUT[7] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[7]~31_combout ),
	.asdata(\Processor|Muxer|Mux8~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[7] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N16
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[8]~33 (
// Equation(s):
// \Processor|REGISTER_01|OUT[8]~33_combout  = (\Processor|REGISTER_01|OUT [8] & (\Processor|REGISTER_01|OUT[7]~32  $ (GND))) # (!\Processor|REGISTER_01|OUT [8] & (!\Processor|REGISTER_01|OUT[7]~32  & VCC))
// \Processor|REGISTER_01|OUT[8]~34  = CARRY((\Processor|REGISTER_01|OUT [8] & !\Processor|REGISTER_01|OUT[7]~32 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_01|OUT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_01|OUT[7]~32 ),
	.combout(\Processor|REGISTER_01|OUT[8]~33_combout ),
	.cout(\Processor|REGISTER_01|OUT[8]~34 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[8]~33 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_01|OUT[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y27_N17
dffeas \Processor|REGISTER_01|OUT[8] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[8]~33_combout ),
	.asdata(\Processor|Muxer|Mux7~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[8] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N18
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[9]~35 (
// Equation(s):
// \Processor|REGISTER_01|OUT[9]~35_combout  = (\Processor|REGISTER_01|OUT [9] & (!\Processor|REGISTER_01|OUT[8]~34 )) # (!\Processor|REGISTER_01|OUT [9] & ((\Processor|REGISTER_01|OUT[8]~34 ) # (GND)))
// \Processor|REGISTER_01|OUT[9]~36  = CARRY((!\Processor|REGISTER_01|OUT[8]~34 ) # (!\Processor|REGISTER_01|OUT [9]))

	.dataa(gnd),
	.datab(\Processor|REGISTER_01|OUT [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_01|OUT[8]~34 ),
	.combout(\Processor|REGISTER_01|OUT[9]~35_combout ),
	.cout(\Processor|REGISTER_01|OUT[9]~36 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[9]~35 .lut_mask = 16'h3C3F;
defparam \Processor|REGISTER_01|OUT[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y27_N19
dffeas \Processor|REGISTER_01|OUT[9] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[9]~35_combout ),
	.asdata(\Processor|Muxer|Mux6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[9] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N20
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[10]~37 (
// Equation(s):
// \Processor|REGISTER_01|OUT[10]~37_combout  = (\Processor|REGISTER_01|OUT [10] & (\Processor|REGISTER_01|OUT[9]~36  $ (GND))) # (!\Processor|REGISTER_01|OUT [10] & (!\Processor|REGISTER_01|OUT[9]~36  & VCC))
// \Processor|REGISTER_01|OUT[10]~38  = CARRY((\Processor|REGISTER_01|OUT [10] & !\Processor|REGISTER_01|OUT[9]~36 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_01|OUT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_01|OUT[9]~36 ),
	.combout(\Processor|REGISTER_01|OUT[10]~37_combout ),
	.cout(\Processor|REGISTER_01|OUT[10]~38 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[10]~37 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_01|OUT[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y27_N21
dffeas \Processor|REGISTER_01|OUT[10] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[10]~37_combout ),
	.asdata(\Processor|Muxer|Mux5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[10] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N22
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[11]~39 (
// Equation(s):
// \Processor|REGISTER_01|OUT[11]~39_combout  = (\Processor|REGISTER_01|OUT [11] & (!\Processor|REGISTER_01|OUT[10]~38 )) # (!\Processor|REGISTER_01|OUT [11] & ((\Processor|REGISTER_01|OUT[10]~38 ) # (GND)))
// \Processor|REGISTER_01|OUT[11]~40  = CARRY((!\Processor|REGISTER_01|OUT[10]~38 ) # (!\Processor|REGISTER_01|OUT [11]))

	.dataa(\Processor|REGISTER_01|OUT [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_01|OUT[10]~38 ),
	.combout(\Processor|REGISTER_01|OUT[11]~39_combout ),
	.cout(\Processor|REGISTER_01|OUT[11]~40 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[11]~39 .lut_mask = 16'h5A5F;
defparam \Processor|REGISTER_01|OUT[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y27_N23
dffeas \Processor|REGISTER_01|OUT[11] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[11]~39_combout ),
	.asdata(\Processor|Muxer|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[11] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N24
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[12]~41 (
// Equation(s):
// \Processor|REGISTER_01|OUT[12]~41_combout  = (\Processor|REGISTER_01|OUT [12] & (\Processor|REGISTER_01|OUT[11]~40  $ (GND))) # (!\Processor|REGISTER_01|OUT [12] & (!\Processor|REGISTER_01|OUT[11]~40  & VCC))
// \Processor|REGISTER_01|OUT[12]~42  = CARRY((\Processor|REGISTER_01|OUT [12] & !\Processor|REGISTER_01|OUT[11]~40 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_01|OUT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_01|OUT[11]~40 ),
	.combout(\Processor|REGISTER_01|OUT[12]~41_combout ),
	.cout(\Processor|REGISTER_01|OUT[12]~42 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[12]~41 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_01|OUT[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y27_N25
dffeas \Processor|REGISTER_01|OUT[12] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[12]~41_combout ),
	.asdata(\Processor|Muxer|Mux3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[12] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N27
dffeas \Processor|REGISTER_01|OUT[13] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[13]~43_combout ),
	.asdata(\Processor|Muxer|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[13] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N14
cycloneive_lcell_comb \Processor|Muxer|Mux2~3 (
// Equation(s):
// \Processor|Muxer|Mux2~3_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & ((\Processor|REGISTER_02|OUT [13]))) # (!\Processor|CUnit|REG_IN_B_BUS [0] & (\Processor|REGISTER_01|OUT [13]))

	.dataa(gnd),
	.datab(\Processor|REGISTER_01|OUT [13]),
	.datac(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datad(\Processor|REGISTER_02|OUT [13]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux2~3 .lut_mask = 16'hFC0C;
defparam \Processor|Muxer|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N11
dffeas \Processor|GENERAL_REGISTER|OUT[13] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|Muxer|Mux2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[13] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N2
cycloneive_lcell_comb \Processor|Muxer|Mux2~0 (
// Equation(s):
// \Processor|Muxer|Mux2~0_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & \Processor|PROGRAM_COUNTER|OUT [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datad(\Processor|PROGRAM_COUNTER|OUT [13]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux2~0 .lut_mask = 16'hF000;
defparam \Processor|Muxer|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N20
cycloneive_lcell_comb \Processor|Muxer|Mux2~1 (
// Equation(s):
// \Processor|Muxer|Mux2~1_combout  = (\Processor|Muxer|Mux1~1_combout  & ((\Processor|Muxer|Mux1~2_combout  & (\Processor|REGISTER_AC|OUT [13])) # (!\Processor|Muxer|Mux1~2_combout  & ((\Processor|Muxer|Mux2~0_combout ))))) # 
// (!\Processor|Muxer|Mux1~1_combout  & (((!\Processor|Muxer|Mux1~2_combout ))))

	.dataa(\Processor|Muxer|Mux1~1_combout ),
	.datab(\Processor|REGISTER_AC|OUT [13]),
	.datac(\Processor|Muxer|Mux1~2_combout ),
	.datad(\Processor|Muxer|Mux2~0_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux2~1 .lut_mask = 16'h8F85;
defparam \Processor|Muxer|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N0
cycloneive_lcell_comb \Processor|Muxer|Mux2~2 (
// Equation(s):
// \Processor|Muxer|Mux2~2_combout  = (\Processor|Muxer|Mux1~0_combout  & (((\Processor|Muxer|Mux2~1_combout )))) # (!\Processor|Muxer|Mux1~0_combout  & ((\Processor|Muxer|Mux2~1_combout  & ((\Processor|REGISTER_03|OUT [13]))) # 
// (!\Processor|Muxer|Mux2~1_combout  & (\Processor|GENERAL_REGISTER|OUT [13]))))

	.dataa(\Processor|GENERAL_REGISTER|OUT [13]),
	.datab(\Processor|REGISTER_03|OUT [13]),
	.datac(\Processor|Muxer|Mux1~0_combout ),
	.datad(\Processor|Muxer|Mux2~1_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux2~2 .lut_mask = 16'hFC0A;
defparam \Processor|Muxer|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N10
cycloneive_lcell_comb \Processor|Muxer|Mux2~4 (
// Equation(s):
// \Processor|Muxer|Mux2~4_combout  = (\Processor|CUnit|REG_IN_B_BUS [2] & (((\Processor|Muxer|Mux2~2_combout )))) # (!\Processor|CUnit|REG_IN_B_BUS [2] & ((\Processor|CUnit|REG_IN_B_BUS [1] & (\Processor|Muxer|Mux2~3_combout )) # 
// (!\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|Muxer|Mux2~2_combout )))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|Muxer|Mux2~3_combout ),
	.datad(\Processor|Muxer|Mux2~2_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux2~4 .lut_mask = 16'hFB40;
defparam \Processor|Muxer|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N16
cycloneive_lcell_comb \Processor|REGISTER_AR|OUT[13]~feeder (
// Equation(s):
// \Processor|REGISTER_AR|OUT[13]~feeder_combout  = \Processor|Muxer|Mux2~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|Muxer|Mux2~4_combout ),
	.cin(gnd),
	.combout(\Processor|REGISTER_AR|OUT[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[13]~feeder .lut_mask = 16'hFF00;
defparam \Processor|REGISTER_AR|OUT[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N17
dffeas \Processor|REGISTER_AR|OUT[13] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_AR|OUT[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[13] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N6
cycloneive_lcell_comb \PathSelector|Selector21~0 (
// Equation(s):
// \PathSelector|Selector21~0_combout  = (\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & ((\Processor|REGISTER_AR|OUT [13]))) # (!\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & (\Bridge|RAM_ADDRESS [13]))

	.dataa(gnd),
	.datab(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.datac(\Bridge|RAM_ADDRESS [13]),
	.datad(\Processor|REGISTER_AR|OUT [13]),
	.cin(gnd),
	.combout(\PathSelector|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|Selector21~0 .lut_mask = 16'hFC30;
defparam \PathSelector|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N8
cycloneive_lcell_comb \PathSelector|RAM_ADDRESS[13] (
// Equation(s):
// \PathSelector|RAM_ADDRESS [13] = (GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & ((\PathSelector|Selector21~0_combout ))) # (!GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & (\PathSelector|RAM_ADDRESS [13]))

	.dataa(\PathSelector|RAM_ADDRESS [13]),
	.datab(gnd),
	.datac(\PathSelector|Selector21~0_combout ),
	.datad(\PathSelector|WideNor0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PathSelector|RAM_ADDRESS [13]),
	.cout());
// synopsys translate_off
defparam \PathSelector|RAM_ADDRESS[13] .lut_mask = 16'hF0AA;
defparam \PathSelector|RAM_ADDRESS[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N16
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|decode3|w_anode468w[3] (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|decode3|w_anode468w [3] = (\PathSelector|RAM_ADDRESS [13] & (!\PathSelector|RAM_ADDRESS [15] & (\PathSelector|WRITE_TO_RAM~combout  & \PathSelector|RAM_ADDRESS [14])))

	.dataa(\PathSelector|RAM_ADDRESS [13]),
	.datab(\PathSelector|RAM_ADDRESS [15]),
	.datac(\PathSelector|WRITE_TO_RAM~combout ),
	.datad(\PathSelector|RAM_ADDRESS [14]),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|decode3|w_anode468w[3] .lut_mask = 16'h2000;
defparam \MainMemory|altsyncram_component|auto_generated|decode3|w_anode468w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N25
dffeas \Communicator|RX_UNIT|CACHE[0] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Communicator|RX_UNIT|CACHE [1]),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Communicator|RX_UNIT|CACHE[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|RX_UNIT|CACHE [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|RX_UNIT|CACHE[0] .is_wysiwyg = "true";
defparam \Communicator|RX_UNIT|CACHE[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N24
cycloneive_lcell_comb \PathSelector|Selector0~0 (
// Equation(s):
// \PathSelector|Selector0~0_combout  = (\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & ((\Processor|Muxer|Mux15~5_combout ))) # (!\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout  & (\Communicator|RX_UNIT|CACHE [0]))

	.dataa(gnd),
	.datab(\PathSelector|COMMAND.PROCESS_DATA_IN_MEMORY_320~combout ),
	.datac(\Communicator|RX_UNIT|CACHE [0]),
	.datad(\Processor|Muxer|Mux15~5_combout ),
	.cin(gnd),
	.combout(\PathSelector|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|Selector0~0 .lut_mask = 16'hFC30;
defparam \PathSelector|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N4
cycloneive_lcell_comb \PathSelector|RAM_DATA_BUS[0] (
// Equation(s):
// \PathSelector|RAM_DATA_BUS [0] = (GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & (\PathSelector|Selector0~0_combout )) # (!GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & ((\PathSelector|RAM_DATA_BUS [0])))

	.dataa(\PathSelector|Selector0~0_combout ),
	.datab(\PathSelector|RAM_DATA_BUS [0]),
	.datac(gnd),
	.datad(\PathSelector|WideNor0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PathSelector|RAM_DATA_BUS [0]),
	.cout());
// synopsys translate_off
defparam \PathSelector|RAM_DATA_BUS[0] .lut_mask = 16'hAACC;
defparam \PathSelector|RAM_DATA_BUS[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode559w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [0]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode537w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [0]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [0]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode548w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [0]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N28
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~2 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~2_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\MainMemory|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\MainMemory|altsyncram_component|auto_generated|ram_block1a0~portadataout )))

	.dataa(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\MainMemory|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~2 .lut_mask = 16'hBA98;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N26
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~3 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~3_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\MainMemory|altsyncram_component|auto_generated|mux2|_~2_combout  & 
// (\MainMemory|altsyncram_component|auto_generated|ram_block1a24~portadataout )) # (!\MainMemory|altsyncram_component|auto_generated|mux2|_~2_combout  & ((\MainMemory|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\MainMemory|altsyncram_component|auto_generated|mux2|_~2_combout ))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\MainMemory|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~3 .lut_mask = 16'hBBC0;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [0]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [0]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode478w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [0]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \MainMemory|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\MainMemory|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PathSelector|RAM_CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainMemory|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\PathSelector|RAM_DATA_BUS [0]}),
	.portaaddr({\PathSelector|RAM_ADDRESS [12],\PathSelector|RAM_ADDRESS [11],\PathSelector|RAM_ADDRESS [10],\PathSelector|RAM_ADDRESS [9],\PathSelector|RAM_ADDRESS [8],\PathSelector|RAM_ADDRESS [7],\PathSelector|RAM_ADDRESS [6],\PathSelector|RAM_ADDRESS [5],\PathSelector|RAM_ADDRESS [4],
\PathSelector|RAM_ADDRESS [3],\PathSelector|RAM_ADDRESS [2],\PathSelector|RAM_ADDRESS [1],\PathSelector|RAM_ADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MainMemory|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \MainMemory|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N6
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~0 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~0_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\MainMemory|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0] & (\MainMemory|altsyncram_component|auto_generated|ram_block1a32~portadataout ))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\MainMemory|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~0 .lut_mask = 16'hDC98;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N2
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~1 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~1_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\MainMemory|altsyncram_component|auto_generated|mux2|_~0_combout  & 
// ((\MainMemory|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) # (!\MainMemory|altsyncram_component|auto_generated|mux2|_~0_combout  & (\MainMemory|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\MainMemory|altsyncram_component|auto_generated|mux2|_~0_combout ))))

	.dataa(\MainMemory|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datab(\MainMemory|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datac(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\MainMemory|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~1 .lut_mask = 16'hCFA0;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N12
cycloneive_lcell_comb \Processor|Muxer|Mux15~2 (
// Equation(s):
// \Processor|Muxer|Mux15~2_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\MainMemory|altsyncram_component|auto_generated|mux2|_~1_combout ))) # (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\MainMemory|altsyncram_component|auto_generated|mux2|_~3_combout ))

	.dataa(\MainMemory|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.datab(gnd),
	.datac(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\MainMemory|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux15~2 .lut_mask = 16'hFA0A;
defparam \Processor|Muxer|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N28
cycloneive_lcell_comb \Processor|Muxer|Mux15~3 (
// Equation(s):
// \Processor|Muxer|Mux15~3_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|CUnit|REG_IN_B_BUS [0] & ((\Processor|REGISTER_02|OUT [0]))) # (!\Processor|CUnit|REG_IN_B_BUS [0] & (\Processor|REGISTER_01|OUT [0])))) # 
// (!\Processor|CUnit|REG_IN_B_BUS [1] & (\Processor|CUnit|REG_IN_B_BUS [0]))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datac(\Processor|REGISTER_01|OUT [0]),
	.datad(\Processor|REGISTER_02|OUT [0]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux15~3 .lut_mask = 16'hEC64;
defparam \Processor|Muxer|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N30
cycloneive_lcell_comb \Processor|Muxer|Mux15~4 (
// Equation(s):
// \Processor|Muxer|Mux15~4_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & (((!\Processor|Muxer|Mux15~3_combout )))) # (!\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|Muxer|Mux15~3_combout  & (!\Processor|PROGRAM_COUNTER|OUT [0])) # 
// (!\Processor|Muxer|Mux15~3_combout  & ((!\Processor|Muxer|Mux15~2_combout )))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datab(\Processor|PROGRAM_COUNTER|OUT [0]),
	.datac(\Processor|Muxer|Mux15~2_combout ),
	.datad(\Processor|Muxer|Mux15~3_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux15~4 .lut_mask = 16'h11AF;
defparam \Processor|Muxer|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N0
cycloneive_lcell_comb \Processor|Muxer|Mux15~5 (
// Equation(s):
// \Processor|Muxer|Mux15~5_combout  = (\Processor|CUnit|REG_IN_B_BUS [2] & ((!\Processor|Muxer|Mux15~1_combout ))) # (!\Processor|CUnit|REG_IN_B_BUS [2] & (!\Processor|Muxer|Mux15~4_combout ))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datab(gnd),
	.datac(\Processor|Muxer|Mux15~4_combout ),
	.datad(\Processor|Muxer|Mux15~1_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux15~5 .lut_mask = 16'h05AF;
defparam \Processor|Muxer|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N4
cycloneive_lcell_comb \Processor|CUnit|Decoder0~26 (
// Equation(s):
// \Processor|CUnit|Decoder0~26_combout  = (!\Processor|CUnit|CONTROL_COMMAND [5] & (!\Processor|CUnit|CONTROL_COMMAND [4] & (\Processor|CUnit|Decoder0~13_combout  & !\Processor|CUnit|CONTROL_COMMAND [3])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datac(\Processor|CUnit|Decoder0~13_combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [3]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~26_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~26 .lut_mask = 16'h0010;
defparam \Processor|CUnit|Decoder0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N28
cycloneive_lcell_comb \Processor|CUnit|FETCH (
// Equation(s):
// \Processor|CUnit|FETCH~combout  = (GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & ((\Processor|CUnit|FETCH~combout ))) # (!GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & (\Processor|CUnit|Decoder0~26_combout ))

	.dataa(\Processor|CUnit|Decoder0~26_combout ),
	.datab(\Processor|CUnit|FETCH~combout ),
	.datac(gnd),
	.datad(\Processor|CUnit|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|CUnit|FETCH~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|FETCH .lut_mask = 16'hCCAA;
defparam \Processor|CUnit|FETCH .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N13
dffeas \Processor|INSTRUCTION_REGISTER|OUT[0] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|FETCH~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|INSTRUCTION_REGISTER|OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|INSTRUCTION_REGISTER|OUT[0] .is_wysiwyg = "true";
defparam \Processor|INSTRUCTION_REGISTER|OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
cycloneive_lcell_comb \Processor|CUnit|Selector0~1 (
// Equation(s):
// \Processor|CUnit|Selector0~1_combout  = (\Processor|CUnit|Selector2~0_combout  & ((\Processor|CUnit|CONTROL_COMMAND [5] & (\Processor|INSTRUCTION_REGISTER|OUT [0] & \Processor|CUnit|CONTROL_COMMAND [0])) # (!\Processor|CUnit|CONTROL_COMMAND [5] & 
// ((!\Processor|CUnit|CONTROL_COMMAND [0])))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datab(\Processor|CUnit|Selector2~0_combout ),
	.datac(\Processor|INSTRUCTION_REGISTER|OUT [0]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector0~1 .lut_mask = 16'h8044;
defparam \Processor|CUnit|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N16
cycloneive_lcell_comb \Processor|CUnit|Selector0~2 (
// Equation(s):
// \Processor|CUnit|Selector0~2_combout  = (\Processor|CUnit|CONTROL_COMMAND [1] & ((\Processor|CUnit|CONTROL_COMMAND [2]))) # (!\Processor|CUnit|CONTROL_COMMAND [1] & (\Processor|CUnit|Selector0~1_combout  & !\Processor|CUnit|CONTROL_COMMAND [2]))

	.dataa(gnd),
	.datab(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datac(\Processor|CUnit|Selector0~1_combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector0~2 .lut_mask = 16'hCC30;
defparam \Processor|CUnit|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N0
cycloneive_lcell_comb \Processor|CUnit|Selector0~0 (
// Equation(s):
// \Processor|CUnit|Selector0~0_combout  = (\Processor|CUnit|Decoder0~10_combout  & (!\Processor|CUnit|CONTROL_COMMAND [3] & ((\Processor|ALUnit|FLAG_Z~combout ) # (!\Processor|CUnit|CONTROL_COMMAND [4]))))

	.dataa(\Processor|CUnit|Decoder0~10_combout ),
	.datab(\Processor|ALUnit|FLAG_Z~combout ),
	.datac(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector0~0 .lut_mask = 16'h080A;
defparam \Processor|CUnit|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N8
cycloneive_lcell_comb \Processor|CUnit|Selector0~3 (
// Equation(s):
// \Processor|CUnit|Selector0~3_combout  = (\Processor|CUnit|Selector0~2_combout  & (((\Processor|CUnit|CONTROL_COMMAND [4] & \Processor|CUnit|Selector0~0_combout )) # (!\Processor|CUnit|CONTROL_COMMAND [2]))) # (!\Processor|CUnit|Selector0~2_combout  & 
// (((!\Processor|CUnit|CONTROL_COMMAND [4] & \Processor|CUnit|Selector0~0_combout ))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datab(\Processor|CUnit|Selector0~2_combout ),
	.datac(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datad(\Processor|CUnit|Selector0~0_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector0~3 .lut_mask = 16'hC744;
defparam \Processor|CUnit|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N30
cycloneive_lcell_comb \Processor|CUnit|NEXT_COMMAND[0] (
// Equation(s):
// \Processor|CUnit|NEXT_COMMAND [0] = (GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & ((\Processor|CUnit|NEXT_COMMAND [0]))) # (!GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & (\Processor|CUnit|Selector0~3_combout ))

	.dataa(gnd),
	.datab(\Processor|CUnit|Selector0~3_combout ),
	.datac(\Processor|CUnit|NEXT_COMMAND [0]),
	.datad(\Processor|CUnit|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|CUnit|NEXT_COMMAND [0]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|NEXT_COMMAND[0] .lut_mask = 16'hF0CC;
defparam \Processor|CUnit|NEXT_COMMAND[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N11
dffeas \Processor|CUnit|CONTROL_COMMAND[0] (
	.clk(!\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|CUnit|NEXT_COMMAND [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|CUnit|CONTROL_COMMAND [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|CUnit|CONTROL_COMMAND[0] .is_wysiwyg = "true";
defparam \Processor|CUnit|CONTROL_COMMAND[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneive_lcell_comb \Processor|CUnit|Selector8~1 (
// Equation(s):
// \Processor|CUnit|Selector8~1_combout  = (\Processor|CUnit|CONTROL_COMMAND [0] & ((\Processor|CUnit|CONTROL_COMMAND [2] & (\Processor|CUnit|CONTROL_COMMAND [1] & !\Processor|CUnit|CONTROL_COMMAND [4])) # (!\Processor|CUnit|CONTROL_COMMAND [2] & 
// ((\Processor|CUnit|CONTROL_COMMAND [4])))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector8~1 .lut_mask = 16'h0C80;
defparam \Processor|CUnit|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneive_lcell_comb \Processor|CUnit|Selector8~2 (
// Equation(s):
// \Processor|CUnit|Selector8~2_combout  = (\Processor|CUnit|CONTROL_COMMAND [3] & (((\Processor|CUnit|CONTROL_COMMAND [4] & !\Processor|CUnit|CONTROL_COMMAND [1])))) # (!\Processor|CUnit|CONTROL_COMMAND [3] & (\Processor|CUnit|CONTROL_COMMAND [2] $ 
// (\Processor|CUnit|CONTROL_COMMAND [4] $ (\Processor|CUnit|CONTROL_COMMAND [1]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector8~2 .lut_mask = 16'h09C6;
defparam \Processor|CUnit|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneive_lcell_comb \Processor|CUnit|Selector8~3 (
// Equation(s):
// \Processor|CUnit|Selector8~3_combout  = (\Processor|CUnit|CONTROL_COMMAND [0] & (\Processor|CUnit|Selector8~1_combout  & (\Processor|CUnit|CONTROL_COMMAND [3]))) # (!\Processor|CUnit|CONTROL_COMMAND [0] & ((\Processor|CUnit|Selector8~2_combout ) # 
// ((\Processor|CUnit|Selector8~1_combout  & \Processor|CUnit|CONTROL_COMMAND [3]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datab(\Processor|CUnit|Selector8~1_combout ),
	.datac(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datad(\Processor|CUnit|Selector8~2_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector8~3 .lut_mask = 16'hD5C0;
defparam \Processor|CUnit|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N30
cycloneive_lcell_comb \Processor|CUnit|Selector8~0 (
// Equation(s):
// \Processor|CUnit|Selector8~0_combout  = (!\Processor|CUnit|CONTROL_COMMAND [0] & (\Processor|CUnit|CONTROL_COMMAND [2] & (\Processor|CUnit|CONTROL_COMMAND [5] & !\Processor|CUnit|CONTROL_COMMAND [1])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector8~0 .lut_mask = 16'h0040;
defparam \Processor|CUnit|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N12
cycloneive_lcell_comb \Processor|CUnit|Selector8~4 (
// Equation(s):
// \Processor|CUnit|Selector8~4_combout  = (\Processor|CUnit|CONTROL_COMMAND [5] & (\Processor|CUnit|CONTROL_COMMAND [3] & ((\Processor|CUnit|Selector8~0_combout )))) # (!\Processor|CUnit|CONTROL_COMMAND [5] & ((\Processor|CUnit|Selector8~3_combout ) # 
// ((\Processor|CUnit|CONTROL_COMMAND [3] & \Processor|CUnit|Selector8~0_combout ))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datac(\Processor|CUnit|Selector8~3_combout ),
	.datad(\Processor|CUnit|Selector8~0_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector8~4 .lut_mask = 16'hDC50;
defparam \Processor|CUnit|Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N9
dffeas \Processor|INSTRUCTION_REGISTER|OUT[4] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|FETCH~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|INSTRUCTION_REGISTER|OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|INSTRUCTION_REGISTER|OUT[4] .is_wysiwyg = "true";
defparam \Processor|INSTRUCTION_REGISTER|OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
cycloneive_lcell_comb \Processor|CUnit|Selector8~5 (
// Equation(s):
// \Processor|CUnit|Selector8~5_combout  = (\Processor|CUnit|CONTROL_COMMAND [4] & ((\Processor|CUnit|Decoder0~14_combout  & ((\Processor|INSTRUCTION_REGISTER|OUT [4]))) # (!\Processor|CUnit|Decoder0~14_combout  & (\Processor|CUnit|Selector8~4_combout )))) # 
// (!\Processor|CUnit|CONTROL_COMMAND [4] & (\Processor|CUnit|Selector8~4_combout ))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datab(\Processor|CUnit|Selector8~4_combout ),
	.datac(\Processor|INSTRUCTION_REGISTER|OUT [4]),
	.datad(\Processor|CUnit|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector8~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector8~5 .lut_mask = 16'hE4CC;
defparam \Processor|CUnit|Selector8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N8
cycloneive_lcell_comb \Processor|CUnit|NEXT_COMMAND[4] (
// Equation(s):
// \Processor|CUnit|NEXT_COMMAND [4] = (GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & ((\Processor|CUnit|NEXT_COMMAND [4]))) # (!GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & (\Processor|CUnit|Selector8~5_combout ))

	.dataa(\Processor|CUnit|Selector8~5_combout ),
	.datab(\Processor|CUnit|NEXT_COMMAND [4]),
	.datac(gnd),
	.datad(\Processor|CUnit|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|CUnit|NEXT_COMMAND [4]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|NEXT_COMMAND[4] .lut_mask = 16'hCCAA;
defparam \Processor|CUnit|NEXT_COMMAND[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N29
dffeas \Processor|CUnit|CONTROL_COMMAND[4] (
	.clk(!\Processor|Clock|TICK~q ),
	.d(gnd),
	.asdata(\Processor|CUnit|NEXT_COMMAND [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|CUnit|CONTROL_COMMAND [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|CUnit|CONTROL_COMMAND[4] .is_wysiwyg = "true";
defparam \Processor|CUnit|CONTROL_COMMAND[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneive_lcell_comb \Processor|CUnit|Selector10~2 (
// Equation(s):
// \Processor|CUnit|Selector10~2_combout  = (\Processor|CUnit|Selector4~3_combout  & (\Processor|CUnit|CONTROL_COMMAND [2] & ((\Processor|CUnit|CONTROL_COMMAND [4]) # (\Processor|CUnit|CONTROL_COMMAND [5]))))

	.dataa(\Processor|CUnit|Selector4~3_combout ),
	.datab(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector10~2 .lut_mask = 16'hA800;
defparam \Processor|CUnit|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N18
cycloneive_lcell_comb \Processor|CUnit|Decoder0~12 (
// Equation(s):
// \Processor|CUnit|Decoder0~12_combout  = (!\Processor|CUnit|CONTROL_COMMAND [3] & !\Processor|CUnit|CONTROL_COMMAND [5])

	.dataa(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|CUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~12 .lut_mask = 16'h0055;
defparam \Processor|CUnit|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N8
cycloneive_lcell_comb \Processor|CUnit|Selector10~1 (
// Equation(s):
// \Processor|CUnit|Selector10~1_combout  = (\Processor|CUnit|Decoder0~12_combout  & ((\Processor|CUnit|CONTROL_COMMAND [1] & (!\Processor|CUnit|CONTROL_COMMAND [2] & !\Processor|CUnit|CONTROL_COMMAND [4])) # (!\Processor|CUnit|CONTROL_COMMAND [1] & 
// (\Processor|CUnit|CONTROL_COMMAND [2] $ (\Processor|CUnit|CONTROL_COMMAND [4])))))

	.dataa(\Processor|CUnit|Decoder0~12_combout ),
	.datab(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector10~1 .lut_mask = 16'h0228;
defparam \Processor|CUnit|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N3
dffeas \Processor|INSTRUCTION_REGISTER|OUT[5] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux10~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|FETCH~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|INSTRUCTION_REGISTER|OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|INSTRUCTION_REGISTER|OUT[5] .is_wysiwyg = "true";
defparam \Processor|INSTRUCTION_REGISTER|OUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N2
cycloneive_lcell_comb \Processor|CUnit|Selector10~0 (
// Equation(s):
// \Processor|CUnit|Selector10~0_combout  = (\Processor|CUnit|CONTROL_COMMAND [4] & (\Processor|INSTRUCTION_REGISTER|OUT [5] & \Processor|CUnit|Decoder0~14_combout ))

	.dataa(gnd),
	.datab(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datac(\Processor|INSTRUCTION_REGISTER|OUT [5]),
	.datad(\Processor|CUnit|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector10~0 .lut_mask = 16'hC000;
defparam \Processor|CUnit|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N10
cycloneive_lcell_comb \Processor|CUnit|Selector10~3 (
// Equation(s):
// \Processor|CUnit|Selector10~3_combout  = (\Processor|CUnit|Selector10~0_combout ) # ((!\Processor|CUnit|CONTROL_COMMAND [0] & ((\Processor|CUnit|Selector10~2_combout ) # (\Processor|CUnit|Selector10~1_combout ))))

	.dataa(\Processor|CUnit|Selector10~2_combout ),
	.datab(\Processor|CUnit|Selector10~1_combout ),
	.datac(\Processor|CUnit|Selector10~0_combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector10~3 .lut_mask = 16'hF0FE;
defparam \Processor|CUnit|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N26
cycloneive_lcell_comb \Processor|CUnit|NEXT_COMMAND[5] (
// Equation(s):
// \Processor|CUnit|NEXT_COMMAND [5] = (GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & ((\Processor|CUnit|NEXT_COMMAND [5]))) # (!GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & (\Processor|CUnit|Selector10~3_combout ))

	.dataa(\Processor|CUnit|Selector10~3_combout ),
	.datab(gnd),
	.datac(\Processor|CUnit|NEXT_COMMAND [5]),
	.datad(\Processor|CUnit|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|CUnit|NEXT_COMMAND [5]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|NEXT_COMMAND[5] .lut_mask = 16'hF0AA;
defparam \Processor|CUnit|NEXT_COMMAND[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N31
dffeas \Processor|CUnit|CONTROL_COMMAND[5] (
	.clk(!\Processor|Clock|TICK~q ),
	.d(gnd),
	.asdata(\Processor|CUnit|NEXT_COMMAND [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|CUnit|CONTROL_COMMAND [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|CUnit|CONTROL_COMMAND[5] .is_wysiwyg = "true";
defparam \Processor|CUnit|CONTROL_COMMAND[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
cycloneive_lcell_comb \Processor|CUnit|Selector2~2 (
// Equation(s):
// \Processor|CUnit|Selector2~2_combout  = (!\Processor|CUnit|CONTROL_COMMAND [5] & (\Processor|CUnit|CONTROL_COMMAND [2] & (\Processor|CUnit|CONTROL_COMMAND [4] & !\Processor|CUnit|CONTROL_COMMAND [0])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector2~2 .lut_mask = 16'h0040;
defparam \Processor|CUnit|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
cycloneive_lcell_comb \Processor|CUnit|Selector2~1 (
// Equation(s):
// \Processor|CUnit|Selector2~1_combout  = (\Processor|CUnit|CONTROL_COMMAND [1] & (!\Processor|CUnit|CONTROL_COMMAND [3] & \Processor|ALUnit|FLAG_Z~combout )) # (!\Processor|CUnit|CONTROL_COMMAND [1] & (\Processor|CUnit|CONTROL_COMMAND [3]))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datac(gnd),
	.datad(\Processor|ALUnit|FLAG_Z~combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector2~1 .lut_mask = 16'h6644;
defparam \Processor|CUnit|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N7
dffeas \Processor|INSTRUCTION_REGISTER|OUT[1] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux14~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|FETCH~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|INSTRUCTION_REGISTER|OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|INSTRUCTION_REGISTER|OUT[1] .is_wysiwyg = "true";
defparam \Processor|INSTRUCTION_REGISTER|OUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N6
cycloneive_lcell_comb \Processor|CUnit|Selector2~3 (
// Equation(s):
// \Processor|CUnit|Selector2~3_combout  = (\Processor|CUnit|CONTROL_COMMAND [5] & (\Processor|CUnit|CONTROL_COMMAND [4] & (\Processor|INSTRUCTION_REGISTER|OUT [1] & \Processor|CUnit|CONTROL_COMMAND [3]))) # (!\Processor|CUnit|CONTROL_COMMAND [5] & 
// (\Processor|CUnit|CONTROL_COMMAND [4] $ (((!\Processor|CUnit|CONTROL_COMMAND [3])))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datac(\Processor|INSTRUCTION_REGISTER|OUT [1]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [3]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector2~3 .lut_mask = 16'hC411;
defparam \Processor|CUnit|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N26
cycloneive_lcell_comb \Processor|CUnit|Selector2~4 (
// Equation(s):
// \Processor|CUnit|Selector2~4_combout  = (\Processor|CUnit|Selector2~2_combout  & ((\Processor|CUnit|Selector2~1_combout ) # ((\Processor|CUnit|Decoder0~13_combout  & \Processor|CUnit|Selector2~3_combout )))) # (!\Processor|CUnit|Selector2~2_combout  & 
// (\Processor|CUnit|Decoder0~13_combout  & ((\Processor|CUnit|Selector2~3_combout ))))

	.dataa(\Processor|CUnit|Selector2~2_combout ),
	.datab(\Processor|CUnit|Decoder0~13_combout ),
	.datac(\Processor|CUnit|Selector2~1_combout ),
	.datad(\Processor|CUnit|Selector2~3_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector2~4 .lut_mask = 16'hECA0;
defparam \Processor|CUnit|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N6
cycloneive_lcell_comb \Processor|CUnit|NEXT_COMMAND[1] (
// Equation(s):
// \Processor|CUnit|NEXT_COMMAND [1] = (GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & (\Processor|CUnit|NEXT_COMMAND [1])) # (!GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & ((\Processor|CUnit|Selector2~4_combout )))

	.dataa(gnd),
	.datab(\Processor|CUnit|NEXT_COMMAND [1]),
	.datac(\Processor|CUnit|Selector2~4_combout ),
	.datad(\Processor|CUnit|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|CUnit|NEXT_COMMAND [1]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|NEXT_COMMAND[1] .lut_mask = 16'hCCF0;
defparam \Processor|CUnit|NEXT_COMMAND[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N7
dffeas \Processor|CUnit|CONTROL_COMMAND[1] (
	.clk(!\Processor|Clock|TICK~q ),
	.d(\Processor|CUnit|NEXT_COMMAND [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|CUnit|CONTROL_COMMAND [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|CUnit|CONTROL_COMMAND[1] .is_wysiwyg = "true";
defparam \Processor|CUnit|CONTROL_COMMAND[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N22
cycloneive_lcell_comb \Processor|CUnit|WideOr9~5 (
// Equation(s):
// \Processor|CUnit|WideOr9~5_combout  = (\Processor|CUnit|CONTROL_COMMAND [1] & !\Processor|CUnit|CONTROL_COMMAND [3])

	.dataa(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|CUnit|CONTROL_COMMAND [3]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr9~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr9~5 .lut_mask = 16'h00AA;
defparam \Processor|CUnit|WideOr9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N14
cycloneive_lcell_comb \Processor|CUnit|Selector6~3 (
// Equation(s):
// \Processor|CUnit|Selector6~3_combout  = (\Processor|CUnit|WideOr9~5_combout  & ((\Processor|CUnit|CONTROL_COMMAND [2] & (!\Processor|ALUnit|FLAG_Z~combout  & \Processor|CUnit|CONTROL_COMMAND [4])) # (!\Processor|CUnit|CONTROL_COMMAND [2] & 
// ((!\Processor|CUnit|CONTROL_COMMAND [4])))))

	.dataa(\Processor|ALUnit|FLAG_Z~combout ),
	.datab(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datac(\Processor|CUnit|WideOr9~5_combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector6~3 .lut_mask = 16'h4030;
defparam \Processor|CUnit|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N29
dffeas \Processor|INSTRUCTION_REGISTER|OUT[3] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux12~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|FETCH~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|INSTRUCTION_REGISTER|OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|INSTRUCTION_REGISTER|OUT[3] .is_wysiwyg = "true";
defparam \Processor|INSTRUCTION_REGISTER|OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N28
cycloneive_lcell_comb \Processor|CUnit|Selector6~0 (
// Equation(s):
// \Processor|CUnit|Selector6~0_combout  = (\Processor|CUnit|CONTROL_COMMAND [0] & (((\Processor|INSTRUCTION_REGISTER|OUT [3] & !\Processor|CUnit|CONTROL_COMMAND [1])) # (!\Processor|CUnit|CONTROL_COMMAND [5])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datac(\Processor|INSTRUCTION_REGISTER|OUT [3]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector6~0 .lut_mask = 16'h44C4;
defparam \Processor|CUnit|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N2
cycloneive_lcell_comb \Processor|CUnit|Selector6~1 (
// Equation(s):
// \Processor|CUnit|Selector6~1_combout  = (\Processor|CUnit|Selector2~0_combout  & ((\Processor|CUnit|Selector8~0_combout ) # ((\Processor|CUnit|Selector6~0_combout  & !\Processor|CUnit|CONTROL_COMMAND [2]))))

	.dataa(\Processor|CUnit|Selector6~0_combout ),
	.datab(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datac(\Processor|CUnit|Selector8~0_combout ),
	.datad(\Processor|CUnit|Selector2~0_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector6~1 .lut_mask = 16'hF200;
defparam \Processor|CUnit|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N26
cycloneive_lcell_comb \Processor|CUnit|Selector6~2 (
// Equation(s):
// \Processor|CUnit|Selector6~2_combout  = (!\Processor|CUnit|CONTROL_COMMAND [2] & (\Processor|CUnit|CONTROL_COMMAND [4] & !\Processor|CUnit|CONTROL_COMMAND [1]))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datac(gnd),
	.datad(\Processor|CUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector6~2 .lut_mask = 16'h0044;
defparam \Processor|CUnit|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N10
cycloneive_lcell_comb \Processor|CUnit|Selector6~4 (
// Equation(s):
// \Processor|CUnit|Selector6~4_combout  = (\Processor|CUnit|Selector6~1_combout ) # ((\Processor|CUnit|Decoder0~10_combout  & ((\Processor|CUnit|Selector6~3_combout ) # (\Processor|CUnit|Selector6~2_combout ))))

	.dataa(\Processor|CUnit|Selector6~3_combout ),
	.datab(\Processor|CUnit|Selector6~1_combout ),
	.datac(\Processor|CUnit|Decoder0~10_combout ),
	.datad(\Processor|CUnit|Selector6~2_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector6~4 .lut_mask = 16'hFCEC;
defparam \Processor|CUnit|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N8
cycloneive_lcell_comb \Processor|CUnit|NEXT_COMMAND[3] (
// Equation(s):
// \Processor|CUnit|NEXT_COMMAND [3] = (GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & ((\Processor|CUnit|NEXT_COMMAND [3]))) # (!GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & (\Processor|CUnit|Selector6~4_combout ))

	.dataa(gnd),
	.datab(\Processor|CUnit|Selector6~4_combout ),
	.datac(\Processor|CUnit|NEXT_COMMAND [3]),
	.datad(\Processor|CUnit|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|CUnit|NEXT_COMMAND [3]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|NEXT_COMMAND[3] .lut_mask = 16'hF0CC;
defparam \Processor|CUnit|NEXT_COMMAND[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N9
dffeas \Processor|CUnit|CONTROL_COMMAND[3] (
	.clk(!\Processor|Clock|TICK~q ),
	.d(\Processor|CUnit|NEXT_COMMAND [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|CUnit|CONTROL_COMMAND [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|CUnit|CONTROL_COMMAND[3] .is_wysiwyg = "true";
defparam \Processor|CUnit|CONTROL_COMMAND[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N10
cycloneive_lcell_comb \Processor|CUnit|WideOr15~2 (
// Equation(s):
// \Processor|CUnit|WideOr15~2_combout  = (\Processor|CUnit|CONTROL_COMMAND [0] & ((\Processor|CUnit|CONTROL_COMMAND [1] & (!\Processor|CUnit|CONTROL_COMMAND [2] & !\Processor|CUnit|CONTROL_COMMAND [4])) # (!\Processor|CUnit|CONTROL_COMMAND [1] & 
// ((\Processor|CUnit|CONTROL_COMMAND [4])))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr15~2 .lut_mask = 16'h5020;
defparam \Processor|CUnit|WideOr15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N6
cycloneive_lcell_comb \Processor|CUnit|WideOr15~3 (
// Equation(s):
// \Processor|CUnit|WideOr15~3_combout  = (!\Processor|CUnit|CONTROL_COMMAND [3] & (\Processor|CUnit|WideOr15~2_combout  & !\Processor|CUnit|CONTROL_COMMAND [5]))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datab(\Processor|CUnit|WideOr15~2_combout ),
	.datac(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr15~3 .lut_mask = 16'h0404;
defparam \Processor|CUnit|WideOr15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N10
cycloneive_lcell_comb \Processor|CUnit|ALU_OP[0] (
// Equation(s):
// \Processor|CUnit|ALU_OP [0] = (GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & (\Processor|CUnit|ALU_OP [0])) # (!GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & ((\Processor|CUnit|WideOr15~3_combout )))

	.dataa(\Processor|CUnit|ALU_OP [0]),
	.datab(gnd),
	.datac(\Processor|CUnit|WideOr15~3_combout ),
	.datad(\Processor|CUnit|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|CUnit|ALU_OP [0]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|ALU_OP[0] .lut_mask = 16'hAAF0;
defparam \Processor|CUnit|ALU_OP[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneive_lcell_comb \Processor|ALUnit|Equal0~0 (
// Equation(s):
// \Processor|ALUnit|Equal0~0_combout  = (!\Processor|REGISTER_AC|OUT [1] & (!\Processor|REGISTER_AC|OUT [0] & (!\Processor|REGISTER_AC|OUT [2] & !\Processor|REGISTER_AC|OUT [3])))

	.dataa(\Processor|REGISTER_AC|OUT [1]),
	.datab(\Processor|REGISTER_AC|OUT [0]),
	.datac(\Processor|REGISTER_AC|OUT [2]),
	.datad(\Processor|REGISTER_AC|OUT [3]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Equal0~0 .lut_mask = 16'h0001;
defparam \Processor|ALUnit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
cycloneive_lcell_comb \Processor|ALUnit|Equal0~1 (
// Equation(s):
// \Processor|ALUnit|Equal0~1_combout  = (!\Processor|REGISTER_AC|OUT [7] & (!\Processor|REGISTER_AC|OUT [4] & (!\Processor|REGISTER_AC|OUT [5] & !\Processor|REGISTER_AC|OUT [6])))

	.dataa(\Processor|REGISTER_AC|OUT [7]),
	.datab(\Processor|REGISTER_AC|OUT [4]),
	.datac(\Processor|REGISTER_AC|OUT [5]),
	.datad(\Processor|REGISTER_AC|OUT [6]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Equal0~1 .lut_mask = 16'h0001;
defparam \Processor|ALUnit|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N14
cycloneive_lcell_comb \Processor|ALUnit|Equal0~2 (
// Equation(s):
// \Processor|ALUnit|Equal0~2_combout  = (!\Processor|REGISTER_AC|OUT [10] & (!\Processor|REGISTER_AC|OUT [9] & (!\Processor|REGISTER_AC|OUT [8] & !\Processor|REGISTER_AC|OUT [11])))

	.dataa(\Processor|REGISTER_AC|OUT [10]),
	.datab(\Processor|REGISTER_AC|OUT [9]),
	.datac(\Processor|REGISTER_AC|OUT [8]),
	.datad(\Processor|REGISTER_AC|OUT [11]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Equal0~2 .lut_mask = 16'h0001;
defparam \Processor|ALUnit|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneive_lcell_comb \Processor|ALUnit|Equal0~3 (
// Equation(s):
// \Processor|ALUnit|Equal0~3_combout  = (!\Processor|REGISTER_AC|OUT [13] & (!\Processor|REGISTER_AC|OUT [12] & (!\Processor|REGISTER_AC|OUT [14] & !\Processor|REGISTER_AC|OUT [15])))

	.dataa(\Processor|REGISTER_AC|OUT [13]),
	.datab(\Processor|REGISTER_AC|OUT [12]),
	.datac(\Processor|REGISTER_AC|OUT [14]),
	.datad(\Processor|REGISTER_AC|OUT [15]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Equal0~3 .lut_mask = 16'h0001;
defparam \Processor|ALUnit|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneive_lcell_comb \Processor|ALUnit|Equal0~4 (
// Equation(s):
// \Processor|ALUnit|Equal0~4_combout  = (\Processor|ALUnit|Equal0~0_combout  & (\Processor|ALUnit|Equal0~1_combout  & (\Processor|ALUnit|Equal0~2_combout  & \Processor|ALUnit|Equal0~3_combout )))

	.dataa(\Processor|ALUnit|Equal0~0_combout ),
	.datab(\Processor|ALUnit|Equal0~1_combout ),
	.datac(\Processor|ALUnit|Equal0~2_combout ),
	.datad(\Processor|ALUnit|Equal0~3_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Equal0~4 .lut_mask = 16'h8000;
defparam \Processor|ALUnit|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N14
cycloneive_lcell_comb \Processor|ALUnit|Mux1~0 (
// Equation(s):
// \Processor|ALUnit|Mux1~0_combout  = ((\Processor|CUnit|ALU_OP [0] & (!\Processor|CUnit|ALU_OP [2])) # (!\Processor|CUnit|ALU_OP [0] & ((\Processor|CUnit|ALU_OP [2]) # (\Processor|ALUnit|Equal0~4_combout )))) # (!\Processor|CUnit|ALU_OP [1])

	.dataa(\Processor|CUnit|ALU_OP [0]),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(\Processor|ALUnit|Equal0~4_combout ),
	.datad(\Processor|CUnit|ALU_OP [1]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux1~0 .lut_mask = 16'h76FF;
defparam \Processor|ALUnit|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
cycloneive_lcell_comb \Processor|ALUnit|Mux0~0 (
// Equation(s):
// \Processor|ALUnit|Mux0~0_combout  = (!\Processor|CUnit|ALU_OP [2] & ((\Processor|CUnit|ALU_OP [0] & (!\Processor|CUnit|ALU_OP [1] & \Processor|ALUnit|Equal0~4_combout )) # (!\Processor|CUnit|ALU_OP [0] & (\Processor|CUnit|ALU_OP [1]))))

	.dataa(\Processor|CUnit|ALU_OP [0]),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(\Processor|CUnit|ALU_OP [1]),
	.datad(\Processor|ALUnit|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux0~0 .lut_mask = 16'h1210;
defparam \Processor|ALUnit|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
cycloneive_lcell_comb \Processor|ALUnit|FLAG_Z (
// Equation(s):
// \Processor|ALUnit|FLAG_Z~combout  = (\Processor|ALUnit|Mux1~0_combout  & (\Processor|ALUnit|Mux0~0_combout )) # (!\Processor|ALUnit|Mux1~0_combout  & ((\Processor|ALUnit|FLAG_Z~combout )))

	.dataa(\Processor|ALUnit|Mux1~0_combout ),
	.datab(gnd),
	.datac(\Processor|ALUnit|Mux0~0_combout ),
	.datad(\Processor|ALUnit|FLAG_Z~combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|FLAG_Z~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|FLAG_Z .lut_mask = 16'hF5A0;
defparam \Processor|ALUnit|FLAG_Z .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N12
cycloneive_lcell_comb \Processor|CUnit|Selector4~6 (
// Equation(s):
// \Processor|CUnit|Selector4~6_combout  = (!\Processor|CUnit|CONTROL_COMMAND [5] & (!\Processor|CUnit|CONTROL_COMMAND [3] & (\Processor|CUnit|CONTROL_COMMAND [1] $ (!\Processor|CUnit|CONTROL_COMMAND [4]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [3]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector4~6 .lut_mask = 16'h0009;
defparam \Processor|CUnit|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N16
cycloneive_lcell_comb \Processor|CUnit|Selector4~4 (
// Equation(s):
// \Processor|CUnit|Selector4~4_combout  = (\Processor|CUnit|CONTROL_COMMAND [4] & ((\Processor|CUnit|Selector4~3_combout ) # ((\Processor|ALUnit|FLAG_Z~combout  & \Processor|CUnit|Selector4~6_combout )))) # (!\Processor|CUnit|CONTROL_COMMAND [4] & 
// (((\Processor|CUnit|Selector4~6_combout ))))

	.dataa(\Processor|ALUnit|FLAG_Z~combout ),
	.datab(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datac(\Processor|CUnit|Selector4~3_combout ),
	.datad(\Processor|CUnit|Selector4~6_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector4~4 .lut_mask = 16'hFBC0;
defparam \Processor|CUnit|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N19
dffeas \Processor|INSTRUCTION_REGISTER|OUT[2] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|Mux13~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|FETCH~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|INSTRUCTION_REGISTER|OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|INSTRUCTION_REGISTER|OUT[2] .is_wysiwyg = "true";
defparam \Processor|INSTRUCTION_REGISTER|OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N18
cycloneive_lcell_comb \Processor|CUnit|Selector4~2 (
// Equation(s):
// \Processor|CUnit|Selector4~2_combout  = (\Processor|CUnit|WideOr5~4_combout  & ((\Processor|CUnit|CONTROL_COMMAND [5] & (\Processor|INSTRUCTION_REGISTER|OUT [2] & !\Processor|CUnit|CONTROL_COMMAND [1])) # (!\Processor|CUnit|CONTROL_COMMAND [5] & 
// ((\Processor|CUnit|CONTROL_COMMAND [1])))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datab(\Processor|CUnit|WideOr5~4_combout ),
	.datac(\Processor|INSTRUCTION_REGISTER|OUT [2]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector4~2 .lut_mask = 16'h4480;
defparam \Processor|CUnit|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N20
cycloneive_lcell_comb \Processor|CUnit|Selector4~5 (
// Equation(s):
// \Processor|CUnit|Selector4~5_combout  = (\Processor|CUnit|Selector4~2_combout ) # ((\Processor|CUnit|Selector4~4_combout  & (!\Processor|CUnit|CONTROL_COMMAND [0] & \Processor|CUnit|CONTROL_COMMAND [2])))

	.dataa(\Processor|CUnit|Selector4~4_combout ),
	.datab(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datac(\Processor|CUnit|Selector4~2_combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector4~5 .lut_mask = 16'hF2F0;
defparam \Processor|CUnit|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N4
cycloneive_lcell_comb \Processor|CUnit|NEXT_COMMAND[2] (
// Equation(s):
// \Processor|CUnit|NEXT_COMMAND [2] = (GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & (\Processor|CUnit|NEXT_COMMAND [2])) # (!GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & ((\Processor|CUnit|Selector4~5_combout )))

	.dataa(gnd),
	.datab(\Processor|CUnit|NEXT_COMMAND [2]),
	.datac(\Processor|CUnit|Selector4~5_combout ),
	.datad(\Processor|CUnit|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|CUnit|NEXT_COMMAND [2]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|NEXT_COMMAND[2] .lut_mask = 16'hCCF0;
defparam \Processor|CUnit|NEXT_COMMAND[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N23
dffeas \Processor|CUnit|CONTROL_COMMAND[2] (
	.clk(!\Processor|Clock|TICK~q ),
	.d(gnd),
	.asdata(\Processor|CUnit|NEXT_COMMAND [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|CUnit|CONTROL_COMMAND [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|CUnit|CONTROL_COMMAND[2] .is_wysiwyg = "true";
defparam \Processor|CUnit|CONTROL_COMMAND[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \Processor|CUnit|WideOr2~1 (
// Equation(s):
// \Processor|CUnit|WideOr2~1_combout  = (!\Processor|CUnit|CONTROL_COMMAND [3] & (\Processor|CUnit|CONTROL_COMMAND [4] & (\Processor|CUnit|CONTROL_COMMAND [1] $ (\Processor|CUnit|CONTROL_COMMAND [0]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr2~1 .lut_mask = 16'h0600;
defparam \Processor|CUnit|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneive_lcell_comb \Processor|CUnit|WideOr2~2 (
// Equation(s):
// \Processor|CUnit|WideOr2~2_combout  = (\Processor|CUnit|CONTROL_COMMAND [2] & ((\Processor|CUnit|CONTROL_COMMAND [5] & ((!\Processor|CUnit|WideOr2~1_combout ))) # (!\Processor|CUnit|CONTROL_COMMAND [5] & (\Processor|CUnit|WideOr2~0_combout ))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datab(\Processor|CUnit|WideOr2~0_combout ),
	.datac(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datad(\Processor|CUnit|WideOr2~1_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr2~2 .lut_mask = 16'h08A8;
defparam \Processor|CUnit|WideOr2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneive_lcell_comb \Processor|CUnit|WideOr2~4 (
// Equation(s):
// \Processor|CUnit|WideOr2~4_combout  = (\Processor|CUnit|WideOr2~2_combout ) # ((!\Processor|CUnit|CONTROL_COMMAND [2] & (\Processor|CUnit|CONTROL_COMMAND [5] & !\Processor|CUnit|WideOr2~3_combout )))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datac(\Processor|CUnit|WideOr2~3_combout ),
	.datad(\Processor|CUnit|WideOr2~2_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr2~4 .lut_mask = 16'hFF04;
defparam \Processor|CUnit|WideOr2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \Processor|CUnit|FINISH (
// Equation(s):
// \Processor|CUnit|FINISH~combout  = (GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & ((\Processor|CUnit|FINISH~combout ))) # (!GLOBAL(\Processor|CUnit|WideOr0~2clkctrl_outclk ) & (\Processor|CUnit|WideOr2~4_combout ))

	.dataa(gnd),
	.datab(\Processor|CUnit|WideOr2~4_combout ),
	.datac(\Processor|CUnit|WideOr0~2clkctrl_outclk ),
	.datad(\Processor|CUnit|FINISH~combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|FINISH~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|FINISH .lut_mask = 16'hFC0C;
defparam \Processor|CUnit|FINISH .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N10
cycloneive_lcell_comb \PathSelector|COMMAND.SEND_DATA_FROM_MEMORY_313 (
// Equation(s):
// \PathSelector|COMMAND.SEND_DATA_FROM_MEMORY_313~combout  = (\Processor|CUnit|FINISH~combout  & ((\Bridge|DATA_RECEIPTION_COMPLETE_FLAG~q ) # (\PathSelector|COMMAND.SEND_DATA_FROM_MEMORY_313~combout )))

	.dataa(\Processor|CUnit|FINISH~combout ),
	.datab(gnd),
	.datac(\Bridge|DATA_RECEIPTION_COMPLETE_FLAG~q ),
	.datad(\PathSelector|COMMAND.SEND_DATA_FROM_MEMORY_313~combout ),
	.cin(gnd),
	.combout(\PathSelector|COMMAND.SEND_DATA_FROM_MEMORY_313~combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|COMMAND.SEND_DATA_FROM_MEMORY_313 .lut_mask = 16'hAAA0;
defparam \PathSelector|COMMAND.SEND_DATA_FROM_MEMORY_313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N8
cycloneive_lcell_comb \PathSelector|START_TRANSMISSION (
// Equation(s):
// \PathSelector|START_TRANSMISSION~combout  = (GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & (\PathSelector|COMMAND.SEND_DATA_FROM_MEMORY_313~combout )) # (!GLOBAL(\PathSelector|WideNor0~0clkctrl_outclk ) & ((\PathSelector|START_TRANSMISSION~combout )))

	.dataa(gnd),
	.datab(\PathSelector|COMMAND.SEND_DATA_FROM_MEMORY_313~combout ),
	.datac(\PathSelector|START_TRANSMISSION~combout ),
	.datad(\PathSelector|WideNor0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PathSelector|START_TRANSMISSION~combout ),
	.cout());
// synopsys translate_off
defparam \PathSelector|START_TRANSMISSION .lut_mask = 16'hCCF0;
defparam \PathSelector|START_TRANSMISSION .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N16
cycloneive_lcell_comb \Communicator|TX_UNIT|SENT_BIT[2]~1 (
// Equation(s):
// \Communicator|TX_UNIT|SENT_BIT[2]~1_combout  = (!\Communicator|TX_UNIT|CURRENT_STATE.IDLE_STATE~q  & \PathSelector|START_TRANSMISSION~combout )

	.dataa(gnd),
	.datab(\Communicator|TX_UNIT|CURRENT_STATE.IDLE_STATE~q ),
	.datac(gnd),
	.datad(\PathSelector|START_TRANSMISSION~combout ),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|SENT_BIT[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|SENT_BIT[2]~1 .lut_mask = 16'h3300;
defparam \Communicator|TX_UNIT|SENT_BIT[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N4
cycloneive_lcell_comb \Communicator|TX_UNIT|Selector2~0 (
// Equation(s):
// \Communicator|TX_UNIT|Selector2~0_combout  = (!\Communicator|TX_UNIT|Selector4~2_combout  & ((\Communicator|TX_UNIT|SENT_BIT[2]~1_combout ) # ((!\Communicator|TX_UNIT|NEXT_STATE~5_combout  & \Communicator|TX_UNIT|CURRENT_STATE.INITIAL_STATE~q ))))

	.dataa(\Communicator|TX_UNIT|NEXT_STATE~5_combout ),
	.datab(\Communicator|TX_UNIT|Selector4~2_combout ),
	.datac(\Communicator|TX_UNIT|CURRENT_STATE.INITIAL_STATE~q ),
	.datad(\Communicator|TX_UNIT|SENT_BIT[2]~1_combout ),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|Selector2~0 .lut_mask = 16'h3310;
defparam \Communicator|TX_UNIT|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N5
dffeas \Communicator|TX_UNIT|CURRENT_STATE.INITIAL_STATE (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|TX_UNIT|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|TX_UNIT|CURRENT_STATE.INITIAL_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|TX_UNIT|CURRENT_STATE.INITIAL_STATE .is_wysiwyg = "true";
defparam \Communicator|TX_UNIT|CURRENT_STATE.INITIAL_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N22
cycloneive_lcell_comb \Communicator|TX_UNIT|SAMPLE_COUNTER[0]~0 (
// Equation(s):
// \Communicator|TX_UNIT|SAMPLE_COUNTER[0]~0_combout  = (\Communicator|TX_UNIT|CURRENT_STATE.IDLE_STATE~q  & (((!\Communicator|TX_UNIT|CURRENT_STATE.INITIAL_STATE~q  & !\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q )) # 
// (!\Communicator|TX_UNIT|Equal1~0_combout )))

	.dataa(\Communicator|TX_UNIT|CURRENT_STATE.IDLE_STATE~q ),
	.datab(\Communicator|TX_UNIT|CURRENT_STATE.INITIAL_STATE~q ),
	.datac(\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.datad(\Communicator|TX_UNIT|Equal1~0_combout ),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|SAMPLE_COUNTER[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|SAMPLE_COUNTER[0]~0 .lut_mask = 16'h02AA;
defparam \Communicator|TX_UNIT|SAMPLE_COUNTER[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N8
cycloneive_lcell_comb \Communicator|TX_UNIT|SAMPLE_COUNTER[0]~1 (
// Equation(s):
// \Communicator|TX_UNIT|SAMPLE_COUNTER[0]~1_combout  = (\Communicator|TX_UNIT|CURRENT_STATE.END_STATE~q  & (((\Communicator|TX_UNIT|Equal1~0_combout )))) # (!\Communicator|TX_UNIT|CURRENT_STATE.END_STATE~q  & 
// ((\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q ) # ((\Communicator|TX_UNIT|CURRENT_STATE.INITIAL_STATE~q ))))

	.dataa(\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.datab(\Communicator|TX_UNIT|Equal1~0_combout ),
	.datac(\Communicator|TX_UNIT|CURRENT_STATE.END_STATE~q ),
	.datad(\Communicator|TX_UNIT|CURRENT_STATE.INITIAL_STATE~q ),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|SAMPLE_COUNTER[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|SAMPLE_COUNTER[0]~1 .lut_mask = 16'hCFCA;
defparam \Communicator|TX_UNIT|SAMPLE_COUNTER[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N10
cycloneive_lcell_comb \Communicator|TX_UNIT|Selector1~3 (
// Equation(s):
// \Communicator|TX_UNIT|Selector1~3_combout  = (!\Communicator|TX_UNIT|CURRENT_STATE.IDLE_STATE~q  & !\PathSelector|START_TRANSMISSION~combout )

	.dataa(\Communicator|TX_UNIT|CURRENT_STATE.IDLE_STATE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PathSelector|START_TRANSMISSION~combout ),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|Selector1~3 .lut_mask = 16'h0055;
defparam \Communicator|TX_UNIT|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N2
cycloneive_lcell_comb \Communicator|TX_UNIT|SAMPLE_COUNTER[0]~2 (
// Equation(s):
// \Communicator|TX_UNIT|SAMPLE_COUNTER[0]~2_combout  = (\Communicator|TX_UNIT|Selector1~3_combout ) # ((\Communicator|BAUD_UNIT|Equal0~1_combout  & (\Communicator|TX_UNIT|CURRENT_STATE.END_STATE~q  & \Communicator|TX_UNIT|SAMPLE_COUNTER[0]~1_combout )) # 
// (!\Communicator|BAUD_UNIT|Equal0~1_combout  & ((\Communicator|TX_UNIT|CURRENT_STATE.END_STATE~q ) # (\Communicator|TX_UNIT|SAMPLE_COUNTER[0]~1_combout ))))

	.dataa(\Communicator|BAUD_UNIT|Equal0~1_combout ),
	.datab(\Communicator|TX_UNIT|CURRENT_STATE.END_STATE~q ),
	.datac(\Communicator|TX_UNIT|SAMPLE_COUNTER[0]~1_combout ),
	.datad(\Communicator|TX_UNIT|Selector1~3_combout ),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|SAMPLE_COUNTER[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|SAMPLE_COUNTER[0]~2 .lut_mask = 16'hFFD4;
defparam \Communicator|TX_UNIT|SAMPLE_COUNTER[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N6
cycloneive_lcell_comb \Communicator|TX_UNIT|SAMPLE_COUNTER[0]~6 (
// Equation(s):
// \Communicator|TX_UNIT|SAMPLE_COUNTER[0]~6_combout  = (\Communicator|TX_UNIT|SAMPLE_COUNTER [0] & ((\Communicator|TX_UNIT|SAMPLE_COUNTER[0]~2_combout ))) # (!\Communicator|TX_UNIT|SAMPLE_COUNTER [0] & (\Communicator|TX_UNIT|SAMPLE_COUNTER[0]~0_combout  & 
// !\Communicator|TX_UNIT|SAMPLE_COUNTER[0]~2_combout ))

	.dataa(\Communicator|TX_UNIT|SAMPLE_COUNTER[0]~0_combout ),
	.datab(gnd),
	.datac(\Communicator|TX_UNIT|SAMPLE_COUNTER [0]),
	.datad(\Communicator|TX_UNIT|SAMPLE_COUNTER[0]~2_combout ),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|SAMPLE_COUNTER[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|SAMPLE_COUNTER[0]~6 .lut_mask = 16'hF00A;
defparam \Communicator|TX_UNIT|SAMPLE_COUNTER[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N7
dffeas \Communicator|TX_UNIT|SAMPLE_COUNTER[0] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|TX_UNIT|SAMPLE_COUNTER[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|TX_UNIT|SAMPLE_COUNTER [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|TX_UNIT|SAMPLE_COUNTER[0] .is_wysiwyg = "true";
defparam \Communicator|TX_UNIT|SAMPLE_COUNTER[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N28
cycloneive_lcell_comb \Communicator|TX_UNIT|SAMPLE_COUNTER[1]~5 (
// Equation(s):
// \Communicator|TX_UNIT|SAMPLE_COUNTER[1]~5_combout  = (\Communicator|TX_UNIT|SAMPLE_COUNTER[0]~2_combout  & (((\Communicator|TX_UNIT|SAMPLE_COUNTER [1])))) # (!\Communicator|TX_UNIT|SAMPLE_COUNTER[0]~2_combout  & 
// (\Communicator|TX_UNIT|SAMPLE_COUNTER[0]~0_combout  & (\Communicator|TX_UNIT|SAMPLE_COUNTER [0] $ (\Communicator|TX_UNIT|SAMPLE_COUNTER [1]))))

	.dataa(\Communicator|TX_UNIT|SAMPLE_COUNTER[0]~0_combout ),
	.datab(\Communicator|TX_UNIT|SAMPLE_COUNTER [0]),
	.datac(\Communicator|TX_UNIT|SAMPLE_COUNTER [1]),
	.datad(\Communicator|TX_UNIT|SAMPLE_COUNTER[0]~2_combout ),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|SAMPLE_COUNTER[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|SAMPLE_COUNTER[1]~5 .lut_mask = 16'hF028;
defparam \Communicator|TX_UNIT|SAMPLE_COUNTER[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N29
dffeas \Communicator|TX_UNIT|SAMPLE_COUNTER[1] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|TX_UNIT|SAMPLE_COUNTER[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|TX_UNIT|SAMPLE_COUNTER [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|TX_UNIT|SAMPLE_COUNTER[1] .is_wysiwyg = "true";
defparam \Communicator|TX_UNIT|SAMPLE_COUNTER[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N4
cycloneive_lcell_comb \Communicator|TX_UNIT|Add0~1 (
// Equation(s):
// \Communicator|TX_UNIT|Add0~1_combout  = \Communicator|TX_UNIT|SAMPLE_COUNTER [2] $ (((\Communicator|TX_UNIT|SAMPLE_COUNTER [0] & \Communicator|TX_UNIT|SAMPLE_COUNTER [1])))

	.dataa(\Communicator|TX_UNIT|SAMPLE_COUNTER [0]),
	.datab(gnd),
	.datac(\Communicator|TX_UNIT|SAMPLE_COUNTER [2]),
	.datad(\Communicator|TX_UNIT|SAMPLE_COUNTER [1]),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|Add0~1 .lut_mask = 16'h5AF0;
defparam \Communicator|TX_UNIT|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N30
cycloneive_lcell_comb \Communicator|TX_UNIT|SAMPLE_COUNTER[2]~4 (
// Equation(s):
// \Communicator|TX_UNIT|SAMPLE_COUNTER[2]~4_combout  = (\Communicator|TX_UNIT|SAMPLE_COUNTER[0]~2_combout  & (((\Communicator|TX_UNIT|SAMPLE_COUNTER [2])))) # (!\Communicator|TX_UNIT|SAMPLE_COUNTER[0]~2_combout  & 
// (\Communicator|TX_UNIT|SAMPLE_COUNTER[0]~0_combout  & (\Communicator|TX_UNIT|Add0~1_combout )))

	.dataa(\Communicator|TX_UNIT|SAMPLE_COUNTER[0]~0_combout ),
	.datab(\Communicator|TX_UNIT|Add0~1_combout ),
	.datac(\Communicator|TX_UNIT|SAMPLE_COUNTER [2]),
	.datad(\Communicator|TX_UNIT|SAMPLE_COUNTER[0]~2_combout ),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|SAMPLE_COUNTER[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|SAMPLE_COUNTER[2]~4 .lut_mask = 16'hF088;
defparam \Communicator|TX_UNIT|SAMPLE_COUNTER[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N31
dffeas \Communicator|TX_UNIT|SAMPLE_COUNTER[2] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|TX_UNIT|SAMPLE_COUNTER[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|TX_UNIT|SAMPLE_COUNTER [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|TX_UNIT|SAMPLE_COUNTER[2] .is_wysiwyg = "true";
defparam \Communicator|TX_UNIT|SAMPLE_COUNTER[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N12
cycloneive_lcell_comb \Communicator|TX_UNIT|Add0~0 (
// Equation(s):
// \Communicator|TX_UNIT|Add0~0_combout  = \Communicator|TX_UNIT|SAMPLE_COUNTER [3] $ (((\Communicator|TX_UNIT|SAMPLE_COUNTER [0] & (\Communicator|TX_UNIT|SAMPLE_COUNTER [2] & \Communicator|TX_UNIT|SAMPLE_COUNTER [1]))))

	.dataa(\Communicator|TX_UNIT|SAMPLE_COUNTER [0]),
	.datab(\Communicator|TX_UNIT|SAMPLE_COUNTER [3]),
	.datac(\Communicator|TX_UNIT|SAMPLE_COUNTER [2]),
	.datad(\Communicator|TX_UNIT|SAMPLE_COUNTER [1]),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|Add0~0 .lut_mask = 16'h6CCC;
defparam \Communicator|TX_UNIT|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N16
cycloneive_lcell_comb \Communicator|TX_UNIT|SAMPLE_COUNTER[3]~3 (
// Equation(s):
// \Communicator|TX_UNIT|SAMPLE_COUNTER[3]~3_combout  = (\Communicator|TX_UNIT|SAMPLE_COUNTER[0]~2_combout  & (((\Communicator|TX_UNIT|SAMPLE_COUNTER [3])))) # (!\Communicator|TX_UNIT|SAMPLE_COUNTER[0]~2_combout  & 
// (\Communicator|TX_UNIT|SAMPLE_COUNTER[0]~0_combout  & (\Communicator|TX_UNIT|Add0~0_combout )))

	.dataa(\Communicator|TX_UNIT|SAMPLE_COUNTER[0]~0_combout ),
	.datab(\Communicator|TX_UNIT|Add0~0_combout ),
	.datac(\Communicator|TX_UNIT|SAMPLE_COUNTER [3]),
	.datad(\Communicator|TX_UNIT|SAMPLE_COUNTER[0]~2_combout ),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|SAMPLE_COUNTER[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|SAMPLE_COUNTER[3]~3 .lut_mask = 16'hF088;
defparam \Communicator|TX_UNIT|SAMPLE_COUNTER[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N17
dffeas \Communicator|TX_UNIT|SAMPLE_COUNTER[3] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|TX_UNIT|SAMPLE_COUNTER[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|TX_UNIT|SAMPLE_COUNTER [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|TX_UNIT|SAMPLE_COUNTER[3] .is_wysiwyg = "true";
defparam \Communicator|TX_UNIT|SAMPLE_COUNTER[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N0
cycloneive_lcell_comb \Communicator|TX_UNIT|Equal1~0 (
// Equation(s):
// \Communicator|TX_UNIT|Equal1~0_combout  = (\Communicator|TX_UNIT|SAMPLE_COUNTER [0] & (\Communicator|TX_UNIT|SAMPLE_COUNTER [3] & (\Communicator|TX_UNIT|SAMPLE_COUNTER [2] & \Communicator|TX_UNIT|SAMPLE_COUNTER [1])))

	.dataa(\Communicator|TX_UNIT|SAMPLE_COUNTER [0]),
	.datab(\Communicator|TX_UNIT|SAMPLE_COUNTER [3]),
	.datac(\Communicator|TX_UNIT|SAMPLE_COUNTER [2]),
	.datad(\Communicator|TX_UNIT|SAMPLE_COUNTER [1]),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|Equal1~0 .lut_mask = 16'h8000;
defparam \Communicator|TX_UNIT|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N28
cycloneive_lcell_comb \Communicator|TX_UNIT|NEXT_STATE~5 (
// Equation(s):
// \Communicator|TX_UNIT|NEXT_STATE~5_combout  = (\Communicator|BAUD_UNIT|Equal0~0_combout  & (\Communicator|TX_UNIT|Equal1~0_combout  & !\Communicator|BAUD_UNIT|ACCUMULATOR [0]))

	.dataa(gnd),
	.datab(\Communicator|BAUD_UNIT|Equal0~0_combout ),
	.datac(\Communicator|TX_UNIT|Equal1~0_combout ),
	.datad(\Communicator|BAUD_UNIT|ACCUMULATOR [0]),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|NEXT_STATE~5_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|NEXT_STATE~5 .lut_mask = 16'h00C0;
defparam \Communicator|TX_UNIT|NEXT_STATE~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N28
cycloneive_lcell_comb \Communicator|TX_UNIT|Selector4~1 (
// Equation(s):
// \Communicator|TX_UNIT|Selector4~1_combout  = (\Communicator|TX_UNIT|NEXT_STATE~5_combout  & (\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q  & ((\Communicator|TX_UNIT|NEXT_STATE~4_combout )))) # (!\Communicator|TX_UNIT|NEXT_STATE~5_combout  & 
// (((\Communicator|TX_UNIT|CURRENT_STATE.END_STATE~q ))))

	.dataa(\Communicator|TX_UNIT|NEXT_STATE~5_combout ),
	.datab(\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.datac(\Communicator|TX_UNIT|CURRENT_STATE.END_STATE~q ),
	.datad(\Communicator|TX_UNIT|NEXT_STATE~4_combout ),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|Selector4~1 .lut_mask = 16'hD850;
defparam \Communicator|TX_UNIT|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N29
dffeas \Communicator|TX_UNIT|CURRENT_STATE.END_STATE (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|TX_UNIT|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|TX_UNIT|CURRENT_STATE.END_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|TX_UNIT|CURRENT_STATE.END_STATE .is_wysiwyg = "true";
defparam \Communicator|TX_UNIT|CURRENT_STATE.END_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N26
cycloneive_lcell_comb \Communicator|TX_UNIT|Selector1~4 (
// Equation(s):
// \Communicator|TX_UNIT|Selector1~4_combout  = (\Communicator|TX_UNIT|CURRENT_STATE.END_STATE~q  & (!\Communicator|TX_UNIT|NEXT_STATE~5_combout  & ((\PathSelector|START_TRANSMISSION~combout ) # (\Communicator|TX_UNIT|CURRENT_STATE.IDLE_STATE~q )))) # 
// (!\Communicator|TX_UNIT|CURRENT_STATE.END_STATE~q  & ((\PathSelector|START_TRANSMISSION~combout ) # ((\Communicator|TX_UNIT|CURRENT_STATE.IDLE_STATE~q ))))

	.dataa(\Communicator|TX_UNIT|CURRENT_STATE.END_STATE~q ),
	.datab(\PathSelector|START_TRANSMISSION~combout ),
	.datac(\Communicator|TX_UNIT|CURRENT_STATE.IDLE_STATE~q ),
	.datad(\Communicator|TX_UNIT|NEXT_STATE~5_combout ),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|Selector1~4 .lut_mask = 16'h54FC;
defparam \Communicator|TX_UNIT|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N27
dffeas \Communicator|TX_UNIT|CURRENT_STATE.IDLE_STATE (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|TX_UNIT|Selector1~4_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|TX_UNIT|CURRENT_STATE.IDLE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|TX_UNIT|CURRENT_STATE.IDLE_STATE .is_wysiwyg = "true";
defparam \Communicator|TX_UNIT|CURRENT_STATE.IDLE_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N20
cycloneive_lcell_comb \MainMemory|altsyncram_component|auto_generated|mux2|_~4 (
// Equation(s):
// \MainMemory|altsyncram_component|auto_generated|mux2|_~4_combout  = (\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\MainMemory|altsyncram_component|auto_generated|mux2|_~1_combout ))) # 
// (!\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [2] & (\MainMemory|altsyncram_component|auto_generated|mux2|_~3_combout ))

	.dataa(\MainMemory|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(\MainMemory|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.datad(\MainMemory|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cin(gnd),
	.combout(\MainMemory|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~4 .lut_mask = 16'hFA50;
defparam \MainMemory|altsyncram_component|auto_generated|mux2|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N18
cycloneive_lcell_comb \Bridge|RAM_ADDRESS[2]~16 (
// Equation(s):
// \Bridge|RAM_ADDRESS[2]~16_combout  = (\Bridge|always0~10_combout ) # (!\Bridge|always0~9_combout )

	.dataa(\Bridge|always0~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bridge|always0~10_combout ),
	.cin(gnd),
	.combout(\Bridge|RAM_ADDRESS[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|RAM_ADDRESS[2]~16 .lut_mask = 16'hFF55;
defparam \Bridge|RAM_ADDRESS[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N13
dffeas \Bridge|DATA_TO_TRANSMIT[0] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainMemory|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bridge|RAM_ADDRESS[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bridge|DATA_TO_TRANSMIT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bridge|DATA_TO_TRANSMIT[0] .is_wysiwyg = "true";
defparam \Bridge|DATA_TO_TRANSMIT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N26
cycloneive_lcell_comb \Bridge|DATA_TO_TRANSMIT[3]~feeder (
// Equation(s):
// \Bridge|DATA_TO_TRANSMIT[3]~feeder_combout  = \MainMemory|altsyncram_component|auto_generated|mux2|_~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainMemory|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cin(gnd),
	.combout(\Bridge|DATA_TO_TRANSMIT[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|DATA_TO_TRANSMIT[3]~feeder .lut_mask = 16'hFF00;
defparam \Bridge|DATA_TO_TRANSMIT[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N27
dffeas \Bridge|DATA_TO_TRANSMIT[3] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Bridge|DATA_TO_TRANSMIT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bridge|RAM_ADDRESS[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bridge|DATA_TO_TRANSMIT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bridge|DATA_TO_TRANSMIT[3] .is_wysiwyg = "true";
defparam \Bridge|DATA_TO_TRANSMIT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N24
cycloneive_lcell_comb \Bridge|DATA_TO_TRANSMIT[5]~feeder (
// Equation(s):
// \Bridge|DATA_TO_TRANSMIT[5]~feeder_combout  = \MainMemory|altsyncram_component|auto_generated|mux2|_~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainMemory|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bridge|DATA_TO_TRANSMIT[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|DATA_TO_TRANSMIT[5]~feeder .lut_mask = 16'hF0F0;
defparam \Bridge|DATA_TO_TRANSMIT[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N25
dffeas \Bridge|DATA_TO_TRANSMIT[5] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Bridge|DATA_TO_TRANSMIT[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bridge|RAM_ADDRESS[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bridge|DATA_TO_TRANSMIT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Bridge|DATA_TO_TRANSMIT[5] .is_wysiwyg = "true";
defparam \Bridge|DATA_TO_TRANSMIT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N19
dffeas \Bridge|DATA_TO_TRANSMIT[6] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainMemory|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bridge|RAM_ADDRESS[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bridge|DATA_TO_TRANSMIT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Bridge|DATA_TO_TRANSMIT[6] .is_wysiwyg = "true";
defparam \Bridge|DATA_TO_TRANSMIT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N6
cycloneive_lcell_comb \Communicator|TX_UNIT|SENDING_BIT~0 (
// Equation(s):
// \Communicator|TX_UNIT|SENDING_BIT~0_combout  = (\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q  & (\Communicator|TX_UNIT|CURRENT_STATE.IDLE_STATE~q  & \Communicator|TX_UNIT|NEXT_STATE~5_combout ))

	.dataa(\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.datab(\Communicator|TX_UNIT|CURRENT_STATE.IDLE_STATE~q ),
	.datac(\Communicator|TX_UNIT|NEXT_STATE~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|SENDING_BIT~0_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|SENDING_BIT~0 .lut_mask = 16'h8080;
defparam \Communicator|TX_UNIT|SENDING_BIT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N27
dffeas \Bridge|DATA_TO_TRANSMIT[7] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainMemory|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bridge|RAM_ADDRESS[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bridge|DATA_TO_TRANSMIT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Bridge|DATA_TO_TRANSMIT[7] .is_wysiwyg = "true";
defparam \Bridge|DATA_TO_TRANSMIT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N12
cycloneive_lcell_comb \Communicator|TX_UNIT|SENT_BIT[7]~2 (
// Equation(s):
// \Communicator|TX_UNIT|SENT_BIT[7]~2_combout  = (\Communicator|TX_UNIT|SENT_BIT[2]~1_combout  & (((\Bridge|DATA_TO_TRANSMIT [7])))) # (!\Communicator|TX_UNIT|SENT_BIT[2]~1_combout  & (!\Communicator|TX_UNIT|SENDING_BIT~0_combout  & 
// ((\Communicator|TX_UNIT|SENT_BIT [7]))))

	.dataa(\Communicator|TX_UNIT|SENDING_BIT~0_combout ),
	.datab(\Bridge|DATA_TO_TRANSMIT [7]),
	.datac(\Communicator|TX_UNIT|SENT_BIT [7]),
	.datad(\Communicator|TX_UNIT|SENT_BIT[2]~1_combout ),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|SENT_BIT[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|SENT_BIT[7]~2 .lut_mask = 16'hCC50;
defparam \Communicator|TX_UNIT|SENT_BIT[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N13
dffeas \Communicator|TX_UNIT|SENT_BIT[7] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|TX_UNIT|SENT_BIT[7]~2_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|TX_UNIT|SENT_BIT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|TX_UNIT|SENT_BIT[7] .is_wysiwyg = "true";
defparam \Communicator|TX_UNIT|SENT_BIT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N10
cycloneive_lcell_comb \Communicator|TX_UNIT|Selector10~0 (
// Equation(s):
// \Communicator|TX_UNIT|Selector10~0_combout  = (\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q  & ((\Communicator|TX_UNIT|SENT_BIT [7]))) # (!\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q  & (\Bridge|DATA_TO_TRANSMIT [6]))

	.dataa(\Bridge|DATA_TO_TRANSMIT [6]),
	.datab(gnd),
	.datac(\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.datad(\Communicator|TX_UNIT|SENT_BIT [7]),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|Selector10~0 .lut_mask = 16'hFA0A;
defparam \Communicator|TX_UNIT|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N2
cycloneive_lcell_comb \Communicator|TX_UNIT|SENT_BIT[2]~0 (
// Equation(s):
// \Communicator|TX_UNIT|SENT_BIT[2]~0_combout  = (\Communicator|TX_UNIT|CURRENT_STATE.IDLE_STATE~q  & (\Communicator|TX_UNIT|NEXT_STATE~5_combout  & (\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q ))) # 
// (!\Communicator|TX_UNIT|CURRENT_STATE.IDLE_STATE~q  & ((\PathSelector|START_TRANSMISSION~combout ) # ((\Communicator|TX_UNIT|NEXT_STATE~5_combout  & \Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q ))))

	.dataa(\Communicator|TX_UNIT|CURRENT_STATE.IDLE_STATE~q ),
	.datab(\Communicator|TX_UNIT|NEXT_STATE~5_combout ),
	.datac(\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.datad(\PathSelector|START_TRANSMISSION~combout ),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|SENT_BIT[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|SENT_BIT[2]~0 .lut_mask = 16'hD5C0;
defparam \Communicator|TX_UNIT|SENT_BIT[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N11
dffeas \Communicator|TX_UNIT|SENT_BIT[6] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|TX_UNIT|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Communicator|TX_UNIT|SENT_BIT[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|TX_UNIT|SENT_BIT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|TX_UNIT|SENT_BIT[6] .is_wysiwyg = "true";
defparam \Communicator|TX_UNIT|SENT_BIT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N12
cycloneive_lcell_comb \Communicator|TX_UNIT|Selector11~0 (
// Equation(s):
// \Communicator|TX_UNIT|Selector11~0_combout  = (\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q  & ((\Communicator|TX_UNIT|SENT_BIT [6]))) # (!\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q  & (\Bridge|DATA_TO_TRANSMIT [5]))

	.dataa(gnd),
	.datab(\Bridge|DATA_TO_TRANSMIT [5]),
	.datac(\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.datad(\Communicator|TX_UNIT|SENT_BIT [6]),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|Selector11~0 .lut_mask = 16'hFC0C;
defparam \Communicator|TX_UNIT|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N13
dffeas \Communicator|TX_UNIT|SENT_BIT[5] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|TX_UNIT|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Communicator|TX_UNIT|SENT_BIT[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|TX_UNIT|SENT_BIT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|TX_UNIT|SENT_BIT[5] .is_wysiwyg = "true";
defparam \Communicator|TX_UNIT|SENT_BIT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N13
dffeas \Bridge|DATA_TO_TRANSMIT[4] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainMemory|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bridge|RAM_ADDRESS[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bridge|DATA_TO_TRANSMIT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Bridge|DATA_TO_TRANSMIT[4] .is_wysiwyg = "true";
defparam \Bridge|DATA_TO_TRANSMIT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N0
cycloneive_lcell_comb \Communicator|TX_UNIT|Selector12~0 (
// Equation(s):
// \Communicator|TX_UNIT|Selector12~0_combout  = (\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q  & (\Communicator|TX_UNIT|SENT_BIT [5])) # (!\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q  & ((\Bridge|DATA_TO_TRANSMIT [4])))

	.dataa(\Communicator|TX_UNIT|SENT_BIT [5]),
	.datab(gnd),
	.datac(\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.datad(\Bridge|DATA_TO_TRANSMIT [4]),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|Selector12~0 .lut_mask = 16'hAFA0;
defparam \Communicator|TX_UNIT|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N1
dffeas \Communicator|TX_UNIT|SENT_BIT[4] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|TX_UNIT|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Communicator|TX_UNIT|SENT_BIT[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|TX_UNIT|SENT_BIT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|TX_UNIT|SENT_BIT[4] .is_wysiwyg = "true";
defparam \Communicator|TX_UNIT|SENT_BIT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N4
cycloneive_lcell_comb \Communicator|TX_UNIT|Selector13~0 (
// Equation(s):
// \Communicator|TX_UNIT|Selector13~0_combout  = (\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q  & ((\Communicator|TX_UNIT|SENT_BIT [4]))) # (!\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q  & (\Bridge|DATA_TO_TRANSMIT [3]))

	.dataa(\Bridge|DATA_TO_TRANSMIT [3]),
	.datab(gnd),
	.datac(\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.datad(\Communicator|TX_UNIT|SENT_BIT [4]),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|Selector13~0 .lut_mask = 16'hFA0A;
defparam \Communicator|TX_UNIT|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N5
dffeas \Communicator|TX_UNIT|SENT_BIT[3] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|TX_UNIT|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Communicator|TX_UNIT|SENT_BIT[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|TX_UNIT|SENT_BIT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|TX_UNIT|SENT_BIT[3] .is_wysiwyg = "true";
defparam \Communicator|TX_UNIT|SENT_BIT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N22
cycloneive_lcell_comb \Bridge|DATA_TO_TRANSMIT[2]~feeder (
// Equation(s):
// \Bridge|DATA_TO_TRANSMIT[2]~feeder_combout  = \MainMemory|altsyncram_component|auto_generated|mux2|_~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainMemory|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cin(gnd),
	.combout(\Bridge|DATA_TO_TRANSMIT[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bridge|DATA_TO_TRANSMIT[2]~feeder .lut_mask = 16'hFF00;
defparam \Bridge|DATA_TO_TRANSMIT[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N23
dffeas \Bridge|DATA_TO_TRANSMIT[2] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Bridge|DATA_TO_TRANSMIT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bridge|RAM_ADDRESS[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bridge|DATA_TO_TRANSMIT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bridge|DATA_TO_TRANSMIT[2] .is_wysiwyg = "true";
defparam \Bridge|DATA_TO_TRANSMIT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N8
cycloneive_lcell_comb \Communicator|TX_UNIT|Selector14~0 (
// Equation(s):
// \Communicator|TX_UNIT|Selector14~0_combout  = (\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q  & (\Communicator|TX_UNIT|SENT_BIT [3])) # (!\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q  & ((\Bridge|DATA_TO_TRANSMIT [2])))

	.dataa(gnd),
	.datab(\Communicator|TX_UNIT|SENT_BIT [3]),
	.datac(\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.datad(\Bridge|DATA_TO_TRANSMIT [2]),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|Selector14~0 .lut_mask = 16'hCFC0;
defparam \Communicator|TX_UNIT|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N9
dffeas \Communicator|TX_UNIT|SENT_BIT[2] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|TX_UNIT|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Communicator|TX_UNIT|SENT_BIT[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|TX_UNIT|SENT_BIT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|TX_UNIT|SENT_BIT[2] .is_wysiwyg = "true";
defparam \Communicator|TX_UNIT|SENT_BIT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N29
dffeas \Bridge|DATA_TO_TRANSMIT[1] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainMemory|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bridge|RAM_ADDRESS[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bridge|DATA_TO_TRANSMIT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bridge|DATA_TO_TRANSMIT[1] .is_wysiwyg = "true";
defparam \Bridge|DATA_TO_TRANSMIT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N28
cycloneive_lcell_comb \Communicator|TX_UNIT|Selector15~0 (
// Equation(s):
// \Communicator|TX_UNIT|Selector15~0_combout  = (\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q  & (\Communicator|TX_UNIT|SENT_BIT [2])) # (!\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q  & ((\Bridge|DATA_TO_TRANSMIT [1])))

	.dataa(gnd),
	.datab(\Communicator|TX_UNIT|SENT_BIT [2]),
	.datac(\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.datad(\Bridge|DATA_TO_TRANSMIT [1]),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|Selector15~0 .lut_mask = 16'hCFC0;
defparam \Communicator|TX_UNIT|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N29
dffeas \Communicator|TX_UNIT|SENT_BIT[1] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|TX_UNIT|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Communicator|TX_UNIT|SENT_BIT[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|TX_UNIT|SENT_BIT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|TX_UNIT|SENT_BIT[1] .is_wysiwyg = "true";
defparam \Communicator|TX_UNIT|SENT_BIT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N20
cycloneive_lcell_comb \Communicator|TX_UNIT|Selector16~0 (
// Equation(s):
// \Communicator|TX_UNIT|Selector16~0_combout  = (\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q  & ((\Communicator|TX_UNIT|SENT_BIT [1]))) # (!\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q  & (\Bridge|DATA_TO_TRANSMIT [0]))

	.dataa(\Bridge|DATA_TO_TRANSMIT [0]),
	.datab(\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.datac(gnd),
	.datad(\Communicator|TX_UNIT|SENT_BIT [1]),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|Selector16~0 .lut_mask = 16'hEE22;
defparam \Communicator|TX_UNIT|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N21
dffeas \Communicator|TX_UNIT|SENT_BIT[0] (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|TX_UNIT|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Communicator|TX_UNIT|SENT_BIT[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|TX_UNIT|SENT_BIT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|TX_UNIT|SENT_BIT[0] .is_wysiwyg = "true";
defparam \Communicator|TX_UNIT|SENT_BIT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N20
cycloneive_lcell_comb \Communicator|TX_UNIT|Selector0~0 (
// Equation(s):
// \Communicator|TX_UNIT|Selector0~0_combout  = (\Communicator|TX_UNIT|CURRENT_STATE.IDLE_STATE~q  & (!\Communicator|TX_UNIT|CURRENT_STATE.END_STATE~q  & ((!\Communicator|TX_UNIT|SENT_BIT [0]) # (!\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q ))))

	.dataa(\Communicator|TX_UNIT|CURRENT_STATE.IDLE_STATE~q ),
	.datab(\Communicator|TX_UNIT|CURRENT_STATE.END_STATE~q ),
	.datac(\Communicator|TX_UNIT|CURRENT_STATE.FETCHING_STATE~q ),
	.datad(\Communicator|TX_UNIT|SENT_BIT [0]),
	.cin(gnd),
	.combout(\Communicator|TX_UNIT|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Communicator|TX_UNIT|Selector0~0 .lut_mask = 16'h0222;
defparam \Communicator|TX_UNIT|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N21
dffeas \Communicator|TX_UNIT|BIT_AT_TX (
	.clk(\MAIN_CLOCK~inputclkctrl_outclk ),
	.d(\Communicator|TX_UNIT|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Communicator|TX_UNIT|BIT_AT_TX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Communicator|TX_UNIT|BIT_AT_TX .is_wysiwyg = "true";
defparam \Communicator|TX_UNIT|BIT_AT_TX .power_up = "low";
// synopsys translate_on

assign TX_PIN = \TX_PIN~output_o ;

assign ENABLE_PROCESS_START = \ENABLE_PROCESS_START~output_o ;

assign ENABLE_DATA_TRANSMISSION = \ENABLE_DATA_TRANSMISSION~output_o ;

assign CURRENTADDRESS[0] = \CURRENTADDRESS[0]~output_o ;

assign CURRENTADDRESS[1] = \CURRENTADDRESS[1]~output_o ;

assign CURRENTADDRESS[2] = \CURRENTADDRESS[2]~output_o ;

assign CURRENTADDRESS[3] = \CURRENTADDRESS[3]~output_o ;

assign CURRENTADDRESS[4] = \CURRENTADDRESS[4]~output_o ;

assign CURRENTADDRESS[5] = \CURRENTADDRESS[5]~output_o ;

assign CURRENTADDRESS[6] = \CURRENTADDRESS[6]~output_o ;

assign CURRENTADDRESS[7] = \CURRENTADDRESS[7]~output_o ;

assign CURRENTADDRESS[8] = \CURRENTADDRESS[8]~output_o ;

assign CURRENTADDRESS[9] = \CURRENTADDRESS[9]~output_o ;

assign CURRENTADDRESS[10] = \CURRENTADDRESS[10]~output_o ;

assign CURRENTADDRESS[11] = \CURRENTADDRESS[11]~output_o ;

assign CURRENTADDRESS[12] = \CURRENTADDRESS[12]~output_o ;

assign CURRENTADDRESS[13] = \CURRENTADDRESS[13]~output_o ;

assign CURRENTADDRESS[14] = \CURRENTADDRESS[14]~output_o ;

assign CURRENTADDRESS[15] = \CURRENTADDRESS[15]~output_o ;

assign BUS_TO_RAM[0] = \BUS_TO_RAM[0]~output_o ;

assign BUS_TO_RAM[1] = \BUS_TO_RAM[1]~output_o ;

assign BUS_TO_RAM[2] = \BUS_TO_RAM[2]~output_o ;

assign BUS_TO_RAM[3] = \BUS_TO_RAM[3]~output_o ;

assign BUS_TO_RAM[4] = \BUS_TO_RAM[4]~output_o ;

assign BUS_TO_RAM[5] = \BUS_TO_RAM[5]~output_o ;

assign BUS_TO_RAM[6] = \BUS_TO_RAM[6]~output_o ;

assign BUS_TO_RAM[7] = \BUS_TO_RAM[7]~output_o ;

assign INSTRUCTIONADDRESS[0] = \INSTRUCTIONADDRESS[0]~output_o ;

assign INSTRUCTIONADDRESS[1] = \INSTRUCTIONADDRESS[1]~output_o ;

assign INSTRUCTIONADDRESS[2] = \INSTRUCTIONADDRESS[2]~output_o ;

assign INSTRUCTIONADDRESS[3] = \INSTRUCTIONADDRESS[3]~output_o ;

assign INSTRUCTIONADDRESS[4] = \INSTRUCTIONADDRESS[4]~output_o ;

assign INSTRUCTIONADDRESS[5] = \INSTRUCTIONADDRESS[5]~output_o ;

assign INSTRUCTIONADDRESS[6] = \INSTRUCTIONADDRESS[6]~output_o ;

assign INSTRUCTIONADDRESS[7] = \INSTRUCTIONADDRESS[7]~output_o ;

assign CURRENTINSTRUCTION[0] = \CURRENTINSTRUCTION[0]~output_o ;

assign CURRENTINSTRUCTION[1] = \CURRENTINSTRUCTION[1]~output_o ;

assign CURRENTINSTRUCTION[2] = \CURRENTINSTRUCTION[2]~output_o ;

assign CURRENTINSTRUCTION[3] = \CURRENTINSTRUCTION[3]~output_o ;

assign CURRENTINSTRUCTION[4] = \CURRENTINSTRUCTION[4]~output_o ;

assign CURRENTINSTRUCTION[5] = \CURRENTINSTRUCTION[5]~output_o ;

assign CURRENTINSTRUCTION[6] = \CURRENTINSTRUCTION[6]~output_o ;

assign CURRENTINSTRUCTION[7] = \CURRENTINSTRUCTION[7]~output_o ;

assign OUTPUT_FROM_RAM[0] = \OUTPUT_FROM_RAM[0]~output_o ;

assign OUTPUT_FROM_RAM[1] = \OUTPUT_FROM_RAM[1]~output_o ;

assign OUTPUT_FROM_RAM[2] = \OUTPUT_FROM_RAM[2]~output_o ;

assign OUTPUT_FROM_RAM[3] = \OUTPUT_FROM_RAM[3]~output_o ;

assign OUTPUT_FROM_RAM[4] = \OUTPUT_FROM_RAM[4]~output_o ;

assign OUTPUT_FROM_RAM[5] = \OUTPUT_FROM_RAM[5]~output_o ;

assign OUTPUT_FROM_RAM[6] = \OUTPUT_FROM_RAM[6]~output_o ;

assign OUTPUT_FROM_RAM[7] = \OUTPUT_FROM_RAM[7]~output_o ;

assign WEN = \WEN~output_o ;

assign TICKK = \TICKK~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
