# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:08 on Oct 19,2024
# vlog -reportprogress 300 ./Lab2Task2.sv 
# -- Compiling module Lab2Task2
# -- Compiling module Lab2Task2_tb
# 
# Top level modules:
# 	Lab2Task2_tb
# End time: 10:39:08 on Oct 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:08 on Oct 19,2024
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_tb
# 
# Top level modules:
# 	counter_tb
# End time: 10:39:08 on Oct 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:08 on Oct 19,2024
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# -- Compiling module clock_divider_tb
# 
# Top level modules:
# 	clock_divider_tb
# End time: 10:39:08 on Oct 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:08 on Oct 19,2024
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 10:39:08 on Oct 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:08 on Oct 19,2024
# vlog -reportprogress 300 ./ram32x4.v 
# -- Compiling module ram32x4
# 
# Top level modules:
# 	ram32x4
# End time: 10:39:09 on Oct 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work work.Lab2Task2_tb -Lf altera_mf_ver 
# Start time: 10:39:10 on Oct 19,2024
# Loading sv_std.std
# Loading work.Lab2Task2_tb
# Loading work.Lab2Task2
# Loading work.counter
# Loading work.clock_divider
# Loading work.ram32x4
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./Lab2Task2.sv(127)
#    Time: 10375 ps  Iteration: 1  Instance: /Lab2Task2_tb
# Break in Module Lab2Task2_tb at ./Lab2Task2.sv line 127

do runlab
# Cannot open macro file: runlab
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:57 on Oct 19,2024
# vlog -reportprogress 300 ./Lab2Task2.sv 
# -- Compiling module Lab2Task2
# -- Compiling module Lab2Task2_tb
# 
# Top level modules:
# 	Lab2Task2_tb
# End time: 10:43:57 on Oct 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:57 on Oct 19,2024
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_tb
# 
# Top level modules:
# 	counter_tb
# End time: 10:43:57 on Oct 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:57 on Oct 19,2024
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# -- Compiling module clock_divider_tb
# 
# Top level modules:
# 	clock_divider_tb
# End time: 10:43:57 on Oct 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:57 on Oct 19,2024
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 10:43:58 on Oct 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:58 on Oct 19,2024
# vlog -reportprogress 300 ./ram32x4.v 
# -- Compiling module ram32x4
# 
# Top level modules:
# 	ram32x4
# End time: 10:43:58 on Oct 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:44:02 on Oct 19,2024, Elapsed time: 0:04:52
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work work.Lab2Task2_tb -Lf altera_mf_ver 
# Start time: 10:44:02 on Oct 19,2024
# Loading sv_std.std
# Loading work.Lab2Task2_tb
# Loading work.Lab2Task2
# Loading work.counter
# Loading work.clock_divider
# Loading work.ram32x4
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./Lab2Task2.sv(127)
#    Time: 10375 ps  Iteration: 1  Instance: /Lab2Task2_tb
# Break in Module Lab2Task2_tb at ./Lab2Task2.sv line 127
# End time: 18:27:28 on Oct 20,2024, Elapsed time: 31:43:26
# Errors: 0, Warnings: 0
