$date
	Fri Nov 02 17:54:02 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100us
$end
$scope module hello_world $end
$var wire 1 ! clk $end
$var reg 1 " dummy $end
$var reg 513 # dumpfile_path [512:0] $end
$scope module clk_gen $end
$var reg 1 ! clk $end
$scope begin CLOCK_DRIVER $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1101111011101010111010001110000011101010111010000101110011101100110001101100100 #
0"
0!
$end
#5
1!
#10
0!
#15
1!
#20
0!
#25
1!
#30
0!
#35
1!
#40
0!
#45
1!
#50
0!
#55
1!
#60
0!
#65
1!
#70
0!
#75
1!
#80
0!
#85
1!
#90
0!
#95
1!
#100
0!
