#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Sep 16 12:57:02 2021
# Process ID: 12304
# Current directory: C:/DESD/audio_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12940 C:\DESD\audio_project\audio_project.xpr
# Log file: C:/DESD/audio_project/vivado.log
# Journal file: C:/DESD/audio_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/DESD/audio_project/audio_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/DESD/Repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 1126.184 ; gain = 0.000
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1134.375 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACACB0A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2674.867 ; gain = 1540.492
set_property PROGRAM.FILE {C:/DESD/audio_project/audio_project.runs/impl_1/audio_bd_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/audio_project/audio_project.runs/impl_1/audio_bd_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close [ open C:/DESD/audio_project/audio_project.srcs/sources_1/new/volume_saturator.vhd w ]
add_files C:/DESD/audio_project/audio_project.srcs/sources_1/new/volume_saturator.vhd
update_compile_order -fileset sources_1
close [ open C:/DESD/audio_project/audio_project.srcs/sources_1/new/volume_multiplier.vhd w ]
add_files C:/DESD/audio_project/audio_project.srcs/sources_1/new/volume_multiplier.vhd
update_compile_order -fileset sources_1
close [ open C:/DESD/audio_project/audio_project.srcs/sources_1/new/joystick_lut.vhd w ]
add_files C:/DESD/audio_project/audio_project.srcs/sources_1/new/joystick_lut.vhd
update_compile_order -fileset sources_1
open_bd_design {C:/DESD/audio_project/audio_project.srcs/sources_1/bd/audio_bd/audio_bd.bd}
Reading block design file <C:/DESD/audio_project/audio_project.srcs/sources_1/bd/audio_bd/audio_bd.bd>...
Adding component instance block -- TimeEngineers:ip:pmod_i2s2:1.0 - pmod_i2s2_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- TimeEngineers:ip:Pmod_JSTK2:1.0 - Pmod_JSTK2_0
Adding component instance block -- xilinx.com:module_ref:moving_average:1.0 - moving_average_0
Adding component instance block -- xilinx.com:module_ref:debouncer:1.0 - debouncer_0
Adding component instance block -- xilinx.com:module_ref:debouncer:1.0 - debouncer_1
Adding component instance block -- xilinx.com:module_ref:edge_detector:1.0 - edge_detector_0
Adding component instance block -- xilinx.com:module_ref:edge_detector:1.0 - edge_detector_1
Adding component instance block -- xilinx.com:module_ref:mute_controller:1.0 - mute_controller_0
Adding component instance block -- xilinx.com:module_ref:LED_controller:1.0 - LED_controller_0
Successfully read diagram <audio_bd> from block design file <C:/DESD/audio_project/audio_project.srcs/sources_1/bd/audio_bd/audio_bd.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2880.922 ; gain = 117.102
create_bd_cell -type module -reference volume_controller volume_controller_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/DESD/Repository'.
set_property location {5 1343 617} [get_bd_cells volume_controller_0]
delete_bd_objs [get_bd_intf_nets mute_controller_0_m_axis]
set_property location {5 1309 366} [get_bd_cells mute_controller_0]
connect_bd_intf_net [get_bd_intf_pins mute_controller_0/m_axis] [get_bd_intf_pins volume_controller_0/s_axis]
connect_bd_intf_net [get_bd_intf_pins volume_controller_0/m_axis] [get_bd_intf_pins pmod_i2s2_0/S_AXIS]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins volume_controller_0/aresetn]
connect_bd_net [get_bd_pins volume_controller_0/aclk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins Pmod_JSTK2_0/jstk_y] [get_bd_pins volume_controller_0/joy_y]
startgroup
make_bd_pins_external  [get_bd_pins Pmod_JSTK2_0/out_valid]
endgroup
save_bd_design
Wrote  : <C:\DESD\audio_project\audio_project.srcs\sources_1\bd\audio_bd\audio_bd.bd> 
Wrote  : <C:/DESD/audio_project/audio_project.srcs/sources_1/bd/audio_bd/ui/bd_a2720cb.ui> 
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1348] Reset pin /Pmod_JSTK2_0/reset (associated clock /Pmod_JSTK2_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out2.
CRITICAL WARNING: [BD 41-1348] Reset pin /debouncer_0/reset (associated clock /debouncer_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out2.
CRITICAL WARNING: [BD 41-1348] Reset pin /debouncer_1/reset (associated clock /debouncer_1/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out2.
CRITICAL WARNING: [BD 41-1348] Reset pin /edge_detector_0/reset (associated clock /edge_detector_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out2.
CRITICAL WARNING: [BD 41-1348] Reset pin /edge_detector_1/reset (associated clock /edge_detector_1/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out2.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\DESD\audio_project\audio_project.srcs\sources_1\bd\audio_bd\audio_bd.bd> 
Wrote  : <C:/DESD/audio_project/audio_project.srcs/sources_1/bd/audio_bd/ui/bd_a2720cb.ui> 
VHDL Output written to : c:/DESD/audio_project/audio_project.gen/sources_1/bd/audio_bd/synth/audio_bd.vhd
VHDL Output written to : c:/DESD/audio_project/audio_project.gen/sources_1/bd/audio_bd/sim/audio_bd.vhd
VHDL Output written to : c:/DESD/audio_project/audio_project.gen/sources_1/bd/audio_bd/hdl/audio_bd_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block volume_controller_0 .
Exporting to file c:/DESD/audio_project/audio_project.gen/sources_1/bd/audio_bd/hw_handoff/audio_bd.hwh
Generated Block Design Tcl file c:/DESD/audio_project/audio_project.gen/sources_1/bd/audio_bd/hw_handoff/audio_bd_bd.tcl
Generated Hardware Definition File c:/DESD/audio_project/audio_project.gen/sources_1/bd/audio_bd/synth/audio_bd.hwdef
[Thu Sep 16 16:20:58 2021] Launched audio_bd_volume_controller_0_0_synth_1, synth_1...
Run output will be captured here:
audio_bd_volume_controller_0_0_synth_1: C:/DESD/audio_project/audio_project.runs/audio_bd_volume_controller_0_0_synth_1/runme.log
synth_1: C:/DESD/audio_project/audio_project.runs/synth_1/runme.log
[Thu Sep 16 16:20:58 2021] Launched impl_1...
Run output will be captured here: C:/DESD/audio_project/audio_project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 3049.125 ; gain = 151.789
update_module_reference audio_bd_volume_controller_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/DESD/Repository'.
Upgrading 'C:/DESD/audio_project/audio_project.srcs/sources_1/bd/audio_bd/audio_bd.bd'
INFO: [IP_Flow 19-1972] Upgraded audio_bd_volume_controller_0_0 from volume_controller_v1_0 1.0 to volume_controller_v1_0 1.0
Wrote  : <C:\DESD\audio_project\audio_project.srcs\sources_1\bd\audio_bd\audio_bd.bd> 
Wrote  : <C:/DESD/audio_project/audio_project.srcs/sources_1/bd/audio_bd/ui/bd_a2720cb.ui> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:50 . Memory (MB): peak = 3078.027 ; gain = 17.352
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1348] Reset pin /Pmod_JSTK2_0/reset (associated clock /Pmod_JSTK2_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out2.
CRITICAL WARNING: [BD 41-1348] Reset pin /debouncer_0/reset (associated clock /debouncer_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out2.
CRITICAL WARNING: [BD 41-1348] Reset pin /debouncer_1/reset (associated clock /debouncer_1/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out2.
CRITICAL WARNING: [BD 41-1348] Reset pin /edge_detector_0/reset (associated clock /edge_detector_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out2.
CRITICAL WARNING: [BD 41-1348] Reset pin /edge_detector_1/reset (associated clock /edge_detector_1/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out2.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\DESD\audio_project\audio_project.srcs\sources_1\bd\audio_bd\audio_bd.bd> 
VHDL Output written to : c:/DESD/audio_project/audio_project.gen/sources_1/bd/audio_bd/synth/audio_bd.vhd
VHDL Output written to : c:/DESD/audio_project/audio_project.gen/sources_1/bd/audio_bd/sim/audio_bd.vhd
VHDL Output written to : c:/DESD/audio_project/audio_project.gen/sources_1/bd/audio_bd/hdl/audio_bd_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block volume_controller_0 .
Exporting to file c:/DESD/audio_project/audio_project.gen/sources_1/bd/audio_bd/hw_handoff/audio_bd.hwh
Generated Block Design Tcl file c:/DESD/audio_project/audio_project.gen/sources_1/bd/audio_bd/hw_handoff/audio_bd_bd.tcl
Generated Hardware Definition File c:/DESD/audio_project/audio_project.gen/sources_1/bd/audio_bd/synth/audio_bd.hwdef
[Thu Sep 16 16:28:47 2021] Launched audio_bd_volume_controller_0_0_synth_1, synth_1...
Run output will be captured here:
audio_bd_volume_controller_0_0_synth_1: C:/DESD/audio_project/audio_project.runs/audio_bd_volume_controller_0_0_synth_1/runme.log
synth_1: C:/DESD/audio_project/audio_project.runs/synth_1/runme.log
[Thu Sep 16 16:28:48 2021] Launched impl_1...
Run output will be captured here: C:/DESD/audio_project/audio_project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 3078.027 ; gain = 0.000
delete_bd_objs [get_bd_nets Pmod_JSTK2_0_out_valid] [get_bd_ports out_valid_0]
save_bd_design
Wrote  : <C:\DESD\audio_project\audio_project.srcs\sources_1\bd\audio_bd\audio_bd.bd> 
Wrote  : <C:/DESD/audio_project/audio_project.srcs/sources_1/bd/audio_bd/ui/bd_a2720cb.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1348] Reset pin /Pmod_JSTK2_0/reset (associated clock /Pmod_JSTK2_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out2.
CRITICAL WARNING: [BD 41-1348] Reset pin /debouncer_0/reset (associated clock /debouncer_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out2.
CRITICAL WARNING: [BD 41-1348] Reset pin /debouncer_1/reset (associated clock /debouncer_1/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out2.
CRITICAL WARNING: [BD 41-1348] Reset pin /edge_detector_0/reset (associated clock /edge_detector_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out2.
CRITICAL WARNING: [BD 41-1348] Reset pin /edge_detector_1/reset (associated clock /edge_detector_1/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out2.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\DESD\audio_project\audio_project.srcs\sources_1\bd\audio_bd\audio_bd.bd> 
VHDL Output written to : c:/DESD/audio_project/audio_project.gen/sources_1/bd/audio_bd/synth/audio_bd.vhd
VHDL Output written to : c:/DESD/audio_project/audio_project.gen/sources_1/bd/audio_bd/sim/audio_bd.vhd
VHDL Output written to : c:/DESD/audio_project/audio_project.gen/sources_1/bd/audio_bd/hdl/audio_bd_wrapper.vhd
Exporting to file c:/DESD/audio_project/audio_project.gen/sources_1/bd/audio_bd/hw_handoff/audio_bd.hwh
Generated Block Design Tcl file c:/DESD/audio_project/audio_project.gen/sources_1/bd/audio_bd/hw_handoff/audio_bd_bd.tcl
Generated Hardware Definition File c:/DESD/audio_project/audio_project.gen/sources_1/bd/audio_bd/synth/audio_bd.hwdef
[Thu Sep 16 16:34:33 2021] Launched synth_1...
Run output will be captured here: C:/DESD/audio_project/audio_project.runs/synth_1/runme.log
[Thu Sep 16 16:34:33 2021] Launched impl_1...
Run output will be captured here: C:/DESD/audio_project/audio_project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 3078.738 ; gain = 0.559
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 3084.848 ; gain = 6.109
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACACB0A
set_property PROGRAM.FILE {C:/DESD/audio_project/audio_project.runs/impl_1/audio_bd_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/audio_project/audio_project.runs/impl_1/audio_bd_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACACB0A
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 16 16:42:18 2021...
