// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _rgb2yuv11_HH_
#define _rgb2yuv11_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "yuv_filter_mul_mubkb.h"
#include "yuv_filter_mac_mucud.h"
#include "yuv_filter_mac_mudEe.h"
#include "yuv_filter_mac_mueOg.h"
#include "yuv_filter_mac_mufYi.h"

namespace ap_rtl {

struct rgb2yuv11 : public sc_module {
    // Port declarations 48
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_out< sc_lv<22> > in_channels_ch1_address0;
    sc_out< sc_logic > in_channels_ch1_ce0;
    sc_in< sc_lv<8> > in_channels_ch1_q0;
    sc_out< sc_lv<22> > in_channels_ch2_address0;
    sc_out< sc_logic > in_channels_ch2_ce0;
    sc_in< sc_lv<8> > in_channels_ch2_q0;
    sc_out< sc_lv<22> > in_channels_ch3_address0;
    sc_out< sc_logic > in_channels_ch3_ce0;
    sc_in< sc_lv<8> > in_channels_ch3_q0;
    sc_in< sc_lv<16> > in_width;
    sc_in< sc_lv<16> > in_height;
    sc_out< sc_lv<8> > out_channels_ch1_din;
    sc_in< sc_logic > out_channels_ch1_full_n;
    sc_out< sc_logic > out_channels_ch1_write;
    sc_out< sc_lv<8> > out_channels_ch2_din;
    sc_in< sc_logic > out_channels_ch2_full_n;
    sc_out< sc_logic > out_channels_ch2_write;
    sc_out< sc_lv<8> > out_channels_ch3_din;
    sc_in< sc_logic > out_channels_ch3_full_n;
    sc_out< sc_logic > out_channels_ch3_write;
    sc_out< sc_lv<16> > out_width_din;
    sc_in< sc_logic > out_width_full_n;
    sc_out< sc_logic > out_width_write;
    sc_out< sc_lv<16> > out_height_din;
    sc_in< sc_logic > out_height_full_n;
    sc_out< sc_logic > out_height_write;
    sc_in< sc_lv<8> > Y_scale;
    sc_in< sc_lv<8> > U_scale;
    sc_in< sc_lv<8> > V_scale;
    sc_out< sc_lv<8> > Y_scale_out_din;
    sc_in< sc_logic > Y_scale_out_full_n;
    sc_out< sc_logic > Y_scale_out_write;
    sc_out< sc_lv<8> > U_scale_out_din;
    sc_in< sc_logic > U_scale_out_full_n;
    sc_out< sc_logic > U_scale_out_write;
    sc_out< sc_lv<8> > V_scale_out_din;
    sc_in< sc_logic > V_scale_out_full_n;
    sc_out< sc_logic > V_scale_out_write;


    // Module declarations
    rgb2yuv11(sc_module_name name);
    SC_HAS_PROCESS(rgb2yuv11);

    ~rgb2yuv11();

    sc_trace_file* mVcdFile;

    yuv_filter_mul_mubkb<1,1,16,16,32>* yuv_filter_mul_mubkb_U1;
    yuv_filter_mac_mucud<1,1,6,8,8,13>* yuv_filter_mac_mucud_U2;
    yuv_filter_mac_mudEe<1,1,7,8,9,15>* yuv_filter_mac_mudEe_U3;
    yuv_filter_mac_mueOg<1,1,8,8,9,15>* yuv_filter_mac_mueOg_U4;
    yuv_filter_mac_mufYi<1,1,8,8,16,16>* yuv_filter_mac_mufYi_U5;
    yuv_filter_mac_mufYi<1,1,8,8,16,16>* yuv_filter_mac_mufYi_U6;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > out_channels_ch1_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln45_reg_665;
    sc_signal< sc_lv<1> > icmp_ln45_reg_665_pp0_iter5_reg;
    sc_signal< sc_logic > out_channels_ch2_blk_n;
    sc_signal< sc_logic > out_channels_ch3_blk_n;
    sc_signal< sc_logic > out_width_blk_n;
    sc_signal< sc_logic > out_height_blk_n;
    sc_signal< sc_logic > Y_scale_out_blk_n;
    sc_signal< sc_logic > U_scale_out_blk_n;
    sc_signal< sc_logic > V_scale_out_blk_n;
    sc_signal< sc_lv<32> > indvar_flatten_reg_266;
    sc_signal< sc_lv<16> > x_0_i_i_reg_277;
    sc_signal< sc_lv<16> > y_0_i_i_reg_288;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<32> > bound_fu_606_p2;
    sc_signal< sc_lv<32> > bound_reg_660;
    sc_signal< sc_lv<1> > icmp_ln45_fu_307_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln45_reg_665_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_665_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_665_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_665_pp0_iter4_reg;
    sc_signal< sc_lv<32> > add_ln45_fu_312_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<16> > select_ln54_1_fu_337_p3;
    sc_signal< sc_lv<16> > select_ln54_1_reg_674;
    sc_signal< sc_lv<23> > add_ln54_1_fu_379_p2;
    sc_signal< sc_lv<23> > add_ln54_1_reg_679;
    sc_signal< sc_lv<16> > y_fu_385_p2;
    sc_signal< sc_lv<8> > R_reg_704;
    sc_signal< sc_lv<8> > G_reg_711;
    sc_signal< sc_lv<8> > G_reg_711_pp0_iter5_reg;
    sc_signal< sc_lv<8> > B_reg_718;
    sc_signal< sc_lv<8> > trunc_ln_reg_726;
    sc_signal< sc_lv<16> > add_ln58_1_fu_519_p2;
    sc_signal< sc_lv<16> > add_ln58_1_reg_731;
    sc_signal< sc_lv<16> > add_ln59_1_fu_559_p2;
    sc_signal< sc_lv<16> > add_ln59_1_reg_736;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<16> > ap_phi_mux_x_0_i_i_phi_fu_281_p4;
    sc_signal< sc_lv<64> > zext_ln54_1_fu_391_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<1> > icmp_ln48_fu_324_p2;
    sc_signal< sc_lv<16> > x_fu_318_p2;
    sc_signal< sc_lv<13> > trunc_ln54_fu_345_p1;
    sc_signal< sc_lv<15> > trunc_ln54_1_fu_357_p1;
    sc_signal< sc_lv<23> > zext_ln54_cast_fu_349_p3;
    sc_signal< sc_lv<23> > zext_ln54_2_cast_fu_361_p3;
    sc_signal< sc_lv<16> > select_ln54_fu_329_p3;
    sc_signal< sc_lv<23> > zext_ln54_fu_375_p1;
    sc_signal< sc_lv<23> > add_ln54_fu_369_p2;
    sc_signal< sc_lv<14> > shl_ln_fu_400_p3;
    sc_signal< sc_lv<9> > shl_ln57_1_fu_411_p3;
    sc_signal< sc_lv<15> > shl_ln57_2_fu_425_p3;
    sc_signal< sc_lv<10> > zext_ln57_1_fu_418_p1;
    sc_signal< sc_lv<10> > add_ln57_fu_439_p2;
    sc_signal< sc_lv<15> > zext_ln57_6_fu_445_p1;
    sc_signal< sc_lv<15> > zext_ln57_fu_407_p1;
    sc_signal< sc_lv<15> > add_ln57_1_fu_449_p2;
    sc_signal< sc_lv<16> > zext_ln57_4_fu_432_p1;
    sc_signal< sc_lv<16> > zext_ln57_7_fu_455_p1;
    sc_signal< sc_lv<13> > grp_fu_612_p3;
    sc_signal< sc_lv<16> > zext_ln57_8_fu_465_p1;
    sc_signal< sc_lv<16> > add_ln57_2_fu_459_p2;
    sc_signal< sc_lv<16> > add_ln57_4_fu_468_p2;
    sc_signal< sc_lv<15> > shl_ln1_fu_484_p3;
    sc_signal< sc_lv<12> > shl_ln58_1_fu_495_p3;
    sc_signal< sc_lv<16> > zext_ln58_fu_491_p1;
    sc_signal< sc_lv<16> > zext_ln58_2_fu_506_p1;
    sc_signal< sc_lv<15> > grp_fu_621_p3;
    sc_signal< sc_lv<16> > sub_ln58_fu_510_p2;
    sc_signal< sc_lv<16> > sext_ln58_fu_516_p1;
    sc_signal< sc_lv<13> > zext_ln58_1_fu_502_p1;
    sc_signal< sc_lv<13> > sub_ln59_fu_525_p2;
    sc_signal< sc_lv<9> > shl_ln2_fu_535_p3;
    sc_signal< sc_lv<14> > sext_ln59_fu_531_p1;
    sc_signal< sc_lv<14> > zext_ln59_1_fu_542_p1;
    sc_signal< sc_lv<14> > sub_ln59_1_fu_546_p2;
    sc_signal< sc_lv<15> > grp_fu_630_p3;
    sc_signal< sc_lv<16> > zext_ln59_2_fu_556_p1;
    sc_signal< sc_lv<16> > sext_ln59_1_fu_552_p1;
    sc_signal< sc_lv<16> > grp_fu_639_p3;
    sc_signal< sc_lv<8> > trunc_ln5_fu_574_p4;
    sc_signal< sc_lv<16> > grp_fu_647_p3;
    sc_signal< sc_lv<8> > trunc_ln6_fu_590_p4;
    sc_signal< sc_lv<16> > bound_fu_606_p0;
    sc_signal< sc_lv<16> > bound_fu_606_p1;
    sc_signal< sc_lv<6> > grp_fu_612_p0;
    sc_signal< sc_lv<8> > grp_fu_612_p1;
    sc_signal< sc_lv<8> > grp_fu_612_p2;
    sc_signal< sc_lv<7> > grp_fu_621_p0;
    sc_signal< sc_lv<8> > grp_fu_621_p1;
    sc_signal< sc_lv<15> > zext_ln59_fu_397_p1;
    sc_signal< sc_lv<9> > grp_fu_621_p2;
    sc_signal< sc_lv<8> > grp_fu_630_p0;
    sc_signal< sc_lv<8> > grp_fu_630_p1;
    sc_signal< sc_lv<9> > grp_fu_630_p2;
    sc_signal< sc_lv<8> > grp_fu_639_p0;
    sc_signal< sc_lv<8> > grp_fu_639_p1;
    sc_signal< sc_lv<16> > zext_ln57_2_fu_565_p1;
    sc_signal< sc_lv<8> > grp_fu_647_p0;
    sc_signal< sc_lv<8> > grp_fu_647_p1;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<32> > bound_fu_606_p00;
    sc_signal< sc_lv<32> > bound_fu_606_p10;
    sc_signal< sc_lv<13> > grp_fu_612_p10;
    sc_signal< sc_lv<13> > grp_fu_612_p20;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state9;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<10> ap_const_lv10_80;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<8> ap_const_lv8_10;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<13> ap_const_lv13_19;
    static const sc_lv<15> ap_const_lv15_7FDA;
    static const sc_lv<15> ap_const_lv15_80;
    static const sc_lv<15> ap_const_lv15_7A;
    static const sc_lv<16> ap_const_lv16_FFB6;
    static const sc_lv<16> ap_const_lv16_FFA2;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_U_scale_out_blk_n();
    void thread_U_scale_out_din();
    void thread_U_scale_out_write();
    void thread_V_scale_out_blk_n();
    void thread_V_scale_out_din();
    void thread_V_scale_out_write();
    void thread_Y_scale_out_blk_n();
    void thread_Y_scale_out_din();
    void thread_Y_scale_out_write();
    void thread_add_ln45_fu_312_p2();
    void thread_add_ln54_1_fu_379_p2();
    void thread_add_ln54_fu_369_p2();
    void thread_add_ln57_1_fu_449_p2();
    void thread_add_ln57_2_fu_459_p2();
    void thread_add_ln57_4_fu_468_p2();
    void thread_add_ln57_fu_439_p2();
    void thread_add_ln58_1_fu_519_p2();
    void thread_add_ln59_1_fu_559_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_x_0_i_i_phi_fu_281_p4();
    void thread_ap_ready();
    void thread_bound_fu_606_p0();
    void thread_bound_fu_606_p00();
    void thread_bound_fu_606_p1();
    void thread_bound_fu_606_p10();
    void thread_grp_fu_612_p0();
    void thread_grp_fu_612_p1();
    void thread_grp_fu_612_p10();
    void thread_grp_fu_612_p2();
    void thread_grp_fu_612_p20();
    void thread_grp_fu_621_p0();
    void thread_grp_fu_621_p1();
    void thread_grp_fu_621_p2();
    void thread_grp_fu_630_p0();
    void thread_grp_fu_630_p1();
    void thread_grp_fu_630_p2();
    void thread_grp_fu_639_p0();
    void thread_grp_fu_639_p1();
    void thread_grp_fu_647_p0();
    void thread_grp_fu_647_p1();
    void thread_icmp_ln45_fu_307_p2();
    void thread_icmp_ln48_fu_324_p2();
    void thread_in_channels_ch1_address0();
    void thread_in_channels_ch1_ce0();
    void thread_in_channels_ch2_address0();
    void thread_in_channels_ch2_ce0();
    void thread_in_channels_ch3_address0();
    void thread_in_channels_ch3_ce0();
    void thread_internal_ap_ready();
    void thread_out_channels_ch1_blk_n();
    void thread_out_channels_ch1_din();
    void thread_out_channels_ch1_write();
    void thread_out_channels_ch2_blk_n();
    void thread_out_channels_ch2_din();
    void thread_out_channels_ch2_write();
    void thread_out_channels_ch3_blk_n();
    void thread_out_channels_ch3_din();
    void thread_out_channels_ch3_write();
    void thread_out_height_blk_n();
    void thread_out_height_din();
    void thread_out_height_write();
    void thread_out_width_blk_n();
    void thread_out_width_din();
    void thread_out_width_write();
    void thread_real_start();
    void thread_select_ln54_1_fu_337_p3();
    void thread_select_ln54_fu_329_p3();
    void thread_sext_ln58_fu_516_p1();
    void thread_sext_ln59_1_fu_552_p1();
    void thread_sext_ln59_fu_531_p1();
    void thread_shl_ln1_fu_484_p3();
    void thread_shl_ln2_fu_535_p3();
    void thread_shl_ln57_1_fu_411_p3();
    void thread_shl_ln57_2_fu_425_p3();
    void thread_shl_ln58_1_fu_495_p3();
    void thread_shl_ln_fu_400_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_sub_ln58_fu_510_p2();
    void thread_sub_ln59_1_fu_546_p2();
    void thread_sub_ln59_fu_525_p2();
    void thread_trunc_ln54_1_fu_357_p1();
    void thread_trunc_ln54_fu_345_p1();
    void thread_trunc_ln5_fu_574_p4();
    void thread_trunc_ln6_fu_590_p4();
    void thread_x_fu_318_p2();
    void thread_y_fu_385_p2();
    void thread_zext_ln54_1_fu_391_p1();
    void thread_zext_ln54_2_cast_fu_361_p3();
    void thread_zext_ln54_cast_fu_349_p3();
    void thread_zext_ln54_fu_375_p1();
    void thread_zext_ln57_1_fu_418_p1();
    void thread_zext_ln57_2_fu_565_p1();
    void thread_zext_ln57_4_fu_432_p1();
    void thread_zext_ln57_6_fu_445_p1();
    void thread_zext_ln57_7_fu_455_p1();
    void thread_zext_ln57_8_fu_465_p1();
    void thread_zext_ln57_fu_407_p1();
    void thread_zext_ln58_1_fu_502_p1();
    void thread_zext_ln58_2_fu_506_p1();
    void thread_zext_ln58_fu_491_p1();
    void thread_zext_ln59_1_fu_542_p1();
    void thread_zext_ln59_2_fu_556_p1();
    void thread_zext_ln59_fu_397_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
