*design* DebussyLib (btIdent Verdi3_L-2016.06-1)
Command arguments:
    +define+verilog
    -f filelist.f
        ./src/mem.v
        ./src/pc_reg.v
        ./src/openmips_min_sopc_tb.v
        ./src/ex.v
        ./src/openmips_min_sopc.v
        ./src/ex_mem.v
        ./src/if_id.v
        ./src/id.v
        ./src/inst_rom.v
        ./src/openmips.v
        ./src/defines.v
        ./src/id_ex.v
        ./src/regfile.v
        ./src/mem_wb.v
        ./src/hilo_reg.v
        ./src/ctrl.v
        ./src/div.v
        ./src/data_ram.v
        ./src/LLbit_reg.v

Highest level modules:
openmips_min_sopc_tb


*Warning* port sizes differ (4 vs 1) in port connection (port ram_ce_o)
"./src/openmips_min_sopc.v", 30: 

*Warning* port sizes differ (1 vs 4) in port connection (port mem_ce_o)
"./src/openmips.v", 334: 
Total	0 error(s),   2 warning(s)
