$date
	Wed Nov  8 15:49:17 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module final_error_detector_tb $end
$var wire 1 ! error $end
$var reg 1 " clk $end
$var reg 1 # data $end
$var reg 1 $ reset $end
$scope module final_ED $end
$var wire 1 " clk $end
$var wire 1 # data $end
$var wire 1 ! error $end
$var wire 1 $ reset $end
$var wire 1 % transition $end
$var wire 1 & initial_error $end
$var parameter 32 ' DATA_WIDTH $end
$scope module ED $end
$var wire 1 " clk $end
$var wire 1 # data $end
$var wire 1 & error $end
$var reg 1 ( q $end
$upscope $end
$scope module TD $end
$var wire 1 ) buf_out $end
$var wire 1 " clk $end
$var wire 1 # data $end
$var wire 1 $ reset $end
$var wire 1 * xor_out $end
$var wire 1 + nor_out $end
$var wire 1 , and_out $end
$var parameter 32 - DATA_WIDTH $end
$var reg 1 % transition $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 -
b1 '
$end
#0
$dumpvars
0,
0+
0*
0)
0(
0&
x%
x$
0#
1"
0!
$end
#5
0"
#7
0%
0!
1)
1,
1&
1*
1#
#10
0&
1(
1"
#14
0)
0,
1&
0*
0#
#15
0"
#20
0&
0(
1"
#21
1!
1%
1)
1,
1&
1*
1#
#25
0"
#28
0!
0)
0,
0&
0*
0#
#30
1"
#35
0%
0!
1)
1,
1&
1*
0"
1#
#40
0&
1(
1"
#42
0)
0,
1&
0*
0#
#45
0"
#49
1)
1,
0&
1*
1#
#50
1"
#55
0"
#56
0)
0,
1&
0*
0#
#60
0&
0(
1"
#63
1!
1%
1)
1,
1&
1*
1#
#65
0"
#70
0!
0)
0,
0&
0*
1"
0#
