#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: in_data_4[0].inpad[0] (.input at (10,19) clocked by clk)
Endpoint  : single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[4] (bram_pim at (8,16) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_4[0].inpad[0] (.input at (10,19))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:30010 side: (BOTTOM,) (10,19))                                                                                          0.000     0.000
| (CHANX:67913 L4 length:4 (10,18)->(7,18))                                                                                     0.208     0.208
| (IPIN:23729 side: (TOP,) (8,18))                                                                                              0.130     0.338
| (intra 'memory' routing)                                                                                                      0.000     0.338
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[4] (bram_pim at (8,16))                       0.000     0.338
data arrival time                                                                                                                         0.338

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,16))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.338
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.287


#Path 2
Startpoint: in_data_0[6].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[8] (bram_pim at (2,1) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_0[6].inpad[0] (.input at (2,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:3688 side: (TOP,) (2,0))                                                                                              0.000     0.000
| (CHANX:54728 L4 length:4 (2,0)->(5,0))                                                                                      0.208     0.208
| (IPIN:3955 side: (BOTTOM,) (2,1))                                                                                           0.130     0.338
| (intra 'memory' routing)                                                                                                    0.000     0.338
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[8] (bram_pim at (2,1))                       0.000     0.338
data arrival time                                                                                                                       0.338

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,1))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.338
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.287


#Path 3
Startpoint: in_data_7[0].inpad[0] (.input at (13,19) clocked by clk)
Endpoint  : single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[1] (bram_pim at (14,16) clocked by clk)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
in_data_7[0].inpad[0] (.input at (13,19))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                           0.000     0.000
| (OPIN:38874 side: (BOTTOM,) (13,19))                                                                                           0.000     0.000
| (CHANX:68116 L4 length:4 (13,18)->(16,18))                                                                                     0.208     0.208
| (CHANY:78335 L4 length:4 (13,18)->(13,15))                                                                                     0.208     0.416
| (IPIN:41334 side: (LEFT,) (14,18))                                                                                             0.130     0.546
| (intra 'memory' routing)                                                                                                       0.000     0.546
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[1] (bram_pim at (14,16))                       0.000     0.546
data arrival time                                                                                                                          0.546

clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                           0.000     0.000
| (inter-block routing:global net)                                                                                               0.000     0.000
| (intra 'memory' routing)                                                                                                       0.000     0.000
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,16))                        0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
cell hold time                                                                                                                   0.051     0.051
data required time                                                                                                                         0.051
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.051
data arrival time                                                                                                                          0.546
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                0.495


#Path 4
Startpoint: in_data_3[6].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[5] (bram_pim at (2,1) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_3[6].inpad[0] (.input at (2,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:3700 side: (TOP,) (2,0))                                                                                              0.000     0.000
| (CHANX:54712 L4 length:4 (2,0)->(5,0))                                                                                      0.208     0.208
| (CHANY:69838 L4 length:1 (2,1)->(2,1))                                                                                      0.208     0.416
| (IPIN:3952 side: (RIGHT,) (2,1))                                                                                            0.130     0.546
| (intra 'memory' routing)                                                                                                    0.000     0.546
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[5] (bram_pim at (2,1))                       0.000     0.546
data arrival time                                                                                                                       0.546

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,1))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.546
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.495


#Path 5
Startpoint: in_data_8[6].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,1) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_8[6].inpad[0] (.input at (2,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:3691 side: (TOP,) (2,0))                                                                                              0.000     0.000
| (CHANX:54557 L4 length:2 (2,0)->(1,0))                                                                                      0.208     0.208
| (CHANY:69038 L4 length:4 (1,1)->(1,4))                                                                                      0.208     0.416
| (IPIN:3947 side: (LEFT,) (2,2))                                                                                             0.130     0.546
| (intra 'memory' routing)                                                                                                    0.000     0.546
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,1))                       0.000     0.546
data arrival time                                                                                                                       0.546

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,1))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.546
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.495


#Path 6
Startpoint: in_data_4[0].inpad[0] (.input at (10,19) clocked by clk)
Endpoint  : single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[4] (bram_pim at (14,16) clocked by clk)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
in_data_4[0].inpad[0] (.input at (10,19))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                           0.000     0.000
| (OPIN:30010 side: (BOTTOM,) (10,19))                                                                                           0.000     0.000
| (CHANX:68018 L4 length:4 (10,18)->(13,18))                                                                                     0.208     0.208
| (CHANX:68162 L4 length:4 (14,18)->(17,18))                                                                                     0.208     0.416
| (IPIN:41337 side: (TOP,) (14,18))                                                                                              0.130     0.546
| (intra 'memory' routing)                                                                                                       0.000     0.546
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[4] (bram_pim at (14,16))                       0.000     0.546
data arrival time                                                                                                                          0.546

clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                           0.000     0.000
| (inter-block routing:global net)                                                                                               0.000     0.000
| (intra 'memory' routing)                                                                                                       0.000     0.000
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,16))                        0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
cell hold time                                                                                                                   0.051     0.051
data required time                                                                                                                         0.051
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.051
data arrival time                                                                                                                          0.546
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                0.495


#Path 7
Startpoint: in_data_8[4].inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,1) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
in_data_8[4].inpad[0] (.input at (12,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (OPIN:32866 side: (TOP,) (12,0))                                                                                             0.000     0.000
| (CHANX:55060 L4 length:4 (12,0)->(15,0))                                                                                     0.208     0.208
| (CHANY:77726 L4 length:4 (13,1)->(13,4))                                                                                     0.208     0.416
| (IPIN:39163 side: (LEFT,) (14,2))                                                                                            0.130     0.546
| (intra 'memory' routing)                                                                                                     0.000     0.546
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,1))                       0.000     0.546
data arrival time                                                                                                                        0.546

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,1))                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.546
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.495


#Path 8
Startpoint: in_data_8[0].inpad[0] (.input at (11,19) clocked by clk)
Endpoint  : single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,16) clocked by clk)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
in_data_8[0].inpad[0] (.input at (11,19))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                           0.000     0.000
| (OPIN:32806 side: (BOTTOM,) (11,19))                                                                                           0.000     0.000
| (CHANX:68048 L4 length:4 (11,18)->(14,18))                                                                                     0.208     0.208
| (CHANY:78319 L4 length:4 (13,18)->(13,15))                                                                                     0.208     0.416
| (IPIN:41333 side: (LEFT,) (14,17))                                                                                             0.130     0.546
| (intra 'memory' routing)                                                                                                       0.000     0.546
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,16))                       0.000     0.546
data arrival time                                                                                                                          0.546

clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                           0.000     0.000
| (inter-block routing:global net)                                                                                               0.000     0.000
| (intra 'memory' routing)                                                                                                       0.000     0.000
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,16))                        0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
cell hold time                                                                                                                   0.051     0.051
data required time                                                                                                                         0.051
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.051
data arrival time                                                                                                                          0.546
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                0.495


#Path 9
Startpoint: in_data_0[2].inpad[0] (.input at (0,9) clocked by clk)
Endpoint  : single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[8] (bram_pim at (2,7) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
in_data_0[2].inpad[0] (.input at (0,9))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (OPIN:430 side: (RIGHT,) (0,9))                                                                                              0.000     0.000
| (CHANY:68595 L4 length:4 (0,9)->(0,6))                                                                                       0.208     0.208
| (CHANX:58916 L4 length:3 (1,6)->(3,6))                                                                                       0.208     0.416
| (IPIN:4823 side: (BOTTOM,) (2,7))                                                                                            0.130     0.546
| (intra 'memory' routing)                                                                                                     0.000     0.546
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[8] (bram_pim at (2,7))                       0.000     0.546
data arrival time                                                                                                                        0.546

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,7))                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.546
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.495


#Path 10
Startpoint: in_data_0[4].inpad[0] (.input at (10,0) clocked by clk)
Endpoint  : single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[8] (bram_pim at (14,1) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
in_data_0[4].inpad[0] (.input at (10,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (OPIN:26795 side: (TOP,) (10,0))                                                                                             0.000     0.000
| (CHANX:54984 L4 length:4 (10,0)->(13,0))                                                                                     0.208     0.208
| (CHANX:55128 L4 length:4 (14,0)->(17,0))                                                                                     0.208     0.416
| (IPIN:39171 side: (BOTTOM,) (14,1))                                                                                          0.130     0.546
| (intra 'memory' routing)                                                                                                     0.000     0.546
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[8] (bram_pim at (14,1))                       0.000     0.546
data arrival time                                                                                                                        0.546

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,1))                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.546
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.495


#Path 11
Startpoint: in_data_4[2].inpad[0] (.input at (0,10) clocked by clk)
Endpoint  : single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[4] (bram_pim at (2,7) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
in_data_4[2].inpad[0] (.input at (0,10))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (OPIN:460 side: (RIGHT,) (0,10))                                                                                             0.000     0.000
| (CHANY:68645 L4 length:4 (0,10)->(0,7))                                                                                      0.208     0.208
| (CHANX:61158 L4 length:2 (1,9)->(2,9))                                                                                       0.208     0.416
| (IPIN:4819 side: (TOP,) (2,9))                                                                                               0.130     0.546
| (intra 'memory' routing)                                                                                                     0.000     0.546
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[4] (bram_pim at (2,7))                       0.000     0.546
data arrival time                                                                                                                        0.546

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,7))                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.546
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.495


#Path 12
Startpoint: in_data_5[2].inpad[0] (.input at (0,10) clocked by clk)
Endpoint  : single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[3] (bram_pim at (2,7) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
in_data_5[2].inpad[0] (.input at (0,10))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (OPIN:457 side: (RIGHT,) (0,10))                                                                                             0.000     0.000
| (CHANY:68639 L4 length:4 (0,10)->(0,7))                                                                                      0.208     0.208
| (CHANX:60410 L4 length:3 (1,8)->(3,8))                                                                                       0.208     0.416
| (IPIN:4818 side: (TOP,) (2,8))                                                                                               0.130     0.546
| (intra 'memory' routing)                                                                                                     0.000     0.546
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[3] (bram_pim at (2,7))                       0.000     0.546
data arrival time                                                                                                                        0.546

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,7))                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.546
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.495


#Path 13
Startpoint: in_data_6[2].inpad[0] (.input at (0,8) clocked by clk)
Endpoint  : single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[2] (bram_pim at (2,7) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
in_data_6[2].inpad[0] (.input at (0,8))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (OPIN:376 side: (RIGHT,) (0,8))                                                                                              0.000     0.000
| (CHANY:68559 L4 length:4 (0,8)->(0,5))                                                                                       0.208     0.208
| (CHANX:59716 L4 length:4 (1,7)->(4,7))                                                                                       0.208     0.416
| (IPIN:4817 side: (TOP,) (2,7))                                                                                               0.130     0.546
| (intra 'memory' routing)                                                                                                     0.000     0.546
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[2] (bram_pim at (2,7))                       0.000     0.546
data arrival time                                                                                                                        0.546

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,7))                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.546
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.495


#Path 14
Startpoint: in_data_6[4].inpad[0] (.input at (13,0) clocked by clk)
Endpoint  : single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[2] (bram_pim at (14,1) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
in_data_6[4].inpad[0] (.input at (13,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (OPIN:36126 side: (TOP,) (13,0))                                                                                             0.000     0.000
| (CHANX:55108 L4 length:4 (13,0)->(16,0))                                                                                     0.208     0.208
| (CHANY:77828 L4 length:3 (13,1)->(13,3))                                                                                     0.208     0.416
| (CHANX:55838 L4 length:4 (14,1)->(17,1))                                                                                     0.208     0.624
| (IPIN:39165 side: (TOP,) (14,1))                                                                                             0.130     0.754
| (intra 'memory' routing)                                                                                                     0.000     0.754
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[2] (bram_pim at (14,1))                       0.000     0.754
data arrival time                                                                                                                        0.754

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,1))                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.754
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.703


#Path 15
Startpoint: in_data_7[6].inpad[0] (.input at (0,3) clocked by clk)
Endpoint  : single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[1] (bram_pim at (2,1) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_7[6].inpad[0] (.input at (0,3))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:121 side: (RIGHT,) (0,3))                                                                                             0.000     0.000
| (CHANY:68492 L4 length:4 (0,3)->(0,6))                                                                                      0.208     0.208
| (CHANX:57452 L4 length:1 (1,4)->(1,4))                                                                                      0.208     0.416
| (CHANY:69111 L4 length:4 (1,4)->(1,1))                                                                                      0.208     0.624
| (IPIN:3948 side: (LEFT,) (2,3))                                                                                             0.130     0.754
| (intra 'memory' routing)                                                                                                    0.000     0.754
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[1] (bram_pim at (2,1))                       0.000     0.754
data arrival time                                                                                                                       0.754

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,1))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.754
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.703


#Path 16
Startpoint: in_data_7[4].inpad[0] (.input at (10,0) clocked by clk)
Endpoint  : single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[1] (bram_pim at (14,1) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
in_data_7[4].inpad[0] (.input at (10,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (OPIN:26801 side: (TOP,) (10,0))                                                                                             0.000     0.000
| (CHANX:54978 L4 length:4 (10,0)->(13,0))                                                                                     0.208     0.208
| (CHANY:77784 L4 length:1 (13,1)->(13,1))                                                                                     0.208     0.416
| (CHANY:77866 L4 length:4 (13,2)->(13,5))                                                                                     0.208     0.624
| (IPIN:39164 side: (LEFT,) (14,3))                                                                                            0.130     0.754
| (intra 'memory' routing)                                                                                                     0.000     0.754
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[1] (bram_pim at (14,1))                       0.000     0.754
data arrival time                                                                                                                        0.754

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,1))                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.754
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.703


#Path 17
Startpoint: in_data_8[1].inpad[0] (.input at (15,0) clocked by clk)
Endpoint  : single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,4) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_8[1].inpad[0] (.input at (15,0))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:41616 side: (TOP,) (15,0))                                                                                              0.000     0.000
| (CHANX:55065 L4 length:4 (15,0)->(12,0))                                                                                      0.208     0.208
| (CHANY:77810 L4 length:2 (13,1)->(13,2))                                                                                      0.208     0.416
| (CHANY:77908 L4 length:4 (13,3)->(13,6))                                                                                      0.208     0.624
| (IPIN:39597 side: (LEFT,) (14,5))                                                                                             0.130     0.754
| (intra 'memory' routing)                                                                                                      0.000     0.754
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,4))                       0.000     0.754
data arrival time                                                                                                                         0.754

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,4))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.754
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.703


#Path 18
Startpoint: in_data_2[6].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[6] (bram_pim at (2,1) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_2[6].inpad[0] (.input at (2,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:3697 side: (TOP,) (2,0))                                                                                              0.000     0.000
| (CHANX:54704 L4 length:4 (2,0)->(5,0))                                                                                      0.208     0.208
| (CHANY:69830 L4 length:1 (2,1)->(2,1))                                                                                      0.208     0.416
| (CHANY:69928 L4 length:4 (2,2)->(2,5))                                                                                      0.208     0.624
| (IPIN:3953 side: (RIGHT,) (2,2))                                                                                            0.130     0.754
| (intra 'memory' routing)                                                                                                    0.000     0.754
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[6] (bram_pim at (2,1))                       0.000     0.754
data arrival time                                                                                                                       0.754

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,1))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.754
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.703


#Path 19
Startpoint: in_data_8[2].inpad[0] (.input at (0,8) clocked by clk)
Endpoint  : single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,10) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_8[2].inpad[0] (.input at (0,8))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:367 side: (RIGHT,) (0,8))                                                                                               0.000     0.000
| (CHANY:68666 L4 length:4 (0,8)->(0,11))                                                                                       0.208     0.208
| (CHANX:62592 L4 length:2 (1,11)->(2,11))                                                                                      0.208     0.416
| (CHANY:69413 L4 length:4 (1,11)->(1,8))                                                                                       0.208     0.624
| (IPIN:5249 side: (LEFT,) (2,11))                                                                                              0.130     0.754
| (intra 'memory' routing)                                                                                                      0.000     0.754
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,10))                       0.000     0.754
data arrival time                                                                                                                         0.754

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,10))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.754
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.703


#Path 20
Startpoint: in_data_3[1].inpad[0] (.input at (13,0) clocked by clk)
Endpoint  : single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[5] (bram_pim at (14,4) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_3[1].inpad[0] (.input at (13,0))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:36120 side: (TOP,) (13,0))                                                                                              0.000     0.000
| (CHANX:55092 L4 length:4 (13,0)->(16,0))                                                                                      0.208     0.208
| (CHANY:78488 L4 length:3 (14,1)->(14,3))                                                                                      0.208     0.416
| (CHANY:78670 L4 length:4 (14,4)->(14,7))                                                                                      0.208     0.624
| (IPIN:39602 side: (RIGHT,) (14,4))                                                                                            0.130     0.754
| (intra 'memory' routing)                                                                                                      0.000     0.754
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[5] (bram_pim at (14,4))                       0.000     0.754
data arrival time                                                                                                                         0.754

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,4))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.754
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.703


#Path 21
Startpoint: in_data_2[3].inpad[0] (.input at (14,19) clocked by clk)
Endpoint  : single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[6] (bram_pim at (14,13) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_2[3].inpad[0] (.input at (14,19))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:41556 side: (BOTTOM,) (14,19))                                                                                          0.000     0.000
| (CHANX:68160 L4 length:4 (14,18)->(17,18))                                                                                    0.208     0.208
| (CHANY:79121 L4 length:2 (14,18)->(14,17))                                                                                    0.208     0.416
| (CHANY:78985 L4 length:4 (14,16)->(14,13))                                                                                    0.208     0.624
| (IPIN:40905 side: (RIGHT,) (14,14))                                                                                           0.130     0.754
| (intra 'memory' routing)                                                                                                      0.000     0.754
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[6] (bram_pim at (14,13))                       0.000     0.754
data arrival time                                                                                                                         0.754

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,13))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.754
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.703


#Path 22
Startpoint: in_data_4[6].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[4] (bram_pim at (2,1) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_4[6].inpad[0] (.input at (2,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:3694 side: (TOP,) (2,0))                                                                                              0.000     0.000
| (CHANX:54621 L4 length:2 (2,0)->(1,0))                                                                                      0.208     0.208
| (CHANY:68432 L4 length:4 (0,1)->(0,4))                                                                                      0.208     0.416
| (CHANX:56792 L4 length:3 (1,3)->(3,3))                                                                                      0.208     0.624
| (IPIN:3951 side: (TOP,) (2,3))                                                                                              0.130     0.754
| (intra 'memory' routing)                                                                                                    0.000     0.754
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[4] (bram_pim at (2,1))                       0.000     0.754
data arrival time                                                                                                                       0.754

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,1))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.754
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.703


#Path 23
Startpoint: in_data_1[1].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[7] (bram_pim at (14,4) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_1[1].inpad[0] (.input at (14,0))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:38916 side: (TOP,) (14,0))                                                                                              0.000     0.000
| (CHANX:55118 L4 length:4 (14,0)->(17,0))                                                                                      0.208     0.208
| (CHANY:78496 L4 length:3 (14,1)->(14,3))                                                                                      0.208     0.416
| (CHANY:78684 L4 length:4 (14,4)->(14,7))                                                                                      0.208     0.624
| (IPIN:39604 side: (RIGHT,) (14,6))                                                                                            0.130     0.754
| (intra 'memory' routing)                                                                                                      0.000     0.754
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[7] (bram_pim at (14,4))                       0.000     0.754
data arrival time                                                                                                                         0.754

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,4))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.754
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.703


#Path 24
Startpoint: in_data_0[1].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[8] (bram_pim at (14,4) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_0[1].inpad[0] (.input at (14,0))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:38910 side: (TOP,) (14,0))                                                                                              0.000     0.000
| (CHANX:55027 L4 length:4 (14,0)->(11,0))                                                                                      0.208     0.208
| (CHANY:75656 L4 length:4 (10,1)->(10,4))                                                                                      0.208     0.416
| (CHANX:57192 L4 length:4 (11,3)->(14,3))                                                                                      0.208     0.624
| (IPIN:39605 side: (BOTTOM,) (14,4))                                                                                           0.130     0.754
| (intra 'memory' routing)                                                                                                      0.000     0.754
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[8] (bram_pim at (14,4))                       0.000     0.754
data arrival time                                                                                                                         0.754

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,4))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.754
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.703


#Path 25
Startpoint: in_data_6[6].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[2] (bram_pim at (2,1) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_6[6].inpad[0] (.input at (2,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:3703 side: (TOP,) (2,0))                                                                                              0.000     0.000
| (CHANX:54722 L4 length:4 (2,0)->(5,0))                                                                                      0.208     0.208
| (CHANY:71284 L4 length:1 (4,1)->(4,1))                                                                                      0.208     0.416
| (CHANX:55367 L4 length:4 (4,1)->(1,1))                                                                                      0.208     0.624
| (IPIN:3949 side: (TOP,) (2,1))                                                                                              0.130     0.754
| (intra 'memory' routing)                                                                                                    0.000     0.754
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[2] (bram_pim at (2,1))                       0.000     0.754
data arrival time                                                                                                                       0.754

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,1))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.754
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.703


#Path 26
Startpoint: in_data_7[2].inpad[0] (.input at (0,11) clocked by clk)
Endpoint  : single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[1] (bram_pim at (2,10) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_7[2].inpad[0] (.input at (0,11))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:514 side: (RIGHT,) (0,11))                                                                                              0.000     0.000
| (CHANY:68778 L4 length:4 (0,11)->(0,14))                                                                                      0.208     0.208
| (CHANX:63370 L4 length:4 (1,12)->(4,12))                                                                                      0.208     0.416
| (CHANY:69447 L4 length:4 (1,12)->(1,9))                                                                                       0.208     0.624
| (IPIN:5250 side: (LEFT,) (2,12))                                                                                              0.130     0.754
| (intra 'memory' routing)                                                                                                      0.000     0.754
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[1] (bram_pim at (2,10))                       0.000     0.754
data arrival time                                                                                                                         0.754

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,10))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.754
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.703


#Path 27
Startpoint: in_data_0[0].inpad[0] (.input at (10,19) clocked by clk)
Endpoint  : single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[8] (bram_pim at (14,16) clocked by clk)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
in_data_0[0].inpad[0] (.input at (10,19))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                           0.000     0.000
| (OPIN:30016 side: (BOTTOM,) (10,19))                                                                                           0.000     0.000
| (CHANX:68022 L4 length:4 (10,18)->(13,18))                                                                                     0.208     0.208
| (CHANY:78311 L4 length:4 (13,18)->(13,15))                                                                                     0.208     0.416
| (CHANX:65972 L4 length:4 (14,15)->(17,15))                                                                                     0.208     0.624
| (IPIN:41341 side: (BOTTOM,) (14,16))                                                                                           0.130     0.754
| (intra 'memory' routing)                                                                                                       0.000     0.754
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[8] (bram_pim at (14,16))                       0.000     0.754
data arrival time                                                                                                                          0.754

clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                           0.000     0.000
| (inter-block routing:global net)                                                                                               0.000     0.000
| (intra 'memory' routing)                                                                                                       0.000     0.000
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,16))                        0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
cell hold time                                                                                                                   0.051     0.051
data required time                                                                                                                         0.051
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.051
data arrival time                                                                                                                          0.754
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                0.703


#Path 28
Startpoint: in_data_5[0].inpad[0] (.input at (12,19) clocked by clk)
Endpoint  : single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[3] (bram_pim at (14,16) clocked by clk)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
in_data_5[0].inpad[0] (.input at (12,19))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                           0.000     0.000
| (OPIN:36072 side: (BOTTOM,) (12,19))                                                                                           0.000     0.000
| (CHANX:68080 L4 length:4 (12,18)->(15,18))                                                                                     0.208     0.208
| (CHANY:79109 L4 length:2 (14,18)->(14,17))                                                                                     0.208     0.416
| (CHANX:67337 L4 length:4 (14,17)->(11,17))                                                                                     0.208     0.624
| (IPIN:41336 side: (TOP,) (14,17))                                                                                              0.130     0.754
| (intra 'memory' routing)                                                                                                       0.000     0.754
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[3] (bram_pim at (14,16))                       0.000     0.754
data arrival time                                                                                                                          0.754

clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                           0.000     0.000
| (inter-block routing:global net)                                                                                               0.000     0.000
| (intra 'memory' routing)                                                                                                       0.000     0.000
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,16))                        0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
cell hold time                                                                                                                   0.051     0.051
data required time                                                                                                                         0.051
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.051
data arrival time                                                                                                                          0.754
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                0.703


#Path 29
Startpoint: in_data_6[0].inpad[0] (.input at (11,19) clocked by clk)
Endpoint  : single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[2] (bram_pim at (14,16) clocked by clk)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
in_data_6[0].inpad[0] (.input at (11,19))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                           0.000     0.000
| (OPIN:32803 side: (BOTTOM,) (11,19))                                                                                           0.000     0.000
| (CHANX:68068 L4 length:4 (11,18)->(14,18))                                                                                     0.208     0.208
| (CHANY:76955 L4 length:2 (11,18)->(11,17))                                                                                     0.208     0.416
| (CHANX:66640 L4 length:4 (12,16)->(15,16))                                                                                     0.208     0.624
| (IPIN:41335 side: (TOP,) (14,16))                                                                                              0.130     0.754
| (intra 'memory' routing)                                                                                                       0.000     0.754
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[2] (bram_pim at (14,16))                       0.000     0.754
data arrival time                                                                                                                          0.754

clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                           0.000     0.000
| (inter-block routing:global net)                                                                                               0.000     0.000
| (intra 'memory' routing)                                                                                                       0.000     0.000
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,16))                        0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
cell hold time                                                                                                                   0.051     0.051
data required time                                                                                                                         0.051
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.051
data arrival time                                                                                                                          0.754
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                0.703


#Path 30
Startpoint: in_data_2[2].inpad[0] (.input at (0,9) clocked by clk)
Endpoint  : single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[6] (bram_pim at (2,7) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
in_data_2[2].inpad[0] (.input at (0,9))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (OPIN:421 side: (RIGHT,) (0,9))                                                                                              0.000     0.000
| (CHANY:68716 L4 length:4 (0,9)->(0,12))                                                                                      0.208     0.208
| (CHANX:61856 L4 length:4 (1,10)->(4,10))                                                                                     0.208     0.416
| (CHANY:70085 L4 length:4 (2,10)->(2,7))                                                                                      0.208     0.624
| (IPIN:4821 side: (RIGHT,) (2,8))                                                                                             0.130     0.754
| (intra 'memory' routing)                                                                                                     0.000     0.754
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[6] (bram_pim at (2,7))                       0.000     0.754
data arrival time                                                                                                                        0.754

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,7))                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.754
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.703


#Path 31
Startpoint: in_data_3[2].inpad[0] (.input at (0,9) clocked by clk)
Endpoint  : single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[5] (bram_pim at (2,7) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
in_data_3[2].inpad[0] (.input at (0,9))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (OPIN:427 side: (RIGHT,) (0,9))                                                                                              0.000     0.000
| (CHANY:68623 L4 length:4 (0,9)->(0,6))                                                                                       0.208     0.208
| (CHANX:60400 L4 length:2 (1,8)->(2,8))                                                                                       0.208     0.416
| (CHANY:70007 L4 length:4 (2,8)->(2,5))                                                                                       0.208     0.624
| (IPIN:4820 side: (RIGHT,) (2,7))                                                                                             0.130     0.754
| (intra 'memory' routing)                                                                                                     0.000     0.754
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[5] (bram_pim at (2,7))                       0.000     0.754
data arrival time                                                                                                                        0.754

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,7))                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.754
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.703


#Path 32
Startpoint: in_data_7[2].inpad[0] (.input at (0,11) clocked by clk)
Endpoint  : single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[1] (bram_pim at (2,7) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
in_data_7[2].inpad[0] (.input at (0,11))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (OPIN:514 side: (RIGHT,) (0,11))                                                                                             0.000     0.000
| (CHANY:68679 L4 length:4 (0,11)->(0,8))                                                                                      0.208     0.208
| (CHANX:60412 L4 length:4 (1,8)->(4,8))                                                                                       0.208     0.416
| (CHANY:69442 L4 length:4 (1,9)->(1,12))                                                                                      0.208     0.624
| (IPIN:4816 side: (LEFT,) (2,9))                                                                                              0.130     0.754
| (intra 'memory' routing)                                                                                                     0.000     0.754
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[1] (bram_pim at (2,7))                       0.000     0.754
data arrival time                                                                                                                        0.754

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,7))                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.754
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.703


#Path 33
Startpoint: in_data_8[2].inpad[0] (.input at (0,8) clocked by clk)
Endpoint  : single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,7) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
in_data_8[2].inpad[0] (.input at (0,8))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (OPIN:367 side: (RIGHT,) (0,8))                                                                                              0.000     0.000
| (CHANY:68666 L4 length:4 (0,8)->(0,11))                                                                                      0.208     0.208
| (CHANX:61880 L4 length:4 (1,10)->(4,10))                                                                                     0.208     0.416
| (CHANY:69363 L4 length:4 (1,10)->(1,7))                                                                                      0.208     0.624
| (IPIN:4815 side: (LEFT,) (2,8))                                                                                              0.130     0.754
| (intra 'memory' routing)                                                                                                     0.000     0.754
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,7))                       0.000     0.754
data arrival time                                                                                                                        0.754

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,7))                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.754
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.703


#Path 34
Startpoint: in_data_0[6].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[8] (bram_pim at (2,4) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_0[6].inpad[0] (.input at (2,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:3688 side: (TOP,) (2,0))                                                                                              0.000     0.000
| (CHANX:54728 L4 length:4 (2,0)->(5,0))                                                                                      0.208     0.208
| (CHANY:70482 L4 length:4 (3,1)->(3,4))                                                                                      0.208     0.416
| (CHANX:56833 L4 length:3 (3,3)->(1,3))                                                                                      0.208     0.624
| (IPIN:4389 side: (BOTTOM,) (2,4))                                                                                           0.130     0.754
| (intra 'memory' routing)                                                                                                    0.000     0.754
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[8] (bram_pim at (2,4))                       0.000     0.754
data arrival time                                                                                                                       0.754

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,4))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.754
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.703


#Path 35
Startpoint: in_data_6[5].inpad[0] (.input at (9,0) clocked by clk)
Endpoint  : single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[2] (bram_pim at (8,4) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_6[5].inpad[0] (.input at (9,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:23999 side: (TOP,) (9,0))                                                                                             0.000     0.000
| (CHANX:54871 L4 length:4 (9,0)->(6,0))                                                                                      0.208     0.208
| (CHANY:72008 L4 length:4 (5,1)->(5,4))                                                                                      0.208     0.416
| (CHANX:57742 L4 length:4 (6,4)->(9,4))                                                                                      0.208     0.624
| (IPIN:21991 side: (TOP,) (8,4))                                                                                             0.130     0.754
| (intra 'memory' routing)                                                                                                    0.000     0.754
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[2] (bram_pim at (8,4))                       0.000     0.754
data arrival time                                                                                                                       0.754

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,4))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.754
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.703


#Path 36
Startpoint: in_data_3[3].inpad[0] (.input at (14,19) clocked by clk)
Endpoint  : single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[5] (bram_pim at (14,13) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_3[3].inpad[0] (.input at (14,19))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:41559 side: (BOTTOM,) (14,19))                                                                                          0.000     0.000
| (CHANX:68144 L4 length:4 (14,18)->(17,18))                                                                                    0.208     0.208
| (CHANY:79047 L4 length:4 (14,18)->(14,15))                                                                                    0.208     0.416
| (CHANY:78911 L4 length:4 (14,14)->(14,11))                                                                                    0.208     0.624
| (IPIN:40904 side: (RIGHT,) (14,13))                                                                                           0.130     0.754
| (intra 'memory' routing)                                                                                                      0.000     0.754
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[5] (bram_pim at (14,13))                       0.000     0.754
data arrival time                                                                                                                         0.754

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,13))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.754
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.703


#Path 37
Startpoint: in_data_8[5].inpad[0] (.input at (9,0) clocked by clk)
Endpoint  : single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,4) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_8[5].inpad[0] (.input at (9,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:24008 side: (TOP,) (9,0))                                                                                             0.000     0.000
| (CHANX:54857 L4 length:4 (9,0)->(6,0))                                                                                      0.208     0.208
| (CHANY:73466 L4 length:3 (7,1)->(7,3))                                                                                      0.208     0.416
| (CHANY:73620 L4 length:4 (7,4)->(7,7))                                                                                      0.208     0.624
| (IPIN:21989 side: (LEFT,) (8,5))                                                                                            0.130     0.754
| (intra 'memory' routing)                                                                                                    0.000     0.754
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,4))                       0.000     0.754
data arrival time                                                                                                                       0.754

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,4))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.754
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.703


#Path 38
Startpoint: in_data_8[7].inpad[0] (.input at (8,19) clocked by clk)
Endpoint  : single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,13) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
in_data_8[7].inpad[0] (.input at (8,19))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (OPIN:23945 side: (BOTTOM,) (8,19))                                                                                          0.000     0.000
| (CHANX:67847 L4 length:4 (8,18)->(5,18))                                                                                     0.208     0.208
| (CHANY:74037 L4 length:2 (7,18)->(7,17))                                                                                     0.208     0.416
| (CHANY:73895 L4 length:4 (7,16)->(7,13))                                                                                     0.208     0.624
| (IPIN:23291 side: (LEFT,) (8,14))                                                                                            0.130     0.754
| (intra 'memory' routing)                                                                                                     0.000     0.754
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,13))                       0.000     0.754
data arrival time                                                                                                                        0.754

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,13))                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.754
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.703


#Path 39
Startpoint: in_data_2[1].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[6] (bram_pim at (14,7) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_2[1].inpad[0] (.input at (14,0))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:38913 side: (TOP,) (14,0))                                                                                              0.000     0.000
| (CHANX:55116 L4 length:4 (14,0)->(17,0))                                                                                      0.208     0.208
| (CHANY:78514 L4 length:4 (14,1)->(14,4))                                                                                      0.208     0.416
| (CHANY:78710 L4 length:4 (14,5)->(14,8))                                                                                      0.208     0.624
| (IPIN:40037 side: (RIGHT,) (14,8))                                                                                            0.130     0.754
| (intra 'memory' routing)                                                                                                      0.000     0.754
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[6] (bram_pim at (14,7))                       0.000     0.754
data arrival time                                                                                                                         0.754

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,7))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.754
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.703


#Path 40
Startpoint: in_data_3[1].inpad[0] (.input at (13,0) clocked by clk)
Endpoint  : single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[5] (bram_pim at (14,7) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_3[1].inpad[0] (.input at (13,0))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:36120 side: (TOP,) (13,0))                                                                                              0.000     0.000
| (CHANX:55088 L4 length:4 (13,0)->(16,0))                                                                                      0.208     0.208
| (CHANY:78504 L4 length:3 (14,1)->(14,3))                                                                                      0.208     0.416
| (CHANY:78664 L4 length:4 (14,4)->(14,7))                                                                                      0.208     0.624
| (IPIN:40036 side: (RIGHT,) (14,7))                                                                                            0.130     0.754
| (intra 'memory' routing)                                                                                                      0.000     0.754
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[5] (bram_pim at (14,7))                       0.000     0.754
data arrival time                                                                                                                         0.754

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,7))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.754
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.703


#Path 41
Startpoint: in_data_3[6].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[5] (bram_pim at (2,4) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_3[6].inpad[0] (.input at (2,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:3700 side: (TOP,) (2,0))                                                                                              0.000     0.000
| (CHANX:54712 L4 length:4 (2,0)->(5,0))                                                                                      0.208     0.208
| (CHANY:69838 L4 length:1 (2,1)->(2,1))                                                                                      0.208     0.416
| (CHANY:69916 L4 length:4 (2,2)->(2,5))                                                                                      0.208     0.624
| (IPIN:4386 side: (RIGHT,) (2,4))                                                                                            0.130     0.754
| (intra 'memory' routing)                                                                                                    0.000     0.754
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[5] (bram_pim at (2,4))                       0.000     0.754
data arrival time                                                                                                                       0.754

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,4))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.754
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.703


#Path 42
Startpoint: in_data_2[6].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[6] (bram_pim at (2,4) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_2[6].inpad[0] (.input at (2,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:3697 side: (TOP,) (2,0))                                                                                              0.000     0.000
| (CHANX:54730 L4 length:4 (2,0)->(5,0))                                                                                      0.208     0.208
| (CHANY:69760 L4 length:2 (2,1)->(2,2))                                                                                      0.208     0.416
| (CHANY:69936 L4 length:4 (2,3)->(2,6))                                                                                      0.208     0.624
| (IPIN:4387 side: (RIGHT,) (2,5))                                                                                            0.130     0.754
| (intra 'memory' routing)                                                                                                    0.000     0.754
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[6] (bram_pim at (2,4))                       0.000     0.754
data arrival time                                                                                                                       0.754

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,4))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.754
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.703


#Path 43
Startpoint: in_data_8[6].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,4) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_8[6].inpad[0] (.input at (2,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:3691 side: (TOP,) (2,0))                                                                                              0.000     0.000
| (CHANX:54565 L4 length:2 (2,0)->(1,0))                                                                                      0.208     0.208
| (CHANY:69042 L4 length:2 (1,1)->(1,2))                                                                                      0.208     0.416
| (CHANY:69222 L4 length:4 (1,3)->(1,6))                                                                                      0.208     0.624
| (IPIN:4381 side: (LEFT,) (2,5))                                                                                             0.130     0.754
| (intra 'memory' routing)                                                                                                    0.000     0.754
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,4))                       0.000     0.754
data arrival time                                                                                                                       0.754

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,4))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.754
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.703


#Path 44
Startpoint: in_data_6[4].inpad[0] (.input at (13,0) clocked by clk)
Endpoint  : single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[2] (bram_pim at (8,1) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_6[4].inpad[0] (.input at (13,0))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:36126 side: (TOP,) (13,0))                                                                                            0.000     0.000
| (CHANX:54981 L4 length:4 (13,0)->(10,0))                                                                                    0.208     0.208
| (CHANY:76302 L4 length:1 (11,1)->(11,1))                                                                                    0.208     0.416
| (CHANX:55663 L4 length:4 (11,1)->(8,1))                                                                                     0.208     0.624
| (IPIN:21557 side: (TOP,) (8,1))                                                                                             0.130     0.754
| (intra 'memory' routing)                                                                                                    0.000     0.754
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[2] (bram_pim at (8,1))                       0.000     0.754
data arrival time                                                                                                                       0.754

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,1))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.754
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.703


#Path 45
Startpoint: in_data_1[7].inpad[0] (.input at (8,19) clocked by clk)
Endpoint  : single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[7] (bram_pim at (8,13) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
in_data_1[7].inpad[0] (.input at (8,19))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (OPIN:23963 side: (BOTTOM,) (8,19))                                                                                          0.000     0.000
| (CHANX:67968 L4 length:4 (8,18)->(11,18))                                                                                    0.208     0.208
| (CHANY:74821 L4 length:1 (8,18)->(8,18))                                                                                     0.208     0.416
| (CHANY:74675 L4 length:4 (8,17)->(8,14))                                                                                     0.208     0.624
| (IPIN:23298 side: (RIGHT,) (8,15))                                                                                           0.130     0.754
| (intra 'memory' routing)                                                                                                     0.000     0.754
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[7] (bram_pim at (8,13))                       0.000     0.754
data arrival time                                                                                                                        0.754

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,13))                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.754
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.703


#Path 46
Startpoint: in_data_2[7].inpad[0] (.input at (8,19) clocked by clk)
Endpoint  : single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[6] (bram_pim at (8,13) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
in_data_2[7].inpad[0] (.input at (8,19))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (OPIN:23948 side: (BOTTOM,) (8,19))                                                                                          0.000     0.000
| (CHANX:67960 L4 length:4 (8,18)->(11,18))                                                                                    0.208     0.208
| (CHANY:74793 L4 length:1 (8,18)->(8,18))                                                                                     0.208     0.416
| (CHANY:74669 L4 length:4 (8,17)->(8,14))                                                                                     0.208     0.624
| (IPIN:23297 side: (RIGHT,) (8,14))                                                                                           0.130     0.754
| (intra 'memory' routing)                                                                                                     0.000     0.754
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[6] (bram_pim at (8,13))                       0.000     0.754
data arrival time                                                                                                                        0.754

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,13))                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.754
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.703


#Path 47
Startpoint: in_data_5[4].inpad[0] (.input at (10,0) clocked by clk)
Endpoint  : single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[3] (bram_pim at (8,1) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_5[4].inpad[0] (.input at (10,0))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:26789 side: (TOP,) (10,0))                                                                                            0.000     0.000
| (CHANX:54877 L4 length:4 (10,0)->(7,0))                                                                                     0.208     0.208
| (CHANY:73492 L4 length:4 (7,1)->(7,4))                                                                                      0.208     0.416
| (CHANX:56374 L4 length:4 (8,2)->(11,2))                                                                                     0.208     0.624
| (IPIN:21558 side: (TOP,) (8,2))                                                                                             0.130     0.754
| (intra 'memory' routing)                                                                                                    0.000     0.754
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[3] (bram_pim at (8,1))                       0.000     0.754
data arrival time                                                                                                                       0.754

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,1))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.754
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.703


#Path 48
Startpoint: in_data_4[4].inpad[0] (.input at (10,0) clocked by clk)
Endpoint  : single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[4] (bram_pim at (8,1) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_4[4].inpad[0] (.input at (10,0))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:26810 side: (TOP,) (10,0))                                                                                            0.000     0.000
| (CHANX:54885 L4 length:4 (10,0)->(7,0))                                                                                     0.208     0.208
| (CHANY:73500 L4 length:4 (7,1)->(7,4))                                                                                      0.208     0.416
| (CHANX:57112 L4 length:4 (8,3)->(11,3))                                                                                     0.208     0.624
| (IPIN:21559 side: (TOP,) (8,3))                                                                                             0.130     0.754
| (intra 'memory' routing)                                                                                                    0.000     0.754
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[4] (bram_pim at (8,1))                       0.000     0.754
data arrival time                                                                                                                       0.754

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,1))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.754
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.703


#Path 49
Startpoint: in_data_1[4].inpad[0] (.input at (10,0) clocked by clk)
Endpoint  : single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[7] (bram_pim at (8,1) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_1[4].inpad[0] (.input at (10,0))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:26804 side: (TOP,) (10,0))                                                                                            0.000     0.000
| (CHANX:54891 L4 length:4 (10,0)->(7,0))                                                                                     0.208     0.208
| (CHANY:74102 L4 length:1 (8,1)->(8,1))                                                                                      0.208     0.416
| (CHANY:74272 L4 length:4 (8,2)->(8,5))                                                                                      0.208     0.624
| (IPIN:21562 side: (RIGHT,) (8,3))                                                                                           0.130     0.754
| (intra 'memory' routing)                                                                                                    0.000     0.754
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[7] (bram_pim at (8,1))                       0.000     0.754
data arrival time                                                                                                                       0.754

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,1))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.754
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.703


#Path 50
Startpoint: in_data_7[7].inpad[0] (.input at (8,19) clocked by clk)
Endpoint  : single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[1] (bram_pim at (8,13) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
in_data_7[7].inpad[0] (.input at (8,19))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (OPIN:23966 side: (BOTTOM,) (8,19))                                                                                          0.000     0.000
| (CHANX:67845 L4 length:4 (8,18)->(5,18))                                                                                     0.208     0.208
| (CHANY:74033 L4 length:2 (7,18)->(7,17))                                                                                     0.208     0.416
| (CHANY:73913 L4 length:4 (7,16)->(7,13))                                                                                     0.208     0.624
| (IPIN:23292 side: (LEFT,) (8,15))                                                                                            0.130     0.754
| (intra 'memory' routing)                                                                                                     0.000     0.754
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[1] (bram_pim at (8,13))                       0.000     0.754
data arrival time                                                                                                                        0.754

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,13))                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.754
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.703


#Path 51
Startpoint: in_data_7[0].inpad[0] (.input at (13,19) clocked by clk)
Endpoint  : single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[1] (bram_pim at (8,16) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_7[0].inpad[0] (.input at (13,19))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:38874 side: (BOTTOM,) (13,19))                                                                                          0.000     0.000
| (CHANX:68011 L4 length:4 (13,18)->(10,18))                                                                                    0.208     0.208
| (CHANX:67871 L4 length:4 (9,18)->(6,18))                                                                                      0.208     0.416
| (CHANY:73963 L4 length:4 (7,18)->(7,15))                                                                                      0.208     0.624
| (IPIN:23726 side: (LEFT,) (8,18))                                                                                             0.130     0.754
| (intra 'memory' routing)                                                                                                      0.000     0.754
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[1] (bram_pim at (8,16))                       0.000     0.754
data arrival time                                                                                                                         0.754

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,16))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.754
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.703


#Path 52
Startpoint: in_data_2[5].inpad[0] (.input at (9,0) clocked by clk)
Endpoint  : single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[6] (bram_pim at (8,4) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_2[5].inpad[0] (.input at (9,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:24014 side: (TOP,) (9,0))                                                                                             0.000     0.000
| (CHANX:54853 L4 length:4 (9,0)->(6,0))                                                                                      0.208     0.208
| (CHANY:74198 L4 length:1 (8,1)->(8,1))                                                                                      0.208     0.416
| (CHANY:74270 L4 length:4 (8,2)->(8,5))                                                                                      0.208     0.624
| (IPIN:21995 side: (RIGHT,) (8,5))                                                                                           0.130     0.754
| (intra 'memory' routing)                                                                                                    0.000     0.754
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[6] (bram_pim at (8,4))                       0.000     0.754
data arrival time                                                                                                                       0.754

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,4))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.754
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.703


#Path 53
Startpoint: in_data_5[0].inpad[0] (.input at (12,19) clocked by clk)
Endpoint  : single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[3] (bram_pim at (8,16) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_5[0].inpad[0] (.input at (12,19))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:36072 side: (BOTTOM,) (12,19))                                                                                          0.000     0.000
| (CHANX:67981 L4 length:4 (12,18)->(9,18))                                                                                     0.208     0.208
| (CHANY:75445 L4 length:3 (9,18)->(9,16))                                                                                      0.208     0.416
| (CHANX:67161 L4 length:4 (9,17)->(6,17))                                                                                      0.208     0.624
| (IPIN:23728 side: (TOP,) (8,17))                                                                                              0.130     0.754
| (intra 'memory' routing)                                                                                                      0.000     0.754
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[3] (bram_pim at (8,16))                       0.000     0.754
data arrival time                                                                                                                         0.754

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,16))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.754
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.703


#Path 54
Startpoint: in_data_0[5].inpad[0] (.input at (8,0) clocked by clk)
Endpoint  : single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[8] (bram_pim at (8,4) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_0[5].inpad[0] (.input at (8,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:21302 side: (TOP,) (8,0))                                                                                             0.000     0.000
| (CHANX:54924 L4 length:4 (8,0)->(11,0))                                                                                     0.208     0.208
| (CHANY:74204 L4 length:4 (8,1)->(8,4))                                                                                      0.208     0.416
| (CHANX:56989 L4 length:4 (8,3)->(5,3))                                                                                      0.208     0.624
| (IPIN:21997 side: (BOTTOM,) (8,4))                                                                                          0.130     0.754
| (intra 'memory' routing)                                                                                                    0.000     0.754
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[8] (bram_pim at (8,4))                       0.000     0.754
data arrival time                                                                                                                       0.754

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,4))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.754
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.703


#Path 55
Startpoint: in_data_8[3].inpad[0] (.input at (14,19) clocked by clk)
Endpoint  : single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,13) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_8[3].inpad[0] (.input at (14,19))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:41571 side: (BOTTOM,) (14,19))                                                                                          0.000     0.000
| (CHANX:68065 L4 length:4 (14,18)->(11,18))                                                                                    0.208     0.208
| (CHANY:78387 L4 length:2 (13,18)->(13,17))                                                                                    0.208     0.416
| (CHANY:78269 L4 length:4 (13,16)->(13,13))                                                                                    0.208     0.624
| (IPIN:40899 side: (LEFT,) (14,14))                                                                                            0.130     0.754
| (intra 'memory' routing)                                                                                                      0.000     0.754
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,13))                       0.000     0.754
data arrival time                                                                                                                         0.754

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,13))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.754
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.703


#Path 56
Startpoint: in_data_4[3].inpad[0] (.input at (14,19) clocked by clk)
Endpoint  : single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[4] (bram_pim at (14,13) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_4[3].inpad[0] (.input at (14,19))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:41565 side: (BOTTOM,) (14,19))                                                                                          0.000     0.000
| (CHANX:68138 L4 length:4 (14,18)->(17,18))                                                                                    0.208     0.208
| (CHANY:79085 L4 length:3 (14,18)->(14,16))                                                                                    0.208     0.416
| (CHANX:65879 L4 length:4 (14,15)->(11,15))                                                                                    0.208     0.624
| (IPIN:40903 side: (TOP,) (14,15))                                                                                             0.130     0.754
| (intra 'memory' routing)                                                                                                      0.000     0.754
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[4] (bram_pim at (14,13))                       0.000     0.754
data arrival time                                                                                                                         0.754

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,13))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.754
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.703


#Path 57
Startpoint: in_data_1[2].inpad[0] (.input at (0,9) clocked by clk)
Endpoint  : single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[7] (bram_pim at (2,10) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_1[2].inpad[0] (.input at (0,9))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:424 side: (RIGHT,) (0,9))                                                                                               0.000     0.000
| (CHANY:68607 L4 length:4 (0,9)->(0,6))                                                                                        0.208     0.208
| (CHANX:60442 L4 length:3 (1,8)->(3,8))                                                                                        0.208     0.416
| (CHANY:70150 L4 length:4 (2,9)->(2,12))                                                                                       0.208     0.624
| (IPIN:5256 side: (RIGHT,) (2,12))                                                                                             0.130     0.754
| (intra 'memory' routing)                                                                                                      0.000     0.754
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[7] (bram_pim at (2,10))                       0.000     0.754
data arrival time                                                                                                                         0.754

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,10))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.754
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.703


#Path 58
Startpoint: in_data_5[3].inpad[0] (.input at (14,19) clocked by clk)
Endpoint  : single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[3] (bram_pim at (14,13) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_5[3].inpad[0] (.input at (14,19))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:41562 side: (BOTTOM,) (14,19))                                                                                          0.000     0.000
| (CHANX:68166 L4 length:4 (14,18)->(17,18))                                                                                    0.208     0.208
| (CHANY:79763 L4 length:4 (15,18)->(15,15))                                                                                    0.208     0.416
| (CHANX:65183 L4 length:4 (15,14)->(12,14))                                                                                    0.208     0.624
| (IPIN:40902 side: (TOP,) (14,14))                                                                                             0.130     0.754
| (intra 'memory' routing)                                                                                                      0.000     0.754
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[3] (bram_pim at (14,13))                       0.000     0.754
data arrival time                                                                                                                         0.754

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,13))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.754
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.703


#Path 59
Startpoint: in_data_4[2].inpad[0] (.input at (0,10) clocked by clk)
Endpoint  : single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[4] (bram_pim at (2,10) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_4[2].inpad[0] (.input at (0,10))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:460 side: (RIGHT,) (0,10))                                                                                              0.000     0.000
| (CHANY:68647 L4 length:4 (0,10)->(0,7))                                                                                       0.208     0.208
| (CHANX:61090 L4 length:4 (1,9)->(4,9))                                                                                        0.208     0.416
| (CHANY:70190 L4 length:4 (2,10)->(2,13))                                                                                      0.208     0.624
| (CHANX:63271 L4 length:2 (2,12)->(1,12))                                                                                      0.208     0.832
| (IPIN:5253 side: (TOP,) (2,12))                                                                                               0.130     0.962
| (intra 'memory' routing)                                                                                                      0.000     0.962
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[4] (bram_pim at (2,10))                       0.000     0.962
data arrival time                                                                                                                         0.962

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,10))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.962
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.910


#Path 60
Startpoint: in_data_5[2].inpad[0] (.input at (0,10) clocked by clk)
Endpoint  : single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[3] (bram_pim at (2,10) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_5[2].inpad[0] (.input at (0,10))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:457 side: (RIGHT,) (0,10))                                                                                              0.000     0.000
| (CHANY:68639 L4 length:4 (0,10)->(0,7))                                                                                       0.208     0.208
| (CHANX:61186 L4 length:4 (1,9)->(4,9))                                                                                        0.208     0.416
| (CHANY:70192 L4 length:4 (2,10)->(2,13))                                                                                      0.208     0.624
| (CHANX:62601 L4 length:2 (2,11)->(1,11))                                                                                      0.208     0.832
| (IPIN:5252 side: (TOP,) (2,11))                                                                                               0.130     0.962
| (intra 'memory' routing)                                                                                                      0.000     0.962
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[3] (bram_pim at (2,10))                       0.000     0.962
data arrival time                                                                                                                         0.962

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,10))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.962
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.910


#Path 61
Startpoint: in_data_2[4].inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[6] (bram_pim at (8,1) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_2[4].inpad[0] (.input at (12,0))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:32851 side: (TOP,) (12,0))                                                                                            0.000     0.000
| (CHANX:55050 L4 length:4 (12,0)->(15,0))                                                                                    0.208     0.208
| (CHANY:77016 L4 length:3 (12,1)->(12,3))                                                                                    0.208     0.416
| (CHANX:55697 L4 length:4 (12,1)->(9,1))                                                                                     0.208     0.624
| (CHANY:74276 L4 length:4 (8,2)->(8,5))                                                                                      0.208     0.832
| (IPIN:21561 side: (RIGHT,) (8,2))                                                                                           0.130     0.962
| (intra 'memory' routing)                                                                                                    0.000     0.962
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[6] (bram_pim at (8,1))                       0.000     0.962
data arrival time                                                                                                                       0.962

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,1))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.962
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.910


#Path 62
Startpoint: in_data_5[6].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[3] (bram_pim at (2,4) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_5[6].inpad[0] (.input at (2,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:3706 side: (TOP,) (2,0))                                                                                              0.000     0.000
| (CHANX:54573 L4 length:2 (2,0)->(1,0))                                                                                      0.208     0.208
| (CHANY:68334 L4 length:3 (0,1)->(0,3))                                                                                      0.208     0.416
| (CHANY:68522 L4 length:4 (0,4)->(0,7))                                                                                      0.208     0.624
| (CHANX:58174 L4 length:3 (1,5)->(3,5))                                                                                      0.208     0.832
| (IPIN:4384 side: (TOP,) (2,5))                                                                                              0.130     0.962
| (intra 'memory' routing)                                                                                                    0.000     0.962
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[3] (bram_pim at (2,4))                       0.000     0.962
data arrival time                                                                                                                       0.962

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,4))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.962
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.910


#Path 63
Startpoint: in_data_2[4].inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[6] (bram_pim at (14,1) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
in_data_2[4].inpad[0] (.input at (12,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (OPIN:32851 side: (TOP,) (12,0))                                                                                             0.000     0.000
| (CHANX:55050 L4 length:4 (12,0)->(15,0))                                                                                     0.208     0.208
| (CHANY:77750 L4 length:4 (13,1)->(13,4))                                                                                     0.208     0.416
| (CHANX:56560 L4 length:4 (14,2)->(17,2))                                                                                     0.208     0.624
| (CHANY:78527 L4 length:2 (14,2)->(14,1))                                                                                     0.208     0.832
| (IPIN:39169 side: (RIGHT,) (14,2))                                                                                           0.130     0.962
| (intra 'memory' routing)                                                                                                     0.000     0.962
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[6] (bram_pim at (14,1))                       0.000     0.962
data arrival time                                                                                                                        0.962

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,1))                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.962
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.910


#Path 64
Startpoint: in_data_3[4].inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[5] (bram_pim at (14,1) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
in_data_3[4].inpad[0] (.input at (12,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (OPIN:32863 side: (TOP,) (12,0))                                                                                             0.000     0.000
| (CHANX:55072 L4 length:4 (12,0)->(15,0))                                                                                     0.208     0.208
| (CHANY:79192 L4 length:1 (15,1)->(15,1))                                                                                     0.208     0.416
| (CHANX:55783 L4 length:4 (15,1)->(12,1))                                                                                     0.208     0.624
| (CHANY:78525 L4 length:1 (14,1)->(14,1))                                                                                     0.208     0.832
| (IPIN:39168 side: (RIGHT,) (14,1))                                                                                           0.130     0.962
| (intra 'memory' routing)                                                                                                     0.000     0.962
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[5] (bram_pim at (14,1))                       0.000     0.962
data arrival time                                                                                                                        0.962

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,1))                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.962
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.910


#Path 65
Startpoint: in_data_4[4].inpad[0] (.input at (10,0) clocked by clk)
Endpoint  : single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[4] (bram_pim at (14,1) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
in_data_4[4].inpad[0] (.input at (10,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (OPIN:26810 side: (TOP,) (10,0))                                                                                             0.000     0.000
| (CHANX:54885 L4 length:4 (10,0)->(7,0))                                                                                      0.208     0.208
| (CHANY:74896 L4 length:3 (9,1)->(9,3))                                                                                       0.208     0.416
| (CHANX:57170 L4 length:4 (10,3)->(13,3))                                                                                     0.208     0.624
| (CHANX:57282 L4 length:4 (14,3)->(17,3))                                                                                     0.208     0.832
| (IPIN:39167 side: (TOP,) (14,3))                                                                                             0.130     0.962
| (intra 'memory' routing)                                                                                                     0.000     0.962
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[4] (bram_pim at (14,1))                       0.000     0.962
data arrival time                                                                                                                        0.962

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,1))                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.962
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.910


#Path 66
Startpoint: in_data_1[6].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[7] (bram_pim at (2,4) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_1[6].inpad[0] (.input at (2,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:3685 side: (TOP,) (2,0))                                                                                              0.000     0.000
| (CHANX:54597 L4 length:2 (2,0)->(1,0))                                                                                      0.208     0.208
| (CHANY:69100 L4 length:3 (1,1)->(1,3))                                                                                      0.208     0.416
| (CHANX:56896 L4 length:4 (2,3)->(5,3))                                                                                      0.208     0.624
| (CHANY:70002 L4 length:4 (2,4)->(2,7))                                                                                      0.208     0.832
| (IPIN:4388 side: (RIGHT,) (2,6))                                                                                            0.130     0.962
| (intra 'memory' routing)                                                                                                    0.000     0.962
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[7] (bram_pim at (2,4))                       0.000     0.962
data arrival time                                                                                                                       0.962

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,4))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.962
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.910


#Path 67
Startpoint: in_data_2[2].inpad[0] (.input at (0,9) clocked by clk)
Endpoint  : single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[6] (bram_pim at (2,10) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_2[2].inpad[0] (.input at (0,9))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:421 side: (RIGHT,) (0,9))                                                                                               0.000     0.000
| (CHANY:68716 L4 length:4 (0,9)->(0,12))                                                                                       0.208     0.208
| (CHANX:63340 L4 length:1 (1,12)->(1,12))                                                                                      0.208     0.416
| (CHANX:63412 L4 length:4 (2,12)->(5,12))                                                                                      0.208     0.624
| (CHANY:70161 L4 length:4 (2,12)->(2,9))                                                                                       0.208     0.832
| (IPIN:5255 side: (RIGHT,) (2,11))                                                                                             0.130     0.962
| (intra 'memory' routing)                                                                                                      0.000     0.962
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[6] (bram_pim at (2,10))                       0.000     0.962
data arrival time                                                                                                                         0.962

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,10))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.962
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.910


#Path 68
Startpoint: in_data_4[6].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[4] (bram_pim at (2,4) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_4[6].inpad[0] (.input at (2,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:3694 side: (TOP,) (2,0))                                                                                              0.000     0.000
| (CHANX:54720 L4 length:4 (2,0)->(5,0))                                                                                      0.208     0.208
| (CHANY:71208 L4 length:3 (4,1)->(4,3))                                                                                      0.208     0.416
| (CHANY:71442 L4 length:4 (4,4)->(4,7))                                                                                      0.208     0.624
| (CHANX:58983 L4 length:4 (4,6)->(1,6))                                                                                      0.208     0.832
| (IPIN:4385 side: (TOP,) (2,6))                                                                                              0.130     0.962
| (intra 'memory' routing)                                                                                                    0.000     0.962
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[4] (bram_pim at (2,4))                       0.000     0.962
data arrival time                                                                                                                       0.962

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,4))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.962
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.910


#Path 69
Startpoint: in_data_3[0].inpad[0] (.input at (11,19) clocked by clk)
Endpoint  : single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[5] (bram_pim at (14,16) clocked by clk)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
in_data_3[0].inpad[0] (.input at (11,19))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                           0.000     0.000
| (OPIN:32800 side: (BOTTOM,) (11,19))                                                                                           0.000     0.000
| (CHANX:68058 L4 length:4 (11,18)->(14,18))                                                                                     0.208     0.208
| (CHANY:77599 L4 length:4 (12,18)->(12,15))                                                                                     0.208     0.416
| (CHANX:65956 L4 length:4 (13,15)->(16,15))                                                                                     0.208     0.624
| (CHANY:79090 L4 length:3 (14,16)->(14,18))                                                                                     0.208     0.832
| (IPIN:41338 side: (RIGHT,) (14,16))                                                                                            0.130     0.962
| (intra 'memory' routing)                                                                                                       0.000     0.962
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[5] (bram_pim at (14,16))                       0.000     0.962
data arrival time                                                                                                                          0.962

clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                           0.000     0.000
| (inter-block routing:global net)                                                                                               0.000     0.000
| (intra 'memory' routing)                                                                                                       0.000     0.000
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,16))                        0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
cell hold time                                                                                                                   0.051     0.051
data required time                                                                                                                         0.051
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.051
data arrival time                                                                                                                          0.962
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                0.910


#Path 70
Startpoint: in_data_0[2].inpad[0] (.input at (0,9) clocked by clk)
Endpoint  : single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[8] (bram_pim at (2,10) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_0[2].inpad[0] (.input at (0,9))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:430 side: (RIGHT,) (0,9))                                                                                               0.000     0.000
| (CHANY:68595 L4 length:4 (0,9)->(0,6))                                                                                        0.208     0.208
| (CHANX:58916 L4 length:3 (1,6)->(3,6))                                                                                        0.208     0.416
| (CHANY:69364 L4 length:4 (1,7)->(1,10))                                                                                       0.208     0.624
| (CHANX:61236 L4 length:4 (2,9)->(5,9))                                                                                        0.208     0.832
| (IPIN:5257 side: (BOTTOM,) (2,10))                                                                                            0.130     0.962
| (intra 'memory' routing)                                                                                                      0.000     0.962
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[8] (bram_pim at (2,10))                       0.000     0.962
data arrival time                                                                                                                         0.962

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,10))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.962
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.910


#Path 71
Startpoint: in_data_6[6].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[2] (bram_pim at (2,4) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_6[6].inpad[0] (.input at (2,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:3703 side: (TOP,) (2,0))                                                                                              0.000     0.000
| (CHANX:54722 L4 length:4 (2,0)->(5,0))                                                                                      0.208     0.208
| (CHANY:72054 L4 length:3 (5,1)->(5,3))                                                                                      0.208     0.416
| (CHANY:72176 L4 length:4 (5,4)->(5,7))                                                                                      0.208     0.624
| (CHANX:57617 L4 length:4 (5,4)->(2,4))                                                                                      0.208     0.832
| (IPIN:4383 side: (TOP,) (2,4))                                                                                              0.130     0.962
| (intra 'memory' routing)                                                                                                    0.000     0.962
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[2] (bram_pim at (2,4))                       0.000     0.962
data arrival time                                                                                                                       0.962

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,4))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.962
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.910


#Path 72
Startpoint: in_data_1[6].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[7] (bram_pim at (2,1) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_1[6].inpad[0] (.input at (2,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:3685 side: (TOP,) (2,0))                                                                                              0.000     0.000
| (CHANX:54597 L4 length:2 (2,0)->(1,0))                                                                                      0.208     0.208
| (CHANY:69100 L4 length:3 (1,1)->(1,3))                                                                                      0.208     0.416
| (CHANX:56896 L4 length:4 (2,3)->(5,3))                                                                                      0.208     0.624
| (CHANY:69795 L4 length:3 (2,3)->(2,1))                                                                                      0.208     0.832
| (IPIN:3954 side: (RIGHT,) (2,3))                                                                                            0.130     0.962
| (intra 'memory' routing)                                                                                                    0.000     0.962
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[7] (bram_pim at (2,1))                       0.000     0.962
data arrival time                                                                                                                       0.962

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,1))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.962
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.910


#Path 73
Startpoint: in_data_5[7].inpad[0] (.input at (8,19) clocked by clk)
Endpoint  : single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[3] (bram_pim at (8,10) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
in_data_5[7].inpad[0] (.input at (8,19))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (OPIN:23960 side: (BOTTOM,) (8,19))                                                                                          0.000     0.000
| (CHANX:67859 L4 length:4 (8,18)->(5,18))                                                                                     0.208     0.208
| (CHANY:72573 L4 length:3 (5,18)->(5,16))                                                                                     0.208     0.416
| (CHANY:72425 L4 length:4 (5,15)->(5,12))                                                                                     0.208     0.624
| (CHANX:62824 L4 length:4 (6,11)->(9,11))                                                                                     0.208     0.832
| (IPIN:22860 side: (TOP,) (8,11))                                                                                             0.130     0.962
| (intra 'memory' routing)                                                                                                     0.000     0.962
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[3] (bram_pim at (8,10))                       0.000     0.962
data arrival time                                                                                                                        0.962

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,10))                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.962
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.910


#Path 74
Startpoint: in_data_5[5].inpad[0] (.input at (8,0) clocked by clk)
Endpoint  : single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[3] (bram_pim at (8,7) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_5[5].inpad[0] (.input at (8,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:21293 side: (TOP,) (8,0))                                                                                             0.000     0.000
| (CHANX:54809 L4 length:4 (8,0)->(5,0))                                                                                      0.208     0.208
| (CHANY:71314 L4 length:4 (4,1)->(4,4))                                                                                      0.208     0.416
| (CHANY:71470 L4 length:4 (4,5)->(4,8))                                                                                      0.208     0.624
| (CHANX:60604 L4 length:4 (5,8)->(8,8))                                                                                      0.208     0.832
| (IPIN:22426 side: (TOP,) (8,8))                                                                                             0.130     0.962
| (intra 'memory' routing)                                                                                                    0.000     0.962
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[3] (bram_pim at (8,7))                       0.000     0.962
data arrival time                                                                                                                       0.962

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,7))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.962
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.910


#Path 75
Startpoint: in_data_6[5].inpad[0] (.input at (9,0) clocked by clk)
Endpoint  : single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[2] (bram_pim at (8,7) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_6[5].inpad[0] (.input at (9,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:23999 side: (TOP,) (9,0))                                                                                             0.000     0.000
| (CHANX:54871 L4 length:4 (9,0)->(6,0))                                                                                      0.208     0.208
| (CHANY:72008 L4 length:4 (5,1)->(5,4))                                                                                      0.208     0.416
| (CHANY:72202 L4 length:4 (5,5)->(5,8))                                                                                      0.208     0.624
| (CHANX:59908 L4 length:4 (6,7)->(9,7))                                                                                      0.208     0.832
| (IPIN:22425 side: (TOP,) (8,7))                                                                                             0.130     0.962
| (intra 'memory' routing)                                                                                                    0.000     0.962
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[2] (bram_pim at (8,7))                       0.000     0.962
data arrival time                                                                                                                       0.962

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,7))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.962
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.910


#Path 76
Startpoint: in_data_7[5].inpad[0] (.input at (8,0) clocked by clk)
Endpoint  : single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[1] (bram_pim at (8,7) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_7[5].inpad[0] (.input at (8,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:21296 side: (TOP,) (8,0))                                                                                             0.000     0.000
| (CHANX:54823 L4 length:4 (8,0)->(5,0))                                                                                      0.208     0.208
| (CHANY:73408 L4 length:2 (7,1)->(7,2))                                                                                      0.208     0.416
| (CHANY:73562 L4 length:4 (7,3)->(7,6))                                                                                      0.208     0.624
| (CHANY:73704 L4 length:4 (7,7)->(7,10))                                                                                     0.208     0.832
| (IPIN:22424 side: (LEFT,) (8,9))                                                                                            0.130     0.962
| (intra 'memory' routing)                                                                                                    0.000     0.962
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[1] (bram_pim at (8,7))                       0.000     0.962
data arrival time                                                                                                                       0.962

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,7))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.962
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.910


#Path 77
Startpoint: in_data_8[1].inpad[0] (.input at (15,0) clocked by clk)
Endpoint  : single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,7) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_8[1].inpad[0] (.input at (15,0))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:41616 side: (TOP,) (15,0))                                                                                              0.000     0.000
| (CHANX:55061 L4 length:4 (15,0)->(12,0))                                                                                      0.208     0.208
| (CHANY:77802 L4 length:2 (13,1)->(13,2))                                                                                      0.208     0.416
| (CHANY:77920 L4 length:4 (13,3)->(13,6))                                                                                      0.208     0.624
| (CHANY:78044 L4 length:4 (13,7)->(13,10))                                                                                     0.208     0.832
| (IPIN:40031 side: (LEFT,) (14,8))                                                                                             0.130     0.962
| (intra 'memory' routing)                                                                                                      0.000     0.962
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,7))                       0.000     0.962
data arrival time                                                                                                                         0.962

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,7))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.962
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.910


#Path 78
Startpoint: in_data_6[1].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[2] (bram_pim at (14,4) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_6[1].inpad[0] (.input at (14,0))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:38907 side: (TOP,) (14,0))                                                                                              0.000     0.000
| (CHANX:55013 L4 length:4 (14,0)->(11,0))                                                                                      0.208     0.208
| (CHANY:77730 L4 length:2 (13,1)->(13,2))                                                                                      0.208     0.416
| (CHANY:77910 L4 length:4 (13,3)->(13,6))                                                                                      0.208     0.624
| (CHANX:58002 L4 length:4 (14,4)->(17,4))                                                                                      0.208     0.832
| (IPIN:39599 side: (TOP,) (14,4))                                                                                              0.130     0.962
| (intra 'memory' routing)                                                                                                      0.000     0.962
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[2] (bram_pim at (14,4))                       0.000     0.962
data arrival time                                                                                                                         0.962

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,4))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.962
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.910


#Path 79
Startpoint: in_data_7[1].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[1] (bram_pim at (14,7) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_7[1].inpad[0] (.input at (14,0))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:38919 side: (TOP,) (14,0))                                                                                              0.000     0.000
| (CHANX:55039 L4 length:4 (14,0)->(11,0))                                                                                      0.208     0.208
| (CHANY:77770 L4 length:2 (13,1)->(13,2))                                                                                      0.208     0.416
| (CHANY:77918 L4 length:4 (13,3)->(13,6))                                                                                      0.208     0.624
| (CHANY:78052 L4 length:4 (13,7)->(13,10))                                                                                     0.208     0.832
| (IPIN:40032 side: (LEFT,) (14,9))                                                                                             0.130     0.962
| (intra 'memory' routing)                                                                                                      0.000     0.962
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[1] (bram_pim at (14,7))                       0.000     0.962
data arrival time                                                                                                                         0.962

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,7))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.962
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.910


#Path 80
Startpoint: in_data_1[7].inpad[0] (.input at (8,19) clocked by clk)
Endpoint  : single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[7] (bram_pim at (8,10) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
in_data_1[7].inpad[0] (.input at (8,19))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (OPIN:23963 side: (BOTTOM,) (8,19))                                                                                          0.000     0.000
| (CHANX:67968 L4 length:4 (8,18)->(11,18))                                                                                    0.208     0.208
| (CHANY:74821 L4 length:1 (8,18)->(8,18))                                                                                     0.208     0.416
| (CHANY:74675 L4 length:4 (8,17)->(8,14))                                                                                     0.208     0.624
| (CHANY:74545 L4 length:4 (8,13)->(8,10))                                                                                     0.208     0.832
| (IPIN:22864 side: (RIGHT,) (8,12))                                                                                           0.130     0.962
| (intra 'memory' routing)                                                                                                     0.000     0.962
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[7] (bram_pim at (8,10))                       0.000     0.962
data arrival time                                                                                                                        0.962

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,10))                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.962
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.910


#Path 81
Startpoint: in_data_4[7].inpad[0] (.input at (8,19) clocked by clk)
Endpoint  : single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[4] (bram_pim at (8,10) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
in_data_4[7].inpad[0] (.input at (8,19))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (OPIN:23957 side: (BOTTOM,) (8,19))                                                                                          0.000     0.000
| (CHANX:67940 L4 length:4 (8,18)->(11,18))                                                                                    0.208     0.208
| (CHANY:74715 L4 length:4 (8,18)->(8,15))                                                                                     0.208     0.416
| (CHANY:74553 L4 length:4 (8,14)->(8,11))                                                                                     0.208     0.624
| (CHANX:63495 L4 length:4 (8,12)->(5,12))                                                                                     0.208     0.832
| (IPIN:22861 side: (TOP,) (8,12))                                                                                             0.130     0.962
| (intra 'memory' routing)                                                                                                     0.000     0.962
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[4] (bram_pim at (8,10))                       0.000     0.962
data arrival time                                                                                                                        0.962

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,10))                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.962
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.910


#Path 82
Startpoint: in_data_4[1].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[4] (bram_pim at (14,4) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_4[1].inpad[0] (.input at (14,0))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:38901 side: (TOP,) (14,0))                                                                                              0.000     0.000
| (CHANX:55019 L4 length:4 (14,0)->(11,0))                                                                                      0.208     0.208
| (CHANY:77740 L4 length:3 (13,1)->(13,3))                                                                                      0.208     0.416
| (CHANY:77962 L4 length:4 (13,4)->(13,7))                                                                                      0.208     0.624
| (CHANX:59450 L4 length:4 (14,6)->(17,6))                                                                                      0.208     0.832
| (IPIN:39601 side: (TOP,) (14,6))                                                                                              0.130     0.962
| (intra 'memory' routing)                                                                                                      0.000     0.962
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[4] (bram_pim at (14,4))                       0.000     0.962
data arrival time                                                                                                                         0.962

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,4))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.962
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.910


#Path 83
Startpoint: in_data_1[1].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[7] (bram_pim at (14,7) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_1[1].inpad[0] (.input at (14,0))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:38916 side: (TOP,) (14,0))                                                                                              0.000     0.000
| (CHANX:55118 L4 length:4 (14,0)->(17,0))                                                                                      0.208     0.208
| (CHANY:78496 L4 length:3 (14,1)->(14,3))                                                                                      0.208     0.416
| (CHANY:78684 L4 length:4 (14,4)->(14,7))                                                                                      0.208     0.624
| (CHANY:78814 L4 length:4 (14,8)->(14,11))                                                                                     0.208     0.832
| (IPIN:40038 side: (RIGHT,) (14,9))                                                                                            0.130     0.962
| (intra 'memory' routing)                                                                                                      0.000     0.962
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[7] (bram_pim at (14,7))                       0.000     0.962
data arrival time                                                                                                                         0.962

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,7))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.962
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.910


#Path 84
Startpoint: in_data_0[1].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[8] (bram_pim at (14,7) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_0[1].inpad[0] (.input at (14,0))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:38910 side: (TOP,) (14,0))                                                                                              0.000     0.000
| (CHANX:55027 L4 length:4 (14,0)->(11,0))                                                                                      0.208     0.208
| (CHANY:77798 L4 length:4 (13,1)->(13,4))                                                                                      0.208     0.416
| (CHANY:77990 L4 length:4 (13,5)->(13,8))                                                                                      0.208     0.624
| (CHANX:59466 L4 length:4 (14,6)->(17,6))                                                                                      0.208     0.832
| (IPIN:40039 side: (BOTTOM,) (14,7))                                                                                           0.130     0.962
| (intra 'memory' routing)                                                                                                      0.000     0.962
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[8] (bram_pim at (14,7))                       0.000     0.962
data arrival time                                                                                                                         0.962

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,7))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.962
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.910


#Path 85
Startpoint: in_data_0[3].inpad[0] (.input at (15,19) clocked by clk)
Endpoint  : single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[8] (bram_pim at (14,13) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_0[3].inpad[0] (.input at (15,19))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:44367 side: (BOTTOM,) (15,19))                                                                                          0.000     0.000
| (CHANX:68075 L4 length:4 (15,18)->(12,18))                                                                                    0.208     0.208
| (CHANY:77621 L4 length:3 (12,18)->(12,16))                                                                                    0.208     0.416
| (CHANY:77485 L4 length:4 (12,15)->(12,12))                                                                                    0.208     0.624
| (CHANX:63782 L4 length:4 (13,12)->(16,12))                                                                                    0.208     0.832
| (IPIN:40907 side: (BOTTOM,) (14,13))                                                                                          0.130     0.962
| (intra 'memory' routing)                                                                                                      0.000     0.962
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[8] (bram_pim at (14,13))                       0.000     0.962
data arrival time                                                                                                                         0.962

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,13))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.962
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.910


#Path 86
Startpoint: in_data_5[5].inpad[0] (.input at (8,0) clocked by clk)
Endpoint  : single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[3] (bram_pim at (8,4) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_5[5].inpad[0] (.input at (8,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:21293 side: (TOP,) (8,0))                                                                                             0.000     0.000
| (CHANX:54809 L4 length:4 (8,0)->(5,0))                                                                                      0.208     0.208
| (CHANY:71978 L4 length:1 (5,1)->(5,1))                                                                                      0.208     0.416
| (CHANY:72094 L4 length:4 (5,2)->(5,5))                                                                                      0.208     0.624
| (CHANX:58478 L4 length:4 (6,5)->(9,5))                                                                                      0.208     0.832
| (IPIN:21992 side: (TOP,) (8,5))                                                                                             0.130     0.962
| (intra 'memory' routing)                                                                                                    0.000     0.962
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[3] (bram_pim at (8,4))                       0.000     0.962
data arrival time                                                                                                                       0.962

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,4))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.962
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.910


#Path 87
Startpoint: in_data_4[5].inpad[0] (.input at (8,0) clocked by clk)
Endpoint  : single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[4] (bram_pim at (8,4) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_4[5].inpad[0] (.input at (8,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:21299 side: (TOP,) (8,0))                                                                                             0.000     0.000
| (CHANX:54938 L4 length:4 (8,0)->(11,0))                                                                                     0.208     0.208
| (CHANY:76344 L4 length:2 (11,1)->(11,2))                                                                                    0.208     0.416
| (CHANY:76476 L4 length:4 (11,3)->(11,6))                                                                                    0.208     0.624
| (CHANX:59279 L4 length:4 (11,6)->(8,6))                                                                                     0.208     0.832
| (IPIN:21993 side: (TOP,) (8,6))                                                                                             0.130     0.962
| (intra 'memory' routing)                                                                                                    0.000     0.962
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[4] (bram_pim at (8,4))                       0.000     0.962
data arrival time                                                                                                                       0.962

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,4))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.962
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.910


#Path 88
Startpoint: in_data_1[5].inpad[0] (.input at (8,0) clocked by clk)
Endpoint  : single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[7] (bram_pim at (8,4) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_1[5].inpad[0] (.input at (8,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:21311 side: (TOP,) (8,0))                                                                                             0.000     0.000
| (CHANX:54825 L4 length:4 (8,0)->(5,0))                                                                                      0.208     0.208
| (CHANY:73418 L4 length:3 (7,1)->(7,3))                                                                                      0.208     0.416
| (CHANX:57088 L4 length:4 (8,3)->(11,3))                                                                                     0.208     0.624
| (CHANY:74348 L4 length:4 (8,4)->(8,7))                                                                                      0.208     0.832
| (IPIN:21996 side: (RIGHT,) (8,6))                                                                                           0.130     0.962
| (intra 'memory' routing)                                                                                                    0.000     0.962
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[7] (bram_pim at (8,4))                       0.000     0.962
data arrival time                                                                                                                       0.962

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,4))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.962
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.910


#Path 89
Startpoint: in_data_3[5].inpad[0] (.input at (8,0) clocked by clk)
Endpoint  : single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[5] (bram_pim at (8,4) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_3[5].inpad[0] (.input at (8,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:21308 side: (TOP,) (8,0))                                                                                             0.000     0.000
| (CHANX:54914 L4 length:4 (8,0)->(11,0))                                                                                     0.208     0.208
| (CHANY:74914 L4 length:4 (9,1)->(9,4))                                                                                      0.208     0.416
| (CHANX:55569 L4 length:4 (9,1)->(6,1))                                                                                      0.208     0.624
| (CHANY:74280 L4 length:4 (8,2)->(8,5))                                                                                      0.208     0.832
| (IPIN:21994 side: (RIGHT,) (8,4))                                                                                           0.130     0.962
| (intra 'memory' routing)                                                                                                    0.000     0.962
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[5] (bram_pim at (8,4))                       0.000     0.962
data arrival time                                                                                                                       0.962

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,4))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.962
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.910


#Path 90
Startpoint: in_data_2[5].inpad[0] (.input at (9,0) clocked by clk)
Endpoint  : single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[6] (bram_pim at (8,7) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_2[5].inpad[0] (.input at (9,0))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:24014 side: (TOP,) (9,0))                                                                                             0.000     0.000
| (CHANX:54853 L4 length:4 (9,0)->(6,0))                                                                                      0.208     0.208
| (CHANY:74198 L4 length:1 (8,1)->(8,1))                                                                                      0.208     0.416
| (CHANY:74270 L4 length:4 (8,2)->(8,5))                                                                                      0.208     0.624
| (CHANY:74398 L4 length:4 (8,6)->(8,9))                                                                                      0.208     0.832
| (IPIN:22429 side: (RIGHT,) (8,8))                                                                                           0.130     0.962
| (intra 'memory' routing)                                                                                                    0.000     0.962
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[6] (bram_pim at (8,7))                       0.000     0.962
data arrival time                                                                                                                       0.962

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,7))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.962
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.910


#Path 91
Startpoint: in_data_7[3].inpad[0] (.input at (14,19) clocked by clk)
Endpoint  : single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[1] (bram_pim at (14,10) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_7[3].inpad[0] (.input at (14,19))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:41574 side: (BOTTOM,) (14,19))                                                                                          0.000     0.000
| (CHANX:68041 L4 length:4 (14,18)->(11,18))                                                                                    0.208     0.208
| (CHANY:78417 L4 length:1 (13,18)->(13,18))                                                                                    0.208     0.416
| (CHANY:78287 L4 length:4 (13,17)->(13,14))                                                                                    0.208     0.624
| (CHANY:78143 L4 length:4 (13,13)->(13,10))                                                                                    0.208     0.832
| (IPIN:40466 side: (LEFT,) (14,12))                                                                                            0.130     0.962
| (intra 'memory' routing)                                                                                                      0.000     0.962
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[1] (bram_pim at (14,10))                       0.000     0.962
data arrival time                                                                                                                         0.962

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,10))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.962
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.910


#Path 92
Startpoint: in_data_4[7].inpad[0] (.input at (8,19) clocked by clk)
Endpoint  : single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[4] (bram_pim at (8,13) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
in_data_4[7].inpad[0] (.input at (8,19))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (OPIN:23957 side: (BOTTOM,) (8,19))                                                                                          0.000     0.000
| (CHANX:67940 L4 length:4 (8,18)->(11,18))                                                                                    0.208     0.208
| (CHANY:76953 L4 length:2 (11,18)->(11,17))                                                                                   0.208     0.416
| (CHANY:76817 L4 length:4 (11,16)->(11,13))                                                                                   0.208     0.624
| (CHANX:65779 L4 length:4 (11,15)->(8,15))                                                                                    0.208     0.832
| (IPIN:23295 side: (TOP,) (8,15))                                                                                             0.130     0.962
| (intra 'memory' routing)                                                                                                     0.000     0.962
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[4] (bram_pim at (8,13))                       0.000     0.962
data arrival time                                                                                                                        0.962

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,13))                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.962
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.910


#Path 93
Startpoint: in_data_5[7].inpad[0] (.input at (8,19) clocked by clk)
Endpoint  : single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[3] (bram_pim at (8,13) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
in_data_5[7].inpad[0] (.input at (8,19))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (OPIN:23960 side: (BOTTOM,) (8,19))                                                                                          0.000     0.000
| (CHANX:67859 L4 length:4 (8,18)->(5,18))                                                                                     0.208     0.208
| (CHANY:72573 L4 length:3 (5,18)->(5,16))                                                                                     0.208     0.416
| (CHANY:72425 L4 length:4 (5,15)->(5,12))                                                                                     0.208     0.624
| (CHANX:64974 L4 length:4 (6,14)->(9,14))                                                                                     0.208     0.832
| (IPIN:23294 side: (TOP,) (8,14))                                                                                             0.130     0.962
| (intra 'memory' routing)                                                                                                     0.000     0.962
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[3] (bram_pim at (8,13))                       0.000     0.962
data arrival time                                                                                                                        0.962

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,13))                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.962
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.910


#Path 94
Startpoint: in_data_6[7].inpad[0] (.input at (8,19) clocked by clk)
Endpoint  : single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[2] (bram_pim at (8,13) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
in_data_6[7].inpad[0] (.input at (8,19))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (OPIN:23951 side: (BOTTOM,) (8,19))                                                                                          0.000     0.000
| (CHANX:67950 L4 length:4 (8,18)->(11,18))                                                                                    0.208     0.208
| (CHANY:74785 L4 length:2 (8,18)->(8,17))                                                                                     0.208     0.416
| (CHANY:74631 L4 length:4 (8,16)->(8,13))                                                                                     0.208     0.624
| (CHANX:64233 L4 length:4 (8,13)->(5,13))                                                                                     0.208     0.832
| (IPIN:23293 side: (TOP,) (8,13))                                                                                             0.130     0.962
| (intra 'memory' routing)                                                                                                     0.000     0.962
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[2] (bram_pim at (8,13))                       0.000     0.962
data arrival time                                                                                                                        0.962

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,13))                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.962
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.910


#Path 95
Startpoint: in_data_2[3].inpad[0] (.input at (14,19) clocked by clk)
Endpoint  : single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[6] (bram_pim at (14,10) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_2[3].inpad[0] (.input at (14,19))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:41556 side: (BOTTOM,) (14,19))                                                                                          0.000     0.000
| (CHANX:68160 L4 length:4 (14,18)->(17,18))                                                                                    0.208     0.208
| (CHANY:79121 L4 length:2 (14,18)->(14,17))                                                                                    0.208     0.416
| (CHANY:78989 L4 length:4 (14,16)->(14,13))                                                                                    0.208     0.624
| (CHANY:78827 L4 length:4 (14,12)->(14,9))                                                                                     0.208     0.832
| (IPIN:40471 side: (RIGHT,) (14,11))                                                                                           0.130     0.962
| (intra 'memory' routing)                                                                                                      0.000     0.962
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[6] (bram_pim at (14,10))                       0.000     0.962
data arrival time                                                                                                                         0.962

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,10))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         0.962
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.910


#Path 96
Startpoint: in_data_0[7].inpad[0] (.input at (9,19) clocked by clk)
Endpoint  : single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[8] (bram_pim at (8,13) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
in_data_0[7].inpad[0] (.input at (9,19))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (OPIN:26750 side: (BOTTOM,) (9,19))                                                                                          0.000     0.000
| (CHANX:67881 L4 length:4 (9,18)->(6,18))                                                                                     0.208     0.208
| (CHANY:73301 L4 length:3 (6,18)->(6,16))                                                                                     0.208     0.416
| (CHANY:73139 L4 length:4 (6,15)->(6,12))                                                                                     0.208     0.624
| (CHANX:63576 L4 length:4 (7,12)->(10,12))                                                                                    0.208     0.832
| (IPIN:23299 side: (BOTTOM,) (8,13))                                                                                          0.130     0.962
| (intra 'memory' routing)                                                                                                     0.000     0.962
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[8] (bram_pim at (8,13))                       0.000     0.962
data arrival time                                                                                                                        0.962

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,13))                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.962
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.910


#Path 97
Startpoint: in_data_7[3].inpad[0] (.input at (14,19) clocked by clk)
Endpoint  : single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[1] (bram_pim at (14,13) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_7[3].inpad[0] (.input at (14,19))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:41574 side: (BOTTOM,) (14,19))                                                                                          0.000     0.000
| (CHANX:68041 L4 length:4 (14,18)->(11,18))                                                                                    0.208     0.208
| (CHANY:77715 L4 length:1 (12,18)->(12,18))                                                                                    0.208     0.416
| (CHANY:77571 L4 length:4 (12,17)->(12,14))                                                                                    0.208     0.624
| (CHANX:66678 L4 length:4 (13,16)->(16,16))                                                                                    0.208     0.832
| (CHANY:78261 L4 length:4 (13,16)->(13,13))                                                                                    0.208     1.040
| (IPIN:40900 side: (LEFT,) (14,15))                                                                                            0.130     1.170
| (intra 'memory' routing)                                                                                                      0.000     1.170
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[1] (bram_pim at (14,13))                       0.000     1.170
data arrival time                                                                                                                         1.170

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,13))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         1.170
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               1.118


#Path 98
Startpoint: in_data_0[4].inpad[0] (.input at (10,0) clocked by clk)
Endpoint  : single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[8] (bram_pim at (8,1) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
in_data_0[4].inpad[0] (.input at (10,0))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (OPIN:26795 side: (TOP,) (10,0))                                                                                            0.000     0.000
| (CHANX:54984 L4 length:4 (10,0)->(13,0))                                                                                    0.208     0.208
| (CHANY:77758 L4 length:4 (13,1)->(13,4))                                                                                    0.208     0.416
| (CHANX:56431 L4 length:4 (13,2)->(10,2))                                                                                    0.208     0.624
| (CHANY:76273 L4 length:2 (11,2)->(11,1))                                                                                    0.208     0.832
| (CHANX:54925 L4 length:4 (11,0)->(8,0))                                                                                     0.208     1.040
| (IPIN:21563 side: (BOTTOM,) (8,1))                                                                                          0.130     1.170
| (intra 'memory' routing)                                                                                                    0.000     1.170
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[8] (bram_pim at (8,1))                       0.000     1.170
data arrival time                                                                                                                       1.170

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,1))                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       1.170
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             1.118


#Path 99
Startpoint: in_data_3[2].inpad[0] (.input at (0,9) clocked by clk)
Endpoint  : single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[5] (bram_pim at (2,10) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_3[2].inpad[0] (.input at (0,9))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:427 side: (RIGHT,) (0,9))                                                                                               0.000     0.000
| (CHANY:68623 L4 length:4 (0,9)->(0,6))                                                                                        0.208     0.208
| (CHANX:58212 L4 length:2 (1,5)->(2,5))                                                                                        0.208     0.416
| (CHANY:69336 L4 length:4 (1,6)->(1,9))                                                                                        0.208     0.624
| (CHANX:61232 L4 length:4 (2,9)->(5,9))                                                                                        0.208     0.832
| (CHANY:70194 L4 length:4 (2,10)->(2,13))                                                                                      0.208     1.040
| (IPIN:5254 side: (RIGHT,) (2,10))                                                                                             0.130     1.170
| (intra 'memory' routing)                                                                                                      0.000     1.170
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[5] (bram_pim at (2,10))                       0.000     1.170
data arrival time                                                                                                                         1.170

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,10))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         1.170
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               1.118


#Path 100
Startpoint: in_data_0[3].inpad[0] (.input at (15,19) clocked by clk)
Endpoint  : single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[8] (bram_pim at (14,10) clocked by clk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
in_data_0[3].inpad[0] (.input at (15,19))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (OPIN:44367 side: (BOTTOM,) (15,19))                                                                                          0.000     0.000
| (CHANX:68075 L4 length:4 (15,18)->(12,18))                                                                                    0.208     0.208
| (CHANY:77621 L4 length:3 (12,18)->(12,16))                                                                                    0.208     0.416
| (CHANY:77485 L4 length:4 (12,15)->(12,12))                                                                                    0.208     0.624
| (CHANY:77343 L4 length:4 (12,11)->(12,8))                                                                                     0.208     0.832
| (CHANX:61612 L4 length:4 (13,9)->(16,9))                                                                                      0.208     1.040
| (IPIN:40473 side: (BOTTOM,) (14,10))                                                                                          0.130     1.170
| (intra 'memory' routing)                                                                                                      0.000     1.170
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[8] (bram_pim at (14,10))                       0.000     1.170
data arrival time                                                                                                                         1.170

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.000     0.000
| (inter-block routing:global net)                                                                                              0.000     0.000
| (intra 'memory' routing)                                                                                                      0.000     0.000
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,10))                        0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
cell hold time                                                                                                                  0.051     0.051
data required time                                                                                                                        0.051
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.051
data arrival time                                                                                                                         1.170
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               1.118


#End of timing report
