{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670268717330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670268717331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 14:31:57 2022 " "Processing started: Mon Dec 05 14:31:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670268717331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670268717331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off StackMachine_sim -c StackMachine_sim " "Command: quartus_map --read_settings_files=on --write_settings_files=off StackMachine_sim -c StackMachine_sim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670268717331 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670268718491 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670268718491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stackmachine_sim.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stackmachine_sim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 StackMachine_sim " "Found entity 1: StackMachine_sim" {  } { { "StackMachine_sim.bdf" "" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/StackMachine_sim.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268733850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670268733850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xpreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xpreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 XPReg " "Found entity 1: XPReg" {  } { { "XPReg.bdf" "" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/XPReg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268733855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670268733855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file irreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IRReg " "Found entity 1: IRReg" {  } { { "IRReg.bdf" "" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/IRReg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268733859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670268733859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdec.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memdec.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MemDec " "Found entity 1: MemDec" {  } { { "MemDec.bdf" "" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/MemDec.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268733863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670268733863 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "controllogic.tdf " "Can't analyze file -- file controllogic.tdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670268733877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coderom.v 1 1 " "Found 1 design units, including 1 entities, in source file coderom.v" { { "Info" "ISGN_ENTITY_NAME" "1 CodeROM " "Found entity 1: CodeROM" {  } { { "CodeROM.v" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/CodeROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268733883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670268733883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataram.v 1 1 " "Found 1 design units, including 1 entities, in source file dataram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataRAM " "Found entity 1: DataRAM" {  } { { "DataRAM.v" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/DataRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268733888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670268733888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllogic_vhdl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file controllogic_vhdl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlLogic_vhdl-RTL " "Found design unit 1: ControlLogic_vhdl-RTL" {  } { { "controllogic_vhdl.vhdl" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/controllogic_vhdl.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268734688 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlLogic_vhdl " "Found entity 1: ControlLogic_vhdl" {  } { { "controllogic_vhdl.vhdl" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/controllogic_vhdl.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268734688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670268734688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodes_vhdl.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file opcodes_vhdl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes " "Found design unit 1: opcodes" {  } { { "opcodes_vhdl.vhdl" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/opcodes_vhdl.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268734694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670268734694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluops_vhdl.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file aluops_vhdl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aluops " "Found design unit 1: aluops" {  } { { "aluops_vhdl.vhdl" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/aluops_vhdl.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268734702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670268734702 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "StackMachine_sim " "Elaborating entity \"StackMachine_sim\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670268735730 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "StackMachine inst " "Block or symbol \"StackMachine\" of instance \"inst\" overlaps another block or symbol" {  } { { "StackMachine_sim.bdf" "" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/StackMachine_sim.bdf" { { 32 320 528 672 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670268735757 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst27 " "Primitive \"GND\" of instance \"inst27\" not used" {  } { { "StackMachine_sim.bdf" "" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/StackMachine_sim.bdf" { { 608 840 872 640 "inst27" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1670268735762 ""}
{ "Warning" "WSGN_SEARCH_FILE" "stackmachine.bdf 1 1 " "Using design file stackmachine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 StackMachine " "Found entity 1: StackMachine" {  } { { "stackmachine.bdf" "" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/stackmachine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268735818 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670268735818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StackMachine StackMachine:inst " "Elaborating entity \"StackMachine\" for hierarchy \"StackMachine:inst\"" {  } { { "StackMachine_sim.bdf" "inst" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/StackMachine_sim.bdf" { { 32 320 528 672 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268735819 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AddressRegs inst " "Block or symbol \"AddressRegs\" of instance \"inst\" overlaps another block or symbol" {  } { { "stackmachine.bdf" "" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/stackmachine.bdf" { { 24 112 296 376 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670268735843 ""}
{ "Warning" "WSGN_SEARCH_FILE" "busctrll.bdf 1 1 " "Using design file busctrll.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 busctrll " "Found entity 1: busctrll" {  } { { "busctrll.bdf" "" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/busctrll.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268735870 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670268735870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busctrll StackMachine:inst\|busctrll:inst2 " "Elaborating entity \"busctrll\" for hierarchy \"StackMachine:inst\|busctrll:inst2\"" {  } { { "stackmachine.bdf" "inst2" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/stackmachine.bdf" { { 8 712 872 168 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268735870 ""}
{ "Warning" "WSGN_SEARCH_FILE" "busstate.tdf 1 1 " "Using design file busstate.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BusState " "Found entity 1: BusState" {  } { { "busstate.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/busstate.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268735909 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670268735909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busstate StackMachine:inst\|busctrll:inst2\|busstate:51 " "Elaborating entity \"busstate\" for hierarchy \"StackMachine:inst\|busctrll:inst2\|busstate:51\"" {  } { { "busctrll.bdf" "51" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/busctrll.bdf" { { 408 304 416 504 "51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268735909 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wire16.tdf 1 1 " "Using design file wire16.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Wire16 " "Found entity 1: Wire16" {  } { { "wire16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/wire16.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268735955 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670268735955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wire16 StackMachine:inst\|busctrll:inst2\|Wire16:inst " "Elaborating entity \"Wire16\" for hierarchy \"StackMachine:inst\|busctrll:inst2\|Wire16:inst\"" {  } { { "busctrll.bdf" "inst" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/busctrll.bdf" { { 272 456 520 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268735956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and StackMachine:inst\|busctrll:inst2\|Wire16:inst\|lpm_and:lpm_and_component " "Elaborating entity \"lpm_and\" for hierarchy \"StackMachine:inst\|busctrll:inst2\|Wire16:inst\|lpm_and:lpm_and_component\"" {  } { { "wire16.tdf" "lpm_and_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/wire16.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268736003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|busctrll:inst2\|Wire16:inst\|lpm_and:lpm_and_component " "Elaborated megafunction instantiation \"StackMachine:inst\|busctrll:inst2\|Wire16:inst\|lpm_and:lpm_and_component\"" {  } { { "wire16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/wire16.tdf" 47 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268736005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|busctrll:inst2\|Wire16:inst\|lpm_and:lpm_and_component " "Instantiated megafunction \"StackMachine:inst\|busctrll:inst2\|Wire16:inst\|lpm_and:lpm_and_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_AND " "Parameter \"LPM_TYPE\" = \"LPM_AND\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268736006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268736006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 1 " "Parameter \"LPM_SIZE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268736006 ""}  } { { "wire16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/wire16.tdf" 47 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670268736006 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pass16.tdf 1 1 " "Using design file pass16.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Pass16 " "Found entity 1: Pass16" {  } { { "pass16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/pass16.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268736050 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670268736050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pass16 StackMachine:inst\|busctrll:inst2\|Pass16:28 " "Elaborating entity \"Pass16\" for hierarchy \"StackMachine:inst\|busctrll:inst2\|Pass16:28\"" {  } { { "busctrll.bdf" "28" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/busctrll.bdf" { { 128 424 504 168 "28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268736050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri StackMachine:inst\|busctrll:inst2\|Pass16:28\|lpm_bustri:lpm_bustri_component " "Elaborating entity \"lpm_bustri\" for hierarchy \"StackMachine:inst\|busctrll:inst2\|Pass16:28\|lpm_bustri:lpm_bustri_component\"" {  } { { "pass16.tdf" "lpm_bustri_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/pass16.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268736090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|busctrll:inst2\|Pass16:28\|lpm_bustri:lpm_bustri_component " "Elaborated megafunction instantiation \"StackMachine:inst\|busctrll:inst2\|Pass16:28\|lpm_bustri:lpm_bustri_component\"" {  } { { "pass16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/pass16.tdf" 48 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268736099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|busctrll:inst2\|Pass16:28\|lpm_bustri:lpm_bustri_component " "Instantiated megafunction \"StackMachine:inst\|busctrll:inst2\|Pass16:28\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268736099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268736099 ""}  } { { "pass16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/pass16.tdf" 48 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670268736099 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg16.tdf 1 1 " "Using design file reg16.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reg16 " "Found entity 1: Reg16" {  } { { "reg16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/reg16.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268736142 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670268736142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg16 StackMachine:inst\|busctrll:inst2\|Reg16:47 " "Elaborating entity \"Reg16\" for hierarchy \"StackMachine:inst\|busctrll:inst2\|Reg16:47\"" {  } { { "busctrll.bdf" "47" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/busctrll.bdf" { { 112 232 376 208 "47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268736158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\"" {  } { { "reg16.tdf" "lpm_ff_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/reg16.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268736222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\"" {  } { { "reg16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/reg16.tdf" 50 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268736225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268736225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268736225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268736225 ""}  } { { "reg16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/reg16.tdf" 50 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670268736225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlLogic_vhdl StackMachine:inst\|ControlLogic_vhdl:inst5 " "Elaborating entity \"ControlLogic_vhdl\" for hierarchy \"StackMachine:inst\|ControlLogic_vhdl:inst5\"" {  } { { "stackmachine.bdf" "inst5" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/stackmachine.bdf" { { 176 712 912 672 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268736228 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.bdf 1 1 " "Using design file alu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.bdf" "" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268736380 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670268736380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU StackMachine:inst\|ALU:inst4 " "Elaborating entity \"ALU\" for hierarchy \"StackMachine:inst\|ALU:inst4\"" {  } { { "stackmachine.bdf" "inst4" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/stackmachine.bdf" { { 352 384 544 480 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268736381 ""}
{ "Warning" "WSGN_SEARCH_FILE" "statusflag.tdf 1 1 " "Using design file statusflag.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 StatusFlag " "Found entity 1: StatusFlag" {  } { { "statusflag.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/statusflag.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268736433 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670268736433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StatusFlag StackMachine:inst\|ALU:inst4\|StatusFlag:inst8 " "Elaborating entity \"StatusFlag\" for hierarchy \"StackMachine:inst\|ALU:inst4\|StatusFlag:inst8\"" {  } { { "alu.bdf" "inst8" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/alu.bdf" { { 352 824 968 448 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268736433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff StackMachine:inst\|ALU:inst4\|StatusFlag:inst8\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"StackMachine:inst\|ALU:inst4\|StatusFlag:inst8\|lpm_ff:lpm_ff_component\"" {  } { { "statusflag.tdf" "lpm_ff_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/statusflag.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268736438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|ALU:inst4\|StatusFlag:inst8\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"StackMachine:inst\|ALU:inst4\|StatusFlag:inst8\|lpm_ff:lpm_ff_component\"" {  } { { "statusflag.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/statusflag.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268736453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|ALU:inst4\|StatusFlag:inst8\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"StackMachine:inst\|ALU:inst4\|StatusFlag:inst8\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268736453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268736453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268736453 ""}  } { { "statusflag.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/statusflag.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670268736453 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comp16.tdf 1 1 " "Using design file comp16.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Comp16 " "Found entity 1: Comp16" {  } { { "comp16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/comp16.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268736484 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670268736484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comp16 StackMachine:inst\|ALU:inst4\|Comp16:inst6 " "Elaborating entity \"Comp16\" for hierarchy \"StackMachine:inst\|ALU:inst4\|Comp16:inst6\"" {  } { { "alu.bdf" "inst6" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/alu.bdf" { { 328 672 800 424 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268736485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare StackMachine:inst\|ALU:inst4\|Comp16:inst6\|lpm_compare:lpm_compare_component " "Elaborating entity \"lpm_compare\" for hierarchy \"StackMachine:inst\|ALU:inst4\|Comp16:inst6\|lpm_compare:lpm_compare_component\"" {  } { { "comp16.tdf" "lpm_compare_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/comp16.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268736582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|ALU:inst4\|Comp16:inst6\|lpm_compare:lpm_compare_component " "Elaborated megafunction instantiation \"StackMachine:inst\|ALU:inst4\|Comp16:inst6\|lpm_compare:lpm_compare_component\"" {  } { { "comp16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/comp16.tdf" 48 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268736585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|ALU:inst4\|Comp16:inst6\|lpm_compare:lpm_compare_component " "Instantiated megafunction \"StackMachine:inst\|ALU:inst4\|Comp16:inst6\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COMPARE " "Parameter \"LPM_TYPE\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268736586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268736586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268736586 ""}  } { { "comp16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/comp16.tdf" 48 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670268736586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0gg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0gg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0gg " "Found entity 1: cmpr_0gg" {  } { { "db/cmpr_0gg.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/db/cmpr_0gg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268736684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670268736684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0gg StackMachine:inst\|ALU:inst4\|Comp16:inst6\|lpm_compare:lpm_compare_component\|cmpr_0gg:auto_generated " "Elaborating entity \"cmpr_0gg\" for hierarchy \"StackMachine:inst\|ALU:inst4\|Comp16:inst6\|lpm_compare:lpm_compare_component\|cmpr_0gg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268736685 ""}
{ "Warning" "WSGN_SEARCH_FILE" "zero16.tdf 1 1 " "Using design file zero16.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Zero16 " "Found entity 1: Zero16" {  } { { "zero16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/zero16.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268736732 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670268736732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zero16 StackMachine:inst\|ALU:inst4\|Zero16:inst7 " "Elaborating entity \"Zero16\" for hierarchy \"StackMachine:inst\|ALU:inst4\|Zero16:inst7\"" {  } { { "alu.bdf" "inst7" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/alu.bdf" { { 296 576 640 344 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268736733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant StackMachine:inst\|ALU:inst4\|Zero16:inst7\|lpm_constant:lpm_constant_component " "Elaborating entity \"lpm_constant\" for hierarchy \"StackMachine:inst\|ALU:inst4\|Zero16:inst7\|lpm_constant:lpm_constant_component\"" {  } { { "zero16.tdf" "lpm_constant_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/zero16.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268736793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|ALU:inst4\|Zero16:inst7\|lpm_constant:lpm_constant_component " "Elaborated megafunction instantiation \"StackMachine:inst\|ALU:inst4\|Zero16:inst7\|lpm_constant:lpm_constant_component\"" {  } { { "zero16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/zero16.tdf" 46 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268736795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|ALU:inst4\|Zero16:inst7\|lpm_constant:lpm_constant_component " "Instantiated megafunction \"StackMachine:inst\|ALU:inst4\|Zero16:inst7\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268736795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268736795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268736795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268736795 ""}  } { { "zero16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/zero16.tdf" 46 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670268736795 ""}
{ "Warning" "WSGN_SEARCH_FILE" "opdecode.tdf 1 1 " "Using design file opdecode.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 OpDecode " "Found entity 1: OpDecode" {  } { { "opdecode.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/opdecode.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268736837 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670268736837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OpDecode StackMachine:inst\|ALU:inst4\|OpDecode:inst2 " "Elaborating entity \"OpDecode\" for hierarchy \"StackMachine:inst\|ALU:inst4\|OpDecode:inst2\"" {  } { { "alu.bdf" "inst2" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/alu.bdf" { { 144 288 416 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268736838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode StackMachine:inst\|ALU:inst4\|OpDecode:inst2\|lpm_decode:lpm_decode_component " "Elaborating entity \"lpm_decode\" for hierarchy \"StackMachine:inst\|ALU:inst4\|OpDecode:inst2\|lpm_decode:lpm_decode_component\"" {  } { { "opdecode.tdf" "lpm_decode_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/opdecode.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268736901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|ALU:inst4\|OpDecode:inst2\|lpm_decode:lpm_decode_component " "Elaborated megafunction instantiation \"StackMachine:inst\|ALU:inst4\|OpDecode:inst2\|lpm_decode:lpm_decode_component\"" {  } { { "opdecode.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/opdecode.tdf" 54 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268736903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|ALU:inst4\|OpDecode:inst2\|lpm_decode:lpm_decode_component " "Instantiated megafunction \"StackMachine:inst\|ALU:inst4\|OpDecode:inst2\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268736903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268736903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 8 " "Parameter \"LPM_DECODES\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268736903 ""}  } { { "opdecode.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/opdecode.tdf" 54 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670268736903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_04f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_04f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_04f " "Found entity 1: decode_04f" {  } { { "db/decode_04f.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/db/decode_04f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268737012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670268737012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_04f StackMachine:inst\|ALU:inst4\|OpDecode:inst2\|lpm_decode:lpm_decode_component\|decode_04f:auto_generated " "Elaborating entity \"decode_04f\" for hierarchy \"StackMachine:inst\|ALU:inst4\|OpDecode:inst2\|lpm_decode:lpm_decode_component\|decode_04f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268737013 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder8.tdf 1 1 " "Using design file adder8.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Adder8 " "Found entity 1: Adder8" {  } { { "adder8.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/adder8.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268737054 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670268737054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder8 StackMachine:inst\|ALU:inst4\|Adder8:inst " "Elaborating entity \"Adder8\" for hierarchy \"StackMachine:inst\|ALU:inst4\|Adder8:inst\"" {  } { { "alu.bdf" "inst" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/alu.bdf" { { 32 536 696 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268737055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "adder8.tdf" "lpm_add_sub_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/adder8.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268737131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "adder8.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/adder8.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268737161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268737161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268737161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268737161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268737161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268737161 ""}  } { { "adder8.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/adder8.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670268737161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r9g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r9g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r9g " "Found entity 1: add_sub_r9g" {  } { { "db/add_sub_r9g.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/db/add_sub_r9g.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268737261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670268737261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_r9g StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated " "Elaborating entity \"add_sub_r9g\" for hierarchy \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268737262 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shift16.tdf 1 1 " "Using design file shift16.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Shift16 " "Found entity 1: Shift16" {  } { { "shift16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/shift16.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268737333 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670268737333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift16 StackMachine:inst\|ALU:inst4\|Shift16:inst10 " "Elaborating entity \"Shift16\" for hierarchy \"StackMachine:inst\|ALU:inst4\|Shift16:inst10\"" {  } { { "alu.bdf" "inst10" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/alu.bdf" { { 472 520 688 568 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268737334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift StackMachine:inst\|ALU:inst4\|Shift16:inst10\|lpm_clshift:lpm_clshift_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"StackMachine:inst\|ALU:inst4\|Shift16:inst10\|lpm_clshift:lpm_clshift_component\"" {  } { { "shift16.tdf" "lpm_clshift_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/shift16.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268737393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|ALU:inst4\|Shift16:inst10\|lpm_clshift:lpm_clshift_component " "Elaborated megafunction instantiation \"StackMachine:inst\|ALU:inst4\|Shift16:inst10\|lpm_clshift:lpm_clshift_component\"" {  } { { "shift16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/shift16.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268737403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|ALU:inst4\|Shift16:inst10\|lpm_clshift:lpm_clshift_component " "Instantiated megafunction \"StackMachine:inst\|ALU:inst4\|Shift16:inst10\|lpm_clshift:lpm_clshift_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CLSHIFT " "Parameter \"LPM_TYPE\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268737403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE ARITHMETIC " "Parameter \"LPM_SHIFTTYPE\" = \"ARITHMETIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268737403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268737403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 1 " "Parameter \"LPM_WIDTHDIST\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268737403 ""}  } { { "shift16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/shift16.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670268737403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_cuc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_cuc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_cuc " "Found entity 1: lpm_clshift_cuc" {  } { { "db/lpm_clshift_cuc.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/db/lpm_clshift_cuc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268737434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670268737434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_cuc StackMachine:inst\|ALU:inst4\|Shift16:inst10\|lpm_clshift:lpm_clshift_component\|lpm_clshift_cuc:auto_generated " "Elaborating entity \"lpm_clshift_cuc\" for hierarchy \"StackMachine:inst\|ALU:inst4\|Shift16:inst10\|lpm_clshift:lpm_clshift_component\|lpm_clshift_cuc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268737435 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addressregs.bdf 1 1 " "Using design file addressregs.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AddressRegs " "Found entity 1: AddressRegs" {  } { { "addressregs.bdf" "" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/addressregs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268737476 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670268737476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressRegs StackMachine:inst\|AddressRegs:inst " "Elaborating entity \"AddressRegs\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\"" {  } { { "stackmachine.bdf" "inst" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/stackmachine.bdf" { { 24 112 296 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268737477 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "LD_XR " "Pin \"LD_XR\" overlaps another pin, block, or symbol" {  } { { "addressregs.bdf" "" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/addressregs.bdf" { { 8 552 720 24 "LD_XR" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670268737478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XPReg StackMachine:inst\|AddressRegs:inst\|XPReg:inst1 " "Elaborating entity \"XPReg\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|XPReg:inst1\"" {  } { { "addressregs.bdf" "inst1" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/addressregs.bdf" { { -16 720 880 144 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268737479 ""}
{ "Warning" "WSGN_SEARCH_FILE" "xp16.tdf 1 1 " "Using design file xp16.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 XP16 " "Found entity 1: XP16" {  } { { "xp16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/xp16.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268737515 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670268737515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XP16 StackMachine:inst\|AddressRegs:inst\|XPReg:inst1\|XP16:inst " "Elaborating entity \"XP16\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|XPReg:inst1\|XP16:inst\"" {  } { { "XPReg.bdf" "inst" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/XPReg.bdf" { { 80 448 592 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268737516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter StackMachine:inst\|AddressRegs:inst\|XPReg:inst1\|XP16:inst\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|XPReg:inst1\|XP16:inst\|lpm_counter:lpm_counter_component\"" {  } { { "xp16.tdf" "lpm_counter_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/xp16.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268737642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|AddressRegs:inst\|XPReg:inst1\|XP16:inst\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"StackMachine:inst\|AddressRegs:inst\|XPReg:inst1\|XP16:inst\|lpm_counter:lpm_counter_component\"" {  } { { "xp16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/xp16.tdf" 52 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268737666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|AddressRegs:inst\|XPReg:inst1\|XP16:inst\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"StackMachine:inst\|AddressRegs:inst\|XPReg:inst1\|XP16:inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268737667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268737667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268737667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_USED " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268737667 ""}  } { { "xp16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/xp16.tdf" 52 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670268737667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0di.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0di.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0di " "Found entity 1: cntr_0di" {  } { { "db/cntr_0di.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/db/cntr_0di.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268737767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670268737767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0di StackMachine:inst\|AddressRegs:inst\|XPReg:inst1\|XP16:inst\|lpm_counter:lpm_counter_component\|cntr_0di:auto_generated " "Elaborating entity \"cntr_0di\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|XPReg:inst1\|XP16:inst\|lpm_counter:lpm_counter_component\|cntr_0di:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268737769 ""}
{ "Warning" "WSGN_SEARCH_FILE" "accmod.tdf 1 1 " "Using design file accmod.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ACCMod " "Found entity 1: ACCMod" {  } { { "accmod.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/accmod.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268737861 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670268737861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACCMod StackMachine:inst\|AddressRegs:inst\|XPReg:inst1\|ACCMod:inst13 " "Elaborating entity \"ACCMod\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|XPReg:inst1\|ACCMod:inst13\"" {  } { { "XPReg.bdf" "inst13" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/XPReg.bdf" { { 280 648 800 376 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268737862 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc16.tdf 1 1 " "Using design file pc16.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC16 " "Found entity 1: PC16" {  } { { "pc16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/pc16.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268737953 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670268737953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC16 StackMachine:inst\|AddressRegs:inst\|PC16:PCReg " "Elaborating entity \"PC16\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|PC16:PCReg\"" {  } { { "addressregs.bdf" "PCReg" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/addressregs.bdf" { { 0 192 336 144 "PCReg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268737954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter StackMachine:inst\|AddressRegs:inst\|PC16:PCReg\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|PC16:PCReg\|lpm_counter:lpm_counter_component\"" {  } { { "pc16.tdf" "lpm_counter_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/pc16.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268738010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|AddressRegs:inst\|PC16:PCReg\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"StackMachine:inst\|AddressRegs:inst\|PC16:PCReg\|lpm_counter:lpm_counter_component\"" {  } { { "pc16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/pc16.tdf" 51 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268738015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|AddressRegs:inst\|PC16:PCReg\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"StackMachine:inst\|AddressRegs:inst\|PC16:PCReg\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268738015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268738015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268738015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268738015 ""}  } { { "pc16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/pc16.tdf" 51 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670268738015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_llj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_llj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_llj " "Found entity 1: cntr_llj" {  } { { "db/cntr_llj.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/db/cntr_llj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268738100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670268738100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_llj StackMachine:inst\|AddressRegs:inst\|PC16:PCReg\|lpm_counter:lpm_counter_component\|cntr_llj:auto_generated " "Elaborating entity \"cntr_llj\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|PC16:PCReg\|lpm_counter:lpm_counter_component\|cntr_llj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268738101 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spreg.bdf 1 1 " "Using design file spreg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SPReg " "Found entity 1: SPReg" {  } { { "spreg.bdf" "" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/spreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268738157 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670268738157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPReg StackMachine:inst\|AddressRegs:inst\|SPReg:inst18 " "Elaborating entity \"SPReg\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\"" {  } { { "addressregs.bdf" "inst18" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/addressregs.bdf" { { 176 192 376 336 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268738158 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spctrl.tdf 1 1 " "Using design file spctrl.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SPCtrl " "Found entity 1: SPCtrl" {  } { { "spctrl.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/spctrl.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268738194 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670268738194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPCtrl StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SPCtrl:inst4 " "Elaborating entity \"SPCtrl\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SPCtrl:inst4\"" {  } { { "spreg.bdf" "inst4" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/spreg.bdf" { { 200 248 432 328 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268738194 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sp16.tdf 1 1 " "Using design file sp16.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SP16 " "Found entity 1: SP16" {  } { { "sp16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/sp16.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268738231 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670268738231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP16 StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SP16:inst " "Elaborating entity \"SP16\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SP16:inst\"" {  } { { "spreg.bdf" "inst" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/spreg.bdf" { { -8 232 376 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268738232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SP16:inst\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SP16:inst\|lpm_counter:lpm_counter_component\"" {  } { { "sp16.tdf" "lpm_counter_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/sp16.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268738244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SP16:inst\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SP16:inst\|lpm_counter:lpm_counter_component\"" {  } { { "sp16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/sp16.tdf" 52 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268738293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SP16:inst\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SP16:inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268738293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268738293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268738293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 20479 " "Parameter \"LPM_AVALUE\" = \"20479\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268738293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_USED " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268738293 ""}  } { { "sp16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/sp16.tdf" 52 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670268738293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jpj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jpj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jpj " "Found entity 1: cntr_jpj" {  } { { "db/cntr_jpj.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/db/cntr_jpj.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268738384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670268738384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jpj StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SP16:inst\|lpm_counter:lpm_counter_component\|cntr_jpj:auto_generated " "Elaborating entity \"cntr_jpj\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SP16:inst\|lpm_counter:lpm_counter_component\|cntr_jpj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268738385 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spinc16.tdf 1 1 " "Using design file spinc16.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SPInc16 " "Found entity 1: SPInc16" {  } { { "spinc16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/spinc16.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268738448 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670268738448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPInc16 StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SPInc16:inst1 " "Elaborating entity \"SPInc16\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SPInc16:inst1\"" {  } { { "spreg.bdf" "inst1" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/spreg.bdf" { { 120 736 896 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268738450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SPInc16:inst1\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SPInc16:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "spinc16.tdf" "lpm_add_sub_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/spinc16.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268738471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SPInc16:inst1\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SPInc16:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "spinc16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/spinc16.tdf" 47 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268738481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SPInc16:inst1\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SPInc16:inst1\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268738482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268738482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268738482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268738482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268738482 ""}  } { { "spinc16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/spinc16.tdf" 47 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670268738482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jmh " "Found entity 1: add_sub_jmh" {  } { { "db/add_sub_jmh.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/db/add_sub_jmh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268738562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670268738562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jmh StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SPInc16:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_jmh:auto_generated " "Elaborating entity \"add_sub_jmh\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SPInc16:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_jmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268738563 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dataregs.bdf 1 1 " "Using design file dataregs.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DataRegs " "Found entity 1: DataRegs" {  } { { "dataregs.bdf" "" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/dataregs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268738602 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670268738602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegs StackMachine:inst\|DataRegs:inst1 " "Elaborating entity \"DataRegs\" for hierarchy \"StackMachine:inst\|DataRegs:inst1\"" {  } { { "stackmachine.bdf" "inst1" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/stackmachine.bdf" { { 24 416 592 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268738603 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acc16.tdf 1 1 " "Using design file acc16.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ACC16 " "Found entity 1: ACC16" {  } { { "acc16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/acc16.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268738637 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670268738637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC16 StackMachine:inst\|DataRegs:inst1\|ACC16:ACC " "Elaborating entity \"ACC16\" for hierarchy \"StackMachine:inst\|DataRegs:inst1\|ACC16:ACC\"" {  } { { "dataregs.bdf" "ACC" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/dataregs.bdf" { { 128 224 368 304 "ACC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268738638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter StackMachine:inst\|DataRegs:inst1\|ACC16:ACC\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"StackMachine:inst\|DataRegs:inst1\|ACC16:ACC\|lpm_counter:lpm_counter_component\"" {  } { { "acc16.tdf" "lpm_counter_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/acc16.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268738654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|DataRegs:inst1\|ACC16:ACC\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"StackMachine:inst\|DataRegs:inst1\|ACC16:ACC\|lpm_counter:lpm_counter_component\"" {  } { { "acc16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/acc16.tdf" 53 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268738684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|DataRegs:inst1\|ACC16:ACC\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"StackMachine:inst\|DataRegs:inst1\|ACC16:ACC\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268738684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268738684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268738684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_USED " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268738684 ""}  } { { "acc16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/acc16.tdf" 53 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670268738684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/db/cntr_kri.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268738767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670268738767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kri StackMachine:inst\|DataRegs:inst1\|ACC16:ACC\|lpm_counter:lpm_counter_component\|cntr_kri:auto_generated " "Elaborating entity \"cntr_kri\" for hierarchy \"StackMachine:inst\|DataRegs:inst1\|ACC16:ACC\|lpm_counter:lpm_counter_component\|cntr_kri:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268738768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRReg StackMachine:inst\|DataRegs:inst1\|IRReg:inst8 " "Elaborating entity \"IRReg\" for hierarchy \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\"" {  } { { "dataregs.bdf" "inst8" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/dataregs.bdf" { { 8 752 896 136 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268738812 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wire8.tdf 1 1 " "Using design file wire8.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Wire8 " "Found entity 1: Wire8" {  } { { "wire8.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/wire8.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268738855 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670268738855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wire8 StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Wire8:inst3 " "Elaborating entity \"Wire8\" for hierarchy \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Wire8:inst3\"" {  } { { "IRReg.bdf" "inst3" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/IRReg.bdf" { { 144 504 568 208 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268738856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Wire8:inst3\|lpm_and:lpm_and_component " "Elaborating entity \"lpm_and\" for hierarchy \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Wire8:inst3\|lpm_and:lpm_and_component\"" {  } { { "wire8.tdf" "lpm_and_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/wire8.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268738861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Wire8:inst3\|lpm_and:lpm_and_component " "Elaborated megafunction instantiation \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Wire8:inst3\|lpm_and:lpm_and_component\"" {  } { { "wire8.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/wire8.tdf" 47 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268738863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Wire8:inst3\|lpm_and:lpm_and_component " "Instantiated megafunction \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Wire8:inst3\|lpm_and:lpm_and_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_AND " "Parameter \"LPM_TYPE\" = \"LPM_AND\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268738863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268738863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 1 " "Parameter \"LPM_SIZE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268738863 ""}  } { { "wire8.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/wire8.tdf" 47 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670268738863 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8.tdf 1 1 " "Using design file mux8.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8 " "Found entity 1: Mux8" {  } { { "mux8.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/mux8.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268738906 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670268738906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8 StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Mux8:inst1 " "Elaborating entity \"Mux8\" for hierarchy \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Mux8:inst1\"" {  } { { "IRReg.bdf" "inst1" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/IRReg.bdf" { { 184 752 888 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268738906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Mux8:inst1\|lpm_mux:lpm_mux_component " "Elaborating entity \"lpm_mux\" for hierarchy \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Mux8:inst1\|lpm_mux:lpm_mux_component\"" {  } { { "mux8.tdf" "lpm_mux_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/mux8.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268738992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Mux8:inst1\|lpm_mux:lpm_mux_component " "Elaborated megafunction instantiation \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Mux8:inst1\|lpm_mux:lpm_mux_component\"" {  } { { "mux8.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/mux8.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268738994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Mux8:inst1\|lpm_mux:lpm_mux_component " "Instantiated megafunction \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Mux8:inst1\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268738995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268738995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268738995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268738995 ""}  } { { "mux8.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/mux8.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670268738995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0kc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kc " "Found entity 1: mux_0kc" {  } { { "db/mux_0kc.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/db/mux_0kc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268739079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670268739079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0kc StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Mux8:inst1\|lpm_mux:lpm_mux_component\|mux_0kc:auto_generated " "Elaborating entity \"mux_0kc\" for hierarchy \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Mux8:inst1\|lpm_mux:lpm_mux_component\|mux_0kc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268739080 ""}
{ "Warning" "WSGN_SEARCH_FILE" "zero8.tdf 1 1 " "Using design file zero8.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Zero8 " "Found entity 1: Zero8" {  } { { "zero8.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/zero8.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268739116 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670268739116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zero8 StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Zero8:inst4 " "Elaborating entity \"Zero8\" for hierarchy \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Zero8:inst4\"" {  } { { "IRReg.bdf" "inst4" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/IRReg.bdf" { { 240 664 728 288 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268739117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Zero8:inst4\|lpm_constant:lpm_constant_component " "Elaborating entity \"lpm_constant\" for hierarchy \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Zero8:inst4\|lpm_constant:lpm_constant_component\"" {  } { { "zero8.tdf" "lpm_constant_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/zero8.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268739131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Zero8:inst4\|lpm_constant:lpm_constant_component " "Elaborated megafunction instantiation \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Zero8:inst4\|lpm_constant:lpm_constant_component\"" {  } { { "zero8.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/zero8.tdf" 46 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268739133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Zero8:inst4\|lpm_constant:lpm_constant_component " "Instantiated megafunction \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Zero8:inst4\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739133 ""}  } { { "zero8.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/zero8.tdf" 46 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670268739133 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ff.tdf 1 1 " "Using design file ff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FF " "Found entity 1: FF" {  } { { "ff.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/ff.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268739162 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670268739162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|FF:inst7 " "Elaborating entity \"FF\" for hierarchy \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|FF:inst7\"" {  } { { "IRReg.bdf" "inst7" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/IRReg.bdf" { { 184 664 728 232 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268739163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|FF:inst7\|lpm_constant:lpm_constant_component " "Elaborating entity \"lpm_constant\" for hierarchy \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|FF:inst7\|lpm_constant:lpm_constant_component\"" {  } { { "ff.tdf" "lpm_constant_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/ff.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268739170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|FF:inst7\|lpm_constant:lpm_constant_component " "Elaborated megafunction instantiation \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|FF:inst7\|lpm_constant:lpm_constant_component\"" {  } { { "ff.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/ff.tdf" 46 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268739173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|FF:inst7\|lpm_constant:lpm_constant_component " "Instantiated megafunction \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|FF:inst7\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 255 " "Parameter \"LPM_CVALUE\" = \"255\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739173 ""}  } { { "ff.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/ff.tdf" 46 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670268739173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemDec MemDec:inst25 " "Elaborating entity \"MemDec\" for hierarchy \"MemDec:inst25\"" {  } { { "StackMachine_sim.bdf" "inst25" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/StackMachine_sim.bdf" { { 240 96 248 368 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268739180 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decode2.tdf 1 1 " "Using design file decode2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decode2 " "Found entity 1: Decode2" {  } { { "decode2.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/decode2.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268739221 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670268739221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode2 MemDec:inst25\|Decode2:inst " "Elaborating entity \"Decode2\" for hierarchy \"MemDec:inst25\|Decode2:inst\"" {  } { { "MemDec.bdf" "inst" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/MemDec.bdf" { { 144 256 384 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268739222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode MemDec:inst25\|Decode2:inst\|lpm_decode:lpm_decode_component " "Elaborating entity \"lpm_decode\" for hierarchy \"MemDec:inst25\|Decode2:inst\|lpm_decode:lpm_decode_component\"" {  } { { "decode2.tdf" "lpm_decode_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/decode2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268739238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemDec:inst25\|Decode2:inst\|lpm_decode:lpm_decode_component " "Elaborated megafunction instantiation \"MemDec:inst25\|Decode2:inst\|lpm_decode:lpm_decode_component\"" {  } { { "decode2.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/decode2.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268739240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemDec:inst25\|Decode2:inst\|lpm_decode:lpm_decode_component " "Instantiated megafunction \"MemDec:inst25\|Decode2:inst\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 4 " "Parameter \"LPM_DECODES\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739241 ""}  } { { "decode2.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/decode2.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670268739241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_r3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_r3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_r3f " "Found entity 1: decode_r3f" {  } { { "db/decode_r3f.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/db/decode_r3f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268739321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670268739321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_r3f MemDec:inst25\|Decode2:inst\|lpm_decode:lpm_decode_component\|decode_r3f:auto_generated " "Elaborating entity \"decode_r3f\" for hierarchy \"MemDec:inst25\|Decode2:inst\|lpm_decode:lpm_decode_component\|decode_r3f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268739322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CodeROM CodeROM:inst2 " "Elaborating entity \"CodeROM\" for hierarchy \"CodeROM:inst2\"" {  } { { "StackMachine_sim.bdf" "inst2" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/StackMachine_sim.bdf" { { 344 880 1096 488 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268739335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CodeROM:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CodeROM:inst2\|altsyncram:altsyncram_component\"" {  } { { "CodeROM.v" "altsyncram_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/CodeROM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268739523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CodeROM:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CodeROM:inst2\|altsyncram:altsyncram_component\"" {  } { { "CodeROM.v" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/CodeROM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268739570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CodeROM:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"CodeROM:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TestCode.mif " "Parameter \"init_file\" = \"TestCode.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739570 ""}  } { { "CodeROM.v" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/CodeROM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670268739570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m9h1 " "Found entity 1: altsyncram_m9h1" {  } { { "db/altsyncram_m9h1.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/db/altsyncram_m9h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268739658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670268739658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m9h1 CodeROM:inst2\|altsyncram:altsyncram_component\|altsyncram_m9h1:auto_generated " "Elaborating entity \"altsyncram_m9h1\" for hierarchy \"CodeROM:inst2\|altsyncram:altsyncram_component\|altsyncram_m9h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268739659 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 128 D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/TestCode.mif " "Memory depth (4096) in the design file differs from memory depth (128) in the Memory Initialization File \"D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/TestCode.mif\" -- setting initial value for remaining addresses to 0" {  } { { "CodeROM.v" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/CodeROM.v" 85 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1670268739679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRAM DataRAM:inst8 " "Elaborating entity \"DataRAM\" for hierarchy \"DataRAM:inst8\"" {  } { { "StackMachine_sim.bdf" "inst8" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/StackMachine_sim.bdf" { { 64 904 1120 208 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268739732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataRAM:inst8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataRAM:inst8\|altsyncram:altsyncram_component\"" {  } { { "DataRAM.v" "altsyncram_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/DataRAM.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268739768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataRAM:inst8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataRAM:inst8\|altsyncram:altsyncram_component\"" {  } { { "DataRAM.v" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/DataRAM.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268739772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataRAM:inst8\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataRAM:inst8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670268739772 ""}  } { { "DataRAM.v" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/DataRAM.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670268739772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_34m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_34m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_34m1 " "Found entity 1: altsyncram_34m1" {  } { { "db/altsyncram_34m1.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/db/altsyncram_34m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670268739860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670268739860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_34m1 DataRAM:inst8\|altsyncram:altsyncram_component\|altsyncram_34m1:auto_generated " "Elaborating entity \"altsyncram_34m1\" for hierarchy \"DataRAM:inst8\|altsyncram:altsyncram_component\|altsyncram_34m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268739862 ""}
{ "Warning" "WSMP_SMP_MACHINE_NON_UNIQUE_CODE_WARN" "\|StackMachine_sim\|StackMachine:inst\|busctrll:inst2\|BusState:51\|IDLE \|StackMachine_sim\|StackMachine:inst\|busctrll:inst2\|BusState:51\|HOLD " "State bit assignments are not unique for state \"\|StackMachine_sim\|StackMachine:inst\|busctrll:inst2\|BusState:51\|IDLE\" and state \"\|StackMachine_sim\|StackMachine:inst\|busctrll:inst2\|BusState:51\|HOLD\"" {  } { { "busstate.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/busstate.tdf" 8 2 0 } }  } 0 284004 "State bit assignments are not unique for state \"%1!s!\" and state \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268741129 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[15\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[15\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[15\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[15\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[14\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[14\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[13\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[13\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[12\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[12\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[11\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[11\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[10\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[10\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[9\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[9\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[8\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[8\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[7\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[6\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[5\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[4\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[3\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[2\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[1\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[0\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[14\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[14\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[14\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[13\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[13\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[13\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|Pass16:inst2\|lpm_bustri:lpm_bustri_component\|dout\[15\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[15\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|Pass16:inst2\|lpm_bustri:lpm_bustri_component\|dout\[15\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[15\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[12\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[12\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[12\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[11\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[11\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[11\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[10\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[10\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[10\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[9\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[9\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[8\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[8\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[8\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[7\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[7\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[6\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[6\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[5\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[5\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[4\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[4\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[3\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[2\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[2\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[1\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[1\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[0\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[0\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[15\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[15\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[15\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[15\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[14\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[14\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[14\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[13\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[13\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[13\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[12\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[12\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[12\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[11\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[11\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[11\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[10\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[10\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[10\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[9\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[9\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[8\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[8\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[8\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[7\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[7\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[6\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[6\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[5\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[5\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[4\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[4\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[3\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[2\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[2\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[1\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[1\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[0\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[0\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[15\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[15\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[15\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[15\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[14\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[14\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[13\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[13\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[12\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[12\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[11\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[11\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[10\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[10\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[9\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[9\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[8\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[8\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[7\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[6\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[5\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[4\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[3\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[2\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[1\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[0\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670268741698 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1670268741698 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670268742342 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670268743793 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670268744647 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670268744647 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "760 " "Implemented 760 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670268746118 ""} { "Info" "ICUT_CUT_TM_OPINS" "150 " "Implemented 150 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670268746118 ""} { "Info" "ICUT_CUT_TM_LCELLS" "576 " "Implemented 576 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670268746118 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670268746118 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670268746118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670268746250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 14:32:26 2022 " "Processing ended: Mon Dec 05 14:32:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670268746250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670268746250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670268746250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670268746250 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1670268751790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670268751791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 14:32:27 2022 " "Processing started: Mon Dec 05 14:32:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670268751791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670268751791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off StackMachine_sim -c StackMachine_sim " "Command: quartus_fit --read_settings_files=off --write_settings_files=off StackMachine_sim -c StackMachine_sim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670268751791 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1670268752274 ""}
{ "Info" "0" "" "Project  = StackMachine_sim" {  } {  } 0 0 "Project  = StackMachine_sim" 0 0 "Fitter" 0 0 1670268752277 ""}
{ "Info" "0" "" "Revision = StackMachine_sim" {  } {  } 0 0 "Revision = StackMachine_sim" 0 0 "Fitter" 0 0 1670268752278 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1670268752708 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1670268752709 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "StackMachine_sim 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"StackMachine_sim\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670268752752 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1670268752883 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1670268752883 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1670268753734 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1670268753871 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1670268754951 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1670268754984 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "152 152 " "No exact pin location assignment(s) for 152 pins of 152 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1670268755490 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1670268771232 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "inst9~CLKENA0 179 global CLKCTRL_G3 " "inst9~CLKENA0 with 179 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1670268772509 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1670268772509 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1670268772509 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "RESET~inputCLKENA0 193 global CLKCTRL_G8 " "RESET~inputCLKENA0 with 193 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1670268772511 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "MCLK~inputCLKENA0 34 global CLKCTRL_G9 " "MCLK~inputCLKENA0 with 34 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1670268772511 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1670268772511 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670268772512 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670268772554 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670268772556 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670268772560 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1670268772564 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1670268772564 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670268772566 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "StackMachine_sim.sdc " "Synopsys Design Constraints File file not found: 'StackMachine_sim.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1670268775289 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670268775291 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1670268775310 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1670268775312 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1670268775341 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1670268775341 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1670268775343 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1670268775343 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        inst9 " "   1.000        inst9" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1670268775343 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         MCLK " "   1.000         MCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1670268775343 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 StackMachine:inst\|busctrll:inst2\|BusState:51\|READING " "   1.000 StackMachine:inst\|busctrll:inst2\|BusState:51\|READING" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1670268775343 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1670268775343 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670268775477 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1670268775479 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670268775479 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:22 " "Fitter preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670268776073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670268788779 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1670268790332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:21 " "Fitter placement preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670268810474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670268830864 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670268856898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:26 " "Fitter placement operations ending: elapsed time is 00:00:26" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670268856898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670268861372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X67_Y11 X77_Y22 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X67_Y11 to location X77_Y22" {  } { { "loc" "" { Generic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X67_Y11 to location X77_Y22"} { { 12 { 0 ""} 67 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1670268877422 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670268877422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:33 " "Fitter routing operations ending: elapsed time is 00:00:33" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670268905411 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.41 " "Total time spent on timing analysis during the Fitter is 6.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1670268910251 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670268910330 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670268913372 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670268913373 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670268918627 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:20 " "Fitter post-fit operations ending: elapsed time is 00:00:20" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670268930208 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/StackMachine_sim.fit.smsg " "Generated suppressed messages file D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/StackMachine_sim.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670268931022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6711 " "Peak virtual memory: 6711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670268933399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 14:35:33 2022 " "Processing ended: Mon Dec 05 14:35:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670268933399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:06 " "Elapsed time: 00:03:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670268933399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:54 " "Total CPU time (on all processors): 00:04:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670268933399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670268933399 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670268940904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670268940905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 14:35:40 2022 " "Processing started: Mon Dec 05 14:35:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670268940905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670268940905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off StackMachine_sim -c StackMachine_sim " "Command: quartus_asm --read_settings_files=off --write_settings_files=off StackMachine_sim -c StackMachine_sim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670268940906 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1670268942956 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670268955370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670268956306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 14:35:56 2022 " "Processing ended: Mon Dec 05 14:35:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670268956306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670268956306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670268956306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670268956306 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670268957307 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670268959829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670268959830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 14:35:58 2022 " "Processing started: Mon Dec 05 14:35:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670268959830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670268959830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta StackMachine_sim -c StackMachine_sim " "Command: quartus_sta StackMachine_sim -c StackMachine_sim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670268959830 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1670268960355 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1670268962228 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1670268962228 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1670268962351 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1670268962351 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "StackMachine_sim.sdc " "Synopsys Design Constraints File file not found: 'StackMachine_sim.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1670268963870 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670268963870 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst9 inst9 " "create_clock -period 1.000 -name inst9 inst9" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670268963879 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MCLK MCLK " "create_clock -period 1.000 -name MCLK MCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670268963879 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name StackMachine:inst\|busctrll:inst2\|BusState:51\|READING StackMachine:inst\|busctrll:inst2\|BusState:51\|READING " "create_clock -period 1.000 -name StackMachine:inst\|busctrll:inst2\|BusState:51\|READING StackMachine:inst\|busctrll:inst2\|BusState:51\|READING" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670268963879 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670268963879 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1670268963904 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670268963906 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670268963913 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670268963983 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670268964193 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670268964193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.003 " "Worst-case setup slack is -12.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268964203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268964203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.003           -1649.370 inst9  " "  -12.003           -1649.370 inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268964203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.126            -173.250 StackMachine:inst\|busctrll:inst2\|BusState:51\|READING  " "  -11.126            -173.250 StackMachine:inst\|busctrll:inst2\|BusState:51\|READING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268964203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.254           -2485.972 MCLK  " "   -8.254           -2485.972 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268964203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670268964203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.110 " "Worst-case hold slack is -0.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268964264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268964264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.110              -0.110 inst9  " "   -0.110              -0.110 inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268964264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 MCLK  " "    0.126               0.000 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268964264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.932               0.000 StackMachine:inst\|busctrll:inst2\|BusState:51\|READING  " "    2.932               0.000 StackMachine:inst\|busctrll:inst2\|BusState:51\|READING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268964264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670268964264 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670268964301 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670268964337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268964350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268964350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166           -1727.081 MCLK  " "   -3.166           -1727.081 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268964350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -213.853 inst9  " "   -0.724            -213.853 inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268964350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -18.592 StackMachine:inst\|busctrll:inst2\|BusState:51\|READING  " "   -0.724             -18.592 StackMachine:inst\|busctrll:inst2\|BusState:51\|READING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268964350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670268964350 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1670268964353 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670268964407 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670268964492 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670268973223 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670268973623 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670268973677 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670268973677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.990 " "Worst-case setup slack is -11.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268973695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268973695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.990           -1639.391 inst9  " "  -11.990           -1639.391 inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268973695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.196            -174.500 StackMachine:inst\|busctrll:inst2\|BusState:51\|READING  " "  -11.196            -174.500 StackMachine:inst\|busctrll:inst2\|BusState:51\|READING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268973695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.968           -2397.779 MCLK  " "   -7.968           -2397.779 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268973695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670268973695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.409 " "Worst-case hold slack is -0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268973721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268973721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.409              -0.409 MCLK  " "   -0.409              -0.409 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268973721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.335              -0.335 inst9  " "   -0.335              -0.335 inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268973721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.181               0.000 StackMachine:inst\|busctrll:inst2\|BusState:51\|READING  " "    3.181               0.000 StackMachine:inst\|busctrll:inst2\|BusState:51\|READING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268973721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670268973721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670268973734 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670268973749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268973803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268973803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166           -1725.015 MCLK  " "   -3.166           -1725.015 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268973803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -213.805 inst9  " "   -0.724            -213.805 inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268973803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -18.797 StackMachine:inst\|busctrll:inst2\|BusState:51\|READING  " "   -0.724             -18.797 StackMachine:inst\|busctrll:inst2\|BusState:51\|READING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268973803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670268973803 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1670268973804 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670268973910 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670268974528 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670268979187 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670268980459 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670268980472 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670268980472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.193 " "Worst-case setup slack is -5.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268980585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268980585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.193            -686.056 inst9  " "   -5.193            -686.056 inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268980585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.377             -67.199 StackMachine:inst\|busctrll:inst2\|BusState:51\|READING  " "   -4.377             -67.199 StackMachine:inst\|busctrll:inst2\|BusState:51\|READING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268980585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.010            -907.512 MCLK  " "   -3.010            -907.512 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268980585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670268980585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.004 " "Worst-case hold slack is 0.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268980645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268980645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004               0.000 MCLK  " "    0.004               0.000 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268980645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 inst9  " "    0.184               0.000 inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268980645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.096               0.000 StackMachine:inst\|busctrll:inst2\|BusState:51\|READING  " "    1.096               0.000 StackMachine:inst\|busctrll:inst2\|BusState:51\|READING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268980645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670268980645 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670268980701 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670268980746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268980760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268980760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1134.388 MCLK  " "   -2.174           -1134.388 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268980760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.076              -0.292 StackMachine:inst\|busctrll:inst2\|BusState:51\|READING  " "   -0.076              -0.292 StackMachine:inst\|busctrll:inst2\|BusState:51\|READING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268980760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 inst9  " "    0.063               0.000 inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268980760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670268980760 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1670268980761 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670268980808 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670268981438 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670268981451 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670268981451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.538 " "Worst-case setup slack is -4.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268981585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268981585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.538            -600.684 inst9  " "   -4.538            -600.684 inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268981585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.134             -63.651 StackMachine:inst\|busctrll:inst2\|BusState:51\|READING  " "   -4.134             -63.651 StackMachine:inst\|busctrll:inst2\|BusState:51\|READING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268981585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.654            -793.527 MCLK  " "   -2.654            -793.527 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268981585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670268981585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.178 " "Worst-case hold slack is -0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268981675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268981675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.178              -1.848 MCLK  " "   -0.178              -1.848 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268981675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 inst9  " "    0.122               0.000 inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268981675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.161               0.000 StackMachine:inst\|busctrll:inst2\|BusState:51\|READING  " "    1.161               0.000 StackMachine:inst\|busctrll:inst2\|BusState:51\|READING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268981675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670268981675 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670268981696 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670268981727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268981776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268981776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1134.947 MCLK  " "   -2.174           -1134.947 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268981776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.043              -0.139 StackMachine:inst\|busctrll:inst2\|BusState:51\|READING  " "   -0.043              -0.139 StackMachine:inst\|busctrll:inst2\|BusState:51\|READING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268981776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.058               0.000 inst9  " "    0.058               0.000 inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670268981776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670268981776 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1670268981776 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670268987978 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670268988009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5270 " "Peak virtual memory: 5270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670268988458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 14:36:28 2022 " "Processing ended: Mon Dec 05 14:36:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670268988458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670268988458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670268988458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670268988458 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 117 s " "Quartus Prime Full Compilation was successful. 0 errors, 117 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670268989956 ""}
