

================================================================
== Vitis HLS Report for 'splitStrm'
================================================================
* Date:           Thu Jan 14 21:55:39 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Adler32Kernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.776 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_1  |        ?|        ?|         4|          1|          1|     ?|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     5470|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       84|    -|
|Register             |        -|     -|      781|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      781|     5586|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|    ~0   |        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+------+------------+------------+
    |           Variable Name          | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+------+------------+------------+
    |i_1_fu_101_p2                     |     +    |   0|  0|    38|          31|           1|
    |sub_ln674_1_fu_174_p2             |     -    |   0|  0|    17|          10|          10|
    |sub_ln674_2_fu_204_p2             |     -    |   0|  0|    17|           9|          10|
    |sub_ln674_fu_162_p2               |     -    |   0|  0|    17|          10|          10|
    |ap_block_state3_pp0_stage0_iter1  |    and   |   0|  0|     2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |   0|  0|     2|           1|           1|
    |ap_ext_blocking_n                 |    and   |   0|  0|     2|           2|           2|
    |ap_int_blocking_cur_n             |    and   |   0|  0|     2|           1|           1|
    |ap_int_blocking_n                 |    and   |   0|  0|     2|           1|           2|
    |ap_str_blocking_n                 |    and   |   0|  0|     2|           2|           2|
    |p_Result_s_fu_230_p2              |    and   |   0|  0|   511|         512|         512|
    |icmp_ln28_fu_96_p2                |   icmp   |   0|  0|    20|          32|          32|
    |icmp_ln31_fu_111_p2               |   icmp   |   0|  0|     8|           2|           1|
    |icmp_ln674_fu_138_p2              |   icmp   |   0|  0|    13|           9|           9|
    |lshr_ln674_1_fu_224_p2            |   lshr   |   0|  0|  2171|           2|         512|
    |lshr_ln674_fu_218_p2              |   lshr   |   0|  0|  2171|         512|         512|
    |ap_block_pp0_stage0_01001         |    or    |   0|  0|     2|           1|           1|
    |ap_block_state1                   |    or    |   0|  0|     2|           1|           1|
    |or_ln34_fu_132_p2                 |    or    |   0|  0|     9|           9|           7|
    |select_ln674_1_fu_188_p3          |  select  |   0|  0|   428|           1|         512|
    |select_ln674_2_fu_196_p3          |  select  |   0|  0|    10|           1|          10|
    |select_ln674_fu_180_p3            |  select  |   0|  0|    10|           1|          10|
    |ap_enable_pp0                     |    xor   |   0|  0|     2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|     2|           2|           1|
    |xor_ln674_fu_168_p2               |    xor   |   0|  0|    10|          10|           9|
    +----------------------------------+----------+----+---+------+------------+------------+
    |Total                             |          |   0|  0|  5470|        1164|        2171|
    +----------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |i_reg_81                 |   9|          2|   31|         62|
    |inStrm_blk_n             |   9|          2|    1|          2|
    |n_blk_n                  |   9|          2|    1|          2|
    |outStrm_blk_n            |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  84|         18|   38|         78|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+-----+----+-----+-----------+
    |             Name             |  FF | LUT| Bits| Const Bits|
    +------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                     |    3|   0|    3|          0|
    |ap_done_reg                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |    1|   0|    1|          0|
    |i_reg_81                      |   31|   0|   31|          0|
    |icmp_ln28_reg_251             |    1|   0|    1|          0|
    |icmp_ln31_reg_265             |    1|   0|    1|          0|
    |n_read_reg_246                |   32|   0|   32|          0|
    |offset_reg_260                |    2|   0|    2|          0|
    |offset_reg_260_pp0_iter1_reg  |    2|   0|    2|          0|
    |p_Val2_s_fu_58                |  512|   0|  512|          0|
    |trunc_ln358_reg_269           |  128|   0|  128|          0|
    |icmp_ln28_reg_251             |   64|  32|    1|          0|
    +------------------------------+-----+----+-----+-----------+
    |Total                         |  781|  32|  718|          0|
    +------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   splitStrm  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   splitStrm  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   splitStrm  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   splitStrm  | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |   splitStrm  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   splitStrm  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   splitStrm  | return value |
|ap_ext_blocking_n  | out |    1| ap_ctrl_hs |   splitStrm  | return value |
|ap_str_blocking_n  | out |    1| ap_ctrl_hs |   splitStrm  | return value |
|ap_int_blocking_n  | out |    1| ap_ctrl_hs |   splitStrm  | return value |
|inStrm_dout        |  in |  512|   ap_fifo  |    inStrm    |    pointer   |
|inStrm_empty_n     |  in |    1|   ap_fifo  |    inStrm    |    pointer   |
|inStrm_read        | out |    1|   ap_fifo  |    inStrm    |    pointer   |
|outStrm_din        | out |  128|   ap_fifo  |    outStrm   |    pointer   |
|outStrm_full_n     |  in |    1|   ap_fifo  |    outStrm   |    pointer   |
|outStrm_write      | out |    1|   ap_fifo  |    outStrm   |    pointer   |
|n_dout             |  in |   32|   ap_fifo  |       n      |    pointer   |
|n_empty_n          |  in |    1|   ap_fifo  |       n      |    pointer   |
|n_read             | out |    1|   ap_fifo  |       n      |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32"   --->   Operation 7 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %inStrm, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %outStrm, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.45ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %n" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:26]   --->   Operation 11 'read' 'n_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %outStrm, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %inStrm, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.60ns)   --->   "%br_ln28 = br void" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:28->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 14 'br' 'br_ln28' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.05>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i = phi i31, void %entry, i31 %i_1, void %.split._crit_edge.i"   --->   Operation 15 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i31 %i" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:28->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 16 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.85ns)   --->   "%icmp_ln28 = icmp_slt  i32 %zext_ln28, i32 %n_read" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:28->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 17 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.87ns)   --->   "%i_1 = add i31 %i, i31" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:28->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 18 'add' 'i_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %.exit, void %.split.i" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:28->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 19 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%offset = trunc i31 %i" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:28->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 20 'trunc' 'offset' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_3" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:28->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 21 'specpipeline' 'specpipeline_ln28' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:28->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 22 'specloopname' 'specloopname_ln28' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.34ns)   --->   "%icmp_ln31 = icmp_eq  i2 %offset, i2" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:31->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 23 'icmp' 'icmp_ln31' <Predicate = (icmp_ln28)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.split._crit_edge.i, void" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:31->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 24 'br' 'br_ln31' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.46>
ST_3 : Operation 25 [1/1] (1.46ns)   --->   "%tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P, i512 %inStrm" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'read' 'tmp' <Predicate = (icmp_ln31)> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.57> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 64> <FIFO>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln33 = store i512 %tmp, i512 %p_Val2_s" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:33->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 26 'store' 'store_ln33' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln33 = br void %.split._crit_edge.i" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:33->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 27 'br' 'br_ln33' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i512 %p_Val2_s, void %store_ln33"   --->   Operation 28 'load' 'p_Val2_1' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %offset, i7" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:34->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln34 = or i9 %shl_ln, i9" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:34->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 30 'or' 'or_ln34' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.59ns)   --->   "%icmp_ln674 = icmp_ugt  i9 %shl_ln, i9 %or_ln34"   --->   Operation 31 'icmp' 'icmp_ln674' <Predicate = (icmp_ln28)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln674 = zext i9 %shl_ln"   --->   Operation 32 'zext' 'zext_ln674' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln674_1 = zext i9 %or_ln34"   --->   Operation 33 'zext' 'zext_ln674_1' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%tmp_1 = partselect i512 @llvm.part.select.i512, i512 %p_Val2_1, i32, i32"   --->   Operation 34 'partselect' 'tmp_1' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.71ns)   --->   "%sub_ln674 = sub i10 %zext_ln674, i10 %zext_ln674_1"   --->   Operation 35 'sub' 'sub_ln674' <Predicate = (icmp_ln28)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%xor_ln674 = xor i10 %zext_ln674, i10"   --->   Operation 36 'xor' 'xor_ln674' <Predicate = (icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.71ns)   --->   "%sub_ln674_1 = sub i10 %zext_ln674_1, i10 %zext_ln674"   --->   Operation 37 'sub' 'sub_ln674_1' <Predicate = (icmp_ln28)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node sub_ln674_2)   --->   "%select_ln674 = select i1 %icmp_ln674, i10 %sub_ln674, i10 %sub_ln674_1"   --->   Operation 38 'select' 'select_ln674' <Predicate = (icmp_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%select_ln674_1 = select i1 %icmp_ln674, i512 %tmp_1, i512 %p_Val2_1"   --->   Operation 39 'select' 'select_ln674_1' <Predicate = (icmp_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%select_ln674_2 = select i1 %icmp_ln674, i10 %xor_ln674, i10 %zext_ln674"   --->   Operation 40 'select' 'select_ln674_2' <Predicate = (icmp_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.72ns) (out node of the LUT)   --->   "%sub_ln674_2 = sub i10, i10 %select_ln674"   --->   Operation 41 'sub' 'sub_ln674_2' <Predicate = (icmp_ln28)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%zext_ln674_2 = zext i10 %select_ln674_2"   --->   Operation 42 'zext' 'zext_ln674_2' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln674_3 = zext i10 %sub_ln674_2"   --->   Operation 43 'zext' 'zext_ln674_3' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.44ns) (out node of the LUT)   --->   "%lshr_ln674 = lshr i512 %select_ln674_1, i512 %zext_ln674_2"   --->   Operation 44 'lshr' 'lshr_ln674' <Predicate = (icmp_ln28)> <Delay = 1.44> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%lshr_ln674_1 = lshr i512, i512 %zext_ln674_3"   --->   Operation 45 'lshr' 'lshr_ln674_1' <Predicate = (icmp_ln28)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.74ns) (out node of the LUT)   --->   "%p_Result_s = and i512 %lshr_ln674, i512 %lshr_ln674_1"   --->   Operation 46 'and' 'p_Result_s' <Predicate = (icmp_ln28)> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln358 = trunc i512 %p_Result_s"   --->   Operation 47 'trunc' 'trunc_ln358' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.43>
ST_5 : Operation 48 [1/1] (1.43ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P, i128 %outStrm, i128 %trunc_ln358" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 48 'write' 'write_ln167' <Predicate = (icmp_ln28)> <Delay = 1.43> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 49 'br' 'br_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln63 = ret" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 50 'ret' 'ret_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ n]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Val2_s          (alloca        ) [ 0011110]
specinterface_ln0 (specinterface ) [ 0000000]
specinterface_ln0 (specinterface ) [ 0000000]
specinterface_ln0 (specinterface ) [ 0000000]
n_read            (read          ) [ 0011110]
specinterface_ln0 (specinterface ) [ 0000000]
specinterface_ln0 (specinterface ) [ 0000000]
br_ln28           (br            ) [ 0111110]
i                 (phi           ) [ 0010000]
zext_ln28         (zext          ) [ 0000000]
icmp_ln28         (icmp          ) [ 0011110]
i_1               (add           ) [ 0111110]
br_ln28           (br            ) [ 0000000]
offset            (trunc         ) [ 0011100]
specpipeline_ln28 (specpipeline  ) [ 0000000]
specloopname_ln28 (specloopname  ) [ 0000000]
icmp_ln31         (icmp          ) [ 0011000]
br_ln31           (br            ) [ 0000000]
tmp               (read          ) [ 0000000]
store_ln33        (store         ) [ 0000000]
br_ln33           (br            ) [ 0000000]
p_Val2_1          (load          ) [ 0000000]
shl_ln            (bitconcatenate) [ 0000000]
or_ln34           (or            ) [ 0000000]
icmp_ln674        (icmp          ) [ 0000000]
zext_ln674        (zext          ) [ 0000000]
zext_ln674_1      (zext          ) [ 0000000]
tmp_1             (partselect    ) [ 0000000]
sub_ln674         (sub           ) [ 0000000]
xor_ln674         (xor           ) [ 0000000]
sub_ln674_1       (sub           ) [ 0000000]
select_ln674      (select        ) [ 0000000]
select_ln674_1    (select        ) [ 0000000]
select_ln674_2    (select        ) [ 0000000]
sub_ln674_2       (sub           ) [ 0000000]
zext_ln674_2      (zext          ) [ 0000000]
zext_ln674_3      (zext          ) [ 0000000]
lshr_ln674        (lshr          ) [ 0000000]
lshr_ln674_1      (lshr          ) [ 0000000]
p_Result_s        (and           ) [ 0000000]
trunc_ln358       (trunc         ) [ 0010010]
write_ln167       (write         ) [ 0000000]
br_ln0            (br            ) [ 0111110]
ret_ln63          (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStrm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStrm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outStrm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStrm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="n">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i2.i7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i512"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="p_Val2_s_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="n_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="512" slack="0"/>
<pin id="70" dir="0" index="1" bw="512" slack="0"/>
<pin id="71" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln167_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="128" slack="0"/>
<pin id="77" dir="0" index="2" bw="128" slack="1"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 "/>
</bind>
</comp>

<comp id="81" class="1005" name="i_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="31" slack="1"/>
<pin id="83" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_phi_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="1"/>
<pin id="87" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="31" slack="0"/>
<pin id="89" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="zext_ln28_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="31" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln28_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="1"/>
<pin id="99" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_1_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="31" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="offset_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="31" slack="0"/>
<pin id="109" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="offset/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln31_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="2" slack="0"/>
<pin id="113" dir="0" index="1" bw="2" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln33_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="512" slack="0"/>
<pin id="119" dir="0" index="1" bw="512" slack="2"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_Val2_1_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="512" slack="3"/>
<pin id="124" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="shl_ln_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="9" slack="0"/>
<pin id="127" dir="0" index="1" bw="2" slack="2"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="or_ln34_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="9" slack="0"/>
<pin id="134" dir="0" index="1" bw="9" slack="0"/>
<pin id="135" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln674_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="9" slack="0"/>
<pin id="140" dir="0" index="1" bw="9" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln674/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln674_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="9" slack="0"/>
<pin id="146" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln674_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="9" slack="0"/>
<pin id="150" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_1/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="512" slack="0"/>
<pin id="154" dir="0" index="1" bw="512" slack="0"/>
<pin id="155" dir="0" index="2" bw="10" slack="0"/>
<pin id="156" dir="0" index="3" bw="1" slack="0"/>
<pin id="157" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sub_ln674_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="0"/>
<pin id="164" dir="0" index="1" bw="9" slack="0"/>
<pin id="165" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="xor_ln674_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="10" slack="0"/>
<pin id="171" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln674/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="sub_ln674_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="9" slack="0"/>
<pin id="176" dir="0" index="1" bw="9" slack="0"/>
<pin id="177" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_1/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="select_ln674_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="10" slack="0"/>
<pin id="183" dir="0" index="2" bw="10" slack="0"/>
<pin id="184" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="select_ln674_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="512" slack="0"/>
<pin id="191" dir="0" index="2" bw="512" slack="0"/>
<pin id="192" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_1/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="select_ln674_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="10" slack="0"/>
<pin id="199" dir="0" index="2" bw="10" slack="0"/>
<pin id="200" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_2/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sub_ln674_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="10" slack="0"/>
<pin id="206" dir="0" index="1" bw="10" slack="0"/>
<pin id="207" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_2/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln674_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="10" slack="0"/>
<pin id="212" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_2/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln674_3_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="0"/>
<pin id="216" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_3/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="lshr_ln674_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="512" slack="0"/>
<pin id="220" dir="0" index="1" bw="10" slack="0"/>
<pin id="221" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="lshr_ln674_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="10" slack="0"/>
<pin id="227" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674_1/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_Result_s_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="512" slack="0"/>
<pin id="232" dir="0" index="1" bw="512" slack="0"/>
<pin id="233" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln358_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="512" slack="0"/>
<pin id="238" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln358/4 "/>
</bind>
</comp>

<comp id="240" class="1005" name="p_Val2_s_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="512" slack="2"/>
<pin id="242" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="246" class="1005" name="n_read_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="251" class="1005" name="icmp_ln28_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="2"/>
<pin id="253" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="255" class="1005" name="i_1_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="31" slack="0"/>
<pin id="257" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="260" class="1005" name="offset_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="2"/>
<pin id="262" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="offset "/>
</bind>
</comp>

<comp id="265" class="1005" name="icmp_ln31_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="269" class="1005" name="trunc_ln358_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="128" slack="1"/>
<pin id="271" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln358 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="40" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="56" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="81" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="85" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="110"><net_src comp="85" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="68" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="44" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="136"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="46" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="125" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="132" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="125" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="132" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="48" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="122" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="50" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="166"><net_src comp="144" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="148" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="144" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="52" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="148" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="144" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="138" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="162" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="174" pin="2"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="138" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="152" pin="4"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="122" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="201"><net_src comp="138" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="168" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="144" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="208"><net_src comp="52" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="180" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="196" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="204" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="188" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="210" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="54" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="214" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="218" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="224" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="58" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="249"><net_src comp="62" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="254"><net_src comp="96" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="101" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="263"><net_src comp="107" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="268"><net_src comp="111" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="236" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="74" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStrm | {5 }
 - Input state : 
	Port: splitStrm : inStrm | {3 }
	Port: splitStrm : n | {1 }
  - Chain level:
	State 1
	State 2
		zext_ln28 : 1
		icmp_ln28 : 2
		i_1 : 1
		br_ln28 : 3
		offset : 1
		icmp_ln31 : 2
		br_ln31 : 3
	State 3
	State 4
		or_ln34 : 1
		icmp_ln674 : 1
		zext_ln674 : 1
		zext_ln674_1 : 1
		tmp_1 : 1
		sub_ln674 : 2
		xor_ln674 : 2
		sub_ln674_1 : 2
		select_ln674 : 3
		select_ln674_1 : 2
		select_ln674_2 : 2
		sub_ln674_2 : 4
		zext_ln674_2 : 3
		zext_ln674_3 : 5
		lshr_ln674 : 4
		lshr_ln674_1 : 6
		p_Result_s : 7
		trunc_ln358 : 7
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   lshr   |    lshr_ln674_fu_218    |    0    |   2171  |
|          |   lshr_ln674_1_fu_224   |    0    |    23   |
|----------|-------------------------|---------|---------|
|    and   |    p_Result_s_fu_230    |    0    |   511   |
|----------|-------------------------|---------|---------|
|          |   select_ln674_fu_180   |    0    |    10   |
|  select  |  select_ln674_1_fu_188  |    0    |   428   |
|          |  select_ln674_2_fu_196  |    0    |    10   |
|----------|-------------------------|---------|---------|
|          |     sub_ln674_fu_162    |    0    |    16   |
|    sub   |    sub_ln674_1_fu_174   |    0    |    16   |
|          |    sub_ln674_2_fu_204   |    0    |    17   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln28_fu_96     |    0    |    20   |
|   icmp   |     icmp_ln31_fu_111    |    0    |    8    |
|          |    icmp_ln674_fu_138    |    0    |    13   |
|----------|-------------------------|---------|---------|
|    add   |        i_1_fu_101       |    0    |    38   |
|----------|-------------------------|---------|---------|
|    xor   |     xor_ln674_fu_168    |    0    |    10   |
|----------|-------------------------|---------|---------|
|   read   |    n_read_read_fu_62    |    0    |    0    |
|          |      tmp_read_fu_68     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln167_write_fu_74 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     zext_ln28_fu_92     |    0    |    0    |
|          |    zext_ln674_fu_144    |    0    |    0    |
|   zext   |   zext_ln674_1_fu_148   |    0    |    0    |
|          |   zext_ln674_2_fu_210   |    0    |    0    |
|          |   zext_ln674_3_fu_214   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |      offset_fu_107      |    0    |    0    |
|          |    trunc_ln358_fu_236   |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|      shl_ln_fu_125      |    0    |    0    |
|----------|-------------------------|---------|---------|
|    or    |      or_ln34_fu_132     |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|       tmp_1_fu_152      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   3291  |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    i_1_reg_255    |   31   |
|      i_reg_81     |   31   |
| icmp_ln28_reg_251 |    1   |
| icmp_ln31_reg_265 |    1   |
|   n_read_reg_246  |   32   |
|   offset_reg_260  |    2   |
|  p_Val2_s_reg_240 |   512  |
|trunc_ln358_reg_269|   128  |
+-------------------+--------+
|       Total       |   738  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  3291  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   738  |    -   |
+-----------+--------+--------+
|   Total   |   738  |  3291  |
+-----------+--------+--------+
