
TP PdM - PCSE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ac8  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  08003c74  08003c74  00013c74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d2c  08003d2c  0002001c  2**0
                  CONTENTS
  4 .ARM          00000008  08003d2c  08003d2c  00013d2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003d34  08003d34  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d34  08003d34  00013d34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003d38  08003d38  00013d38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  08003d3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002001c  2**0
                  CONTENTS
 10 .bss          000000d0  20000020  20000020  00020020  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  200000f0  200000f0  00020020  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ed78  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000025ed  00000000  00000000  0002edc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e78  00000000  00000000  000313b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000d50  00000000  00000000  00032230  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027d5b  00000000  00000000  00032f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014ed8  00000000  00000000  0005acdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ea73f  00000000  00000000  0006fbb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0015a2f2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003b94  00000000  00000000  0015a344  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000020 	.word	0x20000020
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08003c5c 	.word	0x08003c5c

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000024 	.word	0x20000024
 80001e8:	08003c5c 	.word	0x08003c5c

080001ec <strlen>:
 80001ec:	4603      	mov	r3, r0
 80001ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f2:	2a00      	cmp	r2, #0
 80001f4:	d1fb      	bne.n	80001ee <strlen+0x2>
 80001f6:	1a18      	subs	r0, r3, r0
 80001f8:	3801      	subs	r0, #1
 80001fa:	4770      	bx	lr

080001fc <__aeabi_drsub>:
 80001fc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000200:	e002      	b.n	8000208 <__adddf3>
 8000202:	bf00      	nop

08000204 <__aeabi_dsub>:
 8000204:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000208 <__adddf3>:
 8000208:	b530      	push	{r4, r5, lr}
 800020a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800020e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000212:	ea94 0f05 	teq	r4, r5
 8000216:	bf08      	it	eq
 8000218:	ea90 0f02 	teqeq	r0, r2
 800021c:	bf1f      	itttt	ne
 800021e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000222:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000226:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800022a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800022e:	f000 80e2 	beq.w	80003f6 <__adddf3+0x1ee>
 8000232:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000236:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800023a:	bfb8      	it	lt
 800023c:	426d      	neglt	r5, r5
 800023e:	dd0c      	ble.n	800025a <__adddf3+0x52>
 8000240:	442c      	add	r4, r5
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	ea82 0000 	eor.w	r0, r2, r0
 800024e:	ea83 0101 	eor.w	r1, r3, r1
 8000252:	ea80 0202 	eor.w	r2, r0, r2
 8000256:	ea81 0303 	eor.w	r3, r1, r3
 800025a:	2d36      	cmp	r5, #54	; 0x36
 800025c:	bf88      	it	hi
 800025e:	bd30      	pophi	{r4, r5, pc}
 8000260:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000264:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000268:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800026c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000270:	d002      	beq.n	8000278 <__adddf3+0x70>
 8000272:	4240      	negs	r0, r0
 8000274:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000278:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800027c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000280:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000284:	d002      	beq.n	800028c <__adddf3+0x84>
 8000286:	4252      	negs	r2, r2
 8000288:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800028c:	ea94 0f05 	teq	r4, r5
 8000290:	f000 80a7 	beq.w	80003e2 <__adddf3+0x1da>
 8000294:	f1a4 0401 	sub.w	r4, r4, #1
 8000298:	f1d5 0e20 	rsbs	lr, r5, #32
 800029c:	db0d      	blt.n	80002ba <__adddf3+0xb2>
 800029e:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002a2:	fa22 f205 	lsr.w	r2, r2, r5
 80002a6:	1880      	adds	r0, r0, r2
 80002a8:	f141 0100 	adc.w	r1, r1, #0
 80002ac:	fa03 f20e 	lsl.w	r2, r3, lr
 80002b0:	1880      	adds	r0, r0, r2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	4159      	adcs	r1, r3
 80002b8:	e00e      	b.n	80002d8 <__adddf3+0xd0>
 80002ba:	f1a5 0520 	sub.w	r5, r5, #32
 80002be:	f10e 0e20 	add.w	lr, lr, #32
 80002c2:	2a01      	cmp	r2, #1
 80002c4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002c8:	bf28      	it	cs
 80002ca:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	18c0      	adds	r0, r0, r3
 80002d4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002dc:	d507      	bpl.n	80002ee <__adddf3+0xe6>
 80002de:	f04f 0e00 	mov.w	lr, #0
 80002e2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002e6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ea:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ee:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002f2:	d31b      	bcc.n	800032c <__adddf3+0x124>
 80002f4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002f8:	d30c      	bcc.n	8000314 <__adddf3+0x10c>
 80002fa:	0849      	lsrs	r1, r1, #1
 80002fc:	ea5f 0030 	movs.w	r0, r0, rrx
 8000300:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000304:	f104 0401 	add.w	r4, r4, #1
 8000308:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800030c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000310:	f080 809a 	bcs.w	8000448 <__adddf3+0x240>
 8000314:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000318:	bf08      	it	eq
 800031a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800031e:	f150 0000 	adcs.w	r0, r0, #0
 8000322:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000326:	ea41 0105 	orr.w	r1, r1, r5
 800032a:	bd30      	pop	{r4, r5, pc}
 800032c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000330:	4140      	adcs	r0, r0
 8000332:	eb41 0101 	adc.w	r1, r1, r1
 8000336:	3c01      	subs	r4, #1
 8000338:	bf28      	it	cs
 800033a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800033e:	d2e9      	bcs.n	8000314 <__adddf3+0x10c>
 8000340:	f091 0f00 	teq	r1, #0
 8000344:	bf04      	itt	eq
 8000346:	4601      	moveq	r1, r0
 8000348:	2000      	moveq	r0, #0
 800034a:	fab1 f381 	clz	r3, r1
 800034e:	bf08      	it	eq
 8000350:	3320      	addeq	r3, #32
 8000352:	f1a3 030b 	sub.w	r3, r3, #11
 8000356:	f1b3 0220 	subs.w	r2, r3, #32
 800035a:	da0c      	bge.n	8000376 <__adddf3+0x16e>
 800035c:	320c      	adds	r2, #12
 800035e:	dd08      	ble.n	8000372 <__adddf3+0x16a>
 8000360:	f102 0c14 	add.w	ip, r2, #20
 8000364:	f1c2 020c 	rsb	r2, r2, #12
 8000368:	fa01 f00c 	lsl.w	r0, r1, ip
 800036c:	fa21 f102 	lsr.w	r1, r1, r2
 8000370:	e00c      	b.n	800038c <__adddf3+0x184>
 8000372:	f102 0214 	add.w	r2, r2, #20
 8000376:	bfd8      	it	le
 8000378:	f1c2 0c20 	rsble	ip, r2, #32
 800037c:	fa01 f102 	lsl.w	r1, r1, r2
 8000380:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000384:	bfdc      	itt	le
 8000386:	ea41 010c 	orrle.w	r1, r1, ip
 800038a:	4090      	lslle	r0, r2
 800038c:	1ae4      	subs	r4, r4, r3
 800038e:	bfa2      	ittt	ge
 8000390:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000394:	4329      	orrge	r1, r5
 8000396:	bd30      	popge	{r4, r5, pc}
 8000398:	ea6f 0404 	mvn.w	r4, r4
 800039c:	3c1f      	subs	r4, #31
 800039e:	da1c      	bge.n	80003da <__adddf3+0x1d2>
 80003a0:	340c      	adds	r4, #12
 80003a2:	dc0e      	bgt.n	80003c2 <__adddf3+0x1ba>
 80003a4:	f104 0414 	add.w	r4, r4, #20
 80003a8:	f1c4 0220 	rsb	r2, r4, #32
 80003ac:	fa20 f004 	lsr.w	r0, r0, r4
 80003b0:	fa01 f302 	lsl.w	r3, r1, r2
 80003b4:	ea40 0003 	orr.w	r0, r0, r3
 80003b8:	fa21 f304 	lsr.w	r3, r1, r4
 80003bc:	ea45 0103 	orr.w	r1, r5, r3
 80003c0:	bd30      	pop	{r4, r5, pc}
 80003c2:	f1c4 040c 	rsb	r4, r4, #12
 80003c6:	f1c4 0220 	rsb	r2, r4, #32
 80003ca:	fa20 f002 	lsr.w	r0, r0, r2
 80003ce:	fa01 f304 	lsl.w	r3, r1, r4
 80003d2:	ea40 0003 	orr.w	r0, r0, r3
 80003d6:	4629      	mov	r1, r5
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	fa21 f004 	lsr.w	r0, r1, r4
 80003de:	4629      	mov	r1, r5
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	f094 0f00 	teq	r4, #0
 80003e6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ea:	bf06      	itte	eq
 80003ec:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003f0:	3401      	addeq	r4, #1
 80003f2:	3d01      	subne	r5, #1
 80003f4:	e74e      	b.n	8000294 <__adddf3+0x8c>
 80003f6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003fa:	bf18      	it	ne
 80003fc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000400:	d029      	beq.n	8000456 <__adddf3+0x24e>
 8000402:	ea94 0f05 	teq	r4, r5
 8000406:	bf08      	it	eq
 8000408:	ea90 0f02 	teqeq	r0, r2
 800040c:	d005      	beq.n	800041a <__adddf3+0x212>
 800040e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000412:	bf04      	itt	eq
 8000414:	4619      	moveq	r1, r3
 8000416:	4610      	moveq	r0, r2
 8000418:	bd30      	pop	{r4, r5, pc}
 800041a:	ea91 0f03 	teq	r1, r3
 800041e:	bf1e      	ittt	ne
 8000420:	2100      	movne	r1, #0
 8000422:	2000      	movne	r0, #0
 8000424:	bd30      	popne	{r4, r5, pc}
 8000426:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800042a:	d105      	bne.n	8000438 <__adddf3+0x230>
 800042c:	0040      	lsls	r0, r0, #1
 800042e:	4149      	adcs	r1, r1
 8000430:	bf28      	it	cs
 8000432:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000436:	bd30      	pop	{r4, r5, pc}
 8000438:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800043c:	bf3c      	itt	cc
 800043e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000442:	bd30      	popcc	{r4, r5, pc}
 8000444:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000448:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800044c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000450:	f04f 0000 	mov.w	r0, #0
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800045a:	bf1a      	itte	ne
 800045c:	4619      	movne	r1, r3
 800045e:	4610      	movne	r0, r2
 8000460:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000464:	bf1c      	itt	ne
 8000466:	460b      	movne	r3, r1
 8000468:	4602      	movne	r2, r0
 800046a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800046e:	bf06      	itte	eq
 8000470:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000474:	ea91 0f03 	teqeq	r1, r3
 8000478:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	bf00      	nop

08000480 <__aeabi_ui2d>:
 8000480:	f090 0f00 	teq	r0, #0
 8000484:	bf04      	itt	eq
 8000486:	2100      	moveq	r1, #0
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000490:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000494:	f04f 0500 	mov.w	r5, #0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e750      	b.n	8000340 <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_i2d>:
 80004a0:	f090 0f00 	teq	r0, #0
 80004a4:	bf04      	itt	eq
 80004a6:	2100      	moveq	r1, #0
 80004a8:	4770      	bxeq	lr
 80004aa:	b530      	push	{r4, r5, lr}
 80004ac:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004b8:	bf48      	it	mi
 80004ba:	4240      	negmi	r0, r0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e73e      	b.n	8000340 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_f2d>:
 80004c4:	0042      	lsls	r2, r0, #1
 80004c6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ca:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ce:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004d2:	bf1f      	itttt	ne
 80004d4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004d8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004dc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004e0:	4770      	bxne	lr
 80004e2:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004e6:	bf08      	it	eq
 80004e8:	4770      	bxeq	lr
 80004ea:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ee:	bf04      	itt	eq
 80004f0:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004f4:	4770      	bxeq	lr
 80004f6:	b530      	push	{r4, r5, lr}
 80004f8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000500:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000504:	e71c      	b.n	8000340 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_ul2d>:
 8000508:	ea50 0201 	orrs.w	r2, r0, r1
 800050c:	bf08      	it	eq
 800050e:	4770      	bxeq	lr
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	f04f 0500 	mov.w	r5, #0
 8000516:	e00a      	b.n	800052e <__aeabi_l2d+0x16>

08000518 <__aeabi_l2d>:
 8000518:	ea50 0201 	orrs.w	r2, r0, r1
 800051c:	bf08      	it	eq
 800051e:	4770      	bxeq	lr
 8000520:	b530      	push	{r4, r5, lr}
 8000522:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000526:	d502      	bpl.n	800052e <__aeabi_l2d+0x16>
 8000528:	4240      	negs	r0, r0
 800052a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800052e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000532:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000536:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053a:	f43f aed8 	beq.w	80002ee <__adddf3+0xe6>
 800053e:	f04f 0203 	mov.w	r2, #3
 8000542:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000546:	bf18      	it	ne
 8000548:	3203      	addne	r2, #3
 800054a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054e:	bf18      	it	ne
 8000550:	3203      	addne	r2, #3
 8000552:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000556:	f1c2 0320 	rsb	r3, r2, #32
 800055a:	fa00 fc03 	lsl.w	ip, r0, r3
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 fe03 	lsl.w	lr, r1, r3
 8000566:	ea40 000e 	orr.w	r0, r0, lr
 800056a:	fa21 f102 	lsr.w	r1, r1, r2
 800056e:	4414      	add	r4, r2
 8000570:	e6bd      	b.n	80002ee <__adddf3+0xe6>
 8000572:	bf00      	nop

08000574 <__aeabi_dmul>:
 8000574:	b570      	push	{r4, r5, r6, lr}
 8000576:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800057a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800057e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000582:	bf1d      	ittte	ne
 8000584:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000588:	ea94 0f0c 	teqne	r4, ip
 800058c:	ea95 0f0c 	teqne	r5, ip
 8000590:	f000 f8de 	bleq	8000750 <__aeabi_dmul+0x1dc>
 8000594:	442c      	add	r4, r5
 8000596:	ea81 0603 	eor.w	r6, r1, r3
 800059a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800059e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005a6:	bf18      	it	ne
 80005a8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005b4:	d038      	beq.n	8000628 <__aeabi_dmul+0xb4>
 80005b6:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ba:	f04f 0500 	mov.w	r5, #0
 80005be:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005c6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ca:	f04f 0600 	mov.w	r6, #0
 80005ce:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d2:	f09c 0f00 	teq	ip, #0
 80005d6:	bf18      	it	ne
 80005d8:	f04e 0e01 	orrne.w	lr, lr, #1
 80005dc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005e0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005e4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005e8:	d204      	bcs.n	80005f4 <__aeabi_dmul+0x80>
 80005ea:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ee:	416d      	adcs	r5, r5
 80005f0:	eb46 0606 	adc.w	r6, r6, r6
 80005f4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005f8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005fc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000600:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000604:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000608:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800060c:	bf88      	it	hi
 800060e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000612:	d81e      	bhi.n	8000652 <__aeabi_dmul+0xde>
 8000614:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000618:	bf08      	it	eq
 800061a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800061e:	f150 0000 	adcs.w	r0, r0, #0
 8000622:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000626:	bd70      	pop	{r4, r5, r6, pc}
 8000628:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800062c:	ea46 0101 	orr.w	r1, r6, r1
 8000630:	ea40 0002 	orr.w	r0, r0, r2
 8000634:	ea81 0103 	eor.w	r1, r1, r3
 8000638:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800063c:	bfc2      	ittt	gt
 800063e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000642:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000646:	bd70      	popgt	{r4, r5, r6, pc}
 8000648:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800064c:	f04f 0e00 	mov.w	lr, #0
 8000650:	3c01      	subs	r4, #1
 8000652:	f300 80ab 	bgt.w	80007ac <__aeabi_dmul+0x238>
 8000656:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800065a:	bfde      	ittt	le
 800065c:	2000      	movle	r0, #0
 800065e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000662:	bd70      	pople	{r4, r5, r6, pc}
 8000664:	f1c4 0400 	rsb	r4, r4, #0
 8000668:	3c20      	subs	r4, #32
 800066a:	da35      	bge.n	80006d8 <__aeabi_dmul+0x164>
 800066c:	340c      	adds	r4, #12
 800066e:	dc1b      	bgt.n	80006a8 <__aeabi_dmul+0x134>
 8000670:	f104 0414 	add.w	r4, r4, #20
 8000674:	f1c4 0520 	rsb	r5, r4, #32
 8000678:	fa00 f305 	lsl.w	r3, r0, r5
 800067c:	fa20 f004 	lsr.w	r0, r0, r4
 8000680:	fa01 f205 	lsl.w	r2, r1, r5
 8000684:	ea40 0002 	orr.w	r0, r0, r2
 8000688:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800068c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	fa21 f604 	lsr.w	r6, r1, r4
 8000698:	eb42 0106 	adc.w	r1, r2, r6
 800069c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a0:	bf08      	it	eq
 80006a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a6:	bd70      	pop	{r4, r5, r6, pc}
 80006a8:	f1c4 040c 	rsb	r4, r4, #12
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f304 	lsl.w	r3, r0, r4
 80006b4:	fa20 f005 	lsr.w	r0, r0, r5
 80006b8:	fa01 f204 	lsl.w	r2, r1, r4
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	f141 0100 	adc.w	r1, r1, #0
 80006cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d0:	bf08      	it	eq
 80006d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d6:	bd70      	pop	{r4, r5, r6, pc}
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f205 	lsl.w	r2, r0, r5
 80006e0:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e4:	fa20 f304 	lsr.w	r3, r0, r4
 80006e8:	fa01 f205 	lsl.w	r2, r1, r5
 80006ec:	ea43 0302 	orr.w	r3, r3, r2
 80006f0:	fa21 f004 	lsr.w	r0, r1, r4
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	fa21 f204 	lsr.w	r2, r1, r4
 80006fc:	ea20 0002 	bic.w	r0, r0, r2
 8000700:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000704:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000708:	bf08      	it	eq
 800070a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070e:	bd70      	pop	{r4, r5, r6, pc}
 8000710:	f094 0f00 	teq	r4, #0
 8000714:	d10f      	bne.n	8000736 <__aeabi_dmul+0x1c2>
 8000716:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800071a:	0040      	lsls	r0, r0, #1
 800071c:	eb41 0101 	adc.w	r1, r1, r1
 8000720:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000724:	bf08      	it	eq
 8000726:	3c01      	subeq	r4, #1
 8000728:	d0f7      	beq.n	800071a <__aeabi_dmul+0x1a6>
 800072a:	ea41 0106 	orr.w	r1, r1, r6
 800072e:	f095 0f00 	teq	r5, #0
 8000732:	bf18      	it	ne
 8000734:	4770      	bxne	lr
 8000736:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800073a:	0052      	lsls	r2, r2, #1
 800073c:	eb43 0303 	adc.w	r3, r3, r3
 8000740:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000744:	bf08      	it	eq
 8000746:	3d01      	subeq	r5, #1
 8000748:	d0f7      	beq.n	800073a <__aeabi_dmul+0x1c6>
 800074a:	ea43 0306 	orr.w	r3, r3, r6
 800074e:	4770      	bx	lr
 8000750:	ea94 0f0c 	teq	r4, ip
 8000754:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000758:	bf18      	it	ne
 800075a:	ea95 0f0c 	teqne	r5, ip
 800075e:	d00c      	beq.n	800077a <__aeabi_dmul+0x206>
 8000760:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000764:	bf18      	it	ne
 8000766:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076a:	d1d1      	bne.n	8000710 <__aeabi_dmul+0x19c>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f04f 0000 	mov.w	r0, #0
 8000778:	bd70      	pop	{r4, r5, r6, pc}
 800077a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800077e:	bf06      	itte	eq
 8000780:	4610      	moveq	r0, r2
 8000782:	4619      	moveq	r1, r3
 8000784:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000788:	d019      	beq.n	80007be <__aeabi_dmul+0x24a>
 800078a:	ea94 0f0c 	teq	r4, ip
 800078e:	d102      	bne.n	8000796 <__aeabi_dmul+0x222>
 8000790:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000794:	d113      	bne.n	80007be <__aeabi_dmul+0x24a>
 8000796:	ea95 0f0c 	teq	r5, ip
 800079a:	d105      	bne.n	80007a8 <__aeabi_dmul+0x234>
 800079c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a0:	bf1c      	itt	ne
 80007a2:	4610      	movne	r0, r2
 80007a4:	4619      	movne	r1, r3
 80007a6:	d10a      	bne.n	80007be <__aeabi_dmul+0x24a>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007c6:	bd70      	pop	{r4, r5, r6, pc}

080007c8 <__aeabi_ddiv>:
 80007c8:	b570      	push	{r4, r5, r6, lr}
 80007ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007d6:	bf1d      	ittte	ne
 80007d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007dc:	ea94 0f0c 	teqne	r4, ip
 80007e0:	ea95 0f0c 	teqne	r5, ip
 80007e4:	f000 f8a7 	bleq	8000936 <__aeabi_ddiv+0x16e>
 80007e8:	eba4 0405 	sub.w	r4, r4, r5
 80007ec:	ea81 0e03 	eor.w	lr, r1, r3
 80007f0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007f8:	f000 8088 	beq.w	800090c <__aeabi_ddiv+0x144>
 80007fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000800:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000804:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000808:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800080c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000810:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000814:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000818:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800081c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000820:	429d      	cmp	r5, r3
 8000822:	bf08      	it	eq
 8000824:	4296      	cmpeq	r6, r2
 8000826:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800082a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800082e:	d202      	bcs.n	8000836 <__aeabi_ddiv+0x6e>
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	1ab6      	subs	r6, r6, r2
 8000838:	eb65 0503 	sbc.w	r5, r5, r3
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000846:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800084a:	ebb6 0e02 	subs.w	lr, r6, r2
 800084e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000852:	bf22      	ittt	cs
 8000854:	1ab6      	subcs	r6, r6, r2
 8000856:	4675      	movcs	r5, lr
 8000858:	ea40 000c 	orrcs.w	r0, r0, ip
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	ebb6 0e02 	subs.w	lr, r6, r2
 8000866:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086a:	bf22      	ittt	cs
 800086c:	1ab6      	subcs	r6, r6, r2
 800086e:	4675      	movcs	r5, lr
 8000870:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	ebb6 0e02 	subs.w	lr, r6, r2
 800087e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000882:	bf22      	ittt	cs
 8000884:	1ab6      	subcs	r6, r6, r2
 8000886:	4675      	movcs	r5, lr
 8000888:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800088c:	085b      	lsrs	r3, r3, #1
 800088e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000892:	ebb6 0e02 	subs.w	lr, r6, r2
 8000896:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089a:	bf22      	ittt	cs
 800089c:	1ab6      	subcs	r6, r6, r2
 800089e:	4675      	movcs	r5, lr
 80008a0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a4:	ea55 0e06 	orrs.w	lr, r5, r6
 80008a8:	d018      	beq.n	80008dc <__aeabi_ddiv+0x114>
 80008aa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ae:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008b6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ba:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008be:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008c6:	d1c0      	bne.n	800084a <__aeabi_ddiv+0x82>
 80008c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008cc:	d10b      	bne.n	80008e6 <__aeabi_ddiv+0x11e>
 80008ce:	ea41 0100 	orr.w	r1, r1, r0
 80008d2:	f04f 0000 	mov.w	r0, #0
 80008d6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008da:	e7b6      	b.n	800084a <__aeabi_ddiv+0x82>
 80008dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e0:	bf04      	itt	eq
 80008e2:	4301      	orreq	r1, r0
 80008e4:	2000      	moveq	r0, #0
 80008e6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ea:	bf88      	it	hi
 80008ec:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008f0:	f63f aeaf 	bhi.w	8000652 <__aeabi_dmul+0xde>
 80008f4:	ebb5 0c03 	subs.w	ip, r5, r3
 80008f8:	bf04      	itt	eq
 80008fa:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000902:	f150 0000 	adcs.w	r0, r0, #0
 8000906:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090a:	bd70      	pop	{r4, r5, r6, pc}
 800090c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000910:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000914:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000918:	bfc2      	ittt	gt
 800091a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800091e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000922:	bd70      	popgt	{r4, r5, r6, pc}
 8000924:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000928:	f04f 0e00 	mov.w	lr, #0
 800092c:	3c01      	subs	r4, #1
 800092e:	e690      	b.n	8000652 <__aeabi_dmul+0xde>
 8000930:	ea45 0e06 	orr.w	lr, r5, r6
 8000934:	e68d      	b.n	8000652 <__aeabi_dmul+0xde>
 8000936:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093a:	ea94 0f0c 	teq	r4, ip
 800093e:	bf08      	it	eq
 8000940:	ea95 0f0c 	teqeq	r5, ip
 8000944:	f43f af3b 	beq.w	80007be <__aeabi_dmul+0x24a>
 8000948:	ea94 0f0c 	teq	r4, ip
 800094c:	d10a      	bne.n	8000964 <__aeabi_ddiv+0x19c>
 800094e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000952:	f47f af34 	bne.w	80007be <__aeabi_dmul+0x24a>
 8000956:	ea95 0f0c 	teq	r5, ip
 800095a:	f47f af25 	bne.w	80007a8 <__aeabi_dmul+0x234>
 800095e:	4610      	mov	r0, r2
 8000960:	4619      	mov	r1, r3
 8000962:	e72c      	b.n	80007be <__aeabi_dmul+0x24a>
 8000964:	ea95 0f0c 	teq	r5, ip
 8000968:	d106      	bne.n	8000978 <__aeabi_ddiv+0x1b0>
 800096a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800096e:	f43f aefd 	beq.w	800076c <__aeabi_dmul+0x1f8>
 8000972:	4610      	mov	r0, r2
 8000974:	4619      	mov	r1, r3
 8000976:	e722      	b.n	80007be <__aeabi_dmul+0x24a>
 8000978:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800097c:	bf18      	it	ne
 800097e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000982:	f47f aec5 	bne.w	8000710 <__aeabi_dmul+0x19c>
 8000986:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098a:	f47f af0d 	bne.w	80007a8 <__aeabi_dmul+0x234>
 800098e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000992:	f47f aeeb 	bne.w	800076c <__aeabi_dmul+0x1f8>
 8000996:	e712      	b.n	80007be <__aeabi_dmul+0x24a>

08000998 <__gedf2>:
 8000998:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800099c:	e006      	b.n	80009ac <__cmpdf2+0x4>
 800099e:	bf00      	nop

080009a0 <__ledf2>:
 80009a0:	f04f 0c01 	mov.w	ip, #1
 80009a4:	e002      	b.n	80009ac <__cmpdf2+0x4>
 80009a6:	bf00      	nop

080009a8 <__cmpdf2>:
 80009a8:	f04f 0c01 	mov.w	ip, #1
 80009ac:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009b0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009b8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009bc:	bf18      	it	ne
 80009be:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009c2:	d01b      	beq.n	80009fc <__cmpdf2+0x54>
 80009c4:	b001      	add	sp, #4
 80009c6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ca:	bf0c      	ite	eq
 80009cc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009d0:	ea91 0f03 	teqne	r1, r3
 80009d4:	bf02      	ittt	eq
 80009d6:	ea90 0f02 	teqeq	r0, r2
 80009da:	2000      	moveq	r0, #0
 80009dc:	4770      	bxeq	lr
 80009de:	f110 0f00 	cmn.w	r0, #0
 80009e2:	ea91 0f03 	teq	r1, r3
 80009e6:	bf58      	it	pl
 80009e8:	4299      	cmppl	r1, r3
 80009ea:	bf08      	it	eq
 80009ec:	4290      	cmpeq	r0, r2
 80009ee:	bf2c      	ite	cs
 80009f0:	17d8      	asrcs	r0, r3, #31
 80009f2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009f6:	f040 0001 	orr.w	r0, r0, #1
 80009fa:	4770      	bx	lr
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__cmpdf2+0x64>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d107      	bne.n	8000a1c <__cmpdf2+0x74>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d1d6      	bne.n	80009c4 <__cmpdf2+0x1c>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d0d3      	beq.n	80009c4 <__cmpdf2+0x1c>
 8000a1c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a20:	4770      	bx	lr
 8000a22:	bf00      	nop

08000a24 <__aeabi_cdrcmple>:
 8000a24:	4684      	mov	ip, r0
 8000a26:	4610      	mov	r0, r2
 8000a28:	4662      	mov	r2, ip
 8000a2a:	468c      	mov	ip, r1
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	4663      	mov	r3, ip
 8000a30:	e000      	b.n	8000a34 <__aeabi_cdcmpeq>
 8000a32:	bf00      	nop

08000a34 <__aeabi_cdcmpeq>:
 8000a34:	b501      	push	{r0, lr}
 8000a36:	f7ff ffb7 	bl	80009a8 <__cmpdf2>
 8000a3a:	2800      	cmp	r0, #0
 8000a3c:	bf48      	it	mi
 8000a3e:	f110 0f00 	cmnmi.w	r0, #0
 8000a42:	bd01      	pop	{r0, pc}

08000a44 <__aeabi_dcmpeq>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff fff4 	bl	8000a34 <__aeabi_cdcmpeq>
 8000a4c:	bf0c      	ite	eq
 8000a4e:	2001      	moveq	r0, #1
 8000a50:	2000      	movne	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmplt>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffea 	bl	8000a34 <__aeabi_cdcmpeq>
 8000a60:	bf34      	ite	cc
 8000a62:	2001      	movcc	r0, #1
 8000a64:	2000      	movcs	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_dcmple>:
 8000a6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a70:	f7ff ffe0 	bl	8000a34 <__aeabi_cdcmpeq>
 8000a74:	bf94      	ite	ls
 8000a76:	2001      	movls	r0, #1
 8000a78:	2000      	movhi	r0, #0
 8000a7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7e:	bf00      	nop

08000a80 <__aeabi_dcmpge>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff ffce 	bl	8000a24 <__aeabi_cdrcmple>
 8000a88:	bf94      	ite	ls
 8000a8a:	2001      	movls	r0, #1
 8000a8c:	2000      	movhi	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmpgt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffc4 	bl	8000a24 <__aeabi_cdrcmple>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_uldivmod>:
 8000aa8:	b953      	cbnz	r3, 8000ac0 <__aeabi_uldivmod+0x18>
 8000aaa:	b94a      	cbnz	r2, 8000ac0 <__aeabi_uldivmod+0x18>
 8000aac:	2900      	cmp	r1, #0
 8000aae:	bf08      	it	eq
 8000ab0:	2800      	cmpeq	r0, #0
 8000ab2:	bf1c      	itt	ne
 8000ab4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ab8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000abc:	f000 b974 	b.w	8000da8 <__aeabi_idiv0>
 8000ac0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ac4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ac8:	f000 f806 	bl	8000ad8 <__udivmoddi4>
 8000acc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ad0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ad4:	b004      	add	sp, #16
 8000ad6:	4770      	bx	lr

08000ad8 <__udivmoddi4>:
 8000ad8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000adc:	9d08      	ldr	r5, [sp, #32]
 8000ade:	4604      	mov	r4, r0
 8000ae0:	468e      	mov	lr, r1
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d14d      	bne.n	8000b82 <__udivmoddi4+0xaa>
 8000ae6:	428a      	cmp	r2, r1
 8000ae8:	4694      	mov	ip, r2
 8000aea:	d969      	bls.n	8000bc0 <__udivmoddi4+0xe8>
 8000aec:	fab2 f282 	clz	r2, r2
 8000af0:	b152      	cbz	r2, 8000b08 <__udivmoddi4+0x30>
 8000af2:	fa01 f302 	lsl.w	r3, r1, r2
 8000af6:	f1c2 0120 	rsb	r1, r2, #32
 8000afa:	fa20 f101 	lsr.w	r1, r0, r1
 8000afe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b02:	ea41 0e03 	orr.w	lr, r1, r3
 8000b06:	4094      	lsls	r4, r2
 8000b08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b0c:	0c21      	lsrs	r1, r4, #16
 8000b0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000b12:	fa1f f78c 	uxth.w	r7, ip
 8000b16:	fb08 e316 	mls	r3, r8, r6, lr
 8000b1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b1e:	fb06 f107 	mul.w	r1, r6, r7
 8000b22:	4299      	cmp	r1, r3
 8000b24:	d90a      	bls.n	8000b3c <__udivmoddi4+0x64>
 8000b26:	eb1c 0303 	adds.w	r3, ip, r3
 8000b2a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000b2e:	f080 811f 	bcs.w	8000d70 <__udivmoddi4+0x298>
 8000b32:	4299      	cmp	r1, r3
 8000b34:	f240 811c 	bls.w	8000d70 <__udivmoddi4+0x298>
 8000b38:	3e02      	subs	r6, #2
 8000b3a:	4463      	add	r3, ip
 8000b3c:	1a5b      	subs	r3, r3, r1
 8000b3e:	b2a4      	uxth	r4, r4
 8000b40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b44:	fb08 3310 	mls	r3, r8, r0, r3
 8000b48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b4c:	fb00 f707 	mul.w	r7, r0, r7
 8000b50:	42a7      	cmp	r7, r4
 8000b52:	d90a      	bls.n	8000b6a <__udivmoddi4+0x92>
 8000b54:	eb1c 0404 	adds.w	r4, ip, r4
 8000b58:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000b5c:	f080 810a 	bcs.w	8000d74 <__udivmoddi4+0x29c>
 8000b60:	42a7      	cmp	r7, r4
 8000b62:	f240 8107 	bls.w	8000d74 <__udivmoddi4+0x29c>
 8000b66:	4464      	add	r4, ip
 8000b68:	3802      	subs	r0, #2
 8000b6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b6e:	1be4      	subs	r4, r4, r7
 8000b70:	2600      	movs	r6, #0
 8000b72:	b11d      	cbz	r5, 8000b7c <__udivmoddi4+0xa4>
 8000b74:	40d4      	lsrs	r4, r2
 8000b76:	2300      	movs	r3, #0
 8000b78:	e9c5 4300 	strd	r4, r3, [r5]
 8000b7c:	4631      	mov	r1, r6
 8000b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b82:	428b      	cmp	r3, r1
 8000b84:	d909      	bls.n	8000b9a <__udivmoddi4+0xc2>
 8000b86:	2d00      	cmp	r5, #0
 8000b88:	f000 80ef 	beq.w	8000d6a <__udivmoddi4+0x292>
 8000b8c:	2600      	movs	r6, #0
 8000b8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000b92:	4630      	mov	r0, r6
 8000b94:	4631      	mov	r1, r6
 8000b96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b9a:	fab3 f683 	clz	r6, r3
 8000b9e:	2e00      	cmp	r6, #0
 8000ba0:	d14a      	bne.n	8000c38 <__udivmoddi4+0x160>
 8000ba2:	428b      	cmp	r3, r1
 8000ba4:	d302      	bcc.n	8000bac <__udivmoddi4+0xd4>
 8000ba6:	4282      	cmp	r2, r0
 8000ba8:	f200 80f9 	bhi.w	8000d9e <__udivmoddi4+0x2c6>
 8000bac:	1a84      	subs	r4, r0, r2
 8000bae:	eb61 0303 	sbc.w	r3, r1, r3
 8000bb2:	2001      	movs	r0, #1
 8000bb4:	469e      	mov	lr, r3
 8000bb6:	2d00      	cmp	r5, #0
 8000bb8:	d0e0      	beq.n	8000b7c <__udivmoddi4+0xa4>
 8000bba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000bbe:	e7dd      	b.n	8000b7c <__udivmoddi4+0xa4>
 8000bc0:	b902      	cbnz	r2, 8000bc4 <__udivmoddi4+0xec>
 8000bc2:	deff      	udf	#255	; 0xff
 8000bc4:	fab2 f282 	clz	r2, r2
 8000bc8:	2a00      	cmp	r2, #0
 8000bca:	f040 8092 	bne.w	8000cf2 <__udivmoddi4+0x21a>
 8000bce:	eba1 010c 	sub.w	r1, r1, ip
 8000bd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bd6:	fa1f fe8c 	uxth.w	lr, ip
 8000bda:	2601      	movs	r6, #1
 8000bdc:	0c20      	lsrs	r0, r4, #16
 8000bde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000be2:	fb07 1113 	mls	r1, r7, r3, r1
 8000be6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bea:	fb0e f003 	mul.w	r0, lr, r3
 8000bee:	4288      	cmp	r0, r1
 8000bf0:	d908      	bls.n	8000c04 <__udivmoddi4+0x12c>
 8000bf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000bf6:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000bfa:	d202      	bcs.n	8000c02 <__udivmoddi4+0x12a>
 8000bfc:	4288      	cmp	r0, r1
 8000bfe:	f200 80cb 	bhi.w	8000d98 <__udivmoddi4+0x2c0>
 8000c02:	4643      	mov	r3, r8
 8000c04:	1a09      	subs	r1, r1, r0
 8000c06:	b2a4      	uxth	r4, r4
 8000c08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000c10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000c14:	fb0e fe00 	mul.w	lr, lr, r0
 8000c18:	45a6      	cmp	lr, r4
 8000c1a:	d908      	bls.n	8000c2e <__udivmoddi4+0x156>
 8000c1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000c20:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000c24:	d202      	bcs.n	8000c2c <__udivmoddi4+0x154>
 8000c26:	45a6      	cmp	lr, r4
 8000c28:	f200 80bb 	bhi.w	8000da2 <__udivmoddi4+0x2ca>
 8000c2c:	4608      	mov	r0, r1
 8000c2e:	eba4 040e 	sub.w	r4, r4, lr
 8000c32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c36:	e79c      	b.n	8000b72 <__udivmoddi4+0x9a>
 8000c38:	f1c6 0720 	rsb	r7, r6, #32
 8000c3c:	40b3      	lsls	r3, r6
 8000c3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c46:	fa20 f407 	lsr.w	r4, r0, r7
 8000c4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000c4e:	431c      	orrs	r4, r3
 8000c50:	40f9      	lsrs	r1, r7
 8000c52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c56:	fa00 f306 	lsl.w	r3, r0, r6
 8000c5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c5e:	0c20      	lsrs	r0, r4, #16
 8000c60:	fa1f fe8c 	uxth.w	lr, ip
 8000c64:	fb09 1118 	mls	r1, r9, r8, r1
 8000c68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000c70:	4288      	cmp	r0, r1
 8000c72:	fa02 f206 	lsl.w	r2, r2, r6
 8000c76:	d90b      	bls.n	8000c90 <__udivmoddi4+0x1b8>
 8000c78:	eb1c 0101 	adds.w	r1, ip, r1
 8000c7c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000c80:	f080 8088 	bcs.w	8000d94 <__udivmoddi4+0x2bc>
 8000c84:	4288      	cmp	r0, r1
 8000c86:	f240 8085 	bls.w	8000d94 <__udivmoddi4+0x2bc>
 8000c8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000c8e:	4461      	add	r1, ip
 8000c90:	1a09      	subs	r1, r1, r0
 8000c92:	b2a4      	uxth	r4, r4
 8000c94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c98:	fb09 1110 	mls	r1, r9, r0, r1
 8000c9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ca0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ca4:	458e      	cmp	lr, r1
 8000ca6:	d908      	bls.n	8000cba <__udivmoddi4+0x1e2>
 8000ca8:	eb1c 0101 	adds.w	r1, ip, r1
 8000cac:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000cb0:	d26c      	bcs.n	8000d8c <__udivmoddi4+0x2b4>
 8000cb2:	458e      	cmp	lr, r1
 8000cb4:	d96a      	bls.n	8000d8c <__udivmoddi4+0x2b4>
 8000cb6:	3802      	subs	r0, #2
 8000cb8:	4461      	add	r1, ip
 8000cba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000cbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000cc2:	eba1 010e 	sub.w	r1, r1, lr
 8000cc6:	42a1      	cmp	r1, r4
 8000cc8:	46c8      	mov	r8, r9
 8000cca:	46a6      	mov	lr, r4
 8000ccc:	d356      	bcc.n	8000d7c <__udivmoddi4+0x2a4>
 8000cce:	d053      	beq.n	8000d78 <__udivmoddi4+0x2a0>
 8000cd0:	b15d      	cbz	r5, 8000cea <__udivmoddi4+0x212>
 8000cd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000cd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000cda:	fa01 f707 	lsl.w	r7, r1, r7
 8000cde:	fa22 f306 	lsr.w	r3, r2, r6
 8000ce2:	40f1      	lsrs	r1, r6
 8000ce4:	431f      	orrs	r7, r3
 8000ce6:	e9c5 7100 	strd	r7, r1, [r5]
 8000cea:	2600      	movs	r6, #0
 8000cec:	4631      	mov	r1, r6
 8000cee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf2:	f1c2 0320 	rsb	r3, r2, #32
 8000cf6:	40d8      	lsrs	r0, r3
 8000cf8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000d00:	4091      	lsls	r1, r2
 8000d02:	4301      	orrs	r1, r0
 8000d04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d08:	fa1f fe8c 	uxth.w	lr, ip
 8000d0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000d10:	fb07 3610 	mls	r6, r7, r0, r3
 8000d14:	0c0b      	lsrs	r3, r1, #16
 8000d16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000d1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000d1e:	429e      	cmp	r6, r3
 8000d20:	fa04 f402 	lsl.w	r4, r4, r2
 8000d24:	d908      	bls.n	8000d38 <__udivmoddi4+0x260>
 8000d26:	eb1c 0303 	adds.w	r3, ip, r3
 8000d2a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000d2e:	d22f      	bcs.n	8000d90 <__udivmoddi4+0x2b8>
 8000d30:	429e      	cmp	r6, r3
 8000d32:	d92d      	bls.n	8000d90 <__udivmoddi4+0x2b8>
 8000d34:	3802      	subs	r0, #2
 8000d36:	4463      	add	r3, ip
 8000d38:	1b9b      	subs	r3, r3, r6
 8000d3a:	b289      	uxth	r1, r1
 8000d3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d40:	fb07 3316 	mls	r3, r7, r6, r3
 8000d44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d48:	fb06 f30e 	mul.w	r3, r6, lr
 8000d4c:	428b      	cmp	r3, r1
 8000d4e:	d908      	bls.n	8000d62 <__udivmoddi4+0x28a>
 8000d50:	eb1c 0101 	adds.w	r1, ip, r1
 8000d54:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000d58:	d216      	bcs.n	8000d88 <__udivmoddi4+0x2b0>
 8000d5a:	428b      	cmp	r3, r1
 8000d5c:	d914      	bls.n	8000d88 <__udivmoddi4+0x2b0>
 8000d5e:	3e02      	subs	r6, #2
 8000d60:	4461      	add	r1, ip
 8000d62:	1ac9      	subs	r1, r1, r3
 8000d64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d68:	e738      	b.n	8000bdc <__udivmoddi4+0x104>
 8000d6a:	462e      	mov	r6, r5
 8000d6c:	4628      	mov	r0, r5
 8000d6e:	e705      	b.n	8000b7c <__udivmoddi4+0xa4>
 8000d70:	4606      	mov	r6, r0
 8000d72:	e6e3      	b.n	8000b3c <__udivmoddi4+0x64>
 8000d74:	4618      	mov	r0, r3
 8000d76:	e6f8      	b.n	8000b6a <__udivmoddi4+0x92>
 8000d78:	454b      	cmp	r3, r9
 8000d7a:	d2a9      	bcs.n	8000cd0 <__udivmoddi4+0x1f8>
 8000d7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000d80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d84:	3801      	subs	r0, #1
 8000d86:	e7a3      	b.n	8000cd0 <__udivmoddi4+0x1f8>
 8000d88:	4646      	mov	r6, r8
 8000d8a:	e7ea      	b.n	8000d62 <__udivmoddi4+0x28a>
 8000d8c:	4620      	mov	r0, r4
 8000d8e:	e794      	b.n	8000cba <__udivmoddi4+0x1e2>
 8000d90:	4640      	mov	r0, r8
 8000d92:	e7d1      	b.n	8000d38 <__udivmoddi4+0x260>
 8000d94:	46d0      	mov	r8, sl
 8000d96:	e77b      	b.n	8000c90 <__udivmoddi4+0x1b8>
 8000d98:	3b02      	subs	r3, #2
 8000d9a:	4461      	add	r1, ip
 8000d9c:	e732      	b.n	8000c04 <__udivmoddi4+0x12c>
 8000d9e:	4630      	mov	r0, r6
 8000da0:	e709      	b.n	8000bb6 <__udivmoddi4+0xde>
 8000da2:	4464      	add	r4, ip
 8000da4:	3802      	subs	r0, #2
 8000da6:	e742      	b.n	8000c2e <__udivmoddi4+0x156>

08000da8 <__aeabi_idiv0>:
 8000da8:	4770      	bx	lr
 8000daa:	bf00      	nop

08000dac <debounceFSM_init>:
 * @details	Set the initial state
 * @param 	none
 * @return 	none
 */
void debounceFSM_init(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
	delayInit(&delayButton, BUTTON_DEBOUNCE_DELAY);
 8000db0:	2128      	movs	r1, #40	; 0x28
 8000db2:	4805      	ldr	r0, [pc, #20]	; (8000dc8 <debounceFSM_init+0x1c>)
 8000db4:	f000 f896 	bl	8000ee4 <delayInit>
	currentState = BUTTON_UP;
 8000db8:	4b04      	ldr	r3, [pc, #16]	; (8000dcc <debounceFSM_init+0x20>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	701a      	strb	r2, [r3, #0]
	fallingEdge = false;
 8000dbe:	4b04      	ldr	r3, [pc, #16]	; (8000dd0 <debounceFSM_init+0x24>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	701a      	strb	r2, [r3, #0]
}
 8000dc4:	bf00      	nop
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	2000003c 	.word	0x2000003c
 8000dcc:	20000048 	.word	0x20000048
 8000dd0:	20000049 	.word	0x20000049

08000dd4 <debounceFSM_update>:
 * 			Must be called frequently.
 * @param 	none
 * @return 	none
 */
void debounceFSM_update()
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
	switch(currentState){
 8000dd8:	4b30      	ldr	r3, [pc, #192]	; (8000e9c <debounceFSM_update+0xc8>)
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	2b03      	cmp	r3, #3
 8000dde:	d850      	bhi.n	8000e82 <debounceFSM_update+0xae>
 8000de0:	a201      	add	r2, pc, #4	; (adr r2, 8000de8 <debounceFSM_update+0x14>)
 8000de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000de6:	bf00      	nop
 8000de8:	08000df9 	.word	0x08000df9
 8000dec:	08000e13 	.word	0x08000e13
 8000df0:	08000e41 	.word	0x08000e41
 8000df4:	08000e5b 	.word	0x08000e5b
			case BUTTON_UP:
				if(BSP_PB_GetState(BUTTON_USER))
 8000df8:	2000      	movs	r0, #0
 8000dfa:	f000 f9cd 	bl	8001198 <BSP_PB_GetState>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d041      	beq.n	8000e88 <debounceFSM_update+0xb4>
				{
					currentState = BUTTON_FALLING;
 8000e04:	4b25      	ldr	r3, [pc, #148]	; (8000e9c <debounceFSM_update+0xc8>)
 8000e06:	2201      	movs	r2, #1
 8000e08:	701a      	strb	r2, [r3, #0]
					delayRead(&delayButton);		// Set the initial value of the delay
 8000e0a:	4825      	ldr	r0, [pc, #148]	; (8000ea0 <debounceFSM_update+0xcc>)
 8000e0c:	f000 f887 	bl	8000f1e <delayRead>
				}

				break;
 8000e10:	e03a      	b.n	8000e88 <debounceFSM_update+0xb4>
			case BUTTON_FALLING:
				if(delayRead(&delayButton))
 8000e12:	4823      	ldr	r0, [pc, #140]	; (8000ea0 <debounceFSM_update+0xcc>)
 8000e14:	f000 f883 	bl	8000f1e <delayRead>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d036      	beq.n	8000e8c <debounceFSM_update+0xb8>
				{
					if(BSP_PB_GetState(BUTTON_USER))
 8000e1e:	2000      	movs	r0, #0
 8000e20:	f000 f9ba 	bl	8001198 <BSP_PB_GetState>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d006      	beq.n	8000e38 <debounceFSM_update+0x64>
					{
						currentState = BUTTON_DOWN;
 8000e2a:	4b1c      	ldr	r3, [pc, #112]	; (8000e9c <debounceFSM_update+0xc8>)
 8000e2c:	2202      	movs	r2, #2
 8000e2e:	701a      	strb	r2, [r3, #0]
						fallingEdge = true;
 8000e30:	4b1c      	ldr	r3, [pc, #112]	; (8000ea4 <debounceFSM_update+0xd0>)
 8000e32:	2201      	movs	r2, #1
 8000e34:	701a      	strb	r2, [r3, #0]
					else
					{
						currentState = BUTTON_UP;
					}
				}
				break;
 8000e36:	e029      	b.n	8000e8c <debounceFSM_update+0xb8>
						currentState = BUTTON_UP;
 8000e38:	4b18      	ldr	r3, [pc, #96]	; (8000e9c <debounceFSM_update+0xc8>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	701a      	strb	r2, [r3, #0]
				break;
 8000e3e:	e025      	b.n	8000e8c <debounceFSM_update+0xb8>
			case BUTTON_DOWN:
				if(!BSP_PB_GetState(BUTTON_USER))
 8000e40:	2000      	movs	r0, #0
 8000e42:	f000 f9a9 	bl	8001198 <BSP_PB_GetState>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d121      	bne.n	8000e90 <debounceFSM_update+0xbc>
				{
					currentState = BUTTON_RAISING;
 8000e4c:	4b13      	ldr	r3, [pc, #76]	; (8000e9c <debounceFSM_update+0xc8>)
 8000e4e:	2203      	movs	r2, #3
 8000e50:	701a      	strb	r2, [r3, #0]
					delayRead(&delayButton);		// Set the initial value of the delay
 8000e52:	4813      	ldr	r0, [pc, #76]	; (8000ea0 <debounceFSM_update+0xcc>)
 8000e54:	f000 f863 	bl	8000f1e <delayRead>
				}
				break;
 8000e58:	e01a      	b.n	8000e90 <debounceFSM_update+0xbc>
			case BUTTON_RAISING:
				if(delayRead(&delayButton))
 8000e5a:	4811      	ldr	r0, [pc, #68]	; (8000ea0 <debounceFSM_update+0xcc>)
 8000e5c:	f000 f85f 	bl	8000f1e <delayRead>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d016      	beq.n	8000e94 <debounceFSM_update+0xc0>
				{
					if(!BSP_PB_GetState(BUTTON_USER))
 8000e66:	2000      	movs	r0, #0
 8000e68:	f000 f996 	bl	8001198 <BSP_PB_GetState>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d103      	bne.n	8000e7a <debounceFSM_update+0xa6>
					{
						currentState = BUTTON_UP;
 8000e72:	4b0a      	ldr	r3, [pc, #40]	; (8000e9c <debounceFSM_update+0xc8>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	701a      	strb	r2, [r3, #0]
					else
					{
						currentState = BUTTON_DOWN;
					}
				}
				break;
 8000e78:	e00c      	b.n	8000e94 <debounceFSM_update+0xc0>
						currentState = BUTTON_DOWN;
 8000e7a:	4b08      	ldr	r3, [pc, #32]	; (8000e9c <debounceFSM_update+0xc8>)
 8000e7c:	2202      	movs	r2, #2
 8000e7e:	701a      	strb	r2, [r3, #0]
				break;
 8000e80:	e008      	b.n	8000e94 <debounceFSM_update+0xc0>
			default:
				Error_Handler();
 8000e82:	f000 f829 	bl	8000ed8 <Error_Handler>
				break;
 8000e86:	e006      	b.n	8000e96 <debounceFSM_update+0xc2>
				break;
 8000e88:	bf00      	nop
 8000e8a:	e004      	b.n	8000e96 <debounceFSM_update+0xc2>
				break;
 8000e8c:	bf00      	nop
 8000e8e:	e002      	b.n	8000e96 <debounceFSM_update+0xc2>
				break;
 8000e90:	bf00      	nop
 8000e92:	e000      	b.n	8000e96 <debounceFSM_update+0xc2>
				break;
 8000e94:	bf00      	nop
			}
}
 8000e96:	bf00      	nop
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	20000048 	.word	0x20000048
 8000ea0:	2000003c 	.word	0x2000003c
 8000ea4:	20000049 	.word	0x20000049

08000ea8 <readKeyPressed>:
 * @brief   Read button state.
 * @param 	none
 * @return	True if button was pressed, False if not.
 */
bool_t readKeyPressed(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b083      	sub	sp, #12
 8000eac:	af00      	add	r7, sp, #0
	bool_t returnValue = false;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	71fb      	strb	r3, [r7, #7]

	if(fallingEdge)
 8000eb2:	4b08      	ldr	r3, [pc, #32]	; (8000ed4 <readKeyPressed+0x2c>)
 8000eb4:	781b      	ldrb	r3, [r3, #0]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d004      	beq.n	8000ec4 <readKeyPressed+0x1c>
	{
		fallingEdge = false;
 8000eba:	4b06      	ldr	r3, [pc, #24]	; (8000ed4 <readKeyPressed+0x2c>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	701a      	strb	r2, [r3, #0]
		returnValue = true;
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	71fb      	strb	r3, [r7, #7]
	}

	return returnValue;
 8000ec4:	79fb      	ldrb	r3, [r7, #7]
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	370c      	adds	r7, #12
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop
 8000ed4:	20000049 	.word	0x20000049

08000ed8 <Error_Handler>:
 * @brief  This function is executed in case of error occurrence.
 * @param  None
 * @return None
 */
static void Error_Handler(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
	/* Turn LED2 on */
	BSP_LED_On(LED2);
 8000edc:	2001      	movs	r0, #1
 8000ede:	f000 f8eb 	bl	80010b8 <BSP_LED_On>
	while (1)
 8000ee2:	e7fe      	b.n	8000ee2 <Error_Handler+0xa>

08000ee4 <delayInit>:
 * @param   delay 		Pointer to the delay structure
 * @param	duration 	Delay in milliseconds
 * @return  None
 */
void delayInit( delay_t * delay, tick_t duration )
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	6039      	str	r1, [r7, #0]
	if(delay != NULL && 0 < duration && duration < MAX_DELAY)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d00e      	beq.n	8000f12 <delayInit+0x2e>
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d00b      	beq.n	8000f12 <delayInit+0x2e>
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	f247 522f 	movw	r2, #29999	; 0x752f
 8000f00:	4293      	cmp	r3, r2
 8000f02:	d806      	bhi.n	8000f12 <delayInit+0x2e>
	{
		delay->running = false;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2200      	movs	r2, #0
 8000f08:	721a      	strb	r2, [r3, #8]
		delay->duration = duration;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	683a      	ldr	r2, [r7, #0]
 8000f0e:	605a      	str	r2, [r3, #4]
	}
	else
	{
		while(1);
	}
}
 8000f10:	e000      	b.n	8000f14 <delayInit+0x30>
		while(1);
 8000f12:	e7fe      	b.n	8000f12 <delayInit+0x2e>
}
 8000f14:	370c      	adds	r7, #12
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr

08000f1e <delayRead>:
 * @brief   Read the delay state
 * @param   delay 		Pointer to the delay structure
 * @return  True if the delay happened, false if not.
 */
bool_t delayRead( delay_t * delay )
{
 8000f1e:	b580      	push	{r7, lr}
 8000f20:	b084      	sub	sp, #16
 8000f22:	af00      	add	r7, sp, #0
 8000f24:	6078      	str	r0, [r7, #4]
	bool_t returnValue = false;
 8000f26:	2300      	movs	r3, #0
 8000f28:	73fb      	strb	r3, [r7, #15]

	if(delay == NULL)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d100      	bne.n	8000f32 <delayRead+0x14>
		while(1);
 8000f30:	e7fe      	b.n	8000f30 <delayRead+0x12>

	if(delay->running)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	7a1b      	ldrb	r3, [r3, #8]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d012      	beq.n	8000f60 <delayRead+0x42>
	{
		if((HAL_GetTick() - delay->startTime) >= delay->duration)
 8000f3a:	f000 fa07 	bl	800134c <HAL_GetTick>
 8000f3e:	4602      	mov	r2, r0
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	1ad2      	subs	r2, r2, r3
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	429a      	cmp	r2, r3
 8000f4c:	d305      	bcc.n	8000f5a <delayRead+0x3c>
		{
			delay->running = false;		// At the next delayRead, it will be runned again.
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	2200      	movs	r2, #0
 8000f52:	721a      	strb	r2, [r3, #8]
			returnValue = true;
 8000f54:	2301      	movs	r3, #1
 8000f56:	73fb      	strb	r3, [r7, #15]
 8000f58:	e00a      	b.n	8000f70 <delayRead+0x52>

		}
		else
			returnValue = false;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	73fb      	strb	r3, [r7, #15]
 8000f5e:	e007      	b.n	8000f70 <delayRead+0x52>
	}
	else
	{
		delay->startTime = HAL_GetTick();
 8000f60:	f000 f9f4 	bl	800134c <HAL_GetTick>
 8000f64:	4602      	mov	r2, r0
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	601a      	str	r2, [r3, #0]
		delay->running = true;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	721a      	strb	r2, [r3, #8]
	}

	return returnValue;
 8000f70:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	3710      	adds	r7, #16
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
	...

08000f7c <uartInit>:
 * @details
 * @param	none
 * @return	true if the initialization was success, false if not
 */
bool_t uartInit(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
	bool_t returnValue = false;
 8000f82:	2300      	movs	r3, #0
 8000f84:	71fb      	strb	r3, [r7, #7]
		                  BE CAREFUL : Program 7 data bits + 1 parity bit in PC HyperTerminal
	      - Stop Bit    = One Stop bit
	      - Parity      = ODD parity
	      - BaudRate    = 9600 baud
	      - Hardware flow control disabled (RTS and CTS signals) */
	  UartHandle.Instance        = USARTx;
 8000f86:	4b15      	ldr	r3, [pc, #84]	; (8000fdc <uartInit+0x60>)
 8000f88:	4a15      	ldr	r2, [pc, #84]	; (8000fe0 <uartInit+0x64>)
 8000f8a:	601a      	str	r2, [r3, #0]

	  UartHandle.Init.BaudRate   = 9600;
 8000f8c:	4b13      	ldr	r3, [pc, #76]	; (8000fdc <uartInit+0x60>)
 8000f8e:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000f92:	605a      	str	r2, [r3, #4]
	  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 8000f94:	4b11      	ldr	r3, [pc, #68]	; (8000fdc <uartInit+0x60>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	609a      	str	r2, [r3, #8]
	  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 8000f9a:	4b10      	ldr	r3, [pc, #64]	; (8000fdc <uartInit+0x60>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	60da      	str	r2, [r3, #12]
	  UartHandle.Init.Parity     = UART_PARITY_ODD;
 8000fa0:	4b0e      	ldr	r3, [pc, #56]	; (8000fdc <uartInit+0x60>)
 8000fa2:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8000fa6:	611a      	str	r2, [r3, #16]
	  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 8000fa8:	4b0c      	ldr	r3, [pc, #48]	; (8000fdc <uartInit+0x60>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	619a      	str	r2, [r3, #24]
	  UartHandle.Init.Mode       = UART_MODE_TX_RX;
 8000fae:	4b0b      	ldr	r3, [pc, #44]	; (8000fdc <uartInit+0x60>)
 8000fb0:	220c      	movs	r2, #12
 8000fb2:	615a      	str	r2, [r3, #20]
	  UartHandle.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fb4:	4b09      	ldr	r3, [pc, #36]	; (8000fdc <uartInit+0x60>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	61da      	str	r2, [r3, #28]
	  if (HAL_UART_Init(&UartHandle) == HAL_OK)
 8000fba:	4808      	ldr	r0, [pc, #32]	; (8000fdc <uartInit+0x60>)
 8000fbc:	f001 fd80 	bl	8002ac0 <HAL_UART_Init>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d104      	bne.n	8000fd0 <uartInit+0x54>
	  {
		  uartSendString((uint8_t*)"Initialization finished successfully\n");
 8000fc6:	4807      	ldr	r0, [pc, #28]	; (8000fe4 <uartInit+0x68>)
 8000fc8:	f000 f80e 	bl	8000fe8 <uartSendString>

		  returnValue = true;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	71fb      	strb	r3, [r7, #7]
	  }

	  return returnValue;
 8000fd0:	79fb      	ldrb	r3, [r7, #7]
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	3708      	adds	r7, #8
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	2000004c 	.word	0x2000004c
 8000fe0:	40004800 	.word	0x40004800
 8000fe4:	08003c74 	.word	0x08003c74

08000fe8 <uartSendString>:
 * @details	Send all the string
 * @param	uint8_t * string to send
 * @return	none
 */
void uartSendString(uint8_t * pstring)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
	if(NULL != pstring)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d009      	beq.n	800100a <uartSendString+0x22>
		HAL_UART_Transmit(&UartHandle, pstring, strlen((const char *)pstring), UART_TRANSMIT_MAX_DELAY);
 8000ff6:	6878      	ldr	r0, [r7, #4]
 8000ff8:	f7ff f8f8 	bl	80001ec <strlen>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	b29a      	uxth	r2, r3
 8001000:	2364      	movs	r3, #100	; 0x64
 8001002:	6879      	ldr	r1, [r7, #4]
 8001004:	4803      	ldr	r0, [pc, #12]	; (8001014 <uartSendString+0x2c>)
 8001006:	f001 fda8 	bl	8002b5a <HAL_UART_Transmit>

}
 800100a:	bf00      	nop
 800100c:	3708      	adds	r7, #8
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	2000004c 	.word	0x2000004c

08001018 <BSP_LED_Init>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b08a      	sub	sp, #40	; 0x28
 800101c:	af00      	add	r7, sp, #0
 800101e:	4603      	mov	r3, r0
 8001020:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8001022:	79fb      	ldrb	r3, [r7, #7]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d10e      	bne.n	8001046 <BSP_LED_Init+0x2e>
 8001028:	2300      	movs	r3, #0
 800102a:	613b      	str	r3, [r7, #16]
 800102c:	4b1f      	ldr	r3, [pc, #124]	; (80010ac <BSP_LED_Init+0x94>)
 800102e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001030:	4a1e      	ldr	r2, [pc, #120]	; (80010ac <BSP_LED_Init+0x94>)
 8001032:	f043 0302 	orr.w	r3, r3, #2
 8001036:	6313      	str	r3, [r2, #48]	; 0x30
 8001038:	4b1c      	ldr	r3, [pc, #112]	; (80010ac <BSP_LED_Init+0x94>)
 800103a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103c:	f003 0302 	and.w	r3, r3, #2
 8001040:	613b      	str	r3, [r7, #16]
 8001042:	693b      	ldr	r3, [r7, #16]
 8001044:	e00d      	b.n	8001062 <BSP_LED_Init+0x4a>
 8001046:	2300      	movs	r3, #0
 8001048:	60fb      	str	r3, [r7, #12]
 800104a:	4b18      	ldr	r3, [pc, #96]	; (80010ac <BSP_LED_Init+0x94>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104e:	4a17      	ldr	r2, [pc, #92]	; (80010ac <BSP_LED_Init+0x94>)
 8001050:	f043 0302 	orr.w	r3, r3, #2
 8001054:	6313      	str	r3, [r2, #48]	; 0x30
 8001056:	4b15      	ldr	r3, [pc, #84]	; (80010ac <BSP_LED_Init+0x94>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105a:	f003 0302 	and.w	r3, r3, #2
 800105e:	60fb      	str	r3, [r7, #12]
 8001060:	68fb      	ldr	r3, [r7, #12]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8001062:	79fb      	ldrb	r3, [r7, #7]
 8001064:	4a12      	ldr	r2, [pc, #72]	; (80010b0 <BSP_LED_Init+0x98>)
 8001066:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800106a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800106c:	2301      	movs	r3, #1
 800106e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001070:	2300      	movs	r3, #0
 8001072:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001074:	2302      	movs	r3, #2
 8001076:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8001078:	79fb      	ldrb	r3, [r7, #7]
 800107a:	4a0e      	ldr	r2, [pc, #56]	; (80010b4 <BSP_LED_Init+0x9c>)
 800107c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001080:	f107 0214 	add.w	r2, r7, #20
 8001084:	4611      	mov	r1, r2
 8001086:	4618      	mov	r0, r3
 8001088:	f000 faa2 	bl	80015d0 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 800108c:	79fb      	ldrb	r3, [r7, #7]
 800108e:	4a09      	ldr	r2, [pc, #36]	; (80010b4 <BSP_LED_Init+0x9c>)
 8001090:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	4a06      	ldr	r2, [pc, #24]	; (80010b0 <BSP_LED_Init+0x98>)
 8001098:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800109c:	2200      	movs	r2, #0
 800109e:	4619      	mov	r1, r3
 80010a0:	f000 fc5a 	bl	8001958 <HAL_GPIO_WritePin>
}
 80010a4:	bf00      	nop
 80010a6:	3728      	adds	r7, #40	; 0x28
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	40023800 	.word	0x40023800
 80010b0:	08003d0c 	.word	0x08003d0c
 80010b4:	20000000 	.word	0x20000000

080010b8 <BSP_LED_On>:
  * @param  Led: Specifies the Led to be set on. 
  *   This parameter can be one of following parameters:
  *     @arg LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	4603      	mov	r3, r0
 80010c0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	4a07      	ldr	r2, [pc, #28]	; (80010e4 <BSP_LED_On+0x2c>)
 80010c6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80010ca:	79fb      	ldrb	r3, [r7, #7]
 80010cc:	4a06      	ldr	r2, [pc, #24]	; (80010e8 <BSP_LED_On+0x30>)
 80010ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010d2:	2201      	movs	r2, #1
 80010d4:	4619      	mov	r1, r3
 80010d6:	f000 fc3f 	bl	8001958 <HAL_GPIO_WritePin>
}
 80010da:	bf00      	nop
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	20000000 	.word	0x20000000
 80010e8:	08003d0c 	.word	0x08003d0c

080010ec <BSP_PB_Init>:
  *     @arg BUTTON_MODE_GPIO: Button will be used as simple IO 
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b088      	sub	sp, #32
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	4603      	mov	r3, r0
 80010f4:	460a      	mov	r2, r1
 80010f6:	71fb      	strb	r3, [r7, #7]
 80010f8:	4613      	mov	r3, r2
 80010fa:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 80010fc:	2300      	movs	r3, #0
 80010fe:	60bb      	str	r3, [r7, #8]
 8001100:	4b23      	ldr	r3, [pc, #140]	; (8001190 <BSP_PB_Init+0xa4>)
 8001102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001104:	4a22      	ldr	r2, [pc, #136]	; (8001190 <BSP_PB_Init+0xa4>)
 8001106:	f043 0304 	orr.w	r3, r3, #4
 800110a:	6313      	str	r3, [r2, #48]	; 0x30
 800110c:	4b20      	ldr	r3, [pc, #128]	; (8001190 <BSP_PB_Init+0xa4>)
 800110e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001110:	f003 0304 	and.w	r3, r3, #4
 8001114:	60bb      	str	r3, [r7, #8]
 8001116:	68bb      	ldr	r3, [r7, #8]
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 8001118:	79bb      	ldrb	r3, [r7, #6]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d112      	bne.n	8001144 <BSP_PB_Init+0x58>
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 800111e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001122:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001124:	2300      	movs	r3, #0
 8001126:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001128:	2302      	movs	r3, #2
 800112a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 800112c:	2302      	movs	r3, #2
 800112e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8001130:	79fb      	ldrb	r3, [r7, #7]
 8001132:	4a18      	ldr	r2, [pc, #96]	; (8001194 <BSP_PB_Init+0xa8>)
 8001134:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001138:	f107 020c 	add.w	r2, r7, #12
 800113c:	4611      	mov	r1, r2
 800113e:	4618      	mov	r0, r3
 8001140:	f000 fa46 	bl	80015d0 <HAL_GPIO_Init>
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 8001144:	79bb      	ldrb	r3, [r7, #6]
 8001146:	2b01      	cmp	r3, #1
 8001148:	d11d      	bne.n	8001186 <BSP_PB_Init+0x9a>
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 800114a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800114e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001150:	2300      	movs	r3, #0
 8001152:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING; 
 8001154:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001158:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 800115a:	79fb      	ldrb	r3, [r7, #7]
 800115c:	4a0d      	ldr	r2, [pc, #52]	; (8001194 <BSP_PB_Init+0xa8>)
 800115e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001162:	f107 020c 	add.w	r2, r7, #12
 8001166:	4611      	mov	r1, r2
 8001168:	4618      	mov	r0, r3
 800116a:	f000 fa31 	bl	80015d0 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 800116e:	2328      	movs	r3, #40	; 0x28
 8001170:	b25b      	sxtb	r3, r3
 8001172:	2200      	movs	r2, #0
 8001174:	210f      	movs	r1, #15
 8001176:	4618      	mov	r0, r3
 8001178:	f000 f9f3 	bl	8001562 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 800117c:	2328      	movs	r3, #40	; 0x28
 800117e:	b25b      	sxtb	r3, r3
 8001180:	4618      	mov	r0, r3
 8001182:	f000 fa0a 	bl	800159a <HAL_NVIC_EnableIRQ>
  }
}
 8001186:	bf00      	nop
 8001188:	3720      	adds	r7, #32
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	40023800 	.word	0x40023800
 8001194:	2000000c 	.word	0x2000000c

08001198 <BSP_PB_GetState>:
  * @param  Button: Specifies the Button to be checked.
  *   This parameter should be: BUTTON_USER  
  * @retval The Button GPIO pin value.
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	4603      	mov	r3, r0
 80011a0:	71fb      	strb	r3, [r7, #7]
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 80011a2:	79fb      	ldrb	r3, [r7, #7]
 80011a4:	4a06      	ldr	r2, [pc, #24]	; (80011c0 <BSP_PB_GetState+0x28>)
 80011a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011ae:	4611      	mov	r1, r2
 80011b0:	4618      	mov	r0, r3
 80011b2:	f000 fbb9 	bl	8001928 <HAL_GPIO_ReadPin>
 80011b6:	4603      	mov	r3, r0
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	2000000c 	.word	0x2000000c

080011c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011c8:	4b16      	ldr	r3, [pc, #88]	; (8001224 <SystemInit+0x60>)
 80011ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011ce:	4a15      	ldr	r2, [pc, #84]	; (8001224 <SystemInit+0x60>)
 80011d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80011d8:	4b13      	ldr	r3, [pc, #76]	; (8001228 <SystemInit+0x64>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a12      	ldr	r2, [pc, #72]	; (8001228 <SystemInit+0x64>)
 80011de:	f043 0301 	orr.w	r3, r3, #1
 80011e2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80011e4:	4b10      	ldr	r3, [pc, #64]	; (8001228 <SystemInit+0x64>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80011ea:	4b0f      	ldr	r3, [pc, #60]	; (8001228 <SystemInit+0x64>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	4a0e      	ldr	r2, [pc, #56]	; (8001228 <SystemInit+0x64>)
 80011f0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80011f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011f8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80011fa:	4b0b      	ldr	r3, [pc, #44]	; (8001228 <SystemInit+0x64>)
 80011fc:	4a0b      	ldr	r2, [pc, #44]	; (800122c <SystemInit+0x68>)
 80011fe:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001200:	4b09      	ldr	r3, [pc, #36]	; (8001228 <SystemInit+0x64>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a08      	ldr	r2, [pc, #32]	; (8001228 <SystemInit+0x64>)
 8001206:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800120a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800120c:	4b06      	ldr	r3, [pc, #24]	; (8001228 <SystemInit+0x64>)
 800120e:	2200      	movs	r2, #0
 8001210:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001212:	4b04      	ldr	r3, [pc, #16]	; (8001224 <SystemInit+0x60>)
 8001214:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001218:	609a      	str	r2, [r3, #8]
#endif
}
 800121a:	bf00      	nop
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr
 8001224:	e000ed00 	.word	0xe000ed00
 8001228:	40023800 	.word	0x40023800
 800122c:	24003010 	.word	0x24003010

08001230 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
}
 8001234:	bf00      	nop
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr

0800123e <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800123e:	b480      	push	{r7}
 8001240:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001242:	e7fe      	b.n	8001242 <HardFault_Handler+0x4>

08001244 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8001248:	e7fe      	b.n	8001248 <MemManage_Handler+0x4>

0800124a <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800124a:	b480      	push	{r7}
 800124c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800124e:	e7fe      	b.n	800124e <BusFault_Handler+0x4>

08001250 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001254:	e7fe      	b.n	8001254 <UsageFault_Handler+0x4>

08001256 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001256:	b480      	push	{r7}
 8001258:	af00      	add	r7, sp, #0
}
 800125a:	bf00      	nop
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr

08001264 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
}
 8001268:	bf00      	nop
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr

08001272 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001272:	b480      	push	{r7}
 8001274:	af00      	add	r7, sp, #0
}
 8001276:	bf00      	nop
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr

08001280 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
    HAL_IncTick();
 8001284:	f000 f84e 	bl	8001324 <HAL_IncTick>
}
 8001288:	bf00      	nop
 800128a:	bd80      	pop	{r7, pc}

0800128c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001290:	4b0b      	ldr	r3, [pc, #44]	; (80012c0 <HAL_Init+0x34>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a0a      	ldr	r2, [pc, #40]	; (80012c0 <HAL_Init+0x34>)
 8001296:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800129a:	6013      	str	r3, [r2, #0]
#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800129c:	4b08      	ldr	r3, [pc, #32]	; (80012c0 <HAL_Init+0x34>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a07      	ldr	r2, [pc, #28]	; (80012c0 <HAL_Init+0x34>)
 80012a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012a8:	2003      	movs	r0, #3
 80012aa:	f000 f94f 	bl	800154c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012ae:	200f      	movs	r0, #15
 80012b0:	f000 f808 	bl	80012c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012b4:	f000 fbde 	bl	8001a74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012b8:	2300      	movs	r3, #0
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	40023c00 	.word	0x40023c00

080012c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012cc:	4b12      	ldr	r3, [pc, #72]	; (8001318 <HAL_InitTick+0x54>)
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	4b12      	ldr	r3, [pc, #72]	; (800131c <HAL_InitTick+0x58>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	4619      	mov	r1, r3
 80012d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012da:	fbb3 f3f1 	udiv	r3, r3, r1
 80012de:	fbb2 f3f3 	udiv	r3, r2, r3
 80012e2:	4618      	mov	r0, r3
 80012e4:	f000 f967 	bl	80015b6 <HAL_SYSTICK_Config>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012ee:	2301      	movs	r3, #1
 80012f0:	e00e      	b.n	8001310 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	2b0f      	cmp	r3, #15
 80012f6:	d80a      	bhi.n	800130e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012f8:	2200      	movs	r2, #0
 80012fa:	6879      	ldr	r1, [r7, #4]
 80012fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001300:	f000 f92f 	bl	8001562 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001304:	4a06      	ldr	r2, [pc, #24]	; (8001320 <HAL_InitTick+0x5c>)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800130a:	2300      	movs	r3, #0
 800130c:	e000      	b.n	8001310 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800130e:	2301      	movs	r3, #1
}
 8001310:	4618      	mov	r0, r3
 8001312:	3708      	adds	r7, #8
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	20000010 	.word	0x20000010
 800131c:	20000018 	.word	0x20000018
 8001320:	20000014 	.word	0x20000014

08001324 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001328:	4b06      	ldr	r3, [pc, #24]	; (8001344 <HAL_IncTick+0x20>)
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	461a      	mov	r2, r3
 800132e:	4b06      	ldr	r3, [pc, #24]	; (8001348 <HAL_IncTick+0x24>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4413      	add	r3, r2
 8001334:	4a04      	ldr	r2, [pc, #16]	; (8001348 <HAL_IncTick+0x24>)
 8001336:	6013      	str	r3, [r2, #0]
}
 8001338:	bf00      	nop
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	20000018 	.word	0x20000018
 8001348:	20000090 	.word	0x20000090

0800134c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  return uwTick;
 8001350:	4b03      	ldr	r3, [pc, #12]	; (8001360 <HAL_GetTick+0x14>)
 8001352:	681b      	ldr	r3, [r3, #0]
}
 8001354:	4618      	mov	r0, r3
 8001356:	46bd      	mov	sp, r7
 8001358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135c:	4770      	bx	lr
 800135e:	bf00      	nop
 8001360:	20000090 	.word	0x20000090

08001364 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800136c:	f7ff ffee 	bl	800134c <HAL_GetTick>
 8001370:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800137c:	d005      	beq.n	800138a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800137e:	4b0a      	ldr	r3, [pc, #40]	; (80013a8 <HAL_Delay+0x44>)
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	461a      	mov	r2, r3
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	4413      	add	r3, r2
 8001388:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800138a:	bf00      	nop
 800138c:	f7ff ffde 	bl	800134c <HAL_GetTick>
 8001390:	4602      	mov	r2, r0
 8001392:	68bb      	ldr	r3, [r7, #8]
 8001394:	1ad3      	subs	r3, r2, r3
 8001396:	68fa      	ldr	r2, [r7, #12]
 8001398:	429a      	cmp	r2, r3
 800139a:	d8f7      	bhi.n	800138c <HAL_Delay+0x28>
  {
  }
}
 800139c:	bf00      	nop
 800139e:	bf00      	nop
 80013a0:	3710      	adds	r7, #16
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	20000018 	.word	0x20000018

080013ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b085      	sub	sp, #20
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	f003 0307 	and.w	r3, r3, #7
 80013ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013bc:	4b0c      	ldr	r3, [pc, #48]	; (80013f0 <__NVIC_SetPriorityGrouping+0x44>)
 80013be:	68db      	ldr	r3, [r3, #12]
 80013c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013c2:	68ba      	ldr	r2, [r7, #8]
 80013c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013c8:	4013      	ands	r3, r2
 80013ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013d0:	68bb      	ldr	r3, [r7, #8]
 80013d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80013d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013de:	4a04      	ldr	r2, [pc, #16]	; (80013f0 <__NVIC_SetPriorityGrouping+0x44>)
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	60d3      	str	r3, [r2, #12]
}
 80013e4:	bf00      	nop
 80013e6:	3714      	adds	r7, #20
 80013e8:	46bd      	mov	sp, r7
 80013ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ee:	4770      	bx	lr
 80013f0:	e000ed00 	.word	0xe000ed00

080013f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013f8:	4b04      	ldr	r3, [pc, #16]	; (800140c <__NVIC_GetPriorityGrouping+0x18>)
 80013fa:	68db      	ldr	r3, [r3, #12]
 80013fc:	0a1b      	lsrs	r3, r3, #8
 80013fe:	f003 0307 	and.w	r3, r3, #7
}
 8001402:	4618      	mov	r0, r3
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr
 800140c:	e000ed00 	.word	0xe000ed00

08001410 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	4603      	mov	r3, r0
 8001418:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800141a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800141e:	2b00      	cmp	r3, #0
 8001420:	db0b      	blt.n	800143a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001422:	79fb      	ldrb	r3, [r7, #7]
 8001424:	f003 021f 	and.w	r2, r3, #31
 8001428:	4907      	ldr	r1, [pc, #28]	; (8001448 <__NVIC_EnableIRQ+0x38>)
 800142a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800142e:	095b      	lsrs	r3, r3, #5
 8001430:	2001      	movs	r0, #1
 8001432:	fa00 f202 	lsl.w	r2, r0, r2
 8001436:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800143a:	bf00      	nop
 800143c:	370c      	adds	r7, #12
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr
 8001446:	bf00      	nop
 8001448:	e000e100 	.word	0xe000e100

0800144c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	4603      	mov	r3, r0
 8001454:	6039      	str	r1, [r7, #0]
 8001456:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001458:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800145c:	2b00      	cmp	r3, #0
 800145e:	db0a      	blt.n	8001476 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	b2da      	uxtb	r2, r3
 8001464:	490c      	ldr	r1, [pc, #48]	; (8001498 <__NVIC_SetPriority+0x4c>)
 8001466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800146a:	0112      	lsls	r2, r2, #4
 800146c:	b2d2      	uxtb	r2, r2
 800146e:	440b      	add	r3, r1
 8001470:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001474:	e00a      	b.n	800148c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	b2da      	uxtb	r2, r3
 800147a:	4908      	ldr	r1, [pc, #32]	; (800149c <__NVIC_SetPriority+0x50>)
 800147c:	79fb      	ldrb	r3, [r7, #7]
 800147e:	f003 030f 	and.w	r3, r3, #15
 8001482:	3b04      	subs	r3, #4
 8001484:	0112      	lsls	r2, r2, #4
 8001486:	b2d2      	uxtb	r2, r2
 8001488:	440b      	add	r3, r1
 800148a:	761a      	strb	r2, [r3, #24]
}
 800148c:	bf00      	nop
 800148e:	370c      	adds	r7, #12
 8001490:	46bd      	mov	sp, r7
 8001492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001496:	4770      	bx	lr
 8001498:	e000e100 	.word	0xe000e100
 800149c:	e000ed00 	.word	0xe000ed00

080014a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b089      	sub	sp, #36	; 0x24
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	60f8      	str	r0, [r7, #12]
 80014a8:	60b9      	str	r1, [r7, #8]
 80014aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	f003 0307 	and.w	r3, r3, #7
 80014b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014b4:	69fb      	ldr	r3, [r7, #28]
 80014b6:	f1c3 0307 	rsb	r3, r3, #7
 80014ba:	2b04      	cmp	r3, #4
 80014bc:	bf28      	it	cs
 80014be:	2304      	movcs	r3, #4
 80014c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	3304      	adds	r3, #4
 80014c6:	2b06      	cmp	r3, #6
 80014c8:	d902      	bls.n	80014d0 <NVIC_EncodePriority+0x30>
 80014ca:	69fb      	ldr	r3, [r7, #28]
 80014cc:	3b03      	subs	r3, #3
 80014ce:	e000      	b.n	80014d2 <NVIC_EncodePriority+0x32>
 80014d0:	2300      	movs	r3, #0
 80014d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80014d8:	69bb      	ldr	r3, [r7, #24]
 80014da:	fa02 f303 	lsl.w	r3, r2, r3
 80014de:	43da      	mvns	r2, r3
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	401a      	ands	r2, r3
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014e8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	fa01 f303 	lsl.w	r3, r1, r3
 80014f2:	43d9      	mvns	r1, r3
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014f8:	4313      	orrs	r3, r2
         );
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	3724      	adds	r7, #36	; 0x24
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
	...

08001508 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	3b01      	subs	r3, #1
 8001514:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001518:	d301      	bcc.n	800151e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800151a:	2301      	movs	r3, #1
 800151c:	e00f      	b.n	800153e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800151e:	4a0a      	ldr	r2, [pc, #40]	; (8001548 <SysTick_Config+0x40>)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	3b01      	subs	r3, #1
 8001524:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001526:	210f      	movs	r1, #15
 8001528:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800152c:	f7ff ff8e 	bl	800144c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001530:	4b05      	ldr	r3, [pc, #20]	; (8001548 <SysTick_Config+0x40>)
 8001532:	2200      	movs	r2, #0
 8001534:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001536:	4b04      	ldr	r3, [pc, #16]	; (8001548 <SysTick_Config+0x40>)
 8001538:	2207      	movs	r2, #7
 800153a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800153c:	2300      	movs	r3, #0
}
 800153e:	4618      	mov	r0, r3
 8001540:	3708      	adds	r7, #8
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	e000e010 	.word	0xe000e010

0800154c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001554:	6878      	ldr	r0, [r7, #4]
 8001556:	f7ff ff29 	bl	80013ac <__NVIC_SetPriorityGrouping>
}
 800155a:	bf00      	nop
 800155c:	3708      	adds	r7, #8
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}

08001562 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001562:	b580      	push	{r7, lr}
 8001564:	b086      	sub	sp, #24
 8001566:	af00      	add	r7, sp, #0
 8001568:	4603      	mov	r3, r0
 800156a:	60b9      	str	r1, [r7, #8]
 800156c:	607a      	str	r2, [r7, #4]
 800156e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001570:	2300      	movs	r3, #0
 8001572:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001574:	f7ff ff3e 	bl	80013f4 <__NVIC_GetPriorityGrouping>
 8001578:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800157a:	687a      	ldr	r2, [r7, #4]
 800157c:	68b9      	ldr	r1, [r7, #8]
 800157e:	6978      	ldr	r0, [r7, #20]
 8001580:	f7ff ff8e 	bl	80014a0 <NVIC_EncodePriority>
 8001584:	4602      	mov	r2, r0
 8001586:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800158a:	4611      	mov	r1, r2
 800158c:	4618      	mov	r0, r3
 800158e:	f7ff ff5d 	bl	800144c <__NVIC_SetPriority>
}
 8001592:	bf00      	nop
 8001594:	3718      	adds	r7, #24
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}

0800159a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800159a:	b580      	push	{r7, lr}
 800159c:	b082      	sub	sp, #8
 800159e:	af00      	add	r7, sp, #0
 80015a0:	4603      	mov	r3, r0
 80015a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7ff ff31 	bl	8001410 <__NVIC_EnableIRQ>
}
 80015ae:	bf00      	nop
 80015b0:	3708      	adds	r7, #8
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}

080015b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015b6:	b580      	push	{r7, lr}
 80015b8:	b082      	sub	sp, #8
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f7ff ffa2 	bl	8001508 <SysTick_Config>
 80015c4:	4603      	mov	r3, r0
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3708      	adds	r7, #8
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
	...

080015d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b089      	sub	sp, #36	; 0x24
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80015da:	2300      	movs	r3, #0
 80015dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80015de:	2300      	movs	r3, #0
 80015e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80015e2:	2300      	movs	r3, #0
 80015e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015e6:	2300      	movs	r3, #0
 80015e8:	61fb      	str	r3, [r7, #28]
 80015ea:	e177      	b.n	80018dc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80015ec:	2201      	movs	r2, #1
 80015ee:	69fb      	ldr	r3, [r7, #28]
 80015f0:	fa02 f303 	lsl.w	r3, r2, r3
 80015f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	697a      	ldr	r2, [r7, #20]
 80015fc:	4013      	ands	r3, r2
 80015fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001600:	693a      	ldr	r2, [r7, #16]
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	429a      	cmp	r2, r3
 8001606:	f040 8166 	bne.w	80018d6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	f003 0303 	and.w	r3, r3, #3
 8001612:	2b01      	cmp	r3, #1
 8001614:	d005      	beq.n	8001622 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800161e:	2b02      	cmp	r3, #2
 8001620:	d130      	bne.n	8001684 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001628:	69fb      	ldr	r3, [r7, #28]
 800162a:	005b      	lsls	r3, r3, #1
 800162c:	2203      	movs	r2, #3
 800162e:	fa02 f303 	lsl.w	r3, r2, r3
 8001632:	43db      	mvns	r3, r3
 8001634:	69ba      	ldr	r2, [r7, #24]
 8001636:	4013      	ands	r3, r2
 8001638:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	68da      	ldr	r2, [r3, #12]
 800163e:	69fb      	ldr	r3, [r7, #28]
 8001640:	005b      	lsls	r3, r3, #1
 8001642:	fa02 f303 	lsl.w	r3, r2, r3
 8001646:	69ba      	ldr	r2, [r7, #24]
 8001648:	4313      	orrs	r3, r2
 800164a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	69ba      	ldr	r2, [r7, #24]
 8001650:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001658:	2201      	movs	r2, #1
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	fa02 f303 	lsl.w	r3, r2, r3
 8001660:	43db      	mvns	r3, r3
 8001662:	69ba      	ldr	r2, [r7, #24]
 8001664:	4013      	ands	r3, r2
 8001666:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	091b      	lsrs	r3, r3, #4
 800166e:	f003 0201 	and.w	r2, r3, #1
 8001672:	69fb      	ldr	r3, [r7, #28]
 8001674:	fa02 f303 	lsl.w	r3, r2, r3
 8001678:	69ba      	ldr	r2, [r7, #24]
 800167a:	4313      	orrs	r3, r2
 800167c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	69ba      	ldr	r2, [r7, #24]
 8001682:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	f003 0303 	and.w	r3, r3, #3
 800168c:	2b03      	cmp	r3, #3
 800168e:	d017      	beq.n	80016c0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	005b      	lsls	r3, r3, #1
 800169a:	2203      	movs	r2, #3
 800169c:	fa02 f303 	lsl.w	r3, r2, r3
 80016a0:	43db      	mvns	r3, r3
 80016a2:	69ba      	ldr	r2, [r7, #24]
 80016a4:	4013      	ands	r3, r2
 80016a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	689a      	ldr	r2, [r3, #8]
 80016ac:	69fb      	ldr	r3, [r7, #28]
 80016ae:	005b      	lsls	r3, r3, #1
 80016b0:	fa02 f303 	lsl.w	r3, r2, r3
 80016b4:	69ba      	ldr	r2, [r7, #24]
 80016b6:	4313      	orrs	r3, r2
 80016b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	69ba      	ldr	r2, [r7, #24]
 80016be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	f003 0303 	and.w	r3, r3, #3
 80016c8:	2b02      	cmp	r3, #2
 80016ca:	d123      	bne.n	8001714 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80016cc:	69fb      	ldr	r3, [r7, #28]
 80016ce:	08da      	lsrs	r2, r3, #3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	3208      	adds	r2, #8
 80016d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	f003 0307 	and.w	r3, r3, #7
 80016e0:	009b      	lsls	r3, r3, #2
 80016e2:	220f      	movs	r2, #15
 80016e4:	fa02 f303 	lsl.w	r3, r2, r3
 80016e8:	43db      	mvns	r3, r3
 80016ea:	69ba      	ldr	r2, [r7, #24]
 80016ec:	4013      	ands	r3, r2
 80016ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	691a      	ldr	r2, [r3, #16]
 80016f4:	69fb      	ldr	r3, [r7, #28]
 80016f6:	f003 0307 	and.w	r3, r3, #7
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001700:	69ba      	ldr	r2, [r7, #24]
 8001702:	4313      	orrs	r3, r2
 8001704:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001706:	69fb      	ldr	r3, [r7, #28]
 8001708:	08da      	lsrs	r2, r3, #3
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	3208      	adds	r2, #8
 800170e:	69b9      	ldr	r1, [r7, #24]
 8001710:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	005b      	lsls	r3, r3, #1
 800171e:	2203      	movs	r2, #3
 8001720:	fa02 f303 	lsl.w	r3, r2, r3
 8001724:	43db      	mvns	r3, r3
 8001726:	69ba      	ldr	r2, [r7, #24]
 8001728:	4013      	ands	r3, r2
 800172a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f003 0203 	and.w	r2, r3, #3
 8001734:	69fb      	ldr	r3, [r7, #28]
 8001736:	005b      	lsls	r3, r3, #1
 8001738:	fa02 f303 	lsl.w	r3, r2, r3
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	4313      	orrs	r3, r2
 8001740:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	69ba      	ldr	r2, [r7, #24]
 8001746:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001750:	2b00      	cmp	r3, #0
 8001752:	f000 80c0 	beq.w	80018d6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001756:	2300      	movs	r3, #0
 8001758:	60fb      	str	r3, [r7, #12]
 800175a:	4b66      	ldr	r3, [pc, #408]	; (80018f4 <HAL_GPIO_Init+0x324>)
 800175c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800175e:	4a65      	ldr	r2, [pc, #404]	; (80018f4 <HAL_GPIO_Init+0x324>)
 8001760:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001764:	6453      	str	r3, [r2, #68]	; 0x44
 8001766:	4b63      	ldr	r3, [pc, #396]	; (80018f4 <HAL_GPIO_Init+0x324>)
 8001768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800176a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800176e:	60fb      	str	r3, [r7, #12]
 8001770:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001772:	4a61      	ldr	r2, [pc, #388]	; (80018f8 <HAL_GPIO_Init+0x328>)
 8001774:	69fb      	ldr	r3, [r7, #28]
 8001776:	089b      	lsrs	r3, r3, #2
 8001778:	3302      	adds	r3, #2
 800177a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800177e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001780:	69fb      	ldr	r3, [r7, #28]
 8001782:	f003 0303 	and.w	r3, r3, #3
 8001786:	009b      	lsls	r3, r3, #2
 8001788:	220f      	movs	r2, #15
 800178a:	fa02 f303 	lsl.w	r3, r2, r3
 800178e:	43db      	mvns	r3, r3
 8001790:	69ba      	ldr	r2, [r7, #24]
 8001792:	4013      	ands	r3, r2
 8001794:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4a58      	ldr	r2, [pc, #352]	; (80018fc <HAL_GPIO_Init+0x32c>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d037      	beq.n	800180e <HAL_GPIO_Init+0x23e>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	4a57      	ldr	r2, [pc, #348]	; (8001900 <HAL_GPIO_Init+0x330>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d031      	beq.n	800180a <HAL_GPIO_Init+0x23a>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4a56      	ldr	r2, [pc, #344]	; (8001904 <HAL_GPIO_Init+0x334>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d02b      	beq.n	8001806 <HAL_GPIO_Init+0x236>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4a55      	ldr	r2, [pc, #340]	; (8001908 <HAL_GPIO_Init+0x338>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d025      	beq.n	8001802 <HAL_GPIO_Init+0x232>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	4a54      	ldr	r2, [pc, #336]	; (800190c <HAL_GPIO_Init+0x33c>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d01f      	beq.n	80017fe <HAL_GPIO_Init+0x22e>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4a53      	ldr	r2, [pc, #332]	; (8001910 <HAL_GPIO_Init+0x340>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d019      	beq.n	80017fa <HAL_GPIO_Init+0x22a>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4a52      	ldr	r2, [pc, #328]	; (8001914 <HAL_GPIO_Init+0x344>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d013      	beq.n	80017f6 <HAL_GPIO_Init+0x226>
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	4a51      	ldr	r2, [pc, #324]	; (8001918 <HAL_GPIO_Init+0x348>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d00d      	beq.n	80017f2 <HAL_GPIO_Init+0x222>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	4a50      	ldr	r2, [pc, #320]	; (800191c <HAL_GPIO_Init+0x34c>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d007      	beq.n	80017ee <HAL_GPIO_Init+0x21e>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	4a4f      	ldr	r2, [pc, #316]	; (8001920 <HAL_GPIO_Init+0x350>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d101      	bne.n	80017ea <HAL_GPIO_Init+0x21a>
 80017e6:	2309      	movs	r3, #9
 80017e8:	e012      	b.n	8001810 <HAL_GPIO_Init+0x240>
 80017ea:	230a      	movs	r3, #10
 80017ec:	e010      	b.n	8001810 <HAL_GPIO_Init+0x240>
 80017ee:	2308      	movs	r3, #8
 80017f0:	e00e      	b.n	8001810 <HAL_GPIO_Init+0x240>
 80017f2:	2307      	movs	r3, #7
 80017f4:	e00c      	b.n	8001810 <HAL_GPIO_Init+0x240>
 80017f6:	2306      	movs	r3, #6
 80017f8:	e00a      	b.n	8001810 <HAL_GPIO_Init+0x240>
 80017fa:	2305      	movs	r3, #5
 80017fc:	e008      	b.n	8001810 <HAL_GPIO_Init+0x240>
 80017fe:	2304      	movs	r3, #4
 8001800:	e006      	b.n	8001810 <HAL_GPIO_Init+0x240>
 8001802:	2303      	movs	r3, #3
 8001804:	e004      	b.n	8001810 <HAL_GPIO_Init+0x240>
 8001806:	2302      	movs	r3, #2
 8001808:	e002      	b.n	8001810 <HAL_GPIO_Init+0x240>
 800180a:	2301      	movs	r3, #1
 800180c:	e000      	b.n	8001810 <HAL_GPIO_Init+0x240>
 800180e:	2300      	movs	r3, #0
 8001810:	69fa      	ldr	r2, [r7, #28]
 8001812:	f002 0203 	and.w	r2, r2, #3
 8001816:	0092      	lsls	r2, r2, #2
 8001818:	4093      	lsls	r3, r2
 800181a:	69ba      	ldr	r2, [r7, #24]
 800181c:	4313      	orrs	r3, r2
 800181e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001820:	4935      	ldr	r1, [pc, #212]	; (80018f8 <HAL_GPIO_Init+0x328>)
 8001822:	69fb      	ldr	r3, [r7, #28]
 8001824:	089b      	lsrs	r3, r3, #2
 8001826:	3302      	adds	r3, #2
 8001828:	69ba      	ldr	r2, [r7, #24]
 800182a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800182e:	4b3d      	ldr	r3, [pc, #244]	; (8001924 <HAL_GPIO_Init+0x354>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001834:	693b      	ldr	r3, [r7, #16]
 8001836:	43db      	mvns	r3, r3
 8001838:	69ba      	ldr	r2, [r7, #24]
 800183a:	4013      	ands	r3, r2
 800183c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d003      	beq.n	8001852 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800184a:	69ba      	ldr	r2, [r7, #24]
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	4313      	orrs	r3, r2
 8001850:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001852:	4a34      	ldr	r2, [pc, #208]	; (8001924 <HAL_GPIO_Init+0x354>)
 8001854:	69bb      	ldr	r3, [r7, #24]
 8001856:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001858:	4b32      	ldr	r3, [pc, #200]	; (8001924 <HAL_GPIO_Init+0x354>)
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	43db      	mvns	r3, r3
 8001862:	69ba      	ldr	r2, [r7, #24]
 8001864:	4013      	ands	r3, r2
 8001866:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001870:	2b00      	cmp	r3, #0
 8001872:	d003      	beq.n	800187c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001874:	69ba      	ldr	r2, [r7, #24]
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	4313      	orrs	r3, r2
 800187a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800187c:	4a29      	ldr	r2, [pc, #164]	; (8001924 <HAL_GPIO_Init+0x354>)
 800187e:	69bb      	ldr	r3, [r7, #24]
 8001880:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001882:	4b28      	ldr	r3, [pc, #160]	; (8001924 <HAL_GPIO_Init+0x354>)
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	43db      	mvns	r3, r3
 800188c:	69ba      	ldr	r2, [r7, #24]
 800188e:	4013      	ands	r3, r2
 8001890:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800189a:	2b00      	cmp	r3, #0
 800189c:	d003      	beq.n	80018a6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800189e:	69ba      	ldr	r2, [r7, #24]
 80018a0:	693b      	ldr	r3, [r7, #16]
 80018a2:	4313      	orrs	r3, r2
 80018a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80018a6:	4a1f      	ldr	r2, [pc, #124]	; (8001924 <HAL_GPIO_Init+0x354>)
 80018a8:	69bb      	ldr	r3, [r7, #24]
 80018aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80018ac:	4b1d      	ldr	r3, [pc, #116]	; (8001924 <HAL_GPIO_Init+0x354>)
 80018ae:	68db      	ldr	r3, [r3, #12]
 80018b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	43db      	mvns	r3, r3
 80018b6:	69ba      	ldr	r2, [r7, #24]
 80018b8:	4013      	ands	r3, r2
 80018ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d003      	beq.n	80018d0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80018c8:	69ba      	ldr	r2, [r7, #24]
 80018ca:	693b      	ldr	r3, [r7, #16]
 80018cc:	4313      	orrs	r3, r2
 80018ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80018d0:	4a14      	ldr	r2, [pc, #80]	; (8001924 <HAL_GPIO_Init+0x354>)
 80018d2:	69bb      	ldr	r3, [r7, #24]
 80018d4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	3301      	adds	r3, #1
 80018da:	61fb      	str	r3, [r7, #28]
 80018dc:	69fb      	ldr	r3, [r7, #28]
 80018de:	2b0f      	cmp	r3, #15
 80018e0:	f67f ae84 	bls.w	80015ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80018e4:	bf00      	nop
 80018e6:	bf00      	nop
 80018e8:	3724      	adds	r7, #36	; 0x24
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr
 80018f2:	bf00      	nop
 80018f4:	40023800 	.word	0x40023800
 80018f8:	40013800 	.word	0x40013800
 80018fc:	40020000 	.word	0x40020000
 8001900:	40020400 	.word	0x40020400
 8001904:	40020800 	.word	0x40020800
 8001908:	40020c00 	.word	0x40020c00
 800190c:	40021000 	.word	0x40021000
 8001910:	40021400 	.word	0x40021400
 8001914:	40021800 	.word	0x40021800
 8001918:	40021c00 	.word	0x40021c00
 800191c:	40022000 	.word	0x40022000
 8001920:	40022400 	.word	0x40022400
 8001924:	40013c00 	.word	0x40013c00

08001928 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001928:	b480      	push	{r7}
 800192a:	b085      	sub	sp, #20
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
 8001930:	460b      	mov	r3, r1
 8001932:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	691a      	ldr	r2, [r3, #16]
 8001938:	887b      	ldrh	r3, [r7, #2]
 800193a:	4013      	ands	r3, r2
 800193c:	2b00      	cmp	r3, #0
 800193e:	d002      	beq.n	8001946 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001940:	2301      	movs	r3, #1
 8001942:	73fb      	strb	r3, [r7, #15]
 8001944:	e001      	b.n	800194a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001946:	2300      	movs	r3, #0
 8001948:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800194a:	7bfb      	ldrb	r3, [r7, #15]
}
 800194c:	4618      	mov	r0, r3
 800194e:	3714      	adds	r7, #20
 8001950:	46bd      	mov	sp, r7
 8001952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001956:	4770      	bx	lr

08001958 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	460b      	mov	r3, r1
 8001962:	807b      	strh	r3, [r7, #2]
 8001964:	4613      	mov	r3, r2
 8001966:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001968:	787b      	ldrb	r3, [r7, #1]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d003      	beq.n	8001976 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800196e:	887a      	ldrh	r2, [r7, #2]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001974:	e003      	b.n	800197e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001976:	887b      	ldrh	r3, [r7, #2]
 8001978:	041a      	lsls	r2, r3, #16
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	619a      	str	r2, [r3, #24]
}
 800197e:	bf00      	nop
 8001980:	370c      	adds	r7, #12
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
	...

0800198c <HAL_UART_MspInit>:
  *           - Peripheral's GPIO Configuration
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b08a      	sub	sp, #40	; 0x28
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;


  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* Enable GPIO TX/RX clock */
  USARTx_TX_GPIO_CLK_ENABLE();
 8001994:	2300      	movs	r3, #0
 8001996:	613b      	str	r3, [r7, #16]
 8001998:	4b23      	ldr	r3, [pc, #140]	; (8001a28 <HAL_UART_MspInit+0x9c>)
 800199a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199c:	4a22      	ldr	r2, [pc, #136]	; (8001a28 <HAL_UART_MspInit+0x9c>)
 800199e:	f043 0308 	orr.w	r3, r3, #8
 80019a2:	6313      	str	r3, [r2, #48]	; 0x30
 80019a4:	4b20      	ldr	r3, [pc, #128]	; (8001a28 <HAL_UART_MspInit+0x9c>)
 80019a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a8:	f003 0308 	and.w	r3, r3, #8
 80019ac:	613b      	str	r3, [r7, #16]
 80019ae:	693b      	ldr	r3, [r7, #16]
  USARTx_RX_GPIO_CLK_ENABLE();
 80019b0:	2300      	movs	r3, #0
 80019b2:	60fb      	str	r3, [r7, #12]
 80019b4:	4b1c      	ldr	r3, [pc, #112]	; (8001a28 <HAL_UART_MspInit+0x9c>)
 80019b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b8:	4a1b      	ldr	r2, [pc, #108]	; (8001a28 <HAL_UART_MspInit+0x9c>)
 80019ba:	f043 0308 	orr.w	r3, r3, #8
 80019be:	6313      	str	r3, [r2, #48]	; 0x30
 80019c0:	4b19      	ldr	r3, [pc, #100]	; (8001a28 <HAL_UART_MspInit+0x9c>)
 80019c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c4:	f003 0308 	and.w	r3, r3, #8
 80019c8:	60fb      	str	r3, [r7, #12]
 80019ca:	68fb      	ldr	r3, [r7, #12]


  /* Enable USARTx clock */
  USARTx_CLK_ENABLE();
 80019cc:	2300      	movs	r3, #0
 80019ce:	60bb      	str	r3, [r7, #8]
 80019d0:	4b15      	ldr	r3, [pc, #84]	; (8001a28 <HAL_UART_MspInit+0x9c>)
 80019d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d4:	4a14      	ldr	r2, [pc, #80]	; (8001a28 <HAL_UART_MspInit+0x9c>)
 80019d6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019da:	6413      	str	r3, [r2, #64]	; 0x40
 80019dc:	4b12      	ldr	r3, [pc, #72]	; (8001a28 <HAL_UART_MspInit+0x9c>)
 80019de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80019e4:	60bb      	str	r3, [r7, #8]
 80019e6:	68bb      	ldr	r3, [r7, #8]

  /*##-2- Configure peripheral GPIO ##########################################*/
  /* UART TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = USARTx_TX_PIN;
 80019e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80019ee:	2302      	movs	r3, #2
 80019f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 80019f2:	2301      	movs	r3, #1
 80019f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f6:	2303      	movs	r3, #3
 80019f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 80019fa:	2307      	movs	r3, #7
 80019fc:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 80019fe:	f107 0314 	add.w	r3, r7, #20
 8001a02:	4619      	mov	r1, r3
 8001a04:	4809      	ldr	r0, [pc, #36]	; (8001a2c <HAL_UART_MspInit+0xa0>)
 8001a06:	f7ff fde3 	bl	80015d0 <HAL_GPIO_Init>

  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 8001a0a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
 8001a10:	2307      	movs	r3, #7
 8001a12:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 8001a14:	f107 0314 	add.w	r3, r7, #20
 8001a18:	4619      	mov	r1, r3
 8001a1a:	4804      	ldr	r0, [pc, #16]	; (8001a2c <HAL_UART_MspInit+0xa0>)
 8001a1c:	f7ff fdd8 	bl	80015d0 <HAL_GPIO_Init>
}
 8001a20:	bf00      	nop
 8001a22:	3728      	adds	r7, #40	; 0x28
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	40023800 	.word	0x40023800
 8001a2c:	40020c00 	.word	0x40020c00

08001a30 <HAL_TIM_Base_MspInit>:
* @retval None
*/


void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)	//todo: agregado por agrosso
{
 8001a30:	b480      	push	{r7}
 8001a32:	b085      	sub	sp, #20
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a0b      	ldr	r2, [pc, #44]	; (8001a6c <HAL_TIM_Base_MspInit+0x3c>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d10d      	bne.n	8001a5e <HAL_TIM_Base_MspInit+0x2e>
  {
    // Peripheral clock enable
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a42:	2300      	movs	r3, #0
 8001a44:	60fb      	str	r3, [r7, #12]
 8001a46:	4b0a      	ldr	r3, [pc, #40]	; (8001a70 <HAL_TIM_Base_MspInit+0x40>)
 8001a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a4a:	4a09      	ldr	r2, [pc, #36]	; (8001a70 <HAL_TIM_Base_MspInit+0x40>)
 8001a4c:	f043 0301 	orr.w	r3, r3, #1
 8001a50:	6453      	str	r3, [r2, #68]	; 0x44
 8001a52:	4b07      	ldr	r3, [pc, #28]	; (8001a70 <HAL_TIM_Base_MspInit+0x40>)
 8001a54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a56:	f003 0301 	and.w	r3, r3, #1
 8001a5a:	60fb      	str	r3, [r7, #12]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
  }

}
 8001a5e:	bf00      	nop
 8001a60:	3714      	adds	r7, #20
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	40010000 	.word	0x40010000
 8001a70:	40023800 	.word	0x40023800

08001a74 <HAL_MspInit>:
  * @note   This function is called from HAL_Init() function to perform system
  *         level initialization (GPIOs, clock, DMA, interrupt).
  * @retval None
  */
void HAL_MspInit(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0

}
 8001a78:	bf00      	nop
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr
	...

08001a84 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001a8e:	2300      	movs	r3, #0
 8001a90:	603b      	str	r3, [r7, #0]
 8001a92:	4b20      	ldr	r3, [pc, #128]	; (8001b14 <HAL_PWREx_EnableOverDrive+0x90>)
 8001a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a96:	4a1f      	ldr	r2, [pc, #124]	; (8001b14 <HAL_PWREx_EnableOverDrive+0x90>)
 8001a98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a9c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a9e:	4b1d      	ldr	r3, [pc, #116]	; (8001b14 <HAL_PWREx_EnableOverDrive+0x90>)
 8001aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aa6:	603b      	str	r3, [r7, #0]
 8001aa8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001aaa:	4b1b      	ldr	r3, [pc, #108]	; (8001b18 <HAL_PWREx_EnableOverDrive+0x94>)
 8001aac:	2201      	movs	r2, #1
 8001aae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ab0:	f7ff fc4c 	bl	800134c <HAL_GetTick>
 8001ab4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001ab6:	e009      	b.n	8001acc <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001ab8:	f7ff fc48 	bl	800134c <HAL_GetTick>
 8001abc:	4602      	mov	r2, r0
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001ac6:	d901      	bls.n	8001acc <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001ac8:	2303      	movs	r3, #3
 8001aca:	e01f      	b.n	8001b0c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001acc:	4b13      	ldr	r3, [pc, #76]	; (8001b1c <HAL_PWREx_EnableOverDrive+0x98>)
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ad4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ad8:	d1ee      	bne.n	8001ab8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001ada:	4b11      	ldr	r3, [pc, #68]	; (8001b20 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001adc:	2201      	movs	r2, #1
 8001ade:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ae0:	f7ff fc34 	bl	800134c <HAL_GetTick>
 8001ae4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001ae6:	e009      	b.n	8001afc <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001ae8:	f7ff fc30 	bl	800134c <HAL_GetTick>
 8001aec:	4602      	mov	r2, r0
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001af6:	d901      	bls.n	8001afc <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001af8:	2303      	movs	r3, #3
 8001afa:	e007      	b.n	8001b0c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001afc:	4b07      	ldr	r3, [pc, #28]	; (8001b1c <HAL_PWREx_EnableOverDrive+0x98>)
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b04:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001b08:	d1ee      	bne.n	8001ae8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001b0a:	2300      	movs	r3, #0
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	3708      	adds	r7, #8
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	40023800 	.word	0x40023800
 8001b18:	420e0040 	.word	0x420e0040
 8001b1c:	40007000 	.word	0x40007000
 8001b20:	420e0044 	.word	0x420e0044

08001b24 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b086      	sub	sp, #24
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d101      	bne.n	8001b36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b32:	2301      	movs	r3, #1
 8001b34:	e267      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 0301 	and.w	r3, r3, #1
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d075      	beq.n	8001c2e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b42:	4b88      	ldr	r3, [pc, #544]	; (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	f003 030c 	and.w	r3, r3, #12
 8001b4a:	2b04      	cmp	r3, #4
 8001b4c:	d00c      	beq.n	8001b68 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b4e:	4b85      	ldr	r3, [pc, #532]	; (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b56:	2b08      	cmp	r3, #8
 8001b58:	d112      	bne.n	8001b80 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b5a:	4b82      	ldr	r3, [pc, #520]	; (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b62:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b66:	d10b      	bne.n	8001b80 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b68:	4b7e      	ldr	r3, [pc, #504]	; (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d05b      	beq.n	8001c2c <HAL_RCC_OscConfig+0x108>
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d157      	bne.n	8001c2c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	e242      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b88:	d106      	bne.n	8001b98 <HAL_RCC_OscConfig+0x74>
 8001b8a:	4b76      	ldr	r3, [pc, #472]	; (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a75      	ldr	r2, [pc, #468]	; (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001b90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b94:	6013      	str	r3, [r2, #0]
 8001b96:	e01d      	b.n	8001bd4 <HAL_RCC_OscConfig+0xb0>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ba0:	d10c      	bne.n	8001bbc <HAL_RCC_OscConfig+0x98>
 8001ba2:	4b70      	ldr	r3, [pc, #448]	; (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a6f      	ldr	r2, [pc, #444]	; (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001ba8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bac:	6013      	str	r3, [r2, #0]
 8001bae:	4b6d      	ldr	r3, [pc, #436]	; (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a6c      	ldr	r2, [pc, #432]	; (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001bb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bb8:	6013      	str	r3, [r2, #0]
 8001bba:	e00b      	b.n	8001bd4 <HAL_RCC_OscConfig+0xb0>
 8001bbc:	4b69      	ldr	r3, [pc, #420]	; (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a68      	ldr	r2, [pc, #416]	; (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001bc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bc6:	6013      	str	r3, [r2, #0]
 8001bc8:	4b66      	ldr	r3, [pc, #408]	; (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a65      	ldr	r2, [pc, #404]	; (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001bce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bd2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d013      	beq.n	8001c04 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bdc:	f7ff fbb6 	bl	800134c <HAL_GetTick>
 8001be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001be2:	e008      	b.n	8001bf6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001be4:	f7ff fbb2 	bl	800134c <HAL_GetTick>
 8001be8:	4602      	mov	r2, r0
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	2b64      	cmp	r3, #100	; 0x64
 8001bf0:	d901      	bls.n	8001bf6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	e207      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bf6:	4b5b      	ldr	r3, [pc, #364]	; (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d0f0      	beq.n	8001be4 <HAL_RCC_OscConfig+0xc0>
 8001c02:	e014      	b.n	8001c2e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c04:	f7ff fba2 	bl	800134c <HAL_GetTick>
 8001c08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c0a:	e008      	b.n	8001c1e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c0c:	f7ff fb9e 	bl	800134c <HAL_GetTick>
 8001c10:	4602      	mov	r2, r0
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	2b64      	cmp	r3, #100	; 0x64
 8001c18:	d901      	bls.n	8001c1e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	e1f3      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c1e:	4b51      	ldr	r3, [pc, #324]	; (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d1f0      	bne.n	8001c0c <HAL_RCC_OscConfig+0xe8>
 8001c2a:	e000      	b.n	8001c2e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f003 0302 	and.w	r3, r3, #2
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d063      	beq.n	8001d02 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001c3a:	4b4a      	ldr	r3, [pc, #296]	; (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001c3c:	689b      	ldr	r3, [r3, #8]
 8001c3e:	f003 030c 	and.w	r3, r3, #12
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d00b      	beq.n	8001c5e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c46:	4b47      	ldr	r3, [pc, #284]	; (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001c48:	689b      	ldr	r3, [r3, #8]
 8001c4a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001c4e:	2b08      	cmp	r3, #8
 8001c50:	d11c      	bne.n	8001c8c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c52:	4b44      	ldr	r3, [pc, #272]	; (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d116      	bne.n	8001c8c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c5e:	4b41      	ldr	r3, [pc, #260]	; (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f003 0302 	and.w	r3, r3, #2
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d005      	beq.n	8001c76 <HAL_RCC_OscConfig+0x152>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	68db      	ldr	r3, [r3, #12]
 8001c6e:	2b01      	cmp	r3, #1
 8001c70:	d001      	beq.n	8001c76 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001c72:	2301      	movs	r3, #1
 8001c74:	e1c7      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c76:	4b3b      	ldr	r3, [pc, #236]	; (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	691b      	ldr	r3, [r3, #16]
 8001c82:	00db      	lsls	r3, r3, #3
 8001c84:	4937      	ldr	r1, [pc, #220]	; (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001c86:	4313      	orrs	r3, r2
 8001c88:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c8a:	e03a      	b.n	8001d02 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d020      	beq.n	8001cd6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c94:	4b34      	ldr	r3, [pc, #208]	; (8001d68 <HAL_RCC_OscConfig+0x244>)
 8001c96:	2201      	movs	r2, #1
 8001c98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c9a:	f7ff fb57 	bl	800134c <HAL_GetTick>
 8001c9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ca0:	e008      	b.n	8001cb4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ca2:	f7ff fb53 	bl	800134c <HAL_GetTick>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	693b      	ldr	r3, [r7, #16]
 8001caa:	1ad3      	subs	r3, r2, r3
 8001cac:	2b02      	cmp	r3, #2
 8001cae:	d901      	bls.n	8001cb4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	e1a8      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cb4:	4b2b      	ldr	r3, [pc, #172]	; (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 0302 	and.w	r3, r3, #2
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d0f0      	beq.n	8001ca2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cc0:	4b28      	ldr	r3, [pc, #160]	; (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	691b      	ldr	r3, [r3, #16]
 8001ccc:	00db      	lsls	r3, r3, #3
 8001cce:	4925      	ldr	r1, [pc, #148]	; (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	600b      	str	r3, [r1, #0]
 8001cd4:	e015      	b.n	8001d02 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cd6:	4b24      	ldr	r3, [pc, #144]	; (8001d68 <HAL_RCC_OscConfig+0x244>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cdc:	f7ff fb36 	bl	800134c <HAL_GetTick>
 8001ce0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ce2:	e008      	b.n	8001cf6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ce4:	f7ff fb32 	bl	800134c <HAL_GetTick>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	2b02      	cmp	r3, #2
 8001cf0:	d901      	bls.n	8001cf6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	e187      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cf6:	4b1b      	ldr	r3, [pc, #108]	; (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f003 0302 	and.w	r3, r3, #2
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d1f0      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f003 0308 	and.w	r3, r3, #8
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d036      	beq.n	8001d7c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	695b      	ldr	r3, [r3, #20]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d016      	beq.n	8001d44 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d16:	4b15      	ldr	r3, [pc, #84]	; (8001d6c <HAL_RCC_OscConfig+0x248>)
 8001d18:	2201      	movs	r2, #1
 8001d1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d1c:	f7ff fb16 	bl	800134c <HAL_GetTick>
 8001d20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d22:	e008      	b.n	8001d36 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d24:	f7ff fb12 	bl	800134c <HAL_GetTick>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	d901      	bls.n	8001d36 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001d32:	2303      	movs	r3, #3
 8001d34:	e167      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d36:	4b0b      	ldr	r3, [pc, #44]	; (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001d38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d3a:	f003 0302 	and.w	r3, r3, #2
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d0f0      	beq.n	8001d24 <HAL_RCC_OscConfig+0x200>
 8001d42:	e01b      	b.n	8001d7c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d44:	4b09      	ldr	r3, [pc, #36]	; (8001d6c <HAL_RCC_OscConfig+0x248>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d4a:	f7ff faff 	bl	800134c <HAL_GetTick>
 8001d4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d50:	e00e      	b.n	8001d70 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d52:	f7ff fafb 	bl	800134c <HAL_GetTick>
 8001d56:	4602      	mov	r2, r0
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	d907      	bls.n	8001d70 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001d60:	2303      	movs	r3, #3
 8001d62:	e150      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
 8001d64:	40023800 	.word	0x40023800
 8001d68:	42470000 	.word	0x42470000
 8001d6c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d70:	4b88      	ldr	r3, [pc, #544]	; (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001d72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d74:	f003 0302 	and.w	r3, r3, #2
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d1ea      	bne.n	8001d52 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f003 0304 	and.w	r3, r3, #4
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	f000 8097 	beq.w	8001eb8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d8e:	4b81      	ldr	r3, [pc, #516]	; (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d10f      	bne.n	8001dba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60bb      	str	r3, [r7, #8]
 8001d9e:	4b7d      	ldr	r3, [pc, #500]	; (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da2:	4a7c      	ldr	r2, [pc, #496]	; (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001da4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001da8:	6413      	str	r3, [r2, #64]	; 0x40
 8001daa:	4b7a      	ldr	r3, [pc, #488]	; (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001db2:	60bb      	str	r3, [r7, #8]
 8001db4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001db6:	2301      	movs	r3, #1
 8001db8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dba:	4b77      	ldr	r3, [pc, #476]	; (8001f98 <HAL_RCC_OscConfig+0x474>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d118      	bne.n	8001df8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dc6:	4b74      	ldr	r3, [pc, #464]	; (8001f98 <HAL_RCC_OscConfig+0x474>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a73      	ldr	r2, [pc, #460]	; (8001f98 <HAL_RCC_OscConfig+0x474>)
 8001dcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dd0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dd2:	f7ff fabb 	bl	800134c <HAL_GetTick>
 8001dd6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dd8:	e008      	b.n	8001dec <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dda:	f7ff fab7 	bl	800134c <HAL_GetTick>
 8001dde:	4602      	mov	r2, r0
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	1ad3      	subs	r3, r2, r3
 8001de4:	2b02      	cmp	r3, #2
 8001de6:	d901      	bls.n	8001dec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001de8:	2303      	movs	r3, #3
 8001dea:	e10c      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dec:	4b6a      	ldr	r3, [pc, #424]	; (8001f98 <HAL_RCC_OscConfig+0x474>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d0f0      	beq.n	8001dda <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d106      	bne.n	8001e0e <HAL_RCC_OscConfig+0x2ea>
 8001e00:	4b64      	ldr	r3, [pc, #400]	; (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001e02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e04:	4a63      	ldr	r2, [pc, #396]	; (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001e06:	f043 0301 	orr.w	r3, r3, #1
 8001e0a:	6713      	str	r3, [r2, #112]	; 0x70
 8001e0c:	e01c      	b.n	8001e48 <HAL_RCC_OscConfig+0x324>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	2b05      	cmp	r3, #5
 8001e14:	d10c      	bne.n	8001e30 <HAL_RCC_OscConfig+0x30c>
 8001e16:	4b5f      	ldr	r3, [pc, #380]	; (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001e18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e1a:	4a5e      	ldr	r2, [pc, #376]	; (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001e1c:	f043 0304 	orr.w	r3, r3, #4
 8001e20:	6713      	str	r3, [r2, #112]	; 0x70
 8001e22:	4b5c      	ldr	r3, [pc, #368]	; (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001e24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e26:	4a5b      	ldr	r2, [pc, #364]	; (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001e28:	f043 0301 	orr.w	r3, r3, #1
 8001e2c:	6713      	str	r3, [r2, #112]	; 0x70
 8001e2e:	e00b      	b.n	8001e48 <HAL_RCC_OscConfig+0x324>
 8001e30:	4b58      	ldr	r3, [pc, #352]	; (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001e32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e34:	4a57      	ldr	r2, [pc, #348]	; (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001e36:	f023 0301 	bic.w	r3, r3, #1
 8001e3a:	6713      	str	r3, [r2, #112]	; 0x70
 8001e3c:	4b55      	ldr	r3, [pc, #340]	; (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001e3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e40:	4a54      	ldr	r2, [pc, #336]	; (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001e42:	f023 0304 	bic.w	r3, r3, #4
 8001e46:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d015      	beq.n	8001e7c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e50:	f7ff fa7c 	bl	800134c <HAL_GetTick>
 8001e54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e56:	e00a      	b.n	8001e6e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e58:	f7ff fa78 	bl	800134c <HAL_GetTick>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d901      	bls.n	8001e6e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	e0cb      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e6e:	4b49      	ldr	r3, [pc, #292]	; (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001e70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e72:	f003 0302 	and.w	r3, r3, #2
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d0ee      	beq.n	8001e58 <HAL_RCC_OscConfig+0x334>
 8001e7a:	e014      	b.n	8001ea6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e7c:	f7ff fa66 	bl	800134c <HAL_GetTick>
 8001e80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e82:	e00a      	b.n	8001e9a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e84:	f7ff fa62 	bl	800134c <HAL_GetTick>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d901      	bls.n	8001e9a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001e96:	2303      	movs	r3, #3
 8001e98:	e0b5      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e9a:	4b3e      	ldr	r3, [pc, #248]	; (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001e9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e9e:	f003 0302 	and.w	r3, r3, #2
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d1ee      	bne.n	8001e84 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001ea6:	7dfb      	ldrb	r3, [r7, #23]
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d105      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001eac:	4b39      	ldr	r3, [pc, #228]	; (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb0:	4a38      	ldr	r2, [pc, #224]	; (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001eb2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001eb6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	699b      	ldr	r3, [r3, #24]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	f000 80a1 	beq.w	8002004 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ec2:	4b34      	ldr	r3, [pc, #208]	; (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	f003 030c 	and.w	r3, r3, #12
 8001eca:	2b08      	cmp	r3, #8
 8001ecc:	d05c      	beq.n	8001f88 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	699b      	ldr	r3, [r3, #24]
 8001ed2:	2b02      	cmp	r3, #2
 8001ed4:	d141      	bne.n	8001f5a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ed6:	4b31      	ldr	r3, [pc, #196]	; (8001f9c <HAL_RCC_OscConfig+0x478>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001edc:	f7ff fa36 	bl	800134c <HAL_GetTick>
 8001ee0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ee2:	e008      	b.n	8001ef6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ee4:	f7ff fa32 	bl	800134c <HAL_GetTick>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	1ad3      	subs	r3, r2, r3
 8001eee:	2b02      	cmp	r3, #2
 8001ef0:	d901      	bls.n	8001ef6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001ef2:	2303      	movs	r3, #3
 8001ef4:	e087      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ef6:	4b27      	ldr	r3, [pc, #156]	; (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d1f0      	bne.n	8001ee4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	69da      	ldr	r2, [r3, #28]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6a1b      	ldr	r3, [r3, #32]
 8001f0a:	431a      	orrs	r2, r3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f10:	019b      	lsls	r3, r3, #6
 8001f12:	431a      	orrs	r2, r3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f18:	085b      	lsrs	r3, r3, #1
 8001f1a:	3b01      	subs	r3, #1
 8001f1c:	041b      	lsls	r3, r3, #16
 8001f1e:	431a      	orrs	r2, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f24:	061b      	lsls	r3, r3, #24
 8001f26:	491b      	ldr	r1, [pc, #108]	; (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f2c:	4b1b      	ldr	r3, [pc, #108]	; (8001f9c <HAL_RCC_OscConfig+0x478>)
 8001f2e:	2201      	movs	r2, #1
 8001f30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f32:	f7ff fa0b 	bl	800134c <HAL_GetTick>
 8001f36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f38:	e008      	b.n	8001f4c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f3a:	f7ff fa07 	bl	800134c <HAL_GetTick>
 8001f3e:	4602      	mov	r2, r0
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	1ad3      	subs	r3, r2, r3
 8001f44:	2b02      	cmp	r3, #2
 8001f46:	d901      	bls.n	8001f4c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001f48:	2303      	movs	r3, #3
 8001f4a:	e05c      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f4c:	4b11      	ldr	r3, [pc, #68]	; (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d0f0      	beq.n	8001f3a <HAL_RCC_OscConfig+0x416>
 8001f58:	e054      	b.n	8002004 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f5a:	4b10      	ldr	r3, [pc, #64]	; (8001f9c <HAL_RCC_OscConfig+0x478>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f60:	f7ff f9f4 	bl	800134c <HAL_GetTick>
 8001f64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f66:	e008      	b.n	8001f7a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f68:	f7ff f9f0 	bl	800134c <HAL_GetTick>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	2b02      	cmp	r3, #2
 8001f74:	d901      	bls.n	8001f7a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001f76:	2303      	movs	r3, #3
 8001f78:	e045      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f7a:	4b06      	ldr	r3, [pc, #24]	; (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d1f0      	bne.n	8001f68 <HAL_RCC_OscConfig+0x444>
 8001f86:	e03d      	b.n	8002004 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	699b      	ldr	r3, [r3, #24]
 8001f8c:	2b01      	cmp	r3, #1
 8001f8e:	d107      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	e038      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
 8001f94:	40023800 	.word	0x40023800
 8001f98:	40007000 	.word	0x40007000
 8001f9c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001fa0:	4b1b      	ldr	r3, [pc, #108]	; (8002010 <HAL_RCC_OscConfig+0x4ec>)
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	699b      	ldr	r3, [r3, #24]
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d028      	beq.n	8002000 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d121      	bne.n	8002000 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fc6:	429a      	cmp	r2, r3
 8001fc8:	d11a      	bne.n	8002000 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001fca:	68fa      	ldr	r2, [r7, #12]
 8001fcc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	687a      	ldr	r2, [r7, #4]
 8001fd4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001fd6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d111      	bne.n	8002000 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fe6:	085b      	lsrs	r3, r3, #1
 8001fe8:	3b01      	subs	r3, #1
 8001fea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d107      	bne.n	8002000 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ffa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d001      	beq.n	8002004 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002000:	2301      	movs	r3, #1
 8002002:	e000      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002004:	2300      	movs	r3, #0
}
 8002006:	4618      	mov	r0, r3
 8002008:	3718      	adds	r7, #24
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	40023800 	.word	0x40023800

08002014 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
 800201c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d101      	bne.n	8002028 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002024:	2301      	movs	r3, #1
 8002026:	e0cc      	b.n	80021c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002028:	4b68      	ldr	r3, [pc, #416]	; (80021cc <HAL_RCC_ClockConfig+0x1b8>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 030f 	and.w	r3, r3, #15
 8002030:	683a      	ldr	r2, [r7, #0]
 8002032:	429a      	cmp	r2, r3
 8002034:	d90c      	bls.n	8002050 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002036:	4b65      	ldr	r3, [pc, #404]	; (80021cc <HAL_RCC_ClockConfig+0x1b8>)
 8002038:	683a      	ldr	r2, [r7, #0]
 800203a:	b2d2      	uxtb	r2, r2
 800203c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800203e:	4b63      	ldr	r3, [pc, #396]	; (80021cc <HAL_RCC_ClockConfig+0x1b8>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f003 030f 	and.w	r3, r3, #15
 8002046:	683a      	ldr	r2, [r7, #0]
 8002048:	429a      	cmp	r2, r3
 800204a:	d001      	beq.n	8002050 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	e0b8      	b.n	80021c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f003 0302 	and.w	r3, r3, #2
 8002058:	2b00      	cmp	r3, #0
 800205a:	d020      	beq.n	800209e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f003 0304 	and.w	r3, r3, #4
 8002064:	2b00      	cmp	r3, #0
 8002066:	d005      	beq.n	8002074 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002068:	4b59      	ldr	r3, [pc, #356]	; (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	4a58      	ldr	r2, [pc, #352]	; (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 800206e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002072:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f003 0308 	and.w	r3, r3, #8
 800207c:	2b00      	cmp	r3, #0
 800207e:	d005      	beq.n	800208c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002080:	4b53      	ldr	r3, [pc, #332]	; (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	4a52      	ldr	r2, [pc, #328]	; (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002086:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800208a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800208c:	4b50      	ldr	r3, [pc, #320]	; (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	494d      	ldr	r1, [pc, #308]	; (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 800209a:	4313      	orrs	r3, r2
 800209c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f003 0301 	and.w	r3, r3, #1
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d044      	beq.n	8002134 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	d107      	bne.n	80020c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020b2:	4b47      	ldr	r3, [pc, #284]	; (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d119      	bne.n	80020f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	e07f      	b.n	80021c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	2b02      	cmp	r3, #2
 80020c8:	d003      	beq.n	80020d2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020ce:	2b03      	cmp	r3, #3
 80020d0:	d107      	bne.n	80020e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020d2:	4b3f      	ldr	r3, [pc, #252]	; (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d109      	bne.n	80020f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e06f      	b.n	80021c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020e2:	4b3b      	ldr	r3, [pc, #236]	; (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f003 0302 	and.w	r3, r3, #2
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d101      	bne.n	80020f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e067      	b.n	80021c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020f2:	4b37      	ldr	r3, [pc, #220]	; (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 80020f4:	689b      	ldr	r3, [r3, #8]
 80020f6:	f023 0203 	bic.w	r2, r3, #3
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	4934      	ldr	r1, [pc, #208]	; (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002100:	4313      	orrs	r3, r2
 8002102:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002104:	f7ff f922 	bl	800134c <HAL_GetTick>
 8002108:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800210a:	e00a      	b.n	8002122 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800210c:	f7ff f91e 	bl	800134c <HAL_GetTick>
 8002110:	4602      	mov	r2, r0
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	f241 3288 	movw	r2, #5000	; 0x1388
 800211a:	4293      	cmp	r3, r2
 800211c:	d901      	bls.n	8002122 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800211e:	2303      	movs	r3, #3
 8002120:	e04f      	b.n	80021c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002122:	4b2b      	ldr	r3, [pc, #172]	; (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	f003 020c 	and.w	r2, r3, #12
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	429a      	cmp	r2, r3
 8002132:	d1eb      	bne.n	800210c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002134:	4b25      	ldr	r3, [pc, #148]	; (80021cc <HAL_RCC_ClockConfig+0x1b8>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 030f 	and.w	r3, r3, #15
 800213c:	683a      	ldr	r2, [r7, #0]
 800213e:	429a      	cmp	r2, r3
 8002140:	d20c      	bcs.n	800215c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002142:	4b22      	ldr	r3, [pc, #136]	; (80021cc <HAL_RCC_ClockConfig+0x1b8>)
 8002144:	683a      	ldr	r2, [r7, #0]
 8002146:	b2d2      	uxtb	r2, r2
 8002148:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800214a:	4b20      	ldr	r3, [pc, #128]	; (80021cc <HAL_RCC_ClockConfig+0x1b8>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 030f 	and.w	r3, r3, #15
 8002152:	683a      	ldr	r2, [r7, #0]
 8002154:	429a      	cmp	r2, r3
 8002156:	d001      	beq.n	800215c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002158:	2301      	movs	r3, #1
 800215a:	e032      	b.n	80021c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0304 	and.w	r3, r3, #4
 8002164:	2b00      	cmp	r3, #0
 8002166:	d008      	beq.n	800217a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002168:	4b19      	ldr	r3, [pc, #100]	; (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	68db      	ldr	r3, [r3, #12]
 8002174:	4916      	ldr	r1, [pc, #88]	; (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002176:	4313      	orrs	r3, r2
 8002178:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f003 0308 	and.w	r3, r3, #8
 8002182:	2b00      	cmp	r3, #0
 8002184:	d009      	beq.n	800219a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002186:	4b12      	ldr	r3, [pc, #72]	; (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	691b      	ldr	r3, [r3, #16]
 8002192:	00db      	lsls	r3, r3, #3
 8002194:	490e      	ldr	r1, [pc, #56]	; (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002196:	4313      	orrs	r3, r2
 8002198:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800219a:	f000 f821 	bl	80021e0 <HAL_RCC_GetSysClockFreq>
 800219e:	4602      	mov	r2, r0
 80021a0:	4b0b      	ldr	r3, [pc, #44]	; (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	091b      	lsrs	r3, r3, #4
 80021a6:	f003 030f 	and.w	r3, r3, #15
 80021aa:	490a      	ldr	r1, [pc, #40]	; (80021d4 <HAL_RCC_ClockConfig+0x1c0>)
 80021ac:	5ccb      	ldrb	r3, [r1, r3]
 80021ae:	fa22 f303 	lsr.w	r3, r2, r3
 80021b2:	4a09      	ldr	r2, [pc, #36]	; (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 80021b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80021b6:	4b09      	ldr	r3, [pc, #36]	; (80021dc <HAL_RCC_ClockConfig+0x1c8>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4618      	mov	r0, r3
 80021bc:	f7ff f882 	bl	80012c4 <HAL_InitTick>

  return HAL_OK;
 80021c0:	2300      	movs	r3, #0
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	3710      	adds	r7, #16
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	40023c00 	.word	0x40023c00
 80021d0:	40023800 	.word	0x40023800
 80021d4:	08003d14 	.word	0x08003d14
 80021d8:	20000010 	.word	0x20000010
 80021dc:	20000014 	.word	0x20000014

080021e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021e4:	b094      	sub	sp, #80	; 0x50
 80021e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80021e8:	2300      	movs	r3, #0
 80021ea:	647b      	str	r3, [r7, #68]	; 0x44
 80021ec:	2300      	movs	r3, #0
 80021ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80021f0:	2300      	movs	r3, #0
 80021f2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80021f4:	2300      	movs	r3, #0
 80021f6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80021f8:	4b79      	ldr	r3, [pc, #484]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x200>)
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	f003 030c 	and.w	r3, r3, #12
 8002200:	2b08      	cmp	r3, #8
 8002202:	d00d      	beq.n	8002220 <HAL_RCC_GetSysClockFreq+0x40>
 8002204:	2b08      	cmp	r3, #8
 8002206:	f200 80e1 	bhi.w	80023cc <HAL_RCC_GetSysClockFreq+0x1ec>
 800220a:	2b00      	cmp	r3, #0
 800220c:	d002      	beq.n	8002214 <HAL_RCC_GetSysClockFreq+0x34>
 800220e:	2b04      	cmp	r3, #4
 8002210:	d003      	beq.n	800221a <HAL_RCC_GetSysClockFreq+0x3a>
 8002212:	e0db      	b.n	80023cc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002214:	4b73      	ldr	r3, [pc, #460]	; (80023e4 <HAL_RCC_GetSysClockFreq+0x204>)
 8002216:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002218:	e0db      	b.n	80023d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800221a:	4b73      	ldr	r3, [pc, #460]	; (80023e8 <HAL_RCC_GetSysClockFreq+0x208>)
 800221c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800221e:	e0d8      	b.n	80023d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002220:	4b6f      	ldr	r3, [pc, #444]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002228:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800222a:	4b6d      	ldr	r3, [pc, #436]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x200>)
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002232:	2b00      	cmp	r3, #0
 8002234:	d063      	beq.n	80022fe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002236:	4b6a      	ldr	r3, [pc, #424]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	099b      	lsrs	r3, r3, #6
 800223c:	2200      	movs	r2, #0
 800223e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002240:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002244:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002248:	633b      	str	r3, [r7, #48]	; 0x30
 800224a:	2300      	movs	r3, #0
 800224c:	637b      	str	r3, [r7, #52]	; 0x34
 800224e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002252:	4622      	mov	r2, r4
 8002254:	462b      	mov	r3, r5
 8002256:	f04f 0000 	mov.w	r0, #0
 800225a:	f04f 0100 	mov.w	r1, #0
 800225e:	0159      	lsls	r1, r3, #5
 8002260:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002264:	0150      	lsls	r0, r2, #5
 8002266:	4602      	mov	r2, r0
 8002268:	460b      	mov	r3, r1
 800226a:	4621      	mov	r1, r4
 800226c:	1a51      	subs	r1, r2, r1
 800226e:	6139      	str	r1, [r7, #16]
 8002270:	4629      	mov	r1, r5
 8002272:	eb63 0301 	sbc.w	r3, r3, r1
 8002276:	617b      	str	r3, [r7, #20]
 8002278:	f04f 0200 	mov.w	r2, #0
 800227c:	f04f 0300 	mov.w	r3, #0
 8002280:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002284:	4659      	mov	r1, fp
 8002286:	018b      	lsls	r3, r1, #6
 8002288:	4651      	mov	r1, sl
 800228a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800228e:	4651      	mov	r1, sl
 8002290:	018a      	lsls	r2, r1, #6
 8002292:	4651      	mov	r1, sl
 8002294:	ebb2 0801 	subs.w	r8, r2, r1
 8002298:	4659      	mov	r1, fp
 800229a:	eb63 0901 	sbc.w	r9, r3, r1
 800229e:	f04f 0200 	mov.w	r2, #0
 80022a2:	f04f 0300 	mov.w	r3, #0
 80022a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80022aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80022ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80022b2:	4690      	mov	r8, r2
 80022b4:	4699      	mov	r9, r3
 80022b6:	4623      	mov	r3, r4
 80022b8:	eb18 0303 	adds.w	r3, r8, r3
 80022bc:	60bb      	str	r3, [r7, #8]
 80022be:	462b      	mov	r3, r5
 80022c0:	eb49 0303 	adc.w	r3, r9, r3
 80022c4:	60fb      	str	r3, [r7, #12]
 80022c6:	f04f 0200 	mov.w	r2, #0
 80022ca:	f04f 0300 	mov.w	r3, #0
 80022ce:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80022d2:	4629      	mov	r1, r5
 80022d4:	024b      	lsls	r3, r1, #9
 80022d6:	4621      	mov	r1, r4
 80022d8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80022dc:	4621      	mov	r1, r4
 80022de:	024a      	lsls	r2, r1, #9
 80022e0:	4610      	mov	r0, r2
 80022e2:	4619      	mov	r1, r3
 80022e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80022e6:	2200      	movs	r2, #0
 80022e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80022ea:	62fa      	str	r2, [r7, #44]	; 0x2c
 80022ec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80022f0:	f7fe fbda 	bl	8000aa8 <__aeabi_uldivmod>
 80022f4:	4602      	mov	r2, r0
 80022f6:	460b      	mov	r3, r1
 80022f8:	4613      	mov	r3, r2
 80022fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80022fc:	e058      	b.n	80023b0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022fe:	4b38      	ldr	r3, [pc, #224]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	099b      	lsrs	r3, r3, #6
 8002304:	2200      	movs	r2, #0
 8002306:	4618      	mov	r0, r3
 8002308:	4611      	mov	r1, r2
 800230a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800230e:	623b      	str	r3, [r7, #32]
 8002310:	2300      	movs	r3, #0
 8002312:	627b      	str	r3, [r7, #36]	; 0x24
 8002314:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002318:	4642      	mov	r2, r8
 800231a:	464b      	mov	r3, r9
 800231c:	f04f 0000 	mov.w	r0, #0
 8002320:	f04f 0100 	mov.w	r1, #0
 8002324:	0159      	lsls	r1, r3, #5
 8002326:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800232a:	0150      	lsls	r0, r2, #5
 800232c:	4602      	mov	r2, r0
 800232e:	460b      	mov	r3, r1
 8002330:	4641      	mov	r1, r8
 8002332:	ebb2 0a01 	subs.w	sl, r2, r1
 8002336:	4649      	mov	r1, r9
 8002338:	eb63 0b01 	sbc.w	fp, r3, r1
 800233c:	f04f 0200 	mov.w	r2, #0
 8002340:	f04f 0300 	mov.w	r3, #0
 8002344:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002348:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800234c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002350:	ebb2 040a 	subs.w	r4, r2, sl
 8002354:	eb63 050b 	sbc.w	r5, r3, fp
 8002358:	f04f 0200 	mov.w	r2, #0
 800235c:	f04f 0300 	mov.w	r3, #0
 8002360:	00eb      	lsls	r3, r5, #3
 8002362:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002366:	00e2      	lsls	r2, r4, #3
 8002368:	4614      	mov	r4, r2
 800236a:	461d      	mov	r5, r3
 800236c:	4643      	mov	r3, r8
 800236e:	18e3      	adds	r3, r4, r3
 8002370:	603b      	str	r3, [r7, #0]
 8002372:	464b      	mov	r3, r9
 8002374:	eb45 0303 	adc.w	r3, r5, r3
 8002378:	607b      	str	r3, [r7, #4]
 800237a:	f04f 0200 	mov.w	r2, #0
 800237e:	f04f 0300 	mov.w	r3, #0
 8002382:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002386:	4629      	mov	r1, r5
 8002388:	028b      	lsls	r3, r1, #10
 800238a:	4621      	mov	r1, r4
 800238c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002390:	4621      	mov	r1, r4
 8002392:	028a      	lsls	r2, r1, #10
 8002394:	4610      	mov	r0, r2
 8002396:	4619      	mov	r1, r3
 8002398:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800239a:	2200      	movs	r2, #0
 800239c:	61bb      	str	r3, [r7, #24]
 800239e:	61fa      	str	r2, [r7, #28]
 80023a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80023a4:	f7fe fb80 	bl	8000aa8 <__aeabi_uldivmod>
 80023a8:	4602      	mov	r2, r0
 80023aa:	460b      	mov	r3, r1
 80023ac:	4613      	mov	r3, r2
 80023ae:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80023b0:	4b0b      	ldr	r3, [pc, #44]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x200>)
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	0c1b      	lsrs	r3, r3, #16
 80023b6:	f003 0303 	and.w	r3, r3, #3
 80023ba:	3301      	adds	r3, #1
 80023bc:	005b      	lsls	r3, r3, #1
 80023be:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80023c0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80023c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80023c8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80023ca:	e002      	b.n	80023d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80023cc:	4b05      	ldr	r3, [pc, #20]	; (80023e4 <HAL_RCC_GetSysClockFreq+0x204>)
 80023ce:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80023d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3750      	adds	r7, #80	; 0x50
 80023d8:	46bd      	mov	sp, r7
 80023da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80023de:	bf00      	nop
 80023e0:	40023800 	.word	0x40023800
 80023e4:	00f42400 	.word	0x00f42400
 80023e8:	007a1200 	.word	0x007a1200

080023ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023f0:	4b03      	ldr	r3, [pc, #12]	; (8002400 <HAL_RCC_GetHCLKFreq+0x14>)
 80023f2:	681b      	ldr	r3, [r3, #0]
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr
 80023fe:	bf00      	nop
 8002400:	20000010 	.word	0x20000010

08002404 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002408:	f7ff fff0 	bl	80023ec <HAL_RCC_GetHCLKFreq>
 800240c:	4602      	mov	r2, r0
 800240e:	4b05      	ldr	r3, [pc, #20]	; (8002424 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	0a9b      	lsrs	r3, r3, #10
 8002414:	f003 0307 	and.w	r3, r3, #7
 8002418:	4903      	ldr	r1, [pc, #12]	; (8002428 <HAL_RCC_GetPCLK1Freq+0x24>)
 800241a:	5ccb      	ldrb	r3, [r1, r3]
 800241c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002420:	4618      	mov	r0, r3
 8002422:	bd80      	pop	{r7, pc}
 8002424:	40023800 	.word	0x40023800
 8002428:	08003d24 	.word	0x08003d24

0800242c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002430:	f7ff ffdc 	bl	80023ec <HAL_RCC_GetHCLKFreq>
 8002434:	4602      	mov	r2, r0
 8002436:	4b05      	ldr	r3, [pc, #20]	; (800244c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	0b5b      	lsrs	r3, r3, #13
 800243c:	f003 0307 	and.w	r3, r3, #7
 8002440:	4903      	ldr	r1, [pc, #12]	; (8002450 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002442:	5ccb      	ldrb	r3, [r1, r3]
 8002444:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002448:	4618      	mov	r0, r3
 800244a:	bd80      	pop	{r7, pc}
 800244c:	40023800 	.word	0x40023800
 8002450:	08003d24 	.word	0x08003d24

08002454 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b082      	sub	sp, #8
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d101      	bne.n	8002466 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	e041      	b.n	80024ea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800246c:	b2db      	uxtb	r3, r3
 800246e:	2b00      	cmp	r3, #0
 8002470:	d106      	bne.n	8002480 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2200      	movs	r2, #0
 8002476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	f7ff fad8 	bl	8001a30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2202      	movs	r2, #2
 8002484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	3304      	adds	r3, #4
 8002490:	4619      	mov	r1, r3
 8002492:	4610      	mov	r0, r2
 8002494:	f000 f95e 	bl	8002754 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2201      	movs	r2, #1
 800249c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2201      	movs	r2, #1
 80024a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2201      	movs	r2, #1
 80024ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2201      	movs	r2, #1
 80024b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2201      	movs	r2, #1
 80024bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2201      	movs	r2, #1
 80024c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2201      	movs	r2, #1
 80024cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2201      	movs	r2, #1
 80024d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2201      	movs	r2, #1
 80024dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2201      	movs	r2, #1
 80024e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80024e8:	2300      	movs	r3, #0
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3708      	adds	r7, #8
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
	...

080024f4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b085      	sub	sp, #20
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002502:	b2db      	uxtb	r3, r3
 8002504:	2b01      	cmp	r3, #1
 8002506:	d001      	beq.n	800250c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	e046      	b.n	800259a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2202      	movs	r2, #2
 8002510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a23      	ldr	r2, [pc, #140]	; (80025a8 <HAL_TIM_Base_Start+0xb4>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d022      	beq.n	8002564 <HAL_TIM_Base_Start+0x70>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002526:	d01d      	beq.n	8002564 <HAL_TIM_Base_Start+0x70>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a1f      	ldr	r2, [pc, #124]	; (80025ac <HAL_TIM_Base_Start+0xb8>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d018      	beq.n	8002564 <HAL_TIM_Base_Start+0x70>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a1e      	ldr	r2, [pc, #120]	; (80025b0 <HAL_TIM_Base_Start+0xbc>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d013      	beq.n	8002564 <HAL_TIM_Base_Start+0x70>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a1c      	ldr	r2, [pc, #112]	; (80025b4 <HAL_TIM_Base_Start+0xc0>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d00e      	beq.n	8002564 <HAL_TIM_Base_Start+0x70>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a1b      	ldr	r2, [pc, #108]	; (80025b8 <HAL_TIM_Base_Start+0xc4>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d009      	beq.n	8002564 <HAL_TIM_Base_Start+0x70>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a19      	ldr	r2, [pc, #100]	; (80025bc <HAL_TIM_Base_Start+0xc8>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d004      	beq.n	8002564 <HAL_TIM_Base_Start+0x70>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a18      	ldr	r2, [pc, #96]	; (80025c0 <HAL_TIM_Base_Start+0xcc>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d111      	bne.n	8002588 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	f003 0307 	and.w	r3, r3, #7
 800256e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2b06      	cmp	r3, #6
 8002574:	d010      	beq.n	8002598 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f042 0201 	orr.w	r2, r2, #1
 8002584:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002586:	e007      	b.n	8002598 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f042 0201 	orr.w	r2, r2, #1
 8002596:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3714      	adds	r7, #20
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop
 80025a8:	40010000 	.word	0x40010000
 80025ac:	40000400 	.word	0x40000400
 80025b0:	40000800 	.word	0x40000800
 80025b4:	40000c00 	.word	0x40000c00
 80025b8:	40010400 	.word	0x40010400
 80025bc:	40014000 	.word	0x40014000
 80025c0:	40001800 	.word	0x40001800

080025c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b084      	sub	sp, #16
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
 80025cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025ce:	2300      	movs	r3, #0
 80025d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d101      	bne.n	80025e0 <HAL_TIM_ConfigClockSource+0x1c>
 80025dc:	2302      	movs	r3, #2
 80025de:	e0b4      	b.n	800274a <HAL_TIM_ConfigClockSource+0x186>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2201      	movs	r2, #1
 80025e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2202      	movs	r2, #2
 80025ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80025fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002606:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	68ba      	ldr	r2, [r7, #8]
 800260e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002618:	d03e      	beq.n	8002698 <HAL_TIM_ConfigClockSource+0xd4>
 800261a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800261e:	f200 8087 	bhi.w	8002730 <HAL_TIM_ConfigClockSource+0x16c>
 8002622:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002626:	f000 8086 	beq.w	8002736 <HAL_TIM_ConfigClockSource+0x172>
 800262a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800262e:	d87f      	bhi.n	8002730 <HAL_TIM_ConfigClockSource+0x16c>
 8002630:	2b70      	cmp	r3, #112	; 0x70
 8002632:	d01a      	beq.n	800266a <HAL_TIM_ConfigClockSource+0xa6>
 8002634:	2b70      	cmp	r3, #112	; 0x70
 8002636:	d87b      	bhi.n	8002730 <HAL_TIM_ConfigClockSource+0x16c>
 8002638:	2b60      	cmp	r3, #96	; 0x60
 800263a:	d050      	beq.n	80026de <HAL_TIM_ConfigClockSource+0x11a>
 800263c:	2b60      	cmp	r3, #96	; 0x60
 800263e:	d877      	bhi.n	8002730 <HAL_TIM_ConfigClockSource+0x16c>
 8002640:	2b50      	cmp	r3, #80	; 0x50
 8002642:	d03c      	beq.n	80026be <HAL_TIM_ConfigClockSource+0xfa>
 8002644:	2b50      	cmp	r3, #80	; 0x50
 8002646:	d873      	bhi.n	8002730 <HAL_TIM_ConfigClockSource+0x16c>
 8002648:	2b40      	cmp	r3, #64	; 0x40
 800264a:	d058      	beq.n	80026fe <HAL_TIM_ConfigClockSource+0x13a>
 800264c:	2b40      	cmp	r3, #64	; 0x40
 800264e:	d86f      	bhi.n	8002730 <HAL_TIM_ConfigClockSource+0x16c>
 8002650:	2b30      	cmp	r3, #48	; 0x30
 8002652:	d064      	beq.n	800271e <HAL_TIM_ConfigClockSource+0x15a>
 8002654:	2b30      	cmp	r3, #48	; 0x30
 8002656:	d86b      	bhi.n	8002730 <HAL_TIM_ConfigClockSource+0x16c>
 8002658:	2b20      	cmp	r3, #32
 800265a:	d060      	beq.n	800271e <HAL_TIM_ConfigClockSource+0x15a>
 800265c:	2b20      	cmp	r3, #32
 800265e:	d867      	bhi.n	8002730 <HAL_TIM_ConfigClockSource+0x16c>
 8002660:	2b00      	cmp	r3, #0
 8002662:	d05c      	beq.n	800271e <HAL_TIM_ConfigClockSource+0x15a>
 8002664:	2b10      	cmp	r3, #16
 8002666:	d05a      	beq.n	800271e <HAL_TIM_ConfigClockSource+0x15a>
 8002668:	e062      	b.n	8002730 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6818      	ldr	r0, [r3, #0]
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	6899      	ldr	r1, [r3, #8]
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	685a      	ldr	r2, [r3, #4]
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	68db      	ldr	r3, [r3, #12]
 800267a:	f000 f985 	bl	8002988 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800268c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	68ba      	ldr	r2, [r7, #8]
 8002694:	609a      	str	r2, [r3, #8]
      break;
 8002696:	e04f      	b.n	8002738 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6818      	ldr	r0, [r3, #0]
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	6899      	ldr	r1, [r3, #8]
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	685a      	ldr	r2, [r3, #4]
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	68db      	ldr	r3, [r3, #12]
 80026a8:	f000 f96e 	bl	8002988 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	689a      	ldr	r2, [r3, #8]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80026ba:	609a      	str	r2, [r3, #8]
      break;
 80026bc:	e03c      	b.n	8002738 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6818      	ldr	r0, [r3, #0]
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	6859      	ldr	r1, [r3, #4]
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	68db      	ldr	r3, [r3, #12]
 80026ca:	461a      	mov	r2, r3
 80026cc:	f000 f8e2 	bl	8002894 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	2150      	movs	r1, #80	; 0x50
 80026d6:	4618      	mov	r0, r3
 80026d8:	f000 f93b 	bl	8002952 <TIM_ITRx_SetConfig>
      break;
 80026dc:	e02c      	b.n	8002738 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6818      	ldr	r0, [r3, #0]
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	6859      	ldr	r1, [r3, #4]
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	68db      	ldr	r3, [r3, #12]
 80026ea:	461a      	mov	r2, r3
 80026ec:	f000 f901 	bl	80028f2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2160      	movs	r1, #96	; 0x60
 80026f6:	4618      	mov	r0, r3
 80026f8:	f000 f92b 	bl	8002952 <TIM_ITRx_SetConfig>
      break;
 80026fc:	e01c      	b.n	8002738 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6818      	ldr	r0, [r3, #0]
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	6859      	ldr	r1, [r3, #4]
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	68db      	ldr	r3, [r3, #12]
 800270a:	461a      	mov	r2, r3
 800270c:	f000 f8c2 	bl	8002894 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	2140      	movs	r1, #64	; 0x40
 8002716:	4618      	mov	r0, r3
 8002718:	f000 f91b 	bl	8002952 <TIM_ITRx_SetConfig>
      break;
 800271c:	e00c      	b.n	8002738 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4619      	mov	r1, r3
 8002728:	4610      	mov	r0, r2
 800272a:	f000 f912 	bl	8002952 <TIM_ITRx_SetConfig>
      break;
 800272e:	e003      	b.n	8002738 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	73fb      	strb	r3, [r7, #15]
      break;
 8002734:	e000      	b.n	8002738 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002736:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2201      	movs	r2, #1
 800273c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2200      	movs	r2, #0
 8002744:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002748:	7bfb      	ldrb	r3, [r7, #15]
}
 800274a:	4618      	mov	r0, r3
 800274c:	3710      	adds	r7, #16
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
	...

08002754 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002754:	b480      	push	{r7}
 8002756:	b085      	sub	sp, #20
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
 800275c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	4a40      	ldr	r2, [pc, #256]	; (8002868 <TIM_Base_SetConfig+0x114>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d013      	beq.n	8002794 <TIM_Base_SetConfig+0x40>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002772:	d00f      	beq.n	8002794 <TIM_Base_SetConfig+0x40>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	4a3d      	ldr	r2, [pc, #244]	; (800286c <TIM_Base_SetConfig+0x118>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d00b      	beq.n	8002794 <TIM_Base_SetConfig+0x40>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	4a3c      	ldr	r2, [pc, #240]	; (8002870 <TIM_Base_SetConfig+0x11c>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d007      	beq.n	8002794 <TIM_Base_SetConfig+0x40>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	4a3b      	ldr	r2, [pc, #236]	; (8002874 <TIM_Base_SetConfig+0x120>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d003      	beq.n	8002794 <TIM_Base_SetConfig+0x40>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	4a3a      	ldr	r2, [pc, #232]	; (8002878 <TIM_Base_SetConfig+0x124>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d108      	bne.n	80027a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800279a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	68fa      	ldr	r2, [r7, #12]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	4a2f      	ldr	r2, [pc, #188]	; (8002868 <TIM_Base_SetConfig+0x114>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d02b      	beq.n	8002806 <TIM_Base_SetConfig+0xb2>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027b4:	d027      	beq.n	8002806 <TIM_Base_SetConfig+0xb2>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4a2c      	ldr	r2, [pc, #176]	; (800286c <TIM_Base_SetConfig+0x118>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d023      	beq.n	8002806 <TIM_Base_SetConfig+0xb2>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a2b      	ldr	r2, [pc, #172]	; (8002870 <TIM_Base_SetConfig+0x11c>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d01f      	beq.n	8002806 <TIM_Base_SetConfig+0xb2>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4a2a      	ldr	r2, [pc, #168]	; (8002874 <TIM_Base_SetConfig+0x120>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d01b      	beq.n	8002806 <TIM_Base_SetConfig+0xb2>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a29      	ldr	r2, [pc, #164]	; (8002878 <TIM_Base_SetConfig+0x124>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d017      	beq.n	8002806 <TIM_Base_SetConfig+0xb2>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	4a28      	ldr	r2, [pc, #160]	; (800287c <TIM_Base_SetConfig+0x128>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d013      	beq.n	8002806 <TIM_Base_SetConfig+0xb2>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4a27      	ldr	r2, [pc, #156]	; (8002880 <TIM_Base_SetConfig+0x12c>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d00f      	beq.n	8002806 <TIM_Base_SetConfig+0xb2>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	4a26      	ldr	r2, [pc, #152]	; (8002884 <TIM_Base_SetConfig+0x130>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d00b      	beq.n	8002806 <TIM_Base_SetConfig+0xb2>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	4a25      	ldr	r2, [pc, #148]	; (8002888 <TIM_Base_SetConfig+0x134>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d007      	beq.n	8002806 <TIM_Base_SetConfig+0xb2>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4a24      	ldr	r2, [pc, #144]	; (800288c <TIM_Base_SetConfig+0x138>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d003      	beq.n	8002806 <TIM_Base_SetConfig+0xb2>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	4a23      	ldr	r2, [pc, #140]	; (8002890 <TIM_Base_SetConfig+0x13c>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d108      	bne.n	8002818 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800280c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	68db      	ldr	r3, [r3, #12]
 8002812:	68fa      	ldr	r2, [r7, #12]
 8002814:	4313      	orrs	r3, r2
 8002816:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	695b      	ldr	r3, [r3, #20]
 8002822:	4313      	orrs	r3, r2
 8002824:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	68fa      	ldr	r2, [r7, #12]
 800282a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	689a      	ldr	r2, [r3, #8]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	4a0a      	ldr	r2, [pc, #40]	; (8002868 <TIM_Base_SetConfig+0x114>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d003      	beq.n	800284c <TIM_Base_SetConfig+0xf8>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	4a0c      	ldr	r2, [pc, #48]	; (8002878 <TIM_Base_SetConfig+0x124>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d103      	bne.n	8002854 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	691a      	ldr	r2, [r3, #16]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2201      	movs	r2, #1
 8002858:	615a      	str	r2, [r3, #20]
}
 800285a:	bf00      	nop
 800285c:	3714      	adds	r7, #20
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	40010000 	.word	0x40010000
 800286c:	40000400 	.word	0x40000400
 8002870:	40000800 	.word	0x40000800
 8002874:	40000c00 	.word	0x40000c00
 8002878:	40010400 	.word	0x40010400
 800287c:	40014000 	.word	0x40014000
 8002880:	40014400 	.word	0x40014400
 8002884:	40014800 	.word	0x40014800
 8002888:	40001800 	.word	0x40001800
 800288c:	40001c00 	.word	0x40001c00
 8002890:	40002000 	.word	0x40002000

08002894 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002894:	b480      	push	{r7}
 8002896:	b087      	sub	sp, #28
 8002898:	af00      	add	r7, sp, #0
 800289a:	60f8      	str	r0, [r7, #12]
 800289c:	60b9      	str	r1, [r7, #8]
 800289e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	6a1b      	ldr	r3, [r3, #32]
 80028a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	6a1b      	ldr	r3, [r3, #32]
 80028aa:	f023 0201 	bic.w	r2, r3, #1
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	699b      	ldr	r3, [r3, #24]
 80028b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80028be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	011b      	lsls	r3, r3, #4
 80028c4:	693a      	ldr	r2, [r7, #16]
 80028c6:	4313      	orrs	r3, r2
 80028c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	f023 030a 	bic.w	r3, r3, #10
 80028d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80028d2:	697a      	ldr	r2, [r7, #20]
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	4313      	orrs	r3, r2
 80028d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	693a      	ldr	r2, [r7, #16]
 80028de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	697a      	ldr	r2, [r7, #20]
 80028e4:	621a      	str	r2, [r3, #32]
}
 80028e6:	bf00      	nop
 80028e8:	371c      	adds	r7, #28
 80028ea:	46bd      	mov	sp, r7
 80028ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f0:	4770      	bx	lr

080028f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028f2:	b480      	push	{r7}
 80028f4:	b087      	sub	sp, #28
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	60f8      	str	r0, [r7, #12]
 80028fa:	60b9      	str	r1, [r7, #8]
 80028fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	6a1b      	ldr	r3, [r3, #32]
 8002902:	f023 0210 	bic.w	r2, r3, #16
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	699b      	ldr	r3, [r3, #24]
 800290e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	6a1b      	ldr	r3, [r3, #32]
 8002914:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800291c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	031b      	lsls	r3, r3, #12
 8002922:	697a      	ldr	r2, [r7, #20]
 8002924:	4313      	orrs	r3, r2
 8002926:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800292e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	011b      	lsls	r3, r3, #4
 8002934:	693a      	ldr	r2, [r7, #16]
 8002936:	4313      	orrs	r3, r2
 8002938:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	697a      	ldr	r2, [r7, #20]
 800293e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	693a      	ldr	r2, [r7, #16]
 8002944:	621a      	str	r2, [r3, #32]
}
 8002946:	bf00      	nop
 8002948:	371c      	adds	r7, #28
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr

08002952 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002952:	b480      	push	{r7}
 8002954:	b085      	sub	sp, #20
 8002956:	af00      	add	r7, sp, #0
 8002958:	6078      	str	r0, [r7, #4]
 800295a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002968:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800296a:	683a      	ldr	r2, [r7, #0]
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	4313      	orrs	r3, r2
 8002970:	f043 0307 	orr.w	r3, r3, #7
 8002974:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	68fa      	ldr	r2, [r7, #12]
 800297a:	609a      	str	r2, [r3, #8]
}
 800297c:	bf00      	nop
 800297e:	3714      	adds	r7, #20
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr

08002988 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002988:	b480      	push	{r7}
 800298a:	b087      	sub	sp, #28
 800298c:	af00      	add	r7, sp, #0
 800298e:	60f8      	str	r0, [r7, #12]
 8002990:	60b9      	str	r1, [r7, #8]
 8002992:	607a      	str	r2, [r7, #4]
 8002994:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80029a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	021a      	lsls	r2, r3, #8
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	431a      	orrs	r2, r3
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	4313      	orrs	r3, r2
 80029b0:	697a      	ldr	r2, [r7, #20]
 80029b2:	4313      	orrs	r3, r2
 80029b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	697a      	ldr	r2, [r7, #20]
 80029ba:	609a      	str	r2, [r3, #8]
}
 80029bc:	bf00      	nop
 80029be:	371c      	adds	r7, #28
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr

080029c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b085      	sub	sp, #20
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d101      	bne.n	80029e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80029dc:	2302      	movs	r3, #2
 80029de:	e05a      	b.n	8002a96 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2201      	movs	r2, #1
 80029e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2202      	movs	r2, #2
 80029ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a06:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	68fa      	ldr	r2, [r7, #12]
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	68fa      	ldr	r2, [r7, #12]
 8002a18:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a21      	ldr	r2, [pc, #132]	; (8002aa4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d022      	beq.n	8002a6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a2c:	d01d      	beq.n	8002a6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a1d      	ldr	r2, [pc, #116]	; (8002aa8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d018      	beq.n	8002a6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a1b      	ldr	r2, [pc, #108]	; (8002aac <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d013      	beq.n	8002a6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a1a      	ldr	r2, [pc, #104]	; (8002ab0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d00e      	beq.n	8002a6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a18      	ldr	r2, [pc, #96]	; (8002ab4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d009      	beq.n	8002a6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a17      	ldr	r2, [pc, #92]	; (8002ab8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d004      	beq.n	8002a6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a15      	ldr	r2, [pc, #84]	; (8002abc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d10c      	bne.n	8002a84 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a70:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	68ba      	ldr	r2, [r7, #8]
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	68ba      	ldr	r2, [r7, #8]
 8002a82:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2201      	movs	r2, #1
 8002a88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a94:	2300      	movs	r3, #0
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3714      	adds	r7, #20
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr
 8002aa2:	bf00      	nop
 8002aa4:	40010000 	.word	0x40010000
 8002aa8:	40000400 	.word	0x40000400
 8002aac:	40000800 	.word	0x40000800
 8002ab0:	40000c00 	.word	0x40000c00
 8002ab4:	40010400 	.word	0x40010400
 8002ab8:	40014000 	.word	0x40014000
 8002abc:	40001800 	.word	0x40001800

08002ac0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b082      	sub	sp, #8
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d101      	bne.n	8002ad2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e03f      	b.n	8002b52 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d106      	bne.n	8002aec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ae6:	6878      	ldr	r0, [r7, #4]
 8002ae8:	f7fe ff50 	bl	800198c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2224      	movs	r2, #36	; 0x24
 8002af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	68da      	ldr	r2, [r3, #12]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002b02:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002b04:	6878      	ldr	r0, [r7, #4]
 8002b06:	f000 f929 	bl	8002d5c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	691a      	ldr	r2, [r3, #16]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002b18:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	695a      	ldr	r2, [r3, #20]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002b28:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	68da      	ldr	r2, [r3, #12]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002b38:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2220      	movs	r2, #32
 8002b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2220      	movs	r2, #32
 8002b4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002b50:	2300      	movs	r3, #0
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	3708      	adds	r7, #8
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}

08002b5a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b5a:	b580      	push	{r7, lr}
 8002b5c:	b08a      	sub	sp, #40	; 0x28
 8002b5e:	af02      	add	r7, sp, #8
 8002b60:	60f8      	str	r0, [r7, #12]
 8002b62:	60b9      	str	r1, [r7, #8]
 8002b64:	603b      	str	r3, [r7, #0]
 8002b66:	4613      	mov	r3, r2
 8002b68:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	2b20      	cmp	r3, #32
 8002b78:	d17c      	bne.n	8002c74 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d002      	beq.n	8002b86 <HAL_UART_Transmit+0x2c>
 8002b80:	88fb      	ldrh	r3, [r7, #6]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d101      	bne.n	8002b8a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e075      	b.n	8002c76 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d101      	bne.n	8002b98 <HAL_UART_Transmit+0x3e>
 8002b94:	2302      	movs	r3, #2
 8002b96:	e06e      	b.n	8002c76 <HAL_UART_Transmit+0x11c>
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2221      	movs	r2, #33	; 0x21
 8002baa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002bae:	f7fe fbcd 	bl	800134c <HAL_GetTick>
 8002bb2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	88fa      	ldrh	r2, [r7, #6]
 8002bb8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	88fa      	ldrh	r2, [r7, #6]
 8002bbe:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bc8:	d108      	bne.n	8002bdc <HAL_UART_Transmit+0x82>
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	691b      	ldr	r3, [r3, #16]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d104      	bne.n	8002bdc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	61bb      	str	r3, [r7, #24]
 8002bda:	e003      	b.n	8002be4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002be0:	2300      	movs	r3, #0
 8002be2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2200      	movs	r2, #0
 8002be8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002bec:	e02a      	b.n	8002c44 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	9300      	str	r3, [sp, #0]
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	2180      	movs	r1, #128	; 0x80
 8002bf8:	68f8      	ldr	r0, [r7, #12]
 8002bfa:	f000 f840 	bl	8002c7e <UART_WaitOnFlagUntilTimeout>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d001      	beq.n	8002c08 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002c04:	2303      	movs	r3, #3
 8002c06:	e036      	b.n	8002c76 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d10b      	bne.n	8002c26 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c0e:	69bb      	ldr	r3, [r7, #24]
 8002c10:	881b      	ldrh	r3, [r3, #0]
 8002c12:	461a      	mov	r2, r3
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c1c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002c1e:	69bb      	ldr	r3, [r7, #24]
 8002c20:	3302      	adds	r3, #2
 8002c22:	61bb      	str	r3, [r7, #24]
 8002c24:	e007      	b.n	8002c36 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	781a      	ldrb	r2, [r3, #0]
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002c30:	69fb      	ldr	r3, [r7, #28]
 8002c32:	3301      	adds	r3, #1
 8002c34:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c3a:	b29b      	uxth	r3, r3
 8002c3c:	3b01      	subs	r3, #1
 8002c3e:	b29a      	uxth	r2, r3
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c48:	b29b      	uxth	r3, r3
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d1cf      	bne.n	8002bee <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	9300      	str	r3, [sp, #0]
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	2200      	movs	r2, #0
 8002c56:	2140      	movs	r1, #64	; 0x40
 8002c58:	68f8      	ldr	r0, [r7, #12]
 8002c5a:	f000 f810 	bl	8002c7e <UART_WaitOnFlagUntilTimeout>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d001      	beq.n	8002c68 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002c64:	2303      	movs	r3, #3
 8002c66:	e006      	b.n	8002c76 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2220      	movs	r2, #32
 8002c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002c70:	2300      	movs	r3, #0
 8002c72:	e000      	b.n	8002c76 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002c74:	2302      	movs	r3, #2
  }
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	3720      	adds	r7, #32
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}

08002c7e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002c7e:	b580      	push	{r7, lr}
 8002c80:	b090      	sub	sp, #64	; 0x40
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	60f8      	str	r0, [r7, #12]
 8002c86:	60b9      	str	r1, [r7, #8]
 8002c88:	603b      	str	r3, [r7, #0]
 8002c8a:	4613      	mov	r3, r2
 8002c8c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c8e:	e050      	b.n	8002d32 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c92:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c96:	d04c      	beq.n	8002d32 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002c98:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d007      	beq.n	8002cae <UART_WaitOnFlagUntilTimeout+0x30>
 8002c9e:	f7fe fb55 	bl	800134c <HAL_GetTick>
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	1ad3      	subs	r3, r2, r3
 8002ca8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d241      	bcs.n	8002d32 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	330c      	adds	r3, #12
 8002cb4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cb8:	e853 3f00 	ldrex	r3, [r3]
 8002cbc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002cc4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	330c      	adds	r3, #12
 8002ccc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002cce:	637a      	str	r2, [r7, #52]	; 0x34
 8002cd0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cd2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002cd4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002cd6:	e841 2300 	strex	r3, r2, [r1]
 8002cda:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002cdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d1e5      	bne.n	8002cae <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	3314      	adds	r3, #20
 8002ce8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	e853 3f00 	ldrex	r3, [r3]
 8002cf0:	613b      	str	r3, [r7, #16]
   return(result);
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	f023 0301 	bic.w	r3, r3, #1
 8002cf8:	63bb      	str	r3, [r7, #56]	; 0x38
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	3314      	adds	r3, #20
 8002d00:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002d02:	623a      	str	r2, [r7, #32]
 8002d04:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d06:	69f9      	ldr	r1, [r7, #28]
 8002d08:	6a3a      	ldr	r2, [r7, #32]
 8002d0a:	e841 2300 	strex	r3, r2, [r1]
 8002d0e:	61bb      	str	r3, [r7, #24]
   return(result);
 8002d10:	69bb      	ldr	r3, [r7, #24]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d1e5      	bne.n	8002ce2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	2220      	movs	r2, #32
 8002d1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	2220      	movs	r2, #32
 8002d22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	e00f      	b.n	8002d52 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	68ba      	ldr	r2, [r7, #8]
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	bf0c      	ite	eq
 8002d42:	2301      	moveq	r3, #1
 8002d44:	2300      	movne	r3, #0
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	461a      	mov	r2, r3
 8002d4a:	79fb      	ldrb	r3, [r7, #7]
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d09f      	beq.n	8002c90 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002d50:	2300      	movs	r3, #0
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3740      	adds	r7, #64	; 0x40
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
	...

08002d5c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d60:	b0c0      	sub	sp, #256	; 0x100
 8002d62:	af00      	add	r7, sp, #0
 8002d64:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	691b      	ldr	r3, [r3, #16]
 8002d70:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002d74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d78:	68d9      	ldr	r1, [r3, #12]
 8002d7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	ea40 0301 	orr.w	r3, r0, r1
 8002d84:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002d86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d8a:	689a      	ldr	r2, [r3, #8]
 8002d8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d90:	691b      	ldr	r3, [r3, #16]
 8002d92:	431a      	orrs	r2, r3
 8002d94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d98:	695b      	ldr	r3, [r3, #20]
 8002d9a:	431a      	orrs	r2, r3
 8002d9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002da0:	69db      	ldr	r3, [r3, #28]
 8002da2:	4313      	orrs	r3, r2
 8002da4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002da8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002db4:	f021 010c 	bic.w	r1, r1, #12
 8002db8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002dc2:	430b      	orrs	r3, r1
 8002dc4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002dc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	695b      	ldr	r3, [r3, #20]
 8002dce:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002dd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dd6:	6999      	ldr	r1, [r3, #24]
 8002dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	ea40 0301 	orr.w	r3, r0, r1
 8002de2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002de4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	4b8f      	ldr	r3, [pc, #572]	; (8003028 <UART_SetConfig+0x2cc>)
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d005      	beq.n	8002dfc <UART_SetConfig+0xa0>
 8002df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	4b8d      	ldr	r3, [pc, #564]	; (800302c <UART_SetConfig+0x2d0>)
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d104      	bne.n	8002e06 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002dfc:	f7ff fb16 	bl	800242c <HAL_RCC_GetPCLK2Freq>
 8002e00:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002e04:	e003      	b.n	8002e0e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002e06:	f7ff fafd 	bl	8002404 <HAL_RCC_GetPCLK1Freq>
 8002e0a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e12:	69db      	ldr	r3, [r3, #28]
 8002e14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e18:	f040 810c 	bne.w	8003034 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002e1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002e20:	2200      	movs	r2, #0
 8002e22:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002e26:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002e2a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002e2e:	4622      	mov	r2, r4
 8002e30:	462b      	mov	r3, r5
 8002e32:	1891      	adds	r1, r2, r2
 8002e34:	65b9      	str	r1, [r7, #88]	; 0x58
 8002e36:	415b      	adcs	r3, r3
 8002e38:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002e3a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002e3e:	4621      	mov	r1, r4
 8002e40:	eb12 0801 	adds.w	r8, r2, r1
 8002e44:	4629      	mov	r1, r5
 8002e46:	eb43 0901 	adc.w	r9, r3, r1
 8002e4a:	f04f 0200 	mov.w	r2, #0
 8002e4e:	f04f 0300 	mov.w	r3, #0
 8002e52:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e56:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e5a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002e5e:	4690      	mov	r8, r2
 8002e60:	4699      	mov	r9, r3
 8002e62:	4623      	mov	r3, r4
 8002e64:	eb18 0303 	adds.w	r3, r8, r3
 8002e68:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002e6c:	462b      	mov	r3, r5
 8002e6e:	eb49 0303 	adc.w	r3, r9, r3
 8002e72:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002e76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002e82:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002e86:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002e8a:	460b      	mov	r3, r1
 8002e8c:	18db      	adds	r3, r3, r3
 8002e8e:	653b      	str	r3, [r7, #80]	; 0x50
 8002e90:	4613      	mov	r3, r2
 8002e92:	eb42 0303 	adc.w	r3, r2, r3
 8002e96:	657b      	str	r3, [r7, #84]	; 0x54
 8002e98:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002e9c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002ea0:	f7fd fe02 	bl	8000aa8 <__aeabi_uldivmod>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	460b      	mov	r3, r1
 8002ea8:	4b61      	ldr	r3, [pc, #388]	; (8003030 <UART_SetConfig+0x2d4>)
 8002eaa:	fba3 2302 	umull	r2, r3, r3, r2
 8002eae:	095b      	lsrs	r3, r3, #5
 8002eb0:	011c      	lsls	r4, r3, #4
 8002eb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002ebc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002ec0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002ec4:	4642      	mov	r2, r8
 8002ec6:	464b      	mov	r3, r9
 8002ec8:	1891      	adds	r1, r2, r2
 8002eca:	64b9      	str	r1, [r7, #72]	; 0x48
 8002ecc:	415b      	adcs	r3, r3
 8002ece:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ed0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002ed4:	4641      	mov	r1, r8
 8002ed6:	eb12 0a01 	adds.w	sl, r2, r1
 8002eda:	4649      	mov	r1, r9
 8002edc:	eb43 0b01 	adc.w	fp, r3, r1
 8002ee0:	f04f 0200 	mov.w	r2, #0
 8002ee4:	f04f 0300 	mov.w	r3, #0
 8002ee8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002eec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002ef0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002ef4:	4692      	mov	sl, r2
 8002ef6:	469b      	mov	fp, r3
 8002ef8:	4643      	mov	r3, r8
 8002efa:	eb1a 0303 	adds.w	r3, sl, r3
 8002efe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002f02:	464b      	mov	r3, r9
 8002f04:	eb4b 0303 	adc.w	r3, fp, r3
 8002f08:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	2200      	movs	r2, #0
 8002f14:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002f18:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002f1c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002f20:	460b      	mov	r3, r1
 8002f22:	18db      	adds	r3, r3, r3
 8002f24:	643b      	str	r3, [r7, #64]	; 0x40
 8002f26:	4613      	mov	r3, r2
 8002f28:	eb42 0303 	adc.w	r3, r2, r3
 8002f2c:	647b      	str	r3, [r7, #68]	; 0x44
 8002f2e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002f32:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002f36:	f7fd fdb7 	bl	8000aa8 <__aeabi_uldivmod>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	460b      	mov	r3, r1
 8002f3e:	4611      	mov	r1, r2
 8002f40:	4b3b      	ldr	r3, [pc, #236]	; (8003030 <UART_SetConfig+0x2d4>)
 8002f42:	fba3 2301 	umull	r2, r3, r3, r1
 8002f46:	095b      	lsrs	r3, r3, #5
 8002f48:	2264      	movs	r2, #100	; 0x64
 8002f4a:	fb02 f303 	mul.w	r3, r2, r3
 8002f4e:	1acb      	subs	r3, r1, r3
 8002f50:	00db      	lsls	r3, r3, #3
 8002f52:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002f56:	4b36      	ldr	r3, [pc, #216]	; (8003030 <UART_SetConfig+0x2d4>)
 8002f58:	fba3 2302 	umull	r2, r3, r3, r2
 8002f5c:	095b      	lsrs	r3, r3, #5
 8002f5e:	005b      	lsls	r3, r3, #1
 8002f60:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002f64:	441c      	add	r4, r3
 8002f66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002f70:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002f74:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002f78:	4642      	mov	r2, r8
 8002f7a:	464b      	mov	r3, r9
 8002f7c:	1891      	adds	r1, r2, r2
 8002f7e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002f80:	415b      	adcs	r3, r3
 8002f82:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f84:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002f88:	4641      	mov	r1, r8
 8002f8a:	1851      	adds	r1, r2, r1
 8002f8c:	6339      	str	r1, [r7, #48]	; 0x30
 8002f8e:	4649      	mov	r1, r9
 8002f90:	414b      	adcs	r3, r1
 8002f92:	637b      	str	r3, [r7, #52]	; 0x34
 8002f94:	f04f 0200 	mov.w	r2, #0
 8002f98:	f04f 0300 	mov.w	r3, #0
 8002f9c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002fa0:	4659      	mov	r1, fp
 8002fa2:	00cb      	lsls	r3, r1, #3
 8002fa4:	4651      	mov	r1, sl
 8002fa6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002faa:	4651      	mov	r1, sl
 8002fac:	00ca      	lsls	r2, r1, #3
 8002fae:	4610      	mov	r0, r2
 8002fb0:	4619      	mov	r1, r3
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	4642      	mov	r2, r8
 8002fb6:	189b      	adds	r3, r3, r2
 8002fb8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002fbc:	464b      	mov	r3, r9
 8002fbe:	460a      	mov	r2, r1
 8002fc0:	eb42 0303 	adc.w	r3, r2, r3
 8002fc4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002fc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002fd4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002fd8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002fdc:	460b      	mov	r3, r1
 8002fde:	18db      	adds	r3, r3, r3
 8002fe0:	62bb      	str	r3, [r7, #40]	; 0x28
 8002fe2:	4613      	mov	r3, r2
 8002fe4:	eb42 0303 	adc.w	r3, r2, r3
 8002fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002fea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002fee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002ff2:	f7fd fd59 	bl	8000aa8 <__aeabi_uldivmod>
 8002ff6:	4602      	mov	r2, r0
 8002ff8:	460b      	mov	r3, r1
 8002ffa:	4b0d      	ldr	r3, [pc, #52]	; (8003030 <UART_SetConfig+0x2d4>)
 8002ffc:	fba3 1302 	umull	r1, r3, r3, r2
 8003000:	095b      	lsrs	r3, r3, #5
 8003002:	2164      	movs	r1, #100	; 0x64
 8003004:	fb01 f303 	mul.w	r3, r1, r3
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	00db      	lsls	r3, r3, #3
 800300c:	3332      	adds	r3, #50	; 0x32
 800300e:	4a08      	ldr	r2, [pc, #32]	; (8003030 <UART_SetConfig+0x2d4>)
 8003010:	fba2 2303 	umull	r2, r3, r2, r3
 8003014:	095b      	lsrs	r3, r3, #5
 8003016:	f003 0207 	and.w	r2, r3, #7
 800301a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4422      	add	r2, r4
 8003022:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003024:	e105      	b.n	8003232 <UART_SetConfig+0x4d6>
 8003026:	bf00      	nop
 8003028:	40011000 	.word	0x40011000
 800302c:	40011400 	.word	0x40011400
 8003030:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003034:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003038:	2200      	movs	r2, #0
 800303a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800303e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003042:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003046:	4642      	mov	r2, r8
 8003048:	464b      	mov	r3, r9
 800304a:	1891      	adds	r1, r2, r2
 800304c:	6239      	str	r1, [r7, #32]
 800304e:	415b      	adcs	r3, r3
 8003050:	627b      	str	r3, [r7, #36]	; 0x24
 8003052:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003056:	4641      	mov	r1, r8
 8003058:	1854      	adds	r4, r2, r1
 800305a:	4649      	mov	r1, r9
 800305c:	eb43 0501 	adc.w	r5, r3, r1
 8003060:	f04f 0200 	mov.w	r2, #0
 8003064:	f04f 0300 	mov.w	r3, #0
 8003068:	00eb      	lsls	r3, r5, #3
 800306a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800306e:	00e2      	lsls	r2, r4, #3
 8003070:	4614      	mov	r4, r2
 8003072:	461d      	mov	r5, r3
 8003074:	4643      	mov	r3, r8
 8003076:	18e3      	adds	r3, r4, r3
 8003078:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800307c:	464b      	mov	r3, r9
 800307e:	eb45 0303 	adc.w	r3, r5, r3
 8003082:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003086:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003092:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003096:	f04f 0200 	mov.w	r2, #0
 800309a:	f04f 0300 	mov.w	r3, #0
 800309e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80030a2:	4629      	mov	r1, r5
 80030a4:	008b      	lsls	r3, r1, #2
 80030a6:	4621      	mov	r1, r4
 80030a8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80030ac:	4621      	mov	r1, r4
 80030ae:	008a      	lsls	r2, r1, #2
 80030b0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80030b4:	f7fd fcf8 	bl	8000aa8 <__aeabi_uldivmod>
 80030b8:	4602      	mov	r2, r0
 80030ba:	460b      	mov	r3, r1
 80030bc:	4b60      	ldr	r3, [pc, #384]	; (8003240 <UART_SetConfig+0x4e4>)
 80030be:	fba3 2302 	umull	r2, r3, r3, r2
 80030c2:	095b      	lsrs	r3, r3, #5
 80030c4:	011c      	lsls	r4, r3, #4
 80030c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80030ca:	2200      	movs	r2, #0
 80030cc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80030d0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80030d4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80030d8:	4642      	mov	r2, r8
 80030da:	464b      	mov	r3, r9
 80030dc:	1891      	adds	r1, r2, r2
 80030de:	61b9      	str	r1, [r7, #24]
 80030e0:	415b      	adcs	r3, r3
 80030e2:	61fb      	str	r3, [r7, #28]
 80030e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80030e8:	4641      	mov	r1, r8
 80030ea:	1851      	adds	r1, r2, r1
 80030ec:	6139      	str	r1, [r7, #16]
 80030ee:	4649      	mov	r1, r9
 80030f0:	414b      	adcs	r3, r1
 80030f2:	617b      	str	r3, [r7, #20]
 80030f4:	f04f 0200 	mov.w	r2, #0
 80030f8:	f04f 0300 	mov.w	r3, #0
 80030fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003100:	4659      	mov	r1, fp
 8003102:	00cb      	lsls	r3, r1, #3
 8003104:	4651      	mov	r1, sl
 8003106:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800310a:	4651      	mov	r1, sl
 800310c:	00ca      	lsls	r2, r1, #3
 800310e:	4610      	mov	r0, r2
 8003110:	4619      	mov	r1, r3
 8003112:	4603      	mov	r3, r0
 8003114:	4642      	mov	r2, r8
 8003116:	189b      	adds	r3, r3, r2
 8003118:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800311c:	464b      	mov	r3, r9
 800311e:	460a      	mov	r2, r1
 8003120:	eb42 0303 	adc.w	r3, r2, r3
 8003124:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003128:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	2200      	movs	r2, #0
 8003130:	67bb      	str	r3, [r7, #120]	; 0x78
 8003132:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003134:	f04f 0200 	mov.w	r2, #0
 8003138:	f04f 0300 	mov.w	r3, #0
 800313c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003140:	4649      	mov	r1, r9
 8003142:	008b      	lsls	r3, r1, #2
 8003144:	4641      	mov	r1, r8
 8003146:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800314a:	4641      	mov	r1, r8
 800314c:	008a      	lsls	r2, r1, #2
 800314e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003152:	f7fd fca9 	bl	8000aa8 <__aeabi_uldivmod>
 8003156:	4602      	mov	r2, r0
 8003158:	460b      	mov	r3, r1
 800315a:	4b39      	ldr	r3, [pc, #228]	; (8003240 <UART_SetConfig+0x4e4>)
 800315c:	fba3 1302 	umull	r1, r3, r3, r2
 8003160:	095b      	lsrs	r3, r3, #5
 8003162:	2164      	movs	r1, #100	; 0x64
 8003164:	fb01 f303 	mul.w	r3, r1, r3
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	011b      	lsls	r3, r3, #4
 800316c:	3332      	adds	r3, #50	; 0x32
 800316e:	4a34      	ldr	r2, [pc, #208]	; (8003240 <UART_SetConfig+0x4e4>)
 8003170:	fba2 2303 	umull	r2, r3, r2, r3
 8003174:	095b      	lsrs	r3, r3, #5
 8003176:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800317a:	441c      	add	r4, r3
 800317c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003180:	2200      	movs	r2, #0
 8003182:	673b      	str	r3, [r7, #112]	; 0x70
 8003184:	677a      	str	r2, [r7, #116]	; 0x74
 8003186:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800318a:	4642      	mov	r2, r8
 800318c:	464b      	mov	r3, r9
 800318e:	1891      	adds	r1, r2, r2
 8003190:	60b9      	str	r1, [r7, #8]
 8003192:	415b      	adcs	r3, r3
 8003194:	60fb      	str	r3, [r7, #12]
 8003196:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800319a:	4641      	mov	r1, r8
 800319c:	1851      	adds	r1, r2, r1
 800319e:	6039      	str	r1, [r7, #0]
 80031a0:	4649      	mov	r1, r9
 80031a2:	414b      	adcs	r3, r1
 80031a4:	607b      	str	r3, [r7, #4]
 80031a6:	f04f 0200 	mov.w	r2, #0
 80031aa:	f04f 0300 	mov.w	r3, #0
 80031ae:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80031b2:	4659      	mov	r1, fp
 80031b4:	00cb      	lsls	r3, r1, #3
 80031b6:	4651      	mov	r1, sl
 80031b8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80031bc:	4651      	mov	r1, sl
 80031be:	00ca      	lsls	r2, r1, #3
 80031c0:	4610      	mov	r0, r2
 80031c2:	4619      	mov	r1, r3
 80031c4:	4603      	mov	r3, r0
 80031c6:	4642      	mov	r2, r8
 80031c8:	189b      	adds	r3, r3, r2
 80031ca:	66bb      	str	r3, [r7, #104]	; 0x68
 80031cc:	464b      	mov	r3, r9
 80031ce:	460a      	mov	r2, r1
 80031d0:	eb42 0303 	adc.w	r3, r2, r3
 80031d4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80031d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	2200      	movs	r2, #0
 80031de:	663b      	str	r3, [r7, #96]	; 0x60
 80031e0:	667a      	str	r2, [r7, #100]	; 0x64
 80031e2:	f04f 0200 	mov.w	r2, #0
 80031e6:	f04f 0300 	mov.w	r3, #0
 80031ea:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80031ee:	4649      	mov	r1, r9
 80031f0:	008b      	lsls	r3, r1, #2
 80031f2:	4641      	mov	r1, r8
 80031f4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80031f8:	4641      	mov	r1, r8
 80031fa:	008a      	lsls	r2, r1, #2
 80031fc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003200:	f7fd fc52 	bl	8000aa8 <__aeabi_uldivmod>
 8003204:	4602      	mov	r2, r0
 8003206:	460b      	mov	r3, r1
 8003208:	4b0d      	ldr	r3, [pc, #52]	; (8003240 <UART_SetConfig+0x4e4>)
 800320a:	fba3 1302 	umull	r1, r3, r3, r2
 800320e:	095b      	lsrs	r3, r3, #5
 8003210:	2164      	movs	r1, #100	; 0x64
 8003212:	fb01 f303 	mul.w	r3, r1, r3
 8003216:	1ad3      	subs	r3, r2, r3
 8003218:	011b      	lsls	r3, r3, #4
 800321a:	3332      	adds	r3, #50	; 0x32
 800321c:	4a08      	ldr	r2, [pc, #32]	; (8003240 <UART_SetConfig+0x4e4>)
 800321e:	fba2 2303 	umull	r2, r3, r2, r3
 8003222:	095b      	lsrs	r3, r3, #5
 8003224:	f003 020f 	and.w	r2, r3, #15
 8003228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4422      	add	r2, r4
 8003230:	609a      	str	r2, [r3, #8]
}
 8003232:	bf00      	nop
 8003234:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003238:	46bd      	mov	sp, r7
 800323a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800323e:	bf00      	nop
 8003240:	51eb851f 	.word	0x51eb851f

08003244 <HW_HX711_Init>:
 * @brief   Chip HX711 Init
 * @details GPIO init. Set gain. Set tare
 * @return 	void
 */
void HW_HX711_Init(void)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	af00      	add	r7, sp, #0
    HX711_init_port();
 8003248:	f000 f964 	bl	8003514 <HX711_init_port>

	HX711_set_scale(HX711_SCALE_GR);
 800324c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003250:	f000 f898 	bl	8003384 <HX711_set_scale>
	HX711_set_gain(eGAIN_128);
 8003254:	2001      	movs	r0, #1
 8003256:	f000 f809 	bl	800326c <HX711_set_gain>
	HX711_set_offset(HX711_REAL_OFFSET);
 800325a:	f240 2049 	movw	r0, #585	; 0x249
 800325e:	f04f 0100 	mov.w	r1, #0
 8003262:	f000 f87d 	bl	8003360 <HX711_set_offset>
}
 8003266:	bf00      	nop
 8003268:	bd80      	pop	{r7, pc}
	...

0800326c <HX711_set_gain>:
 * 			Depending on the parameter, the channel is also set to either A or B
 * @param 	HX711_GAIN gain
 * @return 	void
 */
void HX711_set_gain(HX711_GAIN gain)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b082      	sub	sp, #8
 8003270:	af00      	add	r7, sp, #0
 8003272:	4603      	mov	r3, r0
 8003274:	71fb      	strb	r3, [r7, #7]
	Gain = gain;
 8003276:	4a04      	ldr	r2, [pc, #16]	; (8003288 <HX711_set_gain+0x1c>)
 8003278:	79fb      	ldrb	r3, [r7, #7]
 800327a:	7013      	strb	r3, [r2, #0]
	HX711_read();		// It's necessary doing a reading to set the gain
 800327c:	f000 f8a0 	bl	80033c0 <HX711_read>
}
 8003280:	bf00      	nop
 8003282:	3708      	adds	r7, #8
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}
 8003288:	20000094 	.word	0x20000094

0800328c <HX711_get_value>:
 * @details Times = how many readings to do
 * @param   uint8_t times
 * @return 	Read_average() - OFFSET
 */
double HX711_get_value(uint8_t times)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b086      	sub	sp, #24
 8003290:	af00      	add	r7, sp, #0
 8003292:	4603      	mov	r3, r0
 8003294:	71fb      	strb	r3, [r7, #7]
	double avg = 0, returnValue = 0;
 8003296:	f04f 0200 	mov.w	r2, #0
 800329a:	f04f 0300 	mov.w	r3, #0
 800329e:	e9c7 2302 	strd	r2, r3, [r7, #8]
 80032a2:	f04f 0200 	mov.w	r2, #0
 80032a6:	f04f 0300 	mov.w	r3, #0
 80032aa:	e9c7 2304 	strd	r2, r3, [r7, #16]

	avg = HX711_read_average(times);
 80032ae:	79fb      	ldrb	r3, [r7, #7]
 80032b0:	4618      	mov	r0, r3
 80032b2:	f000 f8f1 	bl	8003498 <HX711_read_average>
 80032b6:	ed87 0b02 	vstr	d0, [r7, #8]

	if(avg > Offset)
 80032ba:	4b16      	ldr	r3, [pc, #88]	; (8003314 <HX711_get_value+0x88>)
 80032bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032c0:	4610      	mov	r0, r2
 80032c2:	4619      	mov	r1, r3
 80032c4:	f7fd f920 	bl	8000508 <__aeabi_ul2d>
 80032c8:	4602      	mov	r2, r0
 80032ca:	460b      	mov	r3, r1
 80032cc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80032d0:	f7fd fbe0 	bl	8000a94 <__aeabi_dcmpgt>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d010      	beq.n	80032fc <HX711_get_value+0x70>
		returnValue = avg - Offset;
 80032da:	4b0e      	ldr	r3, [pc, #56]	; (8003314 <HX711_get_value+0x88>)
 80032dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032e0:	4610      	mov	r0, r2
 80032e2:	4619      	mov	r1, r3
 80032e4:	f7fd f910 	bl	8000508 <__aeabi_ul2d>
 80032e8:	4602      	mov	r2, r0
 80032ea:	460b      	mov	r3, r1
 80032ec:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80032f0:	f7fc ff88 	bl	8000204 <__aeabi_dsub>
 80032f4:	4602      	mov	r2, r0
 80032f6:	460b      	mov	r3, r1
 80032f8:	e9c7 2304 	strd	r2, r3, [r7, #16]

	return returnValue;
 80032fc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003300:	ec43 2b17 	vmov	d7, r2, r3
}
 8003304:	eeb0 0a47 	vmov.f32	s0, s14
 8003308:	eef0 0a67 	vmov.f32	s1, s15
 800330c:	3718      	adds	r7, #24
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	20000098 	.word	0x20000098

08003318 <HX711_get_units>:
 * @details Times = how many readings to do
 * @param   uint8_t times
 * @return 	Value divided by scale
 */
double HX711_get_units(uint8_t times)
{
 8003318:	b5b0      	push	{r4, r5, r7, lr}
 800331a:	b082      	sub	sp, #8
 800331c:	af00      	add	r7, sp, #0
 800331e:	4603      	mov	r3, r0
 8003320:	71fb      	strb	r3, [r7, #7]
	return HX711_get_value(times) / Scale;
 8003322:	79fb      	ldrb	r3, [r7, #7]
 8003324:	4618      	mov	r0, r3
 8003326:	f7ff ffb1 	bl	800328c <HX711_get_value>
 800332a:	ec55 4b10 	vmov	r4, r5, d0
 800332e:	4b0b      	ldr	r3, [pc, #44]	; (800335c <HX711_get_units+0x44>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4618      	mov	r0, r3
 8003334:	f7fd f8c6 	bl	80004c4 <__aeabi_f2d>
 8003338:	4602      	mov	r2, r0
 800333a:	460b      	mov	r3, r1
 800333c:	4620      	mov	r0, r4
 800333e:	4629      	mov	r1, r5
 8003340:	f7fd fa42 	bl	80007c8 <__aeabi_ddiv>
 8003344:	4602      	mov	r2, r0
 8003346:	460b      	mov	r3, r1
 8003348:	ec43 2b17 	vmov	d7, r2, r3
}
 800334c:	eeb0 0a47 	vmov.f32	s0, s14
 8003350:	eef0 0a67 	vmov.f32	s1, s15
 8003354:	3708      	adds	r7, #8
 8003356:	46bd      	mov	sp, r7
 8003358:	bdb0      	pop	{r4, r5, r7, pc}
 800335a:	bf00      	nop
 800335c:	200000a0 	.word	0x200000a0

08003360 <HX711_set_offset>:
 * @brief   Set new offset
 * @details Set the value that's subtracted from the actual reading (tare weight)
 * @param   uint64_t offset
 */
void HX711_set_offset(uint64_t offset)
 {
 8003360:	b480      	push	{r7}
 8003362:	b083      	sub	sp, #12
 8003364:	af00      	add	r7, sp, #0
 8003366:	e9c7 0100 	strd	r0, r1, [r7]
	Offset = offset;
 800336a:	4905      	ldr	r1, [pc, #20]	; (8003380 <HX711_set_offset+0x20>)
 800336c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003370:	e9c1 2300 	strd	r2, r3, [r1]
}
 8003374:	bf00      	nop
 8003376:	370c      	adds	r7, #12
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr
 8003380:	20000098 	.word	0x20000098

08003384 <HX711_set_scale>:
 * @brief   Set new scale value
 * @details This value is used to convert the raw data to "human readable" data (measure units)
 * @param   float scale
 */
void HX711_set_scale(float scale )
{
 8003384:	b480      	push	{r7}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	ed87 0a01 	vstr	s0, [r7, #4]
	Scale = scale;
 800338e:	4a04      	ldr	r2, [pc, #16]	; (80033a0 <HX711_set_scale+0x1c>)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6013      	str	r3, [r2, #0]
}
 8003394:	bf00      	nop
 8003396:	370c      	adds	r7, #12
 8003398:	46bd      	mov	sp, r7
 800339a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339e:	4770      	bx	lr
 80033a0:	200000a0 	.word	0x200000a0

080033a4 <HX711_is_ready>:
 * @details When output data is not ready for retrieval, digital output pin DOUT is high.
 * 			Serial clock should be low. When DOUT goes to low, it indicates data is ready for retrieval.
 * @return 	True if chip is ready, false if not.
 */
static bool_t HX711_is_ready()
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	af00      	add	r7, sp, #0
	HX711_CLK_set_low();
 80033a8:	f000 f8f0 	bl	800358c <HX711_CLK_set_low>

	if(HX711_get_level())
 80033ac:	f000 f906 	bl	80035bc <HX711_get_level>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d001      	beq.n	80033ba <HX711_is_ready+0x16>
		return false;
 80033b6:	2300      	movs	r3, #0
 80033b8:	e000      	b.n	80033bc <HX711_is_ready+0x18>
	else
		return true;
 80033ba:	2301      	movs	r3, #1
}
 80033bc:	4618      	mov	r0, r3
 80033be:	bd80      	pop	{r7, pc}

080033c0 <HX711_read>:
 * @brief   Get weight
 * @details Waits for the chip to be ready and returns a reading
 * @return 	Weight readed
 */
static uint64_t HX711_read()
{
 80033c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80033c4:	b084      	sub	sp, #16
 80033c6:	af00      	add	r7, sp, #0
	uint64_t value = 0;
 80033c8:	f04f 0200 	mov.w	r2, #0
 80033cc:	f04f 0300 	mov.w	r3, #0
 80033d0:	e9c7 2302 	strd	r2, r3, [r7, #8]
	uint32_t i = 0;
 80033d4:	2300      	movs	r3, #0
 80033d6:	607b      	str	r3, [r7, #4]

	HX711_CLK_set_low();
 80033d8:	f000 f8d8 	bl	800358c <HX711_CLK_set_low>

	// Wait for GPIO DATA low level
	while (!HX711_is_ready())	// todo: que no sea bloqueante
 80033dc:	e002      	b.n	80033e4 <HX711_read+0x24>
	{
		HW711_msDelay(WAIT_FOR_READY_DELAY);
 80033de:	200a      	movs	r0, #10
 80033e0:	f000 f905 	bl	80035ee <HW711_msDelay>
	while (!HX711_is_ready())	// todo: que no sea bloqueante
 80033e4:	f7ff ffde 	bl	80033a4 <HX711_is_ready>
 80033e8:	4603      	mov	r3, r0
 80033ea:	f083 0301 	eor.w	r3, r3, #1
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d1f4      	bne.n	80033de <HX711_read+0x1e>
	}

	HX711_interrupts_disable();	// Enter critical section
 80033f4:	f000 f90f 	bl	8003616 <HX711_interrupts_disable>

	for( i = 0; i < HX711_ADC_PRECISION ; i++)
 80033f8:	2300      	movs	r3, #0
 80033fa:	607b      	str	r3, [r7, #4]
 80033fc:	e020      	b.n	8003440 <HX711_read+0x80>
	{
		HX711_CLK_set_high();
 80033fe:	f000 f8d1 	bl	80035a4 <HX711_CLK_set_high>
		HW711_delay(CLOCK_DELAY_US);
 8003402:	2014      	movs	r0, #20
 8003404:	f000 f8e6 	bl	80035d4 <HW711_delay>
        value = value << 1;
 8003408:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800340c:	1894      	adds	r4, r2, r2
 800340e:	eb43 0503 	adc.w	r5, r3, r3
 8003412:	e9c7 4502 	strd	r4, r5, [r7, #8]
		HX711_CLK_set_low();
 8003416:	f000 f8b9 	bl	800358c <HX711_CLK_set_low>
        HW711_delay(CLOCK_DELAY_US);
 800341a:	2014      	movs	r0, #20
 800341c:	f000 f8da 	bl	80035d4 <HW711_delay>

        if(HX711_get_level())
 8003420:	f000 f8cc 	bl	80035bc <HX711_get_level>
 8003424:	4603      	mov	r3, r0
 8003426:	2b00      	cmp	r3, #0
 8003428:	d007      	beq.n	800343a <HX711_read+0x7a>
        	value++;
 800342a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800342e:	f112 0801 	adds.w	r8, r2, #1
 8003432:	f143 0900 	adc.w	r9, r3, #0
 8003436:	e9c7 8902 	strd	r8, r9, [r7, #8]
	for( i = 0; i < HX711_ADC_PRECISION ; i++)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	3301      	adds	r3, #1
 800343e:	607b      	str	r3, [r7, #4]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2b17      	cmp	r3, #23
 8003444:	d9db      	bls.n	80033fe <HX711_read+0x3e>
	}

	// Set the channel and the gain factor for the next reading using the clock pin
	for ( i = 0; i < Gain; i++)
 8003446:	2300      	movs	r3, #0
 8003448:	607b      	str	r3, [r7, #4]
 800344a:	e00c      	b.n	8003466 <HX711_read+0xa6>
	{
		HX711_CLK_set_high();
 800344c:	f000 f8aa 	bl	80035a4 <HX711_CLK_set_high>
		HW711_delay(CLOCK_DELAY_US);
 8003450:	2014      	movs	r0, #20
 8003452:	f000 f8bf 	bl	80035d4 <HW711_delay>
		HX711_CLK_set_low();
 8003456:	f000 f899 	bl	800358c <HX711_CLK_set_low>
		HW711_delay(CLOCK_DELAY_US);
 800345a:	2014      	movs	r0, #20
 800345c:	f000 f8ba 	bl	80035d4 <HW711_delay>
	for ( i = 0; i < Gain; i++)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	3301      	adds	r3, #1
 8003464:	607b      	str	r3, [r7, #4]
 8003466:	4b0b      	ldr	r3, [pc, #44]	; (8003494 <HX711_read+0xd4>)
 8003468:	781b      	ldrb	r3, [r3, #0]
 800346a:	461a      	mov	r2, r3
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	4293      	cmp	r3, r2
 8003470:	d3ec      	bcc.n	800344c <HX711_read+0x8c>
	}

	HX711_interrupts_enable();	// Exit critical section
 8003472:	f000 f8c9 	bl	8003608 <HX711_interrupts_enable>

	//DEBUGOUT(TAG, "Value: %llu", value);	//TODO

	value =value^0x800000;
 8003476:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800347a:	f482 0a00 	eor.w	sl, r2, #8388608	; 0x800000
 800347e:	469b      	mov	fp, r3
 8003480:	e9c7 ab02 	strd	sl, fp, [r7, #8]

	return (value);
 8003484:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 8003488:	4610      	mov	r0, r2
 800348a:	4619      	mov	r1, r3
 800348c:	3710      	adds	r7, #16
 800348e:	46bd      	mov	sp, r7
 8003490:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003494:	20000094 	.word	0x20000094

08003498 <HX711_read_average>:
 * @details Times = how many readings to do
 * @param   uint8_t times
 * @return 	Average reading
 */
static double  HX711_read_average(uint8_t times)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b086      	sub	sp, #24
 800349c:	af00      	add	r7, sp, #0
 800349e:	4603      	mov	r3, r0
 80034a0:	71fb      	strb	r3, [r7, #7]
	double sum = 0;
 80034a2:	f04f 0200 	mov.w	r2, #0
 80034a6:	f04f 0300 	mov.w	r3, #0
 80034aa:	e9c7 2304 	strd	r2, r3, [r7, #16]
	uint8_t i = 0;
 80034ae:	2300      	movs	r3, #0
 80034b0:	73fb      	strb	r3, [r7, #15]

	//DEBUGOUT(TAG, "Read Average Start"); //TODO

	for (i = 0; i < times; i++)
 80034b2:	2300      	movs	r3, #0
 80034b4:	73fb      	strb	r3, [r7, #15]
 80034b6:	e014      	b.n	80034e2 <HX711_read_average+0x4a>
	{
		sum += HX711_read();
 80034b8:	f7ff ff82 	bl	80033c0 <HX711_read>
 80034bc:	4602      	mov	r2, r0
 80034be:	460b      	mov	r3, r1
 80034c0:	4610      	mov	r0, r2
 80034c2:	4619      	mov	r1, r3
 80034c4:	f7fd f820 	bl	8000508 <__aeabi_ul2d>
 80034c8:	4602      	mov	r2, r0
 80034ca:	460b      	mov	r3, r1
 80034cc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80034d0:	f7fc fe9a 	bl	8000208 <__adddf3>
 80034d4:	4602      	mov	r2, r0
 80034d6:	460b      	mov	r3, r1
 80034d8:	e9c7 2304 	strd	r2, r3, [r7, #16]
	for (i = 0; i < times; i++)
 80034dc:	7bfb      	ldrb	r3, [r7, #15]
 80034de:	3301      	adds	r3, #1
 80034e0:	73fb      	strb	r3, [r7, #15]
 80034e2:	7bfa      	ldrb	r2, [r7, #15]
 80034e4:	79fb      	ldrb	r3, [r7, #7]
 80034e6:	429a      	cmp	r2, r3
 80034e8:	d3e6      	bcc.n	80034b8 <HX711_read_average+0x20>
	}

	//DEBUGOUT(TAG, "Read Average End : %lf",(sum / times));	//TODO

	return sum / times;
 80034ea:	79fb      	ldrb	r3, [r7, #7]
 80034ec:	4618      	mov	r0, r3
 80034ee:	f7fc ffd7 	bl	80004a0 <__aeabi_i2d>
 80034f2:	4602      	mov	r2, r0
 80034f4:	460b      	mov	r3, r1
 80034f6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80034fa:	f7fd f965 	bl	80007c8 <__aeabi_ddiv>
 80034fe:	4602      	mov	r2, r0
 8003500:	460b      	mov	r3, r1
 8003502:	ec43 2b17 	vmov	d7, r2, r3
}
 8003506:	eeb0 0a47 	vmov.f32	s0, s14
 800350a:	eef0 0a67 	vmov.f32	s1, s15
 800350e:	3718      	adds	r7, #24
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}

08003514 <HX711_init_port>:
 * @brief   Chip HX711 Init
 * @details GPIO init.
 * @return 	none
 */
void HX711_init_port(void)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b086      	sub	sp, #24
 8003518:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef gpioConfig;

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800351a:	2300      	movs	r3, #0
 800351c:	603b      	str	r3, [r7, #0]
 800351e:	4b19      	ldr	r3, [pc, #100]	; (8003584 <HX711_init_port+0x70>)
 8003520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003522:	4a18      	ldr	r2, [pc, #96]	; (8003584 <HX711_init_port+0x70>)
 8003524:	f043 0308 	orr.w	r3, r3, #8
 8003528:	6313      	str	r3, [r2, #48]	; 0x30
 800352a:	4b16      	ldr	r3, [pc, #88]	; (8003584 <HX711_init_port+0x70>)
 800352c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800352e:	f003 0308 	and.w	r3, r3, #8
 8003532:	603b      	str	r3, [r7, #0]
 8003534:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(HX711_CLK_GPIO_Port, HX711_CLK, GPIO_PIN_RESET);
 8003536:	2200      	movs	r2, #0
 8003538:	2140      	movs	r1, #64	; 0x40
 800353a:	4813      	ldr	r0, [pc, #76]	; (8003588 <HX711_init_port+0x74>)
 800353c:	f7fe fa0c 	bl	8001958 <HAL_GPIO_WritePin>


	gpioConfig.Pin = HX711_DATA;
 8003540:	2380      	movs	r3, #128	; 0x80
 8003542:	607b      	str	r3, [r7, #4]
	gpioConfig.Mode = GPIO_MODE_INPUT;
 8003544:	2300      	movs	r3, #0
 8003546:	60bb      	str	r3, [r7, #8]
	gpioConfig.Pull = GPIO_NOPULL;
 8003548:	2300      	movs	r3, #0
 800354a:	60fb      	str	r3, [r7, #12]
	gpioConfig.Speed = GPIO_SPEED_FREQ_LOW;
 800354c:	2300      	movs	r3, #0
 800354e:	613b      	str	r3, [r7, #16]

	HAL_GPIO_Init(HX711_DATA_GPIO_Port, &gpioConfig);
 8003550:	1d3b      	adds	r3, r7, #4
 8003552:	4619      	mov	r1, r3
 8003554:	480c      	ldr	r0, [pc, #48]	; (8003588 <HX711_init_port+0x74>)
 8003556:	f7fe f83b 	bl	80015d0 <HAL_GPIO_Init>

	gpioConfig.Pin = HX711_CLK;
 800355a:	2340      	movs	r3, #64	; 0x40
 800355c:	607b      	str	r3, [r7, #4]
	gpioConfig.Mode = GPIO_MODE_OUTPUT_PP;
 800355e:	2301      	movs	r3, #1
 8003560:	60bb      	str	r3, [r7, #8]
	gpioConfig.Pull = GPIO_NOPULL;
 8003562:	2300      	movs	r3, #0
 8003564:	60fb      	str	r3, [r7, #12]
	gpioConfig.Speed = GPIO_SPEED_FREQ_LOW;
 8003566:	2300      	movs	r3, #0
 8003568:	613b      	str	r3, [r7, #16]

	HAL_GPIO_Init(HX711_CLK_GPIO_Port, &gpioConfig);
 800356a:	1d3b      	adds	r3, r7, #4
 800356c:	4619      	mov	r1, r3
 800356e:	4806      	ldr	r0, [pc, #24]	; (8003588 <HX711_init_port+0x74>)
 8003570:	f7fe f82e 	bl	80015d0 <HAL_GPIO_Init>

	usTimerInit();
 8003574:	f000 f856 	bl	8003624 <usTimerInit>
	usTimerStart();
 8003578:	f000 f862 	bl	8003640 <usTimerStart>
}
 800357c:	bf00      	nop
 800357e:	3718      	adds	r7, #24
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}
 8003584:	40023800 	.word	0x40023800
 8003588:	40020c00 	.word	0x40020c00

0800358c <HX711_CLK_set_low>:
/**
 * @brief   Set CLK GPIO in low level
 * @return 	none
 */
void HX711_CLK_set_low(void)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin (HX711_CLK_GPIO_Port, HX711_CLK, GPIO_PIN_RESET);
 8003590:	2200      	movs	r2, #0
 8003592:	2140      	movs	r1, #64	; 0x40
 8003594:	4802      	ldr	r0, [pc, #8]	; (80035a0 <HX711_CLK_set_low+0x14>)
 8003596:	f7fe f9df 	bl	8001958 <HAL_GPIO_WritePin>
}
 800359a:	bf00      	nop
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	40020c00 	.word	0x40020c00

080035a4 <HX711_CLK_set_high>:
/**
 * @brief   Set CLK GPIO in high level
 * @return 	none
 */
void HX711_CLK_set_high(void)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin (HX711_CLK_GPIO_Port, HX711_CLK, GPIO_PIN_SET);
 80035a8:	2201      	movs	r2, #1
 80035aa:	2140      	movs	r1, #64	; 0x40
 80035ac:	4802      	ldr	r0, [pc, #8]	; (80035b8 <HX711_CLK_set_high+0x14>)
 80035ae:	f7fe f9d3 	bl	8001958 <HAL_GPIO_WritePin>
}
 80035b2:	bf00      	nop
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	bf00      	nop
 80035b8:	40020c00 	.word	0x40020c00

080035bc <HX711_get_level>:
/**
 * @brief   Get DATA GPIO level
 * @return 	uint8_t Data pin level
 */
uint8_t HX711_get_level(void)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin (HX711_DATA_GPIO_Port, HX711_DATA);
 80035c0:	2180      	movs	r1, #128	; 0x80
 80035c2:	4803      	ldr	r0, [pc, #12]	; (80035d0 <HX711_get_level+0x14>)
 80035c4:	f7fe f9b0 	bl	8001928 <HAL_GPIO_ReadPin>
 80035c8:	4603      	mov	r3, r0

}
 80035ca:	4618      	mov	r0, r3
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	40020c00 	.word	0x40020c00

080035d4 <HW711_delay>:
 * @brief   HX711 delay
 * @param   uint32_t delay [us]
 * @return 	none
 */
void HW711_delay(uint16_t delay)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
 80035da:	4603      	mov	r3, r0
 80035dc:	80fb      	strh	r3, [r7, #6]
	//HAL_Delay(delay);
	usTimerDelay(delay);
 80035de:	88fb      	ldrh	r3, [r7, #6]
 80035e0:	4618      	mov	r0, r3
 80035e2:	f000 f833 	bl	800364c <usTimerDelay>
}
 80035e6:	bf00      	nop
 80035e8:	3708      	adds	r7, #8
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}

080035ee <HW711_msDelay>:


void HW711_msDelay(uint16_t delay)
{
 80035ee:	b580      	push	{r7, lr}
 80035f0:	b082      	sub	sp, #8
 80035f2:	af00      	add	r7, sp, #0
 80035f4:	4603      	mov	r3, r0
 80035f6:	80fb      	strh	r3, [r7, #6]
	msTimerDelay(delay);
 80035f8:	88fb      	ldrh	r3, [r7, #6]
 80035fa:	4618      	mov	r0, r3
 80035fc:	f000 f833 	bl	8003666 <msTimerDelay>
}
 8003600:	bf00      	nop
 8003602:	3708      	adds	r7, #8
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}

08003608 <HX711_interrupts_enable>:
/**
 * @brief   Disable interruptions
 * @return 	none
 */
void HX711_interrupts_enable(void)
{
 8003608:	b480      	push	{r7}
 800360a:	af00      	add	r7, sp, #0
	//portENABLE_INTERRUPTS();
}
 800360c:	bf00      	nop
 800360e:	46bd      	mov	sp, r7
 8003610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003614:	4770      	bx	lr

08003616 <HX711_interrupts_disable>:
/**
 * @brief   Enable interruptions
 * @return 	none
 */
void HX711_interrupts_disable(void)
{
 8003616:	b480      	push	{r7}
 8003618:	af00      	add	r7, sp, #0
	//portDISABLE_INTERRUPTS();
}
 800361a:	bf00      	nop
 800361c:	46bd      	mov	sp, r7
 800361e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003622:	4770      	bx	lr

08003624 <usTimerInit>:
#include "hw_timer_us_port.h"

static void Error_Handler(void);

void usTimerInit(void)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	af00      	add	r7, sp, #0
	if(usTimerInit_port() != true)
 8003628:	f000 f82e 	bl	8003688 <usTimerInit_port>
 800362c:	4603      	mov	r3, r0
 800362e:	f083 0301 	eor.w	r3, r3, #1
 8003632:	b2db      	uxtb	r3, r3
 8003634:	2b00      	cmp	r3, #0
 8003636:	d001      	beq.n	800363c <usTimerInit+0x18>
		Error_Handler();
 8003638:	f000 f822 	bl	8003680 <Error_Handler>
}
 800363c:	bf00      	nop
 800363e:	bd80      	pop	{r7, pc}

08003640 <usTimerStart>:

void usTimerStart(void)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	af00      	add	r7, sp, #0
	usTimerStart_port();
 8003644:	f000 f874 	bl	8003730 <usTimerStart_port>
}
 8003648:	bf00      	nop
 800364a:	bd80      	pop	{r7, pc}

0800364c <usTimerDelay>:
{
	usTimerStop_port();
}

void usTimerDelay(uint16_t delay_us)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b082      	sub	sp, #8
 8003650:	af00      	add	r7, sp, #0
 8003652:	4603      	mov	r3, r0
 8003654:	80fb      	strh	r3, [r7, #6]
	usTimerDelay_port(delay_us);
 8003656:	88fb      	ldrh	r3, [r7, #6]
 8003658:	4618      	mov	r0, r3
 800365a:	f000 f87d 	bl	8003758 <usTimerDelay_port>
}
 800365e:	bf00      	nop
 8003660:	3708      	adds	r7, #8
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}

08003666 <msTimerDelay>:

void msTimerDelay(uint16_t delay_us)
{
 8003666:	b580      	push	{r7, lr}
 8003668:	b082      	sub	sp, #8
 800366a:	af00      	add	r7, sp, #0
 800366c:	4603      	mov	r3, r0
 800366e:	80fb      	strh	r3, [r7, #6]
	msTimerDelay_port(delay_us);
 8003670:	88fb      	ldrh	r3, [r7, #6]
 8003672:	4618      	mov	r0, r3
 8003674:	f000 f898 	bl	80037a8 <msTimerDelay_port>
}
 8003678:	bf00      	nop
 800367a:	3708      	adds	r7, #8
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}

08003680 <Error_Handler>:
 * @brief  This function is executed in case of error occurrence.
 * @param  None
 * @retval None
 */
static void Error_Handler(void)
{
 8003680:	b480      	push	{r7}
 8003682:	af00      	add	r7, sp, #0
	while (1);
 8003684:	e7fe      	b.n	8003684 <Error_Handler+0x4>
	...

08003688 <usTimerInit_port>:

static void Error_Handler(void);


bool_t usTimerInit_port(void)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b088      	sub	sp, #32
 800368c:	af00      	add	r7, sp, #0
	bool_t returnValue = false;
 800368e:	2300      	movs	r3, #0
 8003690:	77fb      	strb	r3, [r7, #31]


	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003692:	f107 030c 	add.w	r3, r7, #12
 8003696:	2200      	movs	r2, #0
 8003698:	601a      	str	r2, [r3, #0]
 800369a:	605a      	str	r2, [r3, #4]
 800369c:	609a      	str	r2, [r3, #8]
 800369e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036a0:	1d3b      	adds	r3, r7, #4
 80036a2:	2200      	movs	r2, #0
 80036a4:	601a      	str	r2, [r3, #0]
 80036a6:	605a      	str	r2, [r3, #4]

	htim1.Instance = TIM1;
 80036a8:	4b1f      	ldr	r3, [pc, #124]	; (8003728 <usTimerInit_port+0xa0>)
 80036aa:	4a20      	ldr	r2, [pc, #128]	; (800372c <usTimerInit_port+0xa4>)
 80036ac:	601a      	str	r2, [r3, #0]

	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036ae:	4b1e      	ldr	r3, [pc, #120]	; (8003728 <usTimerInit_port+0xa0>)
 80036b0:	2200      	movs	r2, #0
 80036b2:	619a      	str	r2, [r3, #24]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80036b4:	4b1c      	ldr	r3, [pc, #112]	; (8003728 <usTimerInit_port+0xa0>)
 80036b6:	2200      	movs	r2, #0
 80036b8:	611a      	str	r2, [r3, #16]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036ba:	4b1b      	ldr	r3, [pc, #108]	; (8003728 <usTimerInit_port+0xa0>)
 80036bc:	2200      	movs	r2, #0
 80036be:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 65535;
 80036c0:	4b19      	ldr	r3, [pc, #100]	; (8003728 <usTimerInit_port+0xa0>)
 80036c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80036c6:	60da      	str	r2, [r3, #12]
	htim1.Init.Prescaler = 168;
 80036c8:	4b17      	ldr	r3, [pc, #92]	; (8003728 <usTimerInit_port+0xa0>)
 80036ca:	22a8      	movs	r2, #168	; 0xa8
 80036cc:	605a      	str	r2, [r3, #4]
	htim1.Init.RepetitionCounter = 0;
 80036ce:	4b16      	ldr	r3, [pc, #88]	; (8003728 <usTimerInit_port+0xa0>)
 80036d0:	2200      	movs	r2, #0
 80036d2:	615a      	str	r2, [r3, #20]


	if (HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80036d4:	4814      	ldr	r0, [pc, #80]	; (8003728 <usTimerInit_port+0xa0>)
 80036d6:	f7fe febd 	bl	8002454 <HAL_TIM_Base_Init>
 80036da:	4603      	mov	r3, r0
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d101      	bne.n	80036e4 <usTimerInit_port+0x5c>
	{
		returnValue = true;
 80036e0:	2301      	movs	r3, #1
 80036e2:	77fb      	strb	r3, [r7, #31]
	}

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80036e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80036e8:	60fb      	str	r3, [r7, #12]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) == HAL_OK)
 80036ea:	f107 030c 	add.w	r3, r7, #12
 80036ee:	4619      	mov	r1, r3
 80036f0:	480d      	ldr	r0, [pc, #52]	; (8003728 <usTimerInit_port+0xa0>)
 80036f2:	f7fe ff67 	bl	80025c4 <HAL_TIM_ConfigClockSource>
 80036f6:	4603      	mov	r3, r0
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d101      	bne.n	8003700 <usTimerInit_port+0x78>
	{
		returnValue = true;
 80036fc:	2301      	movs	r3, #1
 80036fe:	77fb      	strb	r3, [r7, #31]
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003700:	2300      	movs	r3, #0
 8003702:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003704:	2300      	movs	r3, #0
 8003706:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) == HAL_OK)
 8003708:	1d3b      	adds	r3, r7, #4
 800370a:	4619      	mov	r1, r3
 800370c:	4806      	ldr	r0, [pc, #24]	; (8003728 <usTimerInit_port+0xa0>)
 800370e:	f7ff f95b 	bl	80029c8 <HAL_TIMEx_MasterConfigSynchronization>
 8003712:	4603      	mov	r3, r0
 8003714:	2b00      	cmp	r3, #0
 8003716:	d101      	bne.n	800371c <usTimerInit_port+0x94>
	{
		returnValue = true;
 8003718:	2301      	movs	r3, #1
 800371a:	77fb      	strb	r3, [r7, #31]

	}

	return returnValue;
 800371c:	7ffb      	ldrb	r3, [r7, #31]
}
 800371e:	4618      	mov	r0, r3
 8003720:	3720      	adds	r7, #32
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	200000a4 	.word	0x200000a4
 800372c:	40010000 	.word	0x40010000

08003730 <usTimerStart_port>:

bool_t usTimerStart_port(void)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b082      	sub	sp, #8
 8003734:	af00      	add	r7, sp, #0
	bool_t returnValue = false;
 8003736:	2300      	movs	r3, #0
 8003738:	71fb      	strb	r3, [r7, #7]

	if(HAL_TIM_Base_Start(&htim1) == HAL_OK)
 800373a:	4806      	ldr	r0, [pc, #24]	; (8003754 <usTimerStart_port+0x24>)
 800373c:	f7fe feda 	bl	80024f4 <HAL_TIM_Base_Start>
 8003740:	4603      	mov	r3, r0
 8003742:	2b00      	cmp	r3, #0
 8003744:	d101      	bne.n	800374a <usTimerStart_port+0x1a>
	{
		returnValue = true;
 8003746:	2301      	movs	r3, #1
 8003748:	71fb      	strb	r3, [r7, #7]
	}

	return returnValue;
 800374a:	79fb      	ldrb	r3, [r7, #7]
}
 800374c:	4618      	mov	r0, r3
 800374e:	3708      	adds	r7, #8
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}
 8003754:	200000a4 	.word	0x200000a4

08003758 <usTimerDelay_port>:
{
	HAL_TIM_Base_Stop(&htim1);
}

void usTimerDelay_port(uint16_t delay_us)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b084      	sub	sp, #16
 800375c:	af00      	add	r7, sp, #0
 800375e:	4603      	mov	r3, r0
 8003760:	80fb      	strh	r3, [r7, #6]
	uint32_t timeout = 0;
 8003762:	2300      	movs	r3, #0
 8003764:	60fb      	str	r3, [r7, #12]

	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8003766:	4b0e      	ldr	r3, [pc, #56]	; (80037a0 <usTimerDelay_port+0x48>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	2200      	movs	r2, #0
 800376c:	625a      	str	r2, [r3, #36]	; 0x24

	while((__HAL_TIM_GET_COUNTER(&htim1) < delay_us) && timeout < MAX_TIMEOUT)
 800376e:	e002      	b.n	8003776 <usTimerDelay_port+0x1e>
	{
		timeout++;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	3301      	adds	r3, #1
 8003774:	60fb      	str	r3, [r7, #12]
	while((__HAL_TIM_GET_COUNTER(&htim1) < delay_us) && timeout < MAX_TIMEOUT)
 8003776:	4b0a      	ldr	r3, [pc, #40]	; (80037a0 <usTimerDelay_port+0x48>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800377c:	88fb      	ldrh	r3, [r7, #6]
 800377e:	429a      	cmp	r2, r3
 8003780:	d203      	bcs.n	800378a <usTimerDelay_port+0x32>
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	4a07      	ldr	r2, [pc, #28]	; (80037a4 <usTimerDelay_port+0x4c>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d9f2      	bls.n	8003770 <usTimerDelay_port+0x18>
	}

	if(timeout >= MAX_TIMEOUT)
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	4a05      	ldr	r2, [pc, #20]	; (80037a4 <usTimerDelay_port+0x4c>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d901      	bls.n	8003796 <usTimerDelay_port+0x3e>
		Error_Handler();
 8003792:	f000 f816 	bl	80037c2 <Error_Handler>
}
 8003796:	bf00      	nop
 8003798:	3710      	adds	r7, #16
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}
 800379e:	bf00      	nop
 80037a0:	200000a4 	.word	0x200000a4
 80037a4:	0001869f 	.word	0x0001869f

080037a8 <msTimerDelay_port>:

void msTimerDelay_port(uint16_t delay_us)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b082      	sub	sp, #8
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	4603      	mov	r3, r0
 80037b0:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(delay_us);
 80037b2:	88fb      	ldrh	r3, [r7, #6]
 80037b4:	4618      	mov	r0, r3
 80037b6:	f7fd fdd5 	bl	8001364 <HAL_Delay>
}
 80037ba:	bf00      	nop
 80037bc:	3708      	adds	r7, #8
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}

080037c2 <Error_Handler>:

static void Error_Handler(void)
{
 80037c2:	b480      	push	{r7}
 80037c4:	af00      	add	r7, sp, #0
	while (1);
 80037c6:	e7fe      	b.n	80037c6 <Error_Handler+0x4>

080037c8 <main>:
 * @brief  Main program
 * @param  None
 * @retval None
 */
int main(void)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b086      	sub	sp, #24
 80037cc:	af00      	add	r7, sp, #0
	FSM_State_t state = IDLE;
 80037ce:	2300      	movs	r3, #0
 80037d0:	75fb      	strb	r3, [r7, #23]
	double reservoirWeight = 0;
 80037d2:	f04f 0200 	mov.w	r2, #0
 80037d6:	f04f 0300 	mov.w	r3, #0
 80037da:	e9c7 2302 	strd	r2, r3, [r7, #8]
	bool_t erogationButton = false;
 80037de:	2300      	movs	r3, #0
 80037e0:	71fb      	strb	r3, [r7, #7]
         duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and 
         handled in milliseconds basis.
       - Set NVIC Group Priority to 4
       - Low Level Initialization
	 */
	HAL_Init();
 80037e2:	f7fd fd53 	bl	800128c <HAL_Init>

	/* Configure the system clock to 180 MHz */
	SystemClock_Config();
 80037e6:	f000 f983 	bl	8003af0 <SystemClock_Config>

	/* Initialize BSP Led */
	BSP_LED_Init(LED1);
 80037ea:	2000      	movs	r0, #0
 80037ec:	f7fd fc14 	bl	8001018 <BSP_LED_Init>
	BSP_LED_Init(LED2);
 80037f0:	2001      	movs	r0, #1
 80037f2:	f7fd fc11 	bl	8001018 <BSP_LED_Init>
	BSP_LED_Init(LED3);
 80037f6:	2002      	movs	r0, #2
 80037f8:	f7fd fc0e 	bl	8001018 <BSP_LED_Init>


	/* Initialize BSP PB for BUTTON_USER */
	BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 80037fc:	2100      	movs	r1, #0
 80037fe:	2000      	movs	r0, #0
 8003800:	f7fd fc74 	bl	80010ec <BSP_PB_Init>

	/* Initialize anti-debounce */
	debounceFSM_init();
 8003804:	f7fd fad2 	bl	8000dac <debounceFSM_init>

	if(!uartInit())
 8003808:	f7fd fbb8 	bl	8000f7c <uartInit>
 800380c:	4603      	mov	r3, r0
 800380e:	f083 0301 	eor.w	r3, r3, #1
 8003812:	b2db      	uxtb	r3, r3
 8003814:	2b00      	cmp	r3, #0
 8003816:	d001      	beq.n	800381c <main+0x54>
		Error_Handler();
 8003818:	f000 f9cc 	bl	8003bb4 <Error_Handler>
	HX711_get_offset();
#endif

#ifndef _CALIBRATION__
	/* Initialize */
	HW_HX711_Init();
 800381c:	f7ff fd12 	bl	8003244 <HW_HX711_Init>
#endif

	Pump_Init();	// todo: Create a folder for HW_PUMP
 8003820:	f000 f8e2 	bl	80039e8 <Pump_Init>
	Valves_Init();	// todo: Create a folder for HW_VALVE
 8003824:	f000 f8ec 	bl	8003a00 <Valves_Init>

	/* Infinite loop */
	while (1)
	{

		debounceFSM_update();
 8003828:	f7fd fad4 	bl	8000dd4 <debounceFSM_update>

		reservoirWeight = HX711_get_units(WEIGHT_READINGS);
 800382c:	200a      	movs	r0, #10
 800382e:	f7ff fd73 	bl	8003318 <HX711_get_units>
 8003832:	ed87 0b02 	vstr	d0, [r7, #8]
		erogationButton = readKeyPressed();		// Button User was pressed
 8003836:	f7fd fb37 	bl	8000ea8 <readKeyPressed>
 800383a:	4603      	mov	r3, r0
 800383c:	71fb      	strb	r3, [r7, #7]

		switch(state)
 800383e:	7dfb      	ldrb	r3, [r7, #23]
 8003840:	2b02      	cmp	r3, #2
 8003842:	d070      	beq.n	8003926 <main+0x15e>
 8003844:	2b02      	cmp	r3, #2
 8003846:	f300 80b9 	bgt.w	80039bc <main+0x1f4>
 800384a:	2b00      	cmp	r3, #0
 800384c:	d002      	beq.n	8003854 <main+0x8c>
 800384e:	2b01      	cmp	r3, #1
 8003850:	d014      	beq.n	800387c <main+0xb4>
 8003852:	e0b3      	b.n	80039bc <main+0x1f4>
		{
		case IDLE:
			if(RESERVORY_LIMIT_MIN > reservoirWeight)
 8003854:	f04f 0200 	mov.w	r2, #0
 8003858:	4b5d      	ldr	r3, [pc, #372]	; (80039d0 <main+0x208>)
 800385a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800385e:	f7fd f8fb 	bl	8000a58 <__aeabi_dcmplt>
 8003862:	4603      	mov	r3, r0
 8003864:	2b00      	cmp	r3, #0
 8003866:	d002      	beq.n	800386e <main+0xa6>
			{
				state = FILL;
 8003868:	2301      	movs	r3, #1
 800386a:	75fb      	strb	r3, [r7, #23]
				{
					state = EROGATION;
				}
			}

			break;
 800386c:	e0a9      	b.n	80039c2 <main+0x1fa>
				if(erogationButton)
 800386e:	79fb      	ldrb	r3, [r7, #7]
 8003870:	2b00      	cmp	r3, #0
 8003872:	f000 80a6 	beq.w	80039c2 <main+0x1fa>
					state = EROGATION;
 8003876:	2302      	movs	r3, #2
 8003878:	75fb      	strb	r3, [r7, #23]
			break;
 800387a:	e0a2      	b.n	80039c2 <main+0x1fa>
		case FILL:

			if(erogationButton && (RESERVORY_LIMIT_MIN < reservoirWeight))
 800387c:	79fb      	ldrb	r3, [r7, #7]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d01c      	beq.n	80038bc <main+0xf4>
 8003882:	f04f 0200 	mov.w	r2, #0
 8003886:	4b52      	ldr	r3, [pc, #328]	; (80039d0 <main+0x208>)
 8003888:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800388c:	f7fd f902 	bl	8000a94 <__aeabi_dcmpgt>
 8003890:	4603      	mov	r3, r0
 8003892:	2b00      	cmp	r3, #0
 8003894:	d012      	beq.n	80038bc <main+0xf4>
			{
				state = EROGATION;
 8003896:	2302      	movs	r3, #2
 8003898:	75fb      	strb	r3, [r7, #23]

				if(valveFillState)
 800389a:	4b4e      	ldr	r3, [pc, #312]	; (80039d4 <main+0x20c>)
 800389c:	781b      	ldrb	r3, [r3, #0]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d003      	beq.n	80038aa <main+0xe2>
					valveSet(FillValve, false);
 80038a2:	2100      	movs	r1, #0
 80038a4:	2003      	movs	r0, #3
 80038a6:	f000 f8ed 	bl	8003a84 <valveSet>
				if(pumpFillState)
 80038aa:	4b4b      	ldr	r3, [pc, #300]	; (80039d8 <main+0x210>)
 80038ac:	781b      	ldrb	r3, [r3, #0]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d038      	beq.n	8003924 <main+0x15c>
					pumpSet(FillPump,false);
 80038b2:	2100      	movs	r1, #0
 80038b4:	2002      	movs	r0, #2
 80038b6:	f000 f8af 	bl	8003a18 <pumpSet>
				if(pumpFillState)
 80038ba:	e033      	b.n	8003924 <main+0x15c>
			}else
			{
				if(RESERVORY_LIMIT_MAX > reservoirWeight)
 80038bc:	f04f 0200 	mov.w	r2, #0
 80038c0:	4b46      	ldr	r3, [pc, #280]	; (80039dc <main+0x214>)
 80038c2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80038c6:	f7fd f8c7 	bl	8000a58 <__aeabi_dcmplt>
 80038ca:	4603      	mov	r3, r0
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d016      	beq.n	80038fe <main+0x136>
				{
					if(!valveFillState)
 80038d0:	4b40      	ldr	r3, [pc, #256]	; (80039d4 <main+0x20c>)
 80038d2:	781b      	ldrb	r3, [r3, #0]
 80038d4:	f083 0301 	eor.w	r3, r3, #1
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d003      	beq.n	80038e6 <main+0x11e>
						valveSet(FillValve, true);
 80038de:	2101      	movs	r1, #1
 80038e0:	2003      	movs	r0, #3
 80038e2:	f000 f8cf 	bl	8003a84 <valveSet>
					if(!pumpFillState)
 80038e6:	4b3c      	ldr	r3, [pc, #240]	; (80039d8 <main+0x210>)
 80038e8:	781b      	ldrb	r3, [r3, #0]
 80038ea:	f083 0301 	eor.w	r3, r3, #1
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d068      	beq.n	80039c6 <main+0x1fe>
						pumpSet(FillPump,true);
 80038f4:	2101      	movs	r1, #1
 80038f6:	2002      	movs	r0, #2
 80038f8:	f000 f88e 	bl	8003a18 <pumpSet>
						pumpSet(FillPump,false);

					state = IDLE;
				}
			}
			break;
 80038fc:	e063      	b.n	80039c6 <main+0x1fe>
					if(valveFillState)
 80038fe:	4b35      	ldr	r3, [pc, #212]	; (80039d4 <main+0x20c>)
 8003900:	781b      	ldrb	r3, [r3, #0]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d003      	beq.n	800390e <main+0x146>
						valveSet(FillValve, false);
 8003906:	2100      	movs	r1, #0
 8003908:	2003      	movs	r0, #3
 800390a:	f000 f8bb 	bl	8003a84 <valveSet>
					if(pumpFillState)
 800390e:	4b32      	ldr	r3, [pc, #200]	; (80039d8 <main+0x210>)
 8003910:	781b      	ldrb	r3, [r3, #0]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d003      	beq.n	800391e <main+0x156>
						pumpSet(FillPump,false);
 8003916:	2100      	movs	r1, #0
 8003918:	2002      	movs	r0, #2
 800391a:	f000 f87d 	bl	8003a18 <pumpSet>
					state = IDLE;
 800391e:	2300      	movs	r3, #0
 8003920:	75fb      	strb	r3, [r7, #23]
			break;
 8003922:	e050      	b.n	80039c6 <main+0x1fe>
 8003924:	e04f      	b.n	80039c6 <main+0x1fe>
		case EROGATION:
			if(erogationButton && (RESERVORY_LIMIT_MIN < reservoirWeight))
 8003926:	79fb      	ldrb	r3, [r7, #7]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d020      	beq.n	800396e <main+0x1a6>
 800392c:	f04f 0200 	mov.w	r2, #0
 8003930:	4b27      	ldr	r3, [pc, #156]	; (80039d0 <main+0x208>)
 8003932:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003936:	f7fd f8ad 	bl	8000a94 <__aeabi_dcmpgt>
 800393a:	4603      	mov	r3, r0
 800393c:	2b00      	cmp	r3, #0
 800393e:	d016      	beq.n	800396e <main+0x1a6>
			{
				if(!valveErogationState)
 8003940:	4b27      	ldr	r3, [pc, #156]	; (80039e0 <main+0x218>)
 8003942:	781b      	ldrb	r3, [r3, #0]
 8003944:	f083 0301 	eor.w	r3, r3, #1
 8003948:	b2db      	uxtb	r3, r3
 800394a:	2b00      	cmp	r3, #0
 800394c:	d003      	beq.n	8003956 <main+0x18e>
					valveSet(ErogationValve, true);
 800394e:	2101      	movs	r1, #1
 8003950:	2001      	movs	r0, #1
 8003952:	f000 f897 	bl	8003a84 <valveSet>
				if(!pumpErogationState)
 8003956:	4b23      	ldr	r3, [pc, #140]	; (80039e4 <main+0x21c>)
 8003958:	781b      	ldrb	r3, [r3, #0]
 800395a:	f083 0301 	eor.w	r3, r3, #1
 800395e:	b2db      	uxtb	r3, r3
 8003960:	2b00      	cmp	r3, #0
 8003962:	d02a      	beq.n	80039ba <main+0x1f2>
					pumpSet(ErogationPump,true);
 8003964:	2101      	movs	r1, #1
 8003966:	2000      	movs	r0, #0
 8003968:	f000 f856 	bl	8003a18 <pumpSet>
				if(!pumpErogationState)
 800396c:	e025      	b.n	80039ba <main+0x1f2>
			}
			else
			{
				if(valveErogationState)
 800396e:	4b1c      	ldr	r3, [pc, #112]	; (80039e0 <main+0x218>)
 8003970:	781b      	ldrb	r3, [r3, #0]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d003      	beq.n	800397e <main+0x1b6>
					valveSet(ErogationValve, false);
 8003976:	2100      	movs	r1, #0
 8003978:	2001      	movs	r0, #1
 800397a:	f000 f883 	bl	8003a84 <valveSet>
				if(pumpErogationState)
 800397e:	4b19      	ldr	r3, [pc, #100]	; (80039e4 <main+0x21c>)
 8003980:	781b      	ldrb	r3, [r3, #0]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d003      	beq.n	800398e <main+0x1c6>
					pumpSet(ErogationPump,false);
 8003986:	2100      	movs	r1, #0
 8003988:	2000      	movs	r0, #0
 800398a:	f000 f845 	bl	8003a18 <pumpSet>

				if(RESERVORY_LIMIT_MIN > reservoirWeight)
 800398e:	f04f 0200 	mov.w	r2, #0
 8003992:	4b0f      	ldr	r3, [pc, #60]	; (80039d0 <main+0x208>)
 8003994:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003998:	f7fd f85e 	bl	8000a58 <__aeabi_dcmplt>
 800399c:	4603      	mov	r3, r0
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d002      	beq.n	80039a8 <main+0x1e0>
				{
					state = FILL;
 80039a2:	2301      	movs	r3, #1
 80039a4:	75fb      	strb	r3, [r7, #23]
				{
					if(!erogationButton)
						state = IDLE;
				}
			}
			break;
 80039a6:	e010      	b.n	80039ca <main+0x202>
					if(!erogationButton)
 80039a8:	79fb      	ldrb	r3, [r7, #7]
 80039aa:	f083 0301 	eor.w	r3, r3, #1
 80039ae:	b2db      	uxtb	r3, r3
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d00a      	beq.n	80039ca <main+0x202>
						state = IDLE;
 80039b4:	2300      	movs	r3, #0
 80039b6:	75fb      	strb	r3, [r7, #23]
			break;
 80039b8:	e007      	b.n	80039ca <main+0x202>
 80039ba:	e006      	b.n	80039ca <main+0x202>
		default:
			Error_Handler();
 80039bc:	f000 f8fa 	bl	8003bb4 <Error_Handler>
			break;
 80039c0:	e004      	b.n	80039cc <main+0x204>
			break;
 80039c2:	bf00      	nop
 80039c4:	e730      	b.n	8003828 <main+0x60>
			break;
 80039c6:	bf00      	nop
 80039c8:	e72e      	b.n	8003828 <main+0x60>
			break;
 80039ca:	bf00      	nop
		debounceFSM_update();
 80039cc:	e72c      	b.n	8003828 <main+0x60>
 80039ce:	bf00      	nop
 80039d0:	40140000 	.word	0x40140000
 80039d4:	200000ef 	.word	0x200000ef
 80039d8:	200000ed 	.word	0x200000ed
 80039dc:	402e0000 	.word	0x402e0000
 80039e0:	200000ee 	.word	0x200000ee
 80039e4:	200000ec 	.word	0x200000ec

080039e8 <Pump_Init>:
	}
}


static void Pump_Init(void)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	af00      	add	r7, sp, #0
	pumpSet(FillPump, false);
 80039ec:	2100      	movs	r1, #0
 80039ee:	2002      	movs	r0, #2
 80039f0:	f000 f812 	bl	8003a18 <pumpSet>
	pumpSet(ErogationPump, false);
 80039f4:	2100      	movs	r1, #0
 80039f6:	2000      	movs	r0, #0
 80039f8:	f000 f80e 	bl	8003a18 <pumpSet>
}
 80039fc:	bf00      	nop
 80039fe:	bd80      	pop	{r7, pc}

08003a00 <Valves_Init>:

static void Valves_Init(void)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	af00      	add	r7, sp, #0
	valveSet(FillValve, false);
 8003a04:	2100      	movs	r1, #0
 8003a06:	2003      	movs	r0, #3
 8003a08:	f000 f83c 	bl	8003a84 <valveSet>
	valveSet(ErogationValve, false);
 8003a0c:	2100      	movs	r1, #0
 8003a0e:	2001      	movs	r0, #1
 8003a10:	f000 f838 	bl	8003a84 <valveSet>
}
 8003a14:	bf00      	nop
 8003a16:	bd80      	pop	{r7, pc}

08003a18 <pumpSet>:

static void pumpSet(Output_t pump, bool_t state)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b082      	sub	sp, #8
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	4603      	mov	r3, r0
 8003a20:	460a      	mov	r2, r1
 8003a22:	71fb      	strb	r3, [r7, #7]
 8003a24:	4613      	mov	r3, r2
 8003a26:	71bb      	strb	r3, [r7, #6]
	if(ErogationPump == pump)
 8003a28:	79fb      	ldrb	r3, [r7, #7]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d106      	bne.n	8003a3c <pumpSet+0x24>
	{
		uartSendString(BOMBA_EROGACION);
 8003a2e:	480f      	ldr	r0, [pc, #60]	; (8003a6c <pumpSet+0x54>)
 8003a30:	f7fd fada 	bl	8000fe8 <uartSendString>
		pumpErogationState = state;
 8003a34:	4a0e      	ldr	r2, [pc, #56]	; (8003a70 <pumpSet+0x58>)
 8003a36:	79bb      	ldrb	r3, [r7, #6]
 8003a38:	7013      	strb	r3, [r2, #0]
 8003a3a:	e008      	b.n	8003a4e <pumpSet+0x36>
	}else
	{
		if(FillPump == pump)
 8003a3c:	79fb      	ldrb	r3, [r7, #7]
 8003a3e:	2b02      	cmp	r3, #2
 8003a40:	d105      	bne.n	8003a4e <pumpSet+0x36>
		{
			uartSendString(BOMBA_LLENADO);
 8003a42:	480c      	ldr	r0, [pc, #48]	; (8003a74 <pumpSet+0x5c>)
 8003a44:	f7fd fad0 	bl	8000fe8 <uartSendString>
			pumpFillState = state;
 8003a48:	4a0b      	ldr	r2, [pc, #44]	; (8003a78 <pumpSet+0x60>)
 8003a4a:	79bb      	ldrb	r3, [r7, #6]
 8003a4c:	7013      	strb	r3, [r2, #0]
		}

	}
	if(true == state)
 8003a4e:	79bb      	ldrb	r3, [r7, #6]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d003      	beq.n	8003a5c <pumpSet+0x44>
	{
		uartSendString(ENDEDIDO);
 8003a54:	4809      	ldr	r0, [pc, #36]	; (8003a7c <pumpSet+0x64>)
 8003a56:	f7fd fac7 	bl	8000fe8 <uartSendString>
	else
	{
		uartSendString(APAGADO);
	}

}
 8003a5a:	e002      	b.n	8003a62 <pumpSet+0x4a>
		uartSendString(APAGADO);
 8003a5c:	4808      	ldr	r0, [pc, #32]	; (8003a80 <pumpSet+0x68>)
 8003a5e:	f7fd fac3 	bl	8000fe8 <uartSendString>
}
 8003a62:	bf00      	nop
 8003a64:	3708      	adds	r7, #8
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	bf00      	nop
 8003a6c:	08003c9c 	.word	0x08003c9c
 8003a70:	200000ec 	.word	0x200000ec
 8003a74:	08003cb0 	.word	0x08003cb0
 8003a78:	200000ed 	.word	0x200000ed
 8003a7c:	08003cc0 	.word	0x08003cc0
 8003a80:	08003cd4 	.word	0x08003cd4

08003a84 <valveSet>:

static void valveSet(Output_t valve, bool_t state)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b082      	sub	sp, #8
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	460a      	mov	r2, r1
 8003a8e:	71fb      	strb	r3, [r7, #7]
 8003a90:	4613      	mov	r3, r2
 8003a92:	71bb      	strb	r3, [r7, #6]
	if(ErogationValve == valve)
 8003a94:	79fb      	ldrb	r3, [r7, #7]
 8003a96:	2b01      	cmp	r3, #1
 8003a98:	d106      	bne.n	8003aa8 <valveSet+0x24>
	{
		uartSendString(VALVULA_EROGACION);
 8003a9a:	480f      	ldr	r0, [pc, #60]	; (8003ad8 <valveSet+0x54>)
 8003a9c:	f7fd faa4 	bl	8000fe8 <uartSendString>
		valveErogationState = state;
 8003aa0:	4a0e      	ldr	r2, [pc, #56]	; (8003adc <valveSet+0x58>)
 8003aa2:	79bb      	ldrb	r3, [r7, #6]
 8003aa4:	7013      	strb	r3, [r2, #0]
 8003aa6:	e008      	b.n	8003aba <valveSet+0x36>
	}else
	{
		if(FillValve == valve)
 8003aa8:	79fb      	ldrb	r3, [r7, #7]
 8003aaa:	2b03      	cmp	r3, #3
 8003aac:	d105      	bne.n	8003aba <valveSet+0x36>
		{
			uartSendString(VALVULA_LLENADO);
 8003aae:	480c      	ldr	r0, [pc, #48]	; (8003ae0 <valveSet+0x5c>)
 8003ab0:	f7fd fa9a 	bl	8000fe8 <uartSendString>
			valveFillState = state;
 8003ab4:	4a0b      	ldr	r2, [pc, #44]	; (8003ae4 <valveSet+0x60>)
 8003ab6:	79bb      	ldrb	r3, [r7, #6]
 8003ab8:	7013      	strb	r3, [r2, #0]
		}

	}
	if(true == state)
 8003aba:	79bb      	ldrb	r3, [r7, #6]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d003      	beq.n	8003ac8 <valveSet+0x44>
	{
		uartSendString(ENDEDIDO);
 8003ac0:	4809      	ldr	r0, [pc, #36]	; (8003ae8 <valveSet+0x64>)
 8003ac2:	f7fd fa91 	bl	8000fe8 <uartSendString>
	}
	else
	{
		uartSendString(APAGADO);
	}
}
 8003ac6:	e002      	b.n	8003ace <valveSet+0x4a>
		uartSendString(APAGADO);
 8003ac8:	4808      	ldr	r0, [pc, #32]	; (8003aec <valveSet+0x68>)
 8003aca:	f7fd fa8d 	bl	8000fe8 <uartSendString>
}
 8003ace:	bf00      	nop
 8003ad0:	3708      	adds	r7, #8
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	bf00      	nop
 8003ad8:	08003ce4 	.word	0x08003ce4
 8003adc:	200000ee 	.word	0x200000ee
 8003ae0:	08003cf8 	.word	0x08003cf8
 8003ae4:	200000ef 	.word	0x200000ef
 8003ae8:	08003cc0 	.word	0x08003cc0
 8003aec:	08003cd4 	.word	0x08003cd4

08003af0 <SystemClock_Config>:
 *            Flash Latency(WS)              = 5
 * @param  None
 * @retval None
 */
static void SystemClock_Config(void)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b094      	sub	sp, #80	; 0x50
 8003af4:	af00      	add	r7, sp, #0
#ifndef CUBEMX_TEST
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_OscInitTypeDef RCC_OscInitStruct;

	/* Enable Power Control clock */
	__HAL_RCC_PWR_CLK_ENABLE();
 8003af6:	2300      	movs	r3, #0
 8003af8:	60bb      	str	r3, [r7, #8]
 8003afa:	4b2c      	ldr	r3, [pc, #176]	; (8003bac <SystemClock_Config+0xbc>)
 8003afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003afe:	4a2b      	ldr	r2, [pc, #172]	; (8003bac <SystemClock_Config+0xbc>)
 8003b00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b04:	6413      	str	r3, [r2, #64]	; 0x40
 8003b06:	4b29      	ldr	r3, [pc, #164]	; (8003bac <SystemClock_Config+0xbc>)
 8003b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b0e:	60bb      	str	r3, [r7, #8]
 8003b10:	68bb      	ldr	r3, [r7, #8]

	/* The voltage scaling allows optimizing the power consumption when the device is
     clocked below the maximum system frequency, to update the voltage scaling value 
     regarding system frequency refer to product datasheet.  */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003b12:	2300      	movs	r3, #0
 8003b14:	607b      	str	r3, [r7, #4]
 8003b16:	4b26      	ldr	r3, [pc, #152]	; (8003bb0 <SystemClock_Config+0xc0>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a25      	ldr	r2, [pc, #148]	; (8003bb0 <SystemClock_Config+0xc0>)
 8003b1c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003b20:	6013      	str	r3, [r2, #0]
 8003b22:	4b23      	ldr	r3, [pc, #140]	; (8003bb0 <SystemClock_Config+0xc0>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003b2a:	607b      	str	r3, [r7, #4]
 8003b2c:	687b      	ldr	r3, [r7, #4]

	/* Enable HSE Oscillator and activate PLL with HSE as source */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	60fb      	str	r3, [r7, #12]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8003b32:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8003b36:	613b      	str	r3, [r7, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003b38:	2302      	movs	r3, #2
 8003b3a:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003b3c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003b40:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLM = 8;
 8003b42:	2308      	movs	r3, #8
 8003b44:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLN = 360;
 8003b46:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8003b4a:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003b4c:	2302      	movs	r3, #2
 8003b4e:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8003b50:	2307      	movs	r3, #7
 8003b52:	63bb      	str	r3, [r7, #56]	; 0x38
	if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003b54:	f107 030c 	add.w	r3, r7, #12
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f7fd ffe3 	bl	8001b24 <HAL_RCC_OscConfig>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d001      	beq.n	8003b68 <SystemClock_Config+0x78>
	{
		/* Initialization Error */
		Error_Handler();
 8003b64:	f000 f826 	bl	8003bb4 <Error_Handler>
	}

	if(HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003b68:	f7fd ff8c 	bl	8001a84 <HAL_PWREx_EnableOverDrive>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d001      	beq.n	8003b76 <SystemClock_Config+0x86>
	{
		/* Initialization Error */
		Error_Handler();
 8003b72:	f000 f81f 	bl	8003bb4 <Error_Handler>
	}

	/* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
     clocks dividers */
	RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8003b76:	230f      	movs	r3, #15
 8003b78:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003b7a:	2302      	movs	r3, #2
 8003b7c:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003b82:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003b86:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003b88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b8c:	64fb      	str	r3, [r7, #76]	; 0x4c
	if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003b8e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003b92:	2105      	movs	r1, #5
 8003b94:	4618      	mov	r0, r3
 8003b96:	f7fe fa3d 	bl	8002014 <HAL_RCC_ClockConfig>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d001      	beq.n	8003ba4 <SystemClock_Config+0xb4>
	{
		/* Initialization Error */
		Error_Handler();
 8003ba0:	f000 f808 	bl	8003bb4 <Error_Handler>
	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
	  {
	    Error_Handler();
	  }
#endif
}
 8003ba4:	bf00      	nop
 8003ba6:	3750      	adds	r7, #80	; 0x50
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}
 8003bac:	40023800 	.word	0x40023800
 8003bb0:	40007000 	.word	0x40007000

08003bb4 <Error_Handler>:
 * @brief  This function is executed in case of error occurrence.
 * @param  None
 * @retval None
 */
static void Error_Handler(void)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	af00      	add	r7, sp, #0
	/* Turn LED2 on */
	BSP_LED_On(LED2);
 8003bb8:	2001      	movs	r0, #1
 8003bba:	f7fd fa7d 	bl	80010b8 <BSP_LED_On>
	while (1)
 8003bbe:	e7fe      	b.n	8003bbe <Error_Handler+0xa>

08003bc0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8003bc0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003bf8 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003bc4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003bc6:	e003      	b.n	8003bd0 <LoopCopyDataInit>

08003bc8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003bc8:	4b0c      	ldr	r3, [pc, #48]	; (8003bfc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003bca:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003bcc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003bce:	3104      	adds	r1, #4

08003bd0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003bd0:	480b      	ldr	r0, [pc, #44]	; (8003c00 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003bd2:	4b0c      	ldr	r3, [pc, #48]	; (8003c04 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003bd4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003bd6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003bd8:	d3f6      	bcc.n	8003bc8 <CopyDataInit>
  ldr  r2, =_sbss
 8003bda:	4a0b      	ldr	r2, [pc, #44]	; (8003c08 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003bdc:	e002      	b.n	8003be4 <LoopFillZerobss>

08003bde <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003bde:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003be0:	f842 3b04 	str.w	r3, [r2], #4

08003be4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003be4:	4b09      	ldr	r3, [pc, #36]	; (8003c0c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003be6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003be8:	d3f9      	bcc.n	8003bde <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003bea:	f7fd faeb 	bl	80011c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003bee:	f000 f811 	bl	8003c14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003bf2:	f7ff fde9 	bl	80037c8 <main>
  bx  lr    
 8003bf6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003bf8:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8003bfc:	08003d3c 	.word	0x08003d3c
  ldr  r0, =_sdata
 8003c00:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003c04:	2000001c 	.word	0x2000001c
  ldr  r2, =_sbss
 8003c08:	20000020 	.word	0x20000020
  ldr  r3, = _ebss
 8003c0c:	200000f0 	.word	0x200000f0

08003c10 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003c10:	e7fe      	b.n	8003c10 <ADC_IRQHandler>
	...

08003c14 <__libc_init_array>:
 8003c14:	b570      	push	{r4, r5, r6, lr}
 8003c16:	4d0d      	ldr	r5, [pc, #52]	; (8003c4c <__libc_init_array+0x38>)
 8003c18:	4c0d      	ldr	r4, [pc, #52]	; (8003c50 <__libc_init_array+0x3c>)
 8003c1a:	1b64      	subs	r4, r4, r5
 8003c1c:	10a4      	asrs	r4, r4, #2
 8003c1e:	2600      	movs	r6, #0
 8003c20:	42a6      	cmp	r6, r4
 8003c22:	d109      	bne.n	8003c38 <__libc_init_array+0x24>
 8003c24:	4d0b      	ldr	r5, [pc, #44]	; (8003c54 <__libc_init_array+0x40>)
 8003c26:	4c0c      	ldr	r4, [pc, #48]	; (8003c58 <__libc_init_array+0x44>)
 8003c28:	f000 f818 	bl	8003c5c <_init>
 8003c2c:	1b64      	subs	r4, r4, r5
 8003c2e:	10a4      	asrs	r4, r4, #2
 8003c30:	2600      	movs	r6, #0
 8003c32:	42a6      	cmp	r6, r4
 8003c34:	d105      	bne.n	8003c42 <__libc_init_array+0x2e>
 8003c36:	bd70      	pop	{r4, r5, r6, pc}
 8003c38:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c3c:	4798      	blx	r3
 8003c3e:	3601      	adds	r6, #1
 8003c40:	e7ee      	b.n	8003c20 <__libc_init_array+0xc>
 8003c42:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c46:	4798      	blx	r3
 8003c48:	3601      	adds	r6, #1
 8003c4a:	e7f2      	b.n	8003c32 <__libc_init_array+0x1e>
 8003c4c:	08003d34 	.word	0x08003d34
 8003c50:	08003d34 	.word	0x08003d34
 8003c54:	08003d34 	.word	0x08003d34
 8003c58:	08003d38 	.word	0x08003d38

08003c5c <_init>:
 8003c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c5e:	bf00      	nop
 8003c60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c62:	bc08      	pop	{r3}
 8003c64:	469e      	mov	lr, r3
 8003c66:	4770      	bx	lr

08003c68 <_fini>:
 8003c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c6a:	bf00      	nop
 8003c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c6e:	bc08      	pop	{r3}
 8003c70:	469e      	mov	lr, r3
 8003c72:	4770      	bx	lr
