Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : reg1
Version: J-2014.09-SP4
Date   : Thu Mar 10 23:58:18 2016
****************************************


  Timing Path Group 'ref_clk'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.11
  Critical Path Slack:           1.88
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                132
  Buf/Inv Cell Count:               4
  Buf Cell Count:                   0
  Inv Cell Count:                   4
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        68
  Sequential Cell Count:           64
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      167.735041
  Noncombinational Area:   422.895630
  Buf/Inv Area:              5.082880
  Total Buffer Area:             0.00
  Total Inverter Area:           5.08
  Macro/Black Box Area:      0.000000
  Net Area:                164.032265
  -----------------------------------
  Cell Area:               590.630671
  Design Area:             754.662935


  Design Rules
  -----------------------------------
  Total Number of Nets:           198
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: zuma.eecs.uci.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.19
  Mapping Optimization:                0.64
  -----------------------------------------
  Overall Compile Time:                6.26
  Overall Compile Wall Clock Time:     8.88

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
