/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  reg [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  reg [16:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire [18:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [22:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = !(celloutsig_0_2z[0] ? celloutsig_0_3z[2] : celloutsig_0_3z[8]);
  assign celloutsig_1_11z = ~(celloutsig_1_3z | celloutsig_1_8z[3]);
  assign celloutsig_0_8z = ~(celloutsig_0_7z | celloutsig_0_1z[0]);
  assign celloutsig_0_0z = ~((in_data[17] | in_data[17]) & in_data[50]);
  assign celloutsig_1_12z = ~((celloutsig_1_8z[5] | celloutsig_1_4z) & (in_data[171] | in_data[122]));
  assign celloutsig_1_18z = ~((celloutsig_1_15z | celloutsig_1_12z) & (celloutsig_1_17z | celloutsig_1_7z));
  assign celloutsig_1_0z = ~((in_data[167] | in_data[180]) & (in_data[114] | in_data[134]));
  assign celloutsig_0_11z = ~(celloutsig_0_3z[8] ^ celloutsig_0_1z[2]);
  assign celloutsig_0_17z = ~(celloutsig_0_3z[5] ^ celloutsig_0_8z);
  assign celloutsig_1_4z = ~(in_data[177] ^ celloutsig_1_1z);
  assign celloutsig_0_3z = { celloutsig_0_2z[11:4], celloutsig_0_0z } + in_data[50:42];
  assign celloutsig_0_7z = celloutsig_0_6z[14:12] >= celloutsig_0_2z[12:10];
  assign celloutsig_1_1z = in_data[170:167] > in_data[161:158];
  assign celloutsig_1_7z = { celloutsig_1_6z[7:1], celloutsig_1_2z } > { in_data[178:168], celloutsig_1_4z };
  assign celloutsig_0_9z = { in_data[51:44], celloutsig_0_7z } * { celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_8z = { celloutsig_1_1z, celloutsig_1_6z } * { celloutsig_1_2z[1:0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_21z = { celloutsig_0_2z[13:1], celloutsig_0_15z, celloutsig_0_4z } != { celloutsig_0_6z[11:10], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_10z = ~ celloutsig_0_6z[17:5];
  assign celloutsig_0_12z = in_data[63:58] | celloutsig_0_5z[6:1];
  assign celloutsig_0_20z = & celloutsig_0_10z[9:3];
  assign celloutsig_1_17z = | { celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_1_3z = | celloutsig_1_2z;
  assign celloutsig_1_15z = ^ { celloutsig_1_5z[17:5], celloutsig_1_11z };
  assign celloutsig_0_15z = ^ { celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_1_19z = celloutsig_1_2z >> { celloutsig_1_6z[5:2], celloutsig_1_18z };
  assign celloutsig_0_6z = { celloutsig_0_5z[7:2], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z } >> { celloutsig_0_3z[2:1], celloutsig_0_2z };
  assign celloutsig_1_5z = { in_data[174:161], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z } >> { in_data[185:164], celloutsig_1_4z };
  assign celloutsig_0_5z = celloutsig_0_2z[16:9] ~^ { celloutsig_0_3z[5:1], celloutsig_0_1z };
  assign celloutsig_1_6z = in_data[131:124] ~^ { in_data[150:145], celloutsig_1_0z, celloutsig_1_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_1z = 3'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_1z = { in_data[33], celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (clkin_data[64]) celloutsig_1_2z = 5'h00;
    else if (!clkin_data[0]) celloutsig_1_2z = { in_data[112:110], celloutsig_1_1z, celloutsig_1_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_2z = 17'h00000;
    else if (celloutsig_1_19z[0]) celloutsig_0_2z = in_data[35:19];
  assign { out_data[128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
