Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate G:\ly\important\Z8t_out_fiberx2_1.160_2.120_20231114_testversion19\src\BK2TX\vsyncinfo_ram.ip --block-symbol-file --output-directory=G:\ly\important\Z8t_out_fiberx2_1.160_2.120_20231114_testversion19\src\BK2TX\vsyncinfo_ram --family="Arria 10" --part=10AX032H4F34E3SG
: vsyncinfo_ram.ram_2port_0: Targeting device family: Arria 10.
: vsyncinfo_ram.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: vsyncinfo_ram.ram_2port_0: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'. Defaulted to Don't care.
: vsyncinfo_ram.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate G:\ly\important\Z8t_out_fiberx2_1.160_2.120_20231114_testversion19\src\BK2TX\vsyncinfo_ram.ip --synthesis=VERILOG --output-directory=G:\ly\important\Z8t_out_fiberx2_1.160_2.120_20231114_testversion19\src\BK2TX\vsyncinfo_ram --family="Arria 10" --part=10AX032H4F34E3SG
: vsyncinfo_ram.ram_2port_0: Targeting device family: Arria 10.
: vsyncinfo_ram.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: vsyncinfo_ram.ram_2port_0: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'. Defaulted to Don't care.
: vsyncinfo_ram.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: vsyncinfo_ram: "Transforming system: vsyncinfo_ram"
Info: vsyncinfo_ram: "Naming system components in system: vsyncinfo_ram"
Info: vsyncinfo_ram: "Processing generation queue"
Info: vsyncinfo_ram: "Generating: vsyncinfo_ram"
Info: vsyncinfo_ram: "Generating: vsyncinfo_ram_ram_2port_181_zayouci"
Info: vsyncinfo_ram: Done "vsyncinfo_ram" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in vsyncinfo_ram. No files generated.
Info: Finished: Generate IP Core Documentation
