// Seed: 4078578205
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri1 id_3,
    output wand id_4,
    input tri0 id_5,
    input tri0 id_6,
    output logic id_7,
    input wand id_8,
    output tri1 id_9,
    input wire id_10,
    output supply0 id_11,
    output tri0 id_12,
    input supply1 id_13,
    input uwire id_14
);
  assign id_11 = 1;
  tri1 id_16, id_17, id_18;
  always if (id_16) id_7 <= 1'b0;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_18,
      id_16
  );
  always $display(1, id_16);
  wire id_19;
endmodule
