/*************************************************************************
    > File Name: SOC.scala
    > Author: shiroha
    > Email: whmio0115@hainanu.edu.cn
    > Created Time: 2023-10-22 18:41:21
    > Description: 
*************************************************************************/



// import chisel3.util.experimental.loadMemoryFromFileInline
// import firrtl.annotations.MemoryLoadFileType


// class tb extends Module {
    

//     loadMemoryFromFileInline(MEM.mem, "./image.hex", MemoryLoadFileType.Hex); 
//     // loadMemoryFromFile只会在chiseltest的时候生成readmemb
// }

// object tb extends App {
//     (new ChiselStage).emitVerilog(new tb, args)
// }

