
*** Running vivado
    with args -log top_module.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a100tcsg324-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/ip/clk_wiz_pixel/clk_wiz_pixel.xci

INFO: [IP_Flow 19-2162] IP 'clk_wiz_pixel' is locked:
* IP definition 'Clocking Wizard (5.2)' for IP 'clk_wiz_pixel' has a newer minor version in the IP Catalog.
* IP definition 'Clocking Wizard (5.2)' for IP 'clk_wiz_pixel' has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23968 
WARNING: [Synth 8-1858] constant expression cannot contain a hierarchical identifier [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/vga_controller_source.sv:30]
WARNING: [Synth 8-1858] constant expression cannot contain a hierarchical identifier [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/vga_controller_source.sv:31]
WARNING: [Synth 8-1858] constant expression cannot contain a hierarchical identifier [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_header.vh:19]
WARNING: [Synth 8-1858] constant expression cannot contain a hierarchical identifier [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_header.vh:20]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 343.559 ; gain = 136.629
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/top_module.sv:46]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/top_module.sv:94]
INFO: [Synth 8-638] synthesizing module 'vga_driver_interface' [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/vga_controller_header.vh:65]
INFO: [Synth 8-256] done synthesizing module 'vga_driver_interface' (0#1) [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/vga_controller_header.vh:65]
INFO: [Synth 8-638] synthesizing module 'axi4s' [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/interface_header.vh:5]
INFO: [Synth 8-256] done synthesizing module 'axi4s' (0#1) [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/interface_header.vh:5]
INFO: [Synth 8-638] synthesizing module 'axi4s' [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/interface_header.vh:5]
INFO: [Synth 8-256] done synthesizing module 'axi4s' (0#1) [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/interface_header.vh:5]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_pixel' [C:/Users/Redware/System-Snake/snake_project/snake_project.runs/synth_1/.Xil/Vivado-25136-VITOR-VAIO/realtime/clk_wiz_pixel_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_pixel' (1#1) [C:/Users/Redware/System-Snake/snake_project/snake_project.runs/synth_1/.Xil/Vivado-25136-VITOR-VAIO/realtime/clk_wiz_pixel_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'step_down_clock_module' [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:563]
	Parameter DESIRED_FREQ bound to: 1000000 - type: integer 
	Parameter RAW_CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter COUNTER_VALUE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'step_down_clock_module' (2#1) [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:563]
INFO: [Synth 8-638] synthesizing module 'vga_controller_module' [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/vga_controller_source.sv:24]
	Parameter config_[pixel_clock] bound to: 60 - type: integer 
	Parameter config_[refresh_rate] bound to: 40000000 - type: integer 
	Parameter config_[horizontal][width] bound to: 800 - type: integer 
	Parameter config_[horizontal][front_porch] bound to: 40 - type: integer 
	Parameter config_[horizontal][synch] bound to: 128 - type: integer 
	Parameter config_[horizontal][back_porch] bound to: 88 - type: integer 
	Parameter config_[horizontal][polarity] bound to: 1'b1 
	Parameter config_[vertical][width] bound to: 600 - type: integer 
	Parameter config_[vertical][front_porch] bound to: 1 - type: integer 
	Parameter config_[vertical][synch] bound to: 4 - type: integer 
	Parameter config_[vertical][back_porch] bound to: 23 - type: integer 
	Parameter config_[vertical][polarity] bound to: 1'b1 
	Parameter config_hori[width] bound to: 800 - type: integer 
	Parameter config_hori[front_porch] bound to: 40 - type: integer 
	Parameter config_hori[synch] bound to: 128 - type: integer 
	Parameter config_hori[back_porch] bound to: 88 - type: integer 
	Parameter config_hori[polarity] bound to: 1'b1 
	Parameter config_vert[width] bound to: 600 - type: integer 
	Parameter config_vert[front_porch] bound to: 1 - type: integer 
	Parameter config_vert[synch] bound to: 4 - type: integer 
	Parameter config_vert[back_porch] bound to: 23 - type: integer 
	Parameter config_vert[polarity] bound to: 1'b1 
	Parameter COL_PERIOD bound to: 1056 - type: integer 
	Parameter ROW_PERIOD bound to: 628 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_controller_module' (3#1) [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/vga_controller_source.sv:24]
INFO: [Synth 8-638] synthesizing module 'snake_painter_module' [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:710]
INFO: [Synth 8-256] done synthesizing module 'snake_painter_module' (4#1) [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:710]
INFO: [Synth 8-638] synthesizing module 'acquire_random_position' [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:655]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:682]
WARNING: [Synth 8-5788] Register data_reg in module acquire_random_position is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:686]
INFO: [Synth 8-256] done synthesizing module 'acquire_random_position' (5#1) [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:655]
INFO: [Synth 8-638] synthesizing module 'lfsr16_module' [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/random_source.sv:24]
INFO: [Synth 8-256] done synthesizing module 'lfsr16_module' (6#1) [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/random_source.sv:24]
INFO: [Synth 8-638] synthesizing module 'sample_pushbutton_module' [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:525]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter SAMPLE_RATE bound to: 10000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sample_pushbutton_module' (7#1) [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:525]
INFO: [Synth 8-638] synthesizing module 'score_module' [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:375]
INFO: [Synth 8-638] synthesizing module 'axi4s' [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/interface_header.vh:5]
INFO: [Synth 8-256] done synthesizing module 'axi4s' (7#1) [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/interface_header.vh:5]
INFO: [Synth 8-638] synthesizing module 'axi4s' [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/interface_header.vh:5]
INFO: [Synth 8-256] done synthesizing module 'axi4s' (7#1) [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/interface_header.vh:5]
INFO: [Synth 8-638] synthesizing module 'step_down_clock_module__parameterized0' [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:563]
	Parameter DESIRED_FREQ bound to: 800 - type: integer 
	Parameter RAW_CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter COUNTER_VALUE bound to: 125000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'step_down_clock_module__parameterized0' (7#1) [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:563]
INFO: [Synth 8-638] synthesizing module 'bcd_to_ssegment_module' [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:419]
	Parameter SSEGMENT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bcd_to_ssegment_module' (8#1) [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:419]
INFO: [Synth 8-638] synthesizing module 'convert_score_module' [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:453]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:481]
INFO: [Synth 8-256] done synthesizing module 'convert_score_module' (9#1) [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:453]
INFO: [Synth 8-638] synthesizing module 'divide_by_constant' [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/random_source.sv:49]
	Parameter DIVISOR bound to: 10 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/random_source.sv:67]
INFO: [Synth 8-256] done synthesizing module 'divide_by_constant' (10#1) [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/random_source.sv:49]
INFO: [Synth 8-256] done synthesizing module 'score_module' (11#1) [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:375]
INFO: [Synth 8-638] synthesizing module 'PS2Receiver' [C:/Users/Redware/System-Snake/snake_project/snake_project.srcs/sources_1/imports/new/PS2Receiver.v:23]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/Redware/System-Snake/snake_project/snake_project.srcs/sources_1/imports/new/debouncer.v:23]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (12#1) [C:/Users/Redware/System-Snake/snake_project/snake_project.srcs/sources_1/imports/new/debouncer.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Redware/System-Snake/snake_project/snake_project.srcs/sources_1/imports/new/PS2Receiver.v:54]
INFO: [Synth 8-256] done synthesizing module 'PS2Receiver' (13#1) [C:/Users/Redware/System-Snake/snake_project/snake_project.srcs/sources_1/imports/new/PS2Receiver.v:23]
INFO: [Synth 8-638] synthesizing module 'snake_controller_module' [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:117]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:141]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:181]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:251]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:74]
WARNING: [Synth 8-5788] Register snake_tail_reg[col] in module snake_controller_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:194]
WARNING: [Synth 8-5788] Register snake_tail_reg[row] in module snake_controller_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:194]
INFO: [Synth 8-256] done synthesizing module 'snake_controller_module' (14#1) [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:24]
INFO: [Synth 8-256] done synthesizing module 'top_module' (15#1) [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/top_module.sv:46]
WARNING: [Synth 8-3331] design PS2Receiver has unconnected port game_clock
WARNING: [Synth 8-3331] design score_module has unconnected port high_score[26]
WARNING: [Synth 8-3331] design score_module has unconnected port high_score[25]
WARNING: [Synth 8-3331] design score_module has unconnected port high_score[24]
WARNING: [Synth 8-3331] design score_module has unconnected port high_score[23]
WARNING: [Synth 8-3331] design score_module has unconnected port high_score[22]
WARNING: [Synth 8-3331] design score_module has unconnected port high_score[21]
WARNING: [Synth 8-3331] design score_module has unconnected port high_score[20]
WARNING: [Synth 8-3331] design score_module has unconnected port high_score[19]
WARNING: [Synth 8-3331] design score_module has unconnected port high_score[18]
WARNING: [Synth 8-3331] design score_module has unconnected port high_score[17]
WARNING: [Synth 8-3331] design score_module has unconnected port high_score[16]
WARNING: [Synth 8-3331] design score_module has unconnected port high_score[15]
WARNING: [Synth 8-3331] design score_module has unconnected port high_score[14]
WARNING: [Synth 8-3331] design score_module has unconnected port high_score[13]
WARNING: [Synth 8-3331] design score_module has unconnected port high_score[12]
WARNING: [Synth 8-3331] design score_module has unconnected port high_score[11]
WARNING: [Synth 8-3331] design score_module has unconnected port high_score[10]
WARNING: [Synth 8-3331] design score_module has unconnected port high_score[9]
WARNING: [Synth 8-3331] design score_module has unconnected port high_score[8]
WARNING: [Synth 8-3331] design score_module has unconnected port high_score[7]
WARNING: [Synth 8-3331] design score_module has unconnected port high_score[6]
WARNING: [Synth 8-3331] design score_module has unconnected port high_score[5]
WARNING: [Synth 8-3331] design score_module has unconnected port high_score[4]
WARNING: [Synth 8-3331] design score_module has unconnected port high_score[3]
WARNING: [Synth 8-3331] design score_module has unconnected port high_score[2]
WARNING: [Synth 8-3331] design score_module has unconnected port high_score[1]
WARNING: [Synth 8-3331] design score_module has unconnected port high_score[0]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][31]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][30]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][29]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][28]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][27]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][26]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][25]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][24]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][23]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][22]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][21]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][20]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][19]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][18]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][17]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][16]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][15]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][14]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][13]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][12]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][11]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][10]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][9]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][8]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][7]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][6]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][5]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][4]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][3]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][2]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][1]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][0]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][31]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][30]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][29]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][28]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][27]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][26]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][25]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][24]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][23]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][22]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][21]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][20]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][19]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][18]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][17]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][16]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][15]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][14]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][13]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][12]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][11]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][10]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][9]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][8]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][7]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][6]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][5]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][4]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][3]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][2]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][1]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[row][0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 832.941 ; gain = 626.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin convert_score_inst:high_score[26] to constant 0 [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:402]
WARNING: [Synth 8-3295] tying undriven pin convert_score_inst:high_score[25] to constant 0 [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:402]
WARNING: [Synth 8-3295] tying undriven pin convert_score_inst:high_score[24] to constant 0 [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:402]
WARNING: [Synth 8-3295] tying undriven pin convert_score_inst:high_score[23] to constant 0 [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:402]
WARNING: [Synth 8-3295] tying undriven pin convert_score_inst:high_score[22] to constant 0 [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:402]
WARNING: [Synth 8-3295] tying undriven pin convert_score_inst:high_score[21] to constant 0 [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:402]
WARNING: [Synth 8-3295] tying undriven pin convert_score_inst:high_score[20] to constant 0 [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:402]
WARNING: [Synth 8-3295] tying undriven pin convert_score_inst:high_score[19] to constant 0 [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:402]
WARNING: [Synth 8-3295] tying undriven pin convert_score_inst:high_score[18] to constant 0 [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:402]
WARNING: [Synth 8-3295] tying undriven pin convert_score_inst:high_score[17] to constant 0 [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:402]
WARNING: [Synth 8-3295] tying undriven pin convert_score_inst:high_score[16] to constant 0 [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:402]
WARNING: [Synth 8-3295] tying undriven pin convert_score_inst:high_score[15] to constant 0 [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:402]
WARNING: [Synth 8-3295] tying undriven pin convert_score_inst:high_score[14] to constant 0 [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:402]
WARNING: [Synth 8-3295] tying undriven pin convert_score_inst:high_score[13] to constant 0 [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:402]
WARNING: [Synth 8-3295] tying undriven pin convert_score_inst:high_score[12] to constant 0 [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:402]
WARNING: [Synth 8-3295] tying undriven pin convert_score_inst:high_score[11] to constant 0 [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:402]
WARNING: [Synth 8-3295] tying undriven pin convert_score_inst:high_score[10] to constant 0 [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:402]
WARNING: [Synth 8-3295] tying undriven pin convert_score_inst:high_score[9] to constant 0 [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:402]
WARNING: [Synth 8-3295] tying undriven pin convert_score_inst:high_score[8] to constant 0 [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:402]
WARNING: [Synth 8-3295] tying undriven pin convert_score_inst:high_score[7] to constant 0 [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:402]
WARNING: [Synth 8-3295] tying undriven pin convert_score_inst:high_score[6] to constant 0 [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:402]
WARNING: [Synth 8-3295] tying undriven pin convert_score_inst:high_score[5] to constant 0 [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:402]
WARNING: [Synth 8-3295] tying undriven pin convert_score_inst:high_score[4] to constant 0 [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:402]
WARNING: [Synth 8-3295] tying undriven pin convert_score_inst:high_score[3] to constant 0 [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:402]
WARNING: [Synth 8-3295] tying undriven pin convert_score_inst:high_score[2] to constant 0 [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:402]
WARNING: [Synth 8-3295] tying undriven pin convert_score_inst:high_score[1] to constant 0 [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:402]
WARNING: [Synth 8-3295] tying undriven pin convert_score_inst:high_score[0] to constant 0 [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:402]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 832.941 ; gain = 626.012
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_pixel' instantiated as 'clk_wiz_pixel_inst' [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/top_module.sv:101]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Redware/System-Snake/snake_project/snake_project.runs/synth_1/.Xil/Vivado-25136-VITOR-VAIO/dcp/clk_wiz_pixel_in_context.xdc] for cell 'clk_wiz_pixel_inst'
Finished Parsing XDC File [C:/Users/Redware/System-Snake/snake_project/snake_project.runs/synth_1/.Xil/Vivado-25136-VITOR-VAIO/dcp/clk_wiz_pixel_in_context.xdc] for cell 'clk_wiz_pixel_inst'
Parsing XDC File [C:/Users/Redware/System-Snake/snake_project.srcs/constrs_1/new/nexysddr_master.xdc]
Finished Parsing XDC File [C:/Users/Redware/System-Snake/snake_project.srcs/constrs_1/new/nexysddr_master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Redware/System-Snake/snake_project.srcs/constrs_1/new/nexysddr_master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Redware/System-Snake/snake_project/snake_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Redware/System-Snake/snake_project/snake_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1067.043 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:41 ; elapsed = 00:01:50 . Memory (MB): peak = 1067.043 ; gain = 860.113
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
Applied set_property IO_BUFFER_TYPE = NONE for raw_clock. (constraint file  C:/Users/Redware/System-Snake/snake_project/snake_project.runs/synth_1/.Xil/Vivado-25136-VITOR-VAIO/dcp/clk_wiz_pixel_in_context.xdc, line 3).
Applied set_property DONT_TOUCH = true for clk_wiz_pixel_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:41 ; elapsed = 00:01:51 . Memory (MB): peak = 1067.043 ; gain = 860.113
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "down_clock" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "check_counters" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "check_counters" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "check_counters" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "block_counters" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "block_counters" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "block_counters" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "block_counters" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "position" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "position" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "request\.valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "random\.ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "current_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "current_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "value_to_get" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buff_0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "down_clock" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "digit_pointer" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "digits" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "digits_buff_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "digits_buff_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "digits_buff_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "digits_buff_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "digits_buff_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "digits_buff_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "digits_buff_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "digits_buff_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "current_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "current_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "score_buff" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "toggle" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "digits_pointer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "current_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dividend_intf\.ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "quotient_intf\.valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "O0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "O1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:213]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Redware/System-Snake/snake_project.srcs/sources_1/new/snake_source.sv:213]
INFO: [Synth 8-802] inferred FSM for state register 'current_game_state_reg' in module 'snake_controller_module'
INFO: [Synth 8-5545] ROM "snake_body_reg[0][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[1][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[2][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[3][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[4][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[5][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[6][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[7][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[8][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[9][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[10][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[11][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[12][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[13][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[14][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[15][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[16][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[17][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[18][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[19][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[20][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[21][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[22][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[23][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[24][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[25][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[26][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[27][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[28][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[29][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[30][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[31][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[32][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[33][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[34][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[35][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[36][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[37][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[38][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[39][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[40][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[41][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[42][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[43][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[44][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[45][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[46][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[47][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[48][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[49][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[50][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[51][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[52][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[53][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[54][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[55][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[56][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[57][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[58][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[59][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[60][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[61][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[62][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_body_reg[63][col]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "wall_collision" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wall_collision" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wall_collision" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wall_collision" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "current_game_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_game_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_game_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_game_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_game_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_game_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          CGS_INITIALIZE |                              000 | 00000000000000000000000000000000
      CGS_WAIT_FOR_START |                              001 | 00000000000000000000000000000001
      CGS_GENERATE_SNACK |                              010 | 00000000000000000000000000000010
                CGS_DRAW |                              011 | 00000000000000000000000000000011
          CSG_MOVE_SNAKE |                              100 | 00000000000000000000000000000100
     CSG_COLLISION_CHECK |                              101 | 00000000000000000000000000000101
            CGS_GAME_END |                              110 | 00000000000000000000000000000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_game_state_reg' using encoding 'sequential' in module 'snake_controller_module'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:03 ; elapsed = 00:04:24 . Memory (MB): peak = 1130.016 ; gain = 923.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |snake_controller_module__GB0  |           1|     42126|
|2     |snake_controller_module__GB1  |           1|     13920|
|3     |snake_controller_module__GB2  |           1|     16530|
|4     |snake_controller_module__GB3  |           1|     20880|
|5     |snake_controller_module__GB4  |           1|     26100|
|6     |snake_controller_module__GB5  |           1|     33060|
|7     |snake_controller_module__GB6  |           1|     37800|
|8     |snake_controller_module__GB7  |           1|     51079|
|9     |snake_controller_module__GB8  |           1|     63224|
|10    |snake_controller_module__GB9  |           1|     62640|
|11    |snake_controller_module__GB10 |           1|     16530|
|12    |snake_controller_module__GB11 |           1|     59560|
|13    |snake_controller_module__GB12 |           1|     11703|
|14    |snake_controller_module__GB13 |           1|     25780|
|15    |snake_controller_module__GB14 |           1|     62640|
|16    |snake_controller_module__GB15 |           1|     15660|
|17    |snake_controller_module__GB16 |           1|     20010|
|18    |snake_controller_module__GB17 |           1|     25230|
|19    |snake_controller_module__GB18 |           1|     60589|
|20    |snake_controller_module__GB19 |           1|     14790|
|21    |snake_controller_module__GB20 |           1|     18270|
|22    |snake_controller_module__GB21 |           1|     14958|
|23    |snake_controller_module__GB22 |           1|     17610|
|24    |snake_controller_module__GB23 |           1|     31374|
|25    |snake_controller_module__GB24 |           1|     39234|
|26    |snake_controller_module__GB25 |           1|     67233|
|27    |snake_controller_module__GB26 |           1|     16600|
|28    |snake_controller_module__GB27 |           1|     21750|
|29    |snake_controller_module__GB28 |           1|     24360|
|30    |snake_controller_module__GB29 |           1|     32676|
|31    |snake_controller_module__GB30 |           1|     41184|
|32    |snake_controller_module__GB31 |           1|     55450|
|33    |snake_controller_module__GB32 |           1|     15660|
|34    |snake_controller_module__GB33 |           1|     20010|
|35    |snake_controller_module__GB34 |           1|     25396|
|36    |snake_controller_module__GB35 |           1|     32396|
|37    |snake_controller_module__GB36 |           1|     40309|
|38    |snake_controller_module__GB37 |           1|     56956|
|39    |top_module__GC0               |           1|     52293|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 15    
	   2 Input     27 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 15    
	               27 Bit    Registers := 6     
	               16 Bit    Registers := 9     
	                8 Bit    Registers := 141   
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 20    
	                2 Bit    Registers := 2402  
	                1 Bit    Registers := 27    
+---Multipliers : 
	                14x27  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 24    
	   4 Input     32 Bit        Muxes := 5     
	   7 Input     32 Bit        Muxes := 5     
	   2 Input     27 Bit        Muxes := 7     
	   7 Input     27 Bit        Muxes := 1     
	   4 Input     27 Bit        Muxes := 3     
	   7 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 12    
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   7 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 3     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	  28 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 11    
	   7 Input      2 Bit        Muxes := 1203  
	   2 Input      1 Bit        Muxes := 4019  
	   4 Input      1 Bit        Muxes := 1297  
	   3 Input      1 Bit        Muxes := 64    
	   8 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1280  
	  10 Input      1 Bit        Muxes := 7     
	  12 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module snake_controller_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     27 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               27 Bit    Registers := 2     
	                8 Bit    Registers := 132   
	                2 Bit    Registers := 2402  
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   4 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 5     
	   2 Input     27 Bit        Muxes := 1     
	   7 Input     27 Bit        Muxes := 1     
	   7 Input     20 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	  28 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   7 Input      2 Bit        Muxes := 1203  
	   2 Input      1 Bit        Muxes := 3954  
	   4 Input      1 Bit        Muxes := 1273  
	   3 Input      1 Bit        Muxes := 63    
	   8 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1280  
Module step_down_clock_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vga_controller_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module snake_painter_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module acquire_random_position 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module lfsr16_module 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module sample_pushbutton_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module step_down_clock_module__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bcd_to_ssegment_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 7     
Module convert_score_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               27 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 16    
	                1 Bit    Registers := 3     
+---Multipliers : 
	                14x27  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 3     
	   4 Input     27 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   4 Input      1 Bit        Muxes := 18    
Module divide_by_constant 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 3     
	   4 Input     27 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module PS2Receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:04:20 ; elapsed = 00:04:41 . Memory (MB): peak = 1130.016 ; gain = 923.086
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "wall_collision" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wall_collision" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wall_collision" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "digits_pointer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "score_buff" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "current_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][31]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][30]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][29]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][28]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][27]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][26]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][25]
WARNING: [Synth 8-3331] design snake_painter_module has unconnected port vga_inter\.counters[col][24]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:05:15 ; elapsed = 00:05:38 . Memory (MB): peak = 1130.016 ; gain = 923.086
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:05:15 ; elapsed = 00:05:38 . Memory (MB): peak = 1130.016 ; gain = 923.086

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |snake_controller_module__GB0  |           1|     37379|
|2     |snake_controller_module__GB1  |           1|       870|
|3     |snake_controller_module__GB2  |           1|       870|
|4     |snake_controller_module__GB3  |           1|       870|
|5     |snake_controller_module__GB4  |           1|       870|
|6     |snake_controller_module__GB5  |           1|       870|
|7     |snake_controller_module__GB6  |           1|      1260|
|8     |snake_controller_module__GB7  |           1|      1999|
|9     |snake_controller_module__GB8  |           1|      2204|
|10    |snake_controller_module__GB9  |           1|       870|
|11    |snake_controller_module__GB10 |           1|       870|
|12    |snake_controller_module__GB11 |           1|      2020|
|13    |snake_controller_module__GB12 |           1|      1833|
|14    |snake_controller_module__GB13 |           1|      2290|
|15    |snake_controller_module__GB14 |           1|       870|
|16    |snake_controller_module__GB15 |           1|       870|
|17    |snake_controller_module__GB16 |           1|       870|
|18    |snake_controller_module__GB17 |           1|       870|
|19    |snake_controller_module__GB18 |           1|      5779|
|20    |snake_controller_module__GB19 |           1|       870|
|21    |snake_controller_module__GB20 |           1|       870|
|22    |snake_controller_module__GB21 |           1|      1038|
|23    |snake_controller_module__GB22 |           1|      1080|
|24    |snake_controller_module__GB23 |           1|       924|
|25    |snake_controller_module__GB24 |           1|       954|
|26    |snake_controller_module__GB25 |           1|      5463|
|27    |snake_controller_module__GB26 |           1|       940|
|28    |snake_controller_module__GB27 |           1|       870|
|29    |snake_controller_module__GB28 |           1|       870|
|30    |snake_controller_module__GB29 |           1|      1356|
|31    |snake_controller_module__GB30 |           1|      2034|
|32    |snake_controller_module__GB31 |           1|     15494|
|33    |snake_controller_module__GB32 |           1|       870|
|34    |snake_controller_module__GB33 |           1|       870|
|35    |snake_controller_module__GB34 |           1|      1036|
|36    |snake_controller_module__GB35 |           1|      1076|
|37    |snake_controller_module__GB36 |           1|      2029|
|38    |snake_controller_module__GB37 |           1|      3886|
|39    |top_module__GC0               |           1|     18042|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'pc_reg[2]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_reg[3]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_reg[4]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_reg[5]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_reg[6]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_reg[7]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_reg[8]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_reg[9]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_reg[10]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_reg[11]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_reg[12]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_reg[13]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_reg[14]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_reg[15]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_reg[16]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_reg[17]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_reg[18]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_reg[19]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_reg[20]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_reg[21]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_reg[22]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_reg[23]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_reg[24]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_reg[25]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_reg[26]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_reg[27]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_reg[28]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_reg[29]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_reg[30]' (FDCE) to 'pc_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\high_score_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\high_score_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\high_score_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\high_score_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\high_score_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\high_score_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\high_score_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\high_score_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\high_score_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\high_score_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\high_score_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\high_score_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\high_score_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\high_score_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\high_score_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\high_score_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\high_score_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\high_score_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\high_score_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\high_score_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\high_score_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\high_score_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\high_score_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\high_score_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\high_score_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\high_score_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\high_score_reg[26] )
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[19]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[18]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[17]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[23]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[22]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[21]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[20]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[29]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[28]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[31]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[30]'
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[30]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[25]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[24]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[27]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[26]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[4]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[2]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[3]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[8]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[7]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[6]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[5]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[14]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[13]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[16]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[15]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[10]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[9]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'score_inst/divide_by_ten_inst/current_state_reg[12]' (FDCE) to 'score_inst/divide_by_ten_inst/current_state_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score_inst/divide_by_ten_inst /\current_state_reg[11] )
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[19]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[18]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[17]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[23]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[22]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[21]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[20]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[29]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[28]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[31]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[30]'
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[30]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[25]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[24]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[27]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[26]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[4]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[2]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[3]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[8]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[7]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[6]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[5]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[14]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[13]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[16]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[15]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[10]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[9]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'score_inst/convert_score_inst/current_state_reg[12]' (FDRE) to 'score_inst/convert_score_inst/current_state_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score_inst/convert_score_inst /\current_state_reg[11] )
INFO: [Synth 8-3886] merging instance 'acquire_random_position_inst/value_to_get_reg[30]' (FDCE) to 'acquire_random_position_inst/value_to_get_reg[31]'
INFO: [Synth 8-3886] merging instance 'acquire_random_position_inst/value_to_get_reg[31]' (FDCE) to 'acquire_random_position_inst/value_to_get_reg[29]'
INFO: [Synth 8-3886] merging instance 'acquire_random_position_inst/value_to_get_reg[29]' (FDCE) to 'acquire_random_position_inst/value_to_get_reg[28]'
INFO: [Synth 8-3886] merging instance 'acquire_random_position_inst/value_to_get_reg[28]' (FDCE) to 'acquire_random_position_inst/value_to_get_reg[27]'
INFO: [Synth 8-3886] merging instance 'acquire_random_position_inst/value_to_get_reg[27]' (FDCE) to 'acquire_random_position_inst/value_to_get_reg[26]'
INFO: [Synth 8-3886] merging instance 'acquire_random_position_inst/value_to_get_reg[26]' (FDCE) to 'acquire_random_position_inst/value_to_get_reg[25]'
INFO: [Synth 8-3886] merging instance 'acquire_random_position_inst/value_to_get_reg[25]' (FDCE) to 'acquire_random_position_inst/value_to_get_reg[24]'
INFO: [Synth 8-3886] merging instance 'acquire_random_position_inst/value_to_get_reg[24]' (FDCE) to 'acquire_random_position_inst/value_to_get_reg[23]'
INFO: [Synth 8-3886] merging instance 'acquire_random_position_inst/value_to_get_reg[23]' (FDCE) to 'acquire_random_position_inst/value_to_get_reg[22]'
INFO: [Synth 8-3886] merging instance 'acquire_random_position_inst/value_to_get_reg[22]' (FDCE) to 'acquire_random_position_inst/value_to_get_reg[21]'
INFO: [Synth 8-3886] merging instance 'acquire_random_position_inst/value_to_get_reg[21]' (FDCE) to 'acquire_random_position_inst/value_to_get_reg[20]'
INFO: [Synth 8-3886] merging instance 'acquire_random_position_inst/value_to_get_reg[20]' (FDCE) to 'acquire_random_position_inst/value_to_get_reg[19]'
INFO: [Synth 8-3886] merging instance 'acquire_random_position_inst/value_to_get_reg[19]' (FDCE) to 'acquire_random_position_inst/value_to_get_reg[18]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acquire_random_position_inst/\value_to_get_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acquire_random_position_inst/\current_state_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\score_inst/bcd_to_ssegment_inst/ssegment_reg[dp] )
WARNING: [Synth 8-3332] Sequential element (vga_pixel_reg[red][6]) is unused and will be removed from module snake_painter_module.
WARNING: [Synth 8-3332] Sequential element (vga_pixel_reg[red][4]) is unused and will be removed from module snake_painter_module.
WARNING: [Synth 8-3332] Sequential element (vga_pixel_reg[red][3]) is unused and will be removed from module snake_painter_module.
WARNING: [Synth 8-3332] Sequential element (vga_pixel_reg[red][2]) is unused and will be removed from module snake_painter_module.
WARNING: [Synth 8-3332] Sequential element (vga_pixel_reg[red][1]) is unused and will be removed from module snake_painter_module.
WARNING: [Synth 8-3332] Sequential element (vga_pixel_reg[red][0]) is unused and will be removed from module snake_painter_module.
WARNING: [Synth 8-3332] Sequential element (vga_pixel_reg[green][5]) is unused and will be removed from module snake_painter_module.
WARNING: [Synth 8-3332] Sequential element (vga_pixel_reg[green][4]) is unused and will be removed from module snake_painter_module.
WARNING: [Synth 8-3332] Sequential element (vga_pixel_reg[green][3]) is unused and will be removed from module snake_painter_module.
WARNING: [Synth 8-3332] Sequential element (vga_pixel_reg[green][2]) is unused and will be removed from module snake_painter_module.
WARNING: [Synth 8-3332] Sequential element (vga_pixel_reg[green][1]) is unused and will be removed from module snake_painter_module.
WARNING: [Synth 8-3332] Sequential element (vga_pixel_reg[green][0]) is unused and will be removed from module snake_painter_module.
WARNING: [Synth 8-3332] Sequential element (vga_pixel_reg[blue][6]) is unused and will be removed from module snake_painter_module.
WARNING: [Synth 8-3332] Sequential element (vga_pixel_reg[blue][5]) is unused and will be removed from module snake_painter_module.
WARNING: [Synth 8-3332] Sequential element (vga_pixel_reg[blue][4]) is unused and will be removed from module snake_painter_module.
WARNING: [Synth 8-3332] Sequential element (vga_pixel_reg[blue][3]) is unused and will be removed from module snake_painter_module.
WARNING: [Synth 8-3332] Sequential element (vga_pixel_reg[blue][2]) is unused and will be removed from module snake_painter_module.
WARNING: [Synth 8-3332] Sequential element (vga_pixel_reg[blue][1]) is unused and will be removed from module snake_painter_module.
WARNING: [Synth 8-3332] Sequential element (vga_pixel_reg[blue][0]) is unused and will be removed from module snake_painter_module.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[31]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[30]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[29]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[28]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[27]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[26]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[25]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[24]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[23]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[22]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[21]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[20]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[19]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[18]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[17]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[16]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[15]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[14]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[13]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[12]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[11]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[10]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[9]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[8]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[7]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[6]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[5]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[4]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[3]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[2]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[1]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[31]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[30]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[29]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[28]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[27]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[26]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[25]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[24]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[23]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[22]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[21]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[20]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[19]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[18]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[17]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[16]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[15]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[14]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[13]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[12]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[11]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[10]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[9]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[8]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[7]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[6]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[5]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[4]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[3]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[2]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (value_to_get_reg[1]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (data_reg[15]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (data_reg[14]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (data_reg[13]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (data_reg[12]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (data_reg[11]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (data_reg[10]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (data_reg[9]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (data_reg[8]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (data_reg[7]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (data_reg[6]) is unused and will be removed from module acquire_random_position.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[31]) is unused and will be removed from module convert_score_module.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[30]) is unused and will be removed from module convert_score_module.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[29]) is unused and will be removed from module convert_score_module.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[28]) is unused and will be removed from module convert_score_module.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[27]) is unused and will be removed from module convert_score_module.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[26]) is unused and will be removed from module convert_score_module.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[25]) is unused and will be removed from module convert_score_module.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[24]) is unused and will be removed from module convert_score_module.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[23]) is unused and will be removed from module convert_score_module.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:07:01 ; elapsed = 00:07:24 . Memory (MB): peak = 1143.164 ; gain = 936.234
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:07:01 ; elapsed = 00:07:24 . Memory (MB): peak = 1143.164 ; gain = 936.234

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |snake_controller_module__GB0  |           1|     14975|
|2     |snake_controller_module__GB1  |           1|        29|
|3     |snake_controller_module__GB2  |           1|        29|
|4     |snake_controller_module__GB3  |           1|        29|
|5     |snake_controller_module__GB4  |           1|        29|
|6     |snake_controller_module__GB5  |           1|        29|
|7     |snake_controller_module__GB6  |           1|       355|
|8     |snake_controller_module__GB7  |           1|       169|
|9     |snake_controller_module__GB8  |           1|       370|
|10    |snake_controller_module__GB9  |           1|        29|
|11    |snake_controller_module__GB10 |           1|        29|
|12    |snake_controller_module__GB11 |           1|       194|
|13    |snake_controller_module__GB12 |           1|        58|
|14    |snake_controller_module__GB13 |           1|       739|
|15    |snake_controller_module__GB14 |           1|        29|
|16    |snake_controller_module__GB15 |           1|        29|
|17    |snake_controller_module__GB16 |           1|        29|
|18    |snake_controller_module__GB17 |           1|        29|
|19    |snake_controller_module__GB18 |           1|      2124|
|20    |snake_controller_module__GB19 |           1|        29|
|21    |snake_controller_module__GB20 |           1|        29|
|22    |snake_controller_module__GB21 |           1|       170|
|23    |snake_controller_module__GB22 |           1|       205|
|24    |snake_controller_module__GB23 |           1|        76|
|25    |snake_controller_module__GB24 |           1|       101|
|26    |snake_controller_module__GB25 |           1|      2174|
|27    |snake_controller_module__GB26 |           1|        77|
|28    |snake_controller_module__GB27 |           1|        29|
|29    |snake_controller_module__GB28 |           1|        29|
|30    |snake_controller_module__GB29 |           1|       311|
|31    |snake_controller_module__GB30 |           1|       652|
|32    |snake_controller_module__GB31 |           1|      7798|
|33    |snake_controller_module__GB32 |           1|        29|
|34    |snake_controller_module__GB33 |           1|        29|
|35    |snake_controller_module__GB34 |           1|       154|
|36    |snake_controller_module__GB35 |           1|       170|
|37    |snake_controller_module__GB36 |           1|       133|
|38    |snake_controller_module__GB37 |           1|       664|
|39    |top_module__GC0               |           1|      5622|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_pixel_inst/clk_out1' to pin 'clk_wiz_pixel_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5820] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:13 ; elapsed = 00:07:37 . Memory (MB): peak = 1143.164 ; gain = 936.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:21 ; elapsed = 00:07:45 . Memory (MB): peak = 1143.164 ; gain = 936.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |snake_controller_module__GB0  |           1|     13850|
|2     |snake_controller_module__GB6  |           1|       326|
|3     |snake_controller_module__GB7  |           1|       135|
|4     |snake_controller_module__GB8  |           1|       292|
|5     |snake_controller_module__GB11 |           1|       148|
|6     |snake_controller_module__GB12 |           1|        27|
|7     |snake_controller_module__GB13 |           1|       710|
|8     |snake_controller_module__GB18 |           1|      2095|
|9     |snake_controller_module__GB21 |           1|       141|
|10    |snake_controller_module__GB22 |           1|       176|
|11    |snake_controller_module__GB23 |           1|        40|
|12    |snake_controller_module__GB24 |           1|        71|
|13    |snake_controller_module__GB25 |           1|      2145|
|14    |snake_controller_module__GB26 |           1|        48|
|15    |snake_controller_module__GB29 |           1|       282|
|16    |snake_controller_module__GB30 |           1|       623|
|17    |snake_controller_module__GB31 |           1|      7768|
|18    |snake_controller_module__GB34 |           1|       122|
|19    |snake_controller_module__GB35 |           1|       138|
|20    |snake_controller_module__GB36 |           1|       103|
|21    |snake_controller_module__GB37 |           1|       635|
|22    |top_module__GC0               |           1|      5736|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:32 ; elapsed = 00:07:56 . Memory (MB): peak = 1143.164 ; gain = 936.234
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:07:32 ; elapsed = 00:07:56 . Memory (MB): peak = 1143.164 ; gain = 936.234

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |snake_controller_module__GB0 |           1|      9902|
+------+-----------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:07:32 ; elapsed = 00:07:56 . Memory (MB): peak = 1143.164 ; gain = 936.234
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:49 ; elapsed = 00:08:13 . Memory (MB): peak = 1143.164 ; gain = 936.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:49 ; elapsed = 00:08:13 . Memory (MB): peak = 1143.164 ; gain = 936.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:51 ; elapsed = 00:08:15 . Memory (MB): peak = 1143.164 ; gain = 936.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:51 ; elapsed = 00:08:15 . Memory (MB): peak = 1143.164 ; gain = 936.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:59 ; elapsed = 00:08:23 . Memory (MB): peak = 1143.164 ; gain = 936.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:59 ; elapsed = 00:08:23 . Memory (MB): peak = 1143.164 ; gain = 936.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_module  | lfsr16_inst/lfsr_reg[5] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_pixel |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |clk_wiz_pixel |     1|
|2     |BUFG          |     4|
|3     |CARRY4        |   250|
|4     |LUT1          |   431|
|5     |LUT2          |   776|
|6     |LUT3          |  2801|
|7     |LUT4          |  1283|
|8     |LUT5          |   639|
|9     |LUT6          |  5768|
|10    |MUXF7         |   402|
|11    |MUXF8         |   198|
|12    |SRL16E        |     1|
|13    |FDRE          |  6754|
|14    |FDSE          |     5|
|15    |IBUF          |     6|
|16    |OBUF          |    30|
+------+--------------+------+

Report Instance Areas: 
+------+-------------------------------+---------------------------------------+------+
|      |Instance                       |Module                                 |Cells |
+------+-------------------------------+---------------------------------------+------+
|1     |top                            |                                       | 19349|
|2     |  acquire_random_position_inst |acquire_random_position                |    66|
|3     |  keyboard                     |PS2Receiver                            |   101|
|4     |    debounce                   |debouncer                              |    37|
|5     |  lfsr16_inst                  |lfsr16_module                          |    30|
|6     |  sample_pushbutton_inst       |sample_pushbutton_module               |   102|
|7     |  score_inst                   |score_module                           |   835|
|8     |    bcd_to_ssegment_inst       |bcd_to_ssegment_module                 |   104|
|9     |    convert_score_inst         |convert_score_module                   |   484|
|10    |    divide_by_ten_inst         |divide_by_constant                     |   162|
|11    |    step_down_clock_inst       |step_down_clock_module__parameterized0 |    83|
|12    |  snake_controller_inst        |snake_controller_module                | 17369|
|13    |  snake_painter_inst           |snake_painter_module                   |   386|
|14    |  step_down_clock_inst         |step_down_clock_module                 |    83|
|15    |  vga_controller_inst          |vga_controller_module                  |   336|
+------+-------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:59 ; elapsed = 00:08:23 . Memory (MB): peak = 1143.164 ; gain = 936.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 164 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:25 ; elapsed = 00:08:02 . Memory (MB): peak = 1143.164 ; gain = 643.875
Synthesis Optimization Complete : Time (s): cpu = 00:07:59 ; elapsed = 00:08:29 . Memory (MB): peak = 1143.164 ; gain = 936.234
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_module' is not ideal for floorplanning, since the cellview 'snake_controller_module' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 13 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
339 Infos, 238 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:00 ; elapsed = 00:08:26 . Memory (MB): peak = 1143.164 ; gain = 886.406
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.269 . Memory (MB): peak = 1143.164 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 17 13:35:51 2017...
