INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/SR_latch/SR_latch.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/SR_latch/SR_latch.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
