#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Dec  8 22:05:36 2024
# Process ID: 1136
# Current directory: D:/VivadoCode/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15464 D:\VivadoCode\CPU_CDE2\mycpu_verify\run_vivado\mycpu_prj1\mycpu.xpr
# Log file: D:/VivadoCode/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/vivado.log
# Journal file: D:/VivadoCode/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivadoCode/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 10
WARNING: [HDL 9-3756] overwriting previous definition of module 'regfile' [D:/VivadoCode/cdp_ede_local-master/minicpu_env/miniCPU/regfile.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'decoder_2_4' [D:/VivadoCode/cdp_ede_local-master/minicpu_env/miniCPU/tools.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'decoder_4_16' [D:/VivadoCode/cdp_ede_local-master/minicpu_env/miniCPU/tools.v:14]
WARNING: [HDL 9-3756] overwriting previous definition of module 'decoder_5_32' [D:/VivadoCode/cdp_ede_local-master/minicpu_env/miniCPU/tools.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'decoder_6_64' [D:/VivadoCode/cdp_ede_local-master/minicpu_env/miniCPU/tools.v:40]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'regfile()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/myCPU/regfile.v
	(Active) Duplicate found at line 1 of file D:/VivadoCode/cdp_ede_local-master/minicpu_env/miniCPU/regfile.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'decoder_2_4()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/myCPU/tools.v
	(Active) Duplicate found at line 1 of file D:/VivadoCode/cdp_ede_local-master/minicpu_env/miniCPU/tools.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'decoder_4_16()' found in library 'xil_defaultlib'
Duplicate found at line 14 of file D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/myCPU/tools.v
	(Active) Duplicate found at line 14 of file D:/VivadoCode/cdp_ede_local-master/minicpu_env/miniCPU/tools.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'decoder_5_32()' found in library 'xil_defaultlib'
Duplicate found at line 27 of file D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/myCPU/tools.v
	(Active) Duplicate found at line 27 of file D:/VivadoCode/cdp_ede_local-master/minicpu_env/miniCPU/tools.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'decoder_6_64()' found in library 'xil_defaultlib'
Duplicate found at line 40 of file D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/myCPU/tools.v
	(Active) Duplicate found at line 40 of file D:/VivadoCode/cdp_ede_local-master/minicpu_env/miniCPU/tools.v
[Sun Dec  8 22:06:05 2024] Launched synth_1...
Run output will be captured here: D:/VivadoCode/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoCode/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/VivadoCode/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoCode/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoCode/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoCode/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol inst_sram_we, assumed default net type wire [D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:140]
INFO: [VRFC 10-2458] undeclared symbol inst_b, assumed default net type wire [D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:182]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoCode/cdp_ede_local-master/minicpu_env/miniCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2458] undeclared symbol btn_key_row, assumed default net type wire [D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:87]
INFO: [VRFC 10-2458] undeclared symbol btn_step, assumed default net type wire [D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoCode/cdp_ede_local-master/minicpu_env/miniCPU/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_2_4
INFO: [VRFC 10-311] analyzing module decoder_4_16
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoCode/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoCode/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:173]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:205]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'btn_key_row' [D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'btn_step' [D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_4_16
Compiling module xil_defaultlib.decoder_2_4
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mycpu_top
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "D:/VivadoCode/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/VivadoCode/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec  8 22:06:24 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 853.117 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoCode/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 900.945 ; gain = 53.289
run all
==============================================================
Test begin!
WARNING in tb_top.soc_lite.data_ram.inst at time              2025000 ns: 
Reading from out-of-range address. Max address in tb_top.soc_lite.data_ram.inst is        1023
----[   5105 ns] Number 8'd01 Functional Test Point PASS!!!
----[  13615 ns] Number 8'd02 Functional Test Point PASS!!!
----[  17905 ns] Number 8'd03 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0x1c005c98
----[  25135 ns] Number 8'd04 Functional Test Point PASS!!!
----[  26365 ns] Number 8'd05 Functional Test Point PASS!!!
----[  31035 ns] Number 8'd06 Functional Test Point PASS!!!
        [  32000 ns] Test is running, debug_wb_pc = 0x1c00429c
----[  35385 ns] Number 8'd07 Functional Test Point PASS!!!
----[  39255 ns] Number 8'd08 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0x1c008ccc
----[  43045 ns] Number 8'd09 Functional Test Point PASS!!!
----[  47795 ns] Number 8'd10 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0x1c00189c
----[  52025 ns] Number 8'd11 Functional Test Point PASS!!!
----[  54635 ns] Number 8'd12 Functional Test Point PASS!!!
----[  57245 ns] Number 8'd13 Functional Test Point PASS!!!
        [  62000 ns] Test is running, debug_wb_pc = 0x1c001fc8
----[  63595 ns] Number 8'd14 Functional Test Point PASS!!!
----[  69625 ns] Number 8'd15 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0x1c002fb8
----[  81935 ns] Number 8'd16 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0x1c0004ec
----[  90675 ns] Number 8'd17 Functional Test Point PASS!!!
        [  92000 ns] Test is running, debug_wb_pc = 0x1c00a524
----[  97705 ns] Number 8'd18 Functional Test Point PASS!!!
        [ 102000 ns] Test is running, debug_wb_pc = 0x1c006c60
        [ 112000 ns] Test is running, debug_wb_pc = 0x1c007d50
----[ 114055 ns] Number 8'd19 Functional Test Point PASS!!!
----[ 121925 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0x1c0004f0
==============================================================
Test end!
----PASS!!!
$finish called at time : 122275 ns : File "D:/VivadoCode/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 269
reset_run synth_1
close_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Simtcl 6-16] Simulation closed
INFO: [Common 17-344] 'close_sim' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 22:06:47 2024...
