#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 4;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001016510 .scope module, "test" "test" 2 3;
 .timescale -4 -4;
v0000000001072ff0_0 .var "dummy", 0 0;
v0000000001073630_0 .var "dumpfile_path", 512 0;
v0000000001072f50_0 .var "w", 0 0;
L_00000000010748d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_000000000101c5a8 .resolv tri, v0000000001072a50_0, L_00000000010748d8;
v0000000001072c30_0 .net8 "z", 0 0, RS_000000000101c5a8;  2 drivers
S_00000000010166a0 .scope module, "Ej_2" "seq_detector" 2 10, 3 1 0, S_0000000001016510;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "w";
    .port_info 1 /OUTPUT 1 "z";
L_000000000100ee40 .functor NOT 1, v0000000001072f50_0, C4<0>, C4<0>, C4<0>;
L_000000000100ef20 .functor AND 1, L_000000000100ee40, v000000000100c670_0, C4<1>, C4<1>;
L_000000000100ef90 .functor NOT 1, v000000000100c5d0_0, C4<0>, C4<0>, C4<0>;
L_000000000100f000 .functor AND 1, L_000000000100ef20, L_000000000100ef90, C4<1>, C4<1>;
L_000000000100eba0 .functor NOT 1, v000000000100c670_0, C4<0>, C4<0>, C4<0>;
L_000000000100f070 .functor AND 1, v0000000001072f50_0, L_000000000100eba0, C4<1>, C4<1>;
L_000000000100f0e0 .functor AND 1, L_000000000100f070, v000000000100c5d0_0, C4<1>, C4<1>;
L_000000000100f150 .functor OR 1, L_000000000100f000, L_000000000100f0e0, C4<0>, C4<0>;
L_000000000100ecf0 .functor NOT 1, v000000000100c670_0, C4<0>, C4<0>, C4<0>;
L_000000000100ea50 .functor AND 1, v0000000001072f50_0, L_000000000100ecf0, C4<1>, C4<1>;
L_000000000100eac0 .functor NOT 1, v000000000100c5d0_0, C4<0>, C4<0>, C4<0>;
L_000000000100eb30 .functor AND 1, L_000000000100ea50, L_000000000100eac0, C4<1>, C4<1>;
L_000000000100ec80 .functor NOT 1, v0000000001072f50_0, C4<0>, C4<0>, C4<0>;
L_000000000100ec10 .functor AND 1, L_000000000100ec80, v000000000100c670_0, C4<1>, C4<1>;
L_000000000100ed60 .functor NOT 1, v000000000100c5d0_0, C4<0>, C4<0>, C4<0>;
L_00000000010bd030 .functor AND 1, L_000000000100ec10, L_000000000100ed60, C4<1>, C4<1>;
L_00000000010bcaf0 .functor OR 1, L_000000000100eb30, L_00000000010bd030, C4<0>, C4<0>;
L_00000000010bd7a0 .functor AND 1, v0000000001072f50_0, v000000000100c670_0, C4<1>, C4<1>;
L_00000000010bce70 .functor AND 1, L_00000000010bd7a0, v000000000100c5d0_0, C4<1>, C4<1>;
L_00000000010bcd20 .functor OR 1, L_00000000010bcaf0, L_00000000010bce70, C4<0>, C4<0>;
v000000000100c3f0_0 .net "Y1", 0 0, L_00000000010bcd20;  1 drivers
v000000000100ba90_0 .net "Y2", 0 0, L_000000000100f150;  1 drivers
v000000000100c490_0 .net *"_s0", 0 0, L_000000000100ee40;  1 drivers
v000000000100b8b0_0 .net *"_s10", 0 0, L_000000000100f070;  1 drivers
v000000000100c530_0 .net *"_s12", 0 0, L_000000000100f0e0;  1 drivers
v000000000100bb30_0 .net *"_s16", 0 0, L_000000000100ecf0;  1 drivers
v000000000100bc70_0 .net *"_s18", 0 0, L_000000000100ea50;  1 drivers
v000000000100bd10_0 .net *"_s2", 0 0, L_000000000100ef20;  1 drivers
v0000000001073ef0_0 .net *"_s20", 0 0, L_000000000100eac0;  1 drivers
v0000000001073f90_0 .net *"_s22", 0 0, L_000000000100eb30;  1 drivers
v0000000001072eb0_0 .net *"_s24", 0 0, L_000000000100ec80;  1 drivers
v0000000001074210_0 .net *"_s26", 0 0, L_000000000100ec10;  1 drivers
v0000000001074530_0 .net *"_s28", 0 0, L_000000000100ed60;  1 drivers
v0000000001073590_0 .net *"_s30", 0 0, L_00000000010bd030;  1 drivers
v0000000001073770_0 .net *"_s32", 0 0, L_00000000010bcaf0;  1 drivers
v0000000001073310_0 .net *"_s34", 0 0, L_00000000010bd7a0;  1 drivers
v00000000010734f0_0 .net *"_s36", 0 0, L_00000000010bce70;  1 drivers
v0000000001074030_0 .net *"_s4", 0 0, L_000000000100ef90;  1 drivers
v00000000010733b0_0 .net *"_s6", 0 0, L_000000000100f000;  1 drivers
v0000000001072cd0_0 .net *"_s8", 0 0, L_000000000100eba0;  1 drivers
v0000000001073450_0 .net "clk", 0 0, v000000000100c210_0;  1 drivers
v0000000001073b30_0 .net "w", 0 0, v0000000001072f50_0;  1 drivers
v0000000001074670_0 .net "y1", 0 0, v000000000100c5d0_0;  1 drivers
v00000000010736d0_0 .net "y2", 0 0, v000000000100c670_0;  1 drivers
v0000000001072a50_0 .var "z", 0 0;
E_000000000100dc80 .event edge, v000000000100c210_0;
S_000000000101b110 .scope module, "Clockers" "clock_gen" 3 6, 4 2 0, S_00000000010166a0;
 .timescale -4 -4;
    .port_info 0 /OUTPUT 1 "clk";
P_000000000100e840 .param/l "PERIOD" 0 4 4, +C4<00000000000000000000000000000010>;
v000000000100c210_0 .var "clk", 0 0;
S_000000000101b2a0 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 4 9, 4 9 0, S_000000000101b110;
 .timescale -4 -4;
S_000000000101a940 .scope module, "FFD1" "RisingEdge_DFlipFlop" 3 18, 5 1 0, S_00000000010166a0;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
v000000000100b9f0_0 .net "D", 0 0, L_00000000010bcd20;  alias, 1 drivers
v000000000100c5d0_0 .var "Q", 0 0;
v000000000100c2b0_0 .net "clk", 0 0, v000000000100c210_0;  alias, 1 drivers
E_000000000100da80 .event posedge, v000000000100c210_0;
S_000000000101aad0 .scope module, "FFD2" "RisingEdge_DFlipFlop" 3 19, 5 1 0, S_00000000010166a0;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
v000000000100bbd0_0 .net "D", 0 0, L_000000000100f150;  alias, 1 drivers
v000000000100c670_0 .var "Q", 0 0;
v000000000100b770_0 .net "clk", 0 0, v000000000100c210_0;  alias, 1 drivers
    .scope S_000000000101b110;
T_0 ;
    %fork t_1, S_000000000101b2a0;
    %jmp t_0;
    .scope S_000000000101b2a0;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000100c210_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000100c210_0, 0;
    %delay 1, 0;
    %end;
    .scope S_000000000101b110;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000101a940;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000100c5d0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000000000101a940;
T_2 ;
    %wait E_000000000100da80;
    %load/vec4 v000000000100b9f0_0;
    %assign/vec4 v000000000100c5d0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000101aad0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000100c670_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000000000101aad0;
T_4 ;
    %wait E_000000000100da80;
    %load/vec4 v000000000100bbd0_0;
    %assign/vec4 v000000000100c670_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000010166a0;
T_5 ;
    %wait E_000000000100dc80;
    %load/vec4 v0000000001073b30_0;
    %load/vec4 v0000000001074670_0;
    %and;
    %load/vec4 v00000000010736d0_0;
    %and;
    %store/vec4 v0000000001072a50_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000001016510;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001072f50_0, 0, 1;
    %pushi/vec4 3739936992, 0, 466;
    %concati/vec4 3941096684, 0, 32;
    %concati/vec4 25444, 0, 15;
    %store/vec4 v0000000001073630_0, 0, 513;
    %end;
    .thread T_6;
    .scope S_0000000001016510;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001072f50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001072f50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001072f50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001072f50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001072f50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001072f50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001072f50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001072f50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001072f50_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001072f50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001072f50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001072f50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001072f50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001072f50_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000000001016510;
T_8 ;
    %vpi_func 2 69 "$value$plusargs" 32, "VCD_PATH=%s", v0000000001073630_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0000000001072ff0_0, 0, 1;
    %vpi_call 2 70 "$dumpfile", v0000000001073630_0 {0 0 0};
    %vpi_call 2 71 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000001016510 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "test.v";
    "Ej_2.v";
    "clock.v";
    "RisingEdge_DFlipFlop.v";
