{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570810870817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570810870817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 11:21:10 2019 " "Processing started: Fri Oct 11 11:21:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570810870817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570810870817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_6 -c lab_6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_6 -c lab_6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570810870817 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570810872470 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570810872470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570810881808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570810881808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/testbench.sv" "" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570810881824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570810881824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" "" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570810881855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570810881855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file updated_ece385_lab6_provided_spring_2018/slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/SLC3_2.sv" "" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570810881886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570810881886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570810881917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570810881917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/register.sv 0 0 " "Found 0 design units, including 0 entities, in source file updated_ece385_lab6_provided_spring_2018/register.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570810881948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/memory_contents.sv" "" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/memory_contents.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570810882011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570810882011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/Mem2IO.sv" "" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570810882027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570810882027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/lab6_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/lab6_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_toplevel " "Found entity 1: lab6_toplevel" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570810882042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570810882042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/ISDU.sv" "" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570810882089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570810882089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/HexDriver.sv" "" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570810882104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570810882104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/datapath.sv 0 0 " "Found 0 design units, including 0 entities, in source file updated_ece385_lab6_provided_spring_2018/datapath.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570810882151 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_toplevel " "Elaborating entity \"lab6_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570810882307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:my_slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:my_slc\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "my_slc" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570810882354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:my_slc\|HexDriver:hex_driver3 " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:my_slc\|HexDriver:hex_driver3\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "hex_driver3" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570810882479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:my_slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:my_slc\|Mem2IO:memory_subsystem\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "memory_subsystem" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570810882588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate slc3:my_slc\|tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"slc3:my_slc\|tristate:tr0\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "tr0" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570810882635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:my_slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:my_slc\|ISDU:state_controller\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "state_controller" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570810882682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:my_test_memory " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:my_test_memory\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "my_test_memory" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570810882775 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actual_address test_memory.sv(42) " "Verilog HDL or VHDL warning at test_memory.sv(42): object \"actual_address\" assigned a value but never read" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" "" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570810882822 "|lab6_toplevel|test_memory:my_test_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:my_test_memory\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:my_test_memory\|memory_parser:parser\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" "parser" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570810882822 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570810884460 "|lab6_toplevel|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570810884460 "|lab6_toplevel|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570810884460 "|lab6_toplevel|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570810884460 "|lab6_toplevel|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570810884460 "|lab6_toplevel|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570810884460 "|lab6_toplevel|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570810884460 "|lab6_toplevel|ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_show\[9\] GND " "Pin \"state_show\[9\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570810884460 "|lab6_toplevel|state_show[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_show\[10\] GND " "Pin \"state_show\[10\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570810884460 "|lab6_toplevel|state_show[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "next_state_show\[9\] GND " "Pin \"next_state_show\[9\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570810884460 "|lab6_toplevel|next_state_show[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "next_state_show\[10\] GND " "Pin \"next_state_show\[10\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570810884460 "|lab6_toplevel|next_state_show[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570810884460 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570810884553 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570810885380 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570810886581 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570810886581 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1081 " "Implemented 1081 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570810887486 ""} { "Info" "ICUT_CUT_TM_OPINS" "183 " "Implemented 183 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570810887486 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1570810887486 ""} { "Info" "ICUT_CUT_TM_LCELLS" "862 " "Implemented 862 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570810887486 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570810887486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570810887579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 11:21:27 2019 " "Processing ended: Fri Oct 11 11:21:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570810887579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570810887579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570810887579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570810887579 ""}
