--------------------
Cycle:1

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
128:	4	16
--------------------
Cycle:2

Pre-Issue Buffer:
	Entry 0: 	[LW	R1, 128(R0)]
	Entry 1: 	[ADDI	R1, R1, #-8]
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010000000,10100000001000011111111111111000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
128:	4	16
--------------------
Cycle:3

Pre-Issue Buffer:
	Entry 0: 	[ADDI	R1, R1, #-8]
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 	[LW	R1, 128(R0)]
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010000000,10100000001000011111111111111000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
128:	4	16
--------------------
Cycle:4

Pre-Issue Buffer:
	Entry 0: 	[ADDI	R1, R1, #-8]
	Entry 1: 	[SW	R1, 128(R0)]
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 	[LW	R1, 128(R0)]
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010000000,10100000001000011111111111111000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10101100000000010000000010000000,10000100001000000000000000000010>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
128:	4	16
--------------------
Cycle:5

Pre-Issue Buffer:
	Entry 0: 	[ADDI	R1, R1, #-8]
	Entry 1: 	[SW	R1, 128(R0)]
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 	[LW	R1, 128(R0)]

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10001100000000010000000010000000,10100000001000011111111111111000>]
	Entry 1:[(1,0,4)<00000000000000000000000000000100,00000000000000000000000000010000>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10101100000000010000000010000000,10000100001000000000000000000010>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
128:	4	16
--------------------
Cycle:6

Pre-Issue Buffer:
	Entry 0: 	[SW	R1, 128(R0)]
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 	[ADDI	R1, R1, #-8]
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10001100000000010000000010000000,10100000001000011111111111111000>]
	Entry 1:[(1,0,4)<00000000000000000000000000000100,00000000000000000000000000010000>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10101100000000010000000010000000,10000100001000000000000000000010>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
128:	4	16
--------------------
Cycle:7

Pre-Issue Buffer:
	Entry 0: 	[SW	R1, 128(R0)]
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 	[ADDI	R1, R1, #-8]
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10001100000000010000000010000000,10100000001000011111111111111000>]
	Entry 1:[(1,0,4)<00000000000000000000000000000100,00000000000000000000000000010000>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10101100000000010000000010000000,10000100001000000000000000000010>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
128:	4	16
--------------------
Cycle:8

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 	[SW	R1, 128(R0)]
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10001100000000010000000010000000,10100000001000011111111111111000>]
	Entry 1:[(1,0,4)<00000000000000000000000000000100,00000000000000000000000000010000>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10101100000000010000000010000000,10000100001000000000000000000010>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
128:	4	16
--------------------
Cycle:9

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10001100000000010000000010000000,10100000001000011111111111111000>]
	Entry 1:[(1,1,4)<11111111111111111111111111111100,00000000000000000000000000010000>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10101100000000010000000010000000,10000100001000000000000000000010>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
128:	4	16
--------------------
Cycle:10

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10001100000000010000000010000000,10100000001000011111111111111000>]
	Entry 1:[(1,0,4)<11111111111111111111111111111100,00000000000000000000000000010000>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10101100000000010000000010000000,10000100001000000000000000000010>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<00000000000000000000000000000000,10000000000000000000000000001101>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
128:	-4	16