name = "proj"
extra_verilog = ["src/parametrized.sv"]

[compiler]
path = ".."

[simulation]
testbench_dir = "test"
python_deps = ["pytest"]
