
---------- Begin Simulation Statistics ----------
final_tick                               15023776151700                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 134814                       # Simulator instruction rate (inst/s)
host_mem_usage                               17423532                       # Number of bytes of host memory used
host_op_rate                                   195612                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7417.62                       # Real time elapsed on the host
host_tick_rate                                9885920                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999999755                       # Number of instructions simulated
sim_ops                                    1450977664                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.073330                       # Number of seconds simulated
sim_ticks                                 73329969960                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         11                       # Number of instructions committed
system.cpu0.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          271                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests       226940                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          326                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests       454237                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          326                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu0.num_fp_insts                           12                       # number of float instructions
system.cpu0.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu0.num_int_insts                          23                       # number of integer instructions
system.cpu0.num_int_register_reads                 58                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu0.num_load_insts                         10                       # Number of load instructions
system.cpu0.num_mem_refs                           16                       # number of memory refs
system.cpu0.num_store_insts                         6                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    2      8.00%      8.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        7     28.00%     36.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      8.00%     44.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      2      8.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  8     32.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 4     16.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        25                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         11                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          114                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests       227043                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          332                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests       454340                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          332                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu1.num_fp_insts                           12                       # number of float instructions
system.cpu1.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu1.num_int_insts                          23                       # number of integer instructions
system.cpu1.num_int_register_reads                 58                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu1.num_load_insts                         10                       # Number of load instructions
system.cpu1.num_mem_refs                           16                       # number of memory refs
system.cpu1.num_store_insts                         6                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    2      8.00%      8.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        7     28.00%     36.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      8.00%     44.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      2      8.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  8     32.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 4     16.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        25                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         11                       # Number of instructions committed
system.cpu2.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          303                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests       226895                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          354                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests       454163                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          354                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu2.num_fp_insts                           12                       # number of float instructions
system.cpu2.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu2.num_int_insts                          23                       # number of integer instructions
system.cpu2.num_int_register_reads                 58                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu2.num_load_insts                         10                       # Number of load instructions
system.cpu2.num_mem_refs                           16                       # number of memory refs
system.cpu2.num_store_insts                         6                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    2      8.00%      8.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        7     28.00%     36.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      8.00%     44.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      2      8.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  8     32.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 4     16.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         11                       # Number of instructions committed
system.cpu3.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          288                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       227057                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          272                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       454361                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          272                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu3.num_fp_insts                           12                       # number of float instructions
system.cpu3.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu3.num_int_insts                          23                       # number of integer instructions
system.cpu3.num_int_register_reads                 58                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu3.num_load_insts                         10                       # Number of load instructions
system.cpu3.num_mem_refs                           16                       # number of memory refs
system.cpu3.num_store_insts                         6                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    2      8.00%      8.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        7     28.00%     36.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.00%     44.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      2      8.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  8     32.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 4     16.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       423988                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         858235                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       335650                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        746934                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        213995449                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       252660329                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            362744499                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.880840                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.880840                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads          6380176                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes         6347264                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  49175                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      3375616                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        39345039                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.240626                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            85802581                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          26453344                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       41384599                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     69489196                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         7646                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     37374278                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    622587287                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     59349237                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      6092059                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    493408413                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        135902                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       667465                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       3297296                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       785294                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        19656                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1332099                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      2043517                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        720066279                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            488630987                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.543065                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        391042632                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.218931                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             492864012                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       794285113                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      426877402                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.135280                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.135280                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      3143226      0.63%      0.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    398572642     79.79%     80.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      9296019      1.86%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     54106045     10.83%     93.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     21561675      4.32%     97.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead      6426759      1.29%     98.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      6394108      1.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     499500474                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses       15591865                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads     28419618                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     12707641                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     24758944                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            7858935                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.015734                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        3194401     40.65%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        338947      4.31%     44.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1554589     19.78%     64.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      1937095     24.65%     89.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       833903     10.61%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     488624318                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1198819616                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    475923346                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    857690425                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         622574160                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        499500474                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded        13127                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    259842737                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       218439                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        12529                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    409678428                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    220160914                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.268797                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.224820                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     78414999     35.62%     35.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21309024      9.68%     45.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     24464117     11.11%     56.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     29271130     13.30%     69.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     27121244     12.32%     82.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     17343295      7.88%     89.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     12223928      5.55%     95.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      7200609      3.27%     98.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      2812568      1.28%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220160914                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.268291                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     10440106                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       633141                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     69489196                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     37374278                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      175929496                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               220210089                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    224                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        213994682                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       252659918                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249999987                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            362744476                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.880840                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.880840                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads          6380266                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes         6347519                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  48291                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      3375559                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        39344848                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.240590                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            85796914                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          26452425                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       41329029                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     69488881                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts         7621                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     37374114                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    622581870                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     59344489                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      6090922                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    493400464                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        135946                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       675247                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       3297245                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       793111                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        19666                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1332071                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      2043488                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        720058736                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            488623482                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.543061                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        391035622                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.218897                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             492856289                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       794270381                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      426870516                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.135279                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.135279                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      3143214      0.63%      0.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    398570011     79.80%     80.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      9296002      1.86%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     54101310     10.83%     93.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     21559811      4.32%     97.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead      6426841      1.29%     98.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      6394197      1.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     499491386                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses       15592059                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads     28419944                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     12708000                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes     24759334                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            7859440                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.015735                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        3195310     40.66%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     40.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        338935      4.31%     44.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1554174     19.77%     64.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      1937123     24.65%     89.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       833898     10.61%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     488615553                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1198802552                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    475915482                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    857679269                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         622568744                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        499491386                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded        13126                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    259837386                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       218486                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        12528                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    409686322                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    220161798                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.268747                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.224825                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     78416870     35.62%     35.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21309413      9.68%     45.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     24464643     11.11%     56.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     29273578     13.30%     69.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     27118997     12.32%     82.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     17342048      7.88%     89.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     12222877      5.55%     95.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      7198513      3.27%     98.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      2814859      1.28%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    220161798                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.268249                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     10448037                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       637844                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     69488881                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     37374114                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      175923226                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               220210089                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    217                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        213993826                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       252658133                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249999854                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            362744289                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.880841                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.880841                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads          6380398                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes         6348479                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  46081                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      3375584                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        39344604                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.240733                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            85828002                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          26458136                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       41376713                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     69489179                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         7657                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     37374550                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    622587124                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     59369866                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      6095985                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    493432036                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        135781                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       661281                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       3297221                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       778970                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        19593                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      1332107                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      2043477                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        720078925                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            488655075                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.543083                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        391062553                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.219040                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             492888934                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       794335022                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      426896655                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.135279                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.135279                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      3143268      0.63%      0.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    398570478     79.79%     80.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      9295966      1.86%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     54127120     10.84%     93.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     21570749      4.32%     97.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead      6426117      1.29%     98.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      6394323      1.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     499528021                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       15591228                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads     28418327                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     12709080                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     24758818                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            7853695                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.015722                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        3189947     40.62%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        338542      4.31%     44.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      1554418     19.79%     64.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      1936931     24.66%     89.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       833857     10.62%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     488647220                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1198873709                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    475945995                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    857690434                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         622573998                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        499528021                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded        13126                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    259842835                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       218291                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        12528                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined    409604388                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    220164008                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.268890                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.224810                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     78416211     35.62%     35.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21309790      9.68%     45.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     24460068     11.11%     56.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     29258564     13.29%     69.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     27131401     12.32%     82.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     17345464      7.88%     89.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     12229980      5.55%     95.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      7210641      3.28%     98.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      2801889      1.27%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    220164008                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.268416                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads     10401540                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       630704                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     69489179                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     37374550                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      175954435                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               220210089                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        213994144                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       252659820                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249999869                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            362744308                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.880841                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.880841                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads          6380196                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes         6347351                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  46574                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      3375563                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        39344608                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.240515                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            85783970                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          26449895                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       41331575                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     69487351                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         7623                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     37372967                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    622567322                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     59334075                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      6088025                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    493383907                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        136000                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       669586                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       3297177                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       787513                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        19537                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1332062                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      2043501                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        720047099                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            488607868                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.543052                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        391022671                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.218826                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             492840239                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       794240490                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      426857399                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.135279                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.135279                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      3143230      0.63%      0.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    398565567     79.80%     80.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      9295999      1.86%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     82.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     54090808     10.83%     93.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     21555478      4.32%     97.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead      6426733      1.29%     98.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      6394123      1.28%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     499471938                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       15591825                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads     28419509                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     12707723                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     24759060                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            7861150                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.015739                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3197497     40.67%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        338487      4.31%     44.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1554197     19.77%     64.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      1937084     24.64%     89.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       833885     10.61%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     488598033                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1198767259                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    475900145                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    857650438                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         622554195                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        499471938                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded        13127                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    259822935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       218233                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        12529                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined    409690565                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    220163515                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.268641                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.224852                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     78420621     35.62%     35.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     21311147      9.68%     45.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     24466304     11.11%     56.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     29277854     13.30%     69.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     27111833     12.31%     82.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     17342038      7.88%     89.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     12219489      5.55%     95.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      7193667      3.27%     98.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      2820562      1.28%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    220163515                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.268161                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     10463757                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       632988                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     69487351                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     37372967                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      175909163                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               220210089                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    217                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            9                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     66391470                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        66391479                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            9                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     67866083                       # number of overall hits
system.cpu0.dcache.overall_hits::total       67866092                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data       349294                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        349297                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data       439497                       # number of overall misses
system.cpu0.dcache.overall_misses::total       439502                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  21025352268                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  21025352268                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  21025352268                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  21025352268                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           12                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     66740764                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     66740776                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           14                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     68305580                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     68305594                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.250000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.005234                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005234                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.357143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.006434                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006434                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 60193.854655                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60193.337670                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 47839.580857                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 47839.036610                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       376132                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            756                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   497.529101                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       226445                       # number of writebacks
system.cpu0.dcache.writebacks::total           226445                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       141757                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       141757                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       141757                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       141757                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       207537                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       207537                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       227448                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       227448                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   9630729630                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9630729630                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  10842976503                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10842976503                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.003110                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003110                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.003330                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003330                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 46404.880238                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 46404.880238                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 47672.331711                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 47672.331711                       # average overall mshr miss latency
system.cpu0.dcache.replacements                226445                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            6                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     50475067                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       50475073                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       259381                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       259383                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  15538726053                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15538726053                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     50734448                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     50734456                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.250000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.005113                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005113                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 59906.955610                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59906.493691                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       141652                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       141652                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       117729                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       117729                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   4178747070                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4178747070                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.002320                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002320                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 35494.628087                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 35494.628087                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            3                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     15916403                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15916406                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        89913                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        89914                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   5486626215                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   5486626215                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     16006316                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     16006320                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.250000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.005617                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005617                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 61021.500951                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 61020.822286                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        89808                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        89808                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   5451982560                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5451982560                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.005611                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.005611                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 60707.092464                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 60707.092464                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data      1474613                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      1474613                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data            2                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data        90203                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        90205                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      1564816                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      1564818                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data            1                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.057644                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.057646                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data        19911                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        19911                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data   1212246873                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   1212246873                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.012724                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.012724                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 60883.274220                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 60883.274220                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.064442                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           68093647                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           226957                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           300.028847                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     14950446183072                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.019482                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.044959                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000038                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.998135                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998173                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          379                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        546671709                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       546671709                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                         10                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           17                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     68172783                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        68172800                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           17                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     68172783                       # number of overall hits
system.cpu0.icache.overall_hits::total       68172800                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          477                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           479                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          477                       # number of overall misses
system.cpu0.icache.overall_misses::total          479                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     38035260                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38035260                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     38035260                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38035260                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           19                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     68173260                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     68173279                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           19                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     68173260                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     68173279                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.105263                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.105263                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 79738.490566                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 79405.553236                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 79738.490566                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 79405.553236                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          140                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          140                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          140                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          140                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          337                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          337                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          337                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          337                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     29469834                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     29469834                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     29469834                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     29469834                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 87447.578635                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 87447.578635                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 87447.578635                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 87447.578635                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           17                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     68172783                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       68172800                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          477                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          479                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     38035260                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38035260                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     68173260                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     68173279                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 79738.490566                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 79405.553236                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          140                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          140                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          337                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          337                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     29469834                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     29469834                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 87447.578635                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 87447.578635                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          333.294061                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           68173139                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              339                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         201100.705015                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   331.294061                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.647059                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.650965                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          338                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          337                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        545386571                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       545386571                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         137983                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       197070                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       135724                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq          496                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp          496                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         89313                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        89313                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       137983                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          677                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port       681351                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total             682028                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        21632                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     29017728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total            29039360                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       106350                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                6806400                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples        334141                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001787                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.042231                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0              333544     99.82%     99.82% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 597      0.18%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total          334141                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy       302070960                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         336663                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      226890216                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       118673                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         118673                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       118673                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        118673                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          336                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       108279                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       108622                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          336                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       108279                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       108622                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     29240730                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  10243769643                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  10273010373                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     29240730                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  10243769643                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  10273010373                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          336                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       226952                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       227295                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          336                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       226952                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       227295                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.477101                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.477890                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.477101                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.477890                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 87025.982143                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 94605.321835                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 94575.779980                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 87025.982143                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 94605.321835                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 94575.779980                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       106349                       # number of writebacks
system.cpu0.l2cache.writebacks::total          106349                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          336                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       108279                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       108615                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          336                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       108279                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       108615                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     29128842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  10207712736                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  10236841578                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     29128842                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  10207712736                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  10236841578                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.477101                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.477859                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.477101                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.477859                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 86692.982143                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 94272.321835                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 94248.875183                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 86692.982143                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 94272.321835                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 94248.875183                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               106349                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       136111                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       136111                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       136111                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       136111                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks        90222                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total        90222                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks        90222                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total        90222                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data          496                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          496                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data          496                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          496                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        32294                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        32294                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        57018                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        57019                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   5271353703                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   5271353703                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        89312                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        89313                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.638414                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.638418                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 92450.694570                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 92449.073169                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        57018                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        57018                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   5252366709                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   5252366709                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.638414                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.638407                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 92117.694570                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 92117.694570                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data        86379                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total        86379                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          336                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        51261                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        51603                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     29240730                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4972415940                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   5001656670                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          336                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       137640                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       137982                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.372428                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.373984                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 87025.982143                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 97001.930122                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 96925.695599                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          336                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        51261                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        51597                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     29128842                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   4955346027                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   4984474869                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.372428                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.373940                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 86692.982143                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 96668.930122                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 96603.966684                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2412.663024                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            454124                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          108777                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            4.174816                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    15.150190                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.031106                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     4.015549                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   191.761822                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2201.704358                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.003699                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000008                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000980                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.046817                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.537525                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.589029                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2428                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1326                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          337                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          661                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.592773                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses         7374761                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses        7374761                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 14950446192063                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  73329959637                       # Cumulative time (in ticks) in various power states
system.cpu0.thread23086.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread23086.numOps                      0                       # Number of Ops committed
system.cpu0.thread23086.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            9                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     66386978                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        66386987                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            9                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     67861821                       # number of overall hits
system.cpu1.dcache.overall_hits::total       67861830                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data       349320                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        349323                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data       439327                       # number of overall misses
system.cpu1.dcache.overall_misses::total       439332                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  21052994265                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21052994265                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  21052994265                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21052994265                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data           12                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     66736298                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     66736310                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data           14                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     68301148                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     68301162                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.250000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.005234                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005234                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.357143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.006432                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006432                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 60268.505282                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 60267.987693                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 47921.011604                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 47920.466219                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       381501                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            751                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   507.990679                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       226446                       # number of writebacks
system.cpu1.dcache.writebacks::total           226446                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       141680                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       141680                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       141680                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       141680                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       207640                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       207640                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data       227550                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       227550                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   9626002029                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9626002029                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  10845938205                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10845938205                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.003111                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003111                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.003332                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003332                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 46359.092800                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 46359.092800                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 47663.978049                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 47663.978049                       # average overall mshr miss latency
system.cpu1.dcache.replacements                226446                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            6                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     50470687                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       50470693                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            2                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data       259296                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       259298                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  15564447639                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15564447639                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     50729983                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     50729991                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.250000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.005111                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.005111                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 60025.791524                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 60025.328537                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       141578                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       141578                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       117718                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       117718                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   4173112044                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4173112044                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.002320                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002320                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 35450.075978                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35450.075978                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            3                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     15916291                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      15916294                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        90024                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        90025                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   5488546626                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   5488546626                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     16006315                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     16006319                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.250000                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.005624                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005624                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 60967.593375                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 60966.916146                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          102                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          102                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        89922                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        89922                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   5452889985                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5452889985                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.005618                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.005618                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 60640.221359                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 60640.221359                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      1474843                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      1474843                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data            2                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        90007                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        90009                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      1564850                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      1564852                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.057518                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.057519                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data        19910                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        19910                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data   1219936176                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   1219936176                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.012723                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.012723                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 61272.535208                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 61272.535208                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.062157                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           68089486                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           226958                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           300.009191                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     14950446183072                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.019487                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.042670                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000038                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.998130                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998168                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        546636254                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       546636254                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                         10                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           17                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     68172370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        68172387                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           17                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     68172370                       # number of overall hits
system.cpu1.icache.overall_hits::total       68172387                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          477                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           479                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          477                       # number of overall misses
system.cpu1.icache.overall_misses::total          479                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     38385576                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     38385576                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     38385576                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     38385576                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           19                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     68172847                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     68172866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           19                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     68172847                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     68172866                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.105263                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.105263                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 80472.905660                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 80136.901879                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 80472.905660                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 80136.901879                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          140                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          140                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          140                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          140                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          337                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          337                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          337                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          337                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     29727576                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     29727576                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     29727576                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     29727576                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 88212.391691                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 88212.391691                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 88212.391691                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 88212.391691                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           17                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     68172370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       68172387                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          477                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          479                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     38385576                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     38385576                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     68172847                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     68172866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 80472.905660                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 80136.901879                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          140                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          140                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          337                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          337                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     29727576                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     29727576                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 88212.391691                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 88212.391691                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          334.263905                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           68172726                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              339                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         201099.486726                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   332.263905                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.648953                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.652859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          339                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          338                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.662109                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        545383267                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       545383267                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp         137971                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       196955                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       135769                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq          597                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp          597                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         89326                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        89326                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq       137971                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          678                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port       681556                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total             682234                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        21696                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     29017856                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total            29039552                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       106278                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                6801792                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        334172                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.001335                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.036508                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              333726     99.87%     99.87% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 446      0.13%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          334172                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy       302105925                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         336995                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy      226924848                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       118731                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         118731                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       118731                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        118731                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          337                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       108222                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       108566                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          337                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       108222                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       108566                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     29499804                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  10246080663                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  10275580467                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     29499804                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  10246080663                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  10275580467                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          337                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data       226953                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       227297                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          337                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data       226953                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       227297                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.476848                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.477639                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.476848                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.477639                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 87536.510386                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 94676.504435                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 94648.236713                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 87536.510386                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 94676.504435                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 94648.236713                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       106278                       # number of writebacks
system.cpu1.l2cache.writebacks::total          106278                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          337                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       108222                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       108559                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          337                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       108222                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       108559                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     29387583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  10210042737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  10239430320                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     29387583                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  10210042737                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  10239430320                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.476848                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.477609                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.476848                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.477609                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 87203.510386                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 94343.504435                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 94321.339732                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 87203.510386                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 94343.504435                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 94321.339732                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               106278                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       136015                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       136015                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       136015                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       136015                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks        90317                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total        90317                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks        90317                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total        90317                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data          597                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total          597                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data          597                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total          597                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        32499                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        32499                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        56826                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        56827                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   5271086304                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   5271086304                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        89325                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        89326                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.636171                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.636175                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 92758.355401                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 92756.723107                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        56826                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        56826                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   5252163246                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   5252163246                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.636171                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.636164                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 92425.355401                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 92425.355401                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data        86232                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        86232                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          337                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        51396                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        51739                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     29499804                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   4974994359                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   5004494163                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          337                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data       137628                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total       137971                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.373441                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.374999                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 87536.510386                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 96797.306386                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 96725.761283                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          337                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        51396                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        51733                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     29387583                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   4957879491                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   4987267074                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.373441                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.374956                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 87203.510386                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 96464.306386                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 96403.979549                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2397.300292                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            454226                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          108692                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.179020                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    27.023074                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.034940                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     2.103188                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   133.371314                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2234.767776                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.006597                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000009                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000513                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.032561                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.545598                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.585278                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2414                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1329                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          385                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          596                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.589355                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         7376308                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        7376308                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 14950446192063                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  73329959637                       # Cumulative time (in ticks) in various power states
system.cpu1.thread30066.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread30066.numOps                      0                       # Number of Ops committed
system.cpu1.thread30066.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            9                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     66413740                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        66413749                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            9                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     67889253                       # number of overall hits
system.cpu2.dcache.overall_hits::total       67889262                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data       348174                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        348177                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data       437481                       # number of overall misses
system.cpu2.dcache.overall_misses::total       437486                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  20847761703                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  20847761703                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  20847761703                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  20847761703                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           12                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     66761914                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     66761926                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           14                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     68326734                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     68326748                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.250000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.005215                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005215                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.357143                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.006403                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006403                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 59877.422504                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 59876.906582                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 47654.096299                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 47653.551663                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       359908                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            714                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   504.072829                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       226415                       # number of writebacks
system.cpu2.dcache.writebacks::total           226415                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       140681                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       140681                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       140681                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       140681                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       207493                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       207493                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       227403                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       227403                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   9626879151                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9626879151                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  10816738101                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  10816738101                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.003108                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003108                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.003328                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003328                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 46396.163490                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 46396.163490                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 47566.382594                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 47566.382594                       # average overall mshr miss latency
system.cpu2.dcache.replacements                226415                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            6                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     50497339                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       50497345                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data       258269                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       258271                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  15336895086                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  15336895086                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     50755608                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     50755616                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.250000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.005088                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.005089                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 59383.414525                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 59382.954672                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       140577                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       140577                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       117692                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       117692                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   4149943902                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4149943902                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.002319                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002319                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 35261.053445                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 35261.053445                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            3                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     15916401                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      15916404                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        89905                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        89906                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   5510866617                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   5510866617                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     16006306                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     16006310                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.250000                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.005617                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.005617                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 61296.553217                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 61295.871432                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          104                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          104                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        89801                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        89801                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   5476935249                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   5476935249                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.005610                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.005610                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 60989.691084                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 60989.691084                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data      1475513                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      1475513                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.cpu2.data            2                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        89307                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        89309                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.cpu2.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data      1564820                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      1564822                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.cpu2.data            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.057072                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.057073                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        19910                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        19910                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   1189858950                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   1189858950                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.012724                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.012723                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 59761.875942                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 59761.875942                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.057084                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           68116771                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           226927                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           300.170412                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     14950446183072                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.019625                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.037459                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000038                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.998120                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998158                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          379                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        546840911                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       546840911                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                         10                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           17                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     68172139                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        68172156                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           17                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     68172139                       # number of overall hits
system.cpu2.icache.overall_hits::total       68172156                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          480                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           482                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          480                       # number of overall misses
system.cpu2.icache.overall_misses::total          482                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     38643984                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     38643984                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     38643984                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     38643984                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           19                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     68172619                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     68172638                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           19                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     68172619                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     68172638                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.105263                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.105263                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 80508.300000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 80174.240664                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 80508.300000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 80174.240664                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          142                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          142                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          142                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          142                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          338                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          338                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          338                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          338                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     30094542                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     30094542                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     30094542                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     30094542                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 89037.106509                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 89037.106509                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 89037.106509                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 89037.106509                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           17                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     68172139                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       68172156                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          480                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          482                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     38643984                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     38643984                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     68172619                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     68172638                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 80508.300000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 80174.240664                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          142                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          142                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          338                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          338                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     30094542                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     30094542                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 89037.106509                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 89037.106509                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          333.292216                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           68172496                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              340                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         200507.341176                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   331.292216                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.647055                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.650961                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          338                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          337                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        545381444                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       545381444                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         137946                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       196911                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       135567                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq          481                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp          481                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         89321                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        89321                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       137946                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          678                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port       681231                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total             681909                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        21632                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     29013888                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total            29035520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       106065                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                6788160                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples        333811                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.001968                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.044321                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0              333154     99.80%     99.80% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 657      0.20%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total          333811                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy       302026338                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         337662                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy      226855251                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       118914                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         118914                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       118914                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        118914                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          336                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       108008                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       108351                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          336                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       108008                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       108351                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     29863440                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  10216679427                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  10246542867                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     29863440                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  10216679427                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  10246542867                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          336                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data       226922                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       227265                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          336                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data       226922                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       227265                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.475970                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.476761                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.475970                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.476761                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 88879.285714                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 94591.876778                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 94568.050752                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 88879.285714                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 94591.876778                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 94568.050752                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       106063                       # number of writebacks
system.cpu2.l2cache.writebacks::total          106063                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          336                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       108008                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       108344                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          336                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       108008                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       108344                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     29751552                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  10180712763                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  10210464315                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     29751552                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  10180712763                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  10210464315                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.475970                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.476730                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.475970                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.476730                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 88546.285714                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 94258.876778                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 94241.160701                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 88546.285714                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 94258.876778                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 94241.160701                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               106063                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       136167                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       136167                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       136167                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       136167                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks        90135                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total        90135                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks        90135                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total        90135                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data          481                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total          481                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data          481                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total          481                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        32401                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        32401                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        56919                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        56920                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   5295965067                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   5295965067                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        89320                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        89321                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.637248                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.637252                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 93043.888104                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 93042.253461                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        56919                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        56919                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   5277011040                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   5277011040                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.637248                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.637241                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 92710.888104                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 92710.888104                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data        86513                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total        86513                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          336                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        51089                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        51431                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     29863440                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   4920714360                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   4950577800                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          336                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       137602                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       137944                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.371281                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.372840                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 88879.285714                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 96316.513535                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 96256.689545                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          336                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        51089                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        51425                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     29751552                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   4903701723                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   4933453275                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.371281                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.372796                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 88546.285714                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 95983.513535                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 95934.920272                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2419.146631                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs            454048                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          108499                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            4.184813                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    21.839165                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.031185                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     2.214847                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   132.620026                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2262.441408                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.005332                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000008                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000541                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.032378                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.552354                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.590612                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2436                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1339                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          381                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          612                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.594727                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses         7373267                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses        7373267                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 14950446192063                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  73329959637                       # Cumulative time (in ticks) in various power states
system.cpu2.thread30066.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread30066.numOps                      0                       # Number of Ops committed
system.cpu2.thread30066.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            9                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     66375594                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        66375603                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            9                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     67850456                       # number of overall hits
system.cpu3.dcache.overall_hits::total       67850465                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       349467                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        349470                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       439445                       # number of overall misses
system.cpu3.dcache.overall_misses::total       439450                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  21023792163                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  21023792163                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  21023792163                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  21023792163                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           12                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     66725061                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     66725073                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           14                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     68289901                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     68289915                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.250000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.005237                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005237                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.357143                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.006435                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006435                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 60159.592073                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 60159.075637                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 47841.691595                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 47841.147259                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       373857                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            748                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   499.808824                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       226451                       # number of writebacks
system.cpu3.dcache.writebacks::total           226451                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       141811                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       141811                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       141811                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       141811                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       207656                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       207656                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       227565                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       227565                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   9652086918                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9652086918                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  10864640817                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  10864640817                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.003112                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003112                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.003332                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003332                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 46481.136678                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 46481.136678                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 47743.022068                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 47743.022068                       # average overall mshr miss latency
system.cpu3.dcache.replacements                226451                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            6                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     50459310                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       50459316                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       259444                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       259446                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  15515892909                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  15515892909                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     50718754                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     50718762                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.250000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.005115                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.005115                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 59804.400599                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 59803.939583                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       141711                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       141711                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       117733                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       117733                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   4178145339                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4178145339                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.002321                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002321                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 35488.311170                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 35488.311170                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            3                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     15916284                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      15916287                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        90023                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        90024                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   5507899254                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   5507899254                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     16006307                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     16006311                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.250000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.005624                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005624                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 61183.244882                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 61182.565249                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          100                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        89923                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        89923                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   5473941579                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   5473941579                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.005618                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005618                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 60873.653893                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 60873.653893                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      1474862                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      1474862                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.cpu3.data            2                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        89978                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        89980                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      1564840                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      1564842                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.cpu3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.057500                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.057501                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        19909                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        19909                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   1212553899                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   1212553899                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.012723                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.012723                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 60904.811844                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 60904.811844                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.057005                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           68078135                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           226963                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           299.952569                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     14950446183072                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.019626                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.037379                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000038                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.998120                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998158                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        546546283                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       546546283                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                         10                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           17                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     68171002                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        68171019                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           17                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     68171002                       # number of overall hits
system.cpu3.icache.overall_hits::total       68171019                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          477                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           479                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          477                       # number of overall misses
system.cpu3.icache.overall_misses::total          479                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     38665296                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     38665296                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     38665296                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     38665296                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           19                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     68171479                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     68171498                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           19                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     68171479                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     68171498                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.105263                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.105263                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 81059.320755                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 80720.868476                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 81059.320755                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 80720.868476                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          139                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          139                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          139                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          139                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          338                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          338                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          338                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          338                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     29824812                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     29824812                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     29824812                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     29824812                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 88239.088757                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 88239.088757                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 88239.088757                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 88239.088757                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           17                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     68171002                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       68171019                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          477                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          479                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     38665296                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     38665296                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     68171479                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     68171498                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 81059.320755                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 80720.868476                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          139                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          139                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          338                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          338                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     29824812                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     29824812                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 88239.088757                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 88239.088757                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          334.195907                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           68171359                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              340                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         200503.997059                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   332.195907                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.648820                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.652726                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          339                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          338                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.662109                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        545372324                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       545372324                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         137986                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       197002                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       135900                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          607                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          607                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         89317                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        89317                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       137986                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          679                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       681591                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             682270                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        21696                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     29018496                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            29040192                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       106452                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                6812928                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        334361                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001675                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.040891                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              333801     99.83%     99.83% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 560      0.17%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          334361                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       302116248                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         337662                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      226933173                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       118504                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         118504                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       118504                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        118504                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          337                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       108454                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       108798                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          337                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       108454                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       108798                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     29595042                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  10265593464                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  10295188506                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     29595042                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  10265593464                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  10295188506                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          337                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       226958                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       227302                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          337                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       226958                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       227302                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.477859                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.478650                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.477859                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.478650                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 87819.115727                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 94653.894407                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 94626.633817                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 87819.115727                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 94653.894407                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 94626.633817                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       106451                       # number of writebacks
system.cpu3.l2cache.writebacks::total          106451                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          337                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       108454                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       108791                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          337                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       108454                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       108791                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     29482821                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  10229478282                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  10258961103                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     29482821                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  10229478282                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  10258961103                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.477859                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.478619                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.477859                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.478619                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 87486.115727                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 94320.894407                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 94299.722431                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 87486.115727                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 94320.894407                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 94299.722431                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               106451                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       135938                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       135938                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       135938                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       135938                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks        90402                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        90402                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks        90402                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        90402                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          607                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          607                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          607                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          607                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        32486                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        32486                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        56830                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        56831                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data   5292120249                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   5292120249                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        89316                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        89317                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.636280                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.636284                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 93121.947017                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 93120.308441                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        56830                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        56830                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   5273195859                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   5273195859                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.636280                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.636273                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 92788.947017                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 92788.947017                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data        86018                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        86018                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          337                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        51624                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        51967                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     29595042                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   4973473215                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   5003068257                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          337                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       137642                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       137985                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.375060                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.376613                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 87819.115727                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 96340.330370                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 96273.948025                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          337                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        51624                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        51961                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     29482821                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   4956282423                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   4985765244                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.375060                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.376570                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 87486.115727                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 96007.330370                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 95952.064895                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2390.225705                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            454249                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          108856                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            4.172935                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    14.716472                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.031185                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     4.015586                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   191.993217                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2179.469245                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.003593                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000008                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000980                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.046873                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.532097                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.583551                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2405                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1311                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          335                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          655                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.587158                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         7376840                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        7376840                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 14950446192063                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  73329959637                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              206740                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        429229                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        180150                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            150034                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             227597                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            227597                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         206740                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       323267                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       323078                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       322411                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       323775                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 1292531                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     13737280                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     13728768                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     13699840                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     13758528                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 54924416                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            335556                       # Total snoops (count)
system.l3bus.snoopTraffic                    11873408                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             769897                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   769897    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               769897                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            426939928                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            72340246                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            72302950                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            72158764                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            72456134                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data         5772                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data         5744                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         5544                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         5899                       # number of demand (read+write) hits
system.l3cache.demand_hits::total               22959                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data         5772                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data         5744                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         5544                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         5899                       # number of overall hits
system.l3cache.overall_hits::total              22959                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          336                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       102507                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          337                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       102478                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          336                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       102464                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          337                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       102555                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            411378                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          336                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       102507                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          337                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       102478                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          336                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       102464                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          337                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       102555                       # number of overall misses
system.l3cache.overall_misses::total           411378                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     27784521                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   9693680616                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     28039599                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   9696630330                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     28408230                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   9670983669                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     28135170                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   9713021922                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  38886684057                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     27784521                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   9693680616                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     28039599                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   9696630330                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     28408230                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   9670983669                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     28135170                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   9713021922                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  38886684057                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          336                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       108279                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          337                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       108222                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          336                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       108008                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          337                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       108454                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          434337                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          336                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       108279                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          337                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       108222                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          336                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       108008                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          337                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       108454                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         434337                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.946693                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.946924                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.948670                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.945608                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.947140                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.946693                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.946924                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.948670                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.945608                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.947140                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 82692.026786                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 94566.035646                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 83203.557864                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 94621.580534                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 84548.303571                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 94384.209761                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 83487.151335                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 94710.369285                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 94527.865022                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 82692.026786                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 94566.035646                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 83203.557864                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 94621.580534                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 84548.303571                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 94384.209761                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 83487.151335                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 94710.369285                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 94527.865022                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         185522                       # number of writebacks
system.l3cache.writebacks::total               185522                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          336                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       102507                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          337                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       102478                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          336                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       102464                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          337                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       102555                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       411350                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          336                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       102507                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          337                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       102478                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          336                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       102464                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          337                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       102555                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       411350                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     25546761                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   9010983996                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     25795179                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   9014126850                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     26170470                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   8988573429                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     25890750                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   9030005622                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  36147093057                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     25546761                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   9010983996                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     25795179                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   9014126850                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     26170470                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   8988573429                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     25890750                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   9030005622                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  36147093057                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.946693                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.946924                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.948670                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.945608                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.947076                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.946693                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.946924                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.948670                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.945608                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.947076                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 76032.026786                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 87906.035646                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 76543.557864                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 87961.580534                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 77888.303571                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 87724.209761                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 76827.151335                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 88050.369285                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 87874.299397                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 76032.026786                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 87906.035646                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 76543.557864                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 87961.580534                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 77888.303571                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 87724.209761                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 76827.151335                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 88050.369285                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 87874.299397                       # average overall mshr miss latency
system.l3cache.replacements                    335556                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       243707                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       243707                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       243707                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       243707                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       180150                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       180150                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       180150                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       180150                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          217                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data           25                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          114                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data           25                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total              381                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        56801                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        56801                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        56805                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        56805                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         227216                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   5021334306                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   5024574729                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   5047819461                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   5045649966                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  20139378462                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        57018                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        56826                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        56919                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        56830                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       227597                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.996194                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.999560                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.997997                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.999560                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.998326                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 88402.216616                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 88459.265312                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 88862.238553                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 88824.046580                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 88635.388626                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        56801                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        56801                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        56805                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        56805                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       227212                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   4643039646                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   4646280069                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   4669498161                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   4667328666                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  18626146542                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.996194                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.999560                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.997997                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.999560                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.998308                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 81742.216616                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 81799.265312                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 82202.238553                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 82164.046580                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 81976.949026                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data         5555                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data         5719                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data         5430                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         5874                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total        22578                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          336                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        45706                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          337                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        45677                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          336                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        45659                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          337                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        45750                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       184162                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     27784521                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4672346310                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     28039599                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   4672055601                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     28408230                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   4623164208                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     28135170                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   4667371956                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  18747305595                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          336                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        51261                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          337                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        51396                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          336                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        51089                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          337                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        51624                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       206740                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.891633                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.888727                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.893715                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.886216                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.890790                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 82692.026786                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 102226.104013                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 83203.557864                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 102284.642183                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 84548.303571                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 101254.171313                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 83487.151335                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 102019.059148                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 101797.903992                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          336                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        45706                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          337                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        45677                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          336                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        45659                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          337                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        45750                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       184138                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     25546761                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   4367944350                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     25795179                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   4367846781                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     26170470                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   4319075268                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     25890750                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   4362676956                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  17520946515                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.891633                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.888727                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.893715                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.886216                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.890674                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 76032.026786                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 95566.104013                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 76543.557864                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 95624.642183                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 77888.303571                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 94594.171313                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 76827.151335                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 95359.059148                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 95151.172029                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            59125.877901                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 446816                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               423857                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.054167                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         14951122101477                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 59125.877901                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.902189                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.902189                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65342                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          348                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         5409                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        49254                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        10263                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.997040                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             14154961                       # Number of tag accesses
system.l3cache.tags.data_accesses            14154961                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    185522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    102505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    102478.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    102461.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    102555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003759066854                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        10892                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        10892                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              991604                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             175769                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      411350                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     185522                       # Number of write requests accepted
system.mem_ctrls.readBursts                    411350                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   185522                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      50.11                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                411350                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               185522                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  208336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  136438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   33920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   22333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  11196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  11284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  12240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  11799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  11101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        10892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.765424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.700799                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    572.399872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        10891     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10892                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        10892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.027910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.977711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.337793                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6362     58.41%     58.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              164      1.51%     59.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2736     25.12%     85.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1159     10.64%     95.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              321      2.95%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              116      1.07%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               21      0.19%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               12      0.11%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10892                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                26326400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11873408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    359.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    161.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   73329008256                       # Total gap between requests
system.mem_ctrls.avgGap                     122855.50                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        21504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      6560320                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        21568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      6558592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        21504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      6557504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        21568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      6563520                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     11869952                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 293249.813299118890                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 89463012.238768398762                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 294122.580600604415                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 89439447.521628305316                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 293249.813299118890                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 89424610.477503046393                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 294122.580600604415                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 89506650.603842675686                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 161870405.871907711029                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          336                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       102507                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          337                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       102478                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          336                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       102464                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          337                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       102555                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       185522                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     12951382                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   5164912723                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     13161809                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   5169209492                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     13575288                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   5144015055                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     13257822                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   5182227385                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3592658456680                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     38545.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     50385.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     39055.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     50442.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     40402.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     50203.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     39340.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     50531.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19365134.36                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           283900                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              16421                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                       21                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  17432                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           28                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            3                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        21504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      6560448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        21568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      6558592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        21504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      6557696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        21568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      6563520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      26328192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        21504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        21568                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        21504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        21568                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        86656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     11873408                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     11873408                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          336                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       102507                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          337                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       102478                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          336                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       102464                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          337                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       102555                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         411378                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       185522                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        185522                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         1746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         4364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         1746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         4364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         1746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         1746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       293250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     89464758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       294123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     89439448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       293250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     89427229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       294123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     89506651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        359037267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         1746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         1746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         1746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         1746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       293250                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       294123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       293250                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       294123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1181727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    161917535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       161917535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    161917535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         1746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         4364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         1746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         4364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         1746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         1746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       293250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     89464758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       294123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     89439448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       293250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     89427229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       294123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     89506651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       520954802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               411345                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              185468                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12655                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12812                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12752                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12661                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12620                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12705                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12731                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12813                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12834                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13262                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12758                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12793                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12607                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12637                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        13092                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        13053                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        12908                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        12926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        12866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        12964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        12996                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        13015                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        13005                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        13019                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        12732                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        12693                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        12986                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        13000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        12829                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        12831                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         5737                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         5735                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         5772                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5769                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         5721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         5725                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         5672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5677                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5691                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5691                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5810                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5810                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         5809                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         5765                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         5767                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         5964                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         5961                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         5898                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         5898                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         5837                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         5840                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         5833                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         5836                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         5879                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         5882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         5789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         5791                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         5786                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         5784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         5764                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         5763                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             13518064216                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1370601540                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        20713310956                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                32863.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           50355.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              285554                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              27316                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.42                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           14.73                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       283943                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   134.520069                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   100.111727                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   166.818459                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       161968     57.04%     57.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        83118     29.27%     86.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        28219      9.94%     96.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          749      0.26%     96.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          703      0.25%     96.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          855      0.30%     97.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          639      0.23%     97.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          544      0.19%     97.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         7148      2.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       283943                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              26326080                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           11869952                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              359.008466                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              161.870406                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.71                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               52.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    885547799.136051                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1177324445.774385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1730247384.095922                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  697080736.127947                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 26143461202.893570                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 58220363599.573494                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 3135512397.158768                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  91989537564.758514                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1254.460320                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4268153079                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6604758837                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  62457047721                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             184162                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       185522                       # Transaction distribution
system.membus.trans_dist::CleanEvict           150034                       # Transaction distribution
system.membus.trans_dist::ReadExReq            227216                       # Transaction distribution
system.membus.trans_dist::ReadExResp           227216                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         184162                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      1158312                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      1158312                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1158312                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     38201600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     38201600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                38201600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            411378                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  411378    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              411378                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           495835002                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          767307405                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       59513782                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     48484485                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      3017277                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     40884899                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       40803030                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.799757                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         187497                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       180551                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       164081                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        16470                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          784                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    253429150                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          598                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      3015315                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    186964103                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     1.940183                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.496745                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     74065433     39.61%     39.61% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     43613413     23.33%     62.94% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      9704287      5.19%     68.13% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     24793519     13.26%     81.39% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      8356138      4.47%     85.86% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      4537298      2.43%     88.29% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2086770      1.12%     89.41% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1747667      0.93%     90.34% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     18059578      9.66%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    186964103                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000001                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     362744499                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           52985733                       # Number of memory references committed
system.switch_cpus0.commit.loads             36998723                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          29678280                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating           1294826                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          362743103                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        66834                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass          668      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    300786245     82.92%     82.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      8971853      2.47%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     36351317     10.02%     95.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     15339590      4.23%     99.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead       647406      0.18%     99.82% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       647420      0.18%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    362744499                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     18059578                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        18845604                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles    105526361                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         62110725                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     30380924                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       3297296                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     37044334                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred         2068                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     668751784                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts         5107                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           59361812                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           26474820                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                37037                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 1761                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      2986138                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             509812173                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           59513782                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     41154608                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            213874749                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        6598690                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles           71                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles          611                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         68173260                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          256                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    220160914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.414770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.356426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        83322996     37.85%     37.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1        12442399      5.65%     43.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2        14801103      6.72%     50.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3        11142432      5.06%     55.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        11834799      5.38%     60.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5        14189588      6.45%     67.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         8393387      3.81%     70.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         4594249      2.09%     73.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        59439961     27.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    220160914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.270259                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.315117                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           68173369                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  129                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            7057110                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       32490470                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         7101                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        19656                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      21387266                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache           756                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  73329969960                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       3297296                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        30888820                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       48189520                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         79904196                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     57881078                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     650161396                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        44841                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      40978579                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents         47119                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      11544998                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    932639438                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1668235085                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups      1130670337                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups          6601313                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    534433689                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       398205641                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        124031936                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               781638296                       # The number of ROB reads
system.switch_cpus0.rob.writes             1265555814                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000001                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          362744499                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       59513118                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     48484191                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      3017217                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     40884708                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       40802819                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.799708                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         187496                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       180341                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       164173                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        16168                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          740                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    253426591                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          598                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      3015254                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    186965440                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.940169                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.496705                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     74069309     39.62%     39.62% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     43607023     23.32%     62.94% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      9707325      5.19%     68.13% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     24794319     13.26%     81.39% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      8354011      4.47%     85.86% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      4537368      2.43%     88.29% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2092046      1.12%     89.41% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1747626      0.93%     90.34% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     18056413      9.66%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    186965440                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249999987                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     362744476                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           52985729                       # Number of memory references committed
system.switch_cpus1.commit.loads             36998719                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          29678277                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating           1294826                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          362743080                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        66834                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass          668      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    300786226     82.92%     82.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      8971853      2.47%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     36351313     10.02%     95.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     15339590      4.23%     99.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead       647406      0.18%     99.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       647420      0.18%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    362744476                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     18056413                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        18845613                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles    105528154                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         62110203                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     30380579                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       3297245                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     37044085                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred         2069                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     668744996                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts         5115                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           59357105                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           26473902                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                37033                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 1761                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      2986540                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             509808558                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           59513118                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     41154488                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            213875281                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        6598590                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles           71                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles          611                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         68172847                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          257                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    220161798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.414728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.356423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        83324599     37.85%     37.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1        12442851      5.65%     43.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2        14800749      6.72%     50.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3        11142781      5.06%     55.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4        11834042      5.38%     60.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5        14189656      6.45%     67.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         8393523      3.81%     70.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         4594483      2.09%     73.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        59439114     27.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    220161798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.270256                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.315101                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           68172956                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  129                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            7056870                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       32490162                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         7104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        19666                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      21387104                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache           751                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  73329969960                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       3297245                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        30888873                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       48161158                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         79903335                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     57911183                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     650154363                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        43929                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      40979605                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         46121                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      11575740                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    932630732                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1668218862                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups      1130660242                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups          6601358                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    534433647                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       398197061                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        124034006                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               781640216                       # The number of ROB reads
system.switch_cpus1.rob.writes             1265550204                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249999987                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          362744476                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       59513581                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     48484198                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      3017244                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     40884377                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       40802520                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.799784                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         187454                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           12                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       180698                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       164063                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        16635                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          787                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    253428223                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          598                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      3015282                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    186967621                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     1.940145                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.496901                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     74056801     39.61%     39.61% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     43644173     23.34%     62.95% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      9689462      5.18%     68.14% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     24789450     13.26%     81.39% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      8366242      4.47%     85.87% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      4537047      2.43%     88.30% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2062524      1.10%     89.40% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1747881      0.93%     90.33% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     18074041      9.67%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    186967621                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249999854                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     362744289                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           52985697                       # Number of memory references committed
system.switch_cpus2.commit.loads             36998697                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          29678263                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating           1294826                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          362742893                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        66834                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass          668      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    300786075     82.92%     82.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      8971849      2.47%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     36351291     10.02%     95.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     15339580      4.23%     99.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead       647406      0.18%     99.82% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       647420      0.18%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    362744289                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     18074041                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        18848099                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles    105526966                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         62112306                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     30379412                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       3297221                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     37044034                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred         2067                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     668753492                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts         5106                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           59383253                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           26479616                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                37018                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1761                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      2988120                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             509810603                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           59513581                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     41154037                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            213875936                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        6598540                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles           71                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles          611                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         68172619                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          259                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    220164008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     3.414712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.356437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        83328725     37.85%     37.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1        12440260      5.65%     43.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2        14800691      6.72%     50.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3        11140482      5.06%     55.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4        11836974      5.38%     60.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5        14190071      6.45%     67.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         8392507      3.81%     70.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         4594146      2.09%     73.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        59440152     27.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    220164008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.270258                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.315110                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           68172728                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  129                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            7057608                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       32490482                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         7042                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        19593                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      21387550                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache           714                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  73329969960                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       3297221                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        30890470                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       48162390                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         79904338                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     57909585                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     650167426                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        43050                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      40974854                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         42960                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      11579493                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    932644043                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1668252502                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups      1130675339                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups          6601256                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    534433390                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       398210638                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        124023493                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               781626214                       # The number of ROB reads
system.switch_cpus2.rob.writes             1265553040                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249999854                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          362744289                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       59511789                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     48483018                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      3017243                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     40883704                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       40801833                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.799747                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         187521                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       180385                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       164310                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        16075                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          756                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    253412063                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          598                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      3015281                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    186968998                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.940131                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.496651                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     74080412     39.62%     39.62% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     43592509     23.32%     62.94% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      9712531      5.19%     68.13% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     24795395     13.26%     81.39% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      8349776      4.47%     85.86% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      4537103      2.43%     88.29% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2103149      1.12%     89.41% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1747945      0.93%     90.35% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     18050178      9.65%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    186968998                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249999869                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     362744308                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           52985700                       # Number of memory references committed
system.switch_cpus3.commit.loads             36998699                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          29678264                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating           1294826                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          362742912                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        66834                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass          668      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    300786091     82.92%     82.92% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      8971849      2.47%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     36351293     10.02%     95.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     15339581      4.23%     99.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       647406      0.18%     99.82% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       647420      0.18%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    362744308                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     18050178                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        18845805                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles    105532153                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         62109116                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     30379260                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       3297177                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     37043236                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         2066                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     668725451                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts         5115                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           59346776                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           26471372                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                37027                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 1761                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      2988002                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             509800129                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           59511789                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     41153664                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            213875599                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        6598452                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles           72                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles          616                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         68171479                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          255                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    220163515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.414645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.356421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        83327925     37.85%     37.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1        12443111      5.65%     43.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        14801184      6.72%     50.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        11142689      5.06%     55.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        11832651      5.37%     60.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        14189922      6.45%     67.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         8393541      3.81%     70.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         4594730      2.09%     73.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        59437762     27.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    220163515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.270250                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.315063                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           68171589                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                  131                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023776151700                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            7057815                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       32488640                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         7059                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        19537                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      21385960                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache           748                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  73329969960                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       3297177                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        30889415                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       48105072                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         79900988                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     57970859                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     650133296                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        42922                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      40981338                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         42883                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      11638027                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    932603321                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1668165257                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups      1130626465                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups          6601301                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    534433419                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       398169776                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        124040499                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               781635313                       # The number of ROB reads
system.switch_cpus3.rob.writes             1265518965                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249999869                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          362744308                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
