xrun(64): 18.09-s011: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun(64)	18.09-s011: Started on Oct 21, 2025 at 21:43:38 CDT
xrun
	-64bit
	-gui
	-access r
	Q4_full_adder.v
	Q4_tb_full_adder.v
file: Q4_tb_full_adder.v
	module worklib.tb_ripple_adder4:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		full_adder
		tb_ripple_adder4
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.ripple_adder4:v <0x7fc75b85>
			streams:   9, words:  2196
		worklib.tb_ripple_adder4:v <0x52d08df7>
			streams:   2, words:  5727
		worklib.full_adder:v <0x210d9d23>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 3       3
		Registers:               6       6
		Scalar wires:           12       -
		Vectored wires:          2       -
		Initial blocks:          1       1
		Cont. assignments:       5      10
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.full_adder:v

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /vol/cadence2018/XCELIUM1809/tools/xcelium/files/xmsimrc
xcelium> run
---- 4-bit Ripple Carry Adder Test ----
A=1 (0001)  B=3 (0011)  CIN=0 -> COUT=0, S=0100, {COUT, S}=4
A=11 (1011)  B=9 (1001)  CIN=0 -> COUT=1, S=0100, {COUT, S}=20
A=7 (0111)  B=13 (1101)  CIN=0 -> COUT=1, S=0100, {COUT, S}=20
A=15 (1111)  B=1 (0001)  CIN=0 -> COUT=1, S=0000, {COUT, S}=16
All tests completed.
Simulation complete via $finish(1) at time 5 NS + 0
./Q4_tb_full_adder.v:33     $finish;
xcelium> 