Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Mar 13 10:47:32 2024
| Host         : heinecantor-desktop running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file BoardUnit_control_sets_placed.rpt
| Design       : BoardUnit
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              66 |           26 |
| Yes          | No                    | No                     |              20 |            5 |
| Yes          | No                    | Yes                    |               2 |            1 |
| Yes          | Yes                   | No                     |              71 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+----------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|        Clock Signal       |              Enable Signal             |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+----------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
| ~system/UART_T/stbeCur[1] |                                        |                                                      |                1 |              1 |         1.00 |
|  system/UART_R/rClk       | system/UART_R/CE                       | system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]_0 |                1 |              2 |         2.00 |
|  system/UART_R/rClk       |                                        |                                                      |                1 |              2 |         2.00 |
|  system/UART_T/tClk       | system/UART_T/tfSReg[8]_i_1_n_0        |                                                      |                1 |              4 |         4.00 |
|  system/UART_R/rClk       | system/UART_R/rdSReg[6]_i_1_n_0        | system/UART_R/dataCtr[3]_i_1_n_0                     |                1 |              4 |         4.00 |
|  system/UART_R/rClk       |                                        | system/UART_R/ctr[3]_i_1_n_0                         |                2 |              4 |         2.00 |
|  system/UART_T/tClk       |                                        | system/UART_T/tClkRST                                |                1 |              4 |         4.00 |
|  system/UART_T/tClk       |                                        |                                                      |                1 |              4 |         4.00 |
|  system/UART_T/rClk       |                                        |                                                      |                1 |              4 |         4.00 |
|  system/UART_T/tClk       | system/UART_T/tfSReg[8]_i_1_n_0        | system/UART_T/tfSReg[7]_i_1_n_0                      |                1 |              5 |         5.00 |
|  clock_IBUF_BUFG          |                                        |                                                      |                5 |              7 |         1.40 |
|  system/UART_R/rClk       | system/UART_R/rdReg[7]_i_1_n_0         |                                                      |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG          |                                        | system/UART_R/clkDiv[8]_i_1_n_0                      |                3 |              9 |         3.00 |
|  system/UART_R/rClk       | system/UART_R/rdSReg[6]_i_1_n_0        |                                                      |                2 |              9 |         4.50 |
|  clock_IBUF_BUFG          |                                        | system/UART_T/clkDiv[8]_i_1__0_n_0                   |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG          | debouncerWrite/deb.count[31]_i_2_n_0   | debouncerWrite/deb.count[31]_i_1_n_0                 |                8 |             31 |         3.88 |
|  clock_IBUF_BUFG          | debouncerRead/deb.count[31]_i_2__0_n_0 | debouncerRead/deb.count[31]_i_1__0_n_0               |                8 |             31 |         3.88 |
|  clock_IBUF_BUFG          |                                        | btnReset_IBUF                                        |               17 |             40 |         2.35 |
+---------------------------+----------------------------------------+------------------------------------------------------+------------------+----------------+--------------+


