%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%                                                                             %
%   Center for Astronomy Signal Processing and Electronics Research           %
%   http://seti.ssl.berkeley.edu/casper/                                      %
%   Copyright (C) 2013 David MacMahon
%                                                                             %
%   This program is free software; you can redistribute it and/or modify      %
%   it under the terms of the GNU General Public License as published by      %
%   the Free Software Foundation; either version 2 of the License, or         %
%   (at your option) any later version.                                       %
%                                                                             %
%   This program is distributed in the hope that it will be useful,           %
%   but WITHOUT ANY WARRANTY; without even the implied warranty of            %
%   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the             %
%   GNU General Public License for more details.                              %
%                                                                             %
%   You should have received a copy of the GNU General Public License along   %
%   with this program; if not, write to the Free Software Foundation, Inc.,   %
%   51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.               %
%                                                                             %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


function adc16_caltech_init(blk, varargin)
try
  clog('adc16_init: pre same_state','trace');

  defaults = { ...
    'block_name', blk, ...
    'roach2_rev', '2', ...
  };
  %if same_state(blk, 'defaults', defaults, varargin{:}), return, end
  clog('adc16_init: post same_state','trace');

  check_mask_type(blk, 'adc16_caltech');
  munge_block(blk, varargin{:});
  delete_lines(blk);

  gw_name = clear_name(blk);

  board_count = 1;

  chips = {'a', 'b', 'c', 'd', 'e', 'f', 'g', 'h'};

  x =  0;
  y = 20;

  for chip=1:8

    % Chip 5 is the first chip of the second board
    if chip == 5
      if board_count == 1
        break
      else
        % Second column
        x = 210+30+50;
        y = 20;
      end
    end
    if mod(chip, 2) == 1
      n_bits = 10;
    else
      n_bits = 8;
    end
    bin_pt = n_bits - 1;
    for channel=1:4
      port_num = num2str((chip-1)*4 + channel);
      inport_name  = sprintf('%s%d_sim', chips{chip}, channel);
      gateway_name = sprintf('%s_%s%d', gw_name, chips{chip}, channel);
      outport_name = sprintf('%s%d', chips{chip}, channel);

      inport_pos  = [x+ 20, y,   x+ 20+30, y+14];
      gateway_pos = [x+100, y-3, x+100+70, y+17];
      outport_pos = [x+210, y,   x+210+30, y+14];
      y = y + 50;

      reuse_block(blk, inport_name, 'built-in/inport', ...
        'Port', port_num, ...
        'Position', inport_pos);

      reuse_block(blk, gateway_name, 'xbsIndex_r4/Gateway In', ...
        'arith_type', 'Signed', ...
        'n_bits', num2str(n_bits), ...
        'bin_pt', num2str(bin_pt), ...
        'Position', gateway_pos);

      reuse_block(blk, outport_name, 'built-in/outport', ...
        'Port', port_num, ...
        'Position', outport_pos);


      add_line(blk, [inport_name,  '/1'], [gateway_name, '/1']);
      h=add_line(blk, [gateway_name, '/1'], [outport_name, '/1']);
      set_param(h, 'Name', outport_name);
    end
  end
  clean_blocks(blk);

  save_state(blk, 'defaults', defaults, varargin{:});

  clog('adc16_caltech_init: exiting','trace');

catch ex
  dump_and_rethrow(ex);
end % try/catch
end % function
