Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
| Date         : Sun Jul 19 12:08:39 2020
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: GTPE2_CHANNEL/RXOUTCLK (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GTPE2_CHANNEL/TXOUTCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.741      -39.677                     25                  605        0.084        0.000                      0                  605        0.538        0.000                       0                   341  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk62_5      {0.000 5.000}        10.000          100.000         
gtp_clk_p    {0.000 2.083}        4.166           240.038         
rx_clk       {0.000 4.167}        8.333           120.005         
tx_clk       {0.000 4.167}        8.333           120.005         
write_clk_p  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk62_5             6.361        0.000                      0                   99        0.121        0.000                      0                   99        4.500        0.000                       0                    48  
gtp_clk_p                                                                                                                                                       2.651        0.000                       0                     2  
tx_clk             -0.669       -6.595                     11                  346        0.121        0.000                      0                  346        2.619        0.000                       0                   220  
write_clk_p         0.252        0.000                      0                  146        0.084        0.000                      0                  146        0.538        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk62_5       tx_clk             -2.230       -4.458                      2                    2        0.775        0.000                      0                    2  
write_clk_p   tx_clk             -2.720      -15.656                      6                    6        0.823        0.000                      0                    6  
tx_clk        write_clk_p        -2.741      -12.968                      6                    6        0.322        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk62_5
  To Clock:  clk62_5

Setup :            0  Failing Endpoints,  Worst Slack        6.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.361ns  (required time - arrival time)
  Source:                 gtp_tx_init_pll_reset_timer_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_gtptxinit_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk62_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk62_5 rise@10.000ns - clk62_5 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.076ns (29.983%)  route 2.513ns (70.017%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 13.970 - 10.000 ) 
    Source Clock Delay      (SCD):    4.322ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.871     0.871 r  IBUFG/O
                         net (fo=1, routed)           1.849     2.720    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.796 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.526     4.322    sys_clk_1_BUFG
    SLICE_X48Y9          FDRE                                         r  gtp_tx_init_pll_reset_timer_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.393     4.715 f  gtp_tx_init_pll_reset_timer_count_reg[0]/Q
                         net (fo=7, routed)           0.636     5.352    gtp_tx_init_pll_reset_timer_count_reg[0]
    SLICE_X48Y9          LUT2 (Prop_lut2_I0_O)        0.097     5.449 r  gtp_tx_init_pll_reset_timer_count[6]_i_4/O
                         net (fo=3, routed)           0.503     5.952    gtp_tx_init_pll_reset_timer_count[6]_i_4_n_0
    SLICE_X49Y9          LUT6 (Prop_lut6_I5_O)        0.097     6.049 r  GTPE2_COMMON_i_2/O
                         net (fo=2, routed)           0.871     6.920    gtp_tx_init_pll_reset_timer_done
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.097     7.017 r  FSM_sequential_gtptxinit_state[2]_i_5/O
                         net (fo=1, routed)           0.000     7.017    FSM_sequential_gtptxinit_state[2]_i_5_n_0
    SLICE_X51Y17         MUXF7 (Prop_muxf7_I0_O)      0.163     7.180 r  FSM_sequential_gtptxinit_state_reg[2]_i_2/O
                         net (fo=3, routed)           0.502     7.682    gtptxinit_next_state
    SLICE_X50Y17         LUT6 (Prop_lut6_I1_O)        0.229     7.911 r  FSM_sequential_gtptxinit_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.911    FSM_sequential_gtptxinit_state[0]_i_1_n_0
    SLICE_X50Y17         FDRE                                         r  FSM_sequential_gtptxinit_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000    10.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.737    10.737 r  IBUFG/O
                         net (fo=1, routed)           1.753    12.490    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    12.562 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.408    13.970    sys_clk_1_BUFG
    SLICE_X50Y17         FDRE                                         r  FSM_sequential_gtptxinit_state_reg[0]/C
                         clock pessimism              0.305    14.275    
                         clock uncertainty           -0.035    14.240    
    SLICE_X50Y17         FDRE (Setup_fdre_C_D)        0.032    14.272    FSM_sequential_gtptxinit_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.272    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                  6.361    

Slack (MET) :             6.413ns  (required time - arrival time)
  Source:                 gtp_tx_init_pll_reset_timer_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_gtptxinit_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk62_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk62_5 rise@10.000ns - clk62_5 rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 1.076ns (30.441%)  route 2.459ns (69.559%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 13.970 - 10.000 ) 
    Source Clock Delay      (SCD):    4.322ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.871     0.871 r  IBUFG/O
                         net (fo=1, routed)           1.849     2.720    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.796 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.526     4.322    sys_clk_1_BUFG
    SLICE_X48Y9          FDRE                                         r  gtp_tx_init_pll_reset_timer_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.393     4.715 f  gtp_tx_init_pll_reset_timer_count_reg[0]/Q
                         net (fo=7, routed)           0.636     5.352    gtp_tx_init_pll_reset_timer_count_reg[0]
    SLICE_X48Y9          LUT2 (Prop_lut2_I0_O)        0.097     5.449 r  gtp_tx_init_pll_reset_timer_count[6]_i_4/O
                         net (fo=3, routed)           0.503     5.952    gtp_tx_init_pll_reset_timer_count[6]_i_4_n_0
    SLICE_X49Y9          LUT6 (Prop_lut6_I5_O)        0.097     6.049 r  GTPE2_COMMON_i_2/O
                         net (fo=2, routed)           0.871     6.920    gtp_tx_init_pll_reset_timer_done
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.097     7.017 r  FSM_sequential_gtptxinit_state[2]_i_5/O
                         net (fo=1, routed)           0.000     7.017    FSM_sequential_gtptxinit_state[2]_i_5_n_0
    SLICE_X51Y17         MUXF7 (Prop_muxf7_I0_O)      0.163     7.180 r  FSM_sequential_gtptxinit_state_reg[2]_i_2/O
                         net (fo=3, routed)           0.448     7.628    gtptxinit_next_state
    SLICE_X50Y17         LUT6 (Prop_lut6_I1_O)        0.229     7.857 r  FSM_sequential_gtptxinit_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.857    FSM_sequential_gtptxinit_state[1]_i_1_n_0
    SLICE_X50Y17         FDRE                                         r  FSM_sequential_gtptxinit_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000    10.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.737    10.737 r  IBUFG/O
                         net (fo=1, routed)           1.753    12.490    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    12.562 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.408    13.970    sys_clk_1_BUFG
    SLICE_X50Y17         FDRE                                         r  FSM_sequential_gtptxinit_state_reg[1]/C
                         clock pessimism              0.305    14.275    
                         clock uncertainty           -0.035    14.240    
    SLICE_X50Y17         FDRE (Setup_fdre_C_D)        0.030    14.270    FSM_sequential_gtptxinit_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                  6.413    

Slack (MET) :             6.420ns  (required time - arrival time)
  Source:                 gtp_tx_init_pll_reset_timer_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_gtptxinit_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk62_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk62_5 rise@10.000ns - clk62_5 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 1.076ns (30.482%)  route 2.454ns (69.518%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 13.970 - 10.000 ) 
    Source Clock Delay      (SCD):    4.322ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.871     0.871 r  IBUFG/O
                         net (fo=1, routed)           1.849     2.720    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.796 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.526     4.322    sys_clk_1_BUFG
    SLICE_X48Y9          FDRE                                         r  gtp_tx_init_pll_reset_timer_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.393     4.715 f  gtp_tx_init_pll_reset_timer_count_reg[0]/Q
                         net (fo=7, routed)           0.636     5.352    gtp_tx_init_pll_reset_timer_count_reg[0]
    SLICE_X48Y9          LUT2 (Prop_lut2_I0_O)        0.097     5.449 r  gtp_tx_init_pll_reset_timer_count[6]_i_4/O
                         net (fo=3, routed)           0.503     5.952    gtp_tx_init_pll_reset_timer_count[6]_i_4_n_0
    SLICE_X49Y9          LUT6 (Prop_lut6_I5_O)        0.097     6.049 r  GTPE2_COMMON_i_2/O
                         net (fo=2, routed)           0.871     6.920    gtp_tx_init_pll_reset_timer_done
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.097     7.017 r  FSM_sequential_gtptxinit_state[2]_i_5/O
                         net (fo=1, routed)           0.000     7.017    FSM_sequential_gtptxinit_state[2]_i_5_n_0
    SLICE_X51Y17         MUXF7 (Prop_muxf7_I0_O)      0.163     7.180 r  FSM_sequential_gtptxinit_state_reg[2]_i_2/O
                         net (fo=3, routed)           0.443     7.623    gtptxinit_next_state
    SLICE_X50Y17         LUT6 (Prop_lut6_I1_O)        0.229     7.852 r  FSM_sequential_gtptxinit_state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.852    FSM_sequential_gtptxinit_state[2]_i_1_n_0
    SLICE_X50Y17         FDRE                                         r  FSM_sequential_gtptxinit_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000    10.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.737    10.737 r  IBUFG/O
                         net (fo=1, routed)           1.753    12.490    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    12.562 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.408    13.970    sys_clk_1_BUFG
    SLICE_X50Y17         FDRE                                         r  FSM_sequential_gtptxinit_state_reg[2]/C
                         clock pessimism              0.305    14.275    
                         clock uncertainty           -0.035    14.240    
    SLICE_X50Y17         FDRE (Setup_fdre_C_D)        0.032    14.272    FSM_sequential_gtptxinit_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.272    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                  6.420    

Slack (MET) :             6.479ns  (required time - arrival time)
  Source:                 gtp_tx_init_ready_timer_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_tx_init_ready_timer_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk62_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk62_5 rise@10.000ns - clk62_5 rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.729ns (22.988%)  route 2.442ns (77.012%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.871     0.871 r  IBUFG/O
                         net (fo=1, routed)           1.849     2.720    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.796 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.527     4.323    sys_clk_1_BUFG
    SLICE_X50Y7          FDRE                                         r  gtp_tx_init_ready_timer_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.341     4.664 f  gtp_tx_init_ready_timer_count_reg[3]/Q
                         net (fo=2, routed)           0.503     5.167    gtp_tx_init_ready_timer_count_reg[3]
    SLICE_X51Y7          LUT5 (Prop_lut5_I1_O)        0.097     5.264 r  gtp_tx_init_ready_timer_count[0]_i_11/O
                         net (fo=1, routed)           0.589     5.854    gtp_tx_init_ready_timer_count[0]_i_11_n_0
    SLICE_X51Y8          LUT5 (Prop_lut5_I0_O)        0.097     5.951 f  gtp_tx_init_ready_timer_count[0]_i_10/O
                         net (fo=1, routed)           0.201     6.152    gtp_tx_init_ready_timer_count[0]_i_10_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I5_O)        0.097     6.249 f  gtp_tx_init_ready_timer_count[0]_i_4/O
                         net (fo=20, routed)          0.348     6.597    gtp_tx_init_ready_timer_count[0]_i_2_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I1_O)        0.097     6.694 r  gtp_tx_init_ready_timer_count[0]_i_1/O
                         net (fo=18, routed)          0.801     7.495    gtp_tx_init_ready_timer_count[0]_i_1_n_0
    SLICE_X50Y7          FDRE                                         r  gtp_tx_init_ready_timer_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000    10.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.737    10.737 r  IBUFG/O
                         net (fo=1, routed)           1.753    12.490    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    12.562 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.415    13.977    sys_clk_1_BUFG
    SLICE_X50Y7          FDRE                                         r  gtp_tx_init_ready_timer_count_reg[0]/C
                         clock pessimism              0.346    14.323    
                         clock uncertainty           -0.035    14.288    
    SLICE_X50Y7          FDRE (Setup_fdre_C_R)       -0.314    13.974    gtp_tx_init_ready_timer_count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.974    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  6.479    

Slack (MET) :             6.479ns  (required time - arrival time)
  Source:                 gtp_tx_init_ready_timer_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_tx_init_ready_timer_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk62_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk62_5 rise@10.000ns - clk62_5 rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.729ns (22.988%)  route 2.442ns (77.012%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.871     0.871 r  IBUFG/O
                         net (fo=1, routed)           1.849     2.720    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.796 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.527     4.323    sys_clk_1_BUFG
    SLICE_X50Y7          FDRE                                         r  gtp_tx_init_ready_timer_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.341     4.664 f  gtp_tx_init_ready_timer_count_reg[3]/Q
                         net (fo=2, routed)           0.503     5.167    gtp_tx_init_ready_timer_count_reg[3]
    SLICE_X51Y7          LUT5 (Prop_lut5_I1_O)        0.097     5.264 r  gtp_tx_init_ready_timer_count[0]_i_11/O
                         net (fo=1, routed)           0.589     5.854    gtp_tx_init_ready_timer_count[0]_i_11_n_0
    SLICE_X51Y8          LUT5 (Prop_lut5_I0_O)        0.097     5.951 f  gtp_tx_init_ready_timer_count[0]_i_10/O
                         net (fo=1, routed)           0.201     6.152    gtp_tx_init_ready_timer_count[0]_i_10_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I5_O)        0.097     6.249 f  gtp_tx_init_ready_timer_count[0]_i_4/O
                         net (fo=20, routed)          0.348     6.597    gtp_tx_init_ready_timer_count[0]_i_2_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I1_O)        0.097     6.694 r  gtp_tx_init_ready_timer_count[0]_i_1/O
                         net (fo=18, routed)          0.801     7.495    gtp_tx_init_ready_timer_count[0]_i_1_n_0
    SLICE_X50Y7          FDRE                                         r  gtp_tx_init_ready_timer_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000    10.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.737    10.737 r  IBUFG/O
                         net (fo=1, routed)           1.753    12.490    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    12.562 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.415    13.977    sys_clk_1_BUFG
    SLICE_X50Y7          FDRE                                         r  gtp_tx_init_ready_timer_count_reg[1]/C
                         clock pessimism              0.346    14.323    
                         clock uncertainty           -0.035    14.288    
    SLICE_X50Y7          FDRE (Setup_fdre_C_R)       -0.314    13.974    gtp_tx_init_ready_timer_count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.974    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  6.479    

Slack (MET) :             6.479ns  (required time - arrival time)
  Source:                 gtp_tx_init_ready_timer_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_tx_init_ready_timer_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk62_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk62_5 rise@10.000ns - clk62_5 rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.729ns (22.988%)  route 2.442ns (77.012%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.871     0.871 r  IBUFG/O
                         net (fo=1, routed)           1.849     2.720    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.796 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.527     4.323    sys_clk_1_BUFG
    SLICE_X50Y7          FDRE                                         r  gtp_tx_init_ready_timer_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.341     4.664 f  gtp_tx_init_ready_timer_count_reg[3]/Q
                         net (fo=2, routed)           0.503     5.167    gtp_tx_init_ready_timer_count_reg[3]
    SLICE_X51Y7          LUT5 (Prop_lut5_I1_O)        0.097     5.264 r  gtp_tx_init_ready_timer_count[0]_i_11/O
                         net (fo=1, routed)           0.589     5.854    gtp_tx_init_ready_timer_count[0]_i_11_n_0
    SLICE_X51Y8          LUT5 (Prop_lut5_I0_O)        0.097     5.951 f  gtp_tx_init_ready_timer_count[0]_i_10/O
                         net (fo=1, routed)           0.201     6.152    gtp_tx_init_ready_timer_count[0]_i_10_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I5_O)        0.097     6.249 f  gtp_tx_init_ready_timer_count[0]_i_4/O
                         net (fo=20, routed)          0.348     6.597    gtp_tx_init_ready_timer_count[0]_i_2_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I1_O)        0.097     6.694 r  gtp_tx_init_ready_timer_count[0]_i_1/O
                         net (fo=18, routed)          0.801     7.495    gtp_tx_init_ready_timer_count[0]_i_1_n_0
    SLICE_X50Y7          FDRE                                         r  gtp_tx_init_ready_timer_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000    10.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.737    10.737 r  IBUFG/O
                         net (fo=1, routed)           1.753    12.490    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    12.562 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.415    13.977    sys_clk_1_BUFG
    SLICE_X50Y7          FDRE                                         r  gtp_tx_init_ready_timer_count_reg[2]/C
                         clock pessimism              0.346    14.323    
                         clock uncertainty           -0.035    14.288    
    SLICE_X50Y7          FDRE (Setup_fdre_C_R)       -0.314    13.974    gtp_tx_init_ready_timer_count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.974    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  6.479    

Slack (MET) :             6.479ns  (required time - arrival time)
  Source:                 gtp_tx_init_ready_timer_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_tx_init_ready_timer_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk62_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk62_5 rise@10.000ns - clk62_5 rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.729ns (22.988%)  route 2.442ns (77.012%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.871     0.871 r  IBUFG/O
                         net (fo=1, routed)           1.849     2.720    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.796 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.527     4.323    sys_clk_1_BUFG
    SLICE_X50Y7          FDRE                                         r  gtp_tx_init_ready_timer_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.341     4.664 f  gtp_tx_init_ready_timer_count_reg[3]/Q
                         net (fo=2, routed)           0.503     5.167    gtp_tx_init_ready_timer_count_reg[3]
    SLICE_X51Y7          LUT5 (Prop_lut5_I1_O)        0.097     5.264 r  gtp_tx_init_ready_timer_count[0]_i_11/O
                         net (fo=1, routed)           0.589     5.854    gtp_tx_init_ready_timer_count[0]_i_11_n_0
    SLICE_X51Y8          LUT5 (Prop_lut5_I0_O)        0.097     5.951 f  gtp_tx_init_ready_timer_count[0]_i_10/O
                         net (fo=1, routed)           0.201     6.152    gtp_tx_init_ready_timer_count[0]_i_10_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I5_O)        0.097     6.249 f  gtp_tx_init_ready_timer_count[0]_i_4/O
                         net (fo=20, routed)          0.348     6.597    gtp_tx_init_ready_timer_count[0]_i_2_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I1_O)        0.097     6.694 r  gtp_tx_init_ready_timer_count[0]_i_1/O
                         net (fo=18, routed)          0.801     7.495    gtp_tx_init_ready_timer_count[0]_i_1_n_0
    SLICE_X50Y7          FDRE                                         r  gtp_tx_init_ready_timer_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000    10.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.737    10.737 r  IBUFG/O
                         net (fo=1, routed)           1.753    12.490    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    12.562 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.415    13.977    sys_clk_1_BUFG
    SLICE_X50Y7          FDRE                                         r  gtp_tx_init_ready_timer_count_reg[3]/C
                         clock pessimism              0.346    14.323    
                         clock uncertainty           -0.035    14.288    
    SLICE_X50Y7          FDRE (Setup_fdre_C_R)       -0.314    13.974    gtp_tx_init_ready_timer_count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.974    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  6.479    

Slack (MET) :             6.550ns  (required time - arrival time)
  Source:                 gtp_tx_init_ready_timer_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_tx_init_ready_timer_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk62_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk62_5 rise@10.000ns - clk62_5 rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.729ns (23.706%)  route 2.346ns (76.293%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 13.976 - 10.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.871     0.871 r  IBUFG/O
                         net (fo=1, routed)           1.849     2.720    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.796 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.527     4.323    sys_clk_1_BUFG
    SLICE_X50Y7          FDRE                                         r  gtp_tx_init_ready_timer_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.341     4.664 f  gtp_tx_init_ready_timer_count_reg[3]/Q
                         net (fo=2, routed)           0.503     5.167    gtp_tx_init_ready_timer_count_reg[3]
    SLICE_X51Y7          LUT5 (Prop_lut5_I1_O)        0.097     5.264 r  gtp_tx_init_ready_timer_count[0]_i_11/O
                         net (fo=1, routed)           0.589     5.854    gtp_tx_init_ready_timer_count[0]_i_11_n_0
    SLICE_X51Y8          LUT5 (Prop_lut5_I0_O)        0.097     5.951 f  gtp_tx_init_ready_timer_count[0]_i_10/O
                         net (fo=1, routed)           0.201     6.152    gtp_tx_init_ready_timer_count[0]_i_10_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I5_O)        0.097     6.249 f  gtp_tx_init_ready_timer_count[0]_i_4/O
                         net (fo=20, routed)          0.348     6.597    gtp_tx_init_ready_timer_count[0]_i_2_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I1_O)        0.097     6.694 r  gtp_tx_init_ready_timer_count[0]_i_1/O
                         net (fo=18, routed)          0.705     7.399    gtp_tx_init_ready_timer_count[0]_i_1_n_0
    SLICE_X50Y8          FDRE                                         r  gtp_tx_init_ready_timer_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000    10.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.737    10.737 r  IBUFG/O
                         net (fo=1, routed)           1.753    12.490    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    12.562 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.414    13.976    sys_clk_1_BUFG
    SLICE_X50Y8          FDRE                                         r  gtp_tx_init_ready_timer_count_reg[4]/C
                         clock pessimism              0.321    14.297    
                         clock uncertainty           -0.035    14.262    
    SLICE_X50Y8          FDRE (Setup_fdre_C_R)       -0.314    13.948    gtp_tx_init_ready_timer_count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.948    
                         arrival time                          -7.399    
  -------------------------------------------------------------------
                         slack                                  6.550    

Slack (MET) :             6.550ns  (required time - arrival time)
  Source:                 gtp_tx_init_ready_timer_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_tx_init_ready_timer_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk62_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk62_5 rise@10.000ns - clk62_5 rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.729ns (23.706%)  route 2.346ns (76.293%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 13.976 - 10.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.871     0.871 r  IBUFG/O
                         net (fo=1, routed)           1.849     2.720    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.796 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.527     4.323    sys_clk_1_BUFG
    SLICE_X50Y7          FDRE                                         r  gtp_tx_init_ready_timer_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.341     4.664 f  gtp_tx_init_ready_timer_count_reg[3]/Q
                         net (fo=2, routed)           0.503     5.167    gtp_tx_init_ready_timer_count_reg[3]
    SLICE_X51Y7          LUT5 (Prop_lut5_I1_O)        0.097     5.264 r  gtp_tx_init_ready_timer_count[0]_i_11/O
                         net (fo=1, routed)           0.589     5.854    gtp_tx_init_ready_timer_count[0]_i_11_n_0
    SLICE_X51Y8          LUT5 (Prop_lut5_I0_O)        0.097     5.951 f  gtp_tx_init_ready_timer_count[0]_i_10/O
                         net (fo=1, routed)           0.201     6.152    gtp_tx_init_ready_timer_count[0]_i_10_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I5_O)        0.097     6.249 f  gtp_tx_init_ready_timer_count[0]_i_4/O
                         net (fo=20, routed)          0.348     6.597    gtp_tx_init_ready_timer_count[0]_i_2_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I1_O)        0.097     6.694 r  gtp_tx_init_ready_timer_count[0]_i_1/O
                         net (fo=18, routed)          0.705     7.399    gtp_tx_init_ready_timer_count[0]_i_1_n_0
    SLICE_X50Y8          FDRE                                         r  gtp_tx_init_ready_timer_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000    10.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.737    10.737 r  IBUFG/O
                         net (fo=1, routed)           1.753    12.490    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    12.562 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.414    13.976    sys_clk_1_BUFG
    SLICE_X50Y8          FDRE                                         r  gtp_tx_init_ready_timer_count_reg[5]/C
                         clock pessimism              0.321    14.297    
                         clock uncertainty           -0.035    14.262    
    SLICE_X50Y8          FDRE (Setup_fdre_C_R)       -0.314    13.948    gtp_tx_init_ready_timer_count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.948    
                         arrival time                          -7.399    
  -------------------------------------------------------------------
                         slack                                  6.550    

Slack (MET) :             6.550ns  (required time - arrival time)
  Source:                 gtp_tx_init_ready_timer_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_tx_init_ready_timer_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk62_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk62_5 rise@10.000ns - clk62_5 rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.729ns (23.706%)  route 2.346ns (76.293%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 13.976 - 10.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.871     0.871 r  IBUFG/O
                         net (fo=1, routed)           1.849     2.720    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.796 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.527     4.323    sys_clk_1_BUFG
    SLICE_X50Y7          FDRE                                         r  gtp_tx_init_ready_timer_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.341     4.664 f  gtp_tx_init_ready_timer_count_reg[3]/Q
                         net (fo=2, routed)           0.503     5.167    gtp_tx_init_ready_timer_count_reg[3]
    SLICE_X51Y7          LUT5 (Prop_lut5_I1_O)        0.097     5.264 r  gtp_tx_init_ready_timer_count[0]_i_11/O
                         net (fo=1, routed)           0.589     5.854    gtp_tx_init_ready_timer_count[0]_i_11_n_0
    SLICE_X51Y8          LUT5 (Prop_lut5_I0_O)        0.097     5.951 f  gtp_tx_init_ready_timer_count[0]_i_10/O
                         net (fo=1, routed)           0.201     6.152    gtp_tx_init_ready_timer_count[0]_i_10_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I5_O)        0.097     6.249 f  gtp_tx_init_ready_timer_count[0]_i_4/O
                         net (fo=20, routed)          0.348     6.597    gtp_tx_init_ready_timer_count[0]_i_2_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I1_O)        0.097     6.694 r  gtp_tx_init_ready_timer_count[0]_i_1/O
                         net (fo=18, routed)          0.705     7.399    gtp_tx_init_ready_timer_count[0]_i_1_n_0
    SLICE_X50Y8          FDRE                                         r  gtp_tx_init_ready_timer_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000    10.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.737    10.737 r  IBUFG/O
                         net (fo=1, routed)           1.753    12.490    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    12.562 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.414    13.976    sys_clk_1_BUFG
    SLICE_X50Y8          FDRE                                         r  gtp_tx_init_ready_timer_count_reg[6]/C
                         clock pessimism              0.321    14.297    
                         clock uncertainty           -0.035    14.262    
    SLICE_X50Y8          FDRE (Setup_fdre_C_R)       -0.314    13.948    gtp_tx_init_ready_timer_count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.948    
                         arrival time                          -7.399    
  -------------------------------------------------------------------
                         slack                                  6.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl0_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinxmultiregimpl0_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk62_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5 rise@0.000ns - clk62_5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  IBUFG/O
                         net (fo=1, routed)           0.829     1.008    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.034 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          0.714     1.748    sys_clk_1_BUFG
    SLICE_X51Y21         FDRE                                         r  xilinxmultiregimpl0_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141     1.889 r  xilinxmultiregimpl0_regs0_reg/Q
                         net (fo=1, routed)           0.055     1.944    xilinxmultiregimpl0_regs0
    SLICE_X51Y21         FDRE                                         r  xilinxmultiregimpl0_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  IBUFG/O
                         net (fo=1, routed)           0.894     1.303    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.332 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          0.990     2.321    sys_clk_1_BUFG
    SLICE_X51Y21         FDRE                                         r  xilinxmultiregimpl0_regs1_reg/C
                         clock pessimism             -0.573     1.748    
    SLICE_X51Y21         FDRE (Hold_fdre_C_D)         0.075     1.823    xilinxmultiregimpl0_regs1_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 gtp_tx_init_pll_reset_timer_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_tx_init_pll_reset_timer_count_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk62_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5 rise@0.000ns - clk62_5 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.385%)  route 0.137ns (39.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  IBUFG/O
                         net (fo=1, routed)           0.829     1.008    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.034 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          0.723     1.757    sys_clk_1_BUFG
    SLICE_X48Y9          FDRE                                         r  gtp_tx_init_pll_reset_timer_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.164     1.921 r  gtp_tx_init_pll_reset_timer_count_reg[0]/Q
                         net (fo=7, routed)           0.137     2.058    gtp_tx_init_pll_reset_timer_count_reg[0]
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.045     2.103 r  gtp_tx_init_pll_reset_timer_count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.103    gtp_tx_init_pll_reset_timer_count[5]_i_1_n_0
    SLICE_X48Y9          FDSE                                         r  gtp_tx_init_pll_reset_timer_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  IBUFG/O
                         net (fo=1, routed)           0.894     1.303    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.332 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.001     2.332    sys_clk_1_BUFG
    SLICE_X48Y9          FDSE                                         r  gtp_tx_init_pll_reset_timer_count_reg[5]/C
                         clock pessimism             -0.575     1.757    
    SLICE_X48Y9          FDSE (Hold_fdse_C_D)         0.121     1.878    gtp_tx_init_pll_reset_timer_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk62_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5 rise@0.000ns - clk62_5 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.575%)  route 0.162ns (53.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  IBUFG/O
                         net (fo=1, routed)           0.829     1.008    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.034 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          0.719     1.753    sys_clk_1_BUFG
    SLICE_X51Y16         FDRE                                         r  xilinxmultiregimpl3_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.894 r  xilinxmultiregimpl3_regs0_reg/Q
                         net (fo=1, routed)           0.162     2.056    xilinxmultiregimpl3_regs0
    SLICE_X51Y16         FDRE                                         r  xilinxmultiregimpl3_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  IBUFG/O
                         net (fo=1, routed)           0.894     1.303    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.332 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          0.995     2.326    sys_clk_1_BUFG
    SLICE_X51Y16         FDRE                                         r  xilinxmultiregimpl3_regs1_reg/C
                         clock pessimism             -0.573     1.753    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.071     1.824    xilinxmultiregimpl3_regs1_reg
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk62_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5 rise@0.000ns - clk62_5 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.361%)  route 0.170ns (54.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  IBUFG/O
                         net (fo=1, routed)           0.829     1.008    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.034 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          0.719     1.753    sys_clk_1_BUFG
    SLICE_X51Y16         FDRE                                         r  xilinxmultiregimpl4_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.894 r  xilinxmultiregimpl4_regs0_reg/Q
                         net (fo=1, routed)           0.170     2.064    xilinxmultiregimpl4_regs0
    SLICE_X51Y16         FDRE                                         r  xilinxmultiregimpl4_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  IBUFG/O
                         net (fo=1, routed)           0.894     1.303    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.332 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          0.995     2.326    sys_clk_1_BUFG
    SLICE_X51Y16         FDRE                                         r  xilinxmultiregimpl4_regs1_reg/C
                         clock pessimism             -0.573     1.753    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.076     1.829    xilinxmultiregimpl4_regs1_reg
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 gtp_tx_init_pll_reset_timer_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_tx_init_pll_reset_timer_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk62_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5 rise@0.000ns - clk62_5 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.207ns (53.231%)  route 0.182ns (46.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  IBUFG/O
                         net (fo=1, routed)           0.829     1.008    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.034 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          0.723     1.757    sys_clk_1_BUFG
    SLICE_X48Y9          FDRE                                         r  gtp_tx_init_pll_reset_timer_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.164     1.921 r  gtp_tx_init_pll_reset_timer_count_reg[0]/Q
                         net (fo=7, routed)           0.182     2.103    gtp_tx_init_pll_reset_timer_count_reg[0]
    SLICE_X48Y9          LUT2 (Prop_lut2_I0_O)        0.043     2.146 r  gtp_tx_init_pll_reset_timer_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.146    gtp_tx_init_pll_reset_timer_count[1]_i_1_n_0
    SLICE_X48Y9          FDRE                                         r  gtp_tx_init_pll_reset_timer_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  IBUFG/O
                         net (fo=1, routed)           0.894     1.303    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.332 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.001     2.332    sys_clk_1_BUFG
    SLICE_X48Y9          FDRE                                         r  gtp_tx_init_pll_reset_timer_count_reg[1]/C
                         clock pessimism             -0.575     1.757    
    SLICE_X48Y9          FDRE (Hold_fdre_C_D)         0.131     1.888    gtp_tx_init_pll_reset_timer_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 gtp_tx_init_pll_reset_timer_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_tx_init_pll_reset_timer_count_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk62_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5 rise@0.000ns - clk62_5 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.207ns (53.231%)  route 0.182ns (46.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  IBUFG/O
                         net (fo=1, routed)           0.829     1.008    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.034 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          0.723     1.757    sys_clk_1_BUFG
    SLICE_X48Y9          FDRE                                         r  gtp_tx_init_pll_reset_timer_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.164     1.921 r  gtp_tx_init_pll_reset_timer_count_reg[0]/Q
                         net (fo=7, routed)           0.182     2.103    gtp_tx_init_pll_reset_timer_count_reg[0]
    SLICE_X48Y9          LUT5 (Prop_lut5_I3_O)        0.043     2.146 r  gtp_tx_init_pll_reset_timer_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.146    gtp_tx_init_pll_reset_timer_count[4]_i_1_n_0
    SLICE_X48Y9          FDSE                                         r  gtp_tx_init_pll_reset_timer_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  IBUFG/O
                         net (fo=1, routed)           0.894     1.303    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.332 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.001     2.332    sys_clk_1_BUFG
    SLICE_X48Y9          FDSE                                         r  gtp_tx_init_pll_reset_timer_count_reg[4]/C
                         clock pessimism             -0.575     1.757    
    SLICE_X48Y9          FDSE (Hold_fdse_C_D)         0.131     1.888    gtp_tx_init_pll_reset_timer_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl1_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinxmultiregimpl1_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk62_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5 rise@0.000ns - clk62_5 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.095%)  route 0.194ns (57.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  IBUFG/O
                         net (fo=1, routed)           0.829     1.008    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.034 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          0.718     1.752    sys_clk_1_BUFG
    SLICE_X51Y17         FDRE                                         r  xilinxmultiregimpl1_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.141     1.893 r  xilinxmultiregimpl1_regs0_reg/Q
                         net (fo=1, routed)           0.194     2.087    xilinxmultiregimpl1_regs0
    SLICE_X51Y17         FDRE                                         r  xilinxmultiregimpl1_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  IBUFG/O
                         net (fo=1, routed)           0.894     1.303    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.332 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          0.994     2.325    sys_clk_1_BUFG
    SLICE_X51Y17         FDRE                                         r  xilinxmultiregimpl1_regs1_reg/C
                         clock pessimism             -0.573     1.752    
    SLICE_X51Y17         FDRE (Hold_fdre_C_D)         0.076     1.828    xilinxmultiregimpl1_regs1_reg
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 gtp_tx_init_pll_reset_timer_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_tx_init_pll_reset_timer_count_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk62_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5 rise@0.000ns - clk62_5 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.848%)  route 0.165ns (44.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  IBUFG/O
                         net (fo=1, routed)           0.829     1.008    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.034 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          0.723     1.757    sys_clk_1_BUFG
    SLICE_X48Y9          FDSE                                         r  gtp_tx_init_pll_reset_timer_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDSE (Prop_fdse_C_Q)         0.164     1.921 r  gtp_tx_init_pll_reset_timer_count_reg[3]/Q
                         net (fo=6, routed)           0.165     2.086    gtp_tx_init_pll_reset_timer_count_reg[3]
    SLICE_X49Y9          LUT6 (Prop_lut6_I1_O)        0.045     2.131 r  gtp_tx_init_pll_reset_timer_count[6]_i_3/O
                         net (fo=1, routed)           0.000     2.131    gtp_tx_init_pll_reset_timer_count[6]_i_3_n_0
    SLICE_X49Y9          FDSE                                         r  gtp_tx_init_pll_reset_timer_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  IBUFG/O
                         net (fo=1, routed)           0.894     1.303    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.332 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.001     2.332    sys_clk_1_BUFG
    SLICE_X49Y9          FDSE                                         r  gtp_tx_init_pll_reset_timer_count_reg[6]/C
                         clock pessimism             -0.562     1.770    
    SLICE_X49Y9          FDSE (Hold_fdse_C_D)         0.092     1.862    gtp_tx_init_pll_reset_timer_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 gtp_tx_init_pll_reset_timer_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_tx_init_pll_reset_timer_count_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk62_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5 rise@0.000ns - clk62_5 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.470%)  route 0.182ns (46.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  IBUFG/O
                         net (fo=1, routed)           0.829     1.008    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.034 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          0.723     1.757    sys_clk_1_BUFG
    SLICE_X48Y9          FDRE                                         r  gtp_tx_init_pll_reset_timer_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.164     1.921 r  gtp_tx_init_pll_reset_timer_count_reg[0]/Q
                         net (fo=7, routed)           0.182     2.103    gtp_tx_init_pll_reset_timer_count_reg[0]
    SLICE_X48Y9          LUT4 (Prop_lut4_I0_O)        0.045     2.148 r  gtp_tx_init_pll_reset_timer_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.148    gtp_tx_init_pll_reset_timer_count[3]_i_1_n_0
    SLICE_X48Y9          FDSE                                         r  gtp_tx_init_pll_reset_timer_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  IBUFG/O
                         net (fo=1, routed)           0.894     1.303    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.332 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.001     2.332    sys_clk_1_BUFG
    SLICE_X48Y9          FDSE                                         r  gtp_tx_init_pll_reset_timer_count_reg[3]/C
                         clock pessimism             -0.575     1.757    
    SLICE_X48Y9          FDSE (Hold_fdse_C_D)         0.121     1.878    gtp_tx_init_pll_reset_timer_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 gtp_tx_init_pll_reset_timer_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_tx_init_pll_reset_timer_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk62_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5 rise@0.000ns - clk62_5 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.470%)  route 0.182ns (46.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  IBUFG/O
                         net (fo=1, routed)           0.829     1.008    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.034 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          0.723     1.757    sys_clk_1_BUFG
    SLICE_X48Y9          FDRE                                         r  gtp_tx_init_pll_reset_timer_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.164     1.921 f  gtp_tx_init_pll_reset_timer_count_reg[0]/Q
                         net (fo=7, routed)           0.182     2.103    gtp_tx_init_pll_reset_timer_count_reg[0]
    SLICE_X48Y9          LUT1 (Prop_lut1_I0_O)        0.045     2.148 r  gtp_tx_init_pll_reset_timer_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.148    gtp_tx_init_pll_reset_timer_count0[0]
    SLICE_X48Y9          FDRE                                         r  gtp_tx_init_pll_reset_timer_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  IBUFG/O
                         net (fo=1, routed)           0.894     1.303    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.332 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.001     2.332    sys_clk_1_BUFG
    SLICE_X48Y9          FDRE                                         r  gtp_tx_init_pll_reset_timer_count_reg[0]/C
                         clock pessimism             -0.575     1.757    
    SLICE_X48Y9          FDRE (Hold_fdre_C_D)         0.120     1.877    gtp_tx_init_pll_reset_timer_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk62_5
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk62_5 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y2  sys_clk_1_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y17   FSM_sequential_gtptxinit_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y9    gtp_tx_init_pll_reset_timer_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y9    gtp_tx_init_pll_reset_timer_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y9    gtp_tx_init_pll_reset_timer_count_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X48Y9    gtp_tx_init_pll_reset_timer_count_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X48Y9    gtp_tx_init_pll_reset_timer_count_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X48Y9    gtp_tx_init_pll_reset_timer_count_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X49Y9    gtp_tx_init_pll_reset_timer_count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y8    gtp_tx_init_ready_timer_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y9    gtp_tx_init_pll_reset_timer_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y9    gtp_tx_init_pll_reset_timer_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y9    gtp_tx_init_pll_reset_timer_count_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y9    gtp_tx_init_pll_reset_timer_count_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y9    gtp_tx_init_pll_reset_timer_count_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y9    gtp_tx_init_pll_reset_timer_count_reg[5]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X49Y9    gtp_tx_init_pll_reset_timer_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y8    gtp_tx_init_ready_timer_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y8    gtp_tx_init_ready_timer_count_reg[6]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X50Y8    gtp_tx_init_ready_timer_count_reg[7]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X50Y11   gtp_tx_init_ready_timer_count_reg[16]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X50Y11   gtp_tx_init_ready_timer_count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   xilinxmultiregimpl0_regs0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   xilinxmultiregimpl0_regs1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y17   FSM_sequential_gtptxinit_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y9    gtp_tx_init_pll_reset_timer_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y9    gtp_tx_init_pll_reset_timer_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y9    gtp_tx_init_pll_reset_timer_count_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y9    gtp_tx_init_pll_reset_timer_count_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y9    gtp_tx_init_pll_reset_timer_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtp_clk_p
  To Clock:  gtp_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtp_clk_p
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.166
Sources:            { gtp_clk_p }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.515         4.166       2.651      GTPE2_COMMON_X0Y0  GTPE2_COMMON/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.219         4.166       2.947      IBUFDS_GTE2_X0Y0   IBUFDS_GTE2/I



---------------------------------------------------------------------------------------------------
From Clock:  tx_clk
  To Clock:  tx_clk

Setup :           11  Failing Endpoints,  Worst Slack       -0.669ns,  Total Violation       -6.595ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.619ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.669ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gtp_gtprxinit_drpvalue_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (tx_clk rise@8.333ns - tx_clk rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 0.852ns (9.949%)  route 7.712ns (90.051%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 9.750 - 8.333 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.732     1.732    tx_clk
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     2.487 r  GTPE2_CHANNEL/DRPRDY
                         net (fo=5, routed)           3.795     6.283    gtp_drprdy
    SLICE_X114Y13        LUT5 (Prop_lut5_I1_O)        0.097     6.380 r  gtp_gtprxinit_drpvalue[15]_i_1/O
                         net (fo=16, routed)          3.917    10.296    gtp_gtprxinit_drpvalue_gtp_next_value_ce1
    SLICE_X51Y7          FDRE                                         r  gtp_gtprxinit_drpvalue_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  BUFG_6/O
                         net (fo=220, routed)         1.417     9.750    tx_clk
    SLICE_X51Y7          FDRE                                         r  gtp_gtprxinit_drpvalue_reg[10]/C
                         clock pessimism              0.088     9.838    
                         clock uncertainty           -0.061     9.777    
    SLICE_X51Y7          FDRE (Setup_fdre_C_CE)      -0.150     9.627    gtp_gtprxinit_drpvalue_reg[10]
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                         -10.296    
  -------------------------------------------------------------------
                         slack                                 -0.669    

Slack (VIOLATED) :        -0.669ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gtp_gtprxinit_drpvalue_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (tx_clk rise@8.333ns - tx_clk rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 0.852ns (9.949%)  route 7.712ns (90.051%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 9.750 - 8.333 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.732     1.732    tx_clk
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     2.487 r  GTPE2_CHANNEL/DRPRDY
                         net (fo=5, routed)           3.795     6.283    gtp_drprdy
    SLICE_X114Y13        LUT5 (Prop_lut5_I1_O)        0.097     6.380 r  gtp_gtprxinit_drpvalue[15]_i_1/O
                         net (fo=16, routed)          3.917    10.296    gtp_gtprxinit_drpvalue_gtp_next_value_ce1
    SLICE_X51Y7          FDRE                                         r  gtp_gtprxinit_drpvalue_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  BUFG_6/O
                         net (fo=220, routed)         1.417     9.750    tx_clk
    SLICE_X51Y7          FDRE                                         r  gtp_gtprxinit_drpvalue_reg[7]/C
                         clock pessimism              0.088     9.838    
                         clock uncertainty           -0.061     9.777    
    SLICE_X51Y7          FDRE (Setup_fdre_C_CE)      -0.150     9.627    gtp_gtprxinit_drpvalue_reg[7]
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                         -10.296    
  -------------------------------------------------------------------
                         slack                                 -0.669    

Slack (VIOLATED) :        -0.669ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gtp_gtprxinit_drpvalue_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (tx_clk rise@8.333ns - tx_clk rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 0.852ns (9.949%)  route 7.712ns (90.051%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 9.750 - 8.333 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.732     1.732    tx_clk
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     2.487 r  GTPE2_CHANNEL/DRPRDY
                         net (fo=5, routed)           3.795     6.283    gtp_drprdy
    SLICE_X114Y13        LUT5 (Prop_lut5_I1_O)        0.097     6.380 r  gtp_gtprxinit_drpvalue[15]_i_1/O
                         net (fo=16, routed)          3.917    10.296    gtp_gtprxinit_drpvalue_gtp_next_value_ce1
    SLICE_X51Y7          FDRE                                         r  gtp_gtprxinit_drpvalue_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  BUFG_6/O
                         net (fo=220, routed)         1.417     9.750    tx_clk
    SLICE_X51Y7          FDRE                                         r  gtp_gtprxinit_drpvalue_reg[9]/C
                         clock pessimism              0.088     9.838    
                         clock uncertainty           -0.061     9.777    
    SLICE_X51Y7          FDRE (Setup_fdre_C_CE)      -0.150     9.627    gtp_gtprxinit_drpvalue_reg[9]
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                         -10.296    
  -------------------------------------------------------------------
                         slack                                 -0.669    

Slack (VIOLATED) :        -0.591ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gtp_gtprxinit_drpvalue_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (tx_clk rise@8.333ns - tx_clk rise@0.000ns)
  Data Path Delay:        8.486ns  (logic 0.852ns (10.040%)  route 7.634ns (89.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 9.750 - 8.333 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.732     1.732    tx_clk
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     2.487 r  GTPE2_CHANNEL/DRPRDY
                         net (fo=5, routed)           3.795     6.283    gtp_drprdy
    SLICE_X114Y13        LUT5 (Prop_lut5_I1_O)        0.097     6.380 r  gtp_gtprxinit_drpvalue[15]_i_1/O
                         net (fo=16, routed)          3.839    10.218    gtp_gtprxinit_drpvalue_gtp_next_value_ce1
    SLICE_X51Y6          FDRE                                         r  gtp_gtprxinit_drpvalue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  BUFG_6/O
                         net (fo=220, routed)         1.417     9.750    tx_clk
    SLICE_X51Y6          FDRE                                         r  gtp_gtprxinit_drpvalue_reg[0]/C
                         clock pessimism              0.088     9.838    
                         clock uncertainty           -0.061     9.777    
    SLICE_X51Y6          FDRE (Setup_fdre_C_CE)      -0.150     9.627    gtp_gtprxinit_drpvalue_reg[0]
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                 -0.591    

Slack (VIOLATED) :        -0.591ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gtp_gtprxinit_drpvalue_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (tx_clk rise@8.333ns - tx_clk rise@0.000ns)
  Data Path Delay:        8.486ns  (logic 0.852ns (10.040%)  route 7.634ns (89.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 9.750 - 8.333 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.732     1.732    tx_clk
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     2.487 r  GTPE2_CHANNEL/DRPRDY
                         net (fo=5, routed)           3.795     6.283    gtp_drprdy
    SLICE_X114Y13        LUT5 (Prop_lut5_I1_O)        0.097     6.380 r  gtp_gtprxinit_drpvalue[15]_i_1/O
                         net (fo=16, routed)          3.839    10.218    gtp_gtprxinit_drpvalue_gtp_next_value_ce1
    SLICE_X51Y6          FDRE                                         r  gtp_gtprxinit_drpvalue_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  BUFG_6/O
                         net (fo=220, routed)         1.417     9.750    tx_clk
    SLICE_X51Y6          FDRE                                         r  gtp_gtprxinit_drpvalue_reg[1]/C
                         clock pessimism              0.088     9.838    
                         clock uncertainty           -0.061     9.777    
    SLICE_X51Y6          FDRE (Setup_fdre_C_CE)      -0.150     9.627    gtp_gtprxinit_drpvalue_reg[1]
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                 -0.591    

Slack (VIOLATED) :        -0.591ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gtp_gtprxinit_drpvalue_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (tx_clk rise@8.333ns - tx_clk rise@0.000ns)
  Data Path Delay:        8.486ns  (logic 0.852ns (10.040%)  route 7.634ns (89.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 9.750 - 8.333 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.732     1.732    tx_clk
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     2.487 r  GTPE2_CHANNEL/DRPRDY
                         net (fo=5, routed)           3.795     6.283    gtp_drprdy
    SLICE_X114Y13        LUT5 (Prop_lut5_I1_O)        0.097     6.380 r  gtp_gtprxinit_drpvalue[15]_i_1/O
                         net (fo=16, routed)          3.839    10.218    gtp_gtprxinit_drpvalue_gtp_next_value_ce1
    SLICE_X51Y6          FDRE                                         r  gtp_gtprxinit_drpvalue_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  BUFG_6/O
                         net (fo=220, routed)         1.417     9.750    tx_clk
    SLICE_X51Y6          FDRE                                         r  gtp_gtprxinit_drpvalue_reg[2]/C
                         clock pessimism              0.088     9.838    
                         clock uncertainty           -0.061     9.777    
    SLICE_X51Y6          FDRE (Setup_fdre_C_CE)      -0.150     9.627    gtp_gtprxinit_drpvalue_reg[2]
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                 -0.591    

Slack (VIOLATED) :        -0.591ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gtp_gtprxinit_drpvalue_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (tx_clk rise@8.333ns - tx_clk rise@0.000ns)
  Data Path Delay:        8.486ns  (logic 0.852ns (10.040%)  route 7.634ns (89.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 9.750 - 8.333 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.732     1.732    tx_clk
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     2.487 r  GTPE2_CHANNEL/DRPRDY
                         net (fo=5, routed)           3.795     6.283    gtp_drprdy
    SLICE_X114Y13        LUT5 (Prop_lut5_I1_O)        0.097     6.380 r  gtp_gtprxinit_drpvalue[15]_i_1/O
                         net (fo=16, routed)          3.839    10.218    gtp_gtprxinit_drpvalue_gtp_next_value_ce1
    SLICE_X51Y6          FDRE                                         r  gtp_gtprxinit_drpvalue_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  BUFG_6/O
                         net (fo=220, routed)         1.417     9.750    tx_clk
    SLICE_X51Y6          FDRE                                         r  gtp_gtprxinit_drpvalue_reg[3]/C
                         clock pessimism              0.088     9.838    
                         clock uncertainty           -0.061     9.777    
    SLICE_X51Y6          FDRE (Setup_fdre_C_CE)      -0.150     9.627    gtp_gtprxinit_drpvalue_reg[3]
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                 -0.591    

Slack (VIOLATED) :        -0.564ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gtp_gtprxinit_drpvalue_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (tx_clk rise@8.333ns - tx_clk rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 0.852ns (10.074%)  route 7.606ns (89.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 9.749 - 8.333 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.732     1.732    tx_clk
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     2.487 r  GTPE2_CHANNEL/DRPRDY
                         net (fo=5, routed)           3.795     6.283    gtp_drprdy
    SLICE_X114Y13        LUT5 (Prop_lut5_I1_O)        0.097     6.380 r  gtp_gtprxinit_drpvalue[15]_i_1/O
                         net (fo=16, routed)          3.810    10.190    gtp_gtprxinit_drpvalue_gtp_next_value_ce1
    SLICE_X51Y9          FDRE                                         r  gtp_gtprxinit_drpvalue_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  BUFG_6/O
                         net (fo=220, routed)         1.416     9.749    tx_clk
    SLICE_X51Y9          FDRE                                         r  gtp_gtprxinit_drpvalue_reg[4]/C
                         clock pessimism              0.088     9.837    
                         clock uncertainty           -0.061     9.776    
    SLICE_X51Y9          FDRE (Setup_fdre_C_CE)      -0.150     9.626    gtp_gtprxinit_drpvalue_reg[4]
  -------------------------------------------------------------------
                         required time                          9.626    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                 -0.564    

Slack (VIOLATED) :        -0.564ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gtp_gtprxinit_drpvalue_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (tx_clk rise@8.333ns - tx_clk rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 0.852ns (10.074%)  route 7.606ns (89.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 9.749 - 8.333 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.732     1.732    tx_clk
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     2.487 r  GTPE2_CHANNEL/DRPRDY
                         net (fo=5, routed)           3.795     6.283    gtp_drprdy
    SLICE_X114Y13        LUT5 (Prop_lut5_I1_O)        0.097     6.380 r  gtp_gtprxinit_drpvalue[15]_i_1/O
                         net (fo=16, routed)          3.810    10.190    gtp_gtprxinit_drpvalue_gtp_next_value_ce1
    SLICE_X51Y9          FDRE                                         r  gtp_gtprxinit_drpvalue_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  BUFG_6/O
                         net (fo=220, routed)         1.416     9.749    tx_clk
    SLICE_X51Y9          FDRE                                         r  gtp_gtprxinit_drpvalue_reg[5]/C
                         clock pessimism              0.088     9.837    
                         clock uncertainty           -0.061     9.776    
    SLICE_X51Y9          FDRE (Setup_fdre_C_CE)      -0.150     9.626    gtp_gtprxinit_drpvalue_reg[5]
  -------------------------------------------------------------------
                         required time                          9.626    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                 -0.564    

Slack (VIOLATED) :        -0.564ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gtp_gtprxinit_drpvalue_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (tx_clk rise@8.333ns - tx_clk rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 0.852ns (10.074%)  route 7.606ns (89.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 9.749 - 8.333 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.732     1.732    tx_clk
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     2.487 r  GTPE2_CHANNEL/DRPRDY
                         net (fo=5, routed)           3.795     6.283    gtp_drprdy
    SLICE_X114Y13        LUT5 (Prop_lut5_I1_O)        0.097     6.380 r  gtp_gtprxinit_drpvalue[15]_i_1/O
                         net (fo=16, routed)          3.810    10.190    gtp_gtprxinit_drpvalue_gtp_next_value_ce1
    SLICE_X51Y9          FDRE                                         r  gtp_gtprxinit_drpvalue_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  BUFG_6/O
                         net (fo=220, routed)         1.416     9.749    tx_clk
    SLICE_X51Y9          FDRE                                         r  gtp_gtprxinit_drpvalue_reg[6]/C
                         clock pessimism              0.088     9.837    
                         clock uncertainty           -0.061     9.776    
    SLICE_X51Y9          FDRE (Setup_fdre_C_CE)      -0.150     9.626    gtp_gtprxinit_drpvalue_reg[6]
  -------------------------------------------------------------------
                         required time                          9.626    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                 -0.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl13_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl13_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.718     0.718    tx_clk
    SLICE_X43Y20         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     0.859 r  xilinxmultiregimpl13_regs0_reg[5]/Q
                         net (fo=1, routed)           0.055     0.914    xilinxmultiregimpl13_regs0[5]
    SLICE_X43Y20         FDRE                                         r  xilinxmultiregimpl13_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.994     0.994    tx_clk
    SLICE_X43Y20         FDRE                                         r  xilinxmultiregimpl13_regs1_reg[5]/C
                         clock pessimism             -0.276     0.718    
    SLICE_X43Y20         FDRE (Hold_fdre_C_D)         0.075     0.793    xilinxmultiregimpl13_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl8_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl8_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.368%)  route 0.057ns (28.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.714     0.714    tx_clk
    SLICE_X50Y23         FDRE                                         r  xilinxmultiregimpl8_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.141     0.855 r  xilinxmultiregimpl8_regs0_reg/Q
                         net (fo=1, routed)           0.057     0.911    xilinxmultiregimpl8_regs0
    SLICE_X50Y23         FDRE                                         r  xilinxmultiregimpl8_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.989     0.989    tx_clk
    SLICE_X50Y23         FDRE                                         r  xilinxmultiregimpl8_regs1_reg/C
                         clock pessimism             -0.275     0.714    
    SLICE_X50Y23         FDRE (Hold_fdre_C_D)         0.071     0.785    xilinxmultiregimpl8_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl9_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl9_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.368%)  route 0.057ns (28.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.717ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.717     0.717    tx_clk
    SLICE_X50Y20         FDRE                                         r  xilinxmultiregimpl9_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.141     0.858 r  xilinxmultiregimpl9_regs0_reg/Q
                         net (fo=1, routed)           0.057     0.914    xilinxmultiregimpl9_regs0
    SLICE_X50Y20         FDRE                                         r  xilinxmultiregimpl9_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.993     0.993    tx_clk
    SLICE_X50Y20         FDRE                                         r  xilinxmultiregimpl9_regs1_reg/C
                         clock pessimism             -0.276     0.717    
    SLICE_X50Y20         FDRE (Hold_fdre_C_D)         0.071     0.788    xilinxmultiregimpl9_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl5_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.717ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.717     0.717    tx_clk
    SLICE_X50Y20         FDRE                                         r  xilinxmultiregimpl5_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.141     0.858 r  xilinxmultiregimpl5_regs0_reg/Q
                         net (fo=1, routed)           0.063     0.921    xilinxmultiregimpl5_regs0
    SLICE_X50Y20         FDRE                                         r  xilinxmultiregimpl5_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.993     0.993    tx_clk
    SLICE_X50Y20         FDRE                                         r  xilinxmultiregimpl5_regs1_reg/C
                         clock pessimism             -0.276     0.717    
    SLICE_X50Y20         FDRE (Hold_fdre_C_D)         0.075     0.792    xilinxmultiregimpl5_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl6_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl6_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.714     0.714    tx_clk
    SLICE_X50Y23         FDRE                                         r  xilinxmultiregimpl6_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.141     0.855 r  xilinxmultiregimpl6_regs0_reg/Q
                         net (fo=1, routed)           0.063     0.918    xilinxmultiregimpl6_regs0
    SLICE_X50Y23         FDRE                                         r  xilinxmultiregimpl6_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.989     0.989    tx_clk
    SLICE_X50Y23         FDRE                                         r  xilinxmultiregimpl6_regs1_reg/C
                         clock pessimism             -0.275     0.714    
    SLICE_X50Y23         FDRE (Hold_fdre_C_D)         0.075     0.789    xilinxmultiregimpl6_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl7_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.723     0.723    tx_clk
    SLICE_X114Y23        FDRE                                         r  xilinxmultiregimpl7_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y23        FDRE (Prop_fdre_C_Q)         0.141     0.864 r  xilinxmultiregimpl7_regs0_reg/Q
                         net (fo=1, routed)           0.063     0.927    xilinxmultiregimpl7_regs0
    SLICE_X114Y23        FDRE                                         r  xilinxmultiregimpl7_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.998     0.998    tx_clk
    SLICE_X114Y23        FDRE                                         r  xilinxmultiregimpl7_regs1_reg/C
                         clock pessimism             -0.275     0.723    
    SLICE_X114Y23        FDRE (Hold_fdre_C_D)         0.075     0.798    xilinxmultiregimpl7_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 tx_singleencoder3_code4b_flip_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tx_output3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.844%)  route 0.084ns (31.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.719     0.719    tx_clk
    SLICE_X47Y18         FDRE                                         r  tx_singleencoder3_code4b_flip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.141     0.860 r  tx_singleencoder3_code4b_flip_reg/Q
                         net (fo=4, routed)           0.084     0.944    tx_singleencoder3_code4b_flip
    SLICE_X46Y18         LUT5 (Prop_lut5_I3_O)        0.045     0.989 r  tx_output3[6]_i_1/O
                         net (fo=1, routed)           0.000     0.989    tx_output3[6]_i_1_n_0
    SLICE_X46Y18         FDRE                                         r  tx_output3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.995     0.995    tx_clk
    SLICE_X46Y18         FDRE                                         r  tx_output3_reg[6]/C
                         clock pessimism             -0.263     0.732    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.121     0.853    tx_output3_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 tx_singleencoder2_code4b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tx_output2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (81.006%)  route 0.049ns (18.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.722     0.722    tx_clk
    SLICE_X46Y14         FDRE                                         r  tx_singleencoder2_code4b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.164     0.886 r  tx_singleencoder2_code4b_reg[2]/Q
                         net (fo=1, routed)           0.049     0.935    tx_singleencoder2_code4b[2]
    SLICE_X47Y14         LUT5 (Prop_lut5_I1_O)        0.045     0.980 r  tx_output2[7]_i_1/O
                         net (fo=1, routed)           0.000     0.980    tx_singleencoder2_output_4b[2]
    SLICE_X47Y14         FDRE                                         r  tx_output2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.999     0.999    tx_clk
    SLICE_X47Y14         FDRE                                         r  tx_output2_reg[7]/C
                         clock pessimism             -0.264     0.735    
    SLICE_X47Y14         FDRE (Hold_fdre_C_D)         0.092     0.827    tx_output2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl12_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl12_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.723     0.723    tx_clk
    SLICE_X44Y14         FDRE                                         r  xilinxmultiregimpl12_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.164     0.887 r  xilinxmultiregimpl12_regs0_reg/Q
                         net (fo=1, routed)           0.055     0.942    xilinxmultiregimpl12_regs0
    SLICE_X44Y14         FDRE                                         r  xilinxmultiregimpl12_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.000     1.000    tx_clk
    SLICE_X44Y14         FDRE                                         r  xilinxmultiregimpl12_regs1_reg/C
                         clock pessimism             -0.277     0.723    
    SLICE_X44Y14         FDRE (Hold_fdre_C_D)         0.060     0.783    xilinxmultiregimpl12_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 tx_singleencoder0_code4b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tx_output0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.258%)  route 0.103ns (35.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.724ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.724     0.724    tx_clk
    SLICE_X47Y10         FDRE                                         r  tx_singleencoder0_code4b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141     0.865 r  tx_singleencoder0_code4b_reg[1]/Q
                         net (fo=1, routed)           0.103     0.968    tx_singleencoder0_code4b[1]
    SLICE_X47Y11         LUT6 (Prop_lut6_I1_O)        0.045     1.013 r  tx_output0[8]_i_1/O
                         net (fo=1, routed)           0.000     1.013    tx_singleencoder0_output_4b[1]
    SLICE_X47Y11         FDRE                                         r  tx_output0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.002     1.002    tx_clk
    SLICE_X47Y11         FDRE                                         r  tx_output0_reg[8]/C
                         clock pessimism             -0.262     0.740    
    SLICE_X47Y11         FDRE (Hold_fdre_C_D)         0.092     0.832    tx_output0_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_clk
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            5.714         8.333       2.619      GTPE2_CHANNEL_X0Y0  GTPE2_CHANNEL/DRPCLK
Min Period        n/a     RAMB18E1/CLKARDCLK    n/a            1.962         8.333       6.371      RAMB18_X2Y6         storage_reg/CLKARDCLK
Min Period        n/a     FDRE/C                n/a            1.000         8.333       7.333      SLICE_X51Y24        clockdomainsrenamer_state_reg[0]/C
Min Period        n/a     FDRE/C                n/a            1.000         8.333       7.333      SLICE_X51Y24        clockdomainsrenamer_state_reg[1]/C
Min Period        n/a     FDRE/C                n/a            1.000         8.333       7.333      SLICE_X51Y24        clockdomainsrenamer_state_reg[2]/C
Min Period        n/a     FDRE/C                n/a            1.000         8.333       7.333      SLICE_X51Y24        clockdomainsrenamer_state_reg[3]/C
Min Period        n/a     FDRE/C                n/a            1.000         8.333       7.333      SLICE_X114Y34       gtp_gtprxinit_cdr_stable_timer_count_reg[0]/C
Min Period        n/a     FDSE/C                n/a            1.000         8.333       7.333      SLICE_X114Y27       gtp_gtprxinit_cdr_stable_timer_count_reg[10]/C
Min Period        n/a     FDRE/C                n/a            1.000         8.333       7.333      SLICE_X114Y34       gtp_gtprxinit_cdr_stable_timer_count_reg[1]/C
Min Period        n/a     FDRE/C                n/a            1.000         8.333       7.333      SLICE_X114Y34       gtp_gtprxinit_cdr_stable_timer_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X114Y23       xilinxmultiregimpl7_regs0_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X114Y23       xilinxmultiregimpl7_regs1_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X114Y34       gtp_gtprxinit_cdr_stable_timer_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X114Y34       gtp_gtprxinit_cdr_stable_timer_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X114Y34       gtp_gtprxinit_cdr_stable_timer_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X114Y33       gtp_gtprxinit_cdr_stable_timer_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X114Y33       gtp_gtprxinit_cdr_stable_timer_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X114Y33       gtp_gtprxinit_cdr_stable_timer_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X114Y28       gtp_gtprxinit_cdr_stable_timer_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X114Y28       gtp_gtprxinit_cdr_stable_timer_count_reg[6]/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X51Y7         gtp_gtprxinit_drpvalue_reg[10]/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X51Y9         gtp_gtprxinit_drpvalue_reg[4]/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X51Y9         gtp_gtprxinit_drpvalue_reg[5]/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X51Y9         gtp_gtprxinit_drpvalue_reg[6]/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X51Y7         gtp_gtprxinit_drpvalue_reg[7]/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X51Y7         gtp_gtprxinit_drpvalue_reg[9]/C
High Pulse Width  Slow    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X114Y17       gtp_gtprxinit_pll_reset_timer_count_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X114Y17       gtp_gtprxinit_pll_reset_timer_count_reg[1]/C
High Pulse Width  Slow    FDSE/C                n/a            0.500         4.166       3.666      SLICE_X114Y17       gtp_gtprxinit_pll_reset_timer_count_reg[2]/C
High Pulse Width  Slow    FDSE/C                n/a            0.500         4.166       3.666      SLICE_X115Y17       gtp_gtprxinit_pll_reset_timer_count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  write_clk_p
  To Clock:  write_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            graycounter0_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (write_clk_p rise@2.500ns - write_clk_p rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.729ns (34.068%)  route 1.411ns (65.932%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 6.242 - 2.500 ) 
    Source Clock Delay      (SCD):    3.981ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  IBUFGDS/O
                         net (fo=1, routed)           1.598     2.388    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     2.465 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.516     3.981    write_clk_1_BUFG
    SLICE_X45Y22         FDRE                                         r  graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.341     4.322 r  graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.536     4.859    graycounter0_q[4]
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.097     4.956 r  storage_reg_i_8/O
                         net (fo=1, routed)           0.193     5.148    storage_reg_i_8_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I5_O)        0.097     5.245 r  storage_reg_i_1/O
                         net (fo=7, routed)           0.216     5.461    asyncfifo_writable
    SLICE_X45Y20         LUT3 (Prop_lut3_I1_O)        0.097     5.558 r  graycounter0_q_binary[5]_i_2/O
                         net (fo=6, routed)           0.230     5.788    graycounter0_q_binary[5]_i_2_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I1_O)        0.097     5.885 r  graycounter0_q_binary[5]_i_1/O
                         net (fo=2, routed)           0.237     6.121    graycounter0_q_next_binary[5]
    SLICE_X43Y21         FDRE                                         r  graycounter0_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      2.500     2.500 r  
    G5                                                0.000     2.500 r  write_clk_p (IN)
                         net (fo=0)                   0.000     2.500    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.750     3.250 r  IBUFGDS/O
                         net (fo=1, routed)           1.514     4.764    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.073     4.837 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.405     6.242    write_clk_1_BUFG
    SLICE_X43Y21         FDRE                                         r  graycounter0_q_reg[5]/C
                         clock pessimism              0.201     6.442    
                         clock uncertainty           -0.035     6.407    
    SLICE_X43Y21         FDRE (Setup_fdre_C_D)       -0.034     6.373    graycounter0_q_reg[5]
  -------------------------------------------------------------------
                         required time                          6.373    
                         arrival time                          -6.121    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            storage_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (write_clk_p rise@2.500ns - write_clk_p rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.535ns (30.577%)  route 1.215ns (69.423%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 6.284 - 2.500 ) 
    Source Clock Delay      (SCD):    3.981ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  IBUFGDS/O
                         net (fo=1, routed)           1.598     2.388    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     2.465 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.516     3.981    write_clk_1_BUFG
    SLICE_X45Y22         FDRE                                         r  graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.341     4.322 r  graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.536     4.859    graycounter0_q[4]
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.097     4.956 r  storage_reg_i_8/O
                         net (fo=1, routed)           0.193     5.148    storage_reg_i_8_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I5_O)        0.097     5.245 r  storage_reg_i_1/O
                         net (fo=7, routed)           0.486     5.731    asyncfifo_writable
    RAMB18_X2Y6          RAMB18E1                                     r  storage_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      2.500     2.500 r  
    G5                                                0.000     2.500 r  write_clk_p (IN)
                         net (fo=0)                   0.000     2.500    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.750     3.250 r  IBUFGDS/O
                         net (fo=1, routed)           1.514     4.764    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.073     4.837 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.447     6.284    write_clk_1_BUFG
    RAMB18_X2Y6          RAMB18E1                                     r  storage_reg/CLKBWRCLK
                         clock pessimism              0.201     6.484    
                         clock uncertainty           -0.035     6.449    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     6.101    storage_reg
  -------------------------------------------------------------------
                         required time                          6.101    
                         arrival time                          -5.731    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (write_clk_p rise@2.500ns - write_clk_p rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.561ns (31.404%)  route 1.225ns (68.596%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.748ns = ( 6.248 - 2.500 ) 
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  IBUFGDS/O
                         net (fo=1, routed)           1.598     2.388    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     2.465 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.524     3.989    write_clk_1_BUFG
    SLICE_X42Y14         FDRE                                         r  o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.361     4.350 r  o_reg[2]/Q
                         net (fo=14, routed)          0.872     5.222    wrport_dat_w[2]
    SLICE_X42Y16         LUT4 (Prop_lut4_I3_O)        0.200     5.422 r  state[0]_i_1/O
                         net (fo=2, routed)           0.354     5.776    state0
    SLICE_X43Y16         FDRE                                         r  o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      2.500     2.500 r  
    G5                                                0.000     2.500 r  write_clk_p (IN)
                         net (fo=0)                   0.000     2.500    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.750     3.250 r  IBUFGDS/O
                         net (fo=1, routed)           1.514     4.764    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.073     4.837 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.411     6.248    write_clk_1_BUFG
    SLICE_X43Y16         FDRE                                         r  o_reg[0]/C
                         clock pessimism              0.217     6.464    
                         clock uncertainty           -0.035     6.429    
    SLICE_X43Y16         FDRE (Setup_fdre_C_D)       -0.179     6.250    o_reg[0]
  -------------------------------------------------------------------
                         required time                          6.250    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            graycounter0_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (write_clk_p rise@2.500ns - write_clk_p rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.729ns (36.458%)  route 1.271ns (63.542%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 6.243 - 2.500 ) 
    Source Clock Delay      (SCD):    3.981ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  IBUFGDS/O
                         net (fo=1, routed)           1.598     2.388    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     2.465 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.516     3.981    write_clk_1_BUFG
    SLICE_X45Y22         FDRE                                         r  graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.341     4.322 r  graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.536     4.859    graycounter0_q[4]
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.097     4.956 r  storage_reg_i_8/O
                         net (fo=1, routed)           0.193     5.148    storage_reg_i_8_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I5_O)        0.097     5.245 r  storage_reg_i_1/O
                         net (fo=7, routed)           0.216     5.461    asyncfifo_writable
    SLICE_X45Y20         LUT3 (Prop_lut3_I1_O)        0.097     5.558 r  graycounter0_q_binary[5]_i_2/O
                         net (fo=6, routed)           0.326     5.884    graycounter0_q_binary[5]_i_2_n_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I2_O)        0.097     5.981 r  graycounter0_q[1]_i_1/O
                         net (fo=1, routed)           0.000     5.981    graycounter0_q_next[1]
    SLICE_X45Y22         FDRE                                         r  graycounter0_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      2.500     2.500 r  
    G5                                                0.000     2.500 r  write_clk_p (IN)
                         net (fo=0)                   0.000     2.500    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.750     3.250 r  IBUFGDS/O
                         net (fo=1, routed)           1.514     4.764    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.073     4.837 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.406     6.243    write_clk_1_BUFG
    SLICE_X45Y22         FDRE                                         r  graycounter0_q_reg[1]/C
                         clock pessimism              0.239     6.481    
                         clock uncertainty           -0.035     6.446    
    SLICE_X45Y22         FDRE (Setup_fdre_C_D)        0.033     6.479    graycounter0_q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.479    
                         arrival time                          -5.981    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            graycounter0_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (write_clk_p rise@2.500ns - write_clk_p rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.729ns (36.531%)  route 1.267ns (63.469%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 6.243 - 2.500 ) 
    Source Clock Delay      (SCD):    3.981ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  IBUFGDS/O
                         net (fo=1, routed)           1.598     2.388    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     2.465 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.516     3.981    write_clk_1_BUFG
    SLICE_X45Y22         FDRE                                         r  graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.341     4.322 r  graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.536     4.859    graycounter0_q[4]
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.097     4.956 r  storage_reg_i_8/O
                         net (fo=1, routed)           0.193     5.148    storage_reg_i_8_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I5_O)        0.097     5.245 r  storage_reg_i_1/O
                         net (fo=7, routed)           0.216     5.461    asyncfifo_writable
    SLICE_X45Y20         LUT3 (Prop_lut3_I1_O)        0.097     5.558 r  graycounter0_q_binary[5]_i_2/O
                         net (fo=6, routed)           0.322     5.880    graycounter0_q_binary[5]_i_2_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I1_O)        0.097     5.977 r  graycounter0_q[4]_i_1/O
                         net (fo=1, routed)           0.000     5.977    graycounter0_q_next[4]
    SLICE_X45Y22         FDRE                                         r  graycounter0_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      2.500     2.500 r  
    G5                                                0.000     2.500 r  write_clk_p (IN)
                         net (fo=0)                   0.000     2.500    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.750     3.250 r  IBUFGDS/O
                         net (fo=1, routed)           1.514     4.764    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.073     4.837 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.406     6.243    write_clk_1_BUFG
    SLICE_X45Y22         FDRE                                         r  graycounter0_q_reg[4]/C
                         clock pessimism              0.239     6.481    
                         clock uncertainty           -0.035     6.446    
    SLICE_X45Y22         FDRE (Setup_fdre_C_D)        0.032     6.478    graycounter0_q_reg[4]
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -5.977    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            graycounter0_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (write_clk_p rise@2.500ns - write_clk_p rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.729ns (37.956%)  route 1.192ns (62.044%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 6.242 - 2.500 ) 
    Source Clock Delay      (SCD):    3.981ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  IBUFGDS/O
                         net (fo=1, routed)           1.598     2.388    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     2.465 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.516     3.981    write_clk_1_BUFG
    SLICE_X45Y22         FDRE                                         r  graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.341     4.322 r  graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.536     4.859    graycounter0_q[4]
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.097     4.956 r  storage_reg_i_8/O
                         net (fo=1, routed)           0.193     5.148    storage_reg_i_8_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I5_O)        0.097     5.245 r  storage_reg_i_1/O
                         net (fo=7, routed)           0.216     5.461    asyncfifo_writable
    SLICE_X45Y20         LUT3 (Prop_lut3_I1_O)        0.097     5.558 r  graycounter0_q_binary[5]_i_2/O
                         net (fo=6, routed)           0.247     5.805    graycounter0_q_binary[5]_i_2_n_0
    SLICE_X42Y21         LUT5 (Prop_lut5_I1_O)        0.097     5.902 r  graycounter0_q[3]_i_1/O
                         net (fo=1, routed)           0.000     5.902    graycounter0_q_next[3]
    SLICE_X42Y21         FDRE                                         r  graycounter0_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      2.500     2.500 r  
    G5                                                0.000     2.500 r  write_clk_p (IN)
                         net (fo=0)                   0.000     2.500    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.750     3.250 r  IBUFGDS/O
                         net (fo=1, routed)           1.514     4.764    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.073     4.837 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.405     6.242    write_clk_1_BUFG
    SLICE_X42Y21         FDRE                                         r  graycounter0_q_reg[3]/C
                         clock pessimism              0.201     6.442    
                         clock uncertainty           -0.035     6.407    
    SLICE_X42Y21         FDRE (Setup_fdre_C_D)        0.070     6.477    graycounter0_q_reg[3]
  -------------------------------------------------------------------
                         required time                          6.477    
                         arrival time                          -5.902    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (write_clk_p rise@2.500ns - write_clk_p rise@0.000ns)
  Data Path Delay:        1.687ns  (logic 0.561ns (33.249%)  route 1.126ns (66.751%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.748ns = ( 6.248 - 2.500 ) 
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  IBUFGDS/O
                         net (fo=1, routed)           1.598     2.388    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     2.465 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.524     3.989    write_clk_1_BUFG
    SLICE_X42Y14         FDRE                                         r  o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.361     4.350 r  o_reg[2]/Q
                         net (fo=14, routed)          0.872     5.222    wrport_dat_w[2]
    SLICE_X42Y16         LUT4 (Prop_lut4_I3_O)        0.200     5.422 r  state[0]_i_1/O
                         net (fo=2, routed)           0.255     5.677    state0
    SLICE_X42Y16         FDSE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      2.500     2.500 r  
    G5                                                0.000     2.500 r  write_clk_p (IN)
                         net (fo=0)                   0.000     2.500    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.750     3.250 r  IBUFGDS/O
                         net (fo=1, routed)           1.514     4.764    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.073     4.837 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.411     6.248    write_clk_1_BUFG
    SLICE_X42Y16         FDSE                                         r  state_reg[0]/C
                         clock pessimism              0.217     6.464    
                         clock uncertainty           -0.035     6.429    
    SLICE_X42Y16         FDSE (Setup_fdse_C_D)       -0.151     6.278    state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.278    
                         arrival time                          -5.677    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            storage_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (write_clk_p rise@2.500ns - write_clk_p rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.361ns (30.252%)  route 0.832ns (69.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 6.284 - 2.500 ) 
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  IBUFGDS/O
                         net (fo=1, routed)           1.598     2.388    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     2.465 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.523     3.988    write_clk_1_BUFG
    SLICE_X42Y15         FDRE                                         r  o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.361     4.349 r  o_reg[3]/Q
                         net (fo=15, routed)          0.832     5.182    wrport_dat_w[3]
    RAMB18_X2Y6          RAMB18E1                                     r  storage_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      2.500     2.500 r  
    G5                                                0.000     2.500 r  write_clk_p (IN)
                         net (fo=0)                   0.000     2.500    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.750     3.250 r  IBUFGDS/O
                         net (fo=1, routed)           1.514     4.764    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.073     4.837 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.447     6.284    write_clk_1_BUFG
    RAMB18_X2Y6          RAMB18E1                                     r  storage_reg/CLKBWRCLK
                         clock pessimism              0.217     6.500    
                         clock uncertainty           -0.035     6.465    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[3])
                                                     -0.679     5.786    storage_reg
  -------------------------------------------------------------------
                         required time                          5.786    
                         arrival time                          -5.182    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            graycounter0_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (write_clk_p rise@2.500ns - write_clk_p rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.729ns (38.307%)  route 1.174ns (61.693%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 6.243 - 2.500 ) 
    Source Clock Delay      (SCD):    3.981ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  IBUFGDS/O
                         net (fo=1, routed)           1.598     2.388    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     2.465 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.516     3.981    write_clk_1_BUFG
    SLICE_X45Y22         FDRE                                         r  graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.341     4.322 r  graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.536     4.859    graycounter0_q[4]
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.097     4.956 r  storage_reg_i_8/O
                         net (fo=1, routed)           0.193     5.148    storage_reg_i_8_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I5_O)        0.097     5.245 r  storage_reg_i_1/O
                         net (fo=7, routed)           0.216     5.461    asyncfifo_writable
    SLICE_X45Y20         LUT3 (Prop_lut3_I1_O)        0.097     5.558 r  graycounter0_q_binary[5]_i_2/O
                         net (fo=6, routed)           0.230     5.788    graycounter0_q_binary[5]_i_2_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I1_O)        0.097     5.885 r  graycounter0_q_binary[5]_i_1/O
                         net (fo=2, routed)           0.000     5.885    graycounter0_q_next_binary[5]
    SLICE_X44Y21         FDRE                                         r  graycounter0_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      2.500     2.500 r  
    G5                                                0.000     2.500 r  write_clk_p (IN)
                         net (fo=0)                   0.000     2.500    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.750     3.250 r  IBUFGDS/O
                         net (fo=1, routed)           1.514     4.764    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.073     4.837 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.406     6.243    write_clk_1_BUFG
    SLICE_X44Y21         FDRE                                         r  graycounter0_q_binary_reg[5]/C
                         clock pessimism              0.217     6.459    
                         clock uncertainty           -0.035     6.424    
    SLICE_X44Y21         FDRE (Setup_fdre_C_D)        0.072     6.496    graycounter0_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                          6.496    
                         arrival time                          -5.885    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            graycounter0_q_binary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (write_clk_p rise@2.500ns - write_clk_p rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.729ns (38.344%)  route 1.172ns (61.656%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 6.246 - 2.500 ) 
    Source Clock Delay      (SCD):    3.981ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  IBUFGDS/O
                         net (fo=1, routed)           1.598     2.388    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     2.465 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.516     3.981    write_clk_1_BUFG
    SLICE_X45Y22         FDRE                                         r  graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.341     4.322 r  graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.536     4.859    graycounter0_q[4]
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.097     4.956 r  storage_reg_i_8/O
                         net (fo=1, routed)           0.193     5.148    storage_reg_i_8_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I5_O)        0.097     5.245 r  storage_reg_i_1/O
                         net (fo=7, routed)           0.216     5.461    asyncfifo_writable
    SLICE_X45Y20         LUT3 (Prop_lut3_I1_O)        0.097     5.558 r  graycounter0_q_binary[5]_i_2/O
                         net (fo=6, routed)           0.228     5.786    graycounter0_q_binary[5]_i_2_n_0
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.097     5.883 r  graycounter0_q_binary[1]_i_1/O
                         net (fo=1, routed)           0.000     5.883    graycounter0_q_next_binary[1]
    SLICE_X44Y19         FDRE                                         r  graycounter0_q_binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      2.500     2.500 r  
    G5                                                0.000     2.500 r  write_clk_p (IN)
                         net (fo=0)                   0.000     2.500    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.750     3.250 r  IBUFGDS/O
                         net (fo=1, routed)           1.514     4.764    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.073     4.837 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.409     6.246    write_clk_1_BUFG
    SLICE_X44Y19         FDRE                                         r  graycounter0_q_binary_reg[1]/C
                         clock pessimism              0.217     6.462    
                         clock uncertainty           -0.035     6.427    
    SLICE_X44Y19         FDRE (Setup_fdre_C_D)        0.069     6.496    graycounter0_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                          6.496    
                         arrival time                          -5.883    
  -------------------------------------------------------------------
                         slack                                  0.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 data_type_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            storage_reg/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - write_clk_p rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.274ns (36.825%)  route 0.470ns (63.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.023ns
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.750     0.750 r  IBUFGDS/O
                         net (fo=1, routed)           1.514     2.264    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.073     2.337 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.403     3.740    write_clk_1_BUFG
    SLICE_X43Y23         FDRE                                         r  data_type_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.274     4.014 r  data_type_reg[0]/Q
                         net (fo=2, routed)           0.470     4.484    wrport_dat_w[32]
    RAMB18_X2Y6          RAMB18E1                                     r  storage_reg/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  IBUFGDS/O
                         net (fo=1, routed)           1.598     2.388    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     2.465 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.558     4.023    write_clk_1_BUFG
    RAMB18_X2Y6          RAMB18E1                                     r  storage_reg/CLKBWRCLK
                         clock pessimism             -0.217     3.807    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPADIP[0])
                                                      0.593     4.400    storage_reg
  -------------------------------------------------------------------
                         required time                         -4.400    
                         arrival time                           4.484    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            storage_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - write_clk_p rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.607%)  route 0.324ns (66.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFGDS/O
                         net (fo=1, routed)           0.676     1.036    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.063 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          0.723     1.786    write_clk_1_BUFG
    SLICE_X42Y15         FDRE                                         r  o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.950 r  o_reg[15]/Q
                         net (fo=1, routed)           0.324     2.274    wrport_dat_w[15]
    RAMB18_X2Y6          RAMB18E1                                     r  storage_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFGDS/O
                         net (fo=1, routed)           0.734     1.124    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.154 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.034     2.188    write_clk_1_BUFG
    RAMB18_X2Y6          RAMB18E1                                     r  storage_reg/CLKBWRCLK
                         clock pessimism             -0.353     1.835    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[15])
                                                      0.296     2.131    storage_reg
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            storage_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - write_clk_p rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.164ns (33.080%)  route 0.332ns (66.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFGDS/O
                         net (fo=1, routed)           0.676     1.036    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.063 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          0.721     1.784    write_clk_1_BUFG
    SLICE_X42Y17         FDRE                                         r  o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.164     1.948 r  o_reg[7]/Q
                         net (fo=1, routed)           0.332     2.279    wrport_dat_w[7]
    RAMB18_X2Y6          RAMB18E1                                     r  storage_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFGDS/O
                         net (fo=1, routed)           0.734     1.124    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.154 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.034     2.188    write_clk_1_BUFG
    RAMB18_X2Y6          RAMB18E1                                     r  storage_reg/CLKBWRCLK
                         clock pessimism             -0.353     1.835    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.296     2.131    storage_reg
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 graycounter0_q_binary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            storage_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - write_clk_p rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.396%)  route 0.242ns (59.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFGDS/O
                         net (fo=1, routed)           0.676     1.036    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.063 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          0.719     1.782    write_clk_1_BUFG
    SLICE_X44Y19         FDRE                                         r  graycounter0_q_binary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.164     1.946 r  graycounter0_q_binary_reg[4]/Q
                         net (fo=5, routed)           0.242     2.188    graycounter0_q_binary[4]
    RAMB18_X2Y6          RAMB18E1                                     r  storage_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFGDS/O
                         net (fo=1, routed)           0.734     1.124    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.154 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.034     2.188    write_clk_1_BUFG
    RAMB18_X2Y6          RAMB18E1                                     r  storage_reg/CLKBWRCLK
                         clock pessimism             -0.332     1.856    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.039    storage_reg
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            storage_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - write_clk_p rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.164ns (32.815%)  route 0.336ns (67.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFGDS/O
                         net (fo=1, routed)           0.676     1.036    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.063 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          0.722     1.785    write_clk_1_BUFG
    SLICE_X42Y16         FDRE                                         r  o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164     1.949 r  o_reg[14]/Q
                         net (fo=1, routed)           0.336     2.284    wrport_dat_w[14]
    RAMB18_X2Y6          RAMB18E1                                     r  storage_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFGDS/O
                         net (fo=1, routed)           0.734     1.124    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.154 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.034     2.188    write_clk_1_BUFG
    RAMB18_X2Y6          RAMB18E1                                     r  storage_reg/CLKBWRCLK
                         clock pessimism             -0.353     1.835    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.296     2.131    storage_reg
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            storage_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - write_clk_p rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.164ns (32.752%)  route 0.337ns (67.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFGDS/O
                         net (fo=1, routed)           0.676     1.036    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.063 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          0.723     1.786    write_clk_1_BUFG
    SLICE_X42Y13         FDRE                                         r  o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.164     1.950 r  o_reg[8]/Q
                         net (fo=1, routed)           0.337     2.286    wrport_dat_w[8]
    RAMB18_X2Y6          RAMB18E1                                     r  storage_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFGDS/O
                         net (fo=1, routed)           0.734     1.124    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.154 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.034     2.188    write_clk_1_BUFG
    RAMB18_X2Y6          RAMB18E1                                     r  storage_reg/CLKBWRCLK
                         clock pessimism             -0.353     1.835    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.296     2.131    storage_reg
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            storage_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - write_clk_p rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.164ns (32.668%)  route 0.338ns (67.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFGDS/O
                         net (fo=1, routed)           0.676     1.036    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.063 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          0.723     1.786    write_clk_1_BUFG
    SLICE_X42Y13         FDRE                                         r  o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.164     1.950 r  o_reg[18]/Q
                         net (fo=1, routed)           0.338     2.288    wrport_dat_w[18]
    RAMB18_X2Y6          RAMB18E1                                     r  storage_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFGDS/O
                         net (fo=1, routed)           0.734     1.124    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.154 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.034     2.188    write_clk_1_BUFG
    RAMB18_X2Y6          RAMB18E1                                     r  storage_reg/CLKBWRCLK
                         clock pessimism             -0.353     1.835    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     2.131    storage_reg
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 o_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            storage_reg/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - write_clk_p rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.535%)  route 0.340ns (67.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFGDS/O
                         net (fo=1, routed)           0.676     1.036    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.063 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          0.721     1.784    write_clk_1_BUFG
    SLICE_X42Y17         FDRE                                         r  o_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.164     1.948 r  o_reg[31]/Q
                         net (fo=1, routed)           0.340     2.288    wrport_dat_w[31]
    RAMB18_X2Y6          RAMB18E1                                     r  storage_reg/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFGDS/O
                         net (fo=1, routed)           0.734     1.124    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.154 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.034     2.188    write_clk_1_BUFG
    RAMB18_X2Y6          RAMB18E1                                     r  storage_reg/CLKBWRCLK
                         clock pessimism             -0.353     1.835    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                      0.296     2.131    storage_reg
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 graycounter0_q_binary_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            storage_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - write_clk_p rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.631%)  route 0.230ns (58.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFGDS/O
                         net (fo=1, routed)           0.676     1.036    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.063 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          0.719     1.782    write_clk_1_BUFG
    SLICE_X42Y19         FDRE                                         r  graycounter0_q_binary_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.164     1.946 r  graycounter0_q_binary_reg[3]/Q
                         net (fo=7, routed)           0.230     2.176    graycounter0_q_binary[3]
    RAMB18_X2Y6          RAMB18E1                                     r  storage_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFGDS/O
                         net (fo=1, routed)           0.734     1.124    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.154 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.034     2.188    write_clk_1_BUFG
    RAMB18_X2Y6          RAMB18E1                                     r  storage_reg/CLKBWRCLK
                         clock pessimism             -0.353     1.835    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.018    storage_reg
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            storage_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - write_clk_p rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.930%)  route 0.364ns (72.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFGDS/O
                         net (fo=1, routed)           0.676     1.036    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.063 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          0.723     1.786    write_clk_1_BUFG
    SLICE_X43Y14         FDRE                                         r  o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.141     1.927 r  o_reg[19]/Q
                         net (fo=1, routed)           0.364     2.290    wrport_dat_w[19]
    RAMB18_X2Y6          RAMB18E1                                     r  storage_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFGDS/O
                         net (fo=1, routed)           0.734     1.124    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.154 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.034     2.188    write_clk_1_BUFG
    RAMB18_X2Y6          RAMB18E1                                     r  storage_reg/CLKBWRCLK
                         clock pessimism             -0.353     1.835    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     2.131    storage_reg
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         write_clk_p
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { write_clk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         2.500       0.538      RAMB18_X2Y6     storage_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         2.500       0.908      BUFGCTRL_X0Y19  write_clk_1_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X42Y24    FSM_sequential_fsm_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X42Y24    FSM_sequential_fsm_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X42Y24    FSM_sequential_fsm_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X42Y15    o_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X42Y16    o_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X42Y14    o_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X42Y13    o_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X43Y14    o_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X42Y24    FSM_sequential_fsm_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X42Y24    FSM_sequential_fsm_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X42Y24    FSM_sequential_fsm_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X42Y15    o_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X42Y16    o_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X42Y14    o_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X42Y13    o_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X43Y14    o_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X42Y14    o_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X42Y16    o_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X42Y24    FSM_sequential_fsm_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X42Y24    FSM_sequential_fsm_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X42Y24    FSM_sequential_fsm_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X42Y15    o_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X42Y15    o_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X46Y19    graycounter0_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X43Y24    index_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X43Y24    index_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X43Y24    index_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X42Y15    o_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk62_5
  To Clock:  tx_clk

Setup :            2  Failing Endpoints,  Worst Slack       -2.230ns,  Total Violation       -4.458ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.775ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.230ns  (required time - arrival time)
  Source:                 gtp_tx_init_done1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinxmultiregimpl11_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.335ns  (tx_clk rise@8291.335ns - clk62_5 rise@8290.000ns)
  Data Path Delay:        0.453ns  (logic 0.341ns (75.258%)  route 0.112ns (24.742%))
  Logic Levels:           0  
  Clock Path Skew:        -2.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.403ns = ( 8292.738 - 8291.335 ) 
    Source Clock Delay      (SCD):    4.306ns = ( 8294.307 - 8290.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5 rise edge) 8290.000  8290.000 r  
    AA4                                               0.000  8290.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000  8290.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.871  8290.871 r  IBUFG/O
                         net (fo=1, routed)           1.849  8292.721    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076  8292.797 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.510  8294.308    sys_clk_1_BUFG
    SLICE_X51Y26         FDRE                                         r  gtp_tx_init_done1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.341  8294.648 r  gtp_tx_init_done1_reg/Q
                         net (fo=2, routed)           0.112  8294.761    tx_tx_init_done0
    SLICE_X50Y26         FDRE                                         r  xilinxmultiregimpl11_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  8291.335  8291.335 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  8291.335 r  BUFG_6/O
                         net (fo=220, routed)         1.403  8292.738    tx_clk
    SLICE_X50Y26         FDRE                                         r  xilinxmultiregimpl11_regs0_reg/C
                         clock pessimism              0.000  8292.738    
                         clock uncertainty           -0.142  8292.596    
    SLICE_X50Y26         FDRE (Setup_fdre_C_D)       -0.067  8292.528    xilinxmultiregimpl11_regs0_reg
  -------------------------------------------------------------------
                         required time                       8292.529    
                         arrival time                       -8294.759    
  -------------------------------------------------------------------
                         slack                                 -2.230    

Slack (VIOLATED) :        -2.228ns  (required time - arrival time)
  Source:                 gtp_tx_init_done1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinxmultiregimpl10_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.335ns  (tx_clk rise@8291.335ns - clk62_5 rise@8290.000ns)
  Data Path Delay:        0.550ns  (logic 0.438ns (79.664%)  route 0.112ns (20.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.403ns = ( 8292.738 - 8291.335 ) 
    Source Clock Delay      (SCD):    4.306ns = ( 8294.307 - 8290.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5 rise edge) 8290.000  8290.000 r  
    AA4                                               0.000  8290.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000  8290.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.871  8290.871 r  IBUFG/O
                         net (fo=1, routed)           1.849  8292.721    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076  8292.797 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.510  8294.308    sys_clk_1_BUFG
    SLICE_X51Y26         FDRE                                         r  gtp_tx_init_done1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.341  8294.648 f  gtp_tx_init_done1_reg/Q
                         net (fo=2, routed)           0.112  8294.760    tx_tx_init_done0
    SLICE_X50Y26         LUT1 (Prop_lut1_I0_O)        0.097  8294.856 r  gtp_gtprxinit_restart0_inferred_i_1/O
                         net (fo=1, routed)           0.000  8294.856    gtp_gtprxinit_restart0
    SLICE_X50Y26         FDRE                                         r  xilinxmultiregimpl10_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  8291.335  8291.335 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  8291.335 r  BUFG_6/O
                         net (fo=220, routed)         1.403  8292.738    tx_clk
    SLICE_X50Y26         FDRE                                         r  xilinxmultiregimpl10_regs0_reg/C
                         clock pessimism              0.000  8292.738    
                         clock uncertainty           -0.142  8292.596    
    SLICE_X50Y26         FDRE (Setup_fdre_C_D)        0.032  8292.628    xilinxmultiregimpl10_regs0_reg
  -------------------------------------------------------------------
                         required time                       8292.628    
                         arrival time                       -8294.855    
  -------------------------------------------------------------------
                         slack                                 -2.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 gtp_tx_init_done1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinxmultiregimpl10_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - clk62_5 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.866%)  route 0.066ns (26.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  IBUFG/O
                         net (fo=1, routed)           0.829     1.008    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.034 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          0.712     1.746    sys_clk_1_BUFG
    SLICE_X51Y26         FDRE                                         r  gtp_tx_init_done1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.141     1.887 f  gtp_tx_init_done1_reg/Q
                         net (fo=2, routed)           0.066     1.953    tx_tx_init_done0
    SLICE_X50Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.998 r  gtp_gtprxinit_restart0_inferred_i_1/O
                         net (fo=1, routed)           0.000     1.998    gtp_gtprxinit_restart0
    SLICE_X50Y26         FDRE                                         r  xilinxmultiregimpl10_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.989     0.989    tx_clk
    SLICE_X50Y26         FDRE                                         r  xilinxmultiregimpl10_regs0_reg/C
                         clock pessimism              0.000     0.989    
                         clock uncertainty            0.142     1.131    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.092     1.223    xilinxmultiregimpl10_regs0_reg
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 gtp_tx_init_done1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinxmultiregimpl11_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - clk62_5 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.411%)  route 0.065ns (31.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  IBUFG/O
                         net (fo=1, routed)           0.829     1.008    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.034 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          0.712     1.746    sys_clk_1_BUFG
    SLICE_X51Y26         FDRE                                         r  gtp_tx_init_done1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.141     1.887 r  gtp_tx_init_done1_reg/Q
                         net (fo=2, routed)           0.065     1.952    tx_tx_init_done0
    SLICE_X50Y26         FDRE                                         r  xilinxmultiregimpl11_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.989     0.989    tx_clk
    SLICE_X50Y26         FDRE                                         r  xilinxmultiregimpl11_regs0_reg/C
                         clock pessimism              0.000     0.989    
                         clock uncertainty            0.142     1.131    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.046     1.177    xilinxmultiregimpl11_regs0_reg
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.775    





---------------------------------------------------------------------------------------------------
From Clock:  write_clk_p
  To Clock:  tx_clk

Setup :            6  Failing Endpoints,  Worst Slack       -2.720ns,  Total Violation      -15.656ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.823ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.720ns  (required time - arrival time)
  Source:                 graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xilinxmultiregimpl13_regs0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.735ns  (tx_clk rise@2458.235ns - write_clk_p rise@2457.500ns)
  Data Path Delay:        0.671ns  (logic 0.341ns (50.799%)  route 0.330ns (49.201%))
  Logic Levels:           0  
  Clock Path Skew:        -2.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 2459.642 - 2458.235 ) 
    Source Clock Delay      (SCD):    3.981ns = ( 2461.481 - 2457.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                   2457.500  2457.500 r  
    G5                                                0.000  2457.500 r  write_clk_p (IN)
                         net (fo=0)                   0.000  2457.500    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790  2458.290 r  IBUFGDS/O
                         net (fo=1, routed)           1.598  2459.888    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077  2459.965 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.516  2461.481    write_clk_1_BUFG
    SLICE_X43Y21         FDRE                                         r  graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.341  2461.823 r  graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.330  2462.153    graycounter0_q[5]
    SLICE_X43Y20         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  2458.235  2458.235 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2458.235 r  BUFG_6/O
                         net (fo=220, routed)         1.407  2459.642    tx_clk
    SLICE_X43Y20         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[5]/C
                         clock pessimism              0.000  2459.642    
                         clock uncertainty           -0.142  2459.500    
    SLICE_X43Y20         FDRE (Setup_fdre_C_D)       -0.067  2459.433    xilinxmultiregimpl13_regs0_reg[5]
  -------------------------------------------------------------------
                         required time                       2459.433    
                         arrival time                       -2462.153    
  -------------------------------------------------------------------
                         slack                                 -2.720    

Slack (VIOLATED) :        -2.625ns  (required time - arrival time)
  Source:                 graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xilinxmultiregimpl13_regs0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.735ns  (tx_clk rise@2458.235ns - write_clk_p rise@2457.500ns)
  Data Path Delay:        0.623ns  (logic 0.393ns (63.127%)  route 0.230ns (36.873%))
  Logic Levels:           0  
  Clock Path Skew:        -2.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 2459.642 - 2458.235 ) 
    Source Clock Delay      (SCD):    3.981ns = ( 2461.481 - 2457.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                   2457.500  2457.500 r  
    G5                                                0.000  2457.500 r  write_clk_p (IN)
                         net (fo=0)                   0.000  2457.500    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790  2458.290 r  IBUFGDS/O
                         net (fo=1, routed)           1.598  2459.888    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077  2459.965 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.516  2461.481    write_clk_1_BUFG
    SLICE_X42Y21         FDRE                                         r  graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.393  2461.875 r  graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           0.230  2462.104    graycounter0_q[3]
    SLICE_X43Y20         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  2458.235  2458.235 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2458.235 r  BUFG_6/O
                         net (fo=220, routed)         1.407  2459.642    tx_clk
    SLICE_X43Y20         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[3]/C
                         clock pessimism              0.000  2459.642    
                         clock uncertainty           -0.142  2459.500    
    SLICE_X43Y20         FDRE (Setup_fdre_C_D)       -0.021  2459.479    xilinxmultiregimpl13_regs0_reg[3]
  -------------------------------------------------------------------
                         required time                       2459.479    
                         arrival time                       -2462.104    
  -------------------------------------------------------------------
                         slack                                 -2.625    

Slack (VIOLATED) :        -2.603ns  (required time - arrival time)
  Source:                 graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xilinxmultiregimpl13_regs0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.735ns  (tx_clk rise@2458.235ns - write_clk_p rise@2457.500ns)
  Data Path Delay:        0.496ns  (logic 0.361ns (72.761%)  route 0.135ns (27.239%))
  Logic Levels:           0  
  Clock Path Skew:        -2.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 2459.643 - 2458.235 ) 
    Source Clock Delay      (SCD):    3.984ns = ( 2461.484 - 2457.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                   2457.500  2457.500 r  
    G5                                                0.000  2457.500 r  write_clk_p (IN)
                         net (fo=0)                   0.000  2457.500    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790  2458.290 r  IBUFGDS/O
                         net (fo=1, routed)           1.598  2459.888    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077  2459.965 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.519  2461.484    write_clk_1_BUFG
    SLICE_X46Y19         FDRE                                         r  graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.361  2461.845 r  graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.135  2461.981    graycounter0_q[0]
    SLICE_X47Y19         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  2458.235  2458.235 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2458.235 r  BUFG_6/O
                         net (fo=220, routed)         1.408  2459.643    tx_clk
    SLICE_X47Y19         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[0]/C
                         clock pessimism              0.000  2459.643    
                         clock uncertainty           -0.142  2459.501    
    SLICE_X47Y19         FDRE (Setup_fdre_C_D)       -0.123  2459.378    xilinxmultiregimpl13_regs0_reg[0]
  -------------------------------------------------------------------
                         required time                       2459.378    
                         arrival time                       -2461.980    
  -------------------------------------------------------------------
                         slack                                 -2.603    

Slack (VIOLATED) :        -2.571ns  (required time - arrival time)
  Source:                 graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xilinxmultiregimpl13_regs0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.735ns  (tx_clk rise@2458.235ns - write_clk_p rise@2457.500ns)
  Data Path Delay:        0.568ns  (logic 0.341ns (60.084%)  route 0.227ns (39.916%))
  Logic Levels:           0  
  Clock Path Skew:        -2.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.406ns = ( 2459.641 - 2458.235 ) 
    Source Clock Delay      (SCD):    3.981ns = ( 2461.481 - 2457.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                   2457.500  2457.500 r  
    G5                                                0.000  2457.500 r  write_clk_p (IN)
                         net (fo=0)                   0.000  2457.500    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790  2458.290 r  IBUFGDS/O
                         net (fo=1, routed)           1.598  2459.888    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077  2459.965 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.516  2461.481    write_clk_1_BUFG
    SLICE_X45Y22         FDRE                                         r  graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.341  2461.823 r  graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.227  2462.049    graycounter0_q[4]
    SLICE_X45Y21         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  2458.235  2458.235 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2458.235 r  BUFG_6/O
                         net (fo=220, routed)         1.406  2459.641    tx_clk
    SLICE_X45Y21         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[4]/C
                         clock pessimism              0.000  2459.641    
                         clock uncertainty           -0.142  2459.499    
    SLICE_X45Y21         FDRE (Setup_fdre_C_D)       -0.021  2459.478    xilinxmultiregimpl13_regs0_reg[4]
  -------------------------------------------------------------------
                         required time                       2459.478    
                         arrival time                       -2462.049    
  -------------------------------------------------------------------
                         slack                                 -2.571    

Slack (VIOLATED) :        -2.570ns  (required time - arrival time)
  Source:                 graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xilinxmultiregimpl13_regs0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.735ns  (tx_clk rise@2458.235ns - write_clk_p rise@2457.500ns)
  Data Path Delay:        0.571ns  (logic 0.341ns (59.756%)  route 0.230ns (40.244%))
  Logic Levels:           0  
  Clock Path Skew:        -2.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 2459.642 - 2458.235 ) 
    Source Clock Delay      (SCD):    3.981ns = ( 2461.481 - 2457.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                   2457.500  2457.500 r  
    G5                                                0.000  2457.500 r  write_clk_p (IN)
                         net (fo=0)                   0.000  2457.500    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790  2458.290 r  IBUFGDS/O
                         net (fo=1, routed)           1.598  2459.888    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077  2459.965 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.516  2461.481    write_clk_1_BUFG
    SLICE_X43Y21         FDRE                                         r  graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.341  2461.823 r  graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.230  2462.052    graycounter0_q[2]
    SLICE_X43Y20         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  2458.235  2458.235 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2458.235 r  BUFG_6/O
                         net (fo=220, routed)         1.407  2459.642    tx_clk
    SLICE_X43Y20         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[2]/C
                         clock pessimism              0.000  2459.642    
                         clock uncertainty           -0.142  2459.500    
    SLICE_X43Y20         FDRE (Setup_fdre_C_D)       -0.018  2459.482    xilinxmultiregimpl13_regs0_reg[2]
  -------------------------------------------------------------------
                         required time                       2459.482    
                         arrival time                       -2462.052    
  -------------------------------------------------------------------
                         slack                                 -2.570    

Slack (VIOLATED) :        -2.568ns  (required time - arrival time)
  Source:                 graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xilinxmultiregimpl13_regs0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.735ns  (tx_clk rise@2458.235ns - write_clk_p rise@2457.500ns)
  Data Path Delay:        0.568ns  (logic 0.341ns (60.084%)  route 0.227ns (39.916%))
  Logic Levels:           0  
  Clock Path Skew:        -2.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.406ns = ( 2459.641 - 2458.235 ) 
    Source Clock Delay      (SCD):    3.981ns = ( 2461.481 - 2457.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                   2457.500  2457.500 r  
    G5                                                0.000  2457.500 r  write_clk_p (IN)
                         net (fo=0)                   0.000  2457.500    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790  2458.290 r  IBUFGDS/O
                         net (fo=1, routed)           1.598  2459.888    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077  2459.965 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.516  2461.481    write_clk_1_BUFG
    SLICE_X45Y22         FDRE                                         r  graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.341  2461.823 r  graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.227  2462.049    graycounter0_q[1]
    SLICE_X45Y21         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  2458.235  2458.235 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2458.235 r  BUFG_6/O
                         net (fo=220, routed)         1.406  2459.641    tx_clk
    SLICE_X45Y21         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[1]/C
                         clock pessimism              0.000  2459.641    
                         clock uncertainty           -0.142  2459.499    
    SLICE_X45Y21         FDRE (Setup_fdre_C_D)       -0.018  2459.481    xilinxmultiregimpl13_regs0_reg[1]
  -------------------------------------------------------------------
                         required time                       2459.481    
                         arrival time                       -2462.049    
  -------------------------------------------------------------------
                         slack                                 -2.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xilinxmultiregimpl13_regs0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - write_clk_p rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.963%)  route 0.116ns (45.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFGDS/O
                         net (fo=1, routed)           0.676     1.036    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.063 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          0.717     1.780    write_clk_1_BUFG
    SLICE_X45Y22         FDRE                                         r  graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.141     1.921 r  graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.116     2.036    graycounter0_q[1]
    SLICE_X45Y21         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.993     0.993    tx_clk
    SLICE_X45Y21         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[1]/C
                         clock pessimism              0.000     0.993    
                         clock uncertainty            0.142     1.135    
    SLICE_X45Y21         FDRE (Hold_fdre_C_D)         0.078     1.213    xilinxmultiregimpl13_regs0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xilinxmultiregimpl13_regs0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - write_clk_p rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.963%)  route 0.116ns (45.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFGDS/O
                         net (fo=1, routed)           0.676     1.036    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.063 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          0.717     1.780    write_clk_1_BUFG
    SLICE_X45Y22         FDRE                                         r  graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.141     1.921 r  graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.116     2.036    graycounter0_q[4]
    SLICE_X45Y21         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.993     0.993    tx_clk
    SLICE_X45Y21         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[4]/C
                         clock pessimism              0.000     0.993    
                         clock uncertainty            0.142     1.135    
    SLICE_X45Y21         FDRE (Hold_fdre_C_D)         0.076     1.211    xilinxmultiregimpl13_regs0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xilinxmultiregimpl13_regs0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - write_clk_p rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.303%)  route 0.119ns (45.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFGDS/O
                         net (fo=1, routed)           0.676     1.036    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.063 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          0.717     1.780    write_clk_1_BUFG
    SLICE_X43Y21         FDRE                                         r  graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.141     1.921 r  graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.119     2.039    graycounter0_q[2]
    SLICE_X43Y20         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.994     0.994    tx_clk
    SLICE_X43Y20         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[2]/C
                         clock pessimism              0.000     0.994    
                         clock uncertainty            0.142     1.136    
    SLICE_X43Y20         FDRE (Hold_fdre_C_D)         0.078     1.214    xilinxmultiregimpl13_regs0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xilinxmultiregimpl13_regs0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - write_clk_p rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.148ns (68.472%)  route 0.068ns (31.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFGDS/O
                         net (fo=1, routed)           0.676     1.036    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.063 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          0.718     1.781    write_clk_1_BUFG
    SLICE_X46Y19         FDRE                                         r  graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.148     1.929 r  graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.068     1.997    graycounter0_q[0]
    SLICE_X47Y19         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.994     0.994    tx_clk
    SLICE_X47Y19         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[0]/C
                         clock pessimism              0.000     0.994    
                         clock uncertainty            0.142     1.136    
    SLICE_X47Y19         FDRE (Hold_fdre_C_D)         0.024     1.160    xilinxmultiregimpl13_regs0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xilinxmultiregimpl13_regs0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - write_clk_p rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.041%)  route 0.119ns (41.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFGDS/O
                         net (fo=1, routed)           0.676     1.036    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.063 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          0.717     1.780    write_clk_1_BUFG
    SLICE_X42Y21         FDRE                                         r  graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     1.944 r  graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           0.119     2.062    graycounter0_q[3]
    SLICE_X43Y20         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.994     0.994    tx_clk
    SLICE_X43Y20         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[3]/C
                         clock pessimism              0.000     0.994    
                         clock uncertainty            0.142     1.136    
    SLICE_X43Y20         FDRE (Hold_fdre_C_D)         0.076     1.212    xilinxmultiregimpl13_regs0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xilinxmultiregimpl13_regs0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - write_clk_p rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.723%)  route 0.174ns (55.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFGDS/O
                         net (fo=1, routed)           0.676     1.036    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.063 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          0.717     1.780    write_clk_1_BUFG
    SLICE_X43Y21         FDRE                                         r  graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.141     1.921 r  graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.174     2.095    graycounter0_q[5]
    SLICE_X43Y20         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.994     0.994    tx_clk
    SLICE_X43Y20         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[5]/C
                         clock pessimism              0.000     0.994    
                         clock uncertainty            0.142     1.136    
    SLICE_X43Y20         FDRE (Hold_fdre_C_D)         0.046     1.182    xilinxmultiregimpl13_regs0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.913    





---------------------------------------------------------------------------------------------------
From Clock:  tx_clk
  To Clock:  write_clk_p

Setup :            6  Failing Endpoints,  Worst Slack       -2.741ns,  Total Violation      -12.968ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.741ns  (required time - arrival time)
  Source:                 graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl14_regs0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (write_clk_p rise@25.000ns - tx_clk rise@24.999ns)
  Data Path Delay:        4.790ns  (logic 0.393ns (8.205%)  route 4.397ns (91.795%))
  Logic Levels:           0  
  Clock Path Skew:        2.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.747ns = ( 28.747 - 25.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 26.517 - 24.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)    24.999    24.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.999 r  BUFG_6/O
                         net (fo=220, routed)         1.518    26.517    tx_clk
    SLICE_X42Y20         FDRE                                         r  graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.393    26.910 r  graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           4.397    31.307    graycounter1_q[1]
    SLICE_X45Y18         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                     25.000    25.000 r  
    G5                                                0.000    25.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000    25.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.750    25.750 r  IBUFGDS/O
                         net (fo=1, routed)           1.514    27.264    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.073    27.337 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.410    28.747    write_clk_1_BUFG
    SLICE_X45Y18         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[1]/C
                         clock pessimism              0.000    28.747    
                         clock uncertainty           -0.142    28.605    
    SLICE_X45Y18         FDRE (Setup_fdre_C_D)       -0.038    28.567    xilinxmultiregimpl14_regs0_reg[1]
  -------------------------------------------------------------------
                         required time                         28.567    
                         arrival time                         -31.307    
  -------------------------------------------------------------------
                         slack                                 -2.741    

Slack (VIOLATED) :        -2.417ns  (required time - arrival time)
  Source:                 graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl14_regs0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (write_clk_p rise@25.000ns - tx_clk rise@24.999ns)
  Data Path Delay:        4.467ns  (logic 0.393ns (8.797%)  route 4.074ns (91.203%))
  Logic Levels:           0  
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 28.746 - 25.000 ) 
    Source Clock Delay      (SCD):    1.516ns = ( 26.515 - 24.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)    24.999    24.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.999 r  BUFG_6/O
                         net (fo=220, routed)         1.516    26.515    tx_clk
    SLICE_X44Y22         FDRE                                         r  graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.393    26.908 r  graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           4.074    30.983    graycounter1_q[5]
    SLICE_X45Y19         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                     25.000    25.000 r  
    G5                                                0.000    25.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000    25.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.750    25.750 r  IBUFGDS/O
                         net (fo=1, routed)           1.514    27.264    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.073    27.337 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.409    28.746    write_clk_1_BUFG
    SLICE_X45Y19         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[5]/C
                         clock pessimism              0.000    28.746    
                         clock uncertainty           -0.142    28.604    
    SLICE_X45Y19         FDRE (Setup_fdre_C_D)       -0.038    28.566    xilinxmultiregimpl14_regs0_reg[5]
  -------------------------------------------------------------------
                         required time                         28.566    
                         arrival time                         -30.983    
  -------------------------------------------------------------------
                         slack                                 -2.417    

Slack (VIOLATED) :        -2.150ns  (required time - arrival time)
  Source:                 graycounter1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl14_regs0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (write_clk_p rise@25.000ns - tx_clk rise@24.999ns)
  Data Path Delay:        4.211ns  (logic 0.393ns (9.333%)  route 3.818ns (90.667%))
  Logic Levels:           0  
  Clock Path Skew:        2.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.745ns = ( 28.745 - 25.000 ) 
    Source Clock Delay      (SCD):    1.516ns = ( 26.515 - 24.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)    24.999    24.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.999 r  BUFG_6/O
                         net (fo=220, routed)         1.516    26.515    tx_clk
    SLICE_X44Y22         FDRE                                         r  graycounter1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.393    26.908 r  graycounter1_q_reg[3]/Q
                         net (fo=2, routed)           3.818    30.726    graycounter1_q[3]
    SLICE_X45Y20         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                     25.000    25.000 r  
    G5                                                0.000    25.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000    25.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.750    25.750 r  IBUFGDS/O
                         net (fo=1, routed)           1.514    27.264    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.073    27.337 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.408    28.745    write_clk_1_BUFG
    SLICE_X45Y20         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[3]/C
                         clock pessimism              0.000    28.745    
                         clock uncertainty           -0.142    28.603    
    SLICE_X45Y20         FDRE (Setup_fdre_C_D)       -0.026    28.577    xilinxmultiregimpl14_regs0_reg[3]
  -------------------------------------------------------------------
                         required time                         28.577    
                         arrival time                         -30.726    
  -------------------------------------------------------------------
                         slack                                 -2.150    

Slack (VIOLATED) :        -1.995ns  (required time - arrival time)
  Source:                 graycounter1_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl14_regs0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (write_clk_p rise@25.000ns - tx_clk rise@24.999ns)
  Data Path Delay:        3.976ns  (logic 0.361ns (9.079%)  route 3.615ns (90.921%))
  Logic Levels:           0  
  Clock Path Skew:        2.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.745ns = ( 28.745 - 25.000 ) 
    Source Clock Delay      (SCD):    1.516ns = ( 26.515 - 24.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)    24.999    24.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.999 r  BUFG_6/O
                         net (fo=220, routed)         1.516    26.515    tx_clk
    SLICE_X44Y22         FDRE                                         r  graycounter1_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.361    26.876 r  graycounter1_q_reg[4]/Q
                         net (fo=2, routed)           3.615    30.492    graycounter1_q[4]
    SLICE_X44Y20         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                     25.000    25.000 r  
    G5                                                0.000    25.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000    25.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.750    25.750 r  IBUFGDS/O
                         net (fo=1, routed)           1.514    27.264    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.073    27.337 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.408    28.745    write_clk_1_BUFG
    SLICE_X44Y20         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[4]/C
                         clock pessimism              0.000    28.745    
                         clock uncertainty           -0.142    28.603    
    SLICE_X44Y20         FDRE (Setup_fdre_C_D)       -0.106    28.497    xilinxmultiregimpl14_regs0_reg[4]
  -------------------------------------------------------------------
                         required time                         28.497    
                         arrival time                         -30.492    
  -------------------------------------------------------------------
                         slack                                 -1.995    

Slack (VIOLATED) :        -1.903ns  (required time - arrival time)
  Source:                 graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl14_regs0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (write_clk_p rise@25.000ns - tx_clk rise@24.999ns)
  Data Path Delay:        3.971ns  (logic 0.393ns (9.897%)  route 3.578ns (90.103%))
  Logic Levels:           0  
  Clock Path Skew:        2.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 28.746 - 25.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 26.517 - 24.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)    24.999    24.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.999 r  BUFG_6/O
                         net (fo=220, routed)         1.518    26.517    tx_clk
    SLICE_X42Y20         FDRE                                         r  graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.393    26.910 r  graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           3.578    30.488    graycounter1_q[0]
    SLICE_X45Y19         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                     25.000    25.000 r  
    G5                                                0.000    25.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000    25.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.750    25.750 r  IBUFGDS/O
                         net (fo=1, routed)           1.514    27.264    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.073    27.337 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.409    28.746    write_clk_1_BUFG
    SLICE_X45Y19         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[0]/C
                         clock pessimism              0.000    28.746    
                         clock uncertainty           -0.142    28.604    
    SLICE_X45Y19         FDRE (Setup_fdre_C_D)       -0.018    28.586    xilinxmultiregimpl14_regs0_reg[0]
  -------------------------------------------------------------------
                         required time                         28.586    
                         arrival time                         -30.488    
  -------------------------------------------------------------------
                         slack                                 -1.903    

Slack (VIOLATED) :        -1.763ns  (required time - arrival time)
  Source:                 graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl14_regs0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.001ns  (write_clk_p rise@25.000ns - tx_clk rise@24.999ns)
  Data Path Delay:        2.404ns  (logic 0.175ns (7.280%)  route 2.229ns (92.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns = ( 26.782 - 25.000 ) 
    Source Clock Delay      (SCD):    0.995ns = ( 25.994 - 24.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)    24.999    24.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.999 r  BUFG_6/O
                         net (fo=220, routed)         0.995    25.994    tx_clk
    SLICE_X43Y19         FDRE                                         r  graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.175    26.169 r  graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           2.229    28.397    graycounter1_q[2]
    SLICE_X45Y19         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                     25.000    25.000 r  
    G5                                                0.000    25.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000    25.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360    25.360 r  IBUFGDS/O
                         net (fo=1, routed)           0.676    26.036    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    26.063 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          0.719    26.782    write_clk_1_BUFG
    SLICE_X45Y19         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[2]/C
                         clock pessimism              0.000    26.782    
                         clock uncertainty           -0.142    26.639    
    SLICE_X45Y19         FDRE (Setup_fdre_C_D)       -0.005    26.634    xilinxmultiregimpl14_regs0_reg[2]
  -------------------------------------------------------------------
                         required time                         26.634    
                         arrival time                         -28.397    
  -------------------------------------------------------------------
                         slack                                 -1.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl14_regs0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.274ns (8.617%)  route 2.906ns (91.383%))
  Logic Levels:           0  
  Clock Path Skew:        2.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.985ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.408     1.408    tx_clk
    SLICE_X43Y19         FDRE                                         r  graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.274     1.682 r  graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           2.906     4.588    graycounter1_q[2]
    SLICE_X45Y19         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  IBUFGDS/O
                         net (fo=1, routed)           1.598     2.388    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     2.465 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.520     3.985    write_clk_1_BUFG
    SLICE_X45Y19         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[2]/C
                         clock pessimism              0.000     3.985    
                         clock uncertainty            0.142     4.128    
    SLICE_X45Y19         FDRE (Hold_fdre_C_D)         0.138     4.266    xilinxmultiregimpl14_regs0_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.266    
                         arrival time                           4.588    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl14_regs0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.314ns (9.398%)  route 3.027ns (90.602%))
  Logic Levels:           0  
  Clock Path Skew:        2.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.985ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.407     1.407    tx_clk
    SLICE_X42Y20         FDRE                                         r  graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.314     1.721 r  graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           3.027     4.748    graycounter1_q[0]
    SLICE_X45Y19         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  IBUFGDS/O
                         net (fo=1, routed)           1.598     2.388    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     2.465 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.520     3.985    write_clk_1_BUFG
    SLICE_X45Y19         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[0]/C
                         clock pessimism              0.000     3.985    
                         clock uncertainty            0.142     4.128    
    SLICE_X45Y19         FDRE (Hold_fdre_C_D)         0.144     4.272    xilinxmultiregimpl14_regs0_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.272    
                         arrival time                           4.748    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 graycounter1_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl14_regs0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.289ns (8.532%)  route 3.098ns (91.468%))
  Logic Levels:           0  
  Clock Path Skew:        2.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.984ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.406     1.406    tx_clk
    SLICE_X44Y22         FDRE                                         r  graycounter1_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.289     1.695 r  graycounter1_q_reg[4]/Q
                         net (fo=2, routed)           3.098     4.793    graycounter1_q[4]
    SLICE_X44Y20         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  IBUFGDS/O
                         net (fo=1, routed)           1.598     2.388    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     2.465 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.519     3.984    write_clk_1_BUFG
    SLICE_X44Y20         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[4]/C
                         clock pessimism              0.000     3.984    
                         clock uncertainty            0.142     4.127    
    SLICE_X44Y20         FDRE (Hold_fdre_C_D)         0.091     4.218    xilinxmultiregimpl14_regs0_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.218    
                         arrival time                           4.793    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 graycounter1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl14_regs0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.314ns (8.766%)  route 3.268ns (91.234%))
  Logic Levels:           0  
  Clock Path Skew:        2.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.984ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.406     1.406    tx_clk
    SLICE_X44Y22         FDRE                                         r  graycounter1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.314     1.720 r  graycounter1_q_reg[3]/Q
                         net (fo=2, routed)           3.268     4.988    graycounter1_q[3]
    SLICE_X45Y20         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  IBUFGDS/O
                         net (fo=1, routed)           1.598     2.388    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     2.465 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.519     3.984    write_clk_1_BUFG
    SLICE_X45Y20         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[3]/C
                         clock pessimism              0.000     3.984    
                         clock uncertainty            0.142     4.127    
    SLICE_X45Y20         FDRE (Hold_fdre_C_D)         0.138     4.265    xilinxmultiregimpl14_regs0_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.265    
                         arrival time                           4.988    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl14_regs0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.164ns (6.841%)  route 2.233ns (93.159%))
  Logic Levels:           0  
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    0.717ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.717     0.717    tx_clk
    SLICE_X44Y22         FDRE                                         r  graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.164     0.881 r  graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           2.233     3.114    graycounter1_q[5]
    SLICE_X45Y19         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFGDS/O
                         net (fo=1, routed)           0.734     1.124    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.154 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          0.995     2.149    write_clk_1_BUFG
    SLICE_X45Y19         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[5]/C
                         clock pessimism              0.000     2.149    
                         clock uncertainty            0.142     2.291    
    SLICE_X45Y19         FDRE (Hold_fdre_C_D)         0.071     2.362    xilinxmultiregimpl14_regs0_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.362    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl14_regs0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.164ns (6.444%)  route 2.381ns (93.556%))
  Logic Levels:           0  
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.718     0.718    tx_clk
    SLICE_X42Y20         FDRE                                         r  graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164     0.882 r  graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           2.381     3.263    graycounter1_q[1]
    SLICE_X45Y18         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFGDS/O
                         net (fo=1, routed)           0.734     1.124    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.154 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          0.996     2.150    write_clk_1_BUFG
    SLICE_X45Y18         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[1]/C
                         clock pessimism              0.000     2.150    
                         clock uncertainty            0.142     2.292    
    SLICE_X45Y18         FDRE (Hold_fdre_C_D)         0.071     2.363    xilinxmultiregimpl14_regs0_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.900    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

------------+------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference   | Input      | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock       | Port       | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
------------+------------+---------+-------+---------------+---------+---------------+---------+----------+
clk62_5     | reset      | FDRE    | -     |     6.986 (r) | SLOW    |    -2.158 (r) | FAST    |          |
tx_clk      | link_ready | FDRE    | -     |     8.731 (r) | SLOW    |    -2.363 (r) | FAST    |          |
tx_clk      | reset      | FDRE    | -     |    11.578 (r) | SLOW    |    -1.912 (r) | FAST    |          |
write_clk_p | reset      | FDRE    | -     |     7.125 (r) | SLOW    |    -2.430 (r) | FAST    |          |
write_clk_p | we         | FDRE    | -     |     3.576 (r) | SLOW    |    -1.151 (r) | FAST    |          |
------------+------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+-------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output      | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port        | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-------------+--------+-------+----------------+---------+----------------+---------+----------+
tx_clk    | rxinit_done | FDRE   | -     |     12.529 (r) | SLOW    |      5.717 (r) | FAST    |          |
----------+-------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

------------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source      | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock       | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
------------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk62_5     | clk62_5     |         3.639 | SLOW    |               |         |               |         |               |         |
clk62_5     | tx_clk      |         3.566 | SLOW    |               |         |               |         |               |         |
tx_clk      | tx_clk      |         9.002 | SLOW    |               |         |               |         |               |         |
write_clk_p | tx_clk      |         3.455 | SLOW    |               |         |               |         |               |         |
tx_clk      | write_clk_p |         2.742 | SLOW    |               |         |               |         |               |         |
write_clk_p | write_clk_p |         2.248 | SLOW    |               |         |               |         |               |         |
------------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



