TRACE::2022-05-10.12:52:29::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:52:29::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:52:29::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:52:30::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:52:31::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:52:31::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:52:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-10.12:52:34::SCWPlatform::Opened new HwDB with name UART_design_wrapper_0
TRACE::2022-05-10.12:52:34::SCWWriter::formatted JSON is {
	"platformName":	"UART_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-05-10.12:52:34::SCWWriter::formatted JSON is {
	"platformName":	"UART_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_design_wrapper",
	"systems":	[{
			"systemName":	"UART_design_wrapper",
			"systemDesc":	"UART_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_design_wrapper"
		}]
}
TRACE::2022-05-10.12:52:34::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-05-10.12:52:34::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-10.12:52:34::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-05-10.12:52:34::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-05-10.12:52:34::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:52:34::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:52:34::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:52:34::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:52:34::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:52:34::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:52:34::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:52:34::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:52:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:52:34::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:52:34::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:52:34::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:52:34::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:52:35::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:52:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:52:35::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:52:35::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:52:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:52:35::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:52:35::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:52:35::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:52:35::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:52:35::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:52:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:52:35::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:52:35::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:52:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:52:35::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2022-05-10.12:52:35::SCWPlatform::Generating the sources  .
TRACE::2022-05-10.12:52:35::SCWBDomain::Generating boot domain sources.
TRACE::2022-05-10.12:52:35::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2022-05-10.12:52:35::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:52:35::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:52:35::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:52:35::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:52:35::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:52:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:52:35::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:52:35::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:52:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:52:35::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:52:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-10.12:52:35::SCWMssOS::No sw design opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:52:35::SCWMssOS::mss does not exists at C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:52:35::SCWMssOS::Creating sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:52:35::SCWMssOS::Adding the swdes entry, created swdb C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:52:35::SCWMssOS::updating the scw layer changes to swdes at   C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:52:35::SCWMssOS::Writing mss at C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:52:35::SCWMssOS::Completed writing the mss file at C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-05-10.12:52:35::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-05-10.12:52:35::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-05-10.12:52:35::SCWBDomain::Completed writing the mss file at C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-05-10.12:53:18::SCWPlatform::Generating sources Done.
TRACE::2022-05-10.12:53:18::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:18::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:18::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:18::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:18::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:18::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:18::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:18::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:18::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:18::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-10.12:53:18::SCWMssOS::No sw design opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:18::SCWMssOS::mss exists loading the mss file  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:18::SCWMssOS::Opened the sw design from mss  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:18::SCWMssOS::Adding the swdes entry C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-05-10.12:53:18::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-10.12:53:18::SCWMssOS::Opened the sw design.  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:18::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-10.12:53:18::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-10.12:53:18::SCWMssOS::Commit changes completed.
TRACE::2022-05-10.12:53:18::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:18::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:18::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:18::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:18::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:18::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:18::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:18::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:18::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:18::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:18::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:18::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:18::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:18::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:18::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:18::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:18::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:18::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:18::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:18::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:18::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:18::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:18::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:18::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:18::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:18::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:18::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:18::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:18::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:18::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:18::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:18::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:18::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:18::SCWWriter::formatted JSON is {
	"platformName":	"UART_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_design_wrapper",
	"systems":	[{
			"systemName":	"UART_design_wrapper",
			"systemDesc":	"UART_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_design_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9cb28116c07b91f7dbff5cb5153a0ea7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-10.12:53:18::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-10.12:53:18::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-10.12:53:18::SCWMssOS::Commit changes completed.
TRACE::2022-05-10.12:53:18::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:18::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:18::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:18::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:18::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:18::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:18::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:18::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:18::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:18::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:18::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:18::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:18::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:18::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:18::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:18::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:18::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:18::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:18::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:18::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:18::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:18::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:18::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:18::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:18::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:19::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:19::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:19::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:19::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:19::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:19::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:19::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:19::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:19::SCWWriter::formatted JSON is {
	"platformName":	"UART_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_design_wrapper",
	"systems":	[{
			"systemName":	"UART_design_wrapper",
			"systemDesc":	"UART_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_design_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9cb28116c07b91f7dbff5cb5153a0ea7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-10.12:53:19::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:19::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:19::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:19::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:19::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:19::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:19::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:19::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:19::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-10.12:53:19::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-05-10.12:53:19::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-05-10.12:53:19::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:19::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:19::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:19::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:19::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:19::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:19::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:19::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:19::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:19::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:19::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:19::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:19::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:19::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:19::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:19::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:19::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:19::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:19::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:19::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:19::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:19::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:19::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:19::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:19::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:19::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:19::SCWMssOS::No sw design opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:19::SCWMssOS::mss does not exists at C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:19::SCWMssOS::Creating sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:19::SCWMssOS::Adding the swdes entry, created swdb C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:19::SCWMssOS::updating the scw layer changes to swdes at   C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:19::SCWMssOS::Writing mss at C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:19::SCWMssOS::Completed writing the mss file at C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-05-10.12:53:19::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-05-10.12:53:19::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-05-10.12:53:19::SCWMssOS::Completed writing the mss file at C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-05-10.12:53:19::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-05-10.12:53:23::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-10.12:53:23::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-10.12:53:23::SCWMssOS::Commit changes completed.
TRACE::2022-05-10.12:53:23::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:23::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-05-10.12:53:23::SCWMssOS::Writing the mss file completed C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:23::SCWMssOS::Commit changes completed.
TRACE::2022-05-10.12:53:23::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:23::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:23::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:23::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:23::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:23::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:23::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:23::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:23::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:23::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:23::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:23::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:23::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:23::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:23::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:23::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:23::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:23::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:23::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:23::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:23::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:23::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:23::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:23::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:23::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:23::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:23::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:23::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:23::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:23::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:23::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:23::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:23::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:23::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:23::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:23::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:23::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:23::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:23::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:23::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:23::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:23::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:23::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:23::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:23::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:23::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:23::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:23::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:23::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:23::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:23::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:23::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:23::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:23::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:23::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:23::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:23::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:23::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:23::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:23::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:23::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:23::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:23::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:23::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:23::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:23::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:23::SCWWriter::formatted JSON is {
	"platformName":	"UART_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_design_wrapper",
	"systems":	[{
			"systemName":	"UART_design_wrapper",
			"systemDesc":	"UART_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_design_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9cb28116c07b91f7dbff5cb5153a0ea7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"712ab4399be900da193c77d60553d84c",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-05-10.12:53:23::SCWPlatform::Started generating the artifacts platform UART_design_wrapper
TRACE::2022-05-10.12:53:23::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-10.12:53:23::SCWPlatform::Started generating the artifacts for system configuration UART_design_wrapper
LOG::2022-05-10.12:53:23::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-05-10.12:53:23::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-05-10.12:53:23::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-05-10.12:53:23::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-05-10.12:53:23::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-05-10.12:53:23::SCWSystem::Not a boot domain 
LOG::2022-05-10.12:53:24::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-05-10.12:53:24::SCWDomain::Generating domain artifcats
TRACE::2022-05-10.12:53:24::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-10.12:53:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/ECE520/Project/UART/UART_design_wrapper/export/UART_design_wrapper/sw/UART_design_wrapper/qemu/
TRACE::2022-05-10.12:53:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/ECE520/Project/UART/UART_design_wrapper/export/UART_design_wrapper/sw/UART_design_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-05-10.12:53:24::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-10.12:53:24::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:24::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:24::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:24::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:24::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:24::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:24::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:24::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:24::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:24::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:24::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:24::SCWMssOS::Completed writing the mss file at C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-05-10.12:53:24::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-10.12:53:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-10.12:53:24::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2022-05-10.12:53:24::SCWMssOS::skipping the bsp build ... 
TRACE::2022-05-10.12:53:24::SCWMssOS::Copying to export directory.
TRACE::2022-05-10.12:53:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-10.12:53:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-05-10.12:53:24::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-05-10.12:53:24::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-05-10.12:53:24::SCWSystem::Completed Processing the sysconfig UART_design_wrapper
LOG::2022-05-10.12:53:24::SCWPlatform::Completed generating the artifacts for system configuration UART_design_wrapper
TRACE::2022-05-10.12:53:24::SCWPlatform::Started preparing the platform 
TRACE::2022-05-10.12:53:24::SCWSystem::Writing the bif file for system config UART_design_wrapper
TRACE::2022-05-10.12:53:24::SCWSystem::dir created 
TRACE::2022-05-10.12:53:24::SCWSystem::Writing the bif 
TRACE::2022-05-10.12:53:24::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-10.12:53:24::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-10.12:53:24::SCWPlatform::Completed generating the platform
TRACE::2022-05-10.12:53:24::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-10.12:53:24::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-10.12:53:24::SCWMssOS::Commit changes completed.
TRACE::2022-05-10.12:53:24::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-10.12:53:24::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-10.12:53:24::SCWMssOS::Commit changes completed.
TRACE::2022-05-10.12:53:24::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:24::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:24::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:24::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:24::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:24::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:24::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:24::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:24::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:24::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:24::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:24::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:24::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:24::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:24::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:24::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:24::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:24::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:24::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:24::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:24::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:24::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:24::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:24::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:24::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:24::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:24::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:24::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:24::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:24::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:24::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:24::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:24::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:24::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:24::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:24::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:24::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:24::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:24::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:24::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:24::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:24::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:24::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:24::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:24::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:24::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:24::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:24::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:24::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:24::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:24::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:24::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:24::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:24::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:24::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:24::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:24::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:24::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:24::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:24::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:24::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:24::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:24::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:24::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:24::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:24::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:24::SCWWriter::formatted JSON is {
	"platformName":	"UART_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_design_wrapper",
	"systems":	[{
			"systemName":	"UART_design_wrapper",
			"systemDesc":	"UART_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_design_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9cb28116c07b91f7dbff5cb5153a0ea7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"712ab4399be900da193c77d60553d84c",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-10.12:53:24::SCWPlatform::updated the xpfm file.
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:25::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:25::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:25::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-10.12:53:25::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-10.12:53:25::SCWMssOS::Commit changes completed.
TRACE::2022-05-10.12:53:25::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-10.12:53:25::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-10.12:53:25::SCWMssOS::Commit changes completed.
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:25::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:25::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:25::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:25::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:25::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:25::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:25::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:25::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:25::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:25::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:25::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:25::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:25::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:25::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:25::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:25::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:25::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:25::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWWriter::formatted JSON is {
	"platformName":	"UART_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_design_wrapper",
	"systems":	[{
			"systemName":	"UART_design_wrapper",
			"systemDesc":	"UART_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_design_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9cb28116c07b91f7dbff5cb5153a0ea7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"712ab4399be900da193c77d60553d84c",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:25::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:25::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:25::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:25::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:25::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:25::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-10.12:53:25::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-10.12:53:25::SCWMssOS::Commit changes completed.
TRACE::2022-05-10.12:53:25::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-10.12:53:25::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-10.12:53:25::SCWMssOS::Commit changes completed.
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:25::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:25::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:25::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:25::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:25::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:25::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:25::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:25::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:25::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:25::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:25::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:25::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:25::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:25::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:25::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:25::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:25::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:25::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWWriter::formatted JSON is {
	"platformName":	"UART_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_design_wrapper",
	"systems":	[{
			"systemName":	"UART_design_wrapper",
			"systemDesc":	"UART_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_design_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9cb28116c07b91f7dbff5cb5153a0ea7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"712ab4399be900da193c77d60553d84c",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-05-10.12:53:25::SCWPlatform::Started generating the artifacts platform UART_design_wrapper
TRACE::2022-05-10.12:53:25::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-10.12:53:25::SCWPlatform::Started generating the artifacts for system configuration UART_design_wrapper
LOG::2022-05-10.12:53:25::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-05-10.12:53:25::SCWDomain::Generating domain artifcats
TRACE::2022-05-10.12:53:25::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-10.12:53:25::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/ECE520/Project/UART/UART_design_wrapper/export/UART_design_wrapper/sw/UART_design_wrapper/qemu/
TRACE::2022-05-10.12:53:25::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/ECE520/Project/UART/UART_design_wrapper/export/UART_design_wrapper/sw/UART_design_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-05-10.12:53:25::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:25::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:25::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:25::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::Completed writing the mss file at C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-05-10.12:53:25::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-10.12:53:25::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-10.12:53:25::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-05-10.12:53:25::SCWMssOS::skipping the bsp build ... 
TRACE::2022-05-10.12:53:25::SCWMssOS::Copying to export directory.
TRACE::2022-05-10.12:53:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-10.12:53:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-05-10.12:53:25::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-05-10.12:53:25::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-05-10.12:53:25::SCWSystem::Completed Processing the sysconfig UART_design_wrapper
LOG::2022-05-10.12:53:25::SCWPlatform::Completed generating the artifacts for system configuration UART_design_wrapper
TRACE::2022-05-10.12:53:25::SCWPlatform::Started preparing the platform 
TRACE::2022-05-10.12:53:25::SCWSystem::Writing the bif file for system config UART_design_wrapper
TRACE::2022-05-10.12:53:25::SCWSystem::dir created 
TRACE::2022-05-10.12:53:25::SCWSystem::Writing the bif 
TRACE::2022-05-10.12:53:25::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-10.12:53:25::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-10.12:53:25::SCWPlatform::Completed generating the platform
TRACE::2022-05-10.12:53:25::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-10.12:53:25::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-10.12:53:25::SCWMssOS::Commit changes completed.
TRACE::2022-05-10.12:53:25::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-10.12:53:25::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-10.12:53:25::SCWMssOS::Commit changes completed.
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:25::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:25::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:25::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:25::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:25::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:25::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:25::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:25::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:25::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:25::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:25::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:25::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:25::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:25::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:25::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:53:25::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:53:25::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:53:25::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:53:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:53:25::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:53:25::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.12:53:25::SCWWriter::formatted JSON is {
	"platformName":	"UART_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_design_wrapper",
	"systems":	[{
			"systemName":	"UART_design_wrapper",
			"systemDesc":	"UART_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_design_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9cb28116c07b91f7dbff5cb5153a0ea7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"712ab4399be900da193c77d60553d84c",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-10.12:53:25::SCWPlatform::updated the xpfm file.
LOG::2022-05-10.12:59:49::SCWPlatform::Started generating the artifacts platform UART_design_wrapper
TRACE::2022-05-10.12:59:49::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-10.12:59:49::SCWPlatform::Started generating the artifacts for system configuration UART_design_wrapper
LOG::2022-05-10.12:59:49::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-05-10.12:59:49::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-05-10.12:59:49::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-05-10.12:59:49::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-05-10.12:59:49::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:59:49::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:59:49::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:59:49::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.12:59:49::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.12:59:49::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.12:59:49::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.12:59:49::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.12:59:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.12:59:49::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:59:49::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.12:59:49::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.12:59:49::SCWBDomain::Completed writing the mss file at C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-05-10.12:59:49::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-10.12:59:49::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-05-10.12:59:49::SCWBDomain::System Command Ran  C:&  cd  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-05-10.12:59:51::SCWBDomain::make: Entering directory 'C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-05-10.12:59:51::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-05-10.12:59:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-10.12:59:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-05-10.12:59:52::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-05-10.12:59:52::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.12:59:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-05-10.12:59:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-05-10.12:59:54::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-05-10.12:59:54::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.12:59:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-10.12:59:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-10.12:59:55::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-10.12:59:55::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.12:59:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-10.12:59:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.12:59:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.12:59:55::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.12:59:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-05-10.12:59:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-10.12:59:55::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-10.12:59:55::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.12:59:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-05-10.12:59:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.12:59:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.12:59:55::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.12:59:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-10.12:59:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-05-10.12:59:55::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-05-10.12:59:55::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.12:59:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-05-10.12:59:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.12:59:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.12:59:56::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.12:59:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-05-10.12:59:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-10.12:59:56::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-10.12:59:56::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-05-10.13:00:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-10.13:00:00::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-10.13:00:00::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-05-10.13:00:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.13:00:00::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.13:00:00::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-05-10.13:00:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.13:00:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.13:00:01::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-05-10.13:00:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.13:00:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.13:00:01::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-05-10.13:00:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-10.13:00:03::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-10.13:00:03::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:03::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-05-10.13:00:03::SCWBDomain::make -j 2 --no-print-directory par_libs

TRACE::2022-05-10.13:00:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-10.13:00:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-05-10.13:00:03::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-05-10.13:00:03::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-05-10.13:00:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-05-10.13:00:03::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-05-10.13:00:03::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-10.13:00:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-10.13:00:04::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-10.13:00:04::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-10.13:00:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.13:00:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.13:00:04::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-05-10.13:00:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-10.13:00:05::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-10.13:00:05::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-05-10.13:00:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.13:00:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.13:00:05::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-10.13:00:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-05-10.13:00:05::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-05-10.13:00:05::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-05-10.13:00:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.13:00:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.13:00:05::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-05-10.13:00:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-10.13:00:05::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-10.13:00:05::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-05-10.13:00:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-10.13:00:05::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-10.13:00:05::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-05-10.13:00:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.13:00:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.13:00:05::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-05-10.13:00:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.13:00:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.13:00:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-05-10.13:00:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.13:00:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.13:00:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-10.13:00:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-05-10.13:00:06::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-05-10.13:00:06::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-05-10.13:00:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-10.13:00:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-10.13:00:06::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-10.13:00:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-10.13:00:07::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-10.13:00:07::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-10.13:00:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-10.13:00:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-10.13:00:07::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-05-10.13:00:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-10.13:00:16::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-10.13:00:16::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-05-10.13:00:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-10.13:00:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-10.13:00:24::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-10.13:00:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-10.13:00:26::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-10.13:00:26::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-05-10.13:00:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-10.13:00:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-10.13:00:31::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-05-10.13:00:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-10.13:00:31::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-10.13:00:31::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-05-10.13:00:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-05-10.13:00:34::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-05-10.13:00:34::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-05-10.13:00:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-10.13:00:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-10.13:00:38::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:00:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-05-10.13:00:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-10.13:00:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-10.13:00:44::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:01:04::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-05-10.13:01:04::SCWBDomain::make --no-print-directory archive

TRACE::2022-05-10.13:01:04::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2022-05-10.13:01:04::SCWBDomain::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xi
TRACE::2022-05-10.13:01:04::SCWBDomain::l_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7
TRACE::2022-05-10.13:01:04::SCWBDomain::_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o p
TRACE::2022-05-10.13:01:04::SCWBDomain::s7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_uti
TRACE::2022-05-10.13:01:04::SCWBDomain::l.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib
TRACE::2022-05-10.13:01:04::SCWBDomain::/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortex
TRACE::2022-05-10.13:01:04::SCWBDomain::a9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/_open.o ps7_c
TRACE::2022-05-10.13:01:04::SCWBDomain::ortexa9_0/lib/write.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/
TRACE::2022-05-10.13:01:04::SCWBDomain::lib/time.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/l
TRACE::2022-05-10.13:01:04::SCWBDomain::ib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscug
TRACE::2022-05-10.13:01:04::SCWBDomain::ic_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2022-05-10.13:01:04::SCWBDomain::open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/re
TRACE::2022-05-10.13:01:04::SCWBDomain::ad.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_ve
TRACE::2022-05-10.13:01:04::SCWBDomain::ctors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_
TRACE::2022-05-10.13:01:04::SCWBDomain::intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_s
TRACE::2022-05-10.13:01:04::SCWBDomain::init.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selft
TRACE::2022-05-10.13:01:04::SCWBDomain::est.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_co
TRACE::2022-05-10.13:01:04::SCWBDomain::rtexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_
TRACE::2022-05-10.13:01:04::SCWBDomain::0/lib/xil_exception.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa
TRACE::2022-05-10.13:01:04::SCWBDomain::9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_
TRACE::2022-05-10.13:01:04::SCWBDomain::cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_mmu.o 
TRACE::2022-05-10.13:01:04::SCWBDomain::ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-05-10.13:01:04::SCWBDomain::'Finished building libraries'

TRACE::2022-05-10.13:01:04::SCWBDomain::make: Leaving directory 'C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-05-10.13:01:04::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2022-05-10.13:01:04::SCWBDomain::exa9_0/include -I.

TRACE::2022-05-10.13:01:09::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-05-10.13:01:09::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-05-10.13:01:09::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-05-10.13:01:09::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-05-10.13:01:11::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2022-05-10.13:01:11::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-05-10.13:01:13::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-05-10.13:01:13::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-05-10.13:01:16::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2022-05-10.13:01:16::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-05-10.13:01:18::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-05-10.13:01:18::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-05-10.13:01:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-05-10.13:01:21::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-05-10.13:01:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-05-10.13:01:21::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-05-10.13:01:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2022-05-10.13:01:21::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2022-05-10.13:01:22::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-05-10.13:01:22::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-05-10.13:01:23::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2022-05-10.13:01:23::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-05-10.13:01:23::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-05-10.13:01:23::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-05-10.13:01:23::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-05-10.13:01:23::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                             -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7_cor
TRACE::2022-05-10.13:01:23::SCWBDomain::texa9_0/lib -L./ -Tlscript.ld

LOG::2022-05-10.13:01:29::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-05-10.13:01:29::SCWSystem::Not a boot domain 
LOG::2022-05-10.13:01:29::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-05-10.13:01:29::SCWDomain::Generating domain artifcats
TRACE::2022-05-10.13:01:29::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-10.13:01:29::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/ECE520/Project/UART/UART_design_wrapper/export/UART_design_wrapper/sw/UART_design_wrapper/qemu/
TRACE::2022-05-10.13:01:29::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/ECE520/Project/UART/UART_design_wrapper/export/UART_design_wrapper/sw/UART_design_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-05-10.13:01:29::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-10.13:01:29::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:29::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:29::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:29::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.13:01:29::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.13:01:29::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.13:01:29::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.13:01:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.13:01:29::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.13:01:29::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.13:01:29::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.13:01:29::SCWMssOS::Completed writing the mss file at C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-05-10.13:01:29::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.13:01:30::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-10.13:01:30::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-10.13:01:30::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-05-10.13:01:30::SCWMssOS::doing bsp build ... 
TRACE::2022-05-10.13:01:30::SCWMssOS::System Command Ran  C: & cd  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2022-05-10.13:01:30::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-05-10.13:01:31::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-05-10.13:01:31::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2022-05-10.13:01:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-10.13:01:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-05-10.13:01:31::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-05-10.13:01:31::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:01:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-05-10.13:01:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-05-10.13:01:31::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-05-10.13:01:31::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:01:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-10.13:01:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-10.13:01:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-10.13:01:32::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:01:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-10.13:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.13:01:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.13:01:32::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:01:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-05-10.13:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-10.13:01:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-10.13:01:32::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:01:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-05-10.13:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.13:01:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.13:01:32::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:01:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-10.13:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-05-10.13:01:32::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-05-10.13:01:32::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:01:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-05-10.13:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.13:01:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.13:01:32::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:01:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-05-10.13:01:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-10.13:01:33::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-10.13:01:33::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:01:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-05-10.13:01:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-10.13:01:33::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-10.13:01:33::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:01:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-05-10.13:01:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.13:01:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.13:01:33::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:01:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-10.13:01:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-05-10.13:01:35::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-05-10.13:01:35::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:01:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-05-10.13:01:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-10.13:01:35::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-10.13:01:35::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:01:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-10.13:01:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-10.13:01:35::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-10.13:01:35::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:01:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-10.13:01:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-10.13:01:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-10.13:01:35::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:01:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-05-10.13:01:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-10.13:01:36::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-10.13:01:36::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:01:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-05-10.13:01:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-10.13:01:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-10.13:01:38::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:01:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-10.13:01:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-10.13:01:38::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-10.13:01:38::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:01:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-05-10.13:01:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-10.13:01:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-10.13:01:39::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:01:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-05-10.13:01:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-10.13:01:40::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-10.13:01:40::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:01:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-05-10.13:01:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-05-10.13:01:41::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-05-10.13:01:41::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:01:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-05-10.13:01:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-10.13:01:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-10.13:01:44::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-10.13:01:53::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-05-10.13:01:53::SCWMssOS::make --no-print-directory archive

TRACE::2022-05-10.13:01:53::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2022-05-10.13:01:53::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xi
TRACE::2022-05-10.13:01:53::SCWMssOS::l_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xadcps_int
TRACE::2022-05-10.13:01:53::SCWMssOS::r.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_s
TRACE::2022-05-10.13:01:53::SCWMssOS::init.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/inb
TRACE::2022-05-10.13:01:53::SCWMssOS::yte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps
TRACE::2022-05-10.13:01:53::SCWMssOS::7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_
TRACE::2022-05-10.13:01:53::SCWMssOS::cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xil_mem.o ps
TRACE::2022-05-10.13:01:53::SCWMssOS::7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/l
TRACE::2022-05-10.13:01:53::SCWMssOS::ib/usleep.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa
TRACE::2022-05-10.13:01:53::SCWMssOS::9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/li
TRACE::2022-05-10.13:01:53::SCWMssOS::b/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/o
TRACE::2022-05-10.13:01:53::SCWMssOS::utbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xti
TRACE::2022-05-10.13:01:53::SCWMssOS::me_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib
TRACE::2022-05-10.13:01:53::SCWMssOS::/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpi
TRACE::2022-05-10.13:01:53::SCWMssOS::d.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscuti
TRACE::2022-05-10.13:01:53::SCWMssOS::mer.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xscuwdt_
TRACE::2022-05-10.13:01:53::SCWMssOS::sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9
TRACE::2022-05-10.13:01:53::SCWMssOS::_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps7_c
TRACE::2022-05-10.13:01:53::SCWMssOS::ortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xscuwdt_selftest.o 
TRACE::2022-05-10.13:01:53::SCWMssOS::ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_self
TRACE::2022-05-10.13:01:53::SCWMssOS::test.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_open.o 
TRACE::2022-05-10.13:01:53::SCWMssOS::ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-05-10.13:01:53::SCWMssOS::'Finished building libraries'

TRACE::2022-05-10.13:01:54::SCWMssOS::Copying to export directory.
TRACE::2022-05-10.13:01:57::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-10.13:01:57::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-05-10.13:01:57::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-05-10.13:01:57::SCWSystem::Completed Processing the sysconfig UART_design_wrapper
LOG::2022-05-10.13:01:57::SCWPlatform::Completed generating the artifacts for system configuration UART_design_wrapper
TRACE::2022-05-10.13:01:57::SCWPlatform::Started preparing the platform 
TRACE::2022-05-10.13:01:57::SCWSystem::Writing the bif file for system config UART_design_wrapper
TRACE::2022-05-10.13:01:57::SCWSystem::dir created 
TRACE::2022-05-10.13:01:57::SCWSystem::Writing the bif 
TRACE::2022-05-10.13:01:57::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-10.13:01:57::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-10.13:01:57::SCWPlatform::Completed generating the platform
TRACE::2022-05-10.13:01:57::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.13:01:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-10.13:01:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-10.13:01:57::SCWMssOS::Commit changes completed.
TRACE::2022-05-10.13:01:57::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.13:01:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-10.13:01:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-10.13:01:57::SCWMssOS::Commit changes completed.
TRACE::2022-05-10.13:01:57::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:57::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:57::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:57::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.13:01:57::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:57::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.13:01:57::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.13:01:57::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.13:01:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.13:01:57::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.13:01:57::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.13:01:57::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.13:01:57::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:57::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:57::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:57::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.13:01:57::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:57::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.13:01:57::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.13:01:57::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.13:01:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.13:01:57::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.13:01:57::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.13:01:57::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.13:01:57::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:57::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:57::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:57::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.13:01:57::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:57::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.13:01:57::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.13:01:57::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.13:01:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.13:01:57::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.13:01:57::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.13:01:57::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.13:01:58::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:58::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:58::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:58::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.13:01:58::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:58::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.13:01:58::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.13:01:58::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.13:01:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.13:01:58::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.13:01:58::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.13:01:58::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.13:01:58::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:58::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:58::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:58::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.13:01:58::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:58::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.13:01:58::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.13:01:58::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.13:01:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.13:01:58::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.13:01:58::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.13:01:58::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.13:01:58::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:58::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:58::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:58::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.13:01:58::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:58::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.13:01:58::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.13:01:58::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.13:01:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.13:01:58::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.13:01:58::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.13:01:58::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.13:01:58::SCWWriter::formatted JSON is {
	"platformName":	"UART_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_design_wrapper",
	"systems":	[{
			"systemName":	"UART_design_wrapper",
			"systemDesc":	"UART_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_design_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9cb28116c07b91f7dbff5cb5153a0ea7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"712ab4399be900da193c77d60553d84c",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-10.13:01:58::SCWPlatform::updated the xpfm file.
TRACE::2022-05-10.13:01:58::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:58::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:58::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:58::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-10.13:01:58::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-10.13:01:58::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-10.13:01:58::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-10.13:01:58::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-10.13:01:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.13:01:58::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-10.13:01:58::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.13:01:58::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.13:11:52::SCWBDomain::System Command Ran  C:&  cd  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl & make clean
TRACE::2022-05-12.13:11:54::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2022-05-12.13:11:54::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2022-05-12.13:11:55::SCWBDomain::System Command Ran  C:&  cd  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2022-05-12.13:11:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2022-05-12.13:11:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2022-05-12.13:11:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2022-05-12.13:11:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2022-05-12.13:11:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2022-05-12.13:11:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s clean 

TRACE::2022-05-12.13:11:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s clean 

TRACE::2022-05-12.13:12:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2022-05-12.13:12:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s clean 

TRACE::2022-05-12.13:12:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s clean 

TRACE::2022-05-12.13:12:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2022-05-12.13:12:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s clean 

TRACE::2022-05-12.13:12:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2022-05-12.13:12:11::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2022-05-12.13:12:12::SCWMssOS::cleaning the bsp 
TRACE::2022-05-12.13:12:12::SCWMssOS::System Command Ran  C: & cd  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make clean 
TRACE::2022-05-12.13:12:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2022-05-12.13:12:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2022-05-12.13:12:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2022-05-12.13:12:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2022-05-12.13:12:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2022-05-12.13:12:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s clean 

TRACE::2022-05-12.13:12:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s clean 

TRACE::2022-05-12.13:12:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2022-05-12.13:12:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s clean 

TRACE::2022-05-12.13:12:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s clean 

TRACE::2022-05-12.13:12:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2022-05-12.13:12:24::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2022-05-12.13:13:01::SCWPlatform::Started generating the artifacts platform UART_design_wrapper
TRACE::2022-05-12.13:13:02::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-12.13:13:02::SCWPlatform::Started generating the artifacts for system configuration UART_design_wrapper
LOG::2022-05-12.13:13:02::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-05-12.13:13:02::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-05-12.13:13:02::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-05-12.13:13:02::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-05-12.13:13:02::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:13:02::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:13:02::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:13:02::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.13:13:02::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:13:02::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.13:13:02::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.13:13:02::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.13:13:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.13:13:03::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.13:13:03::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.13:13:03::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.13:13:03::SCWBDomain::Completed writing the mss file at C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-05-12.13:13:03::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-12.13:13:03::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-05-12.13:13:03::SCWBDomain::System Command Ran  C:&  cd  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-05-12.13:13:03::SCWBDomain::make: Entering directory 'C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-05-12.13:13:03::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-05-12.13:13:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-12.13:13:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-05-12.13:13:03::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-05-12.13:13:03::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-05-12.13:13:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-05-12.13:13:03::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-05-12.13:13:03::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-12.13:13:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.13:13:04::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.13:13:04::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-12.13:13:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:13:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:13:04::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-05-12.13:13:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.13:13:04::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.13:13:04::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-05-12.13:13:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:13:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:13:04::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-12.13:13:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-05-12.13:13:04::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-05-12.13:13:04::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-05-12.13:13:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:13:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:13:04::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-05-12.13:13:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-12.13:13:05::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-12.13:13:05::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-05-12.13:13:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-12.13:13:06::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-12.13:13:06::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-05-12.13:13:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:13:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:13:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-05-12.13:13:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:13:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:13:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-05-12.13:13:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:13:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:13:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-05-12.13:13:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.13:13:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.13:13:07::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:08::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-05-12.13:13:08::SCWBDomain::make -j 2 --no-print-directory par_libs

TRACE::2022-05-12.13:13:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-05-12.13:13:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-05-12.13:13:08::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-05-12.13:13:08::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-12.13:13:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-05-12.13:13:08::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-05-12.13:13:08::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-12.13:13:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:13:09::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:13:09::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-12.13:13:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.13:13:09::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.13:13:09::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-05-12.13:13:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.13:13:09::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.13:13:09::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-05-12.13:13:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:13:09::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:13:09::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-12.13:13:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-05-12.13:13:09::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-05-12.13:13:09::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-05-12.13:13:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:13:09::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:13:09::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-05-12.13:13:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-12.13:13:09::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-12.13:13:09::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-05-12.13:13:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-12.13:13:10::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-12.13:13:10::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-05-12.13:13:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:13:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:13:10::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-05-12.13:13:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:13:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:13:10::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-05-12.13:13:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:13:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:13:10::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-12.13:13:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-05-12.13:13:11::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-05-12.13:13:11::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-05-12.13:13:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-12.13:13:11::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-12.13:13:11::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-12.13:13:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-12.13:13:11::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-12.13:13:11::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-12.13:13:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.13:13:11::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.13:13:11::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-05-12.13:13:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-12.13:13:17::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-12.13:13:17::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-05-12.13:13:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.13:13:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.13:13:22::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-12.13:13:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.13:13:24::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.13:13:24::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-05-12.13:13:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.13:13:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.13:13:29::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-05-12.13:13:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-12.13:13:29::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-12.13:13:29::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-05-12.13:13:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-05-12.13:13:35::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-05-12.13:13:35::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-05-12.13:13:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.13:13:51::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.13:13:51::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:13:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-05-12.13:13:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.13:13:55::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.13:13:55::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:14:10::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-05-12.13:14:10::SCWBDomain::make --no-print-directory archive

TRACE::2022-05-12.13:14:10::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2022-05-12.13:14:10::SCWBDomain::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xi
TRACE::2022-05-12.13:14:10::SCWBDomain::l_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7
TRACE::2022-05-12.13:14:10::SCWBDomain::_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o p
TRACE::2022-05-12.13:14:10::SCWBDomain::s7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_uti
TRACE::2022-05-12.13:14:10::SCWBDomain::l.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib
TRACE::2022-05-12.13:14:10::SCWBDomain::/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortex
TRACE::2022-05-12.13:14:10::SCWBDomain::a9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/_open.o ps7_c
TRACE::2022-05-12.13:14:10::SCWBDomain::ortexa9_0/lib/write.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/
TRACE::2022-05-12.13:14:10::SCWBDomain::lib/time.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/l
TRACE::2022-05-12.13:14:10::SCWBDomain::ib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscug
TRACE::2022-05-12.13:14:10::SCWBDomain::ic_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2022-05-12.13:14:10::SCWBDomain::open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/re
TRACE::2022-05-12.13:14:10::SCWBDomain::ad.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_ve
TRACE::2022-05-12.13:14:10::SCWBDomain::ctors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_
TRACE::2022-05-12.13:14:10::SCWBDomain::intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_s
TRACE::2022-05-12.13:14:10::SCWBDomain::init.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selft
TRACE::2022-05-12.13:14:10::SCWBDomain::est.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_co
TRACE::2022-05-12.13:14:10::SCWBDomain::rtexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_
TRACE::2022-05-12.13:14:10::SCWBDomain::0/lib/xil_exception.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa
TRACE::2022-05-12.13:14:10::SCWBDomain::9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_
TRACE::2022-05-12.13:14:10::SCWBDomain::cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_mmu.o 
TRACE::2022-05-12.13:14:10::SCWBDomain::ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-05-12.13:14:11::SCWBDomain::'Finished building libraries'

TRACE::2022-05-12.13:14:11::SCWBDomain::make: Leaving directory 'C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-05-12.13:14:11::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2022-05-12.13:14:11::SCWBDomain::exa9_0/include -I.

TRACE::2022-05-12.13:14:12::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-05-12.13:14:12::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-05-12.13:14:13::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2022-05-12.13:14:13::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-05-12.13:14:16::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-05-12.13:14:16::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-05-12.13:14:19::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2022-05-12.13:14:19::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-05-12.13:14:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-05-12.13:14:21::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-05-12.13:14:23::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-05-12.13:14:23::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-05-12.13:14:23::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-05-12.13:14:23::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-05-12.13:14:24::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-05-12.13:14:24::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-05-12.13:14:25::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2022-05-12.13:14:25::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2022-05-12.13:14:26::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-05-12.13:14:26::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-05-12.13:14:27::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2022-05-12.13:14:27::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-05-12.13:14:28::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-05-12.13:14:28::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-05-12.13:14:28::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-05-12.13:14:28::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                             -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7_cor
TRACE::2022-05-12.13:14:28::SCWBDomain::texa9_0/lib -L./ -Tlscript.ld

LOG::2022-05-12.13:14:37::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-05-12.13:14:37::SCWSystem::Not a boot domain 
LOG::2022-05-12.13:14:41::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-05-12.13:14:41::SCWDomain::Generating domain artifcats
TRACE::2022-05-12.13:14:41::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-12.13:14:41::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/ECE520/Project/UART/UART_design_wrapper/export/UART_design_wrapper/sw/UART_design_wrapper/qemu/
TRACE::2022-05-12.13:14:42::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/ECE520/Project/UART/UART_design_wrapper/export/UART_design_wrapper/sw/UART_design_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-05-12.13:14:42::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-12.13:14:42::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:14:42::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:14:42::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:14:42::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.13:14:42::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:14:42::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.13:14:42::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.13:14:42::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.13:14:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.13:14:42::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.13:14:42::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.13:14:42::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.13:14:42::SCWMssOS::Completed writing the mss file at C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-05-12.13:14:42::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.13:14:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-12.13:14:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-12.13:14:44::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-05-12.13:14:44::SCWMssOS::doing bsp build ... 
TRACE::2022-05-12.13:14:44::SCWMssOS::System Command Ran  C: & cd  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2022-05-12.13:14:44::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-05-12.13:14:44::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-05-12.13:14:44::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2022-05-12.13:14:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-12.13:14:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-05-12.13:14:44::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-05-12.13:14:44::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:14:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-05-12.13:14:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-05-12.13:14:45::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-05-12.13:14:45::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:14:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-12.13:14:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.13:14:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.13:14:45::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:14:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-12.13:14:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:14:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:14:45::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:14:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-05-12.13:14:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.13:14:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.13:14:45::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:14:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-05-12.13:14:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:14:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:14:45::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:14:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-12.13:14:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-05-12.13:14:46::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-05-12.13:14:46::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:14:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-05-12.13:14:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:14:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:14:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:14:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-05-12.13:14:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-12.13:14:46::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-12.13:14:46::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:14:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-05-12.13:14:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-12.13:14:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-12.13:14:46::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:14:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-05-12.13:14:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:14:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:14:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:14:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-12.13:14:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-05-12.13:14:50::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-05-12.13:14:50::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:14:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-05-12.13:14:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-12.13:14:50::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-12.13:14:50::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:14:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-12.13:14:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-12.13:14:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-12.13:14:51::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:14:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-12.13:14:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.13:14:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.13:14:51::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:14:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-05-12.13:14:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-12.13:14:54::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-12.13:14:54::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:14:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-05-12.13:14:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.13:14:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.13:14:58::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:15:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-12.13:15:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.13:15:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.13:15:00::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:15:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-05-12.13:15:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.13:15:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.13:15:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:15:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-05-12.13:15:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-12.13:15:03::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-12.13:15:03::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:15:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-05-12.13:15:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-05-12.13:15:04::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-05-12.13:15:04::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:15:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-05-12.13:15:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.13:15:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.13:15:08::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:15:22::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-05-12.13:15:22::SCWMssOS::make --no-print-directory archive

TRACE::2022-05-12.13:15:22::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2022-05-12.13:15:22::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xi
TRACE::2022-05-12.13:15:22::SCWMssOS::l_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xadcps_int
TRACE::2022-05-12.13:15:22::SCWMssOS::r.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_s
TRACE::2022-05-12.13:15:22::SCWMssOS::init.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/inb
TRACE::2022-05-12.13:15:22::SCWMssOS::yte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps
TRACE::2022-05-12.13:15:22::SCWMssOS::7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_
TRACE::2022-05-12.13:15:22::SCWMssOS::cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xil_mem.o ps
TRACE::2022-05-12.13:15:22::SCWMssOS::7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/l
TRACE::2022-05-12.13:15:22::SCWMssOS::ib/usleep.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa
TRACE::2022-05-12.13:15:22::SCWMssOS::9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/li
TRACE::2022-05-12.13:15:22::SCWMssOS::b/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/o
TRACE::2022-05-12.13:15:22::SCWMssOS::utbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xti
TRACE::2022-05-12.13:15:22::SCWMssOS::me_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib
TRACE::2022-05-12.13:15:22::SCWMssOS::/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpi
TRACE::2022-05-12.13:15:22::SCWMssOS::d.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscuti
TRACE::2022-05-12.13:15:22::SCWMssOS::mer.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xscuwdt_
TRACE::2022-05-12.13:15:22::SCWMssOS::sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9
TRACE::2022-05-12.13:15:22::SCWMssOS::_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps7_c
TRACE::2022-05-12.13:15:22::SCWMssOS::ortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xscuwdt_selftest.o 
TRACE::2022-05-12.13:15:22::SCWMssOS::ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_self
TRACE::2022-05-12.13:15:22::SCWMssOS::test.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_open.o 
TRACE::2022-05-12.13:15:22::SCWMssOS::ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-05-12.13:15:23::SCWMssOS::'Finished building libraries'

TRACE::2022-05-12.13:15:31::SCWMssOS::Copying to export directory.
TRACE::2022-05-12.13:15:44::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-12.13:15:44::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-05-12.13:15:44::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-05-12.13:15:44::SCWSystem::Completed Processing the sysconfig UART_design_wrapper
LOG::2022-05-12.13:15:44::SCWPlatform::Completed generating the artifacts for system configuration UART_design_wrapper
TRACE::2022-05-12.13:15:44::SCWPlatform::Started preparing the platform 
TRACE::2022-05-12.13:15:44::SCWSystem::Writing the bif file for system config UART_design_wrapper
TRACE::2022-05-12.13:15:44::SCWSystem::dir created 
TRACE::2022-05-12.13:15:44::SCWSystem::Writing the bif 
TRACE::2022-05-12.13:15:44::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-12.13:15:44::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-12.13:15:44::SCWPlatform::Completed generating the platform
TRACE::2022-05-12.13:15:44::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.13:15:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-12.13:15:44::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-12.13:15:44::SCWMssOS::Commit changes completed.
TRACE::2022-05-12.13:15:44::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.13:15:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-12.13:15:44::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-12.13:15:44::SCWMssOS::Commit changes completed.
TRACE::2022-05-12.13:15:44::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:15:44::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:15:44::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:15:44::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.13:15:44::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:15:44::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.13:15:44::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.13:15:44::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.13:15:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.13:15:44::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.13:15:44::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.13:15:44::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.13:15:45::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:15:45::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:15:45::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:15:45::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.13:15:45::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:15:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.13:15:45::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.13:15:45::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.13:15:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.13:15:45::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.13:15:45::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.13:15:45::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.13:15:45::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:15:45::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:15:45::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:15:45::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.13:15:45::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:15:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.13:15:45::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.13:15:45::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.13:15:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.13:15:45::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.13:15:45::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.13:15:45::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.13:15:45::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:15:45::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:15:45::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:15:45::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.13:15:45::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:15:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.13:15:45::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.13:15:45::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.13:15:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.13:15:45::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.13:15:45::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.13:15:45::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.13:15:45::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:15:45::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:15:45::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:15:45::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.13:15:45::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:15:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.13:15:45::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.13:15:45::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.13:15:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.13:15:45::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.13:15:45::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.13:15:45::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.13:15:45::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:15:45::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:15:45::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:15:45::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.13:15:45::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:15:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.13:15:45::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.13:15:45::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.13:15:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.13:15:45::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.13:15:45::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.13:15:45::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.13:15:45::SCWWriter::formatted JSON is {
	"platformName":	"UART_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_design_wrapper",
	"systems":	[{
			"systemName":	"UART_design_wrapper",
			"systemDesc":	"UART_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_design_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9cb28116c07b91f7dbff5cb5153a0ea7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"712ab4399be900da193c77d60553d84c",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-12.13:15:45::SCWPlatform::updated the xpfm file.
TRACE::2022-05-12.13:15:46::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:15:46::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:15:46::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:15:46::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.13:15:46::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:15:46::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.13:15:46::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.13:15:46::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.13:15:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.13:15:46::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.13:15:46::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.13:15:46::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.13:55:14::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:14::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:14::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:16::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.13:55:16::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:16::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.13:55:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-12.13:55:28::SCWPlatform::Opened new HwDB with name UART_design_wrapper
TRACE::2022-05-12.13:55:28::SCWReader::Active system found as  UART_design_wrapper
TRACE::2022-05-12.13:55:28::SCWReader::Handling sysconfig UART_design_wrapper
TRACE::2022-05-12.13:55:28::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-12.13:55:29::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-05-12.13:55:29::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-05-12.13:55:29::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.13:55:29::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.13:55:29::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.13:55:29::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.13:55:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.13:55:29::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.13:55:29::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.13:55:29::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.13:55:29::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.13:55:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.13:55:29::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.13:55:29::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.13:55:29::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.13:55:29::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.13:55:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.13:55:29::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-05-12.13:55:29::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.13:55:29::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.13:55:29::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.13:55:29::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.13:55:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.13:55:29::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.13:55:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-12.13:55:29::SCWMssOS::No sw design opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.13:55:29::SCWMssOS::mss exists loading the mss file  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.13:55:29::SCWMssOS::Opened the sw design from mss  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.13:55:29::SCWMssOS::Adding the swdes entry C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-05-12.13:55:29::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-12.13:55:29::SCWMssOS::Opened the sw design.  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.13:55:29::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.13:55:29::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.13:55:29::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.13:55:29::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.13:55:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.13:55:29::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.13:55:29::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.13:55:29::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.13:55:29::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-05-12.13:55:29::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.13:55:29::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.13:55:29::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.13:55:29::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.13:55:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.13:55:29::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.13:55:29::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.13:55:29::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.13:55:29::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-05-12.13:55:29::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.13:55:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-12.13:55:29::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-12.13:55:29::SCWMssOS::Commit changes completed.
TRACE::2022-05-12.13:55:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-05-12.13:55:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-05-12.13:55:29::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.13:55:29::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.13:55:29::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.13:55:29::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.13:55:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.13:55:29::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.13:55:29::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.13:55:29::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.13:55:29::SCWReader::No isolation master present  
TRACE::2022-05-12.13:55:29::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-12.13:55:29::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-05-12.13:55:29::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-05-12.13:55:29::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.13:55:29::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.13:55:29::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.13:55:29::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.13:55:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.13:55:29::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.13:55:29::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.13:55:29::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.13:55:29::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.13:55:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.13:55:29::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.13:55:29::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.13:55:29::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.13:55:29::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.13:55:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.13:55:29::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.13:55:29::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.13:55:29::SCWMssOS::No sw design opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.13:55:29::SCWMssOS::mss exists loading the mss file  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.13:55:29::SCWMssOS::Opened the sw design from mss  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.13:55:29::SCWMssOS::Adding the swdes entry C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-05-12.13:55:29::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-12.13:55:29::SCWMssOS::Opened the sw design.  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.13:55:29::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.13:55:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-12.13:55:29::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-12.13:55:29::SCWMssOS::Commit changes completed.
TRACE::2022-05-12.13:55:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-05-12.13:55:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-05-12.13:55:29::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.13:55:29::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.13:55:29::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.13:55:29::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.13:55:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.13:55:29::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.13:55:29::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.13:55:29::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.13:55:29::SCWReader::No isolation master present  
LOG::2022-05-12.13:55:29::SCWPlatform::Started generating the artifacts platform UART_design_wrapper
TRACE::2022-05-12.13:55:29::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-12.13:55:31::SCWPlatform::Started generating the artifacts for system configuration UART_design_wrapper
LOG::2022-05-12.13:55:31::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-05-12.13:55:31::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-05-12.13:55:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-05-12.13:55:31::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-05-12.13:55:31::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:31::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:31::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:31::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.13:55:31::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:55:31::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.13:55:31::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.13:55:31::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.13:55:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.13:55:31::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.13:55:31::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.13:55:31::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.13:55:31::SCWBDomain::Completed writing the mss file at C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-05-12.13:55:31::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-12.13:55:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-05-12.13:55:31::SCWBDomain::System Command Ran  C:&  cd  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-05-12.13:55:33::SCWBDomain::make: Entering directory 'C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-05-12.13:55:33::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-05-12.13:55:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-12.13:55:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-05-12.13:55:33::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-05-12.13:55:33::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-05-12.13:55:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-05-12.13:55:34::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-05-12.13:55:34::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-12.13:55:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.13:55:34::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.13:55:34::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-12.13:55:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:55:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:55:35::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-05-12.13:55:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.13:55:35::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.13:55:35::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-05-12.13:55:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:55:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:55:36::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-12.13:55:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-05-12.13:55:37::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-05-12.13:55:37::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-05-12.13:55:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:55:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:55:37::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-05-12.13:55:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-12.13:55:38::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-12.13:55:38::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-05-12.13:55:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-12.13:55:41::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-12.13:55:41::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-05-12.13:55:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:55:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:55:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-05-12.13:55:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:55:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:55:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-05-12.13:55:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:55:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:55:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-05-12.13:55:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.13:55:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.13:55:43::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:43::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-05-12.13:55:43::SCWBDomain::make -j 2 --no-print-directory par_libs

TRACE::2022-05-12.13:55:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-12.13:55:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-05-12.13:55:44::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-05-12.13:55:44::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-05-12.13:55:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-05-12.13:55:44::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-05-12.13:55:44::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-12.13:55:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.13:55:44::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.13:55:44::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-12.13:55:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:55:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:55:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-05-12.13:55:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.13:55:44::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.13:55:44::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-05-12.13:55:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:55:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:55:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-12.13:55:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-05-12.13:55:45::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-05-12.13:55:45::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-05-12.13:55:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:55:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:55:45::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-05-12.13:55:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-12.13:55:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-12.13:55:45::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-05-12.13:55:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-12.13:55:45::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-12.13:55:45::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-05-12.13:55:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:55:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:55:45::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-05-12.13:55:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:55:46::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:55:46::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-05-12.13:55:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:55:46::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:55:46::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-12.13:55:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-05-12.13:55:46::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-05-12.13:55:46::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-05-12.13:55:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-12.13:55:46::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-12.13:55:46::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-12.13:55:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-12.13:55:46::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-12.13:55:46::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-12.13:55:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.13:55:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.13:55:46::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-05-12.13:55:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-12.13:55:47::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-12.13:55:47::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-05-12.13:55:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.13:55:47::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.13:55:47::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-12.13:55:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.13:55:47::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.13:55:47::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-05-12.13:55:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.13:55:47::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.13:55:47::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-05-12.13:55:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-12.13:55:47::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-12.13:55:47::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-05-12.13:55:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-05-12.13:55:48::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-05-12.13:55:48::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-05-12.13:55:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.13:55:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.13:55:48::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-05-12.13:55:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.13:55:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.13:55:48::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:55:49::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-05-12.13:55:49::SCWBDomain::make --no-print-directory archive

TRACE::2022-05-12.13:55:49::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2022-05-12.13:55:49::SCWBDomain::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xi
TRACE::2022-05-12.13:55:49::SCWBDomain::l_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7
TRACE::2022-05-12.13:55:49::SCWBDomain::_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o p
TRACE::2022-05-12.13:55:49::SCWBDomain::s7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_uti
TRACE::2022-05-12.13:55:49::SCWBDomain::l.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib
TRACE::2022-05-12.13:55:49::SCWBDomain::/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortex
TRACE::2022-05-12.13:55:49::SCWBDomain::a9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/_open.o ps7_c
TRACE::2022-05-12.13:55:49::SCWBDomain::ortexa9_0/lib/write.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/
TRACE::2022-05-12.13:55:49::SCWBDomain::lib/time.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/l
TRACE::2022-05-12.13:55:49::SCWBDomain::ib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscug
TRACE::2022-05-12.13:55:49::SCWBDomain::ic_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2022-05-12.13:55:49::SCWBDomain::open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/re
TRACE::2022-05-12.13:55:49::SCWBDomain::ad.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_ve
TRACE::2022-05-12.13:55:49::SCWBDomain::ctors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_
TRACE::2022-05-12.13:55:49::SCWBDomain::intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_s
TRACE::2022-05-12.13:55:49::SCWBDomain::init.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selft
TRACE::2022-05-12.13:55:49::SCWBDomain::est.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_co
TRACE::2022-05-12.13:55:49::SCWBDomain::rtexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_
TRACE::2022-05-12.13:55:49::SCWBDomain::0/lib/xil_exception.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa
TRACE::2022-05-12.13:55:49::SCWBDomain::9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_
TRACE::2022-05-12.13:55:49::SCWBDomain::cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_mmu.o 
TRACE::2022-05-12.13:55:49::SCWBDomain::ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-05-12.13:55:54::SCWBDomain::'Finished building libraries'

TRACE::2022-05-12.13:55:54::SCWBDomain::make: Leaving directory 'C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-05-12.13:55:54::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-05-12.13:55:54::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-05-12.13:55:54::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-05-12.13:55:54::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                             -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7_cor
TRACE::2022-05-12.13:55:54::SCWBDomain::texa9_0/lib -L./ -Tlscript.ld

LOG::2022-05-12.13:56:02::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-05-12.13:56:02::SCWSystem::Not a boot domain 
LOG::2022-05-12.13:56:02::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-05-12.13:56:02::SCWDomain::Generating domain artifcats
TRACE::2022-05-12.13:56:02::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-12.13:56:02::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/ECE520/Project/UART/UART_design_wrapper/export/UART_design_wrapper/sw/UART_design_wrapper/qemu/
TRACE::2022-05-12.13:56:02::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/ECE520/Project/UART/UART_design_wrapper/export/UART_design_wrapper/sw/UART_design_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-05-12.13:56:02::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-12.13:56:02::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:56:02::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:56:02::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:56:02::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.13:56:02::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:56:02::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.13:56:02::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.13:56:02::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.13:56:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.13:56:02::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.13:56:02::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.13:56:02::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.13:56:02::SCWMssOS::Completed writing the mss file at C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-05-12.13:56:02::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.13:56:02::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-12.13:56:02::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-12.13:56:02::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-05-12.13:56:02::SCWMssOS::doing bsp build ... 
TRACE::2022-05-12.13:56:02::SCWMssOS::System Command Ran  C: & cd  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2022-05-12.13:56:03::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-05-12.13:56:03::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-05-12.13:56:03::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2022-05-12.13:56:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-12.13:56:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-05-12.13:56:03::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-05-12.13:56:03::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:56:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-05-12.13:56:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-05-12.13:56:03::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-05-12.13:56:03::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:56:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-12.13:56:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.13:56:04::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.13:56:04::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:56:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-12.13:56:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:56:04::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:56:04::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:56:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-05-12.13:56:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.13:56:04::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.13:56:04::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:56:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-05-12.13:56:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:56:04::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:56:04::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:56:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-12.13:56:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-05-12.13:56:05::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-05-12.13:56:05::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:56:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-05-12.13:56:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:56:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:56:05::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:56:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-05-12.13:56:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-12.13:56:05::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-12.13:56:05::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:56:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-05-12.13:56:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-12.13:56:05::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-12.13:56:05::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:56:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-05-12.13:56:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.13:56:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.13:56:06::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:56:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-12.13:56:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-05-12.13:56:06::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-05-12.13:56:06::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:56:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-05-12.13:56:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-12.13:56:06::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-12.13:56:06::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:56:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-12.13:56:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-12.13:56:07::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-12.13:56:07::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:56:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-12.13:56:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.13:56:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.13:56:07::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:56:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-05-12.13:56:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-12.13:56:07::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-12.13:56:07::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:56:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-05-12.13:56:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.13:56:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.13:56:07::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:56:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-12.13:56:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.13:56:07::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.13:56:07::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:56:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-05-12.13:56:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.13:56:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.13:56:07::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:56:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-05-12.13:56:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-12.13:56:07::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-12.13:56:07::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:56:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-05-12.13:56:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-05-12.13:56:07::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-05-12.13:56:07::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:56:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-05-12.13:56:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.13:56:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.13:56:07::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.13:56:08::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-05-12.13:56:08::SCWMssOS::make --no-print-directory archive

TRACE::2022-05-12.13:56:08::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2022-05-12.13:56:08::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xi
TRACE::2022-05-12.13:56:08::SCWMssOS::l_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xadcps_int
TRACE::2022-05-12.13:56:08::SCWMssOS::r.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_s
TRACE::2022-05-12.13:56:08::SCWMssOS::init.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/inb
TRACE::2022-05-12.13:56:08::SCWMssOS::yte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps
TRACE::2022-05-12.13:56:08::SCWMssOS::7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_
TRACE::2022-05-12.13:56:08::SCWMssOS::cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xil_mem.o ps
TRACE::2022-05-12.13:56:08::SCWMssOS::7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/l
TRACE::2022-05-12.13:56:08::SCWMssOS::ib/usleep.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa
TRACE::2022-05-12.13:56:08::SCWMssOS::9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/li
TRACE::2022-05-12.13:56:08::SCWMssOS::b/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/o
TRACE::2022-05-12.13:56:08::SCWMssOS::utbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xti
TRACE::2022-05-12.13:56:08::SCWMssOS::me_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib
TRACE::2022-05-12.13:56:08::SCWMssOS::/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpi
TRACE::2022-05-12.13:56:08::SCWMssOS::d.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscuti
TRACE::2022-05-12.13:56:08::SCWMssOS::mer.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/
TRACE::2022-05-12.13:56:08::SCWMssOS::sbrk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xuartps_options.o ps
TRACE::2022-05-12.13:56:08::SCWMssOS::7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/_sbrk.o ps7_c
TRACE::2022-05-12.13:56:08::SCWMssOS::ortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xscuwdt_selftest.o 
TRACE::2022-05-12.13:56:08::SCWMssOS::ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_self
TRACE::2022-05-12.13:56:08::SCWMssOS::test.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_open.o 
TRACE::2022-05-12.13:56:08::SCWMssOS::ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-05-12.13:56:12::SCWMssOS::'Finished building libraries'

TRACE::2022-05-12.13:56:26::SCWMssOS::Copying to export directory.
TRACE::2022-05-12.13:56:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-12.13:56:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-05-12.13:56:36::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-05-12.13:56:36::SCWSystem::Completed Processing the sysconfig UART_design_wrapper
LOG::2022-05-12.13:56:36::SCWPlatform::Completed generating the artifacts for system configuration UART_design_wrapper
TRACE::2022-05-12.13:56:36::SCWPlatform::Started preparing the platform 
TRACE::2022-05-12.13:56:36::SCWSystem::Writing the bif file for system config UART_design_wrapper
TRACE::2022-05-12.13:56:36::SCWSystem::dir created 
TRACE::2022-05-12.13:56:36::SCWSystem::Writing the bif 
TRACE::2022-05-12.13:56:36::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-12.13:56:36::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-12.13:56:36::SCWPlatform::Completed generating the platform
TRACE::2022-05-12.13:56:36::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.13:56:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-12.13:56:36::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-12.13:56:36::SCWMssOS::Commit changes completed.
TRACE::2022-05-12.13:56:36::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.13:56:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-12.13:56:36::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-12.13:56:36::SCWMssOS::Commit changes completed.
TRACE::2022-05-12.13:56:36::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:56:36::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:56:36::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:56:36::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.13:56:36::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:56:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.13:56:36::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.13:56:36::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.13:56:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.13:56:36::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.13:56:36::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.13:56:36::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.13:56:36::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:56:36::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:56:36::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:56:36::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.13:56:36::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:56:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.13:56:36::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.13:56:36::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.13:56:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.13:56:36::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.13:56:36::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.13:56:36::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.13:56:36::SCWWriter::formatted JSON is {
	"platformName":	"UART_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_design_wrapper",
	"systems":	[{
			"systemName":	"UART_design_wrapper",
			"systemDesc":	"UART_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_design_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9cb28116c07b91f7dbff5cb5153a0ea7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"712ab4399be900da193c77d60553d84c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-12.13:56:36::SCWPlatform::updated the xpfm file.
TRACE::2022-05-12.13:56:37::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:56:37::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:56:37::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:56:37::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.13:56:37::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.13:56:37::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.13:56:37::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.13:56:37::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.13:56:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.13:56:37::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.13:56:37::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.13:56:37::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:56:58::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:56:58::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:56:58::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:56:58::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:56:59::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:56:59::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:56:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-12.14:57:02::SCWPlatform::Opened new HwDB with name UART_design_wrapper_0
TRACE::2022-05-12.14:57:02::SCWWriter::formatted JSON is {
	"platformName":	"UART_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-05-12.14:57:02::SCWWriter::formatted JSON is {
	"platformName":	"UART_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_design_wrapper",
	"systems":	[{
			"systemName":	"UART_design_wrapper",
			"systemDesc":	"UART_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_design_wrapper"
		}]
}
TRACE::2022-05-12.14:57:02::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-05-12.14:57:02::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-12.14:57:02::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-05-12.14:57:02::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-05-12.14:57:02::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:02::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:02::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:02::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:57:02::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:02::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:57:02::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:57:02::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:57:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:57:02::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:02::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:02::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:02::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:57:02::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:02::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:57:02::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:57:02::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:57:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:57:02::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:02::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:02::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:02::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:57:02::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:02::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:57:02::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:57:02::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:57:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:57:02::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2022-05-12.14:57:02::SCWPlatform::Generating the sources  .
TRACE::2022-05-12.14:57:02::SCWBDomain::Generating boot domain sources.
TRACE::2022-05-12.14:57:02::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2022-05-12.14:57:02::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:02::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:02::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:02::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:57:02::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:02::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:57:02::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:57:02::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:57:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:57:02::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:57:02::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-12.14:57:02::SCWMssOS::No sw design opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:57:02::SCWMssOS::mss exists loading the mss file  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:57:02::SCWMssOS::Opened the sw design from mss  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:57:02::SCWMssOS::Adding the swdes entry C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-05-12.14:57:02::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-12.14:57:03::SCWMssOS::Opened the sw design.  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:57:03::SCWBDomain::Completed writing the mss file at C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-05-12.14:57:58::SCWPlatform::Generating sources Done.
TRACE::2022-05-12.14:57:58::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:58::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:58::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:58::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:57:58::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:58::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:57:58::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:57:58::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:57:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:57:58::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:57:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-12.14:57:58::SCWMssOS::No sw design opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:57:58::SCWMssOS::mss exists loading the mss file  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:57:58::SCWMssOS::Opened the sw design from mss  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:57:58::SCWMssOS::Adding the swdes entry C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-05-12.14:57:58::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-12.14:57:58::SCWMssOS::Opened the sw design.  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:57:58::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:57:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-12.14:57:58::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-12.14:57:58::SCWMssOS::Commit changes completed.
TRACE::2022-05-12.14:57:58::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:58::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:58::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:58::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:57:58::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:58::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:57:58::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:57:58::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:57:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:57:58::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:57:58::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:57:58::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:57:58::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:58::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:58::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:58::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:57:58::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:58::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:57:58::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:57:58::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:57:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:57:58::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:57:58::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:57:58::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:57:58::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:58::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:58::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:58::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:57:58::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:58::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:57:58::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:57:58::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:57:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:57:58::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:57:58::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:57:58::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:57:58::SCWWriter::formatted JSON is {
	"platformName":	"UART_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_design_wrapper",
	"systems":	[{
			"systemName":	"UART_design_wrapper",
			"systemDesc":	"UART_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_design_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9cb28116c07b91f7dbff5cb5153a0ea7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-12.14:57:58::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:57:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-12.14:57:58::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-12.14:57:58::SCWMssOS::Commit changes completed.
TRACE::2022-05-12.14:57:58::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:58::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:58::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:58::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:57:58::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:58::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:57:58::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:57:58::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:57:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:57:58::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:57:58::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:57:58::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:57:58::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:58::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:58::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:58::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:57:58::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:58::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:57:58::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:57:58::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:57:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:57:58::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:57:58::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:57:58::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:57:58::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:58::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:58::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:58::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:57:58::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:57:58::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:57:58::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:57:58::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:57:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:57:58::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:57:58::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:57:58::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:57:58::SCWWriter::formatted JSON is {
	"platformName":	"UART_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_design_wrapper",
	"systems":	[{
			"systemName":	"UART_design_wrapper",
			"systemDesc":	"UART_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_design_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9cb28116c07b91f7dbff5cb5153a0ea7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-12.14:58:01::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:01::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:01::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:01::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:01::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:01::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:01::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:02::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-12.14:58:02::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-05-12.14:58:02::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-05-12.14:58:02::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:02::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:02::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:02::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:02::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:02::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:02::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:02::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:02::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:02::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:02::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:02::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:02::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:02::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:02::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:02::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:02::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:02::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:02::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:02::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:02::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:02::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:02::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:02::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:02::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:02::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:02::SCWMssOS::No sw design opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:02::SCWMssOS::mss exists loading the mss file  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:02::SCWMssOS::Opened the sw design from mss  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:02::SCWMssOS::Adding the swdes entry C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-05-12.14:58:02::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-12.14:58:02::SCWMssOS::Opened the sw design.  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:02::SCWMssOS::Completed writing the mss file at C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-05-12.14:58:08::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2022-05-12.14:58:14::SCWMssOS::Removing file C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp\system_0.mss
TRACE::2022-05-12.14:58:14::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-12.14:58:14::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-12.14:58:14::SCWMssOS::Commit changes completed.
TRACE::2022-05-12.14:58:14::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-05-12.14:58:14::SCWMssOS::Writing the mss file completed C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:14::SCWMssOS::Commit changes completed.
TRACE::2022-05-12.14:58:14::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:14::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:14::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:14::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:14::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:14::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:14::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:14::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:14::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:14::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:14::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:14::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:14::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:14::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:14::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:14::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:14::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:14::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:14::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:14::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:14::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:14::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:14::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:14::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:14::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:14::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:14::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:14::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:14::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:14::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:14::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:14::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:14::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:14::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:14::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:14::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:14::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:14::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:14::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:14::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:14::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:14::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:14::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:14::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:14::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:14::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:14::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:14::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:14::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:14::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:14::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:14::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:14::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:14::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:14::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:14::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:14::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:14::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:14::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:14::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:14::SCWWriter::formatted JSON is {
	"platformName":	"UART_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_design_wrapper",
	"systems":	[{
			"systemName":	"UART_design_wrapper",
			"systemDesc":	"UART_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_design_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9cb28116c07b91f7dbff5cb5153a0ea7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"712ab4399be900da193c77d60553d84c",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-05-12.14:58:14::SCWPlatform::Started generating the artifacts platform UART_design_wrapper
TRACE::2022-05-12.14:58:14::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-12.14:58:14::SCWPlatform::Started generating the artifacts for system configuration UART_design_wrapper
LOG::2022-05-12.14:58:14::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-05-12.14:58:14::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-05-12.14:58:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-05-12.14:58:14::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-05-12.14:58:14::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-05-12.14:58:14::SCWSystem::Not a boot domain 
LOG::2022-05-12.14:58:14::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-05-12.14:58:14::SCWDomain::Generating domain artifcats
TRACE::2022-05-12.14:58:14::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-12.14:58:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/ECE520/Project/UART/UART_design_wrapper/export/UART_design_wrapper/sw/UART_design_wrapper/qemu/
TRACE::2022-05-12.14:58:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/ECE520/Project/UART/UART_design_wrapper/export/UART_design_wrapper/sw/UART_design_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-05-12.14:58:14::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-12.14:58:14::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:14::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:14::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:14::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:14::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:14::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:14::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:14::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:14::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:14::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:14::SCWMssOS::Completed writing the mss file at C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-05-12.14:58:14::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-12.14:58:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-12.14:58:14::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2022-05-12.14:58:14::SCWMssOS::skipping the bsp build ... 
TRACE::2022-05-12.14:58:14::SCWMssOS::Copying to export directory.
TRACE::2022-05-12.14:58:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-12.14:58:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-05-12.14:58:14::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-05-12.14:58:14::SCWSystem::Completed Processing the sysconfig UART_design_wrapper
LOG::2022-05-12.14:58:14::SCWPlatform::Completed generating the artifacts for system configuration UART_design_wrapper
TRACE::2022-05-12.14:58:14::SCWPlatform::Started preparing the platform 
TRACE::2022-05-12.14:58:15::SCWSystem::Writing the bif file for system config UART_design_wrapper
TRACE::2022-05-12.14:58:15::SCWSystem::dir created 
TRACE::2022-05-12.14:58:15::SCWSystem::Writing the bif 
TRACE::2022-05-12.14:58:15::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-12.14:58:15::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-12.14:58:15::SCWPlatform::Completed generating the platform
TRACE::2022-05-12.14:58:15::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-12.14:58:15::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-12.14:58:15::SCWMssOS::Commit changes completed.
TRACE::2022-05-12.14:58:15::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-12.14:58:15::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-12.14:58:15::SCWMssOS::Commit changes completed.
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:15::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:15::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:15::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:15::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:15::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:15::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:15::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:15::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:15::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:15::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:15::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:15::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:15::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:15::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:15::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:15::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:15::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:15::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWWriter::formatted JSON is {
	"platformName":	"UART_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_design_wrapper",
	"systems":	[{
			"systemName":	"UART_design_wrapper",
			"systemDesc":	"UART_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_design_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9cb28116c07b91f7dbff5cb5153a0ea7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"712ab4399be900da193c77d60553d84c",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-12.14:58:15::SCWPlatform::updated the xpfm file.
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:15::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:15::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:15::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-12.14:58:15::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-12.14:58:15::SCWMssOS::Commit changes completed.
TRACE::2022-05-12.14:58:15::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-12.14:58:15::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-12.14:58:15::SCWMssOS::Commit changes completed.
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:15::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:15::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:15::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:15::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:15::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:15::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:15::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:15::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:15::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:15::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:15::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:15::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:15::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:15::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:15::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:15::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:15::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:15::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWWriter::formatted JSON is {
	"platformName":	"UART_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_design_wrapper",
	"systems":	[{
			"systemName":	"UART_design_wrapper",
			"systemDesc":	"UART_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_design_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9cb28116c07b91f7dbff5cb5153a0ea7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"712ab4399be900da193c77d60553d84c",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:15::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:15::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:15::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:15::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:15::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:15::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-12.14:58:15::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-12.14:58:15::SCWMssOS::Commit changes completed.
TRACE::2022-05-12.14:58:15::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-12.14:58:15::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-12.14:58:15::SCWMssOS::Commit changes completed.
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:15::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:15::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:15::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:15::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:15::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:15::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:15::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:15::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:15::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:15::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:15::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:15::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:15::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:15::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:15::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:15::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:15::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:15::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWWriter::formatted JSON is {
	"platformName":	"UART_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_design_wrapper",
	"systems":	[{
			"systemName":	"UART_design_wrapper",
			"systemDesc":	"UART_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_design_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9cb28116c07b91f7dbff5cb5153a0ea7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"712ab4399be900da193c77d60553d84c",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-05-12.14:58:15::SCWPlatform::Started generating the artifacts platform UART_design_wrapper
TRACE::2022-05-12.14:58:15::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-12.14:58:15::SCWPlatform::Started generating the artifacts for system configuration UART_design_wrapper
LOG::2022-05-12.14:58:15::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-05-12.14:58:15::SCWDomain::Generating domain artifcats
TRACE::2022-05-12.14:58:15::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-12.14:58:15::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/ECE520/Project/UART/UART_design_wrapper/export/UART_design_wrapper/sw/UART_design_wrapper/qemu/
TRACE::2022-05-12.14:58:15::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/ECE520/Project/UART/UART_design_wrapper/export/UART_design_wrapper/sw/UART_design_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-05-12.14:58:15::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:15::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:15::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:15::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::Completed writing the mss file at C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-05-12.14:58:15::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-12.14:58:15::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-12.14:58:15::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-05-12.14:58:15::SCWMssOS::skipping the bsp build ... 
TRACE::2022-05-12.14:58:15::SCWMssOS::Copying to export directory.
TRACE::2022-05-12.14:58:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-12.14:58:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-05-12.14:58:15::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-05-12.14:58:15::SCWSystem::Completed Processing the sysconfig UART_design_wrapper
LOG::2022-05-12.14:58:15::SCWPlatform::Completed generating the artifacts for system configuration UART_design_wrapper
TRACE::2022-05-12.14:58:15::SCWPlatform::Started preparing the platform 
TRACE::2022-05-12.14:58:15::SCWSystem::Writing the bif file for system config UART_design_wrapper
TRACE::2022-05-12.14:58:15::SCWSystem::dir created 
TRACE::2022-05-12.14:58:15::SCWSystem::Writing the bif 
TRACE::2022-05-12.14:58:15::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-12.14:58:15::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-12.14:58:15::SCWPlatform::Completed generating the platform
TRACE::2022-05-12.14:58:15::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-12.14:58:15::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-12.14:58:15::SCWMssOS::Commit changes completed.
TRACE::2022-05-12.14:58:15::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-12.14:58:15::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-12.14:58:15::SCWMssOS::Commit changes completed.
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:15::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:15::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:15::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:15::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:15::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:16::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:16::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:16::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:16::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:16::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:16::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:16::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:16::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:16::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:16::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:16::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:16::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:16::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:16::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:16::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:16::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:16::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:16::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.14:58:16::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:16::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:16::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:16::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:16::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:16::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:16::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:16::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:16::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:16::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:16::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:16::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:16::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:16::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:16::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:16::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:16::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:16::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:16::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:16::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:16::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:16::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:16::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:16::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:16::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:16::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.14:58:16::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.14:58:16::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.14:58:16::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.14:58:16::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.14:58:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.14:58:16::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:16::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.14:58:16::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.14:58:16::SCWWriter::formatted JSON is {
	"platformName":	"UART_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_design_wrapper",
	"systems":	[{
			"systemName":	"UART_design_wrapper",
			"systemDesc":	"UART_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_design_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9cb28116c07b91f7dbff5cb5153a0ea7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"712ab4399be900da193c77d60553d84c",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-12.14:58:16::SCWPlatform::updated the xpfm file.
LOG::2022-05-12.15:05:59::SCWPlatform::Started generating the artifacts platform UART_design_wrapper
TRACE::2022-05-12.15:05:59::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-12.15:05:59::SCWPlatform::Started generating the artifacts for system configuration UART_design_wrapper
LOG::2022-05-12.15:05:59::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-05-12.15:05:59::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-05-12.15:05:59::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-05-12.15:05:59::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-05-12.15:05:59::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:05:59::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:05:59::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:05:59::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.15:05:59::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:05:59::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.15:05:59::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.15:05:59::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.15:05:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.15:05:59::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.15:05:59::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.15:05:59::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.15:05:59::SCWBDomain::Completed writing the mss file at C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-05-12.15:05:59::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-12.15:05:59::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-05-12.15:05:59::SCWBDomain::System Command Ran  C:&  cd  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-05-12.15:06:00::SCWBDomain::make: Entering directory 'C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-05-12.15:06:00::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-05-12.15:06:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-12.15:06:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-05-12.15:06:01::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-05-12.15:06:01::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-05-12.15:06:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-05-12.15:06:02::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-05-12.15:06:02::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-12.15:06:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.15:06:02::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.15:06:02::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-12.15:06:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.15:06:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.15:06:02::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-05-12.15:06:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.15:06:02::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.15:06:02::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-05-12.15:06:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.15:06:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.15:06:03::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-12.15:06:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-05-12.15:06:03::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-05-12.15:06:03::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-05-12.15:06:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.15:06:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.15:06:03::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-05-12.15:06:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-12.15:06:03::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-12.15:06:03::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-05-12.15:06:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-12.15:06:05::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-12.15:06:05::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-05-12.15:06:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.15:06:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.15:06:05::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-05-12.15:06:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.15:06:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.15:06:05::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-05-12.15:06:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.15:06:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.15:06:05::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-05-12.15:06:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.15:06:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.15:06:06::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:06::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-05-12.15:06:06::SCWBDomain::make -j 2 --no-print-directory par_libs

TRACE::2022-05-12.15:06:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-12.15:06:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-05-12.15:06:06::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-05-12.15:06:06::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-05-12.15:06:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-05-12.15:06:06::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-05-12.15:06:06::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-12.15:06:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.15:06:06::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.15:06:06::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-12.15:06:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.15:06:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.15:06:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-05-12.15:06:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.15:06:06::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.15:06:06::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-05-12.15:06:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.15:06:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.15:06:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-12.15:06:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-05-12.15:06:06::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-05-12.15:06:06::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-05-12.15:06:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.15:06:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.15:06:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-05-12.15:06:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-12.15:06:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-12.15:06:06::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-05-12.15:06:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-12.15:06:06::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-12.15:06:06::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-05-12.15:06:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.15:06:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.15:06:07::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-05-12.15:06:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.15:06:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.15:06:07::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-05-12.15:06:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.15:06:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.15:06:07::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-12.15:06:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-05-12.15:06:07::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-05-12.15:06:07::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-05-12.15:06:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-12.15:06:07::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-12.15:06:07::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-12.15:06:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-12.15:06:07::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-12.15:06:07::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-12.15:06:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.15:06:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.15:06:07::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-05-12.15:06:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-12.15:06:11::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-12.15:06:11::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-05-12.15:06:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.15:06:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.15:06:14::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-12.15:06:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.15:06:17::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.15:06:17::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-05-12.15:06:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.15:06:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.15:06:22::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-05-12.15:06:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-12.15:06:22::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-12.15:06:22::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-05-12.15:06:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-05-12.15:06:24::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-05-12.15:06:24::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-05-12.15:06:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.15:06:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.15:06:29::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-05-12.15:06:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.15:06:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.15:06:32::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:43::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-05-12.15:06:43::SCWBDomain::make --no-print-directory archive

TRACE::2022-05-12.15:06:44::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2022-05-12.15:06:44::SCWBDomain::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xi
TRACE::2022-05-12.15:06:44::SCWBDomain::l_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7
TRACE::2022-05-12.15:06:44::SCWBDomain::_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o p
TRACE::2022-05-12.15:06:44::SCWBDomain::s7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_uti
TRACE::2022-05-12.15:06:44::SCWBDomain::l.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib
TRACE::2022-05-12.15:06:44::SCWBDomain::/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortex
TRACE::2022-05-12.15:06:44::SCWBDomain::a9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/_open.o ps7_c
TRACE::2022-05-12.15:06:44::SCWBDomain::ortexa9_0/lib/write.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/
TRACE::2022-05-12.15:06:44::SCWBDomain::lib/time.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/l
TRACE::2022-05-12.15:06:44::SCWBDomain::ib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscug
TRACE::2022-05-12.15:06:44::SCWBDomain::ic_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2022-05-12.15:06:44::SCWBDomain::open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/re
TRACE::2022-05-12.15:06:44::SCWBDomain::ad.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_ve
TRACE::2022-05-12.15:06:44::SCWBDomain::ctors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_
TRACE::2022-05-12.15:06:44::SCWBDomain::intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_s
TRACE::2022-05-12.15:06:44::SCWBDomain::init.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selft
TRACE::2022-05-12.15:06:44::SCWBDomain::est.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_co
TRACE::2022-05-12.15:06:44::SCWBDomain::rtexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_
TRACE::2022-05-12.15:06:44::SCWBDomain::0/lib/xil_exception.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa
TRACE::2022-05-12.15:06:44::SCWBDomain::9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_
TRACE::2022-05-12.15:06:44::SCWBDomain::cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_mmu.o 
TRACE::2022-05-12.15:06:44::SCWBDomain::ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-05-12.15:06:44::SCWBDomain::'Finished building libraries'

TRACE::2022-05-12.15:06:44::SCWBDomain::make: Leaving directory 'C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-05-12.15:06:44::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2022-05-12.15:06:44::SCWBDomain::exa9_0/include -I.

TRACE::2022-05-12.15:06:45::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-05-12.15:06:45::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-05-12.15:06:45::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2022-05-12.15:06:45::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-05-12.15:06:47::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-05-12.15:06:47::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-05-12.15:06:47::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2022-05-12.15:06:47::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-05-12.15:06:47::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-05-12.15:06:47::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-05-12.15:06:49::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-05-12.15:06:49::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-05-12.15:06:49::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-05-12.15:06:49::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-05-12.15:06:49::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2022-05-12.15:06:49::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2022-05-12.15:06:50::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-05-12.15:06:50::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-05-12.15:06:50::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-05-12.15:06:50::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-05-12.15:06:50::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-05-12.15:06:50::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                             -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7_cor
TRACE::2022-05-12.15:06:50::SCWBDomain::texa9_0/lib -L./ -Tlscript.ld

LOG::2022-05-12.15:06:56::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-05-12.15:06:56::SCWSystem::Not a boot domain 
LOG::2022-05-12.15:06:56::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-05-12.15:06:56::SCWDomain::Generating domain artifcats
TRACE::2022-05-12.15:06:56::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-12.15:06:56::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/ECE520/Project/UART/UART_design_wrapper/export/UART_design_wrapper/sw/UART_design_wrapper/qemu/
TRACE::2022-05-12.15:06:57::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/ECE520/Project/UART/UART_design_wrapper/export/UART_design_wrapper/sw/UART_design_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-05-12.15:06:57::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-12.15:06:57::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:06:57::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:06:57::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:06:57::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.15:06:57::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:06:57::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.15:06:57::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.15:06:57::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.15:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.15:06:57::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.15:06:57::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.15:06:57::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.15:06:57::SCWMssOS::Completed writing the mss file at C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-05-12.15:06:57::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.15:06:57::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-12.15:06:57::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-12.15:06:57::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-05-12.15:06:57::SCWMssOS::doing bsp build ... 
TRACE::2022-05-12.15:06:57::SCWMssOS::System Command Ran  C: & cd  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2022-05-12.15:06:57::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-05-12.15:06:57::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-05-12.15:06:57::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2022-05-12.15:06:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-12.15:06:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-05-12.15:06:57::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-05-12.15:06:57::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-05-12.15:06:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-05-12.15:06:57::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-05-12.15:06:57::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-12.15:06:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.15:06:57::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.15:06:57::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-12.15:06:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.15:06:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.15:06:57::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-05-12.15:06:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.15:06:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.15:06:58::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-05-12.15:06:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.15:06:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.15:06:58::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-12.15:06:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-05-12.15:06:58::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-05-12.15:06:58::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-05-12.15:06:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.15:06:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.15:06:58::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-05-12.15:06:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-12.15:06:58::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-12.15:06:58::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-05-12.15:06:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-12.15:06:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-12.15:06:58::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:06:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-05-12.15:06:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.15:06:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.15:06:59::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:07:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-12.15:07:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-05-12.15:07:01::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-05-12.15:07:01::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:07:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-05-12.15:07:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-12.15:07:01::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-12.15:07:01::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:07:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-12.15:07:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-12.15:07:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-12.15:07:01::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:07:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-12.15:07:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.15:07:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.15:07:01::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:07:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-05-12.15:07:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-12.15:07:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-12.15:07:02::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:07:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-05-12.15:07:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.15:07:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.15:07:03::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:07:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-12.15:07:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.15:07:04::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.15:07:04::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:07:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-05-12.15:07:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.15:07:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.15:07:05::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:07:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-05-12.15:07:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-12.15:07:06::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-12.15:07:06::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:07:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-05-12.15:07:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-05-12.15:07:06::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-05-12.15:07:06::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:07:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-05-12.15:07:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.15:07:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.15:07:09::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.15:07:17::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-05-12.15:07:17::SCWMssOS::make --no-print-directory archive

TRACE::2022-05-12.15:07:17::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2022-05-12.15:07:17::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xi
TRACE::2022-05-12.15:07:17::SCWMssOS::l_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xadcps_int
TRACE::2022-05-12.15:07:17::SCWMssOS::r.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_s
TRACE::2022-05-12.15:07:17::SCWMssOS::init.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/inb
TRACE::2022-05-12.15:07:17::SCWMssOS::yte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps
TRACE::2022-05-12.15:07:17::SCWMssOS::7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_
TRACE::2022-05-12.15:07:17::SCWMssOS::cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xil_mem.o ps
TRACE::2022-05-12.15:07:17::SCWMssOS::7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/l
TRACE::2022-05-12.15:07:17::SCWMssOS::ib/usleep.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa
TRACE::2022-05-12.15:07:17::SCWMssOS::9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/li
TRACE::2022-05-12.15:07:17::SCWMssOS::b/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/o
TRACE::2022-05-12.15:07:17::SCWMssOS::utbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xti
TRACE::2022-05-12.15:07:17::SCWMssOS::me_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib
TRACE::2022-05-12.15:07:17::SCWMssOS::/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpi
TRACE::2022-05-12.15:07:17::SCWMssOS::d.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscuti
TRACE::2022-05-12.15:07:17::SCWMssOS::mer.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xscuwdt_
TRACE::2022-05-12.15:07:17::SCWMssOS::sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9
TRACE::2022-05-12.15:07:17::SCWMssOS::_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps7_c
TRACE::2022-05-12.15:07:17::SCWMssOS::ortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xscuwdt_selftest.o 
TRACE::2022-05-12.15:07:17::SCWMssOS::ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_self
TRACE::2022-05-12.15:07:17::SCWMssOS::test.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_open.o 
TRACE::2022-05-12.15:07:17::SCWMssOS::ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-05-12.15:07:17::SCWMssOS::'Finished building libraries'

TRACE::2022-05-12.15:07:18::SCWMssOS::Copying to export directory.
TRACE::2022-05-12.15:07:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-12.15:07:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-05-12.15:07:20::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-05-12.15:07:20::SCWSystem::Completed Processing the sysconfig UART_design_wrapper
LOG::2022-05-12.15:07:20::SCWPlatform::Completed generating the artifacts for system configuration UART_design_wrapper
TRACE::2022-05-12.15:07:20::SCWPlatform::Started preparing the platform 
TRACE::2022-05-12.15:07:20::SCWSystem::Writing the bif file for system config UART_design_wrapper
TRACE::2022-05-12.15:07:20::SCWSystem::dir created 
TRACE::2022-05-12.15:07:20::SCWSystem::Writing the bif 
TRACE::2022-05-12.15:07:20::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-12.15:07:20::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-12.15:07:20::SCWPlatform::Completed generating the platform
TRACE::2022-05-12.15:07:20::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.15:07:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-12.15:07:20::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-12.15:07:20::SCWMssOS::Commit changes completed.
TRACE::2022-05-12.15:07:20::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.15:07:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-12.15:07:20::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-12.15:07:20::SCWMssOS::Commit changes completed.
TRACE::2022-05-12.15:07:20::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:07:20::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:07:20::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:07:20::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.15:07:20::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:07:20::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.15:07:20::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.15:07:20::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.15:07:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.15:07:20::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.15:07:20::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.15:07:20::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.15:07:20::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:07:20::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:07:20::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:07:20::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.15:07:20::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:07:20::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.15:07:20::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.15:07:20::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.15:07:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.15:07:20::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.15:07:20::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.15:07:20::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.15:07:20::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:07:20::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:07:20::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:07:20::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.15:07:20::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:07:20::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.15:07:20::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.15:07:20::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.15:07:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.15:07:20::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.15:07:20::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.15:07:20::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.15:07:20::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:07:20::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:07:20::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:07:20::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.15:07:20::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:07:20::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.15:07:20::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.15:07:20::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.15:07:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.15:07:20::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.15:07:20::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.15:07:20::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.15:07:20::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:07:20::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:07:20::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:07:20::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.15:07:20::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:07:20::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.15:07:20::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.15:07:20::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.15:07:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.15:07:20::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.15:07:20::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.15:07:20::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.15:07:20::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:07:20::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:07:20::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:07:20::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.15:07:20::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:07:20::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.15:07:20::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.15:07:20::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.15:07:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.15:07:20::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.15:07:20::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.15:07:20::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.15:07:20::SCWWriter::formatted JSON is {
	"platformName":	"UART_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_design_wrapper",
	"systems":	[{
			"systemName":	"UART_design_wrapper",
			"systemDesc":	"UART_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_design_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9cb28116c07b91f7dbff5cb5153a0ea7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"712ab4399be900da193c77d60553d84c",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-12.15:07:20::SCWPlatform::updated the xpfm file.
TRACE::2022-05-12.15:07:20::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:07:20::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:07:20::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:07:20::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.15:07:20::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.15:07:20::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.15:07:20::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper_0
TRACE::2022-05-12.15:07:20::SCWPlatform::Opened existing hwdb UART_design_wrapper_0
TRACE::2022-05-12.15:07:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.15:07:20::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.15:07:20::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.15:07:20::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.17:42:43::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:43::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:43::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:44::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.17:42:44::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:44::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.17:42:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-12.17:42:52::SCWPlatform::Opened new HwDB with name UART_design_wrapper
TRACE::2022-05-12.17:42:52::SCWReader::Active system found as  UART_design_wrapper
TRACE::2022-05-12.17:42:52::SCWReader::Handling sysconfig UART_design_wrapper
TRACE::2022-05-12.17:42:52::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-12.17:42:52::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-05-12.17:42:52::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-05-12.17:42:52::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.17:42:52::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.17:42:52::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.17:42:52::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.17:42:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:42:52::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.17:42:52::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.17:42:52::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.17:42:52::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.17:42:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:42:52::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.17:42:52::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.17:42:52::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.17:42:52::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.17:42:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:42:52::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-05-12.17:42:52::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.17:42:52::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.17:42:52::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.17:42:52::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.17:42:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:42:52::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:42:52::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-12.17:42:52::SCWMssOS::No sw design opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:42:52::SCWMssOS::mss exists loading the mss file  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:42:52::SCWMssOS::Opened the sw design from mss  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:42:52::SCWMssOS::Adding the swdes entry C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-05-12.17:42:52::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-12.17:42:52::SCWMssOS::Opened the sw design.  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:42:52::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.17:42:52::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.17:42:52::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.17:42:52::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.17:42:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:42:52::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:42:52::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.17:42:52::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:42:52::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-05-12.17:42:52::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.17:42:52::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.17:42:52::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.17:42:52::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.17:42:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:42:52::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:42:52::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.17:42:52::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:42:52::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-05-12.17:42:52::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:42:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-12.17:42:52::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-12.17:42:52::SCWMssOS::Commit changes completed.
TRACE::2022-05-12.17:42:52::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-05-12.17:42:52::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-05-12.17:42:52::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.17:42:52::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.17:42:52::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.17:42:52::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.17:42:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:42:52::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:42:52::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.17:42:52::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:42:52::SCWReader::No isolation master present  
TRACE::2022-05-12.17:42:52::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-12.17:42:52::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-05-12.17:42:52::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-05-12.17:42:52::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.17:42:52::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.17:42:52::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.17:42:52::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.17:42:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:42:52::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.17:42:52::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.17:42:52::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.17:42:52::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.17:42:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:42:52::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.17:42:52::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.17:42:52::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.17:42:52::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.17:42:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:42:52::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.17:42:52::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.17:42:52::SCWMssOS::No sw design opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.17:42:52::SCWMssOS::mss exists loading the mss file  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.17:42:52::SCWMssOS::Opened the sw design from mss  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.17:42:52::SCWMssOS::Adding the swdes entry C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-05-12.17:42:52::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-12.17:42:52::SCWMssOS::Opened the sw design.  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.17:42:52::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.17:42:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-12.17:42:52::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-12.17:42:52::SCWMssOS::Commit changes completed.
TRACE::2022-05-12.17:42:52::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-05-12.17:42:52::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-05-12.17:42:52::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.17:42:52::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.17:42:52::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.17:42:52::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.17:42:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:42:52::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.17:42:52::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.17:42:52::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.17:42:52::SCWReader::No isolation master present  
LOG::2022-05-12.17:42:52::SCWPlatform::Started generating the artifacts platform UART_design_wrapper
TRACE::2022-05-12.17:42:52::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-12.17:42:53::SCWPlatform::Started generating the artifacts for system configuration UART_design_wrapper
LOG::2022-05-12.17:42:53::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-05-12.17:42:53::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-05-12.17:42:53::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-05-12.17:42:53::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-05-12.17:42:53::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:53::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:53::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:53::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.17:42:53::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:42:53::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.17:42:53::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.17:42:53::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.17:42:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:42:53::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:42:53::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.17:42:53::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:42:53::SCWBDomain::Completed writing the mss file at C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-05-12.17:42:53::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-12.17:42:53::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-05-12.17:42:53::SCWBDomain::System Command Ran  C:&  cd  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-05-12.17:42:54::SCWBDomain::make: Entering directory 'C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-05-12.17:42:54::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-05-12.17:42:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-12.17:42:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-05-12.17:42:54::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-05-12.17:42:54::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:42:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-05-12.17:42:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-05-12.17:42:55::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-05-12.17:42:55::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:42:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-12.17:42:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.17:42:55::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.17:42:55::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:42:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-12.17:42:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.17:42:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.17:42:55::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:42:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-05-12.17:42:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.17:42:55::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.17:42:55::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:42:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-05-12.17:42:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.17:42:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.17:42:55::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:42:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-12.17:42:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-05-12.17:42:56::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-05-12.17:42:56::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:42:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-05-12.17:42:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.17:42:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.17:42:56::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:42:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-05-12.17:42:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-12.17:42:56::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-12.17:42:56::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:42:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-05-12.17:42:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-12.17:42:58::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-12.17:42:58::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:42:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-05-12.17:42:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.17:42:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.17:42:59::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:42:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-05-12.17:42:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.17:42:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.17:42:59::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:42:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-05-12.17:42:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.17:42:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.17:42:59::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-05-12.17:43:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.17:43:00::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.17:43:00::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:00::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-05-12.17:43:00::SCWBDomain::make -j 2 --no-print-directory par_libs

TRACE::2022-05-12.17:43:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-12.17:43:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-05-12.17:43:00::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-05-12.17:43:00::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-05-12.17:43:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-05-12.17:43:00::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-05-12.17:43:00::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-12.17:43:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.17:43:01::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.17:43:01::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-12.17:43:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.17:43:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.17:43:01::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-05-12.17:43:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.17:43:01::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.17:43:01::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-05-12.17:43:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.17:43:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.17:43:01::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-12.17:43:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-05-12.17:43:01::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-05-12.17:43:01::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-05-12.17:43:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.17:43:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.17:43:01::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-05-12.17:43:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-12.17:43:01::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-12.17:43:01::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-05-12.17:43:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-12.17:43:01::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-12.17:43:01::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-05-12.17:43:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.17:43:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.17:43:01::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-05-12.17:43:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.17:43:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.17:43:01::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-05-12.17:43:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.17:43:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.17:43:01::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-12.17:43:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-05-12.17:43:02::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-05-12.17:43:02::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-05-12.17:43:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-12.17:43:02::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-12.17:43:02::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-12.17:43:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-12.17:43:02::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-12.17:43:02::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-12.17:43:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.17:43:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.17:43:02::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-05-12.17:43:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-12.17:43:02::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-12.17:43:02::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-05-12.17:43:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.17:43:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.17:43:02::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-12.17:43:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.17:43:02::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.17:43:02::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-05-12.17:43:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.17:43:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.17:43:02::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-05-12.17:43:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-12.17:43:02::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-12.17:43:02::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-05-12.17:43:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-05-12.17:43:03::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-05-12.17:43:03::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-05-12.17:43:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.17:43:03::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.17:43:03::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-05-12.17:43:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.17:43:03::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.17:43:03::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:04::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-05-12.17:43:04::SCWBDomain::make --no-print-directory archive

TRACE::2022-05-12.17:43:04::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2022-05-12.17:43:04::SCWBDomain::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xi
TRACE::2022-05-12.17:43:04::SCWBDomain::l_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7
TRACE::2022-05-12.17:43:04::SCWBDomain::_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o p
TRACE::2022-05-12.17:43:04::SCWBDomain::s7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_uti
TRACE::2022-05-12.17:43:04::SCWBDomain::l.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib
TRACE::2022-05-12.17:43:04::SCWBDomain::/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortex
TRACE::2022-05-12.17:43:04::SCWBDomain::a9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/_open.o ps7_c
TRACE::2022-05-12.17:43:04::SCWBDomain::ortexa9_0/lib/write.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/
TRACE::2022-05-12.17:43:04::SCWBDomain::lib/time.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/l
TRACE::2022-05-12.17:43:04::SCWBDomain::ib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscug
TRACE::2022-05-12.17:43:04::SCWBDomain::ic_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2022-05-12.17:43:04::SCWBDomain::open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/re
TRACE::2022-05-12.17:43:04::SCWBDomain::ad.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_ve
TRACE::2022-05-12.17:43:04::SCWBDomain::ctors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_
TRACE::2022-05-12.17:43:04::SCWBDomain::intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_s
TRACE::2022-05-12.17:43:04::SCWBDomain::init.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selft
TRACE::2022-05-12.17:43:04::SCWBDomain::est.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_co
TRACE::2022-05-12.17:43:04::SCWBDomain::rtexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_
TRACE::2022-05-12.17:43:04::SCWBDomain::0/lib/xil_exception.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa
TRACE::2022-05-12.17:43:04::SCWBDomain::9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_
TRACE::2022-05-12.17:43:04::SCWBDomain::cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_mmu.o 
TRACE::2022-05-12.17:43:04::SCWBDomain::ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-05-12.17:43:06::SCWBDomain::'Finished building libraries'

TRACE::2022-05-12.17:43:06::SCWBDomain::make: Leaving directory 'C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-05-12.17:43:06::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-05-12.17:43:06::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-05-12.17:43:06::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-05-12.17:43:06::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                             -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7_cor
TRACE::2022-05-12.17:43:06::SCWBDomain::texa9_0/lib -L./ -Tlscript.ld

LOG::2022-05-12.17:43:11::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-05-12.17:43:11::SCWSystem::Not a boot domain 
LOG::2022-05-12.17:43:11::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-05-12.17:43:11::SCWDomain::Generating domain artifcats
TRACE::2022-05-12.17:43:11::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-12.17:43:11::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/ECE520/Project/UART/UART_design_wrapper/export/UART_design_wrapper/sw/UART_design_wrapper/qemu/
TRACE::2022-05-12.17:43:11::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/ECE520/Project/UART/UART_design_wrapper/export/UART_design_wrapper/sw/UART_design_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-05-12.17:43:11::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-12.17:43:11::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:43:11::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:43:11::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:43:11::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.17:43:11::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:43:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.17:43:11::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.17:43:11::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.17:43:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:43:11::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.17:43:11::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.17:43:11::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.17:43:11::SCWMssOS::Completed writing the mss file at C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-05-12.17:43:11::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.17:43:11::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-12.17:43:11::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-12.17:43:11::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-05-12.17:43:11::SCWMssOS::doing bsp build ... 
TRACE::2022-05-12.17:43:11::SCWMssOS::System Command Ran  C: & cd  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2022-05-12.17:43:11::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-05-12.17:43:11::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-05-12.17:43:11::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2022-05-12.17:43:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-12.17:43:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-05-12.17:43:11::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-05-12.17:43:11::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-05-12.17:43:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-05-12.17:43:12::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-05-12.17:43:12::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-12.17:43:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.17:43:12::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.17:43:12::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-12.17:43:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.17:43:12::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.17:43:12::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-05-12.17:43:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.17:43:12::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.17:43:12::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-05-12.17:43:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.17:43:12::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.17:43:12::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-12.17:43:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-05-12.17:43:12::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-05-12.17:43:12::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-05-12.17:43:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.17:43:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.17:43:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-05-12.17:43:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-12.17:43:13::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-12.17:43:13::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-05-12.17:43:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-12.17:43:13::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-12.17:43:13::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-05-12.17:43:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.17:43:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.17:43:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-12.17:43:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-05-12.17:43:14::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-05-12.17:43:14::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-05-12.17:43:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-12.17:43:14::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-12.17:43:14::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-12.17:43:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-12.17:43:14::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-12.17:43:14::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-12.17:43:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.17:43:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.17:43:14::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-05-12.17:43:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-12.17:43:14::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-12.17:43:14::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-05-12.17:43:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.17:43:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.17:43:14::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-12.17:43:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.17:43:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.17:43:14::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-05-12.17:43:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.17:43:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.17:43:14::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-05-12.17:43:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-12.17:43:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-12.17:43:14::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-05-12.17:43:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-05-12.17:43:14::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-05-12.17:43:14::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-05-12.17:43:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.17:43:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.17:43:14::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-12.17:43:15::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-05-12.17:43:15::SCWMssOS::make --no-print-directory archive

TRACE::2022-05-12.17:43:15::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2022-05-12.17:43:15::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xi
TRACE::2022-05-12.17:43:15::SCWMssOS::l_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xadcps_int
TRACE::2022-05-12.17:43:15::SCWMssOS::r.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_s
TRACE::2022-05-12.17:43:15::SCWMssOS::init.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/inb
TRACE::2022-05-12.17:43:15::SCWMssOS::yte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps
TRACE::2022-05-12.17:43:15::SCWMssOS::7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_
TRACE::2022-05-12.17:43:15::SCWMssOS::cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xil_mem.o ps
TRACE::2022-05-12.17:43:15::SCWMssOS::7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/l
TRACE::2022-05-12.17:43:15::SCWMssOS::ib/usleep.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa
TRACE::2022-05-12.17:43:15::SCWMssOS::9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/li
TRACE::2022-05-12.17:43:15::SCWMssOS::b/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/o
TRACE::2022-05-12.17:43:15::SCWMssOS::utbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xti
TRACE::2022-05-12.17:43:15::SCWMssOS::me_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib
TRACE::2022-05-12.17:43:15::SCWMssOS::/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpi
TRACE::2022-05-12.17:43:15::SCWMssOS::d.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscuti
TRACE::2022-05-12.17:43:15::SCWMssOS::mer.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/
TRACE::2022-05-12.17:43:15::SCWMssOS::sbrk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xuartps_options.o ps
TRACE::2022-05-12.17:43:15::SCWMssOS::7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/_sbrk.o ps7_c
TRACE::2022-05-12.17:43:15::SCWMssOS::ortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xscuwdt_selftest.o 
TRACE::2022-05-12.17:43:15::SCWMssOS::ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_self
TRACE::2022-05-12.17:43:15::SCWMssOS::test.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_open.o 
TRACE::2022-05-12.17:43:15::SCWMssOS::ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-05-12.17:43:17::SCWMssOS::'Finished building libraries'

TRACE::2022-05-12.17:43:19::SCWMssOS::Copying to export directory.
TRACE::2022-05-12.17:43:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-12.17:43:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-05-12.17:43:21::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-05-12.17:43:21::SCWSystem::Completed Processing the sysconfig UART_design_wrapper
LOG::2022-05-12.17:43:21::SCWPlatform::Completed generating the artifacts for system configuration UART_design_wrapper
TRACE::2022-05-12.17:43:21::SCWPlatform::Started preparing the platform 
TRACE::2022-05-12.17:43:21::SCWSystem::Writing the bif file for system config UART_design_wrapper
TRACE::2022-05-12.17:43:21::SCWSystem::dir created 
TRACE::2022-05-12.17:43:21::SCWSystem::Writing the bif 
TRACE::2022-05-12.17:43:21::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-12.17:43:21::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-12.17:43:21::SCWPlatform::Completed generating the platform
TRACE::2022-05-12.17:43:21::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:43:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-12.17:43:21::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-12.17:43:21::SCWMssOS::Commit changes completed.
TRACE::2022-05-12.17:43:21::SCWMssOS::Saving the mss changes C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.17:43:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-12.17:43:21::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-12.17:43:21::SCWMssOS::Commit changes completed.
TRACE::2022-05-12.17:43:21::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:43:21::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:43:21::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:43:21::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.17:43:21::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:43:21::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.17:43:21::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.17:43:21::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.17:43:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:43:21::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:43:21::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.17:43:21::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:43:21::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:43:21::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:43:21::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:43:21::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.17:43:21::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:43:21::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.17:43:21::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.17:43:21::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.17:43:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:43:21::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.17:43:21::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.17:43:21::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.17:43:21::SCWWriter::formatted JSON is {
	"platformName":	"UART_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_design_wrapper",
	"systems":	[{
			"systemName":	"UART_design_wrapper",
			"systemDesc":	"UART_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_design_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9cb28116c07b91f7dbff5cb5153a0ea7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"712ab4399be900da193c77d60553d84c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-12.17:43:21::SCWPlatform::updated the xpfm file.
TRACE::2022-05-12.17:43:21::SCWPlatform::Trying to open the hw design at C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:43:21::SCWPlatform::DSA given C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:43:21::SCWPlatform::DSA absoulate path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:43:21::SCWPlatform::DSA directory C:/ECE520/Project/UART/UART_design_wrapper/hw
TRACE::2022-05-12.17:43:21::SCWPlatform:: Platform Path C:/ECE520/Project/UART/UART_design_wrapper/hw/UART_design_wrapper.xsa
TRACE::2022-05-12.17:43:21::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-05-12.17:43:21::SCWPlatform::Trying to set the existing hwdb with name UART_design_wrapper
TRACE::2022-05-12.17:43:21::SCWPlatform::Opened existing hwdb UART_design_wrapper
TRACE::2022-05-12.17:43:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:43:21::SCWMssOS::Checking the sw design at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-12.17:43:21::SCWMssOS::DEBUG:  swdes dump  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/ECE520/Project/UART/UART_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.17:43:21::SCWMssOS::Sw design exists and opened at  C:/ECE520/Project/UART/UART_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
