
L298N.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ecc  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000454  0800a090  0800a090  0001a090  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a4e4  0800a4e4  00020200  2**0
                  CONTENTS
  4 .ARM          00000008  0800a4e4  0800a4e4  0001a4e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a4ec  0800a4ec  00020200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a4ec  0800a4ec  0001a4ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a4f0  0800a4f0  0001a4f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  0800a4f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002ac  20000200  0800a6f4  00020200  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004ac  0800a6f4  000204ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019a59  00000000  00000000  00020230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002920  00000000  00000000  00039c89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001390  00000000  00000000  0003c5b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012b0  00000000  00000000  0003d940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002bc20  00000000  00000000  0003ebf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001724c  00000000  00000000  0006a810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010c708  00000000  00000000  00081a5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018e164  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000063b4  00000000  00000000  0018e1b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000200 	.word	0x20000200
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800a074 	.word	0x0800a074

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000204 	.word	0x20000204
 80001fc:	0800a074 	.word	0x0800a074

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b96e 	b.w	8000ecc <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	4604      	mov	r4, r0
 8000c10:	468c      	mov	ip, r1
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	f040 8083 	bne.w	8000d1e <__udivmoddi4+0x116>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4617      	mov	r7, r2
 8000c1c:	d947      	bls.n	8000cae <__udivmoddi4+0xa6>
 8000c1e:	fab2 f282 	clz	r2, r2
 8000c22:	b142      	cbz	r2, 8000c36 <__udivmoddi4+0x2e>
 8000c24:	f1c2 0020 	rsb	r0, r2, #32
 8000c28:	fa24 f000 	lsr.w	r0, r4, r0
 8000c2c:	4091      	lsls	r1, r2
 8000c2e:	4097      	lsls	r7, r2
 8000c30:	ea40 0c01 	orr.w	ip, r0, r1
 8000c34:	4094      	lsls	r4, r2
 8000c36:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c3a:	0c23      	lsrs	r3, r4, #16
 8000c3c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c40:	fa1f fe87 	uxth.w	lr, r7
 8000c44:	fb08 c116 	mls	r1, r8, r6, ip
 8000c48:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c50:	4299      	cmp	r1, r3
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x60>
 8000c54:	18fb      	adds	r3, r7, r3
 8000c56:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c5a:	f080 8119 	bcs.w	8000e90 <__udivmoddi4+0x288>
 8000c5e:	4299      	cmp	r1, r3
 8000c60:	f240 8116 	bls.w	8000e90 <__udivmoddi4+0x288>
 8000c64:	3e02      	subs	r6, #2
 8000c66:	443b      	add	r3, r7
 8000c68:	1a5b      	subs	r3, r3, r1
 8000c6a:	b2a4      	uxth	r4, r4
 8000c6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c70:	fb08 3310 	mls	r3, r8, r0, r3
 8000c74:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c78:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c7c:	45a6      	cmp	lr, r4
 8000c7e:	d909      	bls.n	8000c94 <__udivmoddi4+0x8c>
 8000c80:	193c      	adds	r4, r7, r4
 8000c82:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c86:	f080 8105 	bcs.w	8000e94 <__udivmoddi4+0x28c>
 8000c8a:	45a6      	cmp	lr, r4
 8000c8c:	f240 8102 	bls.w	8000e94 <__udivmoddi4+0x28c>
 8000c90:	3802      	subs	r0, #2
 8000c92:	443c      	add	r4, r7
 8000c94:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c98:	eba4 040e 	sub.w	r4, r4, lr
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	b11d      	cbz	r5, 8000ca8 <__udivmoddi4+0xa0>
 8000ca0:	40d4      	lsrs	r4, r2
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	e9c5 4300 	strd	r4, r3, [r5]
 8000ca8:	4631      	mov	r1, r6
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	b902      	cbnz	r2, 8000cb2 <__udivmoddi4+0xaa>
 8000cb0:	deff      	udf	#255	; 0xff
 8000cb2:	fab2 f282 	clz	r2, r2
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	d150      	bne.n	8000d5c <__udivmoddi4+0x154>
 8000cba:	1bcb      	subs	r3, r1, r7
 8000cbc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cc0:	fa1f f887 	uxth.w	r8, r7
 8000cc4:	2601      	movs	r6, #1
 8000cc6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cca:	0c21      	lsrs	r1, r4, #16
 8000ccc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cd4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cd8:	428b      	cmp	r3, r1
 8000cda:	d907      	bls.n	8000cec <__udivmoddi4+0xe4>
 8000cdc:	1879      	adds	r1, r7, r1
 8000cde:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000ce2:	d202      	bcs.n	8000cea <__udivmoddi4+0xe2>
 8000ce4:	428b      	cmp	r3, r1
 8000ce6:	f200 80e9 	bhi.w	8000ebc <__udivmoddi4+0x2b4>
 8000cea:	4684      	mov	ip, r0
 8000cec:	1ac9      	subs	r1, r1, r3
 8000cee:	b2a3      	uxth	r3, r4
 8000cf0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cf4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cf8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cfc:	fb08 f800 	mul.w	r8, r8, r0
 8000d00:	45a0      	cmp	r8, r4
 8000d02:	d907      	bls.n	8000d14 <__udivmoddi4+0x10c>
 8000d04:	193c      	adds	r4, r7, r4
 8000d06:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x10a>
 8000d0c:	45a0      	cmp	r8, r4
 8000d0e:	f200 80d9 	bhi.w	8000ec4 <__udivmoddi4+0x2bc>
 8000d12:	4618      	mov	r0, r3
 8000d14:	eba4 0408 	sub.w	r4, r4, r8
 8000d18:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d1c:	e7bf      	b.n	8000c9e <__udivmoddi4+0x96>
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0x12e>
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	f000 80b1 	beq.w	8000e8a <__udivmoddi4+0x282>
 8000d28:	2600      	movs	r6, #0
 8000d2a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2e:	4630      	mov	r0, r6
 8000d30:	4631      	mov	r1, r6
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f683 	clz	r6, r3
 8000d3a:	2e00      	cmp	r6, #0
 8000d3c:	d14a      	bne.n	8000dd4 <__udivmoddi4+0x1cc>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d302      	bcc.n	8000d48 <__udivmoddi4+0x140>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	f200 80b8 	bhi.w	8000eb8 <__udivmoddi4+0x2b0>
 8000d48:	1a84      	subs	r4, r0, r2
 8000d4a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	468c      	mov	ip, r1
 8000d52:	2d00      	cmp	r5, #0
 8000d54:	d0a8      	beq.n	8000ca8 <__udivmoddi4+0xa0>
 8000d56:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d5a:	e7a5      	b.n	8000ca8 <__udivmoddi4+0xa0>
 8000d5c:	f1c2 0320 	rsb	r3, r2, #32
 8000d60:	fa20 f603 	lsr.w	r6, r0, r3
 8000d64:	4097      	lsls	r7, r2
 8000d66:	fa01 f002 	lsl.w	r0, r1, r2
 8000d6a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6e:	40d9      	lsrs	r1, r3
 8000d70:	4330      	orrs	r0, r6
 8000d72:	0c03      	lsrs	r3, r0, #16
 8000d74:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d78:	fa1f f887 	uxth.w	r8, r7
 8000d7c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d84:	fb06 f108 	mul.w	r1, r6, r8
 8000d88:	4299      	cmp	r1, r3
 8000d8a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d8e:	d909      	bls.n	8000da4 <__udivmoddi4+0x19c>
 8000d90:	18fb      	adds	r3, r7, r3
 8000d92:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d96:	f080 808d 	bcs.w	8000eb4 <__udivmoddi4+0x2ac>
 8000d9a:	4299      	cmp	r1, r3
 8000d9c:	f240 808a 	bls.w	8000eb4 <__udivmoddi4+0x2ac>
 8000da0:	3e02      	subs	r6, #2
 8000da2:	443b      	add	r3, r7
 8000da4:	1a5b      	subs	r3, r3, r1
 8000da6:	b281      	uxth	r1, r0
 8000da8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dac:	fb0e 3310 	mls	r3, lr, r0, r3
 8000db0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000db4:	fb00 f308 	mul.w	r3, r0, r8
 8000db8:	428b      	cmp	r3, r1
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x1c4>
 8000dbc:	1879      	adds	r1, r7, r1
 8000dbe:	f100 3cff 	add.w	ip, r0, #4294967295
 8000dc2:	d273      	bcs.n	8000eac <__udivmoddi4+0x2a4>
 8000dc4:	428b      	cmp	r3, r1
 8000dc6:	d971      	bls.n	8000eac <__udivmoddi4+0x2a4>
 8000dc8:	3802      	subs	r0, #2
 8000dca:	4439      	add	r1, r7
 8000dcc:	1acb      	subs	r3, r1, r3
 8000dce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000dd2:	e778      	b.n	8000cc6 <__udivmoddi4+0xbe>
 8000dd4:	f1c6 0c20 	rsb	ip, r6, #32
 8000dd8:	fa03 f406 	lsl.w	r4, r3, r6
 8000ddc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000de0:	431c      	orrs	r4, r3
 8000de2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000de6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dee:	fa21 f10c 	lsr.w	r1, r1, ip
 8000df2:	431f      	orrs	r7, r3
 8000df4:	0c3b      	lsrs	r3, r7, #16
 8000df6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dfa:	fa1f f884 	uxth.w	r8, r4
 8000dfe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e02:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e06:	fb09 fa08 	mul.w	sl, r9, r8
 8000e0a:	458a      	cmp	sl, r1
 8000e0c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e10:	fa00 f306 	lsl.w	r3, r0, r6
 8000e14:	d908      	bls.n	8000e28 <__udivmoddi4+0x220>
 8000e16:	1861      	adds	r1, r4, r1
 8000e18:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e1c:	d248      	bcs.n	8000eb0 <__udivmoddi4+0x2a8>
 8000e1e:	458a      	cmp	sl, r1
 8000e20:	d946      	bls.n	8000eb0 <__udivmoddi4+0x2a8>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	4421      	add	r1, r4
 8000e28:	eba1 010a 	sub.w	r1, r1, sl
 8000e2c:	b2bf      	uxth	r7, r7
 8000e2e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e32:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e36:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e3a:	fb00 f808 	mul.w	r8, r0, r8
 8000e3e:	45b8      	cmp	r8, r7
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x24a>
 8000e42:	19e7      	adds	r7, r4, r7
 8000e44:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e48:	d22e      	bcs.n	8000ea8 <__udivmoddi4+0x2a0>
 8000e4a:	45b8      	cmp	r8, r7
 8000e4c:	d92c      	bls.n	8000ea8 <__udivmoddi4+0x2a0>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	4427      	add	r7, r4
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	eba7 0708 	sub.w	r7, r7, r8
 8000e5a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5e:	454f      	cmp	r7, r9
 8000e60:	46c6      	mov	lr, r8
 8000e62:	4649      	mov	r1, r9
 8000e64:	d31a      	bcc.n	8000e9c <__udivmoddi4+0x294>
 8000e66:	d017      	beq.n	8000e98 <__udivmoddi4+0x290>
 8000e68:	b15d      	cbz	r5, 8000e82 <__udivmoddi4+0x27a>
 8000e6a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e6e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e72:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e76:	40f2      	lsrs	r2, r6
 8000e78:	ea4c 0202 	orr.w	r2, ip, r2
 8000e7c:	40f7      	lsrs	r7, r6
 8000e7e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e82:	2600      	movs	r6, #0
 8000e84:	4631      	mov	r1, r6
 8000e86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e8a:	462e      	mov	r6, r5
 8000e8c:	4628      	mov	r0, r5
 8000e8e:	e70b      	b.n	8000ca8 <__udivmoddi4+0xa0>
 8000e90:	4606      	mov	r6, r0
 8000e92:	e6e9      	b.n	8000c68 <__udivmoddi4+0x60>
 8000e94:	4618      	mov	r0, r3
 8000e96:	e6fd      	b.n	8000c94 <__udivmoddi4+0x8c>
 8000e98:	4543      	cmp	r3, r8
 8000e9a:	d2e5      	bcs.n	8000e68 <__udivmoddi4+0x260>
 8000e9c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ea0:	eb69 0104 	sbc.w	r1, r9, r4
 8000ea4:	3801      	subs	r0, #1
 8000ea6:	e7df      	b.n	8000e68 <__udivmoddi4+0x260>
 8000ea8:	4608      	mov	r0, r1
 8000eaa:	e7d2      	b.n	8000e52 <__udivmoddi4+0x24a>
 8000eac:	4660      	mov	r0, ip
 8000eae:	e78d      	b.n	8000dcc <__udivmoddi4+0x1c4>
 8000eb0:	4681      	mov	r9, r0
 8000eb2:	e7b9      	b.n	8000e28 <__udivmoddi4+0x220>
 8000eb4:	4666      	mov	r6, ip
 8000eb6:	e775      	b.n	8000da4 <__udivmoddi4+0x19c>
 8000eb8:	4630      	mov	r0, r6
 8000eba:	e74a      	b.n	8000d52 <__udivmoddi4+0x14a>
 8000ebc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec0:	4439      	add	r1, r7
 8000ec2:	e713      	b.n	8000cec <__udivmoddi4+0xe4>
 8000ec4:	3802      	subs	r0, #2
 8000ec6:	443c      	add	r4, r7
 8000ec8:	e724      	b.n	8000d14 <__udivmoddi4+0x10c>
 8000eca:	bf00      	nop

08000ecc <__aeabi_idiv0>:
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop

08000ed0 <set_motors>:
		  HAL_Delay(100);
	}
}

//set motors and turn motors do not work
void set_motors(int left_speed, int right_speed) {
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
 8000ed8:	6039      	str	r1, [r7, #0]
	// right
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4,  1);	// PA4 = High
 8000eda:	2201      	movs	r2, #1
 8000edc:	2110      	movs	r1, #16
 8000ede:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ee2:	f002 f803 	bl	8002eec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4,  0);	// PB4 = LOW
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	2110      	movs	r1, #16
 8000eea:	480c      	ldr	r0, [pc, #48]	; (8000f1c <set_motors+0x4c>)
 8000eec:	f001 fffe 	bl	8002eec <HAL_GPIO_WritePin>
	// left
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3,  1);	// PB3 = L
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	2108      	movs	r1, #8
 8000ef4:	4809      	ldr	r0, [pc, #36]	; (8000f1c <set_motors+0x4c>)
 8000ef6:	f001 fff9 	bl	8002eec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5,  0);	// PB5 = H
 8000efa:	2200      	movs	r2, #0
 8000efc:	2120      	movs	r1, #32
 8000efe:	4807      	ldr	r0, [pc, #28]	; (8000f1c <set_motors+0x4c>)
 8000f00:	f001 fff4 	bl	8002eec <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, right_speed);
 8000f04:	4b06      	ldr	r3, [pc, #24]	; (8000f20 <set_motors+0x50>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	683a      	ldr	r2, [r7, #0]
 8000f0a:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, left_speed);
 8000f0c:	4b05      	ldr	r3, [pc, #20]	; (8000f24 <set_motors+0x54>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	687a      	ldr	r2, [r7, #4]
 8000f12:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000f14:	bf00      	nop
 8000f16:	3708      	adds	r7, #8
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	48000400 	.word	0x48000400
 8000f20:	200003f0 	.word	0x200003f0
 8000f24:	2000043c 	.word	0x2000043c

08000f28 <turn_motors>:

void turn_motors(int left_speed, int right_speed, char turn) {
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	60f8      	str	r0, [r7, #12]
 8000f30:	60b9      	str	r1, [r7, #8]
 8000f32:	4613      	mov	r3, r2
 8000f34:	71fb      	strb	r3, [r7, #7]
  switch (turn) {
 8000f36:	79fb      	ldrb	r3, [r7, #7]
 8000f38:	2b6c      	cmp	r3, #108	; 0x6c
 8000f3a:	d017      	beq.n	8000f6c <turn_motors+0x44>
 8000f3c:	2b72      	cmp	r3, #114	; 0x72
 8000f3e:	d12b      	bne.n	8000f98 <turn_motors+0x70>
    case 'r':
    // left
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3,  1);
 8000f40:	2201      	movs	r2, #1
 8000f42:	2108      	movs	r1, #8
 8000f44:	481b      	ldr	r0, [pc, #108]	; (8000fb4 <turn_motors+0x8c>)
 8000f46:	f001 ffd1 	bl	8002eec <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5,  0);
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	2120      	movs	r1, #32
 8000f4e:	4819      	ldr	r0, [pc, #100]	; (8000fb4 <turn_motors+0x8c>)
 8000f50:	f001 ffcc 	bl	8002eec <HAL_GPIO_WritePin>
    // right
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4,  0);
 8000f54:	2200      	movs	r2, #0
 8000f56:	2110      	movs	r1, #16
 8000f58:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f5c:	f001 ffc6 	bl	8002eec <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4,  1);
 8000f60:	2201      	movs	r2, #1
 8000f62:	2110      	movs	r1, #16
 8000f64:	4813      	ldr	r0, [pc, #76]	; (8000fb4 <turn_motors+0x8c>)
 8000f66:	f001 ffc1 	bl	8002eec <HAL_GPIO_WritePin>
      break;
 8000f6a:	e016      	b.n	8000f9a <turn_motors+0x72>
    case 'l':
    // left
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3,  0);
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	2108      	movs	r1, #8
 8000f70:	4810      	ldr	r0, [pc, #64]	; (8000fb4 <turn_motors+0x8c>)
 8000f72:	f001 ffbb 	bl	8002eec <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5,  1);
 8000f76:	2201      	movs	r2, #1
 8000f78:	2120      	movs	r1, #32
 8000f7a:	480e      	ldr	r0, [pc, #56]	; (8000fb4 <turn_motors+0x8c>)
 8000f7c:	f001 ffb6 	bl	8002eec <HAL_GPIO_WritePin>
    // right
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4,  1);
 8000f80:	2201      	movs	r2, #1
 8000f82:	2110      	movs	r1, #16
 8000f84:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f88:	f001 ffb0 	bl	8002eec <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4,  0);
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	2110      	movs	r1, #16
 8000f90:	4808      	ldr	r0, [pc, #32]	; (8000fb4 <turn_motors+0x8c>)
 8000f92:	f001 ffab 	bl	8002eec <HAL_GPIO_WritePin>
      break;
 8000f96:	e000      	b.n	8000f9a <turn_motors+0x72>
    default:
      break;
 8000f98:	bf00      	nop
  }
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, left_speed);
 8000f9a:	4b07      	ldr	r3, [pc, #28]	; (8000fb8 <turn_motors+0x90>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	68fa      	ldr	r2, [r7, #12]
 8000fa0:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, right_speed);
 8000fa2:	4b06      	ldr	r3, [pc, #24]	; (8000fbc <turn_motors+0x94>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	68ba      	ldr	r2, [r7, #8]
 8000fa8:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000faa:	bf00      	nop
 8000fac:	3710      	adds	r7, #16
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	48000400 	.word	0x48000400
 8000fb8:	2000043c 	.word	0x2000043c
 8000fbc:	200003f0 	.word	0x200003f0

08000fc0 <pin_set_input>:

void pin_set_input(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b088      	sub	sp, #32
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
 8000fc8:	460b      	mov	r3, r1
 8000fca:	807b      	strh	r3, [r7, #2]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fcc:	f107 030c 	add.w	r3, r7, #12
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	601a      	str	r2, [r3, #0]
 8000fd4:	605a      	str	r2, [r3, #4]
 8000fd6:	609a      	str	r2, [r3, #8]
 8000fd8:	60da      	str	r2, [r3, #12]
 8000fda:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_Pin;
 8000fdc:	887b      	ldrh	r3, [r7, #2]
 8000fde:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000fec:	f107 030c 	add.w	r3, r7, #12
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	6878      	ldr	r0, [r7, #4]
 8000ff4:	f001 fdd0 	bl	8002b98 <HAL_GPIO_Init>
}
 8000ff8:	bf00      	nop
 8000ffa:	3720      	adds	r7, #32
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}

08001000 <pin_set_output>:

void pin_set_output(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) {
 8001000:	b580      	push	{r7, lr}
 8001002:	b088      	sub	sp, #32
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	460b      	mov	r3, r1
 800100a:	807b      	strh	r3, [r7, #2]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100c:	f107 030c 	add.w	r3, r7, #12
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	605a      	str	r2, [r3, #4]
 8001016:	609a      	str	r2, [r3, #8]
 8001018:	60da      	str	r2, [r3, #12]
 800101a:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_Pin;
 800101c:	887b      	ldrh	r3, [r7, #2]
 800101e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001020:	2300      	movs	r3, #0
 8001022:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001024:	2301      	movs	r3, #1
 8001026:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001028:	2300      	movs	r3, #0
 800102a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 800102c:	f107 030c 	add.w	r3, r7, #12
 8001030:	4619      	mov	r1, r3
 8001032:	6878      	ldr	r0, [r7, #4]
 8001034:	f001 fdb0 	bl	8002b98 <HAL_GPIO_Init>
}
 8001038:	bf00      	nop
 800103a:	3720      	adds	r7, #32
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}

08001040 <setup_sensors>:

void setup_sensors(void) {
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < 6; ++i) {
 8001046:	2300      	movs	r3, #0
 8001048:	71fb      	strb	r3, [r7, #7]
 800104a:	e020      	b.n	800108e <setup_sensors+0x4e>
    sensor_buf[i] = timeout;
 800104c:	79fb      	ldrb	r3, [r7, #7]
 800104e:	f640 11c4 	movw	r1, #2500	; 0x9c4
 8001052:	4a13      	ldr	r2, [pc, #76]	; (80010a0 <setup_sensors+0x60>)
 8001054:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    pin_set_output(gpio_buf[i], gpio_pin_buf[i]);
 8001058:	79fb      	ldrb	r3, [r7, #7]
 800105a:	4a12      	ldr	r2, [pc, #72]	; (80010a4 <setup_sensors+0x64>)
 800105c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001060:	79fb      	ldrb	r3, [r7, #7]
 8001062:	4911      	ldr	r1, [pc, #68]	; (80010a8 <setup_sensors+0x68>)
 8001064:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001068:	4619      	mov	r1, r3
 800106a:	4610      	mov	r0, r2
 800106c:	f7ff ffc8 	bl	8001000 <pin_set_output>
    HAL_GPIO_WritePin(gpio_buf[i], gpio_pin_buf[i], 1);
 8001070:	79fb      	ldrb	r3, [r7, #7]
 8001072:	4a0c      	ldr	r2, [pc, #48]	; (80010a4 <setup_sensors+0x64>)
 8001074:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001078:	79fb      	ldrb	r3, [r7, #7]
 800107a:	4a0b      	ldr	r2, [pc, #44]	; (80010a8 <setup_sensors+0x68>)
 800107c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001080:	2201      	movs	r2, #1
 8001082:	4619      	mov	r1, r3
 8001084:	f001 ff32 	bl	8002eec <HAL_GPIO_WritePin>
  for (uint8_t i = 0; i < 6; ++i) {
 8001088:	79fb      	ldrb	r3, [r7, #7]
 800108a:	3301      	adds	r3, #1
 800108c:	71fb      	strb	r3, [r7, #7]
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	2b05      	cmp	r3, #5
 8001092:	d9db      	bls.n	800104c <setup_sensors+0xc>
  }
}
 8001094:	bf00      	nop
 8001096:	bf00      	nop
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	2000048c 	.word	0x2000048c
 80010a4:	20000000 	.word	0x20000000
 80010a8:	20000018 	.word	0x20000018

080010ac <set_sensors_input>:

void set_sensors_input(void) {
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < 6; ++i) {
 80010b2:	2300      	movs	r3, #0
 80010b4:	71fb      	strb	r3, [r7, #7]
 80010b6:	e00e      	b.n	80010d6 <set_sensors_input+0x2a>
    pin_set_input(gpio_buf[i], gpio_pin_buf[i]);
 80010b8:	79fb      	ldrb	r3, [r7, #7]
 80010ba:	4a0b      	ldr	r2, [pc, #44]	; (80010e8 <set_sensors_input+0x3c>)
 80010bc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80010c0:	79fb      	ldrb	r3, [r7, #7]
 80010c2:	490a      	ldr	r1, [pc, #40]	; (80010ec <set_sensors_input+0x40>)
 80010c4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80010c8:	4619      	mov	r1, r3
 80010ca:	4610      	mov	r0, r2
 80010cc:	f7ff ff78 	bl	8000fc0 <pin_set_input>
  for (uint8_t i = 0; i < 6; ++i) {
 80010d0:	79fb      	ldrb	r3, [r7, #7]
 80010d2:	3301      	adds	r3, #1
 80010d4:	71fb      	strb	r3, [r7, #7]
 80010d6:	79fb      	ldrb	r3, [r7, #7]
 80010d8:	2b05      	cmp	r3, #5
 80010da:	d9ed      	bls.n	80010b8 <set_sensors_input+0xc>
  }
}
 80010dc:	bf00      	nop
 80010de:	bf00      	nop
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	20000000 	.word	0x20000000
 80010ec:	20000018 	.word	0x20000018

080010f0 <read_reflectance_sensors>:

void read_reflectance_sensors(void) {
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af00      	add	r7, sp, #0
  setup_sensors();
 80010f6:	f7ff ffa3 	bl	8001040 <setup_sensors>
  HAL_Delay(1);
 80010fa:	2001      	movs	r0, #1
 80010fc:	f001 fc42 	bl	8002984 <HAL_Delay>
  __HAL_RCC_TIM5_CLK_ENABLE();
 8001100:	4b30      	ldr	r3, [pc, #192]	; (80011c4 <read_reflectance_sensors+0xd4>)
 8001102:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001104:	4a2f      	ldr	r2, [pc, #188]	; (80011c4 <read_reflectance_sensors+0xd4>)
 8001106:	f043 0308 	orr.w	r3, r3, #8
 800110a:	6593      	str	r3, [r2, #88]	; 0x58
 800110c:	4b2d      	ldr	r3, [pc, #180]	; (80011c4 <read_reflectance_sensors+0xd4>)
 800110e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001110:	f003 0308 	and.w	r3, r3, #8
 8001114:	603b      	str	r3, [r7, #0]
 8001116:	683b      	ldr	r3, [r7, #0]
  TIM5->PSC = 0;
 8001118:	4b2b      	ldr	r3, [pc, #172]	; (80011c8 <read_reflectance_sensors+0xd8>)
 800111a:	2200      	movs	r2, #0
 800111c:	629a      	str	r2, [r3, #40]	; 0x28
  TIM5->CR1 = 1;
 800111e:	4b2a      	ldr	r3, [pc, #168]	; (80011c8 <read_reflectance_sensors+0xd8>)
 8001120:	2201      	movs	r2, #1
 8001122:	601a      	str	r2, [r3, #0]
  uint32_t start_time = TIM5->CNT;
 8001124:	4b28      	ldr	r3, [pc, #160]	; (80011c8 <read_reflectance_sensors+0xd8>)
 8001126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001128:	60bb      	str	r3, [r7, #8]
  uint16_t time = 0;
 800112a:	2300      	movs	r3, #0
 800112c:	81fb      	strh	r3, [r7, #14]
  set_sensors_input();
 800112e:	f7ff ffbd 	bl	80010ac <set_sensors_input>
  while (time < timeout) {
 8001132:	e038      	b.n	80011a6 <read_reflectance_sensors+0xb6>
    time = TIM5->CNT - start_time;
 8001134:	4b24      	ldr	r3, [pc, #144]	; (80011c8 <read_reflectance_sensors+0xd8>)
 8001136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001138:	b29a      	uxth	r2, r3
 800113a:	68bb      	ldr	r3, [r7, #8]
 800113c:	b29b      	uxth	r3, r3
 800113e:	1ad3      	subs	r3, r2, r3
 8001140:	81fb      	strh	r3, [r7, #14]
    for (uint8_t i = 0; i < 6; ++i) {
 8001142:	2300      	movs	r3, #0
 8001144:	737b      	strb	r3, [r7, #13]
 8001146:	e02b      	b.n	80011a0 <read_reflectance_sensors+0xb0>
    	GPIO_PinState p = HAL_GPIO_ReadPin(gpio_buf[i], gpio_pin_buf[i]);
 8001148:	7b7b      	ldrb	r3, [r7, #13]
 800114a:	4a20      	ldr	r2, [pc, #128]	; (80011cc <read_reflectance_sensors+0xdc>)
 800114c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001150:	7b7b      	ldrb	r3, [r7, #13]
 8001152:	491f      	ldr	r1, [pc, #124]	; (80011d0 <read_reflectance_sensors+0xe0>)
 8001154:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001158:	4619      	mov	r1, r3
 800115a:	4610      	mov	r0, r2
 800115c:	f001 feae 	bl	8002ebc <HAL_GPIO_ReadPin>
 8001160:	4603      	mov	r3, r0
 8001162:	71fb      	strb	r3, [r7, #7]
      if ((HAL_GPIO_ReadPin(gpio_buf[i], gpio_pin_buf[i]) == 0) && (time < sensor_buf[i])) {
 8001164:	7b7b      	ldrb	r3, [r7, #13]
 8001166:	4a19      	ldr	r2, [pc, #100]	; (80011cc <read_reflectance_sensors+0xdc>)
 8001168:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800116c:	7b7b      	ldrb	r3, [r7, #13]
 800116e:	4918      	ldr	r1, [pc, #96]	; (80011d0 <read_reflectance_sensors+0xe0>)
 8001170:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001174:	4619      	mov	r1, r3
 8001176:	4610      	mov	r0, r2
 8001178:	f001 fea0 	bl	8002ebc <HAL_GPIO_ReadPin>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d10b      	bne.n	800119a <read_reflectance_sensors+0xaa>
 8001182:	7b7b      	ldrb	r3, [r7, #13]
 8001184:	4a13      	ldr	r2, [pc, #76]	; (80011d4 <read_reflectance_sensors+0xe4>)
 8001186:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800118a:	89fa      	ldrh	r2, [r7, #14]
 800118c:	429a      	cmp	r2, r3
 800118e:	d204      	bcs.n	800119a <read_reflectance_sensors+0xaa>
        sensor_buf[i] = time;
 8001190:	7b7b      	ldrb	r3, [r7, #13]
 8001192:	4910      	ldr	r1, [pc, #64]	; (80011d4 <read_reflectance_sensors+0xe4>)
 8001194:	89fa      	ldrh	r2, [r7, #14]
 8001196:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    for (uint8_t i = 0; i < 6; ++i) {
 800119a:	7b7b      	ldrb	r3, [r7, #13]
 800119c:	3301      	adds	r3, #1
 800119e:	737b      	strb	r3, [r7, #13]
 80011a0:	7b7b      	ldrb	r3, [r7, #13]
 80011a2:	2b05      	cmp	r3, #5
 80011a4:	d9d0      	bls.n	8001148 <read_reflectance_sensors+0x58>
  while (time < timeout) {
 80011a6:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80011aa:	89fb      	ldrh	r3, [r7, #14]
 80011ac:	4293      	cmp	r3, r2
 80011ae:	d3c1      	bcc.n	8001134 <read_reflectance_sensors+0x44>
      }
    }
  }
  TIM5->CR1 = 0;
 80011b0:	4b05      	ldr	r3, [pc, #20]	; (80011c8 <read_reflectance_sensors+0xd8>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	601a      	str	r2, [r3, #0]
  TIM5->CNT = 0;
 80011b6:	4b04      	ldr	r3, [pc, #16]	; (80011c8 <read_reflectance_sensors+0xd8>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	625a      	str	r2, [r3, #36]	; 0x24
}
 80011bc:	bf00      	nop
 80011be:	3710      	adds	r7, #16
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	40021000 	.word	0x40021000
 80011c8:	40000c00 	.word	0x40000c00
 80011cc:	20000000 	.word	0x20000000
 80011d0:	20000018 	.word	0x20000018
 80011d4:	2000048c 	.word	0x2000048c

080011d8 <read_position>:

uint16_t read_position(void) {
 80011d8:	b580      	push	{r7, lr}
 80011da:	b084      	sub	sp, #16
 80011dc:	af00      	add	r7, sp, #0
  int on_line = 0;
 80011de:	2300      	movs	r3, #0
 80011e0:	60fb      	str	r3, [r7, #12]
  uint32_t avg = 0;
 80011e2:	2300      	movs	r3, #0
 80011e4:	60bb      	str	r3, [r7, #8]
  uint16_t sum = 0;
 80011e6:	2300      	movs	r3, #0
 80011e8:	80fb      	strh	r3, [r7, #6]
  read_reflectance_sensors();
 80011ea:	f7ff ff81 	bl	80010f0 <read_reflectance_sensors>
  for (uint8_t i = 0; i < 6; ++i) {
 80011ee:	2300      	movs	r3, #0
 80011f0:	717b      	strb	r3, [r7, #5]
 80011f2:	e01e      	b.n	8001232 <read_position+0x5a>
    uint16_t val = sensor_buf[i];
 80011f4:	797b      	ldrb	r3, [r7, #5]
 80011f6:	4a1f      	ldr	r2, [pc, #124]	; (8001274 <read_position+0x9c>)
 80011f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011fc:	807b      	strh	r3, [r7, #2]
    if (val > 200) {
 80011fe:	887b      	ldrh	r3, [r7, #2]
 8001200:	2bc8      	cmp	r3, #200	; 0xc8
 8001202:	d901      	bls.n	8001208 <read_position+0x30>
      on_line = 1;
 8001204:	2301      	movs	r3, #1
 8001206:	60fb      	str	r3, [r7, #12]
    }
    if (val > 50) {
 8001208:	887b      	ldrh	r3, [r7, #2]
 800120a:	2b32      	cmp	r3, #50	; 0x32
 800120c:	d90e      	bls.n	800122c <read_position+0x54>
      avg += (uint32_t)val * (i * 1000);
 800120e:	887b      	ldrh	r3, [r7, #2]
 8001210:	797a      	ldrb	r2, [r7, #5]
 8001212:	fb02 f303 	mul.w	r3, r2, r3
 8001216:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800121a:	fb02 f303 	mul.w	r3, r2, r3
 800121e:	68ba      	ldr	r2, [r7, #8]
 8001220:	4413      	add	r3, r2
 8001222:	60bb      	str	r3, [r7, #8]
      sum += val;
 8001224:	88fa      	ldrh	r2, [r7, #6]
 8001226:	887b      	ldrh	r3, [r7, #2]
 8001228:	4413      	add	r3, r2
 800122a:	80fb      	strh	r3, [r7, #6]
  for (uint8_t i = 0; i < 6; ++i) {
 800122c:	797b      	ldrb	r3, [r7, #5]
 800122e:	3301      	adds	r3, #1
 8001230:	717b      	strb	r3, [r7, #5]
 8001232:	797b      	ldrb	r3, [r7, #5]
 8001234:	2b05      	cmp	r3, #5
 8001236:	d9dd      	bls.n	80011f4 <read_position+0x1c>
    }
  }
  if (on_line == 0) {
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d10a      	bne.n	8001254 <read_position+0x7c>
    if (last_position_read < 2500) {
 800123e:	4b0e      	ldr	r3, [pc, #56]	; (8001278 <read_position+0xa0>)
 8001240:	881b      	ldrh	r3, [r3, #0]
 8001242:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8001246:	4293      	cmp	r3, r2
 8001248:	d801      	bhi.n	800124e <read_position+0x76>
      return 0;
 800124a:	2300      	movs	r3, #0
 800124c:	e00d      	b.n	800126a <read_position+0x92>
    }
    else {
      return 5000;
 800124e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001252:	e00a      	b.n	800126a <read_position+0x92>
    }
  }
  last_position_read = avg / sum - 200;
 8001254:	88fb      	ldrh	r3, [r7, #6]
 8001256:	68ba      	ldr	r2, [r7, #8]
 8001258:	fbb2 f3f3 	udiv	r3, r2, r3
 800125c:	b29b      	uxth	r3, r3
 800125e:	3bc8      	subs	r3, #200	; 0xc8
 8001260:	b29a      	uxth	r2, r3
 8001262:	4b05      	ldr	r3, [pc, #20]	; (8001278 <read_position+0xa0>)
 8001264:	801a      	strh	r2, [r3, #0]
  return last_position_read;
 8001266:	4b04      	ldr	r3, [pc, #16]	; (8001278 <read_position+0xa0>)
 8001268:	881b      	ldrh	r3, [r3, #0]
}
 800126a:	4618      	mov	r0, r3
 800126c:	3710      	adds	r7, #16
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	2000048c 	.word	0x2000048c
 8001278:	2000021c 	.word	0x2000021c

0800127c <follow_line_big_robot>:

void follow_line_big_robot() {
 800127c:	b590      	push	{r4, r7, lr}
 800127e:	b085      	sub	sp, #20
 8001280:	af00      	add	r7, sp, #0
   * PF15
   * PD8
   * PD9
   * PE8
   * */
  int error = CENTER_POS - (int)read_position();
 8001282:	f640 14c4 	movw	r4, #2500	; 0x9c4
 8001286:	f7ff ffa7 	bl	80011d8 <read_position>
 800128a:	4603      	mov	r3, r0
 800128c:	1ae3      	subs	r3, r4, r3
 800128e:	607b      	str	r3, [r7, #4]

  int left_motor_speed = BASE_SPEED;
 8001290:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001294:	60fb      	str	r3, [r7, #12]
  int right_motor_speed = BASE_SPEED;
 8001296:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800129a:	60bb      	str	r3, [r7, #8]

  if (error > 400) {
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80012a2:	dd06      	ble.n	80012b2 <follow_line_big_robot+0x36>
    turn_motors(712, 142, 'r');
 80012a4:	2272      	movs	r2, #114	; 0x72
 80012a6:	218e      	movs	r1, #142	; 0x8e
 80012a8:	f44f 7032 	mov.w	r0, #712	; 0x2c8
 80012ac:	f7ff fe3c 	bl	8000f28 <turn_motors>
 80012b0:	e009      	b.n	80012c6 <follow_line_big_robot+0x4a>
  }
  else if (error < -400) {
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	f513 7fc8 	cmn.w	r3, #400	; 0x190
 80012b8:	da05      	bge.n	80012c6 <follow_line_big_robot+0x4a>
    turn_motors(142, 712, 'l');
 80012ba:	226c      	movs	r2, #108	; 0x6c
 80012bc:	f44f 7132 	mov.w	r1, #712	; 0x2c8
 80012c0:	208e      	movs	r0, #142	; 0x8e
 80012c2:	f7ff fe31 	bl	8000f28 <turn_motors>
  }
  if (error > 250) {
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	2bfa      	cmp	r3, #250	; 0xfa
 80012ca:	dd06      	ble.n	80012da <follow_line_big_robot+0x5e>
    turn_motors(427, 142, 'r');
 80012cc:	2272      	movs	r2, #114	; 0x72
 80012ce:	218e      	movs	r1, #142	; 0x8e
 80012d0:	f240 10ab 	movw	r0, #427	; 0x1ab
 80012d4:	f7ff fe28 	bl	8000f28 <turn_motors>
      left_motor_speed += 142;
      right_motor_speed -= 142;
    }
    set_motors(left_motor_speed, right_motor_speed);
  }
}
 80012d8:	e022      	b.n	8001320 <follow_line_big_robot+0xa4>
  else if (error < -250) {
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	f113 0ffa 	cmn.w	r3, #250	; 0xfa
 80012e0:	da06      	bge.n	80012f0 <follow_line_big_robot+0x74>
    turn_motors(142, 427, 'l');
 80012e2:	226c      	movs	r2, #108	; 0x6c
 80012e4:	f240 11ab 	movw	r1, #427	; 0x1ab
 80012e8:	208e      	movs	r0, #142	; 0x8e
 80012ea:	f7ff fe1d 	bl	8000f28 <turn_motors>
}
 80012ee:	e017      	b.n	8001320 <follow_line_big_robot+0xa4>
    if (error < -150) {
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	f113 0f96 	cmn.w	r3, #150	; 0x96
 80012f6:	da06      	bge.n	8001306 <follow_line_big_robot+0x8a>
      right_motor_speed += 142;
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	338e      	adds	r3, #142	; 0x8e
 80012fc:	60bb      	str	r3, [r7, #8]
      left_motor_speed -= 142;
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	3b8e      	subs	r3, #142	; 0x8e
 8001302:	60fb      	str	r3, [r7, #12]
 8001304:	e008      	b.n	8001318 <follow_line_big_robot+0x9c>
    else if (error > 150) {
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2b96      	cmp	r3, #150	; 0x96
 800130a:	dd05      	ble.n	8001318 <follow_line_big_robot+0x9c>
      left_motor_speed += 142;
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	338e      	adds	r3, #142	; 0x8e
 8001310:	60fb      	str	r3, [r7, #12]
      right_motor_speed -= 142;
 8001312:	68bb      	ldr	r3, [r7, #8]
 8001314:	3b8e      	subs	r3, #142	; 0x8e
 8001316:	60bb      	str	r3, [r7, #8]
    set_motors(left_motor_speed, right_motor_speed);
 8001318:	68b9      	ldr	r1, [r7, #8]
 800131a:	68f8      	ldr	r0, [r7, #12]
 800131c:	f7ff fdd8 	bl	8000ed0 <set_motors>
}
 8001320:	bf00      	nop
 8001322:	3714      	adds	r7, #20
 8001324:	46bd      	mov	sp, r7
 8001326:	bd90      	pop	{r4, r7, pc}

08001328 <lineFollowingMode>:

void lineFollowingMode(){
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
	while(1) {
		follow_line_big_robot();
 800132e:	f7ff ffa5 	bl	800127c <follow_line_big_robot>
		GPIO_PinState button = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 8001332:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001336:	4813      	ldr	r0, [pc, #76]	; (8001384 <lineFollowingMode+0x5c>)
 8001338:	f001 fdc0 	bl	8002ebc <HAL_GPIO_ReadPin>
 800133c:	4603      	mov	r3, r0
 800133e:	71fb      	strb	r3, [r7, #7]
		if (button == 1) {
 8001340:	79fb      	ldrb	r3, [r7, #7]
 8001342:	2b01      	cmp	r3, #1
 8001344:	d1f3      	bne.n	800132e <lineFollowingMode+0x6>
			// right
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4,  0);	// PA4
 8001346:	2200      	movs	r2, #0
 8001348:	2110      	movs	r1, #16
 800134a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800134e:	f001 fdcd 	bl	8002eec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4,  0);	// PB4
 8001352:	2200      	movs	r2, #0
 8001354:	2110      	movs	r1, #16
 8001356:	480c      	ldr	r0, [pc, #48]	; (8001388 <lineFollowingMode+0x60>)
 8001358:	f001 fdc8 	bl	8002eec <HAL_GPIO_WritePin>
			// left
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3,  0);	// PB3
 800135c:	2200      	movs	r2, #0
 800135e:	2108      	movs	r1, #8
 8001360:	4809      	ldr	r0, [pc, #36]	; (8001388 <lineFollowingMode+0x60>)
 8001362:	f001 fdc3 	bl	8002eec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5,  0);	// PB5
 8001366:	2200      	movs	r2, #0
 8001368:	2120      	movs	r1, #32
 800136a:	4807      	ldr	r0, [pc, #28]	; (8001388 <lineFollowingMode+0x60>)
 800136c:	f001 fdbe 	bl	8002eec <HAL_GPIO_WritePin>
			HAL_Delay(500);
 8001370:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001374:	f001 fb06 	bl	8002984 <HAL_Delay>
			break;
 8001378:	bf00      	nop
		}
	}
}
 800137a:	bf00      	nop
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	48000800 	.word	0x48000800
 8001388:	48000400 	.word	0x48000400

0800138c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b08e      	sub	sp, #56	; 0x38
 8001390:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001392:	f001 fa82 	bl	800289a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001396:	f000 f903 	bl	80015a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800139a:	f000 fc61 	bl	8001c60 <MX_GPIO_Init>
  MX_TIM2_Init();
 800139e:	f000 fa87 	bl	80018b0 <MX_TIM2_Init>
  MX_TIM1_Init();
 80013a2:	f000 f9cd 	bl	8001740 <MX_TIM1_Init>
  MX_I2C1_Init();
 80013a6:	f000 f941 	bl	800162c <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 80013aa:	f000 f97d 	bl	80016a8 <MX_LPUART1_UART_Init>
  MX_TIM3_Init();
 80013ae:	f000 faf5 	bl	800199c <MX_TIM3_Init>
  MX_TIM4_Init();
 80013b2:	f000 fb6b 	bl	8001a8c <MX_TIM4_Init>
  MX_TIM5_Init();
 80013b6:	f000 fbe1 	bl	8001b7c <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  // I2C initialization
  // enter normal mode
  uint8_t buf_mode[10]= {AMG88xx_PCTL, AMG88xx_NORMAL_MODE};
 80013ba:	2300      	movs	r3, #0
 80013bc:	627b      	str	r3, [r7, #36]	; 0x24
 80013be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013c2:	2200      	movs	r2, #0
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	809a      	strh	r2, [r3, #4]
  ret = HAL_I2C_Master_Transmit(&hi2c1, SAD_W_M, &buf_mode[0], 2, 1000);
 80013c8:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80013cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013d0:	9300      	str	r3, [sp, #0]
 80013d2:	2302      	movs	r3, #2
 80013d4:	21d2      	movs	r1, #210	; 0xd2
 80013d6:	4869      	ldr	r0, [pc, #420]	; (800157c <main+0x1f0>)
 80013d8:	f001 fe30 	bl	800303c <HAL_I2C_Master_Transmit>
 80013dc:	4603      	mov	r3, r0
 80013de:	461a      	mov	r2, r3
 80013e0:	4b67      	ldr	r3, [pc, #412]	; (8001580 <main+0x1f4>)
 80013e2:	701a      	strb	r2, [r3, #0]
  ret = HAL_I2C_Master_Receive(&hi2c1, SAD_R_M, &buf_mode[0], 1, 1000);
 80013e4:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80013e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013ec:	9300      	str	r3, [sp, #0]
 80013ee:	2301      	movs	r3, #1
 80013f0:	21d3      	movs	r1, #211	; 0xd3
 80013f2:	4862      	ldr	r0, [pc, #392]	; (800157c <main+0x1f0>)
 80013f4:	f001 ff16 	bl	8003224 <HAL_I2C_Master_Receive>
 80013f8:	4603      	mov	r3, r0
 80013fa:	461a      	mov	r2, r3
 80013fc:	4b60      	ldr	r3, [pc, #384]	; (8001580 <main+0x1f4>)
 80013fe:	701a      	strb	r2, [r3, #0]

  // software reset
  uint8_t buf_rst[10]= {AMG88xx_RST, AMG88xx_INITIAL_RESET};
 8001400:	f643 7301 	movw	r3, #16129	; 0x3f01
 8001404:	61bb      	str	r3, [r7, #24]
 8001406:	f107 031c 	add.w	r3, r7, #28
 800140a:	2200      	movs	r2, #0
 800140c:	601a      	str	r2, [r3, #0]
 800140e:	809a      	strh	r2, [r3, #4]
  ret = HAL_I2C_Master_Transmit(&hi2c1, SAD_W_M, &buf_rst[0], 2, 1000);
 8001410:	f107 0218 	add.w	r2, r7, #24
 8001414:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001418:	9300      	str	r3, [sp, #0]
 800141a:	2302      	movs	r3, #2
 800141c:	21d2      	movs	r1, #210	; 0xd2
 800141e:	4857      	ldr	r0, [pc, #348]	; (800157c <main+0x1f0>)
 8001420:	f001 fe0c 	bl	800303c <HAL_I2C_Master_Transmit>
 8001424:	4603      	mov	r3, r0
 8001426:	461a      	mov	r2, r3
 8001428:	4b55      	ldr	r3, [pc, #340]	; (8001580 <main+0x1f4>)
 800142a:	701a      	strb	r2, [r3, #0]

  // disable interrupts by default
  uint8_t buf_int[10]= {AMG88xx_INTC, 0};
 800142c:	2303      	movs	r3, #3
 800142e:	60fb      	str	r3, [r7, #12]
 8001430:	f107 0310 	add.w	r3, r7, #16
 8001434:	2200      	movs	r2, #0
 8001436:	601a      	str	r2, [r3, #0]
 8001438:	809a      	strh	r2, [r3, #4]
  ret = HAL_I2C_Master_Transmit(&hi2c1, SAD_W_M, &buf_int[0], 2, 1000);
 800143a:	f107 020c 	add.w	r2, r7, #12
 800143e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001442:	9300      	str	r3, [sp, #0]
 8001444:	2302      	movs	r3, #2
 8001446:	21d2      	movs	r1, #210	; 0xd2
 8001448:	484c      	ldr	r0, [pc, #304]	; (800157c <main+0x1f0>)
 800144a:	f001 fdf7 	bl	800303c <HAL_I2C_Master_Transmit>
 800144e:	4603      	mov	r3, r0
 8001450:	461a      	mov	r2, r3
 8001452:	4b4b      	ldr	r3, [pc, #300]	; (8001580 <main+0x1f4>)
 8001454:	701a      	strb	r2, [r3, #0]
  ret = HAL_I2C_Master_Receive(&hi2c1, SAD_R_M, &buf_int[0], 1, 1000);
 8001456:	f107 020c 	add.w	r2, r7, #12
 800145a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800145e:	9300      	str	r3, [sp, #0]
 8001460:	2301      	movs	r3, #1
 8001462:	21d3      	movs	r1, #211	; 0xd3
 8001464:	4845      	ldr	r0, [pc, #276]	; (800157c <main+0x1f0>)
 8001466:	f001 fedd 	bl	8003224 <HAL_I2C_Master_Receive>
 800146a:	4603      	mov	r3, r0
 800146c:	461a      	mov	r2, r3
 800146e:	4b44      	ldr	r3, [pc, #272]	; (8001580 <main+0x1f4>)
 8001470:	701a      	strb	r2, [r3, #0]

  // set to 10 FPS
  uint8_t buf_fps[10]= {AMG88xx_FPSC, AMG88xx_FPS_10};
 8001472:	2302      	movs	r3, #2
 8001474:	603b      	str	r3, [r7, #0]
 8001476:	1d3b      	adds	r3, r7, #4
 8001478:	2200      	movs	r2, #0
 800147a:	601a      	str	r2, [r3, #0]
 800147c:	809a      	strh	r2, [r3, #4]
  ret = HAL_I2C_Master_Transmit(&hi2c1, SAD_W_M, &buf_fps[0], 2, 1000);
 800147e:	463a      	mov	r2, r7
 8001480:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001484:	9300      	str	r3, [sp, #0]
 8001486:	2302      	movs	r3, #2
 8001488:	21d2      	movs	r1, #210	; 0xd2
 800148a:	483c      	ldr	r0, [pc, #240]	; (800157c <main+0x1f0>)
 800148c:	f001 fdd6 	bl	800303c <HAL_I2C_Master_Transmit>
 8001490:	4603      	mov	r3, r0
 8001492:	461a      	mov	r2, r3
 8001494:	4b3a      	ldr	r3, [pc, #232]	; (8001580 <main+0x1f4>)
 8001496:	701a      	strb	r2, [r3, #0]
  ret = HAL_I2C_Master_Receive(&hi2c1, SAD_R_M, &buf_fps[0], 1, 1000);
 8001498:	463a      	mov	r2, r7
 800149a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800149e:	9300      	str	r3, [sp, #0]
 80014a0:	2301      	movs	r3, #1
 80014a2:	21d3      	movs	r1, #211	; 0xd3
 80014a4:	4835      	ldr	r0, [pc, #212]	; (800157c <main+0x1f0>)
 80014a6:	f001 febd 	bl	8003224 <HAL_I2C_Master_Receive>
 80014aa:	4603      	mov	r3, r0
 80014ac:	461a      	mov	r2, r3
 80014ae:	4b34      	ldr	r3, [pc, #208]	; (8001580 <main+0x1f4>)
 80014b0:	701a      	strb	r2, [r3, #0]

  HAL_Delay(100);
 80014b2:	2064      	movs	r0, #100	; 0x64
 80014b4:	f001 fa66 	bl	8002984 <HAL_Delay>

  // PWM initialization

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80014b8:	2100      	movs	r1, #0
 80014ba:	4832      	ldr	r0, [pc, #200]	; (8001584 <main+0x1f8>)
 80014bc:	f004 f834 	bl	8005528 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80014c0:	2100      	movs	r1, #0
 80014c2:	4831      	ldr	r0, [pc, #196]	; (8001588 <main+0x1fc>)
 80014c4:	f004 f830 	bl	8005528 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80014c8:	2108      	movs	r1, #8
 80014ca:	4830      	ldr	r0, [pc, #192]	; (800158c <main+0x200>)
 80014cc:	f004 f82c 	bl	8005528 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 80014d0:	210c      	movs	r1, #12
 80014d2:	482f      	ldr	r0, [pc, #188]	; (8001590 <main+0x204>)
 80014d4:	f004 f828 	bl	8005528 <HAL_TIM_PWM_Start>
  // right
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4,  0);	// PA4
 80014d8:	2200      	movs	r2, #0
 80014da:	2110      	movs	r1, #16
 80014dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014e0:	f001 fd04 	bl	8002eec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4,  0);	// PB4
 80014e4:	2200      	movs	r2, #0
 80014e6:	2110      	movs	r1, #16
 80014e8:	482a      	ldr	r0, [pc, #168]	; (8001594 <main+0x208>)
 80014ea:	f001 fcff 	bl	8002eec <HAL_GPIO_WritePin>
  // left
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3,  0);	// PB3
 80014ee:	2200      	movs	r2, #0
 80014f0:	2108      	movs	r1, #8
 80014f2:	4828      	ldr	r0, [pc, #160]	; (8001594 <main+0x208>)
 80014f4:	f001 fcfa 	bl	8002eec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5,  0);	// PB5
 80014f8:	2200      	movs	r2, #0
 80014fa:	2120      	movs	r1, #32
 80014fc:	4825      	ldr	r0, [pc, #148]	; (8001594 <main+0x208>)
 80014fe:	f001 fcf5 	bl	8002eec <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12,  0);	// PB12
 8001502:	2200      	movs	r2, #0
 8001504:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001508:	4822      	ldr	r0, [pc, #136]	; (8001594 <main+0x208>)
 800150a:	f001 fcef 	bl	8002eec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13,  0);	// PB13
 800150e:	2200      	movs	r2, #0
 8001510:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001514:	481f      	ldr	r0, [pc, #124]	; (8001594 <main+0x208>)
 8001516:	f001 fce9 	bl	8002eec <HAL_GPIO_WritePin>
  // wheels
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 600);		// set the new pulse width
 800151a:	4b1a      	ldr	r3, [pc, #104]	; (8001584 <main+0x1f8>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f44f 7216 	mov.w	r2, #600	; 0x258
 8001522:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 600);		// set the new pulse width
 8001524:	4b18      	ldr	r3, [pc, #96]	; (8001588 <main+0x1fc>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f44f 7216 	mov.w	r2, #600	; 0x258
 800152c:	635a      	str	r2, [r3, #52]	; 0x34
  // gun shooting
  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 800);
 800152e:	4b18      	ldr	r3, [pc, #96]	; (8001590 <main+0x204>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001536:	641a      	str	r2, [r3, #64]	; 0x40
  // servo
  current_angle = -15;
 8001538:	4b17      	ldr	r3, [pc, #92]	; (8001598 <main+0x20c>)
 800153a:	f06f 020e 	mvn.w	r2, #14
 800153e:	601a      	str	r2, [r3, #0]
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, (240 - 60) * (current_angle + 90) / 180 + 60);		// set the new pulse width
 8001540:	4b15      	ldr	r3, [pc, #84]	; (8001598 <main+0x20c>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f103 0296 	add.w	r2, r3, #150	; 0x96
 8001548:	4b10      	ldr	r3, [pc, #64]	; (800158c <main+0x200>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	63da      	str	r2, [r3, #60]	; 0x3c

  HAL_Delay(100);
 800154e:	2064      	movs	r0, #100	; 0x64
 8001550:	f001 fa18 	bl	8002984 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  GPIO_PinState button = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 8001554:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001558:	4810      	ldr	r0, [pc, #64]	; (800159c <main+0x210>)
 800155a:	f001 fcaf 	bl	8002ebc <HAL_GPIO_ReadPin>
 800155e:	4603      	mov	r3, r0
 8001560:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	  if (button == 1) {
 8001564:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001568:	2b01      	cmp	r3, #1
 800156a:	d1f3      	bne.n	8001554 <main+0x1c8>
		  HAL_Delay(500);
 800156c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001570:	f001 fa08 	bl	8002984 <HAL_Delay>
		  //
		  //aimMode();
		  lineFollowingMode();
 8001574:	f7ff fed8 	bl	8001328 <lineFollowingMode>
  {
 8001578:	e7ec      	b.n	8001554 <main+0x1c8>
 800157a:	bf00      	nop
 800157c:	20000278 	.word	0x20000278
 8001580:	20000488 	.word	0x20000488
 8001584:	200003f0 	.word	0x200003f0
 8001588:	2000043c 	.word	0x2000043c
 800158c:	20000310 	.word	0x20000310
 8001590:	2000022c 	.word	0x2000022c
 8001594:	48000400 	.word	0x48000400
 8001598:	200003ec 	.word	0x200003ec
 800159c:	48000800 	.word	0x48000800

080015a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b096      	sub	sp, #88	; 0x58
 80015a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015a6:	f107 0314 	add.w	r3, r7, #20
 80015aa:	2244      	movs	r2, #68	; 0x44
 80015ac:	2100      	movs	r1, #0
 80015ae:	4618      	mov	r0, r3
 80015b0:	f006 f888 	bl	80076c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015b4:	463b      	mov	r3, r7
 80015b6:	2200      	movs	r2, #0
 80015b8:	601a      	str	r2, [r3, #0]
 80015ba:	605a      	str	r2, [r3, #4]
 80015bc:	609a      	str	r2, [r3, #8]
 80015be:	60da      	str	r2, [r3, #12]
 80015c0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80015c2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80015c6:	f002 fa53 	bl	8003a70 <HAL_PWREx_ControlVoltageScaling>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80015d0:	f000 fd70 	bl	80020b4 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80015d4:	2310      	movs	r3, #16
 80015d6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80015d8:	2301      	movs	r3, #1
 80015da:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80015dc:	2300      	movs	r3, #0
 80015de:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_2;
 80015e0:	2320      	movs	r3, #32
 80015e2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80015e4:	2300      	movs	r3, #0
 80015e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015e8:	f107 0314 	add.w	r3, r7, #20
 80015ec:	4618      	mov	r0, r3
 80015ee:	f002 faf3 	bl	8003bd8 <HAL_RCC_OscConfig>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80015f8:	f000 fd5c 	bl	80020b4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015fc:	230f      	movs	r3, #15
 80015fe:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001600:	2300      	movs	r3, #0
 8001602:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001604:	2300      	movs	r3, #0
 8001606:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001608:	2300      	movs	r3, #0
 800160a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800160c:	2300      	movs	r3, #0
 800160e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001610:	463b      	mov	r3, r7
 8001612:	2100      	movs	r1, #0
 8001614:	4618      	mov	r0, r3
 8001616:	f002 ff05 	bl	8004424 <HAL_RCC_ClockConfig>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001620:	f000 fd48 	bl	80020b4 <Error_Handler>
  }
}
 8001624:	bf00      	nop
 8001626:	3758      	adds	r7, #88	; 0x58
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}

0800162c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001630:	4b1b      	ldr	r3, [pc, #108]	; (80016a0 <MX_I2C1_Init+0x74>)
 8001632:	4a1c      	ldr	r2, [pc, #112]	; (80016a4 <MX_I2C1_Init+0x78>)
 8001634:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000000;
 8001636:	4b1a      	ldr	r3, [pc, #104]	; (80016a0 <MX_I2C1_Init+0x74>)
 8001638:	2200      	movs	r2, #0
 800163a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800163c:	4b18      	ldr	r3, [pc, #96]	; (80016a0 <MX_I2C1_Init+0x74>)
 800163e:	2200      	movs	r2, #0
 8001640:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001642:	4b17      	ldr	r3, [pc, #92]	; (80016a0 <MX_I2C1_Init+0x74>)
 8001644:	2201      	movs	r2, #1
 8001646:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001648:	4b15      	ldr	r3, [pc, #84]	; (80016a0 <MX_I2C1_Init+0x74>)
 800164a:	2200      	movs	r2, #0
 800164c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800164e:	4b14      	ldr	r3, [pc, #80]	; (80016a0 <MX_I2C1_Init+0x74>)
 8001650:	2200      	movs	r2, #0
 8001652:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001654:	4b12      	ldr	r3, [pc, #72]	; (80016a0 <MX_I2C1_Init+0x74>)
 8001656:	2200      	movs	r2, #0
 8001658:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800165a:	4b11      	ldr	r3, [pc, #68]	; (80016a0 <MX_I2C1_Init+0x74>)
 800165c:	2200      	movs	r2, #0
 800165e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001660:	4b0f      	ldr	r3, [pc, #60]	; (80016a0 <MX_I2C1_Init+0x74>)
 8001662:	2200      	movs	r2, #0
 8001664:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001666:	480e      	ldr	r0, [pc, #56]	; (80016a0 <MX_I2C1_Init+0x74>)
 8001668:	f001 fc58 	bl	8002f1c <HAL_I2C_Init>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001672:	f000 fd1f 	bl	80020b4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001676:	2100      	movs	r1, #0
 8001678:	4809      	ldr	r0, [pc, #36]	; (80016a0 <MX_I2C1_Init+0x74>)
 800167a:	f002 f941 	bl	8003900 <HAL_I2CEx_ConfigAnalogFilter>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d001      	beq.n	8001688 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001684:	f000 fd16 	bl	80020b4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001688:	2100      	movs	r1, #0
 800168a:	4805      	ldr	r0, [pc, #20]	; (80016a0 <MX_I2C1_Init+0x74>)
 800168c:	f002 f983 	bl	8003996 <HAL_I2CEx_ConfigDigitalFilter>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001696:	f000 fd0d 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800169a:	bf00      	nop
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	20000278 	.word	0x20000278
 80016a4:	40005400 	.word	0x40005400

080016a8 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80016ac:	4b22      	ldr	r3, [pc, #136]	; (8001738 <MX_LPUART1_UART_Init+0x90>)
 80016ae:	4a23      	ldr	r2, [pc, #140]	; (800173c <MX_LPUART1_UART_Init+0x94>)
 80016b0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80016b2:	4b21      	ldr	r3, [pc, #132]	; (8001738 <MX_LPUART1_UART_Init+0x90>)
 80016b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016b8:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016ba:	4b1f      	ldr	r3, [pc, #124]	; (8001738 <MX_LPUART1_UART_Init+0x90>)
 80016bc:	2200      	movs	r2, #0
 80016be:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80016c0:	4b1d      	ldr	r3, [pc, #116]	; (8001738 <MX_LPUART1_UART_Init+0x90>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80016c6:	4b1c      	ldr	r3, [pc, #112]	; (8001738 <MX_LPUART1_UART_Init+0x90>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80016cc:	4b1a      	ldr	r3, [pc, #104]	; (8001738 <MX_LPUART1_UART_Init+0x90>)
 80016ce:	220c      	movs	r2, #12
 80016d0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016d2:	4b19      	ldr	r3, [pc, #100]	; (8001738 <MX_LPUART1_UART_Init+0x90>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016d8:	4b17      	ldr	r3, [pc, #92]	; (8001738 <MX_LPUART1_UART_Init+0x90>)
 80016da:	2200      	movs	r2, #0
 80016dc:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80016de:	4b16      	ldr	r3, [pc, #88]	; (8001738 <MX_LPUART1_UART_Init+0x90>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016e4:	4b14      	ldr	r3, [pc, #80]	; (8001738 <MX_LPUART1_UART_Init+0x90>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80016ea:	4b13      	ldr	r3, [pc, #76]	; (8001738 <MX_LPUART1_UART_Init+0x90>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80016f0:	4811      	ldr	r0, [pc, #68]	; (8001738 <MX_LPUART1_UART_Init+0x90>)
 80016f2:	f005 f955 	bl	80069a0 <HAL_UART_Init>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80016fc:	f000 fcda 	bl	80020b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001700:	2100      	movs	r1, #0
 8001702:	480d      	ldr	r0, [pc, #52]	; (8001738 <MX_LPUART1_UART_Init+0x90>)
 8001704:	f005 feea 	bl	80074dc <HAL_UARTEx_SetTxFifoThreshold>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 800170e:	f000 fcd1 	bl	80020b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001712:	2100      	movs	r1, #0
 8001714:	4808      	ldr	r0, [pc, #32]	; (8001738 <MX_LPUART1_UART_Init+0x90>)
 8001716:	f005 ff1f 	bl	8007558 <HAL_UARTEx_SetRxFifoThreshold>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001720:	f000 fcc8 	bl	80020b4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001724:	4804      	ldr	r0, [pc, #16]	; (8001738 <MX_LPUART1_UART_Init+0x90>)
 8001726:	f005 fea0 	bl	800746a <HAL_UARTEx_DisableFifoMode>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d001      	beq.n	8001734 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001730:	f000 fcc0 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001734:	bf00      	nop
 8001736:	bd80      	pop	{r7, pc}
 8001738:	2000035c 	.word	0x2000035c
 800173c:	40008000 	.word	0x40008000

08001740 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b09a      	sub	sp, #104	; 0x68
 8001744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001746:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800174a:	2200      	movs	r2, #0
 800174c:	601a      	str	r2, [r3, #0]
 800174e:	605a      	str	r2, [r3, #4]
 8001750:	609a      	str	r2, [r3, #8]
 8001752:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001754:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001758:	2200      	movs	r2, #0
 800175a:	601a      	str	r2, [r3, #0]
 800175c:	605a      	str	r2, [r3, #4]
 800175e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001760:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001764:	2200      	movs	r2, #0
 8001766:	601a      	str	r2, [r3, #0]
 8001768:	605a      	str	r2, [r3, #4]
 800176a:	609a      	str	r2, [r3, #8]
 800176c:	60da      	str	r2, [r3, #12]
 800176e:	611a      	str	r2, [r3, #16]
 8001770:	615a      	str	r2, [r3, #20]
 8001772:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001774:	1d3b      	adds	r3, r7, #4
 8001776:	222c      	movs	r2, #44	; 0x2c
 8001778:	2100      	movs	r1, #0
 800177a:	4618      	mov	r0, r3
 800177c:	f005 ffa2 	bl	80076c4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001780:	4b49      	ldr	r3, [pc, #292]	; (80018a8 <MX_TIM1_Init+0x168>)
 8001782:	4a4a      	ldr	r2, [pc, #296]	; (80018ac <MX_TIM1_Init+0x16c>)
 8001784:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 8001786:	4b48      	ldr	r3, [pc, #288]	; (80018a8 <MX_TIM1_Init+0x168>)
 8001788:	2201      	movs	r2, #1
 800178a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800178c:	4b46      	ldr	r3, [pc, #280]	; (80018a8 <MX_TIM1_Init+0x168>)
 800178e:	2200      	movs	r2, #0
 8001790:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001792:	4b45      	ldr	r3, [pc, #276]	; (80018a8 <MX_TIM1_Init+0x168>)
 8001794:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001798:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800179a:	4b43      	ldr	r3, [pc, #268]	; (80018a8 <MX_TIM1_Init+0x168>)
 800179c:	2200      	movs	r2, #0
 800179e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80017a0:	4b41      	ldr	r3, [pc, #260]	; (80018a8 <MX_TIM1_Init+0x168>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017a6:	4b40      	ldr	r3, [pc, #256]	; (80018a8 <MX_TIM1_Init+0x168>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80017ac:	483e      	ldr	r0, [pc, #248]	; (80018a8 <MX_TIM1_Init+0x168>)
 80017ae:	f003 fe03 	bl	80053b8 <HAL_TIM_Base_Init>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80017b8:	f000 fc7c 	bl	80020b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017c0:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80017c2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80017c6:	4619      	mov	r1, r3
 80017c8:	4837      	ldr	r0, [pc, #220]	; (80018a8 <MX_TIM1_Init+0x168>)
 80017ca:	f004 f9c5 	bl	8005b58 <HAL_TIM_ConfigClockSource>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80017d4:	f000 fc6e 	bl	80020b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80017d8:	4833      	ldr	r0, [pc, #204]	; (80018a8 <MX_TIM1_Init+0x168>)
 80017da:	f003 fe44 	bl	8005466 <HAL_TIM_PWM_Init>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d001      	beq.n	80017e8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80017e4:	f000 fc66 	bl	80020b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017e8:	2300      	movs	r3, #0
 80017ea:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80017ec:	2300      	movs	r3, #0
 80017ee:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017f0:	2300      	movs	r3, #0
 80017f2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017f4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80017f8:	4619      	mov	r1, r3
 80017fa:	482b      	ldr	r0, [pc, #172]	; (80018a8 <MX_TIM1_Init+0x168>)
 80017fc:	f004 ffca 	bl	8006794 <HAL_TIMEx_MasterConfigSynchronization>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001806:	f000 fc55 	bl	80020b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800180a:	2360      	movs	r3, #96	; 0x60
 800180c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 800180e:	2300      	movs	r3, #0
 8001810:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001812:	2300      	movs	r3, #0
 8001814:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001816:	2300      	movs	r3, #0
 8001818:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800181a:	2300      	movs	r3, #0
 800181c:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800181e:	2300      	movs	r3, #0
 8001820:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001822:	2300      	movs	r3, #0
 8001824:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001826:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800182a:	2200      	movs	r2, #0
 800182c:	4619      	mov	r1, r3
 800182e:	481e      	ldr	r0, [pc, #120]	; (80018a8 <MX_TIM1_Init+0x168>)
 8001830:	f004 f87e 	bl	8005930 <HAL_TIM_PWM_ConfigChannel>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800183a:	f000 fc3b 	bl	80020b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800183e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001842:	2204      	movs	r2, #4
 8001844:	4619      	mov	r1, r3
 8001846:	4818      	ldr	r0, [pc, #96]	; (80018a8 <MX_TIM1_Init+0x168>)
 8001848:	f004 f872 	bl	8005930 <HAL_TIM_PWM_ConfigChannel>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8001852:	f000 fc2f 	bl	80020b4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001856:	2300      	movs	r3, #0
 8001858:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800185a:	2300      	movs	r3, #0
 800185c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800185e:	2300      	movs	r3, #0
 8001860:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001862:	2300      	movs	r3, #0
 8001864:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001866:	2300      	movs	r3, #0
 8001868:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800186a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800186e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001870:	2300      	movs	r3, #0
 8001872:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001874:	2300      	movs	r3, #0
 8001876:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001878:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800187c:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800187e:	2300      	movs	r3, #0
 8001880:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001882:	2300      	movs	r3, #0
 8001884:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001886:	1d3b      	adds	r3, r7, #4
 8001888:	4619      	mov	r1, r3
 800188a:	4807      	ldr	r0, [pc, #28]	; (80018a8 <MX_TIM1_Init+0x168>)
 800188c:	f005 f80a 	bl	80068a4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d001      	beq.n	800189a <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8001896:	f000 fc0d 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800189a:	4803      	ldr	r0, [pc, #12]	; (80018a8 <MX_TIM1_Init+0x168>)
 800189c:	f000 fe2a 	bl	80024f4 <HAL_TIM_MspPostInit>

}
 80018a0:	bf00      	nop
 80018a2:	3768      	adds	r7, #104	; 0x68
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	200003f0 	.word	0x200003f0
 80018ac:	40012c00 	.word	0x40012c00

080018b0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b08e      	sub	sp, #56	; 0x38
 80018b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018b6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018ba:	2200      	movs	r2, #0
 80018bc:	601a      	str	r2, [r3, #0]
 80018be:	605a      	str	r2, [r3, #4]
 80018c0:	609a      	str	r2, [r3, #8]
 80018c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018c4:	f107 031c 	add.w	r3, r7, #28
 80018c8:	2200      	movs	r2, #0
 80018ca:	601a      	str	r2, [r3, #0]
 80018cc:	605a      	str	r2, [r3, #4]
 80018ce:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018d0:	463b      	mov	r3, r7
 80018d2:	2200      	movs	r2, #0
 80018d4:	601a      	str	r2, [r3, #0]
 80018d6:	605a      	str	r2, [r3, #4]
 80018d8:	609a      	str	r2, [r3, #8]
 80018da:	60da      	str	r2, [r3, #12]
 80018dc:	611a      	str	r2, [r3, #16]
 80018de:	615a      	str	r2, [r3, #20]
 80018e0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018e2:	4b2d      	ldr	r3, [pc, #180]	; (8001998 <MX_TIM2_Init+0xe8>)
 80018e4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80018e8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 80018ea:	4b2b      	ldr	r3, [pc, #172]	; (8001998 <MX_TIM2_Init+0xe8>)
 80018ec:	2201      	movs	r2, #1
 80018ee:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018f0:	4b29      	ldr	r3, [pc, #164]	; (8001998 <MX_TIM2_Init+0xe8>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80018f6:	4b28      	ldr	r3, [pc, #160]	; (8001998 <MX_TIM2_Init+0xe8>)
 80018f8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80018fc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018fe:	4b26      	ldr	r3, [pc, #152]	; (8001998 <MX_TIM2_Init+0xe8>)
 8001900:	2200      	movs	r2, #0
 8001902:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001904:	4b24      	ldr	r3, [pc, #144]	; (8001998 <MX_TIM2_Init+0xe8>)
 8001906:	2200      	movs	r2, #0
 8001908:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800190a:	4823      	ldr	r0, [pc, #140]	; (8001998 <MX_TIM2_Init+0xe8>)
 800190c:	f003 fd54 	bl	80053b8 <HAL_TIM_Base_Init>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001916:	f000 fbcd 	bl	80020b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800191a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800191e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001920:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001924:	4619      	mov	r1, r3
 8001926:	481c      	ldr	r0, [pc, #112]	; (8001998 <MX_TIM2_Init+0xe8>)
 8001928:	f004 f916 	bl	8005b58 <HAL_TIM_ConfigClockSource>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001932:	f000 fbbf 	bl	80020b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001936:	4818      	ldr	r0, [pc, #96]	; (8001998 <MX_TIM2_Init+0xe8>)
 8001938:	f003 fd95 	bl	8005466 <HAL_TIM_PWM_Init>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001942:	f000 fbb7 	bl	80020b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001946:	2300      	movs	r3, #0
 8001948:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800194a:	2300      	movs	r3, #0
 800194c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800194e:	f107 031c 	add.w	r3, r7, #28
 8001952:	4619      	mov	r1, r3
 8001954:	4810      	ldr	r0, [pc, #64]	; (8001998 <MX_TIM2_Init+0xe8>)
 8001956:	f004 ff1d 	bl	8006794 <HAL_TIMEx_MasterConfigSynchronization>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d001      	beq.n	8001964 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001960:	f000 fba8 	bl	80020b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001964:	2360      	movs	r3, #96	; 0x60
 8001966:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001968:	2300      	movs	r3, #0
 800196a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800196c:	2300      	movs	r3, #0
 800196e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001970:	2300      	movs	r3, #0
 8001972:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001974:	463b      	mov	r3, r7
 8001976:	2200      	movs	r2, #0
 8001978:	4619      	mov	r1, r3
 800197a:	4807      	ldr	r0, [pc, #28]	; (8001998 <MX_TIM2_Init+0xe8>)
 800197c:	f003 ffd8 	bl	8005930 <HAL_TIM_PWM_ConfigChannel>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001986:	f000 fb95 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800198a:	4803      	ldr	r0, [pc, #12]	; (8001998 <MX_TIM2_Init+0xe8>)
 800198c:	f000 fdb2 	bl	80024f4 <HAL_TIM_MspPostInit>

}
 8001990:	bf00      	nop
 8001992:	3738      	adds	r7, #56	; 0x38
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	2000043c 	.word	0x2000043c

0800199c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b08e      	sub	sp, #56	; 0x38
 80019a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019a6:	2200      	movs	r2, #0
 80019a8:	601a      	str	r2, [r3, #0]
 80019aa:	605a      	str	r2, [r3, #4]
 80019ac:	609a      	str	r2, [r3, #8]
 80019ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019b0:	f107 031c 	add.w	r3, r7, #28
 80019b4:	2200      	movs	r2, #0
 80019b6:	601a      	str	r2, [r3, #0]
 80019b8:	605a      	str	r2, [r3, #4]
 80019ba:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019bc:	463b      	mov	r3, r7
 80019be:	2200      	movs	r2, #0
 80019c0:	601a      	str	r2, [r3, #0]
 80019c2:	605a      	str	r2, [r3, #4]
 80019c4:	609a      	str	r2, [r3, #8]
 80019c6:	60da      	str	r2, [r3, #12]
 80019c8:	611a      	str	r2, [r3, #16]
 80019ca:	615a      	str	r2, [r3, #20]
 80019cc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80019ce:	4b2d      	ldr	r3, [pc, #180]	; (8001a84 <MX_TIM3_Init+0xe8>)
 80019d0:	4a2d      	ldr	r2, [pc, #180]	; (8001a88 <MX_TIM3_Init+0xec>)
 80019d2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 3;
 80019d4:	4b2b      	ldr	r3, [pc, #172]	; (8001a84 <MX_TIM3_Init+0xe8>)
 80019d6:	2203      	movs	r2, #3
 80019d8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019da:	4b2a      	ldr	r3, [pc, #168]	; (8001a84 <MX_TIM3_Init+0xe8>)
 80019dc:	2200      	movs	r2, #0
 80019de:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1999;
 80019e0:	4b28      	ldr	r3, [pc, #160]	; (8001a84 <MX_TIM3_Init+0xe8>)
 80019e2:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80019e6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019e8:	4b26      	ldr	r3, [pc, #152]	; (8001a84 <MX_TIM3_Init+0xe8>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019ee:	4b25      	ldr	r3, [pc, #148]	; (8001a84 <MX_TIM3_Init+0xe8>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80019f4:	4823      	ldr	r0, [pc, #140]	; (8001a84 <MX_TIM3_Init+0xe8>)
 80019f6:	f003 fcdf 	bl	80053b8 <HAL_TIM_Base_Init>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001a00:	f000 fb58 	bl	80020b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a08:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001a0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a0e:	4619      	mov	r1, r3
 8001a10:	481c      	ldr	r0, [pc, #112]	; (8001a84 <MX_TIM3_Init+0xe8>)
 8001a12:	f004 f8a1 	bl	8005b58 <HAL_TIM_ConfigClockSource>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001a1c:	f000 fb4a 	bl	80020b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001a20:	4818      	ldr	r0, [pc, #96]	; (8001a84 <MX_TIM3_Init+0xe8>)
 8001a22:	f003 fd20 	bl	8005466 <HAL_TIM_PWM_Init>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001a2c:	f000 fb42 	bl	80020b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a30:	2300      	movs	r3, #0
 8001a32:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a34:	2300      	movs	r3, #0
 8001a36:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a38:	f107 031c 	add.w	r3, r7, #28
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	4811      	ldr	r0, [pc, #68]	; (8001a84 <MX_TIM3_Init+0xe8>)
 8001a40:	f004 fea8 	bl	8006794 <HAL_TIMEx_MasterConfigSynchronization>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001a4a:	f000 fb33 	bl	80020b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a4e:	2360      	movs	r3, #96	; 0x60
 8001a50:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 150;
 8001a52:	2396      	movs	r3, #150	; 0x96
 8001a54:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a56:	2300      	movs	r3, #0
 8001a58:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a5e:	463b      	mov	r3, r7
 8001a60:	2208      	movs	r2, #8
 8001a62:	4619      	mov	r1, r3
 8001a64:	4807      	ldr	r0, [pc, #28]	; (8001a84 <MX_TIM3_Init+0xe8>)
 8001a66:	f003 ff63 	bl	8005930 <HAL_TIM_PWM_ConfigChannel>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001a70:	f000 fb20 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001a74:	4803      	ldr	r0, [pc, #12]	; (8001a84 <MX_TIM3_Init+0xe8>)
 8001a76:	f000 fd3d 	bl	80024f4 <HAL_TIM_MspPostInit>

}
 8001a7a:	bf00      	nop
 8001a7c:	3738      	adds	r7, #56	; 0x38
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	20000310 	.word	0x20000310
 8001a88:	40000400 	.word	0x40000400

08001a8c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b08e      	sub	sp, #56	; 0x38
 8001a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a92:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a96:	2200      	movs	r2, #0
 8001a98:	601a      	str	r2, [r3, #0]
 8001a9a:	605a      	str	r2, [r3, #4]
 8001a9c:	609a      	str	r2, [r3, #8]
 8001a9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001aa0:	f107 031c 	add.w	r3, r7, #28
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	605a      	str	r2, [r3, #4]
 8001aaa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001aac:	463b      	mov	r3, r7
 8001aae:	2200      	movs	r2, #0
 8001ab0:	601a      	str	r2, [r3, #0]
 8001ab2:	605a      	str	r2, [r3, #4]
 8001ab4:	609a      	str	r2, [r3, #8]
 8001ab6:	60da      	str	r2, [r3, #12]
 8001ab8:	611a      	str	r2, [r3, #16]
 8001aba:	615a      	str	r2, [r3, #20]
 8001abc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001abe:	4b2d      	ldr	r3, [pc, #180]	; (8001b74 <MX_TIM4_Init+0xe8>)
 8001ac0:	4a2d      	ldr	r2, [pc, #180]	; (8001b78 <MX_TIM4_Init+0xec>)
 8001ac2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1;
 8001ac4:	4b2b      	ldr	r3, [pc, #172]	; (8001b74 <MX_TIM4_Init+0xe8>)
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aca:	4b2a      	ldr	r3, [pc, #168]	; (8001b74 <MX_TIM4_Init+0xe8>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8001ad0:	4b28      	ldr	r3, [pc, #160]	; (8001b74 <MX_TIM4_Init+0xe8>)
 8001ad2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001ad6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ad8:	4b26      	ldr	r3, [pc, #152]	; (8001b74 <MX_TIM4_Init+0xe8>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ade:	4b25      	ldr	r3, [pc, #148]	; (8001b74 <MX_TIM4_Init+0xe8>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001ae4:	4823      	ldr	r0, [pc, #140]	; (8001b74 <MX_TIM4_Init+0xe8>)
 8001ae6:	f003 fc67 	bl	80053b8 <HAL_TIM_Base_Init>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d001      	beq.n	8001af4 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001af0:	f000 fae0 	bl	80020b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001af4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001af8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001afa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001afe:	4619      	mov	r1, r3
 8001b00:	481c      	ldr	r0, [pc, #112]	; (8001b74 <MX_TIM4_Init+0xe8>)
 8001b02:	f004 f829 	bl	8005b58 <HAL_TIM_ConfigClockSource>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d001      	beq.n	8001b10 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8001b0c:	f000 fad2 	bl	80020b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001b10:	4818      	ldr	r0, [pc, #96]	; (8001b74 <MX_TIM4_Init+0xe8>)
 8001b12:	f003 fca8 	bl	8005466 <HAL_TIM_PWM_Init>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d001      	beq.n	8001b20 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8001b1c:	f000 faca 	bl	80020b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b20:	2300      	movs	r3, #0
 8001b22:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b24:	2300      	movs	r3, #0
 8001b26:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001b28:	f107 031c 	add.w	r3, r7, #28
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	4811      	ldr	r0, [pc, #68]	; (8001b74 <MX_TIM4_Init+0xe8>)
 8001b30:	f004 fe30 	bl	8006794 <HAL_TIMEx_MasterConfigSynchronization>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8001b3a:	f000 fabb 	bl	80020b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b3e:	2360      	movs	r3, #96	; 0x60
 8001b40:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001b42:	2300      	movs	r3, #0
 8001b44:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b46:	2300      	movs	r3, #0
 8001b48:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001b4e:	463b      	mov	r3, r7
 8001b50:	220c      	movs	r2, #12
 8001b52:	4619      	mov	r1, r3
 8001b54:	4807      	ldr	r0, [pc, #28]	; (8001b74 <MX_TIM4_Init+0xe8>)
 8001b56:	f003 feeb 	bl	8005930 <HAL_TIM_PWM_ConfigChannel>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d001      	beq.n	8001b64 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8001b60:	f000 faa8 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001b64:	4803      	ldr	r0, [pc, #12]	; (8001b74 <MX_TIM4_Init+0xe8>)
 8001b66:	f000 fcc5 	bl	80024f4 <HAL_TIM_MspPostInit>

}
 8001b6a:	bf00      	nop
 8001b6c:	3738      	adds	r7, #56	; 0x38
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	2000022c 	.word	0x2000022c
 8001b78:	40000800 	.word	0x40000800

08001b7c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b08c      	sub	sp, #48	; 0x30
 8001b80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b82:	f107 0320 	add.w	r3, r7, #32
 8001b86:	2200      	movs	r2, #0
 8001b88:	601a      	str	r2, [r3, #0]
 8001b8a:	605a      	str	r2, [r3, #4]
 8001b8c:	609a      	str	r2, [r3, #8]
 8001b8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b90:	f107 0314 	add.w	r3, r7, #20
 8001b94:	2200      	movs	r2, #0
 8001b96:	601a      	str	r2, [r3, #0]
 8001b98:	605a      	str	r2, [r3, #4]
 8001b9a:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001b9c:	1d3b      	adds	r3, r7, #4
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	601a      	str	r2, [r3, #0]
 8001ba2:	605a      	str	r2, [r3, #4]
 8001ba4:	609a      	str	r2, [r3, #8]
 8001ba6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001ba8:	4b2b      	ldr	r3, [pc, #172]	; (8001c58 <MX_TIM5_Init+0xdc>)
 8001baa:	4a2c      	ldr	r2, [pc, #176]	; (8001c5c <MX_TIM5_Init+0xe0>)
 8001bac:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001bae:	4b2a      	ldr	r3, [pc, #168]	; (8001c58 <MX_TIM5_Init+0xdc>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bb4:	4b28      	ldr	r3, [pc, #160]	; (8001c58 <MX_TIM5_Init+0xdc>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001bba:	4b27      	ldr	r3, [pc, #156]	; (8001c58 <MX_TIM5_Init+0xdc>)
 8001bbc:	f04f 32ff 	mov.w	r2, #4294967295
 8001bc0:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bc2:	4b25      	ldr	r3, [pc, #148]	; (8001c58 <MX_TIM5_Init+0xdc>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bc8:	4b23      	ldr	r3, [pc, #140]	; (8001c58 <MX_TIM5_Init+0xdc>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001bce:	4822      	ldr	r0, [pc, #136]	; (8001c58 <MX_TIM5_Init+0xdc>)
 8001bd0:	f003 fbf2 	bl	80053b8 <HAL_TIM_Base_Init>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <MX_TIM5_Init+0x62>
  {
    Error_Handler();
 8001bda:	f000 fa6b 	bl	80020b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001be2:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001be4:	f107 0320 	add.w	r3, r7, #32
 8001be8:	4619      	mov	r1, r3
 8001bea:	481b      	ldr	r0, [pc, #108]	; (8001c58 <MX_TIM5_Init+0xdc>)
 8001bec:	f003 ffb4 	bl	8005b58 <HAL_TIM_ConfigClockSource>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8001bf6:	f000 fa5d 	bl	80020b4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8001bfa:	4817      	ldr	r0, [pc, #92]	; (8001c58 <MX_TIM5_Init+0xdc>)
 8001bfc:	f003 fd9a 	bl	8005734 <HAL_TIM_IC_Init>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 8001c06:	f000 fa55 	bl	80020b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001c12:	f107 0314 	add.w	r3, r7, #20
 8001c16:	4619      	mov	r1, r3
 8001c18:	480f      	ldr	r0, [pc, #60]	; (8001c58 <MX_TIM5_Init+0xdc>)
 8001c1a:	f004 fdbb 	bl	8006794 <HAL_TIMEx_MasterConfigSynchronization>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d001      	beq.n	8001c28 <MX_TIM5_Init+0xac>
  {
    Error_Handler();
 8001c24:	f000 fa46 	bl	80020b4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001c30:	2300      	movs	r3, #0
 8001c32:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001c34:	2300      	movs	r3, #0
 8001c36:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001c38:	1d3b      	adds	r3, r7, #4
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	4806      	ldr	r0, [pc, #24]	; (8001c58 <MX_TIM5_Init+0xdc>)
 8001c40:	f003 fdd9 	bl	80057f6 <HAL_TIM_IC_ConfigChannel>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <MX_TIM5_Init+0xd2>
  {
    Error_Handler();
 8001c4a:	f000 fa33 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001c4e:	bf00      	nop
 8001c50:	3730      	adds	r7, #48	; 0x30
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	200002c4 	.word	0x200002c4
 8001c5c:	40000c00 	.word	0x40000c00

08001c60 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b08e      	sub	sp, #56	; 0x38
 8001c64:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	601a      	str	r2, [r3, #0]
 8001c6e:	605a      	str	r2, [r3, #4]
 8001c70:	609a      	str	r2, [r3, #8]
 8001c72:	60da      	str	r2, [r3, #12]
 8001c74:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c76:	4bb6      	ldr	r3, [pc, #728]	; (8001f50 <MX_GPIO_Init+0x2f0>)
 8001c78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c7a:	4ab5      	ldr	r2, [pc, #724]	; (8001f50 <MX_GPIO_Init+0x2f0>)
 8001c7c:	f043 0310 	orr.w	r3, r3, #16
 8001c80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c82:	4bb3      	ldr	r3, [pc, #716]	; (8001f50 <MX_GPIO_Init+0x2f0>)
 8001c84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c86:	f003 0310 	and.w	r3, r3, #16
 8001c8a:	623b      	str	r3, [r7, #32]
 8001c8c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c8e:	4bb0      	ldr	r3, [pc, #704]	; (8001f50 <MX_GPIO_Init+0x2f0>)
 8001c90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c92:	4aaf      	ldr	r2, [pc, #700]	; (8001f50 <MX_GPIO_Init+0x2f0>)
 8001c94:	f043 0304 	orr.w	r3, r3, #4
 8001c98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c9a:	4bad      	ldr	r3, [pc, #692]	; (8001f50 <MX_GPIO_Init+0x2f0>)
 8001c9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c9e:	f003 0304 	and.w	r3, r3, #4
 8001ca2:	61fb      	str	r3, [r7, #28]
 8001ca4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001ca6:	4baa      	ldr	r3, [pc, #680]	; (8001f50 <MX_GPIO_Init+0x2f0>)
 8001ca8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001caa:	4aa9      	ldr	r2, [pc, #676]	; (8001f50 <MX_GPIO_Init+0x2f0>)
 8001cac:	f043 0320 	orr.w	r3, r3, #32
 8001cb0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cb2:	4ba7      	ldr	r3, [pc, #668]	; (8001f50 <MX_GPIO_Init+0x2f0>)
 8001cb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cb6:	f003 0320 	and.w	r3, r3, #32
 8001cba:	61bb      	str	r3, [r7, #24]
 8001cbc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001cbe:	4ba4      	ldr	r3, [pc, #656]	; (8001f50 <MX_GPIO_Init+0x2f0>)
 8001cc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cc2:	4aa3      	ldr	r2, [pc, #652]	; (8001f50 <MX_GPIO_Init+0x2f0>)
 8001cc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001cc8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cca:	4ba1      	ldr	r3, [pc, #644]	; (8001f50 <MX_GPIO_Init+0x2f0>)
 8001ccc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cd2:	617b      	str	r3, [r7, #20]
 8001cd4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cd6:	4b9e      	ldr	r3, [pc, #632]	; (8001f50 <MX_GPIO_Init+0x2f0>)
 8001cd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cda:	4a9d      	ldr	r2, [pc, #628]	; (8001f50 <MX_GPIO_Init+0x2f0>)
 8001cdc:	f043 0301 	orr.w	r3, r3, #1
 8001ce0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ce2:	4b9b      	ldr	r3, [pc, #620]	; (8001f50 <MX_GPIO_Init+0x2f0>)
 8001ce4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ce6:	f003 0301 	and.w	r3, r3, #1
 8001cea:	613b      	str	r3, [r7, #16]
 8001cec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cee:	4b98      	ldr	r3, [pc, #608]	; (8001f50 <MX_GPIO_Init+0x2f0>)
 8001cf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cf2:	4a97      	ldr	r2, [pc, #604]	; (8001f50 <MX_GPIO_Init+0x2f0>)
 8001cf4:	f043 0302 	orr.w	r3, r3, #2
 8001cf8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cfa:	4b95      	ldr	r3, [pc, #596]	; (8001f50 <MX_GPIO_Init+0x2f0>)
 8001cfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cfe:	f003 0302 	and.w	r3, r3, #2
 8001d02:	60fb      	str	r3, [r7, #12]
 8001d04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d06:	4b92      	ldr	r3, [pc, #584]	; (8001f50 <MX_GPIO_Init+0x2f0>)
 8001d08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d0a:	4a91      	ldr	r2, [pc, #580]	; (8001f50 <MX_GPIO_Init+0x2f0>)
 8001d0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d12:	4b8f      	ldr	r3, [pc, #572]	; (8001f50 <MX_GPIO_Init+0x2f0>)
 8001d14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d1a:	60bb      	str	r3, [r7, #8]
 8001d1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d1e:	4b8c      	ldr	r3, [pc, #560]	; (8001f50 <MX_GPIO_Init+0x2f0>)
 8001d20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d22:	4a8b      	ldr	r2, [pc, #556]	; (8001f50 <MX_GPIO_Init+0x2f0>)
 8001d24:	f043 0308 	orr.w	r3, r3, #8
 8001d28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d2a:	4b89      	ldr	r3, [pc, #548]	; (8001f50 <MX_GPIO_Init+0x2f0>)
 8001d2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d2e:	f003 0308 	and.w	r3, r3, #8
 8001d32:	607b      	str	r3, [r7, #4]
 8001d34:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8001d36:	f001 ff3f 	bl	8003bb8 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	2110      	movs	r1, #16
 8001d3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d42:	f001 f8d3 	bl	8002eec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001d46:	2200      	movs	r2, #0
 8001d48:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8001d4c:	4881      	ldr	r0, [pc, #516]	; (8001f54 <MX_GPIO_Init+0x2f4>)
 8001d4e:	f001 f8cd 	bl	8002eec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8|GPIO_PIN_13, GPIO_PIN_RESET);
 8001d52:	2200      	movs	r2, #0
 8001d54:	f44f 5104 	mov.w	r1, #8448	; 0x2100
 8001d58:	487f      	ldr	r0, [pc, #508]	; (8001f58 <MX_GPIO_Init+0x2f8>)
 8001d5a:	f001 f8c7 	bl	8002eec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_3|GPIO_PIN_4
 8001d5e:	2200      	movs	r2, #0
 8001d60:	f243 0138 	movw	r1, #12344	; 0x3038
 8001d64:	487d      	ldr	r0, [pc, #500]	; (8001f5c <MX_GPIO_Init+0x2fc>)
 8001d66:	f001 f8c1 	bl	8002eec <HAL_GPIO_WritePin>
                          |GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	f44f 7140 	mov.w	r1, #768	; 0x300
 8001d70:	487b      	ldr	r0, [pc, #492]	; (8001f60 <MX_GPIO_Init+0x300>)
 8001d72:	f001 f8bb 	bl	8002eec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001d76:	230c      	movs	r3, #12
 8001d78:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d7a:	2302      	movs	r3, #2
 8001d7c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d82:	2300      	movs	r3, #0
 8001d84:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001d86:	230d      	movs	r3, #13
 8001d88:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d8e:	4619      	mov	r1, r3
 8001d90:	4871      	ldr	r0, [pc, #452]	; (8001f58 <MX_GPIO_Init+0x2f8>)
 8001d92:	f000 ff01 	bl	8002b98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001d96:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d9a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da0:	2300      	movs	r3, #0
 8001da2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001da4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001da8:	4619      	mov	r1, r3
 8001daa:	486e      	ldr	r0, [pc, #440]	; (8001f64 <MX_GPIO_Init+0x304>)
 8001dac:	f000 fef4 	bl	8002b98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001db0:	2307      	movs	r3, #7
 8001db2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001db4:	2312      	movs	r3, #18
 8001db6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db8:	2300      	movs	r3, #0
 8001dba:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dbc:	2303      	movs	r3, #3
 8001dbe:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001dc0:	2304      	movs	r3, #4
 8001dc2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001dc4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dc8:	4619      	mov	r1, r3
 8001dca:	4862      	ldr	r0, [pc, #392]	; (8001f54 <MX_GPIO_Init+0x2f4>)
 8001dcc:	f000 fee4 	bl	8002b98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001dd0:	2380      	movs	r3, #128	; 0x80
 8001dd2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd4:	2302      	movs	r3, #2
 8001dd6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001de0:	230d      	movs	r3, #13
 8001de2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001de4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001de8:	4619      	mov	r1, r3
 8001dea:	485a      	ldr	r0, [pc, #360]	; (8001f54 <MX_GPIO_Init+0x2f4>)
 8001dec:	f000 fed4 	bl	8002b98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001df0:	233f      	movs	r3, #63	; 0x3f
 8001df2:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001df4:	230b      	movs	r3, #11
 8001df6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e00:	4619      	mov	r1, r3
 8001e02:	4858      	ldr	r0, [pc, #352]	; (8001f64 <MX_GPIO_Init+0x304>)
 8001e04:	f000 fec8 	bl	8002b98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8001e08:	230a      	movs	r3, #10
 8001e0a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001e0c:	230b      	movs	r3, #11
 8001e0e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e10:	2300      	movs	r3, #0
 8001e12:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e18:	4619      	mov	r1, r3
 8001e1a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e1e:	f000 febb 	bl	8002b98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001e22:	2310      	movs	r3, #16
 8001e24:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e26:	2301      	movs	r3, #1
 8001e28:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e36:	4619      	mov	r1, r3
 8001e38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e3c:	f000 feac 	bl	8002b98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001e40:	23e0      	movs	r3, #224	; 0xe0
 8001e42:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e44:	2302      	movs	r3, #2
 8001e46:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e50:	2305      	movs	r3, #5
 8001e52:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e58:	4619      	mov	r1, r3
 8001e5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e5e:	f000 fe9b 	bl	8002b98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001e62:	2302      	movs	r3, #2
 8001e64:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001e66:	230b      	movs	r3, #11
 8001e68:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e72:	4619      	mov	r1, r3
 8001e74:	4839      	ldr	r0, [pc, #228]	; (8001f5c <MX_GPIO_Init+0x2fc>)
 8001e76:	f000 fe8f 	bl	8002b98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8001e7a:	2344      	movs	r3, #68	; 0x44
 8001e7c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e82:	2300      	movs	r3, #0
 8001e84:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	4833      	ldr	r0, [pc, #204]	; (8001f5c <MX_GPIO_Init+0x2fc>)
 8001e8e:	f000 fe83 	bl	8002b98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF14 PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001e92:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001e96:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ea4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	482a      	ldr	r0, [pc, #168]	; (8001f54 <MX_GPIO_Init+0x2f4>)
 8001eac:	f000 fe74 	bl	8002b98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ebc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	4829      	ldr	r0, [pc, #164]	; (8001f68 <MX_GPIO_Init+0x308>)
 8001ec4:	f000 fe68 	bl	8002b98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE8 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_13;
 8001ec8:	f44f 5304 	mov.w	r3, #8448	; 0x2100
 8001ecc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001eda:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ede:	4619      	mov	r1, r3
 8001ee0:	481d      	ldr	r0, [pc, #116]	; (8001f58 <MX_GPIO_Init+0x2f8>)
 8001ee2:	f000 fe59 	bl	8002b98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB3 PB4
                           PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_3|GPIO_PIN_4
 8001ee6:	f243 0338 	movw	r3, #12344	; 0x3038
 8001eea:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eec:	2301      	movs	r3, #1
 8001eee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ef8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001efc:	4619      	mov	r1, r3
 8001efe:	4817      	ldr	r0, [pc, #92]	; (8001f5c <MX_GPIO_Init+0x2fc>)
 8001f00:	f000 fe4a 	bl	8002b98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001f04:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001f08:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f0a:	2302      	movs	r3, #2
 8001f0c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f12:	2300      	movs	r3, #0
 8001f14:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8001f16:	230e      	movs	r3, #14
 8001f18:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f1e:	4619      	mov	r1, r3
 8001f20:	480e      	ldr	r0, [pc, #56]	; (8001f5c <MX_GPIO_Init+0x2fc>)
 8001f22:	f000 fe39 	bl	8002b98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001f26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001f2a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f2c:	2302      	movs	r3, #2
 8001f2e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f30:	2300      	movs	r3, #0
 8001f32:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f34:	2300      	movs	r3, #0
 8001f36:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001f38:	230d      	movs	r3, #13
 8001f3a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f40:	4619      	mov	r1, r3
 8001f42:	4806      	ldr	r0, [pc, #24]	; (8001f5c <MX_GPIO_Init+0x2fc>)
 8001f44:	f000 fe28 	bl	8002b98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001f48:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001f4c:	e00e      	b.n	8001f6c <MX_GPIO_Init+0x30c>
 8001f4e:	bf00      	nop
 8001f50:	40021000 	.word	0x40021000
 8001f54:	48001400 	.word	0x48001400
 8001f58:	48001000 	.word	0x48001000
 8001f5c:	48000400 	.word	0x48000400
 8001f60:	48000c00 	.word	0x48000c00
 8001f64:	48000800 	.word	0x48000800
 8001f68:	48001800 	.word	0x48001800
 8001f6c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f72:	2300      	movs	r3, #0
 8001f74:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f76:	2300      	movs	r3, #0
 8001f78:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f7e:	4619      	mov	r1, r3
 8001f80:	4841      	ldr	r0, [pc, #260]	; (8002088 <MX_GPIO_Init+0x428>)
 8001f82:	f000 fe09 	bl	8002b98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001f86:	2340      	movs	r3, #64	; 0x40
 8001f88:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f8a:	2302      	movs	r3, #2
 8001f8c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f92:	2300      	movs	r3, #0
 8001f94:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001f96:	230d      	movs	r3, #13
 8001f98:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	483a      	ldr	r0, [pc, #232]	; (800208c <MX_GPIO_Init+0x42c>)
 8001fa2:	f000 fdf9 	bl	8002b98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001fa6:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001faa:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fac:	2302      	movs	r3, #2
 8001fae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fb4:	2303      	movs	r3, #3
 8001fb6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001fb8:	230c      	movs	r3, #12
 8001fba:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	4832      	ldr	r0, [pc, #200]	; (800208c <MX_GPIO_Init+0x42c>)
 8001fc4:	f000 fde8 	bl	8002b98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8001fc8:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001fcc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fce:	2302      	movs	r3, #2
 8001fd0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001fda:	230a      	movs	r3, #10
 8001fdc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fe8:	f000 fdd6 	bl	8002b98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001fec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ff0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ffa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ffe:	4619      	mov	r1, r3
 8002000:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002004:	f000 fdc8 	bl	8002b98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002008:	2301      	movs	r3, #1
 800200a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800200c:	2302      	movs	r3, #2
 800200e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002010:	2300      	movs	r3, #0
 8002012:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002014:	2303      	movs	r3, #3
 8002016:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002018:	2309      	movs	r3, #9
 800201a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800201c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002020:	4619      	mov	r1, r3
 8002022:	4819      	ldr	r0, [pc, #100]	; (8002088 <MX_GPIO_Init+0x428>)
 8002024:	f000 fdb8 	bl	8002b98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002028:	2302      	movs	r3, #2
 800202a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800202c:	2300      	movs	r3, #0
 800202e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002030:	2300      	movs	r3, #0
 8002032:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002034:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002038:	4619      	mov	r1, r3
 800203a:	4813      	ldr	r0, [pc, #76]	; (8002088 <MX_GPIO_Init+0x428>)
 800203c:	f000 fdac 	bl	8002b98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002040:	2304      	movs	r3, #4
 8002042:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002044:	2302      	movs	r3, #2
 8002046:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002048:	2300      	movs	r3, #0
 800204a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800204c:	2303      	movs	r3, #3
 800204e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002050:	230c      	movs	r3, #12
 8002052:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002054:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002058:	4619      	mov	r1, r3
 800205a:	480b      	ldr	r0, [pc, #44]	; (8002088 <MX_GPIO_Init+0x428>)
 800205c:	f000 fd9c 	bl	8002b98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8002060:	2378      	movs	r3, #120	; 0x78
 8002062:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002064:	2302      	movs	r3, #2
 8002066:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002068:	2300      	movs	r3, #0
 800206a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800206c:	2303      	movs	r3, #3
 800206e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002070:	2307      	movs	r3, #7
 8002072:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002074:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002078:	4619      	mov	r1, r3
 800207a:	4803      	ldr	r0, [pc, #12]	; (8002088 <MX_GPIO_Init+0x428>)
 800207c:	f000 fd8c 	bl	8002b98 <HAL_GPIO_Init>

}
 8002080:	bf00      	nop
 8002082:	3738      	adds	r7, #56	; 0x38
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	48000c00 	.word	0x48000c00
 800208c:	48000800 	.word	0x48000800

08002090 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 8002098:	1d39      	adds	r1, r7, #4
 800209a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800209e:	2201      	movs	r2, #1
 80020a0:	4803      	ldr	r0, [pc, #12]	; (80020b0 <__io_putchar+0x20>)
 80020a2:	f004 fccd 	bl	8006a40 <HAL_UART_Transmit>
  return ch;
 80020a6:	687b      	ldr	r3, [r7, #4]
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	3708      	adds	r7, #8
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	2000035c 	.word	0x2000035c

080020b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020b8:	b672      	cpsid	i
}
 80020ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020bc:	e7fe      	b.n	80020bc <Error_Handler+0x8>
	...

080020c0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020c6:	4b0f      	ldr	r3, [pc, #60]	; (8002104 <HAL_MspInit+0x44>)
 80020c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020ca:	4a0e      	ldr	r2, [pc, #56]	; (8002104 <HAL_MspInit+0x44>)
 80020cc:	f043 0301 	orr.w	r3, r3, #1
 80020d0:	6613      	str	r3, [r2, #96]	; 0x60
 80020d2:	4b0c      	ldr	r3, [pc, #48]	; (8002104 <HAL_MspInit+0x44>)
 80020d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020d6:	f003 0301 	and.w	r3, r3, #1
 80020da:	607b      	str	r3, [r7, #4]
 80020dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020de:	4b09      	ldr	r3, [pc, #36]	; (8002104 <HAL_MspInit+0x44>)
 80020e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020e2:	4a08      	ldr	r2, [pc, #32]	; (8002104 <HAL_MspInit+0x44>)
 80020e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020e8:	6593      	str	r3, [r2, #88]	; 0x58
 80020ea:	4b06      	ldr	r3, [pc, #24]	; (8002104 <HAL_MspInit+0x44>)
 80020ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020f2:	603b      	str	r3, [r7, #0]
 80020f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020f6:	bf00      	nop
 80020f8:	370c      	adds	r7, #12
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	40021000 	.word	0x40021000

08002108 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b0ae      	sub	sp, #184	; 0xb8
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002110:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002114:	2200      	movs	r2, #0
 8002116:	601a      	str	r2, [r3, #0]
 8002118:	605a      	str	r2, [r3, #4]
 800211a:	609a      	str	r2, [r3, #8]
 800211c:	60da      	str	r2, [r3, #12]
 800211e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002120:	f107 0310 	add.w	r3, r7, #16
 8002124:	2294      	movs	r2, #148	; 0x94
 8002126:	2100      	movs	r1, #0
 8002128:	4618      	mov	r0, r3
 800212a:	f005 facb 	bl	80076c4 <memset>
  if(hi2c->Instance==I2C1)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a21      	ldr	r2, [pc, #132]	; (80021b8 <HAL_I2C_MspInit+0xb0>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d13b      	bne.n	80021b0 <HAL_I2C_MspInit+0xa8>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002138:	2340      	movs	r3, #64	; 0x40
 800213a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800213c:	2300      	movs	r3, #0
 800213e:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002140:	f107 0310 	add.w	r3, r7, #16
 8002144:	4618      	mov	r0, r3
 8002146:	f002 fc1f 	bl	8004988 <HAL_RCCEx_PeriphCLKConfig>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002150:	f7ff ffb0 	bl	80020b4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002154:	4b19      	ldr	r3, [pc, #100]	; (80021bc <HAL_I2C_MspInit+0xb4>)
 8002156:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002158:	4a18      	ldr	r2, [pc, #96]	; (80021bc <HAL_I2C_MspInit+0xb4>)
 800215a:	f043 0302 	orr.w	r3, r3, #2
 800215e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002160:	4b16      	ldr	r3, [pc, #88]	; (80021bc <HAL_I2C_MspInit+0xb4>)
 8002162:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002164:	f003 0302 	and.w	r3, r3, #2
 8002168:	60fb      	str	r3, [r7, #12]
 800216a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800216c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002170:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002174:	2312      	movs	r3, #18
 8002176:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217a:	2300      	movs	r3, #0
 800217c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002180:	2303      	movs	r3, #3
 8002182:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002186:	2304      	movs	r3, #4
 8002188:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800218c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002190:	4619      	mov	r1, r3
 8002192:	480b      	ldr	r0, [pc, #44]	; (80021c0 <HAL_I2C_MspInit+0xb8>)
 8002194:	f000 fd00 	bl	8002b98 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002198:	4b08      	ldr	r3, [pc, #32]	; (80021bc <HAL_I2C_MspInit+0xb4>)
 800219a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800219c:	4a07      	ldr	r2, [pc, #28]	; (80021bc <HAL_I2C_MspInit+0xb4>)
 800219e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80021a2:	6593      	str	r3, [r2, #88]	; 0x58
 80021a4:	4b05      	ldr	r3, [pc, #20]	; (80021bc <HAL_I2C_MspInit+0xb4>)
 80021a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021ac:	60bb      	str	r3, [r7, #8]
 80021ae:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80021b0:	bf00      	nop
 80021b2:	37b8      	adds	r7, #184	; 0xb8
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	40005400 	.word	0x40005400
 80021bc:	40021000 	.word	0x40021000
 80021c0:	48000400 	.word	0x48000400

080021c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b0ae      	sub	sp, #184	; 0xb8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021cc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80021d0:	2200      	movs	r2, #0
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	605a      	str	r2, [r3, #4]
 80021d6:	609a      	str	r2, [r3, #8]
 80021d8:	60da      	str	r2, [r3, #12]
 80021da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021dc:	f107 0310 	add.w	r3, r7, #16
 80021e0:	2294      	movs	r2, #148	; 0x94
 80021e2:	2100      	movs	r1, #0
 80021e4:	4618      	mov	r0, r3
 80021e6:	f005 fa6d 	bl	80076c4 <memset>
  if(huart->Instance==LPUART1)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a22      	ldr	r2, [pc, #136]	; (8002278 <HAL_UART_MspInit+0xb4>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d13d      	bne.n	8002270 <HAL_UART_MspInit+0xac>
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80021f4:	2320      	movs	r3, #32
 80021f6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80021f8:	2300      	movs	r3, #0
 80021fa:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021fc:	f107 0310 	add.w	r3, r7, #16
 8002200:	4618      	mov	r0, r3
 8002202:	f002 fbc1 	bl	8004988 <HAL_RCCEx_PeriphCLKConfig>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d001      	beq.n	8002210 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800220c:	f7ff ff52 	bl	80020b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002210:	4b1a      	ldr	r3, [pc, #104]	; (800227c <HAL_UART_MspInit+0xb8>)
 8002212:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002214:	4a19      	ldr	r2, [pc, #100]	; (800227c <HAL_UART_MspInit+0xb8>)
 8002216:	f043 0301 	orr.w	r3, r3, #1
 800221a:	65d3      	str	r3, [r2, #92]	; 0x5c
 800221c:	4b17      	ldr	r3, [pc, #92]	; (800227c <HAL_UART_MspInit+0xb8>)
 800221e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002220:	f003 0301 	and.w	r3, r3, #1
 8002224:	60fb      	str	r3, [r7, #12]
 8002226:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002228:	4b14      	ldr	r3, [pc, #80]	; (800227c <HAL_UART_MspInit+0xb8>)
 800222a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800222c:	4a13      	ldr	r2, [pc, #76]	; (800227c <HAL_UART_MspInit+0xb8>)
 800222e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002232:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002234:	4b11      	ldr	r3, [pc, #68]	; (800227c <HAL_UART_MspInit+0xb8>)
 8002236:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002238:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800223c:	60bb      	str	r3, [r7, #8]
 800223e:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8002240:	f001 fcba 	bl	8003bb8 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002244:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002248:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800224c:	2302      	movs	r3, #2
 800224e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002252:	2300      	movs	r3, #0
 8002254:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002258:	2303      	movs	r3, #3
 800225a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800225e:	2308      	movs	r3, #8
 8002260:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002264:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002268:	4619      	mov	r1, r3
 800226a:	4805      	ldr	r0, [pc, #20]	; (8002280 <HAL_UART_MspInit+0xbc>)
 800226c:	f000 fc94 	bl	8002b98 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8002270:	bf00      	nop
 8002272:	37b8      	adds	r7, #184	; 0xb8
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}
 8002278:	40008000 	.word	0x40008000
 800227c:	40021000 	.word	0x40021000
 8002280:	48001800 	.word	0x48001800

08002284 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b092      	sub	sp, #72	; 0x48
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800228c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002290:	2200      	movs	r2, #0
 8002292:	601a      	str	r2, [r3, #0]
 8002294:	605a      	str	r2, [r3, #4]
 8002296:	609a      	str	r2, [r3, #8]
 8002298:	60da      	str	r2, [r3, #12]
 800229a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a8a      	ldr	r2, [pc, #552]	; (80024cc <HAL_TIM_Base_MspInit+0x248>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d139      	bne.n	800231a <HAL_TIM_Base_MspInit+0x96>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80022a6:	4b8a      	ldr	r3, [pc, #552]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 80022a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022aa:	4a89      	ldr	r2, [pc, #548]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 80022ac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80022b0:	6613      	str	r3, [r2, #96]	; 0x60
 80022b2:	4b87      	ldr	r3, [pc, #540]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 80022b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80022ba:	633b      	str	r3, [r7, #48]	; 0x30
 80022bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80022be:	4b84      	ldr	r3, [pc, #528]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 80022c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022c2:	4a83      	ldr	r2, [pc, #524]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 80022c4:	f043 0310 	orr.w	r3, r3, #16
 80022c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022ca:	4b81      	ldr	r3, [pc, #516]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 80022cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022ce:	f003 0310 	and.w	r3, r3, #16
 80022d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    /**TIM1 GPIO Configuration
    PE7     ------> TIM1_ETR
    PE14     ------> TIM1_BKIN2
    PE15     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80022d6:	2380      	movs	r3, #128	; 0x80
 80022d8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022da:	2302      	movs	r3, #2
 80022dc:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022de:	2300      	movs	r3, #0
 80022e0:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022e2:	2300      	movs	r3, #0
 80022e4:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80022e6:	2301      	movs	r3, #1
 80022e8:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80022ea:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80022ee:	4619      	mov	r1, r3
 80022f0:	4878      	ldr	r0, [pc, #480]	; (80024d4 <HAL_TIM_Base_MspInit+0x250>)
 80022f2:	f000 fc51 	bl	8002b98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80022f6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80022fa:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022fc:	2302      	movs	r3, #2
 80022fe:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002300:	2300      	movs	r3, #0
 8002302:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002304:	2300      	movs	r3, #0
 8002306:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8002308:	2303      	movs	r3, #3
 800230a:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800230c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002310:	4619      	mov	r1, r3
 8002312:	4870      	ldr	r0, [pc, #448]	; (80024d4 <HAL_TIM_Base_MspInit+0x250>)
 8002314:	f000 fc40 	bl	8002b98 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002318:	e0d4      	b.n	80024c4 <HAL_TIM_Base_MspInit+0x240>
  else if(htim_base->Instance==TIM2)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002322:	d129      	bne.n	8002378 <HAL_TIM_Base_MspInit+0xf4>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002324:	4b6a      	ldr	r3, [pc, #424]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 8002326:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002328:	4a69      	ldr	r2, [pc, #420]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 800232a:	f043 0301 	orr.w	r3, r3, #1
 800232e:	6593      	str	r3, [r2, #88]	; 0x58
 8002330:	4b67      	ldr	r3, [pc, #412]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 8002332:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002334:	f003 0301 	and.w	r3, r3, #1
 8002338:	62bb      	str	r3, [r7, #40]	; 0x28
 800233a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800233c:	4b64      	ldr	r3, [pc, #400]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 800233e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002340:	4a63      	ldr	r2, [pc, #396]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 8002342:	f043 0302 	orr.w	r3, r3, #2
 8002346:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002348:	4b61      	ldr	r3, [pc, #388]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 800234a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800234c:	f003 0302 	and.w	r3, r3, #2
 8002350:	627b      	str	r3, [r7, #36]	; 0x24
 8002352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002354:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002358:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800235a:	2302      	movs	r3, #2
 800235c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800235e:	2300      	movs	r3, #0
 8002360:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002362:	2300      	movs	r3, #0
 8002364:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002366:	2301      	movs	r3, #1
 8002368:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800236a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800236e:	4619      	mov	r1, r3
 8002370:	4859      	ldr	r0, [pc, #356]	; (80024d8 <HAL_TIM_Base_MspInit+0x254>)
 8002372:	f000 fc11 	bl	8002b98 <HAL_GPIO_Init>
}
 8002376:	e0a5      	b.n	80024c4 <HAL_TIM_Base_MspInit+0x240>
  else if(htim_base->Instance==TIM3)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a57      	ldr	r2, [pc, #348]	; (80024dc <HAL_TIM_Base_MspInit+0x258>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d128      	bne.n	80023d4 <HAL_TIM_Base_MspInit+0x150>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002382:	4b53      	ldr	r3, [pc, #332]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 8002384:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002386:	4a52      	ldr	r2, [pc, #328]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 8002388:	f043 0302 	orr.w	r3, r3, #2
 800238c:	6593      	str	r3, [r2, #88]	; 0x58
 800238e:	4b50      	ldr	r3, [pc, #320]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 8002390:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002392:	f003 0302 	and.w	r3, r3, #2
 8002396:	623b      	str	r3, [r7, #32]
 8002398:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800239a:	4b4d      	ldr	r3, [pc, #308]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 800239c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800239e:	4a4c      	ldr	r2, [pc, #304]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 80023a0:	f043 0304 	orr.w	r3, r3, #4
 80023a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023a6:	4b4a      	ldr	r3, [pc, #296]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 80023a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023aa:	f003 0304 	and.w	r3, r3, #4
 80023ae:	61fb      	str	r3, [r7, #28]
 80023b0:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80023b2:	2380      	movs	r3, #128	; 0x80
 80023b4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b6:	2302      	movs	r3, #2
 80023b8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ba:	2300      	movs	r3, #0
 80023bc:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023be:	2300      	movs	r3, #0
 80023c0:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80023c2:	2302      	movs	r3, #2
 80023c4:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023c6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80023ca:	4619      	mov	r1, r3
 80023cc:	4844      	ldr	r0, [pc, #272]	; (80024e0 <HAL_TIM_Base_MspInit+0x25c>)
 80023ce:	f000 fbe3 	bl	8002b98 <HAL_GPIO_Init>
}
 80023d2:	e077      	b.n	80024c4 <HAL_TIM_Base_MspInit+0x240>
  else if(htim_base->Instance==TIM4)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a42      	ldr	r2, [pc, #264]	; (80024e4 <HAL_TIM_Base_MspInit+0x260>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d145      	bne.n	800246a <HAL_TIM_Base_MspInit+0x1e6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80023de:	4b3c      	ldr	r3, [pc, #240]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 80023e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023e2:	4a3b      	ldr	r2, [pc, #236]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 80023e4:	f043 0304 	orr.w	r3, r3, #4
 80023e8:	6593      	str	r3, [r2, #88]	; 0x58
 80023ea:	4b39      	ldr	r3, [pc, #228]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 80023ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023ee:	f003 0304 	and.w	r3, r3, #4
 80023f2:	61bb      	str	r3, [r7, #24]
 80023f4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80023f6:	4b36      	ldr	r3, [pc, #216]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 80023f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023fa:	4a35      	ldr	r2, [pc, #212]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 80023fc:	f043 0308 	orr.w	r3, r3, #8
 8002400:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002402:	4b33      	ldr	r3, [pc, #204]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 8002404:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002406:	f003 0308 	and.w	r3, r3, #8
 800240a:	617b      	str	r3, [r7, #20]
 800240c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800240e:	4b30      	ldr	r3, [pc, #192]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 8002410:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002412:	4a2f      	ldr	r2, [pc, #188]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 8002414:	f043 0310 	orr.w	r3, r3, #16
 8002418:	64d3      	str	r3, [r2, #76]	; 0x4c
 800241a:	4b2d      	ldr	r3, [pc, #180]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 800241c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800241e:	f003 0310 	and.w	r3, r3, #16
 8002422:	613b      	str	r3, [r7, #16]
 8002424:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002426:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800242a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800242c:	2302      	movs	r3, #2
 800242e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002430:	2300      	movs	r3, #0
 8002432:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002434:	2300      	movs	r3, #0
 8002436:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002438:	2302      	movs	r3, #2
 800243a:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800243c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002440:	4619      	mov	r1, r3
 8002442:	4829      	ldr	r0, [pc, #164]	; (80024e8 <HAL_TIM_Base_MspInit+0x264>)
 8002444:	f000 fba8 	bl	8002b98 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002448:	2301      	movs	r3, #1
 800244a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800244c:	2302      	movs	r3, #2
 800244e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002450:	2300      	movs	r3, #0
 8002452:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002454:	2300      	movs	r3, #0
 8002456:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002458:	2302      	movs	r3, #2
 800245a:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800245c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002460:	4619      	mov	r1, r3
 8002462:	481c      	ldr	r0, [pc, #112]	; (80024d4 <HAL_TIM_Base_MspInit+0x250>)
 8002464:	f000 fb98 	bl	8002b98 <HAL_GPIO_Init>
}
 8002468:	e02c      	b.n	80024c4 <HAL_TIM_Base_MspInit+0x240>
  else if(htim_base->Instance==TIM5)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a1f      	ldr	r2, [pc, #124]	; (80024ec <HAL_TIM_Base_MspInit+0x268>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d127      	bne.n	80024c4 <HAL_TIM_Base_MspInit+0x240>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002474:	4b16      	ldr	r3, [pc, #88]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 8002476:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002478:	4a15      	ldr	r2, [pc, #84]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 800247a:	f043 0308 	orr.w	r3, r3, #8
 800247e:	6593      	str	r3, [r2, #88]	; 0x58
 8002480:	4b13      	ldr	r3, [pc, #76]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 8002482:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002484:	f003 0308 	and.w	r3, r3, #8
 8002488:	60fb      	str	r3, [r7, #12]
 800248a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800248c:	4b10      	ldr	r3, [pc, #64]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 800248e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002490:	4a0f      	ldr	r2, [pc, #60]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 8002492:	f043 0320 	orr.w	r3, r3, #32
 8002496:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002498:	4b0d      	ldr	r3, [pc, #52]	; (80024d0 <HAL_TIM_Base_MspInit+0x24c>)
 800249a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800249c:	f003 0320 	and.w	r3, r3, #32
 80024a0:	60bb      	str	r3, [r7, #8]
 80024a2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80024a4:	2340      	movs	r3, #64	; 0x40
 80024a6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024a8:	2302      	movs	r3, #2
 80024aa:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ac:	2300      	movs	r3, #0
 80024ae:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024b0:	2300      	movs	r3, #0
 80024b2:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80024b4:	2302      	movs	r3, #2
 80024b6:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80024b8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80024bc:	4619      	mov	r1, r3
 80024be:	480c      	ldr	r0, [pc, #48]	; (80024f0 <HAL_TIM_Base_MspInit+0x26c>)
 80024c0:	f000 fb6a 	bl	8002b98 <HAL_GPIO_Init>
}
 80024c4:	bf00      	nop
 80024c6:	3748      	adds	r7, #72	; 0x48
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	40012c00 	.word	0x40012c00
 80024d0:	40021000 	.word	0x40021000
 80024d4:	48001000 	.word	0x48001000
 80024d8:	48000400 	.word	0x48000400
 80024dc:	40000400 	.word	0x40000400
 80024e0:	48000800 	.word	0x48000800
 80024e4:	40000800 	.word	0x40000800
 80024e8:	48000c00 	.word	0x48000c00
 80024ec:	40000c00 	.word	0x40000c00
 80024f0:	48001400 	.word	0x48001400

080024f4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b08c      	sub	sp, #48	; 0x30
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024fc:	f107 031c 	add.w	r3, r7, #28
 8002500:	2200      	movs	r2, #0
 8002502:	601a      	str	r2, [r3, #0]
 8002504:	605a      	str	r2, [r3, #4]
 8002506:	609a      	str	r2, [r3, #8]
 8002508:	60da      	str	r2, [r3, #12]
 800250a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a45      	ldr	r2, [pc, #276]	; (8002628 <HAL_TIM_MspPostInit+0x134>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d11d      	bne.n	8002552 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002516:	4b45      	ldr	r3, [pc, #276]	; (800262c <HAL_TIM_MspPostInit+0x138>)
 8002518:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800251a:	4a44      	ldr	r2, [pc, #272]	; (800262c <HAL_TIM_MspPostInit+0x138>)
 800251c:	f043 0310 	orr.w	r3, r3, #16
 8002520:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002522:	4b42      	ldr	r3, [pc, #264]	; (800262c <HAL_TIM_MspPostInit+0x138>)
 8002524:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002526:	f003 0310 	and.w	r3, r3, #16
 800252a:	61bb      	str	r3, [r7, #24]
 800252c:	69bb      	ldr	r3, [r7, #24]
    PE9     ------> TIM1_CH1
    PE10     ------> TIM1_CH2N
    PE11     ------> TIM1_CH2
    PE12     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800252e:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
 8002532:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002534:	2302      	movs	r3, #2
 8002536:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002538:	2300      	movs	r3, #0
 800253a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800253c:	2300      	movs	r3, #0
 800253e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002540:	2301      	movs	r3, #1
 8002542:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002544:	f107 031c 	add.w	r3, r7, #28
 8002548:	4619      	mov	r1, r3
 800254a:	4839      	ldr	r0, [pc, #228]	; (8002630 <HAL_TIM_MspPostInit+0x13c>)
 800254c:	f000 fb24 	bl	8002b98 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002550:	e066      	b.n	8002620 <HAL_TIM_MspPostInit+0x12c>
  else if(htim->Instance==TIM2)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800255a:	d11d      	bne.n	8002598 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800255c:	4b33      	ldr	r3, [pc, #204]	; (800262c <HAL_TIM_MspPostInit+0x138>)
 800255e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002560:	4a32      	ldr	r2, [pc, #200]	; (800262c <HAL_TIM_MspPostInit+0x138>)
 8002562:	f043 0301 	orr.w	r3, r3, #1
 8002566:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002568:	4b30      	ldr	r3, [pc, #192]	; (800262c <HAL_TIM_MspPostInit+0x138>)
 800256a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800256c:	f003 0301 	and.w	r3, r3, #1
 8002570:	617b      	str	r3, [r7, #20]
 8002572:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002574:	2301      	movs	r3, #1
 8002576:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002578:	2302      	movs	r3, #2
 800257a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800257c:	2300      	movs	r3, #0
 800257e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002580:	2300      	movs	r3, #0
 8002582:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002584:	2301      	movs	r3, #1
 8002586:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002588:	f107 031c 	add.w	r3, r7, #28
 800258c:	4619      	mov	r1, r3
 800258e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002592:	f000 fb01 	bl	8002b98 <HAL_GPIO_Init>
}
 8002596:	e043      	b.n	8002620 <HAL_TIM_MspPostInit+0x12c>
  else if(htim->Instance==TIM3)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a25      	ldr	r2, [pc, #148]	; (8002634 <HAL_TIM_MspPostInit+0x140>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d11c      	bne.n	80025dc <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025a2:	4b22      	ldr	r3, [pc, #136]	; (800262c <HAL_TIM_MspPostInit+0x138>)
 80025a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025a6:	4a21      	ldr	r2, [pc, #132]	; (800262c <HAL_TIM_MspPostInit+0x138>)
 80025a8:	f043 0302 	orr.w	r3, r3, #2
 80025ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025ae:	4b1f      	ldr	r3, [pc, #124]	; (800262c <HAL_TIM_MspPostInit+0x138>)
 80025b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025b2:	f003 0302 	and.w	r3, r3, #2
 80025b6:	613b      	str	r3, [r7, #16]
 80025b8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80025ba:	2301      	movs	r3, #1
 80025bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025be:	2302      	movs	r3, #2
 80025c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c2:	2300      	movs	r3, #0
 80025c4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025c6:	2300      	movs	r3, #0
 80025c8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80025ca:	2302      	movs	r3, #2
 80025cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025ce:	f107 031c 	add.w	r3, r7, #28
 80025d2:	4619      	mov	r1, r3
 80025d4:	4818      	ldr	r0, [pc, #96]	; (8002638 <HAL_TIM_MspPostInit+0x144>)
 80025d6:	f000 fadf 	bl	8002b98 <HAL_GPIO_Init>
}
 80025da:	e021      	b.n	8002620 <HAL_TIM_MspPostInit+0x12c>
  else if(htim->Instance==TIM4)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a16      	ldr	r2, [pc, #88]	; (800263c <HAL_TIM_MspPostInit+0x148>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d11c      	bne.n	8002620 <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80025e6:	4b11      	ldr	r3, [pc, #68]	; (800262c <HAL_TIM_MspPostInit+0x138>)
 80025e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025ea:	4a10      	ldr	r2, [pc, #64]	; (800262c <HAL_TIM_MspPostInit+0x138>)
 80025ec:	f043 0308 	orr.w	r3, r3, #8
 80025f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025f2:	4b0e      	ldr	r3, [pc, #56]	; (800262c <HAL_TIM_MspPostInit+0x138>)
 80025f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025f6:	f003 0308 	and.w	r3, r3, #8
 80025fa:	60fb      	str	r3, [r7, #12]
 80025fc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80025fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002602:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002604:	2302      	movs	r3, #2
 8002606:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002608:	2300      	movs	r3, #0
 800260a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800260c:	2300      	movs	r3, #0
 800260e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002610:	2302      	movs	r3, #2
 8002612:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002614:	f107 031c 	add.w	r3, r7, #28
 8002618:	4619      	mov	r1, r3
 800261a:	4809      	ldr	r0, [pc, #36]	; (8002640 <HAL_TIM_MspPostInit+0x14c>)
 800261c:	f000 fabc 	bl	8002b98 <HAL_GPIO_Init>
}
 8002620:	bf00      	nop
 8002622:	3730      	adds	r7, #48	; 0x30
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}
 8002628:	40012c00 	.word	0x40012c00
 800262c:	40021000 	.word	0x40021000
 8002630:	48001000 	.word	0x48001000
 8002634:	40000400 	.word	0x40000400
 8002638:	48000400 	.word	0x48000400
 800263c:	40000800 	.word	0x40000800
 8002640:	48000c00 	.word	0x48000c00

08002644 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002644:	b480      	push	{r7}
 8002646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002648:	e7fe      	b.n	8002648 <NMI_Handler+0x4>

0800264a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800264a:	b480      	push	{r7}
 800264c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800264e:	e7fe      	b.n	800264e <HardFault_Handler+0x4>

08002650 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002650:	b480      	push	{r7}
 8002652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002654:	e7fe      	b.n	8002654 <MemManage_Handler+0x4>

08002656 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002656:	b480      	push	{r7}
 8002658:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800265a:	e7fe      	b.n	800265a <BusFault_Handler+0x4>

0800265c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002660:	e7fe      	b.n	8002660 <UsageFault_Handler+0x4>

08002662 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002662:	b480      	push	{r7}
 8002664:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002666:	bf00      	nop
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr

08002670 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002670:	b480      	push	{r7}
 8002672:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002674:	bf00      	nop
 8002676:	46bd      	mov	sp, r7
 8002678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267c:	4770      	bx	lr

0800267e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800267e:	b480      	push	{r7}
 8002680:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002682:	bf00      	nop
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr

0800268c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002690:	f000 f958 	bl	8002944 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002694:	bf00      	nop
 8002696:	bd80      	pop	{r7, pc}

08002698 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0
	return 1;
 800269c:	2301      	movs	r3, #1
}
 800269e:	4618      	mov	r0, r3
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr

080026a8 <_kill>:

int _kill(int pid, int sig)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b082      	sub	sp, #8
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80026b2:	f004 ffdd 	bl	8007670 <__errno>
 80026b6:	4603      	mov	r3, r0
 80026b8:	2216      	movs	r2, #22
 80026ba:	601a      	str	r2, [r3, #0]
	return -1;
 80026bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3708      	adds	r7, #8
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}

080026c8 <_exit>:

void _exit (int status)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80026d0:	f04f 31ff 	mov.w	r1, #4294967295
 80026d4:	6878      	ldr	r0, [r7, #4]
 80026d6:	f7ff ffe7 	bl	80026a8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80026da:	e7fe      	b.n	80026da <_exit+0x12>

080026dc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b086      	sub	sp, #24
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	60f8      	str	r0, [r7, #12]
 80026e4:	60b9      	str	r1, [r7, #8]
 80026e6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026e8:	2300      	movs	r3, #0
 80026ea:	617b      	str	r3, [r7, #20]
 80026ec:	e00a      	b.n	8002704 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80026ee:	f3af 8000 	nop.w
 80026f2:	4601      	mov	r1, r0
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	1c5a      	adds	r2, r3, #1
 80026f8:	60ba      	str	r2, [r7, #8]
 80026fa:	b2ca      	uxtb	r2, r1
 80026fc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	3301      	adds	r3, #1
 8002702:	617b      	str	r3, [r7, #20]
 8002704:	697a      	ldr	r2, [r7, #20]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	429a      	cmp	r2, r3
 800270a:	dbf0      	blt.n	80026ee <_read+0x12>
	}

return len;
 800270c:	687b      	ldr	r3, [r7, #4]
}
 800270e:	4618      	mov	r0, r3
 8002710:	3718      	adds	r7, #24
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}

08002716 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002716:	b580      	push	{r7, lr}
 8002718:	b086      	sub	sp, #24
 800271a:	af00      	add	r7, sp, #0
 800271c:	60f8      	str	r0, [r7, #12]
 800271e:	60b9      	str	r1, [r7, #8]
 8002720:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002722:	2300      	movs	r3, #0
 8002724:	617b      	str	r3, [r7, #20]
 8002726:	e009      	b.n	800273c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	1c5a      	adds	r2, r3, #1
 800272c:	60ba      	str	r2, [r7, #8]
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	4618      	mov	r0, r3
 8002732:	f7ff fcad 	bl	8002090 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	3301      	adds	r3, #1
 800273a:	617b      	str	r3, [r7, #20]
 800273c:	697a      	ldr	r2, [r7, #20]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	429a      	cmp	r2, r3
 8002742:	dbf1      	blt.n	8002728 <_write+0x12>
	}
	return len;
 8002744:	687b      	ldr	r3, [r7, #4]
}
 8002746:	4618      	mov	r0, r3
 8002748:	3718      	adds	r7, #24
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}

0800274e <_close>:

int _close(int file)
{
 800274e:	b480      	push	{r7}
 8002750:	b083      	sub	sp, #12
 8002752:	af00      	add	r7, sp, #0
 8002754:	6078      	str	r0, [r7, #4]
	return -1;
 8002756:	f04f 33ff 	mov.w	r3, #4294967295
}
 800275a:	4618      	mov	r0, r3
 800275c:	370c      	adds	r7, #12
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr

08002766 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002766:	b480      	push	{r7}
 8002768:	b083      	sub	sp, #12
 800276a:	af00      	add	r7, sp, #0
 800276c:	6078      	str	r0, [r7, #4]
 800276e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002776:	605a      	str	r2, [r3, #4]
	return 0;
 8002778:	2300      	movs	r3, #0
}
 800277a:	4618      	mov	r0, r3
 800277c:	370c      	adds	r7, #12
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr

08002786 <_isatty>:

int _isatty(int file)
{
 8002786:	b480      	push	{r7}
 8002788:	b083      	sub	sp, #12
 800278a:	af00      	add	r7, sp, #0
 800278c:	6078      	str	r0, [r7, #4]
	return 1;
 800278e:	2301      	movs	r3, #1
}
 8002790:	4618      	mov	r0, r3
 8002792:	370c      	adds	r7, #12
 8002794:	46bd      	mov	sp, r7
 8002796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279a:	4770      	bx	lr

0800279c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800279c:	b480      	push	{r7}
 800279e:	b085      	sub	sp, #20
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	60f8      	str	r0, [r7, #12]
 80027a4:	60b9      	str	r1, [r7, #8]
 80027a6:	607a      	str	r2, [r7, #4]
	return 0;
 80027a8:	2300      	movs	r3, #0
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3714      	adds	r7, #20
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr
	...

080027b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b086      	sub	sp, #24
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027c0:	4a14      	ldr	r2, [pc, #80]	; (8002814 <_sbrk+0x5c>)
 80027c2:	4b15      	ldr	r3, [pc, #84]	; (8002818 <_sbrk+0x60>)
 80027c4:	1ad3      	subs	r3, r2, r3
 80027c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027cc:	4b13      	ldr	r3, [pc, #76]	; (800281c <_sbrk+0x64>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d102      	bne.n	80027da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027d4:	4b11      	ldr	r3, [pc, #68]	; (800281c <_sbrk+0x64>)
 80027d6:	4a12      	ldr	r2, [pc, #72]	; (8002820 <_sbrk+0x68>)
 80027d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027da:	4b10      	ldr	r3, [pc, #64]	; (800281c <_sbrk+0x64>)
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4413      	add	r3, r2
 80027e2:	693a      	ldr	r2, [r7, #16]
 80027e4:	429a      	cmp	r2, r3
 80027e6:	d207      	bcs.n	80027f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027e8:	f004 ff42 	bl	8007670 <__errno>
 80027ec:	4603      	mov	r3, r0
 80027ee:	220c      	movs	r2, #12
 80027f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027f2:	f04f 33ff 	mov.w	r3, #4294967295
 80027f6:	e009      	b.n	800280c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027f8:	4b08      	ldr	r3, [pc, #32]	; (800281c <_sbrk+0x64>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027fe:	4b07      	ldr	r3, [pc, #28]	; (800281c <_sbrk+0x64>)
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4413      	add	r3, r2
 8002806:	4a05      	ldr	r2, [pc, #20]	; (800281c <_sbrk+0x64>)
 8002808:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800280a:	68fb      	ldr	r3, [r7, #12]
}
 800280c:	4618      	mov	r0, r3
 800280e:	3718      	adds	r7, #24
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	200a0000 	.word	0x200a0000
 8002818:	00000400 	.word	0x00000400
 800281c:	20000220 	.word	0x20000220
 8002820:	200004b0 	.word	0x200004b0

08002824 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002828:	4b06      	ldr	r3, [pc, #24]	; (8002844 <SystemInit+0x20>)
 800282a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800282e:	4a05      	ldr	r2, [pc, #20]	; (8002844 <SystemInit+0x20>)
 8002830:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002834:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002838:	bf00      	nop
 800283a:	46bd      	mov	sp, r7
 800283c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002840:	4770      	bx	lr
 8002842:	bf00      	nop
 8002844:	e000ed00 	.word	0xe000ed00

08002848 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002848:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002880 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800284c:	f7ff ffea 	bl	8002824 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002850:	480c      	ldr	r0, [pc, #48]	; (8002884 <LoopForever+0x6>)
  ldr r1, =_edata
 8002852:	490d      	ldr	r1, [pc, #52]	; (8002888 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002854:	4a0d      	ldr	r2, [pc, #52]	; (800288c <LoopForever+0xe>)
  movs r3, #0
 8002856:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002858:	e002      	b.n	8002860 <LoopCopyDataInit>

0800285a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800285a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800285c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800285e:	3304      	adds	r3, #4

08002860 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002860:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002862:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002864:	d3f9      	bcc.n	800285a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002866:	4a0a      	ldr	r2, [pc, #40]	; (8002890 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002868:	4c0a      	ldr	r4, [pc, #40]	; (8002894 <LoopForever+0x16>)
  movs r3, #0
 800286a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800286c:	e001      	b.n	8002872 <LoopFillZerobss>

0800286e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800286e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002870:	3204      	adds	r2, #4

08002872 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002872:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002874:	d3fb      	bcc.n	800286e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002876:	f004 ff01 	bl	800767c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800287a:	f7fe fd87 	bl	800138c <main>

0800287e <LoopForever>:

LoopForever:
    b LoopForever
 800287e:	e7fe      	b.n	800287e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002880:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002884:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002888:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 800288c:	0800a4f4 	.word	0x0800a4f4
  ldr r2, =_sbss
 8002890:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8002894:	200004ac 	.word	0x200004ac

08002898 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002898:	e7fe      	b.n	8002898 <ADC1_IRQHandler>

0800289a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800289a:	b580      	push	{r7, lr}
 800289c:	b082      	sub	sp, #8
 800289e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80028a0:	2300      	movs	r3, #0
 80028a2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028a4:	2003      	movs	r0, #3
 80028a6:	f000 f943 	bl	8002b30 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80028aa:	2000      	movs	r0, #0
 80028ac:	f000 f80e 	bl	80028cc <HAL_InitTick>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d002      	beq.n	80028bc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	71fb      	strb	r3, [r7, #7]
 80028ba:	e001      	b.n	80028c0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80028bc:	f7ff fc00 	bl	80020c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80028c0:	79fb      	ldrb	r3, [r7, #7]
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3708      	adds	r7, #8
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
	...

080028cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b084      	sub	sp, #16
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80028d4:	2300      	movs	r3, #0
 80028d6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80028d8:	4b17      	ldr	r3, [pc, #92]	; (8002938 <HAL_InitTick+0x6c>)
 80028da:	781b      	ldrb	r3, [r3, #0]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d023      	beq.n	8002928 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80028e0:	4b16      	ldr	r3, [pc, #88]	; (800293c <HAL_InitTick+0x70>)
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	4b14      	ldr	r3, [pc, #80]	; (8002938 <HAL_InitTick+0x6c>)
 80028e6:	781b      	ldrb	r3, [r3, #0]
 80028e8:	4619      	mov	r1, r3
 80028ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80028f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80028f6:	4618      	mov	r0, r3
 80028f8:	f000 f941 	bl	8002b7e <HAL_SYSTICK_Config>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d10f      	bne.n	8002922 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2b0f      	cmp	r3, #15
 8002906:	d809      	bhi.n	800291c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002908:	2200      	movs	r2, #0
 800290a:	6879      	ldr	r1, [r7, #4]
 800290c:	f04f 30ff 	mov.w	r0, #4294967295
 8002910:	f000 f919 	bl	8002b46 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002914:	4a0a      	ldr	r2, [pc, #40]	; (8002940 <HAL_InitTick+0x74>)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6013      	str	r3, [r2, #0]
 800291a:	e007      	b.n	800292c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800291c:	2301      	movs	r3, #1
 800291e:	73fb      	strb	r3, [r7, #15]
 8002920:	e004      	b.n	800292c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	73fb      	strb	r3, [r7, #15]
 8002926:	e001      	b.n	800292c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800292c:	7bfb      	ldrb	r3, [r7, #15]
}
 800292e:	4618      	mov	r0, r3
 8002930:	3710      	adds	r7, #16
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	2000002c 	.word	0x2000002c
 800293c:	20000024 	.word	0x20000024
 8002940:	20000028 	.word	0x20000028

08002944 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002944:	b480      	push	{r7}
 8002946:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002948:	4b06      	ldr	r3, [pc, #24]	; (8002964 <HAL_IncTick+0x20>)
 800294a:	781b      	ldrb	r3, [r3, #0]
 800294c:	461a      	mov	r2, r3
 800294e:	4b06      	ldr	r3, [pc, #24]	; (8002968 <HAL_IncTick+0x24>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4413      	add	r3, r2
 8002954:	4a04      	ldr	r2, [pc, #16]	; (8002968 <HAL_IncTick+0x24>)
 8002956:	6013      	str	r3, [r2, #0]
}
 8002958:	bf00      	nop
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr
 8002962:	bf00      	nop
 8002964:	2000002c 	.word	0x2000002c
 8002968:	20000498 	.word	0x20000498

0800296c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800296c:	b480      	push	{r7}
 800296e:	af00      	add	r7, sp, #0
  return uwTick;
 8002970:	4b03      	ldr	r3, [pc, #12]	; (8002980 <HAL_GetTick+0x14>)
 8002972:	681b      	ldr	r3, [r3, #0]
}
 8002974:	4618      	mov	r0, r3
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr
 800297e:	bf00      	nop
 8002980:	20000498 	.word	0x20000498

08002984 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800298c:	f7ff ffee 	bl	800296c <HAL_GetTick>
 8002990:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	f1b3 3fff 	cmp.w	r3, #4294967295
 800299c:	d005      	beq.n	80029aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800299e:	4b0a      	ldr	r3, [pc, #40]	; (80029c8 <HAL_Delay+0x44>)
 80029a0:	781b      	ldrb	r3, [r3, #0]
 80029a2:	461a      	mov	r2, r3
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	4413      	add	r3, r2
 80029a8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029aa:	bf00      	nop
 80029ac:	f7ff ffde 	bl	800296c <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	68fa      	ldr	r2, [r7, #12]
 80029b8:	429a      	cmp	r2, r3
 80029ba:	d8f7      	bhi.n	80029ac <HAL_Delay+0x28>
  {
  }
}
 80029bc:	bf00      	nop
 80029be:	bf00      	nop
 80029c0:	3710      	adds	r7, #16
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	2000002c 	.word	0x2000002c

080029cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b085      	sub	sp, #20
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f003 0307 	and.w	r3, r3, #7
 80029da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029dc:	4b0c      	ldr	r3, [pc, #48]	; (8002a10 <__NVIC_SetPriorityGrouping+0x44>)
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029e2:	68ba      	ldr	r2, [r7, #8]
 80029e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80029e8:	4013      	ands	r3, r2
 80029ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80029f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029fe:	4a04      	ldr	r2, [pc, #16]	; (8002a10 <__NVIC_SetPriorityGrouping+0x44>)
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	60d3      	str	r3, [r2, #12]
}
 8002a04:	bf00      	nop
 8002a06:	3714      	adds	r7, #20
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr
 8002a10:	e000ed00 	.word	0xe000ed00

08002a14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a14:	b480      	push	{r7}
 8002a16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a18:	4b04      	ldr	r3, [pc, #16]	; (8002a2c <__NVIC_GetPriorityGrouping+0x18>)
 8002a1a:	68db      	ldr	r3, [r3, #12]
 8002a1c:	0a1b      	lsrs	r3, r3, #8
 8002a1e:	f003 0307 	and.w	r3, r3, #7
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr
 8002a2c:	e000ed00 	.word	0xe000ed00

08002a30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b083      	sub	sp, #12
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	4603      	mov	r3, r0
 8002a38:	6039      	str	r1, [r7, #0]
 8002a3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	db0a      	blt.n	8002a5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	b2da      	uxtb	r2, r3
 8002a48:	490c      	ldr	r1, [pc, #48]	; (8002a7c <__NVIC_SetPriority+0x4c>)
 8002a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a4e:	0112      	lsls	r2, r2, #4
 8002a50:	b2d2      	uxtb	r2, r2
 8002a52:	440b      	add	r3, r1
 8002a54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a58:	e00a      	b.n	8002a70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	b2da      	uxtb	r2, r3
 8002a5e:	4908      	ldr	r1, [pc, #32]	; (8002a80 <__NVIC_SetPriority+0x50>)
 8002a60:	79fb      	ldrb	r3, [r7, #7]
 8002a62:	f003 030f 	and.w	r3, r3, #15
 8002a66:	3b04      	subs	r3, #4
 8002a68:	0112      	lsls	r2, r2, #4
 8002a6a:	b2d2      	uxtb	r2, r2
 8002a6c:	440b      	add	r3, r1
 8002a6e:	761a      	strb	r2, [r3, #24]
}
 8002a70:	bf00      	nop
 8002a72:	370c      	adds	r7, #12
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr
 8002a7c:	e000e100 	.word	0xe000e100
 8002a80:	e000ed00 	.word	0xe000ed00

08002a84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b089      	sub	sp, #36	; 0x24
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	60f8      	str	r0, [r7, #12]
 8002a8c:	60b9      	str	r1, [r7, #8]
 8002a8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	f003 0307 	and.w	r3, r3, #7
 8002a96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a98:	69fb      	ldr	r3, [r7, #28]
 8002a9a:	f1c3 0307 	rsb	r3, r3, #7
 8002a9e:	2b04      	cmp	r3, #4
 8002aa0:	bf28      	it	cs
 8002aa2:	2304      	movcs	r3, #4
 8002aa4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	3304      	adds	r3, #4
 8002aaa:	2b06      	cmp	r3, #6
 8002aac:	d902      	bls.n	8002ab4 <NVIC_EncodePriority+0x30>
 8002aae:	69fb      	ldr	r3, [r7, #28]
 8002ab0:	3b03      	subs	r3, #3
 8002ab2:	e000      	b.n	8002ab6 <NVIC_EncodePriority+0x32>
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ab8:	f04f 32ff 	mov.w	r2, #4294967295
 8002abc:	69bb      	ldr	r3, [r7, #24]
 8002abe:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac2:	43da      	mvns	r2, r3
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	401a      	ands	r2, r3
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002acc:	f04f 31ff 	mov.w	r1, #4294967295
 8002ad0:	697b      	ldr	r3, [r7, #20]
 8002ad2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ad6:	43d9      	mvns	r1, r3
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002adc:	4313      	orrs	r3, r2
         );
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	3724      	adds	r7, #36	; 0x24
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae8:	4770      	bx	lr
	...

08002aec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b082      	sub	sp, #8
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	3b01      	subs	r3, #1
 8002af8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002afc:	d301      	bcc.n	8002b02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002afe:	2301      	movs	r3, #1
 8002b00:	e00f      	b.n	8002b22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b02:	4a0a      	ldr	r2, [pc, #40]	; (8002b2c <SysTick_Config+0x40>)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	3b01      	subs	r3, #1
 8002b08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b0a:	210f      	movs	r1, #15
 8002b0c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b10:	f7ff ff8e 	bl	8002a30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b14:	4b05      	ldr	r3, [pc, #20]	; (8002b2c <SysTick_Config+0x40>)
 8002b16:	2200      	movs	r2, #0
 8002b18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b1a:	4b04      	ldr	r3, [pc, #16]	; (8002b2c <SysTick_Config+0x40>)
 8002b1c:	2207      	movs	r2, #7
 8002b1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3708      	adds	r7, #8
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	e000e010 	.word	0xe000e010

08002b30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b082      	sub	sp, #8
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b38:	6878      	ldr	r0, [r7, #4]
 8002b3a:	f7ff ff47 	bl	80029cc <__NVIC_SetPriorityGrouping>
}
 8002b3e:	bf00      	nop
 8002b40:	3708      	adds	r7, #8
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}

08002b46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b46:	b580      	push	{r7, lr}
 8002b48:	b086      	sub	sp, #24
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	60b9      	str	r1, [r7, #8]
 8002b50:	607a      	str	r2, [r7, #4]
 8002b52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002b54:	2300      	movs	r3, #0
 8002b56:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002b58:	f7ff ff5c 	bl	8002a14 <__NVIC_GetPriorityGrouping>
 8002b5c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b5e:	687a      	ldr	r2, [r7, #4]
 8002b60:	68b9      	ldr	r1, [r7, #8]
 8002b62:	6978      	ldr	r0, [r7, #20]
 8002b64:	f7ff ff8e 	bl	8002a84 <NVIC_EncodePriority>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b6e:	4611      	mov	r1, r2
 8002b70:	4618      	mov	r0, r3
 8002b72:	f7ff ff5d 	bl	8002a30 <__NVIC_SetPriority>
}
 8002b76:	bf00      	nop
 8002b78:	3718      	adds	r7, #24
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}

08002b7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b7e:	b580      	push	{r7, lr}
 8002b80:	b082      	sub	sp, #8
 8002b82:	af00      	add	r7, sp, #0
 8002b84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f7ff ffb0 	bl	8002aec <SysTick_Config>
 8002b8c:	4603      	mov	r3, r0
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	3708      	adds	r7, #8
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}
	...

08002b98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b087      	sub	sp, #28
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ba6:	e166      	b.n	8002e76 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	2101      	movs	r1, #1
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	fa01 f303 	lsl.w	r3, r1, r3
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	f000 8158 	beq.w	8002e70 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f003 0303 	and.w	r3, r3, #3
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d005      	beq.n	8002bd8 <HAL_GPIO_Init+0x40>
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	f003 0303 	and.w	r3, r3, #3
 8002bd4:	2b02      	cmp	r3, #2
 8002bd6:	d130      	bne.n	8002c3a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	005b      	lsls	r3, r3, #1
 8002be2:	2203      	movs	r2, #3
 8002be4:	fa02 f303 	lsl.w	r3, r2, r3
 8002be8:	43db      	mvns	r3, r3
 8002bea:	693a      	ldr	r2, [r7, #16]
 8002bec:	4013      	ands	r3, r2
 8002bee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	68da      	ldr	r2, [r3, #12]
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	005b      	lsls	r3, r3, #1
 8002bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bfc:	693a      	ldr	r2, [r7, #16]
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	693a      	ldr	r2, [r7, #16]
 8002c06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002c0e:	2201      	movs	r2, #1
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	fa02 f303 	lsl.w	r3, r2, r3
 8002c16:	43db      	mvns	r3, r3
 8002c18:	693a      	ldr	r2, [r7, #16]
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	091b      	lsrs	r3, r3, #4
 8002c24:	f003 0201 	and.w	r2, r3, #1
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c2e:	693a      	ldr	r2, [r7, #16]
 8002c30:	4313      	orrs	r3, r2
 8002c32:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	693a      	ldr	r2, [r7, #16]
 8002c38:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	f003 0303 	and.w	r3, r3, #3
 8002c42:	2b03      	cmp	r3, #3
 8002c44:	d017      	beq.n	8002c76 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	68db      	ldr	r3, [r3, #12]
 8002c4a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	005b      	lsls	r3, r3, #1
 8002c50:	2203      	movs	r2, #3
 8002c52:	fa02 f303 	lsl.w	r3, r2, r3
 8002c56:	43db      	mvns	r3, r3
 8002c58:	693a      	ldr	r2, [r7, #16]
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	689a      	ldr	r2, [r3, #8]
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	005b      	lsls	r3, r3, #1
 8002c66:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6a:	693a      	ldr	r2, [r7, #16]
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	693a      	ldr	r2, [r7, #16]
 8002c74:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	f003 0303 	and.w	r3, r3, #3
 8002c7e:	2b02      	cmp	r3, #2
 8002c80:	d123      	bne.n	8002cca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	08da      	lsrs	r2, r3, #3
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	3208      	adds	r2, #8
 8002c8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c8e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	f003 0307 	and.w	r3, r3, #7
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	220f      	movs	r2, #15
 8002c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9e:	43db      	mvns	r3, r3
 8002ca0:	693a      	ldr	r2, [r7, #16]
 8002ca2:	4013      	ands	r3, r2
 8002ca4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	691a      	ldr	r2, [r3, #16]
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	f003 0307 	and.w	r3, r3, #7
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb6:	693a      	ldr	r2, [r7, #16]
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	08da      	lsrs	r2, r3, #3
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	3208      	adds	r2, #8
 8002cc4:	6939      	ldr	r1, [r7, #16]
 8002cc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	005b      	lsls	r3, r3, #1
 8002cd4:	2203      	movs	r2, #3
 8002cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cda:	43db      	mvns	r3, r3
 8002cdc:	693a      	ldr	r2, [r7, #16]
 8002cde:	4013      	ands	r3, r2
 8002ce0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	f003 0203 	and.w	r2, r3, #3
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	005b      	lsls	r3, r3, #1
 8002cee:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf2:	693a      	ldr	r2, [r7, #16]
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	693a      	ldr	r2, [r7, #16]
 8002cfc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	f000 80b2 	beq.w	8002e70 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d0c:	4b61      	ldr	r3, [pc, #388]	; (8002e94 <HAL_GPIO_Init+0x2fc>)
 8002d0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d10:	4a60      	ldr	r2, [pc, #384]	; (8002e94 <HAL_GPIO_Init+0x2fc>)
 8002d12:	f043 0301 	orr.w	r3, r3, #1
 8002d16:	6613      	str	r3, [r2, #96]	; 0x60
 8002d18:	4b5e      	ldr	r3, [pc, #376]	; (8002e94 <HAL_GPIO_Init+0x2fc>)
 8002d1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d1c:	f003 0301 	and.w	r3, r3, #1
 8002d20:	60bb      	str	r3, [r7, #8]
 8002d22:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002d24:	4a5c      	ldr	r2, [pc, #368]	; (8002e98 <HAL_GPIO_Init+0x300>)
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	089b      	lsrs	r3, r3, #2
 8002d2a:	3302      	adds	r3, #2
 8002d2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d30:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	f003 0303 	and.w	r3, r3, #3
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	220f      	movs	r2, #15
 8002d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d40:	43db      	mvns	r3, r3
 8002d42:	693a      	ldr	r2, [r7, #16]
 8002d44:	4013      	ands	r3, r2
 8002d46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002d4e:	d02b      	beq.n	8002da8 <HAL_GPIO_Init+0x210>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	4a52      	ldr	r2, [pc, #328]	; (8002e9c <HAL_GPIO_Init+0x304>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d025      	beq.n	8002da4 <HAL_GPIO_Init+0x20c>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	4a51      	ldr	r2, [pc, #324]	; (8002ea0 <HAL_GPIO_Init+0x308>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d01f      	beq.n	8002da0 <HAL_GPIO_Init+0x208>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	4a50      	ldr	r2, [pc, #320]	; (8002ea4 <HAL_GPIO_Init+0x30c>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d019      	beq.n	8002d9c <HAL_GPIO_Init+0x204>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	4a4f      	ldr	r2, [pc, #316]	; (8002ea8 <HAL_GPIO_Init+0x310>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d013      	beq.n	8002d98 <HAL_GPIO_Init+0x200>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	4a4e      	ldr	r2, [pc, #312]	; (8002eac <HAL_GPIO_Init+0x314>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d00d      	beq.n	8002d94 <HAL_GPIO_Init+0x1fc>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	4a4d      	ldr	r2, [pc, #308]	; (8002eb0 <HAL_GPIO_Init+0x318>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d007      	beq.n	8002d90 <HAL_GPIO_Init+0x1f8>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	4a4c      	ldr	r2, [pc, #304]	; (8002eb4 <HAL_GPIO_Init+0x31c>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d101      	bne.n	8002d8c <HAL_GPIO_Init+0x1f4>
 8002d88:	2307      	movs	r3, #7
 8002d8a:	e00e      	b.n	8002daa <HAL_GPIO_Init+0x212>
 8002d8c:	2308      	movs	r3, #8
 8002d8e:	e00c      	b.n	8002daa <HAL_GPIO_Init+0x212>
 8002d90:	2306      	movs	r3, #6
 8002d92:	e00a      	b.n	8002daa <HAL_GPIO_Init+0x212>
 8002d94:	2305      	movs	r3, #5
 8002d96:	e008      	b.n	8002daa <HAL_GPIO_Init+0x212>
 8002d98:	2304      	movs	r3, #4
 8002d9a:	e006      	b.n	8002daa <HAL_GPIO_Init+0x212>
 8002d9c:	2303      	movs	r3, #3
 8002d9e:	e004      	b.n	8002daa <HAL_GPIO_Init+0x212>
 8002da0:	2302      	movs	r3, #2
 8002da2:	e002      	b.n	8002daa <HAL_GPIO_Init+0x212>
 8002da4:	2301      	movs	r3, #1
 8002da6:	e000      	b.n	8002daa <HAL_GPIO_Init+0x212>
 8002da8:	2300      	movs	r3, #0
 8002daa:	697a      	ldr	r2, [r7, #20]
 8002dac:	f002 0203 	and.w	r2, r2, #3
 8002db0:	0092      	lsls	r2, r2, #2
 8002db2:	4093      	lsls	r3, r2
 8002db4:	693a      	ldr	r2, [r7, #16]
 8002db6:	4313      	orrs	r3, r2
 8002db8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002dba:	4937      	ldr	r1, [pc, #220]	; (8002e98 <HAL_GPIO_Init+0x300>)
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	089b      	lsrs	r3, r3, #2
 8002dc0:	3302      	adds	r3, #2
 8002dc2:	693a      	ldr	r2, [r7, #16]
 8002dc4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002dc8:	4b3b      	ldr	r3, [pc, #236]	; (8002eb8 <HAL_GPIO_Init+0x320>)
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	43db      	mvns	r3, r3
 8002dd2:	693a      	ldr	r2, [r7, #16]
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d003      	beq.n	8002dec <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002de4:	693a      	ldr	r2, [r7, #16]
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	4313      	orrs	r3, r2
 8002dea:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002dec:	4a32      	ldr	r2, [pc, #200]	; (8002eb8 <HAL_GPIO_Init+0x320>)
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002df2:	4b31      	ldr	r3, [pc, #196]	; (8002eb8 <HAL_GPIO_Init+0x320>)
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	43db      	mvns	r3, r3
 8002dfc:	693a      	ldr	r2, [r7, #16]
 8002dfe:	4013      	ands	r3, r2
 8002e00:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d003      	beq.n	8002e16 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002e0e:	693a      	ldr	r2, [r7, #16]
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	4313      	orrs	r3, r2
 8002e14:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002e16:	4a28      	ldr	r2, [pc, #160]	; (8002eb8 <HAL_GPIO_Init+0x320>)
 8002e18:	693b      	ldr	r3, [r7, #16]
 8002e1a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002e1c:	4b26      	ldr	r3, [pc, #152]	; (8002eb8 <HAL_GPIO_Init+0x320>)
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	43db      	mvns	r3, r3
 8002e26:	693a      	ldr	r2, [r7, #16]
 8002e28:	4013      	ands	r3, r2
 8002e2a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d003      	beq.n	8002e40 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002e38:	693a      	ldr	r2, [r7, #16]
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002e40:	4a1d      	ldr	r2, [pc, #116]	; (8002eb8 <HAL_GPIO_Init+0x320>)
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002e46:	4b1c      	ldr	r3, [pc, #112]	; (8002eb8 <HAL_GPIO_Init+0x320>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	43db      	mvns	r3, r3
 8002e50:	693a      	ldr	r2, [r7, #16]
 8002e52:	4013      	ands	r3, r2
 8002e54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d003      	beq.n	8002e6a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002e62:	693a      	ldr	r2, [r7, #16]
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002e6a:	4a13      	ldr	r2, [pc, #76]	; (8002eb8 <HAL_GPIO_Init+0x320>)
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	3301      	adds	r3, #1
 8002e74:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	fa22 f303 	lsr.w	r3, r2, r3
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	f47f ae91 	bne.w	8002ba8 <HAL_GPIO_Init+0x10>
  }
}
 8002e86:	bf00      	nop
 8002e88:	bf00      	nop
 8002e8a:	371c      	adds	r7, #28
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e92:	4770      	bx	lr
 8002e94:	40021000 	.word	0x40021000
 8002e98:	40010000 	.word	0x40010000
 8002e9c:	48000400 	.word	0x48000400
 8002ea0:	48000800 	.word	0x48000800
 8002ea4:	48000c00 	.word	0x48000c00
 8002ea8:	48001000 	.word	0x48001000
 8002eac:	48001400 	.word	0x48001400
 8002eb0:	48001800 	.word	0x48001800
 8002eb4:	48001c00 	.word	0x48001c00
 8002eb8:	40010400 	.word	0x40010400

08002ebc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b085      	sub	sp, #20
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	460b      	mov	r3, r1
 8002ec6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	691a      	ldr	r2, [r3, #16]
 8002ecc:	887b      	ldrh	r3, [r7, #2]
 8002ece:	4013      	ands	r3, r2
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d002      	beq.n	8002eda <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	73fb      	strb	r3, [r7, #15]
 8002ed8:	e001      	b.n	8002ede <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002eda:	2300      	movs	r3, #0
 8002edc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002ede:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	3714      	adds	r7, #20
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr

08002eec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
 8002ef4:	460b      	mov	r3, r1
 8002ef6:	807b      	strh	r3, [r7, #2]
 8002ef8:	4613      	mov	r3, r2
 8002efa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002efc:	787b      	ldrb	r3, [r7, #1]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d003      	beq.n	8002f0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002f02:	887a      	ldrh	r2, [r7, #2]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002f08:	e002      	b.n	8002f10 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002f0a:	887a      	ldrh	r2, [r7, #2]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002f10:	bf00      	nop
 8002f12:	370c      	adds	r7, #12
 8002f14:	46bd      	mov	sp, r7
 8002f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1a:	4770      	bx	lr

08002f1c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b082      	sub	sp, #8
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d101      	bne.n	8002f2e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e081      	b.n	8003032 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d106      	bne.n	8002f48 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	f7ff f8e0 	bl	8002108 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2224      	movs	r2, #36	; 0x24
 8002f4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f022 0201 	bic.w	r2, r2, #1
 8002f5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	685a      	ldr	r2, [r3, #4]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f6c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	689a      	ldr	r2, [r3, #8]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f7c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	68db      	ldr	r3, [r3, #12]
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d107      	bne.n	8002f96 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	689a      	ldr	r2, [r3, #8]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002f92:	609a      	str	r2, [r3, #8]
 8002f94:	e006      	b.n	8002fa4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	689a      	ldr	r2, [r3, #8]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002fa2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	68db      	ldr	r3, [r3, #12]
 8002fa8:	2b02      	cmp	r3, #2
 8002faa:	d104      	bne.n	8002fb6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002fb4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	6812      	ldr	r2, [r2, #0]
 8002fc0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002fc4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002fc8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	68da      	ldr	r2, [r3, #12]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002fd8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	691a      	ldr	r2, [r3, #16]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	695b      	ldr	r3, [r3, #20]
 8002fe2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	699b      	ldr	r3, [r3, #24]
 8002fea:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	430a      	orrs	r2, r1
 8002ff2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	69d9      	ldr	r1, [r3, #28]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6a1a      	ldr	r2, [r3, #32]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	430a      	orrs	r2, r1
 8003002:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f042 0201 	orr.w	r2, r2, #1
 8003012:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2200      	movs	r2, #0
 8003018:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2220      	movs	r2, #32
 800301e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2200      	movs	r2, #0
 8003026:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003030:	2300      	movs	r3, #0
}
 8003032:	4618      	mov	r0, r3
 8003034:	3708      	adds	r7, #8
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
	...

0800303c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b088      	sub	sp, #32
 8003040:	af02      	add	r7, sp, #8
 8003042:	60f8      	str	r0, [r7, #12]
 8003044:	607a      	str	r2, [r7, #4]
 8003046:	461a      	mov	r2, r3
 8003048:	460b      	mov	r3, r1
 800304a:	817b      	strh	r3, [r7, #10]
 800304c:	4613      	mov	r3, r2
 800304e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003056:	b2db      	uxtb	r3, r3
 8003058:	2b20      	cmp	r3, #32
 800305a:	f040 80da 	bne.w	8003212 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003064:	2b01      	cmp	r3, #1
 8003066:	d101      	bne.n	800306c <HAL_I2C_Master_Transmit+0x30>
 8003068:	2302      	movs	r3, #2
 800306a:	e0d3      	b.n	8003214 <HAL_I2C_Master_Transmit+0x1d8>
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2201      	movs	r2, #1
 8003070:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003074:	f7ff fc7a 	bl	800296c <HAL_GetTick>
 8003078:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	9300      	str	r3, [sp, #0]
 800307e:	2319      	movs	r3, #25
 8003080:	2201      	movs	r2, #1
 8003082:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003086:	68f8      	ldr	r0, [r7, #12]
 8003088:	f000 f9e6 	bl	8003458 <I2C_WaitOnFlagUntilTimeout>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d001      	beq.n	8003096 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e0be      	b.n	8003214 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2221      	movs	r2, #33	; 0x21
 800309a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2210      	movs	r2, #16
 80030a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2200      	movs	r2, #0
 80030aa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	687a      	ldr	r2, [r7, #4]
 80030b0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	893a      	ldrh	r2, [r7, #8]
 80030b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2200      	movs	r2, #0
 80030bc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030c2:	b29b      	uxth	r3, r3
 80030c4:	2bff      	cmp	r3, #255	; 0xff
 80030c6:	d90e      	bls.n	80030e6 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	22ff      	movs	r2, #255	; 0xff
 80030cc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030d2:	b2da      	uxtb	r2, r3
 80030d4:	8979      	ldrh	r1, [r7, #10]
 80030d6:	4b51      	ldr	r3, [pc, #324]	; (800321c <HAL_I2C_Master_Transmit+0x1e0>)
 80030d8:	9300      	str	r3, [sp, #0]
 80030da:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80030de:	68f8      	ldr	r0, [r7, #12]
 80030e0:	f000 fbdc 	bl	800389c <I2C_TransferConfig>
 80030e4:	e06c      	b.n	80031c0 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030ea:	b29a      	uxth	r2, r3
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030f4:	b2da      	uxtb	r2, r3
 80030f6:	8979      	ldrh	r1, [r7, #10]
 80030f8:	4b48      	ldr	r3, [pc, #288]	; (800321c <HAL_I2C_Master_Transmit+0x1e0>)
 80030fa:	9300      	str	r3, [sp, #0]
 80030fc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003100:	68f8      	ldr	r0, [r7, #12]
 8003102:	f000 fbcb 	bl	800389c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003106:	e05b      	b.n	80031c0 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003108:	697a      	ldr	r2, [r7, #20]
 800310a:	6a39      	ldr	r1, [r7, #32]
 800310c:	68f8      	ldr	r0, [r7, #12]
 800310e:	f000 f9e3 	bl	80034d8 <I2C_WaitOnTXISFlagUntilTimeout>
 8003112:	4603      	mov	r3, r0
 8003114:	2b00      	cmp	r3, #0
 8003116:	d001      	beq.n	800311c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	e07b      	b.n	8003214 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003120:	781a      	ldrb	r2, [r3, #0]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800312c:	1c5a      	adds	r2, r3, #1
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003136:	b29b      	uxth	r3, r3
 8003138:	3b01      	subs	r3, #1
 800313a:	b29a      	uxth	r2, r3
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003144:	3b01      	subs	r3, #1
 8003146:	b29a      	uxth	r2, r3
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003150:	b29b      	uxth	r3, r3
 8003152:	2b00      	cmp	r3, #0
 8003154:	d034      	beq.n	80031c0 <HAL_I2C_Master_Transmit+0x184>
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800315a:	2b00      	cmp	r3, #0
 800315c:	d130      	bne.n	80031c0 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	9300      	str	r3, [sp, #0]
 8003162:	6a3b      	ldr	r3, [r7, #32]
 8003164:	2200      	movs	r2, #0
 8003166:	2180      	movs	r1, #128	; 0x80
 8003168:	68f8      	ldr	r0, [r7, #12]
 800316a:	f000 f975 	bl	8003458 <I2C_WaitOnFlagUntilTimeout>
 800316e:	4603      	mov	r3, r0
 8003170:	2b00      	cmp	r3, #0
 8003172:	d001      	beq.n	8003178 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e04d      	b.n	8003214 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800317c:	b29b      	uxth	r3, r3
 800317e:	2bff      	cmp	r3, #255	; 0xff
 8003180:	d90e      	bls.n	80031a0 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	22ff      	movs	r2, #255	; 0xff
 8003186:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800318c:	b2da      	uxtb	r2, r3
 800318e:	8979      	ldrh	r1, [r7, #10]
 8003190:	2300      	movs	r3, #0
 8003192:	9300      	str	r3, [sp, #0]
 8003194:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003198:	68f8      	ldr	r0, [r7, #12]
 800319a:	f000 fb7f 	bl	800389c <I2C_TransferConfig>
 800319e:	e00f      	b.n	80031c0 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031a4:	b29a      	uxth	r2, r3
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031ae:	b2da      	uxtb	r2, r3
 80031b0:	8979      	ldrh	r1, [r7, #10]
 80031b2:	2300      	movs	r3, #0
 80031b4:	9300      	str	r3, [sp, #0]
 80031b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031ba:	68f8      	ldr	r0, [r7, #12]
 80031bc:	f000 fb6e 	bl	800389c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031c4:	b29b      	uxth	r3, r3
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d19e      	bne.n	8003108 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031ca:	697a      	ldr	r2, [r7, #20]
 80031cc:	6a39      	ldr	r1, [r7, #32]
 80031ce:	68f8      	ldr	r0, [r7, #12]
 80031d0:	f000 f9c2 	bl	8003558 <I2C_WaitOnSTOPFlagUntilTimeout>
 80031d4:	4603      	mov	r3, r0
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d001      	beq.n	80031de <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	e01a      	b.n	8003214 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	2220      	movs	r2, #32
 80031e4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	6859      	ldr	r1, [r3, #4]
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	4b0b      	ldr	r3, [pc, #44]	; (8003220 <HAL_I2C_Master_Transmit+0x1e4>)
 80031f2:	400b      	ands	r3, r1
 80031f4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2220      	movs	r2, #32
 80031fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	2200      	movs	r2, #0
 8003202:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	2200      	movs	r2, #0
 800320a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800320e:	2300      	movs	r3, #0
 8003210:	e000      	b.n	8003214 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8003212:	2302      	movs	r3, #2
  }
}
 8003214:	4618      	mov	r0, r3
 8003216:	3718      	adds	r7, #24
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}
 800321c:	80002000 	.word	0x80002000
 8003220:	fe00e800 	.word	0xfe00e800

08003224 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b088      	sub	sp, #32
 8003228:	af02      	add	r7, sp, #8
 800322a:	60f8      	str	r0, [r7, #12]
 800322c:	607a      	str	r2, [r7, #4]
 800322e:	461a      	mov	r2, r3
 8003230:	460b      	mov	r3, r1
 8003232:	817b      	strh	r3, [r7, #10]
 8003234:	4613      	mov	r3, r2
 8003236:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800323e:	b2db      	uxtb	r3, r3
 8003240:	2b20      	cmp	r3, #32
 8003242:	f040 80db 	bne.w	80033fc <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800324c:	2b01      	cmp	r3, #1
 800324e:	d101      	bne.n	8003254 <HAL_I2C_Master_Receive+0x30>
 8003250:	2302      	movs	r3, #2
 8003252:	e0d4      	b.n	80033fe <HAL_I2C_Master_Receive+0x1da>
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2201      	movs	r2, #1
 8003258:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800325c:	f7ff fb86 	bl	800296c <HAL_GetTick>
 8003260:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	9300      	str	r3, [sp, #0]
 8003266:	2319      	movs	r3, #25
 8003268:	2201      	movs	r2, #1
 800326a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800326e:	68f8      	ldr	r0, [r7, #12]
 8003270:	f000 f8f2 	bl	8003458 <I2C_WaitOnFlagUntilTimeout>
 8003274:	4603      	mov	r3, r0
 8003276:	2b00      	cmp	r3, #0
 8003278:	d001      	beq.n	800327e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	e0bf      	b.n	80033fe <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2222      	movs	r2, #34	; 0x22
 8003282:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2210      	movs	r2, #16
 800328a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2200      	movs	r2, #0
 8003292:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	687a      	ldr	r2, [r7, #4]
 8003298:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	893a      	ldrh	r2, [r7, #8]
 800329e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	2200      	movs	r2, #0
 80032a4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032aa:	b29b      	uxth	r3, r3
 80032ac:	2bff      	cmp	r3, #255	; 0xff
 80032ae:	d90e      	bls.n	80032ce <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	22ff      	movs	r2, #255	; 0xff
 80032b4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032ba:	b2da      	uxtb	r2, r3
 80032bc:	8979      	ldrh	r1, [r7, #10]
 80032be:	4b52      	ldr	r3, [pc, #328]	; (8003408 <HAL_I2C_Master_Receive+0x1e4>)
 80032c0:	9300      	str	r3, [sp, #0]
 80032c2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80032c6:	68f8      	ldr	r0, [r7, #12]
 80032c8:	f000 fae8 	bl	800389c <I2C_TransferConfig>
 80032cc:	e06d      	b.n	80033aa <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032d2:	b29a      	uxth	r2, r3
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032dc:	b2da      	uxtb	r2, r3
 80032de:	8979      	ldrh	r1, [r7, #10]
 80032e0:	4b49      	ldr	r3, [pc, #292]	; (8003408 <HAL_I2C_Master_Receive+0x1e4>)
 80032e2:	9300      	str	r3, [sp, #0]
 80032e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80032e8:	68f8      	ldr	r0, [r7, #12]
 80032ea:	f000 fad7 	bl	800389c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80032ee:	e05c      	b.n	80033aa <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032f0:	697a      	ldr	r2, [r7, #20]
 80032f2:	6a39      	ldr	r1, [r7, #32]
 80032f4:	68f8      	ldr	r0, [r7, #12]
 80032f6:	f000 f96b 	bl	80035d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80032fa:	4603      	mov	r3, r0
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d001      	beq.n	8003304 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	e07c      	b.n	80033fe <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800330e:	b2d2      	uxtb	r2, r2
 8003310:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003316:	1c5a      	adds	r2, r3, #1
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003320:	3b01      	subs	r3, #1
 8003322:	b29a      	uxth	r2, r3
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800332c:	b29b      	uxth	r3, r3
 800332e:	3b01      	subs	r3, #1
 8003330:	b29a      	uxth	r2, r3
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800333a:	b29b      	uxth	r3, r3
 800333c:	2b00      	cmp	r3, #0
 800333e:	d034      	beq.n	80033aa <HAL_I2C_Master_Receive+0x186>
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003344:	2b00      	cmp	r3, #0
 8003346:	d130      	bne.n	80033aa <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	9300      	str	r3, [sp, #0]
 800334c:	6a3b      	ldr	r3, [r7, #32]
 800334e:	2200      	movs	r2, #0
 8003350:	2180      	movs	r1, #128	; 0x80
 8003352:	68f8      	ldr	r0, [r7, #12]
 8003354:	f000 f880 	bl	8003458 <I2C_WaitOnFlagUntilTimeout>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d001      	beq.n	8003362 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e04d      	b.n	80033fe <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003366:	b29b      	uxth	r3, r3
 8003368:	2bff      	cmp	r3, #255	; 0xff
 800336a:	d90e      	bls.n	800338a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	22ff      	movs	r2, #255	; 0xff
 8003370:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003376:	b2da      	uxtb	r2, r3
 8003378:	8979      	ldrh	r1, [r7, #10]
 800337a:	2300      	movs	r3, #0
 800337c:	9300      	str	r3, [sp, #0]
 800337e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003382:	68f8      	ldr	r0, [r7, #12]
 8003384:	f000 fa8a 	bl	800389c <I2C_TransferConfig>
 8003388:	e00f      	b.n	80033aa <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800338e:	b29a      	uxth	r2, r3
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003398:	b2da      	uxtb	r2, r3
 800339a:	8979      	ldrh	r1, [r7, #10]
 800339c:	2300      	movs	r3, #0
 800339e:	9300      	str	r3, [sp, #0]
 80033a0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80033a4:	68f8      	ldr	r0, [r7, #12]
 80033a6:	f000 fa79 	bl	800389c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033ae:	b29b      	uxth	r3, r3
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d19d      	bne.n	80032f0 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033b4:	697a      	ldr	r2, [r7, #20]
 80033b6:	6a39      	ldr	r1, [r7, #32]
 80033b8:	68f8      	ldr	r0, [r7, #12]
 80033ba:	f000 f8cd 	bl	8003558 <I2C_WaitOnSTOPFlagUntilTimeout>
 80033be:	4603      	mov	r3, r0
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d001      	beq.n	80033c8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	e01a      	b.n	80033fe <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2220      	movs	r2, #32
 80033ce:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	6859      	ldr	r1, [r3, #4]
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	4b0c      	ldr	r3, [pc, #48]	; (800340c <HAL_I2C_Master_Receive+0x1e8>)
 80033dc:	400b      	ands	r3, r1
 80033de:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2220      	movs	r2, #32
 80033e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2200      	movs	r2, #0
 80033ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80033f8:	2300      	movs	r3, #0
 80033fa:	e000      	b.n	80033fe <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80033fc:	2302      	movs	r3, #2
  }
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3718      	adds	r7, #24
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	80002400 	.word	0x80002400
 800340c:	fe00e800 	.word	0xfe00e800

08003410 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003410:	b480      	push	{r7}
 8003412:	b083      	sub	sp, #12
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	699b      	ldr	r3, [r3, #24]
 800341e:	f003 0302 	and.w	r3, r3, #2
 8003422:	2b02      	cmp	r3, #2
 8003424:	d103      	bne.n	800342e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	2200      	movs	r2, #0
 800342c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	699b      	ldr	r3, [r3, #24]
 8003434:	f003 0301 	and.w	r3, r3, #1
 8003438:	2b01      	cmp	r3, #1
 800343a:	d007      	beq.n	800344c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	699a      	ldr	r2, [r3, #24]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f042 0201 	orr.w	r2, r2, #1
 800344a:	619a      	str	r2, [r3, #24]
  }
}
 800344c:	bf00      	nop
 800344e:	370c      	adds	r7, #12
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr

08003458 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af00      	add	r7, sp, #0
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	60b9      	str	r1, [r7, #8]
 8003462:	603b      	str	r3, [r7, #0]
 8003464:	4613      	mov	r3, r2
 8003466:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003468:	e022      	b.n	80034b0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003470:	d01e      	beq.n	80034b0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003472:	f7ff fa7b 	bl	800296c <HAL_GetTick>
 8003476:	4602      	mov	r2, r0
 8003478:	69bb      	ldr	r3, [r7, #24]
 800347a:	1ad3      	subs	r3, r2, r3
 800347c:	683a      	ldr	r2, [r7, #0]
 800347e:	429a      	cmp	r2, r3
 8003480:	d302      	bcc.n	8003488 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d113      	bne.n	80034b0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800348c:	f043 0220 	orr.w	r2, r3, #32
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2220      	movs	r2, #32
 8003498:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2200      	movs	r2, #0
 80034a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2200      	movs	r2, #0
 80034a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80034ac:	2301      	movs	r3, #1
 80034ae:	e00f      	b.n	80034d0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	699a      	ldr	r2, [r3, #24]
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	4013      	ands	r3, r2
 80034ba:	68ba      	ldr	r2, [r7, #8]
 80034bc:	429a      	cmp	r2, r3
 80034be:	bf0c      	ite	eq
 80034c0:	2301      	moveq	r3, #1
 80034c2:	2300      	movne	r3, #0
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	461a      	mov	r2, r3
 80034c8:	79fb      	ldrb	r3, [r7, #7]
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d0cd      	beq.n	800346a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80034ce:	2300      	movs	r3, #0
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	3710      	adds	r7, #16
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}

080034d8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b084      	sub	sp, #16
 80034dc:	af00      	add	r7, sp, #0
 80034de:	60f8      	str	r0, [r7, #12]
 80034e0:	60b9      	str	r1, [r7, #8]
 80034e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80034e4:	e02c      	b.n	8003540 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	68b9      	ldr	r1, [r7, #8]
 80034ea:	68f8      	ldr	r0, [r7, #12]
 80034ec:	f000 f8ea 	bl	80036c4 <I2C_IsErrorOccurred>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d001      	beq.n	80034fa <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e02a      	b.n	8003550 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003500:	d01e      	beq.n	8003540 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003502:	f7ff fa33 	bl	800296c <HAL_GetTick>
 8003506:	4602      	mov	r2, r0
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	1ad3      	subs	r3, r2, r3
 800350c:	68ba      	ldr	r2, [r7, #8]
 800350e:	429a      	cmp	r2, r3
 8003510:	d302      	bcc.n	8003518 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d113      	bne.n	8003540 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800351c:	f043 0220 	orr.w	r2, r3, #32
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2220      	movs	r2, #32
 8003528:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2200      	movs	r2, #0
 8003530:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	2200      	movs	r2, #0
 8003538:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	e007      	b.n	8003550 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	699b      	ldr	r3, [r3, #24]
 8003546:	f003 0302 	and.w	r3, r3, #2
 800354a:	2b02      	cmp	r3, #2
 800354c:	d1cb      	bne.n	80034e6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800354e:	2300      	movs	r3, #0
}
 8003550:	4618      	mov	r0, r3
 8003552:	3710      	adds	r7, #16
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}

08003558 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b084      	sub	sp, #16
 800355c:	af00      	add	r7, sp, #0
 800355e:	60f8      	str	r0, [r7, #12]
 8003560:	60b9      	str	r1, [r7, #8]
 8003562:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003564:	e028      	b.n	80035b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003566:	687a      	ldr	r2, [r7, #4]
 8003568:	68b9      	ldr	r1, [r7, #8]
 800356a:	68f8      	ldr	r0, [r7, #12]
 800356c:	f000 f8aa 	bl	80036c4 <I2C_IsErrorOccurred>
 8003570:	4603      	mov	r3, r0
 8003572:	2b00      	cmp	r3, #0
 8003574:	d001      	beq.n	800357a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e026      	b.n	80035c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800357a:	f7ff f9f7 	bl	800296c <HAL_GetTick>
 800357e:	4602      	mov	r2, r0
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	1ad3      	subs	r3, r2, r3
 8003584:	68ba      	ldr	r2, [r7, #8]
 8003586:	429a      	cmp	r2, r3
 8003588:	d302      	bcc.n	8003590 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d113      	bne.n	80035b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003594:	f043 0220 	orr.w	r2, r3, #32
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	2220      	movs	r2, #32
 80035a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2200      	movs	r2, #0
 80035a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2200      	movs	r2, #0
 80035b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e007      	b.n	80035c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	699b      	ldr	r3, [r3, #24]
 80035be:	f003 0320 	and.w	r3, r3, #32
 80035c2:	2b20      	cmp	r3, #32
 80035c4:	d1cf      	bne.n	8003566 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80035c6:	2300      	movs	r3, #0
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	3710      	adds	r7, #16
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}

080035d0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b084      	sub	sp, #16
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	60f8      	str	r0, [r7, #12]
 80035d8:	60b9      	str	r1, [r7, #8]
 80035da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80035dc:	e064      	b.n	80036a8 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80035de:	687a      	ldr	r2, [r7, #4]
 80035e0:	68b9      	ldr	r1, [r7, #8]
 80035e2:	68f8      	ldr	r0, [r7, #12]
 80035e4:	f000 f86e 	bl	80036c4 <I2C_IsErrorOccurred>
 80035e8:	4603      	mov	r3, r0
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d001      	beq.n	80035f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e062      	b.n	80036b8 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	699b      	ldr	r3, [r3, #24]
 80035f8:	f003 0320 	and.w	r3, r3, #32
 80035fc:	2b20      	cmp	r3, #32
 80035fe:	d138      	bne.n	8003672 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	699b      	ldr	r3, [r3, #24]
 8003606:	f003 0304 	and.w	r3, r3, #4
 800360a:	2b04      	cmp	r3, #4
 800360c:	d105      	bne.n	800361a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003612:	2b00      	cmp	r3, #0
 8003614:	d001      	beq.n	800361a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8003616:	2300      	movs	r3, #0
 8003618:	e04e      	b.n	80036b8 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	699b      	ldr	r3, [r3, #24]
 8003620:	f003 0310 	and.w	r3, r3, #16
 8003624:	2b10      	cmp	r3, #16
 8003626:	d107      	bne.n	8003638 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	2210      	movs	r2, #16
 800362e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2204      	movs	r2, #4
 8003634:	645a      	str	r2, [r3, #68]	; 0x44
 8003636:	e002      	b.n	800363e <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2200      	movs	r2, #0
 800363c:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	2220      	movs	r2, #32
 8003644:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	6859      	ldr	r1, [r3, #4]
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	4b1b      	ldr	r3, [pc, #108]	; (80036c0 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 8003652:	400b      	ands	r3, r1
 8003654:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	2220      	movs	r2, #32
 800365a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2200      	movs	r2, #0
 8003662:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2200      	movs	r2, #0
 800366a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e022      	b.n	80036b8 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003672:	f7ff f97b 	bl	800296c <HAL_GetTick>
 8003676:	4602      	mov	r2, r0
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	1ad3      	subs	r3, r2, r3
 800367c:	68ba      	ldr	r2, [r7, #8]
 800367e:	429a      	cmp	r2, r3
 8003680:	d302      	bcc.n	8003688 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d10f      	bne.n	80036a8 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800368c:	f043 0220 	orr.w	r2, r3, #32
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2220      	movs	r2, #32
 8003698:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2200      	movs	r2, #0
 80036a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e007      	b.n	80036b8 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	699b      	ldr	r3, [r3, #24]
 80036ae:	f003 0304 	and.w	r3, r3, #4
 80036b2:	2b04      	cmp	r3, #4
 80036b4:	d193      	bne.n	80035de <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80036b6:	2300      	movs	r3, #0
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3710      	adds	r7, #16
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}
 80036c0:	fe00e800 	.word	0xfe00e800

080036c4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b08a      	sub	sp, #40	; 0x28
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	60f8      	str	r0, [r7, #12]
 80036cc:	60b9      	str	r1, [r7, #8]
 80036ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036d0:	2300      	movs	r3, #0
 80036d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	699b      	ldr	r3, [r3, #24]
 80036dc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80036de:	2300      	movs	r3, #0
 80036e0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80036e6:	69bb      	ldr	r3, [r7, #24]
 80036e8:	f003 0310 	and.w	r3, r3, #16
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d075      	beq.n	80037dc <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	2210      	movs	r2, #16
 80036f6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80036f8:	e056      	b.n	80037a8 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80036fa:	68bb      	ldr	r3, [r7, #8]
 80036fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003700:	d052      	beq.n	80037a8 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003702:	f7ff f933 	bl	800296c <HAL_GetTick>
 8003706:	4602      	mov	r2, r0
 8003708:	69fb      	ldr	r3, [r7, #28]
 800370a:	1ad3      	subs	r3, r2, r3
 800370c:	68ba      	ldr	r2, [r7, #8]
 800370e:	429a      	cmp	r2, r3
 8003710:	d302      	bcc.n	8003718 <I2C_IsErrorOccurred+0x54>
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d147      	bne.n	80037a8 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003722:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800372a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	699b      	ldr	r3, [r3, #24]
 8003732:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003736:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800373a:	d12e      	bne.n	800379a <I2C_IsErrorOccurred+0xd6>
 800373c:	697b      	ldr	r3, [r7, #20]
 800373e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003742:	d02a      	beq.n	800379a <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8003744:	7cfb      	ldrb	r3, [r7, #19]
 8003746:	2b20      	cmp	r3, #32
 8003748:	d027      	beq.n	800379a <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	685a      	ldr	r2, [r3, #4]
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003758:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800375a:	f7ff f907 	bl	800296c <HAL_GetTick>
 800375e:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003760:	e01b      	b.n	800379a <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003762:	f7ff f903 	bl	800296c <HAL_GetTick>
 8003766:	4602      	mov	r2, r0
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	1ad3      	subs	r3, r2, r3
 800376c:	2b19      	cmp	r3, #25
 800376e:	d914      	bls.n	800379a <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003774:	f043 0220 	orr.w	r2, r3, #32
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2220      	movs	r2, #32
 8003780:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2200      	movs	r2, #0
 8003788:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2200      	movs	r2, #0
 8003790:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8003794:	2301      	movs	r3, #1
 8003796:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	699b      	ldr	r3, [r3, #24]
 80037a0:	f003 0320 	and.w	r3, r3, #32
 80037a4:	2b20      	cmp	r3, #32
 80037a6:	d1dc      	bne.n	8003762 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	699b      	ldr	r3, [r3, #24]
 80037ae:	f003 0320 	and.w	r3, r3, #32
 80037b2:	2b20      	cmp	r3, #32
 80037b4:	d003      	beq.n	80037be <I2C_IsErrorOccurred+0xfa>
 80037b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d09d      	beq.n	80036fa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80037be:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d103      	bne.n	80037ce <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	2220      	movs	r2, #32
 80037cc:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80037ce:	6a3b      	ldr	r3, [r7, #32]
 80037d0:	f043 0304 	orr.w	r3, r3, #4
 80037d4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	699b      	ldr	r3, [r3, #24]
 80037e2:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80037e4:	69bb      	ldr	r3, [r7, #24]
 80037e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d00b      	beq.n	8003806 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80037ee:	6a3b      	ldr	r3, [r7, #32]
 80037f0:	f043 0301 	orr.w	r3, r3, #1
 80037f4:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80037fe:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003806:	69bb      	ldr	r3, [r7, #24]
 8003808:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800380c:	2b00      	cmp	r3, #0
 800380e:	d00b      	beq.n	8003828 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003810:	6a3b      	ldr	r3, [r7, #32]
 8003812:	f043 0308 	orr.w	r3, r3, #8
 8003816:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003820:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003828:	69bb      	ldr	r3, [r7, #24]
 800382a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800382e:	2b00      	cmp	r3, #0
 8003830:	d00b      	beq.n	800384a <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003832:	6a3b      	ldr	r3, [r7, #32]
 8003834:	f043 0302 	orr.w	r3, r3, #2
 8003838:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003842:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800384a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800384e:	2b00      	cmp	r3, #0
 8003850:	d01c      	beq.n	800388c <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003852:	68f8      	ldr	r0, [r7, #12]
 8003854:	f7ff fddc 	bl	8003410 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	6859      	ldr	r1, [r3, #4]
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	4b0d      	ldr	r3, [pc, #52]	; (8003898 <I2C_IsErrorOccurred+0x1d4>)
 8003864:	400b      	ands	r3, r1
 8003866:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800386c:	6a3b      	ldr	r3, [r7, #32]
 800386e:	431a      	orrs	r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2220      	movs	r2, #32
 8003878:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2200      	movs	r2, #0
 8003880:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2200      	movs	r2, #0
 8003888:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800388c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003890:	4618      	mov	r0, r3
 8003892:	3728      	adds	r7, #40	; 0x28
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}
 8003898:	fe00e800 	.word	0xfe00e800

0800389c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800389c:	b480      	push	{r7}
 800389e:	b087      	sub	sp, #28
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	60f8      	str	r0, [r7, #12]
 80038a4:	607b      	str	r3, [r7, #4]
 80038a6:	460b      	mov	r3, r1
 80038a8:	817b      	strh	r3, [r7, #10]
 80038aa:	4613      	mov	r3, r2
 80038ac:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80038ae:	897b      	ldrh	r3, [r7, #10]
 80038b0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80038b4:	7a7b      	ldrb	r3, [r7, #9]
 80038b6:	041b      	lsls	r3, r3, #16
 80038b8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80038bc:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80038c2:	6a3b      	ldr	r3, [r7, #32]
 80038c4:	4313      	orrs	r3, r2
 80038c6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80038ca:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	685a      	ldr	r2, [r3, #4]
 80038d2:	6a3b      	ldr	r3, [r7, #32]
 80038d4:	0d5b      	lsrs	r3, r3, #21
 80038d6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80038da:	4b08      	ldr	r3, [pc, #32]	; (80038fc <I2C_TransferConfig+0x60>)
 80038dc:	430b      	orrs	r3, r1
 80038de:	43db      	mvns	r3, r3
 80038e0:	ea02 0103 	and.w	r1, r2, r3
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	697a      	ldr	r2, [r7, #20]
 80038ea:	430a      	orrs	r2, r1
 80038ec:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80038ee:	bf00      	nop
 80038f0:	371c      	adds	r7, #28
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr
 80038fa:	bf00      	nop
 80038fc:	03ff63ff 	.word	0x03ff63ff

08003900 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003900:	b480      	push	{r7}
 8003902:	b083      	sub	sp, #12
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
 8003908:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003910:	b2db      	uxtb	r3, r3
 8003912:	2b20      	cmp	r3, #32
 8003914:	d138      	bne.n	8003988 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800391c:	2b01      	cmp	r3, #1
 800391e:	d101      	bne.n	8003924 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003920:	2302      	movs	r3, #2
 8003922:	e032      	b.n	800398a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2201      	movs	r2, #1
 8003928:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2224      	movs	r2, #36	; 0x24
 8003930:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	681a      	ldr	r2, [r3, #0]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f022 0201 	bic.w	r2, r2, #1
 8003942:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003952:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	6819      	ldr	r1, [r3, #0]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	683a      	ldr	r2, [r7, #0]
 8003960:	430a      	orrs	r2, r1
 8003962:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f042 0201 	orr.w	r2, r2, #1
 8003972:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2220      	movs	r2, #32
 8003978:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003984:	2300      	movs	r3, #0
 8003986:	e000      	b.n	800398a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003988:	2302      	movs	r3, #2
  }
}
 800398a:	4618      	mov	r0, r3
 800398c:	370c      	adds	r7, #12
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr

08003996 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003996:	b480      	push	{r7}
 8003998:	b085      	sub	sp, #20
 800399a:	af00      	add	r7, sp, #0
 800399c:	6078      	str	r0, [r7, #4]
 800399e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	2b20      	cmp	r3, #32
 80039aa:	d139      	bne.n	8003a20 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	d101      	bne.n	80039ba <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80039b6:	2302      	movs	r3, #2
 80039b8:	e033      	b.n	8003a22 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2201      	movs	r2, #1
 80039be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2224      	movs	r2, #36	; 0x24
 80039c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f022 0201 	bic.w	r2, r2, #1
 80039d8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80039e8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	021b      	lsls	r3, r3, #8
 80039ee:	68fa      	ldr	r2, [r7, #12]
 80039f0:	4313      	orrs	r3, r2
 80039f2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	68fa      	ldr	r2, [r7, #12]
 80039fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f042 0201 	orr.w	r2, r2, #1
 8003a0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2220      	movs	r2, #32
 8003a10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2200      	movs	r2, #0
 8003a18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	e000      	b.n	8003a22 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003a20:	2302      	movs	r3, #2
  }
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3714      	adds	r7, #20
 8003a26:	46bd      	mov	sp, r7
 8003a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2c:	4770      	bx	lr
	...

08003a30 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003a30:	b480      	push	{r7}
 8003a32:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003a34:	4b0d      	ldr	r3, [pc, #52]	; (8003a6c <HAL_PWREx_GetVoltageRange+0x3c>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003a3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a40:	d102      	bne.n	8003a48 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003a42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a46:	e00b      	b.n	8003a60 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003a48:	4b08      	ldr	r3, [pc, #32]	; (8003a6c <HAL_PWREx_GetVoltageRange+0x3c>)
 8003a4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a56:	d102      	bne.n	8003a5e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003a58:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a5c:	e000      	b.n	8003a60 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003a5e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	46bd      	mov	sp, r7
 8003a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a68:	4770      	bx	lr
 8003a6a:	bf00      	nop
 8003a6c:	40007000 	.word	0x40007000

08003a70 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b085      	sub	sp, #20
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d141      	bne.n	8003b02 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003a7e:	4b4b      	ldr	r3, [pc, #300]	; (8003bac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003a86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a8a:	d131      	bne.n	8003af0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003a8c:	4b47      	ldr	r3, [pc, #284]	; (8003bac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a92:	4a46      	ldr	r2, [pc, #280]	; (8003bac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a98:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a9c:	4b43      	ldr	r3, [pc, #268]	; (8003bac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003aa4:	4a41      	ldr	r2, [pc, #260]	; (8003bac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003aa6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003aaa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003aac:	4b40      	ldr	r3, [pc, #256]	; (8003bb0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	2232      	movs	r2, #50	; 0x32
 8003ab2:	fb02 f303 	mul.w	r3, r2, r3
 8003ab6:	4a3f      	ldr	r2, [pc, #252]	; (8003bb4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8003abc:	0c9b      	lsrs	r3, r3, #18
 8003abe:	3301      	adds	r3, #1
 8003ac0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ac2:	e002      	b.n	8003aca <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	3b01      	subs	r3, #1
 8003ac8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003aca:	4b38      	ldr	r3, [pc, #224]	; (8003bac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003acc:	695b      	ldr	r3, [r3, #20]
 8003ace:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ad2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ad6:	d102      	bne.n	8003ade <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d1f2      	bne.n	8003ac4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003ade:	4b33      	ldr	r3, [pc, #204]	; (8003bac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ae0:	695b      	ldr	r3, [r3, #20]
 8003ae2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ae6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003aea:	d158      	bne.n	8003b9e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003aec:	2303      	movs	r3, #3
 8003aee:	e057      	b.n	8003ba0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003af0:	4b2e      	ldr	r3, [pc, #184]	; (8003bac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003af2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003af6:	4a2d      	ldr	r2, [pc, #180]	; (8003bac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003af8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003afc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003b00:	e04d      	b.n	8003b9e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b08:	d141      	bne.n	8003b8e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003b0a:	4b28      	ldr	r3, [pc, #160]	; (8003bac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003b12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b16:	d131      	bne.n	8003b7c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003b18:	4b24      	ldr	r3, [pc, #144]	; (8003bac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b1e:	4a23      	ldr	r2, [pc, #140]	; (8003bac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b24:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003b28:	4b20      	ldr	r3, [pc, #128]	; (8003bac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003b30:	4a1e      	ldr	r2, [pc, #120]	; (8003bac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b36:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003b38:	4b1d      	ldr	r3, [pc, #116]	; (8003bb0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	2232      	movs	r2, #50	; 0x32
 8003b3e:	fb02 f303 	mul.w	r3, r2, r3
 8003b42:	4a1c      	ldr	r2, [pc, #112]	; (8003bb4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003b44:	fba2 2303 	umull	r2, r3, r2, r3
 8003b48:	0c9b      	lsrs	r3, r3, #18
 8003b4a:	3301      	adds	r3, #1
 8003b4c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b4e:	e002      	b.n	8003b56 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	3b01      	subs	r3, #1
 8003b54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b56:	4b15      	ldr	r3, [pc, #84]	; (8003bac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b58:	695b      	ldr	r3, [r3, #20]
 8003b5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b62:	d102      	bne.n	8003b6a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d1f2      	bne.n	8003b50 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003b6a:	4b10      	ldr	r3, [pc, #64]	; (8003bac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b6c:	695b      	ldr	r3, [r3, #20]
 8003b6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b76:	d112      	bne.n	8003b9e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003b78:	2303      	movs	r3, #3
 8003b7a:	e011      	b.n	8003ba0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003b7c:	4b0b      	ldr	r3, [pc, #44]	; (8003bac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b82:	4a0a      	ldr	r2, [pc, #40]	; (8003bac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b88:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003b8c:	e007      	b.n	8003b9e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003b8e:	4b07      	ldr	r3, [pc, #28]	; (8003bac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003b96:	4a05      	ldr	r2, [pc, #20]	; (8003bac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b98:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b9c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003b9e:	2300      	movs	r3, #0
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	3714      	adds	r7, #20
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003baa:	4770      	bx	lr
 8003bac:	40007000 	.word	0x40007000
 8003bb0:	20000024 	.word	0x20000024
 8003bb4:	431bde83 	.word	0x431bde83

08003bb8 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8003bbc:	4b05      	ldr	r3, [pc, #20]	; (8003bd4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	4a04      	ldr	r2, [pc, #16]	; (8003bd4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003bc2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003bc6:	6053      	str	r3, [r2, #4]
}
 8003bc8:	bf00      	nop
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd0:	4770      	bx	lr
 8003bd2:	bf00      	nop
 8003bd4:	40007000 	.word	0x40007000

08003bd8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b088      	sub	sp, #32
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d102      	bne.n	8003bec <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	f000 bc16 	b.w	8004418 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003bec:	4ba0      	ldr	r3, [pc, #640]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	f003 030c 	and.w	r3, r3, #12
 8003bf4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003bf6:	4b9e      	ldr	r3, [pc, #632]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003bf8:	68db      	ldr	r3, [r3, #12]
 8003bfa:	f003 0303 	and.w	r3, r3, #3
 8003bfe:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 0310 	and.w	r3, r3, #16
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	f000 80e4 	beq.w	8003dd6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003c0e:	69bb      	ldr	r3, [r7, #24]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d007      	beq.n	8003c24 <HAL_RCC_OscConfig+0x4c>
 8003c14:	69bb      	ldr	r3, [r7, #24]
 8003c16:	2b0c      	cmp	r3, #12
 8003c18:	f040 808b 	bne.w	8003d32 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	f040 8087 	bne.w	8003d32 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003c24:	4b92      	ldr	r3, [pc, #584]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f003 0302 	and.w	r3, r3, #2
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d005      	beq.n	8003c3c <HAL_RCC_OscConfig+0x64>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	699b      	ldr	r3, [r3, #24]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d101      	bne.n	8003c3c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	e3ed      	b.n	8004418 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6a1a      	ldr	r2, [r3, #32]
 8003c40:	4b8b      	ldr	r3, [pc, #556]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 0308 	and.w	r3, r3, #8
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d004      	beq.n	8003c56 <HAL_RCC_OscConfig+0x7e>
 8003c4c:	4b88      	ldr	r3, [pc, #544]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c54:	e005      	b.n	8003c62 <HAL_RCC_OscConfig+0x8a>
 8003c56:	4b86      	ldr	r3, [pc, #536]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003c58:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c5c:	091b      	lsrs	r3, r3, #4
 8003c5e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d223      	bcs.n	8003cae <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6a1b      	ldr	r3, [r3, #32]
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f000 fdca 	bl	8004804 <RCC_SetFlashLatencyFromMSIRange>
 8003c70:	4603      	mov	r3, r0
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d001      	beq.n	8003c7a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	e3ce      	b.n	8004418 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c7a:	4b7d      	ldr	r3, [pc, #500]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a7c      	ldr	r2, [pc, #496]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003c80:	f043 0308 	orr.w	r3, r3, #8
 8003c84:	6013      	str	r3, [r2, #0]
 8003c86:	4b7a      	ldr	r3, [pc, #488]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6a1b      	ldr	r3, [r3, #32]
 8003c92:	4977      	ldr	r1, [pc, #476]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003c94:	4313      	orrs	r3, r2
 8003c96:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c98:	4b75      	ldr	r3, [pc, #468]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	69db      	ldr	r3, [r3, #28]
 8003ca4:	021b      	lsls	r3, r3, #8
 8003ca6:	4972      	ldr	r1, [pc, #456]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	604b      	str	r3, [r1, #4]
 8003cac:	e025      	b.n	8003cfa <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003cae:	4b70      	ldr	r3, [pc, #448]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a6f      	ldr	r2, [pc, #444]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003cb4:	f043 0308 	orr.w	r3, r3, #8
 8003cb8:	6013      	str	r3, [r2, #0]
 8003cba:	4b6d      	ldr	r3, [pc, #436]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6a1b      	ldr	r3, [r3, #32]
 8003cc6:	496a      	ldr	r1, [pc, #424]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ccc:	4b68      	ldr	r3, [pc, #416]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	69db      	ldr	r3, [r3, #28]
 8003cd8:	021b      	lsls	r3, r3, #8
 8003cda:	4965      	ldr	r1, [pc, #404]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003ce0:	69bb      	ldr	r3, [r7, #24]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d109      	bne.n	8003cfa <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a1b      	ldr	r3, [r3, #32]
 8003cea:	4618      	mov	r0, r3
 8003cec:	f000 fd8a 	bl	8004804 <RCC_SetFlashLatencyFromMSIRange>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d001      	beq.n	8003cfa <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e38e      	b.n	8004418 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003cfa:	f000 fcbf 	bl	800467c <HAL_RCC_GetSysClockFreq>
 8003cfe:	4602      	mov	r2, r0
 8003d00:	4b5b      	ldr	r3, [pc, #364]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	091b      	lsrs	r3, r3, #4
 8003d06:	f003 030f 	and.w	r3, r3, #15
 8003d0a:	495a      	ldr	r1, [pc, #360]	; (8003e74 <HAL_RCC_OscConfig+0x29c>)
 8003d0c:	5ccb      	ldrb	r3, [r1, r3]
 8003d0e:	f003 031f 	and.w	r3, r3, #31
 8003d12:	fa22 f303 	lsr.w	r3, r2, r3
 8003d16:	4a58      	ldr	r2, [pc, #352]	; (8003e78 <HAL_RCC_OscConfig+0x2a0>)
 8003d18:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003d1a:	4b58      	ldr	r3, [pc, #352]	; (8003e7c <HAL_RCC_OscConfig+0x2a4>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f7fe fdd4 	bl	80028cc <HAL_InitTick>
 8003d24:	4603      	mov	r3, r0
 8003d26:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003d28:	7bfb      	ldrb	r3, [r7, #15]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d052      	beq.n	8003dd4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003d2e:	7bfb      	ldrb	r3, [r7, #15]
 8003d30:	e372      	b.n	8004418 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	699b      	ldr	r3, [r3, #24]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d032      	beq.n	8003da0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003d3a:	4b4d      	ldr	r3, [pc, #308]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a4c      	ldr	r2, [pc, #304]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003d40:	f043 0301 	orr.w	r3, r3, #1
 8003d44:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003d46:	f7fe fe11 	bl	800296c <HAL_GetTick>
 8003d4a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003d4c:	e008      	b.n	8003d60 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003d4e:	f7fe fe0d 	bl	800296c <HAL_GetTick>
 8003d52:	4602      	mov	r2, r0
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	1ad3      	subs	r3, r2, r3
 8003d58:	2b02      	cmp	r3, #2
 8003d5a:	d901      	bls.n	8003d60 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003d5c:	2303      	movs	r3, #3
 8003d5e:	e35b      	b.n	8004418 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003d60:	4b43      	ldr	r3, [pc, #268]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f003 0302 	and.w	r3, r3, #2
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d0f0      	beq.n	8003d4e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d6c:	4b40      	ldr	r3, [pc, #256]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a3f      	ldr	r2, [pc, #252]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003d72:	f043 0308 	orr.w	r3, r3, #8
 8003d76:	6013      	str	r3, [r2, #0]
 8003d78:	4b3d      	ldr	r3, [pc, #244]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6a1b      	ldr	r3, [r3, #32]
 8003d84:	493a      	ldr	r1, [pc, #232]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003d86:	4313      	orrs	r3, r2
 8003d88:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003d8a:	4b39      	ldr	r3, [pc, #228]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	69db      	ldr	r3, [r3, #28]
 8003d96:	021b      	lsls	r3, r3, #8
 8003d98:	4935      	ldr	r1, [pc, #212]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	604b      	str	r3, [r1, #4]
 8003d9e:	e01a      	b.n	8003dd6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003da0:	4b33      	ldr	r3, [pc, #204]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a32      	ldr	r2, [pc, #200]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003da6:	f023 0301 	bic.w	r3, r3, #1
 8003daa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003dac:	f7fe fdde 	bl	800296c <HAL_GetTick>
 8003db0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003db2:	e008      	b.n	8003dc6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003db4:	f7fe fdda 	bl	800296c <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	2b02      	cmp	r3, #2
 8003dc0:	d901      	bls.n	8003dc6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	e328      	b.n	8004418 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003dc6:	4b2a      	ldr	r3, [pc, #168]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 0302 	and.w	r3, r3, #2
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d1f0      	bne.n	8003db4 <HAL_RCC_OscConfig+0x1dc>
 8003dd2:	e000      	b.n	8003dd6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003dd4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0301 	and.w	r3, r3, #1
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d073      	beq.n	8003eca <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003de2:	69bb      	ldr	r3, [r7, #24]
 8003de4:	2b08      	cmp	r3, #8
 8003de6:	d005      	beq.n	8003df4 <HAL_RCC_OscConfig+0x21c>
 8003de8:	69bb      	ldr	r3, [r7, #24]
 8003dea:	2b0c      	cmp	r3, #12
 8003dec:	d10e      	bne.n	8003e0c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	2b03      	cmp	r3, #3
 8003df2:	d10b      	bne.n	8003e0c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003df4:	4b1e      	ldr	r3, [pc, #120]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d063      	beq.n	8003ec8 <HAL_RCC_OscConfig+0x2f0>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d15f      	bne.n	8003ec8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	e305      	b.n	8004418 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e14:	d106      	bne.n	8003e24 <HAL_RCC_OscConfig+0x24c>
 8003e16:	4b16      	ldr	r3, [pc, #88]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a15      	ldr	r2, [pc, #84]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003e1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e20:	6013      	str	r3, [r2, #0]
 8003e22:	e01d      	b.n	8003e60 <HAL_RCC_OscConfig+0x288>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e2c:	d10c      	bne.n	8003e48 <HAL_RCC_OscConfig+0x270>
 8003e2e:	4b10      	ldr	r3, [pc, #64]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a0f      	ldr	r2, [pc, #60]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003e34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e38:	6013      	str	r3, [r2, #0]
 8003e3a:	4b0d      	ldr	r3, [pc, #52]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a0c      	ldr	r2, [pc, #48]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003e40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e44:	6013      	str	r3, [r2, #0]
 8003e46:	e00b      	b.n	8003e60 <HAL_RCC_OscConfig+0x288>
 8003e48:	4b09      	ldr	r3, [pc, #36]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a08      	ldr	r2, [pc, #32]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003e4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e52:	6013      	str	r3, [r2, #0]
 8003e54:	4b06      	ldr	r3, [pc, #24]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a05      	ldr	r2, [pc, #20]	; (8003e70 <HAL_RCC_OscConfig+0x298>)
 8003e5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d01b      	beq.n	8003ea0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e68:	f7fe fd80 	bl	800296c <HAL_GetTick>
 8003e6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e6e:	e010      	b.n	8003e92 <HAL_RCC_OscConfig+0x2ba>
 8003e70:	40021000 	.word	0x40021000
 8003e74:	0800a090 	.word	0x0800a090
 8003e78:	20000024 	.word	0x20000024
 8003e7c:	20000028 	.word	0x20000028
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e80:	f7fe fd74 	bl	800296c <HAL_GetTick>
 8003e84:	4602      	mov	r2, r0
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	1ad3      	subs	r3, r2, r3
 8003e8a:	2b64      	cmp	r3, #100	; 0x64
 8003e8c:	d901      	bls.n	8003e92 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003e8e:	2303      	movs	r3, #3
 8003e90:	e2c2      	b.n	8004418 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e92:	4baf      	ldr	r3, [pc, #700]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d0f0      	beq.n	8003e80 <HAL_RCC_OscConfig+0x2a8>
 8003e9e:	e014      	b.n	8003eca <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ea0:	f7fe fd64 	bl	800296c <HAL_GetTick>
 8003ea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003ea6:	e008      	b.n	8003eba <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ea8:	f7fe fd60 	bl	800296c <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	2b64      	cmp	r3, #100	; 0x64
 8003eb4:	d901      	bls.n	8003eba <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	e2ae      	b.n	8004418 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003eba:	4ba5      	ldr	r3, [pc, #660]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d1f0      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x2d0>
 8003ec6:	e000      	b.n	8003eca <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ec8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 0302 	and.w	r3, r3, #2
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d060      	beq.n	8003f98 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003ed6:	69bb      	ldr	r3, [r7, #24]
 8003ed8:	2b04      	cmp	r3, #4
 8003eda:	d005      	beq.n	8003ee8 <HAL_RCC_OscConfig+0x310>
 8003edc:	69bb      	ldr	r3, [r7, #24]
 8003ede:	2b0c      	cmp	r3, #12
 8003ee0:	d119      	bne.n	8003f16 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	2b02      	cmp	r3, #2
 8003ee6:	d116      	bne.n	8003f16 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ee8:	4b99      	ldr	r3, [pc, #612]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d005      	beq.n	8003f00 <HAL_RCC_OscConfig+0x328>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	68db      	ldr	r3, [r3, #12]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d101      	bne.n	8003f00 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e28b      	b.n	8004418 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f00:	4b93      	ldr	r3, [pc, #588]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	691b      	ldr	r3, [r3, #16]
 8003f0c:	061b      	lsls	r3, r3, #24
 8003f0e:	4990      	ldr	r1, [pc, #576]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 8003f10:	4313      	orrs	r3, r2
 8003f12:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f14:	e040      	b.n	8003f98 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	68db      	ldr	r3, [r3, #12]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d023      	beq.n	8003f66 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f1e:	4b8c      	ldr	r3, [pc, #560]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a8b      	ldr	r2, [pc, #556]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 8003f24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f28:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f2a:	f7fe fd1f 	bl	800296c <HAL_GetTick>
 8003f2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f30:	e008      	b.n	8003f44 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f32:	f7fe fd1b 	bl	800296c <HAL_GetTick>
 8003f36:	4602      	mov	r2, r0
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	1ad3      	subs	r3, r2, r3
 8003f3c:	2b02      	cmp	r3, #2
 8003f3e:	d901      	bls.n	8003f44 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003f40:	2303      	movs	r3, #3
 8003f42:	e269      	b.n	8004418 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f44:	4b82      	ldr	r3, [pc, #520]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d0f0      	beq.n	8003f32 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f50:	4b7f      	ldr	r3, [pc, #508]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	691b      	ldr	r3, [r3, #16]
 8003f5c:	061b      	lsls	r3, r3, #24
 8003f5e:	497c      	ldr	r1, [pc, #496]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 8003f60:	4313      	orrs	r3, r2
 8003f62:	604b      	str	r3, [r1, #4]
 8003f64:	e018      	b.n	8003f98 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f66:	4b7a      	ldr	r3, [pc, #488]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a79      	ldr	r2, [pc, #484]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 8003f6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f72:	f7fe fcfb 	bl	800296c <HAL_GetTick>
 8003f76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f78:	e008      	b.n	8003f8c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f7a:	f7fe fcf7 	bl	800296c <HAL_GetTick>
 8003f7e:	4602      	mov	r2, r0
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	1ad3      	subs	r3, r2, r3
 8003f84:	2b02      	cmp	r3, #2
 8003f86:	d901      	bls.n	8003f8c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003f88:	2303      	movs	r3, #3
 8003f8a:	e245      	b.n	8004418 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f8c:	4b70      	ldr	r3, [pc, #448]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d1f0      	bne.n	8003f7a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 0308 	and.w	r3, r3, #8
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d03c      	beq.n	800401e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	695b      	ldr	r3, [r3, #20]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d01c      	beq.n	8003fe6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fac:	4b68      	ldr	r3, [pc, #416]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 8003fae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003fb2:	4a67      	ldr	r2, [pc, #412]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 8003fb4:	f043 0301 	orr.w	r3, r3, #1
 8003fb8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fbc:	f7fe fcd6 	bl	800296c <HAL_GetTick>
 8003fc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003fc2:	e008      	b.n	8003fd6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fc4:	f7fe fcd2 	bl	800296c <HAL_GetTick>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	1ad3      	subs	r3, r2, r3
 8003fce:	2b02      	cmp	r3, #2
 8003fd0:	d901      	bls.n	8003fd6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003fd2:	2303      	movs	r3, #3
 8003fd4:	e220      	b.n	8004418 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003fd6:	4b5e      	ldr	r3, [pc, #376]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 8003fd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003fdc:	f003 0302 	and.w	r3, r3, #2
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d0ef      	beq.n	8003fc4 <HAL_RCC_OscConfig+0x3ec>
 8003fe4:	e01b      	b.n	800401e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fe6:	4b5a      	ldr	r3, [pc, #360]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 8003fe8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003fec:	4a58      	ldr	r2, [pc, #352]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 8003fee:	f023 0301 	bic.w	r3, r3, #1
 8003ff2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ff6:	f7fe fcb9 	bl	800296c <HAL_GetTick>
 8003ffa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ffc:	e008      	b.n	8004010 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ffe:	f7fe fcb5 	bl	800296c <HAL_GetTick>
 8004002:	4602      	mov	r2, r0
 8004004:	693b      	ldr	r3, [r7, #16]
 8004006:	1ad3      	subs	r3, r2, r3
 8004008:	2b02      	cmp	r3, #2
 800400a:	d901      	bls.n	8004010 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800400c:	2303      	movs	r3, #3
 800400e:	e203      	b.n	8004418 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004010:	4b4f      	ldr	r3, [pc, #316]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 8004012:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004016:	f003 0302 	and.w	r3, r3, #2
 800401a:	2b00      	cmp	r3, #0
 800401c:	d1ef      	bne.n	8003ffe <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 0304 	and.w	r3, r3, #4
 8004026:	2b00      	cmp	r3, #0
 8004028:	f000 80a6 	beq.w	8004178 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800402c:	2300      	movs	r3, #0
 800402e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004030:	4b47      	ldr	r3, [pc, #284]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 8004032:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004034:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004038:	2b00      	cmp	r3, #0
 800403a:	d10d      	bne.n	8004058 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800403c:	4b44      	ldr	r3, [pc, #272]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 800403e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004040:	4a43      	ldr	r2, [pc, #268]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 8004042:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004046:	6593      	str	r3, [r2, #88]	; 0x58
 8004048:	4b41      	ldr	r3, [pc, #260]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 800404a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800404c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004050:	60bb      	str	r3, [r7, #8]
 8004052:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004054:	2301      	movs	r3, #1
 8004056:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004058:	4b3e      	ldr	r3, [pc, #248]	; (8004154 <HAL_RCC_OscConfig+0x57c>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004060:	2b00      	cmp	r3, #0
 8004062:	d118      	bne.n	8004096 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004064:	4b3b      	ldr	r3, [pc, #236]	; (8004154 <HAL_RCC_OscConfig+0x57c>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a3a      	ldr	r2, [pc, #232]	; (8004154 <HAL_RCC_OscConfig+0x57c>)
 800406a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800406e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004070:	f7fe fc7c 	bl	800296c <HAL_GetTick>
 8004074:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004076:	e008      	b.n	800408a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004078:	f7fe fc78 	bl	800296c <HAL_GetTick>
 800407c:	4602      	mov	r2, r0
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	1ad3      	subs	r3, r2, r3
 8004082:	2b02      	cmp	r3, #2
 8004084:	d901      	bls.n	800408a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004086:	2303      	movs	r3, #3
 8004088:	e1c6      	b.n	8004418 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800408a:	4b32      	ldr	r3, [pc, #200]	; (8004154 <HAL_RCC_OscConfig+0x57c>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004092:	2b00      	cmp	r3, #0
 8004094:	d0f0      	beq.n	8004078 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	2b01      	cmp	r3, #1
 800409c:	d108      	bne.n	80040b0 <HAL_RCC_OscConfig+0x4d8>
 800409e:	4b2c      	ldr	r3, [pc, #176]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 80040a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040a4:	4a2a      	ldr	r2, [pc, #168]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 80040a6:	f043 0301 	orr.w	r3, r3, #1
 80040aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80040ae:	e024      	b.n	80040fa <HAL_RCC_OscConfig+0x522>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	2b05      	cmp	r3, #5
 80040b6:	d110      	bne.n	80040da <HAL_RCC_OscConfig+0x502>
 80040b8:	4b25      	ldr	r3, [pc, #148]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 80040ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040be:	4a24      	ldr	r2, [pc, #144]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 80040c0:	f043 0304 	orr.w	r3, r3, #4
 80040c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80040c8:	4b21      	ldr	r3, [pc, #132]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 80040ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040ce:	4a20      	ldr	r2, [pc, #128]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 80040d0:	f043 0301 	orr.w	r3, r3, #1
 80040d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80040d8:	e00f      	b.n	80040fa <HAL_RCC_OscConfig+0x522>
 80040da:	4b1d      	ldr	r3, [pc, #116]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 80040dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040e0:	4a1b      	ldr	r2, [pc, #108]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 80040e2:	f023 0301 	bic.w	r3, r3, #1
 80040e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80040ea:	4b19      	ldr	r3, [pc, #100]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 80040ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040f0:	4a17      	ldr	r2, [pc, #92]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 80040f2:	f023 0304 	bic.w	r3, r3, #4
 80040f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d016      	beq.n	8004130 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004102:	f7fe fc33 	bl	800296c <HAL_GetTick>
 8004106:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004108:	e00a      	b.n	8004120 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800410a:	f7fe fc2f 	bl	800296c <HAL_GetTick>
 800410e:	4602      	mov	r2, r0
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	f241 3288 	movw	r2, #5000	; 0x1388
 8004118:	4293      	cmp	r3, r2
 800411a:	d901      	bls.n	8004120 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800411c:	2303      	movs	r3, #3
 800411e:	e17b      	b.n	8004418 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004120:	4b0b      	ldr	r3, [pc, #44]	; (8004150 <HAL_RCC_OscConfig+0x578>)
 8004122:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004126:	f003 0302 	and.w	r3, r3, #2
 800412a:	2b00      	cmp	r3, #0
 800412c:	d0ed      	beq.n	800410a <HAL_RCC_OscConfig+0x532>
 800412e:	e01a      	b.n	8004166 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004130:	f7fe fc1c 	bl	800296c <HAL_GetTick>
 8004134:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004136:	e00f      	b.n	8004158 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004138:	f7fe fc18 	bl	800296c <HAL_GetTick>
 800413c:	4602      	mov	r2, r0
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	f241 3288 	movw	r2, #5000	; 0x1388
 8004146:	4293      	cmp	r3, r2
 8004148:	d906      	bls.n	8004158 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800414a:	2303      	movs	r3, #3
 800414c:	e164      	b.n	8004418 <HAL_RCC_OscConfig+0x840>
 800414e:	bf00      	nop
 8004150:	40021000 	.word	0x40021000
 8004154:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004158:	4ba8      	ldr	r3, [pc, #672]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 800415a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800415e:	f003 0302 	and.w	r3, r3, #2
 8004162:	2b00      	cmp	r3, #0
 8004164:	d1e8      	bne.n	8004138 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004166:	7ffb      	ldrb	r3, [r7, #31]
 8004168:	2b01      	cmp	r3, #1
 800416a:	d105      	bne.n	8004178 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800416c:	4ba3      	ldr	r3, [pc, #652]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 800416e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004170:	4aa2      	ldr	r2, [pc, #648]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 8004172:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004176:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f003 0320 	and.w	r3, r3, #32
 8004180:	2b00      	cmp	r3, #0
 8004182:	d03c      	beq.n	80041fe <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004188:	2b00      	cmp	r3, #0
 800418a:	d01c      	beq.n	80041c6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800418c:	4b9b      	ldr	r3, [pc, #620]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 800418e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004192:	4a9a      	ldr	r2, [pc, #616]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 8004194:	f043 0301 	orr.w	r3, r3, #1
 8004198:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800419c:	f7fe fbe6 	bl	800296c <HAL_GetTick>
 80041a0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80041a2:	e008      	b.n	80041b6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80041a4:	f7fe fbe2 	bl	800296c <HAL_GetTick>
 80041a8:	4602      	mov	r2, r0
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	1ad3      	subs	r3, r2, r3
 80041ae:	2b02      	cmp	r3, #2
 80041b0:	d901      	bls.n	80041b6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80041b2:	2303      	movs	r3, #3
 80041b4:	e130      	b.n	8004418 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80041b6:	4b91      	ldr	r3, [pc, #580]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 80041b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80041bc:	f003 0302 	and.w	r3, r3, #2
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d0ef      	beq.n	80041a4 <HAL_RCC_OscConfig+0x5cc>
 80041c4:	e01b      	b.n	80041fe <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80041c6:	4b8d      	ldr	r3, [pc, #564]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 80041c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80041cc:	4a8b      	ldr	r2, [pc, #556]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 80041ce:	f023 0301 	bic.w	r3, r3, #1
 80041d2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041d6:	f7fe fbc9 	bl	800296c <HAL_GetTick>
 80041da:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80041dc:	e008      	b.n	80041f0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80041de:	f7fe fbc5 	bl	800296c <HAL_GetTick>
 80041e2:	4602      	mov	r2, r0
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	1ad3      	subs	r3, r2, r3
 80041e8:	2b02      	cmp	r3, #2
 80041ea:	d901      	bls.n	80041f0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80041ec:	2303      	movs	r3, #3
 80041ee:	e113      	b.n	8004418 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80041f0:	4b82      	ldr	r3, [pc, #520]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 80041f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80041f6:	f003 0302 	and.w	r3, r3, #2
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d1ef      	bne.n	80041de <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004202:	2b00      	cmp	r3, #0
 8004204:	f000 8107 	beq.w	8004416 <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800420c:	2b02      	cmp	r3, #2
 800420e:	f040 80cb 	bne.w	80043a8 <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004212:	4b7a      	ldr	r3, [pc, #488]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	f003 0203 	and.w	r2, r3, #3
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004222:	429a      	cmp	r2, r3
 8004224:	d12c      	bne.n	8004280 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004230:	3b01      	subs	r3, #1
 8004232:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004234:	429a      	cmp	r2, r3
 8004236:	d123      	bne.n	8004280 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004242:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004244:	429a      	cmp	r2, r3
 8004246:	d11b      	bne.n	8004280 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004252:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004254:	429a      	cmp	r2, r3
 8004256:	d113      	bne.n	8004280 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004258:	697b      	ldr	r3, [r7, #20]
 800425a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004262:	085b      	lsrs	r3, r3, #1
 8004264:	3b01      	subs	r3, #1
 8004266:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004268:	429a      	cmp	r2, r3
 800426a:	d109      	bne.n	8004280 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004276:	085b      	lsrs	r3, r3, #1
 8004278:	3b01      	subs	r3, #1
 800427a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800427c:	429a      	cmp	r2, r3
 800427e:	d06d      	beq.n	800435c <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004280:	69bb      	ldr	r3, [r7, #24]
 8004282:	2b0c      	cmp	r3, #12
 8004284:	d068      	beq.n	8004358 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004286:	4b5d      	ldr	r3, [pc, #372]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d105      	bne.n	800429e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004292:	4b5a      	ldr	r3, [pc, #360]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800429a:	2b00      	cmp	r3, #0
 800429c:	d001      	beq.n	80042a2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e0ba      	b.n	8004418 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80042a2:	4b56      	ldr	r3, [pc, #344]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4a55      	ldr	r2, [pc, #340]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 80042a8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80042ac:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80042ae:	f7fe fb5d 	bl	800296c <HAL_GetTick>
 80042b2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042b4:	e008      	b.n	80042c8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042b6:	f7fe fb59 	bl	800296c <HAL_GetTick>
 80042ba:	4602      	mov	r2, r0
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	1ad3      	subs	r3, r2, r3
 80042c0:	2b02      	cmp	r3, #2
 80042c2:	d901      	bls.n	80042c8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80042c4:	2303      	movs	r3, #3
 80042c6:	e0a7      	b.n	8004418 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042c8:	4b4c      	ldr	r3, [pc, #304]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d1f0      	bne.n	80042b6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042d4:	4b49      	ldr	r3, [pc, #292]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 80042d6:	68da      	ldr	r2, [r3, #12]
 80042d8:	4b49      	ldr	r3, [pc, #292]	; (8004400 <HAL_RCC_OscConfig+0x828>)
 80042da:	4013      	ands	r3, r2
 80042dc:	687a      	ldr	r2, [r7, #4]
 80042de:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80042e0:	687a      	ldr	r2, [r7, #4]
 80042e2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80042e4:	3a01      	subs	r2, #1
 80042e6:	0112      	lsls	r2, r2, #4
 80042e8:	4311      	orrs	r1, r2
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80042ee:	0212      	lsls	r2, r2, #8
 80042f0:	4311      	orrs	r1, r2
 80042f2:	687a      	ldr	r2, [r7, #4]
 80042f4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80042f6:	0852      	lsrs	r2, r2, #1
 80042f8:	3a01      	subs	r2, #1
 80042fa:	0552      	lsls	r2, r2, #21
 80042fc:	4311      	orrs	r1, r2
 80042fe:	687a      	ldr	r2, [r7, #4]
 8004300:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004302:	0852      	lsrs	r2, r2, #1
 8004304:	3a01      	subs	r2, #1
 8004306:	0652      	lsls	r2, r2, #25
 8004308:	4311      	orrs	r1, r2
 800430a:	687a      	ldr	r2, [r7, #4]
 800430c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800430e:	06d2      	lsls	r2, r2, #27
 8004310:	430a      	orrs	r2, r1
 8004312:	493a      	ldr	r1, [pc, #232]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 8004314:	4313      	orrs	r3, r2
 8004316:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004318:	4b38      	ldr	r3, [pc, #224]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4a37      	ldr	r2, [pc, #220]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 800431e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004322:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004324:	4b35      	ldr	r3, [pc, #212]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	4a34      	ldr	r2, [pc, #208]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 800432a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800432e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004330:	f7fe fb1c 	bl	800296c <HAL_GetTick>
 8004334:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004336:	e008      	b.n	800434a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004338:	f7fe fb18 	bl	800296c <HAL_GetTick>
 800433c:	4602      	mov	r2, r0
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	2b02      	cmp	r3, #2
 8004344:	d901      	bls.n	800434a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8004346:	2303      	movs	r3, #3
 8004348:	e066      	b.n	8004418 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800434a:	4b2c      	ldr	r3, [pc, #176]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004352:	2b00      	cmp	r3, #0
 8004354:	d0f0      	beq.n	8004338 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004356:	e05e      	b.n	8004416 <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	e05d      	b.n	8004418 <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800435c:	4b27      	ldr	r3, [pc, #156]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004364:	2b00      	cmp	r3, #0
 8004366:	d156      	bne.n	8004416 <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004368:	4b24      	ldr	r3, [pc, #144]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a23      	ldr	r2, [pc, #140]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 800436e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004372:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004374:	4b21      	ldr	r3, [pc, #132]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 8004376:	68db      	ldr	r3, [r3, #12]
 8004378:	4a20      	ldr	r2, [pc, #128]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 800437a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800437e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004380:	f7fe faf4 	bl	800296c <HAL_GetTick>
 8004384:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004386:	e008      	b.n	800439a <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004388:	f7fe faf0 	bl	800296c <HAL_GetTick>
 800438c:	4602      	mov	r2, r0
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	1ad3      	subs	r3, r2, r3
 8004392:	2b02      	cmp	r3, #2
 8004394:	d901      	bls.n	800439a <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 8004396:	2303      	movs	r3, #3
 8004398:	e03e      	b.n	8004418 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800439a:	4b18      	ldr	r3, [pc, #96]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d0f0      	beq.n	8004388 <HAL_RCC_OscConfig+0x7b0>
 80043a6:	e036      	b.n	8004416 <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80043a8:	69bb      	ldr	r3, [r7, #24]
 80043aa:	2b0c      	cmp	r3, #12
 80043ac:	d031      	beq.n	8004412 <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043ae:	4b13      	ldr	r3, [pc, #76]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a12      	ldr	r2, [pc, #72]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 80043b4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80043b8:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80043ba:	4b10      	ldr	r3, [pc, #64]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d105      	bne.n	80043d2 <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80043c6:	4b0d      	ldr	r3, [pc, #52]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 80043c8:	68db      	ldr	r3, [r3, #12]
 80043ca:	4a0c      	ldr	r2, [pc, #48]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 80043cc:	f023 0303 	bic.w	r3, r3, #3
 80043d0:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80043d2:	4b0a      	ldr	r3, [pc, #40]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 80043d4:	68db      	ldr	r3, [r3, #12]
 80043d6:	4a09      	ldr	r2, [pc, #36]	; (80043fc <HAL_RCC_OscConfig+0x824>)
 80043d8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80043dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043e0:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043e2:	f7fe fac3 	bl	800296c <HAL_GetTick>
 80043e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043e8:	e00c      	b.n	8004404 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043ea:	f7fe fabf 	bl	800296c <HAL_GetTick>
 80043ee:	4602      	mov	r2, r0
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	2b02      	cmp	r3, #2
 80043f6:	d905      	bls.n	8004404 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 80043f8:	2303      	movs	r3, #3
 80043fa:	e00d      	b.n	8004418 <HAL_RCC_OscConfig+0x840>
 80043fc:	40021000 	.word	0x40021000
 8004400:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004404:	4b06      	ldr	r3, [pc, #24]	; (8004420 <HAL_RCC_OscConfig+0x848>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800440c:	2b00      	cmp	r3, #0
 800440e:	d1ec      	bne.n	80043ea <HAL_RCC_OscConfig+0x812>
 8004410:	e001      	b.n	8004416 <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	e000      	b.n	8004418 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 8004416:	2300      	movs	r3, #0
}
 8004418:	4618      	mov	r0, r3
 800441a:	3720      	adds	r7, #32
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}
 8004420:	40021000 	.word	0x40021000

08004424 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b086      	sub	sp, #24
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
 800442c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800442e:	2300      	movs	r3, #0
 8004430:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d101      	bne.n	800443c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	e10f      	b.n	800465c <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800443c:	4b89      	ldr	r3, [pc, #548]	; (8004664 <HAL_RCC_ClockConfig+0x240>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 030f 	and.w	r3, r3, #15
 8004444:	683a      	ldr	r2, [r7, #0]
 8004446:	429a      	cmp	r2, r3
 8004448:	d910      	bls.n	800446c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800444a:	4b86      	ldr	r3, [pc, #536]	; (8004664 <HAL_RCC_ClockConfig+0x240>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f023 020f 	bic.w	r2, r3, #15
 8004452:	4984      	ldr	r1, [pc, #528]	; (8004664 <HAL_RCC_ClockConfig+0x240>)
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	4313      	orrs	r3, r2
 8004458:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800445a:	4b82      	ldr	r3, [pc, #520]	; (8004664 <HAL_RCC_ClockConfig+0x240>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 030f 	and.w	r3, r3, #15
 8004462:	683a      	ldr	r2, [r7, #0]
 8004464:	429a      	cmp	r2, r3
 8004466:	d001      	beq.n	800446c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e0f7      	b.n	800465c <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f003 0301 	and.w	r3, r3, #1
 8004474:	2b00      	cmp	r3, #0
 8004476:	f000 8089 	beq.w	800458c <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	2b03      	cmp	r3, #3
 8004480:	d133      	bne.n	80044ea <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004482:	4b79      	ldr	r3, [pc, #484]	; (8004668 <HAL_RCC_ClockConfig+0x244>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800448a:	2b00      	cmp	r3, #0
 800448c:	d101      	bne.n	8004492 <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	e0e4      	b.n	800465c <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8004492:	f000 fa11 	bl	80048b8 <RCC_GetSysClockFreqFromPLLSource>
 8004496:	4603      	mov	r3, r0
 8004498:	4a74      	ldr	r2, [pc, #464]	; (800466c <HAL_RCC_ClockConfig+0x248>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d955      	bls.n	800454a <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800449e:	4b72      	ldr	r3, [pc, #456]	; (8004668 <HAL_RCC_ClockConfig+0x244>)
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d10a      	bne.n	80044c0 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80044aa:	4b6f      	ldr	r3, [pc, #444]	; (8004668 <HAL_RCC_ClockConfig+0x244>)
 80044ac:	689b      	ldr	r3, [r3, #8]
 80044ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80044b2:	4a6d      	ldr	r2, [pc, #436]	; (8004668 <HAL_RCC_ClockConfig+0x244>)
 80044b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044b8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80044ba:	2380      	movs	r3, #128	; 0x80
 80044bc:	617b      	str	r3, [r7, #20]
 80044be:	e044      	b.n	800454a <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 0302 	and.w	r3, r3, #2
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d03e      	beq.n	800454a <HAL_RCC_ClockConfig+0x126>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d13a      	bne.n	800454a <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80044d4:	4b64      	ldr	r3, [pc, #400]	; (8004668 <HAL_RCC_ClockConfig+0x244>)
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80044dc:	4a62      	ldr	r2, [pc, #392]	; (8004668 <HAL_RCC_ClockConfig+0x244>)
 80044de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044e2:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80044e4:	2380      	movs	r3, #128	; 0x80
 80044e6:	617b      	str	r3, [r7, #20]
 80044e8:	e02f      	b.n	800454a <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	2b02      	cmp	r3, #2
 80044f0:	d107      	bne.n	8004502 <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044f2:	4b5d      	ldr	r3, [pc, #372]	; (8004668 <HAL_RCC_ClockConfig+0x244>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d115      	bne.n	800452a <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	e0ac      	b.n	800465c <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d107      	bne.n	800451a <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800450a:	4b57      	ldr	r3, [pc, #348]	; (8004668 <HAL_RCC_ClockConfig+0x244>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f003 0302 	and.w	r3, r3, #2
 8004512:	2b00      	cmp	r3, #0
 8004514:	d109      	bne.n	800452a <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e0a0      	b.n	800465c <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800451a:	4b53      	ldr	r3, [pc, #332]	; (8004668 <HAL_RCC_ClockConfig+0x244>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004522:	2b00      	cmp	r3, #0
 8004524:	d101      	bne.n	800452a <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	e098      	b.n	800465c <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800452a:	f000 f8a7 	bl	800467c <HAL_RCC_GetSysClockFreq>
 800452e:	4603      	mov	r3, r0
 8004530:	4a4e      	ldr	r2, [pc, #312]	; (800466c <HAL_RCC_ClockConfig+0x248>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d909      	bls.n	800454a <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004536:	4b4c      	ldr	r3, [pc, #304]	; (8004668 <HAL_RCC_ClockConfig+0x244>)
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800453e:	4a4a      	ldr	r2, [pc, #296]	; (8004668 <HAL_RCC_ClockConfig+0x244>)
 8004540:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004544:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004546:	2380      	movs	r3, #128	; 0x80
 8004548:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800454a:	4b47      	ldr	r3, [pc, #284]	; (8004668 <HAL_RCC_ClockConfig+0x244>)
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	f023 0203 	bic.w	r2, r3, #3
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	4944      	ldr	r1, [pc, #272]	; (8004668 <HAL_RCC_ClockConfig+0x244>)
 8004558:	4313      	orrs	r3, r2
 800455a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800455c:	f7fe fa06 	bl	800296c <HAL_GetTick>
 8004560:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004562:	e00a      	b.n	800457a <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004564:	f7fe fa02 	bl	800296c <HAL_GetTick>
 8004568:	4602      	mov	r2, r0
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	1ad3      	subs	r3, r2, r3
 800456e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004572:	4293      	cmp	r3, r2
 8004574:	d901      	bls.n	800457a <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 8004576:	2303      	movs	r3, #3
 8004578:	e070      	b.n	800465c <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800457a:	4b3b      	ldr	r3, [pc, #236]	; (8004668 <HAL_RCC_ClockConfig+0x244>)
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	f003 020c 	and.w	r2, r3, #12
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	429a      	cmp	r2, r3
 800458a:	d1eb      	bne.n	8004564 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f003 0302 	and.w	r3, r3, #2
 8004594:	2b00      	cmp	r3, #0
 8004596:	d009      	beq.n	80045ac <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004598:	4b33      	ldr	r3, [pc, #204]	; (8004668 <HAL_RCC_ClockConfig+0x244>)
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	4930      	ldr	r1, [pc, #192]	; (8004668 <HAL_RCC_ClockConfig+0x244>)
 80045a6:	4313      	orrs	r3, r2
 80045a8:	608b      	str	r3, [r1, #8]
 80045aa:	e008      	b.n	80045be <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	2b80      	cmp	r3, #128	; 0x80
 80045b0:	d105      	bne.n	80045be <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80045b2:	4b2d      	ldr	r3, [pc, #180]	; (8004668 <HAL_RCC_ClockConfig+0x244>)
 80045b4:	689b      	ldr	r3, [r3, #8]
 80045b6:	4a2c      	ldr	r2, [pc, #176]	; (8004668 <HAL_RCC_ClockConfig+0x244>)
 80045b8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80045bc:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80045be:	4b29      	ldr	r3, [pc, #164]	; (8004664 <HAL_RCC_ClockConfig+0x240>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 030f 	and.w	r3, r3, #15
 80045c6:	683a      	ldr	r2, [r7, #0]
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d210      	bcs.n	80045ee <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045cc:	4b25      	ldr	r3, [pc, #148]	; (8004664 <HAL_RCC_ClockConfig+0x240>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f023 020f 	bic.w	r2, r3, #15
 80045d4:	4923      	ldr	r1, [pc, #140]	; (8004664 <HAL_RCC_ClockConfig+0x240>)
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	4313      	orrs	r3, r2
 80045da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045dc:	4b21      	ldr	r3, [pc, #132]	; (8004664 <HAL_RCC_ClockConfig+0x240>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 030f 	and.w	r3, r3, #15
 80045e4:	683a      	ldr	r2, [r7, #0]
 80045e6:	429a      	cmp	r2, r3
 80045e8:	d001      	beq.n	80045ee <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e036      	b.n	800465c <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f003 0304 	and.w	r3, r3, #4
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d008      	beq.n	800460c <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045fa:	4b1b      	ldr	r3, [pc, #108]	; (8004668 <HAL_RCC_ClockConfig+0x244>)
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	68db      	ldr	r3, [r3, #12]
 8004606:	4918      	ldr	r1, [pc, #96]	; (8004668 <HAL_RCC_ClockConfig+0x244>)
 8004608:	4313      	orrs	r3, r2
 800460a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f003 0308 	and.w	r3, r3, #8
 8004614:	2b00      	cmp	r3, #0
 8004616:	d009      	beq.n	800462c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004618:	4b13      	ldr	r3, [pc, #76]	; (8004668 <HAL_RCC_ClockConfig+0x244>)
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	691b      	ldr	r3, [r3, #16]
 8004624:	00db      	lsls	r3, r3, #3
 8004626:	4910      	ldr	r1, [pc, #64]	; (8004668 <HAL_RCC_ClockConfig+0x244>)
 8004628:	4313      	orrs	r3, r2
 800462a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800462c:	f000 f826 	bl	800467c <HAL_RCC_GetSysClockFreq>
 8004630:	4602      	mov	r2, r0
 8004632:	4b0d      	ldr	r3, [pc, #52]	; (8004668 <HAL_RCC_ClockConfig+0x244>)
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	091b      	lsrs	r3, r3, #4
 8004638:	f003 030f 	and.w	r3, r3, #15
 800463c:	490c      	ldr	r1, [pc, #48]	; (8004670 <HAL_RCC_ClockConfig+0x24c>)
 800463e:	5ccb      	ldrb	r3, [r1, r3]
 8004640:	f003 031f 	and.w	r3, r3, #31
 8004644:	fa22 f303 	lsr.w	r3, r2, r3
 8004648:	4a0a      	ldr	r2, [pc, #40]	; (8004674 <HAL_RCC_ClockConfig+0x250>)
 800464a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800464c:	4b0a      	ldr	r3, [pc, #40]	; (8004678 <HAL_RCC_ClockConfig+0x254>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4618      	mov	r0, r3
 8004652:	f7fe f93b 	bl	80028cc <HAL_InitTick>
 8004656:	4603      	mov	r3, r0
 8004658:	73fb      	strb	r3, [r7, #15]

  return status;
 800465a:	7bfb      	ldrb	r3, [r7, #15]
}
 800465c:	4618      	mov	r0, r3
 800465e:	3718      	adds	r7, #24
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}
 8004664:	40022000 	.word	0x40022000
 8004668:	40021000 	.word	0x40021000
 800466c:	04c4b400 	.word	0x04c4b400
 8004670:	0800a090 	.word	0x0800a090
 8004674:	20000024 	.word	0x20000024
 8004678:	20000028 	.word	0x20000028

0800467c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800467c:	b480      	push	{r7}
 800467e:	b089      	sub	sp, #36	; 0x24
 8004680:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004682:	2300      	movs	r3, #0
 8004684:	61fb      	str	r3, [r7, #28]
 8004686:	2300      	movs	r3, #0
 8004688:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800468a:	4b3e      	ldr	r3, [pc, #248]	; (8004784 <HAL_RCC_GetSysClockFreq+0x108>)
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	f003 030c 	and.w	r3, r3, #12
 8004692:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004694:	4b3b      	ldr	r3, [pc, #236]	; (8004784 <HAL_RCC_GetSysClockFreq+0x108>)
 8004696:	68db      	ldr	r3, [r3, #12]
 8004698:	f003 0303 	and.w	r3, r3, #3
 800469c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d005      	beq.n	80046b0 <HAL_RCC_GetSysClockFreq+0x34>
 80046a4:	693b      	ldr	r3, [r7, #16]
 80046a6:	2b0c      	cmp	r3, #12
 80046a8:	d121      	bne.n	80046ee <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2b01      	cmp	r3, #1
 80046ae:	d11e      	bne.n	80046ee <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80046b0:	4b34      	ldr	r3, [pc, #208]	; (8004784 <HAL_RCC_GetSysClockFreq+0x108>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f003 0308 	and.w	r3, r3, #8
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d107      	bne.n	80046cc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80046bc:	4b31      	ldr	r3, [pc, #196]	; (8004784 <HAL_RCC_GetSysClockFreq+0x108>)
 80046be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80046c2:	0a1b      	lsrs	r3, r3, #8
 80046c4:	f003 030f 	and.w	r3, r3, #15
 80046c8:	61fb      	str	r3, [r7, #28]
 80046ca:	e005      	b.n	80046d8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80046cc:	4b2d      	ldr	r3, [pc, #180]	; (8004784 <HAL_RCC_GetSysClockFreq+0x108>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	091b      	lsrs	r3, r3, #4
 80046d2:	f003 030f 	and.w	r3, r3, #15
 80046d6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80046d8:	4a2b      	ldr	r2, [pc, #172]	; (8004788 <HAL_RCC_GetSysClockFreq+0x10c>)
 80046da:	69fb      	ldr	r3, [r7, #28]
 80046dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046e0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d10d      	bne.n	8004704 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80046e8:	69fb      	ldr	r3, [r7, #28]
 80046ea:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80046ec:	e00a      	b.n	8004704 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	2b04      	cmp	r3, #4
 80046f2:	d102      	bne.n	80046fa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80046f4:	4b25      	ldr	r3, [pc, #148]	; (800478c <HAL_RCC_GetSysClockFreq+0x110>)
 80046f6:	61bb      	str	r3, [r7, #24]
 80046f8:	e004      	b.n	8004704 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80046fa:	693b      	ldr	r3, [r7, #16]
 80046fc:	2b08      	cmp	r3, #8
 80046fe:	d101      	bne.n	8004704 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004700:	4b23      	ldr	r3, [pc, #140]	; (8004790 <HAL_RCC_GetSysClockFreq+0x114>)
 8004702:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	2b0c      	cmp	r3, #12
 8004708:	d134      	bne.n	8004774 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800470a:	4b1e      	ldr	r3, [pc, #120]	; (8004784 <HAL_RCC_GetSysClockFreq+0x108>)
 800470c:	68db      	ldr	r3, [r3, #12]
 800470e:	f003 0303 	and.w	r3, r3, #3
 8004712:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	2b02      	cmp	r3, #2
 8004718:	d003      	beq.n	8004722 <HAL_RCC_GetSysClockFreq+0xa6>
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	2b03      	cmp	r3, #3
 800471e:	d003      	beq.n	8004728 <HAL_RCC_GetSysClockFreq+0xac>
 8004720:	e005      	b.n	800472e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004722:	4b1a      	ldr	r3, [pc, #104]	; (800478c <HAL_RCC_GetSysClockFreq+0x110>)
 8004724:	617b      	str	r3, [r7, #20]
      break;
 8004726:	e005      	b.n	8004734 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004728:	4b19      	ldr	r3, [pc, #100]	; (8004790 <HAL_RCC_GetSysClockFreq+0x114>)
 800472a:	617b      	str	r3, [r7, #20]
      break;
 800472c:	e002      	b.n	8004734 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800472e:	69fb      	ldr	r3, [r7, #28]
 8004730:	617b      	str	r3, [r7, #20]
      break;
 8004732:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004734:	4b13      	ldr	r3, [pc, #76]	; (8004784 <HAL_RCC_GetSysClockFreq+0x108>)
 8004736:	68db      	ldr	r3, [r3, #12]
 8004738:	091b      	lsrs	r3, r3, #4
 800473a:	f003 030f 	and.w	r3, r3, #15
 800473e:	3301      	adds	r3, #1
 8004740:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004742:	4b10      	ldr	r3, [pc, #64]	; (8004784 <HAL_RCC_GetSysClockFreq+0x108>)
 8004744:	68db      	ldr	r3, [r3, #12]
 8004746:	0a1b      	lsrs	r3, r3, #8
 8004748:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800474c:	697a      	ldr	r2, [r7, #20]
 800474e:	fb02 f203 	mul.w	r2, r2, r3
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	fbb2 f3f3 	udiv	r3, r2, r3
 8004758:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800475a:	4b0a      	ldr	r3, [pc, #40]	; (8004784 <HAL_RCC_GetSysClockFreq+0x108>)
 800475c:	68db      	ldr	r3, [r3, #12]
 800475e:	0e5b      	lsrs	r3, r3, #25
 8004760:	f003 0303 	and.w	r3, r3, #3
 8004764:	3301      	adds	r3, #1
 8004766:	005b      	lsls	r3, r3, #1
 8004768:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800476a:	697a      	ldr	r2, [r7, #20]
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004772:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004774:	69bb      	ldr	r3, [r7, #24]
}
 8004776:	4618      	mov	r0, r3
 8004778:	3724      	adds	r7, #36	; 0x24
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr
 8004782:	bf00      	nop
 8004784:	40021000 	.word	0x40021000
 8004788:	0800a0a8 	.word	0x0800a0a8
 800478c:	00f42400 	.word	0x00f42400
 8004790:	007a1200 	.word	0x007a1200

08004794 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004794:	b480      	push	{r7}
 8004796:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004798:	4b03      	ldr	r3, [pc, #12]	; (80047a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800479a:	681b      	ldr	r3, [r3, #0]
}
 800479c:	4618      	mov	r0, r3
 800479e:	46bd      	mov	sp, r7
 80047a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a4:	4770      	bx	lr
 80047a6:	bf00      	nop
 80047a8:	20000024 	.word	0x20000024

080047ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80047b0:	f7ff fff0 	bl	8004794 <HAL_RCC_GetHCLKFreq>
 80047b4:	4602      	mov	r2, r0
 80047b6:	4b06      	ldr	r3, [pc, #24]	; (80047d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80047b8:	689b      	ldr	r3, [r3, #8]
 80047ba:	0a1b      	lsrs	r3, r3, #8
 80047bc:	f003 0307 	and.w	r3, r3, #7
 80047c0:	4904      	ldr	r1, [pc, #16]	; (80047d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80047c2:	5ccb      	ldrb	r3, [r1, r3]
 80047c4:	f003 031f 	and.w	r3, r3, #31
 80047c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	bd80      	pop	{r7, pc}
 80047d0:	40021000 	.word	0x40021000
 80047d4:	0800a0a0 	.word	0x0800a0a0

080047d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80047dc:	f7ff ffda 	bl	8004794 <HAL_RCC_GetHCLKFreq>
 80047e0:	4602      	mov	r2, r0
 80047e2:	4b06      	ldr	r3, [pc, #24]	; (80047fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	0adb      	lsrs	r3, r3, #11
 80047e8:	f003 0307 	and.w	r3, r3, #7
 80047ec:	4904      	ldr	r1, [pc, #16]	; (8004800 <HAL_RCC_GetPCLK2Freq+0x28>)
 80047ee:	5ccb      	ldrb	r3, [r1, r3]
 80047f0:	f003 031f 	and.w	r3, r3, #31
 80047f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	bd80      	pop	{r7, pc}
 80047fc:	40021000 	.word	0x40021000
 8004800:	0800a0a0 	.word	0x0800a0a0

08004804 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b086      	sub	sp, #24
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800480c:	2300      	movs	r3, #0
 800480e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004810:	4b27      	ldr	r3, [pc, #156]	; (80048b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004812:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004814:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004818:	2b00      	cmp	r3, #0
 800481a:	d003      	beq.n	8004824 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800481c:	f7ff f908 	bl	8003a30 <HAL_PWREx_GetVoltageRange>
 8004820:	6178      	str	r0, [r7, #20]
 8004822:	e014      	b.n	800484e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004824:	4b22      	ldr	r3, [pc, #136]	; (80048b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004826:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004828:	4a21      	ldr	r2, [pc, #132]	; (80048b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800482a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800482e:	6593      	str	r3, [r2, #88]	; 0x58
 8004830:	4b1f      	ldr	r3, [pc, #124]	; (80048b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004832:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004834:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004838:	60fb      	str	r3, [r7, #12]
 800483a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800483c:	f7ff f8f8 	bl	8003a30 <HAL_PWREx_GetVoltageRange>
 8004840:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004842:	4b1b      	ldr	r3, [pc, #108]	; (80048b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004844:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004846:	4a1a      	ldr	r2, [pc, #104]	; (80048b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004848:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800484c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004854:	d10b      	bne.n	800486e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2b80      	cmp	r3, #128	; 0x80
 800485a:	d913      	bls.n	8004884 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2ba0      	cmp	r3, #160	; 0xa0
 8004860:	d902      	bls.n	8004868 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004862:	2302      	movs	r3, #2
 8004864:	613b      	str	r3, [r7, #16]
 8004866:	e00d      	b.n	8004884 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004868:	2301      	movs	r3, #1
 800486a:	613b      	str	r3, [r7, #16]
 800486c:	e00a      	b.n	8004884 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2b7f      	cmp	r3, #127	; 0x7f
 8004872:	d902      	bls.n	800487a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8004874:	2302      	movs	r3, #2
 8004876:	613b      	str	r3, [r7, #16]
 8004878:	e004      	b.n	8004884 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2b70      	cmp	r3, #112	; 0x70
 800487e:	d101      	bne.n	8004884 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004880:	2301      	movs	r3, #1
 8004882:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004884:	4b0b      	ldr	r3, [pc, #44]	; (80048b4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f023 020f 	bic.w	r2, r3, #15
 800488c:	4909      	ldr	r1, [pc, #36]	; (80048b4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	4313      	orrs	r3, r2
 8004892:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004894:	4b07      	ldr	r3, [pc, #28]	; (80048b4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f003 030f 	and.w	r3, r3, #15
 800489c:	693a      	ldr	r2, [r7, #16]
 800489e:	429a      	cmp	r2, r3
 80048a0:	d001      	beq.n	80048a6 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	e000      	b.n	80048a8 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80048a6:	2300      	movs	r3, #0
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	3718      	adds	r7, #24
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bd80      	pop	{r7, pc}
 80048b0:	40021000 	.word	0x40021000
 80048b4:	40022000 	.word	0x40022000

080048b8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80048b8:	b480      	push	{r7}
 80048ba:	b087      	sub	sp, #28
 80048bc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80048be:	2300      	movs	r3, #0
 80048c0:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 80048c2:	4b2d      	ldr	r3, [pc, #180]	; (8004978 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80048c4:	68db      	ldr	r3, [r3, #12]
 80048c6:	f003 0303 	and.w	r3, r3, #3
 80048ca:	2b01      	cmp	r3, #1
 80048cc:	d118      	bne.n	8004900 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80048ce:	4b2a      	ldr	r3, [pc, #168]	; (8004978 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 0308 	and.w	r3, r3, #8
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d107      	bne.n	80048ea <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80048da:	4b27      	ldr	r3, [pc, #156]	; (8004978 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80048dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80048e0:	0a1b      	lsrs	r3, r3, #8
 80048e2:	f003 030f 	and.w	r3, r3, #15
 80048e6:	617b      	str	r3, [r7, #20]
 80048e8:	e005      	b.n	80048f6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80048ea:	4b23      	ldr	r3, [pc, #140]	; (8004978 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	091b      	lsrs	r3, r3, #4
 80048f0:	f003 030f 	and.w	r3, r3, #15
 80048f4:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80048f6:	4a21      	ldr	r2, [pc, #132]	; (800497c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048fe:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004900:	4b1d      	ldr	r3, [pc, #116]	; (8004978 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004902:	68db      	ldr	r3, [r3, #12]
 8004904:	f003 0303 	and.w	r3, r3, #3
 8004908:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2b02      	cmp	r3, #2
 800490e:	d003      	beq.n	8004918 <RCC_GetSysClockFreqFromPLLSource+0x60>
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2b03      	cmp	r3, #3
 8004914:	d003      	beq.n	800491e <RCC_GetSysClockFreqFromPLLSource+0x66>
 8004916:	e005      	b.n	8004924 <RCC_GetSysClockFreqFromPLLSource+0x6c>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8004918:	4b19      	ldr	r3, [pc, #100]	; (8004980 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800491a:	613b      	str	r3, [r7, #16]
    break;
 800491c:	e005      	b.n	800492a <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800491e:	4b19      	ldr	r3, [pc, #100]	; (8004984 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8004920:	613b      	str	r3, [r7, #16]
    break;
 8004922:	e002      	b.n	800492a <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	613b      	str	r3, [r7, #16]
    break;
 8004928:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800492a:	4b13      	ldr	r3, [pc, #76]	; (8004978 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800492c:	68db      	ldr	r3, [r3, #12]
 800492e:	091b      	lsrs	r3, r3, #4
 8004930:	f003 030f 	and.w	r3, r3, #15
 8004934:	3301      	adds	r3, #1
 8004936:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004938:	4b0f      	ldr	r3, [pc, #60]	; (8004978 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800493a:	68db      	ldr	r3, [r3, #12]
 800493c:	0a1b      	lsrs	r3, r3, #8
 800493e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004942:	693a      	ldr	r2, [r7, #16]
 8004944:	fb02 f203 	mul.w	r2, r2, r3
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	fbb2 f3f3 	udiv	r3, r2, r3
 800494e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004950:	4b09      	ldr	r3, [pc, #36]	; (8004978 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004952:	68db      	ldr	r3, [r3, #12]
 8004954:	0e5b      	lsrs	r3, r3, #25
 8004956:	f003 0303 	and.w	r3, r3, #3
 800495a:	3301      	adds	r3, #1
 800495c:	005b      	lsls	r3, r3, #1
 800495e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004960:	693a      	ldr	r2, [r7, #16]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	fbb2 f3f3 	udiv	r3, r2, r3
 8004968:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800496a:	683b      	ldr	r3, [r7, #0]
}
 800496c:	4618      	mov	r0, r3
 800496e:	371c      	adds	r7, #28
 8004970:	46bd      	mov	sp, r7
 8004972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004976:	4770      	bx	lr
 8004978:	40021000 	.word	0x40021000
 800497c:	0800a0a8 	.word	0x0800a0a8
 8004980:	00f42400 	.word	0x00f42400
 8004984:	007a1200 	.word	0x007a1200

08004988 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b086      	sub	sp, #24
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004990:	2300      	movs	r3, #0
 8004992:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004994:	2300      	movs	r3, #0
 8004996:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d040      	beq.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80049a8:	2b80      	cmp	r3, #128	; 0x80
 80049aa:	d02a      	beq.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80049ac:	2b80      	cmp	r3, #128	; 0x80
 80049ae:	d825      	bhi.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x74>
 80049b0:	2b60      	cmp	r3, #96	; 0x60
 80049b2:	d026      	beq.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80049b4:	2b60      	cmp	r3, #96	; 0x60
 80049b6:	d821      	bhi.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x74>
 80049b8:	2b40      	cmp	r3, #64	; 0x40
 80049ba:	d006      	beq.n	80049ca <HAL_RCCEx_PeriphCLKConfig+0x42>
 80049bc:	2b40      	cmp	r3, #64	; 0x40
 80049be:	d81d      	bhi.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x74>
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d009      	beq.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80049c4:	2b20      	cmp	r3, #32
 80049c6:	d010      	beq.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x62>
 80049c8:	e018      	b.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80049ca:	4b89      	ldr	r3, [pc, #548]	; (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	4a88      	ldr	r2, [pc, #544]	; (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80049d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049d4:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80049d6:	e015      	b.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	3304      	adds	r3, #4
 80049dc:	2100      	movs	r1, #0
 80049de:	4618      	mov	r0, r3
 80049e0:	f000 fb02 	bl	8004fe8 <RCCEx_PLLSAI1_Config>
 80049e4:	4603      	mov	r3, r0
 80049e6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80049e8:	e00c      	b.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	3320      	adds	r3, #32
 80049ee:	2100      	movs	r1, #0
 80049f0:	4618      	mov	r0, r3
 80049f2:	f000 fbed 	bl	80051d0 <RCCEx_PLLSAI2_Config>
 80049f6:	4603      	mov	r3, r0
 80049f8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80049fa:	e003      	b.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	74fb      	strb	r3, [r7, #19]
      break;
 8004a00:	e000      	b.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8004a02:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004a04:	7cfb      	ldrb	r3, [r7, #19]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d10b      	bne.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004a0a:	4b79      	ldr	r3, [pc, #484]	; (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a0c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004a10:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a18:	4975      	ldr	r1, [pc, #468]	; (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004a20:	e001      	b.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a22:	7cfb      	ldrb	r3, [r7, #19]
 8004a24:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d047      	beq.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a3a:	d030      	beq.n	8004a9e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004a3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a40:	d82a      	bhi.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004a42:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a46:	d02a      	beq.n	8004a9e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004a48:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a4c:	d824      	bhi.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004a4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a52:	d008      	beq.n	8004a66 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004a54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a58:	d81e      	bhi.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d00a      	beq.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004a5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a62:	d010      	beq.n	8004a86 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004a64:	e018      	b.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004a66:	4b62      	ldr	r3, [pc, #392]	; (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a68:	68db      	ldr	r3, [r3, #12]
 8004a6a:	4a61      	ldr	r2, [pc, #388]	; (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a70:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004a72:	e015      	b.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	3304      	adds	r3, #4
 8004a78:	2100      	movs	r1, #0
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f000 fab4 	bl	8004fe8 <RCCEx_PLLSAI1_Config>
 8004a80:	4603      	mov	r3, r0
 8004a82:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004a84:	e00c      	b.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	3320      	adds	r3, #32
 8004a8a:	2100      	movs	r1, #0
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	f000 fb9f 	bl	80051d0 <RCCEx_PLLSAI2_Config>
 8004a92:	4603      	mov	r3, r0
 8004a94:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004a96:	e003      	b.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	74fb      	strb	r3, [r7, #19]
      break;
 8004a9c:	e000      	b.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8004a9e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004aa0:	7cfb      	ldrb	r3, [r7, #19]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d10b      	bne.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004aa6:	4b52      	ldr	r3, [pc, #328]	; (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004aa8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004aac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ab4:	494e      	ldr	r1, [pc, #312]	; (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004abc:	e001      	b.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004abe:	7cfb      	ldrb	r3, [r7, #19]
 8004ac0:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	f000 809f 	beq.w	8004c0e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004ad4:	4b46      	ldr	r3, [pc, #280]	; (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ad6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ad8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d101      	bne.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	e000      	b.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d00d      	beq.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004aea:	4b41      	ldr	r3, [pc, #260]	; (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004aec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aee:	4a40      	ldr	r2, [pc, #256]	; (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004af0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004af4:	6593      	str	r3, [r2, #88]	; 0x58
 8004af6:	4b3e      	ldr	r3, [pc, #248]	; (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004af8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004afa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004afe:	60bb      	str	r3, [r7, #8]
 8004b00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b02:	2301      	movs	r3, #1
 8004b04:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b06:	4b3b      	ldr	r3, [pc, #236]	; (8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a3a      	ldr	r2, [pc, #232]	; (8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004b0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b10:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004b12:	f7fd ff2b 	bl	800296c <HAL_GetTick>
 8004b16:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004b18:	e009      	b.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b1a:	f7fd ff27 	bl	800296c <HAL_GetTick>
 8004b1e:	4602      	mov	r2, r0
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	1ad3      	subs	r3, r2, r3
 8004b24:	2b02      	cmp	r3, #2
 8004b26:	d902      	bls.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004b28:	2303      	movs	r3, #3
 8004b2a:	74fb      	strb	r3, [r7, #19]
        break;
 8004b2c:	e005      	b.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004b2e:	4b31      	ldr	r3, [pc, #196]	; (8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d0ef      	beq.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8004b3a:	7cfb      	ldrb	r3, [r7, #19]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d15b      	bne.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004b40:	4b2b      	ldr	r3, [pc, #172]	; (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b4a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d01f      	beq.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b58:	697a      	ldr	r2, [r7, #20]
 8004b5a:	429a      	cmp	r2, r3
 8004b5c:	d019      	beq.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004b5e:	4b24      	ldr	r3, [pc, #144]	; (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b68:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004b6a:	4b21      	ldr	r3, [pc, #132]	; (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b70:	4a1f      	ldr	r2, [pc, #124]	; (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b76:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004b7a:	4b1d      	ldr	r3, [pc, #116]	; (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b80:	4a1b      	ldr	r2, [pc, #108]	; (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b86:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004b8a:	4a19      	ldr	r2, [pc, #100]	; (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	f003 0301 	and.w	r3, r3, #1
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d016      	beq.n	8004bca <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b9c:	f7fd fee6 	bl	800296c <HAL_GetTick>
 8004ba0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ba2:	e00b      	b.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ba4:	f7fd fee2 	bl	800296c <HAL_GetTick>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	1ad3      	subs	r3, r2, r3
 8004bae:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d902      	bls.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8004bb6:	2303      	movs	r3, #3
 8004bb8:	74fb      	strb	r3, [r7, #19]
            break;
 8004bba:	e006      	b.n	8004bca <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004bbc:	4b0c      	ldr	r3, [pc, #48]	; (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004bbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bc2:	f003 0302 	and.w	r3, r3, #2
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d0ec      	beq.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8004bca:	7cfb      	ldrb	r3, [r7, #19]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d10c      	bne.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004bd0:	4b07      	ldr	r3, [pc, #28]	; (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bd6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004be0:	4903      	ldr	r1, [pc, #12]	; (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004be2:	4313      	orrs	r3, r2
 8004be4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004be8:	e008      	b.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004bea:	7cfb      	ldrb	r3, [r7, #19]
 8004bec:	74bb      	strb	r3, [r7, #18]
 8004bee:	e005      	b.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x274>
 8004bf0:	40021000 	.word	0x40021000
 8004bf4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bf8:	7cfb      	ldrb	r3, [r7, #19]
 8004bfa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004bfc:	7c7b      	ldrb	r3, [r7, #17]
 8004bfe:	2b01      	cmp	r3, #1
 8004c00:	d105      	bne.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c02:	4ba0      	ldr	r3, [pc, #640]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c06:	4a9f      	ldr	r2, [pc, #636]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c0c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f003 0301 	and.w	r3, r3, #1
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d00a      	beq.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004c1a:	4b9a      	ldr	r3, [pc, #616]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c20:	f023 0203 	bic.w	r2, r3, #3
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c28:	4996      	ldr	r1, [pc, #600]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f003 0302 	and.w	r3, r3, #2
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d00a      	beq.n	8004c52 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004c3c:	4b91      	ldr	r3, [pc, #580]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c42:	f023 020c 	bic.w	r2, r3, #12
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c4a:	498e      	ldr	r1, [pc, #568]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f003 0304 	and.w	r3, r3, #4
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d00a      	beq.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004c5e:	4b89      	ldr	r3, [pc, #548]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c64:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c6c:	4985      	ldr	r1, [pc, #532]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f003 0308 	and.w	r3, r3, #8
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d00a      	beq.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004c80:	4b80      	ldr	r3, [pc, #512]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c86:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c8e:	497d      	ldr	r1, [pc, #500]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c90:	4313      	orrs	r3, r2
 8004c92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f003 0310 	and.w	r3, r3, #16
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d00a      	beq.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004ca2:	4b78      	ldr	r3, [pc, #480]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ca4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ca8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cb0:	4974      	ldr	r1, [pc, #464]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f003 0320 	and.w	r3, r3, #32
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d00a      	beq.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004cc4:	4b6f      	ldr	r3, [pc, #444]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cca:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cd2:	496c      	ldr	r1, [pc, #432]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d00a      	beq.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004ce6:	4b67      	ldr	r3, [pc, #412]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ce8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cec:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004cf4:	4963      	ldr	r1, [pc, #396]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d00a      	beq.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004d08:	4b5e      	ldr	r3, [pc, #376]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d0e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d16:	495b      	ldr	r1, [pc, #364]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d00a      	beq.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004d2a:	4b56      	ldr	r3, [pc, #344]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d30:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d38:	4952      	ldr	r1, [pc, #328]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d00a      	beq.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004d4c:	4b4d      	ldr	r3, [pc, #308]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d52:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d5a:	494a      	ldr	r1, [pc, #296]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d00a      	beq.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004d6e:	4b45      	ldr	r3, [pc, #276]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d74:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d7c:	4941      	ldr	r1, [pc, #260]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d00a      	beq.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004d90:	4b3c      	ldr	r3, [pc, #240]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d92:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004d96:	f023 0203 	bic.w	r2, r3, #3
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d9e:	4939      	ldr	r1, [pc, #228]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004da0:	4313      	orrs	r3, r2
 8004da2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d028      	beq.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004db2:	4b34      	ldr	r3, [pc, #208]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004db4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004db8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004dc0:	4930      	ldr	r1, [pc, #192]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004dcc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004dd0:	d106      	bne.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004dd2:	4b2c      	ldr	r3, [pc, #176]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dd4:	68db      	ldr	r3, [r3, #12]
 8004dd6:	4a2b      	ldr	r2, [pc, #172]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dd8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004ddc:	60d3      	str	r3, [r2, #12]
 8004dde:	e011      	b.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004de4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004de8:	d10c      	bne.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	3304      	adds	r3, #4
 8004dee:	2101      	movs	r1, #1
 8004df0:	4618      	mov	r0, r3
 8004df2:	f000 f8f9 	bl	8004fe8 <RCCEx_PLLSAI1_Config>
 8004df6:	4603      	mov	r3, r0
 8004df8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004dfa:	7cfb      	ldrb	r3, [r7, #19]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d001      	beq.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004e00:	7cfb      	ldrb	r3, [r7, #19]
 8004e02:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d04d      	beq.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004e14:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004e18:	d108      	bne.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8004e1a:	4b1a      	ldr	r3, [pc, #104]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e1c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004e20:	4a18      	ldr	r2, [pc, #96]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e22:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e26:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004e2a:	e012      	b.n	8004e52 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004e2c:	4b15      	ldr	r3, [pc, #84]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e2e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004e32:	4a14      	ldr	r2, [pc, #80]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e34:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004e38:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004e3c:	4b11      	ldr	r3, [pc, #68]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e42:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004e4a:	490e      	ldr	r1, [pc, #56]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004e56:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004e5a:	d106      	bne.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e5c:	4b09      	ldr	r3, [pc, #36]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e5e:	68db      	ldr	r3, [r3, #12]
 8004e60:	4a08      	ldr	r2, [pc, #32]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e62:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004e66:	60d3      	str	r3, [r2, #12]
 8004e68:	e020      	b.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004e6e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004e72:	d109      	bne.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004e74:	4b03      	ldr	r3, [pc, #12]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e76:	68db      	ldr	r3, [r3, #12]
 8004e78:	4a02      	ldr	r2, [pc, #8]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e7e:	60d3      	str	r3, [r2, #12]
 8004e80:	e014      	b.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004e82:	bf00      	nop
 8004e84:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004e8c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004e90:	d10c      	bne.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	3304      	adds	r3, #4
 8004e96:	2101      	movs	r1, #1
 8004e98:	4618      	mov	r0, r3
 8004e9a:	f000 f8a5 	bl	8004fe8 <RCCEx_PLLSAI1_Config>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004ea2:	7cfb      	ldrb	r3, [r7, #19]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d001      	beq.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004ea8:	7cfb      	ldrb	r3, [r7, #19]
 8004eaa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d028      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004eb8:	4b4a      	ldr	r3, [pc, #296]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004eba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ebe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004ec6:	4947      	ldr	r1, [pc, #284]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004ed2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004ed6:	d106      	bne.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ed8:	4b42      	ldr	r3, [pc, #264]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004eda:	68db      	ldr	r3, [r3, #12]
 8004edc:	4a41      	ldr	r2, [pc, #260]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ede:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004ee2:	60d3      	str	r3, [r2, #12]
 8004ee4:	e011      	b.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004eea:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004eee:	d10c      	bne.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	3304      	adds	r3, #4
 8004ef4:	2101      	movs	r1, #1
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	f000 f876 	bl	8004fe8 <RCCEx_PLLSAI1_Config>
 8004efc:	4603      	mov	r3, r0
 8004efe:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004f00:	7cfb      	ldrb	r3, [r7, #19]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d001      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8004f06:	7cfb      	ldrb	r3, [r7, #19]
 8004f08:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d01e      	beq.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004f16:	4b33      	ldr	r3, [pc, #204]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f1c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f26:	492f      	ldr	r1, [pc, #188]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f34:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004f38:	d10c      	bne.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	3304      	adds	r3, #4
 8004f3e:	2102      	movs	r1, #2
 8004f40:	4618      	mov	r0, r3
 8004f42:	f000 f851 	bl	8004fe8 <RCCEx_PLLSAI1_Config>
 8004f46:	4603      	mov	r3, r0
 8004f48:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004f4a:	7cfb      	ldrb	r3, [r7, #19]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d001      	beq.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8004f50:	7cfb      	ldrb	r3, [r7, #19]
 8004f52:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d00b      	beq.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004f60:	4b20      	ldr	r3, [pc, #128]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f62:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004f66:	f023 0204 	bic.w	r2, r3, #4
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f70:	491c      	ldr	r1, [pc, #112]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f72:	4313      	orrs	r3, r2
 8004f74:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d00b      	beq.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004f84:	4b17      	ldr	r3, [pc, #92]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f86:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004f8a:	f023 0218 	bic.w	r2, r3, #24
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f94:	4913      	ldr	r1, [pc, #76]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f96:	4313      	orrs	r3, r2
 8004f98:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d017      	beq.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004fa8:	4b0e      	ldr	r3, [pc, #56]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004faa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004fae:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fb8:	490a      	ldr	r1, [pc, #40]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fc6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004fca:	d105      	bne.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004fcc:	4b05      	ldr	r3, [pc, #20]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004fce:	68db      	ldr	r3, [r3, #12]
 8004fd0:	4a04      	ldr	r2, [pc, #16]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004fd2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004fd6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004fd8:	7cbb      	ldrb	r3, [r7, #18]
}
 8004fda:	4618      	mov	r0, r3
 8004fdc:	3718      	adds	r7, #24
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bd80      	pop	{r7, pc}
 8004fe2:	bf00      	nop
 8004fe4:	40021000 	.word	0x40021000

08004fe8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b084      	sub	sp, #16
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
 8004ff0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004ff6:	4b72      	ldr	r3, [pc, #456]	; (80051c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004ff8:	68db      	ldr	r3, [r3, #12]
 8004ffa:	f003 0303 	and.w	r3, r3, #3
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d00e      	beq.n	8005020 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005002:	4b6f      	ldr	r3, [pc, #444]	; (80051c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005004:	68db      	ldr	r3, [r3, #12]
 8005006:	f003 0203 	and.w	r2, r3, #3
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	429a      	cmp	r2, r3
 8005010:	d103      	bne.n	800501a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
       ||
 8005016:	2b00      	cmp	r3, #0
 8005018:	d142      	bne.n	80050a0 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	73fb      	strb	r3, [r7, #15]
 800501e:	e03f      	b.n	80050a0 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	2b03      	cmp	r3, #3
 8005026:	d018      	beq.n	800505a <RCCEx_PLLSAI1_Config+0x72>
 8005028:	2b03      	cmp	r3, #3
 800502a:	d825      	bhi.n	8005078 <RCCEx_PLLSAI1_Config+0x90>
 800502c:	2b01      	cmp	r3, #1
 800502e:	d002      	beq.n	8005036 <RCCEx_PLLSAI1_Config+0x4e>
 8005030:	2b02      	cmp	r3, #2
 8005032:	d009      	beq.n	8005048 <RCCEx_PLLSAI1_Config+0x60>
 8005034:	e020      	b.n	8005078 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005036:	4b62      	ldr	r3, [pc, #392]	; (80051c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f003 0302 	and.w	r3, r3, #2
 800503e:	2b00      	cmp	r3, #0
 8005040:	d11d      	bne.n	800507e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8005042:	2301      	movs	r3, #1
 8005044:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005046:	e01a      	b.n	800507e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005048:	4b5d      	ldr	r3, [pc, #372]	; (80051c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005050:	2b00      	cmp	r3, #0
 8005052:	d116      	bne.n	8005082 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005058:	e013      	b.n	8005082 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800505a:	4b59      	ldr	r3, [pc, #356]	; (80051c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005062:	2b00      	cmp	r3, #0
 8005064:	d10f      	bne.n	8005086 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005066:	4b56      	ldr	r3, [pc, #344]	; (80051c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800506e:	2b00      	cmp	r3, #0
 8005070:	d109      	bne.n	8005086 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005076:	e006      	b.n	8005086 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005078:	2301      	movs	r3, #1
 800507a:	73fb      	strb	r3, [r7, #15]
      break;
 800507c:	e004      	b.n	8005088 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800507e:	bf00      	nop
 8005080:	e002      	b.n	8005088 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005082:	bf00      	nop
 8005084:	e000      	b.n	8005088 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005086:	bf00      	nop
    }

    if(status == HAL_OK)
 8005088:	7bfb      	ldrb	r3, [r7, #15]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d108      	bne.n	80050a0 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800508e:	4b4c      	ldr	r3, [pc, #304]	; (80051c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005090:	68db      	ldr	r3, [r3, #12]
 8005092:	f023 0203 	bic.w	r2, r3, #3
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4949      	ldr	r1, [pc, #292]	; (80051c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800509c:	4313      	orrs	r3, r2
 800509e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80050a0:	7bfb      	ldrb	r3, [r7, #15]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	f040 8086 	bne.w	80051b4 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80050a8:	4b45      	ldr	r3, [pc, #276]	; (80051c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4a44      	ldr	r2, [pc, #272]	; (80051c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80050ae:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80050b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050b4:	f7fd fc5a 	bl	800296c <HAL_GetTick>
 80050b8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80050ba:	e009      	b.n	80050d0 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80050bc:	f7fd fc56 	bl	800296c <HAL_GetTick>
 80050c0:	4602      	mov	r2, r0
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	1ad3      	subs	r3, r2, r3
 80050c6:	2b02      	cmp	r3, #2
 80050c8:	d902      	bls.n	80050d0 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80050ca:	2303      	movs	r3, #3
 80050cc:	73fb      	strb	r3, [r7, #15]
        break;
 80050ce:	e005      	b.n	80050dc <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80050d0:	4b3b      	ldr	r3, [pc, #236]	; (80051c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d1ef      	bne.n	80050bc <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80050dc:	7bfb      	ldrb	r3, [r7, #15]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d168      	bne.n	80051b4 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d113      	bne.n	8005110 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80050e8:	4b35      	ldr	r3, [pc, #212]	; (80051c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80050ea:	691a      	ldr	r2, [r3, #16]
 80050ec:	4b35      	ldr	r3, [pc, #212]	; (80051c4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80050ee:	4013      	ands	r3, r2
 80050f0:	687a      	ldr	r2, [r7, #4]
 80050f2:	6892      	ldr	r2, [r2, #8]
 80050f4:	0211      	lsls	r1, r2, #8
 80050f6:	687a      	ldr	r2, [r7, #4]
 80050f8:	68d2      	ldr	r2, [r2, #12]
 80050fa:	06d2      	lsls	r2, r2, #27
 80050fc:	4311      	orrs	r1, r2
 80050fe:	687a      	ldr	r2, [r7, #4]
 8005100:	6852      	ldr	r2, [r2, #4]
 8005102:	3a01      	subs	r2, #1
 8005104:	0112      	lsls	r2, r2, #4
 8005106:	430a      	orrs	r2, r1
 8005108:	492d      	ldr	r1, [pc, #180]	; (80051c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800510a:	4313      	orrs	r3, r2
 800510c:	610b      	str	r3, [r1, #16]
 800510e:	e02d      	b.n	800516c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	2b01      	cmp	r3, #1
 8005114:	d115      	bne.n	8005142 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005116:	4b2a      	ldr	r3, [pc, #168]	; (80051c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005118:	691a      	ldr	r2, [r3, #16]
 800511a:	4b2b      	ldr	r3, [pc, #172]	; (80051c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800511c:	4013      	ands	r3, r2
 800511e:	687a      	ldr	r2, [r7, #4]
 8005120:	6892      	ldr	r2, [r2, #8]
 8005122:	0211      	lsls	r1, r2, #8
 8005124:	687a      	ldr	r2, [r7, #4]
 8005126:	6912      	ldr	r2, [r2, #16]
 8005128:	0852      	lsrs	r2, r2, #1
 800512a:	3a01      	subs	r2, #1
 800512c:	0552      	lsls	r2, r2, #21
 800512e:	4311      	orrs	r1, r2
 8005130:	687a      	ldr	r2, [r7, #4]
 8005132:	6852      	ldr	r2, [r2, #4]
 8005134:	3a01      	subs	r2, #1
 8005136:	0112      	lsls	r2, r2, #4
 8005138:	430a      	orrs	r2, r1
 800513a:	4921      	ldr	r1, [pc, #132]	; (80051c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800513c:	4313      	orrs	r3, r2
 800513e:	610b      	str	r3, [r1, #16]
 8005140:	e014      	b.n	800516c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005142:	4b1f      	ldr	r3, [pc, #124]	; (80051c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005144:	691a      	ldr	r2, [r3, #16]
 8005146:	4b21      	ldr	r3, [pc, #132]	; (80051cc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005148:	4013      	ands	r3, r2
 800514a:	687a      	ldr	r2, [r7, #4]
 800514c:	6892      	ldr	r2, [r2, #8]
 800514e:	0211      	lsls	r1, r2, #8
 8005150:	687a      	ldr	r2, [r7, #4]
 8005152:	6952      	ldr	r2, [r2, #20]
 8005154:	0852      	lsrs	r2, r2, #1
 8005156:	3a01      	subs	r2, #1
 8005158:	0652      	lsls	r2, r2, #25
 800515a:	4311      	orrs	r1, r2
 800515c:	687a      	ldr	r2, [r7, #4]
 800515e:	6852      	ldr	r2, [r2, #4]
 8005160:	3a01      	subs	r2, #1
 8005162:	0112      	lsls	r2, r2, #4
 8005164:	430a      	orrs	r2, r1
 8005166:	4916      	ldr	r1, [pc, #88]	; (80051c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005168:	4313      	orrs	r3, r2
 800516a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800516c:	4b14      	ldr	r3, [pc, #80]	; (80051c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a13      	ldr	r2, [pc, #76]	; (80051c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005172:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005176:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005178:	f7fd fbf8 	bl	800296c <HAL_GetTick>
 800517c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800517e:	e009      	b.n	8005194 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005180:	f7fd fbf4 	bl	800296c <HAL_GetTick>
 8005184:	4602      	mov	r2, r0
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	1ad3      	subs	r3, r2, r3
 800518a:	2b02      	cmp	r3, #2
 800518c:	d902      	bls.n	8005194 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800518e:	2303      	movs	r3, #3
 8005190:	73fb      	strb	r3, [r7, #15]
          break;
 8005192:	e005      	b.n	80051a0 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005194:	4b0a      	ldr	r3, [pc, #40]	; (80051c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800519c:	2b00      	cmp	r3, #0
 800519e:	d0ef      	beq.n	8005180 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80051a0:	7bfb      	ldrb	r3, [r7, #15]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d106      	bne.n	80051b4 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80051a6:	4b06      	ldr	r3, [pc, #24]	; (80051c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051a8:	691a      	ldr	r2, [r3, #16]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	699b      	ldr	r3, [r3, #24]
 80051ae:	4904      	ldr	r1, [pc, #16]	; (80051c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051b0:	4313      	orrs	r3, r2
 80051b2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80051b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3710      	adds	r7, #16
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	bf00      	nop
 80051c0:	40021000 	.word	0x40021000
 80051c4:	07ff800f 	.word	0x07ff800f
 80051c8:	ff9f800f 	.word	0xff9f800f
 80051cc:	f9ff800f 	.word	0xf9ff800f

080051d0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b084      	sub	sp, #16
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
 80051d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80051da:	2300      	movs	r3, #0
 80051dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80051de:	4b72      	ldr	r3, [pc, #456]	; (80053a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80051e0:	68db      	ldr	r3, [r3, #12]
 80051e2:	f003 0303 	and.w	r3, r3, #3
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d00e      	beq.n	8005208 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80051ea:	4b6f      	ldr	r3, [pc, #444]	; (80053a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80051ec:	68db      	ldr	r3, [r3, #12]
 80051ee:	f003 0203 	and.w	r2, r3, #3
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	429a      	cmp	r2, r3
 80051f8:	d103      	bne.n	8005202 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
       ||
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d142      	bne.n	8005288 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	73fb      	strb	r3, [r7, #15]
 8005206:	e03f      	b.n	8005288 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	2b03      	cmp	r3, #3
 800520e:	d018      	beq.n	8005242 <RCCEx_PLLSAI2_Config+0x72>
 8005210:	2b03      	cmp	r3, #3
 8005212:	d825      	bhi.n	8005260 <RCCEx_PLLSAI2_Config+0x90>
 8005214:	2b01      	cmp	r3, #1
 8005216:	d002      	beq.n	800521e <RCCEx_PLLSAI2_Config+0x4e>
 8005218:	2b02      	cmp	r3, #2
 800521a:	d009      	beq.n	8005230 <RCCEx_PLLSAI2_Config+0x60>
 800521c:	e020      	b.n	8005260 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800521e:	4b62      	ldr	r3, [pc, #392]	; (80053a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f003 0302 	and.w	r3, r3, #2
 8005226:	2b00      	cmp	r3, #0
 8005228:	d11d      	bne.n	8005266 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800522e:	e01a      	b.n	8005266 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005230:	4b5d      	ldr	r3, [pc, #372]	; (80053a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005238:	2b00      	cmp	r3, #0
 800523a:	d116      	bne.n	800526a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005240:	e013      	b.n	800526a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005242:	4b59      	ldr	r3, [pc, #356]	; (80053a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800524a:	2b00      	cmp	r3, #0
 800524c:	d10f      	bne.n	800526e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800524e:	4b56      	ldr	r3, [pc, #344]	; (80053a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005256:	2b00      	cmp	r3, #0
 8005258:	d109      	bne.n	800526e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800525a:	2301      	movs	r3, #1
 800525c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800525e:	e006      	b.n	800526e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	73fb      	strb	r3, [r7, #15]
      break;
 8005264:	e004      	b.n	8005270 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005266:	bf00      	nop
 8005268:	e002      	b.n	8005270 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800526a:	bf00      	nop
 800526c:	e000      	b.n	8005270 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800526e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005270:	7bfb      	ldrb	r3, [r7, #15]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d108      	bne.n	8005288 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8005276:	4b4c      	ldr	r3, [pc, #304]	; (80053a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005278:	68db      	ldr	r3, [r3, #12]
 800527a:	f023 0203 	bic.w	r2, r3, #3
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4949      	ldr	r1, [pc, #292]	; (80053a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005284:	4313      	orrs	r3, r2
 8005286:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005288:	7bfb      	ldrb	r3, [r7, #15]
 800528a:	2b00      	cmp	r3, #0
 800528c:	f040 8086 	bne.w	800539c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005290:	4b45      	ldr	r3, [pc, #276]	; (80053a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a44      	ldr	r2, [pc, #272]	; (80053a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005296:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800529a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800529c:	f7fd fb66 	bl	800296c <HAL_GetTick>
 80052a0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80052a2:	e009      	b.n	80052b8 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80052a4:	f7fd fb62 	bl	800296c <HAL_GetTick>
 80052a8:	4602      	mov	r2, r0
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	1ad3      	subs	r3, r2, r3
 80052ae:	2b02      	cmp	r3, #2
 80052b0:	d902      	bls.n	80052b8 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80052b2:	2303      	movs	r3, #3
 80052b4:	73fb      	strb	r3, [r7, #15]
        break;
 80052b6:	e005      	b.n	80052c4 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80052b8:	4b3b      	ldr	r3, [pc, #236]	; (80053a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d1ef      	bne.n	80052a4 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80052c4:	7bfb      	ldrb	r3, [r7, #15]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d168      	bne.n	800539c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d113      	bne.n	80052f8 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80052d0:	4b35      	ldr	r3, [pc, #212]	; (80053a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80052d2:	695a      	ldr	r2, [r3, #20]
 80052d4:	4b35      	ldr	r3, [pc, #212]	; (80053ac <RCCEx_PLLSAI2_Config+0x1dc>)
 80052d6:	4013      	ands	r3, r2
 80052d8:	687a      	ldr	r2, [r7, #4]
 80052da:	6892      	ldr	r2, [r2, #8]
 80052dc:	0211      	lsls	r1, r2, #8
 80052de:	687a      	ldr	r2, [r7, #4]
 80052e0:	68d2      	ldr	r2, [r2, #12]
 80052e2:	06d2      	lsls	r2, r2, #27
 80052e4:	4311      	orrs	r1, r2
 80052e6:	687a      	ldr	r2, [r7, #4]
 80052e8:	6852      	ldr	r2, [r2, #4]
 80052ea:	3a01      	subs	r2, #1
 80052ec:	0112      	lsls	r2, r2, #4
 80052ee:	430a      	orrs	r2, r1
 80052f0:	492d      	ldr	r1, [pc, #180]	; (80053a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80052f2:	4313      	orrs	r3, r2
 80052f4:	614b      	str	r3, [r1, #20]
 80052f6:	e02d      	b.n	8005354 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d115      	bne.n	800532a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80052fe:	4b2a      	ldr	r3, [pc, #168]	; (80053a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005300:	695a      	ldr	r2, [r3, #20]
 8005302:	4b2b      	ldr	r3, [pc, #172]	; (80053b0 <RCCEx_PLLSAI2_Config+0x1e0>)
 8005304:	4013      	ands	r3, r2
 8005306:	687a      	ldr	r2, [r7, #4]
 8005308:	6892      	ldr	r2, [r2, #8]
 800530a:	0211      	lsls	r1, r2, #8
 800530c:	687a      	ldr	r2, [r7, #4]
 800530e:	6912      	ldr	r2, [r2, #16]
 8005310:	0852      	lsrs	r2, r2, #1
 8005312:	3a01      	subs	r2, #1
 8005314:	0552      	lsls	r2, r2, #21
 8005316:	4311      	orrs	r1, r2
 8005318:	687a      	ldr	r2, [r7, #4]
 800531a:	6852      	ldr	r2, [r2, #4]
 800531c:	3a01      	subs	r2, #1
 800531e:	0112      	lsls	r2, r2, #4
 8005320:	430a      	orrs	r2, r1
 8005322:	4921      	ldr	r1, [pc, #132]	; (80053a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005324:	4313      	orrs	r3, r2
 8005326:	614b      	str	r3, [r1, #20]
 8005328:	e014      	b.n	8005354 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800532a:	4b1f      	ldr	r3, [pc, #124]	; (80053a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800532c:	695a      	ldr	r2, [r3, #20]
 800532e:	4b21      	ldr	r3, [pc, #132]	; (80053b4 <RCCEx_PLLSAI2_Config+0x1e4>)
 8005330:	4013      	ands	r3, r2
 8005332:	687a      	ldr	r2, [r7, #4]
 8005334:	6892      	ldr	r2, [r2, #8]
 8005336:	0211      	lsls	r1, r2, #8
 8005338:	687a      	ldr	r2, [r7, #4]
 800533a:	6952      	ldr	r2, [r2, #20]
 800533c:	0852      	lsrs	r2, r2, #1
 800533e:	3a01      	subs	r2, #1
 8005340:	0652      	lsls	r2, r2, #25
 8005342:	4311      	orrs	r1, r2
 8005344:	687a      	ldr	r2, [r7, #4]
 8005346:	6852      	ldr	r2, [r2, #4]
 8005348:	3a01      	subs	r2, #1
 800534a:	0112      	lsls	r2, r2, #4
 800534c:	430a      	orrs	r2, r1
 800534e:	4916      	ldr	r1, [pc, #88]	; (80053a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005350:	4313      	orrs	r3, r2
 8005352:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005354:	4b14      	ldr	r3, [pc, #80]	; (80053a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a13      	ldr	r2, [pc, #76]	; (80053a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800535a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800535e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005360:	f7fd fb04 	bl	800296c <HAL_GetTick>
 8005364:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005366:	e009      	b.n	800537c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005368:	f7fd fb00 	bl	800296c <HAL_GetTick>
 800536c:	4602      	mov	r2, r0
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	1ad3      	subs	r3, r2, r3
 8005372:	2b02      	cmp	r3, #2
 8005374:	d902      	bls.n	800537c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005376:	2303      	movs	r3, #3
 8005378:	73fb      	strb	r3, [r7, #15]
          break;
 800537a:	e005      	b.n	8005388 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800537c:	4b0a      	ldr	r3, [pc, #40]	; (80053a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005384:	2b00      	cmp	r3, #0
 8005386:	d0ef      	beq.n	8005368 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005388:	7bfb      	ldrb	r3, [r7, #15]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d106      	bne.n	800539c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800538e:	4b06      	ldr	r3, [pc, #24]	; (80053a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005390:	695a      	ldr	r2, [r3, #20]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	699b      	ldr	r3, [r3, #24]
 8005396:	4904      	ldr	r1, [pc, #16]	; (80053a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005398:	4313      	orrs	r3, r2
 800539a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800539c:	7bfb      	ldrb	r3, [r7, #15]
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3710      	adds	r7, #16
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}
 80053a6:	bf00      	nop
 80053a8:	40021000 	.word	0x40021000
 80053ac:	07ff800f 	.word	0x07ff800f
 80053b0:	ff9f800f 	.word	0xff9f800f
 80053b4:	f9ff800f 	.word	0xf9ff800f

080053b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b082      	sub	sp, #8
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d101      	bne.n	80053ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	e049      	b.n	800545e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053d0:	b2db      	uxtb	r3, r3
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d106      	bne.n	80053e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2200      	movs	r2, #0
 80053da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f7fc ff50 	bl	8002284 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2202      	movs	r2, #2
 80053e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681a      	ldr	r2, [r3, #0]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	3304      	adds	r3, #4
 80053f4:	4619      	mov	r1, r3
 80053f6:	4610      	mov	r0, r2
 80053f8:	f000 fc78 	bl	8005cec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2201      	movs	r2, #1
 8005400:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2201      	movs	r2, #1
 8005408:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2201      	movs	r2, #1
 8005410:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2201      	movs	r2, #1
 8005418:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2201      	movs	r2, #1
 8005420:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2201      	movs	r2, #1
 8005428:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2201      	movs	r2, #1
 8005438:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2201      	movs	r2, #1
 8005448:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2201      	movs	r2, #1
 8005450:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2201      	movs	r2, #1
 8005458:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800545c:	2300      	movs	r3, #0
}
 800545e:	4618      	mov	r0, r3
 8005460:	3708      	adds	r7, #8
 8005462:	46bd      	mov	sp, r7
 8005464:	bd80      	pop	{r7, pc}

08005466 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005466:	b580      	push	{r7, lr}
 8005468:	b082      	sub	sp, #8
 800546a:	af00      	add	r7, sp, #0
 800546c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d101      	bne.n	8005478 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005474:	2301      	movs	r3, #1
 8005476:	e049      	b.n	800550c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800547e:	b2db      	uxtb	r3, r3
 8005480:	2b00      	cmp	r3, #0
 8005482:	d106      	bne.n	8005492 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2200      	movs	r2, #0
 8005488:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800548c:	6878      	ldr	r0, [r7, #4]
 800548e:	f000 f841 	bl	8005514 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2202      	movs	r2, #2
 8005496:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681a      	ldr	r2, [r3, #0]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	3304      	adds	r3, #4
 80054a2:	4619      	mov	r1, r3
 80054a4:	4610      	mov	r0, r2
 80054a6:	f000 fc21 	bl	8005cec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2201      	movs	r2, #1
 80054ae:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2201      	movs	r2, #1
 80054b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2201      	movs	r2, #1
 80054be:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2201      	movs	r2, #1
 80054c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2201      	movs	r2, #1
 80054ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2201      	movs	r2, #1
 80054d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2201      	movs	r2, #1
 80054de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2201      	movs	r2, #1
 80054e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2201      	movs	r2, #1
 80054ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2201      	movs	r2, #1
 80054f6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2201      	movs	r2, #1
 80054fe:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2201      	movs	r2, #1
 8005506:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800550a:	2300      	movs	r3, #0
}
 800550c:	4618      	mov	r0, r3
 800550e:	3708      	adds	r7, #8
 8005510:	46bd      	mov	sp, r7
 8005512:	bd80      	pop	{r7, pc}

08005514 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005514:	b480      	push	{r7}
 8005516:	b083      	sub	sp, #12
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800551c:	bf00      	nop
 800551e:	370c      	adds	r7, #12
 8005520:	46bd      	mov	sp, r7
 8005522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005526:	4770      	bx	lr

08005528 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b084      	sub	sp, #16
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
 8005530:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d109      	bne.n	800554c <HAL_TIM_PWM_Start+0x24>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800553e:	b2db      	uxtb	r3, r3
 8005540:	2b01      	cmp	r3, #1
 8005542:	bf14      	ite	ne
 8005544:	2301      	movne	r3, #1
 8005546:	2300      	moveq	r3, #0
 8005548:	b2db      	uxtb	r3, r3
 800554a:	e03c      	b.n	80055c6 <HAL_TIM_PWM_Start+0x9e>
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	2b04      	cmp	r3, #4
 8005550:	d109      	bne.n	8005566 <HAL_TIM_PWM_Start+0x3e>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005558:	b2db      	uxtb	r3, r3
 800555a:	2b01      	cmp	r3, #1
 800555c:	bf14      	ite	ne
 800555e:	2301      	movne	r3, #1
 8005560:	2300      	moveq	r3, #0
 8005562:	b2db      	uxtb	r3, r3
 8005564:	e02f      	b.n	80055c6 <HAL_TIM_PWM_Start+0x9e>
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	2b08      	cmp	r3, #8
 800556a:	d109      	bne.n	8005580 <HAL_TIM_PWM_Start+0x58>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005572:	b2db      	uxtb	r3, r3
 8005574:	2b01      	cmp	r3, #1
 8005576:	bf14      	ite	ne
 8005578:	2301      	movne	r3, #1
 800557a:	2300      	moveq	r3, #0
 800557c:	b2db      	uxtb	r3, r3
 800557e:	e022      	b.n	80055c6 <HAL_TIM_PWM_Start+0x9e>
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	2b0c      	cmp	r3, #12
 8005584:	d109      	bne.n	800559a <HAL_TIM_PWM_Start+0x72>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800558c:	b2db      	uxtb	r3, r3
 800558e:	2b01      	cmp	r3, #1
 8005590:	bf14      	ite	ne
 8005592:	2301      	movne	r3, #1
 8005594:	2300      	moveq	r3, #0
 8005596:	b2db      	uxtb	r3, r3
 8005598:	e015      	b.n	80055c6 <HAL_TIM_PWM_Start+0x9e>
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	2b10      	cmp	r3, #16
 800559e:	d109      	bne.n	80055b4 <HAL_TIM_PWM_Start+0x8c>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80055a6:	b2db      	uxtb	r3, r3
 80055a8:	2b01      	cmp	r3, #1
 80055aa:	bf14      	ite	ne
 80055ac:	2301      	movne	r3, #1
 80055ae:	2300      	moveq	r3, #0
 80055b0:	b2db      	uxtb	r3, r3
 80055b2:	e008      	b.n	80055c6 <HAL_TIM_PWM_Start+0x9e>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80055ba:	b2db      	uxtb	r3, r3
 80055bc:	2b01      	cmp	r3, #1
 80055be:	bf14      	ite	ne
 80055c0:	2301      	movne	r3, #1
 80055c2:	2300      	moveq	r3, #0
 80055c4:	b2db      	uxtb	r3, r3
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d001      	beq.n	80055ce <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80055ca:	2301      	movs	r3, #1
 80055cc:	e09c      	b.n	8005708 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d104      	bne.n	80055de <HAL_TIM_PWM_Start+0xb6>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2202      	movs	r2, #2
 80055d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80055dc:	e023      	b.n	8005626 <HAL_TIM_PWM_Start+0xfe>
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	2b04      	cmp	r3, #4
 80055e2:	d104      	bne.n	80055ee <HAL_TIM_PWM_Start+0xc6>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2202      	movs	r2, #2
 80055e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80055ec:	e01b      	b.n	8005626 <HAL_TIM_PWM_Start+0xfe>
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	2b08      	cmp	r3, #8
 80055f2:	d104      	bne.n	80055fe <HAL_TIM_PWM_Start+0xd6>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2202      	movs	r2, #2
 80055f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80055fc:	e013      	b.n	8005626 <HAL_TIM_PWM_Start+0xfe>
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	2b0c      	cmp	r3, #12
 8005602:	d104      	bne.n	800560e <HAL_TIM_PWM_Start+0xe6>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2202      	movs	r2, #2
 8005608:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800560c:	e00b      	b.n	8005626 <HAL_TIM_PWM_Start+0xfe>
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	2b10      	cmp	r3, #16
 8005612:	d104      	bne.n	800561e <HAL_TIM_PWM_Start+0xf6>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2202      	movs	r2, #2
 8005618:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800561c:	e003      	b.n	8005626 <HAL_TIM_PWM_Start+0xfe>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2202      	movs	r2, #2
 8005622:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	2201      	movs	r2, #1
 800562c:	6839      	ldr	r1, [r7, #0]
 800562e:	4618      	mov	r0, r3
 8005630:	f001 f88a 	bl	8006748 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a35      	ldr	r2, [pc, #212]	; (8005710 <HAL_TIM_PWM_Start+0x1e8>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d013      	beq.n	8005666 <HAL_TIM_PWM_Start+0x13e>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4a34      	ldr	r2, [pc, #208]	; (8005714 <HAL_TIM_PWM_Start+0x1ec>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d00e      	beq.n	8005666 <HAL_TIM_PWM_Start+0x13e>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a32      	ldr	r2, [pc, #200]	; (8005718 <HAL_TIM_PWM_Start+0x1f0>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d009      	beq.n	8005666 <HAL_TIM_PWM_Start+0x13e>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a31      	ldr	r2, [pc, #196]	; (800571c <HAL_TIM_PWM_Start+0x1f4>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d004      	beq.n	8005666 <HAL_TIM_PWM_Start+0x13e>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a2f      	ldr	r2, [pc, #188]	; (8005720 <HAL_TIM_PWM_Start+0x1f8>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d101      	bne.n	800566a <HAL_TIM_PWM_Start+0x142>
 8005666:	2301      	movs	r3, #1
 8005668:	e000      	b.n	800566c <HAL_TIM_PWM_Start+0x144>
 800566a:	2300      	movs	r3, #0
 800566c:	2b00      	cmp	r3, #0
 800566e:	d007      	beq.n	8005680 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800567e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a22      	ldr	r2, [pc, #136]	; (8005710 <HAL_TIM_PWM_Start+0x1e8>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d01d      	beq.n	80056c6 <HAL_TIM_PWM_Start+0x19e>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005692:	d018      	beq.n	80056c6 <HAL_TIM_PWM_Start+0x19e>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	4a22      	ldr	r2, [pc, #136]	; (8005724 <HAL_TIM_PWM_Start+0x1fc>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d013      	beq.n	80056c6 <HAL_TIM_PWM_Start+0x19e>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4a21      	ldr	r2, [pc, #132]	; (8005728 <HAL_TIM_PWM_Start+0x200>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d00e      	beq.n	80056c6 <HAL_TIM_PWM_Start+0x19e>
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a1f      	ldr	r2, [pc, #124]	; (800572c <HAL_TIM_PWM_Start+0x204>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d009      	beq.n	80056c6 <HAL_TIM_PWM_Start+0x19e>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	4a17      	ldr	r2, [pc, #92]	; (8005714 <HAL_TIM_PWM_Start+0x1ec>)
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d004      	beq.n	80056c6 <HAL_TIM_PWM_Start+0x19e>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4a15      	ldr	r2, [pc, #84]	; (8005718 <HAL_TIM_PWM_Start+0x1f0>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d115      	bne.n	80056f2 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	689a      	ldr	r2, [r3, #8]
 80056cc:	4b18      	ldr	r3, [pc, #96]	; (8005730 <HAL_TIM_PWM_Start+0x208>)
 80056ce:	4013      	ands	r3, r2
 80056d0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2b06      	cmp	r3, #6
 80056d6:	d015      	beq.n	8005704 <HAL_TIM_PWM_Start+0x1dc>
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056de:	d011      	beq.n	8005704 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	681a      	ldr	r2, [r3, #0]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f042 0201 	orr.w	r2, r2, #1
 80056ee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056f0:	e008      	b.n	8005704 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	681a      	ldr	r2, [r3, #0]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f042 0201 	orr.w	r2, r2, #1
 8005700:	601a      	str	r2, [r3, #0]
 8005702:	e000      	b.n	8005706 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005704:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005706:	2300      	movs	r3, #0
}
 8005708:	4618      	mov	r0, r3
 800570a:	3710      	adds	r7, #16
 800570c:	46bd      	mov	sp, r7
 800570e:	bd80      	pop	{r7, pc}
 8005710:	40012c00 	.word	0x40012c00
 8005714:	40013400 	.word	0x40013400
 8005718:	40014000 	.word	0x40014000
 800571c:	40014400 	.word	0x40014400
 8005720:	40014800 	.word	0x40014800
 8005724:	40000400 	.word	0x40000400
 8005728:	40000800 	.word	0x40000800
 800572c:	40000c00 	.word	0x40000c00
 8005730:	00010007 	.word	0x00010007

08005734 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b082      	sub	sp, #8
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d101      	bne.n	8005746 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005742:	2301      	movs	r3, #1
 8005744:	e049      	b.n	80057da <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800574c:	b2db      	uxtb	r3, r3
 800574e:	2b00      	cmp	r3, #0
 8005750:	d106      	bne.n	8005760 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2200      	movs	r2, #0
 8005756:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800575a:	6878      	ldr	r0, [r7, #4]
 800575c:	f000 f841 	bl	80057e2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2202      	movs	r2, #2
 8005764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681a      	ldr	r2, [r3, #0]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	3304      	adds	r3, #4
 8005770:	4619      	mov	r1, r3
 8005772:	4610      	mov	r0, r2
 8005774:	f000 faba 	bl	8005cec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2201      	movs	r2, #1
 800577c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2201      	movs	r2, #1
 8005784:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2201      	movs	r2, #1
 800578c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2201      	movs	r2, #1
 8005794:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2201      	movs	r2, #1
 800579c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2201      	movs	r2, #1
 80057a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2201      	movs	r2, #1
 80057ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2201      	movs	r2, #1
 80057b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2201      	movs	r2, #1
 80057bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2201      	movs	r2, #1
 80057c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2201      	movs	r2, #1
 80057cc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2201      	movs	r2, #1
 80057d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80057d8:	2300      	movs	r3, #0
}
 80057da:	4618      	mov	r0, r3
 80057dc:	3708      	adds	r7, #8
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}

080057e2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80057e2:	b480      	push	{r7}
 80057e4:	b083      	sub	sp, #12
 80057e6:	af00      	add	r7, sp, #0
 80057e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80057ea:	bf00      	nop
 80057ec:	370c      	adds	r7, #12
 80057ee:	46bd      	mov	sp, r7
 80057f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f4:	4770      	bx	lr

080057f6 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80057f6:	b580      	push	{r7, lr}
 80057f8:	b086      	sub	sp, #24
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	60f8      	str	r0, [r7, #12]
 80057fe:	60b9      	str	r1, [r7, #8]
 8005800:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005802:	2300      	movs	r3, #0
 8005804:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800580c:	2b01      	cmp	r3, #1
 800580e:	d101      	bne.n	8005814 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005810:	2302      	movs	r3, #2
 8005812:	e088      	b.n	8005926 <HAL_TIM_IC_ConfigChannel+0x130>
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2201      	movs	r2, #1
 8005818:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d11b      	bne.n	800585a <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	6818      	ldr	r0, [r3, #0]
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	6819      	ldr	r1, [r3, #0]
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	685a      	ldr	r2, [r3, #4]
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	68db      	ldr	r3, [r3, #12]
 8005832:	f000 fdcb 	bl	80063cc <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	699a      	ldr	r2, [r3, #24]
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f022 020c 	bic.w	r2, r2, #12
 8005844:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	6999      	ldr	r1, [r3, #24]
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	689a      	ldr	r2, [r3, #8]
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	430a      	orrs	r2, r1
 8005856:	619a      	str	r2, [r3, #24]
 8005858:	e060      	b.n	800591c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2b04      	cmp	r3, #4
 800585e:	d11c      	bne.n	800589a <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	6818      	ldr	r0, [r3, #0]
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	6819      	ldr	r1, [r3, #0]
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	685a      	ldr	r2, [r3, #4]
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	68db      	ldr	r3, [r3, #12]
 8005870:	f000 fe49 	bl	8006506 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	699a      	ldr	r2, [r3, #24]
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005882:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	6999      	ldr	r1, [r3, #24]
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	021a      	lsls	r2, r3, #8
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	430a      	orrs	r2, r1
 8005896:	619a      	str	r2, [r3, #24]
 8005898:	e040      	b.n	800591c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2b08      	cmp	r3, #8
 800589e:	d11b      	bne.n	80058d8 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	6818      	ldr	r0, [r3, #0]
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	6819      	ldr	r1, [r3, #0]
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	685a      	ldr	r2, [r3, #4]
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	68db      	ldr	r3, [r3, #12]
 80058b0:	f000 fe96 	bl	80065e0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	69da      	ldr	r2, [r3, #28]
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f022 020c 	bic.w	r2, r2, #12
 80058c2:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	69d9      	ldr	r1, [r3, #28]
 80058ca:	68bb      	ldr	r3, [r7, #8]
 80058cc:	689a      	ldr	r2, [r3, #8]
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	430a      	orrs	r2, r1
 80058d4:	61da      	str	r2, [r3, #28]
 80058d6:	e021      	b.n	800591c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2b0c      	cmp	r3, #12
 80058dc:	d11c      	bne.n	8005918 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	6818      	ldr	r0, [r3, #0]
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	6819      	ldr	r1, [r3, #0]
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	685a      	ldr	r2, [r3, #4]
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	68db      	ldr	r3, [r3, #12]
 80058ee:	f000 feb3 	bl	8006658 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	69da      	ldr	r2, [r3, #28]
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005900:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	69d9      	ldr	r1, [r3, #28]
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	689b      	ldr	r3, [r3, #8]
 800590c:	021a      	lsls	r2, r3, #8
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	430a      	orrs	r2, r1
 8005914:	61da      	str	r2, [r3, #28]
 8005916:	e001      	b.n	800591c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2200      	movs	r2, #0
 8005920:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005924:	7dfb      	ldrb	r3, [r7, #23]
}
 8005926:	4618      	mov	r0, r3
 8005928:	3718      	adds	r7, #24
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}
	...

08005930 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b086      	sub	sp, #24
 8005934:	af00      	add	r7, sp, #0
 8005936:	60f8      	str	r0, [r7, #12]
 8005938:	60b9      	str	r1, [r7, #8]
 800593a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800593c:	2300      	movs	r3, #0
 800593e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005946:	2b01      	cmp	r3, #1
 8005948:	d101      	bne.n	800594e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800594a:	2302      	movs	r3, #2
 800594c:	e0ff      	b.n	8005b4e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2201      	movs	r2, #1
 8005952:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2b14      	cmp	r3, #20
 800595a:	f200 80f0 	bhi.w	8005b3e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800595e:	a201      	add	r2, pc, #4	; (adr r2, 8005964 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005964:	080059b9 	.word	0x080059b9
 8005968:	08005b3f 	.word	0x08005b3f
 800596c:	08005b3f 	.word	0x08005b3f
 8005970:	08005b3f 	.word	0x08005b3f
 8005974:	080059f9 	.word	0x080059f9
 8005978:	08005b3f 	.word	0x08005b3f
 800597c:	08005b3f 	.word	0x08005b3f
 8005980:	08005b3f 	.word	0x08005b3f
 8005984:	08005a3b 	.word	0x08005a3b
 8005988:	08005b3f 	.word	0x08005b3f
 800598c:	08005b3f 	.word	0x08005b3f
 8005990:	08005b3f 	.word	0x08005b3f
 8005994:	08005a7b 	.word	0x08005a7b
 8005998:	08005b3f 	.word	0x08005b3f
 800599c:	08005b3f 	.word	0x08005b3f
 80059a0:	08005b3f 	.word	0x08005b3f
 80059a4:	08005abd 	.word	0x08005abd
 80059a8:	08005b3f 	.word	0x08005b3f
 80059ac:	08005b3f 	.word	0x08005b3f
 80059b0:	08005b3f 	.word	0x08005b3f
 80059b4:	08005afd 	.word	0x08005afd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	68b9      	ldr	r1, [r7, #8]
 80059be:	4618      	mov	r0, r3
 80059c0:	f000 fa2e 	bl	8005e20 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	699a      	ldr	r2, [r3, #24]
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f042 0208 	orr.w	r2, r2, #8
 80059d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	699a      	ldr	r2, [r3, #24]
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f022 0204 	bic.w	r2, r2, #4
 80059e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	6999      	ldr	r1, [r3, #24]
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	691a      	ldr	r2, [r3, #16]
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	430a      	orrs	r2, r1
 80059f4:	619a      	str	r2, [r3, #24]
      break;
 80059f6:	e0a5      	b.n	8005b44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	68b9      	ldr	r1, [r7, #8]
 80059fe:	4618      	mov	r0, r3
 8005a00:	f000 fa9e 	bl	8005f40 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	699a      	ldr	r2, [r3, #24]
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	699a      	ldr	r2, [r3, #24]
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	6999      	ldr	r1, [r3, #24]
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	691b      	ldr	r3, [r3, #16]
 8005a2e:	021a      	lsls	r2, r3, #8
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	430a      	orrs	r2, r1
 8005a36:	619a      	str	r2, [r3, #24]
      break;
 8005a38:	e084      	b.n	8005b44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	68b9      	ldr	r1, [r7, #8]
 8005a40:	4618      	mov	r0, r3
 8005a42:	f000 fb07 	bl	8006054 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	69da      	ldr	r2, [r3, #28]
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f042 0208 	orr.w	r2, r2, #8
 8005a54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	69da      	ldr	r2, [r3, #28]
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f022 0204 	bic.w	r2, r2, #4
 8005a64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	69d9      	ldr	r1, [r3, #28]
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	691a      	ldr	r2, [r3, #16]
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	430a      	orrs	r2, r1
 8005a76:	61da      	str	r2, [r3, #28]
      break;
 8005a78:	e064      	b.n	8005b44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	68b9      	ldr	r1, [r7, #8]
 8005a80:	4618      	mov	r0, r3
 8005a82:	f000 fb6f 	bl	8006164 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	69da      	ldr	r2, [r3, #28]
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	69da      	ldr	r2, [r3, #28]
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005aa4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	69d9      	ldr	r1, [r3, #28]
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	691b      	ldr	r3, [r3, #16]
 8005ab0:	021a      	lsls	r2, r3, #8
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	430a      	orrs	r2, r1
 8005ab8:	61da      	str	r2, [r3, #28]
      break;
 8005aba:	e043      	b.n	8005b44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	68b9      	ldr	r1, [r7, #8]
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f000 fbb8 	bl	8006238 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f042 0208 	orr.w	r2, r2, #8
 8005ad6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f022 0204 	bic.w	r2, r2, #4
 8005ae6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	691a      	ldr	r2, [r3, #16]
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	430a      	orrs	r2, r1
 8005af8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005afa:	e023      	b.n	8005b44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	68b9      	ldr	r1, [r7, #8]
 8005b02:	4618      	mov	r0, r3
 8005b04:	f000 fbfc 	bl	8006300 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b16:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b26:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	691b      	ldr	r3, [r3, #16]
 8005b32:	021a      	lsls	r2, r3, #8
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	430a      	orrs	r2, r1
 8005b3a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005b3c:	e002      	b.n	8005b44 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	75fb      	strb	r3, [r7, #23]
      break;
 8005b42:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2200      	movs	r2, #0
 8005b48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005b4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b4e:	4618      	mov	r0, r3
 8005b50:	3718      	adds	r7, #24
 8005b52:	46bd      	mov	sp, r7
 8005b54:	bd80      	pop	{r7, pc}
 8005b56:	bf00      	nop

08005b58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b084      	sub	sp, #16
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
 8005b60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b62:	2300      	movs	r3, #0
 8005b64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d101      	bne.n	8005b74 <HAL_TIM_ConfigClockSource+0x1c>
 8005b70:	2302      	movs	r3, #2
 8005b72:	e0b6      	b.n	8005ce2 <HAL_TIM_ConfigClockSource+0x18a>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2201      	movs	r2, #1
 8005b78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2202      	movs	r2, #2
 8005b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b92:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005b96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005b9e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	68ba      	ldr	r2, [r7, #8]
 8005ba6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005bb0:	d03e      	beq.n	8005c30 <HAL_TIM_ConfigClockSource+0xd8>
 8005bb2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005bb6:	f200 8087 	bhi.w	8005cc8 <HAL_TIM_ConfigClockSource+0x170>
 8005bba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bbe:	f000 8086 	beq.w	8005cce <HAL_TIM_ConfigClockSource+0x176>
 8005bc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bc6:	d87f      	bhi.n	8005cc8 <HAL_TIM_ConfigClockSource+0x170>
 8005bc8:	2b70      	cmp	r3, #112	; 0x70
 8005bca:	d01a      	beq.n	8005c02 <HAL_TIM_ConfigClockSource+0xaa>
 8005bcc:	2b70      	cmp	r3, #112	; 0x70
 8005bce:	d87b      	bhi.n	8005cc8 <HAL_TIM_ConfigClockSource+0x170>
 8005bd0:	2b60      	cmp	r3, #96	; 0x60
 8005bd2:	d050      	beq.n	8005c76 <HAL_TIM_ConfigClockSource+0x11e>
 8005bd4:	2b60      	cmp	r3, #96	; 0x60
 8005bd6:	d877      	bhi.n	8005cc8 <HAL_TIM_ConfigClockSource+0x170>
 8005bd8:	2b50      	cmp	r3, #80	; 0x50
 8005bda:	d03c      	beq.n	8005c56 <HAL_TIM_ConfigClockSource+0xfe>
 8005bdc:	2b50      	cmp	r3, #80	; 0x50
 8005bde:	d873      	bhi.n	8005cc8 <HAL_TIM_ConfigClockSource+0x170>
 8005be0:	2b40      	cmp	r3, #64	; 0x40
 8005be2:	d058      	beq.n	8005c96 <HAL_TIM_ConfigClockSource+0x13e>
 8005be4:	2b40      	cmp	r3, #64	; 0x40
 8005be6:	d86f      	bhi.n	8005cc8 <HAL_TIM_ConfigClockSource+0x170>
 8005be8:	2b30      	cmp	r3, #48	; 0x30
 8005bea:	d064      	beq.n	8005cb6 <HAL_TIM_ConfigClockSource+0x15e>
 8005bec:	2b30      	cmp	r3, #48	; 0x30
 8005bee:	d86b      	bhi.n	8005cc8 <HAL_TIM_ConfigClockSource+0x170>
 8005bf0:	2b20      	cmp	r3, #32
 8005bf2:	d060      	beq.n	8005cb6 <HAL_TIM_ConfigClockSource+0x15e>
 8005bf4:	2b20      	cmp	r3, #32
 8005bf6:	d867      	bhi.n	8005cc8 <HAL_TIM_ConfigClockSource+0x170>
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d05c      	beq.n	8005cb6 <HAL_TIM_ConfigClockSource+0x15e>
 8005bfc:	2b10      	cmp	r3, #16
 8005bfe:	d05a      	beq.n	8005cb6 <HAL_TIM_ConfigClockSource+0x15e>
 8005c00:	e062      	b.n	8005cc8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6818      	ldr	r0, [r3, #0]
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	6899      	ldr	r1, [r3, #8]
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	685a      	ldr	r2, [r3, #4]
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	68db      	ldr	r3, [r3, #12]
 8005c12:	f000 fd79 	bl	8006708 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005c24:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	68ba      	ldr	r2, [r7, #8]
 8005c2c:	609a      	str	r2, [r3, #8]
      break;
 8005c2e:	e04f      	b.n	8005cd0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6818      	ldr	r0, [r3, #0]
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	6899      	ldr	r1, [r3, #8]
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	685a      	ldr	r2, [r3, #4]
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	68db      	ldr	r3, [r3, #12]
 8005c40:	f000 fd62 	bl	8006708 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	689a      	ldr	r2, [r3, #8]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005c52:	609a      	str	r2, [r3, #8]
      break;
 8005c54:	e03c      	b.n	8005cd0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6818      	ldr	r0, [r3, #0]
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	6859      	ldr	r1, [r3, #4]
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	68db      	ldr	r3, [r3, #12]
 8005c62:	461a      	mov	r2, r3
 8005c64:	f000 fc20 	bl	80064a8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	2150      	movs	r1, #80	; 0x50
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f000 fd2f 	bl	80066d2 <TIM_ITRx_SetConfig>
      break;
 8005c74:	e02c      	b.n	8005cd0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6818      	ldr	r0, [r3, #0]
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	6859      	ldr	r1, [r3, #4]
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	68db      	ldr	r3, [r3, #12]
 8005c82:	461a      	mov	r2, r3
 8005c84:	f000 fc7c 	bl	8006580 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	2160      	movs	r1, #96	; 0x60
 8005c8e:	4618      	mov	r0, r3
 8005c90:	f000 fd1f 	bl	80066d2 <TIM_ITRx_SetConfig>
      break;
 8005c94:	e01c      	b.n	8005cd0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6818      	ldr	r0, [r3, #0]
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	6859      	ldr	r1, [r3, #4]
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	68db      	ldr	r3, [r3, #12]
 8005ca2:	461a      	mov	r2, r3
 8005ca4:	f000 fc00 	bl	80064a8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	2140      	movs	r1, #64	; 0x40
 8005cae:	4618      	mov	r0, r3
 8005cb0:	f000 fd0f 	bl	80066d2 <TIM_ITRx_SetConfig>
      break;
 8005cb4:	e00c      	b.n	8005cd0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681a      	ldr	r2, [r3, #0]
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4619      	mov	r1, r3
 8005cc0:	4610      	mov	r0, r2
 8005cc2:	f000 fd06 	bl	80066d2 <TIM_ITRx_SetConfig>
      break;
 8005cc6:	e003      	b.n	8005cd0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	73fb      	strb	r3, [r7, #15]
      break;
 8005ccc:	e000      	b.n	8005cd0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005cce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2201      	movs	r2, #1
 8005cd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005ce0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	3710      	adds	r7, #16
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}
	...

08005cec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b085      	sub	sp, #20
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
 8005cf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	4a40      	ldr	r2, [pc, #256]	; (8005e00 <TIM_Base_SetConfig+0x114>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d013      	beq.n	8005d2c <TIM_Base_SetConfig+0x40>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d0a:	d00f      	beq.n	8005d2c <TIM_Base_SetConfig+0x40>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	4a3d      	ldr	r2, [pc, #244]	; (8005e04 <TIM_Base_SetConfig+0x118>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d00b      	beq.n	8005d2c <TIM_Base_SetConfig+0x40>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	4a3c      	ldr	r2, [pc, #240]	; (8005e08 <TIM_Base_SetConfig+0x11c>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d007      	beq.n	8005d2c <TIM_Base_SetConfig+0x40>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	4a3b      	ldr	r2, [pc, #236]	; (8005e0c <TIM_Base_SetConfig+0x120>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d003      	beq.n	8005d2c <TIM_Base_SetConfig+0x40>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	4a3a      	ldr	r2, [pc, #232]	; (8005e10 <TIM_Base_SetConfig+0x124>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d108      	bne.n	8005d3e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	68fa      	ldr	r2, [r7, #12]
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	4a2f      	ldr	r2, [pc, #188]	; (8005e00 <TIM_Base_SetConfig+0x114>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d01f      	beq.n	8005d86 <TIM_Base_SetConfig+0x9a>
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d4c:	d01b      	beq.n	8005d86 <TIM_Base_SetConfig+0x9a>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	4a2c      	ldr	r2, [pc, #176]	; (8005e04 <TIM_Base_SetConfig+0x118>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d017      	beq.n	8005d86 <TIM_Base_SetConfig+0x9a>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	4a2b      	ldr	r2, [pc, #172]	; (8005e08 <TIM_Base_SetConfig+0x11c>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d013      	beq.n	8005d86 <TIM_Base_SetConfig+0x9a>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	4a2a      	ldr	r2, [pc, #168]	; (8005e0c <TIM_Base_SetConfig+0x120>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d00f      	beq.n	8005d86 <TIM_Base_SetConfig+0x9a>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	4a29      	ldr	r2, [pc, #164]	; (8005e10 <TIM_Base_SetConfig+0x124>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d00b      	beq.n	8005d86 <TIM_Base_SetConfig+0x9a>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	4a28      	ldr	r2, [pc, #160]	; (8005e14 <TIM_Base_SetConfig+0x128>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d007      	beq.n	8005d86 <TIM_Base_SetConfig+0x9a>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	4a27      	ldr	r2, [pc, #156]	; (8005e18 <TIM_Base_SetConfig+0x12c>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d003      	beq.n	8005d86 <TIM_Base_SetConfig+0x9a>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	4a26      	ldr	r2, [pc, #152]	; (8005e1c <TIM_Base_SetConfig+0x130>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d108      	bne.n	8005d98 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	68db      	ldr	r3, [r3, #12]
 8005d92:	68fa      	ldr	r2, [r7, #12]
 8005d94:	4313      	orrs	r3, r2
 8005d96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	695b      	ldr	r3, [r3, #20]
 8005da2:	4313      	orrs	r3, r2
 8005da4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	68fa      	ldr	r2, [r7, #12]
 8005daa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	689a      	ldr	r2, [r3, #8]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	681a      	ldr	r2, [r3, #0]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	4a10      	ldr	r2, [pc, #64]	; (8005e00 <TIM_Base_SetConfig+0x114>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d00f      	beq.n	8005de4 <TIM_Base_SetConfig+0xf8>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	4a12      	ldr	r2, [pc, #72]	; (8005e10 <TIM_Base_SetConfig+0x124>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d00b      	beq.n	8005de4 <TIM_Base_SetConfig+0xf8>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	4a11      	ldr	r2, [pc, #68]	; (8005e14 <TIM_Base_SetConfig+0x128>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d007      	beq.n	8005de4 <TIM_Base_SetConfig+0xf8>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	4a10      	ldr	r2, [pc, #64]	; (8005e18 <TIM_Base_SetConfig+0x12c>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d003      	beq.n	8005de4 <TIM_Base_SetConfig+0xf8>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	4a0f      	ldr	r2, [pc, #60]	; (8005e1c <TIM_Base_SetConfig+0x130>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d103      	bne.n	8005dec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	691a      	ldr	r2, [r3, #16]
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2201      	movs	r2, #1
 8005df0:	615a      	str	r2, [r3, #20]
}
 8005df2:	bf00      	nop
 8005df4:	3714      	adds	r7, #20
 8005df6:	46bd      	mov	sp, r7
 8005df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfc:	4770      	bx	lr
 8005dfe:	bf00      	nop
 8005e00:	40012c00 	.word	0x40012c00
 8005e04:	40000400 	.word	0x40000400
 8005e08:	40000800 	.word	0x40000800
 8005e0c:	40000c00 	.word	0x40000c00
 8005e10:	40013400 	.word	0x40013400
 8005e14:	40014000 	.word	0x40014000
 8005e18:	40014400 	.word	0x40014400
 8005e1c:	40014800 	.word	0x40014800

08005e20 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e20:	b480      	push	{r7}
 8005e22:	b087      	sub	sp, #28
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
 8005e28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6a1b      	ldr	r3, [r3, #32]
 8005e2e:	f023 0201 	bic.w	r2, r3, #1
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6a1b      	ldr	r3, [r3, #32]
 8005e3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	699b      	ldr	r3, [r3, #24]
 8005e46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	f023 0303 	bic.w	r3, r3, #3
 8005e5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	68fa      	ldr	r2, [r7, #12]
 8005e62:	4313      	orrs	r3, r2
 8005e64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	f023 0302 	bic.w	r3, r3, #2
 8005e6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	689b      	ldr	r3, [r3, #8]
 8005e72:	697a      	ldr	r2, [r7, #20]
 8005e74:	4313      	orrs	r3, r2
 8005e76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	4a2c      	ldr	r2, [pc, #176]	; (8005f2c <TIM_OC1_SetConfig+0x10c>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d00f      	beq.n	8005ea0 <TIM_OC1_SetConfig+0x80>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	4a2b      	ldr	r2, [pc, #172]	; (8005f30 <TIM_OC1_SetConfig+0x110>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d00b      	beq.n	8005ea0 <TIM_OC1_SetConfig+0x80>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	4a2a      	ldr	r2, [pc, #168]	; (8005f34 <TIM_OC1_SetConfig+0x114>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d007      	beq.n	8005ea0 <TIM_OC1_SetConfig+0x80>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	4a29      	ldr	r2, [pc, #164]	; (8005f38 <TIM_OC1_SetConfig+0x118>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d003      	beq.n	8005ea0 <TIM_OC1_SetConfig+0x80>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	4a28      	ldr	r2, [pc, #160]	; (8005f3c <TIM_OC1_SetConfig+0x11c>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d10c      	bne.n	8005eba <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	f023 0308 	bic.w	r3, r3, #8
 8005ea6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	68db      	ldr	r3, [r3, #12]
 8005eac:	697a      	ldr	r2, [r7, #20]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	f023 0304 	bic.w	r3, r3, #4
 8005eb8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	4a1b      	ldr	r2, [pc, #108]	; (8005f2c <TIM_OC1_SetConfig+0x10c>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d00f      	beq.n	8005ee2 <TIM_OC1_SetConfig+0xc2>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	4a1a      	ldr	r2, [pc, #104]	; (8005f30 <TIM_OC1_SetConfig+0x110>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d00b      	beq.n	8005ee2 <TIM_OC1_SetConfig+0xc2>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	4a19      	ldr	r2, [pc, #100]	; (8005f34 <TIM_OC1_SetConfig+0x114>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d007      	beq.n	8005ee2 <TIM_OC1_SetConfig+0xc2>
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	4a18      	ldr	r2, [pc, #96]	; (8005f38 <TIM_OC1_SetConfig+0x118>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d003      	beq.n	8005ee2 <TIM_OC1_SetConfig+0xc2>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	4a17      	ldr	r2, [pc, #92]	; (8005f3c <TIM_OC1_SetConfig+0x11c>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d111      	bne.n	8005f06 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005ee2:	693b      	ldr	r3, [r7, #16]
 8005ee4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ee8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005eea:	693b      	ldr	r3, [r7, #16]
 8005eec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005ef0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	695b      	ldr	r3, [r3, #20]
 8005ef6:	693a      	ldr	r2, [r7, #16]
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	699b      	ldr	r3, [r3, #24]
 8005f00:	693a      	ldr	r2, [r7, #16]
 8005f02:	4313      	orrs	r3, r2
 8005f04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	693a      	ldr	r2, [r7, #16]
 8005f0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	68fa      	ldr	r2, [r7, #12]
 8005f10:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	685a      	ldr	r2, [r3, #4]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	697a      	ldr	r2, [r7, #20]
 8005f1e:	621a      	str	r2, [r3, #32]
}
 8005f20:	bf00      	nop
 8005f22:	371c      	adds	r7, #28
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr
 8005f2c:	40012c00 	.word	0x40012c00
 8005f30:	40013400 	.word	0x40013400
 8005f34:	40014000 	.word	0x40014000
 8005f38:	40014400 	.word	0x40014400
 8005f3c:	40014800 	.word	0x40014800

08005f40 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b087      	sub	sp, #28
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6a1b      	ldr	r3, [r3, #32]
 8005f4e:	f023 0210 	bic.w	r2, r3, #16
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6a1b      	ldr	r3, [r3, #32]
 8005f5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	685b      	ldr	r3, [r3, #4]
 8005f60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	699b      	ldr	r3, [r3, #24]
 8005f66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005f6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	021b      	lsls	r3, r3, #8
 8005f82:	68fa      	ldr	r2, [r7, #12]
 8005f84:	4313      	orrs	r3, r2
 8005f86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	f023 0320 	bic.w	r3, r3, #32
 8005f8e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	689b      	ldr	r3, [r3, #8]
 8005f94:	011b      	lsls	r3, r3, #4
 8005f96:	697a      	ldr	r2, [r7, #20]
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	4a28      	ldr	r2, [pc, #160]	; (8006040 <TIM_OC2_SetConfig+0x100>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d003      	beq.n	8005fac <TIM_OC2_SetConfig+0x6c>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	4a27      	ldr	r2, [pc, #156]	; (8006044 <TIM_OC2_SetConfig+0x104>)
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d10d      	bne.n	8005fc8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005fb2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	68db      	ldr	r3, [r3, #12]
 8005fb8:	011b      	lsls	r3, r3, #4
 8005fba:	697a      	ldr	r2, [r7, #20]
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005fc6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	4a1d      	ldr	r2, [pc, #116]	; (8006040 <TIM_OC2_SetConfig+0x100>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d00f      	beq.n	8005ff0 <TIM_OC2_SetConfig+0xb0>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	4a1c      	ldr	r2, [pc, #112]	; (8006044 <TIM_OC2_SetConfig+0x104>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d00b      	beq.n	8005ff0 <TIM_OC2_SetConfig+0xb0>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	4a1b      	ldr	r2, [pc, #108]	; (8006048 <TIM_OC2_SetConfig+0x108>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d007      	beq.n	8005ff0 <TIM_OC2_SetConfig+0xb0>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	4a1a      	ldr	r2, [pc, #104]	; (800604c <TIM_OC2_SetConfig+0x10c>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d003      	beq.n	8005ff0 <TIM_OC2_SetConfig+0xb0>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	4a19      	ldr	r2, [pc, #100]	; (8006050 <TIM_OC2_SetConfig+0x110>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d113      	bne.n	8006018 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005ff0:	693b      	ldr	r3, [r7, #16]
 8005ff2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005ff6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005ff8:	693b      	ldr	r3, [r7, #16]
 8005ffa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005ffe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	695b      	ldr	r3, [r3, #20]
 8006004:	009b      	lsls	r3, r3, #2
 8006006:	693a      	ldr	r2, [r7, #16]
 8006008:	4313      	orrs	r3, r2
 800600a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	699b      	ldr	r3, [r3, #24]
 8006010:	009b      	lsls	r3, r3, #2
 8006012:	693a      	ldr	r2, [r7, #16]
 8006014:	4313      	orrs	r3, r2
 8006016:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	693a      	ldr	r2, [r7, #16]
 800601c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	68fa      	ldr	r2, [r7, #12]
 8006022:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	685a      	ldr	r2, [r3, #4]
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	697a      	ldr	r2, [r7, #20]
 8006030:	621a      	str	r2, [r3, #32]
}
 8006032:	bf00      	nop
 8006034:	371c      	adds	r7, #28
 8006036:	46bd      	mov	sp, r7
 8006038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603c:	4770      	bx	lr
 800603e:	bf00      	nop
 8006040:	40012c00 	.word	0x40012c00
 8006044:	40013400 	.word	0x40013400
 8006048:	40014000 	.word	0x40014000
 800604c:	40014400 	.word	0x40014400
 8006050:	40014800 	.word	0x40014800

08006054 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006054:	b480      	push	{r7}
 8006056:	b087      	sub	sp, #28
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
 800605c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6a1b      	ldr	r3, [r3, #32]
 8006062:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6a1b      	ldr	r3, [r3, #32]
 800606e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	69db      	ldr	r3, [r3, #28]
 800607a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006082:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006086:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	f023 0303 	bic.w	r3, r3, #3
 800608e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	68fa      	ldr	r2, [r7, #12]
 8006096:	4313      	orrs	r3, r2
 8006098:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80060a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	689b      	ldr	r3, [r3, #8]
 80060a6:	021b      	lsls	r3, r3, #8
 80060a8:	697a      	ldr	r2, [r7, #20]
 80060aa:	4313      	orrs	r3, r2
 80060ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	4a27      	ldr	r2, [pc, #156]	; (8006150 <TIM_OC3_SetConfig+0xfc>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d003      	beq.n	80060be <TIM_OC3_SetConfig+0x6a>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	4a26      	ldr	r2, [pc, #152]	; (8006154 <TIM_OC3_SetConfig+0x100>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d10d      	bne.n	80060da <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80060c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	68db      	ldr	r3, [r3, #12]
 80060ca:	021b      	lsls	r3, r3, #8
 80060cc:	697a      	ldr	r2, [r7, #20]
 80060ce:	4313      	orrs	r3, r2
 80060d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80060d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	4a1c      	ldr	r2, [pc, #112]	; (8006150 <TIM_OC3_SetConfig+0xfc>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d00f      	beq.n	8006102 <TIM_OC3_SetConfig+0xae>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	4a1b      	ldr	r2, [pc, #108]	; (8006154 <TIM_OC3_SetConfig+0x100>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d00b      	beq.n	8006102 <TIM_OC3_SetConfig+0xae>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	4a1a      	ldr	r2, [pc, #104]	; (8006158 <TIM_OC3_SetConfig+0x104>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d007      	beq.n	8006102 <TIM_OC3_SetConfig+0xae>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	4a19      	ldr	r2, [pc, #100]	; (800615c <TIM_OC3_SetConfig+0x108>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d003      	beq.n	8006102 <TIM_OC3_SetConfig+0xae>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	4a18      	ldr	r2, [pc, #96]	; (8006160 <TIM_OC3_SetConfig+0x10c>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d113      	bne.n	800612a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006102:	693b      	ldr	r3, [r7, #16]
 8006104:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006108:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800610a:	693b      	ldr	r3, [r7, #16]
 800610c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006110:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	695b      	ldr	r3, [r3, #20]
 8006116:	011b      	lsls	r3, r3, #4
 8006118:	693a      	ldr	r2, [r7, #16]
 800611a:	4313      	orrs	r3, r2
 800611c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	699b      	ldr	r3, [r3, #24]
 8006122:	011b      	lsls	r3, r3, #4
 8006124:	693a      	ldr	r2, [r7, #16]
 8006126:	4313      	orrs	r3, r2
 8006128:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	693a      	ldr	r2, [r7, #16]
 800612e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	68fa      	ldr	r2, [r7, #12]
 8006134:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	685a      	ldr	r2, [r3, #4]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	697a      	ldr	r2, [r7, #20]
 8006142:	621a      	str	r2, [r3, #32]
}
 8006144:	bf00      	nop
 8006146:	371c      	adds	r7, #28
 8006148:	46bd      	mov	sp, r7
 800614a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614e:	4770      	bx	lr
 8006150:	40012c00 	.word	0x40012c00
 8006154:	40013400 	.word	0x40013400
 8006158:	40014000 	.word	0x40014000
 800615c:	40014400 	.word	0x40014400
 8006160:	40014800 	.word	0x40014800

08006164 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006164:	b480      	push	{r7}
 8006166:	b087      	sub	sp, #28
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
 800616c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6a1b      	ldr	r3, [r3, #32]
 8006172:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6a1b      	ldr	r3, [r3, #32]
 800617e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	685b      	ldr	r3, [r3, #4]
 8006184:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	69db      	ldr	r3, [r3, #28]
 800618a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006192:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006196:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800619e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	021b      	lsls	r3, r3, #8
 80061a6:	68fa      	ldr	r2, [r7, #12]
 80061a8:	4313      	orrs	r3, r2
 80061aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80061ac:	693b      	ldr	r3, [r7, #16]
 80061ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80061b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	031b      	lsls	r3, r3, #12
 80061ba:	693a      	ldr	r2, [r7, #16]
 80061bc:	4313      	orrs	r3, r2
 80061be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	4a18      	ldr	r2, [pc, #96]	; (8006224 <TIM_OC4_SetConfig+0xc0>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d00f      	beq.n	80061e8 <TIM_OC4_SetConfig+0x84>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	4a17      	ldr	r2, [pc, #92]	; (8006228 <TIM_OC4_SetConfig+0xc4>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d00b      	beq.n	80061e8 <TIM_OC4_SetConfig+0x84>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	4a16      	ldr	r2, [pc, #88]	; (800622c <TIM_OC4_SetConfig+0xc8>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d007      	beq.n	80061e8 <TIM_OC4_SetConfig+0x84>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	4a15      	ldr	r2, [pc, #84]	; (8006230 <TIM_OC4_SetConfig+0xcc>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d003      	beq.n	80061e8 <TIM_OC4_SetConfig+0x84>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	4a14      	ldr	r2, [pc, #80]	; (8006234 <TIM_OC4_SetConfig+0xd0>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d109      	bne.n	80061fc <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80061ee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	695b      	ldr	r3, [r3, #20]
 80061f4:	019b      	lsls	r3, r3, #6
 80061f6:	697a      	ldr	r2, [r7, #20]
 80061f8:	4313      	orrs	r3, r2
 80061fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	697a      	ldr	r2, [r7, #20]
 8006200:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	68fa      	ldr	r2, [r7, #12]
 8006206:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	685a      	ldr	r2, [r3, #4]
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	693a      	ldr	r2, [r7, #16]
 8006214:	621a      	str	r2, [r3, #32]
}
 8006216:	bf00      	nop
 8006218:	371c      	adds	r7, #28
 800621a:	46bd      	mov	sp, r7
 800621c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006220:	4770      	bx	lr
 8006222:	bf00      	nop
 8006224:	40012c00 	.word	0x40012c00
 8006228:	40013400 	.word	0x40013400
 800622c:	40014000 	.word	0x40014000
 8006230:	40014400 	.word	0x40014400
 8006234:	40014800 	.word	0x40014800

08006238 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006238:	b480      	push	{r7}
 800623a:	b087      	sub	sp, #28
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
 8006240:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6a1b      	ldr	r3, [r3, #32]
 8006246:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6a1b      	ldr	r3, [r3, #32]
 8006252:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800625e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006266:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800626a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	68fa      	ldr	r2, [r7, #12]
 8006272:	4313      	orrs	r3, r2
 8006274:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006276:	693b      	ldr	r3, [r7, #16]
 8006278:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800627c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	689b      	ldr	r3, [r3, #8]
 8006282:	041b      	lsls	r3, r3, #16
 8006284:	693a      	ldr	r2, [r7, #16]
 8006286:	4313      	orrs	r3, r2
 8006288:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	4a17      	ldr	r2, [pc, #92]	; (80062ec <TIM_OC5_SetConfig+0xb4>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d00f      	beq.n	80062b2 <TIM_OC5_SetConfig+0x7a>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	4a16      	ldr	r2, [pc, #88]	; (80062f0 <TIM_OC5_SetConfig+0xb8>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d00b      	beq.n	80062b2 <TIM_OC5_SetConfig+0x7a>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	4a15      	ldr	r2, [pc, #84]	; (80062f4 <TIM_OC5_SetConfig+0xbc>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d007      	beq.n	80062b2 <TIM_OC5_SetConfig+0x7a>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	4a14      	ldr	r2, [pc, #80]	; (80062f8 <TIM_OC5_SetConfig+0xc0>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d003      	beq.n	80062b2 <TIM_OC5_SetConfig+0x7a>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	4a13      	ldr	r2, [pc, #76]	; (80062fc <TIM_OC5_SetConfig+0xc4>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d109      	bne.n	80062c6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80062b8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	695b      	ldr	r3, [r3, #20]
 80062be:	021b      	lsls	r3, r3, #8
 80062c0:	697a      	ldr	r2, [r7, #20]
 80062c2:	4313      	orrs	r3, r2
 80062c4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	697a      	ldr	r2, [r7, #20]
 80062ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	68fa      	ldr	r2, [r7, #12]
 80062d0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	685a      	ldr	r2, [r3, #4]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	693a      	ldr	r2, [r7, #16]
 80062de:	621a      	str	r2, [r3, #32]
}
 80062e0:	bf00      	nop
 80062e2:	371c      	adds	r7, #28
 80062e4:	46bd      	mov	sp, r7
 80062e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ea:	4770      	bx	lr
 80062ec:	40012c00 	.word	0x40012c00
 80062f0:	40013400 	.word	0x40013400
 80062f4:	40014000 	.word	0x40014000
 80062f8:	40014400 	.word	0x40014400
 80062fc:	40014800 	.word	0x40014800

08006300 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006300:	b480      	push	{r7}
 8006302:	b087      	sub	sp, #28
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
 8006308:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6a1b      	ldr	r3, [r3, #32]
 800630e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6a1b      	ldr	r3, [r3, #32]
 800631a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	685b      	ldr	r3, [r3, #4]
 8006320:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800632e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006332:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	021b      	lsls	r3, r3, #8
 800633a:	68fa      	ldr	r2, [r7, #12]
 800633c:	4313      	orrs	r3, r2
 800633e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006340:	693b      	ldr	r3, [r7, #16]
 8006342:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006346:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	051b      	lsls	r3, r3, #20
 800634e:	693a      	ldr	r2, [r7, #16]
 8006350:	4313      	orrs	r3, r2
 8006352:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	4a18      	ldr	r2, [pc, #96]	; (80063b8 <TIM_OC6_SetConfig+0xb8>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d00f      	beq.n	800637c <TIM_OC6_SetConfig+0x7c>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	4a17      	ldr	r2, [pc, #92]	; (80063bc <TIM_OC6_SetConfig+0xbc>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d00b      	beq.n	800637c <TIM_OC6_SetConfig+0x7c>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	4a16      	ldr	r2, [pc, #88]	; (80063c0 <TIM_OC6_SetConfig+0xc0>)
 8006368:	4293      	cmp	r3, r2
 800636a:	d007      	beq.n	800637c <TIM_OC6_SetConfig+0x7c>
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	4a15      	ldr	r2, [pc, #84]	; (80063c4 <TIM_OC6_SetConfig+0xc4>)
 8006370:	4293      	cmp	r3, r2
 8006372:	d003      	beq.n	800637c <TIM_OC6_SetConfig+0x7c>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	4a14      	ldr	r2, [pc, #80]	; (80063c8 <TIM_OC6_SetConfig+0xc8>)
 8006378:	4293      	cmp	r3, r2
 800637a:	d109      	bne.n	8006390 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800637c:	697b      	ldr	r3, [r7, #20]
 800637e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006382:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	695b      	ldr	r3, [r3, #20]
 8006388:	029b      	lsls	r3, r3, #10
 800638a:	697a      	ldr	r2, [r7, #20]
 800638c:	4313      	orrs	r3, r2
 800638e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	697a      	ldr	r2, [r7, #20]
 8006394:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	68fa      	ldr	r2, [r7, #12]
 800639a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	685a      	ldr	r2, [r3, #4]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	693a      	ldr	r2, [r7, #16]
 80063a8:	621a      	str	r2, [r3, #32]
}
 80063aa:	bf00      	nop
 80063ac:	371c      	adds	r7, #28
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr
 80063b6:	bf00      	nop
 80063b8:	40012c00 	.word	0x40012c00
 80063bc:	40013400 	.word	0x40013400
 80063c0:	40014000 	.word	0x40014000
 80063c4:	40014400 	.word	0x40014400
 80063c8:	40014800 	.word	0x40014800

080063cc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80063cc:	b480      	push	{r7}
 80063ce:	b087      	sub	sp, #28
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	60f8      	str	r0, [r7, #12]
 80063d4:	60b9      	str	r1, [r7, #8]
 80063d6:	607a      	str	r2, [r7, #4]
 80063d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	6a1b      	ldr	r3, [r3, #32]
 80063de:	f023 0201 	bic.w	r2, r3, #1
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	699b      	ldr	r3, [r3, #24]
 80063ea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	6a1b      	ldr	r3, [r3, #32]
 80063f0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	4a26      	ldr	r2, [pc, #152]	; (8006490 <TIM_TI1_SetConfig+0xc4>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d017      	beq.n	800642a <TIM_TI1_SetConfig+0x5e>
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006400:	d013      	beq.n	800642a <TIM_TI1_SetConfig+0x5e>
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	4a23      	ldr	r2, [pc, #140]	; (8006494 <TIM_TI1_SetConfig+0xc8>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d00f      	beq.n	800642a <TIM_TI1_SetConfig+0x5e>
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	4a22      	ldr	r2, [pc, #136]	; (8006498 <TIM_TI1_SetConfig+0xcc>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d00b      	beq.n	800642a <TIM_TI1_SetConfig+0x5e>
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	4a21      	ldr	r2, [pc, #132]	; (800649c <TIM_TI1_SetConfig+0xd0>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d007      	beq.n	800642a <TIM_TI1_SetConfig+0x5e>
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	4a20      	ldr	r2, [pc, #128]	; (80064a0 <TIM_TI1_SetConfig+0xd4>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d003      	beq.n	800642a <TIM_TI1_SetConfig+0x5e>
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	4a1f      	ldr	r2, [pc, #124]	; (80064a4 <TIM_TI1_SetConfig+0xd8>)
 8006426:	4293      	cmp	r3, r2
 8006428:	d101      	bne.n	800642e <TIM_TI1_SetConfig+0x62>
 800642a:	2301      	movs	r3, #1
 800642c:	e000      	b.n	8006430 <TIM_TI1_SetConfig+0x64>
 800642e:	2300      	movs	r3, #0
 8006430:	2b00      	cmp	r3, #0
 8006432:	d008      	beq.n	8006446 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006434:	697b      	ldr	r3, [r7, #20]
 8006436:	f023 0303 	bic.w	r3, r3, #3
 800643a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800643c:	697a      	ldr	r2, [r7, #20]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	4313      	orrs	r3, r2
 8006442:	617b      	str	r3, [r7, #20]
 8006444:	e003      	b.n	800644e <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	f043 0301 	orr.w	r3, r3, #1
 800644c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800644e:	697b      	ldr	r3, [r7, #20]
 8006450:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006454:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	011b      	lsls	r3, r3, #4
 800645a:	b2db      	uxtb	r3, r3
 800645c:	697a      	ldr	r2, [r7, #20]
 800645e:	4313      	orrs	r3, r2
 8006460:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006462:	693b      	ldr	r3, [r7, #16]
 8006464:	f023 030a 	bic.w	r3, r3, #10
 8006468:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	f003 030a 	and.w	r3, r3, #10
 8006470:	693a      	ldr	r2, [r7, #16]
 8006472:	4313      	orrs	r3, r2
 8006474:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	697a      	ldr	r2, [r7, #20]
 800647a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	693a      	ldr	r2, [r7, #16]
 8006480:	621a      	str	r2, [r3, #32]
}
 8006482:	bf00      	nop
 8006484:	371c      	adds	r7, #28
 8006486:	46bd      	mov	sp, r7
 8006488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648c:	4770      	bx	lr
 800648e:	bf00      	nop
 8006490:	40012c00 	.word	0x40012c00
 8006494:	40000400 	.word	0x40000400
 8006498:	40000800 	.word	0x40000800
 800649c:	40000c00 	.word	0x40000c00
 80064a0:	40013400 	.word	0x40013400
 80064a4:	40014000 	.word	0x40014000

080064a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80064a8:	b480      	push	{r7}
 80064aa:	b087      	sub	sp, #28
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	60f8      	str	r0, [r7, #12]
 80064b0:	60b9      	str	r1, [r7, #8]
 80064b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	6a1b      	ldr	r3, [r3, #32]
 80064b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	6a1b      	ldr	r3, [r3, #32]
 80064be:	f023 0201 	bic.w	r2, r3, #1
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	699b      	ldr	r3, [r3, #24]
 80064ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80064cc:	693b      	ldr	r3, [r7, #16]
 80064ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80064d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	011b      	lsls	r3, r3, #4
 80064d8:	693a      	ldr	r2, [r7, #16]
 80064da:	4313      	orrs	r3, r2
 80064dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	f023 030a 	bic.w	r3, r3, #10
 80064e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80064e6:	697a      	ldr	r2, [r7, #20]
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	4313      	orrs	r3, r2
 80064ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	693a      	ldr	r2, [r7, #16]
 80064f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	697a      	ldr	r2, [r7, #20]
 80064f8:	621a      	str	r2, [r3, #32]
}
 80064fa:	bf00      	nop
 80064fc:	371c      	adds	r7, #28
 80064fe:	46bd      	mov	sp, r7
 8006500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006504:	4770      	bx	lr

08006506 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006506:	b480      	push	{r7}
 8006508:	b087      	sub	sp, #28
 800650a:	af00      	add	r7, sp, #0
 800650c:	60f8      	str	r0, [r7, #12]
 800650e:	60b9      	str	r1, [r7, #8]
 8006510:	607a      	str	r2, [r7, #4]
 8006512:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	6a1b      	ldr	r3, [r3, #32]
 8006518:	f023 0210 	bic.w	r2, r3, #16
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	699b      	ldr	r3, [r3, #24]
 8006524:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	6a1b      	ldr	r3, [r3, #32]
 800652a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800652c:	697b      	ldr	r3, [r7, #20]
 800652e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006532:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	021b      	lsls	r3, r3, #8
 8006538:	697a      	ldr	r2, [r7, #20]
 800653a:	4313      	orrs	r3, r2
 800653c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800653e:	697b      	ldr	r3, [r7, #20]
 8006540:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006544:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	031b      	lsls	r3, r3, #12
 800654a:	b29b      	uxth	r3, r3
 800654c:	697a      	ldr	r2, [r7, #20]
 800654e:	4313      	orrs	r3, r2
 8006550:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006552:	693b      	ldr	r3, [r7, #16]
 8006554:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006558:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	011b      	lsls	r3, r3, #4
 800655e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006562:	693a      	ldr	r2, [r7, #16]
 8006564:	4313      	orrs	r3, r2
 8006566:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	697a      	ldr	r2, [r7, #20]
 800656c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	693a      	ldr	r2, [r7, #16]
 8006572:	621a      	str	r2, [r3, #32]
}
 8006574:	bf00      	nop
 8006576:	371c      	adds	r7, #28
 8006578:	46bd      	mov	sp, r7
 800657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657e:	4770      	bx	lr

08006580 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006580:	b480      	push	{r7}
 8006582:	b087      	sub	sp, #28
 8006584:	af00      	add	r7, sp, #0
 8006586:	60f8      	str	r0, [r7, #12]
 8006588:	60b9      	str	r1, [r7, #8]
 800658a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	6a1b      	ldr	r3, [r3, #32]
 8006590:	f023 0210 	bic.w	r2, r3, #16
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	699b      	ldr	r3, [r3, #24]
 800659c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	6a1b      	ldr	r3, [r3, #32]
 80065a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80065aa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	031b      	lsls	r3, r3, #12
 80065b0:	697a      	ldr	r2, [r7, #20]
 80065b2:	4313      	orrs	r3, r2
 80065b4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80065b6:	693b      	ldr	r3, [r7, #16]
 80065b8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80065bc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	011b      	lsls	r3, r3, #4
 80065c2:	693a      	ldr	r2, [r7, #16]
 80065c4:	4313      	orrs	r3, r2
 80065c6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	697a      	ldr	r2, [r7, #20]
 80065cc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	693a      	ldr	r2, [r7, #16]
 80065d2:	621a      	str	r2, [r3, #32]
}
 80065d4:	bf00      	nop
 80065d6:	371c      	adds	r7, #28
 80065d8:	46bd      	mov	sp, r7
 80065da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065de:	4770      	bx	lr

080065e0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80065e0:	b480      	push	{r7}
 80065e2:	b087      	sub	sp, #28
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	60f8      	str	r0, [r7, #12]
 80065e8:	60b9      	str	r1, [r7, #8]
 80065ea:	607a      	str	r2, [r7, #4]
 80065ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	6a1b      	ldr	r3, [r3, #32]
 80065f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	69db      	ldr	r3, [r3, #28]
 80065fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	6a1b      	ldr	r3, [r3, #32]
 8006604:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	f023 0303 	bic.w	r3, r3, #3
 800660c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800660e:	697a      	ldr	r2, [r7, #20]
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	4313      	orrs	r3, r2
 8006614:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006616:	697b      	ldr	r3, [r7, #20]
 8006618:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800661c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	011b      	lsls	r3, r3, #4
 8006622:	b2db      	uxtb	r3, r3
 8006624:	697a      	ldr	r2, [r7, #20]
 8006626:	4313      	orrs	r3, r2
 8006628:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006630:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006632:	68bb      	ldr	r3, [r7, #8]
 8006634:	021b      	lsls	r3, r3, #8
 8006636:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800663a:	693a      	ldr	r2, [r7, #16]
 800663c:	4313      	orrs	r3, r2
 800663e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	697a      	ldr	r2, [r7, #20]
 8006644:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	693a      	ldr	r2, [r7, #16]
 800664a:	621a      	str	r2, [r3, #32]
}
 800664c:	bf00      	nop
 800664e:	371c      	adds	r7, #28
 8006650:	46bd      	mov	sp, r7
 8006652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006656:	4770      	bx	lr

08006658 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006658:	b480      	push	{r7}
 800665a:	b087      	sub	sp, #28
 800665c:	af00      	add	r7, sp, #0
 800665e:	60f8      	str	r0, [r7, #12]
 8006660:	60b9      	str	r1, [r7, #8]
 8006662:	607a      	str	r2, [r7, #4]
 8006664:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	6a1b      	ldr	r3, [r3, #32]
 800666a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	69db      	ldr	r3, [r3, #28]
 8006676:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	6a1b      	ldr	r3, [r3, #32]
 800667c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800667e:	697b      	ldr	r3, [r7, #20]
 8006680:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006684:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	021b      	lsls	r3, r3, #8
 800668a:	697a      	ldr	r2, [r7, #20]
 800668c:	4313      	orrs	r3, r2
 800668e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006696:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	031b      	lsls	r3, r3, #12
 800669c:	b29b      	uxth	r3, r3
 800669e:	697a      	ldr	r2, [r7, #20]
 80066a0:	4313      	orrs	r3, r2
 80066a2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80066aa:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	031b      	lsls	r3, r3, #12
 80066b0:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80066b4:	693a      	ldr	r2, [r7, #16]
 80066b6:	4313      	orrs	r3, r2
 80066b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	697a      	ldr	r2, [r7, #20]
 80066be:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	693a      	ldr	r2, [r7, #16]
 80066c4:	621a      	str	r2, [r3, #32]
}
 80066c6:	bf00      	nop
 80066c8:	371c      	adds	r7, #28
 80066ca:	46bd      	mov	sp, r7
 80066cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d0:	4770      	bx	lr

080066d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80066d2:	b480      	push	{r7}
 80066d4:	b085      	sub	sp, #20
 80066d6:	af00      	add	r7, sp, #0
 80066d8:	6078      	str	r0, [r7, #4]
 80066da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	689b      	ldr	r3, [r3, #8]
 80066e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80066ea:	683a      	ldr	r2, [r7, #0]
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	4313      	orrs	r3, r2
 80066f0:	f043 0307 	orr.w	r3, r3, #7
 80066f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	68fa      	ldr	r2, [r7, #12]
 80066fa:	609a      	str	r2, [r3, #8]
}
 80066fc:	bf00      	nop
 80066fe:	3714      	adds	r7, #20
 8006700:	46bd      	mov	sp, r7
 8006702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006706:	4770      	bx	lr

08006708 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006708:	b480      	push	{r7}
 800670a:	b087      	sub	sp, #28
 800670c:	af00      	add	r7, sp, #0
 800670e:	60f8      	str	r0, [r7, #12]
 8006710:	60b9      	str	r1, [r7, #8]
 8006712:	607a      	str	r2, [r7, #4]
 8006714:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	689b      	ldr	r3, [r3, #8]
 800671a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006722:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	021a      	lsls	r2, r3, #8
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	431a      	orrs	r2, r3
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	4313      	orrs	r3, r2
 8006730:	697a      	ldr	r2, [r7, #20]
 8006732:	4313      	orrs	r3, r2
 8006734:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	697a      	ldr	r2, [r7, #20]
 800673a:	609a      	str	r2, [r3, #8]
}
 800673c:	bf00      	nop
 800673e:	371c      	adds	r7, #28
 8006740:	46bd      	mov	sp, r7
 8006742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006746:	4770      	bx	lr

08006748 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006748:	b480      	push	{r7}
 800674a:	b087      	sub	sp, #28
 800674c:	af00      	add	r7, sp, #0
 800674e:	60f8      	str	r0, [r7, #12]
 8006750:	60b9      	str	r1, [r7, #8]
 8006752:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006754:	68bb      	ldr	r3, [r7, #8]
 8006756:	f003 031f 	and.w	r3, r3, #31
 800675a:	2201      	movs	r2, #1
 800675c:	fa02 f303 	lsl.w	r3, r2, r3
 8006760:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	6a1a      	ldr	r2, [r3, #32]
 8006766:	697b      	ldr	r3, [r7, #20]
 8006768:	43db      	mvns	r3, r3
 800676a:	401a      	ands	r2, r3
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	6a1a      	ldr	r2, [r3, #32]
 8006774:	68bb      	ldr	r3, [r7, #8]
 8006776:	f003 031f 	and.w	r3, r3, #31
 800677a:	6879      	ldr	r1, [r7, #4]
 800677c:	fa01 f303 	lsl.w	r3, r1, r3
 8006780:	431a      	orrs	r2, r3
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	621a      	str	r2, [r3, #32]
}
 8006786:	bf00      	nop
 8006788:	371c      	adds	r7, #28
 800678a:	46bd      	mov	sp, r7
 800678c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006790:	4770      	bx	lr
	...

08006794 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006794:	b480      	push	{r7}
 8006796:	b085      	sub	sp, #20
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
 800679c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d101      	bne.n	80067ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80067a8:	2302      	movs	r3, #2
 80067aa:	e068      	b.n	800687e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2201      	movs	r2, #1
 80067b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2202      	movs	r2, #2
 80067b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	685b      	ldr	r3, [r3, #4]
 80067c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	689b      	ldr	r3, [r3, #8]
 80067ca:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a2e      	ldr	r2, [pc, #184]	; (800688c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d004      	beq.n	80067e0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a2d      	ldr	r2, [pc, #180]	; (8006890 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d108      	bne.n	80067f2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80067e6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	685b      	ldr	r3, [r3, #4]
 80067ec:	68fa      	ldr	r2, [r7, #12]
 80067ee:	4313      	orrs	r3, r2
 80067f0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067f8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	68fa      	ldr	r2, [r7, #12]
 8006800:	4313      	orrs	r3, r2
 8006802:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	68fa      	ldr	r2, [r7, #12]
 800680a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4a1e      	ldr	r2, [pc, #120]	; (800688c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d01d      	beq.n	8006852 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800681e:	d018      	beq.n	8006852 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4a1b      	ldr	r2, [pc, #108]	; (8006894 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d013      	beq.n	8006852 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	4a1a      	ldr	r2, [pc, #104]	; (8006898 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d00e      	beq.n	8006852 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4a18      	ldr	r2, [pc, #96]	; (800689c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d009      	beq.n	8006852 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	4a13      	ldr	r2, [pc, #76]	; (8006890 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d004      	beq.n	8006852 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a14      	ldr	r2, [pc, #80]	; (80068a0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d10c      	bne.n	800686c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006852:	68bb      	ldr	r3, [r7, #8]
 8006854:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006858:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	689b      	ldr	r3, [r3, #8]
 800685e:	68ba      	ldr	r2, [r7, #8]
 8006860:	4313      	orrs	r3, r2
 8006862:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	68ba      	ldr	r2, [r7, #8]
 800686a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2201      	movs	r2, #1
 8006870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2200      	movs	r2, #0
 8006878:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800687c:	2300      	movs	r3, #0
}
 800687e:	4618      	mov	r0, r3
 8006880:	3714      	adds	r7, #20
 8006882:	46bd      	mov	sp, r7
 8006884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006888:	4770      	bx	lr
 800688a:	bf00      	nop
 800688c:	40012c00 	.word	0x40012c00
 8006890:	40013400 	.word	0x40013400
 8006894:	40000400 	.word	0x40000400
 8006898:	40000800 	.word	0x40000800
 800689c:	40000c00 	.word	0x40000c00
 80068a0:	40014000 	.word	0x40014000

080068a4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80068a4:	b480      	push	{r7}
 80068a6:	b085      	sub	sp, #20
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
 80068ac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80068ae:	2300      	movs	r3, #0
 80068b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068b8:	2b01      	cmp	r3, #1
 80068ba:	d101      	bne.n	80068c0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80068bc:	2302      	movs	r3, #2
 80068be:	e065      	b.n	800698c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2201      	movs	r2, #1
 80068c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	68db      	ldr	r3, [r3, #12]
 80068d2:	4313      	orrs	r3, r2
 80068d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	689b      	ldr	r3, [r3, #8]
 80068e0:	4313      	orrs	r3, r2
 80068e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	685b      	ldr	r3, [r3, #4]
 80068ee:	4313      	orrs	r3, r2
 80068f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4313      	orrs	r3, r2
 80068fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	691b      	ldr	r3, [r3, #16]
 800690a:	4313      	orrs	r3, r2
 800690c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	695b      	ldr	r3, [r3, #20]
 8006918:	4313      	orrs	r3, r2
 800691a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006926:	4313      	orrs	r3, r2
 8006928:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	699b      	ldr	r3, [r3, #24]
 8006934:	041b      	lsls	r3, r3, #16
 8006936:	4313      	orrs	r3, r2
 8006938:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4a16      	ldr	r2, [pc, #88]	; (8006998 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d004      	beq.n	800694e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	4a14      	ldr	r2, [pc, #80]	; (800699c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d115      	bne.n	800697a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006958:	051b      	lsls	r3, r3, #20
 800695a:	4313      	orrs	r3, r2
 800695c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	69db      	ldr	r3, [r3, #28]
 8006968:	4313      	orrs	r3, r2
 800696a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	6a1b      	ldr	r3, [r3, #32]
 8006976:	4313      	orrs	r3, r2
 8006978:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	68fa      	ldr	r2, [r7, #12]
 8006980:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2200      	movs	r2, #0
 8006986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800698a:	2300      	movs	r3, #0
}
 800698c:	4618      	mov	r0, r3
 800698e:	3714      	adds	r7, #20
 8006990:	46bd      	mov	sp, r7
 8006992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006996:	4770      	bx	lr
 8006998:	40012c00 	.word	0x40012c00
 800699c:	40013400 	.word	0x40013400

080069a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b082      	sub	sp, #8
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d101      	bne.n	80069b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80069ae:	2301      	movs	r3, #1
 80069b0:	e042      	b.n	8006a38 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d106      	bne.n	80069ca <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2200      	movs	r2, #0
 80069c0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	f7fb fbfd 	bl	80021c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2224      	movs	r2, #36	; 0x24
 80069ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	681a      	ldr	r2, [r3, #0]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f022 0201 	bic.w	r2, r2, #1
 80069e0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80069e2:	6878      	ldr	r0, [r7, #4]
 80069e4:	f000 f8c4 	bl	8006b70 <UART_SetConfig>
 80069e8:	4603      	mov	r3, r0
 80069ea:	2b01      	cmp	r3, #1
 80069ec:	d101      	bne.n	80069f2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80069ee:	2301      	movs	r3, #1
 80069f0:	e022      	b.n	8006a38 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d002      	beq.n	8006a00 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80069fa:	6878      	ldr	r0, [r7, #4]
 80069fc:	f000 fb80 	bl	8007100 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	685a      	ldr	r2, [r3, #4]
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006a0e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	689a      	ldr	r2, [r3, #8]
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006a1e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	681a      	ldr	r2, [r3, #0]
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f042 0201 	orr.w	r2, r2, #1
 8006a2e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006a30:	6878      	ldr	r0, [r7, #4]
 8006a32:	f000 fc07 	bl	8007244 <UART_CheckIdleState>
 8006a36:	4603      	mov	r3, r0
}
 8006a38:	4618      	mov	r0, r3
 8006a3a:	3708      	adds	r7, #8
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	bd80      	pop	{r7, pc}

08006a40 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b08a      	sub	sp, #40	; 0x28
 8006a44:	af02      	add	r7, sp, #8
 8006a46:	60f8      	str	r0, [r7, #12]
 8006a48:	60b9      	str	r1, [r7, #8]
 8006a4a:	603b      	str	r3, [r7, #0]
 8006a4c:	4613      	mov	r3, r2
 8006a4e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006a56:	2b20      	cmp	r3, #32
 8006a58:	f040 8084 	bne.w	8006b64 <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d002      	beq.n	8006a68 <HAL_UART_Transmit+0x28>
 8006a62:	88fb      	ldrh	r3, [r7, #6]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d101      	bne.n	8006a6c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006a68:	2301      	movs	r3, #1
 8006a6a:	e07c      	b.n	8006b66 <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006a72:	2b01      	cmp	r3, #1
 8006a74:	d101      	bne.n	8006a7a <HAL_UART_Transmit+0x3a>
 8006a76:	2302      	movs	r3, #2
 8006a78:	e075      	b.n	8006b66 <HAL_UART_Transmit+0x126>
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	2201      	movs	r2, #1
 8006a7e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	2200      	movs	r2, #0
 8006a86:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	2221      	movs	r2, #33	; 0x21
 8006a8e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006a92:	f7fb ff6b 	bl	800296c <HAL_GetTick>
 8006a96:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	88fa      	ldrh	r2, [r7, #6]
 8006a9c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	88fa      	ldrh	r2, [r7, #6]
 8006aa4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	689b      	ldr	r3, [r3, #8]
 8006aac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ab0:	d108      	bne.n	8006ac4 <HAL_UART_Transmit+0x84>
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	691b      	ldr	r3, [r3, #16]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d104      	bne.n	8006ac4 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8006aba:	2300      	movs	r3, #0
 8006abc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006abe:	68bb      	ldr	r3, [r7, #8]
 8006ac0:	61bb      	str	r3, [r7, #24]
 8006ac2:	e003      	b.n	8006acc <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006ac8:	2300      	movs	r3, #0
 8006aca:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	2200      	movs	r2, #0
 8006ad0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8006ad4:	e02d      	b.n	8006b32 <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	9300      	str	r3, [sp, #0]
 8006ada:	697b      	ldr	r3, [r7, #20]
 8006adc:	2200      	movs	r2, #0
 8006ade:	2180      	movs	r1, #128	; 0x80
 8006ae0:	68f8      	ldr	r0, [r7, #12]
 8006ae2:	f000 fbfa 	bl	80072da <UART_WaitOnFlagUntilTimeout>
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d001      	beq.n	8006af0 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8006aec:	2303      	movs	r3, #3
 8006aee:	e03a      	b.n	8006b66 <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 8006af0:	69fb      	ldr	r3, [r7, #28]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d10b      	bne.n	8006b0e <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006af6:	69bb      	ldr	r3, [r7, #24]
 8006af8:	881a      	ldrh	r2, [r3, #0]
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006b02:	b292      	uxth	r2, r2
 8006b04:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006b06:	69bb      	ldr	r3, [r7, #24]
 8006b08:	3302      	adds	r3, #2
 8006b0a:	61bb      	str	r3, [r7, #24]
 8006b0c:	e008      	b.n	8006b20 <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006b0e:	69fb      	ldr	r3, [r7, #28]
 8006b10:	781a      	ldrb	r2, [r3, #0]
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	b292      	uxth	r2, r2
 8006b18:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006b1a:	69fb      	ldr	r3, [r7, #28]
 8006b1c:	3301      	adds	r3, #1
 8006b1e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006b26:	b29b      	uxth	r3, r3
 8006b28:	3b01      	subs	r3, #1
 8006b2a:	b29a      	uxth	r2, r3
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006b38:	b29b      	uxth	r3, r3
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d1cb      	bne.n	8006ad6 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	9300      	str	r3, [sp, #0]
 8006b42:	697b      	ldr	r3, [r7, #20]
 8006b44:	2200      	movs	r2, #0
 8006b46:	2140      	movs	r1, #64	; 0x40
 8006b48:	68f8      	ldr	r0, [r7, #12]
 8006b4a:	f000 fbc6 	bl	80072da <UART_WaitOnFlagUntilTimeout>
 8006b4e:	4603      	mov	r3, r0
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d001      	beq.n	8006b58 <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 8006b54:	2303      	movs	r3, #3
 8006b56:	e006      	b.n	8006b66 <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	2220      	movs	r2, #32
 8006b5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8006b60:	2300      	movs	r3, #0
 8006b62:	e000      	b.n	8006b66 <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 8006b64:	2302      	movs	r3, #2
  }
}
 8006b66:	4618      	mov	r0, r3
 8006b68:	3720      	adds	r7, #32
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bd80      	pop	{r7, pc}
	...

08006b70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006b70:	b5b0      	push	{r4, r5, r7, lr}
 8006b72:	b088      	sub	sp, #32
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006b78:	2300      	movs	r3, #0
 8006b7a:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	689a      	ldr	r2, [r3, #8]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	691b      	ldr	r3, [r3, #16]
 8006b84:	431a      	orrs	r2, r3
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	695b      	ldr	r3, [r3, #20]
 8006b8a:	431a      	orrs	r2, r3
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	69db      	ldr	r3, [r3, #28]
 8006b90:	4313      	orrs	r3, r2
 8006b92:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	681a      	ldr	r2, [r3, #0]
 8006b9a:	4bb1      	ldr	r3, [pc, #708]	; (8006e60 <UART_SetConfig+0x2f0>)
 8006b9c:	4013      	ands	r3, r2
 8006b9e:	687a      	ldr	r2, [r7, #4]
 8006ba0:	6812      	ldr	r2, [r2, #0]
 8006ba2:	69f9      	ldr	r1, [r7, #28]
 8006ba4:	430b      	orrs	r3, r1
 8006ba6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	685b      	ldr	r3, [r3, #4]
 8006bae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	68da      	ldr	r2, [r3, #12]
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	430a      	orrs	r2, r1
 8006bbc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	699b      	ldr	r3, [r3, #24]
 8006bc2:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4aa6      	ldr	r2, [pc, #664]	; (8006e64 <UART_SetConfig+0x2f4>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d004      	beq.n	8006bd8 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6a1b      	ldr	r3, [r3, #32]
 8006bd2:	69fa      	ldr	r2, [r7, #28]
 8006bd4:	4313      	orrs	r3, r2
 8006bd6:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8006be2:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8006be6:	687a      	ldr	r2, [r7, #4]
 8006be8:	6812      	ldr	r2, [r2, #0]
 8006bea:	69f9      	ldr	r1, [r7, #28]
 8006bec:	430b      	orrs	r3, r1
 8006bee:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bf6:	f023 010f 	bic.w	r1, r3, #15
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	430a      	orrs	r2, r1
 8006c04:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4a97      	ldr	r2, [pc, #604]	; (8006e68 <UART_SetConfig+0x2f8>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d120      	bne.n	8006c52 <UART_SetConfig+0xe2>
 8006c10:	4b96      	ldr	r3, [pc, #600]	; (8006e6c <UART_SetConfig+0x2fc>)
 8006c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c16:	f003 0303 	and.w	r3, r3, #3
 8006c1a:	2b03      	cmp	r3, #3
 8006c1c:	d816      	bhi.n	8006c4c <UART_SetConfig+0xdc>
 8006c1e:	a201      	add	r2, pc, #4	; (adr r2, 8006c24 <UART_SetConfig+0xb4>)
 8006c20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c24:	08006c35 	.word	0x08006c35
 8006c28:	08006c41 	.word	0x08006c41
 8006c2c:	08006c3b 	.word	0x08006c3b
 8006c30:	08006c47 	.word	0x08006c47
 8006c34:	2301      	movs	r3, #1
 8006c36:	76fb      	strb	r3, [r7, #27]
 8006c38:	e0e7      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006c3a:	2302      	movs	r3, #2
 8006c3c:	76fb      	strb	r3, [r7, #27]
 8006c3e:	e0e4      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006c40:	2304      	movs	r3, #4
 8006c42:	76fb      	strb	r3, [r7, #27]
 8006c44:	e0e1      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006c46:	2308      	movs	r3, #8
 8006c48:	76fb      	strb	r3, [r7, #27]
 8006c4a:	e0de      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006c4c:	2310      	movs	r3, #16
 8006c4e:	76fb      	strb	r3, [r7, #27]
 8006c50:	e0db      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	4a86      	ldr	r2, [pc, #536]	; (8006e70 <UART_SetConfig+0x300>)
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d132      	bne.n	8006cc2 <UART_SetConfig+0x152>
 8006c5c:	4b83      	ldr	r3, [pc, #524]	; (8006e6c <UART_SetConfig+0x2fc>)
 8006c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c62:	f003 030c 	and.w	r3, r3, #12
 8006c66:	2b0c      	cmp	r3, #12
 8006c68:	d828      	bhi.n	8006cbc <UART_SetConfig+0x14c>
 8006c6a:	a201      	add	r2, pc, #4	; (adr r2, 8006c70 <UART_SetConfig+0x100>)
 8006c6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c70:	08006ca5 	.word	0x08006ca5
 8006c74:	08006cbd 	.word	0x08006cbd
 8006c78:	08006cbd 	.word	0x08006cbd
 8006c7c:	08006cbd 	.word	0x08006cbd
 8006c80:	08006cb1 	.word	0x08006cb1
 8006c84:	08006cbd 	.word	0x08006cbd
 8006c88:	08006cbd 	.word	0x08006cbd
 8006c8c:	08006cbd 	.word	0x08006cbd
 8006c90:	08006cab 	.word	0x08006cab
 8006c94:	08006cbd 	.word	0x08006cbd
 8006c98:	08006cbd 	.word	0x08006cbd
 8006c9c:	08006cbd 	.word	0x08006cbd
 8006ca0:	08006cb7 	.word	0x08006cb7
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	76fb      	strb	r3, [r7, #27]
 8006ca8:	e0af      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006caa:	2302      	movs	r3, #2
 8006cac:	76fb      	strb	r3, [r7, #27]
 8006cae:	e0ac      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006cb0:	2304      	movs	r3, #4
 8006cb2:	76fb      	strb	r3, [r7, #27]
 8006cb4:	e0a9      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006cb6:	2308      	movs	r3, #8
 8006cb8:	76fb      	strb	r3, [r7, #27]
 8006cba:	e0a6      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006cbc:	2310      	movs	r3, #16
 8006cbe:	76fb      	strb	r3, [r7, #27]
 8006cc0:	e0a3      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	4a6b      	ldr	r2, [pc, #428]	; (8006e74 <UART_SetConfig+0x304>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d120      	bne.n	8006d0e <UART_SetConfig+0x19e>
 8006ccc:	4b67      	ldr	r3, [pc, #412]	; (8006e6c <UART_SetConfig+0x2fc>)
 8006cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cd2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006cd6:	2b30      	cmp	r3, #48	; 0x30
 8006cd8:	d013      	beq.n	8006d02 <UART_SetConfig+0x192>
 8006cda:	2b30      	cmp	r3, #48	; 0x30
 8006cdc:	d814      	bhi.n	8006d08 <UART_SetConfig+0x198>
 8006cde:	2b20      	cmp	r3, #32
 8006ce0:	d009      	beq.n	8006cf6 <UART_SetConfig+0x186>
 8006ce2:	2b20      	cmp	r3, #32
 8006ce4:	d810      	bhi.n	8006d08 <UART_SetConfig+0x198>
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d002      	beq.n	8006cf0 <UART_SetConfig+0x180>
 8006cea:	2b10      	cmp	r3, #16
 8006cec:	d006      	beq.n	8006cfc <UART_SetConfig+0x18c>
 8006cee:	e00b      	b.n	8006d08 <UART_SetConfig+0x198>
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	76fb      	strb	r3, [r7, #27]
 8006cf4:	e089      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006cf6:	2302      	movs	r3, #2
 8006cf8:	76fb      	strb	r3, [r7, #27]
 8006cfa:	e086      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006cfc:	2304      	movs	r3, #4
 8006cfe:	76fb      	strb	r3, [r7, #27]
 8006d00:	e083      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006d02:	2308      	movs	r3, #8
 8006d04:	76fb      	strb	r3, [r7, #27]
 8006d06:	e080      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006d08:	2310      	movs	r3, #16
 8006d0a:	76fb      	strb	r3, [r7, #27]
 8006d0c:	e07d      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	4a59      	ldr	r2, [pc, #356]	; (8006e78 <UART_SetConfig+0x308>)
 8006d14:	4293      	cmp	r3, r2
 8006d16:	d120      	bne.n	8006d5a <UART_SetConfig+0x1ea>
 8006d18:	4b54      	ldr	r3, [pc, #336]	; (8006e6c <UART_SetConfig+0x2fc>)
 8006d1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d1e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006d22:	2bc0      	cmp	r3, #192	; 0xc0
 8006d24:	d013      	beq.n	8006d4e <UART_SetConfig+0x1de>
 8006d26:	2bc0      	cmp	r3, #192	; 0xc0
 8006d28:	d814      	bhi.n	8006d54 <UART_SetConfig+0x1e4>
 8006d2a:	2b80      	cmp	r3, #128	; 0x80
 8006d2c:	d009      	beq.n	8006d42 <UART_SetConfig+0x1d2>
 8006d2e:	2b80      	cmp	r3, #128	; 0x80
 8006d30:	d810      	bhi.n	8006d54 <UART_SetConfig+0x1e4>
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d002      	beq.n	8006d3c <UART_SetConfig+0x1cc>
 8006d36:	2b40      	cmp	r3, #64	; 0x40
 8006d38:	d006      	beq.n	8006d48 <UART_SetConfig+0x1d8>
 8006d3a:	e00b      	b.n	8006d54 <UART_SetConfig+0x1e4>
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	76fb      	strb	r3, [r7, #27]
 8006d40:	e063      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006d42:	2302      	movs	r3, #2
 8006d44:	76fb      	strb	r3, [r7, #27]
 8006d46:	e060      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006d48:	2304      	movs	r3, #4
 8006d4a:	76fb      	strb	r3, [r7, #27]
 8006d4c:	e05d      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006d4e:	2308      	movs	r3, #8
 8006d50:	76fb      	strb	r3, [r7, #27]
 8006d52:	e05a      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006d54:	2310      	movs	r3, #16
 8006d56:	76fb      	strb	r3, [r7, #27]
 8006d58:	e057      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4a47      	ldr	r2, [pc, #284]	; (8006e7c <UART_SetConfig+0x30c>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d125      	bne.n	8006db0 <UART_SetConfig+0x240>
 8006d64:	4b41      	ldr	r3, [pc, #260]	; (8006e6c <UART_SetConfig+0x2fc>)
 8006d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d6e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006d72:	d017      	beq.n	8006da4 <UART_SetConfig+0x234>
 8006d74:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006d78:	d817      	bhi.n	8006daa <UART_SetConfig+0x23a>
 8006d7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d7e:	d00b      	beq.n	8006d98 <UART_SetConfig+0x228>
 8006d80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d84:	d811      	bhi.n	8006daa <UART_SetConfig+0x23a>
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d003      	beq.n	8006d92 <UART_SetConfig+0x222>
 8006d8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d8e:	d006      	beq.n	8006d9e <UART_SetConfig+0x22e>
 8006d90:	e00b      	b.n	8006daa <UART_SetConfig+0x23a>
 8006d92:	2300      	movs	r3, #0
 8006d94:	76fb      	strb	r3, [r7, #27]
 8006d96:	e038      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006d98:	2302      	movs	r3, #2
 8006d9a:	76fb      	strb	r3, [r7, #27]
 8006d9c:	e035      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006d9e:	2304      	movs	r3, #4
 8006da0:	76fb      	strb	r3, [r7, #27]
 8006da2:	e032      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006da4:	2308      	movs	r3, #8
 8006da6:	76fb      	strb	r3, [r7, #27]
 8006da8:	e02f      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006daa:	2310      	movs	r3, #16
 8006dac:	76fb      	strb	r3, [r7, #27]
 8006dae:	e02c      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4a2b      	ldr	r2, [pc, #172]	; (8006e64 <UART_SetConfig+0x2f4>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d125      	bne.n	8006e06 <UART_SetConfig+0x296>
 8006dba:	4b2c      	ldr	r3, [pc, #176]	; (8006e6c <UART_SetConfig+0x2fc>)
 8006dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dc0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006dc4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006dc8:	d017      	beq.n	8006dfa <UART_SetConfig+0x28a>
 8006dca:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006dce:	d817      	bhi.n	8006e00 <UART_SetConfig+0x290>
 8006dd0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006dd4:	d00b      	beq.n	8006dee <UART_SetConfig+0x27e>
 8006dd6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006dda:	d811      	bhi.n	8006e00 <UART_SetConfig+0x290>
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d003      	beq.n	8006de8 <UART_SetConfig+0x278>
 8006de0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006de4:	d006      	beq.n	8006df4 <UART_SetConfig+0x284>
 8006de6:	e00b      	b.n	8006e00 <UART_SetConfig+0x290>
 8006de8:	2300      	movs	r3, #0
 8006dea:	76fb      	strb	r3, [r7, #27]
 8006dec:	e00d      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006dee:	2302      	movs	r3, #2
 8006df0:	76fb      	strb	r3, [r7, #27]
 8006df2:	e00a      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006df4:	2304      	movs	r3, #4
 8006df6:	76fb      	strb	r3, [r7, #27]
 8006df8:	e007      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006dfa:	2308      	movs	r3, #8
 8006dfc:	76fb      	strb	r3, [r7, #27]
 8006dfe:	e004      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006e00:	2310      	movs	r3, #16
 8006e02:	76fb      	strb	r3, [r7, #27]
 8006e04:	e001      	b.n	8006e0a <UART_SetConfig+0x29a>
 8006e06:	2310      	movs	r3, #16
 8006e08:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	4a15      	ldr	r2, [pc, #84]	; (8006e64 <UART_SetConfig+0x2f4>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	f040 809f 	bne.w	8006f54 <UART_SetConfig+0x3e4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006e16:	7efb      	ldrb	r3, [r7, #27]
 8006e18:	2b08      	cmp	r3, #8
 8006e1a:	d837      	bhi.n	8006e8c <UART_SetConfig+0x31c>
 8006e1c:	a201      	add	r2, pc, #4	; (adr r2, 8006e24 <UART_SetConfig+0x2b4>)
 8006e1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e22:	bf00      	nop
 8006e24:	08006e49 	.word	0x08006e49
 8006e28:	08006e8d 	.word	0x08006e8d
 8006e2c:	08006e51 	.word	0x08006e51
 8006e30:	08006e8d 	.word	0x08006e8d
 8006e34:	08006e57 	.word	0x08006e57
 8006e38:	08006e8d 	.word	0x08006e8d
 8006e3c:	08006e8d 	.word	0x08006e8d
 8006e40:	08006e8d 	.word	0x08006e8d
 8006e44:	08006e85 	.word	0x08006e85
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e48:	f7fd fcb0 	bl	80047ac <HAL_RCC_GetPCLK1Freq>
 8006e4c:	6178      	str	r0, [r7, #20]
        break;
 8006e4e:	e022      	b.n	8006e96 <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e50:	4b0b      	ldr	r3, [pc, #44]	; (8006e80 <UART_SetConfig+0x310>)
 8006e52:	617b      	str	r3, [r7, #20]
        break;
 8006e54:	e01f      	b.n	8006e96 <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e56:	f7fd fc11 	bl	800467c <HAL_RCC_GetSysClockFreq>
 8006e5a:	6178      	str	r0, [r7, #20]
        break;
 8006e5c:	e01b      	b.n	8006e96 <UART_SetConfig+0x326>
 8006e5e:	bf00      	nop
 8006e60:	cfff69f3 	.word	0xcfff69f3
 8006e64:	40008000 	.word	0x40008000
 8006e68:	40013800 	.word	0x40013800
 8006e6c:	40021000 	.word	0x40021000
 8006e70:	40004400 	.word	0x40004400
 8006e74:	40004800 	.word	0x40004800
 8006e78:	40004c00 	.word	0x40004c00
 8006e7c:	40005000 	.word	0x40005000
 8006e80:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e84:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006e88:	617b      	str	r3, [r7, #20]
        break;
 8006e8a:	e004      	b.n	8006e96 <UART_SetConfig+0x326>
      default:
        pclk = 0U;
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006e90:	2301      	movs	r3, #1
 8006e92:	76bb      	strb	r3, [r7, #26]
        break;
 8006e94:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006e96:	697b      	ldr	r3, [r7, #20]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	f000 8119 	beq.w	80070d0 <UART_SetConfig+0x560>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ea2:	4a95      	ldr	r2, [pc, #596]	; (80070f8 <UART_SetConfig+0x588>)
 8006ea4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ea8:	461a      	mov	r2, r3
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	fbb3 f3f2 	udiv	r3, r3, r2
 8006eb0:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	685a      	ldr	r2, [r3, #4]
 8006eb6:	4613      	mov	r3, r2
 8006eb8:	005b      	lsls	r3, r3, #1
 8006eba:	4413      	add	r3, r2
 8006ebc:	68ba      	ldr	r2, [r7, #8]
 8006ebe:	429a      	cmp	r2, r3
 8006ec0:	d305      	bcc.n	8006ece <UART_SetConfig+0x35e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	685b      	ldr	r3, [r3, #4]
 8006ec6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006ec8:	68ba      	ldr	r2, [r7, #8]
 8006eca:	429a      	cmp	r2, r3
 8006ecc:	d902      	bls.n	8006ed4 <UART_SetConfig+0x364>
      {
        ret = HAL_ERROR;
 8006ece:	2301      	movs	r3, #1
 8006ed0:	76bb      	strb	r3, [r7, #26]
 8006ed2:	e0fd      	b.n	80070d0 <UART_SetConfig+0x560>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	f04f 0100 	mov.w	r1, #0
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ee0:	4a85      	ldr	r2, [pc, #532]	; (80070f8 <UART_SetConfig+0x588>)
 8006ee2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ee6:	b29a      	uxth	r2, r3
 8006ee8:	f04f 0300 	mov.w	r3, #0
 8006eec:	f7f9 fe74 	bl	8000bd8 <__aeabi_uldivmod>
 8006ef0:	4602      	mov	r2, r0
 8006ef2:	460b      	mov	r3, r1
 8006ef4:	4610      	mov	r0, r2
 8006ef6:	4619      	mov	r1, r3
 8006ef8:	f04f 0200 	mov.w	r2, #0
 8006efc:	f04f 0300 	mov.w	r3, #0
 8006f00:	020b      	lsls	r3, r1, #8
 8006f02:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006f06:	0202      	lsls	r2, r0, #8
 8006f08:	6879      	ldr	r1, [r7, #4]
 8006f0a:	6849      	ldr	r1, [r1, #4]
 8006f0c:	0849      	lsrs	r1, r1, #1
 8006f0e:	4608      	mov	r0, r1
 8006f10:	f04f 0100 	mov.w	r1, #0
 8006f14:	1814      	adds	r4, r2, r0
 8006f16:	eb43 0501 	adc.w	r5, r3, r1
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	685b      	ldr	r3, [r3, #4]
 8006f1e:	461a      	mov	r2, r3
 8006f20:	f04f 0300 	mov.w	r3, #0
 8006f24:	4620      	mov	r0, r4
 8006f26:	4629      	mov	r1, r5
 8006f28:	f7f9 fe56 	bl	8000bd8 <__aeabi_uldivmod>
 8006f2c:	4602      	mov	r2, r0
 8006f2e:	460b      	mov	r3, r1
 8006f30:	4613      	mov	r3, r2
 8006f32:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006f3a:	d308      	bcc.n	8006f4e <UART_SetConfig+0x3de>
 8006f3c:	693b      	ldr	r3, [r7, #16]
 8006f3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f42:	d204      	bcs.n	8006f4e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	693a      	ldr	r2, [r7, #16]
 8006f4a:	60da      	str	r2, [r3, #12]
 8006f4c:	e0c0      	b.n	80070d0 <UART_SetConfig+0x560>
        }
        else
        {
          ret = HAL_ERROR;
 8006f4e:	2301      	movs	r3, #1
 8006f50:	76bb      	strb	r3, [r7, #26]
 8006f52:	e0bd      	b.n	80070d0 <UART_SetConfig+0x560>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	69db      	ldr	r3, [r3, #28]
 8006f58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f5c:	d164      	bne.n	8007028 <UART_SetConfig+0x4b8>
  {
    switch (clocksource)
 8006f5e:	7efb      	ldrb	r3, [r7, #27]
 8006f60:	2b08      	cmp	r3, #8
 8006f62:	d828      	bhi.n	8006fb6 <UART_SetConfig+0x446>
 8006f64:	a201      	add	r2, pc, #4	; (adr r2, 8006f6c <UART_SetConfig+0x3fc>)
 8006f66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f6a:	bf00      	nop
 8006f6c:	08006f91 	.word	0x08006f91
 8006f70:	08006f99 	.word	0x08006f99
 8006f74:	08006fa1 	.word	0x08006fa1
 8006f78:	08006fb7 	.word	0x08006fb7
 8006f7c:	08006fa7 	.word	0x08006fa7
 8006f80:	08006fb7 	.word	0x08006fb7
 8006f84:	08006fb7 	.word	0x08006fb7
 8006f88:	08006fb7 	.word	0x08006fb7
 8006f8c:	08006faf 	.word	0x08006faf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f90:	f7fd fc0c 	bl	80047ac <HAL_RCC_GetPCLK1Freq>
 8006f94:	6178      	str	r0, [r7, #20]
        break;
 8006f96:	e013      	b.n	8006fc0 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f98:	f7fd fc1e 	bl	80047d8 <HAL_RCC_GetPCLK2Freq>
 8006f9c:	6178      	str	r0, [r7, #20]
        break;
 8006f9e:	e00f      	b.n	8006fc0 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006fa0:	4b56      	ldr	r3, [pc, #344]	; (80070fc <UART_SetConfig+0x58c>)
 8006fa2:	617b      	str	r3, [r7, #20]
        break;
 8006fa4:	e00c      	b.n	8006fc0 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006fa6:	f7fd fb69 	bl	800467c <HAL_RCC_GetSysClockFreq>
 8006faa:	6178      	str	r0, [r7, #20]
        break;
 8006fac:	e008      	b.n	8006fc0 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006fae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006fb2:	617b      	str	r3, [r7, #20]
        break;
 8006fb4:	e004      	b.n	8006fc0 <UART_SetConfig+0x450>
      default:
        pclk = 0U;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006fba:	2301      	movs	r3, #1
 8006fbc:	76bb      	strb	r3, [r7, #26]
        break;
 8006fbe:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006fc0:	697b      	ldr	r3, [r7, #20]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	f000 8084 	beq.w	80070d0 <UART_SetConfig+0x560>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fcc:	4a4a      	ldr	r2, [pc, #296]	; (80070f8 <UART_SetConfig+0x588>)
 8006fce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006fd2:	461a      	mov	r2, r3
 8006fd4:	697b      	ldr	r3, [r7, #20]
 8006fd6:	fbb3 f3f2 	udiv	r3, r3, r2
 8006fda:	005a      	lsls	r2, r3, #1
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	685b      	ldr	r3, [r3, #4]
 8006fe0:	085b      	lsrs	r3, r3, #1
 8006fe2:	441a      	add	r2, r3
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	685b      	ldr	r3, [r3, #4]
 8006fe8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fec:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006fee:	693b      	ldr	r3, [r7, #16]
 8006ff0:	2b0f      	cmp	r3, #15
 8006ff2:	d916      	bls.n	8007022 <UART_SetConfig+0x4b2>
 8006ff4:	693b      	ldr	r3, [r7, #16]
 8006ff6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ffa:	d212      	bcs.n	8007022 <UART_SetConfig+0x4b2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006ffc:	693b      	ldr	r3, [r7, #16]
 8006ffe:	b29b      	uxth	r3, r3
 8007000:	f023 030f 	bic.w	r3, r3, #15
 8007004:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007006:	693b      	ldr	r3, [r7, #16]
 8007008:	085b      	lsrs	r3, r3, #1
 800700a:	b29b      	uxth	r3, r3
 800700c:	f003 0307 	and.w	r3, r3, #7
 8007010:	b29a      	uxth	r2, r3
 8007012:	89fb      	ldrh	r3, [r7, #14]
 8007014:	4313      	orrs	r3, r2
 8007016:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	89fa      	ldrh	r2, [r7, #14]
 800701e:	60da      	str	r2, [r3, #12]
 8007020:	e056      	b.n	80070d0 <UART_SetConfig+0x560>
      }
      else
      {
        ret = HAL_ERROR;
 8007022:	2301      	movs	r3, #1
 8007024:	76bb      	strb	r3, [r7, #26]
 8007026:	e053      	b.n	80070d0 <UART_SetConfig+0x560>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007028:	7efb      	ldrb	r3, [r7, #27]
 800702a:	2b08      	cmp	r3, #8
 800702c:	d827      	bhi.n	800707e <UART_SetConfig+0x50e>
 800702e:	a201      	add	r2, pc, #4	; (adr r2, 8007034 <UART_SetConfig+0x4c4>)
 8007030:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007034:	08007059 	.word	0x08007059
 8007038:	08007061 	.word	0x08007061
 800703c:	08007069 	.word	0x08007069
 8007040:	0800707f 	.word	0x0800707f
 8007044:	0800706f 	.word	0x0800706f
 8007048:	0800707f 	.word	0x0800707f
 800704c:	0800707f 	.word	0x0800707f
 8007050:	0800707f 	.word	0x0800707f
 8007054:	08007077 	.word	0x08007077
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007058:	f7fd fba8 	bl	80047ac <HAL_RCC_GetPCLK1Freq>
 800705c:	6178      	str	r0, [r7, #20]
        break;
 800705e:	e013      	b.n	8007088 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007060:	f7fd fbba 	bl	80047d8 <HAL_RCC_GetPCLK2Freq>
 8007064:	6178      	str	r0, [r7, #20]
        break;
 8007066:	e00f      	b.n	8007088 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007068:	4b24      	ldr	r3, [pc, #144]	; (80070fc <UART_SetConfig+0x58c>)
 800706a:	617b      	str	r3, [r7, #20]
        break;
 800706c:	e00c      	b.n	8007088 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800706e:	f7fd fb05 	bl	800467c <HAL_RCC_GetSysClockFreq>
 8007072:	6178      	str	r0, [r7, #20]
        break;
 8007074:	e008      	b.n	8007088 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007076:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800707a:	617b      	str	r3, [r7, #20]
        break;
 800707c:	e004      	b.n	8007088 <UART_SetConfig+0x518>
      default:
        pclk = 0U;
 800707e:	2300      	movs	r3, #0
 8007080:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007082:	2301      	movs	r3, #1
 8007084:	76bb      	strb	r3, [r7, #26]
        break;
 8007086:	bf00      	nop
    }

    if (pclk != 0U)
 8007088:	697b      	ldr	r3, [r7, #20]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d020      	beq.n	80070d0 <UART_SetConfig+0x560>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007092:	4a19      	ldr	r2, [pc, #100]	; (80070f8 <UART_SetConfig+0x588>)
 8007094:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007098:	461a      	mov	r2, r3
 800709a:	697b      	ldr	r3, [r7, #20]
 800709c:	fbb3 f2f2 	udiv	r2, r3, r2
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	085b      	lsrs	r3, r3, #1
 80070a6:	441a      	add	r2, r3
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80070b0:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80070b2:	693b      	ldr	r3, [r7, #16]
 80070b4:	2b0f      	cmp	r3, #15
 80070b6:	d909      	bls.n	80070cc <UART_SetConfig+0x55c>
 80070b8:	693b      	ldr	r3, [r7, #16]
 80070ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80070be:	d205      	bcs.n	80070cc <UART_SetConfig+0x55c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80070c0:	693b      	ldr	r3, [r7, #16]
 80070c2:	b29a      	uxth	r2, r3
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	60da      	str	r2, [r3, #12]
 80070ca:	e001      	b.n	80070d0 <UART_SetConfig+0x560>
      }
      else
      {
        ret = HAL_ERROR;
 80070cc:	2301      	movs	r3, #1
 80070ce:	76bb      	strb	r3, [r7, #26]
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2201      	movs	r2, #1
 80070d4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2201      	movs	r2, #1
 80070dc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2200      	movs	r2, #0
 80070e4:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2200      	movs	r2, #0
 80070ea:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80070ec:	7ebb      	ldrb	r3, [r7, #26]
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3720      	adds	r7, #32
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bdb0      	pop	{r4, r5, r7, pc}
 80070f6:	bf00      	nop
 80070f8:	0800a0d8 	.word	0x0800a0d8
 80070fc:	00f42400 	.word	0x00f42400

08007100 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007100:	b480      	push	{r7}
 8007102:	b083      	sub	sp, #12
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800710c:	f003 0301 	and.w	r3, r3, #1
 8007110:	2b00      	cmp	r3, #0
 8007112:	d00a      	beq.n	800712a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	685b      	ldr	r3, [r3, #4]
 800711a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	430a      	orrs	r2, r1
 8007128:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800712e:	f003 0302 	and.w	r3, r3, #2
 8007132:	2b00      	cmp	r3, #0
 8007134:	d00a      	beq.n	800714c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	430a      	orrs	r2, r1
 800714a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007150:	f003 0304 	and.w	r3, r3, #4
 8007154:	2b00      	cmp	r3, #0
 8007156:	d00a      	beq.n	800716e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	685b      	ldr	r3, [r3, #4]
 800715e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	430a      	orrs	r2, r1
 800716c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007172:	f003 0308 	and.w	r3, r3, #8
 8007176:	2b00      	cmp	r3, #0
 8007178:	d00a      	beq.n	8007190 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	685b      	ldr	r3, [r3, #4]
 8007180:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	430a      	orrs	r2, r1
 800718e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007194:	f003 0310 	and.w	r3, r3, #16
 8007198:	2b00      	cmp	r3, #0
 800719a:	d00a      	beq.n	80071b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	689b      	ldr	r3, [r3, #8]
 80071a2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	430a      	orrs	r2, r1
 80071b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071b6:	f003 0320 	and.w	r3, r3, #32
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d00a      	beq.n	80071d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	689b      	ldr	r3, [r3, #8]
 80071c4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	430a      	orrs	r2, r1
 80071d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d01a      	beq.n	8007216 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	685b      	ldr	r3, [r3, #4]
 80071e6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	430a      	orrs	r2, r1
 80071f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80071fe:	d10a      	bne.n	8007216 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	685b      	ldr	r3, [r3, #4]
 8007206:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	430a      	orrs	r2, r1
 8007214:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800721a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800721e:	2b00      	cmp	r3, #0
 8007220:	d00a      	beq.n	8007238 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	430a      	orrs	r2, r1
 8007236:	605a      	str	r2, [r3, #4]
  }
}
 8007238:	bf00      	nop
 800723a:	370c      	adds	r7, #12
 800723c:	46bd      	mov	sp, r7
 800723e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007242:	4770      	bx	lr

08007244 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b086      	sub	sp, #24
 8007248:	af02      	add	r7, sp, #8
 800724a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2200      	movs	r2, #0
 8007250:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007254:	f7fb fb8a 	bl	800296c <HAL_GetTick>
 8007258:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f003 0308 	and.w	r3, r3, #8
 8007264:	2b08      	cmp	r3, #8
 8007266:	d10e      	bne.n	8007286 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007268:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800726c:	9300      	str	r3, [sp, #0]
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	2200      	movs	r2, #0
 8007272:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007276:	6878      	ldr	r0, [r7, #4]
 8007278:	f000 f82f 	bl	80072da <UART_WaitOnFlagUntilTimeout>
 800727c:	4603      	mov	r3, r0
 800727e:	2b00      	cmp	r3, #0
 8007280:	d001      	beq.n	8007286 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007282:	2303      	movs	r3, #3
 8007284:	e025      	b.n	80072d2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f003 0304 	and.w	r3, r3, #4
 8007290:	2b04      	cmp	r3, #4
 8007292:	d10e      	bne.n	80072b2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007294:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007298:	9300      	str	r3, [sp, #0]
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	2200      	movs	r2, #0
 800729e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80072a2:	6878      	ldr	r0, [r7, #4]
 80072a4:	f000 f819 	bl	80072da <UART_WaitOnFlagUntilTimeout>
 80072a8:	4603      	mov	r3, r0
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d001      	beq.n	80072b2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80072ae:	2303      	movs	r3, #3
 80072b0:	e00f      	b.n	80072d2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2220      	movs	r2, #32
 80072b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2220      	movs	r2, #32
 80072be:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2200      	movs	r2, #0
 80072c6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2200      	movs	r2, #0
 80072cc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80072d0:	2300      	movs	r3, #0
}
 80072d2:	4618      	mov	r0, r3
 80072d4:	3710      	adds	r7, #16
 80072d6:	46bd      	mov	sp, r7
 80072d8:	bd80      	pop	{r7, pc}

080072da <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80072da:	b580      	push	{r7, lr}
 80072dc:	b09c      	sub	sp, #112	; 0x70
 80072de:	af00      	add	r7, sp, #0
 80072e0:	60f8      	str	r0, [r7, #12]
 80072e2:	60b9      	str	r1, [r7, #8]
 80072e4:	603b      	str	r3, [r7, #0]
 80072e6:	4613      	mov	r3, r2
 80072e8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072ea:	e0a9      	b.n	8007440 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80072ec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80072ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072f2:	f000 80a5 	beq.w	8007440 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072f6:	f7fb fb39 	bl	800296c <HAL_GetTick>
 80072fa:	4602      	mov	r2, r0
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	1ad3      	subs	r3, r2, r3
 8007300:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007302:	429a      	cmp	r2, r3
 8007304:	d302      	bcc.n	800730c <UART_WaitOnFlagUntilTimeout+0x32>
 8007306:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007308:	2b00      	cmp	r3, #0
 800730a:	d140      	bne.n	800738e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007312:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007314:	e853 3f00 	ldrex	r3, [r3]
 8007318:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800731a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800731c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007320:	667b      	str	r3, [r7, #100]	; 0x64
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	461a      	mov	r2, r3
 8007328:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800732a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800732c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800732e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007330:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007332:	e841 2300 	strex	r3, r2, [r1]
 8007336:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007338:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800733a:	2b00      	cmp	r3, #0
 800733c:	d1e6      	bne.n	800730c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	3308      	adds	r3, #8
 8007344:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007346:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007348:	e853 3f00 	ldrex	r3, [r3]
 800734c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800734e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007350:	f023 0301 	bic.w	r3, r3, #1
 8007354:	663b      	str	r3, [r7, #96]	; 0x60
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	3308      	adds	r3, #8
 800735c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800735e:	64ba      	str	r2, [r7, #72]	; 0x48
 8007360:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007362:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007364:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007366:	e841 2300 	strex	r3, r2, [r1]
 800736a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800736c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800736e:	2b00      	cmp	r3, #0
 8007370:	d1e5      	bne.n	800733e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	2220      	movs	r2, #32
 8007376:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	2220      	movs	r2, #32
 800737e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	2200      	movs	r2, #0
 8007386:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800738a:	2303      	movs	r3, #3
 800738c:	e069      	b.n	8007462 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f003 0304 	and.w	r3, r3, #4
 8007398:	2b00      	cmp	r3, #0
 800739a:	d051      	beq.n	8007440 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	69db      	ldr	r3, [r3, #28]
 80073a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80073a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80073aa:	d149      	bne.n	8007440 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80073b4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073be:	e853 3f00 	ldrex	r3, [r3]
 80073c2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80073c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073c6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80073ca:	66fb      	str	r3, [r7, #108]	; 0x6c
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	461a      	mov	r2, r3
 80073d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073d4:	637b      	str	r3, [r7, #52]	; 0x34
 80073d6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073d8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80073da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80073dc:	e841 2300 	strex	r3, r2, [r1]
 80073e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80073e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d1e6      	bne.n	80073b6 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	3308      	adds	r3, #8
 80073ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073f0:	697b      	ldr	r3, [r7, #20]
 80073f2:	e853 3f00 	ldrex	r3, [r3]
 80073f6:	613b      	str	r3, [r7, #16]
   return(result);
 80073f8:	693b      	ldr	r3, [r7, #16]
 80073fa:	f023 0301 	bic.w	r3, r3, #1
 80073fe:	66bb      	str	r3, [r7, #104]	; 0x68
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	3308      	adds	r3, #8
 8007406:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007408:	623a      	str	r2, [r7, #32]
 800740a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800740c:	69f9      	ldr	r1, [r7, #28]
 800740e:	6a3a      	ldr	r2, [r7, #32]
 8007410:	e841 2300 	strex	r3, r2, [r1]
 8007414:	61bb      	str	r3, [r7, #24]
   return(result);
 8007416:	69bb      	ldr	r3, [r7, #24]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d1e5      	bne.n	80073e8 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	2220      	movs	r2, #32
 8007420:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	2220      	movs	r2, #32
 8007428:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	2220      	movs	r2, #32
 8007430:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	2200      	movs	r2, #0
 8007438:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800743c:	2303      	movs	r3, #3
 800743e:	e010      	b.n	8007462 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	69da      	ldr	r2, [r3, #28]
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	4013      	ands	r3, r2
 800744a:	68ba      	ldr	r2, [r7, #8]
 800744c:	429a      	cmp	r2, r3
 800744e:	bf0c      	ite	eq
 8007450:	2301      	moveq	r3, #1
 8007452:	2300      	movne	r3, #0
 8007454:	b2db      	uxtb	r3, r3
 8007456:	461a      	mov	r2, r3
 8007458:	79fb      	ldrb	r3, [r7, #7]
 800745a:	429a      	cmp	r2, r3
 800745c:	f43f af46 	beq.w	80072ec <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007460:	2300      	movs	r3, #0
}
 8007462:	4618      	mov	r0, r3
 8007464:	3770      	adds	r7, #112	; 0x70
 8007466:	46bd      	mov	sp, r7
 8007468:	bd80      	pop	{r7, pc}

0800746a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800746a:	b480      	push	{r7}
 800746c:	b085      	sub	sp, #20
 800746e:	af00      	add	r7, sp, #0
 8007470:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007478:	2b01      	cmp	r3, #1
 800747a:	d101      	bne.n	8007480 <HAL_UARTEx_DisableFifoMode+0x16>
 800747c:	2302      	movs	r3, #2
 800747e:	e027      	b.n	80074d0 <HAL_UARTEx_DisableFifoMode+0x66>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2201      	movs	r2, #1
 8007484:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2224      	movs	r2, #36	; 0x24
 800748c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	681a      	ldr	r2, [r3, #0]
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f022 0201 	bic.w	r2, r2, #1
 80074a6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80074ae:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2200      	movs	r2, #0
 80074b4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	68fa      	ldr	r2, [r7, #12]
 80074bc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2220      	movs	r2, #32
 80074c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2200      	movs	r2, #0
 80074ca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80074ce:	2300      	movs	r3, #0
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	3714      	adds	r7, #20
 80074d4:	46bd      	mov	sp, r7
 80074d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074da:	4770      	bx	lr

080074dc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b084      	sub	sp, #16
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
 80074e4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80074ec:	2b01      	cmp	r3, #1
 80074ee:	d101      	bne.n	80074f4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80074f0:	2302      	movs	r3, #2
 80074f2:	e02d      	b.n	8007550 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2201      	movs	r2, #1
 80074f8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2224      	movs	r2, #36	; 0x24
 8007500:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f022 0201 	bic.w	r2, r2, #1
 800751a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	689b      	ldr	r3, [r3, #8]
 8007522:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	683a      	ldr	r2, [r7, #0]
 800752c:	430a      	orrs	r2, r1
 800752e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007530:	6878      	ldr	r0, [r7, #4]
 8007532:	f000 f84f 	bl	80075d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	68fa      	ldr	r2, [r7, #12]
 800753c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2220      	movs	r2, #32
 8007542:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2200      	movs	r2, #0
 800754a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800754e:	2300      	movs	r3, #0
}
 8007550:	4618      	mov	r0, r3
 8007552:	3710      	adds	r7, #16
 8007554:	46bd      	mov	sp, r7
 8007556:	bd80      	pop	{r7, pc}

08007558 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b084      	sub	sp, #16
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
 8007560:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007568:	2b01      	cmp	r3, #1
 800756a:	d101      	bne.n	8007570 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800756c:	2302      	movs	r3, #2
 800756e:	e02d      	b.n	80075cc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2201      	movs	r2, #1
 8007574:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2224      	movs	r2, #36	; 0x24
 800757c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	681a      	ldr	r2, [r3, #0]
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f022 0201 	bic.w	r2, r2, #1
 8007596:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	689b      	ldr	r3, [r3, #8]
 800759e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	683a      	ldr	r2, [r7, #0]
 80075a8:	430a      	orrs	r2, r1
 80075aa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80075ac:	6878      	ldr	r0, [r7, #4]
 80075ae:	f000 f811 	bl	80075d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	68fa      	ldr	r2, [r7, #12]
 80075b8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2220      	movs	r2, #32
 80075be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2200      	movs	r2, #0
 80075c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80075ca:	2300      	movs	r3, #0
}
 80075cc:	4618      	mov	r0, r3
 80075ce:	3710      	adds	r7, #16
 80075d0:	46bd      	mov	sp, r7
 80075d2:	bd80      	pop	{r7, pc}

080075d4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80075d4:	b480      	push	{r7}
 80075d6:	b085      	sub	sp, #20
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d108      	bne.n	80075f6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2201      	movs	r2, #1
 80075e8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2201      	movs	r2, #1
 80075f0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80075f4:	e031      	b.n	800765a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80075f6:	2308      	movs	r3, #8
 80075f8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80075fa:	2308      	movs	r3, #8
 80075fc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	689b      	ldr	r3, [r3, #8]
 8007604:	0e5b      	lsrs	r3, r3, #25
 8007606:	b2db      	uxtb	r3, r3
 8007608:	f003 0307 	and.w	r3, r3, #7
 800760c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	689b      	ldr	r3, [r3, #8]
 8007614:	0f5b      	lsrs	r3, r3, #29
 8007616:	b2db      	uxtb	r3, r3
 8007618:	f003 0307 	and.w	r3, r3, #7
 800761c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800761e:	7bbb      	ldrb	r3, [r7, #14]
 8007620:	7b3a      	ldrb	r2, [r7, #12]
 8007622:	4911      	ldr	r1, [pc, #68]	; (8007668 <UARTEx_SetNbDataToProcess+0x94>)
 8007624:	5c8a      	ldrb	r2, [r1, r2]
 8007626:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800762a:	7b3a      	ldrb	r2, [r7, #12]
 800762c:	490f      	ldr	r1, [pc, #60]	; (800766c <UARTEx_SetNbDataToProcess+0x98>)
 800762e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007630:	fb93 f3f2 	sdiv	r3, r3, r2
 8007634:	b29a      	uxth	r2, r3
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800763c:	7bfb      	ldrb	r3, [r7, #15]
 800763e:	7b7a      	ldrb	r2, [r7, #13]
 8007640:	4909      	ldr	r1, [pc, #36]	; (8007668 <UARTEx_SetNbDataToProcess+0x94>)
 8007642:	5c8a      	ldrb	r2, [r1, r2]
 8007644:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007648:	7b7a      	ldrb	r2, [r7, #13]
 800764a:	4908      	ldr	r1, [pc, #32]	; (800766c <UARTEx_SetNbDataToProcess+0x98>)
 800764c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800764e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007652:	b29a      	uxth	r2, r3
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800765a:	bf00      	nop
 800765c:	3714      	adds	r7, #20
 800765e:	46bd      	mov	sp, r7
 8007660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007664:	4770      	bx	lr
 8007666:	bf00      	nop
 8007668:	0800a0f0 	.word	0x0800a0f0
 800766c:	0800a0f8 	.word	0x0800a0f8

08007670 <__errno>:
 8007670:	4b01      	ldr	r3, [pc, #4]	; (8007678 <__errno+0x8>)
 8007672:	6818      	ldr	r0, [r3, #0]
 8007674:	4770      	bx	lr
 8007676:	bf00      	nop
 8007678:	20000030 	.word	0x20000030

0800767c <__libc_init_array>:
 800767c:	b570      	push	{r4, r5, r6, lr}
 800767e:	4d0d      	ldr	r5, [pc, #52]	; (80076b4 <__libc_init_array+0x38>)
 8007680:	4c0d      	ldr	r4, [pc, #52]	; (80076b8 <__libc_init_array+0x3c>)
 8007682:	1b64      	subs	r4, r4, r5
 8007684:	10a4      	asrs	r4, r4, #2
 8007686:	2600      	movs	r6, #0
 8007688:	42a6      	cmp	r6, r4
 800768a:	d109      	bne.n	80076a0 <__libc_init_array+0x24>
 800768c:	4d0b      	ldr	r5, [pc, #44]	; (80076bc <__libc_init_array+0x40>)
 800768e:	4c0c      	ldr	r4, [pc, #48]	; (80076c0 <__libc_init_array+0x44>)
 8007690:	f002 fcf0 	bl	800a074 <_init>
 8007694:	1b64      	subs	r4, r4, r5
 8007696:	10a4      	asrs	r4, r4, #2
 8007698:	2600      	movs	r6, #0
 800769a:	42a6      	cmp	r6, r4
 800769c:	d105      	bne.n	80076aa <__libc_init_array+0x2e>
 800769e:	bd70      	pop	{r4, r5, r6, pc}
 80076a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80076a4:	4798      	blx	r3
 80076a6:	3601      	adds	r6, #1
 80076a8:	e7ee      	b.n	8007688 <__libc_init_array+0xc>
 80076aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80076ae:	4798      	blx	r3
 80076b0:	3601      	adds	r6, #1
 80076b2:	e7f2      	b.n	800769a <__libc_init_array+0x1e>
 80076b4:	0800a4ec 	.word	0x0800a4ec
 80076b8:	0800a4ec 	.word	0x0800a4ec
 80076bc:	0800a4ec 	.word	0x0800a4ec
 80076c0:	0800a4f0 	.word	0x0800a4f0

080076c4 <memset>:
 80076c4:	4402      	add	r2, r0
 80076c6:	4603      	mov	r3, r0
 80076c8:	4293      	cmp	r3, r2
 80076ca:	d100      	bne.n	80076ce <memset+0xa>
 80076cc:	4770      	bx	lr
 80076ce:	f803 1b01 	strb.w	r1, [r3], #1
 80076d2:	e7f9      	b.n	80076c8 <memset+0x4>

080076d4 <__cvt>:
 80076d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80076d8:	ec55 4b10 	vmov	r4, r5, d0
 80076dc:	2d00      	cmp	r5, #0
 80076de:	460e      	mov	r6, r1
 80076e0:	4619      	mov	r1, r3
 80076e2:	462b      	mov	r3, r5
 80076e4:	bfbb      	ittet	lt
 80076e6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80076ea:	461d      	movlt	r5, r3
 80076ec:	2300      	movge	r3, #0
 80076ee:	232d      	movlt	r3, #45	; 0x2d
 80076f0:	700b      	strb	r3, [r1, #0]
 80076f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076f4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80076f8:	4691      	mov	r9, r2
 80076fa:	f023 0820 	bic.w	r8, r3, #32
 80076fe:	bfbc      	itt	lt
 8007700:	4622      	movlt	r2, r4
 8007702:	4614      	movlt	r4, r2
 8007704:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007708:	d005      	beq.n	8007716 <__cvt+0x42>
 800770a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800770e:	d100      	bne.n	8007712 <__cvt+0x3e>
 8007710:	3601      	adds	r6, #1
 8007712:	2102      	movs	r1, #2
 8007714:	e000      	b.n	8007718 <__cvt+0x44>
 8007716:	2103      	movs	r1, #3
 8007718:	ab03      	add	r3, sp, #12
 800771a:	9301      	str	r3, [sp, #4]
 800771c:	ab02      	add	r3, sp, #8
 800771e:	9300      	str	r3, [sp, #0]
 8007720:	ec45 4b10 	vmov	d0, r4, r5
 8007724:	4653      	mov	r3, sl
 8007726:	4632      	mov	r2, r6
 8007728:	f000 fcca 	bl	80080c0 <_dtoa_r>
 800772c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007730:	4607      	mov	r7, r0
 8007732:	d102      	bne.n	800773a <__cvt+0x66>
 8007734:	f019 0f01 	tst.w	r9, #1
 8007738:	d022      	beq.n	8007780 <__cvt+0xac>
 800773a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800773e:	eb07 0906 	add.w	r9, r7, r6
 8007742:	d110      	bne.n	8007766 <__cvt+0x92>
 8007744:	783b      	ldrb	r3, [r7, #0]
 8007746:	2b30      	cmp	r3, #48	; 0x30
 8007748:	d10a      	bne.n	8007760 <__cvt+0x8c>
 800774a:	2200      	movs	r2, #0
 800774c:	2300      	movs	r3, #0
 800774e:	4620      	mov	r0, r4
 8007750:	4629      	mov	r1, r5
 8007752:	f7f9 f9d1 	bl	8000af8 <__aeabi_dcmpeq>
 8007756:	b918      	cbnz	r0, 8007760 <__cvt+0x8c>
 8007758:	f1c6 0601 	rsb	r6, r6, #1
 800775c:	f8ca 6000 	str.w	r6, [sl]
 8007760:	f8da 3000 	ldr.w	r3, [sl]
 8007764:	4499      	add	r9, r3
 8007766:	2200      	movs	r2, #0
 8007768:	2300      	movs	r3, #0
 800776a:	4620      	mov	r0, r4
 800776c:	4629      	mov	r1, r5
 800776e:	f7f9 f9c3 	bl	8000af8 <__aeabi_dcmpeq>
 8007772:	b108      	cbz	r0, 8007778 <__cvt+0xa4>
 8007774:	f8cd 900c 	str.w	r9, [sp, #12]
 8007778:	2230      	movs	r2, #48	; 0x30
 800777a:	9b03      	ldr	r3, [sp, #12]
 800777c:	454b      	cmp	r3, r9
 800777e:	d307      	bcc.n	8007790 <__cvt+0xbc>
 8007780:	9b03      	ldr	r3, [sp, #12]
 8007782:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007784:	1bdb      	subs	r3, r3, r7
 8007786:	4638      	mov	r0, r7
 8007788:	6013      	str	r3, [r2, #0]
 800778a:	b004      	add	sp, #16
 800778c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007790:	1c59      	adds	r1, r3, #1
 8007792:	9103      	str	r1, [sp, #12]
 8007794:	701a      	strb	r2, [r3, #0]
 8007796:	e7f0      	b.n	800777a <__cvt+0xa6>

08007798 <__exponent>:
 8007798:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800779a:	4603      	mov	r3, r0
 800779c:	2900      	cmp	r1, #0
 800779e:	bfb8      	it	lt
 80077a0:	4249      	neglt	r1, r1
 80077a2:	f803 2b02 	strb.w	r2, [r3], #2
 80077a6:	bfb4      	ite	lt
 80077a8:	222d      	movlt	r2, #45	; 0x2d
 80077aa:	222b      	movge	r2, #43	; 0x2b
 80077ac:	2909      	cmp	r1, #9
 80077ae:	7042      	strb	r2, [r0, #1]
 80077b0:	dd2a      	ble.n	8007808 <__exponent+0x70>
 80077b2:	f10d 0407 	add.w	r4, sp, #7
 80077b6:	46a4      	mov	ip, r4
 80077b8:	270a      	movs	r7, #10
 80077ba:	46a6      	mov	lr, r4
 80077bc:	460a      	mov	r2, r1
 80077be:	fb91 f6f7 	sdiv	r6, r1, r7
 80077c2:	fb07 1516 	mls	r5, r7, r6, r1
 80077c6:	3530      	adds	r5, #48	; 0x30
 80077c8:	2a63      	cmp	r2, #99	; 0x63
 80077ca:	f104 34ff 	add.w	r4, r4, #4294967295
 80077ce:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80077d2:	4631      	mov	r1, r6
 80077d4:	dcf1      	bgt.n	80077ba <__exponent+0x22>
 80077d6:	3130      	adds	r1, #48	; 0x30
 80077d8:	f1ae 0502 	sub.w	r5, lr, #2
 80077dc:	f804 1c01 	strb.w	r1, [r4, #-1]
 80077e0:	1c44      	adds	r4, r0, #1
 80077e2:	4629      	mov	r1, r5
 80077e4:	4561      	cmp	r1, ip
 80077e6:	d30a      	bcc.n	80077fe <__exponent+0x66>
 80077e8:	f10d 0209 	add.w	r2, sp, #9
 80077ec:	eba2 020e 	sub.w	r2, r2, lr
 80077f0:	4565      	cmp	r5, ip
 80077f2:	bf88      	it	hi
 80077f4:	2200      	movhi	r2, #0
 80077f6:	4413      	add	r3, r2
 80077f8:	1a18      	subs	r0, r3, r0
 80077fa:	b003      	add	sp, #12
 80077fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007802:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007806:	e7ed      	b.n	80077e4 <__exponent+0x4c>
 8007808:	2330      	movs	r3, #48	; 0x30
 800780a:	3130      	adds	r1, #48	; 0x30
 800780c:	7083      	strb	r3, [r0, #2]
 800780e:	70c1      	strb	r1, [r0, #3]
 8007810:	1d03      	adds	r3, r0, #4
 8007812:	e7f1      	b.n	80077f8 <__exponent+0x60>

08007814 <_printf_float>:
 8007814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007818:	ed2d 8b02 	vpush	{d8}
 800781c:	b08d      	sub	sp, #52	; 0x34
 800781e:	460c      	mov	r4, r1
 8007820:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007824:	4616      	mov	r6, r2
 8007826:	461f      	mov	r7, r3
 8007828:	4605      	mov	r5, r0
 800782a:	f001 fb2b 	bl	8008e84 <_localeconv_r>
 800782e:	f8d0 a000 	ldr.w	sl, [r0]
 8007832:	4650      	mov	r0, sl
 8007834:	f7f8 fce4 	bl	8000200 <strlen>
 8007838:	2300      	movs	r3, #0
 800783a:	930a      	str	r3, [sp, #40]	; 0x28
 800783c:	6823      	ldr	r3, [r4, #0]
 800783e:	9305      	str	r3, [sp, #20]
 8007840:	f8d8 3000 	ldr.w	r3, [r8]
 8007844:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007848:	3307      	adds	r3, #7
 800784a:	f023 0307 	bic.w	r3, r3, #7
 800784e:	f103 0208 	add.w	r2, r3, #8
 8007852:	f8c8 2000 	str.w	r2, [r8]
 8007856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800785a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800785e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007862:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007866:	9307      	str	r3, [sp, #28]
 8007868:	f8cd 8018 	str.w	r8, [sp, #24]
 800786c:	ee08 0a10 	vmov	s16, r0
 8007870:	4b9f      	ldr	r3, [pc, #636]	; (8007af0 <_printf_float+0x2dc>)
 8007872:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007876:	f04f 32ff 	mov.w	r2, #4294967295
 800787a:	f7f9 f96f 	bl	8000b5c <__aeabi_dcmpun>
 800787e:	bb88      	cbnz	r0, 80078e4 <_printf_float+0xd0>
 8007880:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007884:	4b9a      	ldr	r3, [pc, #616]	; (8007af0 <_printf_float+0x2dc>)
 8007886:	f04f 32ff 	mov.w	r2, #4294967295
 800788a:	f7f9 f949 	bl	8000b20 <__aeabi_dcmple>
 800788e:	bb48      	cbnz	r0, 80078e4 <_printf_float+0xd0>
 8007890:	2200      	movs	r2, #0
 8007892:	2300      	movs	r3, #0
 8007894:	4640      	mov	r0, r8
 8007896:	4649      	mov	r1, r9
 8007898:	f7f9 f938 	bl	8000b0c <__aeabi_dcmplt>
 800789c:	b110      	cbz	r0, 80078a4 <_printf_float+0x90>
 800789e:	232d      	movs	r3, #45	; 0x2d
 80078a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80078a4:	4b93      	ldr	r3, [pc, #588]	; (8007af4 <_printf_float+0x2e0>)
 80078a6:	4894      	ldr	r0, [pc, #592]	; (8007af8 <_printf_float+0x2e4>)
 80078a8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80078ac:	bf94      	ite	ls
 80078ae:	4698      	movls	r8, r3
 80078b0:	4680      	movhi	r8, r0
 80078b2:	2303      	movs	r3, #3
 80078b4:	6123      	str	r3, [r4, #16]
 80078b6:	9b05      	ldr	r3, [sp, #20]
 80078b8:	f023 0204 	bic.w	r2, r3, #4
 80078bc:	6022      	str	r2, [r4, #0]
 80078be:	f04f 0900 	mov.w	r9, #0
 80078c2:	9700      	str	r7, [sp, #0]
 80078c4:	4633      	mov	r3, r6
 80078c6:	aa0b      	add	r2, sp, #44	; 0x2c
 80078c8:	4621      	mov	r1, r4
 80078ca:	4628      	mov	r0, r5
 80078cc:	f000 f9d8 	bl	8007c80 <_printf_common>
 80078d0:	3001      	adds	r0, #1
 80078d2:	f040 8090 	bne.w	80079f6 <_printf_float+0x1e2>
 80078d6:	f04f 30ff 	mov.w	r0, #4294967295
 80078da:	b00d      	add	sp, #52	; 0x34
 80078dc:	ecbd 8b02 	vpop	{d8}
 80078e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078e4:	4642      	mov	r2, r8
 80078e6:	464b      	mov	r3, r9
 80078e8:	4640      	mov	r0, r8
 80078ea:	4649      	mov	r1, r9
 80078ec:	f7f9 f936 	bl	8000b5c <__aeabi_dcmpun>
 80078f0:	b140      	cbz	r0, 8007904 <_printf_float+0xf0>
 80078f2:	464b      	mov	r3, r9
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	bfbc      	itt	lt
 80078f8:	232d      	movlt	r3, #45	; 0x2d
 80078fa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80078fe:	487f      	ldr	r0, [pc, #508]	; (8007afc <_printf_float+0x2e8>)
 8007900:	4b7f      	ldr	r3, [pc, #508]	; (8007b00 <_printf_float+0x2ec>)
 8007902:	e7d1      	b.n	80078a8 <_printf_float+0x94>
 8007904:	6863      	ldr	r3, [r4, #4]
 8007906:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800790a:	9206      	str	r2, [sp, #24]
 800790c:	1c5a      	adds	r2, r3, #1
 800790e:	d13f      	bne.n	8007990 <_printf_float+0x17c>
 8007910:	2306      	movs	r3, #6
 8007912:	6063      	str	r3, [r4, #4]
 8007914:	9b05      	ldr	r3, [sp, #20]
 8007916:	6861      	ldr	r1, [r4, #4]
 8007918:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800791c:	2300      	movs	r3, #0
 800791e:	9303      	str	r3, [sp, #12]
 8007920:	ab0a      	add	r3, sp, #40	; 0x28
 8007922:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007926:	ab09      	add	r3, sp, #36	; 0x24
 8007928:	ec49 8b10 	vmov	d0, r8, r9
 800792c:	9300      	str	r3, [sp, #0]
 800792e:	6022      	str	r2, [r4, #0]
 8007930:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007934:	4628      	mov	r0, r5
 8007936:	f7ff fecd 	bl	80076d4 <__cvt>
 800793a:	9b06      	ldr	r3, [sp, #24]
 800793c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800793e:	2b47      	cmp	r3, #71	; 0x47
 8007940:	4680      	mov	r8, r0
 8007942:	d108      	bne.n	8007956 <_printf_float+0x142>
 8007944:	1cc8      	adds	r0, r1, #3
 8007946:	db02      	blt.n	800794e <_printf_float+0x13a>
 8007948:	6863      	ldr	r3, [r4, #4]
 800794a:	4299      	cmp	r1, r3
 800794c:	dd41      	ble.n	80079d2 <_printf_float+0x1be>
 800794e:	f1ab 0b02 	sub.w	fp, fp, #2
 8007952:	fa5f fb8b 	uxtb.w	fp, fp
 8007956:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800795a:	d820      	bhi.n	800799e <_printf_float+0x18a>
 800795c:	3901      	subs	r1, #1
 800795e:	465a      	mov	r2, fp
 8007960:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007964:	9109      	str	r1, [sp, #36]	; 0x24
 8007966:	f7ff ff17 	bl	8007798 <__exponent>
 800796a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800796c:	1813      	adds	r3, r2, r0
 800796e:	2a01      	cmp	r2, #1
 8007970:	4681      	mov	r9, r0
 8007972:	6123      	str	r3, [r4, #16]
 8007974:	dc02      	bgt.n	800797c <_printf_float+0x168>
 8007976:	6822      	ldr	r2, [r4, #0]
 8007978:	07d2      	lsls	r2, r2, #31
 800797a:	d501      	bpl.n	8007980 <_printf_float+0x16c>
 800797c:	3301      	adds	r3, #1
 800797e:	6123      	str	r3, [r4, #16]
 8007980:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007984:	2b00      	cmp	r3, #0
 8007986:	d09c      	beq.n	80078c2 <_printf_float+0xae>
 8007988:	232d      	movs	r3, #45	; 0x2d
 800798a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800798e:	e798      	b.n	80078c2 <_printf_float+0xae>
 8007990:	9a06      	ldr	r2, [sp, #24]
 8007992:	2a47      	cmp	r2, #71	; 0x47
 8007994:	d1be      	bne.n	8007914 <_printf_float+0x100>
 8007996:	2b00      	cmp	r3, #0
 8007998:	d1bc      	bne.n	8007914 <_printf_float+0x100>
 800799a:	2301      	movs	r3, #1
 800799c:	e7b9      	b.n	8007912 <_printf_float+0xfe>
 800799e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80079a2:	d118      	bne.n	80079d6 <_printf_float+0x1c2>
 80079a4:	2900      	cmp	r1, #0
 80079a6:	6863      	ldr	r3, [r4, #4]
 80079a8:	dd0b      	ble.n	80079c2 <_printf_float+0x1ae>
 80079aa:	6121      	str	r1, [r4, #16]
 80079ac:	b913      	cbnz	r3, 80079b4 <_printf_float+0x1a0>
 80079ae:	6822      	ldr	r2, [r4, #0]
 80079b0:	07d0      	lsls	r0, r2, #31
 80079b2:	d502      	bpl.n	80079ba <_printf_float+0x1a6>
 80079b4:	3301      	adds	r3, #1
 80079b6:	440b      	add	r3, r1
 80079b8:	6123      	str	r3, [r4, #16]
 80079ba:	65a1      	str	r1, [r4, #88]	; 0x58
 80079bc:	f04f 0900 	mov.w	r9, #0
 80079c0:	e7de      	b.n	8007980 <_printf_float+0x16c>
 80079c2:	b913      	cbnz	r3, 80079ca <_printf_float+0x1b6>
 80079c4:	6822      	ldr	r2, [r4, #0]
 80079c6:	07d2      	lsls	r2, r2, #31
 80079c8:	d501      	bpl.n	80079ce <_printf_float+0x1ba>
 80079ca:	3302      	adds	r3, #2
 80079cc:	e7f4      	b.n	80079b8 <_printf_float+0x1a4>
 80079ce:	2301      	movs	r3, #1
 80079d0:	e7f2      	b.n	80079b8 <_printf_float+0x1a4>
 80079d2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80079d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079d8:	4299      	cmp	r1, r3
 80079da:	db05      	blt.n	80079e8 <_printf_float+0x1d4>
 80079dc:	6823      	ldr	r3, [r4, #0]
 80079de:	6121      	str	r1, [r4, #16]
 80079e0:	07d8      	lsls	r0, r3, #31
 80079e2:	d5ea      	bpl.n	80079ba <_printf_float+0x1a6>
 80079e4:	1c4b      	adds	r3, r1, #1
 80079e6:	e7e7      	b.n	80079b8 <_printf_float+0x1a4>
 80079e8:	2900      	cmp	r1, #0
 80079ea:	bfd4      	ite	le
 80079ec:	f1c1 0202 	rsble	r2, r1, #2
 80079f0:	2201      	movgt	r2, #1
 80079f2:	4413      	add	r3, r2
 80079f4:	e7e0      	b.n	80079b8 <_printf_float+0x1a4>
 80079f6:	6823      	ldr	r3, [r4, #0]
 80079f8:	055a      	lsls	r2, r3, #21
 80079fa:	d407      	bmi.n	8007a0c <_printf_float+0x1f8>
 80079fc:	6923      	ldr	r3, [r4, #16]
 80079fe:	4642      	mov	r2, r8
 8007a00:	4631      	mov	r1, r6
 8007a02:	4628      	mov	r0, r5
 8007a04:	47b8      	blx	r7
 8007a06:	3001      	adds	r0, #1
 8007a08:	d12c      	bne.n	8007a64 <_printf_float+0x250>
 8007a0a:	e764      	b.n	80078d6 <_printf_float+0xc2>
 8007a0c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007a10:	f240 80e0 	bls.w	8007bd4 <_printf_float+0x3c0>
 8007a14:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007a18:	2200      	movs	r2, #0
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	f7f9 f86c 	bl	8000af8 <__aeabi_dcmpeq>
 8007a20:	2800      	cmp	r0, #0
 8007a22:	d034      	beq.n	8007a8e <_printf_float+0x27a>
 8007a24:	4a37      	ldr	r2, [pc, #220]	; (8007b04 <_printf_float+0x2f0>)
 8007a26:	2301      	movs	r3, #1
 8007a28:	4631      	mov	r1, r6
 8007a2a:	4628      	mov	r0, r5
 8007a2c:	47b8      	blx	r7
 8007a2e:	3001      	adds	r0, #1
 8007a30:	f43f af51 	beq.w	80078d6 <_printf_float+0xc2>
 8007a34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007a38:	429a      	cmp	r2, r3
 8007a3a:	db02      	blt.n	8007a42 <_printf_float+0x22e>
 8007a3c:	6823      	ldr	r3, [r4, #0]
 8007a3e:	07d8      	lsls	r0, r3, #31
 8007a40:	d510      	bpl.n	8007a64 <_printf_float+0x250>
 8007a42:	ee18 3a10 	vmov	r3, s16
 8007a46:	4652      	mov	r2, sl
 8007a48:	4631      	mov	r1, r6
 8007a4a:	4628      	mov	r0, r5
 8007a4c:	47b8      	blx	r7
 8007a4e:	3001      	adds	r0, #1
 8007a50:	f43f af41 	beq.w	80078d6 <_printf_float+0xc2>
 8007a54:	f04f 0800 	mov.w	r8, #0
 8007a58:	f104 091a 	add.w	r9, r4, #26
 8007a5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a5e:	3b01      	subs	r3, #1
 8007a60:	4543      	cmp	r3, r8
 8007a62:	dc09      	bgt.n	8007a78 <_printf_float+0x264>
 8007a64:	6823      	ldr	r3, [r4, #0]
 8007a66:	079b      	lsls	r3, r3, #30
 8007a68:	f100 8105 	bmi.w	8007c76 <_printf_float+0x462>
 8007a6c:	68e0      	ldr	r0, [r4, #12]
 8007a6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a70:	4298      	cmp	r0, r3
 8007a72:	bfb8      	it	lt
 8007a74:	4618      	movlt	r0, r3
 8007a76:	e730      	b.n	80078da <_printf_float+0xc6>
 8007a78:	2301      	movs	r3, #1
 8007a7a:	464a      	mov	r2, r9
 8007a7c:	4631      	mov	r1, r6
 8007a7e:	4628      	mov	r0, r5
 8007a80:	47b8      	blx	r7
 8007a82:	3001      	adds	r0, #1
 8007a84:	f43f af27 	beq.w	80078d6 <_printf_float+0xc2>
 8007a88:	f108 0801 	add.w	r8, r8, #1
 8007a8c:	e7e6      	b.n	8007a5c <_printf_float+0x248>
 8007a8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	dc39      	bgt.n	8007b08 <_printf_float+0x2f4>
 8007a94:	4a1b      	ldr	r2, [pc, #108]	; (8007b04 <_printf_float+0x2f0>)
 8007a96:	2301      	movs	r3, #1
 8007a98:	4631      	mov	r1, r6
 8007a9a:	4628      	mov	r0, r5
 8007a9c:	47b8      	blx	r7
 8007a9e:	3001      	adds	r0, #1
 8007aa0:	f43f af19 	beq.w	80078d6 <_printf_float+0xc2>
 8007aa4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007aa8:	4313      	orrs	r3, r2
 8007aaa:	d102      	bne.n	8007ab2 <_printf_float+0x29e>
 8007aac:	6823      	ldr	r3, [r4, #0]
 8007aae:	07d9      	lsls	r1, r3, #31
 8007ab0:	d5d8      	bpl.n	8007a64 <_printf_float+0x250>
 8007ab2:	ee18 3a10 	vmov	r3, s16
 8007ab6:	4652      	mov	r2, sl
 8007ab8:	4631      	mov	r1, r6
 8007aba:	4628      	mov	r0, r5
 8007abc:	47b8      	blx	r7
 8007abe:	3001      	adds	r0, #1
 8007ac0:	f43f af09 	beq.w	80078d6 <_printf_float+0xc2>
 8007ac4:	f04f 0900 	mov.w	r9, #0
 8007ac8:	f104 0a1a 	add.w	sl, r4, #26
 8007acc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ace:	425b      	negs	r3, r3
 8007ad0:	454b      	cmp	r3, r9
 8007ad2:	dc01      	bgt.n	8007ad8 <_printf_float+0x2c4>
 8007ad4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ad6:	e792      	b.n	80079fe <_printf_float+0x1ea>
 8007ad8:	2301      	movs	r3, #1
 8007ada:	4652      	mov	r2, sl
 8007adc:	4631      	mov	r1, r6
 8007ade:	4628      	mov	r0, r5
 8007ae0:	47b8      	blx	r7
 8007ae2:	3001      	adds	r0, #1
 8007ae4:	f43f aef7 	beq.w	80078d6 <_printf_float+0xc2>
 8007ae8:	f109 0901 	add.w	r9, r9, #1
 8007aec:	e7ee      	b.n	8007acc <_printf_float+0x2b8>
 8007aee:	bf00      	nop
 8007af0:	7fefffff 	.word	0x7fefffff
 8007af4:	0800a104 	.word	0x0800a104
 8007af8:	0800a108 	.word	0x0800a108
 8007afc:	0800a110 	.word	0x0800a110
 8007b00:	0800a10c 	.word	0x0800a10c
 8007b04:	0800a114 	.word	0x0800a114
 8007b08:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b0a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007b0c:	429a      	cmp	r2, r3
 8007b0e:	bfa8      	it	ge
 8007b10:	461a      	movge	r2, r3
 8007b12:	2a00      	cmp	r2, #0
 8007b14:	4691      	mov	r9, r2
 8007b16:	dc37      	bgt.n	8007b88 <_printf_float+0x374>
 8007b18:	f04f 0b00 	mov.w	fp, #0
 8007b1c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007b20:	f104 021a 	add.w	r2, r4, #26
 8007b24:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007b26:	9305      	str	r3, [sp, #20]
 8007b28:	eba3 0309 	sub.w	r3, r3, r9
 8007b2c:	455b      	cmp	r3, fp
 8007b2e:	dc33      	bgt.n	8007b98 <_printf_float+0x384>
 8007b30:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007b34:	429a      	cmp	r2, r3
 8007b36:	db3b      	blt.n	8007bb0 <_printf_float+0x39c>
 8007b38:	6823      	ldr	r3, [r4, #0]
 8007b3a:	07da      	lsls	r2, r3, #31
 8007b3c:	d438      	bmi.n	8007bb0 <_printf_float+0x39c>
 8007b3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b40:	9b05      	ldr	r3, [sp, #20]
 8007b42:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b44:	1ad3      	subs	r3, r2, r3
 8007b46:	eba2 0901 	sub.w	r9, r2, r1
 8007b4a:	4599      	cmp	r9, r3
 8007b4c:	bfa8      	it	ge
 8007b4e:	4699      	movge	r9, r3
 8007b50:	f1b9 0f00 	cmp.w	r9, #0
 8007b54:	dc35      	bgt.n	8007bc2 <_printf_float+0x3ae>
 8007b56:	f04f 0800 	mov.w	r8, #0
 8007b5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007b5e:	f104 0a1a 	add.w	sl, r4, #26
 8007b62:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007b66:	1a9b      	subs	r3, r3, r2
 8007b68:	eba3 0309 	sub.w	r3, r3, r9
 8007b6c:	4543      	cmp	r3, r8
 8007b6e:	f77f af79 	ble.w	8007a64 <_printf_float+0x250>
 8007b72:	2301      	movs	r3, #1
 8007b74:	4652      	mov	r2, sl
 8007b76:	4631      	mov	r1, r6
 8007b78:	4628      	mov	r0, r5
 8007b7a:	47b8      	blx	r7
 8007b7c:	3001      	adds	r0, #1
 8007b7e:	f43f aeaa 	beq.w	80078d6 <_printf_float+0xc2>
 8007b82:	f108 0801 	add.w	r8, r8, #1
 8007b86:	e7ec      	b.n	8007b62 <_printf_float+0x34e>
 8007b88:	4613      	mov	r3, r2
 8007b8a:	4631      	mov	r1, r6
 8007b8c:	4642      	mov	r2, r8
 8007b8e:	4628      	mov	r0, r5
 8007b90:	47b8      	blx	r7
 8007b92:	3001      	adds	r0, #1
 8007b94:	d1c0      	bne.n	8007b18 <_printf_float+0x304>
 8007b96:	e69e      	b.n	80078d6 <_printf_float+0xc2>
 8007b98:	2301      	movs	r3, #1
 8007b9a:	4631      	mov	r1, r6
 8007b9c:	4628      	mov	r0, r5
 8007b9e:	9205      	str	r2, [sp, #20]
 8007ba0:	47b8      	blx	r7
 8007ba2:	3001      	adds	r0, #1
 8007ba4:	f43f ae97 	beq.w	80078d6 <_printf_float+0xc2>
 8007ba8:	9a05      	ldr	r2, [sp, #20]
 8007baa:	f10b 0b01 	add.w	fp, fp, #1
 8007bae:	e7b9      	b.n	8007b24 <_printf_float+0x310>
 8007bb0:	ee18 3a10 	vmov	r3, s16
 8007bb4:	4652      	mov	r2, sl
 8007bb6:	4631      	mov	r1, r6
 8007bb8:	4628      	mov	r0, r5
 8007bba:	47b8      	blx	r7
 8007bbc:	3001      	adds	r0, #1
 8007bbe:	d1be      	bne.n	8007b3e <_printf_float+0x32a>
 8007bc0:	e689      	b.n	80078d6 <_printf_float+0xc2>
 8007bc2:	9a05      	ldr	r2, [sp, #20]
 8007bc4:	464b      	mov	r3, r9
 8007bc6:	4442      	add	r2, r8
 8007bc8:	4631      	mov	r1, r6
 8007bca:	4628      	mov	r0, r5
 8007bcc:	47b8      	blx	r7
 8007bce:	3001      	adds	r0, #1
 8007bd0:	d1c1      	bne.n	8007b56 <_printf_float+0x342>
 8007bd2:	e680      	b.n	80078d6 <_printf_float+0xc2>
 8007bd4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bd6:	2a01      	cmp	r2, #1
 8007bd8:	dc01      	bgt.n	8007bde <_printf_float+0x3ca>
 8007bda:	07db      	lsls	r3, r3, #31
 8007bdc:	d538      	bpl.n	8007c50 <_printf_float+0x43c>
 8007bde:	2301      	movs	r3, #1
 8007be0:	4642      	mov	r2, r8
 8007be2:	4631      	mov	r1, r6
 8007be4:	4628      	mov	r0, r5
 8007be6:	47b8      	blx	r7
 8007be8:	3001      	adds	r0, #1
 8007bea:	f43f ae74 	beq.w	80078d6 <_printf_float+0xc2>
 8007bee:	ee18 3a10 	vmov	r3, s16
 8007bf2:	4652      	mov	r2, sl
 8007bf4:	4631      	mov	r1, r6
 8007bf6:	4628      	mov	r0, r5
 8007bf8:	47b8      	blx	r7
 8007bfa:	3001      	adds	r0, #1
 8007bfc:	f43f ae6b 	beq.w	80078d6 <_printf_float+0xc2>
 8007c00:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007c04:	2200      	movs	r2, #0
 8007c06:	2300      	movs	r3, #0
 8007c08:	f7f8 ff76 	bl	8000af8 <__aeabi_dcmpeq>
 8007c0c:	b9d8      	cbnz	r0, 8007c46 <_printf_float+0x432>
 8007c0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c10:	f108 0201 	add.w	r2, r8, #1
 8007c14:	3b01      	subs	r3, #1
 8007c16:	4631      	mov	r1, r6
 8007c18:	4628      	mov	r0, r5
 8007c1a:	47b8      	blx	r7
 8007c1c:	3001      	adds	r0, #1
 8007c1e:	d10e      	bne.n	8007c3e <_printf_float+0x42a>
 8007c20:	e659      	b.n	80078d6 <_printf_float+0xc2>
 8007c22:	2301      	movs	r3, #1
 8007c24:	4652      	mov	r2, sl
 8007c26:	4631      	mov	r1, r6
 8007c28:	4628      	mov	r0, r5
 8007c2a:	47b8      	blx	r7
 8007c2c:	3001      	adds	r0, #1
 8007c2e:	f43f ae52 	beq.w	80078d6 <_printf_float+0xc2>
 8007c32:	f108 0801 	add.w	r8, r8, #1
 8007c36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c38:	3b01      	subs	r3, #1
 8007c3a:	4543      	cmp	r3, r8
 8007c3c:	dcf1      	bgt.n	8007c22 <_printf_float+0x40e>
 8007c3e:	464b      	mov	r3, r9
 8007c40:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007c44:	e6dc      	b.n	8007a00 <_printf_float+0x1ec>
 8007c46:	f04f 0800 	mov.w	r8, #0
 8007c4a:	f104 0a1a 	add.w	sl, r4, #26
 8007c4e:	e7f2      	b.n	8007c36 <_printf_float+0x422>
 8007c50:	2301      	movs	r3, #1
 8007c52:	4642      	mov	r2, r8
 8007c54:	e7df      	b.n	8007c16 <_printf_float+0x402>
 8007c56:	2301      	movs	r3, #1
 8007c58:	464a      	mov	r2, r9
 8007c5a:	4631      	mov	r1, r6
 8007c5c:	4628      	mov	r0, r5
 8007c5e:	47b8      	blx	r7
 8007c60:	3001      	adds	r0, #1
 8007c62:	f43f ae38 	beq.w	80078d6 <_printf_float+0xc2>
 8007c66:	f108 0801 	add.w	r8, r8, #1
 8007c6a:	68e3      	ldr	r3, [r4, #12]
 8007c6c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007c6e:	1a5b      	subs	r3, r3, r1
 8007c70:	4543      	cmp	r3, r8
 8007c72:	dcf0      	bgt.n	8007c56 <_printf_float+0x442>
 8007c74:	e6fa      	b.n	8007a6c <_printf_float+0x258>
 8007c76:	f04f 0800 	mov.w	r8, #0
 8007c7a:	f104 0919 	add.w	r9, r4, #25
 8007c7e:	e7f4      	b.n	8007c6a <_printf_float+0x456>

08007c80 <_printf_common>:
 8007c80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c84:	4616      	mov	r6, r2
 8007c86:	4699      	mov	r9, r3
 8007c88:	688a      	ldr	r2, [r1, #8]
 8007c8a:	690b      	ldr	r3, [r1, #16]
 8007c8c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007c90:	4293      	cmp	r3, r2
 8007c92:	bfb8      	it	lt
 8007c94:	4613      	movlt	r3, r2
 8007c96:	6033      	str	r3, [r6, #0]
 8007c98:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007c9c:	4607      	mov	r7, r0
 8007c9e:	460c      	mov	r4, r1
 8007ca0:	b10a      	cbz	r2, 8007ca6 <_printf_common+0x26>
 8007ca2:	3301      	adds	r3, #1
 8007ca4:	6033      	str	r3, [r6, #0]
 8007ca6:	6823      	ldr	r3, [r4, #0]
 8007ca8:	0699      	lsls	r1, r3, #26
 8007caa:	bf42      	ittt	mi
 8007cac:	6833      	ldrmi	r3, [r6, #0]
 8007cae:	3302      	addmi	r3, #2
 8007cb0:	6033      	strmi	r3, [r6, #0]
 8007cb2:	6825      	ldr	r5, [r4, #0]
 8007cb4:	f015 0506 	ands.w	r5, r5, #6
 8007cb8:	d106      	bne.n	8007cc8 <_printf_common+0x48>
 8007cba:	f104 0a19 	add.w	sl, r4, #25
 8007cbe:	68e3      	ldr	r3, [r4, #12]
 8007cc0:	6832      	ldr	r2, [r6, #0]
 8007cc2:	1a9b      	subs	r3, r3, r2
 8007cc4:	42ab      	cmp	r3, r5
 8007cc6:	dc26      	bgt.n	8007d16 <_printf_common+0x96>
 8007cc8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007ccc:	1e13      	subs	r3, r2, #0
 8007cce:	6822      	ldr	r2, [r4, #0]
 8007cd0:	bf18      	it	ne
 8007cd2:	2301      	movne	r3, #1
 8007cd4:	0692      	lsls	r2, r2, #26
 8007cd6:	d42b      	bmi.n	8007d30 <_printf_common+0xb0>
 8007cd8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007cdc:	4649      	mov	r1, r9
 8007cde:	4638      	mov	r0, r7
 8007ce0:	47c0      	blx	r8
 8007ce2:	3001      	adds	r0, #1
 8007ce4:	d01e      	beq.n	8007d24 <_printf_common+0xa4>
 8007ce6:	6823      	ldr	r3, [r4, #0]
 8007ce8:	68e5      	ldr	r5, [r4, #12]
 8007cea:	6832      	ldr	r2, [r6, #0]
 8007cec:	f003 0306 	and.w	r3, r3, #6
 8007cf0:	2b04      	cmp	r3, #4
 8007cf2:	bf08      	it	eq
 8007cf4:	1aad      	subeq	r5, r5, r2
 8007cf6:	68a3      	ldr	r3, [r4, #8]
 8007cf8:	6922      	ldr	r2, [r4, #16]
 8007cfa:	bf0c      	ite	eq
 8007cfc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d00:	2500      	movne	r5, #0
 8007d02:	4293      	cmp	r3, r2
 8007d04:	bfc4      	itt	gt
 8007d06:	1a9b      	subgt	r3, r3, r2
 8007d08:	18ed      	addgt	r5, r5, r3
 8007d0a:	2600      	movs	r6, #0
 8007d0c:	341a      	adds	r4, #26
 8007d0e:	42b5      	cmp	r5, r6
 8007d10:	d11a      	bne.n	8007d48 <_printf_common+0xc8>
 8007d12:	2000      	movs	r0, #0
 8007d14:	e008      	b.n	8007d28 <_printf_common+0xa8>
 8007d16:	2301      	movs	r3, #1
 8007d18:	4652      	mov	r2, sl
 8007d1a:	4649      	mov	r1, r9
 8007d1c:	4638      	mov	r0, r7
 8007d1e:	47c0      	blx	r8
 8007d20:	3001      	adds	r0, #1
 8007d22:	d103      	bne.n	8007d2c <_printf_common+0xac>
 8007d24:	f04f 30ff 	mov.w	r0, #4294967295
 8007d28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d2c:	3501      	adds	r5, #1
 8007d2e:	e7c6      	b.n	8007cbe <_printf_common+0x3e>
 8007d30:	18e1      	adds	r1, r4, r3
 8007d32:	1c5a      	adds	r2, r3, #1
 8007d34:	2030      	movs	r0, #48	; 0x30
 8007d36:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007d3a:	4422      	add	r2, r4
 8007d3c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007d40:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007d44:	3302      	adds	r3, #2
 8007d46:	e7c7      	b.n	8007cd8 <_printf_common+0x58>
 8007d48:	2301      	movs	r3, #1
 8007d4a:	4622      	mov	r2, r4
 8007d4c:	4649      	mov	r1, r9
 8007d4e:	4638      	mov	r0, r7
 8007d50:	47c0      	blx	r8
 8007d52:	3001      	adds	r0, #1
 8007d54:	d0e6      	beq.n	8007d24 <_printf_common+0xa4>
 8007d56:	3601      	adds	r6, #1
 8007d58:	e7d9      	b.n	8007d0e <_printf_common+0x8e>
	...

08007d5c <_printf_i>:
 8007d5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d60:	460c      	mov	r4, r1
 8007d62:	4691      	mov	r9, r2
 8007d64:	7e27      	ldrb	r7, [r4, #24]
 8007d66:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007d68:	2f78      	cmp	r7, #120	; 0x78
 8007d6a:	4680      	mov	r8, r0
 8007d6c:	469a      	mov	sl, r3
 8007d6e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007d72:	d807      	bhi.n	8007d84 <_printf_i+0x28>
 8007d74:	2f62      	cmp	r7, #98	; 0x62
 8007d76:	d80a      	bhi.n	8007d8e <_printf_i+0x32>
 8007d78:	2f00      	cmp	r7, #0
 8007d7a:	f000 80d8 	beq.w	8007f2e <_printf_i+0x1d2>
 8007d7e:	2f58      	cmp	r7, #88	; 0x58
 8007d80:	f000 80a3 	beq.w	8007eca <_printf_i+0x16e>
 8007d84:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007d88:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007d8c:	e03a      	b.n	8007e04 <_printf_i+0xa8>
 8007d8e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007d92:	2b15      	cmp	r3, #21
 8007d94:	d8f6      	bhi.n	8007d84 <_printf_i+0x28>
 8007d96:	a001      	add	r0, pc, #4	; (adr r0, 8007d9c <_printf_i+0x40>)
 8007d98:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007d9c:	08007df5 	.word	0x08007df5
 8007da0:	08007e09 	.word	0x08007e09
 8007da4:	08007d85 	.word	0x08007d85
 8007da8:	08007d85 	.word	0x08007d85
 8007dac:	08007d85 	.word	0x08007d85
 8007db0:	08007d85 	.word	0x08007d85
 8007db4:	08007e09 	.word	0x08007e09
 8007db8:	08007d85 	.word	0x08007d85
 8007dbc:	08007d85 	.word	0x08007d85
 8007dc0:	08007d85 	.word	0x08007d85
 8007dc4:	08007d85 	.word	0x08007d85
 8007dc8:	08007f15 	.word	0x08007f15
 8007dcc:	08007e39 	.word	0x08007e39
 8007dd0:	08007ef7 	.word	0x08007ef7
 8007dd4:	08007d85 	.word	0x08007d85
 8007dd8:	08007d85 	.word	0x08007d85
 8007ddc:	08007f37 	.word	0x08007f37
 8007de0:	08007d85 	.word	0x08007d85
 8007de4:	08007e39 	.word	0x08007e39
 8007de8:	08007d85 	.word	0x08007d85
 8007dec:	08007d85 	.word	0x08007d85
 8007df0:	08007eff 	.word	0x08007eff
 8007df4:	680b      	ldr	r3, [r1, #0]
 8007df6:	1d1a      	adds	r2, r3, #4
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	600a      	str	r2, [r1, #0]
 8007dfc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007e00:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007e04:	2301      	movs	r3, #1
 8007e06:	e0a3      	b.n	8007f50 <_printf_i+0x1f4>
 8007e08:	6825      	ldr	r5, [r4, #0]
 8007e0a:	6808      	ldr	r0, [r1, #0]
 8007e0c:	062e      	lsls	r6, r5, #24
 8007e0e:	f100 0304 	add.w	r3, r0, #4
 8007e12:	d50a      	bpl.n	8007e2a <_printf_i+0xce>
 8007e14:	6805      	ldr	r5, [r0, #0]
 8007e16:	600b      	str	r3, [r1, #0]
 8007e18:	2d00      	cmp	r5, #0
 8007e1a:	da03      	bge.n	8007e24 <_printf_i+0xc8>
 8007e1c:	232d      	movs	r3, #45	; 0x2d
 8007e1e:	426d      	negs	r5, r5
 8007e20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e24:	485e      	ldr	r0, [pc, #376]	; (8007fa0 <_printf_i+0x244>)
 8007e26:	230a      	movs	r3, #10
 8007e28:	e019      	b.n	8007e5e <_printf_i+0x102>
 8007e2a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007e2e:	6805      	ldr	r5, [r0, #0]
 8007e30:	600b      	str	r3, [r1, #0]
 8007e32:	bf18      	it	ne
 8007e34:	b22d      	sxthne	r5, r5
 8007e36:	e7ef      	b.n	8007e18 <_printf_i+0xbc>
 8007e38:	680b      	ldr	r3, [r1, #0]
 8007e3a:	6825      	ldr	r5, [r4, #0]
 8007e3c:	1d18      	adds	r0, r3, #4
 8007e3e:	6008      	str	r0, [r1, #0]
 8007e40:	0628      	lsls	r0, r5, #24
 8007e42:	d501      	bpl.n	8007e48 <_printf_i+0xec>
 8007e44:	681d      	ldr	r5, [r3, #0]
 8007e46:	e002      	b.n	8007e4e <_printf_i+0xf2>
 8007e48:	0669      	lsls	r1, r5, #25
 8007e4a:	d5fb      	bpl.n	8007e44 <_printf_i+0xe8>
 8007e4c:	881d      	ldrh	r5, [r3, #0]
 8007e4e:	4854      	ldr	r0, [pc, #336]	; (8007fa0 <_printf_i+0x244>)
 8007e50:	2f6f      	cmp	r7, #111	; 0x6f
 8007e52:	bf0c      	ite	eq
 8007e54:	2308      	moveq	r3, #8
 8007e56:	230a      	movne	r3, #10
 8007e58:	2100      	movs	r1, #0
 8007e5a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007e5e:	6866      	ldr	r6, [r4, #4]
 8007e60:	60a6      	str	r6, [r4, #8]
 8007e62:	2e00      	cmp	r6, #0
 8007e64:	bfa2      	ittt	ge
 8007e66:	6821      	ldrge	r1, [r4, #0]
 8007e68:	f021 0104 	bicge.w	r1, r1, #4
 8007e6c:	6021      	strge	r1, [r4, #0]
 8007e6e:	b90d      	cbnz	r5, 8007e74 <_printf_i+0x118>
 8007e70:	2e00      	cmp	r6, #0
 8007e72:	d04d      	beq.n	8007f10 <_printf_i+0x1b4>
 8007e74:	4616      	mov	r6, r2
 8007e76:	fbb5 f1f3 	udiv	r1, r5, r3
 8007e7a:	fb03 5711 	mls	r7, r3, r1, r5
 8007e7e:	5dc7      	ldrb	r7, [r0, r7]
 8007e80:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007e84:	462f      	mov	r7, r5
 8007e86:	42bb      	cmp	r3, r7
 8007e88:	460d      	mov	r5, r1
 8007e8a:	d9f4      	bls.n	8007e76 <_printf_i+0x11a>
 8007e8c:	2b08      	cmp	r3, #8
 8007e8e:	d10b      	bne.n	8007ea8 <_printf_i+0x14c>
 8007e90:	6823      	ldr	r3, [r4, #0]
 8007e92:	07df      	lsls	r7, r3, #31
 8007e94:	d508      	bpl.n	8007ea8 <_printf_i+0x14c>
 8007e96:	6923      	ldr	r3, [r4, #16]
 8007e98:	6861      	ldr	r1, [r4, #4]
 8007e9a:	4299      	cmp	r1, r3
 8007e9c:	bfde      	ittt	le
 8007e9e:	2330      	movle	r3, #48	; 0x30
 8007ea0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007ea4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007ea8:	1b92      	subs	r2, r2, r6
 8007eaa:	6122      	str	r2, [r4, #16]
 8007eac:	f8cd a000 	str.w	sl, [sp]
 8007eb0:	464b      	mov	r3, r9
 8007eb2:	aa03      	add	r2, sp, #12
 8007eb4:	4621      	mov	r1, r4
 8007eb6:	4640      	mov	r0, r8
 8007eb8:	f7ff fee2 	bl	8007c80 <_printf_common>
 8007ebc:	3001      	adds	r0, #1
 8007ebe:	d14c      	bne.n	8007f5a <_printf_i+0x1fe>
 8007ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ec4:	b004      	add	sp, #16
 8007ec6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007eca:	4835      	ldr	r0, [pc, #212]	; (8007fa0 <_printf_i+0x244>)
 8007ecc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007ed0:	6823      	ldr	r3, [r4, #0]
 8007ed2:	680e      	ldr	r6, [r1, #0]
 8007ed4:	061f      	lsls	r7, r3, #24
 8007ed6:	f856 5b04 	ldr.w	r5, [r6], #4
 8007eda:	600e      	str	r6, [r1, #0]
 8007edc:	d514      	bpl.n	8007f08 <_printf_i+0x1ac>
 8007ede:	07d9      	lsls	r1, r3, #31
 8007ee0:	bf44      	itt	mi
 8007ee2:	f043 0320 	orrmi.w	r3, r3, #32
 8007ee6:	6023      	strmi	r3, [r4, #0]
 8007ee8:	b91d      	cbnz	r5, 8007ef2 <_printf_i+0x196>
 8007eea:	6823      	ldr	r3, [r4, #0]
 8007eec:	f023 0320 	bic.w	r3, r3, #32
 8007ef0:	6023      	str	r3, [r4, #0]
 8007ef2:	2310      	movs	r3, #16
 8007ef4:	e7b0      	b.n	8007e58 <_printf_i+0xfc>
 8007ef6:	6823      	ldr	r3, [r4, #0]
 8007ef8:	f043 0320 	orr.w	r3, r3, #32
 8007efc:	6023      	str	r3, [r4, #0]
 8007efe:	2378      	movs	r3, #120	; 0x78
 8007f00:	4828      	ldr	r0, [pc, #160]	; (8007fa4 <_printf_i+0x248>)
 8007f02:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007f06:	e7e3      	b.n	8007ed0 <_printf_i+0x174>
 8007f08:	065e      	lsls	r6, r3, #25
 8007f0a:	bf48      	it	mi
 8007f0c:	b2ad      	uxthmi	r5, r5
 8007f0e:	e7e6      	b.n	8007ede <_printf_i+0x182>
 8007f10:	4616      	mov	r6, r2
 8007f12:	e7bb      	b.n	8007e8c <_printf_i+0x130>
 8007f14:	680b      	ldr	r3, [r1, #0]
 8007f16:	6826      	ldr	r6, [r4, #0]
 8007f18:	6960      	ldr	r0, [r4, #20]
 8007f1a:	1d1d      	adds	r5, r3, #4
 8007f1c:	600d      	str	r5, [r1, #0]
 8007f1e:	0635      	lsls	r5, r6, #24
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	d501      	bpl.n	8007f28 <_printf_i+0x1cc>
 8007f24:	6018      	str	r0, [r3, #0]
 8007f26:	e002      	b.n	8007f2e <_printf_i+0x1d2>
 8007f28:	0671      	lsls	r1, r6, #25
 8007f2a:	d5fb      	bpl.n	8007f24 <_printf_i+0x1c8>
 8007f2c:	8018      	strh	r0, [r3, #0]
 8007f2e:	2300      	movs	r3, #0
 8007f30:	6123      	str	r3, [r4, #16]
 8007f32:	4616      	mov	r6, r2
 8007f34:	e7ba      	b.n	8007eac <_printf_i+0x150>
 8007f36:	680b      	ldr	r3, [r1, #0]
 8007f38:	1d1a      	adds	r2, r3, #4
 8007f3a:	600a      	str	r2, [r1, #0]
 8007f3c:	681e      	ldr	r6, [r3, #0]
 8007f3e:	6862      	ldr	r2, [r4, #4]
 8007f40:	2100      	movs	r1, #0
 8007f42:	4630      	mov	r0, r6
 8007f44:	f7f8 f964 	bl	8000210 <memchr>
 8007f48:	b108      	cbz	r0, 8007f4e <_printf_i+0x1f2>
 8007f4a:	1b80      	subs	r0, r0, r6
 8007f4c:	6060      	str	r0, [r4, #4]
 8007f4e:	6863      	ldr	r3, [r4, #4]
 8007f50:	6123      	str	r3, [r4, #16]
 8007f52:	2300      	movs	r3, #0
 8007f54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f58:	e7a8      	b.n	8007eac <_printf_i+0x150>
 8007f5a:	6923      	ldr	r3, [r4, #16]
 8007f5c:	4632      	mov	r2, r6
 8007f5e:	4649      	mov	r1, r9
 8007f60:	4640      	mov	r0, r8
 8007f62:	47d0      	blx	sl
 8007f64:	3001      	adds	r0, #1
 8007f66:	d0ab      	beq.n	8007ec0 <_printf_i+0x164>
 8007f68:	6823      	ldr	r3, [r4, #0]
 8007f6a:	079b      	lsls	r3, r3, #30
 8007f6c:	d413      	bmi.n	8007f96 <_printf_i+0x23a>
 8007f6e:	68e0      	ldr	r0, [r4, #12]
 8007f70:	9b03      	ldr	r3, [sp, #12]
 8007f72:	4298      	cmp	r0, r3
 8007f74:	bfb8      	it	lt
 8007f76:	4618      	movlt	r0, r3
 8007f78:	e7a4      	b.n	8007ec4 <_printf_i+0x168>
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	4632      	mov	r2, r6
 8007f7e:	4649      	mov	r1, r9
 8007f80:	4640      	mov	r0, r8
 8007f82:	47d0      	blx	sl
 8007f84:	3001      	adds	r0, #1
 8007f86:	d09b      	beq.n	8007ec0 <_printf_i+0x164>
 8007f88:	3501      	adds	r5, #1
 8007f8a:	68e3      	ldr	r3, [r4, #12]
 8007f8c:	9903      	ldr	r1, [sp, #12]
 8007f8e:	1a5b      	subs	r3, r3, r1
 8007f90:	42ab      	cmp	r3, r5
 8007f92:	dcf2      	bgt.n	8007f7a <_printf_i+0x21e>
 8007f94:	e7eb      	b.n	8007f6e <_printf_i+0x212>
 8007f96:	2500      	movs	r5, #0
 8007f98:	f104 0619 	add.w	r6, r4, #25
 8007f9c:	e7f5      	b.n	8007f8a <_printf_i+0x22e>
 8007f9e:	bf00      	nop
 8007fa0:	0800a116 	.word	0x0800a116
 8007fa4:	0800a127 	.word	0x0800a127

08007fa8 <quorem>:
 8007fa8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fac:	6903      	ldr	r3, [r0, #16]
 8007fae:	690c      	ldr	r4, [r1, #16]
 8007fb0:	42a3      	cmp	r3, r4
 8007fb2:	4607      	mov	r7, r0
 8007fb4:	f2c0 8081 	blt.w	80080ba <quorem+0x112>
 8007fb8:	3c01      	subs	r4, #1
 8007fba:	f101 0814 	add.w	r8, r1, #20
 8007fbe:	f100 0514 	add.w	r5, r0, #20
 8007fc2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007fc6:	9301      	str	r3, [sp, #4]
 8007fc8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007fcc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007fd0:	3301      	adds	r3, #1
 8007fd2:	429a      	cmp	r2, r3
 8007fd4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007fd8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007fdc:	fbb2 f6f3 	udiv	r6, r2, r3
 8007fe0:	d331      	bcc.n	8008046 <quorem+0x9e>
 8007fe2:	f04f 0e00 	mov.w	lr, #0
 8007fe6:	4640      	mov	r0, r8
 8007fe8:	46ac      	mov	ip, r5
 8007fea:	46f2      	mov	sl, lr
 8007fec:	f850 2b04 	ldr.w	r2, [r0], #4
 8007ff0:	b293      	uxth	r3, r2
 8007ff2:	fb06 e303 	mla	r3, r6, r3, lr
 8007ff6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007ffa:	b29b      	uxth	r3, r3
 8007ffc:	ebaa 0303 	sub.w	r3, sl, r3
 8008000:	0c12      	lsrs	r2, r2, #16
 8008002:	f8dc a000 	ldr.w	sl, [ip]
 8008006:	fb06 e202 	mla	r2, r6, r2, lr
 800800a:	fa13 f38a 	uxtah	r3, r3, sl
 800800e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008012:	fa1f fa82 	uxth.w	sl, r2
 8008016:	f8dc 2000 	ldr.w	r2, [ip]
 800801a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800801e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008022:	b29b      	uxth	r3, r3
 8008024:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008028:	4581      	cmp	r9, r0
 800802a:	f84c 3b04 	str.w	r3, [ip], #4
 800802e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008032:	d2db      	bcs.n	8007fec <quorem+0x44>
 8008034:	f855 300b 	ldr.w	r3, [r5, fp]
 8008038:	b92b      	cbnz	r3, 8008046 <quorem+0x9e>
 800803a:	9b01      	ldr	r3, [sp, #4]
 800803c:	3b04      	subs	r3, #4
 800803e:	429d      	cmp	r5, r3
 8008040:	461a      	mov	r2, r3
 8008042:	d32e      	bcc.n	80080a2 <quorem+0xfa>
 8008044:	613c      	str	r4, [r7, #16]
 8008046:	4638      	mov	r0, r7
 8008048:	f001 f9b8 	bl	80093bc <__mcmp>
 800804c:	2800      	cmp	r0, #0
 800804e:	db24      	blt.n	800809a <quorem+0xf2>
 8008050:	3601      	adds	r6, #1
 8008052:	4628      	mov	r0, r5
 8008054:	f04f 0c00 	mov.w	ip, #0
 8008058:	f858 2b04 	ldr.w	r2, [r8], #4
 800805c:	f8d0 e000 	ldr.w	lr, [r0]
 8008060:	b293      	uxth	r3, r2
 8008062:	ebac 0303 	sub.w	r3, ip, r3
 8008066:	0c12      	lsrs	r2, r2, #16
 8008068:	fa13 f38e 	uxtah	r3, r3, lr
 800806c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008070:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008074:	b29b      	uxth	r3, r3
 8008076:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800807a:	45c1      	cmp	r9, r8
 800807c:	f840 3b04 	str.w	r3, [r0], #4
 8008080:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008084:	d2e8      	bcs.n	8008058 <quorem+0xb0>
 8008086:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800808a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800808e:	b922      	cbnz	r2, 800809a <quorem+0xf2>
 8008090:	3b04      	subs	r3, #4
 8008092:	429d      	cmp	r5, r3
 8008094:	461a      	mov	r2, r3
 8008096:	d30a      	bcc.n	80080ae <quorem+0x106>
 8008098:	613c      	str	r4, [r7, #16]
 800809a:	4630      	mov	r0, r6
 800809c:	b003      	add	sp, #12
 800809e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080a2:	6812      	ldr	r2, [r2, #0]
 80080a4:	3b04      	subs	r3, #4
 80080a6:	2a00      	cmp	r2, #0
 80080a8:	d1cc      	bne.n	8008044 <quorem+0x9c>
 80080aa:	3c01      	subs	r4, #1
 80080ac:	e7c7      	b.n	800803e <quorem+0x96>
 80080ae:	6812      	ldr	r2, [r2, #0]
 80080b0:	3b04      	subs	r3, #4
 80080b2:	2a00      	cmp	r2, #0
 80080b4:	d1f0      	bne.n	8008098 <quorem+0xf0>
 80080b6:	3c01      	subs	r4, #1
 80080b8:	e7eb      	b.n	8008092 <quorem+0xea>
 80080ba:	2000      	movs	r0, #0
 80080bc:	e7ee      	b.n	800809c <quorem+0xf4>
	...

080080c0 <_dtoa_r>:
 80080c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080c4:	ed2d 8b02 	vpush	{d8}
 80080c8:	ec57 6b10 	vmov	r6, r7, d0
 80080cc:	b095      	sub	sp, #84	; 0x54
 80080ce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80080d0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80080d4:	9105      	str	r1, [sp, #20]
 80080d6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80080da:	4604      	mov	r4, r0
 80080dc:	9209      	str	r2, [sp, #36]	; 0x24
 80080de:	930f      	str	r3, [sp, #60]	; 0x3c
 80080e0:	b975      	cbnz	r5, 8008100 <_dtoa_r+0x40>
 80080e2:	2010      	movs	r0, #16
 80080e4:	f000 fed6 	bl	8008e94 <malloc>
 80080e8:	4602      	mov	r2, r0
 80080ea:	6260      	str	r0, [r4, #36]	; 0x24
 80080ec:	b920      	cbnz	r0, 80080f8 <_dtoa_r+0x38>
 80080ee:	4bb2      	ldr	r3, [pc, #712]	; (80083b8 <_dtoa_r+0x2f8>)
 80080f0:	21ea      	movs	r1, #234	; 0xea
 80080f2:	48b2      	ldr	r0, [pc, #712]	; (80083bc <_dtoa_r+0x2fc>)
 80080f4:	f001 fd9c 	bl	8009c30 <__assert_func>
 80080f8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80080fc:	6005      	str	r5, [r0, #0]
 80080fe:	60c5      	str	r5, [r0, #12]
 8008100:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008102:	6819      	ldr	r1, [r3, #0]
 8008104:	b151      	cbz	r1, 800811c <_dtoa_r+0x5c>
 8008106:	685a      	ldr	r2, [r3, #4]
 8008108:	604a      	str	r2, [r1, #4]
 800810a:	2301      	movs	r3, #1
 800810c:	4093      	lsls	r3, r2
 800810e:	608b      	str	r3, [r1, #8]
 8008110:	4620      	mov	r0, r4
 8008112:	f000 ff15 	bl	8008f40 <_Bfree>
 8008116:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008118:	2200      	movs	r2, #0
 800811a:	601a      	str	r2, [r3, #0]
 800811c:	1e3b      	subs	r3, r7, #0
 800811e:	bfb9      	ittee	lt
 8008120:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008124:	9303      	strlt	r3, [sp, #12]
 8008126:	2300      	movge	r3, #0
 8008128:	f8c8 3000 	strge.w	r3, [r8]
 800812c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8008130:	4ba3      	ldr	r3, [pc, #652]	; (80083c0 <_dtoa_r+0x300>)
 8008132:	bfbc      	itt	lt
 8008134:	2201      	movlt	r2, #1
 8008136:	f8c8 2000 	strlt.w	r2, [r8]
 800813a:	ea33 0309 	bics.w	r3, r3, r9
 800813e:	d11b      	bne.n	8008178 <_dtoa_r+0xb8>
 8008140:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008142:	f242 730f 	movw	r3, #9999	; 0x270f
 8008146:	6013      	str	r3, [r2, #0]
 8008148:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800814c:	4333      	orrs	r3, r6
 800814e:	f000 857a 	beq.w	8008c46 <_dtoa_r+0xb86>
 8008152:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008154:	b963      	cbnz	r3, 8008170 <_dtoa_r+0xb0>
 8008156:	4b9b      	ldr	r3, [pc, #620]	; (80083c4 <_dtoa_r+0x304>)
 8008158:	e024      	b.n	80081a4 <_dtoa_r+0xe4>
 800815a:	4b9b      	ldr	r3, [pc, #620]	; (80083c8 <_dtoa_r+0x308>)
 800815c:	9300      	str	r3, [sp, #0]
 800815e:	3308      	adds	r3, #8
 8008160:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008162:	6013      	str	r3, [r2, #0]
 8008164:	9800      	ldr	r0, [sp, #0]
 8008166:	b015      	add	sp, #84	; 0x54
 8008168:	ecbd 8b02 	vpop	{d8}
 800816c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008170:	4b94      	ldr	r3, [pc, #592]	; (80083c4 <_dtoa_r+0x304>)
 8008172:	9300      	str	r3, [sp, #0]
 8008174:	3303      	adds	r3, #3
 8008176:	e7f3      	b.n	8008160 <_dtoa_r+0xa0>
 8008178:	ed9d 7b02 	vldr	d7, [sp, #8]
 800817c:	2200      	movs	r2, #0
 800817e:	ec51 0b17 	vmov	r0, r1, d7
 8008182:	2300      	movs	r3, #0
 8008184:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008188:	f7f8 fcb6 	bl	8000af8 <__aeabi_dcmpeq>
 800818c:	4680      	mov	r8, r0
 800818e:	b158      	cbz	r0, 80081a8 <_dtoa_r+0xe8>
 8008190:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008192:	2301      	movs	r3, #1
 8008194:	6013      	str	r3, [r2, #0]
 8008196:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008198:	2b00      	cmp	r3, #0
 800819a:	f000 8551 	beq.w	8008c40 <_dtoa_r+0xb80>
 800819e:	488b      	ldr	r0, [pc, #556]	; (80083cc <_dtoa_r+0x30c>)
 80081a0:	6018      	str	r0, [r3, #0]
 80081a2:	1e43      	subs	r3, r0, #1
 80081a4:	9300      	str	r3, [sp, #0]
 80081a6:	e7dd      	b.n	8008164 <_dtoa_r+0xa4>
 80081a8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80081ac:	aa12      	add	r2, sp, #72	; 0x48
 80081ae:	a913      	add	r1, sp, #76	; 0x4c
 80081b0:	4620      	mov	r0, r4
 80081b2:	f001 f9a7 	bl	8009504 <__d2b>
 80081b6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80081ba:	4683      	mov	fp, r0
 80081bc:	2d00      	cmp	r5, #0
 80081be:	d07c      	beq.n	80082ba <_dtoa_r+0x1fa>
 80081c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081c2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80081c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80081ca:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80081ce:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80081d2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80081d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80081da:	4b7d      	ldr	r3, [pc, #500]	; (80083d0 <_dtoa_r+0x310>)
 80081dc:	2200      	movs	r2, #0
 80081de:	4630      	mov	r0, r6
 80081e0:	4639      	mov	r1, r7
 80081e2:	f7f8 f869 	bl	80002b8 <__aeabi_dsub>
 80081e6:	a36e      	add	r3, pc, #440	; (adr r3, 80083a0 <_dtoa_r+0x2e0>)
 80081e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ec:	f7f8 fa1c 	bl	8000628 <__aeabi_dmul>
 80081f0:	a36d      	add	r3, pc, #436	; (adr r3, 80083a8 <_dtoa_r+0x2e8>)
 80081f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081f6:	f7f8 f861 	bl	80002bc <__adddf3>
 80081fa:	4606      	mov	r6, r0
 80081fc:	4628      	mov	r0, r5
 80081fe:	460f      	mov	r7, r1
 8008200:	f7f8 f9a8 	bl	8000554 <__aeabi_i2d>
 8008204:	a36a      	add	r3, pc, #424	; (adr r3, 80083b0 <_dtoa_r+0x2f0>)
 8008206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800820a:	f7f8 fa0d 	bl	8000628 <__aeabi_dmul>
 800820e:	4602      	mov	r2, r0
 8008210:	460b      	mov	r3, r1
 8008212:	4630      	mov	r0, r6
 8008214:	4639      	mov	r1, r7
 8008216:	f7f8 f851 	bl	80002bc <__adddf3>
 800821a:	4606      	mov	r6, r0
 800821c:	460f      	mov	r7, r1
 800821e:	f7f8 fcb3 	bl	8000b88 <__aeabi_d2iz>
 8008222:	2200      	movs	r2, #0
 8008224:	4682      	mov	sl, r0
 8008226:	2300      	movs	r3, #0
 8008228:	4630      	mov	r0, r6
 800822a:	4639      	mov	r1, r7
 800822c:	f7f8 fc6e 	bl	8000b0c <__aeabi_dcmplt>
 8008230:	b148      	cbz	r0, 8008246 <_dtoa_r+0x186>
 8008232:	4650      	mov	r0, sl
 8008234:	f7f8 f98e 	bl	8000554 <__aeabi_i2d>
 8008238:	4632      	mov	r2, r6
 800823a:	463b      	mov	r3, r7
 800823c:	f7f8 fc5c 	bl	8000af8 <__aeabi_dcmpeq>
 8008240:	b908      	cbnz	r0, 8008246 <_dtoa_r+0x186>
 8008242:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008246:	f1ba 0f16 	cmp.w	sl, #22
 800824a:	d854      	bhi.n	80082f6 <_dtoa_r+0x236>
 800824c:	4b61      	ldr	r3, [pc, #388]	; (80083d4 <_dtoa_r+0x314>)
 800824e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008256:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800825a:	f7f8 fc57 	bl	8000b0c <__aeabi_dcmplt>
 800825e:	2800      	cmp	r0, #0
 8008260:	d04b      	beq.n	80082fa <_dtoa_r+0x23a>
 8008262:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008266:	2300      	movs	r3, #0
 8008268:	930e      	str	r3, [sp, #56]	; 0x38
 800826a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800826c:	1b5d      	subs	r5, r3, r5
 800826e:	1e6b      	subs	r3, r5, #1
 8008270:	9304      	str	r3, [sp, #16]
 8008272:	bf43      	ittte	mi
 8008274:	2300      	movmi	r3, #0
 8008276:	f1c5 0801 	rsbmi	r8, r5, #1
 800827a:	9304      	strmi	r3, [sp, #16]
 800827c:	f04f 0800 	movpl.w	r8, #0
 8008280:	f1ba 0f00 	cmp.w	sl, #0
 8008284:	db3b      	blt.n	80082fe <_dtoa_r+0x23e>
 8008286:	9b04      	ldr	r3, [sp, #16]
 8008288:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800828c:	4453      	add	r3, sl
 800828e:	9304      	str	r3, [sp, #16]
 8008290:	2300      	movs	r3, #0
 8008292:	9306      	str	r3, [sp, #24]
 8008294:	9b05      	ldr	r3, [sp, #20]
 8008296:	2b09      	cmp	r3, #9
 8008298:	d869      	bhi.n	800836e <_dtoa_r+0x2ae>
 800829a:	2b05      	cmp	r3, #5
 800829c:	bfc4      	itt	gt
 800829e:	3b04      	subgt	r3, #4
 80082a0:	9305      	strgt	r3, [sp, #20]
 80082a2:	9b05      	ldr	r3, [sp, #20]
 80082a4:	f1a3 0302 	sub.w	r3, r3, #2
 80082a8:	bfcc      	ite	gt
 80082aa:	2500      	movgt	r5, #0
 80082ac:	2501      	movle	r5, #1
 80082ae:	2b03      	cmp	r3, #3
 80082b0:	d869      	bhi.n	8008386 <_dtoa_r+0x2c6>
 80082b2:	e8df f003 	tbb	[pc, r3]
 80082b6:	4e2c      	.short	0x4e2c
 80082b8:	5a4c      	.short	0x5a4c
 80082ba:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80082be:	441d      	add	r5, r3
 80082c0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80082c4:	2b20      	cmp	r3, #32
 80082c6:	bfc1      	itttt	gt
 80082c8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80082cc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80082d0:	fa09 f303 	lslgt.w	r3, r9, r3
 80082d4:	fa26 f000 	lsrgt.w	r0, r6, r0
 80082d8:	bfda      	itte	le
 80082da:	f1c3 0320 	rsble	r3, r3, #32
 80082de:	fa06 f003 	lslle.w	r0, r6, r3
 80082e2:	4318      	orrgt	r0, r3
 80082e4:	f7f8 f926 	bl	8000534 <__aeabi_ui2d>
 80082e8:	2301      	movs	r3, #1
 80082ea:	4606      	mov	r6, r0
 80082ec:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80082f0:	3d01      	subs	r5, #1
 80082f2:	9310      	str	r3, [sp, #64]	; 0x40
 80082f4:	e771      	b.n	80081da <_dtoa_r+0x11a>
 80082f6:	2301      	movs	r3, #1
 80082f8:	e7b6      	b.n	8008268 <_dtoa_r+0x1a8>
 80082fa:	900e      	str	r0, [sp, #56]	; 0x38
 80082fc:	e7b5      	b.n	800826a <_dtoa_r+0x1aa>
 80082fe:	f1ca 0300 	rsb	r3, sl, #0
 8008302:	9306      	str	r3, [sp, #24]
 8008304:	2300      	movs	r3, #0
 8008306:	eba8 080a 	sub.w	r8, r8, sl
 800830a:	930d      	str	r3, [sp, #52]	; 0x34
 800830c:	e7c2      	b.n	8008294 <_dtoa_r+0x1d4>
 800830e:	2300      	movs	r3, #0
 8008310:	9308      	str	r3, [sp, #32]
 8008312:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008314:	2b00      	cmp	r3, #0
 8008316:	dc39      	bgt.n	800838c <_dtoa_r+0x2cc>
 8008318:	f04f 0901 	mov.w	r9, #1
 800831c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008320:	464b      	mov	r3, r9
 8008322:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008326:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008328:	2200      	movs	r2, #0
 800832a:	6042      	str	r2, [r0, #4]
 800832c:	2204      	movs	r2, #4
 800832e:	f102 0614 	add.w	r6, r2, #20
 8008332:	429e      	cmp	r6, r3
 8008334:	6841      	ldr	r1, [r0, #4]
 8008336:	d92f      	bls.n	8008398 <_dtoa_r+0x2d8>
 8008338:	4620      	mov	r0, r4
 800833a:	f000 fdc1 	bl	8008ec0 <_Balloc>
 800833e:	9000      	str	r0, [sp, #0]
 8008340:	2800      	cmp	r0, #0
 8008342:	d14b      	bne.n	80083dc <_dtoa_r+0x31c>
 8008344:	4b24      	ldr	r3, [pc, #144]	; (80083d8 <_dtoa_r+0x318>)
 8008346:	4602      	mov	r2, r0
 8008348:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800834c:	e6d1      	b.n	80080f2 <_dtoa_r+0x32>
 800834e:	2301      	movs	r3, #1
 8008350:	e7de      	b.n	8008310 <_dtoa_r+0x250>
 8008352:	2300      	movs	r3, #0
 8008354:	9308      	str	r3, [sp, #32]
 8008356:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008358:	eb0a 0903 	add.w	r9, sl, r3
 800835c:	f109 0301 	add.w	r3, r9, #1
 8008360:	2b01      	cmp	r3, #1
 8008362:	9301      	str	r3, [sp, #4]
 8008364:	bfb8      	it	lt
 8008366:	2301      	movlt	r3, #1
 8008368:	e7dd      	b.n	8008326 <_dtoa_r+0x266>
 800836a:	2301      	movs	r3, #1
 800836c:	e7f2      	b.n	8008354 <_dtoa_r+0x294>
 800836e:	2501      	movs	r5, #1
 8008370:	2300      	movs	r3, #0
 8008372:	9305      	str	r3, [sp, #20]
 8008374:	9508      	str	r5, [sp, #32]
 8008376:	f04f 39ff 	mov.w	r9, #4294967295
 800837a:	2200      	movs	r2, #0
 800837c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008380:	2312      	movs	r3, #18
 8008382:	9209      	str	r2, [sp, #36]	; 0x24
 8008384:	e7cf      	b.n	8008326 <_dtoa_r+0x266>
 8008386:	2301      	movs	r3, #1
 8008388:	9308      	str	r3, [sp, #32]
 800838a:	e7f4      	b.n	8008376 <_dtoa_r+0x2b6>
 800838c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008390:	f8cd 9004 	str.w	r9, [sp, #4]
 8008394:	464b      	mov	r3, r9
 8008396:	e7c6      	b.n	8008326 <_dtoa_r+0x266>
 8008398:	3101      	adds	r1, #1
 800839a:	6041      	str	r1, [r0, #4]
 800839c:	0052      	lsls	r2, r2, #1
 800839e:	e7c6      	b.n	800832e <_dtoa_r+0x26e>
 80083a0:	636f4361 	.word	0x636f4361
 80083a4:	3fd287a7 	.word	0x3fd287a7
 80083a8:	8b60c8b3 	.word	0x8b60c8b3
 80083ac:	3fc68a28 	.word	0x3fc68a28
 80083b0:	509f79fb 	.word	0x509f79fb
 80083b4:	3fd34413 	.word	0x3fd34413
 80083b8:	0800a145 	.word	0x0800a145
 80083bc:	0800a15c 	.word	0x0800a15c
 80083c0:	7ff00000 	.word	0x7ff00000
 80083c4:	0800a141 	.word	0x0800a141
 80083c8:	0800a138 	.word	0x0800a138
 80083cc:	0800a115 	.word	0x0800a115
 80083d0:	3ff80000 	.word	0x3ff80000
 80083d4:	0800a2b8 	.word	0x0800a2b8
 80083d8:	0800a1bb 	.word	0x0800a1bb
 80083dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80083de:	9a00      	ldr	r2, [sp, #0]
 80083e0:	601a      	str	r2, [r3, #0]
 80083e2:	9b01      	ldr	r3, [sp, #4]
 80083e4:	2b0e      	cmp	r3, #14
 80083e6:	f200 80ad 	bhi.w	8008544 <_dtoa_r+0x484>
 80083ea:	2d00      	cmp	r5, #0
 80083ec:	f000 80aa 	beq.w	8008544 <_dtoa_r+0x484>
 80083f0:	f1ba 0f00 	cmp.w	sl, #0
 80083f4:	dd36      	ble.n	8008464 <_dtoa_r+0x3a4>
 80083f6:	4ac3      	ldr	r2, [pc, #780]	; (8008704 <_dtoa_r+0x644>)
 80083f8:	f00a 030f 	and.w	r3, sl, #15
 80083fc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008400:	ed93 7b00 	vldr	d7, [r3]
 8008404:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008408:	ea4f 172a 	mov.w	r7, sl, asr #4
 800840c:	eeb0 8a47 	vmov.f32	s16, s14
 8008410:	eef0 8a67 	vmov.f32	s17, s15
 8008414:	d016      	beq.n	8008444 <_dtoa_r+0x384>
 8008416:	4bbc      	ldr	r3, [pc, #752]	; (8008708 <_dtoa_r+0x648>)
 8008418:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800841c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008420:	f7f8 fa2c 	bl	800087c <__aeabi_ddiv>
 8008424:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008428:	f007 070f 	and.w	r7, r7, #15
 800842c:	2503      	movs	r5, #3
 800842e:	4eb6      	ldr	r6, [pc, #728]	; (8008708 <_dtoa_r+0x648>)
 8008430:	b957      	cbnz	r7, 8008448 <_dtoa_r+0x388>
 8008432:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008436:	ec53 2b18 	vmov	r2, r3, d8
 800843a:	f7f8 fa1f 	bl	800087c <__aeabi_ddiv>
 800843e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008442:	e029      	b.n	8008498 <_dtoa_r+0x3d8>
 8008444:	2502      	movs	r5, #2
 8008446:	e7f2      	b.n	800842e <_dtoa_r+0x36e>
 8008448:	07f9      	lsls	r1, r7, #31
 800844a:	d508      	bpl.n	800845e <_dtoa_r+0x39e>
 800844c:	ec51 0b18 	vmov	r0, r1, d8
 8008450:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008454:	f7f8 f8e8 	bl	8000628 <__aeabi_dmul>
 8008458:	ec41 0b18 	vmov	d8, r0, r1
 800845c:	3501      	adds	r5, #1
 800845e:	107f      	asrs	r7, r7, #1
 8008460:	3608      	adds	r6, #8
 8008462:	e7e5      	b.n	8008430 <_dtoa_r+0x370>
 8008464:	f000 80a6 	beq.w	80085b4 <_dtoa_r+0x4f4>
 8008468:	f1ca 0600 	rsb	r6, sl, #0
 800846c:	4ba5      	ldr	r3, [pc, #660]	; (8008704 <_dtoa_r+0x644>)
 800846e:	4fa6      	ldr	r7, [pc, #664]	; (8008708 <_dtoa_r+0x648>)
 8008470:	f006 020f 	and.w	r2, r6, #15
 8008474:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800847c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008480:	f7f8 f8d2 	bl	8000628 <__aeabi_dmul>
 8008484:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008488:	1136      	asrs	r6, r6, #4
 800848a:	2300      	movs	r3, #0
 800848c:	2502      	movs	r5, #2
 800848e:	2e00      	cmp	r6, #0
 8008490:	f040 8085 	bne.w	800859e <_dtoa_r+0x4de>
 8008494:	2b00      	cmp	r3, #0
 8008496:	d1d2      	bne.n	800843e <_dtoa_r+0x37e>
 8008498:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800849a:	2b00      	cmp	r3, #0
 800849c:	f000 808c 	beq.w	80085b8 <_dtoa_r+0x4f8>
 80084a0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80084a4:	4b99      	ldr	r3, [pc, #612]	; (800870c <_dtoa_r+0x64c>)
 80084a6:	2200      	movs	r2, #0
 80084a8:	4630      	mov	r0, r6
 80084aa:	4639      	mov	r1, r7
 80084ac:	f7f8 fb2e 	bl	8000b0c <__aeabi_dcmplt>
 80084b0:	2800      	cmp	r0, #0
 80084b2:	f000 8081 	beq.w	80085b8 <_dtoa_r+0x4f8>
 80084b6:	9b01      	ldr	r3, [sp, #4]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d07d      	beq.n	80085b8 <_dtoa_r+0x4f8>
 80084bc:	f1b9 0f00 	cmp.w	r9, #0
 80084c0:	dd3c      	ble.n	800853c <_dtoa_r+0x47c>
 80084c2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80084c6:	9307      	str	r3, [sp, #28]
 80084c8:	2200      	movs	r2, #0
 80084ca:	4b91      	ldr	r3, [pc, #580]	; (8008710 <_dtoa_r+0x650>)
 80084cc:	4630      	mov	r0, r6
 80084ce:	4639      	mov	r1, r7
 80084d0:	f7f8 f8aa 	bl	8000628 <__aeabi_dmul>
 80084d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80084d8:	3501      	adds	r5, #1
 80084da:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80084de:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80084e2:	4628      	mov	r0, r5
 80084e4:	f7f8 f836 	bl	8000554 <__aeabi_i2d>
 80084e8:	4632      	mov	r2, r6
 80084ea:	463b      	mov	r3, r7
 80084ec:	f7f8 f89c 	bl	8000628 <__aeabi_dmul>
 80084f0:	4b88      	ldr	r3, [pc, #544]	; (8008714 <_dtoa_r+0x654>)
 80084f2:	2200      	movs	r2, #0
 80084f4:	f7f7 fee2 	bl	80002bc <__adddf3>
 80084f8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80084fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008500:	9303      	str	r3, [sp, #12]
 8008502:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008504:	2b00      	cmp	r3, #0
 8008506:	d15c      	bne.n	80085c2 <_dtoa_r+0x502>
 8008508:	4b83      	ldr	r3, [pc, #524]	; (8008718 <_dtoa_r+0x658>)
 800850a:	2200      	movs	r2, #0
 800850c:	4630      	mov	r0, r6
 800850e:	4639      	mov	r1, r7
 8008510:	f7f7 fed2 	bl	80002b8 <__aeabi_dsub>
 8008514:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008518:	4606      	mov	r6, r0
 800851a:	460f      	mov	r7, r1
 800851c:	f7f8 fb14 	bl	8000b48 <__aeabi_dcmpgt>
 8008520:	2800      	cmp	r0, #0
 8008522:	f040 8296 	bne.w	8008a52 <_dtoa_r+0x992>
 8008526:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800852a:	4630      	mov	r0, r6
 800852c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008530:	4639      	mov	r1, r7
 8008532:	f7f8 faeb 	bl	8000b0c <__aeabi_dcmplt>
 8008536:	2800      	cmp	r0, #0
 8008538:	f040 8288 	bne.w	8008a4c <_dtoa_r+0x98c>
 800853c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008540:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008544:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008546:	2b00      	cmp	r3, #0
 8008548:	f2c0 8158 	blt.w	80087fc <_dtoa_r+0x73c>
 800854c:	f1ba 0f0e 	cmp.w	sl, #14
 8008550:	f300 8154 	bgt.w	80087fc <_dtoa_r+0x73c>
 8008554:	4b6b      	ldr	r3, [pc, #428]	; (8008704 <_dtoa_r+0x644>)
 8008556:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800855a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800855e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008560:	2b00      	cmp	r3, #0
 8008562:	f280 80e3 	bge.w	800872c <_dtoa_r+0x66c>
 8008566:	9b01      	ldr	r3, [sp, #4]
 8008568:	2b00      	cmp	r3, #0
 800856a:	f300 80df 	bgt.w	800872c <_dtoa_r+0x66c>
 800856e:	f040 826d 	bne.w	8008a4c <_dtoa_r+0x98c>
 8008572:	4b69      	ldr	r3, [pc, #420]	; (8008718 <_dtoa_r+0x658>)
 8008574:	2200      	movs	r2, #0
 8008576:	4640      	mov	r0, r8
 8008578:	4649      	mov	r1, r9
 800857a:	f7f8 f855 	bl	8000628 <__aeabi_dmul>
 800857e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008582:	f7f8 fad7 	bl	8000b34 <__aeabi_dcmpge>
 8008586:	9e01      	ldr	r6, [sp, #4]
 8008588:	4637      	mov	r7, r6
 800858a:	2800      	cmp	r0, #0
 800858c:	f040 8243 	bne.w	8008a16 <_dtoa_r+0x956>
 8008590:	9d00      	ldr	r5, [sp, #0]
 8008592:	2331      	movs	r3, #49	; 0x31
 8008594:	f805 3b01 	strb.w	r3, [r5], #1
 8008598:	f10a 0a01 	add.w	sl, sl, #1
 800859c:	e23f      	b.n	8008a1e <_dtoa_r+0x95e>
 800859e:	07f2      	lsls	r2, r6, #31
 80085a0:	d505      	bpl.n	80085ae <_dtoa_r+0x4ee>
 80085a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80085a6:	f7f8 f83f 	bl	8000628 <__aeabi_dmul>
 80085aa:	3501      	adds	r5, #1
 80085ac:	2301      	movs	r3, #1
 80085ae:	1076      	asrs	r6, r6, #1
 80085b0:	3708      	adds	r7, #8
 80085b2:	e76c      	b.n	800848e <_dtoa_r+0x3ce>
 80085b4:	2502      	movs	r5, #2
 80085b6:	e76f      	b.n	8008498 <_dtoa_r+0x3d8>
 80085b8:	9b01      	ldr	r3, [sp, #4]
 80085ba:	f8cd a01c 	str.w	sl, [sp, #28]
 80085be:	930c      	str	r3, [sp, #48]	; 0x30
 80085c0:	e78d      	b.n	80084de <_dtoa_r+0x41e>
 80085c2:	9900      	ldr	r1, [sp, #0]
 80085c4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80085c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80085c8:	4b4e      	ldr	r3, [pc, #312]	; (8008704 <_dtoa_r+0x644>)
 80085ca:	ed9d 7b02 	vldr	d7, [sp, #8]
 80085ce:	4401      	add	r1, r0
 80085d0:	9102      	str	r1, [sp, #8]
 80085d2:	9908      	ldr	r1, [sp, #32]
 80085d4:	eeb0 8a47 	vmov.f32	s16, s14
 80085d8:	eef0 8a67 	vmov.f32	s17, s15
 80085dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80085e0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80085e4:	2900      	cmp	r1, #0
 80085e6:	d045      	beq.n	8008674 <_dtoa_r+0x5b4>
 80085e8:	494c      	ldr	r1, [pc, #304]	; (800871c <_dtoa_r+0x65c>)
 80085ea:	2000      	movs	r0, #0
 80085ec:	f7f8 f946 	bl	800087c <__aeabi_ddiv>
 80085f0:	ec53 2b18 	vmov	r2, r3, d8
 80085f4:	f7f7 fe60 	bl	80002b8 <__aeabi_dsub>
 80085f8:	9d00      	ldr	r5, [sp, #0]
 80085fa:	ec41 0b18 	vmov	d8, r0, r1
 80085fe:	4639      	mov	r1, r7
 8008600:	4630      	mov	r0, r6
 8008602:	f7f8 fac1 	bl	8000b88 <__aeabi_d2iz>
 8008606:	900c      	str	r0, [sp, #48]	; 0x30
 8008608:	f7f7 ffa4 	bl	8000554 <__aeabi_i2d>
 800860c:	4602      	mov	r2, r0
 800860e:	460b      	mov	r3, r1
 8008610:	4630      	mov	r0, r6
 8008612:	4639      	mov	r1, r7
 8008614:	f7f7 fe50 	bl	80002b8 <__aeabi_dsub>
 8008618:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800861a:	3330      	adds	r3, #48	; 0x30
 800861c:	f805 3b01 	strb.w	r3, [r5], #1
 8008620:	ec53 2b18 	vmov	r2, r3, d8
 8008624:	4606      	mov	r6, r0
 8008626:	460f      	mov	r7, r1
 8008628:	f7f8 fa70 	bl	8000b0c <__aeabi_dcmplt>
 800862c:	2800      	cmp	r0, #0
 800862e:	d165      	bne.n	80086fc <_dtoa_r+0x63c>
 8008630:	4632      	mov	r2, r6
 8008632:	463b      	mov	r3, r7
 8008634:	4935      	ldr	r1, [pc, #212]	; (800870c <_dtoa_r+0x64c>)
 8008636:	2000      	movs	r0, #0
 8008638:	f7f7 fe3e 	bl	80002b8 <__aeabi_dsub>
 800863c:	ec53 2b18 	vmov	r2, r3, d8
 8008640:	f7f8 fa64 	bl	8000b0c <__aeabi_dcmplt>
 8008644:	2800      	cmp	r0, #0
 8008646:	f040 80b9 	bne.w	80087bc <_dtoa_r+0x6fc>
 800864a:	9b02      	ldr	r3, [sp, #8]
 800864c:	429d      	cmp	r5, r3
 800864e:	f43f af75 	beq.w	800853c <_dtoa_r+0x47c>
 8008652:	4b2f      	ldr	r3, [pc, #188]	; (8008710 <_dtoa_r+0x650>)
 8008654:	ec51 0b18 	vmov	r0, r1, d8
 8008658:	2200      	movs	r2, #0
 800865a:	f7f7 ffe5 	bl	8000628 <__aeabi_dmul>
 800865e:	4b2c      	ldr	r3, [pc, #176]	; (8008710 <_dtoa_r+0x650>)
 8008660:	ec41 0b18 	vmov	d8, r0, r1
 8008664:	2200      	movs	r2, #0
 8008666:	4630      	mov	r0, r6
 8008668:	4639      	mov	r1, r7
 800866a:	f7f7 ffdd 	bl	8000628 <__aeabi_dmul>
 800866e:	4606      	mov	r6, r0
 8008670:	460f      	mov	r7, r1
 8008672:	e7c4      	b.n	80085fe <_dtoa_r+0x53e>
 8008674:	ec51 0b17 	vmov	r0, r1, d7
 8008678:	f7f7 ffd6 	bl	8000628 <__aeabi_dmul>
 800867c:	9b02      	ldr	r3, [sp, #8]
 800867e:	9d00      	ldr	r5, [sp, #0]
 8008680:	930c      	str	r3, [sp, #48]	; 0x30
 8008682:	ec41 0b18 	vmov	d8, r0, r1
 8008686:	4639      	mov	r1, r7
 8008688:	4630      	mov	r0, r6
 800868a:	f7f8 fa7d 	bl	8000b88 <__aeabi_d2iz>
 800868e:	9011      	str	r0, [sp, #68]	; 0x44
 8008690:	f7f7 ff60 	bl	8000554 <__aeabi_i2d>
 8008694:	4602      	mov	r2, r0
 8008696:	460b      	mov	r3, r1
 8008698:	4630      	mov	r0, r6
 800869a:	4639      	mov	r1, r7
 800869c:	f7f7 fe0c 	bl	80002b8 <__aeabi_dsub>
 80086a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80086a2:	3330      	adds	r3, #48	; 0x30
 80086a4:	f805 3b01 	strb.w	r3, [r5], #1
 80086a8:	9b02      	ldr	r3, [sp, #8]
 80086aa:	429d      	cmp	r5, r3
 80086ac:	4606      	mov	r6, r0
 80086ae:	460f      	mov	r7, r1
 80086b0:	f04f 0200 	mov.w	r2, #0
 80086b4:	d134      	bne.n	8008720 <_dtoa_r+0x660>
 80086b6:	4b19      	ldr	r3, [pc, #100]	; (800871c <_dtoa_r+0x65c>)
 80086b8:	ec51 0b18 	vmov	r0, r1, d8
 80086bc:	f7f7 fdfe 	bl	80002bc <__adddf3>
 80086c0:	4602      	mov	r2, r0
 80086c2:	460b      	mov	r3, r1
 80086c4:	4630      	mov	r0, r6
 80086c6:	4639      	mov	r1, r7
 80086c8:	f7f8 fa3e 	bl	8000b48 <__aeabi_dcmpgt>
 80086cc:	2800      	cmp	r0, #0
 80086ce:	d175      	bne.n	80087bc <_dtoa_r+0x6fc>
 80086d0:	ec53 2b18 	vmov	r2, r3, d8
 80086d4:	4911      	ldr	r1, [pc, #68]	; (800871c <_dtoa_r+0x65c>)
 80086d6:	2000      	movs	r0, #0
 80086d8:	f7f7 fdee 	bl	80002b8 <__aeabi_dsub>
 80086dc:	4602      	mov	r2, r0
 80086de:	460b      	mov	r3, r1
 80086e0:	4630      	mov	r0, r6
 80086e2:	4639      	mov	r1, r7
 80086e4:	f7f8 fa12 	bl	8000b0c <__aeabi_dcmplt>
 80086e8:	2800      	cmp	r0, #0
 80086ea:	f43f af27 	beq.w	800853c <_dtoa_r+0x47c>
 80086ee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80086f0:	1e6b      	subs	r3, r5, #1
 80086f2:	930c      	str	r3, [sp, #48]	; 0x30
 80086f4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80086f8:	2b30      	cmp	r3, #48	; 0x30
 80086fa:	d0f8      	beq.n	80086ee <_dtoa_r+0x62e>
 80086fc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008700:	e04a      	b.n	8008798 <_dtoa_r+0x6d8>
 8008702:	bf00      	nop
 8008704:	0800a2b8 	.word	0x0800a2b8
 8008708:	0800a290 	.word	0x0800a290
 800870c:	3ff00000 	.word	0x3ff00000
 8008710:	40240000 	.word	0x40240000
 8008714:	401c0000 	.word	0x401c0000
 8008718:	40140000 	.word	0x40140000
 800871c:	3fe00000 	.word	0x3fe00000
 8008720:	4baf      	ldr	r3, [pc, #700]	; (80089e0 <_dtoa_r+0x920>)
 8008722:	f7f7 ff81 	bl	8000628 <__aeabi_dmul>
 8008726:	4606      	mov	r6, r0
 8008728:	460f      	mov	r7, r1
 800872a:	e7ac      	b.n	8008686 <_dtoa_r+0x5c6>
 800872c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008730:	9d00      	ldr	r5, [sp, #0]
 8008732:	4642      	mov	r2, r8
 8008734:	464b      	mov	r3, r9
 8008736:	4630      	mov	r0, r6
 8008738:	4639      	mov	r1, r7
 800873a:	f7f8 f89f 	bl	800087c <__aeabi_ddiv>
 800873e:	f7f8 fa23 	bl	8000b88 <__aeabi_d2iz>
 8008742:	9002      	str	r0, [sp, #8]
 8008744:	f7f7 ff06 	bl	8000554 <__aeabi_i2d>
 8008748:	4642      	mov	r2, r8
 800874a:	464b      	mov	r3, r9
 800874c:	f7f7 ff6c 	bl	8000628 <__aeabi_dmul>
 8008750:	4602      	mov	r2, r0
 8008752:	460b      	mov	r3, r1
 8008754:	4630      	mov	r0, r6
 8008756:	4639      	mov	r1, r7
 8008758:	f7f7 fdae 	bl	80002b8 <__aeabi_dsub>
 800875c:	9e02      	ldr	r6, [sp, #8]
 800875e:	9f01      	ldr	r7, [sp, #4]
 8008760:	3630      	adds	r6, #48	; 0x30
 8008762:	f805 6b01 	strb.w	r6, [r5], #1
 8008766:	9e00      	ldr	r6, [sp, #0]
 8008768:	1bae      	subs	r6, r5, r6
 800876a:	42b7      	cmp	r7, r6
 800876c:	4602      	mov	r2, r0
 800876e:	460b      	mov	r3, r1
 8008770:	d137      	bne.n	80087e2 <_dtoa_r+0x722>
 8008772:	f7f7 fda3 	bl	80002bc <__adddf3>
 8008776:	4642      	mov	r2, r8
 8008778:	464b      	mov	r3, r9
 800877a:	4606      	mov	r6, r0
 800877c:	460f      	mov	r7, r1
 800877e:	f7f8 f9e3 	bl	8000b48 <__aeabi_dcmpgt>
 8008782:	b9c8      	cbnz	r0, 80087b8 <_dtoa_r+0x6f8>
 8008784:	4642      	mov	r2, r8
 8008786:	464b      	mov	r3, r9
 8008788:	4630      	mov	r0, r6
 800878a:	4639      	mov	r1, r7
 800878c:	f7f8 f9b4 	bl	8000af8 <__aeabi_dcmpeq>
 8008790:	b110      	cbz	r0, 8008798 <_dtoa_r+0x6d8>
 8008792:	9b02      	ldr	r3, [sp, #8]
 8008794:	07d9      	lsls	r1, r3, #31
 8008796:	d40f      	bmi.n	80087b8 <_dtoa_r+0x6f8>
 8008798:	4620      	mov	r0, r4
 800879a:	4659      	mov	r1, fp
 800879c:	f000 fbd0 	bl	8008f40 <_Bfree>
 80087a0:	2300      	movs	r3, #0
 80087a2:	702b      	strb	r3, [r5, #0]
 80087a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80087a6:	f10a 0001 	add.w	r0, sl, #1
 80087aa:	6018      	str	r0, [r3, #0]
 80087ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	f43f acd8 	beq.w	8008164 <_dtoa_r+0xa4>
 80087b4:	601d      	str	r5, [r3, #0]
 80087b6:	e4d5      	b.n	8008164 <_dtoa_r+0xa4>
 80087b8:	f8cd a01c 	str.w	sl, [sp, #28]
 80087bc:	462b      	mov	r3, r5
 80087be:	461d      	mov	r5, r3
 80087c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80087c4:	2a39      	cmp	r2, #57	; 0x39
 80087c6:	d108      	bne.n	80087da <_dtoa_r+0x71a>
 80087c8:	9a00      	ldr	r2, [sp, #0]
 80087ca:	429a      	cmp	r2, r3
 80087cc:	d1f7      	bne.n	80087be <_dtoa_r+0x6fe>
 80087ce:	9a07      	ldr	r2, [sp, #28]
 80087d0:	9900      	ldr	r1, [sp, #0]
 80087d2:	3201      	adds	r2, #1
 80087d4:	9207      	str	r2, [sp, #28]
 80087d6:	2230      	movs	r2, #48	; 0x30
 80087d8:	700a      	strb	r2, [r1, #0]
 80087da:	781a      	ldrb	r2, [r3, #0]
 80087dc:	3201      	adds	r2, #1
 80087de:	701a      	strb	r2, [r3, #0]
 80087e0:	e78c      	b.n	80086fc <_dtoa_r+0x63c>
 80087e2:	4b7f      	ldr	r3, [pc, #508]	; (80089e0 <_dtoa_r+0x920>)
 80087e4:	2200      	movs	r2, #0
 80087e6:	f7f7 ff1f 	bl	8000628 <__aeabi_dmul>
 80087ea:	2200      	movs	r2, #0
 80087ec:	2300      	movs	r3, #0
 80087ee:	4606      	mov	r6, r0
 80087f0:	460f      	mov	r7, r1
 80087f2:	f7f8 f981 	bl	8000af8 <__aeabi_dcmpeq>
 80087f6:	2800      	cmp	r0, #0
 80087f8:	d09b      	beq.n	8008732 <_dtoa_r+0x672>
 80087fa:	e7cd      	b.n	8008798 <_dtoa_r+0x6d8>
 80087fc:	9a08      	ldr	r2, [sp, #32]
 80087fe:	2a00      	cmp	r2, #0
 8008800:	f000 80c4 	beq.w	800898c <_dtoa_r+0x8cc>
 8008804:	9a05      	ldr	r2, [sp, #20]
 8008806:	2a01      	cmp	r2, #1
 8008808:	f300 80a8 	bgt.w	800895c <_dtoa_r+0x89c>
 800880c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800880e:	2a00      	cmp	r2, #0
 8008810:	f000 80a0 	beq.w	8008954 <_dtoa_r+0x894>
 8008814:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008818:	9e06      	ldr	r6, [sp, #24]
 800881a:	4645      	mov	r5, r8
 800881c:	9a04      	ldr	r2, [sp, #16]
 800881e:	2101      	movs	r1, #1
 8008820:	441a      	add	r2, r3
 8008822:	4620      	mov	r0, r4
 8008824:	4498      	add	r8, r3
 8008826:	9204      	str	r2, [sp, #16]
 8008828:	f000 fc46 	bl	80090b8 <__i2b>
 800882c:	4607      	mov	r7, r0
 800882e:	2d00      	cmp	r5, #0
 8008830:	dd0b      	ble.n	800884a <_dtoa_r+0x78a>
 8008832:	9b04      	ldr	r3, [sp, #16]
 8008834:	2b00      	cmp	r3, #0
 8008836:	dd08      	ble.n	800884a <_dtoa_r+0x78a>
 8008838:	42ab      	cmp	r3, r5
 800883a:	9a04      	ldr	r2, [sp, #16]
 800883c:	bfa8      	it	ge
 800883e:	462b      	movge	r3, r5
 8008840:	eba8 0803 	sub.w	r8, r8, r3
 8008844:	1aed      	subs	r5, r5, r3
 8008846:	1ad3      	subs	r3, r2, r3
 8008848:	9304      	str	r3, [sp, #16]
 800884a:	9b06      	ldr	r3, [sp, #24]
 800884c:	b1fb      	cbz	r3, 800888e <_dtoa_r+0x7ce>
 800884e:	9b08      	ldr	r3, [sp, #32]
 8008850:	2b00      	cmp	r3, #0
 8008852:	f000 809f 	beq.w	8008994 <_dtoa_r+0x8d4>
 8008856:	2e00      	cmp	r6, #0
 8008858:	dd11      	ble.n	800887e <_dtoa_r+0x7be>
 800885a:	4639      	mov	r1, r7
 800885c:	4632      	mov	r2, r6
 800885e:	4620      	mov	r0, r4
 8008860:	f000 fce6 	bl	8009230 <__pow5mult>
 8008864:	465a      	mov	r2, fp
 8008866:	4601      	mov	r1, r0
 8008868:	4607      	mov	r7, r0
 800886a:	4620      	mov	r0, r4
 800886c:	f000 fc3a 	bl	80090e4 <__multiply>
 8008870:	4659      	mov	r1, fp
 8008872:	9007      	str	r0, [sp, #28]
 8008874:	4620      	mov	r0, r4
 8008876:	f000 fb63 	bl	8008f40 <_Bfree>
 800887a:	9b07      	ldr	r3, [sp, #28]
 800887c:	469b      	mov	fp, r3
 800887e:	9b06      	ldr	r3, [sp, #24]
 8008880:	1b9a      	subs	r2, r3, r6
 8008882:	d004      	beq.n	800888e <_dtoa_r+0x7ce>
 8008884:	4659      	mov	r1, fp
 8008886:	4620      	mov	r0, r4
 8008888:	f000 fcd2 	bl	8009230 <__pow5mult>
 800888c:	4683      	mov	fp, r0
 800888e:	2101      	movs	r1, #1
 8008890:	4620      	mov	r0, r4
 8008892:	f000 fc11 	bl	80090b8 <__i2b>
 8008896:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008898:	2b00      	cmp	r3, #0
 800889a:	4606      	mov	r6, r0
 800889c:	dd7c      	ble.n	8008998 <_dtoa_r+0x8d8>
 800889e:	461a      	mov	r2, r3
 80088a0:	4601      	mov	r1, r0
 80088a2:	4620      	mov	r0, r4
 80088a4:	f000 fcc4 	bl	8009230 <__pow5mult>
 80088a8:	9b05      	ldr	r3, [sp, #20]
 80088aa:	2b01      	cmp	r3, #1
 80088ac:	4606      	mov	r6, r0
 80088ae:	dd76      	ble.n	800899e <_dtoa_r+0x8de>
 80088b0:	2300      	movs	r3, #0
 80088b2:	9306      	str	r3, [sp, #24]
 80088b4:	6933      	ldr	r3, [r6, #16]
 80088b6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80088ba:	6918      	ldr	r0, [r3, #16]
 80088bc:	f000 fbac 	bl	8009018 <__hi0bits>
 80088c0:	f1c0 0020 	rsb	r0, r0, #32
 80088c4:	9b04      	ldr	r3, [sp, #16]
 80088c6:	4418      	add	r0, r3
 80088c8:	f010 001f 	ands.w	r0, r0, #31
 80088cc:	f000 8086 	beq.w	80089dc <_dtoa_r+0x91c>
 80088d0:	f1c0 0320 	rsb	r3, r0, #32
 80088d4:	2b04      	cmp	r3, #4
 80088d6:	dd7f      	ble.n	80089d8 <_dtoa_r+0x918>
 80088d8:	f1c0 001c 	rsb	r0, r0, #28
 80088dc:	9b04      	ldr	r3, [sp, #16]
 80088de:	4403      	add	r3, r0
 80088e0:	4480      	add	r8, r0
 80088e2:	4405      	add	r5, r0
 80088e4:	9304      	str	r3, [sp, #16]
 80088e6:	f1b8 0f00 	cmp.w	r8, #0
 80088ea:	dd05      	ble.n	80088f8 <_dtoa_r+0x838>
 80088ec:	4659      	mov	r1, fp
 80088ee:	4642      	mov	r2, r8
 80088f0:	4620      	mov	r0, r4
 80088f2:	f000 fcf7 	bl	80092e4 <__lshift>
 80088f6:	4683      	mov	fp, r0
 80088f8:	9b04      	ldr	r3, [sp, #16]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	dd05      	ble.n	800890a <_dtoa_r+0x84a>
 80088fe:	4631      	mov	r1, r6
 8008900:	461a      	mov	r2, r3
 8008902:	4620      	mov	r0, r4
 8008904:	f000 fcee 	bl	80092e4 <__lshift>
 8008908:	4606      	mov	r6, r0
 800890a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800890c:	2b00      	cmp	r3, #0
 800890e:	d069      	beq.n	80089e4 <_dtoa_r+0x924>
 8008910:	4631      	mov	r1, r6
 8008912:	4658      	mov	r0, fp
 8008914:	f000 fd52 	bl	80093bc <__mcmp>
 8008918:	2800      	cmp	r0, #0
 800891a:	da63      	bge.n	80089e4 <_dtoa_r+0x924>
 800891c:	2300      	movs	r3, #0
 800891e:	4659      	mov	r1, fp
 8008920:	220a      	movs	r2, #10
 8008922:	4620      	mov	r0, r4
 8008924:	f000 fb2e 	bl	8008f84 <__multadd>
 8008928:	9b08      	ldr	r3, [sp, #32]
 800892a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800892e:	4683      	mov	fp, r0
 8008930:	2b00      	cmp	r3, #0
 8008932:	f000 818f 	beq.w	8008c54 <_dtoa_r+0xb94>
 8008936:	4639      	mov	r1, r7
 8008938:	2300      	movs	r3, #0
 800893a:	220a      	movs	r2, #10
 800893c:	4620      	mov	r0, r4
 800893e:	f000 fb21 	bl	8008f84 <__multadd>
 8008942:	f1b9 0f00 	cmp.w	r9, #0
 8008946:	4607      	mov	r7, r0
 8008948:	f300 808e 	bgt.w	8008a68 <_dtoa_r+0x9a8>
 800894c:	9b05      	ldr	r3, [sp, #20]
 800894e:	2b02      	cmp	r3, #2
 8008950:	dc50      	bgt.n	80089f4 <_dtoa_r+0x934>
 8008952:	e089      	b.n	8008a68 <_dtoa_r+0x9a8>
 8008954:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008956:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800895a:	e75d      	b.n	8008818 <_dtoa_r+0x758>
 800895c:	9b01      	ldr	r3, [sp, #4]
 800895e:	1e5e      	subs	r6, r3, #1
 8008960:	9b06      	ldr	r3, [sp, #24]
 8008962:	42b3      	cmp	r3, r6
 8008964:	bfbf      	itttt	lt
 8008966:	9b06      	ldrlt	r3, [sp, #24]
 8008968:	9606      	strlt	r6, [sp, #24]
 800896a:	1af2      	sublt	r2, r6, r3
 800896c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800896e:	bfb6      	itet	lt
 8008970:	189b      	addlt	r3, r3, r2
 8008972:	1b9e      	subge	r6, r3, r6
 8008974:	930d      	strlt	r3, [sp, #52]	; 0x34
 8008976:	9b01      	ldr	r3, [sp, #4]
 8008978:	bfb8      	it	lt
 800897a:	2600      	movlt	r6, #0
 800897c:	2b00      	cmp	r3, #0
 800897e:	bfb5      	itete	lt
 8008980:	eba8 0503 	sublt.w	r5, r8, r3
 8008984:	9b01      	ldrge	r3, [sp, #4]
 8008986:	2300      	movlt	r3, #0
 8008988:	4645      	movge	r5, r8
 800898a:	e747      	b.n	800881c <_dtoa_r+0x75c>
 800898c:	9e06      	ldr	r6, [sp, #24]
 800898e:	9f08      	ldr	r7, [sp, #32]
 8008990:	4645      	mov	r5, r8
 8008992:	e74c      	b.n	800882e <_dtoa_r+0x76e>
 8008994:	9a06      	ldr	r2, [sp, #24]
 8008996:	e775      	b.n	8008884 <_dtoa_r+0x7c4>
 8008998:	9b05      	ldr	r3, [sp, #20]
 800899a:	2b01      	cmp	r3, #1
 800899c:	dc18      	bgt.n	80089d0 <_dtoa_r+0x910>
 800899e:	9b02      	ldr	r3, [sp, #8]
 80089a0:	b9b3      	cbnz	r3, 80089d0 <_dtoa_r+0x910>
 80089a2:	9b03      	ldr	r3, [sp, #12]
 80089a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80089a8:	b9a3      	cbnz	r3, 80089d4 <_dtoa_r+0x914>
 80089aa:	9b03      	ldr	r3, [sp, #12]
 80089ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80089b0:	0d1b      	lsrs	r3, r3, #20
 80089b2:	051b      	lsls	r3, r3, #20
 80089b4:	b12b      	cbz	r3, 80089c2 <_dtoa_r+0x902>
 80089b6:	9b04      	ldr	r3, [sp, #16]
 80089b8:	3301      	adds	r3, #1
 80089ba:	9304      	str	r3, [sp, #16]
 80089bc:	f108 0801 	add.w	r8, r8, #1
 80089c0:	2301      	movs	r3, #1
 80089c2:	9306      	str	r3, [sp, #24]
 80089c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	f47f af74 	bne.w	80088b4 <_dtoa_r+0x7f4>
 80089cc:	2001      	movs	r0, #1
 80089ce:	e779      	b.n	80088c4 <_dtoa_r+0x804>
 80089d0:	2300      	movs	r3, #0
 80089d2:	e7f6      	b.n	80089c2 <_dtoa_r+0x902>
 80089d4:	9b02      	ldr	r3, [sp, #8]
 80089d6:	e7f4      	b.n	80089c2 <_dtoa_r+0x902>
 80089d8:	d085      	beq.n	80088e6 <_dtoa_r+0x826>
 80089da:	4618      	mov	r0, r3
 80089dc:	301c      	adds	r0, #28
 80089de:	e77d      	b.n	80088dc <_dtoa_r+0x81c>
 80089e0:	40240000 	.word	0x40240000
 80089e4:	9b01      	ldr	r3, [sp, #4]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	dc38      	bgt.n	8008a5c <_dtoa_r+0x99c>
 80089ea:	9b05      	ldr	r3, [sp, #20]
 80089ec:	2b02      	cmp	r3, #2
 80089ee:	dd35      	ble.n	8008a5c <_dtoa_r+0x99c>
 80089f0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80089f4:	f1b9 0f00 	cmp.w	r9, #0
 80089f8:	d10d      	bne.n	8008a16 <_dtoa_r+0x956>
 80089fa:	4631      	mov	r1, r6
 80089fc:	464b      	mov	r3, r9
 80089fe:	2205      	movs	r2, #5
 8008a00:	4620      	mov	r0, r4
 8008a02:	f000 fabf 	bl	8008f84 <__multadd>
 8008a06:	4601      	mov	r1, r0
 8008a08:	4606      	mov	r6, r0
 8008a0a:	4658      	mov	r0, fp
 8008a0c:	f000 fcd6 	bl	80093bc <__mcmp>
 8008a10:	2800      	cmp	r0, #0
 8008a12:	f73f adbd 	bgt.w	8008590 <_dtoa_r+0x4d0>
 8008a16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a18:	9d00      	ldr	r5, [sp, #0]
 8008a1a:	ea6f 0a03 	mvn.w	sl, r3
 8008a1e:	f04f 0800 	mov.w	r8, #0
 8008a22:	4631      	mov	r1, r6
 8008a24:	4620      	mov	r0, r4
 8008a26:	f000 fa8b 	bl	8008f40 <_Bfree>
 8008a2a:	2f00      	cmp	r7, #0
 8008a2c:	f43f aeb4 	beq.w	8008798 <_dtoa_r+0x6d8>
 8008a30:	f1b8 0f00 	cmp.w	r8, #0
 8008a34:	d005      	beq.n	8008a42 <_dtoa_r+0x982>
 8008a36:	45b8      	cmp	r8, r7
 8008a38:	d003      	beq.n	8008a42 <_dtoa_r+0x982>
 8008a3a:	4641      	mov	r1, r8
 8008a3c:	4620      	mov	r0, r4
 8008a3e:	f000 fa7f 	bl	8008f40 <_Bfree>
 8008a42:	4639      	mov	r1, r7
 8008a44:	4620      	mov	r0, r4
 8008a46:	f000 fa7b 	bl	8008f40 <_Bfree>
 8008a4a:	e6a5      	b.n	8008798 <_dtoa_r+0x6d8>
 8008a4c:	2600      	movs	r6, #0
 8008a4e:	4637      	mov	r7, r6
 8008a50:	e7e1      	b.n	8008a16 <_dtoa_r+0x956>
 8008a52:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008a54:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008a58:	4637      	mov	r7, r6
 8008a5a:	e599      	b.n	8008590 <_dtoa_r+0x4d0>
 8008a5c:	9b08      	ldr	r3, [sp, #32]
 8008a5e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	f000 80fd 	beq.w	8008c62 <_dtoa_r+0xba2>
 8008a68:	2d00      	cmp	r5, #0
 8008a6a:	dd05      	ble.n	8008a78 <_dtoa_r+0x9b8>
 8008a6c:	4639      	mov	r1, r7
 8008a6e:	462a      	mov	r2, r5
 8008a70:	4620      	mov	r0, r4
 8008a72:	f000 fc37 	bl	80092e4 <__lshift>
 8008a76:	4607      	mov	r7, r0
 8008a78:	9b06      	ldr	r3, [sp, #24]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d05c      	beq.n	8008b38 <_dtoa_r+0xa78>
 8008a7e:	6879      	ldr	r1, [r7, #4]
 8008a80:	4620      	mov	r0, r4
 8008a82:	f000 fa1d 	bl	8008ec0 <_Balloc>
 8008a86:	4605      	mov	r5, r0
 8008a88:	b928      	cbnz	r0, 8008a96 <_dtoa_r+0x9d6>
 8008a8a:	4b80      	ldr	r3, [pc, #512]	; (8008c8c <_dtoa_r+0xbcc>)
 8008a8c:	4602      	mov	r2, r0
 8008a8e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008a92:	f7ff bb2e 	b.w	80080f2 <_dtoa_r+0x32>
 8008a96:	693a      	ldr	r2, [r7, #16]
 8008a98:	3202      	adds	r2, #2
 8008a9a:	0092      	lsls	r2, r2, #2
 8008a9c:	f107 010c 	add.w	r1, r7, #12
 8008aa0:	300c      	adds	r0, #12
 8008aa2:	f000 f9ff 	bl	8008ea4 <memcpy>
 8008aa6:	2201      	movs	r2, #1
 8008aa8:	4629      	mov	r1, r5
 8008aaa:	4620      	mov	r0, r4
 8008aac:	f000 fc1a 	bl	80092e4 <__lshift>
 8008ab0:	9b00      	ldr	r3, [sp, #0]
 8008ab2:	3301      	adds	r3, #1
 8008ab4:	9301      	str	r3, [sp, #4]
 8008ab6:	9b00      	ldr	r3, [sp, #0]
 8008ab8:	444b      	add	r3, r9
 8008aba:	9307      	str	r3, [sp, #28]
 8008abc:	9b02      	ldr	r3, [sp, #8]
 8008abe:	f003 0301 	and.w	r3, r3, #1
 8008ac2:	46b8      	mov	r8, r7
 8008ac4:	9306      	str	r3, [sp, #24]
 8008ac6:	4607      	mov	r7, r0
 8008ac8:	9b01      	ldr	r3, [sp, #4]
 8008aca:	4631      	mov	r1, r6
 8008acc:	3b01      	subs	r3, #1
 8008ace:	4658      	mov	r0, fp
 8008ad0:	9302      	str	r3, [sp, #8]
 8008ad2:	f7ff fa69 	bl	8007fa8 <quorem>
 8008ad6:	4603      	mov	r3, r0
 8008ad8:	3330      	adds	r3, #48	; 0x30
 8008ada:	9004      	str	r0, [sp, #16]
 8008adc:	4641      	mov	r1, r8
 8008ade:	4658      	mov	r0, fp
 8008ae0:	9308      	str	r3, [sp, #32]
 8008ae2:	f000 fc6b 	bl	80093bc <__mcmp>
 8008ae6:	463a      	mov	r2, r7
 8008ae8:	4681      	mov	r9, r0
 8008aea:	4631      	mov	r1, r6
 8008aec:	4620      	mov	r0, r4
 8008aee:	f000 fc81 	bl	80093f4 <__mdiff>
 8008af2:	68c2      	ldr	r2, [r0, #12]
 8008af4:	9b08      	ldr	r3, [sp, #32]
 8008af6:	4605      	mov	r5, r0
 8008af8:	bb02      	cbnz	r2, 8008b3c <_dtoa_r+0xa7c>
 8008afa:	4601      	mov	r1, r0
 8008afc:	4658      	mov	r0, fp
 8008afe:	f000 fc5d 	bl	80093bc <__mcmp>
 8008b02:	9b08      	ldr	r3, [sp, #32]
 8008b04:	4602      	mov	r2, r0
 8008b06:	4629      	mov	r1, r5
 8008b08:	4620      	mov	r0, r4
 8008b0a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8008b0e:	f000 fa17 	bl	8008f40 <_Bfree>
 8008b12:	9b05      	ldr	r3, [sp, #20]
 8008b14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b16:	9d01      	ldr	r5, [sp, #4]
 8008b18:	ea43 0102 	orr.w	r1, r3, r2
 8008b1c:	9b06      	ldr	r3, [sp, #24]
 8008b1e:	430b      	orrs	r3, r1
 8008b20:	9b08      	ldr	r3, [sp, #32]
 8008b22:	d10d      	bne.n	8008b40 <_dtoa_r+0xa80>
 8008b24:	2b39      	cmp	r3, #57	; 0x39
 8008b26:	d029      	beq.n	8008b7c <_dtoa_r+0xabc>
 8008b28:	f1b9 0f00 	cmp.w	r9, #0
 8008b2c:	dd01      	ble.n	8008b32 <_dtoa_r+0xa72>
 8008b2e:	9b04      	ldr	r3, [sp, #16]
 8008b30:	3331      	adds	r3, #49	; 0x31
 8008b32:	9a02      	ldr	r2, [sp, #8]
 8008b34:	7013      	strb	r3, [r2, #0]
 8008b36:	e774      	b.n	8008a22 <_dtoa_r+0x962>
 8008b38:	4638      	mov	r0, r7
 8008b3a:	e7b9      	b.n	8008ab0 <_dtoa_r+0x9f0>
 8008b3c:	2201      	movs	r2, #1
 8008b3e:	e7e2      	b.n	8008b06 <_dtoa_r+0xa46>
 8008b40:	f1b9 0f00 	cmp.w	r9, #0
 8008b44:	db06      	blt.n	8008b54 <_dtoa_r+0xa94>
 8008b46:	9905      	ldr	r1, [sp, #20]
 8008b48:	ea41 0909 	orr.w	r9, r1, r9
 8008b4c:	9906      	ldr	r1, [sp, #24]
 8008b4e:	ea59 0101 	orrs.w	r1, r9, r1
 8008b52:	d120      	bne.n	8008b96 <_dtoa_r+0xad6>
 8008b54:	2a00      	cmp	r2, #0
 8008b56:	ddec      	ble.n	8008b32 <_dtoa_r+0xa72>
 8008b58:	4659      	mov	r1, fp
 8008b5a:	2201      	movs	r2, #1
 8008b5c:	4620      	mov	r0, r4
 8008b5e:	9301      	str	r3, [sp, #4]
 8008b60:	f000 fbc0 	bl	80092e4 <__lshift>
 8008b64:	4631      	mov	r1, r6
 8008b66:	4683      	mov	fp, r0
 8008b68:	f000 fc28 	bl	80093bc <__mcmp>
 8008b6c:	2800      	cmp	r0, #0
 8008b6e:	9b01      	ldr	r3, [sp, #4]
 8008b70:	dc02      	bgt.n	8008b78 <_dtoa_r+0xab8>
 8008b72:	d1de      	bne.n	8008b32 <_dtoa_r+0xa72>
 8008b74:	07da      	lsls	r2, r3, #31
 8008b76:	d5dc      	bpl.n	8008b32 <_dtoa_r+0xa72>
 8008b78:	2b39      	cmp	r3, #57	; 0x39
 8008b7a:	d1d8      	bne.n	8008b2e <_dtoa_r+0xa6e>
 8008b7c:	9a02      	ldr	r2, [sp, #8]
 8008b7e:	2339      	movs	r3, #57	; 0x39
 8008b80:	7013      	strb	r3, [r2, #0]
 8008b82:	462b      	mov	r3, r5
 8008b84:	461d      	mov	r5, r3
 8008b86:	3b01      	subs	r3, #1
 8008b88:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008b8c:	2a39      	cmp	r2, #57	; 0x39
 8008b8e:	d050      	beq.n	8008c32 <_dtoa_r+0xb72>
 8008b90:	3201      	adds	r2, #1
 8008b92:	701a      	strb	r2, [r3, #0]
 8008b94:	e745      	b.n	8008a22 <_dtoa_r+0x962>
 8008b96:	2a00      	cmp	r2, #0
 8008b98:	dd03      	ble.n	8008ba2 <_dtoa_r+0xae2>
 8008b9a:	2b39      	cmp	r3, #57	; 0x39
 8008b9c:	d0ee      	beq.n	8008b7c <_dtoa_r+0xabc>
 8008b9e:	3301      	adds	r3, #1
 8008ba0:	e7c7      	b.n	8008b32 <_dtoa_r+0xa72>
 8008ba2:	9a01      	ldr	r2, [sp, #4]
 8008ba4:	9907      	ldr	r1, [sp, #28]
 8008ba6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008baa:	428a      	cmp	r2, r1
 8008bac:	d02a      	beq.n	8008c04 <_dtoa_r+0xb44>
 8008bae:	4659      	mov	r1, fp
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	220a      	movs	r2, #10
 8008bb4:	4620      	mov	r0, r4
 8008bb6:	f000 f9e5 	bl	8008f84 <__multadd>
 8008bba:	45b8      	cmp	r8, r7
 8008bbc:	4683      	mov	fp, r0
 8008bbe:	f04f 0300 	mov.w	r3, #0
 8008bc2:	f04f 020a 	mov.w	r2, #10
 8008bc6:	4641      	mov	r1, r8
 8008bc8:	4620      	mov	r0, r4
 8008bca:	d107      	bne.n	8008bdc <_dtoa_r+0xb1c>
 8008bcc:	f000 f9da 	bl	8008f84 <__multadd>
 8008bd0:	4680      	mov	r8, r0
 8008bd2:	4607      	mov	r7, r0
 8008bd4:	9b01      	ldr	r3, [sp, #4]
 8008bd6:	3301      	adds	r3, #1
 8008bd8:	9301      	str	r3, [sp, #4]
 8008bda:	e775      	b.n	8008ac8 <_dtoa_r+0xa08>
 8008bdc:	f000 f9d2 	bl	8008f84 <__multadd>
 8008be0:	4639      	mov	r1, r7
 8008be2:	4680      	mov	r8, r0
 8008be4:	2300      	movs	r3, #0
 8008be6:	220a      	movs	r2, #10
 8008be8:	4620      	mov	r0, r4
 8008bea:	f000 f9cb 	bl	8008f84 <__multadd>
 8008bee:	4607      	mov	r7, r0
 8008bf0:	e7f0      	b.n	8008bd4 <_dtoa_r+0xb14>
 8008bf2:	f1b9 0f00 	cmp.w	r9, #0
 8008bf6:	9a00      	ldr	r2, [sp, #0]
 8008bf8:	bfcc      	ite	gt
 8008bfa:	464d      	movgt	r5, r9
 8008bfc:	2501      	movle	r5, #1
 8008bfe:	4415      	add	r5, r2
 8008c00:	f04f 0800 	mov.w	r8, #0
 8008c04:	4659      	mov	r1, fp
 8008c06:	2201      	movs	r2, #1
 8008c08:	4620      	mov	r0, r4
 8008c0a:	9301      	str	r3, [sp, #4]
 8008c0c:	f000 fb6a 	bl	80092e4 <__lshift>
 8008c10:	4631      	mov	r1, r6
 8008c12:	4683      	mov	fp, r0
 8008c14:	f000 fbd2 	bl	80093bc <__mcmp>
 8008c18:	2800      	cmp	r0, #0
 8008c1a:	dcb2      	bgt.n	8008b82 <_dtoa_r+0xac2>
 8008c1c:	d102      	bne.n	8008c24 <_dtoa_r+0xb64>
 8008c1e:	9b01      	ldr	r3, [sp, #4]
 8008c20:	07db      	lsls	r3, r3, #31
 8008c22:	d4ae      	bmi.n	8008b82 <_dtoa_r+0xac2>
 8008c24:	462b      	mov	r3, r5
 8008c26:	461d      	mov	r5, r3
 8008c28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c2c:	2a30      	cmp	r2, #48	; 0x30
 8008c2e:	d0fa      	beq.n	8008c26 <_dtoa_r+0xb66>
 8008c30:	e6f7      	b.n	8008a22 <_dtoa_r+0x962>
 8008c32:	9a00      	ldr	r2, [sp, #0]
 8008c34:	429a      	cmp	r2, r3
 8008c36:	d1a5      	bne.n	8008b84 <_dtoa_r+0xac4>
 8008c38:	f10a 0a01 	add.w	sl, sl, #1
 8008c3c:	2331      	movs	r3, #49	; 0x31
 8008c3e:	e779      	b.n	8008b34 <_dtoa_r+0xa74>
 8008c40:	4b13      	ldr	r3, [pc, #76]	; (8008c90 <_dtoa_r+0xbd0>)
 8008c42:	f7ff baaf 	b.w	80081a4 <_dtoa_r+0xe4>
 8008c46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	f47f aa86 	bne.w	800815a <_dtoa_r+0x9a>
 8008c4e:	4b11      	ldr	r3, [pc, #68]	; (8008c94 <_dtoa_r+0xbd4>)
 8008c50:	f7ff baa8 	b.w	80081a4 <_dtoa_r+0xe4>
 8008c54:	f1b9 0f00 	cmp.w	r9, #0
 8008c58:	dc03      	bgt.n	8008c62 <_dtoa_r+0xba2>
 8008c5a:	9b05      	ldr	r3, [sp, #20]
 8008c5c:	2b02      	cmp	r3, #2
 8008c5e:	f73f aec9 	bgt.w	80089f4 <_dtoa_r+0x934>
 8008c62:	9d00      	ldr	r5, [sp, #0]
 8008c64:	4631      	mov	r1, r6
 8008c66:	4658      	mov	r0, fp
 8008c68:	f7ff f99e 	bl	8007fa8 <quorem>
 8008c6c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008c70:	f805 3b01 	strb.w	r3, [r5], #1
 8008c74:	9a00      	ldr	r2, [sp, #0]
 8008c76:	1aaa      	subs	r2, r5, r2
 8008c78:	4591      	cmp	r9, r2
 8008c7a:	ddba      	ble.n	8008bf2 <_dtoa_r+0xb32>
 8008c7c:	4659      	mov	r1, fp
 8008c7e:	2300      	movs	r3, #0
 8008c80:	220a      	movs	r2, #10
 8008c82:	4620      	mov	r0, r4
 8008c84:	f000 f97e 	bl	8008f84 <__multadd>
 8008c88:	4683      	mov	fp, r0
 8008c8a:	e7eb      	b.n	8008c64 <_dtoa_r+0xba4>
 8008c8c:	0800a1bb 	.word	0x0800a1bb
 8008c90:	0800a114 	.word	0x0800a114
 8008c94:	0800a138 	.word	0x0800a138

08008c98 <std>:
 8008c98:	2300      	movs	r3, #0
 8008c9a:	b510      	push	{r4, lr}
 8008c9c:	4604      	mov	r4, r0
 8008c9e:	e9c0 3300 	strd	r3, r3, [r0]
 8008ca2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008ca6:	6083      	str	r3, [r0, #8]
 8008ca8:	8181      	strh	r1, [r0, #12]
 8008caa:	6643      	str	r3, [r0, #100]	; 0x64
 8008cac:	81c2      	strh	r2, [r0, #14]
 8008cae:	6183      	str	r3, [r0, #24]
 8008cb0:	4619      	mov	r1, r3
 8008cb2:	2208      	movs	r2, #8
 8008cb4:	305c      	adds	r0, #92	; 0x5c
 8008cb6:	f7fe fd05 	bl	80076c4 <memset>
 8008cba:	4b05      	ldr	r3, [pc, #20]	; (8008cd0 <std+0x38>)
 8008cbc:	6263      	str	r3, [r4, #36]	; 0x24
 8008cbe:	4b05      	ldr	r3, [pc, #20]	; (8008cd4 <std+0x3c>)
 8008cc0:	62a3      	str	r3, [r4, #40]	; 0x28
 8008cc2:	4b05      	ldr	r3, [pc, #20]	; (8008cd8 <std+0x40>)
 8008cc4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008cc6:	4b05      	ldr	r3, [pc, #20]	; (8008cdc <std+0x44>)
 8008cc8:	6224      	str	r4, [r4, #32]
 8008cca:	6323      	str	r3, [r4, #48]	; 0x30
 8008ccc:	bd10      	pop	{r4, pc}
 8008cce:	bf00      	nop
 8008cd0:	08009a05 	.word	0x08009a05
 8008cd4:	08009a27 	.word	0x08009a27
 8008cd8:	08009a5f 	.word	0x08009a5f
 8008cdc:	08009a83 	.word	0x08009a83

08008ce0 <_cleanup_r>:
 8008ce0:	4901      	ldr	r1, [pc, #4]	; (8008ce8 <_cleanup_r+0x8>)
 8008ce2:	f000 b8af 	b.w	8008e44 <_fwalk_reent>
 8008ce6:	bf00      	nop
 8008ce8:	08009d99 	.word	0x08009d99

08008cec <__sfmoreglue>:
 8008cec:	b570      	push	{r4, r5, r6, lr}
 8008cee:	1e4a      	subs	r2, r1, #1
 8008cf0:	2568      	movs	r5, #104	; 0x68
 8008cf2:	4355      	muls	r5, r2
 8008cf4:	460e      	mov	r6, r1
 8008cf6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008cfa:	f000 fcbf 	bl	800967c <_malloc_r>
 8008cfe:	4604      	mov	r4, r0
 8008d00:	b140      	cbz	r0, 8008d14 <__sfmoreglue+0x28>
 8008d02:	2100      	movs	r1, #0
 8008d04:	e9c0 1600 	strd	r1, r6, [r0]
 8008d08:	300c      	adds	r0, #12
 8008d0a:	60a0      	str	r0, [r4, #8]
 8008d0c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008d10:	f7fe fcd8 	bl	80076c4 <memset>
 8008d14:	4620      	mov	r0, r4
 8008d16:	bd70      	pop	{r4, r5, r6, pc}

08008d18 <__sfp_lock_acquire>:
 8008d18:	4801      	ldr	r0, [pc, #4]	; (8008d20 <__sfp_lock_acquire+0x8>)
 8008d1a:	f000 b8b8 	b.w	8008e8e <__retarget_lock_acquire_recursive>
 8008d1e:	bf00      	nop
 8008d20:	200004a4 	.word	0x200004a4

08008d24 <__sfp_lock_release>:
 8008d24:	4801      	ldr	r0, [pc, #4]	; (8008d2c <__sfp_lock_release+0x8>)
 8008d26:	f000 b8b3 	b.w	8008e90 <__retarget_lock_release_recursive>
 8008d2a:	bf00      	nop
 8008d2c:	200004a4 	.word	0x200004a4

08008d30 <__sinit_lock_acquire>:
 8008d30:	4801      	ldr	r0, [pc, #4]	; (8008d38 <__sinit_lock_acquire+0x8>)
 8008d32:	f000 b8ac 	b.w	8008e8e <__retarget_lock_acquire_recursive>
 8008d36:	bf00      	nop
 8008d38:	2000049f 	.word	0x2000049f

08008d3c <__sinit_lock_release>:
 8008d3c:	4801      	ldr	r0, [pc, #4]	; (8008d44 <__sinit_lock_release+0x8>)
 8008d3e:	f000 b8a7 	b.w	8008e90 <__retarget_lock_release_recursive>
 8008d42:	bf00      	nop
 8008d44:	2000049f 	.word	0x2000049f

08008d48 <__sinit>:
 8008d48:	b510      	push	{r4, lr}
 8008d4a:	4604      	mov	r4, r0
 8008d4c:	f7ff fff0 	bl	8008d30 <__sinit_lock_acquire>
 8008d50:	69a3      	ldr	r3, [r4, #24]
 8008d52:	b11b      	cbz	r3, 8008d5c <__sinit+0x14>
 8008d54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d58:	f7ff bff0 	b.w	8008d3c <__sinit_lock_release>
 8008d5c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008d60:	6523      	str	r3, [r4, #80]	; 0x50
 8008d62:	4b13      	ldr	r3, [pc, #76]	; (8008db0 <__sinit+0x68>)
 8008d64:	4a13      	ldr	r2, [pc, #76]	; (8008db4 <__sinit+0x6c>)
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	62a2      	str	r2, [r4, #40]	; 0x28
 8008d6a:	42a3      	cmp	r3, r4
 8008d6c:	bf04      	itt	eq
 8008d6e:	2301      	moveq	r3, #1
 8008d70:	61a3      	streq	r3, [r4, #24]
 8008d72:	4620      	mov	r0, r4
 8008d74:	f000 f820 	bl	8008db8 <__sfp>
 8008d78:	6060      	str	r0, [r4, #4]
 8008d7a:	4620      	mov	r0, r4
 8008d7c:	f000 f81c 	bl	8008db8 <__sfp>
 8008d80:	60a0      	str	r0, [r4, #8]
 8008d82:	4620      	mov	r0, r4
 8008d84:	f000 f818 	bl	8008db8 <__sfp>
 8008d88:	2200      	movs	r2, #0
 8008d8a:	60e0      	str	r0, [r4, #12]
 8008d8c:	2104      	movs	r1, #4
 8008d8e:	6860      	ldr	r0, [r4, #4]
 8008d90:	f7ff ff82 	bl	8008c98 <std>
 8008d94:	68a0      	ldr	r0, [r4, #8]
 8008d96:	2201      	movs	r2, #1
 8008d98:	2109      	movs	r1, #9
 8008d9a:	f7ff ff7d 	bl	8008c98 <std>
 8008d9e:	68e0      	ldr	r0, [r4, #12]
 8008da0:	2202      	movs	r2, #2
 8008da2:	2112      	movs	r1, #18
 8008da4:	f7ff ff78 	bl	8008c98 <std>
 8008da8:	2301      	movs	r3, #1
 8008daa:	61a3      	str	r3, [r4, #24]
 8008dac:	e7d2      	b.n	8008d54 <__sinit+0xc>
 8008dae:	bf00      	nop
 8008db0:	0800a100 	.word	0x0800a100
 8008db4:	08008ce1 	.word	0x08008ce1

08008db8 <__sfp>:
 8008db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dba:	4607      	mov	r7, r0
 8008dbc:	f7ff ffac 	bl	8008d18 <__sfp_lock_acquire>
 8008dc0:	4b1e      	ldr	r3, [pc, #120]	; (8008e3c <__sfp+0x84>)
 8008dc2:	681e      	ldr	r6, [r3, #0]
 8008dc4:	69b3      	ldr	r3, [r6, #24]
 8008dc6:	b913      	cbnz	r3, 8008dce <__sfp+0x16>
 8008dc8:	4630      	mov	r0, r6
 8008dca:	f7ff ffbd 	bl	8008d48 <__sinit>
 8008dce:	3648      	adds	r6, #72	; 0x48
 8008dd0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008dd4:	3b01      	subs	r3, #1
 8008dd6:	d503      	bpl.n	8008de0 <__sfp+0x28>
 8008dd8:	6833      	ldr	r3, [r6, #0]
 8008dda:	b30b      	cbz	r3, 8008e20 <__sfp+0x68>
 8008ddc:	6836      	ldr	r6, [r6, #0]
 8008dde:	e7f7      	b.n	8008dd0 <__sfp+0x18>
 8008de0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008de4:	b9d5      	cbnz	r5, 8008e1c <__sfp+0x64>
 8008de6:	4b16      	ldr	r3, [pc, #88]	; (8008e40 <__sfp+0x88>)
 8008de8:	60e3      	str	r3, [r4, #12]
 8008dea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008dee:	6665      	str	r5, [r4, #100]	; 0x64
 8008df0:	f000 f84c 	bl	8008e8c <__retarget_lock_init_recursive>
 8008df4:	f7ff ff96 	bl	8008d24 <__sfp_lock_release>
 8008df8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008dfc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008e00:	6025      	str	r5, [r4, #0]
 8008e02:	61a5      	str	r5, [r4, #24]
 8008e04:	2208      	movs	r2, #8
 8008e06:	4629      	mov	r1, r5
 8008e08:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008e0c:	f7fe fc5a 	bl	80076c4 <memset>
 8008e10:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008e14:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008e18:	4620      	mov	r0, r4
 8008e1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e1c:	3468      	adds	r4, #104	; 0x68
 8008e1e:	e7d9      	b.n	8008dd4 <__sfp+0x1c>
 8008e20:	2104      	movs	r1, #4
 8008e22:	4638      	mov	r0, r7
 8008e24:	f7ff ff62 	bl	8008cec <__sfmoreglue>
 8008e28:	4604      	mov	r4, r0
 8008e2a:	6030      	str	r0, [r6, #0]
 8008e2c:	2800      	cmp	r0, #0
 8008e2e:	d1d5      	bne.n	8008ddc <__sfp+0x24>
 8008e30:	f7ff ff78 	bl	8008d24 <__sfp_lock_release>
 8008e34:	230c      	movs	r3, #12
 8008e36:	603b      	str	r3, [r7, #0]
 8008e38:	e7ee      	b.n	8008e18 <__sfp+0x60>
 8008e3a:	bf00      	nop
 8008e3c:	0800a100 	.word	0x0800a100
 8008e40:	ffff0001 	.word	0xffff0001

08008e44 <_fwalk_reent>:
 8008e44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e48:	4606      	mov	r6, r0
 8008e4a:	4688      	mov	r8, r1
 8008e4c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008e50:	2700      	movs	r7, #0
 8008e52:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008e56:	f1b9 0901 	subs.w	r9, r9, #1
 8008e5a:	d505      	bpl.n	8008e68 <_fwalk_reent+0x24>
 8008e5c:	6824      	ldr	r4, [r4, #0]
 8008e5e:	2c00      	cmp	r4, #0
 8008e60:	d1f7      	bne.n	8008e52 <_fwalk_reent+0xe>
 8008e62:	4638      	mov	r0, r7
 8008e64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e68:	89ab      	ldrh	r3, [r5, #12]
 8008e6a:	2b01      	cmp	r3, #1
 8008e6c:	d907      	bls.n	8008e7e <_fwalk_reent+0x3a>
 8008e6e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008e72:	3301      	adds	r3, #1
 8008e74:	d003      	beq.n	8008e7e <_fwalk_reent+0x3a>
 8008e76:	4629      	mov	r1, r5
 8008e78:	4630      	mov	r0, r6
 8008e7a:	47c0      	blx	r8
 8008e7c:	4307      	orrs	r7, r0
 8008e7e:	3568      	adds	r5, #104	; 0x68
 8008e80:	e7e9      	b.n	8008e56 <_fwalk_reent+0x12>
	...

08008e84 <_localeconv_r>:
 8008e84:	4800      	ldr	r0, [pc, #0]	; (8008e88 <_localeconv_r+0x4>)
 8008e86:	4770      	bx	lr
 8008e88:	20000184 	.word	0x20000184

08008e8c <__retarget_lock_init_recursive>:
 8008e8c:	4770      	bx	lr

08008e8e <__retarget_lock_acquire_recursive>:
 8008e8e:	4770      	bx	lr

08008e90 <__retarget_lock_release_recursive>:
 8008e90:	4770      	bx	lr
	...

08008e94 <malloc>:
 8008e94:	4b02      	ldr	r3, [pc, #8]	; (8008ea0 <malloc+0xc>)
 8008e96:	4601      	mov	r1, r0
 8008e98:	6818      	ldr	r0, [r3, #0]
 8008e9a:	f000 bbef 	b.w	800967c <_malloc_r>
 8008e9e:	bf00      	nop
 8008ea0:	20000030 	.word	0x20000030

08008ea4 <memcpy>:
 8008ea4:	440a      	add	r2, r1
 8008ea6:	4291      	cmp	r1, r2
 8008ea8:	f100 33ff 	add.w	r3, r0, #4294967295
 8008eac:	d100      	bne.n	8008eb0 <memcpy+0xc>
 8008eae:	4770      	bx	lr
 8008eb0:	b510      	push	{r4, lr}
 8008eb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008eb6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008eba:	4291      	cmp	r1, r2
 8008ebc:	d1f9      	bne.n	8008eb2 <memcpy+0xe>
 8008ebe:	bd10      	pop	{r4, pc}

08008ec0 <_Balloc>:
 8008ec0:	b570      	push	{r4, r5, r6, lr}
 8008ec2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008ec4:	4604      	mov	r4, r0
 8008ec6:	460d      	mov	r5, r1
 8008ec8:	b976      	cbnz	r6, 8008ee8 <_Balloc+0x28>
 8008eca:	2010      	movs	r0, #16
 8008ecc:	f7ff ffe2 	bl	8008e94 <malloc>
 8008ed0:	4602      	mov	r2, r0
 8008ed2:	6260      	str	r0, [r4, #36]	; 0x24
 8008ed4:	b920      	cbnz	r0, 8008ee0 <_Balloc+0x20>
 8008ed6:	4b18      	ldr	r3, [pc, #96]	; (8008f38 <_Balloc+0x78>)
 8008ed8:	4818      	ldr	r0, [pc, #96]	; (8008f3c <_Balloc+0x7c>)
 8008eda:	2166      	movs	r1, #102	; 0x66
 8008edc:	f000 fea8 	bl	8009c30 <__assert_func>
 8008ee0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ee4:	6006      	str	r6, [r0, #0]
 8008ee6:	60c6      	str	r6, [r0, #12]
 8008ee8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008eea:	68f3      	ldr	r3, [r6, #12]
 8008eec:	b183      	cbz	r3, 8008f10 <_Balloc+0x50>
 8008eee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008ef0:	68db      	ldr	r3, [r3, #12]
 8008ef2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008ef6:	b9b8      	cbnz	r0, 8008f28 <_Balloc+0x68>
 8008ef8:	2101      	movs	r1, #1
 8008efa:	fa01 f605 	lsl.w	r6, r1, r5
 8008efe:	1d72      	adds	r2, r6, #5
 8008f00:	0092      	lsls	r2, r2, #2
 8008f02:	4620      	mov	r0, r4
 8008f04:	f000 fb5a 	bl	80095bc <_calloc_r>
 8008f08:	b160      	cbz	r0, 8008f24 <_Balloc+0x64>
 8008f0a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008f0e:	e00e      	b.n	8008f2e <_Balloc+0x6e>
 8008f10:	2221      	movs	r2, #33	; 0x21
 8008f12:	2104      	movs	r1, #4
 8008f14:	4620      	mov	r0, r4
 8008f16:	f000 fb51 	bl	80095bc <_calloc_r>
 8008f1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f1c:	60f0      	str	r0, [r6, #12]
 8008f1e:	68db      	ldr	r3, [r3, #12]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d1e4      	bne.n	8008eee <_Balloc+0x2e>
 8008f24:	2000      	movs	r0, #0
 8008f26:	bd70      	pop	{r4, r5, r6, pc}
 8008f28:	6802      	ldr	r2, [r0, #0]
 8008f2a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008f2e:	2300      	movs	r3, #0
 8008f30:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008f34:	e7f7      	b.n	8008f26 <_Balloc+0x66>
 8008f36:	bf00      	nop
 8008f38:	0800a145 	.word	0x0800a145
 8008f3c:	0800a22c 	.word	0x0800a22c

08008f40 <_Bfree>:
 8008f40:	b570      	push	{r4, r5, r6, lr}
 8008f42:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008f44:	4605      	mov	r5, r0
 8008f46:	460c      	mov	r4, r1
 8008f48:	b976      	cbnz	r6, 8008f68 <_Bfree+0x28>
 8008f4a:	2010      	movs	r0, #16
 8008f4c:	f7ff ffa2 	bl	8008e94 <malloc>
 8008f50:	4602      	mov	r2, r0
 8008f52:	6268      	str	r0, [r5, #36]	; 0x24
 8008f54:	b920      	cbnz	r0, 8008f60 <_Bfree+0x20>
 8008f56:	4b09      	ldr	r3, [pc, #36]	; (8008f7c <_Bfree+0x3c>)
 8008f58:	4809      	ldr	r0, [pc, #36]	; (8008f80 <_Bfree+0x40>)
 8008f5a:	218a      	movs	r1, #138	; 0x8a
 8008f5c:	f000 fe68 	bl	8009c30 <__assert_func>
 8008f60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f64:	6006      	str	r6, [r0, #0]
 8008f66:	60c6      	str	r6, [r0, #12]
 8008f68:	b13c      	cbz	r4, 8008f7a <_Bfree+0x3a>
 8008f6a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008f6c:	6862      	ldr	r2, [r4, #4]
 8008f6e:	68db      	ldr	r3, [r3, #12]
 8008f70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008f74:	6021      	str	r1, [r4, #0]
 8008f76:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008f7a:	bd70      	pop	{r4, r5, r6, pc}
 8008f7c:	0800a145 	.word	0x0800a145
 8008f80:	0800a22c 	.word	0x0800a22c

08008f84 <__multadd>:
 8008f84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f88:	690e      	ldr	r6, [r1, #16]
 8008f8a:	4607      	mov	r7, r0
 8008f8c:	4698      	mov	r8, r3
 8008f8e:	460c      	mov	r4, r1
 8008f90:	f101 0014 	add.w	r0, r1, #20
 8008f94:	2300      	movs	r3, #0
 8008f96:	6805      	ldr	r5, [r0, #0]
 8008f98:	b2a9      	uxth	r1, r5
 8008f9a:	fb02 8101 	mla	r1, r2, r1, r8
 8008f9e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008fa2:	0c2d      	lsrs	r5, r5, #16
 8008fa4:	fb02 c505 	mla	r5, r2, r5, ip
 8008fa8:	b289      	uxth	r1, r1
 8008faa:	3301      	adds	r3, #1
 8008fac:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008fb0:	429e      	cmp	r6, r3
 8008fb2:	f840 1b04 	str.w	r1, [r0], #4
 8008fb6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008fba:	dcec      	bgt.n	8008f96 <__multadd+0x12>
 8008fbc:	f1b8 0f00 	cmp.w	r8, #0
 8008fc0:	d022      	beq.n	8009008 <__multadd+0x84>
 8008fc2:	68a3      	ldr	r3, [r4, #8]
 8008fc4:	42b3      	cmp	r3, r6
 8008fc6:	dc19      	bgt.n	8008ffc <__multadd+0x78>
 8008fc8:	6861      	ldr	r1, [r4, #4]
 8008fca:	4638      	mov	r0, r7
 8008fcc:	3101      	adds	r1, #1
 8008fce:	f7ff ff77 	bl	8008ec0 <_Balloc>
 8008fd2:	4605      	mov	r5, r0
 8008fd4:	b928      	cbnz	r0, 8008fe2 <__multadd+0x5e>
 8008fd6:	4602      	mov	r2, r0
 8008fd8:	4b0d      	ldr	r3, [pc, #52]	; (8009010 <__multadd+0x8c>)
 8008fda:	480e      	ldr	r0, [pc, #56]	; (8009014 <__multadd+0x90>)
 8008fdc:	21b5      	movs	r1, #181	; 0xb5
 8008fde:	f000 fe27 	bl	8009c30 <__assert_func>
 8008fe2:	6922      	ldr	r2, [r4, #16]
 8008fe4:	3202      	adds	r2, #2
 8008fe6:	f104 010c 	add.w	r1, r4, #12
 8008fea:	0092      	lsls	r2, r2, #2
 8008fec:	300c      	adds	r0, #12
 8008fee:	f7ff ff59 	bl	8008ea4 <memcpy>
 8008ff2:	4621      	mov	r1, r4
 8008ff4:	4638      	mov	r0, r7
 8008ff6:	f7ff ffa3 	bl	8008f40 <_Bfree>
 8008ffa:	462c      	mov	r4, r5
 8008ffc:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009000:	3601      	adds	r6, #1
 8009002:	f8c3 8014 	str.w	r8, [r3, #20]
 8009006:	6126      	str	r6, [r4, #16]
 8009008:	4620      	mov	r0, r4
 800900a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800900e:	bf00      	nop
 8009010:	0800a1bb 	.word	0x0800a1bb
 8009014:	0800a22c 	.word	0x0800a22c

08009018 <__hi0bits>:
 8009018:	0c03      	lsrs	r3, r0, #16
 800901a:	041b      	lsls	r3, r3, #16
 800901c:	b9d3      	cbnz	r3, 8009054 <__hi0bits+0x3c>
 800901e:	0400      	lsls	r0, r0, #16
 8009020:	2310      	movs	r3, #16
 8009022:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009026:	bf04      	itt	eq
 8009028:	0200      	lsleq	r0, r0, #8
 800902a:	3308      	addeq	r3, #8
 800902c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009030:	bf04      	itt	eq
 8009032:	0100      	lsleq	r0, r0, #4
 8009034:	3304      	addeq	r3, #4
 8009036:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800903a:	bf04      	itt	eq
 800903c:	0080      	lsleq	r0, r0, #2
 800903e:	3302      	addeq	r3, #2
 8009040:	2800      	cmp	r0, #0
 8009042:	db05      	blt.n	8009050 <__hi0bits+0x38>
 8009044:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009048:	f103 0301 	add.w	r3, r3, #1
 800904c:	bf08      	it	eq
 800904e:	2320      	moveq	r3, #32
 8009050:	4618      	mov	r0, r3
 8009052:	4770      	bx	lr
 8009054:	2300      	movs	r3, #0
 8009056:	e7e4      	b.n	8009022 <__hi0bits+0xa>

08009058 <__lo0bits>:
 8009058:	6803      	ldr	r3, [r0, #0]
 800905a:	f013 0207 	ands.w	r2, r3, #7
 800905e:	4601      	mov	r1, r0
 8009060:	d00b      	beq.n	800907a <__lo0bits+0x22>
 8009062:	07da      	lsls	r2, r3, #31
 8009064:	d424      	bmi.n	80090b0 <__lo0bits+0x58>
 8009066:	0798      	lsls	r0, r3, #30
 8009068:	bf49      	itett	mi
 800906a:	085b      	lsrmi	r3, r3, #1
 800906c:	089b      	lsrpl	r3, r3, #2
 800906e:	2001      	movmi	r0, #1
 8009070:	600b      	strmi	r3, [r1, #0]
 8009072:	bf5c      	itt	pl
 8009074:	600b      	strpl	r3, [r1, #0]
 8009076:	2002      	movpl	r0, #2
 8009078:	4770      	bx	lr
 800907a:	b298      	uxth	r0, r3
 800907c:	b9b0      	cbnz	r0, 80090ac <__lo0bits+0x54>
 800907e:	0c1b      	lsrs	r3, r3, #16
 8009080:	2010      	movs	r0, #16
 8009082:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009086:	bf04      	itt	eq
 8009088:	0a1b      	lsreq	r3, r3, #8
 800908a:	3008      	addeq	r0, #8
 800908c:	071a      	lsls	r2, r3, #28
 800908e:	bf04      	itt	eq
 8009090:	091b      	lsreq	r3, r3, #4
 8009092:	3004      	addeq	r0, #4
 8009094:	079a      	lsls	r2, r3, #30
 8009096:	bf04      	itt	eq
 8009098:	089b      	lsreq	r3, r3, #2
 800909a:	3002      	addeq	r0, #2
 800909c:	07da      	lsls	r2, r3, #31
 800909e:	d403      	bmi.n	80090a8 <__lo0bits+0x50>
 80090a0:	085b      	lsrs	r3, r3, #1
 80090a2:	f100 0001 	add.w	r0, r0, #1
 80090a6:	d005      	beq.n	80090b4 <__lo0bits+0x5c>
 80090a8:	600b      	str	r3, [r1, #0]
 80090aa:	4770      	bx	lr
 80090ac:	4610      	mov	r0, r2
 80090ae:	e7e8      	b.n	8009082 <__lo0bits+0x2a>
 80090b0:	2000      	movs	r0, #0
 80090b2:	4770      	bx	lr
 80090b4:	2020      	movs	r0, #32
 80090b6:	4770      	bx	lr

080090b8 <__i2b>:
 80090b8:	b510      	push	{r4, lr}
 80090ba:	460c      	mov	r4, r1
 80090bc:	2101      	movs	r1, #1
 80090be:	f7ff feff 	bl	8008ec0 <_Balloc>
 80090c2:	4602      	mov	r2, r0
 80090c4:	b928      	cbnz	r0, 80090d2 <__i2b+0x1a>
 80090c6:	4b05      	ldr	r3, [pc, #20]	; (80090dc <__i2b+0x24>)
 80090c8:	4805      	ldr	r0, [pc, #20]	; (80090e0 <__i2b+0x28>)
 80090ca:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80090ce:	f000 fdaf 	bl	8009c30 <__assert_func>
 80090d2:	2301      	movs	r3, #1
 80090d4:	6144      	str	r4, [r0, #20]
 80090d6:	6103      	str	r3, [r0, #16]
 80090d8:	bd10      	pop	{r4, pc}
 80090da:	bf00      	nop
 80090dc:	0800a1bb 	.word	0x0800a1bb
 80090e0:	0800a22c 	.word	0x0800a22c

080090e4 <__multiply>:
 80090e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090e8:	4614      	mov	r4, r2
 80090ea:	690a      	ldr	r2, [r1, #16]
 80090ec:	6923      	ldr	r3, [r4, #16]
 80090ee:	429a      	cmp	r2, r3
 80090f0:	bfb8      	it	lt
 80090f2:	460b      	movlt	r3, r1
 80090f4:	460d      	mov	r5, r1
 80090f6:	bfbc      	itt	lt
 80090f8:	4625      	movlt	r5, r4
 80090fa:	461c      	movlt	r4, r3
 80090fc:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8009100:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009104:	68ab      	ldr	r3, [r5, #8]
 8009106:	6869      	ldr	r1, [r5, #4]
 8009108:	eb0a 0709 	add.w	r7, sl, r9
 800910c:	42bb      	cmp	r3, r7
 800910e:	b085      	sub	sp, #20
 8009110:	bfb8      	it	lt
 8009112:	3101      	addlt	r1, #1
 8009114:	f7ff fed4 	bl	8008ec0 <_Balloc>
 8009118:	b930      	cbnz	r0, 8009128 <__multiply+0x44>
 800911a:	4602      	mov	r2, r0
 800911c:	4b42      	ldr	r3, [pc, #264]	; (8009228 <__multiply+0x144>)
 800911e:	4843      	ldr	r0, [pc, #268]	; (800922c <__multiply+0x148>)
 8009120:	f240 115d 	movw	r1, #349	; 0x15d
 8009124:	f000 fd84 	bl	8009c30 <__assert_func>
 8009128:	f100 0614 	add.w	r6, r0, #20
 800912c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8009130:	4633      	mov	r3, r6
 8009132:	2200      	movs	r2, #0
 8009134:	4543      	cmp	r3, r8
 8009136:	d31e      	bcc.n	8009176 <__multiply+0x92>
 8009138:	f105 0c14 	add.w	ip, r5, #20
 800913c:	f104 0314 	add.w	r3, r4, #20
 8009140:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009144:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009148:	9202      	str	r2, [sp, #8]
 800914a:	ebac 0205 	sub.w	r2, ip, r5
 800914e:	3a15      	subs	r2, #21
 8009150:	f022 0203 	bic.w	r2, r2, #3
 8009154:	3204      	adds	r2, #4
 8009156:	f105 0115 	add.w	r1, r5, #21
 800915a:	458c      	cmp	ip, r1
 800915c:	bf38      	it	cc
 800915e:	2204      	movcc	r2, #4
 8009160:	9201      	str	r2, [sp, #4]
 8009162:	9a02      	ldr	r2, [sp, #8]
 8009164:	9303      	str	r3, [sp, #12]
 8009166:	429a      	cmp	r2, r3
 8009168:	d808      	bhi.n	800917c <__multiply+0x98>
 800916a:	2f00      	cmp	r7, #0
 800916c:	dc55      	bgt.n	800921a <__multiply+0x136>
 800916e:	6107      	str	r7, [r0, #16]
 8009170:	b005      	add	sp, #20
 8009172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009176:	f843 2b04 	str.w	r2, [r3], #4
 800917a:	e7db      	b.n	8009134 <__multiply+0x50>
 800917c:	f8b3 a000 	ldrh.w	sl, [r3]
 8009180:	f1ba 0f00 	cmp.w	sl, #0
 8009184:	d020      	beq.n	80091c8 <__multiply+0xe4>
 8009186:	f105 0e14 	add.w	lr, r5, #20
 800918a:	46b1      	mov	r9, r6
 800918c:	2200      	movs	r2, #0
 800918e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009192:	f8d9 b000 	ldr.w	fp, [r9]
 8009196:	b2a1      	uxth	r1, r4
 8009198:	fa1f fb8b 	uxth.w	fp, fp
 800919c:	fb0a b101 	mla	r1, sl, r1, fp
 80091a0:	4411      	add	r1, r2
 80091a2:	f8d9 2000 	ldr.w	r2, [r9]
 80091a6:	0c24      	lsrs	r4, r4, #16
 80091a8:	0c12      	lsrs	r2, r2, #16
 80091aa:	fb0a 2404 	mla	r4, sl, r4, r2
 80091ae:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80091b2:	b289      	uxth	r1, r1
 80091b4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80091b8:	45f4      	cmp	ip, lr
 80091ba:	f849 1b04 	str.w	r1, [r9], #4
 80091be:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80091c2:	d8e4      	bhi.n	800918e <__multiply+0xaa>
 80091c4:	9901      	ldr	r1, [sp, #4]
 80091c6:	5072      	str	r2, [r6, r1]
 80091c8:	9a03      	ldr	r2, [sp, #12]
 80091ca:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80091ce:	3304      	adds	r3, #4
 80091d0:	f1b9 0f00 	cmp.w	r9, #0
 80091d4:	d01f      	beq.n	8009216 <__multiply+0x132>
 80091d6:	6834      	ldr	r4, [r6, #0]
 80091d8:	f105 0114 	add.w	r1, r5, #20
 80091dc:	46b6      	mov	lr, r6
 80091de:	f04f 0a00 	mov.w	sl, #0
 80091e2:	880a      	ldrh	r2, [r1, #0]
 80091e4:	f8be b002 	ldrh.w	fp, [lr, #2]
 80091e8:	fb09 b202 	mla	r2, r9, r2, fp
 80091ec:	4492      	add	sl, r2
 80091ee:	b2a4      	uxth	r4, r4
 80091f0:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80091f4:	f84e 4b04 	str.w	r4, [lr], #4
 80091f8:	f851 4b04 	ldr.w	r4, [r1], #4
 80091fc:	f8be 2000 	ldrh.w	r2, [lr]
 8009200:	0c24      	lsrs	r4, r4, #16
 8009202:	fb09 2404 	mla	r4, r9, r4, r2
 8009206:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800920a:	458c      	cmp	ip, r1
 800920c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009210:	d8e7      	bhi.n	80091e2 <__multiply+0xfe>
 8009212:	9a01      	ldr	r2, [sp, #4]
 8009214:	50b4      	str	r4, [r6, r2]
 8009216:	3604      	adds	r6, #4
 8009218:	e7a3      	b.n	8009162 <__multiply+0x7e>
 800921a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800921e:	2b00      	cmp	r3, #0
 8009220:	d1a5      	bne.n	800916e <__multiply+0x8a>
 8009222:	3f01      	subs	r7, #1
 8009224:	e7a1      	b.n	800916a <__multiply+0x86>
 8009226:	bf00      	nop
 8009228:	0800a1bb 	.word	0x0800a1bb
 800922c:	0800a22c 	.word	0x0800a22c

08009230 <__pow5mult>:
 8009230:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009234:	4615      	mov	r5, r2
 8009236:	f012 0203 	ands.w	r2, r2, #3
 800923a:	4606      	mov	r6, r0
 800923c:	460f      	mov	r7, r1
 800923e:	d007      	beq.n	8009250 <__pow5mult+0x20>
 8009240:	4c25      	ldr	r4, [pc, #148]	; (80092d8 <__pow5mult+0xa8>)
 8009242:	3a01      	subs	r2, #1
 8009244:	2300      	movs	r3, #0
 8009246:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800924a:	f7ff fe9b 	bl	8008f84 <__multadd>
 800924e:	4607      	mov	r7, r0
 8009250:	10ad      	asrs	r5, r5, #2
 8009252:	d03d      	beq.n	80092d0 <__pow5mult+0xa0>
 8009254:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009256:	b97c      	cbnz	r4, 8009278 <__pow5mult+0x48>
 8009258:	2010      	movs	r0, #16
 800925a:	f7ff fe1b 	bl	8008e94 <malloc>
 800925e:	4602      	mov	r2, r0
 8009260:	6270      	str	r0, [r6, #36]	; 0x24
 8009262:	b928      	cbnz	r0, 8009270 <__pow5mult+0x40>
 8009264:	4b1d      	ldr	r3, [pc, #116]	; (80092dc <__pow5mult+0xac>)
 8009266:	481e      	ldr	r0, [pc, #120]	; (80092e0 <__pow5mult+0xb0>)
 8009268:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800926c:	f000 fce0 	bl	8009c30 <__assert_func>
 8009270:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009274:	6004      	str	r4, [r0, #0]
 8009276:	60c4      	str	r4, [r0, #12]
 8009278:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800927c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009280:	b94c      	cbnz	r4, 8009296 <__pow5mult+0x66>
 8009282:	f240 2171 	movw	r1, #625	; 0x271
 8009286:	4630      	mov	r0, r6
 8009288:	f7ff ff16 	bl	80090b8 <__i2b>
 800928c:	2300      	movs	r3, #0
 800928e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009292:	4604      	mov	r4, r0
 8009294:	6003      	str	r3, [r0, #0]
 8009296:	f04f 0900 	mov.w	r9, #0
 800929a:	07eb      	lsls	r3, r5, #31
 800929c:	d50a      	bpl.n	80092b4 <__pow5mult+0x84>
 800929e:	4639      	mov	r1, r7
 80092a0:	4622      	mov	r2, r4
 80092a2:	4630      	mov	r0, r6
 80092a4:	f7ff ff1e 	bl	80090e4 <__multiply>
 80092a8:	4639      	mov	r1, r7
 80092aa:	4680      	mov	r8, r0
 80092ac:	4630      	mov	r0, r6
 80092ae:	f7ff fe47 	bl	8008f40 <_Bfree>
 80092b2:	4647      	mov	r7, r8
 80092b4:	106d      	asrs	r5, r5, #1
 80092b6:	d00b      	beq.n	80092d0 <__pow5mult+0xa0>
 80092b8:	6820      	ldr	r0, [r4, #0]
 80092ba:	b938      	cbnz	r0, 80092cc <__pow5mult+0x9c>
 80092bc:	4622      	mov	r2, r4
 80092be:	4621      	mov	r1, r4
 80092c0:	4630      	mov	r0, r6
 80092c2:	f7ff ff0f 	bl	80090e4 <__multiply>
 80092c6:	6020      	str	r0, [r4, #0]
 80092c8:	f8c0 9000 	str.w	r9, [r0]
 80092cc:	4604      	mov	r4, r0
 80092ce:	e7e4      	b.n	800929a <__pow5mult+0x6a>
 80092d0:	4638      	mov	r0, r7
 80092d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092d6:	bf00      	nop
 80092d8:	0800a380 	.word	0x0800a380
 80092dc:	0800a145 	.word	0x0800a145
 80092e0:	0800a22c 	.word	0x0800a22c

080092e4 <__lshift>:
 80092e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092e8:	460c      	mov	r4, r1
 80092ea:	6849      	ldr	r1, [r1, #4]
 80092ec:	6923      	ldr	r3, [r4, #16]
 80092ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80092f2:	68a3      	ldr	r3, [r4, #8]
 80092f4:	4607      	mov	r7, r0
 80092f6:	4691      	mov	r9, r2
 80092f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80092fc:	f108 0601 	add.w	r6, r8, #1
 8009300:	42b3      	cmp	r3, r6
 8009302:	db0b      	blt.n	800931c <__lshift+0x38>
 8009304:	4638      	mov	r0, r7
 8009306:	f7ff fddb 	bl	8008ec0 <_Balloc>
 800930a:	4605      	mov	r5, r0
 800930c:	b948      	cbnz	r0, 8009322 <__lshift+0x3e>
 800930e:	4602      	mov	r2, r0
 8009310:	4b28      	ldr	r3, [pc, #160]	; (80093b4 <__lshift+0xd0>)
 8009312:	4829      	ldr	r0, [pc, #164]	; (80093b8 <__lshift+0xd4>)
 8009314:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009318:	f000 fc8a 	bl	8009c30 <__assert_func>
 800931c:	3101      	adds	r1, #1
 800931e:	005b      	lsls	r3, r3, #1
 8009320:	e7ee      	b.n	8009300 <__lshift+0x1c>
 8009322:	2300      	movs	r3, #0
 8009324:	f100 0114 	add.w	r1, r0, #20
 8009328:	f100 0210 	add.w	r2, r0, #16
 800932c:	4618      	mov	r0, r3
 800932e:	4553      	cmp	r3, sl
 8009330:	db33      	blt.n	800939a <__lshift+0xb6>
 8009332:	6920      	ldr	r0, [r4, #16]
 8009334:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009338:	f104 0314 	add.w	r3, r4, #20
 800933c:	f019 091f 	ands.w	r9, r9, #31
 8009340:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009344:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009348:	d02b      	beq.n	80093a2 <__lshift+0xbe>
 800934a:	f1c9 0e20 	rsb	lr, r9, #32
 800934e:	468a      	mov	sl, r1
 8009350:	2200      	movs	r2, #0
 8009352:	6818      	ldr	r0, [r3, #0]
 8009354:	fa00 f009 	lsl.w	r0, r0, r9
 8009358:	4302      	orrs	r2, r0
 800935a:	f84a 2b04 	str.w	r2, [sl], #4
 800935e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009362:	459c      	cmp	ip, r3
 8009364:	fa22 f20e 	lsr.w	r2, r2, lr
 8009368:	d8f3      	bhi.n	8009352 <__lshift+0x6e>
 800936a:	ebac 0304 	sub.w	r3, ip, r4
 800936e:	3b15      	subs	r3, #21
 8009370:	f023 0303 	bic.w	r3, r3, #3
 8009374:	3304      	adds	r3, #4
 8009376:	f104 0015 	add.w	r0, r4, #21
 800937a:	4584      	cmp	ip, r0
 800937c:	bf38      	it	cc
 800937e:	2304      	movcc	r3, #4
 8009380:	50ca      	str	r2, [r1, r3]
 8009382:	b10a      	cbz	r2, 8009388 <__lshift+0xa4>
 8009384:	f108 0602 	add.w	r6, r8, #2
 8009388:	3e01      	subs	r6, #1
 800938a:	4638      	mov	r0, r7
 800938c:	612e      	str	r6, [r5, #16]
 800938e:	4621      	mov	r1, r4
 8009390:	f7ff fdd6 	bl	8008f40 <_Bfree>
 8009394:	4628      	mov	r0, r5
 8009396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800939a:	f842 0f04 	str.w	r0, [r2, #4]!
 800939e:	3301      	adds	r3, #1
 80093a0:	e7c5      	b.n	800932e <__lshift+0x4a>
 80093a2:	3904      	subs	r1, #4
 80093a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80093a8:	f841 2f04 	str.w	r2, [r1, #4]!
 80093ac:	459c      	cmp	ip, r3
 80093ae:	d8f9      	bhi.n	80093a4 <__lshift+0xc0>
 80093b0:	e7ea      	b.n	8009388 <__lshift+0xa4>
 80093b2:	bf00      	nop
 80093b4:	0800a1bb 	.word	0x0800a1bb
 80093b8:	0800a22c 	.word	0x0800a22c

080093bc <__mcmp>:
 80093bc:	b530      	push	{r4, r5, lr}
 80093be:	6902      	ldr	r2, [r0, #16]
 80093c0:	690c      	ldr	r4, [r1, #16]
 80093c2:	1b12      	subs	r2, r2, r4
 80093c4:	d10e      	bne.n	80093e4 <__mcmp+0x28>
 80093c6:	f100 0314 	add.w	r3, r0, #20
 80093ca:	3114      	adds	r1, #20
 80093cc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80093d0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80093d4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80093d8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80093dc:	42a5      	cmp	r5, r4
 80093de:	d003      	beq.n	80093e8 <__mcmp+0x2c>
 80093e0:	d305      	bcc.n	80093ee <__mcmp+0x32>
 80093e2:	2201      	movs	r2, #1
 80093e4:	4610      	mov	r0, r2
 80093e6:	bd30      	pop	{r4, r5, pc}
 80093e8:	4283      	cmp	r3, r0
 80093ea:	d3f3      	bcc.n	80093d4 <__mcmp+0x18>
 80093ec:	e7fa      	b.n	80093e4 <__mcmp+0x28>
 80093ee:	f04f 32ff 	mov.w	r2, #4294967295
 80093f2:	e7f7      	b.n	80093e4 <__mcmp+0x28>

080093f4 <__mdiff>:
 80093f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093f8:	460c      	mov	r4, r1
 80093fa:	4606      	mov	r6, r0
 80093fc:	4611      	mov	r1, r2
 80093fe:	4620      	mov	r0, r4
 8009400:	4617      	mov	r7, r2
 8009402:	f7ff ffdb 	bl	80093bc <__mcmp>
 8009406:	1e05      	subs	r5, r0, #0
 8009408:	d110      	bne.n	800942c <__mdiff+0x38>
 800940a:	4629      	mov	r1, r5
 800940c:	4630      	mov	r0, r6
 800940e:	f7ff fd57 	bl	8008ec0 <_Balloc>
 8009412:	b930      	cbnz	r0, 8009422 <__mdiff+0x2e>
 8009414:	4b39      	ldr	r3, [pc, #228]	; (80094fc <__mdiff+0x108>)
 8009416:	4602      	mov	r2, r0
 8009418:	f240 2132 	movw	r1, #562	; 0x232
 800941c:	4838      	ldr	r0, [pc, #224]	; (8009500 <__mdiff+0x10c>)
 800941e:	f000 fc07 	bl	8009c30 <__assert_func>
 8009422:	2301      	movs	r3, #1
 8009424:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009428:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800942c:	bfa4      	itt	ge
 800942e:	463b      	movge	r3, r7
 8009430:	4627      	movge	r7, r4
 8009432:	4630      	mov	r0, r6
 8009434:	6879      	ldr	r1, [r7, #4]
 8009436:	bfa6      	itte	ge
 8009438:	461c      	movge	r4, r3
 800943a:	2500      	movge	r5, #0
 800943c:	2501      	movlt	r5, #1
 800943e:	f7ff fd3f 	bl	8008ec0 <_Balloc>
 8009442:	b920      	cbnz	r0, 800944e <__mdiff+0x5a>
 8009444:	4b2d      	ldr	r3, [pc, #180]	; (80094fc <__mdiff+0x108>)
 8009446:	4602      	mov	r2, r0
 8009448:	f44f 7110 	mov.w	r1, #576	; 0x240
 800944c:	e7e6      	b.n	800941c <__mdiff+0x28>
 800944e:	693e      	ldr	r6, [r7, #16]
 8009450:	60c5      	str	r5, [r0, #12]
 8009452:	6925      	ldr	r5, [r4, #16]
 8009454:	f107 0114 	add.w	r1, r7, #20
 8009458:	f104 0914 	add.w	r9, r4, #20
 800945c:	f100 0e14 	add.w	lr, r0, #20
 8009460:	f107 0210 	add.w	r2, r7, #16
 8009464:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8009468:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800946c:	46f2      	mov	sl, lr
 800946e:	2700      	movs	r7, #0
 8009470:	f859 3b04 	ldr.w	r3, [r9], #4
 8009474:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009478:	fa1f f883 	uxth.w	r8, r3
 800947c:	fa17 f78b 	uxtah	r7, r7, fp
 8009480:	0c1b      	lsrs	r3, r3, #16
 8009482:	eba7 0808 	sub.w	r8, r7, r8
 8009486:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800948a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800948e:	fa1f f888 	uxth.w	r8, r8
 8009492:	141f      	asrs	r7, r3, #16
 8009494:	454d      	cmp	r5, r9
 8009496:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800949a:	f84a 3b04 	str.w	r3, [sl], #4
 800949e:	d8e7      	bhi.n	8009470 <__mdiff+0x7c>
 80094a0:	1b2b      	subs	r3, r5, r4
 80094a2:	3b15      	subs	r3, #21
 80094a4:	f023 0303 	bic.w	r3, r3, #3
 80094a8:	3304      	adds	r3, #4
 80094aa:	3415      	adds	r4, #21
 80094ac:	42a5      	cmp	r5, r4
 80094ae:	bf38      	it	cc
 80094b0:	2304      	movcc	r3, #4
 80094b2:	4419      	add	r1, r3
 80094b4:	4473      	add	r3, lr
 80094b6:	469e      	mov	lr, r3
 80094b8:	460d      	mov	r5, r1
 80094ba:	4565      	cmp	r5, ip
 80094bc:	d30e      	bcc.n	80094dc <__mdiff+0xe8>
 80094be:	f10c 0203 	add.w	r2, ip, #3
 80094c2:	1a52      	subs	r2, r2, r1
 80094c4:	f022 0203 	bic.w	r2, r2, #3
 80094c8:	3903      	subs	r1, #3
 80094ca:	458c      	cmp	ip, r1
 80094cc:	bf38      	it	cc
 80094ce:	2200      	movcc	r2, #0
 80094d0:	441a      	add	r2, r3
 80094d2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80094d6:	b17b      	cbz	r3, 80094f8 <__mdiff+0x104>
 80094d8:	6106      	str	r6, [r0, #16]
 80094da:	e7a5      	b.n	8009428 <__mdiff+0x34>
 80094dc:	f855 8b04 	ldr.w	r8, [r5], #4
 80094e0:	fa17 f488 	uxtah	r4, r7, r8
 80094e4:	1422      	asrs	r2, r4, #16
 80094e6:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80094ea:	b2a4      	uxth	r4, r4
 80094ec:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80094f0:	f84e 4b04 	str.w	r4, [lr], #4
 80094f4:	1417      	asrs	r7, r2, #16
 80094f6:	e7e0      	b.n	80094ba <__mdiff+0xc6>
 80094f8:	3e01      	subs	r6, #1
 80094fa:	e7ea      	b.n	80094d2 <__mdiff+0xde>
 80094fc:	0800a1bb 	.word	0x0800a1bb
 8009500:	0800a22c 	.word	0x0800a22c

08009504 <__d2b>:
 8009504:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009508:	4689      	mov	r9, r1
 800950a:	2101      	movs	r1, #1
 800950c:	ec57 6b10 	vmov	r6, r7, d0
 8009510:	4690      	mov	r8, r2
 8009512:	f7ff fcd5 	bl	8008ec0 <_Balloc>
 8009516:	4604      	mov	r4, r0
 8009518:	b930      	cbnz	r0, 8009528 <__d2b+0x24>
 800951a:	4602      	mov	r2, r0
 800951c:	4b25      	ldr	r3, [pc, #148]	; (80095b4 <__d2b+0xb0>)
 800951e:	4826      	ldr	r0, [pc, #152]	; (80095b8 <__d2b+0xb4>)
 8009520:	f240 310a 	movw	r1, #778	; 0x30a
 8009524:	f000 fb84 	bl	8009c30 <__assert_func>
 8009528:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800952c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009530:	bb35      	cbnz	r5, 8009580 <__d2b+0x7c>
 8009532:	2e00      	cmp	r6, #0
 8009534:	9301      	str	r3, [sp, #4]
 8009536:	d028      	beq.n	800958a <__d2b+0x86>
 8009538:	4668      	mov	r0, sp
 800953a:	9600      	str	r6, [sp, #0]
 800953c:	f7ff fd8c 	bl	8009058 <__lo0bits>
 8009540:	9900      	ldr	r1, [sp, #0]
 8009542:	b300      	cbz	r0, 8009586 <__d2b+0x82>
 8009544:	9a01      	ldr	r2, [sp, #4]
 8009546:	f1c0 0320 	rsb	r3, r0, #32
 800954a:	fa02 f303 	lsl.w	r3, r2, r3
 800954e:	430b      	orrs	r3, r1
 8009550:	40c2      	lsrs	r2, r0
 8009552:	6163      	str	r3, [r4, #20]
 8009554:	9201      	str	r2, [sp, #4]
 8009556:	9b01      	ldr	r3, [sp, #4]
 8009558:	61a3      	str	r3, [r4, #24]
 800955a:	2b00      	cmp	r3, #0
 800955c:	bf14      	ite	ne
 800955e:	2202      	movne	r2, #2
 8009560:	2201      	moveq	r2, #1
 8009562:	6122      	str	r2, [r4, #16]
 8009564:	b1d5      	cbz	r5, 800959c <__d2b+0x98>
 8009566:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800956a:	4405      	add	r5, r0
 800956c:	f8c9 5000 	str.w	r5, [r9]
 8009570:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009574:	f8c8 0000 	str.w	r0, [r8]
 8009578:	4620      	mov	r0, r4
 800957a:	b003      	add	sp, #12
 800957c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009580:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009584:	e7d5      	b.n	8009532 <__d2b+0x2e>
 8009586:	6161      	str	r1, [r4, #20]
 8009588:	e7e5      	b.n	8009556 <__d2b+0x52>
 800958a:	a801      	add	r0, sp, #4
 800958c:	f7ff fd64 	bl	8009058 <__lo0bits>
 8009590:	9b01      	ldr	r3, [sp, #4]
 8009592:	6163      	str	r3, [r4, #20]
 8009594:	2201      	movs	r2, #1
 8009596:	6122      	str	r2, [r4, #16]
 8009598:	3020      	adds	r0, #32
 800959a:	e7e3      	b.n	8009564 <__d2b+0x60>
 800959c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80095a0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80095a4:	f8c9 0000 	str.w	r0, [r9]
 80095a8:	6918      	ldr	r0, [r3, #16]
 80095aa:	f7ff fd35 	bl	8009018 <__hi0bits>
 80095ae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80095b2:	e7df      	b.n	8009574 <__d2b+0x70>
 80095b4:	0800a1bb 	.word	0x0800a1bb
 80095b8:	0800a22c 	.word	0x0800a22c

080095bc <_calloc_r>:
 80095bc:	b513      	push	{r0, r1, r4, lr}
 80095be:	434a      	muls	r2, r1
 80095c0:	4611      	mov	r1, r2
 80095c2:	9201      	str	r2, [sp, #4]
 80095c4:	f000 f85a 	bl	800967c <_malloc_r>
 80095c8:	4604      	mov	r4, r0
 80095ca:	b118      	cbz	r0, 80095d4 <_calloc_r+0x18>
 80095cc:	9a01      	ldr	r2, [sp, #4]
 80095ce:	2100      	movs	r1, #0
 80095d0:	f7fe f878 	bl	80076c4 <memset>
 80095d4:	4620      	mov	r0, r4
 80095d6:	b002      	add	sp, #8
 80095d8:	bd10      	pop	{r4, pc}
	...

080095dc <_free_r>:
 80095dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80095de:	2900      	cmp	r1, #0
 80095e0:	d048      	beq.n	8009674 <_free_r+0x98>
 80095e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80095e6:	9001      	str	r0, [sp, #4]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	f1a1 0404 	sub.w	r4, r1, #4
 80095ee:	bfb8      	it	lt
 80095f0:	18e4      	addlt	r4, r4, r3
 80095f2:	f000 fca7 	bl	8009f44 <__malloc_lock>
 80095f6:	4a20      	ldr	r2, [pc, #128]	; (8009678 <_free_r+0x9c>)
 80095f8:	9801      	ldr	r0, [sp, #4]
 80095fa:	6813      	ldr	r3, [r2, #0]
 80095fc:	4615      	mov	r5, r2
 80095fe:	b933      	cbnz	r3, 800960e <_free_r+0x32>
 8009600:	6063      	str	r3, [r4, #4]
 8009602:	6014      	str	r4, [r2, #0]
 8009604:	b003      	add	sp, #12
 8009606:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800960a:	f000 bca1 	b.w	8009f50 <__malloc_unlock>
 800960e:	42a3      	cmp	r3, r4
 8009610:	d90b      	bls.n	800962a <_free_r+0x4e>
 8009612:	6821      	ldr	r1, [r4, #0]
 8009614:	1862      	adds	r2, r4, r1
 8009616:	4293      	cmp	r3, r2
 8009618:	bf04      	itt	eq
 800961a:	681a      	ldreq	r2, [r3, #0]
 800961c:	685b      	ldreq	r3, [r3, #4]
 800961e:	6063      	str	r3, [r4, #4]
 8009620:	bf04      	itt	eq
 8009622:	1852      	addeq	r2, r2, r1
 8009624:	6022      	streq	r2, [r4, #0]
 8009626:	602c      	str	r4, [r5, #0]
 8009628:	e7ec      	b.n	8009604 <_free_r+0x28>
 800962a:	461a      	mov	r2, r3
 800962c:	685b      	ldr	r3, [r3, #4]
 800962e:	b10b      	cbz	r3, 8009634 <_free_r+0x58>
 8009630:	42a3      	cmp	r3, r4
 8009632:	d9fa      	bls.n	800962a <_free_r+0x4e>
 8009634:	6811      	ldr	r1, [r2, #0]
 8009636:	1855      	adds	r5, r2, r1
 8009638:	42a5      	cmp	r5, r4
 800963a:	d10b      	bne.n	8009654 <_free_r+0x78>
 800963c:	6824      	ldr	r4, [r4, #0]
 800963e:	4421      	add	r1, r4
 8009640:	1854      	adds	r4, r2, r1
 8009642:	42a3      	cmp	r3, r4
 8009644:	6011      	str	r1, [r2, #0]
 8009646:	d1dd      	bne.n	8009604 <_free_r+0x28>
 8009648:	681c      	ldr	r4, [r3, #0]
 800964a:	685b      	ldr	r3, [r3, #4]
 800964c:	6053      	str	r3, [r2, #4]
 800964e:	4421      	add	r1, r4
 8009650:	6011      	str	r1, [r2, #0]
 8009652:	e7d7      	b.n	8009604 <_free_r+0x28>
 8009654:	d902      	bls.n	800965c <_free_r+0x80>
 8009656:	230c      	movs	r3, #12
 8009658:	6003      	str	r3, [r0, #0]
 800965a:	e7d3      	b.n	8009604 <_free_r+0x28>
 800965c:	6825      	ldr	r5, [r4, #0]
 800965e:	1961      	adds	r1, r4, r5
 8009660:	428b      	cmp	r3, r1
 8009662:	bf04      	itt	eq
 8009664:	6819      	ldreq	r1, [r3, #0]
 8009666:	685b      	ldreq	r3, [r3, #4]
 8009668:	6063      	str	r3, [r4, #4]
 800966a:	bf04      	itt	eq
 800966c:	1949      	addeq	r1, r1, r5
 800966e:	6021      	streq	r1, [r4, #0]
 8009670:	6054      	str	r4, [r2, #4]
 8009672:	e7c7      	b.n	8009604 <_free_r+0x28>
 8009674:	b003      	add	sp, #12
 8009676:	bd30      	pop	{r4, r5, pc}
 8009678:	20000224 	.word	0x20000224

0800967c <_malloc_r>:
 800967c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800967e:	1ccd      	adds	r5, r1, #3
 8009680:	f025 0503 	bic.w	r5, r5, #3
 8009684:	3508      	adds	r5, #8
 8009686:	2d0c      	cmp	r5, #12
 8009688:	bf38      	it	cc
 800968a:	250c      	movcc	r5, #12
 800968c:	2d00      	cmp	r5, #0
 800968e:	4606      	mov	r6, r0
 8009690:	db01      	blt.n	8009696 <_malloc_r+0x1a>
 8009692:	42a9      	cmp	r1, r5
 8009694:	d903      	bls.n	800969e <_malloc_r+0x22>
 8009696:	230c      	movs	r3, #12
 8009698:	6033      	str	r3, [r6, #0]
 800969a:	2000      	movs	r0, #0
 800969c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800969e:	f000 fc51 	bl	8009f44 <__malloc_lock>
 80096a2:	4921      	ldr	r1, [pc, #132]	; (8009728 <_malloc_r+0xac>)
 80096a4:	680a      	ldr	r2, [r1, #0]
 80096a6:	4614      	mov	r4, r2
 80096a8:	b99c      	cbnz	r4, 80096d2 <_malloc_r+0x56>
 80096aa:	4f20      	ldr	r7, [pc, #128]	; (800972c <_malloc_r+0xb0>)
 80096ac:	683b      	ldr	r3, [r7, #0]
 80096ae:	b923      	cbnz	r3, 80096ba <_malloc_r+0x3e>
 80096b0:	4621      	mov	r1, r4
 80096b2:	4630      	mov	r0, r6
 80096b4:	f000 f996 	bl	80099e4 <_sbrk_r>
 80096b8:	6038      	str	r0, [r7, #0]
 80096ba:	4629      	mov	r1, r5
 80096bc:	4630      	mov	r0, r6
 80096be:	f000 f991 	bl	80099e4 <_sbrk_r>
 80096c2:	1c43      	adds	r3, r0, #1
 80096c4:	d123      	bne.n	800970e <_malloc_r+0x92>
 80096c6:	230c      	movs	r3, #12
 80096c8:	6033      	str	r3, [r6, #0]
 80096ca:	4630      	mov	r0, r6
 80096cc:	f000 fc40 	bl	8009f50 <__malloc_unlock>
 80096d0:	e7e3      	b.n	800969a <_malloc_r+0x1e>
 80096d2:	6823      	ldr	r3, [r4, #0]
 80096d4:	1b5b      	subs	r3, r3, r5
 80096d6:	d417      	bmi.n	8009708 <_malloc_r+0x8c>
 80096d8:	2b0b      	cmp	r3, #11
 80096da:	d903      	bls.n	80096e4 <_malloc_r+0x68>
 80096dc:	6023      	str	r3, [r4, #0]
 80096de:	441c      	add	r4, r3
 80096e0:	6025      	str	r5, [r4, #0]
 80096e2:	e004      	b.n	80096ee <_malloc_r+0x72>
 80096e4:	6863      	ldr	r3, [r4, #4]
 80096e6:	42a2      	cmp	r2, r4
 80096e8:	bf0c      	ite	eq
 80096ea:	600b      	streq	r3, [r1, #0]
 80096ec:	6053      	strne	r3, [r2, #4]
 80096ee:	4630      	mov	r0, r6
 80096f0:	f000 fc2e 	bl	8009f50 <__malloc_unlock>
 80096f4:	f104 000b 	add.w	r0, r4, #11
 80096f8:	1d23      	adds	r3, r4, #4
 80096fa:	f020 0007 	bic.w	r0, r0, #7
 80096fe:	1ac2      	subs	r2, r0, r3
 8009700:	d0cc      	beq.n	800969c <_malloc_r+0x20>
 8009702:	1a1b      	subs	r3, r3, r0
 8009704:	50a3      	str	r3, [r4, r2]
 8009706:	e7c9      	b.n	800969c <_malloc_r+0x20>
 8009708:	4622      	mov	r2, r4
 800970a:	6864      	ldr	r4, [r4, #4]
 800970c:	e7cc      	b.n	80096a8 <_malloc_r+0x2c>
 800970e:	1cc4      	adds	r4, r0, #3
 8009710:	f024 0403 	bic.w	r4, r4, #3
 8009714:	42a0      	cmp	r0, r4
 8009716:	d0e3      	beq.n	80096e0 <_malloc_r+0x64>
 8009718:	1a21      	subs	r1, r4, r0
 800971a:	4630      	mov	r0, r6
 800971c:	f000 f962 	bl	80099e4 <_sbrk_r>
 8009720:	3001      	adds	r0, #1
 8009722:	d1dd      	bne.n	80096e0 <_malloc_r+0x64>
 8009724:	e7cf      	b.n	80096c6 <_malloc_r+0x4a>
 8009726:	bf00      	nop
 8009728:	20000224 	.word	0x20000224
 800972c:	20000228 	.word	0x20000228

08009730 <__sfputc_r>:
 8009730:	6893      	ldr	r3, [r2, #8]
 8009732:	3b01      	subs	r3, #1
 8009734:	2b00      	cmp	r3, #0
 8009736:	b410      	push	{r4}
 8009738:	6093      	str	r3, [r2, #8]
 800973a:	da08      	bge.n	800974e <__sfputc_r+0x1e>
 800973c:	6994      	ldr	r4, [r2, #24]
 800973e:	42a3      	cmp	r3, r4
 8009740:	db01      	blt.n	8009746 <__sfputc_r+0x16>
 8009742:	290a      	cmp	r1, #10
 8009744:	d103      	bne.n	800974e <__sfputc_r+0x1e>
 8009746:	f85d 4b04 	ldr.w	r4, [sp], #4
 800974a:	f000 b99f 	b.w	8009a8c <__swbuf_r>
 800974e:	6813      	ldr	r3, [r2, #0]
 8009750:	1c58      	adds	r0, r3, #1
 8009752:	6010      	str	r0, [r2, #0]
 8009754:	7019      	strb	r1, [r3, #0]
 8009756:	4608      	mov	r0, r1
 8009758:	f85d 4b04 	ldr.w	r4, [sp], #4
 800975c:	4770      	bx	lr

0800975e <__sfputs_r>:
 800975e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009760:	4606      	mov	r6, r0
 8009762:	460f      	mov	r7, r1
 8009764:	4614      	mov	r4, r2
 8009766:	18d5      	adds	r5, r2, r3
 8009768:	42ac      	cmp	r4, r5
 800976a:	d101      	bne.n	8009770 <__sfputs_r+0x12>
 800976c:	2000      	movs	r0, #0
 800976e:	e007      	b.n	8009780 <__sfputs_r+0x22>
 8009770:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009774:	463a      	mov	r2, r7
 8009776:	4630      	mov	r0, r6
 8009778:	f7ff ffda 	bl	8009730 <__sfputc_r>
 800977c:	1c43      	adds	r3, r0, #1
 800977e:	d1f3      	bne.n	8009768 <__sfputs_r+0xa>
 8009780:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009784 <_vfiprintf_r>:
 8009784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009788:	460d      	mov	r5, r1
 800978a:	b09d      	sub	sp, #116	; 0x74
 800978c:	4614      	mov	r4, r2
 800978e:	4698      	mov	r8, r3
 8009790:	4606      	mov	r6, r0
 8009792:	b118      	cbz	r0, 800979c <_vfiprintf_r+0x18>
 8009794:	6983      	ldr	r3, [r0, #24]
 8009796:	b90b      	cbnz	r3, 800979c <_vfiprintf_r+0x18>
 8009798:	f7ff fad6 	bl	8008d48 <__sinit>
 800979c:	4b89      	ldr	r3, [pc, #548]	; (80099c4 <_vfiprintf_r+0x240>)
 800979e:	429d      	cmp	r5, r3
 80097a0:	d11b      	bne.n	80097da <_vfiprintf_r+0x56>
 80097a2:	6875      	ldr	r5, [r6, #4]
 80097a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80097a6:	07d9      	lsls	r1, r3, #31
 80097a8:	d405      	bmi.n	80097b6 <_vfiprintf_r+0x32>
 80097aa:	89ab      	ldrh	r3, [r5, #12]
 80097ac:	059a      	lsls	r2, r3, #22
 80097ae:	d402      	bmi.n	80097b6 <_vfiprintf_r+0x32>
 80097b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80097b2:	f7ff fb6c 	bl	8008e8e <__retarget_lock_acquire_recursive>
 80097b6:	89ab      	ldrh	r3, [r5, #12]
 80097b8:	071b      	lsls	r3, r3, #28
 80097ba:	d501      	bpl.n	80097c0 <_vfiprintf_r+0x3c>
 80097bc:	692b      	ldr	r3, [r5, #16]
 80097be:	b9eb      	cbnz	r3, 80097fc <_vfiprintf_r+0x78>
 80097c0:	4629      	mov	r1, r5
 80097c2:	4630      	mov	r0, r6
 80097c4:	f000 f9c6 	bl	8009b54 <__swsetup_r>
 80097c8:	b1c0      	cbz	r0, 80097fc <_vfiprintf_r+0x78>
 80097ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80097cc:	07dc      	lsls	r4, r3, #31
 80097ce:	d50e      	bpl.n	80097ee <_vfiprintf_r+0x6a>
 80097d0:	f04f 30ff 	mov.w	r0, #4294967295
 80097d4:	b01d      	add	sp, #116	; 0x74
 80097d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097da:	4b7b      	ldr	r3, [pc, #492]	; (80099c8 <_vfiprintf_r+0x244>)
 80097dc:	429d      	cmp	r5, r3
 80097de:	d101      	bne.n	80097e4 <_vfiprintf_r+0x60>
 80097e0:	68b5      	ldr	r5, [r6, #8]
 80097e2:	e7df      	b.n	80097a4 <_vfiprintf_r+0x20>
 80097e4:	4b79      	ldr	r3, [pc, #484]	; (80099cc <_vfiprintf_r+0x248>)
 80097e6:	429d      	cmp	r5, r3
 80097e8:	bf08      	it	eq
 80097ea:	68f5      	ldreq	r5, [r6, #12]
 80097ec:	e7da      	b.n	80097a4 <_vfiprintf_r+0x20>
 80097ee:	89ab      	ldrh	r3, [r5, #12]
 80097f0:	0598      	lsls	r0, r3, #22
 80097f2:	d4ed      	bmi.n	80097d0 <_vfiprintf_r+0x4c>
 80097f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80097f6:	f7ff fb4b 	bl	8008e90 <__retarget_lock_release_recursive>
 80097fa:	e7e9      	b.n	80097d0 <_vfiprintf_r+0x4c>
 80097fc:	2300      	movs	r3, #0
 80097fe:	9309      	str	r3, [sp, #36]	; 0x24
 8009800:	2320      	movs	r3, #32
 8009802:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009806:	f8cd 800c 	str.w	r8, [sp, #12]
 800980a:	2330      	movs	r3, #48	; 0x30
 800980c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80099d0 <_vfiprintf_r+0x24c>
 8009810:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009814:	f04f 0901 	mov.w	r9, #1
 8009818:	4623      	mov	r3, r4
 800981a:	469a      	mov	sl, r3
 800981c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009820:	b10a      	cbz	r2, 8009826 <_vfiprintf_r+0xa2>
 8009822:	2a25      	cmp	r2, #37	; 0x25
 8009824:	d1f9      	bne.n	800981a <_vfiprintf_r+0x96>
 8009826:	ebba 0b04 	subs.w	fp, sl, r4
 800982a:	d00b      	beq.n	8009844 <_vfiprintf_r+0xc0>
 800982c:	465b      	mov	r3, fp
 800982e:	4622      	mov	r2, r4
 8009830:	4629      	mov	r1, r5
 8009832:	4630      	mov	r0, r6
 8009834:	f7ff ff93 	bl	800975e <__sfputs_r>
 8009838:	3001      	adds	r0, #1
 800983a:	f000 80aa 	beq.w	8009992 <_vfiprintf_r+0x20e>
 800983e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009840:	445a      	add	r2, fp
 8009842:	9209      	str	r2, [sp, #36]	; 0x24
 8009844:	f89a 3000 	ldrb.w	r3, [sl]
 8009848:	2b00      	cmp	r3, #0
 800984a:	f000 80a2 	beq.w	8009992 <_vfiprintf_r+0x20e>
 800984e:	2300      	movs	r3, #0
 8009850:	f04f 32ff 	mov.w	r2, #4294967295
 8009854:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009858:	f10a 0a01 	add.w	sl, sl, #1
 800985c:	9304      	str	r3, [sp, #16]
 800985e:	9307      	str	r3, [sp, #28]
 8009860:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009864:	931a      	str	r3, [sp, #104]	; 0x68
 8009866:	4654      	mov	r4, sl
 8009868:	2205      	movs	r2, #5
 800986a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800986e:	4858      	ldr	r0, [pc, #352]	; (80099d0 <_vfiprintf_r+0x24c>)
 8009870:	f7f6 fcce 	bl	8000210 <memchr>
 8009874:	9a04      	ldr	r2, [sp, #16]
 8009876:	b9d8      	cbnz	r0, 80098b0 <_vfiprintf_r+0x12c>
 8009878:	06d1      	lsls	r1, r2, #27
 800987a:	bf44      	itt	mi
 800987c:	2320      	movmi	r3, #32
 800987e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009882:	0713      	lsls	r3, r2, #28
 8009884:	bf44      	itt	mi
 8009886:	232b      	movmi	r3, #43	; 0x2b
 8009888:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800988c:	f89a 3000 	ldrb.w	r3, [sl]
 8009890:	2b2a      	cmp	r3, #42	; 0x2a
 8009892:	d015      	beq.n	80098c0 <_vfiprintf_r+0x13c>
 8009894:	9a07      	ldr	r2, [sp, #28]
 8009896:	4654      	mov	r4, sl
 8009898:	2000      	movs	r0, #0
 800989a:	f04f 0c0a 	mov.w	ip, #10
 800989e:	4621      	mov	r1, r4
 80098a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80098a4:	3b30      	subs	r3, #48	; 0x30
 80098a6:	2b09      	cmp	r3, #9
 80098a8:	d94e      	bls.n	8009948 <_vfiprintf_r+0x1c4>
 80098aa:	b1b0      	cbz	r0, 80098da <_vfiprintf_r+0x156>
 80098ac:	9207      	str	r2, [sp, #28]
 80098ae:	e014      	b.n	80098da <_vfiprintf_r+0x156>
 80098b0:	eba0 0308 	sub.w	r3, r0, r8
 80098b4:	fa09 f303 	lsl.w	r3, r9, r3
 80098b8:	4313      	orrs	r3, r2
 80098ba:	9304      	str	r3, [sp, #16]
 80098bc:	46a2      	mov	sl, r4
 80098be:	e7d2      	b.n	8009866 <_vfiprintf_r+0xe2>
 80098c0:	9b03      	ldr	r3, [sp, #12]
 80098c2:	1d19      	adds	r1, r3, #4
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	9103      	str	r1, [sp, #12]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	bfbb      	ittet	lt
 80098cc:	425b      	neglt	r3, r3
 80098ce:	f042 0202 	orrlt.w	r2, r2, #2
 80098d2:	9307      	strge	r3, [sp, #28]
 80098d4:	9307      	strlt	r3, [sp, #28]
 80098d6:	bfb8      	it	lt
 80098d8:	9204      	strlt	r2, [sp, #16]
 80098da:	7823      	ldrb	r3, [r4, #0]
 80098dc:	2b2e      	cmp	r3, #46	; 0x2e
 80098de:	d10c      	bne.n	80098fa <_vfiprintf_r+0x176>
 80098e0:	7863      	ldrb	r3, [r4, #1]
 80098e2:	2b2a      	cmp	r3, #42	; 0x2a
 80098e4:	d135      	bne.n	8009952 <_vfiprintf_r+0x1ce>
 80098e6:	9b03      	ldr	r3, [sp, #12]
 80098e8:	1d1a      	adds	r2, r3, #4
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	9203      	str	r2, [sp, #12]
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	bfb8      	it	lt
 80098f2:	f04f 33ff 	movlt.w	r3, #4294967295
 80098f6:	3402      	adds	r4, #2
 80098f8:	9305      	str	r3, [sp, #20]
 80098fa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80099e0 <_vfiprintf_r+0x25c>
 80098fe:	7821      	ldrb	r1, [r4, #0]
 8009900:	2203      	movs	r2, #3
 8009902:	4650      	mov	r0, sl
 8009904:	f7f6 fc84 	bl	8000210 <memchr>
 8009908:	b140      	cbz	r0, 800991c <_vfiprintf_r+0x198>
 800990a:	2340      	movs	r3, #64	; 0x40
 800990c:	eba0 000a 	sub.w	r0, r0, sl
 8009910:	fa03 f000 	lsl.w	r0, r3, r0
 8009914:	9b04      	ldr	r3, [sp, #16]
 8009916:	4303      	orrs	r3, r0
 8009918:	3401      	adds	r4, #1
 800991a:	9304      	str	r3, [sp, #16]
 800991c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009920:	482c      	ldr	r0, [pc, #176]	; (80099d4 <_vfiprintf_r+0x250>)
 8009922:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009926:	2206      	movs	r2, #6
 8009928:	f7f6 fc72 	bl	8000210 <memchr>
 800992c:	2800      	cmp	r0, #0
 800992e:	d03f      	beq.n	80099b0 <_vfiprintf_r+0x22c>
 8009930:	4b29      	ldr	r3, [pc, #164]	; (80099d8 <_vfiprintf_r+0x254>)
 8009932:	bb1b      	cbnz	r3, 800997c <_vfiprintf_r+0x1f8>
 8009934:	9b03      	ldr	r3, [sp, #12]
 8009936:	3307      	adds	r3, #7
 8009938:	f023 0307 	bic.w	r3, r3, #7
 800993c:	3308      	adds	r3, #8
 800993e:	9303      	str	r3, [sp, #12]
 8009940:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009942:	443b      	add	r3, r7
 8009944:	9309      	str	r3, [sp, #36]	; 0x24
 8009946:	e767      	b.n	8009818 <_vfiprintf_r+0x94>
 8009948:	fb0c 3202 	mla	r2, ip, r2, r3
 800994c:	460c      	mov	r4, r1
 800994e:	2001      	movs	r0, #1
 8009950:	e7a5      	b.n	800989e <_vfiprintf_r+0x11a>
 8009952:	2300      	movs	r3, #0
 8009954:	3401      	adds	r4, #1
 8009956:	9305      	str	r3, [sp, #20]
 8009958:	4619      	mov	r1, r3
 800995a:	f04f 0c0a 	mov.w	ip, #10
 800995e:	4620      	mov	r0, r4
 8009960:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009964:	3a30      	subs	r2, #48	; 0x30
 8009966:	2a09      	cmp	r2, #9
 8009968:	d903      	bls.n	8009972 <_vfiprintf_r+0x1ee>
 800996a:	2b00      	cmp	r3, #0
 800996c:	d0c5      	beq.n	80098fa <_vfiprintf_r+0x176>
 800996e:	9105      	str	r1, [sp, #20]
 8009970:	e7c3      	b.n	80098fa <_vfiprintf_r+0x176>
 8009972:	fb0c 2101 	mla	r1, ip, r1, r2
 8009976:	4604      	mov	r4, r0
 8009978:	2301      	movs	r3, #1
 800997a:	e7f0      	b.n	800995e <_vfiprintf_r+0x1da>
 800997c:	ab03      	add	r3, sp, #12
 800997e:	9300      	str	r3, [sp, #0]
 8009980:	462a      	mov	r2, r5
 8009982:	4b16      	ldr	r3, [pc, #88]	; (80099dc <_vfiprintf_r+0x258>)
 8009984:	a904      	add	r1, sp, #16
 8009986:	4630      	mov	r0, r6
 8009988:	f7fd ff44 	bl	8007814 <_printf_float>
 800998c:	4607      	mov	r7, r0
 800998e:	1c78      	adds	r0, r7, #1
 8009990:	d1d6      	bne.n	8009940 <_vfiprintf_r+0x1bc>
 8009992:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009994:	07d9      	lsls	r1, r3, #31
 8009996:	d405      	bmi.n	80099a4 <_vfiprintf_r+0x220>
 8009998:	89ab      	ldrh	r3, [r5, #12]
 800999a:	059a      	lsls	r2, r3, #22
 800999c:	d402      	bmi.n	80099a4 <_vfiprintf_r+0x220>
 800999e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80099a0:	f7ff fa76 	bl	8008e90 <__retarget_lock_release_recursive>
 80099a4:	89ab      	ldrh	r3, [r5, #12]
 80099a6:	065b      	lsls	r3, r3, #25
 80099a8:	f53f af12 	bmi.w	80097d0 <_vfiprintf_r+0x4c>
 80099ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80099ae:	e711      	b.n	80097d4 <_vfiprintf_r+0x50>
 80099b0:	ab03      	add	r3, sp, #12
 80099b2:	9300      	str	r3, [sp, #0]
 80099b4:	462a      	mov	r2, r5
 80099b6:	4b09      	ldr	r3, [pc, #36]	; (80099dc <_vfiprintf_r+0x258>)
 80099b8:	a904      	add	r1, sp, #16
 80099ba:	4630      	mov	r0, r6
 80099bc:	f7fe f9ce 	bl	8007d5c <_printf_i>
 80099c0:	e7e4      	b.n	800998c <_vfiprintf_r+0x208>
 80099c2:	bf00      	nop
 80099c4:	0800a1ec 	.word	0x0800a1ec
 80099c8:	0800a20c 	.word	0x0800a20c
 80099cc:	0800a1cc 	.word	0x0800a1cc
 80099d0:	0800a38c 	.word	0x0800a38c
 80099d4:	0800a396 	.word	0x0800a396
 80099d8:	08007815 	.word	0x08007815
 80099dc:	0800975f 	.word	0x0800975f
 80099e0:	0800a392 	.word	0x0800a392

080099e4 <_sbrk_r>:
 80099e4:	b538      	push	{r3, r4, r5, lr}
 80099e6:	4d06      	ldr	r5, [pc, #24]	; (8009a00 <_sbrk_r+0x1c>)
 80099e8:	2300      	movs	r3, #0
 80099ea:	4604      	mov	r4, r0
 80099ec:	4608      	mov	r0, r1
 80099ee:	602b      	str	r3, [r5, #0]
 80099f0:	f7f8 fee2 	bl	80027b8 <_sbrk>
 80099f4:	1c43      	adds	r3, r0, #1
 80099f6:	d102      	bne.n	80099fe <_sbrk_r+0x1a>
 80099f8:	682b      	ldr	r3, [r5, #0]
 80099fa:	b103      	cbz	r3, 80099fe <_sbrk_r+0x1a>
 80099fc:	6023      	str	r3, [r4, #0]
 80099fe:	bd38      	pop	{r3, r4, r5, pc}
 8009a00:	200004a8 	.word	0x200004a8

08009a04 <__sread>:
 8009a04:	b510      	push	{r4, lr}
 8009a06:	460c      	mov	r4, r1
 8009a08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a0c:	f000 faa6 	bl	8009f5c <_read_r>
 8009a10:	2800      	cmp	r0, #0
 8009a12:	bfab      	itete	ge
 8009a14:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009a16:	89a3      	ldrhlt	r3, [r4, #12]
 8009a18:	181b      	addge	r3, r3, r0
 8009a1a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009a1e:	bfac      	ite	ge
 8009a20:	6563      	strge	r3, [r4, #84]	; 0x54
 8009a22:	81a3      	strhlt	r3, [r4, #12]
 8009a24:	bd10      	pop	{r4, pc}

08009a26 <__swrite>:
 8009a26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a2a:	461f      	mov	r7, r3
 8009a2c:	898b      	ldrh	r3, [r1, #12]
 8009a2e:	05db      	lsls	r3, r3, #23
 8009a30:	4605      	mov	r5, r0
 8009a32:	460c      	mov	r4, r1
 8009a34:	4616      	mov	r6, r2
 8009a36:	d505      	bpl.n	8009a44 <__swrite+0x1e>
 8009a38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a3c:	2302      	movs	r3, #2
 8009a3e:	2200      	movs	r2, #0
 8009a40:	f000 f9f8 	bl	8009e34 <_lseek_r>
 8009a44:	89a3      	ldrh	r3, [r4, #12]
 8009a46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a4a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009a4e:	81a3      	strh	r3, [r4, #12]
 8009a50:	4632      	mov	r2, r6
 8009a52:	463b      	mov	r3, r7
 8009a54:	4628      	mov	r0, r5
 8009a56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a5a:	f000 b869 	b.w	8009b30 <_write_r>

08009a5e <__sseek>:
 8009a5e:	b510      	push	{r4, lr}
 8009a60:	460c      	mov	r4, r1
 8009a62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a66:	f000 f9e5 	bl	8009e34 <_lseek_r>
 8009a6a:	1c43      	adds	r3, r0, #1
 8009a6c:	89a3      	ldrh	r3, [r4, #12]
 8009a6e:	bf15      	itete	ne
 8009a70:	6560      	strne	r0, [r4, #84]	; 0x54
 8009a72:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009a76:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009a7a:	81a3      	strheq	r3, [r4, #12]
 8009a7c:	bf18      	it	ne
 8009a7e:	81a3      	strhne	r3, [r4, #12]
 8009a80:	bd10      	pop	{r4, pc}

08009a82 <__sclose>:
 8009a82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a86:	f000 b8f1 	b.w	8009c6c <_close_r>
	...

08009a8c <__swbuf_r>:
 8009a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a8e:	460e      	mov	r6, r1
 8009a90:	4614      	mov	r4, r2
 8009a92:	4605      	mov	r5, r0
 8009a94:	b118      	cbz	r0, 8009a9e <__swbuf_r+0x12>
 8009a96:	6983      	ldr	r3, [r0, #24]
 8009a98:	b90b      	cbnz	r3, 8009a9e <__swbuf_r+0x12>
 8009a9a:	f7ff f955 	bl	8008d48 <__sinit>
 8009a9e:	4b21      	ldr	r3, [pc, #132]	; (8009b24 <__swbuf_r+0x98>)
 8009aa0:	429c      	cmp	r4, r3
 8009aa2:	d12b      	bne.n	8009afc <__swbuf_r+0x70>
 8009aa4:	686c      	ldr	r4, [r5, #4]
 8009aa6:	69a3      	ldr	r3, [r4, #24]
 8009aa8:	60a3      	str	r3, [r4, #8]
 8009aaa:	89a3      	ldrh	r3, [r4, #12]
 8009aac:	071a      	lsls	r2, r3, #28
 8009aae:	d52f      	bpl.n	8009b10 <__swbuf_r+0x84>
 8009ab0:	6923      	ldr	r3, [r4, #16]
 8009ab2:	b36b      	cbz	r3, 8009b10 <__swbuf_r+0x84>
 8009ab4:	6923      	ldr	r3, [r4, #16]
 8009ab6:	6820      	ldr	r0, [r4, #0]
 8009ab8:	1ac0      	subs	r0, r0, r3
 8009aba:	6963      	ldr	r3, [r4, #20]
 8009abc:	b2f6      	uxtb	r6, r6
 8009abe:	4283      	cmp	r3, r0
 8009ac0:	4637      	mov	r7, r6
 8009ac2:	dc04      	bgt.n	8009ace <__swbuf_r+0x42>
 8009ac4:	4621      	mov	r1, r4
 8009ac6:	4628      	mov	r0, r5
 8009ac8:	f000 f966 	bl	8009d98 <_fflush_r>
 8009acc:	bb30      	cbnz	r0, 8009b1c <__swbuf_r+0x90>
 8009ace:	68a3      	ldr	r3, [r4, #8]
 8009ad0:	3b01      	subs	r3, #1
 8009ad2:	60a3      	str	r3, [r4, #8]
 8009ad4:	6823      	ldr	r3, [r4, #0]
 8009ad6:	1c5a      	adds	r2, r3, #1
 8009ad8:	6022      	str	r2, [r4, #0]
 8009ada:	701e      	strb	r6, [r3, #0]
 8009adc:	6963      	ldr	r3, [r4, #20]
 8009ade:	3001      	adds	r0, #1
 8009ae0:	4283      	cmp	r3, r0
 8009ae2:	d004      	beq.n	8009aee <__swbuf_r+0x62>
 8009ae4:	89a3      	ldrh	r3, [r4, #12]
 8009ae6:	07db      	lsls	r3, r3, #31
 8009ae8:	d506      	bpl.n	8009af8 <__swbuf_r+0x6c>
 8009aea:	2e0a      	cmp	r6, #10
 8009aec:	d104      	bne.n	8009af8 <__swbuf_r+0x6c>
 8009aee:	4621      	mov	r1, r4
 8009af0:	4628      	mov	r0, r5
 8009af2:	f000 f951 	bl	8009d98 <_fflush_r>
 8009af6:	b988      	cbnz	r0, 8009b1c <__swbuf_r+0x90>
 8009af8:	4638      	mov	r0, r7
 8009afa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009afc:	4b0a      	ldr	r3, [pc, #40]	; (8009b28 <__swbuf_r+0x9c>)
 8009afe:	429c      	cmp	r4, r3
 8009b00:	d101      	bne.n	8009b06 <__swbuf_r+0x7a>
 8009b02:	68ac      	ldr	r4, [r5, #8]
 8009b04:	e7cf      	b.n	8009aa6 <__swbuf_r+0x1a>
 8009b06:	4b09      	ldr	r3, [pc, #36]	; (8009b2c <__swbuf_r+0xa0>)
 8009b08:	429c      	cmp	r4, r3
 8009b0a:	bf08      	it	eq
 8009b0c:	68ec      	ldreq	r4, [r5, #12]
 8009b0e:	e7ca      	b.n	8009aa6 <__swbuf_r+0x1a>
 8009b10:	4621      	mov	r1, r4
 8009b12:	4628      	mov	r0, r5
 8009b14:	f000 f81e 	bl	8009b54 <__swsetup_r>
 8009b18:	2800      	cmp	r0, #0
 8009b1a:	d0cb      	beq.n	8009ab4 <__swbuf_r+0x28>
 8009b1c:	f04f 37ff 	mov.w	r7, #4294967295
 8009b20:	e7ea      	b.n	8009af8 <__swbuf_r+0x6c>
 8009b22:	bf00      	nop
 8009b24:	0800a1ec 	.word	0x0800a1ec
 8009b28:	0800a20c 	.word	0x0800a20c
 8009b2c:	0800a1cc 	.word	0x0800a1cc

08009b30 <_write_r>:
 8009b30:	b538      	push	{r3, r4, r5, lr}
 8009b32:	4d07      	ldr	r5, [pc, #28]	; (8009b50 <_write_r+0x20>)
 8009b34:	4604      	mov	r4, r0
 8009b36:	4608      	mov	r0, r1
 8009b38:	4611      	mov	r1, r2
 8009b3a:	2200      	movs	r2, #0
 8009b3c:	602a      	str	r2, [r5, #0]
 8009b3e:	461a      	mov	r2, r3
 8009b40:	f7f8 fde9 	bl	8002716 <_write>
 8009b44:	1c43      	adds	r3, r0, #1
 8009b46:	d102      	bne.n	8009b4e <_write_r+0x1e>
 8009b48:	682b      	ldr	r3, [r5, #0]
 8009b4a:	b103      	cbz	r3, 8009b4e <_write_r+0x1e>
 8009b4c:	6023      	str	r3, [r4, #0]
 8009b4e:	bd38      	pop	{r3, r4, r5, pc}
 8009b50:	200004a8 	.word	0x200004a8

08009b54 <__swsetup_r>:
 8009b54:	4b32      	ldr	r3, [pc, #200]	; (8009c20 <__swsetup_r+0xcc>)
 8009b56:	b570      	push	{r4, r5, r6, lr}
 8009b58:	681d      	ldr	r5, [r3, #0]
 8009b5a:	4606      	mov	r6, r0
 8009b5c:	460c      	mov	r4, r1
 8009b5e:	b125      	cbz	r5, 8009b6a <__swsetup_r+0x16>
 8009b60:	69ab      	ldr	r3, [r5, #24]
 8009b62:	b913      	cbnz	r3, 8009b6a <__swsetup_r+0x16>
 8009b64:	4628      	mov	r0, r5
 8009b66:	f7ff f8ef 	bl	8008d48 <__sinit>
 8009b6a:	4b2e      	ldr	r3, [pc, #184]	; (8009c24 <__swsetup_r+0xd0>)
 8009b6c:	429c      	cmp	r4, r3
 8009b6e:	d10f      	bne.n	8009b90 <__swsetup_r+0x3c>
 8009b70:	686c      	ldr	r4, [r5, #4]
 8009b72:	89a3      	ldrh	r3, [r4, #12]
 8009b74:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009b78:	0719      	lsls	r1, r3, #28
 8009b7a:	d42c      	bmi.n	8009bd6 <__swsetup_r+0x82>
 8009b7c:	06dd      	lsls	r5, r3, #27
 8009b7e:	d411      	bmi.n	8009ba4 <__swsetup_r+0x50>
 8009b80:	2309      	movs	r3, #9
 8009b82:	6033      	str	r3, [r6, #0]
 8009b84:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009b88:	81a3      	strh	r3, [r4, #12]
 8009b8a:	f04f 30ff 	mov.w	r0, #4294967295
 8009b8e:	e03e      	b.n	8009c0e <__swsetup_r+0xba>
 8009b90:	4b25      	ldr	r3, [pc, #148]	; (8009c28 <__swsetup_r+0xd4>)
 8009b92:	429c      	cmp	r4, r3
 8009b94:	d101      	bne.n	8009b9a <__swsetup_r+0x46>
 8009b96:	68ac      	ldr	r4, [r5, #8]
 8009b98:	e7eb      	b.n	8009b72 <__swsetup_r+0x1e>
 8009b9a:	4b24      	ldr	r3, [pc, #144]	; (8009c2c <__swsetup_r+0xd8>)
 8009b9c:	429c      	cmp	r4, r3
 8009b9e:	bf08      	it	eq
 8009ba0:	68ec      	ldreq	r4, [r5, #12]
 8009ba2:	e7e6      	b.n	8009b72 <__swsetup_r+0x1e>
 8009ba4:	0758      	lsls	r0, r3, #29
 8009ba6:	d512      	bpl.n	8009bce <__swsetup_r+0x7a>
 8009ba8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009baa:	b141      	cbz	r1, 8009bbe <__swsetup_r+0x6a>
 8009bac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009bb0:	4299      	cmp	r1, r3
 8009bb2:	d002      	beq.n	8009bba <__swsetup_r+0x66>
 8009bb4:	4630      	mov	r0, r6
 8009bb6:	f7ff fd11 	bl	80095dc <_free_r>
 8009bba:	2300      	movs	r3, #0
 8009bbc:	6363      	str	r3, [r4, #52]	; 0x34
 8009bbe:	89a3      	ldrh	r3, [r4, #12]
 8009bc0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009bc4:	81a3      	strh	r3, [r4, #12]
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	6063      	str	r3, [r4, #4]
 8009bca:	6923      	ldr	r3, [r4, #16]
 8009bcc:	6023      	str	r3, [r4, #0]
 8009bce:	89a3      	ldrh	r3, [r4, #12]
 8009bd0:	f043 0308 	orr.w	r3, r3, #8
 8009bd4:	81a3      	strh	r3, [r4, #12]
 8009bd6:	6923      	ldr	r3, [r4, #16]
 8009bd8:	b94b      	cbnz	r3, 8009bee <__swsetup_r+0x9a>
 8009bda:	89a3      	ldrh	r3, [r4, #12]
 8009bdc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009be0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009be4:	d003      	beq.n	8009bee <__swsetup_r+0x9a>
 8009be6:	4621      	mov	r1, r4
 8009be8:	4630      	mov	r0, r6
 8009bea:	f000 f959 	bl	8009ea0 <__smakebuf_r>
 8009bee:	89a0      	ldrh	r0, [r4, #12]
 8009bf0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009bf4:	f010 0301 	ands.w	r3, r0, #1
 8009bf8:	d00a      	beq.n	8009c10 <__swsetup_r+0xbc>
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	60a3      	str	r3, [r4, #8]
 8009bfe:	6963      	ldr	r3, [r4, #20]
 8009c00:	425b      	negs	r3, r3
 8009c02:	61a3      	str	r3, [r4, #24]
 8009c04:	6923      	ldr	r3, [r4, #16]
 8009c06:	b943      	cbnz	r3, 8009c1a <__swsetup_r+0xc6>
 8009c08:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009c0c:	d1ba      	bne.n	8009b84 <__swsetup_r+0x30>
 8009c0e:	bd70      	pop	{r4, r5, r6, pc}
 8009c10:	0781      	lsls	r1, r0, #30
 8009c12:	bf58      	it	pl
 8009c14:	6963      	ldrpl	r3, [r4, #20]
 8009c16:	60a3      	str	r3, [r4, #8]
 8009c18:	e7f4      	b.n	8009c04 <__swsetup_r+0xb0>
 8009c1a:	2000      	movs	r0, #0
 8009c1c:	e7f7      	b.n	8009c0e <__swsetup_r+0xba>
 8009c1e:	bf00      	nop
 8009c20:	20000030 	.word	0x20000030
 8009c24:	0800a1ec 	.word	0x0800a1ec
 8009c28:	0800a20c 	.word	0x0800a20c
 8009c2c:	0800a1cc 	.word	0x0800a1cc

08009c30 <__assert_func>:
 8009c30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009c32:	4614      	mov	r4, r2
 8009c34:	461a      	mov	r2, r3
 8009c36:	4b09      	ldr	r3, [pc, #36]	; (8009c5c <__assert_func+0x2c>)
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	4605      	mov	r5, r0
 8009c3c:	68d8      	ldr	r0, [r3, #12]
 8009c3e:	b14c      	cbz	r4, 8009c54 <__assert_func+0x24>
 8009c40:	4b07      	ldr	r3, [pc, #28]	; (8009c60 <__assert_func+0x30>)
 8009c42:	9100      	str	r1, [sp, #0]
 8009c44:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009c48:	4906      	ldr	r1, [pc, #24]	; (8009c64 <__assert_func+0x34>)
 8009c4a:	462b      	mov	r3, r5
 8009c4c:	f000 f8e0 	bl	8009e10 <fiprintf>
 8009c50:	f000 f9a3 	bl	8009f9a <abort>
 8009c54:	4b04      	ldr	r3, [pc, #16]	; (8009c68 <__assert_func+0x38>)
 8009c56:	461c      	mov	r4, r3
 8009c58:	e7f3      	b.n	8009c42 <__assert_func+0x12>
 8009c5a:	bf00      	nop
 8009c5c:	20000030 	.word	0x20000030
 8009c60:	0800a39d 	.word	0x0800a39d
 8009c64:	0800a3aa 	.word	0x0800a3aa
 8009c68:	0800a3d8 	.word	0x0800a3d8

08009c6c <_close_r>:
 8009c6c:	b538      	push	{r3, r4, r5, lr}
 8009c6e:	4d06      	ldr	r5, [pc, #24]	; (8009c88 <_close_r+0x1c>)
 8009c70:	2300      	movs	r3, #0
 8009c72:	4604      	mov	r4, r0
 8009c74:	4608      	mov	r0, r1
 8009c76:	602b      	str	r3, [r5, #0]
 8009c78:	f7f8 fd69 	bl	800274e <_close>
 8009c7c:	1c43      	adds	r3, r0, #1
 8009c7e:	d102      	bne.n	8009c86 <_close_r+0x1a>
 8009c80:	682b      	ldr	r3, [r5, #0]
 8009c82:	b103      	cbz	r3, 8009c86 <_close_r+0x1a>
 8009c84:	6023      	str	r3, [r4, #0]
 8009c86:	bd38      	pop	{r3, r4, r5, pc}
 8009c88:	200004a8 	.word	0x200004a8

08009c8c <__sflush_r>:
 8009c8c:	898a      	ldrh	r2, [r1, #12]
 8009c8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c92:	4605      	mov	r5, r0
 8009c94:	0710      	lsls	r0, r2, #28
 8009c96:	460c      	mov	r4, r1
 8009c98:	d458      	bmi.n	8009d4c <__sflush_r+0xc0>
 8009c9a:	684b      	ldr	r3, [r1, #4]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	dc05      	bgt.n	8009cac <__sflush_r+0x20>
 8009ca0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	dc02      	bgt.n	8009cac <__sflush_r+0x20>
 8009ca6:	2000      	movs	r0, #0
 8009ca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009cae:	2e00      	cmp	r6, #0
 8009cb0:	d0f9      	beq.n	8009ca6 <__sflush_r+0x1a>
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009cb8:	682f      	ldr	r7, [r5, #0]
 8009cba:	602b      	str	r3, [r5, #0]
 8009cbc:	d032      	beq.n	8009d24 <__sflush_r+0x98>
 8009cbe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009cc0:	89a3      	ldrh	r3, [r4, #12]
 8009cc2:	075a      	lsls	r2, r3, #29
 8009cc4:	d505      	bpl.n	8009cd2 <__sflush_r+0x46>
 8009cc6:	6863      	ldr	r3, [r4, #4]
 8009cc8:	1ac0      	subs	r0, r0, r3
 8009cca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009ccc:	b10b      	cbz	r3, 8009cd2 <__sflush_r+0x46>
 8009cce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009cd0:	1ac0      	subs	r0, r0, r3
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	4602      	mov	r2, r0
 8009cd6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009cd8:	6a21      	ldr	r1, [r4, #32]
 8009cda:	4628      	mov	r0, r5
 8009cdc:	47b0      	blx	r6
 8009cde:	1c43      	adds	r3, r0, #1
 8009ce0:	89a3      	ldrh	r3, [r4, #12]
 8009ce2:	d106      	bne.n	8009cf2 <__sflush_r+0x66>
 8009ce4:	6829      	ldr	r1, [r5, #0]
 8009ce6:	291d      	cmp	r1, #29
 8009ce8:	d82c      	bhi.n	8009d44 <__sflush_r+0xb8>
 8009cea:	4a2a      	ldr	r2, [pc, #168]	; (8009d94 <__sflush_r+0x108>)
 8009cec:	40ca      	lsrs	r2, r1
 8009cee:	07d6      	lsls	r6, r2, #31
 8009cf0:	d528      	bpl.n	8009d44 <__sflush_r+0xb8>
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	6062      	str	r2, [r4, #4]
 8009cf6:	04d9      	lsls	r1, r3, #19
 8009cf8:	6922      	ldr	r2, [r4, #16]
 8009cfa:	6022      	str	r2, [r4, #0]
 8009cfc:	d504      	bpl.n	8009d08 <__sflush_r+0x7c>
 8009cfe:	1c42      	adds	r2, r0, #1
 8009d00:	d101      	bne.n	8009d06 <__sflush_r+0x7a>
 8009d02:	682b      	ldr	r3, [r5, #0]
 8009d04:	b903      	cbnz	r3, 8009d08 <__sflush_r+0x7c>
 8009d06:	6560      	str	r0, [r4, #84]	; 0x54
 8009d08:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009d0a:	602f      	str	r7, [r5, #0]
 8009d0c:	2900      	cmp	r1, #0
 8009d0e:	d0ca      	beq.n	8009ca6 <__sflush_r+0x1a>
 8009d10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009d14:	4299      	cmp	r1, r3
 8009d16:	d002      	beq.n	8009d1e <__sflush_r+0x92>
 8009d18:	4628      	mov	r0, r5
 8009d1a:	f7ff fc5f 	bl	80095dc <_free_r>
 8009d1e:	2000      	movs	r0, #0
 8009d20:	6360      	str	r0, [r4, #52]	; 0x34
 8009d22:	e7c1      	b.n	8009ca8 <__sflush_r+0x1c>
 8009d24:	6a21      	ldr	r1, [r4, #32]
 8009d26:	2301      	movs	r3, #1
 8009d28:	4628      	mov	r0, r5
 8009d2a:	47b0      	blx	r6
 8009d2c:	1c41      	adds	r1, r0, #1
 8009d2e:	d1c7      	bne.n	8009cc0 <__sflush_r+0x34>
 8009d30:	682b      	ldr	r3, [r5, #0]
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d0c4      	beq.n	8009cc0 <__sflush_r+0x34>
 8009d36:	2b1d      	cmp	r3, #29
 8009d38:	d001      	beq.n	8009d3e <__sflush_r+0xb2>
 8009d3a:	2b16      	cmp	r3, #22
 8009d3c:	d101      	bne.n	8009d42 <__sflush_r+0xb6>
 8009d3e:	602f      	str	r7, [r5, #0]
 8009d40:	e7b1      	b.n	8009ca6 <__sflush_r+0x1a>
 8009d42:	89a3      	ldrh	r3, [r4, #12]
 8009d44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d48:	81a3      	strh	r3, [r4, #12]
 8009d4a:	e7ad      	b.n	8009ca8 <__sflush_r+0x1c>
 8009d4c:	690f      	ldr	r7, [r1, #16]
 8009d4e:	2f00      	cmp	r7, #0
 8009d50:	d0a9      	beq.n	8009ca6 <__sflush_r+0x1a>
 8009d52:	0793      	lsls	r3, r2, #30
 8009d54:	680e      	ldr	r6, [r1, #0]
 8009d56:	bf08      	it	eq
 8009d58:	694b      	ldreq	r3, [r1, #20]
 8009d5a:	600f      	str	r7, [r1, #0]
 8009d5c:	bf18      	it	ne
 8009d5e:	2300      	movne	r3, #0
 8009d60:	eba6 0807 	sub.w	r8, r6, r7
 8009d64:	608b      	str	r3, [r1, #8]
 8009d66:	f1b8 0f00 	cmp.w	r8, #0
 8009d6a:	dd9c      	ble.n	8009ca6 <__sflush_r+0x1a>
 8009d6c:	6a21      	ldr	r1, [r4, #32]
 8009d6e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009d70:	4643      	mov	r3, r8
 8009d72:	463a      	mov	r2, r7
 8009d74:	4628      	mov	r0, r5
 8009d76:	47b0      	blx	r6
 8009d78:	2800      	cmp	r0, #0
 8009d7a:	dc06      	bgt.n	8009d8a <__sflush_r+0xfe>
 8009d7c:	89a3      	ldrh	r3, [r4, #12]
 8009d7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d82:	81a3      	strh	r3, [r4, #12]
 8009d84:	f04f 30ff 	mov.w	r0, #4294967295
 8009d88:	e78e      	b.n	8009ca8 <__sflush_r+0x1c>
 8009d8a:	4407      	add	r7, r0
 8009d8c:	eba8 0800 	sub.w	r8, r8, r0
 8009d90:	e7e9      	b.n	8009d66 <__sflush_r+0xda>
 8009d92:	bf00      	nop
 8009d94:	20400001 	.word	0x20400001

08009d98 <_fflush_r>:
 8009d98:	b538      	push	{r3, r4, r5, lr}
 8009d9a:	690b      	ldr	r3, [r1, #16]
 8009d9c:	4605      	mov	r5, r0
 8009d9e:	460c      	mov	r4, r1
 8009da0:	b913      	cbnz	r3, 8009da8 <_fflush_r+0x10>
 8009da2:	2500      	movs	r5, #0
 8009da4:	4628      	mov	r0, r5
 8009da6:	bd38      	pop	{r3, r4, r5, pc}
 8009da8:	b118      	cbz	r0, 8009db2 <_fflush_r+0x1a>
 8009daa:	6983      	ldr	r3, [r0, #24]
 8009dac:	b90b      	cbnz	r3, 8009db2 <_fflush_r+0x1a>
 8009dae:	f7fe ffcb 	bl	8008d48 <__sinit>
 8009db2:	4b14      	ldr	r3, [pc, #80]	; (8009e04 <_fflush_r+0x6c>)
 8009db4:	429c      	cmp	r4, r3
 8009db6:	d11b      	bne.n	8009df0 <_fflush_r+0x58>
 8009db8:	686c      	ldr	r4, [r5, #4]
 8009dba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d0ef      	beq.n	8009da2 <_fflush_r+0xa>
 8009dc2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009dc4:	07d0      	lsls	r0, r2, #31
 8009dc6:	d404      	bmi.n	8009dd2 <_fflush_r+0x3a>
 8009dc8:	0599      	lsls	r1, r3, #22
 8009dca:	d402      	bmi.n	8009dd2 <_fflush_r+0x3a>
 8009dcc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009dce:	f7ff f85e 	bl	8008e8e <__retarget_lock_acquire_recursive>
 8009dd2:	4628      	mov	r0, r5
 8009dd4:	4621      	mov	r1, r4
 8009dd6:	f7ff ff59 	bl	8009c8c <__sflush_r>
 8009dda:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009ddc:	07da      	lsls	r2, r3, #31
 8009dde:	4605      	mov	r5, r0
 8009de0:	d4e0      	bmi.n	8009da4 <_fflush_r+0xc>
 8009de2:	89a3      	ldrh	r3, [r4, #12]
 8009de4:	059b      	lsls	r3, r3, #22
 8009de6:	d4dd      	bmi.n	8009da4 <_fflush_r+0xc>
 8009de8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009dea:	f7ff f851 	bl	8008e90 <__retarget_lock_release_recursive>
 8009dee:	e7d9      	b.n	8009da4 <_fflush_r+0xc>
 8009df0:	4b05      	ldr	r3, [pc, #20]	; (8009e08 <_fflush_r+0x70>)
 8009df2:	429c      	cmp	r4, r3
 8009df4:	d101      	bne.n	8009dfa <_fflush_r+0x62>
 8009df6:	68ac      	ldr	r4, [r5, #8]
 8009df8:	e7df      	b.n	8009dba <_fflush_r+0x22>
 8009dfa:	4b04      	ldr	r3, [pc, #16]	; (8009e0c <_fflush_r+0x74>)
 8009dfc:	429c      	cmp	r4, r3
 8009dfe:	bf08      	it	eq
 8009e00:	68ec      	ldreq	r4, [r5, #12]
 8009e02:	e7da      	b.n	8009dba <_fflush_r+0x22>
 8009e04:	0800a1ec 	.word	0x0800a1ec
 8009e08:	0800a20c 	.word	0x0800a20c
 8009e0c:	0800a1cc 	.word	0x0800a1cc

08009e10 <fiprintf>:
 8009e10:	b40e      	push	{r1, r2, r3}
 8009e12:	b503      	push	{r0, r1, lr}
 8009e14:	4601      	mov	r1, r0
 8009e16:	ab03      	add	r3, sp, #12
 8009e18:	4805      	ldr	r0, [pc, #20]	; (8009e30 <fiprintf+0x20>)
 8009e1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e1e:	6800      	ldr	r0, [r0, #0]
 8009e20:	9301      	str	r3, [sp, #4]
 8009e22:	f7ff fcaf 	bl	8009784 <_vfiprintf_r>
 8009e26:	b002      	add	sp, #8
 8009e28:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e2c:	b003      	add	sp, #12
 8009e2e:	4770      	bx	lr
 8009e30:	20000030 	.word	0x20000030

08009e34 <_lseek_r>:
 8009e34:	b538      	push	{r3, r4, r5, lr}
 8009e36:	4d07      	ldr	r5, [pc, #28]	; (8009e54 <_lseek_r+0x20>)
 8009e38:	4604      	mov	r4, r0
 8009e3a:	4608      	mov	r0, r1
 8009e3c:	4611      	mov	r1, r2
 8009e3e:	2200      	movs	r2, #0
 8009e40:	602a      	str	r2, [r5, #0]
 8009e42:	461a      	mov	r2, r3
 8009e44:	f7f8 fcaa 	bl	800279c <_lseek>
 8009e48:	1c43      	adds	r3, r0, #1
 8009e4a:	d102      	bne.n	8009e52 <_lseek_r+0x1e>
 8009e4c:	682b      	ldr	r3, [r5, #0]
 8009e4e:	b103      	cbz	r3, 8009e52 <_lseek_r+0x1e>
 8009e50:	6023      	str	r3, [r4, #0]
 8009e52:	bd38      	pop	{r3, r4, r5, pc}
 8009e54:	200004a8 	.word	0x200004a8

08009e58 <__swhatbuf_r>:
 8009e58:	b570      	push	{r4, r5, r6, lr}
 8009e5a:	460e      	mov	r6, r1
 8009e5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e60:	2900      	cmp	r1, #0
 8009e62:	b096      	sub	sp, #88	; 0x58
 8009e64:	4614      	mov	r4, r2
 8009e66:	461d      	mov	r5, r3
 8009e68:	da07      	bge.n	8009e7a <__swhatbuf_r+0x22>
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	602b      	str	r3, [r5, #0]
 8009e6e:	89b3      	ldrh	r3, [r6, #12]
 8009e70:	061a      	lsls	r2, r3, #24
 8009e72:	d410      	bmi.n	8009e96 <__swhatbuf_r+0x3e>
 8009e74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009e78:	e00e      	b.n	8009e98 <__swhatbuf_r+0x40>
 8009e7a:	466a      	mov	r2, sp
 8009e7c:	f000 f894 	bl	8009fa8 <_fstat_r>
 8009e80:	2800      	cmp	r0, #0
 8009e82:	dbf2      	blt.n	8009e6a <__swhatbuf_r+0x12>
 8009e84:	9a01      	ldr	r2, [sp, #4]
 8009e86:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009e8a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009e8e:	425a      	negs	r2, r3
 8009e90:	415a      	adcs	r2, r3
 8009e92:	602a      	str	r2, [r5, #0]
 8009e94:	e7ee      	b.n	8009e74 <__swhatbuf_r+0x1c>
 8009e96:	2340      	movs	r3, #64	; 0x40
 8009e98:	2000      	movs	r0, #0
 8009e9a:	6023      	str	r3, [r4, #0]
 8009e9c:	b016      	add	sp, #88	; 0x58
 8009e9e:	bd70      	pop	{r4, r5, r6, pc}

08009ea0 <__smakebuf_r>:
 8009ea0:	898b      	ldrh	r3, [r1, #12]
 8009ea2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009ea4:	079d      	lsls	r5, r3, #30
 8009ea6:	4606      	mov	r6, r0
 8009ea8:	460c      	mov	r4, r1
 8009eaa:	d507      	bpl.n	8009ebc <__smakebuf_r+0x1c>
 8009eac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009eb0:	6023      	str	r3, [r4, #0]
 8009eb2:	6123      	str	r3, [r4, #16]
 8009eb4:	2301      	movs	r3, #1
 8009eb6:	6163      	str	r3, [r4, #20]
 8009eb8:	b002      	add	sp, #8
 8009eba:	bd70      	pop	{r4, r5, r6, pc}
 8009ebc:	ab01      	add	r3, sp, #4
 8009ebe:	466a      	mov	r2, sp
 8009ec0:	f7ff ffca 	bl	8009e58 <__swhatbuf_r>
 8009ec4:	9900      	ldr	r1, [sp, #0]
 8009ec6:	4605      	mov	r5, r0
 8009ec8:	4630      	mov	r0, r6
 8009eca:	f7ff fbd7 	bl	800967c <_malloc_r>
 8009ece:	b948      	cbnz	r0, 8009ee4 <__smakebuf_r+0x44>
 8009ed0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ed4:	059a      	lsls	r2, r3, #22
 8009ed6:	d4ef      	bmi.n	8009eb8 <__smakebuf_r+0x18>
 8009ed8:	f023 0303 	bic.w	r3, r3, #3
 8009edc:	f043 0302 	orr.w	r3, r3, #2
 8009ee0:	81a3      	strh	r3, [r4, #12]
 8009ee2:	e7e3      	b.n	8009eac <__smakebuf_r+0xc>
 8009ee4:	4b0d      	ldr	r3, [pc, #52]	; (8009f1c <__smakebuf_r+0x7c>)
 8009ee6:	62b3      	str	r3, [r6, #40]	; 0x28
 8009ee8:	89a3      	ldrh	r3, [r4, #12]
 8009eea:	6020      	str	r0, [r4, #0]
 8009eec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ef0:	81a3      	strh	r3, [r4, #12]
 8009ef2:	9b00      	ldr	r3, [sp, #0]
 8009ef4:	6163      	str	r3, [r4, #20]
 8009ef6:	9b01      	ldr	r3, [sp, #4]
 8009ef8:	6120      	str	r0, [r4, #16]
 8009efa:	b15b      	cbz	r3, 8009f14 <__smakebuf_r+0x74>
 8009efc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009f00:	4630      	mov	r0, r6
 8009f02:	f000 f863 	bl	8009fcc <_isatty_r>
 8009f06:	b128      	cbz	r0, 8009f14 <__smakebuf_r+0x74>
 8009f08:	89a3      	ldrh	r3, [r4, #12]
 8009f0a:	f023 0303 	bic.w	r3, r3, #3
 8009f0e:	f043 0301 	orr.w	r3, r3, #1
 8009f12:	81a3      	strh	r3, [r4, #12]
 8009f14:	89a0      	ldrh	r0, [r4, #12]
 8009f16:	4305      	orrs	r5, r0
 8009f18:	81a5      	strh	r5, [r4, #12]
 8009f1a:	e7cd      	b.n	8009eb8 <__smakebuf_r+0x18>
 8009f1c:	08008ce1 	.word	0x08008ce1

08009f20 <__ascii_mbtowc>:
 8009f20:	b082      	sub	sp, #8
 8009f22:	b901      	cbnz	r1, 8009f26 <__ascii_mbtowc+0x6>
 8009f24:	a901      	add	r1, sp, #4
 8009f26:	b142      	cbz	r2, 8009f3a <__ascii_mbtowc+0x1a>
 8009f28:	b14b      	cbz	r3, 8009f3e <__ascii_mbtowc+0x1e>
 8009f2a:	7813      	ldrb	r3, [r2, #0]
 8009f2c:	600b      	str	r3, [r1, #0]
 8009f2e:	7812      	ldrb	r2, [r2, #0]
 8009f30:	1e10      	subs	r0, r2, #0
 8009f32:	bf18      	it	ne
 8009f34:	2001      	movne	r0, #1
 8009f36:	b002      	add	sp, #8
 8009f38:	4770      	bx	lr
 8009f3a:	4610      	mov	r0, r2
 8009f3c:	e7fb      	b.n	8009f36 <__ascii_mbtowc+0x16>
 8009f3e:	f06f 0001 	mvn.w	r0, #1
 8009f42:	e7f8      	b.n	8009f36 <__ascii_mbtowc+0x16>

08009f44 <__malloc_lock>:
 8009f44:	4801      	ldr	r0, [pc, #4]	; (8009f4c <__malloc_lock+0x8>)
 8009f46:	f7fe bfa2 	b.w	8008e8e <__retarget_lock_acquire_recursive>
 8009f4a:	bf00      	nop
 8009f4c:	200004a0 	.word	0x200004a0

08009f50 <__malloc_unlock>:
 8009f50:	4801      	ldr	r0, [pc, #4]	; (8009f58 <__malloc_unlock+0x8>)
 8009f52:	f7fe bf9d 	b.w	8008e90 <__retarget_lock_release_recursive>
 8009f56:	bf00      	nop
 8009f58:	200004a0 	.word	0x200004a0

08009f5c <_read_r>:
 8009f5c:	b538      	push	{r3, r4, r5, lr}
 8009f5e:	4d07      	ldr	r5, [pc, #28]	; (8009f7c <_read_r+0x20>)
 8009f60:	4604      	mov	r4, r0
 8009f62:	4608      	mov	r0, r1
 8009f64:	4611      	mov	r1, r2
 8009f66:	2200      	movs	r2, #0
 8009f68:	602a      	str	r2, [r5, #0]
 8009f6a:	461a      	mov	r2, r3
 8009f6c:	f7f8 fbb6 	bl	80026dc <_read>
 8009f70:	1c43      	adds	r3, r0, #1
 8009f72:	d102      	bne.n	8009f7a <_read_r+0x1e>
 8009f74:	682b      	ldr	r3, [r5, #0]
 8009f76:	b103      	cbz	r3, 8009f7a <_read_r+0x1e>
 8009f78:	6023      	str	r3, [r4, #0]
 8009f7a:	bd38      	pop	{r3, r4, r5, pc}
 8009f7c:	200004a8 	.word	0x200004a8

08009f80 <__ascii_wctomb>:
 8009f80:	b149      	cbz	r1, 8009f96 <__ascii_wctomb+0x16>
 8009f82:	2aff      	cmp	r2, #255	; 0xff
 8009f84:	bf85      	ittet	hi
 8009f86:	238a      	movhi	r3, #138	; 0x8a
 8009f88:	6003      	strhi	r3, [r0, #0]
 8009f8a:	700a      	strbls	r2, [r1, #0]
 8009f8c:	f04f 30ff 	movhi.w	r0, #4294967295
 8009f90:	bf98      	it	ls
 8009f92:	2001      	movls	r0, #1
 8009f94:	4770      	bx	lr
 8009f96:	4608      	mov	r0, r1
 8009f98:	4770      	bx	lr

08009f9a <abort>:
 8009f9a:	b508      	push	{r3, lr}
 8009f9c:	2006      	movs	r0, #6
 8009f9e:	f000 f84d 	bl	800a03c <raise>
 8009fa2:	2001      	movs	r0, #1
 8009fa4:	f7f8 fb90 	bl	80026c8 <_exit>

08009fa8 <_fstat_r>:
 8009fa8:	b538      	push	{r3, r4, r5, lr}
 8009faa:	4d07      	ldr	r5, [pc, #28]	; (8009fc8 <_fstat_r+0x20>)
 8009fac:	2300      	movs	r3, #0
 8009fae:	4604      	mov	r4, r0
 8009fb0:	4608      	mov	r0, r1
 8009fb2:	4611      	mov	r1, r2
 8009fb4:	602b      	str	r3, [r5, #0]
 8009fb6:	f7f8 fbd6 	bl	8002766 <_fstat>
 8009fba:	1c43      	adds	r3, r0, #1
 8009fbc:	d102      	bne.n	8009fc4 <_fstat_r+0x1c>
 8009fbe:	682b      	ldr	r3, [r5, #0]
 8009fc0:	b103      	cbz	r3, 8009fc4 <_fstat_r+0x1c>
 8009fc2:	6023      	str	r3, [r4, #0]
 8009fc4:	bd38      	pop	{r3, r4, r5, pc}
 8009fc6:	bf00      	nop
 8009fc8:	200004a8 	.word	0x200004a8

08009fcc <_isatty_r>:
 8009fcc:	b538      	push	{r3, r4, r5, lr}
 8009fce:	4d06      	ldr	r5, [pc, #24]	; (8009fe8 <_isatty_r+0x1c>)
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	4604      	mov	r4, r0
 8009fd4:	4608      	mov	r0, r1
 8009fd6:	602b      	str	r3, [r5, #0]
 8009fd8:	f7f8 fbd5 	bl	8002786 <_isatty>
 8009fdc:	1c43      	adds	r3, r0, #1
 8009fde:	d102      	bne.n	8009fe6 <_isatty_r+0x1a>
 8009fe0:	682b      	ldr	r3, [r5, #0]
 8009fe2:	b103      	cbz	r3, 8009fe6 <_isatty_r+0x1a>
 8009fe4:	6023      	str	r3, [r4, #0]
 8009fe6:	bd38      	pop	{r3, r4, r5, pc}
 8009fe8:	200004a8 	.word	0x200004a8

08009fec <_raise_r>:
 8009fec:	291f      	cmp	r1, #31
 8009fee:	b538      	push	{r3, r4, r5, lr}
 8009ff0:	4604      	mov	r4, r0
 8009ff2:	460d      	mov	r5, r1
 8009ff4:	d904      	bls.n	800a000 <_raise_r+0x14>
 8009ff6:	2316      	movs	r3, #22
 8009ff8:	6003      	str	r3, [r0, #0]
 8009ffa:	f04f 30ff 	mov.w	r0, #4294967295
 8009ffe:	bd38      	pop	{r3, r4, r5, pc}
 800a000:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a002:	b112      	cbz	r2, 800a00a <_raise_r+0x1e>
 800a004:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a008:	b94b      	cbnz	r3, 800a01e <_raise_r+0x32>
 800a00a:	4620      	mov	r0, r4
 800a00c:	f000 f830 	bl	800a070 <_getpid_r>
 800a010:	462a      	mov	r2, r5
 800a012:	4601      	mov	r1, r0
 800a014:	4620      	mov	r0, r4
 800a016:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a01a:	f000 b817 	b.w	800a04c <_kill_r>
 800a01e:	2b01      	cmp	r3, #1
 800a020:	d00a      	beq.n	800a038 <_raise_r+0x4c>
 800a022:	1c59      	adds	r1, r3, #1
 800a024:	d103      	bne.n	800a02e <_raise_r+0x42>
 800a026:	2316      	movs	r3, #22
 800a028:	6003      	str	r3, [r0, #0]
 800a02a:	2001      	movs	r0, #1
 800a02c:	e7e7      	b.n	8009ffe <_raise_r+0x12>
 800a02e:	2400      	movs	r4, #0
 800a030:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a034:	4628      	mov	r0, r5
 800a036:	4798      	blx	r3
 800a038:	2000      	movs	r0, #0
 800a03a:	e7e0      	b.n	8009ffe <_raise_r+0x12>

0800a03c <raise>:
 800a03c:	4b02      	ldr	r3, [pc, #8]	; (800a048 <raise+0xc>)
 800a03e:	4601      	mov	r1, r0
 800a040:	6818      	ldr	r0, [r3, #0]
 800a042:	f7ff bfd3 	b.w	8009fec <_raise_r>
 800a046:	bf00      	nop
 800a048:	20000030 	.word	0x20000030

0800a04c <_kill_r>:
 800a04c:	b538      	push	{r3, r4, r5, lr}
 800a04e:	4d07      	ldr	r5, [pc, #28]	; (800a06c <_kill_r+0x20>)
 800a050:	2300      	movs	r3, #0
 800a052:	4604      	mov	r4, r0
 800a054:	4608      	mov	r0, r1
 800a056:	4611      	mov	r1, r2
 800a058:	602b      	str	r3, [r5, #0]
 800a05a:	f7f8 fb25 	bl	80026a8 <_kill>
 800a05e:	1c43      	adds	r3, r0, #1
 800a060:	d102      	bne.n	800a068 <_kill_r+0x1c>
 800a062:	682b      	ldr	r3, [r5, #0]
 800a064:	b103      	cbz	r3, 800a068 <_kill_r+0x1c>
 800a066:	6023      	str	r3, [r4, #0]
 800a068:	bd38      	pop	{r3, r4, r5, pc}
 800a06a:	bf00      	nop
 800a06c:	200004a8 	.word	0x200004a8

0800a070 <_getpid_r>:
 800a070:	f7f8 bb12 	b.w	8002698 <_getpid>

0800a074 <_init>:
 800a074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a076:	bf00      	nop
 800a078:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a07a:	bc08      	pop	{r3}
 800a07c:	469e      	mov	lr, r3
 800a07e:	4770      	bx	lr

0800a080 <_fini>:
 800a080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a082:	bf00      	nop
 800a084:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a086:	bc08      	pop	{r3}
 800a088:	469e      	mov	lr, r3
 800a08a:	4770      	bx	lr
