m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/ENGINEERING/VHDL/Code_MySomerSem2017/Quartus_projects/Mux2to1
Eparity
Z0 w1494268416
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z3 dC:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab2_Aufgabe1
Z4 8C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab2_Aufgabe1/parity.vhd
Z5 FC:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab2_Aufgabe1/parity.vhd
l0
L4
VOgi>Wf;MGm9bC6>jO;^Kj2
!s100 V>1[_a1Ifg2QMbB_0=h573
Z6 OV;C;10.5b;63
32
Z7 !s110 1497363359
!i10b 1
Z8 !s108 1497363359.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab2_Aufgabe1/parity.vhd|
Z10 !s107 C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab2_Aufgabe1/parity.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Aeven
R1
R2
DEx4 work 6 parity 0 22 Ogi>Wf;MGm9bC6>jO;^Kj2
l16
L12
Vnj`kLD5KMj:BLY]@FmCkO1
!s100 5>mX^DLgiINERn8>@gca22
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Eparitycheck
Z13 w1497363353
R1
R2
R3
Z14 8C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab2_Aufgabe1/parityCheck.vhd
Z15 FC:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab2_Aufgabe1/parityCheck.vhd
l0
L4
VZ:Fl=W<:WCzh1HnDz3<M`0
!s100 ?<CEbO;2LPeFORg=1bJaU0
R6
32
R7
!i10b 1
R8
Z16 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab2_Aufgabe1/parityCheck.vhd|
Z17 !s107 C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab2_Aufgabe1/parityCheck.vhd|
!i113 1
R11
R12
Aevenparcheck
R1
R2
DEx4 work 11 paritycheck 0 22 Z:Fl=W<:WCzh1HnDz3<M`0
l16
L12
VEJ<QiIXOG:3UkHSH]YeBa3
!s100 7HmLi8N9Ce_Fg98MzIeZb2
R6
32
R7
!i10b 1
R8
R16
R17
!i113 1
R11
R12
Etb_parity
Z18 w1494415483
R1
R2
R3
Z19 8C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab2_Aufgabe1/tb_parityCheck.vhd
Z20 FC:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab2_Aufgabe1/tb_parityCheck.vhd
l0
L4
VZN^_Gc5Ce8VHgh1aBR>3X1
!s100 9o;W`m1X_<`7[L_SamX5W2
R6
32
Z21 !s110 1494415663
!i10b 1
Z22 !s108 1494415663.000000
Z23 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab2_Aufgabe1/tb_parityCheck.vhd|
Z24 !s107 C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab2_Aufgabe1/tb_parityCheck.vhd|
!i113 1
R11
R12
Atest
R1
R2
DEx4 work 9 tb_parity 0 22 ZN^_Gc5Ce8VHgh1aBR>3X1
l31
L7
V3WmkTY[1GGU1C3A6aAk@b2
!s100 ROG:WIBV9540V0[6koW1R1
R6
32
R21
!i10b 1
R22
R23
R24
!i113 1
R11
R12
Etb_paritycheck
Z25 w1494426964
R1
R2
R3
R19
R20
l0
L4
V?H9ADnnFfVJMA;M<Fl8nX0
!s100 baHF?Xd4>R3o5EGLf16QX2
R6
32
Z26 !s110 1497363360
!i10b 1
Z27 !s108 1497363360.000000
R23
R24
!i113 1
R11
R12
Atest
R1
R2
Z28 DEx4 work 14 tb_paritycheck 0 22 ?H9ADnnFfVJMA;M<Fl8nX0
l31
L7
Z29 V=IgE@ZNGh?2DL4Q`F06Z50
Z30 !s100 haE_O0AJYHFY]05ef^@1U2
R6
32
R26
!i10b 1
R27
R23
R24
!i113 1
R11
R12
