
RTC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000046b0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08004840  08004840  00005840  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080048ec  080048ec  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080048ec  080048ec  000058ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080048f4  080048f4  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080048f4  080048f4  000058f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080048f8  080048f8  000058f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080048fc  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000021c  20000068  08004964  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000284  08004964  00006284  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bd16  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bc3  00000000  00000000  00011dae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a70  00000000  00000000  00013978  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007f4  00000000  00000000  000143e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000272ab  00000000  00000000  00014bdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c6b4  00000000  00000000  0003be87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ef6d3  00000000  00000000  0004853b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00137c0e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003164  00000000  00000000  00137c54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  0013adb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004828 	.word	0x08004828

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08004828 	.word	0x08004828

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <__io_putchar>:
static void MX_RTC_Init(void);


// Redirects printf output to UART2
int __io_putchar(int ch)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80005a4:	1d39      	adds	r1, r7, #4
 80005a6:	f04f 33ff 	mov.w	r3, #4294967295
 80005aa:	2201      	movs	r2, #1
 80005ac:	4803      	ldr	r0, [pc, #12]	@ (80005bc <__io_putchar+0x20>)
 80005ae:	f002 fcaf 	bl	8002f10 <HAL_UART_Transmit>
  return ch;
 80005b2:	687b      	ldr	r3, [r7, #4]
}
 80005b4:	4618      	mov	r0, r3
 80005b6:	3708      	adds	r7, #8
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	200000a8 	.word	0x200000a8

080005c0 <main>:




int main(void)
{
 80005c0:	b5b0      	push	{r4, r5, r7, lr}
 80005c2:	b08a      	sub	sp, #40	@ 0x28
 80005c4:	af04      	add	r7, sp, #16
  RTC_TimeTypeDef sTime = {0}; // Structure for time
 80005c6:	1d3b      	adds	r3, r7, #4
 80005c8:	2200      	movs	r2, #0
 80005ca:	601a      	str	r2, [r3, #0]
 80005cc:	605a      	str	r2, [r3, #4]
 80005ce:	609a      	str	r2, [r3, #8]
 80005d0:	60da      	str	r2, [r3, #12]
 80005d2:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0}; // Structure for date
 80005d4:	2300      	movs	r3, #0
 80005d6:	603b      	str	r3, [r7, #0]

  HAL_Init();                 // Initialize HAL library
 80005d8:	f000 fad6 	bl	8000b88 <HAL_Init>
  SystemClock_Config();       // Configure system clock
 80005dc:	f000 f852 	bl	8000684 <SystemClock_Config>
  MX_USART2_UART_Init();      // Initialize UART2
 80005e0:	f000 f8e2 	bl	80007a8 <MX_USART2_UART_Init>
  MX_RTC_Init();              // Initialize RTC
 80005e4:	f000 f892 	bl	800070c <MX_RTC_Init>

  // If RTC not yet initialized, set default time/date
  if ((RTC->ISR & RTC_ISR_INITS) == 0)
 80005e8:	4b23      	ldr	r3, [pc, #140]	@ (8000678 <main+0xb8>)
 80005ea:	68db      	ldr	r3, [r3, #12]
 80005ec:	f003 0310 	and.w	r3, r3, #16
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d11d      	bne.n	8000630 <main+0x70>
  {

    // Set time
    sTime.Hours = 20;
 80005f4:	2314      	movs	r3, #20
 80005f6:	713b      	strb	r3, [r7, #4]
    sTime.Minutes = 39;
 80005f8:	2327      	movs	r3, #39	@ 0x27
 80005fa:	717b      	strb	r3, [r7, #5]
    sTime.Seconds = 30;
 80005fc:	231e      	movs	r3, #30
 80005fe:	71bb      	strb	r3, [r7, #6]
    sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000600:	2300      	movs	r3, #0
 8000602:	613b      	str	r3, [r7, #16]
    sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000604:	2300      	movs	r3, #0
 8000606:	617b      	str	r3, [r7, #20]
    HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000608:	1d3b      	adds	r3, r7, #4
 800060a:	2200      	movs	r2, #0
 800060c:	4619      	mov	r1, r3
 800060e:	481b      	ldr	r0, [pc, #108]	@ (800067c <main+0xbc>)
 8000610:	f002 f992 	bl	8002938 <HAL_RTC_SetTime>

    // Set date
    sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 8000614:	2303      	movs	r3, #3
 8000616:	703b      	strb	r3, [r7, #0]
    sDate.Month = RTC_MONTH_AUGUST;
 8000618:	2308      	movs	r3, #8
 800061a:	707b      	strb	r3, [r7, #1]
    sDate.Date = 13;
 800061c:	230d      	movs	r3, #13
 800061e:	70bb      	strb	r3, [r7, #2]
    sDate.Year = 25;
 8000620:	2319      	movs	r3, #25
 8000622:	70fb      	strb	r3, [r7, #3]
    HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000624:	463b      	mov	r3, r7
 8000626:	2200      	movs	r2, #0
 8000628:	4619      	mov	r1, r3
 800062a:	4814      	ldr	r0, [pc, #80]	@ (800067c <main+0xbc>)
 800062c:	f002 fa7d 	bl	8002b2a <HAL_RTC_SetDate>
  }

  // Main loop: continuously read and print time/date
  while (1)
  {
    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN); // Read time
 8000630:	1d3b      	adds	r3, r7, #4
 8000632:	2200      	movs	r2, #0
 8000634:	4619      	mov	r1, r3
 8000636:	4811      	ldr	r0, [pc, #68]	@ (800067c <main+0xbc>)
 8000638:	f002 fa1b 	bl	8002a72 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN); // Read date (must be after time read)
 800063c:	463b      	mov	r3, r7
 800063e:	2200      	movs	r2, #0
 8000640:	4619      	mov	r1, r3
 8000642:	480e      	ldr	r0, [pc, #56]	@ (800067c <main+0xbc>)
 8000644:	f002 faf8 	bl	8002c38 <HAL_RTC_GetDate>

    // Print time and date in HH:MM:SS | DD-MM-YYYY format
    printf("Time: %02d:%02d:%02d | Date: %02d-%02d-20%02d\r\n",
           sTime.Hours, sTime.Minutes, sTime.Seconds,
 8000648:	793b      	ldrb	r3, [r7, #4]
    printf("Time: %02d:%02d:%02d | Date: %02d-%02d-20%02d\r\n",
 800064a:	4618      	mov	r0, r3
           sTime.Hours, sTime.Minutes, sTime.Seconds,
 800064c:	797b      	ldrb	r3, [r7, #5]
    printf("Time: %02d:%02d:%02d | Date: %02d-%02d-20%02d\r\n",
 800064e:	461c      	mov	r4, r3
           sTime.Hours, sTime.Minutes, sTime.Seconds,
 8000650:	79bb      	ldrb	r3, [r7, #6]
    printf("Time: %02d:%02d:%02d | Date: %02d-%02d-20%02d\r\n",
 8000652:	461d      	mov	r5, r3
           sDate.Date, sDate.Month, sDate.Year);
 8000654:	78bb      	ldrb	r3, [r7, #2]
 8000656:	787a      	ldrb	r2, [r7, #1]
 8000658:	78f9      	ldrb	r1, [r7, #3]
    printf("Time: %02d:%02d:%02d | Date: %02d-%02d-20%02d\r\n",
 800065a:	9102      	str	r1, [sp, #8]
 800065c:	9201      	str	r2, [sp, #4]
 800065e:	9300      	str	r3, [sp, #0]
 8000660:	462b      	mov	r3, r5
 8000662:	4622      	mov	r2, r4
 8000664:	4601      	mov	r1, r0
 8000666:	4806      	ldr	r0, [pc, #24]	@ (8000680 <main+0xc0>)
 8000668:	f003 fa72 	bl	8003b50 <iprintf>

    HAL_Delay(1000); // Wait 1 second
 800066c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000670:	f000 fb06 	bl	8000c80 <HAL_Delay>
    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN); // Read time
 8000674:	bf00      	nop
 8000676:	e7db      	b.n	8000630 <main+0x70>
 8000678:	40002800 	.word	0x40002800
 800067c:	20000084 	.word	0x20000084
 8000680:	08004840 	.word	0x08004840

08000684 <SystemClock_Config>:
  }
}

// Configures system clock using HSI and LSI oscillators
void SystemClock_Config(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b096      	sub	sp, #88	@ 0x58
 8000688:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800068a:	f107 0314 	add.w	r3, r7, #20
 800068e:	2244      	movs	r2, #68	@ 0x44
 8000690:	2100      	movs	r1, #0
 8000692:	4618      	mov	r0, r3
 8000694:	f003 fab1 	bl	8003bfa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000698:	463b      	mov	r3, r7
 800069a:	2200      	movs	r2, #0
 800069c:	601a      	str	r2, [r3, #0]
 800069e:	605a      	str	r2, [r3, #4]
 80006a0:	609a      	str	r2, [r3, #8]
 80006a2:	60da      	str	r2, [r3, #12]
 80006a4:	611a      	str	r2, [r3, #16]

  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006a6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80006aa:	f000 fdab 	bl	8001204 <HAL_PWREx_ControlVoltageScaling>

  // Enable HSI and LSI, configure PLL
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSI;
 80006ae:	230a      	movs	r3, #10
 80006b0:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006b8:	2310      	movs	r3, #16
 80006ba:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80006bc:	2301      	movs	r3, #1
 80006be:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c0:	2302      	movs	r3, #2
 80006c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006c4:	2302      	movs	r3, #2
 80006c6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80006c8:	2301      	movs	r3, #1
 80006ca:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80006cc:	230a      	movs	r3, #10
 80006ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80006d0:	2307      	movs	r3, #7
 80006d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006d4:	2302      	movs	r3, #2
 80006d6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006d8:	2302      	movs	r3, #2
 80006da:	657b      	str	r3, [r7, #84]	@ 0x54
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80006dc:	f107 0314 	add.w	r3, r7, #20
 80006e0:	4618      	mov	r0, r3
 80006e2:	f000 fde5 	bl	80012b0 <HAL_RCC_OscConfig>

  // Configure CPU, AHB, and APB clocks
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80006e6:	230f      	movs	r3, #15
 80006e8:	603b      	str	r3, [r7, #0]
                               | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ea:	2303      	movs	r3, #3
 80006ec:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ee:	2300      	movs	r3, #0
 80006f0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006f2:	2300      	movs	r3, #0
 80006f4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006f6:	2300      	movs	r3, #0
 80006f8:	613b      	str	r3, [r7, #16]
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 80006fa:	463b      	mov	r3, r7
 80006fc:	2104      	movs	r1, #4
 80006fe:	4618      	mov	r0, r3
 8000700:	f001 f9b2 	bl	8001a68 <HAL_RCC_ClockConfig>
}
 8000704:	bf00      	nop
 8000706:	3758      	adds	r7, #88	@ 0x58
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}

0800070c <MX_RTC_Init>:

// Initializes RTC with 24-hour format
static void MX_RTC_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b086      	sub	sp, #24
 8000710:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime = {0};
 8000712:	1d3b      	adds	r3, r7, #4
 8000714:	2200      	movs	r2, #0
 8000716:	601a      	str	r2, [r3, #0]
 8000718:	605a      	str	r2, [r3, #4]
 800071a:	609a      	str	r2, [r3, #8]
 800071c:	60da      	str	r2, [r3, #12]
 800071e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000720:	2300      	movs	r3, #0
 8000722:	603b      	str	r3, [r7, #0]

  hrtc.Instance = RTC;
 8000724:	4b1e      	ldr	r3, [pc, #120]	@ (80007a0 <MX_RTC_Init+0x94>)
 8000726:	4a1f      	ldr	r2, [pc, #124]	@ (80007a4 <MX_RTC_Init+0x98>)
 8000728:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800072a:	4b1d      	ldr	r3, [pc, #116]	@ (80007a0 <MX_RTC_Init+0x94>)
 800072c:	2200      	movs	r2, #0
 800072e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000730:	4b1b      	ldr	r3, [pc, #108]	@ (80007a0 <MX_RTC_Init+0x94>)
 8000732:	227f      	movs	r2, #127	@ 0x7f
 8000734:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000736:	4b1a      	ldr	r3, [pc, #104]	@ (80007a0 <MX_RTC_Init+0x94>)
 8000738:	22ff      	movs	r2, #255	@ 0xff
 800073a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800073c:	4b18      	ldr	r3, [pc, #96]	@ (80007a0 <MX_RTC_Init+0x94>)
 800073e:	2200      	movs	r2, #0
 8000740:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000742:	4b17      	ldr	r3, [pc, #92]	@ (80007a0 <MX_RTC_Init+0x94>)
 8000744:	2200      	movs	r2, #0
 8000746:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000748:	4b15      	ldr	r3, [pc, #84]	@ (80007a0 <MX_RTC_Init+0x94>)
 800074a:	2200      	movs	r2, #0
 800074c:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800074e:	4b14      	ldr	r3, [pc, #80]	@ (80007a0 <MX_RTC_Init+0x94>)
 8000750:	2200      	movs	r2, #0
 8000752:	61da      	str	r2, [r3, #28]
  HAL_RTC_Init(&hrtc);
 8000754:	4812      	ldr	r0, [pc, #72]	@ (80007a0 <MX_RTC_Init+0x94>)
 8000756:	f002 f867 	bl	8002828 <HAL_RTC_Init>

  // Default RTC time/date (will be overwritten if already set)
  sTime.Hours = 0x0;
 800075a:	2300      	movs	r3, #0
 800075c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 800075e:	2300      	movs	r3, #0
 8000760:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8000762:	2300      	movs	r3, #0
 8000764:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000766:	2300      	movs	r3, #0
 8000768:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800076a:	2300      	movs	r3, #0
 800076c:	617b      	str	r3, [r7, #20]
  HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 800076e:	1d3b      	adds	r3, r7, #4
 8000770:	2201      	movs	r2, #1
 8000772:	4619      	mov	r1, r3
 8000774:	480a      	ldr	r0, [pc, #40]	@ (80007a0 <MX_RTC_Init+0x94>)
 8000776:	f002 f8df 	bl	8002938 <HAL_RTC_SetTime>

  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800077a:	2301      	movs	r3, #1
 800077c:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800077e:	2301      	movs	r3, #1
 8000780:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8000782:	2301      	movs	r3, #1
 8000784:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8000786:	2300      	movs	r3, #0
 8000788:	70fb      	strb	r3, [r7, #3]
  HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD);
 800078a:	463b      	mov	r3, r7
 800078c:	2201      	movs	r2, #1
 800078e:	4619      	mov	r1, r3
 8000790:	4803      	ldr	r0, [pc, #12]	@ (80007a0 <MX_RTC_Init+0x94>)
 8000792:	f002 f9ca 	bl	8002b2a <HAL_RTC_SetDate>
}
 8000796:	bf00      	nop
 8000798:	3718      	adds	r7, #24
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	20000084 	.word	0x20000084
 80007a4:	40002800 	.word	0x40002800

080007a8 <MX_USART2_UART_Init>:

// Initializes UART2 at 115200 baud
static void MX_USART2_UART_Init(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 80007ac:	4b11      	ldr	r3, [pc, #68]	@ (80007f4 <MX_USART2_UART_Init+0x4c>)
 80007ae:	4a12      	ldr	r2, [pc, #72]	@ (80007f8 <MX_USART2_UART_Init+0x50>)
 80007b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007b2:	4b10      	ldr	r3, [pc, #64]	@ (80007f4 <MX_USART2_UART_Init+0x4c>)
 80007b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007ba:	4b0e      	ldr	r3, [pc, #56]	@ (80007f4 <MX_USART2_UART_Init+0x4c>)
 80007bc:	2200      	movs	r2, #0
 80007be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007c0:	4b0c      	ldr	r3, [pc, #48]	@ (80007f4 <MX_USART2_UART_Init+0x4c>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007c6:	4b0b      	ldr	r3, [pc, #44]	@ (80007f4 <MX_USART2_UART_Init+0x4c>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007cc:	4b09      	ldr	r3, [pc, #36]	@ (80007f4 <MX_USART2_UART_Init+0x4c>)
 80007ce:	220c      	movs	r2, #12
 80007d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007d2:	4b08      	ldr	r3, [pc, #32]	@ (80007f4 <MX_USART2_UART_Init+0x4c>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007d8:	4b06      	ldr	r3, [pc, #24]	@ (80007f4 <MX_USART2_UART_Init+0x4c>)
 80007da:	2200      	movs	r2, #0
 80007dc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007de:	4b05      	ldr	r3, [pc, #20]	@ (80007f4 <MX_USART2_UART_Init+0x4c>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007e4:	4b03      	ldr	r3, [pc, #12]	@ (80007f4 <MX_USART2_UART_Init+0x4c>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_UART_Init(&huart2);
 80007ea:	4802      	ldr	r0, [pc, #8]	@ (80007f4 <MX_USART2_UART_Init+0x4c>)
 80007ec:	f002 fb42 	bl	8002e74 <HAL_UART_Init>
}
 80007f0:	bf00      	nop
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	200000a8 	.word	0x200000a8
 80007f8:	40004400 	.word	0x40004400

080007fc <Error_Handler>:



// Handles errors by stopping execution
void Error_Handler(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000800:	b672      	cpsid	i
}
 8000802:	bf00      	nop
  __disable_irq();
  while (1) { }
 8000804:	bf00      	nop
 8000806:	e7fd      	b.n	8000804 <Error_Handler+0x8>

08000808 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000808:	b480      	push	{r7}
 800080a:	b083      	sub	sp, #12
 800080c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800080e:	4b0f      	ldr	r3, [pc, #60]	@ (800084c <HAL_MspInit+0x44>)
 8000810:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000812:	4a0e      	ldr	r2, [pc, #56]	@ (800084c <HAL_MspInit+0x44>)
 8000814:	f043 0301 	orr.w	r3, r3, #1
 8000818:	6613      	str	r3, [r2, #96]	@ 0x60
 800081a:	4b0c      	ldr	r3, [pc, #48]	@ (800084c <HAL_MspInit+0x44>)
 800081c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800081e:	f003 0301 	and.w	r3, r3, #1
 8000822:	607b      	str	r3, [r7, #4]
 8000824:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000826:	4b09      	ldr	r3, [pc, #36]	@ (800084c <HAL_MspInit+0x44>)
 8000828:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800082a:	4a08      	ldr	r2, [pc, #32]	@ (800084c <HAL_MspInit+0x44>)
 800082c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000830:	6593      	str	r3, [r2, #88]	@ 0x58
 8000832:	4b06      	ldr	r3, [pc, #24]	@ (800084c <HAL_MspInit+0x44>)
 8000834:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000836:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800083a:	603b      	str	r3, [r7, #0]
 800083c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800083e:	bf00      	nop
 8000840:	370c      	adds	r7, #12
 8000842:	46bd      	mov	sp, r7
 8000844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000848:	4770      	bx	lr
 800084a:	bf00      	nop
 800084c:	40021000 	.word	0x40021000

08000850 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b0a4      	sub	sp, #144	@ 0x90
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000858:	f107 0308 	add.w	r3, r7, #8
 800085c:	2288      	movs	r2, #136	@ 0x88
 800085e:	2100      	movs	r1, #0
 8000860:	4618      	mov	r0, r3
 8000862:	f003 f9ca 	bl	8003bfa <memset>
  if(hrtc->Instance==RTC)
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	4a10      	ldr	r2, [pc, #64]	@ (80008ac <HAL_RTC_MspInit+0x5c>)
 800086c:	4293      	cmp	r3, r2
 800086e:	d118      	bne.n	80008a2 <HAL_RTC_MspInit+0x52>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000870:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000874:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000876:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800087a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800087e:	f107 0308 	add.w	r3, r7, #8
 8000882:	4618      	mov	r0, r3
 8000884:	f001 fb14 	bl	8001eb0 <HAL_RCCEx_PeriphCLKConfig>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800088e:	f7ff ffb5 	bl	80007fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000892:	4b07      	ldr	r3, [pc, #28]	@ (80008b0 <HAL_RTC_MspInit+0x60>)
 8000894:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000898:	4a05      	ldr	r2, [pc, #20]	@ (80008b0 <HAL_RTC_MspInit+0x60>)
 800089a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800089e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80008a2:	bf00      	nop
 80008a4:	3790      	adds	r7, #144	@ 0x90
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	40002800 	.word	0x40002800
 80008b0:	40021000 	.word	0x40021000

080008b4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b0ac      	sub	sp, #176	@ 0xb0
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008bc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80008c0:	2200      	movs	r2, #0
 80008c2:	601a      	str	r2, [r3, #0]
 80008c4:	605a      	str	r2, [r3, #4]
 80008c6:	609a      	str	r2, [r3, #8]
 80008c8:	60da      	str	r2, [r3, #12]
 80008ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008cc:	f107 0314 	add.w	r3, r7, #20
 80008d0:	2288      	movs	r2, #136	@ 0x88
 80008d2:	2100      	movs	r1, #0
 80008d4:	4618      	mov	r0, r3
 80008d6:	f003 f990 	bl	8003bfa <memset>
  if(huart->Instance==USART2)
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	4a21      	ldr	r2, [pc, #132]	@ (8000964 <HAL_UART_MspInit+0xb0>)
 80008e0:	4293      	cmp	r3, r2
 80008e2:	d13b      	bne.n	800095c <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80008e4:	2302      	movs	r3, #2
 80008e6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80008e8:	2300      	movs	r3, #0
 80008ea:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008ec:	f107 0314 	add.w	r3, r7, #20
 80008f0:	4618      	mov	r0, r3
 80008f2:	f001 fadd 	bl	8001eb0 <HAL_RCCEx_PeriphCLKConfig>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d001      	beq.n	8000900 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80008fc:	f7ff ff7e 	bl	80007fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000900:	4b19      	ldr	r3, [pc, #100]	@ (8000968 <HAL_UART_MspInit+0xb4>)
 8000902:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000904:	4a18      	ldr	r2, [pc, #96]	@ (8000968 <HAL_UART_MspInit+0xb4>)
 8000906:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800090a:	6593      	str	r3, [r2, #88]	@ 0x58
 800090c:	4b16      	ldr	r3, [pc, #88]	@ (8000968 <HAL_UART_MspInit+0xb4>)
 800090e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000910:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000914:	613b      	str	r3, [r7, #16]
 8000916:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000918:	4b13      	ldr	r3, [pc, #76]	@ (8000968 <HAL_UART_MspInit+0xb4>)
 800091a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800091c:	4a12      	ldr	r2, [pc, #72]	@ (8000968 <HAL_UART_MspInit+0xb4>)
 800091e:	f043 0301 	orr.w	r3, r3, #1
 8000922:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000924:	4b10      	ldr	r3, [pc, #64]	@ (8000968 <HAL_UART_MspInit+0xb4>)
 8000926:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000928:	f003 0301 	and.w	r3, r3, #1
 800092c:	60fb      	str	r3, [r7, #12]
 800092e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000930:	230c      	movs	r3, #12
 8000932:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000936:	2302      	movs	r3, #2
 8000938:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093c:	2300      	movs	r3, #0
 800093e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000942:	2303      	movs	r3, #3
 8000944:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000948:	2307      	movs	r3, #7
 800094a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800094e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000952:	4619      	mov	r1, r3
 8000954:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000958:	f000 fa9c 	bl	8000e94 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800095c:	bf00      	nop
 800095e:	37b0      	adds	r7, #176	@ 0xb0
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	40004400 	.word	0x40004400
 8000968:	40021000 	.word	0x40021000

0800096c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800096c:	b480      	push	{r7}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000970:	bf00      	nop
 8000972:	e7fd      	b.n	8000970 <NMI_Handler+0x4>

08000974 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000978:	bf00      	nop
 800097a:	e7fd      	b.n	8000978 <HardFault_Handler+0x4>

0800097c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000980:	bf00      	nop
 8000982:	e7fd      	b.n	8000980 <MemManage_Handler+0x4>

08000984 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000984:	b480      	push	{r7}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000988:	bf00      	nop
 800098a:	e7fd      	b.n	8000988 <BusFault_Handler+0x4>

0800098c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000990:	bf00      	nop
 8000992:	e7fd      	b.n	8000990 <UsageFault_Handler+0x4>

08000994 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000998:	bf00      	nop
 800099a:	46bd      	mov	sp, r7
 800099c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a0:	4770      	bx	lr

080009a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009a2:	b480      	push	{r7}
 80009a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009a6:	bf00      	nop
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr

080009b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009b4:	bf00      	nop
 80009b6:	46bd      	mov	sp, r7
 80009b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009bc:	4770      	bx	lr

080009be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009be:	b580      	push	{r7, lr}
 80009c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009c2:	f000 f93d 	bl	8000c40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009c6:	bf00      	nop
 80009c8:	bd80      	pop	{r7, pc}

080009ca <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009ca:	b580      	push	{r7, lr}
 80009cc:	b086      	sub	sp, #24
 80009ce:	af00      	add	r7, sp, #0
 80009d0:	60f8      	str	r0, [r7, #12]
 80009d2:	60b9      	str	r1, [r7, #8]
 80009d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009d6:	2300      	movs	r3, #0
 80009d8:	617b      	str	r3, [r7, #20]
 80009da:	e00a      	b.n	80009f2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80009dc:	f3af 8000 	nop.w
 80009e0:	4601      	mov	r1, r0
 80009e2:	68bb      	ldr	r3, [r7, #8]
 80009e4:	1c5a      	adds	r2, r3, #1
 80009e6:	60ba      	str	r2, [r7, #8]
 80009e8:	b2ca      	uxtb	r2, r1
 80009ea:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009ec:	697b      	ldr	r3, [r7, #20]
 80009ee:	3301      	adds	r3, #1
 80009f0:	617b      	str	r3, [r7, #20]
 80009f2:	697a      	ldr	r2, [r7, #20]
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	429a      	cmp	r2, r3
 80009f8:	dbf0      	blt.n	80009dc <_read+0x12>
  }

  return len;
 80009fa:	687b      	ldr	r3, [r7, #4]
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	3718      	adds	r7, #24
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}

08000a04 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b086      	sub	sp, #24
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	60f8      	str	r0, [r7, #12]
 8000a0c:	60b9      	str	r1, [r7, #8]
 8000a0e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a10:	2300      	movs	r3, #0
 8000a12:	617b      	str	r3, [r7, #20]
 8000a14:	e009      	b.n	8000a2a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000a16:	68bb      	ldr	r3, [r7, #8]
 8000a18:	1c5a      	adds	r2, r3, #1
 8000a1a:	60ba      	str	r2, [r7, #8]
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f7ff fdbc 	bl	800059c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a24:	697b      	ldr	r3, [r7, #20]
 8000a26:	3301      	adds	r3, #1
 8000a28:	617b      	str	r3, [r7, #20]
 8000a2a:	697a      	ldr	r2, [r7, #20]
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	429a      	cmp	r2, r3
 8000a30:	dbf1      	blt.n	8000a16 <_write+0x12>
  }
  return len;
 8000a32:	687b      	ldr	r3, [r7, #4]
}
 8000a34:	4618      	mov	r0, r3
 8000a36:	3718      	adds	r7, #24
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}

08000a3c <_close>:

int _close(int file)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b083      	sub	sp, #12
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a48:	4618      	mov	r0, r3
 8000a4a:	370c      	adds	r7, #12
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr

08000a54 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a54:	b480      	push	{r7}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
 8000a5c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a64:	605a      	str	r2, [r3, #4]
  return 0;
 8000a66:	2300      	movs	r3, #0
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	370c      	adds	r7, #12
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a72:	4770      	bx	lr

08000a74 <_isatty>:

int _isatty(int file)
{
 8000a74:	b480      	push	{r7}
 8000a76:	b083      	sub	sp, #12
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a7c:	2301      	movs	r3, #1
}
 8000a7e:	4618      	mov	r0, r3
 8000a80:	370c      	adds	r7, #12
 8000a82:	46bd      	mov	sp, r7
 8000a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a88:	4770      	bx	lr

08000a8a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a8a:	b480      	push	{r7}
 8000a8c:	b085      	sub	sp, #20
 8000a8e:	af00      	add	r7, sp, #0
 8000a90:	60f8      	str	r0, [r7, #12]
 8000a92:	60b9      	str	r1, [r7, #8]
 8000a94:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a96:	2300      	movs	r3, #0
}
 8000a98:	4618      	mov	r0, r3
 8000a9a:	3714      	adds	r7, #20
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa2:	4770      	bx	lr

08000aa4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b086      	sub	sp, #24
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000aac:	4a14      	ldr	r2, [pc, #80]	@ (8000b00 <_sbrk+0x5c>)
 8000aae:	4b15      	ldr	r3, [pc, #84]	@ (8000b04 <_sbrk+0x60>)
 8000ab0:	1ad3      	subs	r3, r2, r3
 8000ab2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ab4:	697b      	ldr	r3, [r7, #20]
 8000ab6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ab8:	4b13      	ldr	r3, [pc, #76]	@ (8000b08 <_sbrk+0x64>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d102      	bne.n	8000ac6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ac0:	4b11      	ldr	r3, [pc, #68]	@ (8000b08 <_sbrk+0x64>)
 8000ac2:	4a12      	ldr	r2, [pc, #72]	@ (8000b0c <_sbrk+0x68>)
 8000ac4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ac6:	4b10      	ldr	r3, [pc, #64]	@ (8000b08 <_sbrk+0x64>)
 8000ac8:	681a      	ldr	r2, [r3, #0]
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	4413      	add	r3, r2
 8000ace:	693a      	ldr	r2, [r7, #16]
 8000ad0:	429a      	cmp	r2, r3
 8000ad2:	d207      	bcs.n	8000ae4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ad4:	f003 f8e0 	bl	8003c98 <__errno>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	220c      	movs	r2, #12
 8000adc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ade:	f04f 33ff 	mov.w	r3, #4294967295
 8000ae2:	e009      	b.n	8000af8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ae4:	4b08      	ldr	r3, [pc, #32]	@ (8000b08 <_sbrk+0x64>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000aea:	4b07      	ldr	r3, [pc, #28]	@ (8000b08 <_sbrk+0x64>)
 8000aec:	681a      	ldr	r2, [r3, #0]
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	4413      	add	r3, r2
 8000af2:	4a05      	ldr	r2, [pc, #20]	@ (8000b08 <_sbrk+0x64>)
 8000af4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000af6:	68fb      	ldr	r3, [r7, #12]
}
 8000af8:	4618      	mov	r0, r3
 8000afa:	3718      	adds	r7, #24
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	20018000 	.word	0x20018000
 8000b04:	00000400 	.word	0x00000400
 8000b08:	20000130 	.word	0x20000130
 8000b0c:	20000288 	.word	0x20000288

08000b10 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000b14:	4b06      	ldr	r3, [pc, #24]	@ (8000b30 <SystemInit+0x20>)
 8000b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b1a:	4a05      	ldr	r2, [pc, #20]	@ (8000b30 <SystemInit+0x20>)
 8000b1c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b20:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000b24:	bf00      	nop
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	e000ed00 	.word	0xe000ed00

08000b34 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000b34:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b6c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b38:	f7ff ffea 	bl	8000b10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b3c:	480c      	ldr	r0, [pc, #48]	@ (8000b70 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b3e:	490d      	ldr	r1, [pc, #52]	@ (8000b74 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b40:	4a0d      	ldr	r2, [pc, #52]	@ (8000b78 <LoopForever+0xe>)
  movs r3, #0
 8000b42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b44:	e002      	b.n	8000b4c <LoopCopyDataInit>

08000b46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b4a:	3304      	adds	r3, #4

08000b4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b50:	d3f9      	bcc.n	8000b46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b52:	4a0a      	ldr	r2, [pc, #40]	@ (8000b7c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b54:	4c0a      	ldr	r4, [pc, #40]	@ (8000b80 <LoopForever+0x16>)
  movs r3, #0
 8000b56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b58:	e001      	b.n	8000b5e <LoopFillZerobss>

08000b5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b5c:	3204      	adds	r2, #4

08000b5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b60:	d3fb      	bcc.n	8000b5a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b62:	f003 f89f 	bl	8003ca4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b66:	f7ff fd2b 	bl	80005c0 <main>

08000b6a <LoopForever>:

LoopForever:
    b LoopForever
 8000b6a:	e7fe      	b.n	8000b6a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000b6c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000b70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b74:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000b78:	080048fc 	.word	0x080048fc
  ldr r2, =_sbss
 8000b7c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000b80:	20000284 	.word	0x20000284

08000b84 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b84:	e7fe      	b.n	8000b84 <ADC1_2_IRQHandler>
	...

08000b88 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b92:	4b0c      	ldr	r3, [pc, #48]	@ (8000bc4 <HAL_Init+0x3c>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	4a0b      	ldr	r2, [pc, #44]	@ (8000bc4 <HAL_Init+0x3c>)
 8000b98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b9c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b9e:	2003      	movs	r0, #3
 8000ba0:	f000 f944 	bl	8000e2c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ba4:	2000      	movs	r0, #0
 8000ba6:	f000 f80f 	bl	8000bc8 <HAL_InitTick>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d002      	beq.n	8000bb6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	71fb      	strb	r3, [r7, #7]
 8000bb4:	e001      	b.n	8000bba <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000bb6:	f7ff fe27 	bl	8000808 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000bba:	79fb      	ldrb	r3, [r7, #7]
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	3708      	adds	r7, #8
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	40022000 	.word	0x40022000

08000bc8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b084      	sub	sp, #16
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000bd4:	4b17      	ldr	r3, [pc, #92]	@ (8000c34 <HAL_InitTick+0x6c>)
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d023      	beq.n	8000c24 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000bdc:	4b16      	ldr	r3, [pc, #88]	@ (8000c38 <HAL_InitTick+0x70>)
 8000bde:	681a      	ldr	r2, [r3, #0]
 8000be0:	4b14      	ldr	r3, [pc, #80]	@ (8000c34 <HAL_InitTick+0x6c>)
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	4619      	mov	r1, r3
 8000be6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bea:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bee:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f000 f941 	bl	8000e7a <HAL_SYSTICK_Config>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d10f      	bne.n	8000c1e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	2b0f      	cmp	r3, #15
 8000c02:	d809      	bhi.n	8000c18 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c04:	2200      	movs	r2, #0
 8000c06:	6879      	ldr	r1, [r7, #4]
 8000c08:	f04f 30ff 	mov.w	r0, #4294967295
 8000c0c:	f000 f919 	bl	8000e42 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c10:	4a0a      	ldr	r2, [pc, #40]	@ (8000c3c <HAL_InitTick+0x74>)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	6013      	str	r3, [r2, #0]
 8000c16:	e007      	b.n	8000c28 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000c18:	2301      	movs	r3, #1
 8000c1a:	73fb      	strb	r3, [r7, #15]
 8000c1c:	e004      	b.n	8000c28 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	73fb      	strb	r3, [r7, #15]
 8000c22:	e001      	b.n	8000c28 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c24:	2301      	movs	r3, #1
 8000c26:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000c28:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3710      	adds	r7, #16
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	20000008 	.word	0x20000008
 8000c38:	20000000 	.word	0x20000000
 8000c3c:	20000004 	.word	0x20000004

08000c40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c44:	4b06      	ldr	r3, [pc, #24]	@ (8000c60 <HAL_IncTick+0x20>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	461a      	mov	r2, r3
 8000c4a:	4b06      	ldr	r3, [pc, #24]	@ (8000c64 <HAL_IncTick+0x24>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	4413      	add	r3, r2
 8000c50:	4a04      	ldr	r2, [pc, #16]	@ (8000c64 <HAL_IncTick+0x24>)
 8000c52:	6013      	str	r3, [r2, #0]
}
 8000c54:	bf00      	nop
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop
 8000c60:	20000008 	.word	0x20000008
 8000c64:	20000134 	.word	0x20000134

08000c68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c6c:	4b03      	ldr	r3, [pc, #12]	@ (8000c7c <HAL_GetTick+0x14>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	20000134 	.word	0x20000134

08000c80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c88:	f7ff ffee 	bl	8000c68 <HAL_GetTick>
 8000c8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c98:	d005      	beq.n	8000ca6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000c9a:	4b0a      	ldr	r3, [pc, #40]	@ (8000cc4 <HAL_Delay+0x44>)
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	461a      	mov	r2, r3
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	4413      	add	r3, r2
 8000ca4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ca6:	bf00      	nop
 8000ca8:	f7ff ffde 	bl	8000c68 <HAL_GetTick>
 8000cac:	4602      	mov	r2, r0
 8000cae:	68bb      	ldr	r3, [r7, #8]
 8000cb0:	1ad3      	subs	r3, r2, r3
 8000cb2:	68fa      	ldr	r2, [r7, #12]
 8000cb4:	429a      	cmp	r2, r3
 8000cb6:	d8f7      	bhi.n	8000ca8 <HAL_Delay+0x28>
  {
  }
}
 8000cb8:	bf00      	nop
 8000cba:	bf00      	nop
 8000cbc:	3710      	adds	r7, #16
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	20000008 	.word	0x20000008

08000cc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b085      	sub	sp, #20
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	f003 0307 	and.w	r3, r3, #7
 8000cd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cd8:	4b0c      	ldr	r3, [pc, #48]	@ (8000d0c <__NVIC_SetPriorityGrouping+0x44>)
 8000cda:	68db      	ldr	r3, [r3, #12]
 8000cdc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cde:	68ba      	ldr	r2, [r7, #8]
 8000ce0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cec:	68bb      	ldr	r3, [r7, #8]
 8000cee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cf0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000cf4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cf8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cfa:	4a04      	ldr	r2, [pc, #16]	@ (8000d0c <__NVIC_SetPriorityGrouping+0x44>)
 8000cfc:	68bb      	ldr	r3, [r7, #8]
 8000cfe:	60d3      	str	r3, [r2, #12]
}
 8000d00:	bf00      	nop
 8000d02:	3714      	adds	r7, #20
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr
 8000d0c:	e000ed00 	.word	0xe000ed00

08000d10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d14:	4b04      	ldr	r3, [pc, #16]	@ (8000d28 <__NVIC_GetPriorityGrouping+0x18>)
 8000d16:	68db      	ldr	r3, [r3, #12]
 8000d18:	0a1b      	lsrs	r3, r3, #8
 8000d1a:	f003 0307 	and.w	r3, r3, #7
}
 8000d1e:	4618      	mov	r0, r3
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr
 8000d28:	e000ed00 	.word	0xe000ed00

08000d2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b083      	sub	sp, #12
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	4603      	mov	r3, r0
 8000d34:	6039      	str	r1, [r7, #0]
 8000d36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	db0a      	blt.n	8000d56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	b2da      	uxtb	r2, r3
 8000d44:	490c      	ldr	r1, [pc, #48]	@ (8000d78 <__NVIC_SetPriority+0x4c>)
 8000d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d4a:	0112      	lsls	r2, r2, #4
 8000d4c:	b2d2      	uxtb	r2, r2
 8000d4e:	440b      	add	r3, r1
 8000d50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d54:	e00a      	b.n	8000d6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	b2da      	uxtb	r2, r3
 8000d5a:	4908      	ldr	r1, [pc, #32]	@ (8000d7c <__NVIC_SetPriority+0x50>)
 8000d5c:	79fb      	ldrb	r3, [r7, #7]
 8000d5e:	f003 030f 	and.w	r3, r3, #15
 8000d62:	3b04      	subs	r3, #4
 8000d64:	0112      	lsls	r2, r2, #4
 8000d66:	b2d2      	uxtb	r2, r2
 8000d68:	440b      	add	r3, r1
 8000d6a:	761a      	strb	r2, [r3, #24]
}
 8000d6c:	bf00      	nop
 8000d6e:	370c      	adds	r7, #12
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr
 8000d78:	e000e100 	.word	0xe000e100
 8000d7c:	e000ed00 	.word	0xe000ed00

08000d80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b089      	sub	sp, #36	@ 0x24
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	60f8      	str	r0, [r7, #12]
 8000d88:	60b9      	str	r1, [r7, #8]
 8000d8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	f003 0307 	and.w	r3, r3, #7
 8000d92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d94:	69fb      	ldr	r3, [r7, #28]
 8000d96:	f1c3 0307 	rsb	r3, r3, #7
 8000d9a:	2b04      	cmp	r3, #4
 8000d9c:	bf28      	it	cs
 8000d9e:	2304      	movcs	r3, #4
 8000da0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000da2:	69fb      	ldr	r3, [r7, #28]
 8000da4:	3304      	adds	r3, #4
 8000da6:	2b06      	cmp	r3, #6
 8000da8:	d902      	bls.n	8000db0 <NVIC_EncodePriority+0x30>
 8000daa:	69fb      	ldr	r3, [r7, #28]
 8000dac:	3b03      	subs	r3, #3
 8000dae:	e000      	b.n	8000db2 <NVIC_EncodePriority+0x32>
 8000db0:	2300      	movs	r3, #0
 8000db2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000db4:	f04f 32ff 	mov.w	r2, #4294967295
 8000db8:	69bb      	ldr	r3, [r7, #24]
 8000dba:	fa02 f303 	lsl.w	r3, r2, r3
 8000dbe:	43da      	mvns	r2, r3
 8000dc0:	68bb      	ldr	r3, [r7, #8]
 8000dc2:	401a      	ands	r2, r3
 8000dc4:	697b      	ldr	r3, [r7, #20]
 8000dc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dc8:	f04f 31ff 	mov.w	r1, #4294967295
 8000dcc:	697b      	ldr	r3, [r7, #20]
 8000dce:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd2:	43d9      	mvns	r1, r3
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dd8:	4313      	orrs	r3, r2
         );
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	3724      	adds	r7, #36	@ 0x24
 8000dde:	46bd      	mov	sp, r7
 8000de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de4:	4770      	bx	lr
	...

08000de8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	3b01      	subs	r3, #1
 8000df4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000df8:	d301      	bcc.n	8000dfe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	e00f      	b.n	8000e1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dfe:	4a0a      	ldr	r2, [pc, #40]	@ (8000e28 <SysTick_Config+0x40>)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	3b01      	subs	r3, #1
 8000e04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e06:	210f      	movs	r1, #15
 8000e08:	f04f 30ff 	mov.w	r0, #4294967295
 8000e0c:	f7ff ff8e 	bl	8000d2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e10:	4b05      	ldr	r3, [pc, #20]	@ (8000e28 <SysTick_Config+0x40>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e16:	4b04      	ldr	r3, [pc, #16]	@ (8000e28 <SysTick_Config+0x40>)
 8000e18:	2207      	movs	r2, #7
 8000e1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e1c:	2300      	movs	r3, #0
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	3708      	adds	r7, #8
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	e000e010 	.word	0xe000e010

08000e2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e34:	6878      	ldr	r0, [r7, #4]
 8000e36:	f7ff ff47 	bl	8000cc8 <__NVIC_SetPriorityGrouping>
}
 8000e3a:	bf00      	nop
 8000e3c:	3708      	adds	r7, #8
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}

08000e42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e42:	b580      	push	{r7, lr}
 8000e44:	b086      	sub	sp, #24
 8000e46:	af00      	add	r7, sp, #0
 8000e48:	4603      	mov	r3, r0
 8000e4a:	60b9      	str	r1, [r7, #8]
 8000e4c:	607a      	str	r2, [r7, #4]
 8000e4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e50:	2300      	movs	r3, #0
 8000e52:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e54:	f7ff ff5c 	bl	8000d10 <__NVIC_GetPriorityGrouping>
 8000e58:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e5a:	687a      	ldr	r2, [r7, #4]
 8000e5c:	68b9      	ldr	r1, [r7, #8]
 8000e5e:	6978      	ldr	r0, [r7, #20]
 8000e60:	f7ff ff8e 	bl	8000d80 <NVIC_EncodePriority>
 8000e64:	4602      	mov	r2, r0
 8000e66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e6a:	4611      	mov	r1, r2
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f7ff ff5d 	bl	8000d2c <__NVIC_SetPriority>
}
 8000e72:	bf00      	nop
 8000e74:	3718      	adds	r7, #24
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}

08000e7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e7a:	b580      	push	{r7, lr}
 8000e7c:	b082      	sub	sp, #8
 8000e7e:	af00      	add	r7, sp, #0
 8000e80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e82:	6878      	ldr	r0, [r7, #4]
 8000e84:	f7ff ffb0 	bl	8000de8 <SysTick_Config>
 8000e88:	4603      	mov	r3, r0
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	3708      	adds	r7, #8
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
	...

08000e94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b087      	sub	sp, #28
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
 8000e9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ea2:	e17f      	b.n	80011a4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	681a      	ldr	r2, [r3, #0]
 8000ea8:	2101      	movs	r1, #1
 8000eaa:	697b      	ldr	r3, [r7, #20]
 8000eac:	fa01 f303 	lsl.w	r3, r1, r3
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	f000 8171 	beq.w	800119e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	685b      	ldr	r3, [r3, #4]
 8000ec0:	f003 0303 	and.w	r3, r3, #3
 8000ec4:	2b01      	cmp	r3, #1
 8000ec6:	d005      	beq.n	8000ed4 <HAL_GPIO_Init+0x40>
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	685b      	ldr	r3, [r3, #4]
 8000ecc:	f003 0303 	and.w	r3, r3, #3
 8000ed0:	2b02      	cmp	r3, #2
 8000ed2:	d130      	bne.n	8000f36 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	689b      	ldr	r3, [r3, #8]
 8000ed8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	005b      	lsls	r3, r3, #1
 8000ede:	2203      	movs	r2, #3
 8000ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee4:	43db      	mvns	r3, r3
 8000ee6:	693a      	ldr	r2, [r7, #16]
 8000ee8:	4013      	ands	r3, r2
 8000eea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	68da      	ldr	r2, [r3, #12]
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	005b      	lsls	r3, r3, #1
 8000ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef8:	693a      	ldr	r2, [r7, #16]
 8000efa:	4313      	orrs	r3, r2
 8000efc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	693a      	ldr	r2, [r7, #16]
 8000f02:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	685b      	ldr	r3, [r3, #4]
 8000f08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f12:	43db      	mvns	r3, r3
 8000f14:	693a      	ldr	r2, [r7, #16]
 8000f16:	4013      	ands	r3, r2
 8000f18:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	091b      	lsrs	r3, r3, #4
 8000f20:	f003 0201 	and.w	r2, r3, #1
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2a:	693a      	ldr	r2, [r7, #16]
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	693a      	ldr	r2, [r7, #16]
 8000f34:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	f003 0303 	and.w	r3, r3, #3
 8000f3e:	2b03      	cmp	r3, #3
 8000f40:	d118      	bne.n	8000f74 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f46:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000f48:	2201      	movs	r2, #1
 8000f4a:	697b      	ldr	r3, [r7, #20]
 8000f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f50:	43db      	mvns	r3, r3
 8000f52:	693a      	ldr	r2, [r7, #16]
 8000f54:	4013      	ands	r3, r2
 8000f56:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	08db      	lsrs	r3, r3, #3
 8000f5e:	f003 0201 	and.w	r2, r3, #1
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	fa02 f303 	lsl.w	r3, r2, r3
 8000f68:	693a      	ldr	r2, [r7, #16]
 8000f6a:	4313      	orrs	r3, r2
 8000f6c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	693a      	ldr	r2, [r7, #16]
 8000f72:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	f003 0303 	and.w	r3, r3, #3
 8000f7c:	2b03      	cmp	r3, #3
 8000f7e:	d017      	beq.n	8000fb0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	68db      	ldr	r3, [r3, #12]
 8000f84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000f86:	697b      	ldr	r3, [r7, #20]
 8000f88:	005b      	lsls	r3, r3, #1
 8000f8a:	2203      	movs	r2, #3
 8000f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f90:	43db      	mvns	r3, r3
 8000f92:	693a      	ldr	r2, [r7, #16]
 8000f94:	4013      	ands	r3, r2
 8000f96:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	689a      	ldr	r2, [r3, #8]
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	005b      	lsls	r3, r3, #1
 8000fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa4:	693a      	ldr	r2, [r7, #16]
 8000fa6:	4313      	orrs	r3, r2
 8000fa8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	693a      	ldr	r2, [r7, #16]
 8000fae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	f003 0303 	and.w	r3, r3, #3
 8000fb8:	2b02      	cmp	r3, #2
 8000fba:	d123      	bne.n	8001004 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000fbc:	697b      	ldr	r3, [r7, #20]
 8000fbe:	08da      	lsrs	r2, r3, #3
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	3208      	adds	r2, #8
 8000fc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fc8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	f003 0307 	and.w	r3, r3, #7
 8000fd0:	009b      	lsls	r3, r3, #2
 8000fd2:	220f      	movs	r2, #15
 8000fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd8:	43db      	mvns	r3, r3
 8000fda:	693a      	ldr	r2, [r7, #16]
 8000fdc:	4013      	ands	r3, r2
 8000fde:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	691a      	ldr	r2, [r3, #16]
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	f003 0307 	and.w	r3, r3, #7
 8000fea:	009b      	lsls	r3, r3, #2
 8000fec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff0:	693a      	ldr	r2, [r7, #16]
 8000ff2:	4313      	orrs	r3, r2
 8000ff4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ff6:	697b      	ldr	r3, [r7, #20]
 8000ff8:	08da      	lsrs	r2, r3, #3
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	3208      	adds	r2, #8
 8000ffe:	6939      	ldr	r1, [r7, #16]
 8001000:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800100a:	697b      	ldr	r3, [r7, #20]
 800100c:	005b      	lsls	r3, r3, #1
 800100e:	2203      	movs	r2, #3
 8001010:	fa02 f303 	lsl.w	r3, r2, r3
 8001014:	43db      	mvns	r3, r3
 8001016:	693a      	ldr	r2, [r7, #16]
 8001018:	4013      	ands	r3, r2
 800101a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	f003 0203 	and.w	r2, r3, #3
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	005b      	lsls	r3, r3, #1
 8001028:	fa02 f303 	lsl.w	r3, r2, r3
 800102c:	693a      	ldr	r2, [r7, #16]
 800102e:	4313      	orrs	r3, r2
 8001030:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	693a      	ldr	r2, [r7, #16]
 8001036:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001040:	2b00      	cmp	r3, #0
 8001042:	f000 80ac 	beq.w	800119e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001046:	4b5f      	ldr	r3, [pc, #380]	@ (80011c4 <HAL_GPIO_Init+0x330>)
 8001048:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800104a:	4a5e      	ldr	r2, [pc, #376]	@ (80011c4 <HAL_GPIO_Init+0x330>)
 800104c:	f043 0301 	orr.w	r3, r3, #1
 8001050:	6613      	str	r3, [r2, #96]	@ 0x60
 8001052:	4b5c      	ldr	r3, [pc, #368]	@ (80011c4 <HAL_GPIO_Init+0x330>)
 8001054:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001056:	f003 0301 	and.w	r3, r3, #1
 800105a:	60bb      	str	r3, [r7, #8]
 800105c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800105e:	4a5a      	ldr	r2, [pc, #360]	@ (80011c8 <HAL_GPIO_Init+0x334>)
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	089b      	lsrs	r3, r3, #2
 8001064:	3302      	adds	r3, #2
 8001066:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800106a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	f003 0303 	and.w	r3, r3, #3
 8001072:	009b      	lsls	r3, r3, #2
 8001074:	220f      	movs	r2, #15
 8001076:	fa02 f303 	lsl.w	r3, r2, r3
 800107a:	43db      	mvns	r3, r3
 800107c:	693a      	ldr	r2, [r7, #16]
 800107e:	4013      	ands	r3, r2
 8001080:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001088:	d025      	beq.n	80010d6 <HAL_GPIO_Init+0x242>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4a4f      	ldr	r2, [pc, #316]	@ (80011cc <HAL_GPIO_Init+0x338>)
 800108e:	4293      	cmp	r3, r2
 8001090:	d01f      	beq.n	80010d2 <HAL_GPIO_Init+0x23e>
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	4a4e      	ldr	r2, [pc, #312]	@ (80011d0 <HAL_GPIO_Init+0x33c>)
 8001096:	4293      	cmp	r3, r2
 8001098:	d019      	beq.n	80010ce <HAL_GPIO_Init+0x23a>
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	4a4d      	ldr	r2, [pc, #308]	@ (80011d4 <HAL_GPIO_Init+0x340>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d013      	beq.n	80010ca <HAL_GPIO_Init+0x236>
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	4a4c      	ldr	r2, [pc, #304]	@ (80011d8 <HAL_GPIO_Init+0x344>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d00d      	beq.n	80010c6 <HAL_GPIO_Init+0x232>
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	4a4b      	ldr	r2, [pc, #300]	@ (80011dc <HAL_GPIO_Init+0x348>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d007      	beq.n	80010c2 <HAL_GPIO_Init+0x22e>
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	4a4a      	ldr	r2, [pc, #296]	@ (80011e0 <HAL_GPIO_Init+0x34c>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d101      	bne.n	80010be <HAL_GPIO_Init+0x22a>
 80010ba:	2306      	movs	r3, #6
 80010bc:	e00c      	b.n	80010d8 <HAL_GPIO_Init+0x244>
 80010be:	2307      	movs	r3, #7
 80010c0:	e00a      	b.n	80010d8 <HAL_GPIO_Init+0x244>
 80010c2:	2305      	movs	r3, #5
 80010c4:	e008      	b.n	80010d8 <HAL_GPIO_Init+0x244>
 80010c6:	2304      	movs	r3, #4
 80010c8:	e006      	b.n	80010d8 <HAL_GPIO_Init+0x244>
 80010ca:	2303      	movs	r3, #3
 80010cc:	e004      	b.n	80010d8 <HAL_GPIO_Init+0x244>
 80010ce:	2302      	movs	r3, #2
 80010d0:	e002      	b.n	80010d8 <HAL_GPIO_Init+0x244>
 80010d2:	2301      	movs	r3, #1
 80010d4:	e000      	b.n	80010d8 <HAL_GPIO_Init+0x244>
 80010d6:	2300      	movs	r3, #0
 80010d8:	697a      	ldr	r2, [r7, #20]
 80010da:	f002 0203 	and.w	r2, r2, #3
 80010de:	0092      	lsls	r2, r2, #2
 80010e0:	4093      	lsls	r3, r2
 80010e2:	693a      	ldr	r2, [r7, #16]
 80010e4:	4313      	orrs	r3, r2
 80010e6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80010e8:	4937      	ldr	r1, [pc, #220]	@ (80011c8 <HAL_GPIO_Init+0x334>)
 80010ea:	697b      	ldr	r3, [r7, #20]
 80010ec:	089b      	lsrs	r3, r3, #2
 80010ee:	3302      	adds	r3, #2
 80010f0:	693a      	ldr	r2, [r7, #16]
 80010f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80010f6:	4b3b      	ldr	r3, [pc, #236]	@ (80011e4 <HAL_GPIO_Init+0x350>)
 80010f8:	689b      	ldr	r3, [r3, #8]
 80010fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	43db      	mvns	r3, r3
 8001100:	693a      	ldr	r2, [r7, #16]
 8001102:	4013      	ands	r3, r2
 8001104:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800110e:	2b00      	cmp	r3, #0
 8001110:	d003      	beq.n	800111a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001112:	693a      	ldr	r2, [r7, #16]
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	4313      	orrs	r3, r2
 8001118:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800111a:	4a32      	ldr	r2, [pc, #200]	@ (80011e4 <HAL_GPIO_Init+0x350>)
 800111c:	693b      	ldr	r3, [r7, #16]
 800111e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001120:	4b30      	ldr	r3, [pc, #192]	@ (80011e4 <HAL_GPIO_Init+0x350>)
 8001122:	68db      	ldr	r3, [r3, #12]
 8001124:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	43db      	mvns	r3, r3
 800112a:	693a      	ldr	r2, [r7, #16]
 800112c:	4013      	ands	r3, r2
 800112e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001138:	2b00      	cmp	r3, #0
 800113a:	d003      	beq.n	8001144 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800113c:	693a      	ldr	r2, [r7, #16]
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	4313      	orrs	r3, r2
 8001142:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001144:	4a27      	ldr	r2, [pc, #156]	@ (80011e4 <HAL_GPIO_Init+0x350>)
 8001146:	693b      	ldr	r3, [r7, #16]
 8001148:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800114a:	4b26      	ldr	r3, [pc, #152]	@ (80011e4 <HAL_GPIO_Init+0x350>)
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	43db      	mvns	r3, r3
 8001154:	693a      	ldr	r2, [r7, #16]
 8001156:	4013      	ands	r3, r2
 8001158:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001162:	2b00      	cmp	r3, #0
 8001164:	d003      	beq.n	800116e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001166:	693a      	ldr	r2, [r7, #16]
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	4313      	orrs	r3, r2
 800116c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800116e:	4a1d      	ldr	r2, [pc, #116]	@ (80011e4 <HAL_GPIO_Init+0x350>)
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001174:	4b1b      	ldr	r3, [pc, #108]	@ (80011e4 <HAL_GPIO_Init+0x350>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	43db      	mvns	r3, r3
 800117e:	693a      	ldr	r2, [r7, #16]
 8001180:	4013      	ands	r3, r2
 8001182:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800118c:	2b00      	cmp	r3, #0
 800118e:	d003      	beq.n	8001198 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001190:	693a      	ldr	r2, [r7, #16]
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	4313      	orrs	r3, r2
 8001196:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001198:	4a12      	ldr	r2, [pc, #72]	@ (80011e4 <HAL_GPIO_Init+0x350>)
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800119e:	697b      	ldr	r3, [r7, #20]
 80011a0:	3301      	adds	r3, #1
 80011a2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	fa22 f303 	lsr.w	r3, r2, r3
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	f47f ae78 	bne.w	8000ea4 <HAL_GPIO_Init+0x10>
  }
}
 80011b4:	bf00      	nop
 80011b6:	bf00      	nop
 80011b8:	371c      	adds	r7, #28
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	40021000 	.word	0x40021000
 80011c8:	40010000 	.word	0x40010000
 80011cc:	48000400 	.word	0x48000400
 80011d0:	48000800 	.word	0x48000800
 80011d4:	48000c00 	.word	0x48000c00
 80011d8:	48001000 	.word	0x48001000
 80011dc:	48001400 	.word	0x48001400
 80011e0:	48001800 	.word	0x48001800
 80011e4:	40010400 	.word	0x40010400

080011e8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80011ec:	4b04      	ldr	r3, [pc, #16]	@ (8001200 <HAL_PWREx_GetVoltageRange+0x18>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	40007000 	.word	0x40007000

08001204 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001204:	b480      	push	{r7}
 8001206:	b085      	sub	sp, #20
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001212:	d130      	bne.n	8001276 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001214:	4b23      	ldr	r3, [pc, #140]	@ (80012a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800121c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001220:	d038      	beq.n	8001294 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001222:	4b20      	ldr	r3, [pc, #128]	@ (80012a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800122a:	4a1e      	ldr	r2, [pc, #120]	@ (80012a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800122c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001230:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001232:	4b1d      	ldr	r3, [pc, #116]	@ (80012a8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	2232      	movs	r2, #50	@ 0x32
 8001238:	fb02 f303 	mul.w	r3, r2, r3
 800123c:	4a1b      	ldr	r2, [pc, #108]	@ (80012ac <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800123e:	fba2 2303 	umull	r2, r3, r2, r3
 8001242:	0c9b      	lsrs	r3, r3, #18
 8001244:	3301      	adds	r3, #1
 8001246:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001248:	e002      	b.n	8001250 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	3b01      	subs	r3, #1
 800124e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001250:	4b14      	ldr	r3, [pc, #80]	@ (80012a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001252:	695b      	ldr	r3, [r3, #20]
 8001254:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001258:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800125c:	d102      	bne.n	8001264 <HAL_PWREx_ControlVoltageScaling+0x60>
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d1f2      	bne.n	800124a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001264:	4b0f      	ldr	r3, [pc, #60]	@ (80012a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001266:	695b      	ldr	r3, [r3, #20]
 8001268:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800126c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001270:	d110      	bne.n	8001294 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001272:	2303      	movs	r3, #3
 8001274:	e00f      	b.n	8001296 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001276:	4b0b      	ldr	r3, [pc, #44]	@ (80012a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800127e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001282:	d007      	beq.n	8001294 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001284:	4b07      	ldr	r3, [pc, #28]	@ (80012a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800128c:	4a05      	ldr	r2, [pc, #20]	@ (80012a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800128e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001292:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001294:	2300      	movs	r3, #0
}
 8001296:	4618      	mov	r0, r3
 8001298:	3714      	adds	r7, #20
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop
 80012a4:	40007000 	.word	0x40007000
 80012a8:	20000000 	.word	0x20000000
 80012ac:	431bde83 	.word	0x431bde83

080012b0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b088      	sub	sp, #32
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d101      	bne.n	80012c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	e3ca      	b.n	8001a58 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012c2:	4b97      	ldr	r3, [pc, #604]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 80012c4:	689b      	ldr	r3, [r3, #8]
 80012c6:	f003 030c 	and.w	r3, r3, #12
 80012ca:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80012cc:	4b94      	ldr	r3, [pc, #592]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 80012ce:	68db      	ldr	r3, [r3, #12]
 80012d0:	f003 0303 	and.w	r3, r3, #3
 80012d4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f003 0310 	and.w	r3, r3, #16
 80012de:	2b00      	cmp	r3, #0
 80012e0:	f000 80e4 	beq.w	80014ac <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80012e4:	69bb      	ldr	r3, [r7, #24]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d007      	beq.n	80012fa <HAL_RCC_OscConfig+0x4a>
 80012ea:	69bb      	ldr	r3, [r7, #24]
 80012ec:	2b0c      	cmp	r3, #12
 80012ee:	f040 808b 	bne.w	8001408 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	2b01      	cmp	r3, #1
 80012f6:	f040 8087 	bne.w	8001408 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80012fa:	4b89      	ldr	r3, [pc, #548]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f003 0302 	and.w	r3, r3, #2
 8001302:	2b00      	cmp	r3, #0
 8001304:	d005      	beq.n	8001312 <HAL_RCC_OscConfig+0x62>
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	699b      	ldr	r3, [r3, #24]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d101      	bne.n	8001312 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800130e:	2301      	movs	r3, #1
 8001310:	e3a2      	b.n	8001a58 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	6a1a      	ldr	r2, [r3, #32]
 8001316:	4b82      	ldr	r3, [pc, #520]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f003 0308 	and.w	r3, r3, #8
 800131e:	2b00      	cmp	r3, #0
 8001320:	d004      	beq.n	800132c <HAL_RCC_OscConfig+0x7c>
 8001322:	4b7f      	ldr	r3, [pc, #508]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800132a:	e005      	b.n	8001338 <HAL_RCC_OscConfig+0x88>
 800132c:	4b7c      	ldr	r3, [pc, #496]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 800132e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001332:	091b      	lsrs	r3, r3, #4
 8001334:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001338:	4293      	cmp	r3, r2
 800133a:	d223      	bcs.n	8001384 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	6a1b      	ldr	r3, [r3, #32]
 8001340:	4618      	mov	r0, r3
 8001342:	f000 fd55 	bl	8001df0 <RCC_SetFlashLatencyFromMSIRange>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800134c:	2301      	movs	r3, #1
 800134e:	e383      	b.n	8001a58 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001350:	4b73      	ldr	r3, [pc, #460]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4a72      	ldr	r2, [pc, #456]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 8001356:	f043 0308 	orr.w	r3, r3, #8
 800135a:	6013      	str	r3, [r2, #0]
 800135c:	4b70      	ldr	r3, [pc, #448]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	6a1b      	ldr	r3, [r3, #32]
 8001368:	496d      	ldr	r1, [pc, #436]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 800136a:	4313      	orrs	r3, r2
 800136c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800136e:	4b6c      	ldr	r3, [pc, #432]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	69db      	ldr	r3, [r3, #28]
 800137a:	021b      	lsls	r3, r3, #8
 800137c:	4968      	ldr	r1, [pc, #416]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 800137e:	4313      	orrs	r3, r2
 8001380:	604b      	str	r3, [r1, #4]
 8001382:	e025      	b.n	80013d0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001384:	4b66      	ldr	r3, [pc, #408]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a65      	ldr	r2, [pc, #404]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 800138a:	f043 0308 	orr.w	r3, r3, #8
 800138e:	6013      	str	r3, [r2, #0]
 8001390:	4b63      	ldr	r3, [pc, #396]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6a1b      	ldr	r3, [r3, #32]
 800139c:	4960      	ldr	r1, [pc, #384]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 800139e:	4313      	orrs	r3, r2
 80013a0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013a2:	4b5f      	ldr	r3, [pc, #380]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	69db      	ldr	r3, [r3, #28]
 80013ae:	021b      	lsls	r3, r3, #8
 80013b0:	495b      	ldr	r1, [pc, #364]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 80013b2:	4313      	orrs	r3, r2
 80013b4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80013b6:	69bb      	ldr	r3, [r7, #24]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d109      	bne.n	80013d0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6a1b      	ldr	r3, [r3, #32]
 80013c0:	4618      	mov	r0, r3
 80013c2:	f000 fd15 	bl	8001df0 <RCC_SetFlashLatencyFromMSIRange>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80013cc:	2301      	movs	r3, #1
 80013ce:	e343      	b.n	8001a58 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80013d0:	f000 fc4a 	bl	8001c68 <HAL_RCC_GetSysClockFreq>
 80013d4:	4602      	mov	r2, r0
 80013d6:	4b52      	ldr	r3, [pc, #328]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 80013d8:	689b      	ldr	r3, [r3, #8]
 80013da:	091b      	lsrs	r3, r3, #4
 80013dc:	f003 030f 	and.w	r3, r3, #15
 80013e0:	4950      	ldr	r1, [pc, #320]	@ (8001524 <HAL_RCC_OscConfig+0x274>)
 80013e2:	5ccb      	ldrb	r3, [r1, r3]
 80013e4:	f003 031f 	and.w	r3, r3, #31
 80013e8:	fa22 f303 	lsr.w	r3, r2, r3
 80013ec:	4a4e      	ldr	r2, [pc, #312]	@ (8001528 <HAL_RCC_OscConfig+0x278>)
 80013ee:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80013f0:	4b4e      	ldr	r3, [pc, #312]	@ (800152c <HAL_RCC_OscConfig+0x27c>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4618      	mov	r0, r3
 80013f6:	f7ff fbe7 	bl	8000bc8 <HAL_InitTick>
 80013fa:	4603      	mov	r3, r0
 80013fc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80013fe:	7bfb      	ldrb	r3, [r7, #15]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d052      	beq.n	80014aa <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001404:	7bfb      	ldrb	r3, [r7, #15]
 8001406:	e327      	b.n	8001a58 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	699b      	ldr	r3, [r3, #24]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d032      	beq.n	8001476 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001410:	4b43      	ldr	r3, [pc, #268]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a42      	ldr	r2, [pc, #264]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 8001416:	f043 0301 	orr.w	r3, r3, #1
 800141a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800141c:	f7ff fc24 	bl	8000c68 <HAL_GetTick>
 8001420:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001422:	e008      	b.n	8001436 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001424:	f7ff fc20 	bl	8000c68 <HAL_GetTick>
 8001428:	4602      	mov	r2, r0
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	1ad3      	subs	r3, r2, r3
 800142e:	2b02      	cmp	r3, #2
 8001430:	d901      	bls.n	8001436 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001432:	2303      	movs	r3, #3
 8001434:	e310      	b.n	8001a58 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001436:	4b3a      	ldr	r3, [pc, #232]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f003 0302 	and.w	r3, r3, #2
 800143e:	2b00      	cmp	r3, #0
 8001440:	d0f0      	beq.n	8001424 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001442:	4b37      	ldr	r3, [pc, #220]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4a36      	ldr	r2, [pc, #216]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 8001448:	f043 0308 	orr.w	r3, r3, #8
 800144c:	6013      	str	r3, [r2, #0]
 800144e:	4b34      	ldr	r3, [pc, #208]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6a1b      	ldr	r3, [r3, #32]
 800145a:	4931      	ldr	r1, [pc, #196]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 800145c:	4313      	orrs	r3, r2
 800145e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001460:	4b2f      	ldr	r3, [pc, #188]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	69db      	ldr	r3, [r3, #28]
 800146c:	021b      	lsls	r3, r3, #8
 800146e:	492c      	ldr	r1, [pc, #176]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 8001470:	4313      	orrs	r3, r2
 8001472:	604b      	str	r3, [r1, #4]
 8001474:	e01a      	b.n	80014ac <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001476:	4b2a      	ldr	r3, [pc, #168]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4a29      	ldr	r2, [pc, #164]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 800147c:	f023 0301 	bic.w	r3, r3, #1
 8001480:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001482:	f7ff fbf1 	bl	8000c68 <HAL_GetTick>
 8001486:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001488:	e008      	b.n	800149c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800148a:	f7ff fbed 	bl	8000c68 <HAL_GetTick>
 800148e:	4602      	mov	r2, r0
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	1ad3      	subs	r3, r2, r3
 8001494:	2b02      	cmp	r3, #2
 8001496:	d901      	bls.n	800149c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001498:	2303      	movs	r3, #3
 800149a:	e2dd      	b.n	8001a58 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800149c:	4b20      	ldr	r3, [pc, #128]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f003 0302 	and.w	r3, r3, #2
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d1f0      	bne.n	800148a <HAL_RCC_OscConfig+0x1da>
 80014a8:	e000      	b.n	80014ac <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80014aa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f003 0301 	and.w	r3, r3, #1
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d074      	beq.n	80015a2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80014b8:	69bb      	ldr	r3, [r7, #24]
 80014ba:	2b08      	cmp	r3, #8
 80014bc:	d005      	beq.n	80014ca <HAL_RCC_OscConfig+0x21a>
 80014be:	69bb      	ldr	r3, [r7, #24]
 80014c0:	2b0c      	cmp	r3, #12
 80014c2:	d10e      	bne.n	80014e2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	2b03      	cmp	r3, #3
 80014c8:	d10b      	bne.n	80014e2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014ca:	4b15      	ldr	r3, [pc, #84]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d064      	beq.n	80015a0 <HAL_RCC_OscConfig+0x2f0>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d160      	bne.n	80015a0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	e2ba      	b.n	8001a58 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014ea:	d106      	bne.n	80014fa <HAL_RCC_OscConfig+0x24a>
 80014ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a0b      	ldr	r2, [pc, #44]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 80014f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014f6:	6013      	str	r3, [r2, #0]
 80014f8:	e026      	b.n	8001548 <HAL_RCC_OscConfig+0x298>
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001502:	d115      	bne.n	8001530 <HAL_RCC_OscConfig+0x280>
 8001504:	4b06      	ldr	r3, [pc, #24]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a05      	ldr	r2, [pc, #20]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 800150a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800150e:	6013      	str	r3, [r2, #0]
 8001510:	4b03      	ldr	r3, [pc, #12]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a02      	ldr	r2, [pc, #8]	@ (8001520 <HAL_RCC_OscConfig+0x270>)
 8001516:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800151a:	6013      	str	r3, [r2, #0]
 800151c:	e014      	b.n	8001548 <HAL_RCC_OscConfig+0x298>
 800151e:	bf00      	nop
 8001520:	40021000 	.word	0x40021000
 8001524:	08004870 	.word	0x08004870
 8001528:	20000000 	.word	0x20000000
 800152c:	20000004 	.word	0x20000004
 8001530:	4ba0      	ldr	r3, [pc, #640]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a9f      	ldr	r2, [pc, #636]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 8001536:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800153a:	6013      	str	r3, [r2, #0]
 800153c:	4b9d      	ldr	r3, [pc, #628]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a9c      	ldr	r2, [pc, #624]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 8001542:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001546:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d013      	beq.n	8001578 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001550:	f7ff fb8a 	bl	8000c68 <HAL_GetTick>
 8001554:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001556:	e008      	b.n	800156a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001558:	f7ff fb86 	bl	8000c68 <HAL_GetTick>
 800155c:	4602      	mov	r2, r0
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	2b64      	cmp	r3, #100	@ 0x64
 8001564:	d901      	bls.n	800156a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001566:	2303      	movs	r3, #3
 8001568:	e276      	b.n	8001a58 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800156a:	4b92      	ldr	r3, [pc, #584]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001572:	2b00      	cmp	r3, #0
 8001574:	d0f0      	beq.n	8001558 <HAL_RCC_OscConfig+0x2a8>
 8001576:	e014      	b.n	80015a2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001578:	f7ff fb76 	bl	8000c68 <HAL_GetTick>
 800157c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800157e:	e008      	b.n	8001592 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001580:	f7ff fb72 	bl	8000c68 <HAL_GetTick>
 8001584:	4602      	mov	r2, r0
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	2b64      	cmp	r3, #100	@ 0x64
 800158c:	d901      	bls.n	8001592 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800158e:	2303      	movs	r3, #3
 8001590:	e262      	b.n	8001a58 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001592:	4b88      	ldr	r3, [pc, #544]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800159a:	2b00      	cmp	r3, #0
 800159c:	d1f0      	bne.n	8001580 <HAL_RCC_OscConfig+0x2d0>
 800159e:	e000      	b.n	80015a2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f003 0302 	and.w	r3, r3, #2
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d060      	beq.n	8001670 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80015ae:	69bb      	ldr	r3, [r7, #24]
 80015b0:	2b04      	cmp	r3, #4
 80015b2:	d005      	beq.n	80015c0 <HAL_RCC_OscConfig+0x310>
 80015b4:	69bb      	ldr	r3, [r7, #24]
 80015b6:	2b0c      	cmp	r3, #12
 80015b8:	d119      	bne.n	80015ee <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	2b02      	cmp	r3, #2
 80015be:	d116      	bne.n	80015ee <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015c0:	4b7c      	ldr	r3, [pc, #496]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d005      	beq.n	80015d8 <HAL_RCC_OscConfig+0x328>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	68db      	ldr	r3, [r3, #12]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d101      	bne.n	80015d8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80015d4:	2301      	movs	r3, #1
 80015d6:	e23f      	b.n	8001a58 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015d8:	4b76      	ldr	r3, [pc, #472]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	691b      	ldr	r3, [r3, #16]
 80015e4:	061b      	lsls	r3, r3, #24
 80015e6:	4973      	ldr	r1, [pc, #460]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 80015e8:	4313      	orrs	r3, r2
 80015ea:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015ec:	e040      	b.n	8001670 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	68db      	ldr	r3, [r3, #12]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d023      	beq.n	800163e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015f6:	4b6f      	ldr	r3, [pc, #444]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4a6e      	ldr	r2, [pc, #440]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 80015fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001600:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001602:	f7ff fb31 	bl	8000c68 <HAL_GetTick>
 8001606:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001608:	e008      	b.n	800161c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800160a:	f7ff fb2d 	bl	8000c68 <HAL_GetTick>
 800160e:	4602      	mov	r2, r0
 8001610:	693b      	ldr	r3, [r7, #16]
 8001612:	1ad3      	subs	r3, r2, r3
 8001614:	2b02      	cmp	r3, #2
 8001616:	d901      	bls.n	800161c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001618:	2303      	movs	r3, #3
 800161a:	e21d      	b.n	8001a58 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800161c:	4b65      	ldr	r3, [pc, #404]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001624:	2b00      	cmp	r3, #0
 8001626:	d0f0      	beq.n	800160a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001628:	4b62      	ldr	r3, [pc, #392]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	691b      	ldr	r3, [r3, #16]
 8001634:	061b      	lsls	r3, r3, #24
 8001636:	495f      	ldr	r1, [pc, #380]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 8001638:	4313      	orrs	r3, r2
 800163a:	604b      	str	r3, [r1, #4]
 800163c:	e018      	b.n	8001670 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800163e:	4b5d      	ldr	r3, [pc, #372]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4a5c      	ldr	r2, [pc, #368]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 8001644:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001648:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800164a:	f7ff fb0d 	bl	8000c68 <HAL_GetTick>
 800164e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001650:	e008      	b.n	8001664 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001652:	f7ff fb09 	bl	8000c68 <HAL_GetTick>
 8001656:	4602      	mov	r2, r0
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	2b02      	cmp	r3, #2
 800165e:	d901      	bls.n	8001664 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001660:	2303      	movs	r3, #3
 8001662:	e1f9      	b.n	8001a58 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001664:	4b53      	ldr	r3, [pc, #332]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800166c:	2b00      	cmp	r3, #0
 800166e:	d1f0      	bne.n	8001652 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f003 0308 	and.w	r3, r3, #8
 8001678:	2b00      	cmp	r3, #0
 800167a:	d03c      	beq.n	80016f6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	695b      	ldr	r3, [r3, #20]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d01c      	beq.n	80016be <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001684:	4b4b      	ldr	r3, [pc, #300]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 8001686:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800168a:	4a4a      	ldr	r2, [pc, #296]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 800168c:	f043 0301 	orr.w	r3, r3, #1
 8001690:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001694:	f7ff fae8 	bl	8000c68 <HAL_GetTick>
 8001698:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800169a:	e008      	b.n	80016ae <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800169c:	f7ff fae4 	bl	8000c68 <HAL_GetTick>
 80016a0:	4602      	mov	r2, r0
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	1ad3      	subs	r3, r2, r3
 80016a6:	2b02      	cmp	r3, #2
 80016a8:	d901      	bls.n	80016ae <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80016aa:	2303      	movs	r3, #3
 80016ac:	e1d4      	b.n	8001a58 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016ae:	4b41      	ldr	r3, [pc, #260]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 80016b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016b4:	f003 0302 	and.w	r3, r3, #2
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d0ef      	beq.n	800169c <HAL_RCC_OscConfig+0x3ec>
 80016bc:	e01b      	b.n	80016f6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016be:	4b3d      	ldr	r3, [pc, #244]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 80016c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016c4:	4a3b      	ldr	r2, [pc, #236]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 80016c6:	f023 0301 	bic.w	r3, r3, #1
 80016ca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016ce:	f7ff facb 	bl	8000c68 <HAL_GetTick>
 80016d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80016d4:	e008      	b.n	80016e8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016d6:	f7ff fac7 	bl	8000c68 <HAL_GetTick>
 80016da:	4602      	mov	r2, r0
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	1ad3      	subs	r3, r2, r3
 80016e0:	2b02      	cmp	r3, #2
 80016e2:	d901      	bls.n	80016e8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80016e4:	2303      	movs	r3, #3
 80016e6:	e1b7      	b.n	8001a58 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80016e8:	4b32      	ldr	r3, [pc, #200]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 80016ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016ee:	f003 0302 	and.w	r3, r3, #2
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d1ef      	bne.n	80016d6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f003 0304 	and.w	r3, r3, #4
 80016fe:	2b00      	cmp	r3, #0
 8001700:	f000 80a6 	beq.w	8001850 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001704:	2300      	movs	r3, #0
 8001706:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001708:	4b2a      	ldr	r3, [pc, #168]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 800170a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800170c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001710:	2b00      	cmp	r3, #0
 8001712:	d10d      	bne.n	8001730 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001714:	4b27      	ldr	r3, [pc, #156]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 8001716:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001718:	4a26      	ldr	r2, [pc, #152]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 800171a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800171e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001720:	4b24      	ldr	r3, [pc, #144]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 8001722:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001724:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001728:	60bb      	str	r3, [r7, #8]
 800172a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800172c:	2301      	movs	r3, #1
 800172e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001730:	4b21      	ldr	r3, [pc, #132]	@ (80017b8 <HAL_RCC_OscConfig+0x508>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001738:	2b00      	cmp	r3, #0
 800173a:	d118      	bne.n	800176e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800173c:	4b1e      	ldr	r3, [pc, #120]	@ (80017b8 <HAL_RCC_OscConfig+0x508>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a1d      	ldr	r2, [pc, #116]	@ (80017b8 <HAL_RCC_OscConfig+0x508>)
 8001742:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001746:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001748:	f7ff fa8e 	bl	8000c68 <HAL_GetTick>
 800174c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800174e:	e008      	b.n	8001762 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001750:	f7ff fa8a 	bl	8000c68 <HAL_GetTick>
 8001754:	4602      	mov	r2, r0
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	2b02      	cmp	r3, #2
 800175c:	d901      	bls.n	8001762 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800175e:	2303      	movs	r3, #3
 8001760:	e17a      	b.n	8001a58 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001762:	4b15      	ldr	r3, [pc, #84]	@ (80017b8 <HAL_RCC_OscConfig+0x508>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800176a:	2b00      	cmp	r3, #0
 800176c:	d0f0      	beq.n	8001750 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	2b01      	cmp	r3, #1
 8001774:	d108      	bne.n	8001788 <HAL_RCC_OscConfig+0x4d8>
 8001776:	4b0f      	ldr	r3, [pc, #60]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 8001778:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800177c:	4a0d      	ldr	r2, [pc, #52]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 800177e:	f043 0301 	orr.w	r3, r3, #1
 8001782:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001786:	e029      	b.n	80017dc <HAL_RCC_OscConfig+0x52c>
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	689b      	ldr	r3, [r3, #8]
 800178c:	2b05      	cmp	r3, #5
 800178e:	d115      	bne.n	80017bc <HAL_RCC_OscConfig+0x50c>
 8001790:	4b08      	ldr	r3, [pc, #32]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 8001792:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001796:	4a07      	ldr	r2, [pc, #28]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 8001798:	f043 0304 	orr.w	r3, r3, #4
 800179c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017a0:	4b04      	ldr	r3, [pc, #16]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 80017a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017a6:	4a03      	ldr	r2, [pc, #12]	@ (80017b4 <HAL_RCC_OscConfig+0x504>)
 80017a8:	f043 0301 	orr.w	r3, r3, #1
 80017ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017b0:	e014      	b.n	80017dc <HAL_RCC_OscConfig+0x52c>
 80017b2:	bf00      	nop
 80017b4:	40021000 	.word	0x40021000
 80017b8:	40007000 	.word	0x40007000
 80017bc:	4b9c      	ldr	r3, [pc, #624]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 80017be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017c2:	4a9b      	ldr	r2, [pc, #620]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 80017c4:	f023 0301 	bic.w	r3, r3, #1
 80017c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017cc:	4b98      	ldr	r3, [pc, #608]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 80017ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017d2:	4a97      	ldr	r2, [pc, #604]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 80017d4:	f023 0304 	bic.w	r3, r3, #4
 80017d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d016      	beq.n	8001812 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017e4:	f7ff fa40 	bl	8000c68 <HAL_GetTick>
 80017e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80017ea:	e00a      	b.n	8001802 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017ec:	f7ff fa3c 	bl	8000c68 <HAL_GetTick>
 80017f0:	4602      	mov	r2, r0
 80017f2:	693b      	ldr	r3, [r7, #16]
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d901      	bls.n	8001802 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80017fe:	2303      	movs	r3, #3
 8001800:	e12a      	b.n	8001a58 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001802:	4b8b      	ldr	r3, [pc, #556]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 8001804:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001808:	f003 0302 	and.w	r3, r3, #2
 800180c:	2b00      	cmp	r3, #0
 800180e:	d0ed      	beq.n	80017ec <HAL_RCC_OscConfig+0x53c>
 8001810:	e015      	b.n	800183e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001812:	f7ff fa29 	bl	8000c68 <HAL_GetTick>
 8001816:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001818:	e00a      	b.n	8001830 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800181a:	f7ff fa25 	bl	8000c68 <HAL_GetTick>
 800181e:	4602      	mov	r2, r0
 8001820:	693b      	ldr	r3, [r7, #16]
 8001822:	1ad3      	subs	r3, r2, r3
 8001824:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001828:	4293      	cmp	r3, r2
 800182a:	d901      	bls.n	8001830 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800182c:	2303      	movs	r3, #3
 800182e:	e113      	b.n	8001a58 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001830:	4b7f      	ldr	r3, [pc, #508]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 8001832:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001836:	f003 0302 	and.w	r3, r3, #2
 800183a:	2b00      	cmp	r3, #0
 800183c:	d1ed      	bne.n	800181a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800183e:	7ffb      	ldrb	r3, [r7, #31]
 8001840:	2b01      	cmp	r3, #1
 8001842:	d105      	bne.n	8001850 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001844:	4b7a      	ldr	r3, [pc, #488]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 8001846:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001848:	4a79      	ldr	r2, [pc, #484]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 800184a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800184e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001854:	2b00      	cmp	r3, #0
 8001856:	f000 80fe 	beq.w	8001a56 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800185e:	2b02      	cmp	r3, #2
 8001860:	f040 80d0 	bne.w	8001a04 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001864:	4b72      	ldr	r3, [pc, #456]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 8001866:	68db      	ldr	r3, [r3, #12]
 8001868:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	f003 0203 	and.w	r2, r3, #3
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001874:	429a      	cmp	r2, r3
 8001876:	d130      	bne.n	80018da <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001882:	3b01      	subs	r3, #1
 8001884:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001886:	429a      	cmp	r2, r3
 8001888:	d127      	bne.n	80018da <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001894:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001896:	429a      	cmp	r2, r3
 8001898:	d11f      	bne.n	80018da <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018a0:	687a      	ldr	r2, [r7, #4]
 80018a2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80018a4:	2a07      	cmp	r2, #7
 80018a6:	bf14      	ite	ne
 80018a8:	2201      	movne	r2, #1
 80018aa:	2200      	moveq	r2, #0
 80018ac:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d113      	bne.n	80018da <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018bc:	085b      	lsrs	r3, r3, #1
 80018be:	3b01      	subs	r3, #1
 80018c0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80018c2:	429a      	cmp	r2, r3
 80018c4:	d109      	bne.n	80018da <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018d0:	085b      	lsrs	r3, r3, #1
 80018d2:	3b01      	subs	r3, #1
 80018d4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80018d6:	429a      	cmp	r2, r3
 80018d8:	d06e      	beq.n	80019b8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80018da:	69bb      	ldr	r3, [r7, #24]
 80018dc:	2b0c      	cmp	r3, #12
 80018de:	d069      	beq.n	80019b4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80018e0:	4b53      	ldr	r3, [pc, #332]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d105      	bne.n	80018f8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80018ec:	4b50      	ldr	r3, [pc, #320]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d001      	beq.n	80018fc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80018f8:	2301      	movs	r3, #1
 80018fa:	e0ad      	b.n	8001a58 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80018fc:	4b4c      	ldr	r3, [pc, #304]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a4b      	ldr	r2, [pc, #300]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 8001902:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001906:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001908:	f7ff f9ae 	bl	8000c68 <HAL_GetTick>
 800190c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800190e:	e008      	b.n	8001922 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001910:	f7ff f9aa 	bl	8000c68 <HAL_GetTick>
 8001914:	4602      	mov	r2, r0
 8001916:	693b      	ldr	r3, [r7, #16]
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	2b02      	cmp	r3, #2
 800191c:	d901      	bls.n	8001922 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800191e:	2303      	movs	r3, #3
 8001920:	e09a      	b.n	8001a58 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001922:	4b43      	ldr	r3, [pc, #268]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d1f0      	bne.n	8001910 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800192e:	4b40      	ldr	r3, [pc, #256]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 8001930:	68da      	ldr	r2, [r3, #12]
 8001932:	4b40      	ldr	r3, [pc, #256]	@ (8001a34 <HAL_RCC_OscConfig+0x784>)
 8001934:	4013      	ands	r3, r2
 8001936:	687a      	ldr	r2, [r7, #4]
 8001938:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800193a:	687a      	ldr	r2, [r7, #4]
 800193c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800193e:	3a01      	subs	r2, #1
 8001940:	0112      	lsls	r2, r2, #4
 8001942:	4311      	orrs	r1, r2
 8001944:	687a      	ldr	r2, [r7, #4]
 8001946:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001948:	0212      	lsls	r2, r2, #8
 800194a:	4311      	orrs	r1, r2
 800194c:	687a      	ldr	r2, [r7, #4]
 800194e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001950:	0852      	lsrs	r2, r2, #1
 8001952:	3a01      	subs	r2, #1
 8001954:	0552      	lsls	r2, r2, #21
 8001956:	4311      	orrs	r1, r2
 8001958:	687a      	ldr	r2, [r7, #4]
 800195a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800195c:	0852      	lsrs	r2, r2, #1
 800195e:	3a01      	subs	r2, #1
 8001960:	0652      	lsls	r2, r2, #25
 8001962:	4311      	orrs	r1, r2
 8001964:	687a      	ldr	r2, [r7, #4]
 8001966:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001968:	0912      	lsrs	r2, r2, #4
 800196a:	0452      	lsls	r2, r2, #17
 800196c:	430a      	orrs	r2, r1
 800196e:	4930      	ldr	r1, [pc, #192]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 8001970:	4313      	orrs	r3, r2
 8001972:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001974:	4b2e      	ldr	r3, [pc, #184]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a2d      	ldr	r2, [pc, #180]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 800197a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800197e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001980:	4b2b      	ldr	r3, [pc, #172]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 8001982:	68db      	ldr	r3, [r3, #12]
 8001984:	4a2a      	ldr	r2, [pc, #168]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 8001986:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800198a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800198c:	f7ff f96c 	bl	8000c68 <HAL_GetTick>
 8001990:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001992:	e008      	b.n	80019a6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001994:	f7ff f968 	bl	8000c68 <HAL_GetTick>
 8001998:	4602      	mov	r2, r0
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	1ad3      	subs	r3, r2, r3
 800199e:	2b02      	cmp	r3, #2
 80019a0:	d901      	bls.n	80019a6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80019a2:	2303      	movs	r3, #3
 80019a4:	e058      	b.n	8001a58 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019a6:	4b22      	ldr	r3, [pc, #136]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d0f0      	beq.n	8001994 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019b2:	e050      	b.n	8001a56 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80019b4:	2301      	movs	r3, #1
 80019b6:	e04f      	b.n	8001a58 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d148      	bne.n	8001a56 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80019c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a19      	ldr	r2, [pc, #100]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 80019ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019ce:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80019d0:	4b17      	ldr	r3, [pc, #92]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	4a16      	ldr	r2, [pc, #88]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 80019d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019da:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80019dc:	f7ff f944 	bl	8000c68 <HAL_GetTick>
 80019e0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019e2:	e008      	b.n	80019f6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019e4:	f7ff f940 	bl	8000c68 <HAL_GetTick>
 80019e8:	4602      	mov	r2, r0
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	2b02      	cmp	r3, #2
 80019f0:	d901      	bls.n	80019f6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80019f2:	2303      	movs	r3, #3
 80019f4:	e030      	b.n	8001a58 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d0f0      	beq.n	80019e4 <HAL_RCC_OscConfig+0x734>
 8001a02:	e028      	b.n	8001a56 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a04:	69bb      	ldr	r3, [r7, #24]
 8001a06:	2b0c      	cmp	r3, #12
 8001a08:	d023      	beq.n	8001a52 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a0a:	4b09      	ldr	r3, [pc, #36]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4a08      	ldr	r2, [pc, #32]	@ (8001a30 <HAL_RCC_OscConfig+0x780>)
 8001a10:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a16:	f7ff f927 	bl	8000c68 <HAL_GetTick>
 8001a1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a1c:	e00c      	b.n	8001a38 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a1e:	f7ff f923 	bl	8000c68 <HAL_GetTick>
 8001a22:	4602      	mov	r2, r0
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	2b02      	cmp	r3, #2
 8001a2a:	d905      	bls.n	8001a38 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001a2c:	2303      	movs	r3, #3
 8001a2e:	e013      	b.n	8001a58 <HAL_RCC_OscConfig+0x7a8>
 8001a30:	40021000 	.word	0x40021000
 8001a34:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a38:	4b09      	ldr	r3, [pc, #36]	@ (8001a60 <HAL_RCC_OscConfig+0x7b0>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d1ec      	bne.n	8001a1e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001a44:	4b06      	ldr	r3, [pc, #24]	@ (8001a60 <HAL_RCC_OscConfig+0x7b0>)
 8001a46:	68da      	ldr	r2, [r3, #12]
 8001a48:	4905      	ldr	r1, [pc, #20]	@ (8001a60 <HAL_RCC_OscConfig+0x7b0>)
 8001a4a:	4b06      	ldr	r3, [pc, #24]	@ (8001a64 <HAL_RCC_OscConfig+0x7b4>)
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	60cb      	str	r3, [r1, #12]
 8001a50:	e001      	b.n	8001a56 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	e000      	b.n	8001a58 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001a56:	2300      	movs	r3, #0
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3720      	adds	r7, #32
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	40021000 	.word	0x40021000
 8001a64:	feeefffc 	.word	0xfeeefffc

08001a68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b084      	sub	sp, #16
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d101      	bne.n	8001a7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	e0e7      	b.n	8001c4c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a7c:	4b75      	ldr	r3, [pc, #468]	@ (8001c54 <HAL_RCC_ClockConfig+0x1ec>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f003 0307 	and.w	r3, r3, #7
 8001a84:	683a      	ldr	r2, [r7, #0]
 8001a86:	429a      	cmp	r2, r3
 8001a88:	d910      	bls.n	8001aac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a8a:	4b72      	ldr	r3, [pc, #456]	@ (8001c54 <HAL_RCC_ClockConfig+0x1ec>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f023 0207 	bic.w	r2, r3, #7
 8001a92:	4970      	ldr	r1, [pc, #448]	@ (8001c54 <HAL_RCC_ClockConfig+0x1ec>)
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	4313      	orrs	r3, r2
 8001a98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a9a:	4b6e      	ldr	r3, [pc, #440]	@ (8001c54 <HAL_RCC_ClockConfig+0x1ec>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 0307 	and.w	r3, r3, #7
 8001aa2:	683a      	ldr	r2, [r7, #0]
 8001aa4:	429a      	cmp	r2, r3
 8001aa6:	d001      	beq.n	8001aac <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	e0cf      	b.n	8001c4c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f003 0302 	and.w	r3, r3, #2
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d010      	beq.n	8001ada <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	689a      	ldr	r2, [r3, #8]
 8001abc:	4b66      	ldr	r3, [pc, #408]	@ (8001c58 <HAL_RCC_ClockConfig+0x1f0>)
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d908      	bls.n	8001ada <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ac8:	4b63      	ldr	r3, [pc, #396]	@ (8001c58 <HAL_RCC_ClockConfig+0x1f0>)
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	689b      	ldr	r3, [r3, #8]
 8001ad4:	4960      	ldr	r1, [pc, #384]	@ (8001c58 <HAL_RCC_ClockConfig+0x1f0>)
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f003 0301 	and.w	r3, r3, #1
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d04c      	beq.n	8001b80 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	2b03      	cmp	r3, #3
 8001aec:	d107      	bne.n	8001afe <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001aee:	4b5a      	ldr	r3, [pc, #360]	@ (8001c58 <HAL_RCC_ClockConfig+0x1f0>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d121      	bne.n	8001b3e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001afa:	2301      	movs	r3, #1
 8001afc:	e0a6      	b.n	8001c4c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	d107      	bne.n	8001b16 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b06:	4b54      	ldr	r3, [pc, #336]	@ (8001c58 <HAL_RCC_ClockConfig+0x1f0>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d115      	bne.n	8001b3e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	e09a      	b.n	8001c4c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d107      	bne.n	8001b2e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b1e:	4b4e      	ldr	r3, [pc, #312]	@ (8001c58 <HAL_RCC_ClockConfig+0x1f0>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f003 0302 	and.w	r3, r3, #2
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d109      	bne.n	8001b3e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e08e      	b.n	8001c4c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b2e:	4b4a      	ldr	r3, [pc, #296]	@ (8001c58 <HAL_RCC_ClockConfig+0x1f0>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d101      	bne.n	8001b3e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	e086      	b.n	8001c4c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001b3e:	4b46      	ldr	r3, [pc, #280]	@ (8001c58 <HAL_RCC_ClockConfig+0x1f0>)
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	f023 0203 	bic.w	r2, r3, #3
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	4943      	ldr	r1, [pc, #268]	@ (8001c58 <HAL_RCC_ClockConfig+0x1f0>)
 8001b4c:	4313      	orrs	r3, r2
 8001b4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b50:	f7ff f88a 	bl	8000c68 <HAL_GetTick>
 8001b54:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b56:	e00a      	b.n	8001b6e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b58:	f7ff f886 	bl	8000c68 <HAL_GetTick>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d901      	bls.n	8001b6e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001b6a:	2303      	movs	r3, #3
 8001b6c:	e06e      	b.n	8001c4c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b6e:	4b3a      	ldr	r3, [pc, #232]	@ (8001c58 <HAL_RCC_ClockConfig+0x1f0>)
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	f003 020c 	and.w	r2, r3, #12
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d1eb      	bne.n	8001b58 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f003 0302 	and.w	r3, r3, #2
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d010      	beq.n	8001bae <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	689a      	ldr	r2, [r3, #8]
 8001b90:	4b31      	ldr	r3, [pc, #196]	@ (8001c58 <HAL_RCC_ClockConfig+0x1f0>)
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	d208      	bcs.n	8001bae <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b9c:	4b2e      	ldr	r3, [pc, #184]	@ (8001c58 <HAL_RCC_ClockConfig+0x1f0>)
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	492b      	ldr	r1, [pc, #172]	@ (8001c58 <HAL_RCC_ClockConfig+0x1f0>)
 8001baa:	4313      	orrs	r3, r2
 8001bac:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001bae:	4b29      	ldr	r3, [pc, #164]	@ (8001c54 <HAL_RCC_ClockConfig+0x1ec>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f003 0307 	and.w	r3, r3, #7
 8001bb6:	683a      	ldr	r2, [r7, #0]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d210      	bcs.n	8001bde <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bbc:	4b25      	ldr	r3, [pc, #148]	@ (8001c54 <HAL_RCC_ClockConfig+0x1ec>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f023 0207 	bic.w	r2, r3, #7
 8001bc4:	4923      	ldr	r1, [pc, #140]	@ (8001c54 <HAL_RCC_ClockConfig+0x1ec>)
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bcc:	4b21      	ldr	r3, [pc, #132]	@ (8001c54 <HAL_RCC_ClockConfig+0x1ec>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f003 0307 	and.w	r3, r3, #7
 8001bd4:	683a      	ldr	r2, [r7, #0]
 8001bd6:	429a      	cmp	r2, r3
 8001bd8:	d001      	beq.n	8001bde <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e036      	b.n	8001c4c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f003 0304 	and.w	r3, r3, #4
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d008      	beq.n	8001bfc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001bea:	4b1b      	ldr	r3, [pc, #108]	@ (8001c58 <HAL_RCC_ClockConfig+0x1f0>)
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	68db      	ldr	r3, [r3, #12]
 8001bf6:	4918      	ldr	r1, [pc, #96]	@ (8001c58 <HAL_RCC_ClockConfig+0x1f0>)
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f003 0308 	and.w	r3, r3, #8
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d009      	beq.n	8001c1c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c08:	4b13      	ldr	r3, [pc, #76]	@ (8001c58 <HAL_RCC_ClockConfig+0x1f0>)
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	691b      	ldr	r3, [r3, #16]
 8001c14:	00db      	lsls	r3, r3, #3
 8001c16:	4910      	ldr	r1, [pc, #64]	@ (8001c58 <HAL_RCC_ClockConfig+0x1f0>)
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001c1c:	f000 f824 	bl	8001c68 <HAL_RCC_GetSysClockFreq>
 8001c20:	4602      	mov	r2, r0
 8001c22:	4b0d      	ldr	r3, [pc, #52]	@ (8001c58 <HAL_RCC_ClockConfig+0x1f0>)
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	091b      	lsrs	r3, r3, #4
 8001c28:	f003 030f 	and.w	r3, r3, #15
 8001c2c:	490b      	ldr	r1, [pc, #44]	@ (8001c5c <HAL_RCC_ClockConfig+0x1f4>)
 8001c2e:	5ccb      	ldrb	r3, [r1, r3]
 8001c30:	f003 031f 	and.w	r3, r3, #31
 8001c34:	fa22 f303 	lsr.w	r3, r2, r3
 8001c38:	4a09      	ldr	r2, [pc, #36]	@ (8001c60 <HAL_RCC_ClockConfig+0x1f8>)
 8001c3a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001c3c:	4b09      	ldr	r3, [pc, #36]	@ (8001c64 <HAL_RCC_ClockConfig+0x1fc>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4618      	mov	r0, r3
 8001c42:	f7fe ffc1 	bl	8000bc8 <HAL_InitTick>
 8001c46:	4603      	mov	r3, r0
 8001c48:	72fb      	strb	r3, [r7, #11]

  return status;
 8001c4a:	7afb      	ldrb	r3, [r7, #11]
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	3710      	adds	r7, #16
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	40022000 	.word	0x40022000
 8001c58:	40021000 	.word	0x40021000
 8001c5c:	08004870 	.word	0x08004870
 8001c60:	20000000 	.word	0x20000000
 8001c64:	20000004 	.word	0x20000004

08001c68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b089      	sub	sp, #36	@ 0x24
 8001c6c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	61fb      	str	r3, [r7, #28]
 8001c72:	2300      	movs	r3, #0
 8001c74:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c76:	4b3e      	ldr	r3, [pc, #248]	@ (8001d70 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c78:	689b      	ldr	r3, [r3, #8]
 8001c7a:	f003 030c 	and.w	r3, r3, #12
 8001c7e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c80:	4b3b      	ldr	r3, [pc, #236]	@ (8001d70 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c82:	68db      	ldr	r3, [r3, #12]
 8001c84:	f003 0303 	and.w	r3, r3, #3
 8001c88:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d005      	beq.n	8001c9c <HAL_RCC_GetSysClockFreq+0x34>
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	2b0c      	cmp	r3, #12
 8001c94:	d121      	bne.n	8001cda <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	d11e      	bne.n	8001cda <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001c9c:	4b34      	ldr	r3, [pc, #208]	@ (8001d70 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f003 0308 	and.w	r3, r3, #8
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d107      	bne.n	8001cb8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001ca8:	4b31      	ldr	r3, [pc, #196]	@ (8001d70 <HAL_RCC_GetSysClockFreq+0x108>)
 8001caa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001cae:	0a1b      	lsrs	r3, r3, #8
 8001cb0:	f003 030f 	and.w	r3, r3, #15
 8001cb4:	61fb      	str	r3, [r7, #28]
 8001cb6:	e005      	b.n	8001cc4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001cb8:	4b2d      	ldr	r3, [pc, #180]	@ (8001d70 <HAL_RCC_GetSysClockFreq+0x108>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	091b      	lsrs	r3, r3, #4
 8001cbe:	f003 030f 	and.w	r3, r3, #15
 8001cc2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001cc4:	4a2b      	ldr	r2, [pc, #172]	@ (8001d74 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001cc6:	69fb      	ldr	r3, [r7, #28]
 8001cc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ccc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d10d      	bne.n	8001cf0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001cd4:	69fb      	ldr	r3, [r7, #28]
 8001cd6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001cd8:	e00a      	b.n	8001cf0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	2b04      	cmp	r3, #4
 8001cde:	d102      	bne.n	8001ce6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001ce0:	4b25      	ldr	r3, [pc, #148]	@ (8001d78 <HAL_RCC_GetSysClockFreq+0x110>)
 8001ce2:	61bb      	str	r3, [r7, #24]
 8001ce4:	e004      	b.n	8001cf0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	2b08      	cmp	r3, #8
 8001cea:	d101      	bne.n	8001cf0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001cec:	4b23      	ldr	r3, [pc, #140]	@ (8001d7c <HAL_RCC_GetSysClockFreq+0x114>)
 8001cee:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	2b0c      	cmp	r3, #12
 8001cf4:	d134      	bne.n	8001d60 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001cf6:	4b1e      	ldr	r3, [pc, #120]	@ (8001d70 <HAL_RCC_GetSysClockFreq+0x108>)
 8001cf8:	68db      	ldr	r3, [r3, #12]
 8001cfa:	f003 0303 	and.w	r3, r3, #3
 8001cfe:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	2b02      	cmp	r3, #2
 8001d04:	d003      	beq.n	8001d0e <HAL_RCC_GetSysClockFreq+0xa6>
 8001d06:	68bb      	ldr	r3, [r7, #8]
 8001d08:	2b03      	cmp	r3, #3
 8001d0a:	d003      	beq.n	8001d14 <HAL_RCC_GetSysClockFreq+0xac>
 8001d0c:	e005      	b.n	8001d1a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001d0e:	4b1a      	ldr	r3, [pc, #104]	@ (8001d78 <HAL_RCC_GetSysClockFreq+0x110>)
 8001d10:	617b      	str	r3, [r7, #20]
      break;
 8001d12:	e005      	b.n	8001d20 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001d14:	4b19      	ldr	r3, [pc, #100]	@ (8001d7c <HAL_RCC_GetSysClockFreq+0x114>)
 8001d16:	617b      	str	r3, [r7, #20]
      break;
 8001d18:	e002      	b.n	8001d20 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001d1a:	69fb      	ldr	r3, [r7, #28]
 8001d1c:	617b      	str	r3, [r7, #20]
      break;
 8001d1e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d20:	4b13      	ldr	r3, [pc, #76]	@ (8001d70 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	091b      	lsrs	r3, r3, #4
 8001d26:	f003 0307 	and.w	r3, r3, #7
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001d2e:	4b10      	ldr	r3, [pc, #64]	@ (8001d70 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d30:	68db      	ldr	r3, [r3, #12]
 8001d32:	0a1b      	lsrs	r3, r3, #8
 8001d34:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001d38:	697a      	ldr	r2, [r7, #20]
 8001d3a:	fb03 f202 	mul.w	r2, r3, r2
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d44:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d46:	4b0a      	ldr	r3, [pc, #40]	@ (8001d70 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d48:	68db      	ldr	r3, [r3, #12]
 8001d4a:	0e5b      	lsrs	r3, r3, #25
 8001d4c:	f003 0303 	and.w	r3, r3, #3
 8001d50:	3301      	adds	r3, #1
 8001d52:	005b      	lsls	r3, r3, #1
 8001d54:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001d56:	697a      	ldr	r2, [r7, #20]
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d5e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001d60:	69bb      	ldr	r3, [r7, #24]
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	3724      	adds	r7, #36	@ 0x24
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	40021000 	.word	0x40021000
 8001d74:	08004888 	.word	0x08004888
 8001d78:	00f42400 	.word	0x00f42400
 8001d7c:	007a1200 	.word	0x007a1200

08001d80 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d84:	4b03      	ldr	r3, [pc, #12]	@ (8001d94 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d86:	681b      	ldr	r3, [r3, #0]
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	20000000 	.word	0x20000000

08001d98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001d9c:	f7ff fff0 	bl	8001d80 <HAL_RCC_GetHCLKFreq>
 8001da0:	4602      	mov	r2, r0
 8001da2:	4b06      	ldr	r3, [pc, #24]	@ (8001dbc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	0a1b      	lsrs	r3, r3, #8
 8001da8:	f003 0307 	and.w	r3, r3, #7
 8001dac:	4904      	ldr	r1, [pc, #16]	@ (8001dc0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001dae:	5ccb      	ldrb	r3, [r1, r3]
 8001db0:	f003 031f 	and.w	r3, r3, #31
 8001db4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	40021000 	.word	0x40021000
 8001dc0:	08004880 	.word	0x08004880

08001dc4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001dc8:	f7ff ffda 	bl	8001d80 <HAL_RCC_GetHCLKFreq>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	4b06      	ldr	r3, [pc, #24]	@ (8001de8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	0adb      	lsrs	r3, r3, #11
 8001dd4:	f003 0307 	and.w	r3, r3, #7
 8001dd8:	4904      	ldr	r1, [pc, #16]	@ (8001dec <HAL_RCC_GetPCLK2Freq+0x28>)
 8001dda:	5ccb      	ldrb	r3, [r1, r3]
 8001ddc:	f003 031f 	and.w	r3, r3, #31
 8001de0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	40021000 	.word	0x40021000
 8001dec:	08004880 	.word	0x08004880

08001df0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b086      	sub	sp, #24
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001df8:	2300      	movs	r3, #0
 8001dfa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001dfc:	4b2a      	ldr	r3, [pc, #168]	@ (8001ea8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001dfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d003      	beq.n	8001e10 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001e08:	f7ff f9ee 	bl	80011e8 <HAL_PWREx_GetVoltageRange>
 8001e0c:	6178      	str	r0, [r7, #20]
 8001e0e:	e014      	b.n	8001e3a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001e10:	4b25      	ldr	r3, [pc, #148]	@ (8001ea8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e14:	4a24      	ldr	r2, [pc, #144]	@ (8001ea8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e1c:	4b22      	ldr	r3, [pc, #136]	@ (8001ea8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e24:	60fb      	str	r3, [r7, #12]
 8001e26:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001e28:	f7ff f9de 	bl	80011e8 <HAL_PWREx_GetVoltageRange>
 8001e2c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001e2e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ea8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e32:	4a1d      	ldr	r2, [pc, #116]	@ (8001ea8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e34:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e38:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e3a:	697b      	ldr	r3, [r7, #20]
 8001e3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e40:	d10b      	bne.n	8001e5a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2b80      	cmp	r3, #128	@ 0x80
 8001e46:	d919      	bls.n	8001e7c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2ba0      	cmp	r3, #160	@ 0xa0
 8001e4c:	d902      	bls.n	8001e54 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001e4e:	2302      	movs	r3, #2
 8001e50:	613b      	str	r3, [r7, #16]
 8001e52:	e013      	b.n	8001e7c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001e54:	2301      	movs	r3, #1
 8001e56:	613b      	str	r3, [r7, #16]
 8001e58:	e010      	b.n	8001e7c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2b80      	cmp	r3, #128	@ 0x80
 8001e5e:	d902      	bls.n	8001e66 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001e60:	2303      	movs	r3, #3
 8001e62:	613b      	str	r3, [r7, #16]
 8001e64:	e00a      	b.n	8001e7c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2b80      	cmp	r3, #128	@ 0x80
 8001e6a:	d102      	bne.n	8001e72 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	613b      	str	r3, [r7, #16]
 8001e70:	e004      	b.n	8001e7c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2b70      	cmp	r3, #112	@ 0x70
 8001e76:	d101      	bne.n	8001e7c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001e78:	2301      	movs	r3, #1
 8001e7a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001e7c:	4b0b      	ldr	r3, [pc, #44]	@ (8001eac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f023 0207 	bic.w	r2, r3, #7
 8001e84:	4909      	ldr	r1, [pc, #36]	@ (8001eac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001e86:	693b      	ldr	r3, [r7, #16]
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001e8c:	4b07      	ldr	r3, [pc, #28]	@ (8001eac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 0307 	and.w	r3, r3, #7
 8001e94:	693a      	ldr	r2, [r7, #16]
 8001e96:	429a      	cmp	r2, r3
 8001e98:	d001      	beq.n	8001e9e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e000      	b.n	8001ea0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001e9e:	2300      	movs	r3, #0
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	3718      	adds	r7, #24
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	40021000 	.word	0x40021000
 8001eac:	40022000 	.word	0x40022000

08001eb0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b086      	sub	sp, #24
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001eb8:	2300      	movs	r3, #0
 8001eba:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d041      	beq.n	8001f50 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001ed0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001ed4:	d02a      	beq.n	8001f2c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001ed6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001eda:	d824      	bhi.n	8001f26 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001edc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001ee0:	d008      	beq.n	8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001ee2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001ee6:	d81e      	bhi.n	8001f26 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d00a      	beq.n	8001f02 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001eec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001ef0:	d010      	beq.n	8001f14 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001ef2:	e018      	b.n	8001f26 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001ef4:	4b86      	ldr	r3, [pc, #536]	@ (8002110 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ef6:	68db      	ldr	r3, [r3, #12]
 8001ef8:	4a85      	ldr	r2, [pc, #532]	@ (8002110 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001efa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001efe:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f00:	e015      	b.n	8001f2e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	3304      	adds	r3, #4
 8001f06:	2100      	movs	r1, #0
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f000 fabb 	bl	8002484 <RCCEx_PLLSAI1_Config>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f12:	e00c      	b.n	8001f2e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	3320      	adds	r3, #32
 8001f18:	2100      	movs	r1, #0
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f000 fba6 	bl	800266c <RCCEx_PLLSAI2_Config>
 8001f20:	4603      	mov	r3, r0
 8001f22:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f24:	e003      	b.n	8001f2e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	74fb      	strb	r3, [r7, #19]
      break;
 8001f2a:	e000      	b.n	8001f2e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8001f2c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001f2e:	7cfb      	ldrb	r3, [r7, #19]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d10b      	bne.n	8001f4c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001f34:	4b76      	ldr	r3, [pc, #472]	@ (8002110 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f3a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001f42:	4973      	ldr	r1, [pc, #460]	@ (8002110 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f44:	4313      	orrs	r3, r2
 8001f46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8001f4a:	e001      	b.n	8001f50 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f4c:	7cfb      	ldrb	r3, [r7, #19]
 8001f4e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d041      	beq.n	8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001f60:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001f64:	d02a      	beq.n	8001fbc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8001f66:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001f6a:	d824      	bhi.n	8001fb6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001f6c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001f70:	d008      	beq.n	8001f84 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001f72:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001f76:	d81e      	bhi.n	8001fb6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d00a      	beq.n	8001f92 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8001f7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f80:	d010      	beq.n	8001fa4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001f82:	e018      	b.n	8001fb6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001f84:	4b62      	ldr	r3, [pc, #392]	@ (8002110 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	4a61      	ldr	r2, [pc, #388]	@ (8002110 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f8e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001f90:	e015      	b.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	3304      	adds	r3, #4
 8001f96:	2100      	movs	r1, #0
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f000 fa73 	bl	8002484 <RCCEx_PLLSAI1_Config>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001fa2:	e00c      	b.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	3320      	adds	r3, #32
 8001fa8:	2100      	movs	r1, #0
 8001faa:	4618      	mov	r0, r3
 8001fac:	f000 fb5e 	bl	800266c <RCCEx_PLLSAI2_Config>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001fb4:	e003      	b.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	74fb      	strb	r3, [r7, #19]
      break;
 8001fba:	e000      	b.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8001fbc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001fbe:	7cfb      	ldrb	r3, [r7, #19]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d10b      	bne.n	8001fdc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001fc4:	4b52      	ldr	r3, [pc, #328]	@ (8002110 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fca:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001fd2:	494f      	ldr	r1, [pc, #316]	@ (8002110 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8001fda:	e001      	b.n	8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001fdc:	7cfb      	ldrb	r3, [r7, #19]
 8001fde:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	f000 80a0 	beq.w	800212e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001ff2:	4b47      	ldr	r3, [pc, #284]	@ (8002110 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ff4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ff6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d101      	bne.n	8002002 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8001ffe:	2301      	movs	r3, #1
 8002000:	e000      	b.n	8002004 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002002:	2300      	movs	r3, #0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d00d      	beq.n	8002024 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002008:	4b41      	ldr	r3, [pc, #260]	@ (8002110 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800200a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800200c:	4a40      	ldr	r2, [pc, #256]	@ (8002110 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800200e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002012:	6593      	str	r3, [r2, #88]	@ 0x58
 8002014:	4b3e      	ldr	r3, [pc, #248]	@ (8002110 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002016:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002018:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800201c:	60bb      	str	r3, [r7, #8]
 800201e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002020:	2301      	movs	r3, #1
 8002022:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002024:	4b3b      	ldr	r3, [pc, #236]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a3a      	ldr	r2, [pc, #232]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800202a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800202e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002030:	f7fe fe1a 	bl	8000c68 <HAL_GetTick>
 8002034:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002036:	e009      	b.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002038:	f7fe fe16 	bl	8000c68 <HAL_GetTick>
 800203c:	4602      	mov	r2, r0
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	1ad3      	subs	r3, r2, r3
 8002042:	2b02      	cmp	r3, #2
 8002044:	d902      	bls.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002046:	2303      	movs	r3, #3
 8002048:	74fb      	strb	r3, [r7, #19]
        break;
 800204a:	e005      	b.n	8002058 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800204c:	4b31      	ldr	r3, [pc, #196]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002054:	2b00      	cmp	r3, #0
 8002056:	d0ef      	beq.n	8002038 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002058:	7cfb      	ldrb	r3, [r7, #19]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d15c      	bne.n	8002118 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800205e:	4b2c      	ldr	r3, [pc, #176]	@ (8002110 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002060:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002064:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002068:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d01f      	beq.n	80020b0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002076:	697a      	ldr	r2, [r7, #20]
 8002078:	429a      	cmp	r2, r3
 800207a:	d019      	beq.n	80020b0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800207c:	4b24      	ldr	r3, [pc, #144]	@ (8002110 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800207e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002082:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002086:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002088:	4b21      	ldr	r3, [pc, #132]	@ (8002110 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800208a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800208e:	4a20      	ldr	r2, [pc, #128]	@ (8002110 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002090:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002094:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002098:	4b1d      	ldr	r3, [pc, #116]	@ (8002110 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800209a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800209e:	4a1c      	ldr	r2, [pc, #112]	@ (8002110 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80020a8:	4a19      	ldr	r2, [pc, #100]	@ (8002110 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	f003 0301 	and.w	r3, r3, #1
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d016      	beq.n	80020e8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020ba:	f7fe fdd5 	bl	8000c68 <HAL_GetTick>
 80020be:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020c0:	e00b      	b.n	80020da <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020c2:	f7fe fdd1 	bl	8000c68 <HAL_GetTick>
 80020c6:	4602      	mov	r2, r0
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	1ad3      	subs	r3, r2, r3
 80020cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d902      	bls.n	80020da <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80020d4:	2303      	movs	r3, #3
 80020d6:	74fb      	strb	r3, [r7, #19]
            break;
 80020d8:	e006      	b.n	80020e8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020da:	4b0d      	ldr	r3, [pc, #52]	@ (8002110 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020e0:	f003 0302 	and.w	r3, r3, #2
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d0ec      	beq.n	80020c2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80020e8:	7cfb      	ldrb	r3, [r7, #19]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d10c      	bne.n	8002108 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80020ee:	4b08      	ldr	r3, [pc, #32]	@ (8002110 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80020fe:	4904      	ldr	r1, [pc, #16]	@ (8002110 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002100:	4313      	orrs	r3, r2
 8002102:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002106:	e009      	b.n	800211c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002108:	7cfb      	ldrb	r3, [r7, #19]
 800210a:	74bb      	strb	r3, [r7, #18]
 800210c:	e006      	b.n	800211c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800210e:	bf00      	nop
 8002110:	40021000 	.word	0x40021000
 8002114:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002118:	7cfb      	ldrb	r3, [r7, #19]
 800211a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800211c:	7c7b      	ldrb	r3, [r7, #17]
 800211e:	2b01      	cmp	r3, #1
 8002120:	d105      	bne.n	800212e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002122:	4b9e      	ldr	r3, [pc, #632]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002124:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002126:	4a9d      	ldr	r2, [pc, #628]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002128:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800212c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 0301 	and.w	r3, r3, #1
 8002136:	2b00      	cmp	r3, #0
 8002138:	d00a      	beq.n	8002150 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800213a:	4b98      	ldr	r3, [pc, #608]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800213c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002140:	f023 0203 	bic.w	r2, r3, #3
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002148:	4994      	ldr	r1, [pc, #592]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800214a:	4313      	orrs	r3, r2
 800214c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f003 0302 	and.w	r3, r3, #2
 8002158:	2b00      	cmp	r3, #0
 800215a:	d00a      	beq.n	8002172 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800215c:	4b8f      	ldr	r3, [pc, #572]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800215e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002162:	f023 020c 	bic.w	r2, r3, #12
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800216a:	498c      	ldr	r1, [pc, #560]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800216c:	4313      	orrs	r3, r2
 800216e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 0304 	and.w	r3, r3, #4
 800217a:	2b00      	cmp	r3, #0
 800217c:	d00a      	beq.n	8002194 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800217e:	4b87      	ldr	r3, [pc, #540]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002180:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002184:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800218c:	4983      	ldr	r1, [pc, #524]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800218e:	4313      	orrs	r3, r2
 8002190:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f003 0308 	and.w	r3, r3, #8
 800219c:	2b00      	cmp	r3, #0
 800219e:	d00a      	beq.n	80021b6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80021a0:	4b7e      	ldr	r3, [pc, #504]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021a6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ae:	497b      	ldr	r1, [pc, #492]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021b0:	4313      	orrs	r3, r2
 80021b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 0310 	and.w	r3, r3, #16
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d00a      	beq.n	80021d8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80021c2:	4b76      	ldr	r3, [pc, #472]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021c8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021d0:	4972      	ldr	r1, [pc, #456]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021d2:	4313      	orrs	r3, r2
 80021d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f003 0320 	and.w	r3, r3, #32
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d00a      	beq.n	80021fa <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80021e4:	4b6d      	ldr	r3, [pc, #436]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021ea:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021f2:	496a      	ldr	r1, [pc, #424]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021f4:	4313      	orrs	r3, r2
 80021f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002202:	2b00      	cmp	r3, #0
 8002204:	d00a      	beq.n	800221c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002206:	4b65      	ldr	r3, [pc, #404]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002208:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800220c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002214:	4961      	ldr	r1, [pc, #388]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002216:	4313      	orrs	r3, r2
 8002218:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002224:	2b00      	cmp	r3, #0
 8002226:	d00a      	beq.n	800223e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002228:	4b5c      	ldr	r3, [pc, #368]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800222a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800222e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002236:	4959      	ldr	r1, [pc, #356]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002238:	4313      	orrs	r3, r2
 800223a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002246:	2b00      	cmp	r3, #0
 8002248:	d00a      	beq.n	8002260 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800224a:	4b54      	ldr	r3, [pc, #336]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800224c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002250:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002258:	4950      	ldr	r1, [pc, #320]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800225a:	4313      	orrs	r3, r2
 800225c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002268:	2b00      	cmp	r3, #0
 800226a:	d00a      	beq.n	8002282 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800226c:	4b4b      	ldr	r3, [pc, #300]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800226e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002272:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800227a:	4948      	ldr	r1, [pc, #288]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800227c:	4313      	orrs	r3, r2
 800227e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800228a:	2b00      	cmp	r3, #0
 800228c:	d00a      	beq.n	80022a4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800228e:	4b43      	ldr	r3, [pc, #268]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002290:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002294:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800229c:	493f      	ldr	r1, [pc, #252]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800229e:	4313      	orrs	r3, r2
 80022a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d028      	beq.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80022b0:	4b3a      	ldr	r3, [pc, #232]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022b6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022be:	4937      	ldr	r1, [pc, #220]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022c0:	4313      	orrs	r3, r2
 80022c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80022ce:	d106      	bne.n	80022de <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022d0:	4b32      	ldr	r3, [pc, #200]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	4a31      	ldr	r2, [pc, #196]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80022da:	60d3      	str	r3, [r2, #12]
 80022dc:	e011      	b.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022e2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80022e6:	d10c      	bne.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	3304      	adds	r3, #4
 80022ec:	2101      	movs	r1, #1
 80022ee:	4618      	mov	r0, r3
 80022f0:	f000 f8c8 	bl	8002484 <RCCEx_PLLSAI1_Config>
 80022f4:	4603      	mov	r3, r0
 80022f6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80022f8:	7cfb      	ldrb	r3, [r7, #19]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d001      	beq.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80022fe:	7cfb      	ldrb	r3, [r7, #19]
 8002300:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800230a:	2b00      	cmp	r3, #0
 800230c:	d028      	beq.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800230e:	4b23      	ldr	r3, [pc, #140]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002310:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002314:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800231c:	491f      	ldr	r1, [pc, #124]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800231e:	4313      	orrs	r3, r2
 8002320:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002328:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800232c:	d106      	bne.n	800233c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800232e:	4b1b      	ldr	r3, [pc, #108]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	4a1a      	ldr	r2, [pc, #104]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002334:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002338:	60d3      	str	r3, [r2, #12]
 800233a:	e011      	b.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002340:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002344:	d10c      	bne.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	3304      	adds	r3, #4
 800234a:	2101      	movs	r1, #1
 800234c:	4618      	mov	r0, r3
 800234e:	f000 f899 	bl	8002484 <RCCEx_PLLSAI1_Config>
 8002352:	4603      	mov	r3, r0
 8002354:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002356:	7cfb      	ldrb	r3, [r7, #19]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d001      	beq.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800235c:	7cfb      	ldrb	r3, [r7, #19]
 800235e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002368:	2b00      	cmp	r3, #0
 800236a:	d02b      	beq.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800236c:	4b0b      	ldr	r3, [pc, #44]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800236e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002372:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800237a:	4908      	ldr	r1, [pc, #32]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800237c:	4313      	orrs	r3, r2
 800237e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002386:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800238a:	d109      	bne.n	80023a0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800238c:	4b03      	ldr	r3, [pc, #12]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	4a02      	ldr	r2, [pc, #8]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002392:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002396:	60d3      	str	r3, [r2, #12]
 8002398:	e014      	b.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800239a:	bf00      	nop
 800239c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023a4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80023a8:	d10c      	bne.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	3304      	adds	r3, #4
 80023ae:	2101      	movs	r1, #1
 80023b0:	4618      	mov	r0, r3
 80023b2:	f000 f867 	bl	8002484 <RCCEx_PLLSAI1_Config>
 80023b6:	4603      	mov	r3, r0
 80023b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80023ba:	7cfb      	ldrb	r3, [r7, #19]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d001      	beq.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80023c0:	7cfb      	ldrb	r3, [r7, #19]
 80023c2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d02f      	beq.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80023d0:	4b2b      	ldr	r3, [pc, #172]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80023d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023d6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80023de:	4928      	ldr	r1, [pc, #160]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80023e0:	4313      	orrs	r3, r2
 80023e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80023ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80023ee:	d10d      	bne.n	800240c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	3304      	adds	r3, #4
 80023f4:	2102      	movs	r1, #2
 80023f6:	4618      	mov	r0, r3
 80023f8:	f000 f844 	bl	8002484 <RCCEx_PLLSAI1_Config>
 80023fc:	4603      	mov	r3, r0
 80023fe:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002400:	7cfb      	ldrb	r3, [r7, #19]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d014      	beq.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002406:	7cfb      	ldrb	r3, [r7, #19]
 8002408:	74bb      	strb	r3, [r7, #18]
 800240a:	e011      	b.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002410:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002414:	d10c      	bne.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	3320      	adds	r3, #32
 800241a:	2102      	movs	r1, #2
 800241c:	4618      	mov	r0, r3
 800241e:	f000 f925 	bl	800266c <RCCEx_PLLSAI2_Config>
 8002422:	4603      	mov	r3, r0
 8002424:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002426:	7cfb      	ldrb	r3, [r7, #19]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d001      	beq.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800242c:	7cfb      	ldrb	r3, [r7, #19]
 800242e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002438:	2b00      	cmp	r3, #0
 800243a:	d00a      	beq.n	8002452 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800243c:	4b10      	ldr	r3, [pc, #64]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800243e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002442:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800244a:	490d      	ldr	r1, [pc, #52]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800244c:	4313      	orrs	r3, r2
 800244e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d00b      	beq.n	8002476 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800245e:	4b08      	ldr	r3, [pc, #32]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002460:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002464:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800246e:	4904      	ldr	r1, [pc, #16]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002470:	4313      	orrs	r3, r2
 8002472:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002476:	7cbb      	ldrb	r3, [r7, #18]
}
 8002478:	4618      	mov	r0, r3
 800247a:	3718      	adds	r7, #24
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	40021000 	.word	0x40021000

08002484 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b084      	sub	sp, #16
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800248e:	2300      	movs	r3, #0
 8002490:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002492:	4b75      	ldr	r3, [pc, #468]	@ (8002668 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002494:	68db      	ldr	r3, [r3, #12]
 8002496:	f003 0303 	and.w	r3, r3, #3
 800249a:	2b00      	cmp	r3, #0
 800249c:	d018      	beq.n	80024d0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800249e:	4b72      	ldr	r3, [pc, #456]	@ (8002668 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024a0:	68db      	ldr	r3, [r3, #12]
 80024a2:	f003 0203 	and.w	r2, r3, #3
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	429a      	cmp	r2, r3
 80024ac:	d10d      	bne.n	80024ca <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
       ||
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d009      	beq.n	80024ca <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80024b6:	4b6c      	ldr	r3, [pc, #432]	@ (8002668 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024b8:	68db      	ldr	r3, [r3, #12]
 80024ba:	091b      	lsrs	r3, r3, #4
 80024bc:	f003 0307 	and.w	r3, r3, #7
 80024c0:	1c5a      	adds	r2, r3, #1
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685b      	ldr	r3, [r3, #4]
       ||
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d047      	beq.n	800255a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	73fb      	strb	r3, [r7, #15]
 80024ce:	e044      	b.n	800255a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2b03      	cmp	r3, #3
 80024d6:	d018      	beq.n	800250a <RCCEx_PLLSAI1_Config+0x86>
 80024d8:	2b03      	cmp	r3, #3
 80024da:	d825      	bhi.n	8002528 <RCCEx_PLLSAI1_Config+0xa4>
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d002      	beq.n	80024e6 <RCCEx_PLLSAI1_Config+0x62>
 80024e0:	2b02      	cmp	r3, #2
 80024e2:	d009      	beq.n	80024f8 <RCCEx_PLLSAI1_Config+0x74>
 80024e4:	e020      	b.n	8002528 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80024e6:	4b60      	ldr	r3, [pc, #384]	@ (8002668 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f003 0302 	and.w	r3, r3, #2
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d11d      	bne.n	800252e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80024f6:	e01a      	b.n	800252e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80024f8:	4b5b      	ldr	r3, [pc, #364]	@ (8002668 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002500:	2b00      	cmp	r3, #0
 8002502:	d116      	bne.n	8002532 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002508:	e013      	b.n	8002532 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800250a:	4b57      	ldr	r3, [pc, #348]	@ (8002668 <RCCEx_PLLSAI1_Config+0x1e4>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002512:	2b00      	cmp	r3, #0
 8002514:	d10f      	bne.n	8002536 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002516:	4b54      	ldr	r3, [pc, #336]	@ (8002668 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800251e:	2b00      	cmp	r3, #0
 8002520:	d109      	bne.n	8002536 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002526:	e006      	b.n	8002536 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	73fb      	strb	r3, [r7, #15]
      break;
 800252c:	e004      	b.n	8002538 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800252e:	bf00      	nop
 8002530:	e002      	b.n	8002538 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002532:	bf00      	nop
 8002534:	e000      	b.n	8002538 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002536:	bf00      	nop
    }

    if(status == HAL_OK)
 8002538:	7bfb      	ldrb	r3, [r7, #15]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d10d      	bne.n	800255a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800253e:	4b4a      	ldr	r3, [pc, #296]	@ (8002668 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002540:	68db      	ldr	r3, [r3, #12]
 8002542:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6819      	ldr	r1, [r3, #0]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	3b01      	subs	r3, #1
 8002550:	011b      	lsls	r3, r3, #4
 8002552:	430b      	orrs	r3, r1
 8002554:	4944      	ldr	r1, [pc, #272]	@ (8002668 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002556:	4313      	orrs	r3, r2
 8002558:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800255a:	7bfb      	ldrb	r3, [r7, #15]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d17d      	bne.n	800265c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002560:	4b41      	ldr	r3, [pc, #260]	@ (8002668 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a40      	ldr	r2, [pc, #256]	@ (8002668 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002566:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800256a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800256c:	f7fe fb7c 	bl	8000c68 <HAL_GetTick>
 8002570:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002572:	e009      	b.n	8002588 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002574:	f7fe fb78 	bl	8000c68 <HAL_GetTick>
 8002578:	4602      	mov	r2, r0
 800257a:	68bb      	ldr	r3, [r7, #8]
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	2b02      	cmp	r3, #2
 8002580:	d902      	bls.n	8002588 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002582:	2303      	movs	r3, #3
 8002584:	73fb      	strb	r3, [r7, #15]
        break;
 8002586:	e005      	b.n	8002594 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002588:	4b37      	ldr	r3, [pc, #220]	@ (8002668 <RCCEx_PLLSAI1_Config+0x1e4>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d1ef      	bne.n	8002574 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002594:	7bfb      	ldrb	r3, [r7, #15]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d160      	bne.n	800265c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d111      	bne.n	80025c4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80025a0:	4b31      	ldr	r3, [pc, #196]	@ (8002668 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025a2:	691b      	ldr	r3, [r3, #16]
 80025a4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80025a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80025ac:	687a      	ldr	r2, [r7, #4]
 80025ae:	6892      	ldr	r2, [r2, #8]
 80025b0:	0211      	lsls	r1, r2, #8
 80025b2:	687a      	ldr	r2, [r7, #4]
 80025b4:	68d2      	ldr	r2, [r2, #12]
 80025b6:	0912      	lsrs	r2, r2, #4
 80025b8:	0452      	lsls	r2, r2, #17
 80025ba:	430a      	orrs	r2, r1
 80025bc:	492a      	ldr	r1, [pc, #168]	@ (8002668 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025be:	4313      	orrs	r3, r2
 80025c0:	610b      	str	r3, [r1, #16]
 80025c2:	e027      	b.n	8002614 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	2b01      	cmp	r3, #1
 80025c8:	d112      	bne.n	80025f0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80025ca:	4b27      	ldr	r3, [pc, #156]	@ (8002668 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025cc:	691b      	ldr	r3, [r3, #16]
 80025ce:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80025d2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80025d6:	687a      	ldr	r2, [r7, #4]
 80025d8:	6892      	ldr	r2, [r2, #8]
 80025da:	0211      	lsls	r1, r2, #8
 80025dc:	687a      	ldr	r2, [r7, #4]
 80025de:	6912      	ldr	r2, [r2, #16]
 80025e0:	0852      	lsrs	r2, r2, #1
 80025e2:	3a01      	subs	r2, #1
 80025e4:	0552      	lsls	r2, r2, #21
 80025e6:	430a      	orrs	r2, r1
 80025e8:	491f      	ldr	r1, [pc, #124]	@ (8002668 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025ea:	4313      	orrs	r3, r2
 80025ec:	610b      	str	r3, [r1, #16]
 80025ee:	e011      	b.n	8002614 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80025f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002668 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025f2:	691b      	ldr	r3, [r3, #16]
 80025f4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80025f8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	6892      	ldr	r2, [r2, #8]
 8002600:	0211      	lsls	r1, r2, #8
 8002602:	687a      	ldr	r2, [r7, #4]
 8002604:	6952      	ldr	r2, [r2, #20]
 8002606:	0852      	lsrs	r2, r2, #1
 8002608:	3a01      	subs	r2, #1
 800260a:	0652      	lsls	r2, r2, #25
 800260c:	430a      	orrs	r2, r1
 800260e:	4916      	ldr	r1, [pc, #88]	@ (8002668 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002610:	4313      	orrs	r3, r2
 8002612:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002614:	4b14      	ldr	r3, [pc, #80]	@ (8002668 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a13      	ldr	r2, [pc, #76]	@ (8002668 <RCCEx_PLLSAI1_Config+0x1e4>)
 800261a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800261e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002620:	f7fe fb22 	bl	8000c68 <HAL_GetTick>
 8002624:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002626:	e009      	b.n	800263c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002628:	f7fe fb1e 	bl	8000c68 <HAL_GetTick>
 800262c:	4602      	mov	r2, r0
 800262e:	68bb      	ldr	r3, [r7, #8]
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	2b02      	cmp	r3, #2
 8002634:	d902      	bls.n	800263c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002636:	2303      	movs	r3, #3
 8002638:	73fb      	strb	r3, [r7, #15]
          break;
 800263a:	e005      	b.n	8002648 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800263c:	4b0a      	ldr	r3, [pc, #40]	@ (8002668 <RCCEx_PLLSAI1_Config+0x1e4>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002644:	2b00      	cmp	r3, #0
 8002646:	d0ef      	beq.n	8002628 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002648:	7bfb      	ldrb	r3, [r7, #15]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d106      	bne.n	800265c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800264e:	4b06      	ldr	r3, [pc, #24]	@ (8002668 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002650:	691a      	ldr	r2, [r3, #16]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	699b      	ldr	r3, [r3, #24]
 8002656:	4904      	ldr	r1, [pc, #16]	@ (8002668 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002658:	4313      	orrs	r3, r2
 800265a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800265c:	7bfb      	ldrb	r3, [r7, #15]
}
 800265e:	4618      	mov	r0, r3
 8002660:	3710      	adds	r7, #16
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	40021000 	.word	0x40021000

0800266c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
 8002674:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002676:	2300      	movs	r3, #0
 8002678:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800267a:	4b6a      	ldr	r3, [pc, #424]	@ (8002824 <RCCEx_PLLSAI2_Config+0x1b8>)
 800267c:	68db      	ldr	r3, [r3, #12]
 800267e:	f003 0303 	and.w	r3, r3, #3
 8002682:	2b00      	cmp	r3, #0
 8002684:	d018      	beq.n	80026b8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002686:	4b67      	ldr	r3, [pc, #412]	@ (8002824 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002688:	68db      	ldr	r3, [r3, #12]
 800268a:	f003 0203 	and.w	r2, r3, #3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	429a      	cmp	r2, r3
 8002694:	d10d      	bne.n	80026b2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
       ||
 800269a:	2b00      	cmp	r3, #0
 800269c:	d009      	beq.n	80026b2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800269e:	4b61      	ldr	r3, [pc, #388]	@ (8002824 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026a0:	68db      	ldr	r3, [r3, #12]
 80026a2:	091b      	lsrs	r3, r3, #4
 80026a4:	f003 0307 	and.w	r3, r3, #7
 80026a8:	1c5a      	adds	r2, r3, #1
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	685b      	ldr	r3, [r3, #4]
       ||
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d047      	beq.n	8002742 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	73fb      	strb	r3, [r7, #15]
 80026b6:	e044      	b.n	8002742 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	2b03      	cmp	r3, #3
 80026be:	d018      	beq.n	80026f2 <RCCEx_PLLSAI2_Config+0x86>
 80026c0:	2b03      	cmp	r3, #3
 80026c2:	d825      	bhi.n	8002710 <RCCEx_PLLSAI2_Config+0xa4>
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d002      	beq.n	80026ce <RCCEx_PLLSAI2_Config+0x62>
 80026c8:	2b02      	cmp	r3, #2
 80026ca:	d009      	beq.n	80026e0 <RCCEx_PLLSAI2_Config+0x74>
 80026cc:	e020      	b.n	8002710 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80026ce:	4b55      	ldr	r3, [pc, #340]	@ (8002824 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 0302 	and.w	r3, r3, #2
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d11d      	bne.n	8002716 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80026de:	e01a      	b.n	8002716 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80026e0:	4b50      	ldr	r3, [pc, #320]	@ (8002824 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d116      	bne.n	800271a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80026ec:	2301      	movs	r3, #1
 80026ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80026f0:	e013      	b.n	800271a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80026f2:	4b4c      	ldr	r3, [pc, #304]	@ (8002824 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d10f      	bne.n	800271e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80026fe:	4b49      	ldr	r3, [pc, #292]	@ (8002824 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002706:	2b00      	cmp	r3, #0
 8002708:	d109      	bne.n	800271e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800270e:	e006      	b.n	800271e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	73fb      	strb	r3, [r7, #15]
      break;
 8002714:	e004      	b.n	8002720 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002716:	bf00      	nop
 8002718:	e002      	b.n	8002720 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800271a:	bf00      	nop
 800271c:	e000      	b.n	8002720 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800271e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002720:	7bfb      	ldrb	r3, [r7, #15]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d10d      	bne.n	8002742 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002726:	4b3f      	ldr	r3, [pc, #252]	@ (8002824 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002728:	68db      	ldr	r3, [r3, #12]
 800272a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6819      	ldr	r1, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	3b01      	subs	r3, #1
 8002738:	011b      	lsls	r3, r3, #4
 800273a:	430b      	orrs	r3, r1
 800273c:	4939      	ldr	r1, [pc, #228]	@ (8002824 <RCCEx_PLLSAI2_Config+0x1b8>)
 800273e:	4313      	orrs	r3, r2
 8002740:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002742:	7bfb      	ldrb	r3, [r7, #15]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d167      	bne.n	8002818 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002748:	4b36      	ldr	r3, [pc, #216]	@ (8002824 <RCCEx_PLLSAI2_Config+0x1b8>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a35      	ldr	r2, [pc, #212]	@ (8002824 <RCCEx_PLLSAI2_Config+0x1b8>)
 800274e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002752:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002754:	f7fe fa88 	bl	8000c68 <HAL_GetTick>
 8002758:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800275a:	e009      	b.n	8002770 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800275c:	f7fe fa84 	bl	8000c68 <HAL_GetTick>
 8002760:	4602      	mov	r2, r0
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	1ad3      	subs	r3, r2, r3
 8002766:	2b02      	cmp	r3, #2
 8002768:	d902      	bls.n	8002770 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800276a:	2303      	movs	r3, #3
 800276c:	73fb      	strb	r3, [r7, #15]
        break;
 800276e:	e005      	b.n	800277c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002770:	4b2c      	ldr	r3, [pc, #176]	@ (8002824 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002778:	2b00      	cmp	r3, #0
 800277a:	d1ef      	bne.n	800275c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800277c:	7bfb      	ldrb	r3, [r7, #15]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d14a      	bne.n	8002818 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d111      	bne.n	80027ac <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002788:	4b26      	ldr	r3, [pc, #152]	@ (8002824 <RCCEx_PLLSAI2_Config+0x1b8>)
 800278a:	695b      	ldr	r3, [r3, #20]
 800278c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002790:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002794:	687a      	ldr	r2, [r7, #4]
 8002796:	6892      	ldr	r2, [r2, #8]
 8002798:	0211      	lsls	r1, r2, #8
 800279a:	687a      	ldr	r2, [r7, #4]
 800279c:	68d2      	ldr	r2, [r2, #12]
 800279e:	0912      	lsrs	r2, r2, #4
 80027a0:	0452      	lsls	r2, r2, #17
 80027a2:	430a      	orrs	r2, r1
 80027a4:	491f      	ldr	r1, [pc, #124]	@ (8002824 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027a6:	4313      	orrs	r3, r2
 80027a8:	614b      	str	r3, [r1, #20]
 80027aa:	e011      	b.n	80027d0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80027ac:	4b1d      	ldr	r3, [pc, #116]	@ (8002824 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027ae:	695b      	ldr	r3, [r3, #20]
 80027b0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80027b4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80027b8:	687a      	ldr	r2, [r7, #4]
 80027ba:	6892      	ldr	r2, [r2, #8]
 80027bc:	0211      	lsls	r1, r2, #8
 80027be:	687a      	ldr	r2, [r7, #4]
 80027c0:	6912      	ldr	r2, [r2, #16]
 80027c2:	0852      	lsrs	r2, r2, #1
 80027c4:	3a01      	subs	r2, #1
 80027c6:	0652      	lsls	r2, r2, #25
 80027c8:	430a      	orrs	r2, r1
 80027ca:	4916      	ldr	r1, [pc, #88]	@ (8002824 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027cc:	4313      	orrs	r3, r2
 80027ce:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80027d0:	4b14      	ldr	r3, [pc, #80]	@ (8002824 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a13      	ldr	r2, [pc, #76]	@ (8002824 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027da:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027dc:	f7fe fa44 	bl	8000c68 <HAL_GetTick>
 80027e0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80027e2:	e009      	b.n	80027f8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80027e4:	f7fe fa40 	bl	8000c68 <HAL_GetTick>
 80027e8:	4602      	mov	r2, r0
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	2b02      	cmp	r3, #2
 80027f0:	d902      	bls.n	80027f8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80027f2:	2303      	movs	r3, #3
 80027f4:	73fb      	strb	r3, [r7, #15]
          break;
 80027f6:	e005      	b.n	8002804 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80027f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002824 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002800:	2b00      	cmp	r3, #0
 8002802:	d0ef      	beq.n	80027e4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002804:	7bfb      	ldrb	r3, [r7, #15]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d106      	bne.n	8002818 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800280a:	4b06      	ldr	r3, [pc, #24]	@ (8002824 <RCCEx_PLLSAI2_Config+0x1b8>)
 800280c:	695a      	ldr	r2, [r3, #20]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	695b      	ldr	r3, [r3, #20]
 8002812:	4904      	ldr	r1, [pc, #16]	@ (8002824 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002814:	4313      	orrs	r3, r2
 8002816:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002818:	7bfb      	ldrb	r3, [r7, #15]
}
 800281a:	4618      	mov	r0, r3
 800281c:	3710      	adds	r7, #16
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	40021000 	.word	0x40021000

08002828 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d079      	beq.n	800292e <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002840:	b2db      	uxtb	r3, r3
 8002842:	2b00      	cmp	r3, #0
 8002844:	d106      	bne.n	8002854 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2200      	movs	r2, #0
 800284a:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f7fd fffe 	bl	8000850 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2202      	movs	r2, #2
 8002858:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	68db      	ldr	r3, [r3, #12]
 8002862:	f003 0310 	and.w	r3, r3, #16
 8002866:	2b10      	cmp	r3, #16
 8002868:	d058      	beq.n	800291c <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	22ca      	movs	r2, #202	@ 0xca
 8002870:	625a      	str	r2, [r3, #36]	@ 0x24
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	2253      	movs	r2, #83	@ 0x53
 8002878:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f000 fa4e 	bl	8002d1c <RTC_EnterInitMode>
 8002880:	4603      	mov	r3, r0
 8002882:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8002884:	7bfb      	ldrb	r3, [r7, #15]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d127      	bne.n	80028da <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	687a      	ldr	r2, [r7, #4]
 8002892:	6812      	ldr	r2, [r2, #0]
 8002894:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8002898:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800289c:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	6899      	ldr	r1, [r3, #8]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	685a      	ldr	r2, [r3, #4]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	691b      	ldr	r3, [r3, #16]
 80028ac:	431a      	orrs	r2, r3
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	699b      	ldr	r3, [r3, #24]
 80028b2:	431a      	orrs	r2, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	430a      	orrs	r2, r1
 80028ba:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	687a      	ldr	r2, [r7, #4]
 80028c2:	68d2      	ldr	r2, [r2, #12]
 80028c4:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	6919      	ldr	r1, [r3, #16]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	041a      	lsls	r2, r3, #16
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	430a      	orrs	r2, r1
 80028d8:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f000 fa52 	bl	8002d84 <RTC_ExitInitMode>
 80028e0:	4603      	mov	r3, r0
 80028e2:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80028e4:	7bfb      	ldrb	r3, [r7, #15]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d113      	bne.n	8002912 <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f022 0203 	bic.w	r2, r2, #3
 80028f8:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	69da      	ldr	r2, [r3, #28]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	695b      	ldr	r3, [r3, #20]
 8002908:	431a      	orrs	r2, r3
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	430a      	orrs	r2, r1
 8002910:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	22ff      	movs	r2, #255	@ 0xff
 8002918:	625a      	str	r2, [r3, #36]	@ 0x24
 800291a:	e001      	b.n	8002920 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800291c:	2300      	movs	r3, #0
 800291e:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8002920:	7bfb      	ldrb	r3, [r7, #15]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d103      	bne.n	800292e <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2201      	movs	r2, #1
 800292a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 800292e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002930:	4618      	mov	r0, r3
 8002932:	3710      	adds	r7, #16
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}

08002938 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002938:	b590      	push	{r4, r7, lr}
 800293a:	b087      	sub	sp, #28
 800293c:	af00      	add	r7, sp, #0
 800293e:	60f8      	str	r0, [r7, #12]
 8002940:	60b9      	str	r1, [r7, #8]
 8002942:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	f893 3020 	ldrb.w	r3, [r3, #32]
 800294a:	2b01      	cmp	r3, #1
 800294c:	d101      	bne.n	8002952 <HAL_RTC_SetTime+0x1a>
 800294e:	2302      	movs	r3, #2
 8002950:	e08b      	b.n	8002a6a <HAL_RTC_SetTime+0x132>
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2201      	movs	r2, #1
 8002956:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2202      	movs	r2, #2
 800295e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	22ca      	movs	r2, #202	@ 0xca
 8002968:	625a      	str	r2, [r3, #36]	@ 0x24
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	2253      	movs	r2, #83	@ 0x53
 8002970:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002972:	68f8      	ldr	r0, [r7, #12]
 8002974:	f000 f9d2 	bl	8002d1c <RTC_EnterInitMode>
 8002978:	4603      	mov	r3, r0
 800297a:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800297c:	7cfb      	ldrb	r3, [r7, #19]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d163      	bne.n	8002a4a <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d126      	bne.n	80029d6 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002992:	2b00      	cmp	r3, #0
 8002994:	d102      	bne.n	800299c <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	2200      	movs	r2, #0
 800299a:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	781b      	ldrb	r3, [r3, #0]
 80029a0:	4618      	mov	r0, r3
 80029a2:	f000 fa2d 	bl	8002e00 <RTC_ByteToBcd2>
 80029a6:	4603      	mov	r3, r0
 80029a8:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	785b      	ldrb	r3, [r3, #1]
 80029ae:	4618      	mov	r0, r3
 80029b0:	f000 fa26 	bl	8002e00 <RTC_ByteToBcd2>
 80029b4:	4603      	mov	r3, r0
 80029b6:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80029b8:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	789b      	ldrb	r3, [r3, #2]
 80029be:	4618      	mov	r0, r3
 80029c0:	f000 fa1e 	bl	8002e00 <RTC_ByteToBcd2>
 80029c4:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80029c6:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80029ca:	68bb      	ldr	r3, [r7, #8]
 80029cc:	78db      	ldrb	r3, [r3, #3]
 80029ce:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80029d0:	4313      	orrs	r3, r2
 80029d2:	617b      	str	r3, [r7, #20]
 80029d4:	e018      	b.n	8002a08 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d102      	bne.n	80029ea <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	2200      	movs	r2, #0
 80029e8:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	785b      	ldrb	r3, [r3, #1]
 80029f4:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80029f6:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80029f8:	68ba      	ldr	r2, [r7, #8]
 80029fa:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80029fc:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	78db      	ldrb	r3, [r3, #3]
 8002a02:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002a04:	4313      	orrs	r3, r2
 8002a06:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8002a12:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8002a16:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	689a      	ldr	r2, [r3, #8]
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002a26:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	6899      	ldr	r1, [r3, #8]
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	68da      	ldr	r2, [r3, #12]
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	691b      	ldr	r3, [r3, #16]
 8002a36:	431a      	orrs	r2, r3
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	430a      	orrs	r2, r1
 8002a3e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002a40:	68f8      	ldr	r0, [r7, #12]
 8002a42:	f000 f99f 	bl	8002d84 <RTC_ExitInitMode>
 8002a46:	4603      	mov	r3, r0
 8002a48:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	22ff      	movs	r2, #255	@ 0xff
 8002a50:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8002a52:	7cfb      	ldrb	r3, [r7, #19]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d103      	bne.n	8002a60 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2200      	movs	r2, #0
 8002a64:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8002a68:	7cfb      	ldrb	r3, [r7, #19]
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	371c      	adds	r7, #28
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd90      	pop	{r4, r7, pc}

08002a72 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002a72:	b580      	push	{r7, lr}
 8002a74:	b086      	sub	sp, #24
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	60f8      	str	r0, [r7, #12]
 8002a7a:	60b9      	str	r1, [r7, #8]
 8002a7c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	691b      	ldr	r3, [r3, #16]
 8002a8e:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8002aa0:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8002aa4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	0c1b      	lsrs	r3, r3, #16
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002ab0:	b2da      	uxtb	r2, r3
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	0a1b      	lsrs	r3, r3, #8
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ac0:	b2da      	uxtb	r2, r3
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ace:	b2da      	uxtb	r2, r3
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	0d9b      	lsrs	r3, r3, #22
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	f003 0301 	and.w	r3, r3, #1
 8002ade:	b2da      	uxtb	r2, r3
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d11a      	bne.n	8002b20 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	781b      	ldrb	r3, [r3, #0]
 8002aee:	4618      	mov	r0, r3
 8002af0:	f000 f9a6 	bl	8002e40 <RTC_Bcd2ToByte>
 8002af4:	4603      	mov	r3, r0
 8002af6:	461a      	mov	r2, r3
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	785b      	ldrb	r3, [r3, #1]
 8002b00:	4618      	mov	r0, r3
 8002b02:	f000 f99d 	bl	8002e40 <RTC_Bcd2ToByte>
 8002b06:	4603      	mov	r3, r0
 8002b08:	461a      	mov	r2, r3
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	789b      	ldrb	r3, [r3, #2]
 8002b12:	4618      	mov	r0, r3
 8002b14:	f000 f994 	bl	8002e40 <RTC_Bcd2ToByte>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	461a      	mov	r2, r3
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3718      	adds	r7, #24
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}

08002b2a <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002b2a:	b590      	push	{r4, r7, lr}
 8002b2c:	b087      	sub	sp, #28
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	60f8      	str	r0, [r7, #12]
 8002b32:	60b9      	str	r1, [r7, #8]
 8002b34:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d101      	bne.n	8002b44 <HAL_RTC_SetDate+0x1a>
 8002b40:	2302      	movs	r3, #2
 8002b42:	e075      	b.n	8002c30 <HAL_RTC_SetDate+0x106>
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	2201      	movs	r2, #1
 8002b48:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	2202      	movs	r2, #2
 8002b50:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d10e      	bne.n	8002b78 <HAL_RTC_SetDate+0x4e>
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	785b      	ldrb	r3, [r3, #1]
 8002b5e:	f003 0310 	and.w	r3, r3, #16
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d008      	beq.n	8002b78 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002b66:	68bb      	ldr	r3, [r7, #8]
 8002b68:	785b      	ldrb	r3, [r3, #1]
 8002b6a:	f023 0310 	bic.w	r3, r3, #16
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	330a      	adds	r3, #10
 8002b72:	b2da      	uxtb	r2, r3
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d11c      	bne.n	8002bb8 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	78db      	ldrb	r3, [r3, #3]
 8002b82:	4618      	mov	r0, r3
 8002b84:	f000 f93c 	bl	8002e00 <RTC_ByteToBcd2>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	785b      	ldrb	r3, [r3, #1]
 8002b90:	4618      	mov	r0, r3
 8002b92:	f000 f935 	bl	8002e00 <RTC_ByteToBcd2>
 8002b96:	4603      	mov	r3, r0
 8002b98:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8002b9a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	789b      	ldrb	r3, [r3, #2]
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f000 f92d 	bl	8002e00 <RTC_ByteToBcd2>
 8002ba6:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002ba8:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	781b      	ldrb	r3, [r3, #0]
 8002bb0:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	617b      	str	r3, [r7, #20]
 8002bb6:	e00e      	b.n	8002bd6 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	78db      	ldrb	r3, [r3, #3]
 8002bbc:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	785b      	ldrb	r3, [r3, #1]
 8002bc2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8002bc4:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8002bc6:	68ba      	ldr	r2, [r7, #8]
 8002bc8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8002bca:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	781b      	ldrb	r3, [r3, #0]
 8002bd0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	22ca      	movs	r2, #202	@ 0xca
 8002bdc:	625a      	str	r2, [r3, #36]	@ 0x24
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2253      	movs	r2, #83	@ 0x53
 8002be4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002be6:	68f8      	ldr	r0, [r7, #12]
 8002be8:	f000 f898 	bl	8002d1c <RTC_EnterInitMode>
 8002bec:	4603      	mov	r3, r0
 8002bee:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8002bf0:	7cfb      	ldrb	r3, [r7, #19]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d10c      	bne.n	8002c10 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002c00:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002c04:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002c06:	68f8      	ldr	r0, [r7, #12]
 8002c08:	f000 f8bc 	bl	8002d84 <RTC_ExitInitMode>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	22ff      	movs	r2, #255	@ 0xff
 8002c16:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8002c18:	7cfb      	ldrb	r3, [r7, #19]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d103      	bne.n	8002c26 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2201      	movs	r2, #1
 8002c22:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8002c2e:	7cfb      	ldrb	r3, [r7, #19]
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	371c      	adds	r7, #28
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd90      	pop	{r4, r7, pc}

08002c38 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b086      	sub	sp, #24
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	60f8      	str	r0, [r7, #12]
 8002c40:	60b9      	str	r1, [r7, #8]
 8002c42:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002c4e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002c52:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	0c1b      	lsrs	r3, r3, #16
 8002c58:	b2da      	uxtb	r2, r3
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	0a1b      	lsrs	r3, r3, #8
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	f003 031f 	and.w	r3, r3, #31
 8002c68:	b2da      	uxtb	r2, r3
 8002c6a:	68bb      	ldr	r3, [r7, #8]
 8002c6c:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c76:	b2da      	uxtb	r2, r3
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	0b5b      	lsrs	r3, r3, #13
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	f003 0307 	and.w	r3, r3, #7
 8002c86:	b2da      	uxtb	r2, r3
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d11a      	bne.n	8002cc8 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8002c92:	68bb      	ldr	r3, [r7, #8]
 8002c94:	78db      	ldrb	r3, [r3, #3]
 8002c96:	4618      	mov	r0, r3
 8002c98:	f000 f8d2 	bl	8002e40 <RTC_Bcd2ToByte>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	461a      	mov	r2, r3
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	785b      	ldrb	r3, [r3, #1]
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f000 f8c9 	bl	8002e40 <RTC_Bcd2ToByte>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	461a      	mov	r2, r3
 8002cb2:	68bb      	ldr	r3, [r7, #8]
 8002cb4:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	789b      	ldrb	r3, [r3, #2]
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f000 f8c0 	bl	8002e40 <RTC_Bcd2ToByte>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	461a      	mov	r2, r3
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8002cc8:	2300      	movs	r3, #0
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3718      	adds	r7, #24
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
	...

08002cd4 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b084      	sub	sp, #16
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a0d      	ldr	r2, [pc, #52]	@ (8002d18 <HAL_RTC_WaitForSynchro+0x44>)
 8002ce2:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8002ce4:	f7fd ffc0 	bl	8000c68 <HAL_GetTick>
 8002ce8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002cea:	e009      	b.n	8002d00 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002cec:	f7fd ffbc 	bl	8000c68 <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002cfa:	d901      	bls.n	8002d00 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8002cfc:	2303      	movs	r3, #3
 8002cfe:	e007      	b.n	8002d10 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	f003 0320 	and.w	r3, r3, #32
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d0ee      	beq.n	8002cec <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8002d0e:	2300      	movs	r3, #0
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	3710      	adds	r7, #16
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	0003ff5f 	.word	0x0003ff5f

08002d1c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b084      	sub	sp, #16
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002d24:	2300      	movs	r3, #0
 8002d26:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d120      	bne.n	8002d78 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f04f 32ff 	mov.w	r2, #4294967295
 8002d3e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8002d40:	f7fd ff92 	bl	8000c68 <HAL_GetTick>
 8002d44:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8002d46:	e00d      	b.n	8002d64 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8002d48:	f7fd ff8e 	bl	8000c68 <HAL_GetTick>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	1ad3      	subs	r3, r2, r3
 8002d52:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002d56:	d905      	bls.n	8002d64 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2203      	movs	r2, #3
 8002d60:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	68db      	ldr	r3, [r3, #12]
 8002d6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d102      	bne.n	8002d78 <RTC_EnterInitMode+0x5c>
 8002d72:	7bfb      	ldrb	r3, [r7, #15]
 8002d74:	2b03      	cmp	r3, #3
 8002d76:	d1e7      	bne.n	8002d48 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8002d78:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	3710      	adds	r7, #16
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
	...

08002d84 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b084      	sub	sp, #16
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8002d90:	4b1a      	ldr	r3, [pc, #104]	@ (8002dfc <RTC_ExitInitMode+0x78>)
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	4a19      	ldr	r2, [pc, #100]	@ (8002dfc <RTC_ExitInitMode+0x78>)
 8002d96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002d9a:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8002d9c:	4b17      	ldr	r3, [pc, #92]	@ (8002dfc <RTC_ExitInitMode+0x78>)
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	f003 0320 	and.w	r3, r3, #32
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d10c      	bne.n	8002dc2 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f7ff ff93 	bl	8002cd4 <HAL_RTC_WaitForSynchro>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d01e      	beq.n	8002df2 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2203      	movs	r2, #3
 8002db8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8002dbc:	2303      	movs	r3, #3
 8002dbe:	73fb      	strb	r3, [r7, #15]
 8002dc0:	e017      	b.n	8002df2 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002dc2:	4b0e      	ldr	r3, [pc, #56]	@ (8002dfc <RTC_ExitInitMode+0x78>)
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	4a0d      	ldr	r2, [pc, #52]	@ (8002dfc <RTC_ExitInitMode+0x78>)
 8002dc8:	f023 0320 	bic.w	r3, r3, #32
 8002dcc:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f7ff ff80 	bl	8002cd4 <HAL_RTC_WaitForSynchro>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d005      	beq.n	8002de6 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2203      	movs	r2, #3
 8002dde:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8002de2:	2303      	movs	r3, #3
 8002de4:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002de6:	4b05      	ldr	r3, [pc, #20]	@ (8002dfc <RTC_ExitInitMode+0x78>)
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	4a04      	ldr	r2, [pc, #16]	@ (8002dfc <RTC_ExitInitMode+0x78>)
 8002dec:	f043 0320 	orr.w	r3, r3, #32
 8002df0:	6093      	str	r3, [r2, #8]
  }

  return status;
 8002df2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	3710      	adds	r7, #16
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}
 8002dfc:	40002800 	.word	0x40002800

08002e00 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b085      	sub	sp, #20
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	4603      	mov	r3, r0
 8002e08:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8002e0e:	79fb      	ldrb	r3, [r7, #7]
 8002e10:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8002e12:	e005      	b.n	8002e20 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	3301      	adds	r3, #1
 8002e18:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8002e1a:	7afb      	ldrb	r3, [r7, #11]
 8002e1c:	3b0a      	subs	r3, #10
 8002e1e:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8002e20:	7afb      	ldrb	r3, [r7, #11]
 8002e22:	2b09      	cmp	r3, #9
 8002e24:	d8f6      	bhi.n	8002e14 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	011b      	lsls	r3, r3, #4
 8002e2c:	b2da      	uxtb	r2, r3
 8002e2e:	7afb      	ldrb	r3, [r7, #11]
 8002e30:	4313      	orrs	r3, r2
 8002e32:	b2db      	uxtb	r3, r3
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	3714      	adds	r7, #20
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3e:	4770      	bx	lr

08002e40 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b085      	sub	sp, #20
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	4603      	mov	r3, r0
 8002e48:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8002e4a:	79fb      	ldrb	r3, [r7, #7]
 8002e4c:	091b      	lsrs	r3, r3, #4
 8002e4e:	b2db      	uxtb	r3, r3
 8002e50:	461a      	mov	r2, r3
 8002e52:	0092      	lsls	r2, r2, #2
 8002e54:	4413      	add	r3, r2
 8002e56:	005b      	lsls	r3, r3, #1
 8002e58:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 8002e5a:	79fb      	ldrb	r3, [r7, #7]
 8002e5c:	f003 030f 	and.w	r3, r3, #15
 8002e60:	b2da      	uxtb	r2, r3
 8002e62:	7bfb      	ldrb	r3, [r7, #15]
 8002e64:	4413      	add	r3, r2
 8002e66:	b2db      	uxtb	r3, r3
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	3714      	adds	r7, #20
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr

08002e74 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b082      	sub	sp, #8
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d101      	bne.n	8002e86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e040      	b.n	8002f08 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d106      	bne.n	8002e9c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2200      	movs	r2, #0
 8002e92:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	f7fd fd0c 	bl	80008b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2224      	movs	r2, #36	@ 0x24
 8002ea0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f022 0201 	bic.w	r2, r2, #1
 8002eb0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d002      	beq.n	8002ec0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	f000 fb6a 	bl	8003594 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002ec0:	6878      	ldr	r0, [r7, #4]
 8002ec2:	f000 f8af 	bl	8003024 <UART_SetConfig>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d101      	bne.n	8002ed0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e01b      	b.n	8002f08 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	685a      	ldr	r2, [r3, #4]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002ede:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	689a      	ldr	r2, [r3, #8]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002eee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f042 0201 	orr.w	r2, r2, #1
 8002efe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	f000 fbe9 	bl	80036d8 <UART_CheckIdleState>
 8002f06:	4603      	mov	r3, r0
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3708      	adds	r7, #8
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}

08002f10 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b08a      	sub	sp, #40	@ 0x28
 8002f14:	af02      	add	r7, sp, #8
 8002f16:	60f8      	str	r0, [r7, #12]
 8002f18:	60b9      	str	r1, [r7, #8]
 8002f1a:	603b      	str	r3, [r7, #0]
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f24:	2b20      	cmp	r3, #32
 8002f26:	d177      	bne.n	8003018 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d002      	beq.n	8002f34 <HAL_UART_Transmit+0x24>
 8002f2e:	88fb      	ldrh	r3, [r7, #6]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d101      	bne.n	8002f38 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e070      	b.n	800301a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2221      	movs	r2, #33	@ 0x21
 8002f44:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002f46:	f7fd fe8f 	bl	8000c68 <HAL_GetTick>
 8002f4a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	88fa      	ldrh	r2, [r7, #6]
 8002f50:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	88fa      	ldrh	r2, [r7, #6]
 8002f58:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f64:	d108      	bne.n	8002f78 <HAL_UART_Transmit+0x68>
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	691b      	ldr	r3, [r3, #16]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d104      	bne.n	8002f78 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	61bb      	str	r3, [r7, #24]
 8002f76:	e003      	b.n	8002f80 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002f80:	e02f      	b.n	8002fe2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	9300      	str	r3, [sp, #0]
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	2180      	movs	r1, #128	@ 0x80
 8002f8c:	68f8      	ldr	r0, [r7, #12]
 8002f8e:	f000 fc4b 	bl	8003828 <UART_WaitOnFlagUntilTimeout>
 8002f92:	4603      	mov	r3, r0
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d004      	beq.n	8002fa2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2220      	movs	r2, #32
 8002f9c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	e03b      	b.n	800301a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002fa2:	69fb      	ldr	r3, [r7, #28]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d10b      	bne.n	8002fc0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002fa8:	69bb      	ldr	r3, [r7, #24]
 8002faa:	881a      	ldrh	r2, [r3, #0]
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002fb4:	b292      	uxth	r2, r2
 8002fb6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002fb8:	69bb      	ldr	r3, [r7, #24]
 8002fba:	3302      	adds	r3, #2
 8002fbc:	61bb      	str	r3, [r7, #24]
 8002fbe:	e007      	b.n	8002fd0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002fc0:	69fb      	ldr	r3, [r7, #28]
 8002fc2:	781a      	ldrb	r2, [r3, #0]
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	3301      	adds	r3, #1
 8002fce:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002fe8:	b29b      	uxth	r3, r3
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d1c9      	bne.n	8002f82 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	9300      	str	r3, [sp, #0]
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	2140      	movs	r1, #64	@ 0x40
 8002ff8:	68f8      	ldr	r0, [r7, #12]
 8002ffa:	f000 fc15 	bl	8003828 <UART_WaitOnFlagUntilTimeout>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d004      	beq.n	800300e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2220      	movs	r2, #32
 8003008:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800300a:	2303      	movs	r3, #3
 800300c:	e005      	b.n	800301a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	2220      	movs	r2, #32
 8003012:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003014:	2300      	movs	r3, #0
 8003016:	e000      	b.n	800301a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003018:	2302      	movs	r3, #2
  }
}
 800301a:	4618      	mov	r0, r3
 800301c:	3720      	adds	r7, #32
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
	...

08003024 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003024:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003028:	b08a      	sub	sp, #40	@ 0x28
 800302a:	af00      	add	r7, sp, #0
 800302c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800302e:	2300      	movs	r3, #0
 8003030:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	689a      	ldr	r2, [r3, #8]
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	691b      	ldr	r3, [r3, #16]
 800303c:	431a      	orrs	r2, r3
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	695b      	ldr	r3, [r3, #20]
 8003042:	431a      	orrs	r2, r3
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	69db      	ldr	r3, [r3, #28]
 8003048:	4313      	orrs	r3, r2
 800304a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	4ba4      	ldr	r3, [pc, #656]	@ (80032e4 <UART_SetConfig+0x2c0>)
 8003054:	4013      	ands	r3, r2
 8003056:	68fa      	ldr	r2, [r7, #12]
 8003058:	6812      	ldr	r2, [r2, #0]
 800305a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800305c:	430b      	orrs	r3, r1
 800305e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	68da      	ldr	r2, [r3, #12]
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	430a      	orrs	r2, r1
 8003074:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	699b      	ldr	r3, [r3, #24]
 800307a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a99      	ldr	r2, [pc, #612]	@ (80032e8 <UART_SetConfig+0x2c4>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d004      	beq.n	8003090 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	6a1b      	ldr	r3, [r3, #32]
 800308a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800308c:	4313      	orrs	r3, r2
 800308e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030a0:	430a      	orrs	r2, r1
 80030a2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a90      	ldr	r2, [pc, #576]	@ (80032ec <UART_SetConfig+0x2c8>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d126      	bne.n	80030fc <UART_SetConfig+0xd8>
 80030ae:	4b90      	ldr	r3, [pc, #576]	@ (80032f0 <UART_SetConfig+0x2cc>)
 80030b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030b4:	f003 0303 	and.w	r3, r3, #3
 80030b8:	2b03      	cmp	r3, #3
 80030ba:	d81b      	bhi.n	80030f4 <UART_SetConfig+0xd0>
 80030bc:	a201      	add	r2, pc, #4	@ (adr r2, 80030c4 <UART_SetConfig+0xa0>)
 80030be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030c2:	bf00      	nop
 80030c4:	080030d5 	.word	0x080030d5
 80030c8:	080030e5 	.word	0x080030e5
 80030cc:	080030dd 	.word	0x080030dd
 80030d0:	080030ed 	.word	0x080030ed
 80030d4:	2301      	movs	r3, #1
 80030d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030da:	e116      	b.n	800330a <UART_SetConfig+0x2e6>
 80030dc:	2302      	movs	r3, #2
 80030de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030e2:	e112      	b.n	800330a <UART_SetConfig+0x2e6>
 80030e4:	2304      	movs	r3, #4
 80030e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030ea:	e10e      	b.n	800330a <UART_SetConfig+0x2e6>
 80030ec:	2308      	movs	r3, #8
 80030ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030f2:	e10a      	b.n	800330a <UART_SetConfig+0x2e6>
 80030f4:	2310      	movs	r3, #16
 80030f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030fa:	e106      	b.n	800330a <UART_SetConfig+0x2e6>
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a7c      	ldr	r2, [pc, #496]	@ (80032f4 <UART_SetConfig+0x2d0>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d138      	bne.n	8003178 <UART_SetConfig+0x154>
 8003106:	4b7a      	ldr	r3, [pc, #488]	@ (80032f0 <UART_SetConfig+0x2cc>)
 8003108:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800310c:	f003 030c 	and.w	r3, r3, #12
 8003110:	2b0c      	cmp	r3, #12
 8003112:	d82d      	bhi.n	8003170 <UART_SetConfig+0x14c>
 8003114:	a201      	add	r2, pc, #4	@ (adr r2, 800311c <UART_SetConfig+0xf8>)
 8003116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800311a:	bf00      	nop
 800311c:	08003151 	.word	0x08003151
 8003120:	08003171 	.word	0x08003171
 8003124:	08003171 	.word	0x08003171
 8003128:	08003171 	.word	0x08003171
 800312c:	08003161 	.word	0x08003161
 8003130:	08003171 	.word	0x08003171
 8003134:	08003171 	.word	0x08003171
 8003138:	08003171 	.word	0x08003171
 800313c:	08003159 	.word	0x08003159
 8003140:	08003171 	.word	0x08003171
 8003144:	08003171 	.word	0x08003171
 8003148:	08003171 	.word	0x08003171
 800314c:	08003169 	.word	0x08003169
 8003150:	2300      	movs	r3, #0
 8003152:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003156:	e0d8      	b.n	800330a <UART_SetConfig+0x2e6>
 8003158:	2302      	movs	r3, #2
 800315a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800315e:	e0d4      	b.n	800330a <UART_SetConfig+0x2e6>
 8003160:	2304      	movs	r3, #4
 8003162:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003166:	e0d0      	b.n	800330a <UART_SetConfig+0x2e6>
 8003168:	2308      	movs	r3, #8
 800316a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800316e:	e0cc      	b.n	800330a <UART_SetConfig+0x2e6>
 8003170:	2310      	movs	r3, #16
 8003172:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003176:	e0c8      	b.n	800330a <UART_SetConfig+0x2e6>
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a5e      	ldr	r2, [pc, #376]	@ (80032f8 <UART_SetConfig+0x2d4>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d125      	bne.n	80031ce <UART_SetConfig+0x1aa>
 8003182:	4b5b      	ldr	r3, [pc, #364]	@ (80032f0 <UART_SetConfig+0x2cc>)
 8003184:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003188:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800318c:	2b30      	cmp	r3, #48	@ 0x30
 800318e:	d016      	beq.n	80031be <UART_SetConfig+0x19a>
 8003190:	2b30      	cmp	r3, #48	@ 0x30
 8003192:	d818      	bhi.n	80031c6 <UART_SetConfig+0x1a2>
 8003194:	2b20      	cmp	r3, #32
 8003196:	d00a      	beq.n	80031ae <UART_SetConfig+0x18a>
 8003198:	2b20      	cmp	r3, #32
 800319a:	d814      	bhi.n	80031c6 <UART_SetConfig+0x1a2>
 800319c:	2b00      	cmp	r3, #0
 800319e:	d002      	beq.n	80031a6 <UART_SetConfig+0x182>
 80031a0:	2b10      	cmp	r3, #16
 80031a2:	d008      	beq.n	80031b6 <UART_SetConfig+0x192>
 80031a4:	e00f      	b.n	80031c6 <UART_SetConfig+0x1a2>
 80031a6:	2300      	movs	r3, #0
 80031a8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031ac:	e0ad      	b.n	800330a <UART_SetConfig+0x2e6>
 80031ae:	2302      	movs	r3, #2
 80031b0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031b4:	e0a9      	b.n	800330a <UART_SetConfig+0x2e6>
 80031b6:	2304      	movs	r3, #4
 80031b8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031bc:	e0a5      	b.n	800330a <UART_SetConfig+0x2e6>
 80031be:	2308      	movs	r3, #8
 80031c0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031c4:	e0a1      	b.n	800330a <UART_SetConfig+0x2e6>
 80031c6:	2310      	movs	r3, #16
 80031c8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031cc:	e09d      	b.n	800330a <UART_SetConfig+0x2e6>
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a4a      	ldr	r2, [pc, #296]	@ (80032fc <UART_SetConfig+0x2d8>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d125      	bne.n	8003224 <UART_SetConfig+0x200>
 80031d8:	4b45      	ldr	r3, [pc, #276]	@ (80032f0 <UART_SetConfig+0x2cc>)
 80031da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031de:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80031e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80031e4:	d016      	beq.n	8003214 <UART_SetConfig+0x1f0>
 80031e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80031e8:	d818      	bhi.n	800321c <UART_SetConfig+0x1f8>
 80031ea:	2b80      	cmp	r3, #128	@ 0x80
 80031ec:	d00a      	beq.n	8003204 <UART_SetConfig+0x1e0>
 80031ee:	2b80      	cmp	r3, #128	@ 0x80
 80031f0:	d814      	bhi.n	800321c <UART_SetConfig+0x1f8>
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d002      	beq.n	80031fc <UART_SetConfig+0x1d8>
 80031f6:	2b40      	cmp	r3, #64	@ 0x40
 80031f8:	d008      	beq.n	800320c <UART_SetConfig+0x1e8>
 80031fa:	e00f      	b.n	800321c <UART_SetConfig+0x1f8>
 80031fc:	2300      	movs	r3, #0
 80031fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003202:	e082      	b.n	800330a <UART_SetConfig+0x2e6>
 8003204:	2302      	movs	r3, #2
 8003206:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800320a:	e07e      	b.n	800330a <UART_SetConfig+0x2e6>
 800320c:	2304      	movs	r3, #4
 800320e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003212:	e07a      	b.n	800330a <UART_SetConfig+0x2e6>
 8003214:	2308      	movs	r3, #8
 8003216:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800321a:	e076      	b.n	800330a <UART_SetConfig+0x2e6>
 800321c:	2310      	movs	r3, #16
 800321e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003222:	e072      	b.n	800330a <UART_SetConfig+0x2e6>
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a35      	ldr	r2, [pc, #212]	@ (8003300 <UART_SetConfig+0x2dc>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d12a      	bne.n	8003284 <UART_SetConfig+0x260>
 800322e:	4b30      	ldr	r3, [pc, #192]	@ (80032f0 <UART_SetConfig+0x2cc>)
 8003230:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003234:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003238:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800323c:	d01a      	beq.n	8003274 <UART_SetConfig+0x250>
 800323e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003242:	d81b      	bhi.n	800327c <UART_SetConfig+0x258>
 8003244:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003248:	d00c      	beq.n	8003264 <UART_SetConfig+0x240>
 800324a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800324e:	d815      	bhi.n	800327c <UART_SetConfig+0x258>
 8003250:	2b00      	cmp	r3, #0
 8003252:	d003      	beq.n	800325c <UART_SetConfig+0x238>
 8003254:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003258:	d008      	beq.n	800326c <UART_SetConfig+0x248>
 800325a:	e00f      	b.n	800327c <UART_SetConfig+0x258>
 800325c:	2300      	movs	r3, #0
 800325e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003262:	e052      	b.n	800330a <UART_SetConfig+0x2e6>
 8003264:	2302      	movs	r3, #2
 8003266:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800326a:	e04e      	b.n	800330a <UART_SetConfig+0x2e6>
 800326c:	2304      	movs	r3, #4
 800326e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003272:	e04a      	b.n	800330a <UART_SetConfig+0x2e6>
 8003274:	2308      	movs	r3, #8
 8003276:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800327a:	e046      	b.n	800330a <UART_SetConfig+0x2e6>
 800327c:	2310      	movs	r3, #16
 800327e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003282:	e042      	b.n	800330a <UART_SetConfig+0x2e6>
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a17      	ldr	r2, [pc, #92]	@ (80032e8 <UART_SetConfig+0x2c4>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d13a      	bne.n	8003304 <UART_SetConfig+0x2e0>
 800328e:	4b18      	ldr	r3, [pc, #96]	@ (80032f0 <UART_SetConfig+0x2cc>)
 8003290:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003294:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003298:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800329c:	d01a      	beq.n	80032d4 <UART_SetConfig+0x2b0>
 800329e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80032a2:	d81b      	bhi.n	80032dc <UART_SetConfig+0x2b8>
 80032a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80032a8:	d00c      	beq.n	80032c4 <UART_SetConfig+0x2a0>
 80032aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80032ae:	d815      	bhi.n	80032dc <UART_SetConfig+0x2b8>
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d003      	beq.n	80032bc <UART_SetConfig+0x298>
 80032b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032b8:	d008      	beq.n	80032cc <UART_SetConfig+0x2a8>
 80032ba:	e00f      	b.n	80032dc <UART_SetConfig+0x2b8>
 80032bc:	2300      	movs	r3, #0
 80032be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032c2:	e022      	b.n	800330a <UART_SetConfig+0x2e6>
 80032c4:	2302      	movs	r3, #2
 80032c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032ca:	e01e      	b.n	800330a <UART_SetConfig+0x2e6>
 80032cc:	2304      	movs	r3, #4
 80032ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032d2:	e01a      	b.n	800330a <UART_SetConfig+0x2e6>
 80032d4:	2308      	movs	r3, #8
 80032d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032da:	e016      	b.n	800330a <UART_SetConfig+0x2e6>
 80032dc:	2310      	movs	r3, #16
 80032de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032e2:	e012      	b.n	800330a <UART_SetConfig+0x2e6>
 80032e4:	efff69f3 	.word	0xefff69f3
 80032e8:	40008000 	.word	0x40008000
 80032ec:	40013800 	.word	0x40013800
 80032f0:	40021000 	.word	0x40021000
 80032f4:	40004400 	.word	0x40004400
 80032f8:	40004800 	.word	0x40004800
 80032fc:	40004c00 	.word	0x40004c00
 8003300:	40005000 	.word	0x40005000
 8003304:	2310      	movs	r3, #16
 8003306:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a9f      	ldr	r2, [pc, #636]	@ (800358c <UART_SetConfig+0x568>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d17a      	bne.n	800340a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003314:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003318:	2b08      	cmp	r3, #8
 800331a:	d824      	bhi.n	8003366 <UART_SetConfig+0x342>
 800331c:	a201      	add	r2, pc, #4	@ (adr r2, 8003324 <UART_SetConfig+0x300>)
 800331e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003322:	bf00      	nop
 8003324:	08003349 	.word	0x08003349
 8003328:	08003367 	.word	0x08003367
 800332c:	08003351 	.word	0x08003351
 8003330:	08003367 	.word	0x08003367
 8003334:	08003357 	.word	0x08003357
 8003338:	08003367 	.word	0x08003367
 800333c:	08003367 	.word	0x08003367
 8003340:	08003367 	.word	0x08003367
 8003344:	0800335f 	.word	0x0800335f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003348:	f7fe fd26 	bl	8001d98 <HAL_RCC_GetPCLK1Freq>
 800334c:	61f8      	str	r0, [r7, #28]
        break;
 800334e:	e010      	b.n	8003372 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003350:	4b8f      	ldr	r3, [pc, #572]	@ (8003590 <UART_SetConfig+0x56c>)
 8003352:	61fb      	str	r3, [r7, #28]
        break;
 8003354:	e00d      	b.n	8003372 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003356:	f7fe fc87 	bl	8001c68 <HAL_RCC_GetSysClockFreq>
 800335a:	61f8      	str	r0, [r7, #28]
        break;
 800335c:	e009      	b.n	8003372 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800335e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003362:	61fb      	str	r3, [r7, #28]
        break;
 8003364:	e005      	b.n	8003372 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003366:	2300      	movs	r3, #0
 8003368:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003370:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	2b00      	cmp	r3, #0
 8003376:	f000 80fb 	beq.w	8003570 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	685a      	ldr	r2, [r3, #4]
 800337e:	4613      	mov	r3, r2
 8003380:	005b      	lsls	r3, r3, #1
 8003382:	4413      	add	r3, r2
 8003384:	69fa      	ldr	r2, [r7, #28]
 8003386:	429a      	cmp	r2, r3
 8003388:	d305      	bcc.n	8003396 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003390:	69fa      	ldr	r2, [r7, #28]
 8003392:	429a      	cmp	r2, r3
 8003394:	d903      	bls.n	800339e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800339c:	e0e8      	b.n	8003570 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800339e:	69fb      	ldr	r3, [r7, #28]
 80033a0:	2200      	movs	r2, #0
 80033a2:	461c      	mov	r4, r3
 80033a4:	4615      	mov	r5, r2
 80033a6:	f04f 0200 	mov.w	r2, #0
 80033aa:	f04f 0300 	mov.w	r3, #0
 80033ae:	022b      	lsls	r3, r5, #8
 80033b0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80033b4:	0222      	lsls	r2, r4, #8
 80033b6:	68f9      	ldr	r1, [r7, #12]
 80033b8:	6849      	ldr	r1, [r1, #4]
 80033ba:	0849      	lsrs	r1, r1, #1
 80033bc:	2000      	movs	r0, #0
 80033be:	4688      	mov	r8, r1
 80033c0:	4681      	mov	r9, r0
 80033c2:	eb12 0a08 	adds.w	sl, r2, r8
 80033c6:	eb43 0b09 	adc.w	fp, r3, r9
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	2200      	movs	r2, #0
 80033d0:	603b      	str	r3, [r7, #0]
 80033d2:	607a      	str	r2, [r7, #4]
 80033d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80033d8:	4650      	mov	r0, sl
 80033da:	4659      	mov	r1, fp
 80033dc:	f7fc ff48 	bl	8000270 <__aeabi_uldivmod>
 80033e0:	4602      	mov	r2, r0
 80033e2:	460b      	mov	r3, r1
 80033e4:	4613      	mov	r3, r2
 80033e6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80033e8:	69bb      	ldr	r3, [r7, #24]
 80033ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80033ee:	d308      	bcc.n	8003402 <UART_SetConfig+0x3de>
 80033f0:	69bb      	ldr	r3, [r7, #24]
 80033f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80033f6:	d204      	bcs.n	8003402 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	69ba      	ldr	r2, [r7, #24]
 80033fe:	60da      	str	r2, [r3, #12]
 8003400:	e0b6      	b.n	8003570 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003408:	e0b2      	b.n	8003570 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	69db      	ldr	r3, [r3, #28]
 800340e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003412:	d15e      	bne.n	80034d2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003414:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003418:	2b08      	cmp	r3, #8
 800341a:	d828      	bhi.n	800346e <UART_SetConfig+0x44a>
 800341c:	a201      	add	r2, pc, #4	@ (adr r2, 8003424 <UART_SetConfig+0x400>)
 800341e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003422:	bf00      	nop
 8003424:	08003449 	.word	0x08003449
 8003428:	08003451 	.word	0x08003451
 800342c:	08003459 	.word	0x08003459
 8003430:	0800346f 	.word	0x0800346f
 8003434:	0800345f 	.word	0x0800345f
 8003438:	0800346f 	.word	0x0800346f
 800343c:	0800346f 	.word	0x0800346f
 8003440:	0800346f 	.word	0x0800346f
 8003444:	08003467 	.word	0x08003467
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003448:	f7fe fca6 	bl	8001d98 <HAL_RCC_GetPCLK1Freq>
 800344c:	61f8      	str	r0, [r7, #28]
        break;
 800344e:	e014      	b.n	800347a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003450:	f7fe fcb8 	bl	8001dc4 <HAL_RCC_GetPCLK2Freq>
 8003454:	61f8      	str	r0, [r7, #28]
        break;
 8003456:	e010      	b.n	800347a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003458:	4b4d      	ldr	r3, [pc, #308]	@ (8003590 <UART_SetConfig+0x56c>)
 800345a:	61fb      	str	r3, [r7, #28]
        break;
 800345c:	e00d      	b.n	800347a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800345e:	f7fe fc03 	bl	8001c68 <HAL_RCC_GetSysClockFreq>
 8003462:	61f8      	str	r0, [r7, #28]
        break;
 8003464:	e009      	b.n	800347a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003466:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800346a:	61fb      	str	r3, [r7, #28]
        break;
 800346c:	e005      	b.n	800347a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800346e:	2300      	movs	r3, #0
 8003470:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003478:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800347a:	69fb      	ldr	r3, [r7, #28]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d077      	beq.n	8003570 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003480:	69fb      	ldr	r3, [r7, #28]
 8003482:	005a      	lsls	r2, r3, #1
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	085b      	lsrs	r3, r3, #1
 800348a:	441a      	add	r2, r3
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	fbb2 f3f3 	udiv	r3, r2, r3
 8003494:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003496:	69bb      	ldr	r3, [r7, #24]
 8003498:	2b0f      	cmp	r3, #15
 800349a:	d916      	bls.n	80034ca <UART_SetConfig+0x4a6>
 800349c:	69bb      	ldr	r3, [r7, #24]
 800349e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034a2:	d212      	bcs.n	80034ca <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80034a4:	69bb      	ldr	r3, [r7, #24]
 80034a6:	b29b      	uxth	r3, r3
 80034a8:	f023 030f 	bic.w	r3, r3, #15
 80034ac:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80034ae:	69bb      	ldr	r3, [r7, #24]
 80034b0:	085b      	lsrs	r3, r3, #1
 80034b2:	b29b      	uxth	r3, r3
 80034b4:	f003 0307 	and.w	r3, r3, #7
 80034b8:	b29a      	uxth	r2, r3
 80034ba:	8afb      	ldrh	r3, [r7, #22]
 80034bc:	4313      	orrs	r3, r2
 80034be:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	8afa      	ldrh	r2, [r7, #22]
 80034c6:	60da      	str	r2, [r3, #12]
 80034c8:	e052      	b.n	8003570 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80034d0:	e04e      	b.n	8003570 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80034d2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80034d6:	2b08      	cmp	r3, #8
 80034d8:	d827      	bhi.n	800352a <UART_SetConfig+0x506>
 80034da:	a201      	add	r2, pc, #4	@ (adr r2, 80034e0 <UART_SetConfig+0x4bc>)
 80034dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034e0:	08003505 	.word	0x08003505
 80034e4:	0800350d 	.word	0x0800350d
 80034e8:	08003515 	.word	0x08003515
 80034ec:	0800352b 	.word	0x0800352b
 80034f0:	0800351b 	.word	0x0800351b
 80034f4:	0800352b 	.word	0x0800352b
 80034f8:	0800352b 	.word	0x0800352b
 80034fc:	0800352b 	.word	0x0800352b
 8003500:	08003523 	.word	0x08003523
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003504:	f7fe fc48 	bl	8001d98 <HAL_RCC_GetPCLK1Freq>
 8003508:	61f8      	str	r0, [r7, #28]
        break;
 800350a:	e014      	b.n	8003536 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800350c:	f7fe fc5a 	bl	8001dc4 <HAL_RCC_GetPCLK2Freq>
 8003510:	61f8      	str	r0, [r7, #28]
        break;
 8003512:	e010      	b.n	8003536 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003514:	4b1e      	ldr	r3, [pc, #120]	@ (8003590 <UART_SetConfig+0x56c>)
 8003516:	61fb      	str	r3, [r7, #28]
        break;
 8003518:	e00d      	b.n	8003536 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800351a:	f7fe fba5 	bl	8001c68 <HAL_RCC_GetSysClockFreq>
 800351e:	61f8      	str	r0, [r7, #28]
        break;
 8003520:	e009      	b.n	8003536 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003522:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003526:	61fb      	str	r3, [r7, #28]
        break;
 8003528:	e005      	b.n	8003536 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800352a:	2300      	movs	r3, #0
 800352c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003534:	bf00      	nop
    }

    if (pclk != 0U)
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d019      	beq.n	8003570 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	085a      	lsrs	r2, r3, #1
 8003542:	69fb      	ldr	r3, [r7, #28]
 8003544:	441a      	add	r2, r3
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	fbb2 f3f3 	udiv	r3, r2, r3
 800354e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003550:	69bb      	ldr	r3, [r7, #24]
 8003552:	2b0f      	cmp	r3, #15
 8003554:	d909      	bls.n	800356a <UART_SetConfig+0x546>
 8003556:	69bb      	ldr	r3, [r7, #24]
 8003558:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800355c:	d205      	bcs.n	800356a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800355e:	69bb      	ldr	r3, [r7, #24]
 8003560:	b29a      	uxth	r2, r3
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	60da      	str	r2, [r3, #12]
 8003568:	e002      	b.n	8003570 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2200      	movs	r2, #0
 8003574:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2200      	movs	r2, #0
 800357a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800357c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8003580:	4618      	mov	r0, r3
 8003582:	3728      	adds	r7, #40	@ 0x28
 8003584:	46bd      	mov	sp, r7
 8003586:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800358a:	bf00      	nop
 800358c:	40008000 	.word	0x40008000
 8003590:	00f42400 	.word	0x00f42400

08003594 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003594:	b480      	push	{r7}
 8003596:	b083      	sub	sp, #12
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035a0:	f003 0308 	and.w	r3, r3, #8
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d00a      	beq.n	80035be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	430a      	orrs	r2, r1
 80035bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035c2:	f003 0301 	and.w	r3, r3, #1
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d00a      	beq.n	80035e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	430a      	orrs	r2, r1
 80035de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035e4:	f003 0302 	and.w	r3, r3, #2
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d00a      	beq.n	8003602 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	430a      	orrs	r2, r1
 8003600:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003606:	f003 0304 	and.w	r3, r3, #4
 800360a:	2b00      	cmp	r3, #0
 800360c:	d00a      	beq.n	8003624 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	430a      	orrs	r2, r1
 8003622:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003628:	f003 0310 	and.w	r3, r3, #16
 800362c:	2b00      	cmp	r3, #0
 800362e:	d00a      	beq.n	8003646 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	430a      	orrs	r2, r1
 8003644:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800364a:	f003 0320 	and.w	r3, r3, #32
 800364e:	2b00      	cmp	r3, #0
 8003650:	d00a      	beq.n	8003668 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	430a      	orrs	r2, r1
 8003666:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800366c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003670:	2b00      	cmp	r3, #0
 8003672:	d01a      	beq.n	80036aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	430a      	orrs	r2, r1
 8003688:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800368e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003692:	d10a      	bne.n	80036aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	430a      	orrs	r2, r1
 80036a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d00a      	beq.n	80036cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	430a      	orrs	r2, r1
 80036ca:	605a      	str	r2, [r3, #4]
  }
}
 80036cc:	bf00      	nop
 80036ce:	370c      	adds	r7, #12
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr

080036d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b098      	sub	sp, #96	@ 0x60
 80036dc:	af02      	add	r7, sp, #8
 80036de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80036e8:	f7fd fabe 	bl	8000c68 <HAL_GetTick>
 80036ec:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f003 0308 	and.w	r3, r3, #8
 80036f8:	2b08      	cmp	r3, #8
 80036fa:	d12e      	bne.n	800375a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80036fc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003700:	9300      	str	r3, [sp, #0]
 8003702:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003704:	2200      	movs	r2, #0
 8003706:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800370a:	6878      	ldr	r0, [r7, #4]
 800370c:	f000 f88c 	bl	8003828 <UART_WaitOnFlagUntilTimeout>
 8003710:	4603      	mov	r3, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	d021      	beq.n	800375a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800371c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800371e:	e853 3f00 	ldrex	r3, [r3]
 8003722:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003724:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003726:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800372a:	653b      	str	r3, [r7, #80]	@ 0x50
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	461a      	mov	r2, r3
 8003732:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003734:	647b      	str	r3, [r7, #68]	@ 0x44
 8003736:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003738:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800373a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800373c:	e841 2300 	strex	r3, r2, [r1]
 8003740:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003742:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003744:	2b00      	cmp	r3, #0
 8003746:	d1e6      	bne.n	8003716 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2220      	movs	r2, #32
 800374c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2200      	movs	r2, #0
 8003752:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003756:	2303      	movs	r3, #3
 8003758:	e062      	b.n	8003820 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f003 0304 	and.w	r3, r3, #4
 8003764:	2b04      	cmp	r3, #4
 8003766:	d149      	bne.n	80037fc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003768:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800376c:	9300      	str	r3, [sp, #0]
 800376e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003770:	2200      	movs	r2, #0
 8003772:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f000 f856 	bl	8003828 <UART_WaitOnFlagUntilTimeout>
 800377c:	4603      	mov	r3, r0
 800377e:	2b00      	cmp	r3, #0
 8003780:	d03c      	beq.n	80037fc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800378a:	e853 3f00 	ldrex	r3, [r3]
 800378e:	623b      	str	r3, [r7, #32]
   return(result);
 8003790:	6a3b      	ldr	r3, [r7, #32]
 8003792:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003796:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	461a      	mov	r2, r3
 800379e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80037a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80037a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037a4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80037a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80037a8:	e841 2300 	strex	r3, r2, [r1]
 80037ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80037ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d1e6      	bne.n	8003782 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	3308      	adds	r3, #8
 80037ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	e853 3f00 	ldrex	r3, [r3]
 80037c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f023 0301 	bic.w	r3, r3, #1
 80037ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	3308      	adds	r3, #8
 80037d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80037d4:	61fa      	str	r2, [r7, #28]
 80037d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037d8:	69b9      	ldr	r1, [r7, #24]
 80037da:	69fa      	ldr	r2, [r7, #28]
 80037dc:	e841 2300 	strex	r3, r2, [r1]
 80037e0:	617b      	str	r3, [r7, #20]
   return(result);
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d1e5      	bne.n	80037b4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2220      	movs	r2, #32
 80037ec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2200      	movs	r2, #0
 80037f4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037f8:	2303      	movs	r3, #3
 80037fa:	e011      	b.n	8003820 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2220      	movs	r2, #32
 8003800:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2220      	movs	r2, #32
 8003806:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2200      	movs	r2, #0
 800380e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2200      	movs	r2, #0
 800381a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800381e:	2300      	movs	r3, #0
}
 8003820:	4618      	mov	r0, r3
 8003822:	3758      	adds	r7, #88	@ 0x58
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}

08003828 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b084      	sub	sp, #16
 800382c:	af00      	add	r7, sp, #0
 800382e:	60f8      	str	r0, [r7, #12]
 8003830:	60b9      	str	r1, [r7, #8]
 8003832:	603b      	str	r3, [r7, #0]
 8003834:	4613      	mov	r3, r2
 8003836:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003838:	e04f      	b.n	80038da <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800383a:	69bb      	ldr	r3, [r7, #24]
 800383c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003840:	d04b      	beq.n	80038da <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003842:	f7fd fa11 	bl	8000c68 <HAL_GetTick>
 8003846:	4602      	mov	r2, r0
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	1ad3      	subs	r3, r2, r3
 800384c:	69ba      	ldr	r2, [r7, #24]
 800384e:	429a      	cmp	r2, r3
 8003850:	d302      	bcc.n	8003858 <UART_WaitOnFlagUntilTimeout+0x30>
 8003852:	69bb      	ldr	r3, [r7, #24]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d101      	bne.n	800385c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003858:	2303      	movs	r3, #3
 800385a:	e04e      	b.n	80038fa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 0304 	and.w	r3, r3, #4
 8003866:	2b00      	cmp	r3, #0
 8003868:	d037      	beq.n	80038da <UART_WaitOnFlagUntilTimeout+0xb2>
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	2b80      	cmp	r3, #128	@ 0x80
 800386e:	d034      	beq.n	80038da <UART_WaitOnFlagUntilTimeout+0xb2>
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	2b40      	cmp	r3, #64	@ 0x40
 8003874:	d031      	beq.n	80038da <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	69db      	ldr	r3, [r3, #28]
 800387c:	f003 0308 	and.w	r3, r3, #8
 8003880:	2b08      	cmp	r3, #8
 8003882:	d110      	bne.n	80038a6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	2208      	movs	r2, #8
 800388a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800388c:	68f8      	ldr	r0, [r7, #12]
 800388e:	f000 f838 	bl	8003902 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	2208      	movs	r2, #8
 8003896:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2200      	movs	r2, #0
 800389e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e029      	b.n	80038fa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	69db      	ldr	r3, [r3, #28]
 80038ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80038b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80038b4:	d111      	bne.n	80038da <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80038be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80038c0:	68f8      	ldr	r0, [r7, #12]
 80038c2:	f000 f81e 	bl	8003902 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2220      	movs	r2, #32
 80038ca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2200      	movs	r2, #0
 80038d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80038d6:	2303      	movs	r3, #3
 80038d8:	e00f      	b.n	80038fa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	69da      	ldr	r2, [r3, #28]
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	4013      	ands	r3, r2
 80038e4:	68ba      	ldr	r2, [r7, #8]
 80038e6:	429a      	cmp	r2, r3
 80038e8:	bf0c      	ite	eq
 80038ea:	2301      	moveq	r3, #1
 80038ec:	2300      	movne	r3, #0
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	461a      	mov	r2, r3
 80038f2:	79fb      	ldrb	r3, [r7, #7]
 80038f4:	429a      	cmp	r2, r3
 80038f6:	d0a0      	beq.n	800383a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80038f8:	2300      	movs	r3, #0
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	3710      	adds	r7, #16
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}

08003902 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003902:	b480      	push	{r7}
 8003904:	b095      	sub	sp, #84	@ 0x54
 8003906:	af00      	add	r7, sp, #0
 8003908:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003910:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003912:	e853 3f00 	ldrex	r3, [r3]
 8003916:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800391a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800391e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	461a      	mov	r2, r3
 8003926:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003928:	643b      	str	r3, [r7, #64]	@ 0x40
 800392a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800392c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800392e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003930:	e841 2300 	strex	r3, r2, [r1]
 8003934:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003938:	2b00      	cmp	r3, #0
 800393a:	d1e6      	bne.n	800390a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	3308      	adds	r3, #8
 8003942:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003944:	6a3b      	ldr	r3, [r7, #32]
 8003946:	e853 3f00 	ldrex	r3, [r3]
 800394a:	61fb      	str	r3, [r7, #28]
   return(result);
 800394c:	69fb      	ldr	r3, [r7, #28]
 800394e:	f023 0301 	bic.w	r3, r3, #1
 8003952:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	3308      	adds	r3, #8
 800395a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800395c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800395e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003960:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003962:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003964:	e841 2300 	strex	r3, r2, [r1]
 8003968:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800396a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800396c:	2b00      	cmp	r3, #0
 800396e:	d1e5      	bne.n	800393c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003974:	2b01      	cmp	r3, #1
 8003976:	d118      	bne.n	80039aa <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	e853 3f00 	ldrex	r3, [r3]
 8003984:	60bb      	str	r3, [r7, #8]
   return(result);
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	f023 0310 	bic.w	r3, r3, #16
 800398c:	647b      	str	r3, [r7, #68]	@ 0x44
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	461a      	mov	r2, r3
 8003994:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003996:	61bb      	str	r3, [r7, #24]
 8003998:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800399a:	6979      	ldr	r1, [r7, #20]
 800399c:	69ba      	ldr	r2, [r7, #24]
 800399e:	e841 2300 	strex	r3, r2, [r1]
 80039a2:	613b      	str	r3, [r7, #16]
   return(result);
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d1e6      	bne.n	8003978 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2220      	movs	r2, #32
 80039ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2200      	movs	r2, #0
 80039b6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2200      	movs	r2, #0
 80039bc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80039be:	bf00      	nop
 80039c0:	3754      	adds	r7, #84	@ 0x54
 80039c2:	46bd      	mov	sp, r7
 80039c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c8:	4770      	bx	lr
	...

080039cc <std>:
 80039cc:	2300      	movs	r3, #0
 80039ce:	b510      	push	{r4, lr}
 80039d0:	4604      	mov	r4, r0
 80039d2:	e9c0 3300 	strd	r3, r3, [r0]
 80039d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80039da:	6083      	str	r3, [r0, #8]
 80039dc:	8181      	strh	r1, [r0, #12]
 80039de:	6643      	str	r3, [r0, #100]	@ 0x64
 80039e0:	81c2      	strh	r2, [r0, #14]
 80039e2:	6183      	str	r3, [r0, #24]
 80039e4:	4619      	mov	r1, r3
 80039e6:	2208      	movs	r2, #8
 80039e8:	305c      	adds	r0, #92	@ 0x5c
 80039ea:	f000 f906 	bl	8003bfa <memset>
 80039ee:	4b0d      	ldr	r3, [pc, #52]	@ (8003a24 <std+0x58>)
 80039f0:	6263      	str	r3, [r4, #36]	@ 0x24
 80039f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003a28 <std+0x5c>)
 80039f4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80039f6:	4b0d      	ldr	r3, [pc, #52]	@ (8003a2c <std+0x60>)
 80039f8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80039fa:	4b0d      	ldr	r3, [pc, #52]	@ (8003a30 <std+0x64>)
 80039fc:	6323      	str	r3, [r4, #48]	@ 0x30
 80039fe:	4b0d      	ldr	r3, [pc, #52]	@ (8003a34 <std+0x68>)
 8003a00:	6224      	str	r4, [r4, #32]
 8003a02:	429c      	cmp	r4, r3
 8003a04:	d006      	beq.n	8003a14 <std+0x48>
 8003a06:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003a0a:	4294      	cmp	r4, r2
 8003a0c:	d002      	beq.n	8003a14 <std+0x48>
 8003a0e:	33d0      	adds	r3, #208	@ 0xd0
 8003a10:	429c      	cmp	r4, r3
 8003a12:	d105      	bne.n	8003a20 <std+0x54>
 8003a14:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003a18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a1c:	f000 b966 	b.w	8003cec <__retarget_lock_init_recursive>
 8003a20:	bd10      	pop	{r4, pc}
 8003a22:	bf00      	nop
 8003a24:	08003b75 	.word	0x08003b75
 8003a28:	08003b97 	.word	0x08003b97
 8003a2c:	08003bcf 	.word	0x08003bcf
 8003a30:	08003bf3 	.word	0x08003bf3
 8003a34:	20000138 	.word	0x20000138

08003a38 <stdio_exit_handler>:
 8003a38:	4a02      	ldr	r2, [pc, #8]	@ (8003a44 <stdio_exit_handler+0xc>)
 8003a3a:	4903      	ldr	r1, [pc, #12]	@ (8003a48 <stdio_exit_handler+0x10>)
 8003a3c:	4803      	ldr	r0, [pc, #12]	@ (8003a4c <stdio_exit_handler+0x14>)
 8003a3e:	f000 b869 	b.w	8003b14 <_fwalk_sglue>
 8003a42:	bf00      	nop
 8003a44:	2000000c 	.word	0x2000000c
 8003a48:	08004589 	.word	0x08004589
 8003a4c:	2000001c 	.word	0x2000001c

08003a50 <cleanup_stdio>:
 8003a50:	6841      	ldr	r1, [r0, #4]
 8003a52:	4b0c      	ldr	r3, [pc, #48]	@ (8003a84 <cleanup_stdio+0x34>)
 8003a54:	4299      	cmp	r1, r3
 8003a56:	b510      	push	{r4, lr}
 8003a58:	4604      	mov	r4, r0
 8003a5a:	d001      	beq.n	8003a60 <cleanup_stdio+0x10>
 8003a5c:	f000 fd94 	bl	8004588 <_fflush_r>
 8003a60:	68a1      	ldr	r1, [r4, #8]
 8003a62:	4b09      	ldr	r3, [pc, #36]	@ (8003a88 <cleanup_stdio+0x38>)
 8003a64:	4299      	cmp	r1, r3
 8003a66:	d002      	beq.n	8003a6e <cleanup_stdio+0x1e>
 8003a68:	4620      	mov	r0, r4
 8003a6a:	f000 fd8d 	bl	8004588 <_fflush_r>
 8003a6e:	68e1      	ldr	r1, [r4, #12]
 8003a70:	4b06      	ldr	r3, [pc, #24]	@ (8003a8c <cleanup_stdio+0x3c>)
 8003a72:	4299      	cmp	r1, r3
 8003a74:	d004      	beq.n	8003a80 <cleanup_stdio+0x30>
 8003a76:	4620      	mov	r0, r4
 8003a78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a7c:	f000 bd84 	b.w	8004588 <_fflush_r>
 8003a80:	bd10      	pop	{r4, pc}
 8003a82:	bf00      	nop
 8003a84:	20000138 	.word	0x20000138
 8003a88:	200001a0 	.word	0x200001a0
 8003a8c:	20000208 	.word	0x20000208

08003a90 <global_stdio_init.part.0>:
 8003a90:	b510      	push	{r4, lr}
 8003a92:	4b0b      	ldr	r3, [pc, #44]	@ (8003ac0 <global_stdio_init.part.0+0x30>)
 8003a94:	4c0b      	ldr	r4, [pc, #44]	@ (8003ac4 <global_stdio_init.part.0+0x34>)
 8003a96:	4a0c      	ldr	r2, [pc, #48]	@ (8003ac8 <global_stdio_init.part.0+0x38>)
 8003a98:	601a      	str	r2, [r3, #0]
 8003a9a:	4620      	mov	r0, r4
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	2104      	movs	r1, #4
 8003aa0:	f7ff ff94 	bl	80039cc <std>
 8003aa4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	2109      	movs	r1, #9
 8003aac:	f7ff ff8e 	bl	80039cc <std>
 8003ab0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003ab4:	2202      	movs	r2, #2
 8003ab6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003aba:	2112      	movs	r1, #18
 8003abc:	f7ff bf86 	b.w	80039cc <std>
 8003ac0:	20000270 	.word	0x20000270
 8003ac4:	20000138 	.word	0x20000138
 8003ac8:	08003a39 	.word	0x08003a39

08003acc <__sfp_lock_acquire>:
 8003acc:	4801      	ldr	r0, [pc, #4]	@ (8003ad4 <__sfp_lock_acquire+0x8>)
 8003ace:	f000 b90e 	b.w	8003cee <__retarget_lock_acquire_recursive>
 8003ad2:	bf00      	nop
 8003ad4:	20000279 	.word	0x20000279

08003ad8 <__sfp_lock_release>:
 8003ad8:	4801      	ldr	r0, [pc, #4]	@ (8003ae0 <__sfp_lock_release+0x8>)
 8003ada:	f000 b909 	b.w	8003cf0 <__retarget_lock_release_recursive>
 8003ade:	bf00      	nop
 8003ae0:	20000279 	.word	0x20000279

08003ae4 <__sinit>:
 8003ae4:	b510      	push	{r4, lr}
 8003ae6:	4604      	mov	r4, r0
 8003ae8:	f7ff fff0 	bl	8003acc <__sfp_lock_acquire>
 8003aec:	6a23      	ldr	r3, [r4, #32]
 8003aee:	b11b      	cbz	r3, 8003af8 <__sinit+0x14>
 8003af0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003af4:	f7ff bff0 	b.w	8003ad8 <__sfp_lock_release>
 8003af8:	4b04      	ldr	r3, [pc, #16]	@ (8003b0c <__sinit+0x28>)
 8003afa:	6223      	str	r3, [r4, #32]
 8003afc:	4b04      	ldr	r3, [pc, #16]	@ (8003b10 <__sinit+0x2c>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d1f5      	bne.n	8003af0 <__sinit+0xc>
 8003b04:	f7ff ffc4 	bl	8003a90 <global_stdio_init.part.0>
 8003b08:	e7f2      	b.n	8003af0 <__sinit+0xc>
 8003b0a:	bf00      	nop
 8003b0c:	08003a51 	.word	0x08003a51
 8003b10:	20000270 	.word	0x20000270

08003b14 <_fwalk_sglue>:
 8003b14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b18:	4607      	mov	r7, r0
 8003b1a:	4688      	mov	r8, r1
 8003b1c:	4614      	mov	r4, r2
 8003b1e:	2600      	movs	r6, #0
 8003b20:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003b24:	f1b9 0901 	subs.w	r9, r9, #1
 8003b28:	d505      	bpl.n	8003b36 <_fwalk_sglue+0x22>
 8003b2a:	6824      	ldr	r4, [r4, #0]
 8003b2c:	2c00      	cmp	r4, #0
 8003b2e:	d1f7      	bne.n	8003b20 <_fwalk_sglue+0xc>
 8003b30:	4630      	mov	r0, r6
 8003b32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b36:	89ab      	ldrh	r3, [r5, #12]
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d907      	bls.n	8003b4c <_fwalk_sglue+0x38>
 8003b3c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003b40:	3301      	adds	r3, #1
 8003b42:	d003      	beq.n	8003b4c <_fwalk_sglue+0x38>
 8003b44:	4629      	mov	r1, r5
 8003b46:	4638      	mov	r0, r7
 8003b48:	47c0      	blx	r8
 8003b4a:	4306      	orrs	r6, r0
 8003b4c:	3568      	adds	r5, #104	@ 0x68
 8003b4e:	e7e9      	b.n	8003b24 <_fwalk_sglue+0x10>

08003b50 <iprintf>:
 8003b50:	b40f      	push	{r0, r1, r2, r3}
 8003b52:	b507      	push	{r0, r1, r2, lr}
 8003b54:	4906      	ldr	r1, [pc, #24]	@ (8003b70 <iprintf+0x20>)
 8003b56:	ab04      	add	r3, sp, #16
 8003b58:	6808      	ldr	r0, [r1, #0]
 8003b5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8003b5e:	6881      	ldr	r1, [r0, #8]
 8003b60:	9301      	str	r3, [sp, #4]
 8003b62:	f000 f9e9 	bl	8003f38 <_vfiprintf_r>
 8003b66:	b003      	add	sp, #12
 8003b68:	f85d eb04 	ldr.w	lr, [sp], #4
 8003b6c:	b004      	add	sp, #16
 8003b6e:	4770      	bx	lr
 8003b70:	20000018 	.word	0x20000018

08003b74 <__sread>:
 8003b74:	b510      	push	{r4, lr}
 8003b76:	460c      	mov	r4, r1
 8003b78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b7c:	f000 f868 	bl	8003c50 <_read_r>
 8003b80:	2800      	cmp	r0, #0
 8003b82:	bfab      	itete	ge
 8003b84:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003b86:	89a3      	ldrhlt	r3, [r4, #12]
 8003b88:	181b      	addge	r3, r3, r0
 8003b8a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003b8e:	bfac      	ite	ge
 8003b90:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003b92:	81a3      	strhlt	r3, [r4, #12]
 8003b94:	bd10      	pop	{r4, pc}

08003b96 <__swrite>:
 8003b96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b9a:	461f      	mov	r7, r3
 8003b9c:	898b      	ldrh	r3, [r1, #12]
 8003b9e:	05db      	lsls	r3, r3, #23
 8003ba0:	4605      	mov	r5, r0
 8003ba2:	460c      	mov	r4, r1
 8003ba4:	4616      	mov	r6, r2
 8003ba6:	d505      	bpl.n	8003bb4 <__swrite+0x1e>
 8003ba8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bac:	2302      	movs	r3, #2
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f000 f83c 	bl	8003c2c <_lseek_r>
 8003bb4:	89a3      	ldrh	r3, [r4, #12]
 8003bb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003bba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003bbe:	81a3      	strh	r3, [r4, #12]
 8003bc0:	4632      	mov	r2, r6
 8003bc2:	463b      	mov	r3, r7
 8003bc4:	4628      	mov	r0, r5
 8003bc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003bca:	f000 b853 	b.w	8003c74 <_write_r>

08003bce <__sseek>:
 8003bce:	b510      	push	{r4, lr}
 8003bd0:	460c      	mov	r4, r1
 8003bd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bd6:	f000 f829 	bl	8003c2c <_lseek_r>
 8003bda:	1c43      	adds	r3, r0, #1
 8003bdc:	89a3      	ldrh	r3, [r4, #12]
 8003bde:	bf15      	itete	ne
 8003be0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003be2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003be6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003bea:	81a3      	strheq	r3, [r4, #12]
 8003bec:	bf18      	it	ne
 8003bee:	81a3      	strhne	r3, [r4, #12]
 8003bf0:	bd10      	pop	{r4, pc}

08003bf2 <__sclose>:
 8003bf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bf6:	f000 b809 	b.w	8003c0c <_close_r>

08003bfa <memset>:
 8003bfa:	4402      	add	r2, r0
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d100      	bne.n	8003c04 <memset+0xa>
 8003c02:	4770      	bx	lr
 8003c04:	f803 1b01 	strb.w	r1, [r3], #1
 8003c08:	e7f9      	b.n	8003bfe <memset+0x4>
	...

08003c0c <_close_r>:
 8003c0c:	b538      	push	{r3, r4, r5, lr}
 8003c0e:	4d06      	ldr	r5, [pc, #24]	@ (8003c28 <_close_r+0x1c>)
 8003c10:	2300      	movs	r3, #0
 8003c12:	4604      	mov	r4, r0
 8003c14:	4608      	mov	r0, r1
 8003c16:	602b      	str	r3, [r5, #0]
 8003c18:	f7fc ff10 	bl	8000a3c <_close>
 8003c1c:	1c43      	adds	r3, r0, #1
 8003c1e:	d102      	bne.n	8003c26 <_close_r+0x1a>
 8003c20:	682b      	ldr	r3, [r5, #0]
 8003c22:	b103      	cbz	r3, 8003c26 <_close_r+0x1a>
 8003c24:	6023      	str	r3, [r4, #0]
 8003c26:	bd38      	pop	{r3, r4, r5, pc}
 8003c28:	20000274 	.word	0x20000274

08003c2c <_lseek_r>:
 8003c2c:	b538      	push	{r3, r4, r5, lr}
 8003c2e:	4d07      	ldr	r5, [pc, #28]	@ (8003c4c <_lseek_r+0x20>)
 8003c30:	4604      	mov	r4, r0
 8003c32:	4608      	mov	r0, r1
 8003c34:	4611      	mov	r1, r2
 8003c36:	2200      	movs	r2, #0
 8003c38:	602a      	str	r2, [r5, #0]
 8003c3a:	461a      	mov	r2, r3
 8003c3c:	f7fc ff25 	bl	8000a8a <_lseek>
 8003c40:	1c43      	adds	r3, r0, #1
 8003c42:	d102      	bne.n	8003c4a <_lseek_r+0x1e>
 8003c44:	682b      	ldr	r3, [r5, #0]
 8003c46:	b103      	cbz	r3, 8003c4a <_lseek_r+0x1e>
 8003c48:	6023      	str	r3, [r4, #0]
 8003c4a:	bd38      	pop	{r3, r4, r5, pc}
 8003c4c:	20000274 	.word	0x20000274

08003c50 <_read_r>:
 8003c50:	b538      	push	{r3, r4, r5, lr}
 8003c52:	4d07      	ldr	r5, [pc, #28]	@ (8003c70 <_read_r+0x20>)
 8003c54:	4604      	mov	r4, r0
 8003c56:	4608      	mov	r0, r1
 8003c58:	4611      	mov	r1, r2
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	602a      	str	r2, [r5, #0]
 8003c5e:	461a      	mov	r2, r3
 8003c60:	f7fc feb3 	bl	80009ca <_read>
 8003c64:	1c43      	adds	r3, r0, #1
 8003c66:	d102      	bne.n	8003c6e <_read_r+0x1e>
 8003c68:	682b      	ldr	r3, [r5, #0]
 8003c6a:	b103      	cbz	r3, 8003c6e <_read_r+0x1e>
 8003c6c:	6023      	str	r3, [r4, #0]
 8003c6e:	bd38      	pop	{r3, r4, r5, pc}
 8003c70:	20000274 	.word	0x20000274

08003c74 <_write_r>:
 8003c74:	b538      	push	{r3, r4, r5, lr}
 8003c76:	4d07      	ldr	r5, [pc, #28]	@ (8003c94 <_write_r+0x20>)
 8003c78:	4604      	mov	r4, r0
 8003c7a:	4608      	mov	r0, r1
 8003c7c:	4611      	mov	r1, r2
 8003c7e:	2200      	movs	r2, #0
 8003c80:	602a      	str	r2, [r5, #0]
 8003c82:	461a      	mov	r2, r3
 8003c84:	f7fc febe 	bl	8000a04 <_write>
 8003c88:	1c43      	adds	r3, r0, #1
 8003c8a:	d102      	bne.n	8003c92 <_write_r+0x1e>
 8003c8c:	682b      	ldr	r3, [r5, #0]
 8003c8e:	b103      	cbz	r3, 8003c92 <_write_r+0x1e>
 8003c90:	6023      	str	r3, [r4, #0]
 8003c92:	bd38      	pop	{r3, r4, r5, pc}
 8003c94:	20000274 	.word	0x20000274

08003c98 <__errno>:
 8003c98:	4b01      	ldr	r3, [pc, #4]	@ (8003ca0 <__errno+0x8>)
 8003c9a:	6818      	ldr	r0, [r3, #0]
 8003c9c:	4770      	bx	lr
 8003c9e:	bf00      	nop
 8003ca0:	20000018 	.word	0x20000018

08003ca4 <__libc_init_array>:
 8003ca4:	b570      	push	{r4, r5, r6, lr}
 8003ca6:	4d0d      	ldr	r5, [pc, #52]	@ (8003cdc <__libc_init_array+0x38>)
 8003ca8:	4c0d      	ldr	r4, [pc, #52]	@ (8003ce0 <__libc_init_array+0x3c>)
 8003caa:	1b64      	subs	r4, r4, r5
 8003cac:	10a4      	asrs	r4, r4, #2
 8003cae:	2600      	movs	r6, #0
 8003cb0:	42a6      	cmp	r6, r4
 8003cb2:	d109      	bne.n	8003cc8 <__libc_init_array+0x24>
 8003cb4:	4d0b      	ldr	r5, [pc, #44]	@ (8003ce4 <__libc_init_array+0x40>)
 8003cb6:	4c0c      	ldr	r4, [pc, #48]	@ (8003ce8 <__libc_init_array+0x44>)
 8003cb8:	f000 fdb6 	bl	8004828 <_init>
 8003cbc:	1b64      	subs	r4, r4, r5
 8003cbe:	10a4      	asrs	r4, r4, #2
 8003cc0:	2600      	movs	r6, #0
 8003cc2:	42a6      	cmp	r6, r4
 8003cc4:	d105      	bne.n	8003cd2 <__libc_init_array+0x2e>
 8003cc6:	bd70      	pop	{r4, r5, r6, pc}
 8003cc8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ccc:	4798      	blx	r3
 8003cce:	3601      	adds	r6, #1
 8003cd0:	e7ee      	b.n	8003cb0 <__libc_init_array+0xc>
 8003cd2:	f855 3b04 	ldr.w	r3, [r5], #4
 8003cd6:	4798      	blx	r3
 8003cd8:	3601      	adds	r6, #1
 8003cda:	e7f2      	b.n	8003cc2 <__libc_init_array+0x1e>
 8003cdc:	080048f4 	.word	0x080048f4
 8003ce0:	080048f4 	.word	0x080048f4
 8003ce4:	080048f4 	.word	0x080048f4
 8003ce8:	080048f8 	.word	0x080048f8

08003cec <__retarget_lock_init_recursive>:
 8003cec:	4770      	bx	lr

08003cee <__retarget_lock_acquire_recursive>:
 8003cee:	4770      	bx	lr

08003cf0 <__retarget_lock_release_recursive>:
 8003cf0:	4770      	bx	lr
	...

08003cf4 <_free_r>:
 8003cf4:	b538      	push	{r3, r4, r5, lr}
 8003cf6:	4605      	mov	r5, r0
 8003cf8:	2900      	cmp	r1, #0
 8003cfa:	d041      	beq.n	8003d80 <_free_r+0x8c>
 8003cfc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d00:	1f0c      	subs	r4, r1, #4
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	bfb8      	it	lt
 8003d06:	18e4      	addlt	r4, r4, r3
 8003d08:	f000 f8e0 	bl	8003ecc <__malloc_lock>
 8003d0c:	4a1d      	ldr	r2, [pc, #116]	@ (8003d84 <_free_r+0x90>)
 8003d0e:	6813      	ldr	r3, [r2, #0]
 8003d10:	b933      	cbnz	r3, 8003d20 <_free_r+0x2c>
 8003d12:	6063      	str	r3, [r4, #4]
 8003d14:	6014      	str	r4, [r2, #0]
 8003d16:	4628      	mov	r0, r5
 8003d18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003d1c:	f000 b8dc 	b.w	8003ed8 <__malloc_unlock>
 8003d20:	42a3      	cmp	r3, r4
 8003d22:	d908      	bls.n	8003d36 <_free_r+0x42>
 8003d24:	6820      	ldr	r0, [r4, #0]
 8003d26:	1821      	adds	r1, r4, r0
 8003d28:	428b      	cmp	r3, r1
 8003d2a:	bf01      	itttt	eq
 8003d2c:	6819      	ldreq	r1, [r3, #0]
 8003d2e:	685b      	ldreq	r3, [r3, #4]
 8003d30:	1809      	addeq	r1, r1, r0
 8003d32:	6021      	streq	r1, [r4, #0]
 8003d34:	e7ed      	b.n	8003d12 <_free_r+0x1e>
 8003d36:	461a      	mov	r2, r3
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	b10b      	cbz	r3, 8003d40 <_free_r+0x4c>
 8003d3c:	42a3      	cmp	r3, r4
 8003d3e:	d9fa      	bls.n	8003d36 <_free_r+0x42>
 8003d40:	6811      	ldr	r1, [r2, #0]
 8003d42:	1850      	adds	r0, r2, r1
 8003d44:	42a0      	cmp	r0, r4
 8003d46:	d10b      	bne.n	8003d60 <_free_r+0x6c>
 8003d48:	6820      	ldr	r0, [r4, #0]
 8003d4a:	4401      	add	r1, r0
 8003d4c:	1850      	adds	r0, r2, r1
 8003d4e:	4283      	cmp	r3, r0
 8003d50:	6011      	str	r1, [r2, #0]
 8003d52:	d1e0      	bne.n	8003d16 <_free_r+0x22>
 8003d54:	6818      	ldr	r0, [r3, #0]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	6053      	str	r3, [r2, #4]
 8003d5a:	4408      	add	r0, r1
 8003d5c:	6010      	str	r0, [r2, #0]
 8003d5e:	e7da      	b.n	8003d16 <_free_r+0x22>
 8003d60:	d902      	bls.n	8003d68 <_free_r+0x74>
 8003d62:	230c      	movs	r3, #12
 8003d64:	602b      	str	r3, [r5, #0]
 8003d66:	e7d6      	b.n	8003d16 <_free_r+0x22>
 8003d68:	6820      	ldr	r0, [r4, #0]
 8003d6a:	1821      	adds	r1, r4, r0
 8003d6c:	428b      	cmp	r3, r1
 8003d6e:	bf04      	itt	eq
 8003d70:	6819      	ldreq	r1, [r3, #0]
 8003d72:	685b      	ldreq	r3, [r3, #4]
 8003d74:	6063      	str	r3, [r4, #4]
 8003d76:	bf04      	itt	eq
 8003d78:	1809      	addeq	r1, r1, r0
 8003d7a:	6021      	streq	r1, [r4, #0]
 8003d7c:	6054      	str	r4, [r2, #4]
 8003d7e:	e7ca      	b.n	8003d16 <_free_r+0x22>
 8003d80:	bd38      	pop	{r3, r4, r5, pc}
 8003d82:	bf00      	nop
 8003d84:	20000280 	.word	0x20000280

08003d88 <sbrk_aligned>:
 8003d88:	b570      	push	{r4, r5, r6, lr}
 8003d8a:	4e0f      	ldr	r6, [pc, #60]	@ (8003dc8 <sbrk_aligned+0x40>)
 8003d8c:	460c      	mov	r4, r1
 8003d8e:	6831      	ldr	r1, [r6, #0]
 8003d90:	4605      	mov	r5, r0
 8003d92:	b911      	cbnz	r1, 8003d9a <sbrk_aligned+0x12>
 8003d94:	f000 fcb4 	bl	8004700 <_sbrk_r>
 8003d98:	6030      	str	r0, [r6, #0]
 8003d9a:	4621      	mov	r1, r4
 8003d9c:	4628      	mov	r0, r5
 8003d9e:	f000 fcaf 	bl	8004700 <_sbrk_r>
 8003da2:	1c43      	adds	r3, r0, #1
 8003da4:	d103      	bne.n	8003dae <sbrk_aligned+0x26>
 8003da6:	f04f 34ff 	mov.w	r4, #4294967295
 8003daa:	4620      	mov	r0, r4
 8003dac:	bd70      	pop	{r4, r5, r6, pc}
 8003dae:	1cc4      	adds	r4, r0, #3
 8003db0:	f024 0403 	bic.w	r4, r4, #3
 8003db4:	42a0      	cmp	r0, r4
 8003db6:	d0f8      	beq.n	8003daa <sbrk_aligned+0x22>
 8003db8:	1a21      	subs	r1, r4, r0
 8003dba:	4628      	mov	r0, r5
 8003dbc:	f000 fca0 	bl	8004700 <_sbrk_r>
 8003dc0:	3001      	adds	r0, #1
 8003dc2:	d1f2      	bne.n	8003daa <sbrk_aligned+0x22>
 8003dc4:	e7ef      	b.n	8003da6 <sbrk_aligned+0x1e>
 8003dc6:	bf00      	nop
 8003dc8:	2000027c 	.word	0x2000027c

08003dcc <_malloc_r>:
 8003dcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003dd0:	1ccd      	adds	r5, r1, #3
 8003dd2:	f025 0503 	bic.w	r5, r5, #3
 8003dd6:	3508      	adds	r5, #8
 8003dd8:	2d0c      	cmp	r5, #12
 8003dda:	bf38      	it	cc
 8003ddc:	250c      	movcc	r5, #12
 8003dde:	2d00      	cmp	r5, #0
 8003de0:	4606      	mov	r6, r0
 8003de2:	db01      	blt.n	8003de8 <_malloc_r+0x1c>
 8003de4:	42a9      	cmp	r1, r5
 8003de6:	d904      	bls.n	8003df2 <_malloc_r+0x26>
 8003de8:	230c      	movs	r3, #12
 8003dea:	6033      	str	r3, [r6, #0]
 8003dec:	2000      	movs	r0, #0
 8003dee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003df2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003ec8 <_malloc_r+0xfc>
 8003df6:	f000 f869 	bl	8003ecc <__malloc_lock>
 8003dfa:	f8d8 3000 	ldr.w	r3, [r8]
 8003dfe:	461c      	mov	r4, r3
 8003e00:	bb44      	cbnz	r4, 8003e54 <_malloc_r+0x88>
 8003e02:	4629      	mov	r1, r5
 8003e04:	4630      	mov	r0, r6
 8003e06:	f7ff ffbf 	bl	8003d88 <sbrk_aligned>
 8003e0a:	1c43      	adds	r3, r0, #1
 8003e0c:	4604      	mov	r4, r0
 8003e0e:	d158      	bne.n	8003ec2 <_malloc_r+0xf6>
 8003e10:	f8d8 4000 	ldr.w	r4, [r8]
 8003e14:	4627      	mov	r7, r4
 8003e16:	2f00      	cmp	r7, #0
 8003e18:	d143      	bne.n	8003ea2 <_malloc_r+0xd6>
 8003e1a:	2c00      	cmp	r4, #0
 8003e1c:	d04b      	beq.n	8003eb6 <_malloc_r+0xea>
 8003e1e:	6823      	ldr	r3, [r4, #0]
 8003e20:	4639      	mov	r1, r7
 8003e22:	4630      	mov	r0, r6
 8003e24:	eb04 0903 	add.w	r9, r4, r3
 8003e28:	f000 fc6a 	bl	8004700 <_sbrk_r>
 8003e2c:	4581      	cmp	r9, r0
 8003e2e:	d142      	bne.n	8003eb6 <_malloc_r+0xea>
 8003e30:	6821      	ldr	r1, [r4, #0]
 8003e32:	1a6d      	subs	r5, r5, r1
 8003e34:	4629      	mov	r1, r5
 8003e36:	4630      	mov	r0, r6
 8003e38:	f7ff ffa6 	bl	8003d88 <sbrk_aligned>
 8003e3c:	3001      	adds	r0, #1
 8003e3e:	d03a      	beq.n	8003eb6 <_malloc_r+0xea>
 8003e40:	6823      	ldr	r3, [r4, #0]
 8003e42:	442b      	add	r3, r5
 8003e44:	6023      	str	r3, [r4, #0]
 8003e46:	f8d8 3000 	ldr.w	r3, [r8]
 8003e4a:	685a      	ldr	r2, [r3, #4]
 8003e4c:	bb62      	cbnz	r2, 8003ea8 <_malloc_r+0xdc>
 8003e4e:	f8c8 7000 	str.w	r7, [r8]
 8003e52:	e00f      	b.n	8003e74 <_malloc_r+0xa8>
 8003e54:	6822      	ldr	r2, [r4, #0]
 8003e56:	1b52      	subs	r2, r2, r5
 8003e58:	d420      	bmi.n	8003e9c <_malloc_r+0xd0>
 8003e5a:	2a0b      	cmp	r2, #11
 8003e5c:	d917      	bls.n	8003e8e <_malloc_r+0xc2>
 8003e5e:	1961      	adds	r1, r4, r5
 8003e60:	42a3      	cmp	r3, r4
 8003e62:	6025      	str	r5, [r4, #0]
 8003e64:	bf18      	it	ne
 8003e66:	6059      	strne	r1, [r3, #4]
 8003e68:	6863      	ldr	r3, [r4, #4]
 8003e6a:	bf08      	it	eq
 8003e6c:	f8c8 1000 	streq.w	r1, [r8]
 8003e70:	5162      	str	r2, [r4, r5]
 8003e72:	604b      	str	r3, [r1, #4]
 8003e74:	4630      	mov	r0, r6
 8003e76:	f000 f82f 	bl	8003ed8 <__malloc_unlock>
 8003e7a:	f104 000b 	add.w	r0, r4, #11
 8003e7e:	1d23      	adds	r3, r4, #4
 8003e80:	f020 0007 	bic.w	r0, r0, #7
 8003e84:	1ac2      	subs	r2, r0, r3
 8003e86:	bf1c      	itt	ne
 8003e88:	1a1b      	subne	r3, r3, r0
 8003e8a:	50a3      	strne	r3, [r4, r2]
 8003e8c:	e7af      	b.n	8003dee <_malloc_r+0x22>
 8003e8e:	6862      	ldr	r2, [r4, #4]
 8003e90:	42a3      	cmp	r3, r4
 8003e92:	bf0c      	ite	eq
 8003e94:	f8c8 2000 	streq.w	r2, [r8]
 8003e98:	605a      	strne	r2, [r3, #4]
 8003e9a:	e7eb      	b.n	8003e74 <_malloc_r+0xa8>
 8003e9c:	4623      	mov	r3, r4
 8003e9e:	6864      	ldr	r4, [r4, #4]
 8003ea0:	e7ae      	b.n	8003e00 <_malloc_r+0x34>
 8003ea2:	463c      	mov	r4, r7
 8003ea4:	687f      	ldr	r7, [r7, #4]
 8003ea6:	e7b6      	b.n	8003e16 <_malloc_r+0x4a>
 8003ea8:	461a      	mov	r2, r3
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	42a3      	cmp	r3, r4
 8003eae:	d1fb      	bne.n	8003ea8 <_malloc_r+0xdc>
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	6053      	str	r3, [r2, #4]
 8003eb4:	e7de      	b.n	8003e74 <_malloc_r+0xa8>
 8003eb6:	230c      	movs	r3, #12
 8003eb8:	6033      	str	r3, [r6, #0]
 8003eba:	4630      	mov	r0, r6
 8003ebc:	f000 f80c 	bl	8003ed8 <__malloc_unlock>
 8003ec0:	e794      	b.n	8003dec <_malloc_r+0x20>
 8003ec2:	6005      	str	r5, [r0, #0]
 8003ec4:	e7d6      	b.n	8003e74 <_malloc_r+0xa8>
 8003ec6:	bf00      	nop
 8003ec8:	20000280 	.word	0x20000280

08003ecc <__malloc_lock>:
 8003ecc:	4801      	ldr	r0, [pc, #4]	@ (8003ed4 <__malloc_lock+0x8>)
 8003ece:	f7ff bf0e 	b.w	8003cee <__retarget_lock_acquire_recursive>
 8003ed2:	bf00      	nop
 8003ed4:	20000278 	.word	0x20000278

08003ed8 <__malloc_unlock>:
 8003ed8:	4801      	ldr	r0, [pc, #4]	@ (8003ee0 <__malloc_unlock+0x8>)
 8003eda:	f7ff bf09 	b.w	8003cf0 <__retarget_lock_release_recursive>
 8003ede:	bf00      	nop
 8003ee0:	20000278 	.word	0x20000278

08003ee4 <__sfputc_r>:
 8003ee4:	6893      	ldr	r3, [r2, #8]
 8003ee6:	3b01      	subs	r3, #1
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	b410      	push	{r4}
 8003eec:	6093      	str	r3, [r2, #8]
 8003eee:	da08      	bge.n	8003f02 <__sfputc_r+0x1e>
 8003ef0:	6994      	ldr	r4, [r2, #24]
 8003ef2:	42a3      	cmp	r3, r4
 8003ef4:	db01      	blt.n	8003efa <__sfputc_r+0x16>
 8003ef6:	290a      	cmp	r1, #10
 8003ef8:	d103      	bne.n	8003f02 <__sfputc_r+0x1e>
 8003efa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003efe:	f000 bb6b 	b.w	80045d8 <__swbuf_r>
 8003f02:	6813      	ldr	r3, [r2, #0]
 8003f04:	1c58      	adds	r0, r3, #1
 8003f06:	6010      	str	r0, [r2, #0]
 8003f08:	7019      	strb	r1, [r3, #0]
 8003f0a:	4608      	mov	r0, r1
 8003f0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003f10:	4770      	bx	lr

08003f12 <__sfputs_r>:
 8003f12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f14:	4606      	mov	r6, r0
 8003f16:	460f      	mov	r7, r1
 8003f18:	4614      	mov	r4, r2
 8003f1a:	18d5      	adds	r5, r2, r3
 8003f1c:	42ac      	cmp	r4, r5
 8003f1e:	d101      	bne.n	8003f24 <__sfputs_r+0x12>
 8003f20:	2000      	movs	r0, #0
 8003f22:	e007      	b.n	8003f34 <__sfputs_r+0x22>
 8003f24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f28:	463a      	mov	r2, r7
 8003f2a:	4630      	mov	r0, r6
 8003f2c:	f7ff ffda 	bl	8003ee4 <__sfputc_r>
 8003f30:	1c43      	adds	r3, r0, #1
 8003f32:	d1f3      	bne.n	8003f1c <__sfputs_r+0xa>
 8003f34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003f38 <_vfiprintf_r>:
 8003f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f3c:	460d      	mov	r5, r1
 8003f3e:	b09d      	sub	sp, #116	@ 0x74
 8003f40:	4614      	mov	r4, r2
 8003f42:	4698      	mov	r8, r3
 8003f44:	4606      	mov	r6, r0
 8003f46:	b118      	cbz	r0, 8003f50 <_vfiprintf_r+0x18>
 8003f48:	6a03      	ldr	r3, [r0, #32]
 8003f4a:	b90b      	cbnz	r3, 8003f50 <_vfiprintf_r+0x18>
 8003f4c:	f7ff fdca 	bl	8003ae4 <__sinit>
 8003f50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003f52:	07d9      	lsls	r1, r3, #31
 8003f54:	d405      	bmi.n	8003f62 <_vfiprintf_r+0x2a>
 8003f56:	89ab      	ldrh	r3, [r5, #12]
 8003f58:	059a      	lsls	r2, r3, #22
 8003f5a:	d402      	bmi.n	8003f62 <_vfiprintf_r+0x2a>
 8003f5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003f5e:	f7ff fec6 	bl	8003cee <__retarget_lock_acquire_recursive>
 8003f62:	89ab      	ldrh	r3, [r5, #12]
 8003f64:	071b      	lsls	r3, r3, #28
 8003f66:	d501      	bpl.n	8003f6c <_vfiprintf_r+0x34>
 8003f68:	692b      	ldr	r3, [r5, #16]
 8003f6a:	b99b      	cbnz	r3, 8003f94 <_vfiprintf_r+0x5c>
 8003f6c:	4629      	mov	r1, r5
 8003f6e:	4630      	mov	r0, r6
 8003f70:	f000 fb70 	bl	8004654 <__swsetup_r>
 8003f74:	b170      	cbz	r0, 8003f94 <_vfiprintf_r+0x5c>
 8003f76:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003f78:	07dc      	lsls	r4, r3, #31
 8003f7a:	d504      	bpl.n	8003f86 <_vfiprintf_r+0x4e>
 8003f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8003f80:	b01d      	add	sp, #116	@ 0x74
 8003f82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f86:	89ab      	ldrh	r3, [r5, #12]
 8003f88:	0598      	lsls	r0, r3, #22
 8003f8a:	d4f7      	bmi.n	8003f7c <_vfiprintf_r+0x44>
 8003f8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003f8e:	f7ff feaf 	bl	8003cf0 <__retarget_lock_release_recursive>
 8003f92:	e7f3      	b.n	8003f7c <_vfiprintf_r+0x44>
 8003f94:	2300      	movs	r3, #0
 8003f96:	9309      	str	r3, [sp, #36]	@ 0x24
 8003f98:	2320      	movs	r3, #32
 8003f9a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003f9e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003fa2:	2330      	movs	r3, #48	@ 0x30
 8003fa4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004154 <_vfiprintf_r+0x21c>
 8003fa8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003fac:	f04f 0901 	mov.w	r9, #1
 8003fb0:	4623      	mov	r3, r4
 8003fb2:	469a      	mov	sl, r3
 8003fb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003fb8:	b10a      	cbz	r2, 8003fbe <_vfiprintf_r+0x86>
 8003fba:	2a25      	cmp	r2, #37	@ 0x25
 8003fbc:	d1f9      	bne.n	8003fb2 <_vfiprintf_r+0x7a>
 8003fbe:	ebba 0b04 	subs.w	fp, sl, r4
 8003fc2:	d00b      	beq.n	8003fdc <_vfiprintf_r+0xa4>
 8003fc4:	465b      	mov	r3, fp
 8003fc6:	4622      	mov	r2, r4
 8003fc8:	4629      	mov	r1, r5
 8003fca:	4630      	mov	r0, r6
 8003fcc:	f7ff ffa1 	bl	8003f12 <__sfputs_r>
 8003fd0:	3001      	adds	r0, #1
 8003fd2:	f000 80a7 	beq.w	8004124 <_vfiprintf_r+0x1ec>
 8003fd6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003fd8:	445a      	add	r2, fp
 8003fda:	9209      	str	r2, [sp, #36]	@ 0x24
 8003fdc:	f89a 3000 	ldrb.w	r3, [sl]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	f000 809f 	beq.w	8004124 <_vfiprintf_r+0x1ec>
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	f04f 32ff 	mov.w	r2, #4294967295
 8003fec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003ff0:	f10a 0a01 	add.w	sl, sl, #1
 8003ff4:	9304      	str	r3, [sp, #16]
 8003ff6:	9307      	str	r3, [sp, #28]
 8003ff8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003ffc:	931a      	str	r3, [sp, #104]	@ 0x68
 8003ffe:	4654      	mov	r4, sl
 8004000:	2205      	movs	r2, #5
 8004002:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004006:	4853      	ldr	r0, [pc, #332]	@ (8004154 <_vfiprintf_r+0x21c>)
 8004008:	f7fc f8e2 	bl	80001d0 <memchr>
 800400c:	9a04      	ldr	r2, [sp, #16]
 800400e:	b9d8      	cbnz	r0, 8004048 <_vfiprintf_r+0x110>
 8004010:	06d1      	lsls	r1, r2, #27
 8004012:	bf44      	itt	mi
 8004014:	2320      	movmi	r3, #32
 8004016:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800401a:	0713      	lsls	r3, r2, #28
 800401c:	bf44      	itt	mi
 800401e:	232b      	movmi	r3, #43	@ 0x2b
 8004020:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004024:	f89a 3000 	ldrb.w	r3, [sl]
 8004028:	2b2a      	cmp	r3, #42	@ 0x2a
 800402a:	d015      	beq.n	8004058 <_vfiprintf_r+0x120>
 800402c:	9a07      	ldr	r2, [sp, #28]
 800402e:	4654      	mov	r4, sl
 8004030:	2000      	movs	r0, #0
 8004032:	f04f 0c0a 	mov.w	ip, #10
 8004036:	4621      	mov	r1, r4
 8004038:	f811 3b01 	ldrb.w	r3, [r1], #1
 800403c:	3b30      	subs	r3, #48	@ 0x30
 800403e:	2b09      	cmp	r3, #9
 8004040:	d94b      	bls.n	80040da <_vfiprintf_r+0x1a2>
 8004042:	b1b0      	cbz	r0, 8004072 <_vfiprintf_r+0x13a>
 8004044:	9207      	str	r2, [sp, #28]
 8004046:	e014      	b.n	8004072 <_vfiprintf_r+0x13a>
 8004048:	eba0 0308 	sub.w	r3, r0, r8
 800404c:	fa09 f303 	lsl.w	r3, r9, r3
 8004050:	4313      	orrs	r3, r2
 8004052:	9304      	str	r3, [sp, #16]
 8004054:	46a2      	mov	sl, r4
 8004056:	e7d2      	b.n	8003ffe <_vfiprintf_r+0xc6>
 8004058:	9b03      	ldr	r3, [sp, #12]
 800405a:	1d19      	adds	r1, r3, #4
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	9103      	str	r1, [sp, #12]
 8004060:	2b00      	cmp	r3, #0
 8004062:	bfbb      	ittet	lt
 8004064:	425b      	neglt	r3, r3
 8004066:	f042 0202 	orrlt.w	r2, r2, #2
 800406a:	9307      	strge	r3, [sp, #28]
 800406c:	9307      	strlt	r3, [sp, #28]
 800406e:	bfb8      	it	lt
 8004070:	9204      	strlt	r2, [sp, #16]
 8004072:	7823      	ldrb	r3, [r4, #0]
 8004074:	2b2e      	cmp	r3, #46	@ 0x2e
 8004076:	d10a      	bne.n	800408e <_vfiprintf_r+0x156>
 8004078:	7863      	ldrb	r3, [r4, #1]
 800407a:	2b2a      	cmp	r3, #42	@ 0x2a
 800407c:	d132      	bne.n	80040e4 <_vfiprintf_r+0x1ac>
 800407e:	9b03      	ldr	r3, [sp, #12]
 8004080:	1d1a      	adds	r2, r3, #4
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	9203      	str	r2, [sp, #12]
 8004086:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800408a:	3402      	adds	r4, #2
 800408c:	9305      	str	r3, [sp, #20]
 800408e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004164 <_vfiprintf_r+0x22c>
 8004092:	7821      	ldrb	r1, [r4, #0]
 8004094:	2203      	movs	r2, #3
 8004096:	4650      	mov	r0, sl
 8004098:	f7fc f89a 	bl	80001d0 <memchr>
 800409c:	b138      	cbz	r0, 80040ae <_vfiprintf_r+0x176>
 800409e:	9b04      	ldr	r3, [sp, #16]
 80040a0:	eba0 000a 	sub.w	r0, r0, sl
 80040a4:	2240      	movs	r2, #64	@ 0x40
 80040a6:	4082      	lsls	r2, r0
 80040a8:	4313      	orrs	r3, r2
 80040aa:	3401      	adds	r4, #1
 80040ac:	9304      	str	r3, [sp, #16]
 80040ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040b2:	4829      	ldr	r0, [pc, #164]	@ (8004158 <_vfiprintf_r+0x220>)
 80040b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80040b8:	2206      	movs	r2, #6
 80040ba:	f7fc f889 	bl	80001d0 <memchr>
 80040be:	2800      	cmp	r0, #0
 80040c0:	d03f      	beq.n	8004142 <_vfiprintf_r+0x20a>
 80040c2:	4b26      	ldr	r3, [pc, #152]	@ (800415c <_vfiprintf_r+0x224>)
 80040c4:	bb1b      	cbnz	r3, 800410e <_vfiprintf_r+0x1d6>
 80040c6:	9b03      	ldr	r3, [sp, #12]
 80040c8:	3307      	adds	r3, #7
 80040ca:	f023 0307 	bic.w	r3, r3, #7
 80040ce:	3308      	adds	r3, #8
 80040d0:	9303      	str	r3, [sp, #12]
 80040d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80040d4:	443b      	add	r3, r7
 80040d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80040d8:	e76a      	b.n	8003fb0 <_vfiprintf_r+0x78>
 80040da:	fb0c 3202 	mla	r2, ip, r2, r3
 80040de:	460c      	mov	r4, r1
 80040e0:	2001      	movs	r0, #1
 80040e2:	e7a8      	b.n	8004036 <_vfiprintf_r+0xfe>
 80040e4:	2300      	movs	r3, #0
 80040e6:	3401      	adds	r4, #1
 80040e8:	9305      	str	r3, [sp, #20]
 80040ea:	4619      	mov	r1, r3
 80040ec:	f04f 0c0a 	mov.w	ip, #10
 80040f0:	4620      	mov	r0, r4
 80040f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80040f6:	3a30      	subs	r2, #48	@ 0x30
 80040f8:	2a09      	cmp	r2, #9
 80040fa:	d903      	bls.n	8004104 <_vfiprintf_r+0x1cc>
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d0c6      	beq.n	800408e <_vfiprintf_r+0x156>
 8004100:	9105      	str	r1, [sp, #20]
 8004102:	e7c4      	b.n	800408e <_vfiprintf_r+0x156>
 8004104:	fb0c 2101 	mla	r1, ip, r1, r2
 8004108:	4604      	mov	r4, r0
 800410a:	2301      	movs	r3, #1
 800410c:	e7f0      	b.n	80040f0 <_vfiprintf_r+0x1b8>
 800410e:	ab03      	add	r3, sp, #12
 8004110:	9300      	str	r3, [sp, #0]
 8004112:	462a      	mov	r2, r5
 8004114:	4b12      	ldr	r3, [pc, #72]	@ (8004160 <_vfiprintf_r+0x228>)
 8004116:	a904      	add	r1, sp, #16
 8004118:	4630      	mov	r0, r6
 800411a:	f3af 8000 	nop.w
 800411e:	4607      	mov	r7, r0
 8004120:	1c78      	adds	r0, r7, #1
 8004122:	d1d6      	bne.n	80040d2 <_vfiprintf_r+0x19a>
 8004124:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004126:	07d9      	lsls	r1, r3, #31
 8004128:	d405      	bmi.n	8004136 <_vfiprintf_r+0x1fe>
 800412a:	89ab      	ldrh	r3, [r5, #12]
 800412c:	059a      	lsls	r2, r3, #22
 800412e:	d402      	bmi.n	8004136 <_vfiprintf_r+0x1fe>
 8004130:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004132:	f7ff fddd 	bl	8003cf0 <__retarget_lock_release_recursive>
 8004136:	89ab      	ldrh	r3, [r5, #12]
 8004138:	065b      	lsls	r3, r3, #25
 800413a:	f53f af1f 	bmi.w	8003f7c <_vfiprintf_r+0x44>
 800413e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004140:	e71e      	b.n	8003f80 <_vfiprintf_r+0x48>
 8004142:	ab03      	add	r3, sp, #12
 8004144:	9300      	str	r3, [sp, #0]
 8004146:	462a      	mov	r2, r5
 8004148:	4b05      	ldr	r3, [pc, #20]	@ (8004160 <_vfiprintf_r+0x228>)
 800414a:	a904      	add	r1, sp, #16
 800414c:	4630      	mov	r0, r6
 800414e:	f000 f879 	bl	8004244 <_printf_i>
 8004152:	e7e4      	b.n	800411e <_vfiprintf_r+0x1e6>
 8004154:	080048b8 	.word	0x080048b8
 8004158:	080048c2 	.word	0x080048c2
 800415c:	00000000 	.word	0x00000000
 8004160:	08003f13 	.word	0x08003f13
 8004164:	080048be 	.word	0x080048be

08004168 <_printf_common>:
 8004168:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800416c:	4616      	mov	r6, r2
 800416e:	4698      	mov	r8, r3
 8004170:	688a      	ldr	r2, [r1, #8]
 8004172:	690b      	ldr	r3, [r1, #16]
 8004174:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004178:	4293      	cmp	r3, r2
 800417a:	bfb8      	it	lt
 800417c:	4613      	movlt	r3, r2
 800417e:	6033      	str	r3, [r6, #0]
 8004180:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004184:	4607      	mov	r7, r0
 8004186:	460c      	mov	r4, r1
 8004188:	b10a      	cbz	r2, 800418e <_printf_common+0x26>
 800418a:	3301      	adds	r3, #1
 800418c:	6033      	str	r3, [r6, #0]
 800418e:	6823      	ldr	r3, [r4, #0]
 8004190:	0699      	lsls	r1, r3, #26
 8004192:	bf42      	ittt	mi
 8004194:	6833      	ldrmi	r3, [r6, #0]
 8004196:	3302      	addmi	r3, #2
 8004198:	6033      	strmi	r3, [r6, #0]
 800419a:	6825      	ldr	r5, [r4, #0]
 800419c:	f015 0506 	ands.w	r5, r5, #6
 80041a0:	d106      	bne.n	80041b0 <_printf_common+0x48>
 80041a2:	f104 0a19 	add.w	sl, r4, #25
 80041a6:	68e3      	ldr	r3, [r4, #12]
 80041a8:	6832      	ldr	r2, [r6, #0]
 80041aa:	1a9b      	subs	r3, r3, r2
 80041ac:	42ab      	cmp	r3, r5
 80041ae:	dc26      	bgt.n	80041fe <_printf_common+0x96>
 80041b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80041b4:	6822      	ldr	r2, [r4, #0]
 80041b6:	3b00      	subs	r3, #0
 80041b8:	bf18      	it	ne
 80041ba:	2301      	movne	r3, #1
 80041bc:	0692      	lsls	r2, r2, #26
 80041be:	d42b      	bmi.n	8004218 <_printf_common+0xb0>
 80041c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80041c4:	4641      	mov	r1, r8
 80041c6:	4638      	mov	r0, r7
 80041c8:	47c8      	blx	r9
 80041ca:	3001      	adds	r0, #1
 80041cc:	d01e      	beq.n	800420c <_printf_common+0xa4>
 80041ce:	6823      	ldr	r3, [r4, #0]
 80041d0:	6922      	ldr	r2, [r4, #16]
 80041d2:	f003 0306 	and.w	r3, r3, #6
 80041d6:	2b04      	cmp	r3, #4
 80041d8:	bf02      	ittt	eq
 80041da:	68e5      	ldreq	r5, [r4, #12]
 80041dc:	6833      	ldreq	r3, [r6, #0]
 80041de:	1aed      	subeq	r5, r5, r3
 80041e0:	68a3      	ldr	r3, [r4, #8]
 80041e2:	bf0c      	ite	eq
 80041e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80041e8:	2500      	movne	r5, #0
 80041ea:	4293      	cmp	r3, r2
 80041ec:	bfc4      	itt	gt
 80041ee:	1a9b      	subgt	r3, r3, r2
 80041f0:	18ed      	addgt	r5, r5, r3
 80041f2:	2600      	movs	r6, #0
 80041f4:	341a      	adds	r4, #26
 80041f6:	42b5      	cmp	r5, r6
 80041f8:	d11a      	bne.n	8004230 <_printf_common+0xc8>
 80041fa:	2000      	movs	r0, #0
 80041fc:	e008      	b.n	8004210 <_printf_common+0xa8>
 80041fe:	2301      	movs	r3, #1
 8004200:	4652      	mov	r2, sl
 8004202:	4641      	mov	r1, r8
 8004204:	4638      	mov	r0, r7
 8004206:	47c8      	blx	r9
 8004208:	3001      	adds	r0, #1
 800420a:	d103      	bne.n	8004214 <_printf_common+0xac>
 800420c:	f04f 30ff 	mov.w	r0, #4294967295
 8004210:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004214:	3501      	adds	r5, #1
 8004216:	e7c6      	b.n	80041a6 <_printf_common+0x3e>
 8004218:	18e1      	adds	r1, r4, r3
 800421a:	1c5a      	adds	r2, r3, #1
 800421c:	2030      	movs	r0, #48	@ 0x30
 800421e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004222:	4422      	add	r2, r4
 8004224:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004228:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800422c:	3302      	adds	r3, #2
 800422e:	e7c7      	b.n	80041c0 <_printf_common+0x58>
 8004230:	2301      	movs	r3, #1
 8004232:	4622      	mov	r2, r4
 8004234:	4641      	mov	r1, r8
 8004236:	4638      	mov	r0, r7
 8004238:	47c8      	blx	r9
 800423a:	3001      	adds	r0, #1
 800423c:	d0e6      	beq.n	800420c <_printf_common+0xa4>
 800423e:	3601      	adds	r6, #1
 8004240:	e7d9      	b.n	80041f6 <_printf_common+0x8e>
	...

08004244 <_printf_i>:
 8004244:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004248:	7e0f      	ldrb	r7, [r1, #24]
 800424a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800424c:	2f78      	cmp	r7, #120	@ 0x78
 800424e:	4691      	mov	r9, r2
 8004250:	4680      	mov	r8, r0
 8004252:	460c      	mov	r4, r1
 8004254:	469a      	mov	sl, r3
 8004256:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800425a:	d807      	bhi.n	800426c <_printf_i+0x28>
 800425c:	2f62      	cmp	r7, #98	@ 0x62
 800425e:	d80a      	bhi.n	8004276 <_printf_i+0x32>
 8004260:	2f00      	cmp	r7, #0
 8004262:	f000 80d1 	beq.w	8004408 <_printf_i+0x1c4>
 8004266:	2f58      	cmp	r7, #88	@ 0x58
 8004268:	f000 80b8 	beq.w	80043dc <_printf_i+0x198>
 800426c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004270:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004274:	e03a      	b.n	80042ec <_printf_i+0xa8>
 8004276:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800427a:	2b15      	cmp	r3, #21
 800427c:	d8f6      	bhi.n	800426c <_printf_i+0x28>
 800427e:	a101      	add	r1, pc, #4	@ (adr r1, 8004284 <_printf_i+0x40>)
 8004280:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004284:	080042dd 	.word	0x080042dd
 8004288:	080042f1 	.word	0x080042f1
 800428c:	0800426d 	.word	0x0800426d
 8004290:	0800426d 	.word	0x0800426d
 8004294:	0800426d 	.word	0x0800426d
 8004298:	0800426d 	.word	0x0800426d
 800429c:	080042f1 	.word	0x080042f1
 80042a0:	0800426d 	.word	0x0800426d
 80042a4:	0800426d 	.word	0x0800426d
 80042a8:	0800426d 	.word	0x0800426d
 80042ac:	0800426d 	.word	0x0800426d
 80042b0:	080043ef 	.word	0x080043ef
 80042b4:	0800431b 	.word	0x0800431b
 80042b8:	080043a9 	.word	0x080043a9
 80042bc:	0800426d 	.word	0x0800426d
 80042c0:	0800426d 	.word	0x0800426d
 80042c4:	08004411 	.word	0x08004411
 80042c8:	0800426d 	.word	0x0800426d
 80042cc:	0800431b 	.word	0x0800431b
 80042d0:	0800426d 	.word	0x0800426d
 80042d4:	0800426d 	.word	0x0800426d
 80042d8:	080043b1 	.word	0x080043b1
 80042dc:	6833      	ldr	r3, [r6, #0]
 80042de:	1d1a      	adds	r2, r3, #4
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	6032      	str	r2, [r6, #0]
 80042e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80042e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80042ec:	2301      	movs	r3, #1
 80042ee:	e09c      	b.n	800442a <_printf_i+0x1e6>
 80042f0:	6833      	ldr	r3, [r6, #0]
 80042f2:	6820      	ldr	r0, [r4, #0]
 80042f4:	1d19      	adds	r1, r3, #4
 80042f6:	6031      	str	r1, [r6, #0]
 80042f8:	0606      	lsls	r6, r0, #24
 80042fa:	d501      	bpl.n	8004300 <_printf_i+0xbc>
 80042fc:	681d      	ldr	r5, [r3, #0]
 80042fe:	e003      	b.n	8004308 <_printf_i+0xc4>
 8004300:	0645      	lsls	r5, r0, #25
 8004302:	d5fb      	bpl.n	80042fc <_printf_i+0xb8>
 8004304:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004308:	2d00      	cmp	r5, #0
 800430a:	da03      	bge.n	8004314 <_printf_i+0xd0>
 800430c:	232d      	movs	r3, #45	@ 0x2d
 800430e:	426d      	negs	r5, r5
 8004310:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004314:	4858      	ldr	r0, [pc, #352]	@ (8004478 <_printf_i+0x234>)
 8004316:	230a      	movs	r3, #10
 8004318:	e011      	b.n	800433e <_printf_i+0xfa>
 800431a:	6821      	ldr	r1, [r4, #0]
 800431c:	6833      	ldr	r3, [r6, #0]
 800431e:	0608      	lsls	r0, r1, #24
 8004320:	f853 5b04 	ldr.w	r5, [r3], #4
 8004324:	d402      	bmi.n	800432c <_printf_i+0xe8>
 8004326:	0649      	lsls	r1, r1, #25
 8004328:	bf48      	it	mi
 800432a:	b2ad      	uxthmi	r5, r5
 800432c:	2f6f      	cmp	r7, #111	@ 0x6f
 800432e:	4852      	ldr	r0, [pc, #328]	@ (8004478 <_printf_i+0x234>)
 8004330:	6033      	str	r3, [r6, #0]
 8004332:	bf14      	ite	ne
 8004334:	230a      	movne	r3, #10
 8004336:	2308      	moveq	r3, #8
 8004338:	2100      	movs	r1, #0
 800433a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800433e:	6866      	ldr	r6, [r4, #4]
 8004340:	60a6      	str	r6, [r4, #8]
 8004342:	2e00      	cmp	r6, #0
 8004344:	db05      	blt.n	8004352 <_printf_i+0x10e>
 8004346:	6821      	ldr	r1, [r4, #0]
 8004348:	432e      	orrs	r6, r5
 800434a:	f021 0104 	bic.w	r1, r1, #4
 800434e:	6021      	str	r1, [r4, #0]
 8004350:	d04b      	beq.n	80043ea <_printf_i+0x1a6>
 8004352:	4616      	mov	r6, r2
 8004354:	fbb5 f1f3 	udiv	r1, r5, r3
 8004358:	fb03 5711 	mls	r7, r3, r1, r5
 800435c:	5dc7      	ldrb	r7, [r0, r7]
 800435e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004362:	462f      	mov	r7, r5
 8004364:	42bb      	cmp	r3, r7
 8004366:	460d      	mov	r5, r1
 8004368:	d9f4      	bls.n	8004354 <_printf_i+0x110>
 800436a:	2b08      	cmp	r3, #8
 800436c:	d10b      	bne.n	8004386 <_printf_i+0x142>
 800436e:	6823      	ldr	r3, [r4, #0]
 8004370:	07df      	lsls	r7, r3, #31
 8004372:	d508      	bpl.n	8004386 <_printf_i+0x142>
 8004374:	6923      	ldr	r3, [r4, #16]
 8004376:	6861      	ldr	r1, [r4, #4]
 8004378:	4299      	cmp	r1, r3
 800437a:	bfde      	ittt	le
 800437c:	2330      	movle	r3, #48	@ 0x30
 800437e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004382:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004386:	1b92      	subs	r2, r2, r6
 8004388:	6122      	str	r2, [r4, #16]
 800438a:	f8cd a000 	str.w	sl, [sp]
 800438e:	464b      	mov	r3, r9
 8004390:	aa03      	add	r2, sp, #12
 8004392:	4621      	mov	r1, r4
 8004394:	4640      	mov	r0, r8
 8004396:	f7ff fee7 	bl	8004168 <_printf_common>
 800439a:	3001      	adds	r0, #1
 800439c:	d14a      	bne.n	8004434 <_printf_i+0x1f0>
 800439e:	f04f 30ff 	mov.w	r0, #4294967295
 80043a2:	b004      	add	sp, #16
 80043a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043a8:	6823      	ldr	r3, [r4, #0]
 80043aa:	f043 0320 	orr.w	r3, r3, #32
 80043ae:	6023      	str	r3, [r4, #0]
 80043b0:	4832      	ldr	r0, [pc, #200]	@ (800447c <_printf_i+0x238>)
 80043b2:	2778      	movs	r7, #120	@ 0x78
 80043b4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80043b8:	6823      	ldr	r3, [r4, #0]
 80043ba:	6831      	ldr	r1, [r6, #0]
 80043bc:	061f      	lsls	r7, r3, #24
 80043be:	f851 5b04 	ldr.w	r5, [r1], #4
 80043c2:	d402      	bmi.n	80043ca <_printf_i+0x186>
 80043c4:	065f      	lsls	r7, r3, #25
 80043c6:	bf48      	it	mi
 80043c8:	b2ad      	uxthmi	r5, r5
 80043ca:	6031      	str	r1, [r6, #0]
 80043cc:	07d9      	lsls	r1, r3, #31
 80043ce:	bf44      	itt	mi
 80043d0:	f043 0320 	orrmi.w	r3, r3, #32
 80043d4:	6023      	strmi	r3, [r4, #0]
 80043d6:	b11d      	cbz	r5, 80043e0 <_printf_i+0x19c>
 80043d8:	2310      	movs	r3, #16
 80043da:	e7ad      	b.n	8004338 <_printf_i+0xf4>
 80043dc:	4826      	ldr	r0, [pc, #152]	@ (8004478 <_printf_i+0x234>)
 80043de:	e7e9      	b.n	80043b4 <_printf_i+0x170>
 80043e0:	6823      	ldr	r3, [r4, #0]
 80043e2:	f023 0320 	bic.w	r3, r3, #32
 80043e6:	6023      	str	r3, [r4, #0]
 80043e8:	e7f6      	b.n	80043d8 <_printf_i+0x194>
 80043ea:	4616      	mov	r6, r2
 80043ec:	e7bd      	b.n	800436a <_printf_i+0x126>
 80043ee:	6833      	ldr	r3, [r6, #0]
 80043f0:	6825      	ldr	r5, [r4, #0]
 80043f2:	6961      	ldr	r1, [r4, #20]
 80043f4:	1d18      	adds	r0, r3, #4
 80043f6:	6030      	str	r0, [r6, #0]
 80043f8:	062e      	lsls	r6, r5, #24
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	d501      	bpl.n	8004402 <_printf_i+0x1be>
 80043fe:	6019      	str	r1, [r3, #0]
 8004400:	e002      	b.n	8004408 <_printf_i+0x1c4>
 8004402:	0668      	lsls	r0, r5, #25
 8004404:	d5fb      	bpl.n	80043fe <_printf_i+0x1ba>
 8004406:	8019      	strh	r1, [r3, #0]
 8004408:	2300      	movs	r3, #0
 800440a:	6123      	str	r3, [r4, #16]
 800440c:	4616      	mov	r6, r2
 800440e:	e7bc      	b.n	800438a <_printf_i+0x146>
 8004410:	6833      	ldr	r3, [r6, #0]
 8004412:	1d1a      	adds	r2, r3, #4
 8004414:	6032      	str	r2, [r6, #0]
 8004416:	681e      	ldr	r6, [r3, #0]
 8004418:	6862      	ldr	r2, [r4, #4]
 800441a:	2100      	movs	r1, #0
 800441c:	4630      	mov	r0, r6
 800441e:	f7fb fed7 	bl	80001d0 <memchr>
 8004422:	b108      	cbz	r0, 8004428 <_printf_i+0x1e4>
 8004424:	1b80      	subs	r0, r0, r6
 8004426:	6060      	str	r0, [r4, #4]
 8004428:	6863      	ldr	r3, [r4, #4]
 800442a:	6123      	str	r3, [r4, #16]
 800442c:	2300      	movs	r3, #0
 800442e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004432:	e7aa      	b.n	800438a <_printf_i+0x146>
 8004434:	6923      	ldr	r3, [r4, #16]
 8004436:	4632      	mov	r2, r6
 8004438:	4649      	mov	r1, r9
 800443a:	4640      	mov	r0, r8
 800443c:	47d0      	blx	sl
 800443e:	3001      	adds	r0, #1
 8004440:	d0ad      	beq.n	800439e <_printf_i+0x15a>
 8004442:	6823      	ldr	r3, [r4, #0]
 8004444:	079b      	lsls	r3, r3, #30
 8004446:	d413      	bmi.n	8004470 <_printf_i+0x22c>
 8004448:	68e0      	ldr	r0, [r4, #12]
 800444a:	9b03      	ldr	r3, [sp, #12]
 800444c:	4298      	cmp	r0, r3
 800444e:	bfb8      	it	lt
 8004450:	4618      	movlt	r0, r3
 8004452:	e7a6      	b.n	80043a2 <_printf_i+0x15e>
 8004454:	2301      	movs	r3, #1
 8004456:	4632      	mov	r2, r6
 8004458:	4649      	mov	r1, r9
 800445a:	4640      	mov	r0, r8
 800445c:	47d0      	blx	sl
 800445e:	3001      	adds	r0, #1
 8004460:	d09d      	beq.n	800439e <_printf_i+0x15a>
 8004462:	3501      	adds	r5, #1
 8004464:	68e3      	ldr	r3, [r4, #12]
 8004466:	9903      	ldr	r1, [sp, #12]
 8004468:	1a5b      	subs	r3, r3, r1
 800446a:	42ab      	cmp	r3, r5
 800446c:	dcf2      	bgt.n	8004454 <_printf_i+0x210>
 800446e:	e7eb      	b.n	8004448 <_printf_i+0x204>
 8004470:	2500      	movs	r5, #0
 8004472:	f104 0619 	add.w	r6, r4, #25
 8004476:	e7f5      	b.n	8004464 <_printf_i+0x220>
 8004478:	080048c9 	.word	0x080048c9
 800447c:	080048da 	.word	0x080048da

08004480 <__sflush_r>:
 8004480:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004484:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004488:	0716      	lsls	r6, r2, #28
 800448a:	4605      	mov	r5, r0
 800448c:	460c      	mov	r4, r1
 800448e:	d454      	bmi.n	800453a <__sflush_r+0xba>
 8004490:	684b      	ldr	r3, [r1, #4]
 8004492:	2b00      	cmp	r3, #0
 8004494:	dc02      	bgt.n	800449c <__sflush_r+0x1c>
 8004496:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004498:	2b00      	cmp	r3, #0
 800449a:	dd48      	ble.n	800452e <__sflush_r+0xae>
 800449c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800449e:	2e00      	cmp	r6, #0
 80044a0:	d045      	beq.n	800452e <__sflush_r+0xae>
 80044a2:	2300      	movs	r3, #0
 80044a4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80044a8:	682f      	ldr	r7, [r5, #0]
 80044aa:	6a21      	ldr	r1, [r4, #32]
 80044ac:	602b      	str	r3, [r5, #0]
 80044ae:	d030      	beq.n	8004512 <__sflush_r+0x92>
 80044b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80044b2:	89a3      	ldrh	r3, [r4, #12]
 80044b4:	0759      	lsls	r1, r3, #29
 80044b6:	d505      	bpl.n	80044c4 <__sflush_r+0x44>
 80044b8:	6863      	ldr	r3, [r4, #4]
 80044ba:	1ad2      	subs	r2, r2, r3
 80044bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80044be:	b10b      	cbz	r3, 80044c4 <__sflush_r+0x44>
 80044c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80044c2:	1ad2      	subs	r2, r2, r3
 80044c4:	2300      	movs	r3, #0
 80044c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80044c8:	6a21      	ldr	r1, [r4, #32]
 80044ca:	4628      	mov	r0, r5
 80044cc:	47b0      	blx	r6
 80044ce:	1c43      	adds	r3, r0, #1
 80044d0:	89a3      	ldrh	r3, [r4, #12]
 80044d2:	d106      	bne.n	80044e2 <__sflush_r+0x62>
 80044d4:	6829      	ldr	r1, [r5, #0]
 80044d6:	291d      	cmp	r1, #29
 80044d8:	d82b      	bhi.n	8004532 <__sflush_r+0xb2>
 80044da:	4a2a      	ldr	r2, [pc, #168]	@ (8004584 <__sflush_r+0x104>)
 80044dc:	40ca      	lsrs	r2, r1
 80044de:	07d6      	lsls	r6, r2, #31
 80044e0:	d527      	bpl.n	8004532 <__sflush_r+0xb2>
 80044e2:	2200      	movs	r2, #0
 80044e4:	6062      	str	r2, [r4, #4]
 80044e6:	04d9      	lsls	r1, r3, #19
 80044e8:	6922      	ldr	r2, [r4, #16]
 80044ea:	6022      	str	r2, [r4, #0]
 80044ec:	d504      	bpl.n	80044f8 <__sflush_r+0x78>
 80044ee:	1c42      	adds	r2, r0, #1
 80044f0:	d101      	bne.n	80044f6 <__sflush_r+0x76>
 80044f2:	682b      	ldr	r3, [r5, #0]
 80044f4:	b903      	cbnz	r3, 80044f8 <__sflush_r+0x78>
 80044f6:	6560      	str	r0, [r4, #84]	@ 0x54
 80044f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80044fa:	602f      	str	r7, [r5, #0]
 80044fc:	b1b9      	cbz	r1, 800452e <__sflush_r+0xae>
 80044fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004502:	4299      	cmp	r1, r3
 8004504:	d002      	beq.n	800450c <__sflush_r+0x8c>
 8004506:	4628      	mov	r0, r5
 8004508:	f7ff fbf4 	bl	8003cf4 <_free_r>
 800450c:	2300      	movs	r3, #0
 800450e:	6363      	str	r3, [r4, #52]	@ 0x34
 8004510:	e00d      	b.n	800452e <__sflush_r+0xae>
 8004512:	2301      	movs	r3, #1
 8004514:	4628      	mov	r0, r5
 8004516:	47b0      	blx	r6
 8004518:	4602      	mov	r2, r0
 800451a:	1c50      	adds	r0, r2, #1
 800451c:	d1c9      	bne.n	80044b2 <__sflush_r+0x32>
 800451e:	682b      	ldr	r3, [r5, #0]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d0c6      	beq.n	80044b2 <__sflush_r+0x32>
 8004524:	2b1d      	cmp	r3, #29
 8004526:	d001      	beq.n	800452c <__sflush_r+0xac>
 8004528:	2b16      	cmp	r3, #22
 800452a:	d11e      	bne.n	800456a <__sflush_r+0xea>
 800452c:	602f      	str	r7, [r5, #0]
 800452e:	2000      	movs	r0, #0
 8004530:	e022      	b.n	8004578 <__sflush_r+0xf8>
 8004532:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004536:	b21b      	sxth	r3, r3
 8004538:	e01b      	b.n	8004572 <__sflush_r+0xf2>
 800453a:	690f      	ldr	r7, [r1, #16]
 800453c:	2f00      	cmp	r7, #0
 800453e:	d0f6      	beq.n	800452e <__sflush_r+0xae>
 8004540:	0793      	lsls	r3, r2, #30
 8004542:	680e      	ldr	r6, [r1, #0]
 8004544:	bf08      	it	eq
 8004546:	694b      	ldreq	r3, [r1, #20]
 8004548:	600f      	str	r7, [r1, #0]
 800454a:	bf18      	it	ne
 800454c:	2300      	movne	r3, #0
 800454e:	eba6 0807 	sub.w	r8, r6, r7
 8004552:	608b      	str	r3, [r1, #8]
 8004554:	f1b8 0f00 	cmp.w	r8, #0
 8004558:	dde9      	ble.n	800452e <__sflush_r+0xae>
 800455a:	6a21      	ldr	r1, [r4, #32]
 800455c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800455e:	4643      	mov	r3, r8
 8004560:	463a      	mov	r2, r7
 8004562:	4628      	mov	r0, r5
 8004564:	47b0      	blx	r6
 8004566:	2800      	cmp	r0, #0
 8004568:	dc08      	bgt.n	800457c <__sflush_r+0xfc>
 800456a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800456e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004572:	81a3      	strh	r3, [r4, #12]
 8004574:	f04f 30ff 	mov.w	r0, #4294967295
 8004578:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800457c:	4407      	add	r7, r0
 800457e:	eba8 0800 	sub.w	r8, r8, r0
 8004582:	e7e7      	b.n	8004554 <__sflush_r+0xd4>
 8004584:	20400001 	.word	0x20400001

08004588 <_fflush_r>:
 8004588:	b538      	push	{r3, r4, r5, lr}
 800458a:	690b      	ldr	r3, [r1, #16]
 800458c:	4605      	mov	r5, r0
 800458e:	460c      	mov	r4, r1
 8004590:	b913      	cbnz	r3, 8004598 <_fflush_r+0x10>
 8004592:	2500      	movs	r5, #0
 8004594:	4628      	mov	r0, r5
 8004596:	bd38      	pop	{r3, r4, r5, pc}
 8004598:	b118      	cbz	r0, 80045a2 <_fflush_r+0x1a>
 800459a:	6a03      	ldr	r3, [r0, #32]
 800459c:	b90b      	cbnz	r3, 80045a2 <_fflush_r+0x1a>
 800459e:	f7ff faa1 	bl	8003ae4 <__sinit>
 80045a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d0f3      	beq.n	8004592 <_fflush_r+0xa>
 80045aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80045ac:	07d0      	lsls	r0, r2, #31
 80045ae:	d404      	bmi.n	80045ba <_fflush_r+0x32>
 80045b0:	0599      	lsls	r1, r3, #22
 80045b2:	d402      	bmi.n	80045ba <_fflush_r+0x32>
 80045b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80045b6:	f7ff fb9a 	bl	8003cee <__retarget_lock_acquire_recursive>
 80045ba:	4628      	mov	r0, r5
 80045bc:	4621      	mov	r1, r4
 80045be:	f7ff ff5f 	bl	8004480 <__sflush_r>
 80045c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80045c4:	07da      	lsls	r2, r3, #31
 80045c6:	4605      	mov	r5, r0
 80045c8:	d4e4      	bmi.n	8004594 <_fflush_r+0xc>
 80045ca:	89a3      	ldrh	r3, [r4, #12]
 80045cc:	059b      	lsls	r3, r3, #22
 80045ce:	d4e1      	bmi.n	8004594 <_fflush_r+0xc>
 80045d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80045d2:	f7ff fb8d 	bl	8003cf0 <__retarget_lock_release_recursive>
 80045d6:	e7dd      	b.n	8004594 <_fflush_r+0xc>

080045d8 <__swbuf_r>:
 80045d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045da:	460e      	mov	r6, r1
 80045dc:	4614      	mov	r4, r2
 80045de:	4605      	mov	r5, r0
 80045e0:	b118      	cbz	r0, 80045ea <__swbuf_r+0x12>
 80045e2:	6a03      	ldr	r3, [r0, #32]
 80045e4:	b90b      	cbnz	r3, 80045ea <__swbuf_r+0x12>
 80045e6:	f7ff fa7d 	bl	8003ae4 <__sinit>
 80045ea:	69a3      	ldr	r3, [r4, #24]
 80045ec:	60a3      	str	r3, [r4, #8]
 80045ee:	89a3      	ldrh	r3, [r4, #12]
 80045f0:	071a      	lsls	r2, r3, #28
 80045f2:	d501      	bpl.n	80045f8 <__swbuf_r+0x20>
 80045f4:	6923      	ldr	r3, [r4, #16]
 80045f6:	b943      	cbnz	r3, 800460a <__swbuf_r+0x32>
 80045f8:	4621      	mov	r1, r4
 80045fa:	4628      	mov	r0, r5
 80045fc:	f000 f82a 	bl	8004654 <__swsetup_r>
 8004600:	b118      	cbz	r0, 800460a <__swbuf_r+0x32>
 8004602:	f04f 37ff 	mov.w	r7, #4294967295
 8004606:	4638      	mov	r0, r7
 8004608:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800460a:	6823      	ldr	r3, [r4, #0]
 800460c:	6922      	ldr	r2, [r4, #16]
 800460e:	1a98      	subs	r0, r3, r2
 8004610:	6963      	ldr	r3, [r4, #20]
 8004612:	b2f6      	uxtb	r6, r6
 8004614:	4283      	cmp	r3, r0
 8004616:	4637      	mov	r7, r6
 8004618:	dc05      	bgt.n	8004626 <__swbuf_r+0x4e>
 800461a:	4621      	mov	r1, r4
 800461c:	4628      	mov	r0, r5
 800461e:	f7ff ffb3 	bl	8004588 <_fflush_r>
 8004622:	2800      	cmp	r0, #0
 8004624:	d1ed      	bne.n	8004602 <__swbuf_r+0x2a>
 8004626:	68a3      	ldr	r3, [r4, #8]
 8004628:	3b01      	subs	r3, #1
 800462a:	60a3      	str	r3, [r4, #8]
 800462c:	6823      	ldr	r3, [r4, #0]
 800462e:	1c5a      	adds	r2, r3, #1
 8004630:	6022      	str	r2, [r4, #0]
 8004632:	701e      	strb	r6, [r3, #0]
 8004634:	6962      	ldr	r2, [r4, #20]
 8004636:	1c43      	adds	r3, r0, #1
 8004638:	429a      	cmp	r2, r3
 800463a:	d004      	beq.n	8004646 <__swbuf_r+0x6e>
 800463c:	89a3      	ldrh	r3, [r4, #12]
 800463e:	07db      	lsls	r3, r3, #31
 8004640:	d5e1      	bpl.n	8004606 <__swbuf_r+0x2e>
 8004642:	2e0a      	cmp	r6, #10
 8004644:	d1df      	bne.n	8004606 <__swbuf_r+0x2e>
 8004646:	4621      	mov	r1, r4
 8004648:	4628      	mov	r0, r5
 800464a:	f7ff ff9d 	bl	8004588 <_fflush_r>
 800464e:	2800      	cmp	r0, #0
 8004650:	d0d9      	beq.n	8004606 <__swbuf_r+0x2e>
 8004652:	e7d6      	b.n	8004602 <__swbuf_r+0x2a>

08004654 <__swsetup_r>:
 8004654:	b538      	push	{r3, r4, r5, lr}
 8004656:	4b29      	ldr	r3, [pc, #164]	@ (80046fc <__swsetup_r+0xa8>)
 8004658:	4605      	mov	r5, r0
 800465a:	6818      	ldr	r0, [r3, #0]
 800465c:	460c      	mov	r4, r1
 800465e:	b118      	cbz	r0, 8004668 <__swsetup_r+0x14>
 8004660:	6a03      	ldr	r3, [r0, #32]
 8004662:	b90b      	cbnz	r3, 8004668 <__swsetup_r+0x14>
 8004664:	f7ff fa3e 	bl	8003ae4 <__sinit>
 8004668:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800466c:	0719      	lsls	r1, r3, #28
 800466e:	d422      	bmi.n	80046b6 <__swsetup_r+0x62>
 8004670:	06da      	lsls	r2, r3, #27
 8004672:	d407      	bmi.n	8004684 <__swsetup_r+0x30>
 8004674:	2209      	movs	r2, #9
 8004676:	602a      	str	r2, [r5, #0]
 8004678:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800467c:	81a3      	strh	r3, [r4, #12]
 800467e:	f04f 30ff 	mov.w	r0, #4294967295
 8004682:	e033      	b.n	80046ec <__swsetup_r+0x98>
 8004684:	0758      	lsls	r0, r3, #29
 8004686:	d512      	bpl.n	80046ae <__swsetup_r+0x5a>
 8004688:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800468a:	b141      	cbz	r1, 800469e <__swsetup_r+0x4a>
 800468c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004690:	4299      	cmp	r1, r3
 8004692:	d002      	beq.n	800469a <__swsetup_r+0x46>
 8004694:	4628      	mov	r0, r5
 8004696:	f7ff fb2d 	bl	8003cf4 <_free_r>
 800469a:	2300      	movs	r3, #0
 800469c:	6363      	str	r3, [r4, #52]	@ 0x34
 800469e:	89a3      	ldrh	r3, [r4, #12]
 80046a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80046a4:	81a3      	strh	r3, [r4, #12]
 80046a6:	2300      	movs	r3, #0
 80046a8:	6063      	str	r3, [r4, #4]
 80046aa:	6923      	ldr	r3, [r4, #16]
 80046ac:	6023      	str	r3, [r4, #0]
 80046ae:	89a3      	ldrh	r3, [r4, #12]
 80046b0:	f043 0308 	orr.w	r3, r3, #8
 80046b4:	81a3      	strh	r3, [r4, #12]
 80046b6:	6923      	ldr	r3, [r4, #16]
 80046b8:	b94b      	cbnz	r3, 80046ce <__swsetup_r+0x7a>
 80046ba:	89a3      	ldrh	r3, [r4, #12]
 80046bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80046c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046c4:	d003      	beq.n	80046ce <__swsetup_r+0x7a>
 80046c6:	4621      	mov	r1, r4
 80046c8:	4628      	mov	r0, r5
 80046ca:	f000 f84f 	bl	800476c <__smakebuf_r>
 80046ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80046d2:	f013 0201 	ands.w	r2, r3, #1
 80046d6:	d00a      	beq.n	80046ee <__swsetup_r+0x9a>
 80046d8:	2200      	movs	r2, #0
 80046da:	60a2      	str	r2, [r4, #8]
 80046dc:	6962      	ldr	r2, [r4, #20]
 80046de:	4252      	negs	r2, r2
 80046e0:	61a2      	str	r2, [r4, #24]
 80046e2:	6922      	ldr	r2, [r4, #16]
 80046e4:	b942      	cbnz	r2, 80046f8 <__swsetup_r+0xa4>
 80046e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80046ea:	d1c5      	bne.n	8004678 <__swsetup_r+0x24>
 80046ec:	bd38      	pop	{r3, r4, r5, pc}
 80046ee:	0799      	lsls	r1, r3, #30
 80046f0:	bf58      	it	pl
 80046f2:	6962      	ldrpl	r2, [r4, #20]
 80046f4:	60a2      	str	r2, [r4, #8]
 80046f6:	e7f4      	b.n	80046e2 <__swsetup_r+0x8e>
 80046f8:	2000      	movs	r0, #0
 80046fa:	e7f7      	b.n	80046ec <__swsetup_r+0x98>
 80046fc:	20000018 	.word	0x20000018

08004700 <_sbrk_r>:
 8004700:	b538      	push	{r3, r4, r5, lr}
 8004702:	4d06      	ldr	r5, [pc, #24]	@ (800471c <_sbrk_r+0x1c>)
 8004704:	2300      	movs	r3, #0
 8004706:	4604      	mov	r4, r0
 8004708:	4608      	mov	r0, r1
 800470a:	602b      	str	r3, [r5, #0]
 800470c:	f7fc f9ca 	bl	8000aa4 <_sbrk>
 8004710:	1c43      	adds	r3, r0, #1
 8004712:	d102      	bne.n	800471a <_sbrk_r+0x1a>
 8004714:	682b      	ldr	r3, [r5, #0]
 8004716:	b103      	cbz	r3, 800471a <_sbrk_r+0x1a>
 8004718:	6023      	str	r3, [r4, #0]
 800471a:	bd38      	pop	{r3, r4, r5, pc}
 800471c:	20000274 	.word	0x20000274

08004720 <__swhatbuf_r>:
 8004720:	b570      	push	{r4, r5, r6, lr}
 8004722:	460c      	mov	r4, r1
 8004724:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004728:	2900      	cmp	r1, #0
 800472a:	b096      	sub	sp, #88	@ 0x58
 800472c:	4615      	mov	r5, r2
 800472e:	461e      	mov	r6, r3
 8004730:	da0d      	bge.n	800474e <__swhatbuf_r+0x2e>
 8004732:	89a3      	ldrh	r3, [r4, #12]
 8004734:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004738:	f04f 0100 	mov.w	r1, #0
 800473c:	bf14      	ite	ne
 800473e:	2340      	movne	r3, #64	@ 0x40
 8004740:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004744:	2000      	movs	r0, #0
 8004746:	6031      	str	r1, [r6, #0]
 8004748:	602b      	str	r3, [r5, #0]
 800474a:	b016      	add	sp, #88	@ 0x58
 800474c:	bd70      	pop	{r4, r5, r6, pc}
 800474e:	466a      	mov	r2, sp
 8004750:	f000 f848 	bl	80047e4 <_fstat_r>
 8004754:	2800      	cmp	r0, #0
 8004756:	dbec      	blt.n	8004732 <__swhatbuf_r+0x12>
 8004758:	9901      	ldr	r1, [sp, #4]
 800475a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800475e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004762:	4259      	negs	r1, r3
 8004764:	4159      	adcs	r1, r3
 8004766:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800476a:	e7eb      	b.n	8004744 <__swhatbuf_r+0x24>

0800476c <__smakebuf_r>:
 800476c:	898b      	ldrh	r3, [r1, #12]
 800476e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004770:	079d      	lsls	r5, r3, #30
 8004772:	4606      	mov	r6, r0
 8004774:	460c      	mov	r4, r1
 8004776:	d507      	bpl.n	8004788 <__smakebuf_r+0x1c>
 8004778:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800477c:	6023      	str	r3, [r4, #0]
 800477e:	6123      	str	r3, [r4, #16]
 8004780:	2301      	movs	r3, #1
 8004782:	6163      	str	r3, [r4, #20]
 8004784:	b003      	add	sp, #12
 8004786:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004788:	ab01      	add	r3, sp, #4
 800478a:	466a      	mov	r2, sp
 800478c:	f7ff ffc8 	bl	8004720 <__swhatbuf_r>
 8004790:	9f00      	ldr	r7, [sp, #0]
 8004792:	4605      	mov	r5, r0
 8004794:	4639      	mov	r1, r7
 8004796:	4630      	mov	r0, r6
 8004798:	f7ff fb18 	bl	8003dcc <_malloc_r>
 800479c:	b948      	cbnz	r0, 80047b2 <__smakebuf_r+0x46>
 800479e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047a2:	059a      	lsls	r2, r3, #22
 80047a4:	d4ee      	bmi.n	8004784 <__smakebuf_r+0x18>
 80047a6:	f023 0303 	bic.w	r3, r3, #3
 80047aa:	f043 0302 	orr.w	r3, r3, #2
 80047ae:	81a3      	strh	r3, [r4, #12]
 80047b0:	e7e2      	b.n	8004778 <__smakebuf_r+0xc>
 80047b2:	89a3      	ldrh	r3, [r4, #12]
 80047b4:	6020      	str	r0, [r4, #0]
 80047b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047ba:	81a3      	strh	r3, [r4, #12]
 80047bc:	9b01      	ldr	r3, [sp, #4]
 80047be:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80047c2:	b15b      	cbz	r3, 80047dc <__smakebuf_r+0x70>
 80047c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80047c8:	4630      	mov	r0, r6
 80047ca:	f000 f81d 	bl	8004808 <_isatty_r>
 80047ce:	b128      	cbz	r0, 80047dc <__smakebuf_r+0x70>
 80047d0:	89a3      	ldrh	r3, [r4, #12]
 80047d2:	f023 0303 	bic.w	r3, r3, #3
 80047d6:	f043 0301 	orr.w	r3, r3, #1
 80047da:	81a3      	strh	r3, [r4, #12]
 80047dc:	89a3      	ldrh	r3, [r4, #12]
 80047de:	431d      	orrs	r5, r3
 80047e0:	81a5      	strh	r5, [r4, #12]
 80047e2:	e7cf      	b.n	8004784 <__smakebuf_r+0x18>

080047e4 <_fstat_r>:
 80047e4:	b538      	push	{r3, r4, r5, lr}
 80047e6:	4d07      	ldr	r5, [pc, #28]	@ (8004804 <_fstat_r+0x20>)
 80047e8:	2300      	movs	r3, #0
 80047ea:	4604      	mov	r4, r0
 80047ec:	4608      	mov	r0, r1
 80047ee:	4611      	mov	r1, r2
 80047f0:	602b      	str	r3, [r5, #0]
 80047f2:	f7fc f92f 	bl	8000a54 <_fstat>
 80047f6:	1c43      	adds	r3, r0, #1
 80047f8:	d102      	bne.n	8004800 <_fstat_r+0x1c>
 80047fa:	682b      	ldr	r3, [r5, #0]
 80047fc:	b103      	cbz	r3, 8004800 <_fstat_r+0x1c>
 80047fe:	6023      	str	r3, [r4, #0]
 8004800:	bd38      	pop	{r3, r4, r5, pc}
 8004802:	bf00      	nop
 8004804:	20000274 	.word	0x20000274

08004808 <_isatty_r>:
 8004808:	b538      	push	{r3, r4, r5, lr}
 800480a:	4d06      	ldr	r5, [pc, #24]	@ (8004824 <_isatty_r+0x1c>)
 800480c:	2300      	movs	r3, #0
 800480e:	4604      	mov	r4, r0
 8004810:	4608      	mov	r0, r1
 8004812:	602b      	str	r3, [r5, #0]
 8004814:	f7fc f92e 	bl	8000a74 <_isatty>
 8004818:	1c43      	adds	r3, r0, #1
 800481a:	d102      	bne.n	8004822 <_isatty_r+0x1a>
 800481c:	682b      	ldr	r3, [r5, #0]
 800481e:	b103      	cbz	r3, 8004822 <_isatty_r+0x1a>
 8004820:	6023      	str	r3, [r4, #0]
 8004822:	bd38      	pop	{r3, r4, r5, pc}
 8004824:	20000274 	.word	0x20000274

08004828 <_init>:
 8004828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800482a:	bf00      	nop
 800482c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800482e:	bc08      	pop	{r3}
 8004830:	469e      	mov	lr, r3
 8004832:	4770      	bx	lr

08004834 <_fini>:
 8004834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004836:	bf00      	nop
 8004838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800483a:	bc08      	pop	{r3}
 800483c:	469e      	mov	lr, r3
 800483e:	4770      	bx	lr
